
ubuntu-preinstalled/gpgv:     file format elf32-littlearm


Disassembly of section .init:

00002f08 <.init>:
    2f08:	push	{r3, lr}
    2f0c:	bl	3e30 <ftello64@plt+0x2b4>
    2f10:	pop	{r3, pc}

Disassembly of section .plt:

00002f14 <gcry_mpi_get_nbits@plt-0x14>:
    2f14:	push	{lr}		; (str lr, [sp, #-4]!)
    2f18:	ldr	lr, [pc, #4]	; 2f24 <gcry_mpi_get_nbits@plt-0x4>
    2f1c:	add	lr, pc, lr
    2f20:	ldr	pc, [lr, #8]!
    2f24:	andeq	r1, r5, r0, lsl #25

00002f28 <gcry_mpi_get_nbits@plt>:
    2f28:	add	ip, pc, #0, 12
    2f2c:	add	ip, ip, #331776	; 0x51000
    2f30:	ldr	pc, [ip, #3200]!	; 0xc80

00002f34 <gcry_xmalloc@plt>:
    2f34:	add	ip, pc, #0, 12
    2f38:	add	ip, ip, #331776	; 0x51000
    2f3c:	ldr	pc, [ip, #3192]!	; 0xc78

00002f40 <gcry_xmalloc_secure@plt>:
    2f40:	add	ip, pc, #0, 12
    2f44:	add	ip, ip, #331776	; 0x51000
    2f48:	ldr	pc, [ip, #3184]!	; 0xc70

00002f4c <strstr@plt>:
    2f4c:	add	ip, pc, #0, 12
    2f50:	add	ip, ip, #331776	; 0x51000
    2f54:	ldr	pc, [ip, #3176]!	; 0xc68

00002f58 <gcry_mpi_copy@plt>:
    2f58:			; <UNDEFINED> instruction: 0xe7fd4778
    2f5c:	add	ip, pc, #0, 12
    2f60:	add	ip, ip, #331776	; 0x51000
    2f64:	ldr	pc, [ip, #3164]!	; 0xc5c

00002f68 <raise@plt>:
    2f68:			; <UNDEFINED> instruction: 0xe7fd4778
    2f6c:	add	ip, pc, #0, 12
    2f70:	add	ip, ip, #331776	; 0x51000
    2f74:	ldr	pc, [ip, #3152]!	; 0xc50

00002f78 <gpgrt_funlockfile@plt>:
    2f78:			; <UNDEFINED> instruction: 0xe7fd4778
    2f7c:	add	ip, pc, #0, 12
    2f80:	add	ip, ip, #331776	; 0x51000
    2f84:	ldr	pc, [ip, #3140]!	; 0xc44

00002f88 <gcry_malloc@plt>:
    2f88:	add	ip, pc, #0, 12
    2f8c:	add	ip, ip, #331776	; 0x51000
    2f90:	ldr	pc, [ip, #3132]!	; 0xc3c

00002f94 <gmtime_r@plt>:
    2f94:			; <UNDEFINED> instruction: 0xe7fd4778
    2f98:	add	ip, pc, #0, 12
    2f9c:	add	ip, ip, #331776	; 0x51000
    2fa0:	ldr	pc, [ip, #3120]!	; 0xc30

00002fa4 <gpgrt_write@plt>:
    2fa4:	add	ip, pc, #0, 12
    2fa8:	add	ip, ip, #331776	; 0x51000
    2fac:	ldr	pc, [ip, #3112]!	; 0xc28

00002fb0 <gcry_pk_algo_info@plt>:
    2fb0:	add	ip, pc, #0, 12
    2fb4:	add	ip, ip, #331776	; 0x51000
    2fb8:	ldr	pc, [ip, #3104]!	; 0xc20

00002fbc <gcry_mpi_cmp@plt>:
    2fbc:	add	ip, pc, #0, 12
    2fc0:	add	ip, ip, #331776	; 0x51000
    2fc4:	ldr	pc, [ip, #3096]!	; 0xc18

00002fc8 <getpwnam@plt>:
    2fc8:	add	ip, pc, #0, 12
    2fcc:	add	ip, ip, #331776	; 0x51000
    2fd0:	ldr	pc, [ip, #3088]!	; 0xc10

00002fd4 <fsync@plt>:
    2fd4:	add	ip, pc, #0, 12
    2fd8:	add	ip, ip, #331776	; 0x51000
    2fdc:	ldr	pc, [ip, #3080]!	; 0xc08

00002fe0 <iconv_close@plt>:
    2fe0:			; <UNDEFINED> instruction: 0xe7fd4778
    2fe4:	add	ip, pc, #0, 12
    2fe8:	add	ip, ip, #331776	; 0x51000
    2fec:	ldr	pc, [ip, #3068]!	; 0xbfc

00002ff0 <iconv@plt>:
    2ff0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ff4:	add	ip, pc, #0, 12
    2ff8:	add	ip, ip, #331776	; 0x51000
    2ffc:	ldr	pc, [ip, #3056]!	; 0xbf0

00003000 <gcry_md_get_algo_dlen@plt>:
    3000:	add	ip, pc, #0, 12
    3004:	add	ip, ip, #331776	; 0x51000
    3008:	ldr	pc, [ip, #3048]!	; 0xbe8

0000300c <strcmp@plt>:
    300c:			; <UNDEFINED> instruction: 0xe7fd4778
    3010:	add	ip, pc, #0, 12
    3014:	add	ip, ip, #331776	; 0x51000
    3018:	ldr	pc, [ip, #3036]!	; 0xbdc

0000301c <__cxa_finalize@plt>:
    301c:	add	ip, pc, #0, 12
    3020:	add	ip, ip, #331776	; 0x51000
    3024:	ldr	pc, [ip, #3028]!	; 0xbd4

00003028 <gpgrt_vfprintf_unlocked@plt>:
    3028:	add	ip, pc, #0, 12
    302c:	add	ip, ip, #331776	; 0x51000
    3030:	ldr	pc, [ip, #3020]!	; 0xbcc

00003034 <strtol@plt>:
    3034:			; <UNDEFINED> instruction: 0xe7fd4778
    3038:	add	ip, pc, #0, 12
    303c:	add	ip, ip, #331776	; 0x51000
    3040:	ldr	pc, [ip, #3008]!	; 0xbc0

00003044 <gpgrt_set_binary@plt>:
    3044:	add	ip, pc, #0, 12
    3048:	add	ip, ip, #331776	; 0x51000
    304c:	ldr	pc, [ip, #3000]!	; 0xbb8

00003050 <getpwuid@plt>:
    3050:	add	ip, pc, #0, 12
    3054:	add	ip, ip, #331776	; 0x51000
    3058:	ldr	pc, [ip, #2992]!	; 0xbb0

0000305c <strcspn@plt>:
    305c:	add	ip, pc, #0, 12
    3060:	add	ip, ip, #331776	; 0x51000
    3064:	ldr	pc, [ip, #2984]!	; 0xba8

00003068 <gcry_md_close@plt>:
    3068:	add	ip, pc, #0, 12
    306c:	add	ip, ip, #331776	; 0x51000
    3070:	ldr	pc, [ip, #2976]!	; 0xba0

00003074 <gpgrt_vfprintf@plt>:
    3074:	add	ip, pc, #0, 12
    3078:	add	ip, ip, #331776	; 0x51000
    307c:	ldr	pc, [ip, #2968]!	; 0xb98

00003080 <setrlimit64@plt>:
    3080:	add	ip, pc, #0, 12
    3084:	add	ip, ip, #331776	; 0x51000
    3088:	ldr	pc, [ip, #2960]!	; 0xb90

0000308c <inflate@plt>:
    308c:	add	ip, pc, #0, 12
    3090:	add	ip, ip, #331776	; 0x51000
    3094:	ldr	pc, [ip, #2952]!	; 0xb88

00003098 <read@plt>:
    3098:	add	ip, pc, #0, 12
    309c:	add	ip, ip, #331776	; 0x51000
    30a0:	ldr	pc, [ip, #2944]!	; 0xb80

000030a4 <mktime@plt>:
    30a4:	add	ip, pc, #0, 12
    30a8:	add	ip, ip, #331776	; 0x51000
    30ac:	ldr	pc, [ip, #2936]!	; 0xb78

000030b0 <fflush@plt>:
    30b0:			; <UNDEFINED> instruction: 0xe7fd4778
    30b4:	add	ip, pc, #0, 12
    30b8:	add	ip, ip, #331776	; 0x51000
    30bc:	ldr	pc, [ip, #2924]!	; 0xb6c

000030c0 <getuid@plt>:
    30c0:	add	ip, pc, #0, 12
    30c4:	add	ip, ip, #331776	; 0x51000
    30c8:	ldr	pc, [ip, #2916]!	; 0xb64

000030cc <sigprocmask@plt>:
    30cc:	add	ip, pc, #0, 12
    30d0:	add	ip, ip, #331776	; 0x51000
    30d4:	ldr	pc, [ip, #2908]!	; 0xb5c

000030d8 <memmove@plt>:
    30d8:			; <UNDEFINED> instruction: 0xe7fd4778
    30dc:	add	ip, pc, #0, 12
    30e0:	add	ip, ip, #331776	; 0x51000
    30e4:	ldr	pc, [ip, #2896]!	; 0xb50

000030e8 <gcry_md_read@plt>:
    30e8:	add	ip, pc, #0, 12
    30ec:	add	ip, ip, #331776	; 0x51000
    30f0:	ldr	pc, [ip, #2888]!	; 0xb48

000030f4 <free@plt>:
    30f4:	add	ip, pc, #0, 12
    30f8:	add	ip, ip, #331776	; 0x51000
    30fc:	ldr	pc, [ip, #2880]!	; 0xb40

00003100 <gcry_random_bytes_secure@plt>:
    3100:	add	ip, pc, #0, 12
    3104:	add	ip, ip, #331776	; 0x51000
    3108:	ldr	pc, [ip, #2872]!	; 0xb38

0000310c <fgets@plt>:
    310c:	add	ip, pc, #0, 12
    3110:	add	ip, ip, #331776	; 0x51000
    3114:	ldr	pc, [ip, #2864]!	; 0xb30

00003118 <gcry_mpi_randomize@plt>:
    3118:	add	ip, pc, #0, 12
    311c:	add	ip, ip, #331776	; 0x51000
    3120:	ldr	pc, [ip, #2856]!	; 0xb28

00003124 <_gpgrt_putc_overflow@plt>:
    3124:	add	ip, pc, #0, 12
    3128:	add	ip, ip, #331776	; 0x51000
    312c:	ldr	pc, [ip, #2848]!	; 0xb20

00003130 <gcry_cipher_setkey@plt>:
    3130:	add	ip, pc, #0, 12
    3134:	add	ip, ip, #331776	; 0x51000
    3138:	ldr	pc, [ip, #2840]!	; 0xb18

0000313c <nanosleep@plt>:
    313c:	add	ip, pc, #0, 12
    3140:	add	ip, ip, #331776	; 0x51000
    3144:	ldr	pc, [ip, #2832]!	; 0xb10

00003148 <ferror@plt>:
    3148:	add	ip, pc, #0, 12
    314c:	add	ip, ip, #331776	; 0x51000
    3150:	ldr	pc, [ip, #2824]!	; 0xb08

00003154 <gcry_mpi_print@plt>:
    3154:	add	ip, pc, #0, 12
    3158:	add	ip, ip, #331776	; 0x51000
    315c:	ldr	pc, [ip, #2816]!	; 0xb00

00003160 <gcry_sexp_release@plt>:
    3160:	add	ip, pc, #0, 12
    3164:	add	ip, ip, #331776	; 0x51000
    3168:	ldr	pc, [ip, #2808]!	; 0xaf8

0000316c <gcry_mpi_get_flag@plt>:
    316c:	add	ip, pc, #0, 12
    3170:	add	ip, ip, #331776	; 0x51000
    3174:	ldr	pc, [ip, #2800]!	; 0xaf0

00003178 <inet_pton@plt>:
    3178:	add	ip, pc, #0, 12
    317c:	add	ip, ip, #331776	; 0x51000
    3180:	ldr	pc, [ip, #2792]!	; 0xae8

00003184 <memcpy@plt>:
    3184:	add	ip, pc, #0, 12
    3188:	add	ip, ip, #331776	; 0x51000
    318c:	ldr	pc, [ip, #2784]!	; 0xae0

00003190 <__memset_chk@plt>:
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #331776	; 0x51000
    3198:	ldr	pc, [ip, #2776]!	; 0xad8

0000319c <gcry_set_progress_handler@plt>:
    319c:			; <UNDEFINED> instruction: 0xe7fd4778
    31a0:	add	ip, pc, #0, 12
    31a4:	add	ip, ip, #331776	; 0x51000
    31a8:	ldr	pc, [ip, #2764]!	; 0xacc

000031ac <gcry_md_open@plt>:
    31ac:	add	ip, pc, #0, 12
    31b0:	add	ip, ip, #331776	; 0x51000
    31b4:	ldr	pc, [ip, #2756]!	; 0xac4

000031b8 <gpgrt_read@plt>:
    31b8:	add	ip, pc, #0, 12
    31bc:	add	ip, ip, #331776	; 0x51000
    31c0:	ldr	pc, [ip, #2748]!	; 0xabc

000031c4 <time@plt>:
    31c4:	add	ip, pc, #0, 12
    31c8:	add	ip, ip, #331776	; 0x51000
    31cc:	ldr	pc, [ip, #2740]!	; 0xab4

000031d0 <gcry_md_write@plt>:
    31d0:	add	ip, pc, #0, 12
    31d4:	add	ip, ip, #331776	; 0x51000
    31d8:	ldr	pc, [ip, #2732]!	; 0xaac

000031dc <gcry_cipher_encrypt@plt>:
    31dc:	add	ip, pc, #0, 12
    31e0:	add	ip, ip, #331776	; 0x51000
    31e4:	ldr	pc, [ip, #2724]!	; 0xaa4

000031e8 <gcry_free@plt>:
    31e8:			; <UNDEFINED> instruction: 0xe7fd4778
    31ec:	add	ip, pc, #0, 12
    31f0:	add	ip, ip, #331776	; 0x51000
    31f4:	ldr	pc, [ip, #2712]!	; 0xa98

000031f8 <memcmp@plt>:
    31f8:			; <UNDEFINED> instruction: 0xe7fd4778
    31fc:	add	ip, pc, #0, 12
    3200:	add	ip, ip, #331776	; 0x51000
    3204:	ldr	pc, [ip, #2700]!	; 0xa8c

00003208 <sleep@plt>:
    3208:			; <UNDEFINED> instruction: 0xe7fd4778
    320c:	add	ip, pc, #0, 12
    3210:	add	ip, ip, #331776	; 0x51000
    3214:	ldr	pc, [ip, #2688]!	; 0xa80

00003218 <stpcpy@plt>:
    3218:	add	ip, pc, #0, 12
    321c:	add	ip, ip, #331776	; 0x51000
    3220:	ldr	pc, [ip, #2680]!	; 0xa78

00003224 <gpgrt_fwrite@plt>:
    3224:	add	ip, pc, #0, 12
    3228:	add	ip, ip, #331776	; 0x51000
    322c:	ldr	pc, [ip, #2672]!	; 0xa70

00003230 <dcgettext@plt>:
    3230:			; <UNDEFINED> instruction: 0xe7fd4778
    3234:	add	ip, pc, #0, 12
    3238:	add	ip, ip, #331776	; 0x51000
    323c:	ldr	pc, [ip, #2660]!	; 0xa64

00003240 <strdup@plt>:
    3240:	add	ip, pc, #0, 12
    3244:	add	ip, ip, #331776	; 0x51000
    3248:	ldr	pc, [ip, #2652]!	; 0xa5c

0000324c <gpgrt_write_hexstring@plt>:
    324c:	add	ip, pc, #0, 12
    3250:	add	ip, ip, #331776	; 0x51000
    3254:	ldr	pc, [ip, #2644]!	; 0xa54

00003258 <gcry_mpi_set_flag@plt>:
    3258:	add	ip, pc, #0, 12
    325c:	add	ip, ip, #331776	; 0x51000
    3260:	ldr	pc, [ip, #2636]!	; 0xa4c

00003264 <__stack_chk_fail@plt>:
    3264:	add	ip, pc, #0, 12
    3268:	add	ip, ip, #331776	; 0x51000
    326c:	ldr	pc, [ip, #2628]!	; 0xa44

00003270 <gpgrt_set_alloc_func@plt>:
    3270:	add	ip, pc, #0, 12
    3274:	add	ip, ip, #331776	; 0x51000
    3278:	ldr	pc, [ip, #2620]!	; 0xa3c

0000327c <gpgrt_ferror@plt>:
    327c:	add	ip, pc, #0, 12
    3280:	add	ip, ip, #331776	; 0x51000
    3284:	ldr	pc, [ip, #2612]!	; 0xa34

00003288 <getrlimit64@plt>:
    3288:	add	ip, pc, #0, 12
    328c:	add	ip, ip, #331776	; 0x51000
    3290:	ldr	pc, [ip, #2604]!	; 0xa2c

00003294 <gcry_pk_get_curve@plt>:
    3294:	add	ip, pc, #0, 12
    3298:	add	ip, ip, #331776	; 0x51000
    329c:	ldr	pc, [ip, #2596]!	; 0xa24

000032a0 <gpgrt_fflush@plt>:
    32a0:			; <UNDEFINED> instruction: 0xe7fd4778
    32a4:	add	ip, pc, #0, 12
    32a8:	add	ip, ip, #331776	; 0x51000
    32ac:	ldr	pc, [ip, #2584]!	; 0xa18

000032b0 <dup@plt>:
    32b0:	add	ip, pc, #0, 12
    32b4:	add	ip, ip, #331776	; 0x51000
    32b8:	ldr	pc, [ip, #2576]!	; 0xa10

000032bc <BZ2_bzDecompressInit@plt>:
    32bc:	add	ip, pc, #0, 12
    32c0:	add	ip, ip, #331776	; 0x51000
    32c4:	ldr	pc, [ip, #2568]!	; 0xa08

000032c8 <textdomain@plt>:
    32c8:			; <UNDEFINED> instruction: 0xe7fd4778
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #331776	; 0x51000
    32d4:	ldr	pc, [ip, #2556]!	; 0x9fc

000032d8 <tmpfile64@plt>:
    32d8:			; <UNDEFINED> instruction: 0xe7fd4778
    32dc:	add	ip, pc, #0, 12
    32e0:	add	ip, ip, #331776	; 0x51000
    32e4:	ldr	pc, [ip, #2544]!	; 0x9f0

000032e8 <chdir@plt>:
    32e8:			; <UNDEFINED> instruction: 0xe7fd4778
    32ec:	add	ip, pc, #0, 12
    32f0:	add	ip, ip, #331776	; 0x51000
    32f4:	ldr	pc, [ip, #2532]!	; 0x9e4

000032f8 <strcasecmp@plt>:
    32f8:	add	ip, pc, #0, 12
    32fc:	add	ip, ip, #331776	; 0x51000
    3300:	ldr	pc, [ip, #2524]!	; 0x9dc

00003304 <BZ2_bzDecompressEnd@plt>:
    3304:	add	ip, pc, #0, 12
    3308:	add	ip, ip, #331776	; 0x51000
    330c:	ldr	pc, [ip, #2516]!	; 0x9d4

00003310 <deflate@plt>:
    3310:	add	ip, pc, #0, 12
    3314:	add	ip, ip, #331776	; 0x51000
    3318:	ldr	pc, [ip, #2508]!	; 0x9cc

0000331c <gpgrt_fputs_unlocked@plt>:
    331c:	add	ip, pc, #0, 12
    3320:	add	ip, ip, #331776	; 0x51000
    3324:	ldr	pc, [ip, #2500]!	; 0x9c4

00003328 <__fxstat64@plt>:
    3328:	add	ip, pc, #0, 12
    332c:	add	ip, ip, #331776	; 0x51000
    3330:	ldr	pc, [ip, #2492]!	; 0x9bc

00003334 <sigaction@plt>:
    3334:	add	ip, pc, #0, 12
    3338:	add	ip, ip, #331776	; 0x51000
    333c:	ldr	pc, [ip, #2484]!	; 0x9b4

00003340 <__memcpy_chk@plt>:
    3340:	add	ip, pc, #0, 12
    3344:	add	ip, ip, #331776	; 0x51000
    3348:	ldr	pc, [ip, #2476]!	; 0x9ac

0000334c <gpg_err_code_from_errno@plt>:
    334c:	add	ip, pc, #0, 12
    3350:	add	ip, ip, #331776	; 0x51000
    3354:	ldr	pc, [ip, #2468]!	; 0x9a4

00003358 <fwrite@plt>:
    3358:	add	ip, pc, #0, 12
    335c:	add	ip, ip, #331776	; 0x51000
    3360:	ldr	pc, [ip, #2460]!	; 0x99c

00003364 <BZ2_bzCompressInit@plt>:
    3364:	add	ip, pc, #0, 12
    3368:	add	ip, ip, #331776	; 0x51000
    336c:	ldr	pc, [ip, #2452]!	; 0x994

00003370 <lseek64@plt>:
    3370:	add	ip, pc, #0, 12
    3374:	add	ip, ip, #331776	; 0x51000
    3378:	ldr	pc, [ip, #2444]!	; 0x98c

0000337c <gcry_check_version@plt>:
    337c:	add	ip, pc, #0, 12
    3380:	add	ip, ip, #331776	; 0x51000
    3384:	ldr	pc, [ip, #2436]!	; 0x984

00003388 <tcsetattr@plt>:
    3388:	add	ip, pc, #0, 12
    338c:	add	ip, ip, #331776	; 0x51000
    3390:	ldr	pc, [ip, #2428]!	; 0x97c

00003394 <gcry_pk_get_nbits@plt>:
    3394:	add	ip, pc, #0, 12
    3398:	add	ip, ip, #331776	; 0x51000
    339c:	ldr	pc, [ip, #2420]!	; 0x974

000033a0 <strcpy@plt>:
    33a0:	add	ip, pc, #0, 12
    33a4:	add	ip, ip, #331776	; 0x51000
    33a8:	ldr	pc, [ip, #2412]!	; 0x96c

000033ac <fread@plt>:
    33ac:	add	ip, pc, #0, 12
    33b0:	add	ip, ip, #331776	; 0x51000
    33b4:	ldr	pc, [ip, #2404]!	; 0x964

000033b8 <gcry_pk_encrypt@plt>:
    33b8:	add	ip, pc, #0, 12
    33bc:	add	ip, ip, #331776	; 0x51000
    33c0:	ldr	pc, [ip, #2396]!	; 0x95c

000033c4 <gcry_sexp_find_token@plt>:
    33c4:	add	ip, pc, #0, 12
    33c8:	add	ip, ip, #331776	; 0x51000
    33cc:	ldr	pc, [ip, #2388]!	; 0x954

000033d0 <bind_textdomain_codeset@plt>:
    33d0:	add	ip, pc, #0, 12
    33d4:	add	ip, ip, #331776	; 0x51000
    33d8:	ldr	pc, [ip, #2380]!	; 0x94c

000033dc <gpgrt_fdopen_nc@plt>:
    33dc:	add	ip, pc, #0, 12
    33e0:	add	ip, ip, #331776	; 0x51000
    33e4:	ldr	pc, [ip, #2372]!	; 0x944

000033e8 <deflateInit2_@plt>:
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #331776	; 0x51000
    33f0:	ldr	pc, [ip, #2364]!	; 0x93c

000033f4 <gpgrt_fputc@plt>:
    33f4:			; <UNDEFINED> instruction: 0xe7fd4778
    33f8:	add	ip, pc, #0, 12
    33fc:	add	ip, ip, #331776	; 0x51000
    3400:	ldr	pc, [ip, #2352]!	; 0x930

00003404 <gpgrt_flockfile@plt>:
    3404:	add	ip, pc, #0, 12
    3408:	add	ip, ip, #331776	; 0x51000
    340c:	ldr	pc, [ip, #2344]!	; 0x928

00003410 <gpgrt_fclose@plt>:
    3410:	add	ip, pc, #0, 12
    3414:	add	ip, ip, #331776	; 0x51000
    3418:	ldr	pc, [ip, #2336]!	; 0x920

0000341c <gpgrt_setvbuf@plt>:
    341c:	add	ip, pc, #0, 12
    3420:	add	ip, ip, #331776	; 0x51000
    3424:	ldr	pc, [ip, #2328]!	; 0x918

00003428 <gpgrt_printf@plt>:
    3428:	add	ip, pc, #0, 12
    342c:	add	ip, ip, #331776	; 0x51000
    3430:	ldr	pc, [ip, #2320]!	; 0x910

00003434 <open64@plt>:
    3434:			; <UNDEFINED> instruction: 0xe7fd4778
    3438:	add	ip, pc, #0, 12
    343c:	add	ip, ip, #331776	; 0x51000
    3440:	ldr	pc, [ip, #2308]!	; 0x904

00003444 <getenv@plt>:
    3444:	add	ip, pc, #0, 12
    3448:	add	ip, ip, #331776	; 0x51000
    344c:	ldr	pc, [ip, #2300]!	; 0x8fc

00003450 <gcry_malloc_secure@plt>:
    3450:	add	ip, pc, #0, 12
    3454:	add	ip, ip, #331776	; 0x51000
    3458:	ldr	pc, [ip, #2292]!	; 0x8f4

0000345c <gpgrt_fdopen@plt>:
    345c:	add	ip, pc, #0, 12
    3460:	add	ip, ip, #331776	; 0x51000
    3464:	ldr	pc, [ip, #2284]!	; 0x8ec

00003468 <BZ2_bzCompressEnd@plt>:
    3468:	add	ip, pc, #0, 12
    346c:	add	ip, ip, #331776	; 0x51000
    3470:	ldr	pc, [ip, #2276]!	; 0x8e4

00003474 <gcry_xrealloc@plt>:
    3474:	add	ip, pc, #0, 12
    3478:	add	ip, ip, #331776	; 0x51000
    347c:	ldr	pc, [ip, #2268]!	; 0x8dc

00003480 <malloc@plt>:
    3480:	add	ip, pc, #0, 12
    3484:	add	ip, ip, #331776	; 0x51000
    3488:	ldr	pc, [ip, #2260]!	; 0x8d4

0000348c <deflateInit_@plt>:
    348c:	add	ip, pc, #0, 12
    3490:	add	ip, ip, #331776	; 0x51000
    3494:	ldr	pc, [ip, #2252]!	; 0x8cc

00003498 <iconv_open@plt>:
    3498:			; <UNDEFINED> instruction: 0xe7fd4778
    349c:	add	ip, pc, #0, 12
    34a0:	add	ip, ip, #331776	; 0x51000
    34a4:	ldr	pc, [ip, #2240]!	; 0x8c0

000034a8 <__libc_start_main@plt>:
    34a8:	add	ip, pc, #0, 12
    34ac:	add	ip, ip, #331776	; 0x51000
    34b0:	ldr	pc, [ip, #2232]!	; 0x8b8

000034b4 <strerror@plt>:
    34b4:	add	ip, pc, #0, 12
    34b8:	add	ip, ip, #331776	; 0x51000
    34bc:	ldr	pc, [ip, #2224]!	; 0x8b0

000034c0 <strftime@plt>:
    34c0:	add	ip, pc, #0, 12
    34c4:	add	ip, ip, #331776	; 0x51000
    34c8:	ldr	pc, [ip, #2216]!	; 0x8a8

000034cc <gcry_md_get_algo@plt>:
    34cc:	add	ip, pc, #0, 12
    34d0:	add	ip, ip, #331776	; 0x51000
    34d4:	ldr	pc, [ip, #2208]!	; 0x8a0

000034d8 <gcry_cipher_open@plt>:
    34d8:	add	ip, pc, #0, 12
    34dc:	add	ip, ip, #331776	; 0x51000
    34e0:	ldr	pc, [ip, #2200]!	; 0x898

000034e4 <gcry_sexp_nth_mpi@plt>:
    34e4:	add	ip, pc, #0, 12
    34e8:	add	ip, ip, #331776	; 0x51000
    34ec:	ldr	pc, [ip, #2192]!	; 0x890

000034f0 <__vfprintf_chk@plt>:
    34f0:	add	ip, pc, #0, 12
    34f4:	add	ip, ip, #331776	; 0x51000
    34f8:	ldr	pc, [ip, #2184]!	; 0x888

000034fc <localtime@plt>:
    34fc:	add	ip, pc, #0, 12
    3500:	add	ip, ip, #331776	; 0x51000
    3504:	ldr	pc, [ip, #2176]!	; 0x880

00003508 <strsep@plt>:
    3508:	add	ip, pc, #0, 12
    350c:	add	ip, ip, #331776	; 0x51000
    3510:	ldr	pc, [ip, #2168]!	; 0x878

00003514 <__ctype_tolower_loc@plt>:
    3514:	add	ip, pc, #0, 12
    3518:	add	ip, ip, #331776	; 0x51000
    351c:	ldr	pc, [ip, #2160]!	; 0x870

00003520 <__ctype_toupper_loc@plt>:
    3520:	add	ip, pc, #0, 12
    3524:	add	ip, ip, #331776	; 0x51000
    3528:	ldr	pc, [ip, #2152]!	; 0x868

0000352c <gcry_pk_verify@plt>:
    352c:	add	ip, pc, #0, 12
    3530:	add	ip, ip, #331776	; 0x51000
    3534:	ldr	pc, [ip, #2144]!	; 0x860

00003538 <__gmon_start__@plt>:
    3538:	add	ip, pc, #0, 12
    353c:	add	ip, ip, #331776	; 0x51000
    3540:	ldr	pc, [ip, #2136]!	; 0x858

00003544 <rename@plt>:
    3544:	add	ip, pc, #0, 12
    3548:	add	ip, ip, #331776	; 0x51000
    354c:	ldr	pc, [ip, #2128]!	; 0x850

00003550 <__ctype_b_loc@plt>:
    3550:	add	ip, pc, #0, 12
    3554:	add	ip, ip, #331776	; 0x51000
    3558:	ldr	pc, [ip, #2120]!	; 0x848

0000355c <_gpgrt_get_std_stream@plt>:
    355c:	add	ip, pc, #0, 12
    3560:	add	ip, ip, #331776	; 0x51000
    3564:	ldr	pc, [ip, #2112]!	; 0x840

00003568 <getcwd@plt>:
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #331776	; 0x51000
    3570:	ldr	pc, [ip, #2104]!	; 0x838

00003574 <getpid@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #331776	; 0x51000
    357c:	ldr	pc, [ip, #2096]!	; 0x830

00003580 <exit@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #331776	; 0x51000
    3588:	ldr	pc, [ip, #2088]!	; 0x828

0000358c <gcry_md_debug@plt>:
    358c:	add	ip, pc, #0, 12
    3590:	add	ip, ip, #331776	; 0x51000
    3594:	ldr	pc, [ip, #2080]!	; 0x820

00003598 <gcry_md_is_enabled@plt>:
    3598:	add	ip, pc, #0, 12
    359c:	add	ip, ip, #331776	; 0x51000
    35a0:	ldr	pc, [ip, #2072]!	; 0x818

000035a4 <gpg_strsource@plt>:
    35a4:	add	ip, pc, #0, 12
    35a8:	add	ip, ip, #331776	; 0x51000
    35ac:	ldr	pc, [ip, #2064]!	; 0x810

000035b0 <gcry_md_map_name@plt>:
    35b0:	add	ip, pc, #0, 12
    35b4:	add	ip, ip, #331776	; 0x51000
    35b8:	ldr	pc, [ip, #2056]!	; 0x808

000035bc <gpgrt_fprintf_unlocked@plt>:
    35bc:	add	ip, pc, #0, 12
    35c0:	add	ip, ip, #331776	; 0x51000
    35c4:	ldr	pc, [ip, #2048]!	; 0x800

000035c8 <inflateEnd@plt>:
    35c8:	add	ip, pc, #0, 12
    35cc:	add	ip, ip, #331776	; 0x51000
    35d0:	ldr	pc, [ip, #2040]!	; 0x7f8

000035d4 <strtoul@plt>:
    35d4:	add	ip, pc, #0, 12
    35d8:	add	ip, ip, #331776	; 0x51000
    35dc:	ldr	pc, [ip, #2032]!	; 0x7f0

000035e0 <strlen@plt>:
    35e0:	add	ip, pc, #0, 12
    35e4:	add	ip, ip, #331776	; 0x51000
    35e8:	ldr	pc, [ip, #2024]!	; 0x7e8

000035ec <inotify_init@plt>:
    35ec:	add	ip, pc, #0, 12
    35f0:	add	ip, ip, #331776	; 0x51000
    35f4:	ldr	pc, [ip, #2016]!	; 0x7e0

000035f8 <gcry_cipher_get_algo_blklen@plt>:
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #331776	; 0x51000
    3600:	ldr	pc, [ip, #2008]!	; 0x7d8

00003604 <strchr@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #331776	; 0x51000
    360c:	ldr	pc, [ip, #2000]!	; 0x7d0

00003610 <gcry_xcalloc_secure@plt>:
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #331776	; 0x51000
    3618:	ldr	pc, [ip, #1992]!	; 0x7c8

0000361c <setenv@plt>:
    361c:			; <UNDEFINED> instruction: 0xe7fd4778
    3620:	add	ip, pc, #0, 12
    3624:	add	ip, ip, #331776	; 0x51000
    3628:	ldr	pc, [ip, #1980]!	; 0x7bc

0000362c <gpg_err_code_from_syserror@plt>:
    362c:	add	ip, pc, #0, 12
    3630:	add	ip, ip, #331776	; 0x51000
    3634:	ldr	pc, [ip, #1972]!	; 0x7b4

00003638 <BZ2_bzCompress@plt>:
    3638:	add	ip, pc, #0, 12
    363c:	add	ip, ip, #331776	; 0x51000
    3640:	ldr	pc, [ip, #1964]!	; 0x7ac

00003644 <gcry_md_algo_info@plt>:
    3644:			; <UNDEFINED> instruction: 0xe7fd4778
    3648:	add	ip, pc, #0, 12
    364c:	add	ip, ip, #331776	; 0x51000
    3650:	ldr	pc, [ip, #1952]!	; 0x7a0

00003654 <gcry_md_algo_name@plt>:
    3654:	add	ip, pc, #0, 12
    3658:	add	ip, ip, #331776	; 0x51000
    365c:	ldr	pc, [ip, #1944]!	; 0x798

00003660 <sigfillset@plt>:
    3660:	add	ip, pc, #0, 12
    3664:	add	ip, ip, #331776	; 0x51000
    3668:	ldr	pc, [ip, #1936]!	; 0x790

0000366c <inotify_add_watch@plt>:
    366c:	add	ip, pc, #0, 12
    3670:	add	ip, ip, #331776	; 0x51000
    3674:	ldr	pc, [ip, #1928]!	; 0x788

00003678 <gcry_cipher_map_name@plt>:
    3678:	add	ip, pc, #0, 12
    367c:	add	ip, ip, #331776	; 0x51000
    3680:	ldr	pc, [ip, #1920]!	; 0x780

00003684 <__errno_location@plt>:
    3684:	add	ip, pc, #0, 12
    3688:	add	ip, ip, #331776	; 0x51000
    368c:	ldr	pc, [ip, #1912]!	; 0x778

00003690 <__strcat_chk@plt>:
    3690:	add	ip, pc, #0, 12
    3694:	add	ip, ip, #331776	; 0x51000
    3698:	ldr	pc, [ip, #1904]!	; 0x770

0000369c <strncasecmp@plt>:
    369c:	add	ip, pc, #0, 12
    36a0:	add	ip, ip, #331776	; 0x51000
    36a4:	ldr	pc, [ip, #1896]!	; 0x768

000036a8 <__sprintf_chk@plt>:
    36a8:	add	ip, pc, #0, 12
    36ac:	add	ip, ip, #331776	; 0x51000
    36b0:	ldr	pc, [ip, #1888]!	; 0x760

000036b4 <__cxa_atexit@plt>:
    36b4:			; <UNDEFINED> instruction: 0xe7fd4778
    36b8:	add	ip, pc, #0, 12
    36bc:	add	ip, ip, #331776	; 0x51000
    36c0:	ldr	pc, [ip, #1876]!	; 0x754

000036c4 <mkdir@plt>:
    36c4:			; <UNDEFINED> instruction: 0xe7fd4778
    36c8:	add	ip, pc, #0, 12
    36cc:	add	ip, ip, #331776	; 0x51000
    36d0:	ldr	pc, [ip, #1864]!	; 0x748

000036d4 <gcry_cipher_setiv@plt>:
    36d4:	add	ip, pc, #0, 12
    36d8:	add	ip, ip, #331776	; 0x51000
    36dc:	ldr	pc, [ip, #1856]!	; 0x740

000036e0 <memset@plt>:
    36e0:	add	ip, pc, #0, 12
    36e4:	add	ip, ip, #331776	; 0x51000
    36e8:	ldr	pc, [ip, #1848]!	; 0x738

000036ec <gcry_calloc@plt>:
    36ec:	add	ip, pc, #0, 12
    36f0:	add	ip, ip, #331776	; 0x51000
    36f4:	ldr	pc, [ip, #1840]!	; 0x730

000036f8 <strncpy@plt>:
    36f8:	add	ip, pc, #0, 12
    36fc:	add	ip, ip, #331776	; 0x51000
    3700:	ldr	pc, [ip, #1832]!	; 0x728

00003704 <gpgrt_vasprintf@plt>:
    3704:	add	ip, pc, #0, 12
    3708:	add	ip, ip, #331776	; 0x51000
    370c:	ldr	pc, [ip, #1824]!	; 0x720

00003710 <gcry_pk_testkey@plt>:
    3710:	add	ip, pc, #0, 12
    3714:	add	ip, ip, #331776	; 0x51000
    3718:	ldr	pc, [ip, #1816]!	; 0x718

0000371c <gcry_cipher_algo_name@plt>:
    371c:	add	ip, pc, #0, 12
    3720:	add	ip, ip, #331776	; 0x51000
    3724:	ldr	pc, [ip, #1808]!	; 0x710

00003728 <gmtime@plt>:
    3728:	add	ip, pc, #0, 12
    372c:	add	ip, ip, #331776	; 0x51000
    3730:	ldr	pc, [ip, #1800]!	; 0x708

00003734 <gpgrt_write_sanitized@plt>:
    3734:	add	ip, pc, #0, 12
    3738:	add	ip, ip, #331776	; 0x51000
    373c:	ldr	pc, [ip, #1792]!	; 0x700

00003740 <gcry_mpi_release@plt>:
    3740:	add	ip, pc, #0, 12
    3744:	add	ip, ip, #331776	; 0x51000
    3748:	ldr	pc, [ip, #1784]!	; 0x6f8

0000374c <gpgrt_fopen@plt>:
    374c:	add	ip, pc, #0, 12
    3750:	add	ip, ip, #331776	; 0x51000
    3754:	ldr	pc, [ip, #1776]!	; 0x6f0

00003758 <write@plt>:
    3758:	add	ip, pc, #0, 12
    375c:	add	ip, ip, #331776	; 0x51000
    3760:	ldr	pc, [ip, #1768]!	; 0x6e8

00003764 <fileno@plt>:
    3764:	add	ip, pc, #0, 12
    3768:	add	ip, ip, #331776	; 0x51000
    376c:	ldr	pc, [ip, #1760]!	; 0x6e0

00003770 <deflateEnd@plt>:
    3770:	add	ip, pc, #0, 12
    3774:	add	ip, ip, #331776	; 0x51000
    3778:	ldr	pc, [ip, #1752]!	; 0x6d8

0000377c <gcry_mpi_dump@plt>:
    377c:	add	ip, pc, #0, 12
    3780:	add	ip, ip, #331776	; 0x51000
    3784:	ldr	pc, [ip, #1744]!	; 0x6d0

00003788 <difftime@plt>:
    3788:	add	ip, pc, #0, 12
    378c:	add	ip, ip, #331776	; 0x51000
    3790:	ldr	pc, [ip, #1736]!	; 0x6c8

00003794 <BZ2_bzDecompress@plt>:
    3794:	add	ip, pc, #0, 12
    3798:	add	ip, ip, #331776	; 0x51000
    379c:	ldr	pc, [ip, #1728]!	; 0x6c0

000037a0 <__fprintf_chk@plt>:
    37a0:	add	ip, pc, #0, 12
    37a4:	add	ip, ip, #331776	; 0x51000
    37a8:	ldr	pc, [ip, #1720]!	; 0x6b8

000037ac <gcry_xstrdup@plt>:
    37ac:			; <UNDEFINED> instruction: 0xe7fd4778
    37b0:	add	ip, pc, #0, 12
    37b4:	add	ip, ip, #331776	; 0x51000
    37b8:	ldr	pc, [ip, #1708]!	; 0x6ac

000037bc <memchr@plt>:
    37bc:	add	ip, pc, #0, 12
    37c0:	add	ip, ip, #331776	; 0x51000
    37c4:	ldr	pc, [ip, #1700]!	; 0x6a4

000037c8 <access@plt>:
    37c8:	add	ip, pc, #0, 12
    37cc:	add	ip, ip, #331776	; 0x51000
    37d0:	ldr	pc, [ip, #1692]!	; 0x69c

000037d4 <gcry_realloc@plt>:
    37d4:	add	ip, pc, #0, 12
    37d8:	add	ip, ip, #331776	; 0x51000
    37dc:	ldr	pc, [ip, #1684]!	; 0x694

000037e0 <fclose@plt>:
    37e0:	add	ip, pc, #0, 12
    37e4:	add	ip, ip, #331776	; 0x51000
    37e8:	ldr	pc, [ip, #1676]!	; 0x68c

000037ec <gpgrt_fputs@plt>:
    37ec:			; <UNDEFINED> instruction: 0xe7fd4778
    37f0:	add	ip, pc, #0, 12
    37f4:	add	ip, ip, #331776	; 0x51000
    37f8:	ldr	pc, [ip, #1664]!	; 0x680

000037fc <gcry_sexp_build@plt>:
    37fc:	add	ip, pc, #0, 12
    3800:	add	ip, ip, #331776	; 0x51000
    3804:	ldr	pc, [ip, #1656]!	; 0x678

00003808 <fseeko64@plt>:
    3808:	add	ip, pc, #0, 12
    380c:	add	ip, ip, #331776	; 0x51000
    3810:	ldr	pc, [ip, #1648]!	; 0x670

00003814 <gpgrt_snprintf@plt>:
    3814:	add	ip, pc, #0, 12
    3818:	add	ip, ip, #331776	; 0x51000
    381c:	ldr	pc, [ip, #1640]!	; 0x668

00003820 <inflateInit_@plt>:
    3820:	add	ip, pc, #0, 12
    3824:	add	ip, ip, #331776	; 0x51000
    3828:	ldr	pc, [ip, #1632]!	; 0x660

0000382c <gcry_mpi_scan@plt>:
    382c:	add	ip, pc, #0, 12
    3830:	add	ip, ip, #331776	; 0x51000
    3834:	ldr	pc, [ip, #1624]!	; 0x658

00003838 <gcry_cipher_get_algo_keylen@plt>:
    3838:	add	ip, pc, #0, 12
    383c:	add	ip, ip, #331776	; 0x51000
    3840:	ldr	pc, [ip, #1616]!	; 0x650

00003844 <__fread_chk@plt>:
    3844:	add	ip, pc, #0, 12
    3848:	add	ip, ip, #331776	; 0x51000
    384c:	ldr	pc, [ip, #1608]!	; 0x648

00003850 <gcry_is_secure@plt>:
    3850:	add	ip, pc, #0, 12
    3854:	add	ip, ip, #331776	; 0x51000
    3858:	ldr	pc, [ip, #1600]!	; 0x640

0000385c <fcntl64@plt>:
    385c:	add	ip, pc, #0, 12
    3860:	add	ip, ip, #331776	; 0x51000
    3864:	ldr	pc, [ip, #1592]!	; 0x638

00003868 <gcry_md_hash_buffer@plt>:
    3868:	add	ip, pc, #0, 12
    386c:	add	ip, ip, #331776	; 0x51000
    3870:	ldr	pc, [ip, #1584]!	; 0x630

00003874 <gcry_md_is_secure@plt>:
    3874:	add	ip, pc, #0, 12
    3878:	add	ip, ip, #331776	; 0x51000
    387c:	ldr	pc, [ip, #1576]!	; 0x628

00003880 <gcry_mpi_aprint@plt>:
    3880:	add	ip, pc, #0, 12
    3884:	add	ip, ip, #331776	; 0x51000
    3888:	ldr	pc, [ip, #1568]!	; 0x620

0000388c <setlocale@plt>:
    388c:	add	ip, pc, #0, 12
    3890:	add	ip, ip, #331776	; 0x51000
    3894:	ldr	pc, [ip, #1560]!	; 0x618

00003898 <gcry_cipher_decrypt@plt>:
    3898:	add	ip, pc, #0, 12
    389c:	add	ip, ip, #331776	; 0x51000
    38a0:	ldr	pc, [ip, #1552]!	; 0x610

000038a4 <gpgrt_vbsprintf@plt>:
    38a4:	add	ip, pc, #0, 12
    38a8:	add	ip, ip, #331776	; 0x51000
    38ac:	ldr	pc, [ip, #1544]!	; 0x608

000038b0 <sigemptyset@plt>:
    38b0:	add	ip, pc, #0, 12
    38b4:	add	ip, ip, #331776	; 0x51000
    38b8:	ldr	pc, [ip, #1536]!	; 0x600

000038bc <gcry_md_ctl@plt>:
    38bc:	add	ip, pc, #0, 12
    38c0:	add	ip, ip, #331776	; 0x51000
    38c4:	ldr	pc, [ip, #1528]!	; 0x5f8

000038c8 <__explicit_bzero_chk@plt>:
    38c8:			; <UNDEFINED> instruction: 0xe7fd4778
    38cc:	add	ip, pc, #0, 12
    38d0:	add	ip, ip, #331776	; 0x51000
    38d4:	ldr	pc, [ip, #1516]!	; 0x5ec

000038d8 <strrchr@plt>:
    38d8:	add	ip, pc, #0, 12
    38dc:	add	ip, ip, #331776	; 0x51000
    38e0:	ldr	pc, [ip, #1508]!	; 0x5e4

000038e4 <gcry_set_outofcore_handler@plt>:
    38e4:			; <UNDEFINED> instruction: 0xe7fd4778
    38e8:	add	ip, pc, #0, 12
    38ec:	add	ip, ip, #331776	; 0x51000
    38f0:	ldr	pc, [ip, #1496]!	; 0x5d8

000038f4 <nl_langinfo@plt>:
    38f4:	add	ip, pc, #0, 12
    38f8:	add	ip, ip, #331776	; 0x51000
    38fc:	ldr	pc, [ip, #1488]!	; 0x5d0

00003900 <gpgrt_free@plt>:
    3900:	add	ip, pc, #0, 12
    3904:	add	ip, ip, #331776	; 0x51000
    3908:	ldr	pc, [ip, #1480]!	; 0x5c8

0000390c <inflateInit2_@plt>:
    390c:	add	ip, pc, #0, 12
    3910:	add	ip, ip, #331776	; 0x51000
    3914:	ldr	pc, [ip, #1472]!	; 0x5c0

00003918 <gcry_md_copy@plt>:
    3918:	add	ip, pc, #0, 12
    391c:	add	ip, ip, #331776	; 0x51000
    3920:	ldr	pc, [ip, #1464]!	; 0x5b8

00003924 <clearerr@plt>:
    3924:	add	ip, pc, #0, 12
    3928:	add	ip, ip, #331776	; 0x51000
    392c:	ldr	pc, [ip, #1456]!	; 0x5b0

00003930 <gpg_err_set_errno@plt>:
    3930:	add	ip, pc, #0, 12
    3934:	add	ip, ip, #331776	; 0x51000
    3938:	ldr	pc, [ip, #1448]!	; 0x5a8

0000393c <gcry_pk_get_keygrip@plt>:
    393c:	add	ip, pc, #0, 12
    3940:	add	ip, ip, #331776	; 0x51000
    3944:	ldr	pc, [ip, #1440]!	; 0x5a0

00003948 <timegm@plt>:
    3948:	add	ip, pc, #0, 12
    394c:	add	ip, ip, #331776	; 0x51000
    3950:	ldr	pc, [ip, #1432]!	; 0x598

00003954 <gpg_strerror@plt>:
    3954:	add	ip, pc, #0, 12
    3958:	add	ip, ip, #331776	; 0x51000
    395c:	ldr	pc, [ip, #1424]!	; 0x590

00003960 <gpgrt_fopencookie@plt>:
    3960:	add	ip, pc, #0, 12
    3964:	add	ip, ip, #331776	; 0x51000
    3968:	ldr	pc, [ip, #1416]!	; 0x588

0000396c <putc@plt>:
    396c:	add	ip, pc, #0, 12
    3970:	add	ip, ip, #331776	; 0x51000
    3974:	ldr	pc, [ip, #1408]!	; 0x580

00003978 <gcry_mpi_snew@plt>:
    3978:	add	ip, pc, #0, 12
    397c:	add	ip, ip, #331776	; 0x51000
    3980:	ldr	pc, [ip, #1400]!	; 0x578

00003984 <getsockname@plt>:
    3984:	add	ip, pc, #0, 12
    3988:	add	ip, ip, #331776	; 0x51000
    398c:	ldr	pc, [ip, #1392]!	; 0x570

00003990 <gpg_err_init@plt>:
    3990:	add	ip, pc, #0, 12
    3994:	add	ip, ip, #331776	; 0x51000
    3998:	ldr	pc, [ip, #1384]!	; 0x568

0000399c <remove@plt>:
    399c:			; <UNDEFINED> instruction: 0xe7fd4778
    39a0:	add	ip, pc, #0, 12
    39a4:	add	ip, ip, #331776	; 0x51000
    39a8:	ldr	pc, [ip, #1372]!	; 0x55c

000039ac <fopen64@plt>:
    39ac:	add	ip, pc, #0, 12
    39b0:	add	ip, ip, #331776	; 0x51000
    39b4:	ldr	pc, [ip, #1364]!	; 0x554

000039b8 <gcry_create_nonce@plt>:
    39b8:	add	ip, pc, #0, 12
    39bc:	add	ip, ip, #331776	; 0x51000
    39c0:	ldr	pc, [ip, #1356]!	; 0x54c

000039c4 <gcry_control@plt>:
    39c4:	add	ip, pc, #0, 12
    39c8:	add	ip, ip, #331776	; 0x51000
    39cc:	ldr	pc, [ip, #1348]!	; 0x544

000039d0 <strpbrk@plt>:
    39d0:	add	ip, pc, #0, 12
    39d4:	add	ip, ip, #331776	; 0x51000
    39d8:	ldr	pc, [ip, #1340]!	; 0x53c

000039dc <gcry_mpi_get_opaque@plt>:
    39dc:	add	ip, pc, #0, 12
    39e0:	add	ip, ip, #331776	; 0x51000
    39e4:	ldr	pc, [ip, #1332]!	; 0x534

000039e8 <gcry_md_enable@plt>:
    39e8:	add	ip, pc, #0, 12
    39ec:	add	ip, ip, #331776	; 0x51000
    39f0:	ldr	pc, [ip, #1324]!	; 0x52c

000039f4 <socket@plt>:
    39f4:	add	ip, pc, #0, 12
    39f8:	add	ip, ip, #331776	; 0x51000
    39fc:	ldr	pc, [ip, #1316]!	; 0x524

00003a00 <gpgrt_fprintf@plt>:
    3a00:			; <UNDEFINED> instruction: 0xe7fd4778
    3a04:	add	ip, pc, #0, 12
    3a08:	add	ip, ip, #331776	; 0x51000
    3a0c:	ldr	pc, [ip, #1304]!	; 0x518

00003a10 <bindtextdomain@plt>:
    3a10:	add	ip, pc, #0, 12
    3a14:	add	ip, ip, #331776	; 0x51000
    3a18:	ldr	pc, [ip, #1296]!	; 0x510

00003a1c <gcry_xcalloc@plt>:
    3a1c:			; <UNDEFINED> instruction: 0xe7fd4778
    3a20:	add	ip, pc, #0, 12
    3a24:	add	ip, ip, #331776	; 0x51000
    3a28:	ldr	pc, [ip, #1284]!	; 0x504

00003a2c <gcry_cipher_algo_info@plt>:
    3a2c:			; <UNDEFINED> instruction: 0xe7fd4778
    3a30:	add	ip, pc, #0, 12
    3a34:	add	ip, ip, #331776	; 0x51000
    3a38:	ldr	pc, [ip, #1272]!	; 0x4f8

00003a3c <gcry_cipher_close@plt>:
    3a3c:	add	ip, pc, #0, 12
    3a40:	add	ip, ip, #331776	; 0x51000
    3a44:	ldr	pc, [ip, #1264]!	; 0x4f0

00003a48 <gcry_set_log_handler@plt>:
    3a48:	add	ip, pc, #0, 12
    3a4c:	add	ip, ip, #331776	; 0x51000
    3a50:	ldr	pc, [ip, #1256]!	; 0x4e8

00003a54 <umask@plt>:
    3a54:	add	ip, pc, #0, 12
    3a58:	add	ip, ip, #331776	; 0x51000
    3a5c:	ldr	pc, [ip, #1248]!	; 0x4e0

00003a60 <gcry_set_fatalerror_handler@plt>:
    3a60:	add	ip, pc, #0, 12
    3a64:	add	ip, ip, #331776	; 0x51000
    3a68:	ldr	pc, [ip, #1240]!	; 0x4d8

00003a6c <chmod@plt>:
    3a6c:			; <UNDEFINED> instruction: 0xe7fd4778
    3a70:	add	ip, pc, #0, 12
    3a74:	add	ip, ip, #331776	; 0x51000
    3a78:	ldr	pc, [ip, #1228]!	; 0x4cc

00003a7c <fseek@plt>:
    3a7c:	add	ip, pc, #0, 12
    3a80:	add	ip, ip, #331776	; 0x51000
    3a84:	ldr	pc, [ip, #1220]!	; 0x4c4

00003a88 <__xstat64@plt>:
    3a88:	add	ip, pc, #0, 12
    3a8c:	add	ip, ip, #331776	; 0x51000
    3a90:	ldr	pc, [ip, #1212]!	; 0x4bc

00003a94 <isatty@plt>:
    3a94:	add	ip, pc, #0, 12
    3a98:	add	ip, ip, #331776	; 0x51000
    3a9c:	ldr	pc, [ip, #1204]!	; 0x4b4

00003aa0 <unsetenv@plt>:
    3aa0:			; <UNDEFINED> instruction: 0xe7fd4778
    3aa4:	add	ip, pc, #0, 12
    3aa8:	add	ip, ip, #331776	; 0x51000
    3aac:	ldr	pc, [ip, #1192]!	; 0x4a8

00003ab0 <gcry_mpi_set_opaque@plt>:
    3ab0:			; <UNDEFINED> instruction: 0xe7fd4778
    3ab4:	add	ip, pc, #0, 12
    3ab8:	add	ip, ip, #331776	; 0x51000
    3abc:	ldr	pc, [ip, #1180]!	; 0x49c

00003ac0 <fputs@plt>:
    3ac0:	add	ip, pc, #0, 12
    3ac4:	add	ip, ip, #331776	; 0x51000
    3ac8:	ldr	pc, [ip, #1172]!	; 0x494

00003acc <strncmp@plt>:
    3acc:	add	ip, pc, #0, 12
    3ad0:	add	ip, ip, #331776	; 0x51000
    3ad4:	ldr	pc, [ip, #1164]!	; 0x48c

00003ad8 <abort@plt>:
    3ad8:	add	ip, pc, #0, 12
    3adc:	add	ip, ip, #331776	; 0x51000
    3ae0:	ldr	pc, [ip, #1156]!	; 0x484

00003ae4 <getc@plt>:
    3ae4:	add	ip, pc, #0, 12
    3ae8:	add	ip, ip, #331776	; 0x51000
    3aec:	ldr	pc, [ip, #1148]!	; 0x47c

00003af0 <gpgrt_fileno@plt>:
    3af0:			; <UNDEFINED> instruction: 0xe7fd4778
    3af4:	add	ip, pc, #0, 12
    3af8:	add	ip, ip, #331776	; 0x51000
    3afc:	ldr	pc, [ip, #1136]!	; 0x470

00003b00 <gcry_mpi_set_opaque_copy@plt>:
    3b00:	add	ip, pc, #0, 12
    3b04:	add	ip, ip, #331776	; 0x51000
    3b08:	ldr	pc, [ip, #1128]!	; 0x468

00003b0c <close@plt>:
    3b0c:	add	ip, pc, #0, 12
    3b10:	add	ip, ip, #331776	; 0x51000
    3b14:	ldr	pc, [ip, #1120]!	; 0x460

00003b18 <dcngettext@plt>:
    3b18:	add	ip, pc, #0, 12
    3b1c:	add	ip, ip, #331776	; 0x51000
    3b20:	ldr	pc, [ip, #1112]!	; 0x458

00003b24 <gcry_strdup@plt>:
    3b24:			; <UNDEFINED> instruction: 0xe7fd4778
    3b28:	add	ip, pc, #0, 12
    3b2c:	add	ip, ip, #331776	; 0x51000
    3b30:	ldr	pc, [ip, #1100]!	; 0x44c

00003b34 <connect@plt>:
    3b34:	add	ip, pc, #0, 12
    3b38:	add	ip, ip, #331776	; 0x51000
    3b3c:	ldr	pc, [ip, #1092]!	; 0x444

00003b40 <ctermid@plt>:
    3b40:	add	ip, pc, #0, 12
    3b44:	add	ip, ip, #331776	; 0x51000
    3b48:	ldr	pc, [ip, #1084]!	; 0x43c

00003b4c <gcry_randomize@plt>:
    3b4c:	add	ip, pc, #0, 12
    3b50:	add	ip, ip, #331776	; 0x51000
    3b54:	ldr	pc, [ip, #1076]!	; 0x434

00003b58 <strspn@plt>:
    3b58:	add	ip, pc, #0, 12
    3b5c:	add	ip, ip, #331776	; 0x51000
    3b60:	ldr	pc, [ip, #1068]!	; 0x42c

00003b64 <__assert_fail@plt>:
    3b64:	add	ip, pc, #0, 12
    3b68:	add	ip, ip, #331776	; 0x51000
    3b6c:	ldr	pc, [ip, #1060]!	; 0x424

00003b70 <tcgetattr@plt>:
    3b70:	add	ip, pc, #0, 12
    3b74:	add	ip, ip, #331776	; 0x51000
    3b78:	ldr	pc, [ip, #1052]!	; 0x41c

00003b7c <ftello64@plt>:
    3b7c:			; <UNDEFINED> instruction: 0xe7fd4778
    3b80:	add	ip, pc, #0, 12
    3b84:	add	ip, ip, #331776	; 0x51000
    3b88:	ldr	pc, [ip, #1040]!	; 0x410

Disassembly of section .text:

00003b90 <.text>:
    3b90:	blmi	fe2d65c0 <ftello64@plt+0xfe2d2a44>
    3b94:	mvnsmi	lr, #737280	; 0xb4000
    3b98:	addslt	r4, r7, sl, ror r4
    3b9c:			; <UNDEFINED> instruction: 0xf04f2500
    3ba0:	cdpge	8, 0, cr0, cr3, cr1, {0}
    3ba4:			; <UNDEFINED> instruction: 0xf10d9003
    3ba8:	ldmpl	r3, {r3, r8, fp}^
    3bac:	stcmi	15, cr10, [r5], {7}
    3bb0:	tstls	r5, #1769472	; 0x1b0000
    3bb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3bb8:	strls	r9, [r5, #-258]	; 0xfffffefe
    3bbc:			; <UNDEFINED> instruction: 0xf8c2f02c
    3bc0:	ldrbtmi	r4, [ip], #-2177	; 0xfffff77f
    3bc4:			; <UNDEFINED> instruction: 0xf02a4478
    3bc8:	stmmi	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    3bcc:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3bd0:	ldc2l	0, cr15, [r6], {43}	; 0x2b
    3bd4:			; <UNDEFINED> instruction: 0xf980f027
    3bd8:	ldrtmi	r4, [r1], -sl, asr #12
    3bdc:			; <UNDEFINED> instruction: 0xf02c2002
    3be0:			; <UNDEFINED> instruction: 0x4629f8b3
    3be4:			; <UNDEFINED> instruction: 0xf7ff2025
    3be8:	strtmi	lr, [r9], -lr, ror #29
    3bec:			; <UNDEFINED> instruction: 0xf0334628
    3bf0:	blmi	1e01cf4 <ftello64@plt+0x1dfe178>
    3bf4:	rscscc	pc, pc, #79	; 0x4f
    3bf8:	stmiapl	r4!, {r6, r9, sl, lr}^
    3bfc:			; <UNDEFINED> instruction: 0xf8c42303
    3c00:			; <UNDEFINED> instruction: 0xf8c421e4
    3c04:			; <UNDEFINED> instruction: 0xf8d43108
    3c08:			; <UNDEFINED> instruction: 0xf894214c
    3c0c:			; <UNDEFINED> instruction: 0xf0423230
    3c10:			; <UNDEFINED> instruction: 0xf8c40208
    3c14:	movwmi	r5, #12680	; 0x3188
    3c18:	smlalbtcs	pc, ip, r4, r8	; <UNPREDICTABLE>
    3c1c:	eorscc	pc, r0, #132, 16	; 0x840000
    3c20:	mvnshi	pc, r4, asr #17
    3c24:	subshi	pc, r0, r4, asr #17
    3c28:	subshi	pc, r4, r4, asr #17
    3c2c:	blx	ff13fcfe <ftello64@plt+0xff13c182>
    3c30:			; <UNDEFINED> instruction: 0xf0324640
    3c34:			; <UNDEFINED> instruction: 0x4629fbb7
    3c38:	stclmi	0, cr2, [r6, #-152]!	; 0xffffff68
    3c3c:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3c40:	ldrbtmi	r4, [sp], #-2149	; 0xfffff79b
    3c44:	ldrbcc	r4, [r8, #-1144]!	; 0xfffffb88
    3c48:	blx	fe83fc9c <ftello64@plt+0xfe83c120>
    3c4c:			; <UNDEFINED> instruction: 0xf0332008
    3c50:			; <UNDEFINED> instruction: 0xf8cdfefd
    3c54:			; <UNDEFINED> instruction: 0xf8df8024
    3c58:	strls	r8, [r7], -r4, lsl #3
    3c5c:	ldrbtmi	sl, [r8], #3590	; 0xe06
    3c60:	eorls	pc, r0, sp, asr #17
    3c64:	ldrtmi	r2, [fp], -r0, lsl #2
    3c68:	ldrtmi	r4, [r2], -r8, lsl #12
    3c6c:			; <UNDEFINED> instruction: 0xf02a9500
    3c70:	stmdacs	r0, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    3c74:	bls	2f7de4 <ftello64@plt+0x2f4268>
    3c78:	svcvc	0x00fff5b2
    3c7c:			; <UNDEFINED> instruction: 0xf5b2da53
    3c80:	ldcle	15, cr7, [sp, #-1000]!	; 0xfffffc18
    3c84:	rscsvc	pc, fp, #679477248	; 0x28800000
    3c88:	vpmax.s8	d2, d0, d7
    3c8c:	ldm	pc, {r1, r4, r7, pc}^	; <UNPREDICTABLE>
    3c90:	cdpne	0, 2, cr15, cr5, cr2, {0}
    3c94:	smladeq	fp, r7, pc, r0	; <UNPREDICTABLE>
    3c98:			; <UNDEFINED> instruction: 0xf02c2904
    3c9c:	ubfx	pc, r5, #18, #2
    3ca0:			; <UNDEFINED> instruction: 0xf013980d
    3ca4:			; <UNDEFINED> instruction: 0xe7ddfa73
    3ca8:			; <UNDEFINED> instruction: 0xf02c980d
    3cac:	ldrb	pc, [r9, r9, asr #28]	; <UNPREDICTABLE>
    3cb0:			; <UNDEFINED> instruction: 0xf02b980d
    3cb4:	tstcs	r7, fp, asr #24	; <UNPREDICTABLE>
    3cb8:			; <UNDEFINED> instruction: 0xf02b2000
    3cbc:	ldrb	pc, [r1, r1, ror #24]	; <UNPREDICTABLE>
    3cc0:	stmdals	sp, {r0, r8, sp}
    3cc4:			; <UNDEFINED> instruction: 0xf9c8f02c
    3cc8:	ldc2l	0, cr15, [r2, #172]	; 0xac
    3ccc:	smlabtcs	r1, sl, r7, lr
    3cd0:			; <UNDEFINED> instruction: 0xf02c980d
    3cd4:			; <UNDEFINED> instruction: 0xf01bf9c1
    3cd8:	strb	pc, [r3, fp, ror #21]	; <UNPREDICTABLE>
    3cdc:			; <UNDEFINED> instruction: 0xf8c42301
    3ce0:	sbfx	r3, r4, #3, #32
    3ce4:			; <UNDEFINED> instruction: 0xf104980d
    3ce8:	strbmi	r0, [r2], -r8, lsl #2
    3cec:	stc2	0, cr15, [r0, #188]!	; 0xbc
    3cf0:	adcsle	r2, r7, r0, lsl #16
    3cf4:			; <UNDEFINED> instruction: 0xf06f2302
    3cf8:	stmib	sp, {r0, r1, r3, r9}^
    3cfc:	ldr	r3, [r1, sl, lsl #4]!
    3d00:	eorsle	r2, sl, r1, ror sl
    3d04:	tstle	r9, r6, ror sl
    3d08:	movwcs	r6, #6177	; 0x1821
    3d0c:			; <UNDEFINED> instruction: 0xf8c42013
    3d10:	ldrmi	r3, [r9], #-140	; 0xffffff74
    3d14:			; <UNDEFINED> instruction: 0xf7ff6021
    3d18:	sbfx	lr, r6, #28, #4
    3d1c:	svclt	0x00042a6f
    3d20:			; <UNDEFINED> instruction: 0x61239b0d
    3d24:	movwcs	sp, #8350	; 0x209e
    3d28:	ldr	r9, [fp, sl, lsl #6]
    3d2c:	blx	fff3fde2 <ftello64@plt+0xfff3c266>
    3d30:	stmdavs	r3!, {r4, r7, r8, r9, fp, ip, sp, pc}
    3d34:			; <UNDEFINED> instruction: 0xdc232b01
    3d38:	orrlt	r9, r4, #1280	; 0x500
    3d3c:	stmdane	r0!, {r3, r8, sp}^
    3d40:	cdp2	0, 15, cr15, cr14, cr7, {0}
    3d44:	stccs	8, cr6, [r0], {36}	; 0x24
    3d48:	stmdals	r5, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3d4c:	blx	fe03fdf6 <ftello64@plt+0xfe03c27a>
    3d50:	andcs	r2, r1, r8, lsl r1
    3d54:	movwls	r2, #21248	; 0x5300
    3d58:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3d5c:	ldrdcs	lr, [r2, -sp]
    3d60:			; <UNDEFINED> instruction: 0xf0234604
    3d64:	ldmdblt	r8!, {r0, r4, r7, r8, fp, ip, sp, lr, pc}^
    3d68:			; <UNDEFINED> instruction: 0xf0086960
    3d6c:			; <UNDEFINED> instruction: 0x4620f957
    3d70:	b	f41d74 <ftello64@plt+0xf3e1f8>
    3d74:			; <UNDEFINED> instruction: 0xf0002000
    3d78:	movwcs	pc, #6451	; 0x1933	; <UNPREDICTABLE>
    3d7c:	ldrb	r6, [r1, -r3, rrx]!
    3d80:			; <UNDEFINED> instruction: 0xf0172001
    3d84:	ldrb	pc, [r7, r5, ror #16]	; <UNPREDICTABLE>
    3d88:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    3d8c:	ldmdami	r4, {r0, r9, sl, lr}
    3d90:			; <UNDEFINED> instruction: 0xf02b4478
    3d94:	strb	pc, [r7, pc, lsl #26]!	; <UNPREDICTABLE>
    3d98:			; <UNDEFINED> instruction: 0xf7ff2002
    3d9c:	ldmdami	r1, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3da0:	ldrbtmi	r2, [r8], #-280	; 0xfffffee8
    3da4:	cdp2	0, 12, cr15, cr12, cr7, {0}
    3da8:	strmi	r9, [r4], -r5, lsl #16
    3dac:	sbcle	r2, sp, r0, lsl #16
    3db0:	stmdbls	sp, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3db4:			; <UNDEFINED> instruction: 0xf028a805
    3db8:	smmls	r3, r3, fp, pc	; <UNPREDICTABLE>
    3dbc:	andeq	r1, r5, r8
    3dc0:	andeq	r0, r0, r8, lsl #8
    3dc4:	ldrdeq	r0, [r5], -lr
    3dc8:	andeq	r0, r0, r1, lsr r3
    3dcc:	andeq	r5, r3, sl, lsr #3
    3dd0:	andeq	r0, r0, r4, asr r4
    3dd4:	andeq	r1, r5, r2, asr #7
    3dd8:	andeq	r5, r3, ip, lsr r1
    3ddc:	andeq	r1, r5, r6, lsr #7
    3de0:	andeq	r5, r3, r4
    3de4:	andeq	r4, r3, r2, ror #31
    3de8:	bleq	3ff2c <ftello64@plt+0x3c3b0>
    3dec:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3df0:	strbtmi	fp, [sl], -r2, lsl #24
    3df4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3df8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3dfc:	ldrmi	sl, [sl], #776	; 0x308
    3e00:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3e04:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3e08:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3e0c:			; <UNDEFINED> instruction: 0xf85a4b06
    3e10:	stmdami	r6, {r0, r1, ip, sp}
    3e14:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3e18:	bl	11c1e1c <ftello64@plt+0x11be2a0>
    3e1c:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    3e20:	andeq	r0, r5, r4, lsl #27
    3e24:	strdeq	r0, [r0], -r8
    3e28:	andeq	r0, r0, r0, lsr r4
    3e2c:	andeq	r0, r0, r0, asr #8
    3e30:	ldr	r3, [pc, #20]	; 3e4c <ftello64@plt+0x2d0>
    3e34:	ldr	r2, [pc, #20]	; 3e50 <ftello64@plt+0x2d4>
    3e38:	add	r3, pc, r3
    3e3c:	ldr	r2, [r3, r2]
    3e40:	cmp	r2, #0
    3e44:	bxeq	lr
    3e48:	b	3538 <__gmon_start__@plt>
    3e4c:	andeq	r0, r5, r4, ror #26
    3e50:	andeq	r0, r0, r4, lsr #8
    3e54:	blmi	1d5e74 <ftello64@plt+0x1d22f8>
    3e58:	bmi	1d5040 <ftello64@plt+0x1d14c4>
    3e5c:	addmi	r4, r3, #2063597568	; 0x7b000000
    3e60:	andle	r4, r3, sl, ror r4
    3e64:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3e68:	ldrmi	fp, [r8, -r3, lsl #2]
    3e6c:	svclt	0x00004770
    3e70:	andeq	r1, r5, r0, ror #7
    3e74:	ldrdeq	r1, [r5], -ip
    3e78:	andeq	r0, r5, r0, asr #26
    3e7c:	andeq	r0, r0, r0, lsl #8
    3e80:	stmdbmi	r9, {r3, fp, lr}
    3e84:	bmi	25506c <ftello64@plt+0x2514f0>
    3e88:	bne	255074 <ftello64@plt+0x2514f8>
    3e8c:	svceq	0x00cb447a
    3e90:			; <UNDEFINED> instruction: 0x01a1eb03
    3e94:	andle	r1, r3, r9, asr #32
    3e98:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3e9c:	ldrmi	fp, [r8, -r3, lsl #2]
    3ea0:	svclt	0x00004770
    3ea4:			; <UNDEFINED> instruction: 0x000513b4
    3ea8:			; <UNDEFINED> instruction: 0x000513b0
    3eac:	andeq	r0, r5, r4, lsl sp
    3eb0:	andeq	r0, r0, ip, asr #8
    3eb4:	blmi	2b12dc <ftello64@plt+0x2ad760>
    3eb8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3ebc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3ec0:	blmi	272474 <ftello64@plt+0x26e8f8>
    3ec4:	ldrdlt	r5, [r3, -r3]!
    3ec8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3ecc:			; <UNDEFINED> instruction: 0xf7ff6818
    3ed0:			; <UNDEFINED> instruction: 0xf7ffe8a6
    3ed4:	blmi	1c3dd8 <ftello64@plt+0x1c025c>
    3ed8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3edc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3ee0:	andeq	r1, r5, r2, lsl #7
    3ee4:	andeq	r0, r5, r4, ror #25
    3ee8:	strdeq	r0, [r0], -ip
    3eec:	andeq	r1, r5, r6, lsr r1
    3ef0:	andeq	r1, r5, r2, ror #6
    3ef4:	svclt	0x0000e7c4
    3ef8:	ldrblt	r3, [r0, #-2049]!	; 0xfffff7ff
    3efc:	ldmdale	r6, {r3, r5, fp, sp}
    3f00:			; <UNDEFINED> instruction: 0xf000e8df
    3f04:	ldrne	r1, [r5, #-1304]	; 0xfffffae8
    3f08:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3f0c:	ldrbne	r1, [r6, #-1301]	; 0xfffffaeb
    3f10:	ldrne	r1, [r5, #-1369]	; 0xfffffaa7
    3f14:	strbcs	r1, [lr], #-1312	; 0xfffffae0
    3f18:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3f1c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3f20:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3f24:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3f28:	ldmdane	r5, {r0, r2, r4, r8, sl, ip}
    3f2c:	strcs	r0, [r0], #-70	; 0xffffffba
    3f30:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3f34:	andcs	r4, r5, #540672	; 0x84000
    3f38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3f3c:	andcs	r4, r0, r9, ror r4
    3f40:	ldmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f44:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    3f48:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3f4c:	ldrbtmi	r4, [sp], #-3357	; 0xfffff2e3
    3f50:	stccs	8, cr6, [r0], {44}	; 0x2c
    3f54:	strtmi	sp, [r0], -ip, ror #3
    3f58:	b	441f5c <ftello64@plt+0x43e3e0>
    3f5c:			; <UNDEFINED> instruction: 0xf7ff4606
    3f60:	andcc	lr, fp, r0, asr #22
    3f64:	svc	0x00e6f7fe
    3f68:	bmi	616bcc <ftello64@plt+0x613050>
    3f6c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3f70:			; <UNDEFINED> instruction: 0x46048812
    3f74:			; <UNDEFINED> instruction: 0xf8a4cb03
    3f78:	ldmdavc	fp, {r0, r3, sp}
    3f7c:			; <UNDEFINED> instruction: 0xf1046020
    3f80:	rsbvs	r0, r1, sl
    3f84:	eorvc	r4, r3, #51380224	; 0x3100000
    3f88:	b	2c1f8c <ftello64@plt+0x2be410>
    3f8c:	strb	r6, [pc, ip, lsr #32]
    3f90:	andcs	r4, r5, #245760	; 0x3c000
    3f94:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3f98:	andcs	r4, r0, r9, ror r4
    3f9c:	stmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fa0:	andcs	r4, r5, #12, 18	; 0x30000
    3fa4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3fa8:	andcs	r4, r0, r9, ror r4
    3fac:	stmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fb0:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    3fb4:	stcmi	7, cr14, [r9], {188}	; 0xbc
    3fb8:			; <UNDEFINED> instruction: 0xe7b9447c
    3fbc:			; <UNDEFINED> instruction: 0x00034db8
    3fc0:	andeq	r4, r3, r6, ror sp
    3fc4:	strdeq	r1, [r5], -r2
    3fc8:	andeq	r4, r3, r0, lsl #28
    3fcc:	ldrdeq	r8, [r3], -r2
    3fd0:	andeq	r4, r3, r8, lsl #27
    3fd4:	andeq	r4, r3, r8, lsr #26
    3fd8:	strdeq	r4, [r3], -sl
    3fdc:	andeq	r4, r3, r0, lsl sp
    3fe0:	strmi	fp, [r3], -r8, lsl #10
    3fe4:			; <UNDEFINED> instruction: 0x4618b110
    3fe8:	b	ff2c1fec <ftello64@plt+0xff2be470>
    3fec:	blx	fe7400a0 <ftello64@plt+0xfe73c524>
    3ff0:	blmi	1324b8 <ftello64@plt+0x12e93c>
    3ff4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3ff8:	svclt	0x00183b00
    3ffc:	ldrb	r2, [r2, r1, lsl #6]!
    4000:	ldrb	r2, [r0, r2, lsl #6]!
    4004:	andeq	r1, r5, ip, asr #4
    4008:	ldrbmi	r2, [r0, -r0]!
    400c:	svclt	0x00004770
    4010:	ldrbmi	r2, [r0, -r0]!
    4014:	svclt	0x00004770
    4018:			; <UNDEFINED> instruction: 0x4770203f
    401c:	ldrbmi	r2, [r0, -r0]!
    4020:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4024:	svclt	0x00004770
    4028:	muleq	r3, r2, sp
    402c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4030:	svclt	0x00004770
    4034:	andeq	r4, r3, r6, lsl #27
    4038:			; <UNDEFINED> instruction: 0x4770203f
    403c:	ldrbmi	r2, [r0, -r0]!
    4040:	ldrbmi	r2, [r0, -r0]!
    4044:	ldrbmi	r2, [r0, -r0]!
    4048:	rscscc	pc, pc, pc, asr #32
    404c:	svclt	0x00004770
    4050:	rscscc	pc, pc, pc, asr #32
    4054:	svclt	0x00004770
    4058:	rscscc	pc, pc, pc, asr #32
    405c:	svclt	0x00004770
    4060:	rscscc	pc, pc, pc, asr #32
    4064:	svclt	0x00004770
    4068:			; <UNDEFINED> instruction: 0x4770203b
    406c:	rscscc	pc, pc, pc, asr #32
    4070:	svclt	0x00004770
    4074:	rscscc	pc, pc, pc, asr #32
    4078:	svclt	0x00004770
    407c:	rscscc	pc, pc, pc, asr #32
    4080:	svclt	0x00004770
    4084:	ldrbmi	r2, [r0, -r1]!
    4088:	ldrbmi	r2, [r0, -r1]!
    408c:	ldrbmi	r2, [r0, -r1]!
    4090:	svclt	0x00004770
    4094:	ldrbmi	r2, [r0, -r1]!
    4098:	tstlt	fp, r1, lsl #22
    409c:	andsvs	r2, sl, r0, lsl #4
    40a0:	ldrbmi	r2, [r0, -r0]!
    40a4:	svclt	0x00004770
    40a8:	ldrbmi	r2, [r0, -r0]!
    40ac:	ldrbmi	r2, [r0, -r0]!
    40b0:	svclt	0x00004770
    40b4:	svclt	0x00004770
    40b8:	ldrbmi	r2, [r0, -r0]!
    40bc:	ldrbmi	r2, [r0, -r0]!
    40c0:	ldrbmi	r2, [r0, -r0]!
    40c4:	svclt	0x00004770
    40c8:	ldrbmi	r2, [r0, -r0]!
    40cc:	svclt	0x00004770
    40d0:	ldrbmi	r2, [r0, -r0]!
    40d4:	ldrbmi	r2, [r0, -r0]!
    40d8:	svclt	0x00004770
    40dc:	vmov.i32	d18, #1	; 0x00000001
    40e0:	ldrbmi	r2, [r0, -r0]!
    40e4:	vmov.i32	d18, #1	; 0x00000001
    40e8:	ldrbmi	r2, [r0, -r0]!
    40ec:	andscs	r2, r1, r0, lsl #6
    40f0:	vmov.i32	d22, #3	; 0x00000003
    40f4:	ldrbmi	r2, [r0, -r0]!
    40f8:	tstlt	sl, r0, lsl #18
    40fc:	andsvs	r2, r0, r0
    4100:	andcs	fp, r0, #-1073741822	; 0xc0000002
    4104:	tstlt	r9, sl, lsl r0
    4108:	andvs	r2, fp, r0, lsl #6
    410c:	vmov.i32	d18, #11	; 0x0000000b
    4110:	ldrbmi	r2, [r0, -r0]!
    4114:	movwcs	fp, #1040	; 0x410
    4118:	subcs	r9, r5, r1, lsl #24
    411c:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d0, d2
    4120:	bls	cc128 <ftello64@plt+0xc85ac>
    4124:	andvs	r6, fp, r3, lsr #32
    4128:	blmi	1422a4 <ftello64@plt+0x13e728>
    412c:			; <UNDEFINED> instruction: 0x47706013
    4130:	vaddl.s8	q9, d0, d1
    4134:	ldrbmi	r2, [r0, -r0]!
    4138:	vaddl.s8	q9, d0, d1
    413c:	ldrbmi	r2, [r0, -r0]!
    4140:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4144:	svclt	0x00004770
    4148:	andeq	r4, r3, r6, ror ip
    414c:	svclt	0x00004770
    4150:	svclt	0x00004770
    4154:	ldrbmi	r2, [r0, -r0]!
    4158:	movwcs	fp, #265	; 0x109
    415c:	tstlt	sl, fp
    4160:	andsvs	r2, r3, r0, lsl #6
    4164:	ldrbmi	r2, [r0, -r0]!
    4168:			; <UNDEFINED> instruction: 0x460cb538
    416c:	cfmadd32eq	mvax0, mvfx4, mvfx9, mvfx5
    4170:			; <UNDEFINED> instruction: 0xf942f031
    4174:	strtmi	r0, [r8], -r1, lsr #24
    4178:			; <UNDEFINED> instruction: 0xf93ef031
    417c:	strtmi	r0, [r8], -r1, lsr #20
    4180:			; <UNDEFINED> instruction: 0xf93af031
    4184:	strtmi	r4, [r8], -r1, lsr #12
    4188:	ldrhtmi	lr, [r8], -sp
    418c:	ldmdblt	r4!, {r0, r4, r5, ip, sp, lr, pc}
    4190:			; <UNDEFINED> instruction: 0x460cb538
    4194:	beq	2559b0 <ftello64@plt+0x251e34>
    4198:			; <UNDEFINED> instruction: 0xf92ef031
    419c:	strtmi	r4, [r8], -r1, lsr #12
    41a0:			; <UNDEFINED> instruction: 0xf92af031
    41a4:	svclt	0x00183800
    41a8:	submi	r2, r0, #1
    41ac:	svclt	0x0000bd38
    41b0:	blmi	b56a68 <ftello64@plt+0xb52eec>
    41b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    41b8:	stmiavs	r4, {r1, r2, r7, ip, sp, pc}^
    41bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    41c0:			; <UNDEFINED> instruction: 0xf04f9305
    41c4:	stccs	3, cr0, [r0], {-0}
    41c8:	stmdbvs	r5, {r0, r1, r3, r4, r5, ip, lr, pc}
    41cc:	eorsle	r2, ip, r0, lsl #26
    41d0:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41d4:	mvnscc	pc, sp, lsl #2
    41d8:	strcs	r1, [r0], #-3682	; 0xfffff19e
    41dc:			; <UNDEFINED> instruction: 0xf8126806
    41e0:	strcc	r3, [r1], #-3841	; 0xfffff0ff
    41e4:	andseq	pc, r3, r6, lsr r8	; <UNPREDICTABLE>
    41e8:	svcmi	0x0080f410
    41ec:	teqcs	pc, #8, 30
    41f0:			; <UNDEFINED> instruction: 0xf80142a5
    41f4:	svclt	0x008c3f01
    41f8:	andcs	r2, r0, r1
    41fc:	svclt	0x00882c12
    4200:	stmdacs	r0, {sp}
    4204:	ldmdbmi	r9, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    4208:	strtmi	sl, [r3], #-2822	; 0xfffff4fa
    420c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4210:	ldceq	8, cr15, [r8], {3}
    4214:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4218:	stmdble	pc, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
    421c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    4220:	strbtmi	r4, [sl], -r9, lsr #12
    4224:	blx	ffe402ea <ftello64@plt+0xffe3c76e>
    4228:	blmi	3d6a78 <ftello64@plt+0x3d2efc>
    422c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4230:	blls	15e2a0 <ftello64@plt+0x15a724>
    4234:	tstle	r3, sl, asr r0
    4238:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    423c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    4240:	stmdavs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4244:	b	fed42248 <ftello64@plt+0xfed3e6cc>
    4248:	stmdbmi	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    424c:	strtmi	r2, [r8], -r5, lsl #4
    4250:	andpl	pc, r0, sp, lsl #17
    4254:			; <UNDEFINED> instruction: 0xf7fe4479
    4258:	blmi	280218 <ftello64@plt+0x27c69c>
    425c:			; <UNDEFINED> instruction: 0xe7df447b
    4260:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4264:	andeq	r0, r5, ip, ror #19
    4268:	andeq	r0, r0, r8, lsl #8
    426c:	muleq	r3, r2, sp
    4270:	andeq	r4, r3, lr, ror sp
    4274:	andeq	r0, r5, r4, ror r9
    4278:	andeq	r8, r3, lr, lsl #19
    427c:	andeq	r4, r3, ip, asr #26
    4280:	andeq	r8, r3, r0, ror r9
    4284:	eorscs	r4, pc, #4, 18	; 0x10000
    4288:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    428c:	blmi	115478 <ftello64@plt+0x1118fc>
    4290:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    4294:	ldc2	0, cr15, [ip], {43}	; 0x2b
    4298:	andeq	r4, r3, r0, asr #26
    429c:	andeq	r4, r3, r8, asr sp
    42a0:	andeq	r5, r3, sl, ror #7
    42a4:			; <UNDEFINED> instruction: 0x064cb570
    42a8:			; <UNDEFINED> instruction: 0x46064615
    42ac:	streq	sp, [sl, r9, lsr #8]
    42b0:			; <UNDEFINED> instruction: 0xf040460c
    42b4:	bicslt	r8, fp, r4, lsl #1
    42b8:	svclt	0x00982dff
    42bc:	cmple	r4, r2, lsl #22
    42c0:			; <UNDEFINED> instruction: 0xf89af031
    42c4:	cmple	r4, r0, lsl #16
    42c8:	strbtle	r0, [r2], #-1954	; 0xfffff85e
    42cc:	andle	r0, r5, r3, lsr #15
    42d0:	ldrtmi	r0, [r0], -r9, lsr #20
    42d4:			; <UNDEFINED> instruction: 0xf890f031
    42d8:	cmple	sl, r0, lsl #16
    42dc:	ldrtmi	r4, [r0], -r9, lsr #12
    42e0:			; <UNDEFINED> instruction: 0xf88af031
    42e4:	svclt	0x00183800
    42e8:	submi	r2, r4, #1
    42ec:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    42f0:			; <UNDEFINED> instruction: 0xf041bb8d
    42f4:			; <UNDEFINED> instruction: 0xf0310103
    42f8:			; <UNDEFINED> instruction: 0x4604f87f
    42fc:	strtmi	fp, [r0], -r8, asr #23
    4300:	blcs	338c8 <ftello64@plt+0x2fd4c>
    4304:			; <UNDEFINED> instruction: 0xf031d166
    4308:			; <UNDEFINED> instruction: 0x4604f877
    430c:	orrslt	fp, sp, #136, 22	; 0x22000
    4310:	stmible	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, sp}^
    4314:	svcpl	0x0003f5b5
    4318:	mvnscs	sp, r8, asr #6
    431c:			; <UNDEFINED> instruction: 0xf0314630
    4320:	bllt	c424d4 <ftello64@plt+0xc3e958>
    4324:	ldrtmi	r0, [r0], -r9, lsr #28
    4328:			; <UNDEFINED> instruction: 0xf866f031
    432c:			; <UNDEFINED> instruction: 0xf3c5bb08
    4330:	ldrtmi	r4, [r0], -r7, lsl #2
    4334:			; <UNDEFINED> instruction: 0xf860f031
    4338:			; <UNDEFINED> instruction: 0xf3c5b9d8
    433c:	ldrtmi	r2, [r0], -r7, lsl #2
    4340:			; <UNDEFINED> instruction: 0xf85af031
    4344:	rsclt	fp, r9, #168, 18	; 0x2a0000
    4348:	stmdami	r4!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    434c:			; <UNDEFINED> instruction: 0x4629461a
    4350:			; <UNDEFINED> instruction: 0xf02b4478
    4354:			; <UNDEFINED> instruction: 0x2dfffaa5
    4358:			; <UNDEFINED> instruction: 0xf5b5d914
    435c:	svclt	0x00383f80
    4360:	streq	pc, [r1], #-65	; 0xffffffbf
    4364:			; <UNDEFINED> instruction: 0xf044d30e
    4368:	strtmi	r0, [r1], -r2, lsl #8
    436c:			; <UNDEFINED> instruction: 0xf844f031
    4370:			; <UNDEFINED> instruction: 0xf04fb178
    4374:			; <UNDEFINED> instruction: 0xe7c234ff
    4378:	vst1.8	{d20-d22}, [pc :256], r0
    437c:			; <UNDEFINED> instruction: 0xf0317100
    4380:			; <UNDEFINED> instruction: 0xe7bcfe17
    4384:	ldrtmi	r4, [r0], -r1, lsr #12
    4388:			; <UNDEFINED> instruction: 0xf836f031
    438c:	addsle	r2, fp, r0, lsl #16
    4390:	cdpeq	7, 2, cr14, cr9, cr15, {7}
    4394:			; <UNDEFINED> instruction: 0xf0314630
    4398:	stmdacs	r0, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
    439c:	stfeqd	f5, [r9], #-932	; 0xfffffc5c
    43a0:			; <UNDEFINED> instruction: 0xf0314630
    43a4:	stmdacs	r0, {r0, r3, r5, fp, ip, sp, lr, pc}
    43a8:			; <UNDEFINED> instruction: 0xe7e2d090
    43ac:	ldrtmi	r3, [r0], -r0, asr #27
    43b0:	biccc	r0, r0, r9, lsr #20
    43b4:			; <UNDEFINED> instruction: 0xf820f031
    43b8:	sbcle	r2, r4, r0, lsl #16
    43bc:	blmi	23e328 <ftello64@plt+0x23a7ac>
    43c0:	sbcsvs	pc, r3, #1325400064	; 0x4f000000
    43c4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    43c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    43cc:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    43d0:	blx	1fc0486 <ftello64@plt+0x1fbc90a>
    43d4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    43d8:	blx	18c048c <ftello64@plt+0x18bc910>
    43dc:	ldrdeq	r4, [r3], -r8
    43e0:			; <UNDEFINED> instruction: 0x000352b4
    43e4:	andeq	r4, r3, r2, lsl #24
    43e8:	andeq	r4, r3, sl, asr #24
    43ec:	andeq	r4, r3, r6, lsr #24
    43f0:			; <UNDEFINED> instruction: 0x460cb570
    43f4:	strmi	r7, [r5], -fp, lsl #20
    43f8:	blcs	53004 <ftello64@plt+0x4f488>
    43fc:	andcs	fp, r6, #132, 30	; 0x210
    4400:	ldmdble	ip, {r9, sl, sp}
    4404:	lslscs	r2, r0, #6
    4408:			; <UNDEFINED> instruction: 0xf7ff4628
    440c:	stmdavs	r1!, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4410:			; <UNDEFINED> instruction: 0xf0304628
    4414:	stmdavs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4418:			; <UNDEFINED> instruction: 0xf0304628
    441c:	ldmdbmi	r7, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4420:	strtmi	r2, [r8], -r3, lsl #4
    4424:			; <UNDEFINED> instruction: 0xf0314479
    4428:	bvc	88248c <ftello64@plt+0x87e910>
    442c:			; <UNDEFINED> instruction: 0xf0304628
    4430:	bvc	9043c4 <ftello64@plt+0x900848>
    4434:	blcs	53040 <ftello64@plt+0x4f4c4>
    4438:	andcs	sp, r0, r9, lsl #18
    443c:	stmdbvs	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4440:			; <UNDEFINED> instruction: 0xf7ffb1c8
    4444:			; <UNDEFINED> instruction: 0xf100e8ce
    4448:	strmi	r0, [r6], -ip, lsl #4
    444c:	bvc	187e3bc <ftello64@plt+0x187a840>
    4450:			; <UNDEFINED> instruction: 0xf0304628
    4454:	stmiavs	r1!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4458:			; <UNDEFINED> instruction: 0xf7ff4628
    445c:	ldrtmi	pc, [r1], -r5, lsl #29	; <UNPREDICTABLE>
    4460:			; <UNDEFINED> instruction: 0xf0304628
    4464:	cdpcs	15, 0, cr15, cr0, cr9, {6}
    4468:	stmdbvs	r1!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    446c:			; <UNDEFINED> instruction: 0x46284632
    4470:			; <UNDEFINED> instruction: 0xfff2f030
    4474:	strmi	lr, [r6], -r1, ror #15
    4478:	strb	r2, [r3, ip, lsl #4]
    447c:	andeq	r4, r3, r4, lsr ip
    4480:	blmi	5d6ce0 <ftello64@plt+0x5d3164>
    4484:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4488:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    448c:	movwls	r6, #6171	; 0x181b
    4490:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4494:			; <UNDEFINED> instruction: 0x460cb131
    4498:	tstcs	r2, r5, lsl #12
    449c:			; <UNDEFINED> instruction: 0xf7fe4620
    44a0:	ldmdblt	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    44a4:	bmi	3cc4ac <ftello64@plt+0x3c8930>
    44a8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    44ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    44b0:	subsmi	r9, sl, r1, lsl #22
    44b4:	andlt	sp, r3, pc, lsl #2
    44b8:			; <UNDEFINED> instruction: 0x4669bd30
    44bc:			; <UNDEFINED> instruction: 0xf7ff4620
    44c0:	strmi	lr, [r1], -lr, lsl #21
    44c4:	rscle	r2, lr, r0, lsl #16
    44c8:	strtmi	r9, [r8], -r0, lsl #20
    44cc:	ldmeq	r2, {r0, r1, r2, r9, ip, sp}^
    44d0:			; <UNDEFINED> instruction: 0xffc2f030
    44d4:			; <UNDEFINED> instruction: 0xf7fee7e7
    44d8:	svclt	0x0000eec6
    44dc:	andeq	r0, r5, ip, lsl r7
    44e0:	andeq	r0, r0, r8, lsl #8
    44e4:	strdeq	r0, [r5], -r6
    44e8:	blmi	1496e34 <ftello64@plt+0x14932b8>
    44ec:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    44f0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    44f4:	cfstr32vs	mvfx15, [r2, #-692]	; 0xfffffd4c
    44f8:	tstcs	r2, r5, lsl #12
    44fc:	ldmdavs	fp, {r5, r9, sl, lr}
    4500:	ldmdacc	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    4504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4508:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    450c:	stmdacs	r0, {r0, r2, r9, sl, fp, sp, pc}
    4510:			; <UNDEFINED> instruction: 0x4620d054
    4514:			; <UNDEFINED> instruction: 0xf7ff4631
    4518:	strmi	lr, [r4], -r2, ror #20
    451c:	rsble	r2, sp, r0, lsl #16
    4520:	blcs	1de5f4 <ftello64@plt+0x1daa78>
    4524:			; <UNDEFINED> instruction: 0x4602d934
    4528:	blcc	23c540 <ftello64@plt+0x2389c4>
    452c:	blcs	1d5d84 <ftello64@plt+0x1d2208>
    4530:	pushle	{r0, r1, r4, r5, sp, lr}
    4534:			; <UNDEFINED> instruction: 0x46147811
    4538:	stmdbcs	r0, {r0, r9, ip, sp}
    453c:			; <UNDEFINED> instruction: 0x060ad0f5
    4540:	ldmdavs	r3!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
    4544:	cdpne	4, 5, cr13, cr10, cr4, {1}
    4548:	stmdavc	r1!, {r1, r4, r5, sp, lr}
    454c:	ldrble	r0, [lr], #-1609	; 0xfffff9b7
    4550:	mlasvs	r2, sl, lr, r1
    4554:	streq	r7, [r8], r1, lsr #16
    4558:	mrcne	4, 6, sp, cr10, cr9, {2}
    455c:	stmdavc	r1!, {r1, r4, r5, sp, lr}
    4560:	ldrble	r0, [r4], #-1737	; 0xfffff937
    4564:	eorsvs	r1, r2, sl, lsl pc
    4568:	streq	r7, [r8, -r1, lsr #16]
    456c:	svcne	0x005ad44f
    4570:	stmdavc	r1!, {r1, r4, r5, sp, lr}
    4574:	strble	r0, [sl], #-1865	; 0xfffff8b7
    4578:	mlasvs	r2, sl, pc, r1	; <UNPREDICTABLE>
    457c:	streq	r7, [r8, r1, lsr #16]
    4580:	svcne	0x00dad445
    4584:	stmdavc	r1!, {r1, r4, r5, sp, lr}
    4588:	strble	r0, [r0], #-1993	; 0xfffff837
    458c:	eorsvs	r3, r3, r8, lsl #22
    4590:	blt	16ee9b0 <ftello64@plt+0x16eae34>
    4594:	strtmi	r2, [r8], -r2, lsl #4
    4598:			; <UNDEFINED> instruction: 0xf030800b
    459c:	mcrne	15, 1, pc, cr3, cr13, {2}	; <UNPREDICTABLE>
    45a0:	movwcs	fp, #7960	; 0x1f18
    45a4:	svclt	0x00182800
    45a8:			; <UNDEFINED> instruction: 0xb1b32300
    45ac:			; <UNDEFINED> instruction: 0x46216832
    45b0:	andcc	r4, r7, #40, 12	; 0x2800000
    45b4:			; <UNDEFINED> instruction: 0xf03008d2
    45b8:	and	pc, lr, pc, asr #30
    45bc:			; <UNDEFINED> instruction: 0xf640a906
    45c0:	ldrtmi	r0, [r3], -r2, lsl #4
    45c4:	strls	r2, [r0], #-2
    45c8:	andls	r9, r5, #-1073741824	; 0xc0000000
    45cc:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    45d0:	cmnlt	r0, r3, lsl #18
    45d4:	blcs	10b0fe8 <ftello64@plt+0x10ad46c>
    45d8:	bmi	5f864c <ftello64@plt+0x5f4ad0>
    45dc:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    45e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    45e4:	ldmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    45e8:	tstle	lr, sl, asr r0
    45ec:	cfstr32vs	mvfx15, [r2, #-52]	; 0xffffffcc
    45f0:	ldmdavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    45f4:			; <UNDEFINED> instruction: 0xf0304628
    45f8:	strb	pc, [lr, pc, lsr #30]!	; <UNPREDICTABLE>
    45fc:	stmdbge	r6, {r0, r1, r4, r5, fp, pc}
    4600:	andcs	r4, r2, #40, 12	; 0x2800000
    4604:	andhi	fp, fp, fp, asr sl
    4608:			; <UNDEFINED> instruction: 0xff26f030
    460c:	ldrmi	lr, [r3], -r5, ror #15
    4610:			; <UNDEFINED> instruction: 0x4620e7be
    4614:	stc	7, cr15, [r8], {254}	; 0xfe
    4618:	stmdami	r8, {r0, r9, sl, lr}
    461c:			; <UNDEFINED> instruction: 0xf02b4478
    4620:	umaalcs	pc, r3, r7, r8	; <UNPREDICTABLE>
    4624:	andcs	pc, r0, r0, asr #5
    4628:			; <UNDEFINED> instruction: 0xf7fee7d7
    462c:	svclt	0x0000ee1c
    4630:			; <UNDEFINED> instruction: 0x000506b4
    4634:	andeq	r0, r0, r8, lsl #8
    4638:	andeq	r0, r5, r2, asr #11
    463c:	andeq	r4, r3, r0, asr #20
    4640:	blmi	5d6ea0 <ftello64@plt+0x5d3324>
    4644:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4648:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    464c:	strmi	fp, [r5], -r3, lsl #1
    4650:	strtmi	r2, [r0], -r2, lsl #2
    4654:	movwls	r6, #6171	; 0x181b
    4658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    465c:	stc	7, cr15, [r6, #1016]	; 0x3f8
    4660:	andscs	fp, lr, r0, ror #18
    4664:	andcs	pc, r0, r0, asr #5
    4668:	blmi	356ea8 <ftello64@plt+0x35332c>
    466c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4670:	blls	5e6e0 <ftello64@plt+0x5ab64>
    4674:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    4678:	ldclt	0, cr11, [r0, #-12]!
    467c:	strbtmi	r4, [r9], -r0, lsr #12
    4680:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4684:	rscle	r2, pc, r0, lsl #16
    4688:	strmi	r9, [r1], -r0, lsl #20
    468c:	andcc	r4, r7, #40, 12	; 0x2800000
    4690:			; <UNDEFINED> instruction: 0xf03008d2
    4694:	strb	pc, [r7, r1, ror #29]!	; <UNPREDICTABLE>
    4698:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    469c:	andeq	r0, r5, ip, asr r5
    46a0:	andeq	r0, r0, r8, lsl #8
    46a4:	andeq	r0, r5, r4, lsr r5
    46a8:	svcmi	0x00f0e92d
    46ac:			; <UNDEFINED> instruction: 0xf8dfb083
    46b0:	strmi	r4, [r6], -ip, ror #21
    46b4:	bcs	ffa42a38 <ftello64@plt+0xffa3eebc>
    46b8:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
    46bc:	bcc	ff942a40 <ftello64@plt+0xff93eec4>
    46c0:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    46c4:	andls	r6, r1, #1179648	; 0x120000
    46c8:	andeq	pc, r0, #79	; 0x4f
    46cc:	bcs	ff642a50 <ftello64@plt+0xff63eed4>
    46d0:	ldmvs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    46d4:	ldrble	r0, [lr], #-2012	; 0xfffff824
    46d8:	stccs	8, cr6, [r0], {108}	; 0x6c
    46dc:	strbhi	pc, [pc], #-0	; 46e4 <ftello64@plt+0xb68>	; <UNPREDICTABLE>
    46e0:	svcne	0x00aa682d
    46e4:	stmdale	r8, {r2, r3, r9, fp, sp}
    46e8:			; <UNDEFINED> instruction: 0xf002e8df
    46ec:	ldcpl	7, cr0, [pc], {153}	; 0x99
    46f0:	tstvs	r7, r7, lsl #6
    46f4:	smlsdxeq	r7, lr, r7, r0
    46f8:	movwcs	r0, #92	; 0x5c
    46fc:	svclt	0x00c82d0f
    4700:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    4704:			; <UNDEFINED> instruction: 0xf0002b00
    4708:	rsclt	r8, pc, #1912602624	; 0x72000000
    470c:			; <UNDEFINED> instruction: 0xf0471e6b
    4710:	blcs	f06618 <ftello64@plt+0xf02a9c>
    4714:	eorhi	pc, r7, #0, 4
    4718:			; <UNDEFINED> instruction: 0xf013e8df
    471c:	cmneq	r6, lr, lsr r3
    4720:	mvnseq	r0, r4, lsr r1
    4724:	movweq	r0, #768	; 0x300
    4728:	teqeq	r5, #0, 6
    472c:	eoreq	r0, r5, #28, 2
    4730:	movweq	r0, #58169	; 0xe339
    4734:	movweq	r0, #784	; 0x310
    4738:	movweq	r0, #57893	; 0xe225
    473c:	tsteq	r3, r0, lsl r3
    4740:	eoreq	r0, r5, #1342177282	; 0x50000002
    4744:	eoreq	r0, r5, #1342177282	; 0x50000002
    4748:	eoreq	r0, r5, #1342177282	; 0x50000002
    474c:	eoreq	r0, r5, #1342177282	; 0x50000002
    4750:	eoreq	r0, r5, #1342177282	; 0x50000002
    4754:	eoreq	r0, r5, #1342177282	; 0x50000002
    4758:	eoreq	r0, r5, #1342177282	; 0x50000002
    475c:	eoreq	r0, r5, #1342177282	; 0x50000002
    4760:	eoreq	r0, r5, #1342177282	; 0x50000002
    4764:	eoreq	r0, r5, #1342177282	; 0x50000002
    4768:	eoreq	r0, r5, #1342177282	; 0x50000002
    476c:	eoreq	r0, r5, #1342177282	; 0x50000002
    4770:	eoreq	r0, r5, #1342177282	; 0x50000002
    4774:	eoreq	r0, r5, #1342177282	; 0x50000002
    4778:	eoreq	r0, r5, #1342177282	; 0x50000002
    477c:	eoreq	r0, r5, #1342177282	; 0x50000002
    4780:	eoreq	r0, r5, #1342177282	; 0x50000002
    4784:	eoreq	r0, r5, #1342177282	; 0x50000002
    4788:	eoreq	r0, r5, #1342177282	; 0x50000002
    478c:	eoreq	r0, r5, #1342177282	; 0x50000002
    4790:	eoreq	r0, r5, #1342177282	; 0x50000002
    4794:			; <UNDEFINED> instruction: 0xf8df030e
    4798:	stmdavs	r9, {r2, r4, r9, fp}
    479c:			; <UNDEFINED> instruction: 0xf02b4478
    47a0:	ldr	pc, [r9, r1, lsr #17]
    47a4:	blcc	23038 <ftello64@plt+0x1f4bc>
    47a8:	movwcs	fp, #7960	; 0x1f18
    47ac:	stmdbvs	r3!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    47b0:	blcs	e688 <ftello64@plt+0xab0c>
    47b4:	sbchi	pc, sp, #0
    47b8:	stmdbvs	r2!, {r0, r4, r6, r7, r8, r9, sl, sp}^
    47bc:	mvnsvc	pc, #82837504	; 0x4f00000
    47c0:	mvnseq	pc, #192, 4
    47c4:	vqsub.s8	d4, d16, d10
    47c8:	bcs	25334 <ftello64@plt+0x217b8>
    47cc:			; <UNDEFINED> instruction: 0x46304639
    47d0:	movwcs	fp, #12044	; 0x2f0c
    47d4:			; <UNDEFINED> instruction: 0xf7ff2300
    47d8:	ldmib	r4, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    47dc:	ldrtmi	r1, [r0], -r4, lsl #4
    47e0:	mrc2	0, 1, pc, cr10, cr0, {1}
    47e4:	eors	r4, r5, r5, lsl #12
    47e8:	blcs	2017c <ftello64@plt+0x1c600>
    47ec:			; <UNDEFINED> instruction: 0x279cbf14
    47f0:			; <UNDEFINED> instruction: 0xf03027b8
    47f4:	svcvc	0x0061f9fd
    47f8:	svceq	0x00fbf011
    47fc:			; <UNDEFINED> instruction: 0xf0004680
    4800:			; <UNDEFINED> instruction: 0xf8df81b7
    4804:	vst2.32	{d19,d21}, [pc :128], ip
    4808:			; <UNDEFINED> instruction: 0xf8df72ee
    480c:			; <UNDEFINED> instruction: 0xf8df19a8
    4810:	ldrbtmi	r0, [fp], #-2472	; 0xfffff658
    4814:	movtcc	r4, #1145	; 0x479
    4818:			; <UNDEFINED> instruction: 0xf02b4478
    481c:			; <UNDEFINED> instruction: 0x6e63f959
    4820:	svclt	0x000c2b00
    4824:			; <UNDEFINED> instruction: 0x27942798
    4828:	stmdbvc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    482c:	blcs	e6b4 <ftello64@plt+0xab38>
    4830:	adchi	pc, r8, #64	; 0x40
    4834:	orreq	pc, r3, #469762051	; 0x1c000003
    4838:			; <UNDEFINED> instruction: 0xf0402b08
    483c:	movwcs	r8, #962	; 0x3c2
    4840:			; <UNDEFINED> instruction: 0x461a4639
    4844:			; <UNDEFINED> instruction: 0xf7ff4630
    4848:	stmdbvc	r1!, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    484c:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
    4850:	ldc2l	0, cr15, [r2, #192]	; 0xc0
    4854:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4858:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    485c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4860:	blls	5e8d0 <ftello64@plt+0x5ad54>
    4864:			; <UNDEFINED> instruction: 0xf040405a
    4868:			; <UNDEFINED> instruction: 0x46288394
    486c:	pop	{r0, r1, ip, sp, pc}
    4870:	bvc	8e8838 <ftello64@plt+0x8e4cbc>
    4874:	blcs	e72c <ftello64@plt+0xabb0>
    4878:	addhi	pc, r8, #64	; 0x40
    487c:	orreq	pc, r3, #469762051	; 0x1c000003
    4880:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4884:			; <UNDEFINED> instruction: 0xf0402b0b
    4888:	stmdbvs	r3!, {r1, r3, r4, sl, pc}^
    488c:	blcs	fffde91c <ftello64@plt+0xfffdada0>
    4890:	mvnscs	fp, #196, 30	; 0x310
    4894:	bcs	1ce28 <ftello64@plt+0x192ac>
    4898:	eorhi	pc, r2, #64	; 0x40
    489c:	movwcs	r4, #1593	; 0x639
    48a0:			; <UNDEFINED> instruction: 0xf7ff4630
    48a4:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    48a8:	msreq	SPSR_fs, #1073741864	; 0x40000028
    48ac:	movweq	pc, #36915	; 0x9033	; <UNPREDICTABLE>
    48b0:	andcs	fp, r1, #20, 30	; 0x50
    48b4:	stmdbcs	r2!, {r9, sp}^
    48b8:	ldmdbcs	r1!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    48bc:	movwcs	fp, #7956	; 0x1f14
    48c0:	andsmi	r2, sl, #0, 6
    48c4:	msrhi	SPSR_sxc, #64	; 0x40
    48c8:			; <UNDEFINED> instruction: 0xf0304630
    48cc:	stmdbvs	r1!, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    48d0:			; <UNDEFINED> instruction: 0xf0304630
    48d4:	stmdbvs	r2!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    48d8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    48dc:			; <UNDEFINED> instruction: 0xf0304630
    48e0:	stmdbvs	r1!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    48e4:			; <UNDEFINED> instruction: 0xf7ff4630
    48e8:			; <UNDEFINED> instruction: 0x4605fc3f
    48ec:			; <UNDEFINED> instruction: 0xd1b12800
    48f0:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    48f4:	ldrtmi	sp, [r0], -lr, lsr #1
    48f8:			; <UNDEFINED> instruction: 0xf9b4f031
    48fc:	strmi	r6, [r7], -r2, lsr #16
    4900:	svceq	0x0000f1b8
    4904:	bcs	38914 <ftello64@plt+0x34d98>
    4908:	movwhi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    490c:	svclt	0x00182a00
    4910:			; <UNDEFINED> instruction: 0xd09f42ba
    4914:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4918:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    491c:			; <UNDEFINED> instruction: 0xff4af02a
    4920:	bvc	fe8fe788 <ftello64@plt+0xfe8fac0c>
    4924:			; <UNDEFINED> instruction: 0xf0002b00
    4928:			; <UNDEFINED> instruction: 0xf0058401
    492c:	blcs	485630 <ftello64@plt+0x481ab4>
    4930:	mvnshi	pc, #64	; 0x40
    4934:	tstlt	r2, r2, lsr #16
    4938:	andscc	r6, r7, #6488064	; 0x630000
    493c:			; <UNDEFINED> instruction: 0x4639441a
    4940:	ldrtmi	r2, [r0], -r0, lsl #6
    4944:			; <UNDEFINED> instruction: 0xf7ff2500
    4948:	ldrtmi	pc, [r0], -sp, lsr #25	; <UNPREDICTABLE>
    494c:			; <UNDEFINED> instruction: 0xf0302101
    4950:			; <UNDEFINED> instruction: 0xe77ffd53
    4954:	blcs	233e8 <ftello64@plt+0x1f86c>
    4958:	bicshi	pc, r2, #64	; 0x40
    495c:	svclt	0x004c067b
    4960:	teqeq	pc, #7	; <UNPREDICTABLE>
    4964:	orreq	pc, r3, #469762051	; 0x1c000003
    4968:			; <UNDEFINED> instruction: 0xf0402b09
    496c:	stmdavs	r2!, {sl, pc}
    4970:	stmdavs	r3!, {r1, r3, r8, ip, sp, pc}^
    4974:			; <UNDEFINED> instruction: 0x4639441a
    4978:	movwcs	r4, #1584	; 0x630
    497c:			; <UNDEFINED> instruction: 0xf7ff2500
    4980:			; <UNDEFINED> instruction: 0xe767fc91
    4984:			; <UNDEFINED> instruction: 0xf934f030
    4988:	teqeq	pc, #5	; <UNPREDICTABLE>
    498c:	blcs	d6394 <ftello64@plt+0xd2818>
    4990:	mvnhi	pc, #64	; 0x40
    4994:	blcs	122a28 <ftello64@plt+0x11eeac>
    4998:	bicshi	pc, r3, #64	; 0x40
    499c:	stmdbcs	r1, {r0, r5, r6, fp, sp, lr}
    49a0:	stmdbcs	r3, {r0, r1, r3, r5, r8, sl, fp, ip, lr, pc}
    49a4:	tstcs	r4, fp, lsr #2
    49a8:			; <UNDEFINED> instruction: 0xf0304640
    49ac:	stmdavc	r1!, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}^
    49b0:			; <UNDEFINED> instruction: 0xf0304640
    49b4:	stmdavs	r1!, {r0, r5, r8, sl, fp, ip, sp, lr, pc}^
    49b8:			; <UNDEFINED> instruction: 0xf0304640
    49bc:	bvc	883e38 <ftello64@plt+0x8802bc>
    49c0:			; <UNDEFINED> instruction: 0xf0304640
    49c4:	stmdavs	r3!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    49c8:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    49cc:			; <UNDEFINED> instruction: 0xf0002b01
    49d0:	cdpvc	2, 2, cr8, cr2, cr15, {2}
    49d4:			; <UNDEFINED> instruction: 0xf0402a00
    49d8:			; <UNDEFINED> instruction: 0x4639825a
    49dc:	ldrdcs	pc, [ip], -r8	; <UNPREDICTABLE>
    49e0:	ldrtmi	r2, [r0], -r0, lsl #6
    49e4:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    49e8:	ldrtmi	r4, [r0], -r1, asr #12
    49ec:			; <UNDEFINED> instruction: 0xf9a6f031
    49f0:	strbmi	r4, [r0], -r5, lsl #12
    49f4:			; <UNDEFINED> instruction: 0xf82ef030
    49f8:	stmdbcs	r0, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    49fc:			; <UNDEFINED> instruction: 0xf8dfdad3
    4a00:	ldrbtmi	r0, [r8], #-1988	; 0xfffff83c
    4a04:			; <UNDEFINED> instruction: 0xff4cf02a
    4a08:			; <UNDEFINED> instruction: 0xf8f2f030
    4a0c:	teqeq	pc, #5	; <UNPREDICTABLE>
    4a10:	blcs	96418 <ftello64@plt+0x9289c>
    4a14:	sbchi	pc, sl, #64	; 0x40
    4a18:	stmdbcs	r3, {r0, r5, r8, sl, fp, ip, sp, lr}
    4a1c:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    4a20:	msrhi	SPSR_x, r0
    4a24:			; <UNDEFINED> instruction: 0xf0304640
    4a28:	stcvc	12, cr15, [r3, #-924]!	; 0xfffffc64
    4a2c:	vqdmulh.s<illegal width 8>	d18, d0, d3
    4a30:	sfmvc	f0, 3, [r1, #-84]!	; 0xffffffac
    4a34:			; <UNDEFINED> instruction: 0xf0304640
    4a38:	stcvc	12, cr15, [r3, #-892]!	; 0xfffffc84
    4a3c:	vqdmulh.s<illegal width 8>	d18, d0, d3
    4a40:	sfmvc	f0, 1, [r1]
    4a44:			; <UNDEFINED> instruction: 0xf0304640
    4a48:	stclvc	12, cr15, [r1, #860]!	; 0x35c
    4a4c:			; <UNDEFINED> instruction: 0xf0304640
    4a50:	stcvc	12, cr15, [r3, #-844]!	; 0xfffffcb4
    4a54:	ldmdble	pc, {r0, r1, r8, r9, fp, sp}	; <UNPREDICTABLE>
    4a58:	stmdbcs	r0, {r0, r5, r6, r8, r9, fp, sp, lr}
    4a5c:	eorhi	pc, r8, #0
    4a60:	strbmi	r6, [r0], -sp, asr #16
    4a64:			; <UNDEFINED> instruction: 0xf7ffb2a9
    4a68:	msrlt	SP_mon, r3
    4a6c:	strtmi	r6, [sl], -r1, ror #22
    4a70:	tstcc	r8, r0, asr #12
    4a74:	ldc2l	0, cr15, [r0], #192	; 0xc0
    4a78:	stmdbcs	r0, {r0, r5, r7, r8, r9, fp, sp, lr}
    4a7c:	andshi	pc, ip, #0
    4a80:	strbmi	r6, [r0], -sp, asr #16
    4a84:			; <UNDEFINED> instruction: 0xf7ffb2a9
    4a88:	smlawblt	sp, r3, fp, pc	; <UNPREDICTABLE>
    4a8c:	strtmi	r6, [sl], -r1, lsr #23
    4a90:	tstcc	r8, r0, asr #12
    4a94:	stc2l	0, cr15, [r0], #192	; 0xc0
    4a98:	mlasne	ip, r4, r8, pc	; <UNPREDICTABLE>
    4a9c:			; <UNDEFINED> instruction: 0xf0304640
    4aa0:			; <UNDEFINED> instruction: 0xf894fcab
    4aa4:			; <UNDEFINED> instruction: 0x4640103d
    4aa8:	stc2	0, cr15, [r6], #192	; 0xc0
    4aac:			; <UNDEFINED> instruction: 0xf0127da0
    4ab0:			; <UNDEFINED> instruction: 0xf1b0fa17
    4ab4:			; <UNDEFINED> instruction: 0xf0000a00
    4ab8:	ldfled	f0, [r6, #-856]	; 0xfffffca8
    4abc:	bleq	1040ed4 <ftello64@plt+0x103d358>
    4ac0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4ac4:	blne	142c38 <ftello64@plt+0x13f0bc>
    4ac8:			; <UNDEFINED> instruction: 0xf7ff4640
    4acc:			; <UNDEFINED> instruction: 0xf109fd0d
    4ad0:	strbmi	r0, [sl, #2305]	; 0x901
    4ad4:	movwcs	fp, #4052	; 0xfd4
    4ad8:	stmdacs	r0, {r0, r8, r9, sp}
    4adc:	svclt	0x00184605
    4ae0:	blcs	d6e8 <ftello64@plt+0x9b6c>
    4ae4:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    4ae8:	stfvcd	f5, [r3, #524]!	; 0x20c
    4aec:	ldrdpl	pc, [ip], -r8	; <UNPREDICTABLE>
    4af0:	blcs	936fc <ftello64@plt+0x8fb80>
    4af4:	stcvc	8, cr13, [r3, #-12]!
    4af8:	vqdmulh.s<illegal width 8>	d18, d0, d3
    4afc:	strtmi	r8, [sl], -r1, ror #3
    4b00:	movwcs	r4, #1593	; 0x639
    4b04:			; <UNDEFINED> instruction: 0xf7ff4630
    4b08:	ldrtmi	pc, [r0], -sp, asr #23	; <UNPREDICTABLE>
    4b0c:			; <UNDEFINED> instruction: 0xf0314641
    4b10:			; <UNDEFINED> instruction: 0xe76df915
    4b14:	teqeq	pc, #5	; <UNPREDICTABLE>
    4b18:			; <UNDEFINED> instruction: 0xf0402b04
    4b1c:	movwcs	r8, #709	; 0x2c5
    4b20:	ldrtmi	r2, [r9], -sp, lsl #4
    4b24:			; <UNDEFINED> instruction: 0xf7ff4630
    4b28:			; <UNDEFINED> instruction: 0x2103fbbd
    4b2c:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
    4b30:	stc2l	0, cr15, [r2], #-192	; 0xffffff40
    4b34:	ldrtmi	r7, [r0], -r1, lsr #20
    4b38:	mrrc2	0, 3, pc, lr, cr0	; <UNPREDICTABLE>
    4b3c:	ldrtmi	r7, [r0], -r1, ror #20
    4b40:	mrrc2	0, 3, pc, sl, cr0	; <UNPREDICTABLE>
    4b44:	ldrtmi	r7, [r0], -r1, lsr #21
    4b48:	mrrc2	0, 3, pc, r6, cr0	; <UNPREDICTABLE>
    4b4c:	ldrtmi	r6, [r0], -r1, lsr #16
    4b50:	blx	2c2b56 <ftello64@plt+0x2befda>
    4b54:	ldrtmi	r6, [r0], -r1, ror #16
    4b58:	blx	1c2b5e <ftello64@plt+0x1befe2>
    4b5c:	ldrtmi	r7, [r0], -r1, ror #21
    4b60:	mcrr2	0, 3, pc, sl, cr0	; <UNPREDICTABLE>
    4b64:			; <UNDEFINED> instruction: 0xf8dfe676
    4b68:	ldrbtmi	r0, [r8], #-1632	; 0xfffff9a0
    4b6c:	cdp2	0, 9, cr15, cr8, cr10, {1}
    4b70:	orreq	pc, r3, #469762051	; 0x1c000003
    4b74:	blcs	38c8e4 <ftello64@plt+0x388d68>
    4b78:	bcs	b47e0 <ftello64@plt+0xb0c64>
    4b7c:	adcshi	pc, r5, #0, 4
    4b80:			; <UNDEFINED> instruction: 0xf0402900
    4b84:	tstcs	r4, r5, asr r1
    4b88:			; <UNDEFINED> instruction: 0xf0304640
    4b8c:	stmdavs	r1!, {r0, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    4b90:			; <UNDEFINED> instruction: 0xf7ff4640
    4b94:	svcvc	0x00e1fae9
    4b98:			; <UNDEFINED> instruction: 0xf0304640
    4b9c:	svcvc	0x00e0fc2d
    4ba0:			; <UNDEFINED> instruction: 0xf990f012
    4ba4:	svcvc	0x00e04683
    4ba8:			; <UNDEFINED> instruction: 0xf97ef012
    4bac:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4bb0:	cmnhi	r9, r0	; <UNPREDICTABLE>
    4bb4:	vrshl.u8	d20, d3, d16
    4bb8:	stmdacs	r0, {r0, r2, r3, r7, r9, pc}
    4bbc:	strcs	fp, [r0, #-4056]	; 0xfffff028
    4bc0:			; <UNDEFINED> instruction: 0xf104dd20
    4bc4:	strcs	r0, [r0, #-2664]	; 0xfffff598
    4bc8:	bcs	5a4b58 <ftello64@plt+0x5a0fdc>
    4bcc:	bcs	4f4834 <ftello64@plt+0x4f0cb8>
    4bd0:	movwcs	fp, #7948	; 0x1f0c
    4bd4:	stccs	3, cr2, [r0, #-0]
    4bd8:	movwcs	fp, #3864	; 0xf18
    4bdc:	bcs	4b30b0 <ftello64@plt+0x4af534>
    4be0:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    4be4:	movweq	pc, #8245	; 0x2035	; <UNPREDICTABLE>
    4be8:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    4bec:	eorne	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    4bf0:			; <UNDEFINED> instruction: 0xf7ff4640
    4bf4:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    4bf8:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
    4bfc:	strmi	r3, [r9, #1281]!	; 0x501
    4c00:	strbmi	sp, [sp], -r2, ror #3
    4c04:	ldrdge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    4c08:	svceq	0x0000f1ba
    4c0c:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    4c10:	mulcc	r0, sl, r8
    4c14:	tsteq	r1, r3, lsl r0	; <UNPREDICTABLE>
    4c18:	msrhi	SPSR_f, r0
    4c1c:	svceq	0x0002f013
    4c20:	svclt	0x00144640
    4c24:	ldrshcs	r2, [pc, #30]	; 4c4a <ftello64@plt+0x10ce>
    4c28:	blx	ff9c0cf2 <ftello64@plt+0xff9bd176>
    4c2c:	mulne	r4, sl, r8
    4c30:			; <UNDEFINED> instruction: 0xf0304640
    4c34:			; <UNDEFINED> instruction: 0xf8dafbe1
    4c38:			; <UNDEFINED> instruction: 0xf5b11008
    4c3c:			; <UNDEFINED> instruction: 0xf2c07f7a
    4c40:	cmncs	r5, ip, asr #2
    4c44:			; <UNDEFINED> instruction: 0xf0304640
    4c48:			; <UNDEFINED> instruction: 0xf89afbd7
    4c4c:	strbmi	r1, [r0], -ip
    4c50:	blx	ff4c0d1a <ftello64@plt+0xff4bd19e>
    4c54:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4c58:	strbmi	r2, [r0], -r3, lsl #4
    4c5c:			; <UNDEFINED> instruction: 0xf0304479
    4c60:			; <UNDEFINED> instruction: 0xf8dafbfb
    4c64:	strbmi	r1, [r0], -r8
    4c68:	cmnvc	sl, r1, lsr #11	; <UNPREDICTABLE>
    4c6c:	blx	ff140d36 <ftello64@plt+0xff13d1ba>
    4c70:	ldrdcc	pc, [r8], -sl
    4c74:	andeq	pc, r2, #35	; 0x23
    4c78:			; <UNDEFINED> instruction: 0xf0002a01
    4c7c:	vld4.8	{d24,d26,d28,d30}, [pc :256]!
    4c80:	ldmdane	sl, {r1, r3, r4, r5, r6, r8, ip, sp, lr}^
    4c84:	stmdble	r8, {r0, r9, fp, sp}
    4c88:	mulscs	ip, sl, r8
    4c8c:	tsteq	sp, sl, lsl #2	; <UNPREDICTABLE>
    4c90:			; <UNDEFINED> instruction: 0xf0304640
    4c94:			; <UNDEFINED> instruction: 0xf8dafbe1
    4c98:	vhadd.s8	d19, d0, d8
    4c9c:	addsmi	r3, r3, #-1879048178	; 0x9000000e
    4ca0:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
    4ca4:	rsccc	pc, sl, #64, 4
    4ca8:			; <UNDEFINED> instruction: 0xf0004293
    4cac:			; <UNDEFINED> instruction: 0xf89a815b
    4cb0:	ldrbeq	r3, [sl, r0]
    4cb4:	teqhi	pc, r0, lsl #2	; <UNPREDICTABLE>
    4cb8:	svclt	0x00c445ab
    4cbc:	tsteq	sl, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    4cc0:	streq	lr, [r3], #2820	; 0xb04
    4cc4:	teq	r0, r4, lsl #24
    4cc8:	strmi	r3, [fp, #1281]!	; 0x501
    4ccc:	msrhi	CPSR_fsc, r0
    4cd0:	blne	142e28 <ftello64@plt+0x13f2ac>
    4cd4:			; <UNDEFINED> instruction: 0xf7ff4640
    4cd8:	stmdacs	r0, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    4cdc:			; <UNDEFINED> instruction: 0xe687d0f4
    4ce0:	andcc	r6, r6, #1622016	; 0x18c000
    4ce4:	ldrb	r4, [r9, #1050]	; 0x41a
    4ce8:	strbmi	r2, [r0], -r3, lsl #2
    4cec:	blx	fe140db6 <ftello64@plt+0xfe13d23a>
    4cf0:	blcs	1fa84 <ftello64@plt+0x1bf08>
    4cf4:	subhi	pc, r6, #64	; 0x40
    4cf8:	blcs	1fb8c <ftello64@plt+0x1c010>
    4cfc:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    4d00:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4d04:	rscpl	pc, r5, #64, 4
    4d08:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4d0c:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4d10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d14:	ldrbtmi	r3, [r8], #-940	; 0xfffffc54
    4d18:	cdp2	0, 13, cr15, cr10, cr10, {1}
    4d1c:			; <UNDEFINED> instruction: 0xff68f02f
    4d20:			; <UNDEFINED> instruction: 0xf0117f61
    4d24:			; <UNDEFINED> instruction: 0x46800ffb
    4d28:	cfstrdge	mvd15, [fp, #-508]!	; 0xfffffe04
    4d2c:			; <UNDEFINED> instruction: 0xf57f0678
    4d30:			; <UNDEFINED> instruction: 0xf007af1f
    4d34:			; <UNDEFINED> instruction: 0xe71d033f
    4d38:	str	r2, [fp, #1280]	; 0x500
    4d3c:	teqeq	pc, #5	; <UNPREDICTABLE>
    4d40:			; <UNDEFINED> instruction: 0xf0333b0d
    4d44:			; <UNDEFINED> instruction: 0xf0400304
    4d48:	stmdbvs	r3!, {r2, r5, r7, r8, pc}
    4d4c:			; <UNDEFINED> instruction: 0xf47f2b00
    4d50:	stmdavs	r2!, {r2, r4, r5, r8, sl, fp, sp, pc}^
    4d54:	mvnsvc	pc, #64, 4
    4d58:	sfmle	f4, 4, [pc], {154}	; 0x9a
    4d5c:	ldrtmi	r2, [r9], -r0, lsl #20
    4d60:	svclt	0x000c4630
    4d64:	movwcs	r2, #770	; 0x302
    4d68:	blx	fe742d6c <ftello64@plt+0xfe73f1f0>
    4d6c:			; <UNDEFINED> instruction: 0xf1046862
    4d70:	ldrtmi	r0, [r0], -ip, asr #2
    4d74:	blx	1c40e3e <ftello64@plt+0x1c3d2c2>
    4d78:	strb	r4, [fp, #-1541]!	; 0xfffff9fb
    4d7c:	vmls.f<illegal width 8>	d18, d0, d3[0]
    4d80:	strb	r2, [r7, #-1280]!	; 0xfffffb00
    4d84:			; <UNDEFINED> instruction: 0xf00727c8
    4d88:	ldrb	r0, [r5, #-831]	; 0xfffffcc1
    4d8c:			; <UNDEFINED> instruction: 0xf00727cb
    4d90:			; <UNDEFINED> instruction: 0xf04f033f
    4d94:	ldrb	r0, [r5, #-2112]!	; 0xfffff7c0
    4d98:			; <UNDEFINED> instruction: 0xff2af02f
    4d9c:	smlabbcs	r3, r0, r6, r4
    4da0:			; <UNDEFINED> instruction: 0xf0304640
    4da4:	bvc	fe903a50 <ftello64@plt+0xfe8ffed4>
    4da8:	eorsle	r2, r8, r0, lsl #22
    4dac:	strbmi	r2, [r0], -r0, lsl #2
    4db0:			; <UNDEFINED> instruction: 0xf9daf7ff
    4db4:	strbmi	r2, [r0], -r0, lsl #2
    4db8:			; <UNDEFINED> instruction: 0xf9d6f7ff
    4dbc:	strbmi	r7, [r0], -r1, ror #20
    4dc0:	blx	6c0e8a <ftello64@plt+0x6bd30e>
    4dc4:			; <UNDEFINED> instruction: 0xf0127a60
    4dc8:			; <UNDEFINED> instruction: 0xf1b0f899
    4dcc:	eorsle	r0, r3, r0, lsl #20
    4dd0:	mcrge	7, 0, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    4dd4:	bleq	3411ec <ftello64@plt+0x33d670>
    4dd8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4ddc:	blcs	4a3770 <ftello64@plt+0x49fbf4>
    4de0:			; <UNDEFINED> instruction: 0xf1b9bf08
    4de4:	subsle	r0, r8, r1, lsl #30
    4de8:	eorne	pc, r9, fp, asr r8	; <UNPREDICTABLE>
    4dec:			; <UNDEFINED> instruction: 0xf7ff4640
    4df0:			; <UNDEFINED> instruction: 0x4605fb7b
    4df4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4df8:	svclt	0x00d445ca
    4dfc:	movwcs	r2, #4864	; 0x1300
    4e00:	svclt	0x00182d00
    4e04:	blcs	da0c <ftello64@plt+0x9e90>
    4e08:	stfcsd	f5, [r0, #-928]	; 0xfffffc60
    4e0c:	cfldrdge	mvd15, [r1, #508]!	; 0x1fc
    4e10:			; <UNDEFINED> instruction: 0xf85ae5e3
    4e14:	strbmi	r1, [r0], -r5, lsr #32
    4e18:	blx	19c2e1e <ftello64@plt+0x19bf2a2>
    4e1c:	stmdavs	r1!, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    4e20:			; <UNDEFINED> instruction: 0xf7ff4640
    4e24:	stmdavs	r1!, {r0, r5, r7, r8, fp, ip, sp, lr, pc}^
    4e28:			; <UNDEFINED> instruction: 0xf7ff4640
    4e2c:	bfi	pc, sp, (invalid: 19:5)	; <UNPREDICTABLE>
    4e30:			; <UNDEFINED> instruction: 0xf0304640
    4e34:	strt	pc, [sl], r1, ror #21
    4e38:	strbmi	r6, [r0], -r1, ror #17
    4e3c:	blx	842e42 <ftello64@plt+0x83f2c6>
    4e40:	stmiavs	r1!, {r0, r1, r3, r6, r7, r8, sl, sp, lr, pc}^
    4e44:			; <UNDEFINED> instruction: 0xf7ff4640
    4e48:	stmdavs	r1!, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}^
    4e4c:			; <UNDEFINED> instruction: 0xf7ff4640
    4e50:	stmiavs	r1!, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}
    4e54:			; <UNDEFINED> instruction: 0xf7ff4640
    4e58:	ldrb	pc, [r2, #2439]!	; 0x987	; <UNPREDICTABLE>
    4e5c:	strbmi	r2, [r0], -r5, lsl #2
    4e60:	blx	ff2c0f28 <ftello64@plt+0xff2bd3ac>
    4e64:	cfstr32vs	mvfx14, [r1], #-916	; 0xfffffc6c
    4e68:			; <UNDEFINED> instruction: 0xf7ff4640
    4e6c:	ldrt	pc, [ip], -r9, lsl #22	; <UNPREDICTABLE>
    4e70:	tsteq	r9, r4, lsl #2	; <UNPREDICTABLE>
    4e74:	strbmi	r2, [r0], -r8, lsl #4
    4e78:	blx	ffbc0f40 <ftello64@plt+0xffbbd3c4>
    4e7c:	blcs	df010 <ftello64@plt+0xdb494>
    4e80:	cfstrsge	mvf15, [r7, #508]!	; 0x1fc
    4e84:	strbmi	r6, [r0], -r1, ror #18
    4e88:	blx	fedc0f50 <ftello64@plt+0xfedbd3d4>
    4e8c:			; <UNDEFINED> instruction: 0xf104e5a1
    4e90:			; <UNDEFINED> instruction: 0x46400119
    4e94:	blx	ff840f5c <ftello64@plt+0xff83d3e0>
    4e98:	stmdbvs	r1!, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr, pc}
    4e9c:			; <UNDEFINED> instruction: 0xf7ff4640
    4ea0:	strmi	pc, [r5], -pc, asr #23
    4ea4:	cdpvs	7, 10, cr14, cr1, cr6, {5}
    4ea8:			; <UNDEFINED> instruction: 0xf7ff4640
    4eac:	ldr	pc, [r4, #2793]	; 0xae9
    4eb0:			; <UNDEFINED> instruction: 0xf7ff4640
    4eb4:	ldrb	pc, [pc, #2413]	; 5829 <ftello64@plt+0x1cad>	; <UNPREDICTABLE>
    4eb8:			; <UNDEFINED> instruction: 0xf7ff4640
    4ebc:	strb	pc, [fp, #2409]!	; 0x969	; <UNPREDICTABLE>
    4ec0:	ldrtmi	r2, [r0], -r9, lsl #3
    4ec4:	blx	fe640f8c <ftello64@plt+0xfe63d410>
    4ec8:	ldrtmi	r0, [r0], -r9, lsr #20
    4ecc:	blx	fe540f94 <ftello64@plt+0xfe53d418>
    4ed0:	ldrtmi	r4, [r0], -r9, lsr #12
    4ed4:	blx	fe440f9c <ftello64@plt+0xfe43d420>
    4ed8:			; <UNDEFINED> instruction: 0x4640e617
    4edc:	blx	fe340fa4 <ftello64@plt+0xfe33d428>
    4ee0:	mulne	ip, sl, r8
    4ee4:			; <UNDEFINED> instruction: 0xf0304640
    4ee8:	strb	pc, [r1], r7, lsl #21	; <UNPREDICTABLE>
    4eec:			; <UNDEFINED> instruction: 0xf0304640
    4ef0:			; <UNDEFINED> instruction: 0xf8dafa83
    4ef4:	ldrb	r3, [r0], r8
    4ef8:	tsteq	sp, sl, lsl #2	; <UNPREDICTABLE>
    4efc:	strbmi	r2, [r0], -r8, lsl #4
    4f00:	blx	feac0fc8 <ftello64@plt+0xfeabd44c>
    4f04:	ldrdcc	pc, [r8], -sl
    4f08:			; <UNDEFINED> instruction: 0xf47f2b03
    4f0c:			; <UNDEFINED> instruction: 0xf8daaeb8
    4f10:			; <UNDEFINED> instruction: 0x46401018
    4f14:	blx	1c40fdc <ftello64@plt+0x1c3d460>
    4f18:	ldrdcc	pc, [r8], -sl
    4f1c:	ldrmi	lr, [r1], -pc, lsr #13
    4f20:			; <UNDEFINED> instruction: 0xf0314630
    4f24:	stmdavs	r2!, {r0, r2, r6, fp, ip, sp, lr, pc}
    4f28:			; <UNDEFINED> instruction: 0xf8bae4f0
    4f2c:	strbmi	r1, [r0], -r2
    4f30:			; <UNDEFINED> instruction: 0xf92ef7ff
    4f34:	bl	13e480 <ftello64@plt+0x13a904>
    4f38:	smlabbcs	r2, r9, r4, r0
    4f3c:			; <UNDEFINED> instruction: 0xf7fe6ea0
    4f40:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
    4f44:	cdpvs	0, 10, cr13, cr0, cr8, {2}
    4f48:			; <UNDEFINED> instruction: 0xf7fe4669
    4f4c:	stmdacs	r0, {r3, r6, r8, sl, fp, sp, lr, pc}
    4f50:	cfstrdge	mvd15, [r3, #-252]	; 0xffffff04
    4f54:	strmi	r9, [r1], -r0, lsl #22
    4f58:	movwcc	r4, #30272	; 0x7640
    4f5c:			; <UNDEFINED> instruction: 0xf03008da
    4f60:	ldr	pc, [sl, #-2683]!	; 0xfffff585
    4f64:	mulsne	ip, sl, r8
    4f68:			; <UNDEFINED> instruction: 0xf0304640
    4f6c:			; <UNDEFINED> instruction: 0xf89afa45
    4f70:			; <UNDEFINED> instruction: 0xf10a201c
    4f74:			; <UNDEFINED> instruction: 0x4640011d
    4f78:	blx	1bc1040 <ftello64@plt+0x1bbd4c4>
    4f7c:	blmi	fe5fe438 <ftello64@plt+0xfe5fa8bc>
    4f80:	ldmibmi	r7, {r2, r3, r4, r6, r9, sp}
    4f84:	ldrbtmi	r4, [fp], #-2199	; 0xfffff769
    4f88:			; <UNDEFINED> instruction: 0x33244479
    4f8c:			; <UNDEFINED> instruction: 0xf02a4478
    4f90:			; <UNDEFINED> instruction: 0xf7fefd9f
    4f94:	blmi	fe53f53c <ftello64@plt+0xfe53b9c0>
    4f98:	rsccs	pc, r7, #64, 4
    4f9c:	ldmmi	r4, {r0, r1, r4, r7, r8, fp, lr}
    4fa0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4fa4:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    4fa8:	ldc2	0, cr15, [r2, #168]	; 0xa8
    4fac:	vpadd.i8	d20, d16, d1
    4fb0:	ldmibmi	r1, {r0, r2, r3, r4, r6, r7, r9, ip, lr}
    4fb4:	ldrbtmi	r4, [fp], #-2193	; 0xfffff76f
    4fb8:			; <UNDEFINED> instruction: 0x33ac4479
    4fbc:			; <UNDEFINED> instruction: 0xf02a4478
    4fc0:	blmi	fe4045e4 <ftello64@plt+0xfe400a68>
    4fc4:	eorscc	pc, pc, #64, 4
    4fc8:	stmmi	pc, {r1, r2, r3, r7, r8, fp, lr}	; <UNPREDICTABLE>
    4fcc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4fd0:	ldrbtmi	r3, [r8], #-924	; 0xfffffc64
    4fd4:	ldc2l	0, cr15, [ip, #-168]!	; 0xffffff58
    4fd8:	vqdmulh.s<illegal width 8>	d20, d16, d12
    4fdc:	stmibmi	ip, {r1, r6, r9, sp}
    4fe0:	ldrbtmi	r4, [fp], #-2188	; 0xfffff774
    4fe4:	movtcc	r4, #1145	; 0x479
    4fe8:			; <UNDEFINED> instruction: 0xf02a4478
    4fec:	adceq	pc, pc, r1, ror sp	; <UNPREDICTABLE>
    4ff0:			; <UNDEFINED> instruction: 0xf0071e6b
    4ff4:			; <UNDEFINED> instruction: 0xf047073c
    4ff8:	blcs	346e00 <ftello64@plt+0x343284>
    4ffc:	ldcge	6, cr15, [r3, #252]!	; 0xfc
    5000:			; <UNDEFINED> instruction: 0xf852a202
    5004:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    5008:	svclt	0x00004710
    500c:	andeq	r0, r0, r9, lsr r0
    5010:	andeq	r0, r0, r1, ror r0
    5014:	andeq	r0, r0, r5, rrx
    5018:	andeq	r0, r0, pc, asr r0
    501c:			; <UNDEFINED> instruction: 0xfffffd11
    5020:			; <UNDEFINED> instruction: 0xfffffd11
    5024:			; <UNDEFINED> instruction: 0xfffffd11
    5028:			; <UNDEFINED> instruction: 0xfffff829
    502c:			; <UNDEFINED> instruction: 0xfffff949
    5030:			; <UNDEFINED> instruction: 0xfffffb5b
    5034:			; <UNDEFINED> instruction: 0xfffff871
    5038:			; <UNDEFINED> instruction: 0xfffffd2d
    503c:	andeq	r0, r0, sp, ror r0
    5040:			; <UNDEFINED> instruction: 0xfffffd11
    5044:	ldc2l	0, cr15, [r4, #188]	; 0xbc
    5048:	orreq	pc, r3, #469762051	; 0x1c000003
    504c:	strmi	r2, [r0], r1, lsl #22
    5050:	mcrge	4, 5, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    5054:			; <UNDEFINED> instruction: 0xf44f4b70
    5058:	ldmdbmi	r0!, {r0, r1, r2, r5, r9, ip, sp, lr}^
    505c:	ldrbtmi	r4, [fp], #-2160	; 0xfffff790
    5060:	cmpcc	r8, #2030043136	; 0x79000000
    5064:			; <UNDEFINED> instruction: 0xf02a4478
    5068:	vmvn.i32	d31, #15990783	; 0x00f3ffff
    506c:	ldrb	r0, [r3, #-899]	; 0xfffffc7d
    5070:	ldc2	0, cr15, [lr, #188]!	; 0xbc
    5074:	orreq	pc, r3, #469762051	; 0x1c000003
    5078:	str	r4, [r8], #1664	; 0x680
    507c:	ldc2	0, cr15, [r8, #188]!	; 0xbc
    5080:	orreq	pc, r3, #469762051	; 0x1c000003
    5084:	strb	r4, [r4], #1664	; 0x680
    5088:	orreq	pc, r3, #469762051	; 0x1c000003
    508c:			; <UNDEFINED> instruction: 0xf43f2b0d
    5090:	blmi	1930a08 <ftello64@plt+0x192ce8c>
    5094:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    5098:	stmdami	r4!, {r0, r1, r5, r6, r8, fp, lr}^
    509c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    50a0:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    50a4:	ldc2	0, cr15, [r4, #-168]	; 0xffffff58
    50a8:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q8.5>
    50ac:	stmdbmi	r1!, {r1, r2, r3, r4, r9, sp, lr}^
    50b0:	ldrbtmi	r4, [fp], #-2145	; 0xfffff79f
    50b4:			; <UNDEFINED> instruction: 0x33bc4479
    50b8:			; <UNDEFINED> instruction: 0xf02a4478
    50bc:	blmi	18044e8 <ftello64@plt+0x180096c>
    50c0:	eorsvc	pc, r9, #1325400064	; 0x4f000000
    50c4:	ldmdami	pc, {r1, r2, r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    50c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    50cc:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    50d0:	ldc2l	0, cr15, [lr], #168	; 0xa8
    50d4:			; <UNDEFINED> instruction: 0xf44f4b5c
    50d8:	ldmdbmi	ip, {r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
    50dc:	ldrbtmi	r4, [fp], #-2140	; 0xfffff7a4
    50e0:	movtcc	r4, #1145	; 0x479
    50e4:			; <UNDEFINED> instruction: 0xf02a4478
    50e8:	blmi	16c44bc <ftello64@plt+0x16c0940>
    50ec:	sbcsne	pc, sp, #64, 4
    50f0:	ldmdami	sl, {r0, r3, r4, r6, r8, fp, lr}^
    50f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    50f8:	ldrbtmi	r3, [r8], #-832	; 0xfffffcc0
    50fc:	stc2l	0, cr15, [r8], #168	; 0xa8
    5100:	vpadd.i8	q10, q0, <illegal reg q3.5>
    5104:	ldmdbmi	r7, {r1, r2, r3, r9, ip, sp}^
    5108:	ldrbtmi	r4, [fp], #-2135	; 0xfffff7a9
    510c:	cmncc	r8, #2030043136	; 0x79000000
    5110:			; <UNDEFINED> instruction: 0xf02a4478
    5114:	blmi	1584490 <ftello64@plt+0x1580914>
    5118:	subvc	pc, sl, #1325400064	; 0x4f000000
    511c:	ldmdami	r5, {r2, r4, r6, r8, fp, lr}^
    5120:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5124:	ldrbtmi	r3, [r8], #-904	; 0xfffffc78
    5128:	ldc2l	0, cr15, [r2], {42}	; 0x2a
    512c:	vpadd.i8	q10, q0, q1
    5130:	ldmdbmi	r2, {r0, r1, r2, r5, r9, ip, sp}^
    5134:	ldrbtmi	r4, [fp], #-2130	; 0xfffff7ae
    5138:	orrcc	r4, r8, #2030043136	; 0x79000000
    513c:			; <UNDEFINED> instruction: 0xf02a4478
    5140:	blmi	1444464 <ftello64@plt+0x14408e8>
    5144:	rsbcs	pc, pc, #64, 4
    5148:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
    514c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5150:	ldrbtmi	r3, [r8], #-840	; 0xfffffcb8
    5154:	ldc2	0, cr15, [ip], #168	; 0xa8
    5158:			; <UNDEFINED> instruction: 0xf44f4b4d
    515c:	stmdbmi	sp, {r0, r1, r3, r4, r9, ip, sp, lr}^
    5160:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    5164:	movtcc	r4, #33913	; 0x8479
    5168:			; <UNDEFINED> instruction: 0xf02a4478
    516c:	blmi	1304438 <ftello64@plt+0x13008bc>
    5170:	andcc	pc, pc, #64, 4
    5174:	stmdami	fp, {r1, r3, r6, r8, fp, lr}^
    5178:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    517c:	ldrbtmi	r3, [r8], #-888	; 0xfffffc88
    5180:	stc2	0, cr15, [r6], #168	; 0xa8
    5184:	vqdmulh.s<illegal width 8>	q10, q0, q4
    5188:	stmdbmi	r8, {r2, r5, r6, r7, r9, ip, lr}^
    518c:	ldrbtmi	r4, [fp], #-2120	; 0xfffff7b8
    5190:			; <UNDEFINED> instruction: 0x33ac4479
    5194:			; <UNDEFINED> instruction: 0xf02a4478
    5198:	svclt	0x0000fc9b
    519c:	andeq	r0, r5, r6, ror #9
    51a0:	andeq	r0, r0, r8, lsl #8
    51a4:	ldrdeq	r0, [r5], -lr
    51a8:	andeq	r0, r0, r4, asr r4
    51ac:	ldrdeq	r4, [r3], -ip
    51b0:	andeq	r4, r3, sl, ror #28
    51b4:			; <UNDEFINED> instruction: 0x000347b8
    51b8:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    51bc:	andeq	r0, r5, r4, asr #6
    51c0:	strdeq	r4, [r3], -r2
    51c4:	andeq	r4, r3, sl, lsr r8
    51c8:	ldrdeq	r4, [r3], -sl
    51cc:	andeq	r4, r3, r8, ror #10
    51d0:	andeq	r4, r3, ip, ror #18
    51d4:			; <UNDEFINED> instruction: 0x000342ba
    51d8:	strdeq	r4, [r3], -r6
    51dc:	strdeq	r4, [r3], -r6
    51e0:	andeq	r4, r3, r4, asr #32
    51e4:	andeq	r4, r3, r4, lsl #2
    51e8:	ldrdeq	r4, [r3], -ip
    51ec:	andeq	r4, r3, sl, lsr #32
    51f0:	strdeq	r4, [r3], -r6
    51f4:	andeq	r4, r3, r6, asr #13
    51f8:	andeq	r4, r3, r4, lsl r0
    51fc:	andeq	r4, r3, ip, lsl r4
    5200:			; <UNDEFINED> instruction: 0x000346b0
    5204:	strdeq	r3, [r3], -lr
    5208:	andeq	r4, r3, r2, ror #7
    520c:	muleq	r3, sl, r6
    5210:	andeq	r3, r3, r8, ror #31
    5214:	andeq	r4, r3, r0, ror #3
    5218:	andeq	r4, r3, lr, lsl r6
    521c:	andeq	r3, r3, ip, ror #30
    5220:	strdeq	r4, [r3], -r0
    5224:	andeq	r4, r3, r0, ror #11
    5228:	andeq	r3, r3, lr, lsr #30
    522c:	andeq	r4, r3, r2
    5230:	andeq	r4, r3, sl, asr #11
    5234:	andeq	r3, r3, r8, lsl pc
    5238:	andeq	r4, r3, r4, ror #6
    523c:			; <UNDEFINED> instruction: 0x000345b4
    5240:	andeq	r3, r3, r2, lsl #30
    5244:	andeq	r4, r3, sl, lsr #3
    5248:	muleq	r3, lr, r5
    524c:	andeq	r3, r3, ip, ror #29
    5250:	ldrdeq	r4, [r3], -r0
    5254:	andeq	r4, r3, r8, lsl #11
    5258:	ldrdeq	r3, [r3], -r6
    525c:	andeq	r4, r3, sl, lsl r0
    5260:	andeq	r4, r3, r2, ror r5
    5264:	andeq	r3, r3, r0, asr #29
    5268:	andeq	r4, r3, r4, lsr r2
    526c:	andeq	r4, r3, ip, asr r5
    5270:	andeq	r3, r3, sl, lsr #29
    5274:	andeq	r4, r3, r6, ror #4
    5278:	andeq	r4, r3, r6, asr #10
    527c:	muleq	r3, r4, lr
    5280:	andeq	r4, r3, r0, asr #4
    5284:	andeq	r4, r3, r0, lsr r5
    5288:	andeq	r3, r3, lr, ror lr
    528c:	ldrdeq	r4, [r3], -r6
    5290:	andeq	r4, r3, sl, lsl r5
    5294:	andeq	r3, r3, r8, ror #28
    5298:	muleq	r3, ip, r0
    529c:	andeq	r4, r3, r4, lsl #10
    52a0:	andeq	r3, r3, r2, asr lr
    52a4:	ldrdeq	r4, [r3], -sl
    52a8:	andeq	r4, r3, lr, ror #9
    52ac:	andeq	r3, r3, ip, lsr lr
    52b0:	andeq	r4, r3, r8, ror #4
    52b4:	blmi	c17b78 <ftello64@plt+0xc13ffc>
    52b8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    52bc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    52c0:	strbtmi	r4, [ip], -r6, lsl #12
    52c4:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    52c8:			; <UNDEFINED> instruction: 0xf04f9305
    52cc:	movwcs	r0, #768	; 0x300
    52d0:	movwls	r6, #99	; 0x63
    52d4:	movwcc	lr, #10692	; 0x29c4
    52d8:			; <UNDEFINED> instruction: 0xf7ff6123
    52dc:	ldmdblt	r0, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    52e0:	blcs	9f394 <ftello64@plt+0x9b818>
    52e4:			; <UNDEFINED> instruction: 0xf1a3d011
    52e8:			; <UNDEFINED> instruction: 0xf032020d
    52ec:	eorle	r0, sp, r4, lsl #4
    52f0:	blcs	53f0c <ftello64@plt+0x50390>
    52f4:	bmi	87b760 <ftello64@plt+0x877be4>
    52f8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    52fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5300:	subsmi	r9, sl, r5, lsl #22
    5304:	andlt	sp, r6, r3, lsr r1
    5308:	stmdavs	fp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    530c:	andeq	pc, r8, sp, lsl #17
    5310:	bfieq	r7, fp, #16, #11
    5314:	ldreq	sp, [fp, r4, lsl #10]
    5318:	movwcs	fp, #8020	; 0x1f54
    531c:	movwls	r2, #4867	; 0x1303
    5320:	ldrtmi	r4, [r0], -r1, lsr #12
    5324:			; <UNDEFINED> instruction: 0xf864f7ff
    5328:	stmdavs	fp!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    532c:	andcs	r4, r1, #34603008	; 0x2100000
    5330:	andcs	pc, r8, sp, lsl #17
    5334:			; <UNDEFINED> instruction: 0xf8934630
    5338:	ldmib	r3, {r1, r4, r6, lr}^
    533c:			; <UNDEFINED> instruction: 0xf88d2315
    5340:	stmib	sp, {r0, r3, lr}^
    5344:			; <UNDEFINED> instruction: 0xf7ff2303
    5348:			; <UNDEFINED> instruction: 0xe7d4f853
    534c:	strtmi	r6, [r1], -fp, ror #16
    5350:			; <UNDEFINED> instruction: 0xf88d2202
    5354:	ldrtmi	r2, [r0], -r8
    5358:	umaalmi	pc, r0, r3, r8	; <UNPREDICTABLE>
    535c:	movwcs	lr, #59859	; 0xe9d3
    5360:	andmi	pc, r9, sp, lsl #17
    5364:	movwcs	lr, #14797	; 0x39cd
    5368:			; <UNDEFINED> instruction: 0xf842f7ff
    536c:			; <UNDEFINED> instruction: 0xf7fde7c3
    5370:	svclt	0x0000ef7a
    5374:	andeq	pc, r4, r8, ror #17
    5378:	andeq	r0, r0, r8, lsl #8
    537c:	andeq	pc, r4, r6, lsr #17
    5380:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}^
    5384:	stmdavs	r2, {r0, r1, r3, r4, r8, r9, ip, sp, pc}
    5388:			; <UNDEFINED> instruction: 0xd12b2a0b
    538c:	ldmdavs	r8, {r1, r3, r4, r6, r8, fp, sp, lr}
    5390:	svclt	0x00c42aff
    5394:	ldrshvs	r2, [sl, #-47]	; 0xffffffd1
    5398:	bvc	6b1920 <ftello64@plt+0x6adda4>
    539c:	ldmdbvs	fp, {r1, r2, ip, sp}^
    53a0:	cmplt	sl, r8, lsl r4
    53a4:	ldmdble	r0, {r0, r1, r2, r3, r4, r5, r7, fp, sp}
    53a8:	svcpl	0x0003f5b0
    53ac:	andcc	fp, r6, r8, lsr #30
    53b0:	stclt	3, cr13, [r8, #-36]	; 0xffffffdc
    53b4:	stclt	0, cr2, [r8, #-8]
    53b8:	stmdble	r6, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
    53bc:	svccc	0x0080f5b0
    53c0:	andcc	fp, r5, r8, lsr #30
    53c4:	strdcc	sp, [r3], -r5
    53c8:	andcc	fp, r2, r8, lsl #26
    53cc:	blmi	1f47f4 <ftello64@plt+0x1f0c78>
    53d0:	adcvc	pc, r5, #1325400064	; 0x4f000000
    53d4:	stmdami	r7, {r1, r2, r8, fp, lr}
    53d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    53dc:	ldrbtmi	r3, [r8], #-972	; 0xfffffc34
    53e0:	blx	1dc1492 <ftello64@plt+0x1dbd916>
    53e4:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    53e8:	blx	16c1498 <ftello64@plt+0x16bd91c>
    53ec:	andeq	r4, r3, r4, lsr #5
    53f0:	strdeq	r3, [r3], -r2
    53f4:			; <UNDEFINED> instruction: 0x00033cb2
    53f8:	andeq	r4, r3, r6, lsl #1
    53fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    5400:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5404:			; <UNDEFINED> instruction: 0xf8d0d05d
    5408:			; <UNDEFINED> instruction: 0xf1009004
    540c:			; <UNDEFINED> instruction: 0xf1b90508
    5410:	subsle	r0, sl, r0, lsl #30
    5414:			; <UNDEFINED> instruction: 0xf04f460e
    5418:	stmdavc	fp!, {fp}
    541c:	ldrbtcc	pc, [pc], #265	; 5424 <ftello64@plt+0x18a8>	; <UNPREDICTABLE>
    5420:	ldrshtle	r2, [pc], -pc
    5424:	svclt	0x00982bbf
    5428:	stmdble	sl, {r0, r3, r5, r6, sl, fp, ip}
    542c:	stclle	12, cr2, [r3, #-4]
    5430:			; <UNDEFINED> instruction: 0xf1a9786a
    5434:	cfstrsne	mvf0, [r9], #8
    5438:	movwcs	lr, #15106	; 0x3b02
    543c:	teqmi	pc, #683671552	; 0x28c00000	; <UNPREDICTABLE>
    5440:	addsmi	r3, ip, #64, 22	; 0x10000
    5444:	stmdavc	sl, {r3, r4, r5, r8, r9, ip, lr, pc}
    5448:	rsbseq	pc, pc, #2
    544c:	svclt	0x001c42b2
    5450:	bl	fe90b78c <ftello64@plt+0xfe907c10>
    5454:	andsle	r0, r0, r3, lsl #18
    5458:	svceq	0x0000f1b9
    545c:	ldmdavs	fp!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    5460:	teqle	r4, #281018368	; 0x10c00000
    5464:	stmdbeq	r0, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    5468:	movweq	lr, #35747	; 0x8ba3
    546c:			; <UNDEFINED> instruction: 0xf04fbf18
    5470:	strbmi	r0, [r8], -r1, lsl #18
    5474:	pop	{r0, r1, r3, r4, r5, r6, sp, lr}
    5478:	stccc	7, cr8, [r1], {240}	; 0xf0
    547c:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5480:	tstle	r9, #76, 10	; 0x13000000
    5484:	beq	100090 <ftello64@plt+0xfc514>
    5488:	stmdbeq	r9, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    548c:	ldrbmi	r4, [r1], -r8, lsr #12
    5490:			; <UNDEFINED> instruction: 0xf7fd464a
    5494:	bl	feac0d2c <ftello64@plt+0xfeabd1b0>
    5498:	strmi	r0, [r8], #261	; 0x105
    549c:	svceq	0x0000f1b9
    54a0:			; <UNDEFINED> instruction: 0xe7dcd1bb
    54a4:	stcle	12, cr2, [r7, #-12]
    54a8:	ldrdcc	pc, [r1], -r5
    54ac:	streq	pc, [r5], #-425	; 0xfffffe57
    54b0:	blt	6cca5c <ftello64@plt+0x6c8ee0>
    54b4:	sbcle	r4, r6, #156, 4	; 0xc0000009
    54b8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    54bc:			; <UNDEFINED> instruction: 0xf97af02a
    54c0:	strmi	lr, [r1], sp, asr #15
    54c4:	pop	{r3, r6, r9, sl, lr}
    54c8:			; <UNDEFINED> instruction: 0x464b87f0
    54cc:	blmi	1bf418 <ftello64@plt+0x1bb89c>
    54d0:	addcc	pc, sp, #64, 4
    54d4:	stmdami	r6, {r0, r2, r8, fp, lr}
    54d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    54dc:	ldrbtmi	r3, [r8], #-992	; 0xfffffc20
    54e0:	blx	ffdc1590 <ftello64@plt+0xffdbda14>
    54e4:	strdeq	r3, [r3], -r2
    54e8:	andeq	r4, r3, r4, lsr #3
    54ec:	strdeq	r3, [r3], -r2
    54f0:			; <UNDEFINED> instruction: 0x00033fba
    54f4:	svcmi	0x00f0e92d
    54f8:	streq	pc, [r0, #33]	; 0x21
    54fc:	umulllt	r4, r3, r0, r6
    5500:	strmi	r4, [r7], -ip, lsl #12
    5504:	ldrmi	r4, [r9], -sl, lsr #12
    5508:	ldrmi	r4, [lr], -r0, asr #12
    550c:	ldc2l	0, cr15, [r2], {21}
    5510:	vmlal.s8	q9, d0, d0
    5514:			; <UNDEFINED> instruction: 0xf1a58109
    5518:			; <UNDEFINED> instruction: 0xf004030c
    551c:	blcs	506724 <ftello64@plt+0x502ba8>
    5520:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5524:	bleq	501538 <ftello64@plt+0x4fd9bc>
    5528:	bleq	2c815c <ftello64@plt+0x2c45e0>
    552c:	bleq	4c8160 <ftello64@plt+0x4c45e4>
    5530:	bleq	2c8164 <ftello64@plt+0x2c45e8>
    5534:	bleq	2c8188 <ftello64@plt+0x2c460c>
    5538:	andseq	r0, r3, fp, lsl #22
    553c:	blvs	1e16de8 <ftello64@plt+0x1e1326c>
    5540:			; <UNDEFINED> instruction: 0xff5cf7ff
    5544:			; <UNDEFINED> instruction: 0x46296bb8
    5548:			; <UNDEFINED> instruction: 0xff58f7ff
    554c:			; <UNDEFINED> instruction: 0xf1061eeb
    5550:	blcs	5c795c <ftello64@plt+0x5c3de0>
    5554:	ldm	pc, {r0, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5558:	ldrhi	pc, [fp], r3
    555c:			; <UNDEFINED> instruction: 0x0c736a8f
    5560:	stceq	12, cr0, [ip], {12}
    5564:	stceq	12, cr0, [ip], {12}
    5568:	stcvc	12, cr0, [ip], {12}
    556c:	tsthi	ip, ip, lsl #24
    5570:			; <UNDEFINED> instruction: 0xf5b9960c
    5574:	svclt	0x00245f03
    5578:	movwcs	r1, #23921	; 0x5d71
    557c:			; <UNDEFINED> instruction: 0xf1b9d206
    5580:	svclt	0x00870fbf
    5584:	movwcs	r1, #11441	; 0x2cb1
    5588:	movwcs	r4, #5705	; 0x1649
    558c:	andseq	pc, r0, #1073741865	; 0x40000029
    5590:	andseq	pc, r0, #50	; 0x32
    5594:	tstlt	ip, r5, lsr r0
    5598:	streq	pc, [r0, #69]	; 0x45
    559c:			; <UNDEFINED> instruction: 0xf04f6b7c
    55a0:			; <UNDEFINED> instruction: 0x2c000b01
    55a4:	ldmib	r4, {r0, r2, r4, r5, ip, lr, pc}^
    55a8:	ldrbmi	r0, [r1], #-2560	; 0xfffff600
    55ac:	addsmi	r1, r0, #18944	; 0x4a00
    55b0:	strtmi	sp, [r0], -r9, lsl #4
    55b4:	stmib	sp, {r2, r3, r8, ip, sp}^
    55b8:			; <UNDEFINED> instruction: 0xf7fd3200
    55bc:	bls	81334 <ftello64@plt+0x7d7b8>
    55c0:	strmi	r9, [r4], -r0, lsl #22
    55c4:	blcs	15d5d4 <ftello64@plt+0x159a58>
    55c8:	andeq	pc, r8, r4, lsl #2
    55cc:	rsclt	r6, sp, #98	; 0x62
    55d0:			; <UNDEFINED> instruction: 0x0c0aeb00
    55d4:			; <UNDEFINED> instruction: 0xf000b2f2
    55d8:	blcs	a57e8 <ftello64@plt+0xa1c6c>
    55dc:	andcc	sp, r1, #109	; 0x6d
    55e0:	andeq	pc, r2, ip, lsl #2
    55e4:	andcs	pc, r0, ip, lsl #17
    55e8:	ldrtmi	r4, [r2], -r1, asr #12
    55ec:	andpl	pc, r1, ip, lsl #17
    55f0:	stcl	7, cr15, [r8, #1012]	; 0x3f4
    55f4:	svceq	0x0000f1bb
    55f8:	cmnvs	ip, #91	; 0x5b
    55fc:	pop	{r0, r1, ip, sp, pc}
    5600:	strdlt	r8, [ip, -r0]
    5604:	streq	pc, [r0, #69]	; 0x45
    5608:			; <UNDEFINED> instruction: 0xf04f6bbc
    560c:			; <UNDEFINED> instruction: 0x2c000b00
    5610:			; <UNDEFINED> instruction: 0xf101d1c9
    5614:	mcrrne	0, 0, r0, sl, cr12
    5618:			; <UNDEFINED> instruction: 0xf04f9301
    561c:	andls	r0, r0, #0, 20
    5620:	stc	7, cr15, [r8], {253}	; 0xfd
    5624:	blls	6be2c <ftello64@plt+0x682b0>
    5628:	andvs	r4, r2, r4, lsl #12
    562c:			; <UNDEFINED> instruction: 0xf8c7e7cb
    5630:			; <UNDEFINED> instruction: 0xf5b9801c
    5634:	svclt	0x00245f03
    5638:	movwcs	r1, #23921	; 0x5d71
    563c:	ldr	sp, [lr, fp, lsr #5]
    5640:	mulcc	r0, r8, r8
    5644:	rsble	r2, r5, r0, lsl #22
    5648:			; <UNDEFINED> instruction: 0xf043783b
    564c:	eorsvc	r0, fp, r0, lsr #6
    5650:	ldmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5654:	orreq	pc, r0, #67	; 0x43
    5658:			; <UNDEFINED> instruction: 0xe7ea703b
    565c:			; <UNDEFINED> instruction: 0xf043787b
    5660:	rsbsvc	r0, fp, r1, lsl #6
    5664:			; <UNDEFINED> instruction: 0xf898e7e5
    5668:	blcs	11670 <ftello64@plt+0xdaf4>
    566c:	ldmdavc	fp!, {r0, r1, r2, r4, r6, ip, lr, pc}
    5670:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    5674:			; <UNDEFINED> instruction: 0xe7dc703b
    5678:	mulcc	r0, r8, r8
    567c:			; <UNDEFINED> instruction: 0xf898763b
    5680:	ldrbtvc	r3, [fp], -r1
    5684:	ldmdavc	fp!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5688:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    568c:			; <UNDEFINED> instruction: 0xe7d0703b
    5690:	ldrdge	pc, [r0], -r8
    5694:	blx	fe69fa88 <ftello64@plt+0xfe69bf0c>
    5698:	ldrmi	pc, [sl], #2698	; 0xa8a
    569c:			; <UNDEFINED> instruction: 0xfff2f02b
    56a0:	strmi	r7, [r2, #2171]	; 0x87b
    56a4:			; <UNDEFINED> instruction: 0xf043bf94
    56a8:	vcgt.u32	d16, d15, d2
    56ac:	rsbsvc	r0, fp, r1, asr #6
    56b0:			; <UNDEFINED> instruction: 0x63bce7bf
    56b4:	pop	{r0, r1, ip, sp, pc}
    56b8:			; <UNDEFINED> instruction: 0xf1a68ff0
    56bc:	subcc	r0, r1, #-67108862	; 0xfc000002
    56c0:	andeq	pc, r3, ip, lsl #2
    56c4:	andcs	pc, r1, ip, lsl #17
    56c8:			; <UNDEFINED> instruction: 0x46410a1b
    56cc:	ldrtmi	r3, [r2], -r0, asr #22
    56d0:	andpl	pc, r2, ip, lsl #17
    56d4:	andcc	pc, r0, ip, lsl #17
    56d8:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    56dc:	mrrcne	7, 8, lr, r3, cr10
    56e0:	ldrtmi	r4, [r2], -r1, asr #12
    56e4:			; <UNDEFINED> instruction: 0xf80026ff
    56e8:	b	13dd718 <ftello64@plt+0x13d9b9c>
    56ec:			; <UNDEFINED> instruction: 0xf88c6019
    56f0:	b	13d1708 <ftello64@plt+0x13cdb8c>
    56f4:			; <UNDEFINED> instruction: 0xf88c4319
    56f8:	b	13c5704 <ftello64@plt+0x13c1b88>
    56fc:			; <UNDEFINED> instruction: 0xf10c2919
    5700:			; <UNDEFINED> instruction: 0xf88c0006
    5704:			; <UNDEFINED> instruction: 0xf88c5005
    5708:			; <UNDEFINED> instruction: 0xf88c3002
    570c:			; <UNDEFINED> instruction: 0xf7fd9003
    5710:			; <UNDEFINED> instruction: 0xe76fed3a
    5714:	vceq.i32	d23, d3, d26
    5718:	eorsvc	r1, sl, r5, asr #4
    571c:	ldmdavc	sl!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    5720:	andne	pc, r4, #-1946157055	; 0x8c000001
    5724:			; <UNDEFINED> instruction: 0xe784703a
    5728:	vpmax.s8	d20, d0, d4
    572c:	stmdami	r4, {r1, r3, r5, r7, r8, ip, sp}
    5730:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5734:			; <UNDEFINED> instruction: 0xf02a32f4
    5738:	svclt	0x0000f9bb
    573c:	andeq	r3, r3, ip, asr #30
    5740:	muleq	r3, sl, r8
    5744:	blmi	c98010 <ftello64@plt+0xc94494>
    5748:	ldrblt	r4, [r0, #1146]!	; 0x47a
    574c:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    5750:	strmi	sl, [sp], -r1, lsl #28
    5754:	ldmdavs	fp, {r2, r9, sl, lr}
    5758:			; <UNDEFINED> instruction: 0xf04f9307
    575c:	svcvc	0x004b0300
    5760:	ldmdble	sl!, {r2, r8, r9, fp, sp}
    5764:	tsteq	r5, sp, lsl #2	; <UNPREDICTABLE>
    5768:	strtmi	r4, [r8], -sl, ror #12
    576c:			; <UNDEFINED> instruction: 0xf94af014
    5770:	blcs	52c378 <ftello64@plt+0x5287fc>
    5774:	stmiavs	r5!, {r0, r2, r3, r4, r5, ip, lr, pc}^
    5778:	ldrtmi	r2, [r2], -r4, lsl #6
    577c:	strtmi	r2, [r0], -r2, lsl #2
    5780:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    5784:	mrc2	7, 5, pc, cr6, cr15, {7}
    5788:			; <UNDEFINED> instruction: 0xb1a36923
    578c:	addsmi	r6, r3, #14811136	; 0xe20000
    5790:	smladcs	r0, fp, r8, sp
    5794:	ldrtmi	r2, [ip], r1, lsl #10
    5798:			; <UNDEFINED> instruction: 0xf88d4639
    579c:	ldrtmi	r1, [r2], -r4
    57a0:	movwcs	r4, #17952	; 0x4620
    57a4:			; <UNDEFINED> instruction: 0xf88d2183
    57a8:			; <UNDEFINED> instruction: 0xf88dc005
    57ac:			; <UNDEFINED> instruction: 0xf88d7006
    57b0:			; <UNDEFINED> instruction: 0xf7ff5007
    57b4:	bmi	605238 <ftello64@plt+0x6016bc>
    57b8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    57bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57c0:	subsmi	r9, sl, r7, lsl #22
    57c4:	andlt	sp, r9, pc, lsl r1
    57c8:	bne	fe6f4f90 <ftello64@plt+0xfe6f1414>
    57cc:	stcmi	3, cr15, [r7], {195}	; 0xc3
    57d0:	strcs	pc, [r7, -r3, asr #7]
    57d4:	sbcslt	r0, sp, #400	; 0x190
    57d8:	ldmib	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    57dc:	movwcs	r1, #34561	; 0x8701
    57e0:	blt	2570b0 <ftello64@plt+0x253534>
    57e4:	tstcs	r0, r1, lsl #2
    57e8:	smladxls	r2, pc, sl, fp	; <UNPREDICTABLE>
    57ec:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    57f0:	svcvc	0x006de7b8
    57f4:			; <UNDEFINED> instruction: 0x46322315
    57f8:	strtmi	r2, [r0], -r1, lsr #2
    57fc:	andpl	pc, r4, sp, lsl #17
    5800:	mrc2	7, 3, pc, cr8, cr15, {7}
    5804:			; <UNDEFINED> instruction: 0xf7fde7b7
    5808:	svclt	0x0000ed2e
    580c:	andeq	pc, r4, r8, asr r4	; <UNPREDICTABLE>
    5810:	andeq	r0, r0, r8, lsl #8
    5814:	andeq	pc, r4, r6, ror #7
    5818:	svcmi	0x00f0e92d
    581c:	ldrmi	fp, [sp], -r3, lsl #1
    5820:	cfmadd32ls	mvax0, mvfx4, mvfx13, mvfx4
    5824:	ldrmi	r4, [r3], sl, lsl #13
    5828:	ldmne	r3!, {r0, r6, r8, fp, sp, lr}^
    582c:			; <UNDEFINED> instruction: 0xf1036900
    5830:	blx	17c7c3c <ftello64@plt+0x17c40c0>
    5834:			; <UNDEFINED> instruction: 0xf5b9f885
    5838:	rscslt	r5, r2, #3, 30
    583c:	tstcc	r6, r0, lsr r3
    5840:	strtmi	r9, [r9], #-512	; 0xfffffe00
    5844:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5848:	smladxcs	r6, r1, r4, r4
    584c:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    5850:	bls	1fde4 <ftello64@plt+0x1c268>
    5854:	strbmi	r2, [r2], #-511	; 0xfffffe01
    5858:	stmdaeq	r3, {r8, r9, fp, sp, lr, pc}
    585c:	strbpl	r6, [r1], #288	; 0x120
    5860:	tstvs	r9, #323584	; 0x4f000
    5864:	andcc	pc, r1, r8, lsl #17
    5868:	tstmi	r9, #323584	; 0x4f000
    586c:	andcc	pc, r2, r8, lsl #17
    5870:	b	13ce48c <ftello64@plt+0x13ca910>
    5874:			; <UNDEFINED> instruction: 0xf8882919
    5878:			; <UNDEFINED> instruction: 0xf8882004
    587c:			; <UNDEFINED> instruction: 0xf8089003
    5880:	bllt	19ad894 <ftello64@plt+0x19a9d18>
    5884:			; <UNDEFINED> instruction: 0x4659443e
    5888:	andeq	lr, r6, r8, lsl #22
    588c:			; <UNDEFINED> instruction: 0xf7fd462a
    5890:	stmdbvs	r3!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    5894:	ldrtmi	r4, [r3], #-1067	; 0xfffffbd5
    5898:	andlt	r6, r3, r3, ror #2
    589c:	svchi	0x00f0e8bd
    58a0:	svceq	0x00bff1b9
    58a4:	tstcc	r3, r2, lsr #18
    58a8:	andcc	lr, r0, #3358720	; 0x334000
    58ac:			; <UNDEFINED> instruction: 0xf1084429
    58b0:	ldrtmi	r0, [r1], #-2113	; 0xfffff7bf
    58b4:			; <UNDEFINED> instruction: 0xf7fd2703
    58b8:	blls	41038 <ftello64@plt+0x3d4bc>
    58bc:	bls	5fe48 <ftello64@plt+0x5c2cc>
    58c0:	strbmi	r3, [r2], #-3007	; 0xfffff441
    58c4:	blcc	1008138 <ftello64@plt+0x10045bc>
    58c8:	stmdaeq	r1, {r8, r9, fp, sp, lr, pc}
    58cc:	strbpl	r6, [r3], #-288	; 0xfffffee0
    58d0:			; <UNDEFINED> instruction: 0xf8882302
    58d4:			; <UNDEFINED> instruction: 0xf8082001
    58d8:	cdpcs	0, 0, cr10, cr0, cr3, {0}
    58dc:	stmdbls	ip, {r1, r4, r6, r7, ip, lr, pc}
    58e0:	andeq	lr, r7, r8, lsl #22
    58e4:			; <UNDEFINED> instruction: 0xf7fd4632
    58e8:	strb	lr, [fp, lr, asr #24]
    58ec:	andls	r3, r0, #-2147483648	; 0x80000000
    58f0:			; <UNDEFINED> instruction: 0xf1084429
    58f4:	ldrtmi	r0, [r1], #-2049	; 0xfffff7ff
    58f8:			; <UNDEFINED> instruction: 0xf7fd2702
    58fc:	stmdbvs	r3!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    5900:	strbmi	r9, [r2], #-2560	; 0xfffff600
    5904:	bl	1dd8c <ftello64@plt+0x1a210>
    5908:	strbpl	r0, [r2], #2051	; 0x803
    590c:	ldr	r2, [r6, r1, lsl #6]!
    5910:	svcmi	0x00f0e92d
    5914:	stc	3, cr2, [sp, #-0]
    5918:	strmi	r8, [r1], r2, lsl #22
    591c:	bmi	1357e54 <ftello64@plt+0x13542d8>
    5920:	addlt	r4, fp, r9, ror r4
    5924:			; <UNDEFINED> instruction: 0xf10d588a
    5928:			; <UNDEFINED> instruction: 0xf10d0b1c
    592c:	ldmdavs	r2, {r3, r4, r9, fp}
    5930:			; <UNDEFINED> instruction: 0xf04f9209
    5934:	movwls	r0, #29184	; 0x7200
    5938:	blge	22a550 <ftello64@plt+0x2269d4>
    593c:	blmi	11aa550 <ftello64@plt+0x11a69d4>
    5940:	mcr	4, 0, r4, cr8, cr11, {3}
    5944:	blmi	115418c <ftello64@plt+0x1150610>
    5948:	mcr	4, 0, r4, cr8, cr11, {3}
    594c:	blls	d4394 <ftello64@plt+0xd0818>
    5950:	tstcs	r4, r2, asr r6
    5954:	ldrbmi	r9, [fp], -r0, lsl #6
    5958:	ldrsbteq	pc, [r4], -r9	; <UNPREDICTABLE>
    595c:	blx	fffc19b8 <ftello64@plt+0xfffbde3c>
    5960:	stmdacs	r0, {r2, r9, sl, lr}
    5964:	bls	1b9af8 <ftello64@plt+0x1b5f7c>
    5968:	stmdble	r4, {r0, r1, r2, r9, fp, sp}^
    596c:	stmiahi	r3!, {r0, r2, r5, r7, fp, pc}^
    5970:	blt	16f432c <ftello64@plt+0x16f07b0>
    5974:			; <UNDEFINED> instruction: 0xf105b2ad
    5978:	blx	7c75a0 <ftello64@plt+0x7c3a24>
    597c:	blx	603b90 <ftello64@plt+0x600014>
    5980:	addsmi	pc, sl, #201326594	; 0xc000002
    5984:	cdp	0, 1, cr13, cr8, cr8, {0}
    5988:	andcs	r1, r5, #16, 20	; 0x10000
    598c:			; <UNDEFINED> instruction: 0xf7fd2000
    5990:			; <UNDEFINED> instruction: 0xf029ec52
    5994:			; <UNDEFINED> instruction: 0xe7dafedd
    5998:	andcs	r2, r1, ip, lsl r1
    599c:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59a0:	stclne	6, cr4, [r8], #-24	; 0xffffffe8
    59a4:	b	ff1c39a0 <ftello64@plt+0xff1bfe24>
    59a8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    59ac:	eorsvs	r4, r0, sl, lsr #12
    59b0:			; <UNDEFINED> instruction: 0xf7fd9005
    59b4:	blls	18095c <ftello64@plt+0x17cde0>
    59b8:	andeq	pc, r0, #79	; 0x4f
    59bc:	smlattls	r5, r1, r9, r1
    59c0:			; <UNDEFINED> instruction: 0xf994555a
    59c4:	blcs	119cc <ftello64@plt+0xde50>
    59c8:			; <UNDEFINED> instruction: 0x4640db1e
    59cc:	b	fecc39c8 <ftello64@plt+0xfecbfe4c>
    59d0:	strbmi	r9, [r2], -r5, lsl #18
    59d4:	stmdaeq	r3, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    59d8:	bl	ff5439d4 <ftello64@plt+0xff53fe58>
    59dc:			; <UNDEFINED> instruction: 0xf7fe4630
    59e0:	rsbsvs	pc, r0, r7, ror #23
    59e4:			; <UNDEFINED> instruction: 0x7d339904
    59e8:			; <UNDEFINED> instruction: 0x61b19a08
    59ec:	movweq	pc, #866	; 0x362	; <UNPREDICTABLE>
    59f0:	ldrvc	r9, [r3, #-1540]!	; 0xfffff9fc
    59f4:	cdp	7, 1, cr14, cr8, cr11, {5}
    59f8:	andcs	r1, r5, #144, 20	; 0x90000
    59fc:			; <UNDEFINED> instruction: 0xf7fd2000
    5a00:			; <UNDEFINED> instruction: 0xf029ec1a
    5a04:	str	pc, [r2, r5, lsr #29]!
    5a08:	andeq	pc, r1, r8, lsl #2
    5a0c:	b	fe4c3a08 <ftello64@plt+0xfe4bfe8c>
    5a10:	stmdbls	r5, {r1, r6, r9, sl, lr}
    5a14:			; <UNDEFINED> instruction: 0x46046070
    5a18:	bl	fed43a14 <ftello64@plt+0xfed3fe98>
    5a1c:			; <UNDEFINED> instruction: 0xf04f7d33
    5a20:			; <UNDEFINED> instruction: 0xf8040200
    5a24:			; <UNDEFINED> instruction: 0xf0432008
    5a28:	ldrvc	r0, [r3, #-770]!	; 0xfffffcfe
    5a2c:	bmi	33f99c <ftello64@plt+0x33be20>
    5a30:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5a34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a38:	subsmi	r9, sl, r9, lsl #22
    5a3c:	stmdals	r4, {r0, r2, r8, ip, lr, pc}
    5a40:	ldc	0, cr11, [sp], #44	; 0x2c
    5a44:	pop	{r1, r8, r9, fp, pc}
    5a48:			; <UNDEFINED> instruction: 0xf7fd8ff0
    5a4c:	svclt	0x0000ec0c
    5a50:	andeq	pc, r4, r0, lsl #5
    5a54:	andeq	r0, r0, r8, lsl #8
    5a58:	muleq	r3, ip, fp
    5a5c:	muleq	r3, r4, fp
    5a60:	andeq	pc, r4, lr, ror #2
    5a64:	ldrlt	fp, [r0, #-416]	; 0xfffffe60
    5a68:	stmdavs	r0!, {r2, r9, sl, lr}
    5a6c:	bl	fefc3a68 <ftello64@plt+0xfefbfeec>
    5a70:			; <UNDEFINED> instruction: 0xf7fd6860
    5a74:	stmiavs	r0!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    5a78:	bl	fee43a74 <ftello64@plt+0xfee3fef8>
    5a7c:			; <UNDEFINED> instruction: 0xf7fd68e0
    5a80:			; <UNDEFINED> instruction: 0x4620ebb6
    5a84:			; <UNDEFINED> instruction: 0xf7fd69a4
    5a88:			; <UNDEFINED> instruction: 0x2c00ebb2
    5a8c:	ldfltd	f5, [r0, #-948]	; 0xfffffc4c
    5a90:	svclt	0x00004770
    5a94:	svcmi	0x00f8e92d
    5a98:	strmi	r4, [r9], r0, lsl #13
    5a9c:	tstcs	ip, r1
    5aa0:	ldrsbge	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5aa4:	svc	0x00bcf7fd
    5aa8:	mulmi	r0, r8, r8
    5aac:	cfstrscs	mvf4, [sp], #-1000	; 0xfffffc18
    5ab0:	tstle	r7, r6, lsl #12
    5ab4:			; <UNDEFINED> instruction: 0xf1087d03
    5ab8:			; <UNDEFINED> instruction: 0xf8980801
    5abc:			; <UNDEFINED> instruction: 0xf0434000
    5ac0:	strvc	r0, [r3, #-772]	; 0xfffffcfc
    5ac4:	tstle	r7, r1, lsr #24
    5ac8:			; <UNDEFINED> instruction: 0xf1087d33
    5acc:			; <UNDEFINED> instruction: 0xf8980801
    5ad0:			; <UNDEFINED> instruction: 0xf0434000
    5ad4:	ldrvc	r0, [r3, #-769]!	; 0xfffffcff
    5ad8:	subsle	r2, r3, sp, lsr ip
    5adc:	strcs	r4, [r0, -r5, asr #12]
    5ae0:	svclt	0x00082c40
    5ae4:	andsle	r3, r4, r1, lsl #14
    5ae8:			; <UNDEFINED> instruction: 0x7d33b98c
    5aec:	ldrle	r0, [sp], #-1884	; 0xfffff8a4
    5af0:	andcs	r4, r5, #1064960	; 0x104000
    5af4:	ldrbtmi	r2, [r9], #-0
    5af8:	bl	fe743af4 <ftello64@plt+0xfe73ff78>
    5afc:	cdp2	0, 5, cr15, cr10, cr9, {1}
    5b00:			; <UNDEFINED> instruction: 0x26004630
    5b04:			; <UNDEFINED> instruction: 0xffaef7ff
    5b08:	pop	{r4, r5, r9, sl, lr}
    5b0c:	qsub8eq	r8, r0, r8
    5b10:			; <UNDEFINED> instruction: 0xf7fdd4ee
    5b14:	stmdavs	r3, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    5b18:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    5b1c:	strle	r0, [r1], #-1049	; 0xfffffbe7
    5b20:	strble	r0, [r5, #1178]!	; 0x49a
    5b24:	svcmi	0x0001f815
    5b28:	bicsle	r2, r9, sp, lsr ip
    5b2c:	bleq	2409c8 <ftello64@plt+0x23ce4c>
    5b30:	andeq	pc, r1, fp, lsl #2
    5b34:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b38:	ldrbmi	r4, [sl], -r1, asr #12
    5b3c:	eorsvs	r4, r0, r4, lsl #12
    5b40:	bl	843b3c <ftello64@plt+0x83ffc0>
    5b44:			; <UNDEFINED> instruction: 0xf8042000
    5b48:	tstlt	r7, #11
    5b4c:	cmple	r8, r1, lsl #30
    5b50:	blcs	23c04 <ftello64@plt+0x20088>
    5b54:	stmdavc	ip!, {r3, r4, r6, r7, ip, lr, pc}^
    5b58:			; <UNDEFINED> instruction: 0xb3a43501
    5b5c:			; <UNDEFINED> instruction: 0xf04f462f
    5b60:	and	r0, r9, r0, lsl #20
    5b64:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    5b68:			; <UNDEFINED> instruction: 0xf8336803
    5b6c:			; <UNDEFINED> instruction: 0x079b3014
    5b70:			; <UNDEFINED> instruction: 0xf817d42e
    5b74:	bicslt	r4, r4, r1, lsl #30
    5b78:	ldmdaeq	pc!, {r2, r4, r5, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5b7c:			; <UNDEFINED> instruction: 0xf04fd0f2
    5b80:	ldrb	r0, [r6, r1, lsl #20]!
    5b84:	strbmi	r2, [r5], -r1
    5b88:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b8c:	eorsvs	r2, r0, r0, lsl #6
    5b90:	blmi	6a1ba4 <ftello64@plt+0x69e028>
    5b94:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5b98:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, fp, sp, lr}
    5b9c:	ldmdbmi	r8, {r3, r4, r6, r7, r8, ip, lr, pc}
    5ba0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5ba4:	bl	11c3ba0 <ftello64@plt+0x11c0024>
    5ba8:	cdp2	0, 0, cr15, cr4, cr9, {1}
    5bac:			; <UNDEFINED> instruction: 0xf08ae7a8
    5bb0:			; <UNDEFINED> instruction: 0xf1b90301
    5bb4:	svclt	0x00180f00
    5bb8:	stmdblt	r3!, {r0, r8, r9, sp}
    5bbc:			; <UNDEFINED> instruction: 0xf0274628
    5bc0:	rsbsvs	pc, r0, r5, asr r9	; <UNPREDICTABLE>
    5bc4:	strtmi	lr, [r8], -r0, lsr #15
    5bc8:	ldcl	7, cr15, [r2, #1012]!	; 0x3f4
    5bcc:			; <UNDEFINED> instruction: 0xe79b6070
    5bd0:	andcs	r4, r5, #12, 18	; 0x30000
    5bd4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5bd8:	bl	b43bd4 <ftello64@plt+0xb40058>
    5bdc:	stc2l	0, cr15, [sl, #164]!	; 0xa4
    5be0:	stmdbmi	r9, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    5be4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5be8:	bl	943be4 <ftello64@plt+0x940068>
    5bec:	stc2l	0, cr15, [r2, #164]!	; 0xa4
    5bf0:	svclt	0x0000e786
    5bf4:	strdeq	pc, [r4], -r4
    5bf8:	andeq	r3, r3, lr, lsl #20
    5bfc:	andeq	r0, r0, r4, asr r4
    5c00:			; <UNDEFINED> instruction: 0x000339b6
    5c04:	strdeq	r3, [r3], -sl
    5c08:	andeq	r3, r3, sl, lsr #19
    5c0c:	svcmi	0x00f8e92d
    5c10:	strmi	r4, [r9], r7, lsl #12
    5c14:	tstcs	ip, r1
    5c18:			; <UNDEFINED> instruction: 0xf7fd4690
    5c1c:	ldmdavc	ip!, {r1, r8, r9, sl, fp, sp, lr, pc}
    5c20:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    5c24:	ldrbtmi	r2, [sl], #3117	; 0xc2d
    5c28:	tstle	r5, r6, lsl #12
    5c2c:	strcc	r7, [r1, -r3, lsl #26]
    5c30:			; <UNDEFINED> instruction: 0xf043783c
    5c34:	strvc	r0, [r3, #-772]	; 0xfffffcfc
    5c38:	eorle	r2, r7, r1, lsr #24
    5c3c:	suble	r2, sp, r0, lsl #24
    5c40:	strcs	r4, [r0, #-1723]	; 0xfffff945
    5c44:	strteq	lr, [r1], -sp
    5c48:			; <UNDEFINED> instruction: 0xf7fdd427
    5c4c:	stmdavs	r3, {r1, r7, sl, fp, sp, lr, pc}
    5c50:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    5c54:	strle	r0, [r1], #-1050	; 0xfffffbe6
    5c58:	ldrle	r0, [lr, #-1179]	; 0xfffffb65
    5c5c:	svcmi	0x0001f81b
    5c60:	mcrrcs	3, 2, fp, r0, cr4
    5c64:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    5c68:	ldccs	0, cr13, [sp], #-956	; 0xfffffc44
    5c6c:	stmdbmi	sl!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    5c70:	andcs	r2, r0, r5, lsl #4
    5c74:			; <UNDEFINED> instruction: 0xf7fd4479
    5c78:			; <UNDEFINED> instruction: 0xf029eade
    5c7c:			; <UNDEFINED> instruction: 0x4630fd9b
    5c80:			; <UNDEFINED> instruction: 0xf7ff2600
    5c84:	ldrtmi	pc, [r0], -pc, ror #29	; <UNPREDICTABLE>
    5c88:	svchi	0x00f8e8bd
    5c8c:	smladxcc	r1, r3, sp, r7
    5c90:			; <UNDEFINED> instruction: 0xf043783c
    5c94:	ldrvc	r0, [r3, #-769]!	; 0xfffffcff
    5c98:	stmdbmi	r0!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5c9c:	andcs	r2, r0, r5, lsl #4
    5ca0:			; <UNDEFINED> instruction: 0xf7fd4479
    5ca4:			; <UNDEFINED> instruction: 0xf029eac8
    5ca8:	strb	pc, [r8, r5, lsl #27]!	; <UNPREDICTABLE>
    5cac:			; <UNDEFINED> instruction: 0xf7fd4638
    5cb0:	eorsvs	lr, r0, r0, lsl #27
    5cb4:	stfcsd	f3, [r1, #-724]	; 0xfffffd2c
    5cb8:	strbmi	sp, [r0], -r2, lsr #2
    5cbc:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cc0:	strbmi	r4, [r2], -r9, asr #12
    5cc4:			; <UNDEFINED> instruction: 0xf7fd60f0
    5cc8:			; <UNDEFINED> instruction: 0x4630ea5e
    5ccc:	andshi	pc, r0, r6, asr #17
    5cd0:	blx	1bc3cd0 <ftello64@plt+0x1bc0154>
    5cd4:			; <UNDEFINED> instruction: 0x46306070
    5cd8:	svchi	0x00f8e8bd
    5cdc:			; <UNDEFINED> instruction: 0xf7fd4638
    5ce0:	eorsvs	lr, r0, r8, ror #26
    5ce4:			; <UNDEFINED> instruction: 0xf85a4b0e
    5ce8:	blvs	ff611cfc <ftello64@plt+0xff60e180>
    5cec:	mvnle	r2, r0, lsl #16
    5cf0:	andcs	r4, r5, #12, 18	; 0x30000
    5cf4:			; <UNDEFINED> instruction: 0xf7fd4479
    5cf8:			; <UNDEFINED> instruction: 0xf029ea9e
    5cfc:	sbfx	pc, fp, #26, #31
    5d00:	andcs	r4, r5, #147456	; 0x24000
    5d04:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5d08:	b	fe543d04 <ftello64@plt+0xfe540188>
    5d0c:	ldc2l	0, cr15, [r2, #-164]	; 0xffffff5c
    5d10:	svclt	0x0000e7b5
    5d14:	andeq	lr, r4, sl, ror pc
    5d18:	muleq	r3, r4, r9
    5d1c:	muleq	r3, ip, r9
    5d20:	andeq	r0, r0, r4, asr r4
    5d24:	andeq	r3, r3, r4, ror #16
    5d28:	andeq	r3, r3, sl, lsl #17
    5d2c:			; <UNDEFINED> instruction: 0x4604b538
    5d30:	strcs	r6, [r0, #-2176]	; 0xfffff780
    5d34:	b	16c3d30 <ftello64@plt+0x16c01b4>
    5d38:	adcvs	r6, r5, r0, lsr #18
    5d3c:	b	15c3d38 <ftello64@plt+0x15c01bc>
    5d40:			; <UNDEFINED> instruction: 0x61254620
    5d44:	ldrhtmi	lr, [r8], -sp
    5d48:	blt	13c3d44 <ftello64@plt+0x13c01c8>
    5d4c:	svcmi	0x00f0e92d
    5d50:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
    5d54:			; <UNDEFINED> instruction: 0xf1a98b02
    5d58:	vldmdbmi	lr!, {s0-s3}
    5d5c:	blx	fe2c484c <ftello64@plt+0xfe2c0cd0>
    5d60:			; <UNDEFINED> instruction: 0x46074c3d
    5d64:	blmi	f56f60 <ftello64@plt+0xf533e4>
    5d68:	b	13f1f84 <ftello64@plt+0x13ee408>
    5d6c:			; <UNDEFINED> instruction: 0xf8551a5a
    5d70:	ldrbtmi	r8, [fp], #-4
    5d74:			; <UNDEFINED> instruction: 0x460e4c3a
    5d78:	bcc	4415a0 <ftello64@plt+0x43da24>
    5d7c:	ldrdlt	pc, [r0], #-141	; 0xffffff73
    5d80:			; <UNDEFINED> instruction: 0x462b447c
    5d84:	mcr	6, 0, r4, cr8, cr5, {0}
    5d88:			; <UNDEFINED> instruction: 0xf8d84a90
    5d8c:	ldmdavs	r9!, {r3, ip, sp}
    5d90:			; <UNDEFINED> instruction: 0x07186832
    5d94:	andne	lr, r3, #3227648	; 0x314000
    5d98:	strbmi	sp, [r9], -pc, lsr #8
    5d9c:			; <UNDEFINED> instruction: 0xf7fd4628
    5da0:	stmdacs	r1, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    5da4:	movwcs	fp, #3860	; 0xf14
    5da8:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
    5dac:			; <UNDEFINED> instruction: 0xf0834604
    5db0:	stmdacs	r0, {r0, r8, r9}
    5db4:	movwcs	fp, #3848	; 0xf08
    5db8:	cmple	r0, r0, lsl #22
    5dbc:	ldrdne	pc, [r8], -r8
    5dc0:	ldmdavs	r3!, {r1, r3, r5, r8, fp, sp, lr}
    5dc4:	bl	fe8c79f0 <ftello64@plt+0xfe8c3e74>
    5dc8:	ldrle	r0, [sp], #-770	; 0xfffffcfe
    5dcc:			; <UNDEFINED> instruction: 0x461a6839
    5dd0:			; <UNDEFINED> instruction: 0xf02f4658
    5dd4:	bllt	c44ae0 <ftello64@plt+0xc40f64>
    5dd8:	blcs	1ff8c <ftello64@plt+0x1c410>
    5ddc:	stfcsd	f5, [r1], {213}	; 0xd5
    5de0:	strcs	fp, [r0], #-3852	; 0xfffff0f4
    5de4:	streq	pc, [r1], #-10
    5de8:	bicle	r2, lr, r0, lsl #24
    5dec:	ldrmi	r4, [r8], -r3, lsl #12
    5df0:	ldc	0, cr11, [sp], #20
    5df4:	pop	{r1, r8, r9, fp, pc}
    5df8:	mrc	15, 0, r8, cr8, cr0, {7}
    5dfc:			; <UNDEFINED> instruction: 0x464b0a10
    5e00:			; <UNDEFINED> instruction: 0xf0296869
    5e04:	strb	pc, [r8, pc, ror #26]	; <UNPREDICTABLE>
    5e08:	cdp	0, 1, cr9, cr8, cr0, {0}
    5e0c:	stmdavs	r9!, {r4, r7, r9, fp}^
    5e10:			; <UNDEFINED> instruction: 0xf0299303
    5e14:	blls	1053b8 <ftello64@plt+0x10183c>
    5e18:	ldmdavs	r9!, {r3, r4, r6, r9, sl, lr}
    5e1c:			; <UNDEFINED> instruction: 0xf02f461a
    5e20:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    5e24:	ldrdls	sp, [r3], -r8
    5e28:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    5e2c:	ldc2l	0, cr15, [sl, #-164]	; 0xffffff5c
    5e30:	ldrmi	r9, [r8], -r3, lsl #22
    5e34:	ldc	0, cr11, [sp], #20
    5e38:	pop	{r1, r8, r9, fp, pc}
    5e3c:	stmibvs	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5e40:	stmdami	r9, {r0, r3, r4, r8, ip, sp, pc}
    5e44:			; <UNDEFINED> instruction: 0xf0294478
    5e48:			; <UNDEFINED> instruction: 0x4601fcf1
    5e4c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    5e50:	stc2l	0, cr15, [ip], #164	; 0xa4
    5e54:	andeq	lr, r4, ip, lsr lr
    5e58:	andeq	r0, r0, r4, asr r4
    5e5c:	andeq	r3, r3, r2, lsl sl
    5e60:	andeq	r3, r3, r4, ror sl
    5e64:	andeq	r3, r3, r2, lsl #20
    5e68:	andeq	r3, r3, r4, ror r9
    5e6c:	andeq	r3, r3, r6, lsl #19
    5e70:	svcmi	0x00f0e92d
    5e74:	ldrmi	fp, [r0], sp, lsl #1
    5e78:			; <UNDEFINED> instruction: 0x9c164ad9
    5e7c:	blmi	ff6578e8 <ftello64@plt+0xff653d6c>
    5e80:			; <UNDEFINED> instruction: 0xf8df447a
    5e84:	stmdbcs	r3, {r2, r5, r6, r8, r9, sp, pc}
    5e88:	strmi	r9, [r6], -r5, lsl #8
    5e8c:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    5e90:			; <UNDEFINED> instruction: 0xf8d46845
    5e94:	ldmdavs	fp, {ip, sp, pc}
    5e98:			; <UNDEFINED> instruction: 0xf04f930b
    5e9c:	rsble	r0, r3, r0, lsl #6
    5ea0:	andsle	r2, r3, r4, lsl #18
    5ea4:			; <UNDEFINED> instruction: 0xf0002902
    5ea8:	stmdbcs	r5, {r1, r5, r6, r7, pc}
    5eac:	tsthi	r8, r0	; <UNPREDICTABLE>
    5eb0:	bmi	ff38eeb8 <ftello64@plt+0xff38b33c>
    5eb4:	ldrbtmi	r4, [sl], #-3019	; 0xfffff435
    5eb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ebc:	subsmi	r9, sl, fp, lsl #22
    5ec0:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    5ec4:	andlt	r4, sp, r0, lsr #12
    5ec8:	svchi	0x00f0e8bd
    5ecc:	blcs	1fee0 <ftello64@plt+0x1c364>
    5ed0:	stmibvs	r2, {r1, r3, r4, r5, r8, ip, lr, pc}
    5ed4:	stmdbcs	r1, {r0, r4, r6, r9, sl, fp, ip}
    5ed8:	cmphi	r8, r0, lsl #4	; <UNPREDICTABLE>
    5edc:	strbmi	sl, [r0], -r6, lsl #18
    5ee0:	movwcc	lr, #39373	; 0x99cd
    5ee4:	blge	22ab0c <ftello64@plt+0x226f90>
    5ee8:	eorcs	pc, r5, sp, lsl #17
    5eec:	movwcs	r9, #33543	; 0x8307
    5ef0:			; <UNDEFINED> instruction: 0xf7fe9306
    5ef4:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5ef8:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    5efc:	andcs	r2, r1, r8, lsr r1
    5f00:	stc	7, cr15, [lr, #1012]	; 0x3f4
    5f04:	ldrhtvs	r4, [r0], #-186	; 0xffffff46
    5f08:			; <UNDEFINED> instruction: 0xf85a4605
    5f0c:			; <UNDEFINED> instruction: 0xf8d33003
    5f10:	cdpne	0, 4, cr1, cr11, cr8, {5}
    5f14:	stmdble	r2, {r3, r8, r9, fp, sp}
    5f18:			; <UNDEFINED> instruction: 0xf0401c4a
    5f1c:	ldmibvs	r3!, {r3, r4, r5, r6, r7, pc}
    5f20:			; <UNDEFINED> instruction: 0xf0002b01
    5f24:	bmi	fece62c0 <ftello64@plt+0xfece2744>
    5f28:			; <UNDEFINED> instruction: 0x46282338
    5f2c:			; <UNDEFINED> instruction: 0xf7fd447a
    5f30:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    5f34:	msrhi	CPSR_, r0, asr #32
    5f38:	andpl	pc, r0, pc, asr #8
    5f3c:			; <UNDEFINED> instruction: 0xf7fc6170
    5f40:	movwcs	lr, #12282	; 0x2ffa
    5f44:	teqvs	r0, r3, lsr r0
    5f48:	andls	pc, r0, r5, asr #17
    5f4c:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
    5f50:	andlt	pc, r4, r5, asr #17
    5f54:	andseq	pc, r0, r6, lsl #2
    5f58:	movwcs	r4, #1578	; 0x62a
    5f5c:	andhi	pc, r0, sp, asr #17
    5f60:	mrc2	7, 7, pc, cr4, cr15, {7}
    5f64:	str	r4, [r4, r4, lsl #12]!
    5f68:	blcs	1ff7c <ftello64@plt+0x1c400>
    5f6c:	addshi	pc, r5, r0
    5f70:	blx	fede0134 <ftello64@plt+0xfeddc5b8>
    5f74:	stmdbeq	r4!, {r0, r1, r2, r7, sl, ip, sp, lr, pc}^
    5f78:	stmib	r5, {r0, r2, r3, r4, r7, r8, r9, fp, lr}^
    5f7c:			; <UNDEFINED> instruction: 0xf8c69b03
    5f80:			; <UNDEFINED> instruction: 0xf85ab014
    5f84:	ldmvs	r3!, {r0, r1, ip, pc}^
    5f88:	ldrdcs	pc, [r8], -r9
    5f8c:	ldrbtle	r0, [fp], #-1808	; 0xfffff8f0
    5f90:	rsbge	pc, r4, #14614528	; 0xdf0000
    5f94:	rsblt	pc, r4, #14614528	; 0xdf0000
    5f98:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    5f9c:	ldclne	0, cr14, [fp, #-76]!	; 0xffffffb4
    5fa0:	movwcs	fp, #7960	; 0x1f18
    5fa4:	svclt	0x00182f00
    5fa8:	svceq	0x0005f117
    5fac:	addshi	pc, r2, r0, asr #32
    5fb0:	stmdbcs	r0, {r0, r3, r5, r8, fp, sp, lr}
    5fb4:	rscshi	pc, r1, r0
    5fb8:	streq	pc, [r1], #-132	; 0xffffff7c
    5fbc:	andsle	r4, sl, ip, lsl r0
    5fc0:	strcs	r6, [r1], #-2159	; 0xfffff791
    5fc4:	adcsmi	r6, fp, #15925248	; 0xf30000
    5fc8:	strcs	fp, [r0], #-3988	; 0xfffff06c
    5fcc:	streq	pc, [r1], #-4
    5fd0:			; <UNDEFINED> instruction: 0xf8d9bb6c
    5fd4:	ldreq	r3, [sl, -r8]
    5fd8:	tstcs	r2, r3, lsr #8
    5fdc:			; <UNDEFINED> instruction: 0xf7fd4628
    5fe0:			; <UNDEFINED> instruction: 0xf8d9e856
    5fe4:	ldreq	r2, [r3, -r8]
    5fe8:	ldrle	r4, [r3], #-1543	; 0xfffff9f9
    5fec:	bicsle	r2, r6, r1, lsl #30
    5ff0:			; <UNDEFINED> instruction: 0xf04f6929
    5ff4:	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    5ff8:	blls	14c964 <ftello64@plt+0x148de8>
    5ffc:			; <UNDEFINED> instruction: 0xf8d96019
    6000:	ldreq	r3, [r8, -r8]
    6004:	svcge	0x0055f57f
    6008:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, fp, lr}^
    600c:			; <UNDEFINED> instruction: 0xf0294478
    6010:	strb	pc, [lr, -r9, ror #24]	; <UNPREDICTABLE>
    6014:	stmdbvs	sl!, {r0, r1, r9, sl, lr}
    6018:	ldrbmi	r6, [r8], -r9, ror #16
    601c:	stc2l	0, cr15, [r2], #-164	; 0xffffff5c
    6020:	stmdbvs	sl!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6024:	stmdavs	r9!, {r4, r6, r9, sl, lr}^
    6028:	mrrc2	0, 2, pc, ip, cr9	; <UNPREDICTABLE>
    602c:	ldmvs	r1!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6030:	eorvs	fp, r9, r7, lsl #18
    6034:	ldrtmi	r1, [r9], #-3036	; 0xfffff424
    6038:	strtmi	r4, [r2], -r0, asr #12
    603c:			; <UNDEFINED> instruction: 0xf906f02f
    6040:	svclt	0x00141c41
    6044:	andcs	r1, r0, pc, lsr r8
    6048:	sfmle	f4, 4, [r2, #-528]	; 0xfffffdf0
    604c:			; <UNDEFINED> instruction: 0x2c0169b4
    6050:	strcs	sp, [r0], #-2
    6054:	ldr	r6, [ip, pc, rrx]!
    6058:	blcs	e082c <ftello64@plt+0xdccb0>
    605c:	ldmvs	r3!, {r0, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    6060:	ldrbpl	r2, [sl, #767]	; 0x2ff
    6064:	ldmibvs	r3!, {r0, r8, r9, sl, ip, sp}^
    6068:	mvnsvs	r3, r1, lsl #6
    606c:	stmdavs	r3, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6070:	rsble	r2, r1, r1, lsl #22
    6074:	rsble	r2, ip, r2, lsl #22
    6078:	blcs	20a4c <ftello64@plt+0x1ced0>
    607c:	svcge	0x0018f43f
    6080:	strcs	r4, [r0], #-1584	; 0xfffff9d0
    6084:			; <UNDEFINED> instruction: 0xe7144798
    6088:			; <UNDEFINED> instruction: 0x4639485e
    608c:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
    6090:	stc2	0, cr15, [r8], #-164	; 0xffffff5c
    6094:	ldmvs	r3!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}^
    6098:	teqcs	r8, sl, ror r7
    609c:			; <UNDEFINED> instruction: 0xf7fd2001
    60a0:	ldmibvs	r3!, {r6, r7, sl, fp, sp, lr, pc}
    60a4:	strmi	r2, [r5], -r1, lsl #22
    60a8:	eorsle	r6, ip, r0, ror r0
    60ac:	eorscs	r4, r8, #1409024	; 0x158000
    60b0:			; <UNDEFINED> instruction: 0xf7fd4479
    60b4:			; <UNDEFINED> instruction: 0x4604ebb6
    60b8:	cmnle	r0, r0, lsl #24
    60bc:	andvs	pc, r0, pc, asr #8
    60c0:			; <UNDEFINED> instruction: 0xf7fc60f0
    60c4:	movwcs	lr, #7992	; 0x1f38
    60c8:	rsbvs	r4, ip, r7, lsr #12
    60cc:			; <UNDEFINED> instruction: 0x461c6033
    60d0:			; <UNDEFINED> instruction: 0xe75160b0
    60d4:	movwlt	r6, #39337	; 0x99a9
    60d8:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    60dc:	blx	fe9c218a <ftello64@plt+0xfe9be60e>
    60e0:	ldrbmi	r4, [sl], -fp, asr #18
    60e4:	strcs	r4, [r0], #-1608	; 0xfffff9b8
    60e8:			; <UNDEFINED> instruction: 0xf0254479
    60ec:	strbt	pc, [r0], pc, ror #23	; <UNPREDICTABLE>
    60f0:	andcs	r4, r8, #72, 22	; 0x12000
    60f4:	andcs	r2, r0, r8, lsr r4
    60f8:	andls	r4, r1, fp, ror r4
    60fc:	strtmi	r9, [r8], -r2, lsl #6
    6100:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    6104:	strls	r9, [r3], #-512	; 0xfffffe00
    6108:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    610c:	stmdami	r2, {r0, r4, r8, r9, sl, sp, lr, pc}^
    6110:			; <UNDEFINED> instruction: 0xf0294478
    6114:			; <UNDEFINED> instruction: 0xf04ffb4f
    6118:			; <UNDEFINED> instruction: 0xe70031ff
    611c:			; <UNDEFINED> instruction: 0x4639483f
    6120:			; <UNDEFINED> instruction: 0xf0294478
    6124:	bmi	fc4f38 <ftello64@plt+0xfc13bc>
    6128:			; <UNDEFINED> instruction: 0xf06f2338
    612c:	ldrbtmi	r0, [sl], #-270	; 0xfffffef2
    6130:	bl	ffb4412c <ftello64@plt+0xffb405b0>
    6134:	ldr	r4, [pc, r4, lsl #12]!
    6138:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    613c:	b	1144138 <ftello64@plt+0x11405bc>
    6140:			; <UNDEFINED> instruction: 0xf7fd4628
    6144:	ldmdbvs	r0!, {r2, r4, r6, fp, sp, lr, pc}
    6148:			; <UNDEFINED> instruction: 0xf7fd6074
    614c:	teqvs	r4, r0, asr r8
    6150:			; <UNDEFINED> instruction: 0xf100e792
    6154:			; <UNDEFINED> instruction: 0xf8c50114
    6158:	strcs	r9, [r0], #-0
    615c:	rsbvs	r2, ip, r4, lsl #6
    6160:			; <UNDEFINED> instruction: 0xf8cd462a
    6164:	andscc	r8, r0, r0
    6168:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    616c:			; <UNDEFINED> instruction: 0xf7fd4628
    6170:	strb	lr, [r5, r0, lsl #22]!
    6174:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6178:			; <UNDEFINED> instruction: 0xb1b169a9
    617c:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    6180:	blx	154222e <ftello64@plt+0x153e6b2>
    6184:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    6188:	blx	fe2c2236 <ftello64@plt+0xfe2be6ba>
    618c:	mvnscs	r4, r7, lsr #20
    6190:	ldrbtmi	r4, [sl], #-2087	; 0xfffff7d9
    6194:			; <UNDEFINED> instruction: 0xf0294478
    6198:	strmi	pc, [ip], -fp, lsl #25
    619c:	stmibvs	r9!, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}
    61a0:	stmdami	r4!, {r0, r4, r6, r8, ip, sp, pc}
    61a4:			; <UNDEFINED> instruction: 0xf0294478
    61a8:	vstrne	d15, [r3, #-260]	; 0xfffffefc
    61ac:	andcc	sp, r6, lr
    61b0:	stmdbmi	r1!, {r0, r3, ip, lr, pc}
    61b4:			; <UNDEFINED> instruction: 0xe7e14479
    61b8:	andle	r1, sp, r5, lsr #26
    61bc:	andle	r3, r8, r6, lsl #8
    61c0:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    61c4:	ldmdbmi	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    61c8:			; <UNDEFINED> instruction: 0xe7d74479
    61cc:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    61d0:	ldmdbmi	sp, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    61d4:			; <UNDEFINED> instruction: 0xe7e44479
    61d8:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    61dc:	svclt	0x0000e7e1
    61e0:	andeq	lr, r4, r0, lsr #26
    61e4:	andeq	r0, r0, r8, lsl #8
    61e8:	andeq	lr, r4, r2, lsl sp
    61ec:	andeq	lr, r4, sl, ror #25
    61f0:	andeq	r0, r0, r4, asr r4
    61f4:	andeq	r3, r3, r0, asr r9
    61f8:	andeq	r3, r3, r4, lsr r9
    61fc:	andeq	r3, r3, lr, asr r9
    6200:	andeq	r3, r3, ip, asr r9
    6204:	andeq	r3, r3, sl, lsl #16
    6208:	andeq	r3, r3, ip, asr #15
    620c:	andeq	r3, r3, r2, asr r8
    6210:	andeq	r3, r3, r0, lsr #18
    6214:	andeq	r3, r3, r4, lsl #15
    6218:	andeq	r3, r3, r8, asr #17
    621c:	andeq	r3, r3, r8, lsr #16
    6220:	andeq	r3, r3, lr, asr #14
    6224:	andeq	r3, r3, r6, lsl #14
    6228:	andeq	r3, r3, sl, lsr #16
    622c:	andeq	r3, r3, r6, lsl #17
    6230:	andeq	r3, r3, r4, lsl #16
    6234:	andeq	r3, r3, r0, ror #13
    6238:			; <UNDEFINED> instruction: 0x000336b8
    623c:	andeq	r3, r3, sl, lsr #13
    6240:	andeq	r3, r3, r4, lsl #13
    6244:	muleq	r3, r2, r6
    6248:	andeq	r3, r3, r8, ror r6
    624c:	andeq	r3, r3, r6, lsl #13
    6250:	bcs	33818 <ftello64@plt+0x2fc9c>
    6254:			; <UNDEFINED> instruction: 0x461d4e16
    6258:	svclt	0x00b84604
    625c:	ldrbtmi	r2, [lr], #-769	; 0xfffffcff
    6260:			; <UNDEFINED> instruction: 0x618bbfb8
    6264:	bcs	bceb0 <ftello64@plt+0xb9334>
    6268:	stfles	f6, [r8, #-552]	; 0xfffffdd8
    626c:	tstle	r5, r3, lsl #20
    6270:			; <UNDEFINED> instruction: 0x460a4c10
    6274:			; <UNDEFINED> instruction: 0xf02e5931
    6278:	ldrdcs	pc, [r0], -r9
    627c:	stmdblt	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6280:	addvc	pc, r0, pc, asr #8
    6284:	andcs	pc, r0, r0, asr #5
    6288:			; <UNDEFINED> instruction: 0x460abd70
    628c:	strtmi	r4, [fp], -sl, lsl #18
    6290:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6294:	stc2l	0, cr15, [sl, #184]	; 0xb8
    6298:	ldcllt	0, cr2, [r0, #-0]
    629c:	vpmax.s8	d20, d0, d7
    62a0:	stmdami	r7, {r0, r2, r4, r5, r6, r8, ip}
    62a4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    62a8:			; <UNDEFINED> instruction: 0xf0293210
    62ac:	svclt	0x0000fc01
    62b0:	andeq	lr, r4, r2, asr #18
    62b4:	andeq	r0, r0, r0, lsl r4
    62b8:			; <UNDEFINED> instruction: 0xfffffbdb
    62bc:	andeq	r3, r3, r4, ror r7
    62c0:	strdeq	r3, [r3], -r2
    62c4:			; <UNDEFINED> instruction: 0xf7ff2300
    62c8:	svclt	0x0000bfc3
    62cc:	mvnsmi	lr, #737280	; 0xb4000
    62d0:	ldmdbvc	r0, {r7, r9, sl, lr}^
    62d4:			; <UNDEFINED> instruction: 0x460f4614
    62d8:			; <UNDEFINED> instruction: 0xf010461d
    62dc:	bllt	445120 <ftello64@plt+0x4415a4>
    62e0:	ldmdblt	fp!, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    62e4:	movwlt	r6, #55456	; 0xd8a0
    62e8:	strmi	r9, [r8, r8, lsl #18]!
    62ec:	adcvs	r2, r3, r0, lsl #6
    62f0:	mvnshi	lr, #12386304	; 0xbd0000
    62f4:			; <UNDEFINED> instruction: 0x21284606
    62f8:			; <UNDEFINED> instruction: 0xf7fd2001
    62fc:	stmdbvc	r2!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}^
    6300:	ldrsbtgt	pc, [r4], -pc	; <UNPREDICTABLE>
    6304:	ldrbtmi	r4, [ip], #1587	; 0x633
    6308:	strmi	r4, [r1], -r1, lsl #13
    630c:			; <UNDEFINED> instruction: 0xf8c968a0
    6310:			; <UNDEFINED> instruction: 0xf8c92018
    6314:			; <UNDEFINED> instruction: 0xf7ffc024
    6318:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    631c:	strbmi	sp, [r8], -r2, ror #1
    6320:	svc	0x0064f7fc
    6324:			; <UNDEFINED> instruction: 0x2014e7de
    6328:	mvnshi	lr, #12386304	; 0xbd0000
    632c:	ldrtmi	r4, [r9], -r2, lsl #12
    6330:			; <UNDEFINED> instruction: 0xf00c4640
    6334:	ldrb	pc, [r9, sp, lsr #31]	; <UNPREDICTABLE>
    6338:			; <UNDEFINED> instruction: 0xfffffa23
    633c:	svcmi	0x00f0e92d
    6340:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
    6344:			; <UNDEFINED> instruction: 0xf1a98b02
    6348:	vldmdbmi	sl!, {s0-s1}
    634c:	blx	fe2c4e3c <ftello64@plt+0xfe2c12c0>
    6350:			; <UNDEFINED> instruction: 0x46074c39
    6354:	blmi	e57550 <ftello64@plt+0xe539d4>
    6358:	b	13f2574 <ftello64@plt+0x13ee9f8>
    635c:			; <UNDEFINED> instruction: 0xf8551a5a
    6360:	ldrbtmi	r8, [fp], #-4
    6364:			; <UNDEFINED> instruction: 0x460e4c36
    6368:	bcc	441b90 <ftello64@plt+0x43e014>
    636c:	ldrdlt	pc, [r0], #-141	; 0xffffff73
    6370:			; <UNDEFINED> instruction: 0x462b447c
    6374:	mcr	6, 0, r4, cr8, cr5, {0}
    6378:			; <UNDEFINED> instruction: 0xf8d84a90
    637c:	ldmdavs	r9!, {r3, ip, sp}
    6380:			; <UNDEFINED> instruction: 0x07186832
    6384:	andne	lr, r4, #3227648	; 0x314000
    6388:	strbmi	sp, [r9], -sp, lsr #8
    638c:			; <UNDEFINED> instruction: 0xf7fd4628
    6390:	stmdacs	r4, {r2, r4, r6, r8, fp, sp, lr, pc}
    6394:	movwcs	fp, #3860	; 0xf14
    6398:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
    639c:	ldmdblt	fp, {r2, r9, sl, lr}
    63a0:	movweq	pc, #8224	; 0x2020	; <UNPREDICTABLE>
    63a4:	cmple	r0, r1, lsl #22
    63a8:	ldrdne	pc, [r8], -r8
    63ac:	ldmdavs	r3!, {r1, r3, r5, r6, r8, fp, sp, lr}
    63b0:	bl	fe8c7fdc <ftello64@plt+0xfe8c4460>
    63b4:	ldrle	r0, [sp], #-770	; 0xfffffcfe
    63b8:			; <UNDEFINED> instruction: 0x461a6839
    63bc:			; <UNDEFINED> instruction: 0xf02f4658
    63c0:	bllt	c444f4 <ftello64@plt+0xc40978>
    63c4:	blcs	20578 <ftello64@plt+0x1c9fc>
    63c8:	stfcsd	f5, [r4], {215}	; 0xd7
    63cc:	strcs	fp, [r0], #-3852	; 0xfffff0f4
    63d0:	streq	pc, [r1], #-10
    63d4:	bicsle	r2, r0, r0, lsl #24
    63d8:	ldrmi	r4, [r8], -r3, lsl #12
    63dc:	ldc	0, cr11, [sp], #20
    63e0:	pop	{r1, r8, r9, fp, pc}
    63e4:	mrc	15, 0, r8, cr8, cr0, {7}
    63e8:			; <UNDEFINED> instruction: 0x464b0a10
    63ec:			; <UNDEFINED> instruction: 0xf0296869
    63f0:			; <UNDEFINED> instruction: 0xe7cafa79
    63f4:	beq	fe441c5c <ftello64@plt+0xfe43e0e0>
    63f8:	stmdavs	r9!, {sl, ip, pc}^
    63fc:			; <UNDEFINED> instruction: 0xf0299303
    6400:	blls	104dcc <ftello64@plt+0x101250>
    6404:	ldmdavs	r9!, {r3, r4, r6, r9, sl, lr}
    6408:			; <UNDEFINED> instruction: 0xf02f461a
    640c:	stmdacs	r0, {r0, r2, r5, fp, ip, sp, lr, pc}
    6410:	ldrdls	sp, [r3], -r8
    6414:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    6418:	blx	19424c4 <ftello64@plt+0x193e948>
    641c:	ldrmi	r9, [r8], -r3, lsl #22
    6420:	ldc	0, cr11, [sp], #20
    6424:	pop	{r1, r8, r9, fp, pc}
    6428:			; <UNDEFINED> instruction: 0x46018ff0
    642c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    6430:			; <UNDEFINED> instruction: 0xf9fcf029
    6434:	andeq	lr, r4, ip, asr #16
    6438:	andeq	r0, r0, r4, asr r4
    643c:	ldrdeq	r3, [r3], -lr
    6440:	andeq	r3, r3, r8, lsr #14
    6444:			; <UNDEFINED> instruction: 0x000336be
    6448:	andeq	r3, r3, sl, asr #12
    644c:	svcmi	0x00f0e92d
    6450:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    6454:	ldrmi	r8, [r9], r2, lsl #22
    6458:	stmdbcs	r3, {r0, r1, r6, r7, r9, fp, lr}
    645c:	strmi	r4, [r6], -r3, asr #23
    6460:			; <UNDEFINED> instruction: 0xf8df447a
    6464:	addlt	sl, fp, ip, lsl #6
    6468:	ldrbtmi	r6, [sl], #2117	; 0x845
    646c:	strls	r9, [r3], #-3094	; 0xfffff3ea
    6470:			; <UNDEFINED> instruction: 0xf8d458d3
    6474:	ldmdavs	fp, {ip, sp, pc}
    6478:			; <UNDEFINED> instruction: 0xf04f9309
    647c:	rsble	r0, r0, r0, lsl #6
    6480:	andsle	r2, r5, r4, lsl #18
    6484:			; <UNDEFINED> instruction: 0xf0002902
    6488:	stmdbcs	r5, {r0, r1, r3, r5, r6, r7, pc}
    648c:	tsthi	sp, r0	; <UNPREDICTABLE>
    6490:	bmi	fee0f498 <ftello64@plt+0xfee0b91c>
    6494:	ldrbtmi	r4, [sl], #-2997	; 0xfffff44b
    6498:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    649c:	subsmi	r9, sl, r9, lsl #22
    64a0:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    64a4:	andlt	r4, fp, r0, lsr #12
    64a8:	blhi	c17a4 <ftello64@plt+0xbdc28>
    64ac:	svchi	0x00f0e8bd
    64b0:	blcs	204c4 <ftello64@plt+0x1c948>
    64b4:	stmibvs	r2, {r1, r2, r4, r5, r8, ip, lr, pc}
    64b8:			; <UNDEFINED> instruction: 0xf0402a03
    64bc:	stmdbge	r4, {r1, r6, r8, pc}
    64c0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    64c4:	movwls	r3, #25351	; 0x6307
    64c8:			; <UNDEFINED> instruction: 0xf88dab06
    64cc:	movwls	r2, #20509	; 0x501d
    64d0:	movwls	r2, #17160	; 0x4308
    64d4:			; <UNDEFINED> instruction: 0xf8e8f7fe
    64d8:			; <UNDEFINED> instruction: 0xf0402800
    64dc:	teqcs	r0, lr, lsr #2
    64e0:			; <UNDEFINED> instruction: 0xf7fd2001
    64e4:	blmi	fe940f64 <ftello64@plt+0xfe93d3e8>
    64e8:			; <UNDEFINED> instruction: 0x46056070
    64ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    64f0:	ldrdne	pc, [ip], r3	; <UNPREDICTABLE>
    64f4:	blcs	20de28 <ftello64@plt+0x20a2ac>
    64f8:	tstcc	r1, r4, lsl #18
    64fc:	tstcs	r6, r8, lsl #30
    6500:	rschi	pc, fp, r0, asr #32
    6504:	strtmi	r2, [r8], -r0, lsl #6
    6508:			; <UNDEFINED> instruction: 0xf7fc461a
    650c:	stmdacs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    6510:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    6514:	andpl	pc, r0, pc, asr #8
    6518:			; <UNDEFINED> instruction: 0xf7fc6170
    651c:	movwcs	lr, #11532	; 0x2d0c
    6520:	teqvs	r0, r3, lsr r0
    6524:	andls	pc, r0, r5, asr #17
    6528:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
    652c:	andlt	pc, r4, r5, asr #17
    6530:	andseq	pc, r0, r6, lsl #2
    6534:	movwcs	r4, #1578	; 0x62a
    6538:			; <UNDEFINED> instruction: 0xf7ff9700
    653c:			; <UNDEFINED> instruction: 0x4604feff
    6540:	stmdavs	r4, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    6544:			; <UNDEFINED> instruction: 0xf0002c00
    6548:	stmdavs	ip!, {r0, r5, r7, pc}^
    654c:	blx	fed1937c <ftello64@plt+0xfed15800>
    6550:			; <UNDEFINED> instruction: 0xf85af884
    6554:	b	13ee568 <ftello64@plt+0x13ea9ec>
    6558:			; <UNDEFINED> instruction: 0xf8da1858
    655c:	stmib	r5, {r3, sp}^
    6560:	ldreq	r9, [r2, -r4, lsl #22]
    6564:			; <UNDEFINED> instruction: 0xf8c668f3
    6568:			; <UNDEFINED> instruction: 0xf100b014
    656c:	bmi	fe0e678c <ftello64@plt+0xfe0e2c10>
    6570:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6574:	andlt	pc, r8, #14614528	; 0xdf0000
    6578:	ldrbtmi	r4, [fp], #1146	; 0x47a
    657c:	bcs	441da4 <ftello64@plt+0x43e228>
    6580:	adcmi	r4, r2, #27262976	; 0x1a00000
    6584:			; <UNDEFINED> instruction: 0x2100bf94
    6588:	tsteq	r1, r8	; <UNPREDICTABLE>
    658c:	cmple	r0, r0, lsl #18
    6590:	svceq	0x0000f1b9
    6594:			; <UNDEFINED> instruction: 0xf04fbf08
    6598:			; <UNDEFINED> instruction: 0xf8da0801
    659c:	ldreq	r3, [r9, -r8]
    65a0:			; <UNDEFINED> instruction: 0x4628d455
    65a4:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65a8:	ldrdcs	pc, [r8], -sl
    65ac:			; <UNDEFINED> instruction: 0x46040712
    65b0:	cfstrscs	mvf13, [r4], {69}	; 0x45
    65b4:	stcne	0, cr13, [r2], #252	; 0xfc
    65b8:	movweq	pc, #8242	; 0x2032	; <UNPREDICTABLE>
    65bc:	adcshi	pc, r6, r0, asr #32
    65c0:	svclt	0x000c2c00
    65c4:	andcs	r4, r0, #77594624	; 0x4a00000
    65c8:			; <UNDEFINED> instruction: 0xb1a26969
    65cc:	stccs	8, cr6, [r0], {108}	; 0x6c
    65d0:	stmdbcs	r0, {r0, r1, r6, r8, ip, lr, pc}
    65d4:	addhi	pc, r7, r0, asr #32
    65d8:	ldmdbvs	r3!, {r2, r3, r9, sl, lr}^
    65dc:	blls	ccf48 <ftello64@plt+0xc93cc>
    65e0:			; <UNDEFINED> instruction: 0xf8da6019
    65e4:	ldreq	r3, [fp, -r8]
    65e8:	svcge	0x0053f57f
    65ec:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    65f0:			; <UNDEFINED> instruction: 0xf978f029
    65f4:	stmdbcs	r0, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    65f8:	strcc	sp, [r2], #-238	; 0xffffff12
    65fc:	adchi	pc, sp, r0
    6600:	ldmvs	r2!, {r2, r3, r5, r6, fp, sp, lr}^
    6604:	svclt	0x009442a2
    6608:			; <UNDEFINED> instruction: 0xf0082100
    660c:	stmdbcs	r0, {r0, r8}
    6610:	ldmvs	r1!, {r1, r2, r3, r4, r5, r7, ip, lr, pc}
    6614:	eorvs	fp, r9, r4, lsl #18
    6618:	strtmi	r1, [r1], #-2834	; 0xfffff4ee
    661c:			; <UNDEFINED> instruction: 0xf02e4638
    6620:	mcrrne	14, 1, pc, r3, cr5	; <UNPREDICTABLE>
    6624:	rsbvs	fp, ip, r2, lsl #30
    6628:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    662c:	adcsle	r4, r4, r8, asr #13
    6630:	rsbvs	r4, r8, r0, lsr #8
    6634:	stmdbvs	r9!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    6638:	ldrbtcc	pc, [pc], #79	; 6640 <ftello64@plt+0x2ac4>	; <UNPREDICTABLE>
    663c:	strmi	lr, [r3], -sp, asr #15
    6640:	vnmla.f16	s12, s16, s21
    6644:	stmdavs	r9!, {r4, r9, fp}^
    6648:			; <UNDEFINED> instruction: 0xf94cf029
    664c:	stmdbvs	sl!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    6650:	stmdavs	r9!, {r3, r4, r6, r9, sl, lr}^
    6654:			; <UNDEFINED> instruction: 0xf946f029
    6658:	stmdbcs	r0, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    665c:	sbfx	sp, r1, #3, #28
    6660:	blcs	60674 <ftello64@plt+0x5caf8>
    6664:	blcs	ba784 <ftello64@plt+0xb6c08>
    6668:	bvs	1cfa7b4 <ftello64@plt+0x1cf6c38>
    666c:			; <UNDEFINED> instruction: 0xf43f2b00
    6670:	ldrtmi	sl, [r0], -pc, lsl #30
    6674:	ldrmi	r2, [r8, r0, lsl #8]
    6678:	stmdami	r3, {r0, r1, r3, r8, r9, sl, sp, lr, pc}^
    667c:	ldrbmi	r4, [sl], -r1, lsr #12
    6680:			; <UNDEFINED> instruction: 0xf0294478
    6684:	stmdavs	ip!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
    6688:			; <UNDEFINED> instruction: 0xe77068f3
    668c:	andcs	r2, r1, r0, lsr r1
    6690:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6694:			; <UNDEFINED> instruction: 0x46214b38
    6698:			; <UNDEFINED> instruction: 0x46056070
    669c:	andge	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    66a0:	ldrsbtcs	pc, [r0], sl	; <UNPREDICTABLE>
    66a4:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    66a8:	stmdacs	r0, {r7, r9, sl, lr}
    66ac:	vst4.16	{d29,d31,d33,d35}, [pc :64], r7
    66b0:	rscsvs	r6, r3, r0, lsl #6
    66b4:			; <UNDEFINED> instruction: 0x46444618
    66b8:	ldc	7, cr15, [ip], #-1008	; 0xfffffc10
    66bc:			; <UNDEFINED> instruction: 0xf8c52301
    66c0:	ldrmi	r8, [r8], r4
    66c4:	adcsvs	r6, r0, r3, lsr r0
    66c8:	ldmdbmi	r0!, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    66cc:			; <UNDEFINED> instruction: 0x4648465a
    66d0:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    66d4:			; <UNDEFINED> instruction: 0xf8faf025
    66d8:	stmdami	sp!, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    66dc:			; <UNDEFINED> instruction: 0xf0294478
    66e0:	tstcs	r6, r9, ror #16	; <UNPREDICTABLE>
    66e4:	stmdami	fp!, {r1, r2, r3, r8, r9, sl, sp, lr, pc}
    66e8:	ldrbtmi	r2, [r8], #-1113	; 0xfffffba7
    66ec:			; <UNDEFINED> instruction: 0xf862f029
    66f0:	ldrb	r6, [r2, -r9, ror #18]!
    66f4:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    66f8:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    66fc:			; <UNDEFINED> instruction: 0xf7fc4628
    6700:	ldmdbvs	r0!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    6704:			; <UNDEFINED> instruction: 0xf7fc6074
    6708:	teqvs	r4, r2, ror sp
    670c:			; <UNDEFINED> instruction: 0xf100e7ad
    6710:			; <UNDEFINED> instruction: 0xf8c50114
    6714:	strcs	r9, [r0], #-0
    6718:	rsbvs	r4, ip, sl, lsr #12
    671c:	smladls	r0, r0, r0, r3
    6720:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    6724:			; <UNDEFINED> instruction: 0xf7fc4628
    6728:	strb	lr, [r7, r0, lsr #29]!
    672c:			; <UNDEFINED> instruction: 0x4621481a
    6730:			; <UNDEFINED> instruction: 0xf0294478
    6734:			; <UNDEFINED> instruction: 0xf7fcf87b
    6738:	ldmdami	r8, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    673c:			; <UNDEFINED> instruction: 0xf0294478
    6740:	bmi	604a04 <ftello64@plt+0x600e88>
    6744:	ldmdami	r7, {r0, r1, r4, r6, r7, r8, sp}
    6748:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    674c:			; <UNDEFINED> instruction: 0xf9b0f029
    6750:	ldmdami	r5, {r0, r9, sl, lr}
    6754:			; <UNDEFINED> instruction: 0xf0294478
    6758:	ldrmi	pc, [r4], -r9, ror #16
    675c:			; <UNDEFINED> instruction: 0x4601e73d
    6760:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    6764:			; <UNDEFINED> instruction: 0xf862f029
    6768:	andeq	lr, r4, r0, asr #14
    676c:	andeq	r0, r0, r8, lsl #8
    6770:	andeq	lr, r4, r6, lsr r7
    6774:	andeq	lr, r4, sl, lsl #14
    6778:	andeq	r0, r0, r4, asr r4
    677c:	strdeq	r3, [r3], -ip
    6780:	andeq	r3, r3, sl, asr #11
    6784:	strdeq	r3, [r3], -sl
    6788:	andeq	r3, r3, r8, lsl #9
    678c:	andeq	r3, r3, r6, lsr r3
    6790:	strdeq	r3, [r3], -ip
    6794:	andeq	r3, r3, r2, ror #9
    6798:	andeq	r3, r3, ip, ror r4
    679c:	andeq	r3, r3, r4, ror r2
    67a0:	andeq	r3, r3, r0, ror #9
    67a4:	andeq	r3, r3, r2, asr #9
    67a8:	andeq	r3, r3, r0, lsr #7
    67ac:	muleq	r3, r2, r3
    67b0:			; <UNDEFINED> instruction: 0x4604b510
    67b4:	tstcs	r2, r8, lsl r1
    67b8:	ldcl	7, cr15, [r8], {252}	; 0xfc
    67bc:	strtmi	fp, [r0], -r0, lsr #18
    67c0:			; <UNDEFINED> instruction: 0x4010e8bd
    67c4:	bllt	ff2447bc <ftello64@plt+0xff240c40>
    67c8:	strtmi	r2, [r0], -r0, lsl #2
    67cc:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67d0:	mvnsle	r2, r0, lsl #16
    67d4:	svclt	0x0000bd10
    67d8:			; <UNDEFINED> instruction: 0x4604b538
    67dc:	cmnlt	r8, r5, lsl #12
    67e0:	andcc	r6, fp, r0, lsl #16
    67e4:	bl	fe9c47dc <ftello64@plt+0xfe9c0c60>
    67e8:	stmdavs	r2!, {r0, r1, r5, fp, sp, lr}^
    67ec:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    67f0:	andcc	r4, r8, r5, lsl #12
    67f4:	andcc	lr, r0, #3227648	; 0x314000
    67f8:	stcl	7, cr15, [r4], {252}	; 0xfc
    67fc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    6800:			; <UNDEFINED> instruction: 0x4604b570
    6804:	movwlt	r7, #14339	; 0x3803
    6808:	ldrmi	r2, [r8], -r0, lsl #6
    680c:			; <UNDEFINED> instruction: 0xf8143301
    6810:	bcs	e864 <ftello64@plt+0xace8>
    6814:	strdcc	sp, [r2], -r9
    6818:			; <UNDEFINED> instruction: 0xf7fc0040
    681c:	stmdavc	r2!, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    6820:	stfnep	f3, [r6], {202}	; 0xca
    6824:	movwcs	r1, #3173	; 0xc65
    6828:	andsne	pc, r3, r5, lsl r8	; <UNPREDICTABLE>
    682c:	andscs	pc, r3, r0, lsl #16
    6830:	andsne	pc, r3, r6, lsl #16
    6834:			; <UNDEFINED> instruction: 0xf8143301
    6838:	subseq	r2, r9, r3, lsl r0
    683c:	mvnsle	r2, r0, lsl #20
    6840:	movwcs	r4, #1025	; 0x401
    6844:	subvc	r7, fp, fp
    6848:	andcs	fp, r2, r0, ror sp
    684c:	bl	1cc4844 <ftello64@plt+0x1cc0cc8>
    6850:	bcs	248e0 <ftello64@plt+0x20d64>
    6854:	strmi	sp, [r1], -r5, ror #3
    6858:	andvc	r2, fp, r0, lsl #6
    685c:	ldcllt	0, cr7, [r0, #-300]!	; 0xfffffed4
    6860:	stcllt	7, cr15, [r2], {252}	; 0xfc
    6864:	mvnsmi	lr, sp, lsr #18
    6868:	bvc	101808c <ftello64@plt+0x1014510>
    686c:	blx	11c28b6 <ftello64@plt+0x11bed3a>
    6870:	andsle	r1, r1, r6, lsl #28
    6874:	strcs	sp, [r0], #-3339	; 0xfffff2f5
    6878:	streq	pc, [ip, #-263]	; 0xfffffef9
    687c:	stmdavs	r8!, {r5, r7, r9, sl, lr}
    6880:			; <UNDEFINED> instruction: 0xf7fc3401
    6884:	adcmi	lr, r6, #376	; 0x178
    6888:	blhi	1449a4 <ftello64@plt+0x140e28>
    688c:			; <UNDEFINED> instruction: 0x4638d1f7
    6890:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6894:	stclt	7, cr15, [r8], #1008	; 0x3f0
    6898:			; <UNDEFINED> instruction: 0xf7fc68f8
    689c:	shsaxmi	lr, r8, r2
    68a0:	pop	{r1, r2, r3, r4, r5, r6, r7, sp, lr}
    68a4:			; <UNDEFINED> instruction: 0xf7fc41f0
    68a8:	svclt	0x0000bc9f
    68ac:			; <UNDEFINED> instruction: 0x4604b570
    68b0:			; <UNDEFINED> instruction: 0xf0107d80
    68b4:	vmovne.32	d5[0], pc
    68b8:	stcle	0, cr13, [sl, #-144]	; 0xffffff70
    68bc:	strcs	r6, [r0], -r0, lsr #24
    68c0:	svc	0x003ef7fc
    68c4:	strtvs	r2, [r6], #-3329	; 0xfffff2ff
    68c8:	stclvs	0, cr13, [r0], #-12
    68cc:	svc	0x0038f7fc
    68d0:	bvs	81fa70 <ftello64@plt+0x81bef4>
    68d4:	stc	7, cr15, [sl], {252}	; 0xfc
    68d8:			; <UNDEFINED> instruction: 0xf7fc6b60
    68dc:	blvs	fe841b04 <ftello64@plt+0xfe83df88>
    68e0:	stc	7, cr15, [r4], {252}	; 0xfc
    68e4:			; <UNDEFINED> instruction: 0xb12b6ae3
    68e8:			; <UNDEFINED> instruction: 0xf7fc6898
    68ec:	bvs	ff841af4 <ftello64@plt+0xff83df78>
    68f0:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    68f4:			; <UNDEFINED> instruction: 0xf7fc6b20
    68f8:			; <UNDEFINED> instruction: 0x4620ec7a
    68fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6900:	ldcllt	7, cr15, [r2], #-1008	; 0xfffffc10
    6904:			; <UNDEFINED> instruction: 0xf7fc6c20
    6908:	strtvs	lr, [r5], #-3868	; 0xfffff0e4
    690c:	svclt	0x0000e7e1
    6910:	ldrb	fp, [r5, -r0, lsl #2]!
    6914:	svclt	0x00004770
    6918:	mvnsmi	lr, #737280	; 0xb4000
    691c:	strmi	r4, [r5], -lr, lsl #12
    6920:	rsble	r2, r3, r0, lsl #16
    6924:	ldrtmi	r2, [r1], -r4, lsl #5
    6928:			; <UNDEFINED> instruction: 0xf7fc4628
    692c:	ldcvs	12, cr14, [r3], #-176	; 0xffffff50
    6930:	strbtvs	r2, [sl], -r0, lsl #4
    6934:	ldmdavs	sl, {r0, r1, r4, r8, ip, sp, pc}
    6938:	andsvs	r3, sl, r1, lsl #4
    693c:	strtvs	r6, [fp], #-2992	; 0xfffff450
    6940:			; <UNDEFINED> instruction: 0xf7ffb108
    6944:			; <UNDEFINED> instruction: 0x63a8ff5d
    6948:			; <UNDEFINED> instruction: 0xf0107ff0
    694c:			; <UNDEFINED> instruction: 0xf1b0faad
    6950:	eorsle	r0, ip, r0, lsl #18
    6954:	strcs	fp, [r0], #-4056	; 0xfffff028
    6958:			; <UNDEFINED> instruction: 0xf106dd0f
    695c:			; <UNDEFINED> instruction: 0xf1050868
    6960:	strcs	r0, [r0], #-1896	; 0xfffff898
    6964:	bleq	144acc <ftello64@plt+0x140f50>
    6968:			; <UNDEFINED> instruction: 0xf7ff3401
    696c:	strmi	pc, [r1, #3873]!	; 0xf21
    6970:	bleq	144a94 <ftello64@plt+0x140f18>
    6974:	stfcsd	f5, [r6], {246}	; 0xf6
    6978:			; <UNDEFINED> instruction: 0xf104dc09
    697c:	andcs	r0, r0, #1744830464	; 0x68000000
    6980:	orreq	lr, r3, #5120	; 0x1400
    6984:			; <UNDEFINED> instruction: 0xf8433401
    6988:			; <UNDEFINED> instruction: 0x2c072b04
    698c:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    6990:	tstlt	r3, #17
    6994:	movwcs	fp, #2416	; 0x970
    6998:	cdpvs	4, 3, cr6, cr0, cr11, {3}
    699c:			; <UNDEFINED> instruction: 0xf7fcb110
    69a0:	strtvs	lr, [r8], -r8, lsl #30
    69a4:			; <UNDEFINED> instruction: 0xb1106db0
    69a8:	svc	0x0002f7fc
    69ac:	strtmi	r6, [r8], -r8, lsr #11
    69b0:	mvnshi	lr, #12386304	; 0xbd0000
    69b4:	blx	10fa16 <ftello64@plt+0x10be9a>
    69b8:			; <UNDEFINED> instruction: 0xf7fcf000
    69bc:	vldmiavs	r2!, {s28-s215}
    69c0:	vqdmulh.s<illegal width 8>	d15, d2, d4
    69c4:	cfldrdvs	mvd6, [r1], #-416	; 0xfffffe60
    69c8:	bl	ff7449c0 <ftello64@plt+0xff740e44>
    69cc:	cdpvs	7, 11, cr14, cr0, cr5, {7}
    69d0:			; <UNDEFINED> instruction: 0xf7ff2401
    69d4:	strtvs	pc, [r8], sp, ror #29
    69d8:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    69dc:	bmi	1bad50 <ftello64@plt+0x1b71d4>
    69e0:	stmdami	r6, {r0, r1, r3, r4, r6, r7, r8, sp}
    69e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    69e8:			; <UNDEFINED> instruction: 0xf862f029
    69ec:			; <UNDEFINED> instruction: 0xf7fc2084
    69f0:	strmi	lr, [r5], -r2, lsr #21
    69f4:	svclt	0x0000e796
    69f8:	muleq	r3, r8, r2
    69fc:	andeq	r3, r3, r6, asr r2
    6a00:	mvnsmi	lr, sp, lsr #18
    6a04:	strmi	r4, [r4], -sp, lsl #12
    6a08:	rsble	r2, r3, r0, lsl #16
    6a0c:	strtmi	r2, [r9], -ip, lsl #5
    6a10:			; <UNDEFINED> instruction: 0xf7fc4620
    6a14:			; <UNDEFINED> instruction: 0x7da8ebb8
    6a18:	blx	18c2a60 <ftello64@plt+0x18beee4>
    6a1c:	subsle	r1, r4, r6, lsl #28
    6a20:	stcvs	13, cr13, [r8], #-36	; 0xffffffdc
    6a24:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    6a28:	strtvs	r2, [r0], #-3585	; 0xfffff1ff
    6a2c:	stclvs	0, cr13, [r8], #-12
    6a30:	mrc2	7, 5, pc, cr14, cr15, {7}
    6a34:	bvs	ffbdfbbc <ftello64@plt+0xffbdc040>
    6a38:			; <UNDEFINED> instruction: 0xf107b34f
    6a3c:	strbmi	r0, [r0], -r0, lsr #16
    6a40:	stcl	7, cr15, [lr, #1008]	; 0x3f0
    6a44:			; <UNDEFINED> instruction: 0xf7fc3024
    6a48:	ldmdavs	sl!, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    6a4c:	ldmib	r7, {r1, r2, r9, sl, lr}^
    6a50:	stmib	r6, {r0, ip, sp}^
    6a54:	mrslt	r2, (UNDEF: 56)
    6a58:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    6a5c:	adcsvs	r4, r0, fp, lsr r6
    6a60:	svccs	0x000cf853
    6a64:			; <UNDEFINED> instruction: 0xf1064641
    6a68:	ldrtmi	r0, [r7], -r0, lsr #32
    6a6c:	ldrdhi	pc, [r4], -r3
    6a70:	ldrd	pc, [r8], -r3
    6a74:	ldrdgt	pc, [ip], -r3
    6a78:			; <UNDEFINED> instruction: 0xf8c660f2
    6a7c:			; <UNDEFINED> instruction: 0xf8c68010
    6a80:			; <UNDEFINED> instruction: 0xf8c6e014
    6a84:	ldmdbvs	sl, {r3, r4, lr, pc}
    6a88:			; <UNDEFINED> instruction: 0xf7fc61f2
    6a8c:	blvs	1a41cbc <ftello64@plt+0x1a3e140>
    6a90:			; <UNDEFINED> instruction: 0xf7ff62e7
    6a94:	strmi	pc, [r3], -r1, lsr #29
    6a98:	cmnvs	r3, #168, 22	; 0x2a000
    6a9c:	mrc2	7, 4, pc, cr12, cr15, {7}
    6aa0:	movvs	r6, #44032	; 0xac00
    6aa4:			; <UNDEFINED> instruction: 0x4618b11b
    6aa8:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    6aac:	bvs	1adf734 <ftello64@plt+0x1adbbb8>
    6ab0:			; <UNDEFINED> instruction: 0x4620b913
    6ab4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6ab8:	strtmi	r2, [r0], -r0, lsl #6
    6abc:	movwcc	lr, #35268	; 0x89c4
    6ac0:			; <UNDEFINED> instruction: 0xf930f015
    6ac4:	pop	{r5, r9, sl, lr}
    6ac8:	stfvsd	f0, [r8], #-960	; 0xfffffc40
    6acc:	mrc2	7, 3, pc, cr0, cr15, {7}
    6ad0:	ldr	r6, [r0, r0, lsr #8]!
    6ad4:			; <UNDEFINED> instruction: 0xf7fc208c
    6ad8:	strmi	lr, [r4], -lr, lsr #20
    6adc:	svclt	0x0000e796
    6ae0:	stmdavs	r3, {r4, r8, ip, sp, pc}
    6ae4:	andvs	r3, r3, r1, lsl #6
    6ae8:	svclt	0x00004770
    6aec:	bllt	1f44ae4 <ftello64@plt+0x1f40f68>
    6af0:	ldrlt	fp, [r0, #-352]	; 0xfffffea0
    6af4:	stmvs	r0, {r2, r9, sl, lr}
    6af8:	bl	1e44af0 <ftello64@plt+0x1e40f74>
    6afc:			; <UNDEFINED> instruction: 0xf7fc6920
    6b00:	movwcs	lr, #2934	; 0xb76
    6b04:	stmib	r4, {r0, r1, r5, r7, sp, lr}^
    6b08:	ldclt	3, cr3, [r0, #-16]
    6b0c:	svclt	0x00004770
    6b10:	ldrlt	fp, [r8, #-784]!	; 0xfffffcf0
    6b14:	stmdavs	r5, {r2, r9, sl, lr}
    6b18:	ldcle	13, cr2, [lr, #-0]
    6b1c:	andvs	r3, r5, r1, lsl #26
    6b20:	ldfltd	f3, [r8, #-20]!	; 0xffffffec
    6b24:			; <UNDEFINED> instruction: 0xf7fc6880
    6b28:	stmdbvs	r0!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    6b2c:	bl	17c4b24 <ftello64@plt+0x17c0fa8>
    6b30:	adcvs	r6, r5, r0, lsr #22
    6b34:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    6b38:	bl	1644b30 <ftello64@plt+0x1640fb4>
    6b3c:			; <UNDEFINED> instruction: 0xf7fc69a0
    6b40:	blvs	ff8418a0 <ftello64@plt+0xff83dd24>
    6b44:	bl	14c4b3c <ftello64@plt+0x14c0fc0>
    6b48:			; <UNDEFINED> instruction: 0xf7fc6ca0
    6b4c:			; <UNDEFINED> instruction: 0x4620eb50
    6b50:	ldrhtmi	lr, [r8], -sp
    6b54:	bllt	1244b4c <ftello64@plt+0x1240fd0>
    6b58:	blmi	158920 <ftello64@plt+0x154da4>
    6b5c:	subne	pc, r1, #64, 4
    6b60:	stmdami	r5, {r2, r8, fp, lr}
    6b64:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6b68:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6b6c:			; <UNDEFINED> instruction: 0xffb0f028
    6b70:	andeq	r3, r3, r8, lsl r1
    6b74:	ldrdeq	r3, [r3], -r6
    6b78:	andeq	r3, r3, sl, ror #1
    6b7c:	push	{r0, r1, r6, r9, sl, fp, sp, lr}
    6b80:			; <UNDEFINED> instruction: 0x460641f0
    6b84:	blcs	26a8c <ftello64@plt+0x22f10>
    6b88:			; <UNDEFINED> instruction: 0xf010d03b
    6b8c:			; <UNDEFINED> instruction: 0x4607f99b
    6b90:	eorsle	r2, r1, r0, lsl #30
    6b94:	strcs	sp, [r0], #-3339	; 0xfffff2f5
    6b98:	strbeq	pc, [r8, #-262]!	; 0xfffffefa	; <UNPREDICTABLE>
    6b9c:	stmdavs	r8!, {r5, r7, r9, sl, lr}
    6ba0:			; <UNDEFINED> instruction: 0xf7fc3401
    6ba4:	adcmi	lr, r7, #13184	; 0x3380
    6ba8:	blhi	144cc4 <ftello64@plt+0x141148>
    6bac:	mrcvs	1, 3, sp, cr0, cr7, {7}
    6bb0:			; <UNDEFINED> instruction: 0xf7fcb118
    6bb4:	movwcs	lr, #2844	; 0xb1c
    6bb8:	blvs	fec2058c <ftello64@plt+0xfec1ca10>
    6bbc:			; <UNDEFINED> instruction: 0xf7fcb118
    6bc0:	movwcs	lr, #2838	; 0xb16
    6bc4:	ldcvs	3, cr6, [r0], #-716	; 0xfffffd34
    6bc8:			; <UNDEFINED> instruction: 0xf7ff2400
    6bcc:	ldclvs	15, cr15, [r0], #-644	; 0xfffffd7c
    6bd0:	tstlt	r8, r4, lsr r4
    6bd4:	bl	2c4bcc <ftello64@plt+0x2c1050>
    6bd8:	ldrmi	lr, [r1], #-2502	; 0xfffff63a
    6bdc:	tstlt	r8, r0, lsr lr
    6be0:	bl	144bd8 <ftello64@plt+0x14105c>
    6be4:	ldrtvs	r2, [r3], -r0, lsl #6
    6be8:			; <UNDEFINED> instruction: 0xb1186db0
    6bec:	b	fffc4be4 <ftello64@plt+0xfffc1068>
    6bf0:	ldrvs	r2, [r3, #768]!	; 0x300
    6bf4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6bf8:			; <UNDEFINED> instruction: 0xf7fc6eb0
    6bfc:	ldrtvs	lr, [r7], r2, lsr #27
    6c00:			; <UNDEFINED> instruction: 0xf010e7d5
    6c04:			; <UNDEFINED> instruction: 0x4607f951
    6c08:	svclt	0x0000e7c2
    6c0c:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    6c10:			; <UNDEFINED> instruction: 0xf7ff4604
    6c14:			; <UNDEFINED> instruction: 0x4620ffb3
    6c18:			; <UNDEFINED> instruction: 0x4010e8bd
    6c1c:	blt	ff944c14 <ftello64@plt+0xff941098>
    6c20:	svclt	0x00004770
    6c24:	ldrlt	fp, [r0, #-392]	; 0xfffffe78
    6c28:	stmvs	r0, {r2, r9, sl, lr}
    6c2c:	and	fp, r7, r8, lsl #18
    6c30:			; <UNDEFINED> instruction: 0xf04f68a0
    6c34:	smlabbcs	r0, r0, r2, r4
    6c38:	blx	242cfa <ftello64@plt+0x23f17e>
    6c3c:	mvnsle	r3, r1
    6c40:	pop	{r5, r9, sl, lr}
    6c44:			; <UNDEFINED> instruction: 0xf7fc4010
    6c48:	ldrbmi	fp, [r0, -pc, asr #21]!
    6c4c:	ldrlt	fp, [r0, #-816]	; 0xfffffcd0
    6c50:	stmiavs	r0, {r2, r9, sl, lr}^
    6c54:	bvc	18f325c <ftello64@plt+0x18ef6e0>
    6c58:	stmdavs	r2!, {r0, r1, r5, r7, r8, fp, ip, sp, pc}
    6c5c:	and	fp, fp, sl, lsr #18
    6c60:	bne	6a0cf4 <ftello64@plt+0x69d178>
    6c64:	teqlt	sl, r2, lsr #32
    6c68:	smlattcs	r0, r0, r8, r6
    6c6c:	blx	ffbc2d2c <ftello64@plt+0xffbbf1b0>
    6c70:	mvnsle	r1, r3, asr #24
    6c74:	eorvs	r2, r3, r0, lsl #6
    6c78:	pop	{r5, r9, sl, lr}
    6c7c:			; <UNDEFINED> instruction: 0xf7fc4010
    6c80:	stmiavs	r0!, {r0, r1, r4, r5, r7, r9, fp, ip, sp, pc}^
    6c84:	addmi	pc, r0, #79	; 0x4f
    6c88:			; <UNDEFINED> instruction: 0xf02e2100
    6c8c:	ldrdcc	pc, [r1], -pc	; <UNPREDICTABLE>
    6c90:			; <UNDEFINED> instruction: 0x4620d1f7
    6c94:			; <UNDEFINED> instruction: 0x4010e8bd
    6c98:	blt	fe9c4c90 <ftello64@plt+0xfe9c1114>
    6c9c:	svclt	0x00004770
    6ca0:	ldrlt	fp, [r0, #-816]	; 0xfffffcd0
    6ca4:	stmdavs	r0, {r2, r9, sl, lr}^
    6ca8:	bvc	18f32b0 <ftello64@plt+0x18ef734>
    6cac:	stmdavs	r2!, {r0, r1, r5, r7, r8, fp, ip, sp, pc}
    6cb0:	and	fp, fp, sl, lsr #18
    6cb4:	bne	6a0d48 <ftello64@plt+0x69d1cc>
    6cb8:	teqlt	sl, r2, lsr #32
    6cbc:	tstcs	r0, r0, ror #16
    6cc0:	blx	ff142d80 <ftello64@plt+0xff13f204>
    6cc4:	mvnsle	r1, r3, asr #24
    6cc8:	eorvs	r2, r3, r0, lsl #6
    6ccc:	pop	{r5, r9, sl, lr}
    6cd0:			; <UNDEFINED> instruction: 0xf7fc4010
    6cd4:	stmdavs	r0!, {r0, r3, r7, r9, fp, ip, sp, pc}^
    6cd8:	addmi	pc, r0, #79	; 0x4f
    6cdc:			; <UNDEFINED> instruction: 0xf02e2100
    6ce0:			; <UNDEFINED> instruction: 0x3001fab5
    6ce4:			; <UNDEFINED> instruction: 0x4620d1f7
    6ce8:			; <UNDEFINED> instruction: 0x4010e8bd
    6cec:	blt	1f44ce4 <ftello64@plt+0x1f41168>
    6cf0:	svclt	0x00004770
    6cf4:	ldrblt	r4, [r0, #-2624]!	; 0xfffff5c0
    6cf8:	addlt	r4, r2, sl, ror r4
    6cfc:	stmdacs	r0, {r0, r2, r3, r9, sl, lr}
    6d00:			; <UNDEFINED> instruction: 0x4604d03b
    6d04:	stmdacs	r0, {r6, fp, sp, lr}
    6d08:	blmi	f3adec <ftello64@plt+0xf37270>
    6d0c:	ldmpl	r3, {r0, r5, fp, sp, lr}^
    6d10:	bllt	12e0d84 <ftello64@plt+0x12dd208>
    6d14:	stmiavs	fp!, {r0, r2, r5, r8, ip, sp, pc}^
    6d18:	stmdavs	sl!, {r0, r1, r4, r8, fp, ip, sp, pc}^
    6d1c:	subsle	r4, r7, sl, lsl #5
    6d20:	ldmdbcs	ip!, {r0, r8, fp, ip, sp}
    6d24:	ldm	pc, {r0, r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6d28:	blcc	e42d34 <ftello64@plt+0xe3f1b8>
    6d2c:	cmpmi	r1, r2, lsr r2
    6d30:	subcc	r4, sp, #266240	; 0x41000
    6d34:	teqmi	lr, r0, asr r2
    6d38:	lfmmi	f3, 4, [r2, #-200]!	; 0xffffff38
    6d3c:	eorscc	r3, r2, #536870915	; 0x20000003
    6d40:	eorscc	r3, r2, #536870915	; 0x20000003
    6d44:	eorscc	r3, r2, #536870915	; 0x20000003
    6d48:	eorscc	r3, r2, #536870915	; 0x20000003
    6d4c:	eorscc	r3, r2, #536870915	; 0x20000003
    6d50:	eorscc	r3, r2, #536870915	; 0x20000003
    6d54:	eorscc	r3, r2, #536870915	; 0x20000003
    6d58:	eorscc	r3, r2, #536870915	; 0x20000003
    6d5c:	eorscc	r3, r2, #536870915	; 0x20000003
    6d60:	eorscc	r3, r2, #536870915	; 0x20000003
    6d64:	eorseq	r3, r2, r2, lsr r2
    6d68:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    6d6c:	ldc2	0, cr15, [sl, #160]!	; 0xa0
    6d70:	ldrdne	lr, [r0], -r4
    6d74:	bicle	r2, lr, r0, lsl #26
    6d78:	teqlt	r5, r2	; <illegal shifter operand>
    6d7c:			; <UNDEFINED> instruction: 0xb12368ab
    6d80:	bllt	fe2e1134 <ftello64@plt+0xfe2dd5b8>
    6d84:	stmib	r5, {r8, r9, sp}^
    6d88:	andlt	r3, r2, r1, lsl #6
    6d8c:			; <UNDEFINED> instruction: 0xf7fcbd70
    6d90:	movwcs	lr, #2606	; 0xa2e
    6d94:	andlt	r6, r2, r3, rrx
    6d98:			; <UNDEFINED> instruction: 0xf7ffbd70
    6d9c:	ldrb	pc, [r8, r3, ror #26]!	; <UNPREDICTABLE>
    6da0:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    6da4:			; <UNDEFINED> instruction: 0xf7ffe7f5
    6da8:			; <UNDEFINED> instruction: 0xe7f2feb3
    6dac:	rscsle	r2, r0, r0, lsl #16
    6db0:			; <UNDEFINED> instruction: 0xf7ff9001
    6db4:	stmdals	r1, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6db8:	b	644db0 <ftello64@plt+0x641234>
    6dbc:			; <UNDEFINED> instruction: 0xf7ffe7e9
    6dc0:			; <UNDEFINED> instruction: 0xe7e6ff31
    6dc4:			; <UNDEFINED> instruction: 0xff42f7ff
    6dc8:			; <UNDEFINED> instruction: 0xf7ffe7e3
    6dcc:	strb	pc, [r0, r9, ror #30]!	; <UNPREDICTABLE>
    6dd0:	addmi	r6, r2, #11141120	; 0xaa0000
    6dd4:	ldm	r4, {r2, r5, r7, r8, ip, lr, pc}
    6dd8:	stcne	0, cr0, [sl, #-12]!
    6ddc:	stm	r2, {r0, r9, sl, sp}
    6de0:	rscvs	r0, lr, r3
    6de4:	ldrb	r6, [r0, r3, rrx]
    6de8:	tstcs	r0, r8, lsr #26
    6dec:			; <UNDEFINED> instruction: 0xff82f7ff
    6df0:	rscvs	r2, fp, r0, lsl #6
    6df4:	svclt	0x0000e7c6
    6df8:	andeq	sp, r4, r8, lsr #29
    6dfc:	andeq	r0, r0, ip, lsl #8
    6e00:	strdeq	r2, [r3], -sl
    6e04:	ldrblt	r6, [r8, #2050]!	; 0x802
    6e08:	addsmi	r6, sl, #720896	; 0xb0000
    6e0c:	svcvc	0x0043d11d
    6e10:	strmi	r4, [lr], -r4, lsl #12
    6e14:	ldmdble	fp, {r0, r1, r8, r9, fp, sp}
    6e18:	svcvc	0x00e07ff3
    6e1c:			; <UNDEFINED> instruction: 0xd1144298
    6e20:			; <UNDEFINED> instruction: 0xf842f010
    6e24:	andsle	r1, sl, r7, lsl #28
    6e28:	strbtcc	fp, [r8], #-4034	; 0xfffff03e
    6e2c:	strcs	r3, [r0, #-1640]	; 0xfffff998
    6e30:	ands	sp, r2, r2, lsl #24
    6e34:	andsle	r4, r0, pc, lsr #5
    6e38:	blne	144f98 <ftello64@plt+0x14141c>
    6e3c:			; <UNDEFINED> instruction: 0xf8543501
    6e40:			; <UNDEFINED> instruction: 0xf7fc0b04
    6e44:	stmdacs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    6e48:			; <UNDEFINED> instruction: 0xf04fd0f4
    6e4c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6e50:	stmdavs	fp, {r1, r6, fp, sp, lr}^
    6e54:	smullsle	r4, pc, sl, r2	; <UNPREDICTABLE>
    6e58:	strdcs	lr, [r0], -r7
    6e5c:	mrcvs	13, 5, fp, cr1, cr8, {7}
    6e60:			; <UNDEFINED> instruction: 0xf7fc6ea0
    6e64:	stmdacc	r0, {r2, r3, r5, r7, fp, sp, lr, pc}
    6e68:	andcs	fp, r1, r8, lsl pc
    6e6c:	lfmlt	f4, 2, [r8, #256]!	; 0x100
    6e70:	ldrblt	r6, [r8, #2114]!	; 0x842
    6e74:	addsmi	r6, sl, #4915200	; 0x4b0000
    6e78:	stmvs	r2, {r1, r2, r3, r4, r8, ip, lr, pc}
    6e7c:	stmvs	fp, {r1, r2, r9, sl, lr}
    6e80:	addsmi	r4, sl, #13631488	; 0xd00000
    6e84:	stfvcd	f5, [r3, #96]	; 0x60
    6e88:	addsmi	r7, r8, #136, 26	; 0x2200
    6e8c:			; <UNDEFINED> instruction: 0xf010d114
    6e90:	cdpne	8, 0, cr15, cr7, cr7, {1}
    6e94:	svclt	0x00c2d010
    6e98:	strbcc	r3, [r0, #-1600]	; 0xfffff9c0
    6e9c:	cfstrsle	mvf2, [r2], {-0}
    6ea0:	adcmi	lr, r7, #13
    6ea4:			; <UNDEFINED> instruction: 0xf855d00b
    6ea8:	strcc	r1, [r1], #-2820	; 0xfffff4fc
    6eac:	bleq	14500c <ftello64@plt+0x141490>
    6eb0:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6eb4:	rscsle	r2, r4, r0, lsl #16
    6eb8:	rscscc	pc, pc, pc, asr #32
    6ebc:	strdcs	fp, [r0], -r8
    6ec0:	svclt	0x0000bdf8
    6ec4:	andsle	r4, r2, r8, lsl #5
    6ec8:	stmdbvs	r4, {r4, r5, sl, ip, sp, pc}
    6ecc:	cmplt	ip, sp, lsl #18
    6ed0:	stmdbvs	r2, {r0, r2, r3, r6, r8, ip, sp, pc}^
    6ed4:	bne	ff4e1408 <ftello64@plt+0xff4dd88c>
    6ed8:	strtmi	sp, [r9], -r6, lsl #2
    6edc:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
    6ee0:	stmiblt	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ee4:	movwcs	fp, #4405	; 0x1135
    6ee8:	ldclt	6, cr4, [r0], #-96	; 0xffffffa0
    6eec:	movwcs	r4, #1904	; 0x770
    6ef0:			; <UNDEFINED> instruction: 0x47704618
    6ef4:	stmdavs	fp, {r1, r6, fp, sp, lr}^
    6ef8:	ldrsble	r1, [r5, #163]!	; 0xa3
    6efc:	cmpcc	ip, r0, lsr ip
    6f00:			; <UNDEFINED> instruction: 0xf7fc304c
    6f04:	svclt	0x0000b979
    6f08:			; <UNDEFINED> instruction: 0x4605b5f8
    6f0c:	andcs	r4, r1, lr, lsl #12
    6f10:			; <UNDEFINED> instruction: 0xf7fc218c
    6f14:	ldrtmi	lr, [r1], -r6, lsl #27
    6f18:	strtmi	r4, [r8], -r4, lsl #12
    6f1c:	cdp2	0, 6, cr15, cr14, cr13, {1}
    6f20:	andcs	r4, r0, r5, lsl #12
    6f24:			; <UNDEFINED> instruction: 0xff94f013
    6f28:			; <UNDEFINED> instruction: 0x46234632
    6f2c:	strmi	r2, [r7], -r2, lsl #2
    6f30:			; <UNDEFINED> instruction: 0xf0144628
    6f34:	ldmdblt	r8!, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6f38:			; <UNDEFINED> instruction: 0xf0134638
    6f3c:	strtmi	pc, [r8], -r9, lsl #31
    6f40:	stc2	0, cr15, [r8, #180]	; 0xb4
    6f44:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    6f48:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    6f4c:	stc2	7, cr15, [lr], #1020	; 0x3fc
    6f50:			; <UNDEFINED> instruction: 0xf0134638
    6f54:	qsub16mi	pc, r8, sp	; <UNPREDICTABLE>
    6f58:	ldc2l	0, cr15, [ip, #-180]!	; 0xffffff4c
    6f5c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    6f60:	cfstr32mi	mvfx11, [r7], {16}
    6f64:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    6f68:	ldfltd	f3, [r0, #-0]
    6f6c:	andcs	r4, r5, #81920	; 0x14000
    6f70:			; <UNDEFINED> instruction: 0xf7fc4479
    6f74:			; <UNDEFINED> instruction: 0xf025e960
    6f78:	eorvs	pc, r0, r9, ror pc	; <UNPREDICTABLE>
    6f7c:	svclt	0x0000bd10
    6f80:	andeq	lr, r4, r4, ror #5
    6f84:	andeq	r2, r3, ip, lsr #26
    6f88:	svcmi	0x00f0e92d
    6f8c:	strmi	fp, [ip], -fp, lsl #1
    6f90:	movwls	r4, #5655	; 0x1617
    6f94:			; <UNDEFINED> instruction: 0xf02a4605
    6f98:	bls	545d74 <ftello64@plt+0x5421f8>
    6f9c:	stmdbeq	r4, {r2, r4, ip, sp, lr, pc}
    6fa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fa4:	beq	202fbc <ftello64@plt+0x1ff440>
    6fa8:	svclt	0x00186013
    6fac:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6fb0:			; <UNDEFINED> instruction: 0x2644f8df
    6fb4:	andls	r4, r0, sl, ror r4
    6fb8:			; <UNDEFINED> instruction: 0xf8dfd109
    6fbc:	ldmpl	r3, {r6, r9, sl, ip, sp}^
    6fc0:			; <UNDEFINED> instruction: 0x3114f8d3
    6fc4:	blcs	55bd8 <ftello64@plt+0x5205c>
    6fc8:			; <UNDEFINED> instruction: 0xf004bf98
    6fcc:	stmdavs	r9!, {r0, r8, fp}^
    6fd0:	blcs	1a1004 <ftello64@plt+0x19d488>
    6fd4:	rscshi	pc, ip, #64	; 0x40
    6fd8:	subsle	r2, r2, r0, lsl #30
    6fdc:	ldmvs	r3!, {r1, r2, r3, r5, r9, sl, lr}
    6fe0:			; <UNDEFINED> instruction: 0xf10007dc
    6fe4:	ldmdavs	r6!, {r0, r2, r3, r4, r8, pc}
    6fe8:	mvnsle	r2, r0, lsl #28
    6fec:	stmiavs	r3!, {r2, r3, r5, r9, sl, lr}
    6ff0:			; <UNDEFINED> instruction: 0xf1000798
    6ff4:	stmdavs	r4!, {r0, r6, r7, pc}
    6ff8:	mvnsle	r2, r0, lsl #24
    6ffc:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7000:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7004:	ldrdcc	pc, [r8], -fp
    7008:	ldrtle	r0, [ip], #-1178	; 0xfffffb66
    700c:	svceq	0x0000f1ba
    7010:			; <UNDEFINED> instruction: 0xf1b9d04d
    7014:			; <UNDEFINED> instruction: 0xf0400f00
    7018:	mcrcs	0, 0, r8, cr0, cr0, {6}
    701c:	subshi	pc, r9, #0
    7020:	ldmdavs	r1, {r1, r4, r5, r6, fp, sp, lr}
    7024:	svclt	0x001c290e
    7028:	andls	pc, r8, sp, asr #17
    702c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7030:	orrshi	pc, r5, r0
    7034:	tstmi	pc, #2048	; 0x800
    7038:	adcmi	sp, lr, #5
    703c:	mcrls	15, 0, fp, cr2, cr8, {0}
    7040:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    7044:			; <UNDEFINED> instruction: 0xf8db461f
    7048:			; <UNDEFINED> instruction: 0xf4133008
    704c:			; <UNDEFINED> instruction: 0xf0005300
    7050:	cdpcs	2, 0, cr8, cr0, cr15, {2}
    7054:	adcshi	pc, r0, #64	; 0x40
    7058:	streq	pc, [r4, #2271]!	; 0x8df
    705c:			; <UNDEFINED> instruction: 0xf0284478
    7060:	stmdavs	sl!, {r0, r6, sl, fp, ip, sp, lr, pc}^
    7064:	ldrdcc	pc, [r8], -fp
    7068:	vst2.16	{d6-d7}, [r3 :64], r0
    706c:			; <UNDEFINED> instruction: 0xf8905300
    7070:			; <UNDEFINED> instruction: 0x060e103c
    7074:	subshi	pc, pc, #0, 2
    7078:			; <UNDEFINED> instruction: 0xf0002b00
    707c:			; <UNDEFINED> instruction: 0x463e80b6
    7080:			; <UNDEFINED> instruction: 0x463ee154
    7084:	stmdavs	r8, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    7088:			; <UNDEFINED> instruction: 0xf0122100
    708c:			; <UNDEFINED> instruction: 0x4601fa9f
    7090:			; <UNDEFINED> instruction: 0xf0002e00
    7094:			; <UNDEFINED> instruction: 0xf8df8222
    7098:	ldrbtmi	r2, [sl], #-1388	; 0xfffffa94
    709c:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    70a0:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
    70a4:	ldc2	0, cr15, [lr], {40}	; 0x28
    70a8:	svceq	0x0000f1ba
    70ac:			; <UNDEFINED> instruction: 0xf8dbd1b1
    70b0:	vst4.8	{d3-d6}, [r3], r8
    70b4:	cdpcs	3, 0, cr5, cr0, cr0, {0}
    70b8:	mvnshi	pc, r0
    70bc:	ldmdavs	r7, {r1, r4, r5, r6, fp, sp, lr}^
    70c0:			; <UNDEFINED> instruction: 0xf0402b00
    70c4:	ldcvs	0, cr8, [r8], #-640	; 0xfffffd80
    70c8:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    70cc:			; <UNDEFINED> instruction: 0xf7ff4620
    70d0:	adcsmi	pc, r5, #448	; 0x1c0
    70d4:	andle	r6, r4, r8, lsr r4
    70d8:	ldrdcc	pc, [r0], -fp
    70dc:			; <UNDEFINED> instruction: 0xf0402b00
    70e0:			; <UNDEFINED> instruction: 0xf8df8100
    70e4:	strcs	r3, [r0, -r8, lsr #10]
    70e8:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    70ec:	ldrtmi	r9, [r3], -r0, lsl #6
    70f0:	ldrmi	r4, [sl], lr, lsr #12
    70f4:	ldmdavs	r6!, {r0, r1, sp, lr, pc}
    70f8:			; <UNDEFINED> instruction: 0xf0002e00
    70fc:	ldmdavs	r2!, {r5, r7, pc}^
    7100:			; <UNDEFINED> instruction: 0xf0226812
    7104:	bcs	18792c <ftello64@plt+0x183db0>
    7108:	strdcs	sp, [r0, -r5]!
    710c:			; <UNDEFINED> instruction: 0xf7fc2001
    7110:	ldmdavs	r4!, {r3, r7, sl, fp, sp, lr, pc}^
    7114:			; <UNDEFINED> instruction: 0xf1002200
    7118:	strmi	r0, [r1], r4, lsl #16
    711c:	strbmi	r6, [r1], -r0, ror #16
    7120:	ldc2l	0, cr15, [r0], #-72	; 0xffffffb8
    7124:			; <UNDEFINED> instruction: 0xf1096872
    7128:	ldmdavs	r0, {r3, r4, r8}^
    712c:	blx	13c317c <ftello64@plt+0x13bf600>
    7130:	ldmdavs	sp, {r8, r9, fp, ip, pc}^
    7134:	eorsle	r2, ip, r0, lsl #26
    7138:	ldmdblt	r4, {r2, r3, r5, r6, fp, sp, lr}
    713c:	stmdavs	r4!, {r1, r2, r4, r5, sp, lr, pc}
    7140:	stcne	3, cr11, [r0, #-656]!	; 0xfffffd70
    7144:			; <UNDEFINED> instruction: 0x46412214
    7148:	ldmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    714c:	mvnsle	r2, r0, lsl #16
    7150:	ldrdcc	pc, [r8], -fp
    7154:	ldrbmi	r4, [r6], -ip, asr #12
    7158:	strtle	r0, [r1], #-1627	; 0xfffff9a5
    715c:	ldrtmi	fp, [r8], -pc, lsr #2
    7160:			; <UNDEFINED> instruction: 0xf7fc683f
    7164:	svccs	0x0000e844
    7168:			; <UNDEFINED> instruction: 0x4620d1f9
    716c:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7170:	andlt	r4, fp, r0, lsr r6
    7174:	svchi	0x00f0e8bd
    7178:	stmdavs	r3, {r5, r6, fp, sp, lr}
    717c:	svclt	0x00082b0d
    7180:			; <UNDEFINED> instruction: 0xf43f6844
    7184:			; <UNDEFINED> instruction: 0xf8dfaf3b
    7188:			; <UNDEFINED> instruction: 0xf6403488
    718c:			; <UNDEFINED> instruction: 0xf8df528c
    7190:			; <UNDEFINED> instruction: 0xf8df1484
    7194:	ldrbtmi	r0, [fp], #-1156	; 0xfffffb7c
    7198:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    719c:	ldc2	0, cr15, [r8], {40}	; 0x28
    71a0:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    71a4:			; <UNDEFINED> instruction: 0xf0284478
    71a8:	bfi	pc, sp, #23, #1	; <UNPREDICTABLE>
    71ac:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    71b0:			; <UNDEFINED> instruction: 0xf8c9d1c2
    71b4:	strbmi	r7, [pc], -r0
    71b8:			; <UNDEFINED> instruction: 0xf8dbe79d
    71bc:			; <UNDEFINED> instruction: 0xf4133008
    71c0:			; <UNDEFINED> instruction: 0xf0405300
    71c4:	stmdavs	sl!, {r0, r3, r5, r7, pc}^
    71c8:			; <UNDEFINED> instruction: 0xf8906850
    71cc:			; <UNDEFINED> instruction: 0x060e103c
    71d0:	adcshi	pc, sp, r0, asr #2
    71d4:			; <UNDEFINED> instruction: 0xf04f461f
    71d8:			; <UNDEFINED> instruction: 0xf8900801
    71dc:	b	4d3264 <ftello64@plt+0x4cf6e8>
    71e0:	svclt	0x00180f0a
    71e4:			; <UNDEFINED> instruction: 0xf0402300
    71e8:			; <UNDEFINED> instruction: 0xf1b8810f
    71ec:			; <UNDEFINED> instruction: 0xf0400f00
    71f0:	ldrtmi	r8, [lr], -lr, lsr #1
    71f4:	ldrdcc	pc, [r8], -fp
    71f8:	vst2.16	{d6-d7}, [r3 :256], r2
    71fc:	ldmdavs	r7, {r8, r9, ip, lr}^
    7200:			; <UNDEFINED> instruction: 0xf43f2b00
    7204:	ldrtmi	sl, [r8], -r0, ror #30
    7208:			; <UNDEFINED> instruction: 0xf0122100
    720c:			; <UNDEFINED> instruction: 0x4601f9df
    7210:	streq	pc, [ip], #-2271	; 0xfffff721
    7214:			; <UNDEFINED> instruction: 0xf0284478
    7218:	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    721c:			; <UNDEFINED> instruction: 0xe752685f
    7220:	stmdavs	r3, {r4, r5, r6, fp, sp, lr}
    7224:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    7228:			; <UNDEFINED> instruction: 0xf0402b06
    722c:	stmdavs	r0, {r0, r1, r2, r6, r7, r8, pc}^
    7230:	mlascc	sp, r0, r8, pc	; <UNPREDICTABLE>
    7234:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    7238:	eorscc	pc, sp, r0, lsl #17
    723c:	stcls	6, cr14, [r1, #-856]	; 0xfffffca8
    7240:	ldmdblt	r7, {r1, r2, r4, r6, r9, sl, lr}
    7244:	stmdavs	sp!, {r1, r2, r3, r6, r7, r8, sp, lr, pc}
    7248:	stmdavs	fp!, {r0, r2, r4, r7, r8, ip, sp, pc}^
    724c:	bcs	3612bc <ftello64@plt+0x35d740>
    7250:	ldmdavs	r8, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    7254:	blcs	21668 <ftello64@plt+0x1daec>
    7258:			; <UNDEFINED> instruction: 0xf890d1f5
    725c:			; <UNDEFINED> instruction: 0xf0133044
    7260:	rscsle	r0, r0, r8, lsl pc
    7264:	ldrdhi	pc, [r4], -r0
    7268:	strbeq	pc, [ip, #-256]	; 0xffffff00	; <UNPREDICTABLE>
    726c:	and	r4, r6, r1, asr #13
    7270:	mrc2	7, 3, pc, cr6, cr15, {7}
    7274:			; <UNDEFINED> instruction: 0xf7fc4605
    7278:			; <UNDEFINED> instruction: 0x4681e9b4
    727c:	blmi	ffa58c84 <ftello64@plt+0xffa55108>
    7280:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    7284:	svcpl	0x0080f5b2
    7288:			; <UNDEFINED> instruction: 0xf8d3db13
    728c:	ldmib	sl, {r2, sp, pc}^
    7290:	subsvs	r2, sl, r0, lsl #8
    7294:	strtmi	fp, [r0], -ip, lsr #2
    7298:			; <UNDEFINED> instruction: 0xf7fb6824
    729c:	stccs	15, cr14, [r0], {168}	; 0xa8
    72a0:			; <UNDEFINED> instruction: 0x4650d1f9
    72a4:	svc	0x00a2f7fb
    72a8:	ldrbtmi	r4, [sl], #-2783	; 0xfffff521
    72ac:	blcc	61500 <ftello64@plt+0x5d984>
    72b0:			; <UNDEFINED> instruction: 0xf1096093
    72b4:			; <UNDEFINED> instruction: 0xf7fb000f
    72b8:			; <UNDEFINED> instruction: 0x464aee3e
    72bc:	strmi	r4, [r4], -r9, lsr #12
    72c0:	stmib	r4, {r2, r3, ip, sp}^
    72c4:			; <UNDEFINED> instruction: 0xf7fb7801
    72c8:	blmi	ff643048 <ftello64@plt+0xff63f4cc>
    72cc:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    72d0:	andne	lr, r1, #3457024	; 0x34c000
    72d4:	andcc	r6, r1, #92	; 0x5c
    72d8:	mlavs	r1, sl, r0, r6
    72dc:	pop	{r0, r1, r3, ip, sp, pc}
    72e0:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    72e4:			; <UNDEFINED> instruction: 0xf0126858
    72e8:			; <UNDEFINED> instruction: 0xf7fcf9c1
    72ec:	ldmibmi	r0, {r1, r5, r6, r9, fp, sp, lr, pc}^
    72f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    72f4:	andcs	r4, r0, r4, lsl #12
    72f8:	svc	0x009cf7fb
    72fc:	strmi	r6, [r7], -fp, ror #16
    7300:			; <UNDEFINED> instruction: 0xf0126858
    7304:			; <UNDEFINED> instruction: 0x4621f9b3
    7308:	ldrtmi	r4, [r8], -r2, lsl #12
    730c:	blx	8433b4 <ftello64@plt+0x83f838>
    7310:			; <UNDEFINED> instruction: 0xf7fb4620
    7314:	strbt	lr, [r4], ip, ror #30
    7318:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    731c:	stmdavs	sl!, {r9, sl, sp}^
    7320:			; <UNDEFINED> instruction: 0xf8906850
    7324:			; <UNDEFINED> instruction: 0x060f103c
    7328:	rschi	pc, sl, r0, lsl #2
    732c:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
    7330:	blx	ff6433d8 <ftello64@plt+0xff63f85c>
    7334:	ldrdcc	pc, [r8], -fp
    7338:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
    733c:	svceq	0x0000f1b8
    7340:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {1}
    7344:	ldmmi	ip!, {r0, r1, r3, r4, r8, ip, sp, pc}
    7348:			; <UNDEFINED> instruction: 0xf0284478
    734c:	blls	545e80 <ftello64@plt+0x542304>
    7350:	bls	510b58 <ftello64@plt+0x50cfdc>
    7354:			; <UNDEFINED> instruction: 0xf043681b
    7358:	andsvs	r0, r3, r1, lsl #6
    735c:	ldrtmi	lr, [r4], r8, lsl #14
    7360:			; <UNDEFINED> instruction: 0x46e04bb6
    7364:	ldrbtmi	r4, [fp], #-2230	; 0xfffff74a
    7368:	blmi	fedabf90 <ftello64@plt+0xfeda8414>
    736c:	strls	r4, [r5, #-1144]	; 0xfffffb88
    7370:	ldrbtmi	r4, [fp], #-1629	; 0xfffff9a3
    7374:	ldrtmi	r9, [fp], r7
    7378:	movwls	r2, #36864	; 0x9000
    737c:	andls	r9, r2, r3
    7380:	strls	r9, [r4], #-6
    7384:	eorsle	r2, r9, r0, lsl #28
    7388:	cmnle	lr, lr, lsl #18
    738c:	stmiavs	r9!, {sl, sp}
    7390:	streq	r6, [fp], #2135	; 0x857
    7394:			; <UNDEFINED> instruction: 0xf897d44d
    7398:			; <UNDEFINED> instruction: 0x060a103c
    739c:			; <UNDEFINED> instruction: 0xf897d532
    73a0:	b	407428 <ftello64@plt+0x4038ac>
    73a4:	eorle	r0, sp, sl, lsl #30
    73a8:	svceq	0x0030f011
    73ac:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    73b0:	addshi	pc, r6, r0, asr #32
    73b4:	stmdbcs	r0, {r0, r3, r4, r5, r6, r9, fp, sp, lr}
    73b8:	adcshi	pc, r1, r0, asr #32
    73bc:	blls	214a8 <ftello64@plt+0x1d92c>
    73c0:	stmdble	r4, {r0, r3, r4, r7, r9, lr}
    73c4:	ldrsbne	pc, [r8, #133]	; 0x85	; <UNPREDICTABLE>
    73c8:			; <UNDEFINED> instruction: 0xf0002900
    73cc:	blls	67718 <ftello64@plt+0x63b9c>
    73d0:			; <UNDEFINED> instruction: 0xf0402b00
    73d4:	stmiavs	r9!, {r3, r4, r6, r7, pc}
    73d8:			; <UNDEFINED> instruction: 0xf100048b
    73dc:	ldmdavs	sl!, {r0, r3, r5, r6, r7, pc}
    73e0:	addsmi	r9, sl, #6144	; 0x1800
    73e4:	adchi	pc, r3, r0, asr #4
    73e8:	andhi	pc, r8, sp, asr #17
    73ec:	andls	r4, r6, #160, 12	; 0xa000000
    73f0:	eorsle	r2, sl, r0, lsl #24
    73f4:	ldmdavs	r1, {r1, r5, r6, fp, sp, lr}
    73f8:	bicle	r2, r5, r0, lsl #28
    73fc:			; <UNDEFINED> instruction: 0xf8d8290e
    7400:	sbcle	r4, r4, r0
    7404:	ldrb	r4, [r3, r0, lsr #13]!
    7408:	svceq	0x0030f011
    740c:	blcs	3b424 <ftello64@plt+0x378a8>
    7410:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    7414:	rsbs	r4, sp, lr, lsr r6
    7418:	stmdbcs	r0, {r0, r6, r9, fp, sp, lr}
    741c:	addshi	pc, ip, r0
    7420:			; <UNDEFINED> instruction: 0xf43f2b00
    7424:	stmmi	r8, {r1, r5, r6, r7, r9, sl, fp, sp, pc}
    7428:	ldrbtmi	r4, [r8], #-1598	; 0xfffff9c2
    742c:	blx	16c34d4 <ftello64@plt+0x16bf958>
    7430:	smlabbcs	r0, r0, r7, lr
    7434:			; <UNDEFINED> instruction: 0xf0124638
    7438:	strmi	pc, [r1], -r9, asr #17
    743c:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    7440:	blx	14434e8 <ftello64@plt+0x143f96c>
    7444:	mlasne	ip, r7, r8, pc	; <UNPREDICTABLE>
    7448:	ldrle	r0, [r9, #-1544]!	; 0xfffff9f8
    744c:	mlacs	r0, r7, r8, pc	; <UNPREDICTABLE>
    7450:	svceq	0x000aea12
    7454:	stmiavs	fp!, {r3, r5, r7, r8, ip, lr, pc}
    7458:	ldrble	r0, [r3, #1179]	; 0x49b
    745c:			; <UNDEFINED> instruction: 0x4651487c
    7460:	ldrbtmi	r4, [r8], #-1696	; 0xfffff960
    7464:	blx	fc350c <ftello64@plt+0xfbf990>
    7468:	blls	c1378 <ftello64@plt+0xbd7fc>
    746c:	stcls	6, cr4, [r4], {95}	; 0x5f
    7470:	blx	fecd8f24 <ftello64@plt+0xfecd53a8>
    7474:	blls	105688 <ftello64@plt+0x101b0c>
    7478:	strbmi	r9, [fp, #-3333]	; 0xfffff2fb
    747c:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    7480:	blls	53708c <ftello64@plt+0x533510>
    7484:			; <UNDEFINED> instruction: 0xf042681a
    7488:	andsvs	r0, sl, r2, lsl #4
    748c:	tstmi	pc, #2048	; 0x800
    7490:	cfldrdge	mvd15, [r3, #508]	; 0x1fc
    7494:	stmdami	pc!, {r0, r1, r2, r4, r6, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    7498:			; <UNDEFINED> instruction: 0xf0284478
    749c:			; <UNDEFINED> instruction: 0xf8dbfa23
    74a0:	vst4.8	{d3-d6}, [r3], r8
    74a4:	stmdavs	sl!, {r8, r9, ip, lr}^
    74a8:	blcs	2160c <ftello64@plt+0x1da90>
    74ac:	ldfvsd	f5, [r8], #-420	; 0xfffffe5c
    74b0:			; <UNDEFINED> instruction: 0xf7ff462e
    74b4:	strtmi	pc, [r0], -sp, lsr #22
    74b8:	blx	4c54be <ftello64@plt+0x4c1942>
    74bc:			; <UNDEFINED> instruction: 0xe6106438
    74c0:	ldreq	r6, [r2], #2218	; 0x8aa
    74c4:	stmdami	r4!, {r1, r2, r3, r4, r7, r8, sl, ip, lr, pc}^
    74c8:	ldrbtmi	r4, [r8], #-1696	; 0xfffff960
    74cc:	blx	2c3574 <ftello64@plt+0x2bf9f8>
    74d0:	stmdavs	sl!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    74d4:	ldmdavs	r1, {r2, r3, r5, r7, r9, sl, lr}
    74d8:	bmi	18411e8 <ftello64@plt+0x183d66c>
    74dc:	ldrb	r4, [sp, #1146]	; 0x47a
    74e0:	ldreq	r6, [r7], #2218	; 0x8aa
    74e4:	blls	fc668 <ftello64@plt+0xf8aec>
    74e8:	movwcc	r4, #5792	; 0x16a0
    74ec:	ldrb	r9, [pc, -r3, lsl #6]!
    74f0:	ldmdavs	r0, {r1, r3, r5, r6, fp, sp, lr}^
    74f4:	mlasne	ip, r0, r8, pc	; <UNPREDICTABLE>
    74f8:			; <UNDEFINED> instruction: 0xf57f060b
    74fc:			; <UNDEFINED> instruction: 0xe66cae76
    7500:	mlagt	r0, r0, r8, pc	; <UNPREDICTABLE>
    7504:	svceq	0x000aea1c
    7508:			; <UNDEFINED> instruction: 0xf011d01f
    750c:	svclt	0x00080f30
    7510:	addle	r4, r1, r7, lsr r6
    7514:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    7518:			; <UNDEFINED> instruction: 0xf9e4f028
    751c:	stmiavs	sl!, {r1, r3, r8, r9, sl, sp, lr, pc}
    7520:	strble	r0, [r0, #1168]!	; 0x490
    7524:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    7528:			; <UNDEFINED> instruction: 0xf9dcf028
    752c:	tstmi	sl, #57409536	; 0x36c0000
    7530:	svcge	0x005af43f
    7534:			; <UNDEFINED> instruction: 0xf890e766
    7538:	b	7375c0 <ftello64@plt+0x733a44>
    753c:			; <UNDEFINED> instruction: 0xf47f0f0a
    7540:	blcs	332d4 <ftello64@plt+0x2f758>
    7544:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {1}
    7548:	stmdami	r7, {r1, r2, r3, r4, r5, r9, sl, lr}^
    754c:	ldrbmi	r4, [r1], -r2, ror #12
    7550:			; <UNDEFINED> instruction: 0xf0284478
    7554:	strbt	pc, [sp], r7, asr #19	; <UNPREDICTABLE>
    7558:	orrsle	r2, ip, r0, lsl #22
    755c:			; <UNDEFINED> instruction: 0x462e6857
    7560:			; <UNDEFINED> instruction: 0xf7ff6c38
    7564:			; <UNDEFINED> instruction: 0x4620fad5
    7568:	blx	feec556c <ftello64@plt+0xfeec19f0>
    756c:	ldr	r6, [r8, #1080]!	; 0x438
    7570:	ldreq	r6, [r1], #2218	; 0x8aa
    7574:	svcge	0x0046f57f
    7578:	strtmi	r9, [r0], r9, lsl #16
    757c:			; <UNDEFINED> instruction: 0xf9b2f028
    7580:			; <UNDEFINED> instruction: 0x462ee736
    7584:			; <UNDEFINED> instruction: 0x4639e63f
    7588:			; <UNDEFINED> instruction: 0xf7fc2000
    758c:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    7590:	svcge	0x0021f43f
    7594:	ldreq	r6, [r2], #2218	; 0x8aa
    7598:	svcge	0x0034f57f
    759c:	strtmi	r9, [r0], r8, lsl #16
    75a0:			; <UNDEFINED> instruction: 0xf9a0f028
    75a4:	ldmdami	r1!, {r2, r5, r8, r9, sl, sp, lr, pc}
    75a8:			; <UNDEFINED> instruction: 0xf0284478
    75ac:			; <UNDEFINED> instruction: 0xe79af99b
    75b0:			; <UNDEFINED> instruction: 0xf0289807
    75b4:			; <UNDEFINED> instruction: 0xe712f997
    75b8:			; <UNDEFINED> instruction: 0xe6b0463e
    75bc:			; <UNDEFINED> instruction: 0xf6404b2c
    75c0:	stmdbmi	ip!, {r0, r2, r3, r4, r5, r6, r9, ip, lr}
    75c4:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    75c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    75cc:	blx	fe043674 <ftello64@plt+0xfe03faf8>
    75d0:			; <UNDEFINED> instruction: 0xf6404b2a
    75d4:	stmdbmi	sl!, {r0, r1, r4, r5, r6, r9, ip, lr}
    75d8:	ldrbtmi	r4, [fp], #-2090	; 0xfffff7d6
    75dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    75e0:	blx	1dc3688 <ftello64@plt+0x1dbfb0c>
    75e4:	vst1.8	{d20-d21}, [pc :128], r8
    75e8:	stmdami	r8!, {r1, r2, r3, r5, r7, r8, ip, sp, lr}
    75ec:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    75f0:			; <UNDEFINED> instruction: 0xf0283210
    75f4:	svclt	0x0000fa5d
    75f8:	andeq	sp, r4, ip, ror #23
    75fc:	andeq	r0, r0, r4, asr r4
    7600:	andeq	r2, r3, r8, lsl #28
    7604:	andeq	r2, r3, r6, lsl ip
    7608:	andeq	r2, r3, r2, asr #25
    760c:	andeq	lr, r4, lr, asr r1
    7610:			; <UNDEFINED> instruction: 0x000334ba
    7614:	andeq	r2, r3, r0, lsr #22
    7618:	andeq	r2, r3, sl, lsr #23
    761c:	strdeq	r2, [r3], -ip
    7620:	andeq	r2, r3, ip, asr #26
    7624:	andeq	sp, r4, r8, asr #31
    7628:	muleq	r4, lr, pc	; <UNPREDICTABLE>
    762c:	andeq	sp, r4, sl, ror pc
    7630:	andeq	r2, r3, r2, lsl #25
    7634:	andeq	r2, r3, r6, ror #22
    7638:	strdeq	r2, [r3], -r0
    763c:	ldrdeq	r2, [r3], -r6
    7640:	andeq	r2, r3, r0, ror #21
    7644:			; <UNDEFINED> instruction: 0x00032ab2
    7648:	ldrdeq	r2, [r3], -r6
    764c:	andeq	r2, r3, lr, asr r9
    7650:	andeq	r2, r3, r6, ror #18
    7654:	andeq	r2, r3, r4, lsl #21
    7658:	andeq	r2, r3, sl, ror #17
    765c:	ldrdeq	r2, [r3], -r8
    7660:	andeq	r2, r3, sl, asr #19
    7664:	andeq	r2, r3, r6, ror #17
    7668:	andeq	r2, r3, ip, asr r9
    766c:	andeq	r2, r3, r8, asr #16
    7670:	andeq	r3, r3, sl, lsl #1
    7674:	strdeq	r2, [r3], -r0
    7678:	andeq	r2, r3, lr, lsr #14
    767c:	andeq	r3, r3, r6, ror r0
    7680:	ldrdeq	r2, [r3], -ip
    7684:	andeq	r2, r3, lr, ror #13
    7688:	andeq	r3, r3, r4, rrx
    768c:	andeq	r2, r3, sl, asr #13
    7690:	blmi	819f14 <ftello64@plt+0x816398>
    7694:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    7698:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    769c:	strmi	r4, [sp], -r4, lsl #12
    76a0:	tstls	r1, #1769472	; 0x1b0000
    76a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    76a8:	mcr2	0, 4, pc, cr12, cr7, {0}	; <UNPREDICTABLE>
    76ac:	teqlt	ip, r8, ror r1
    76b0:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
    76b4:	blcs	562d0 <ftello64@plt+0x52754>
    76b8:	stmdavs	r4!, {r0, r1, r4, r8, fp, ip, lr, pc}
    76bc:	mvnsle	r2, r0, lsl #24
    76c0:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    76c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    76c8:			; <UNDEFINED> instruction: 0xf0283120
    76cc:	bmi	5458a0 <ftello64@plt+0x541d24>
    76d0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    76d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    76d8:	subsmi	r9, sl, r1, lsl fp
    76dc:	andslt	sp, r3, r6, lsl r1
    76e0:	stcge	13, cr11, [r6], {48}	; 0x30
    76e4:	eorcs	r6, r9, #80, 16	; 0x500000
    76e8:			; <UNDEFINED> instruction: 0xf0124621
    76ec:	strtmi	pc, [fp], -sp, asr #19
    76f0:	vstrge	s8, [r1, #-48]	; 0xffffffd0
    76f4:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
    76f8:			; <UNDEFINED> instruction: 0xf7fc4628
    76fc:	strtmi	lr, [sl], -ip, lsl #17
    7700:	movwcs	r4, #1569	; 0x621
    7704:			; <UNDEFINED> instruction: 0xf0172040
    7708:	strb	pc, [r0, r7, ror #28]!	; <UNPREDICTABLE>
    770c:	stc	7, cr15, [sl, #1004]!	; 0x3ec
    7710:	andeq	sp, r4, ip, lsl #10
    7714:	andeq	r0, r0, r8, lsl #8
    7718:	andeq	r2, r3, ip, lsl #31
    771c:	strdeq	r2, [r3], -lr
    7720:	andeq	sp, r4, lr, asr #9
    7724:	andeq	r2, r3, lr, ror #17
    7728:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
    772c:	stmdavs	r0, {r2, r9, sl, lr}^
    7730:			; <UNDEFINED> instruction: 0xf7fcb108
    7734:			; <UNDEFINED> instruction: 0x4620fcbd
    7738:			; <UNDEFINED> instruction: 0x4010e8bd
    773c:	ldcllt	7, cr15, [r4, #-1004]	; 0xfffffc14
    7740:	svclt	0x00004770
    7744:	svclt	0x00082a00
    7748:	strlt	r4, [r8, #-1546]	; 0xfffff9f6
    774c:	ldmdavs	r3, {r1, r4, r6, fp, sp, lr}
    7750:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    7754:	tstle	r4, r6, lsl #22
    7758:			; <UNDEFINED> instruction: 0x4008e8bd
    775c:			; <UNDEFINED> instruction: 0xf7ff6851
    7760:	blmi	175ad4 <ftello64@plt+0x171f58>
    7764:	adcne	pc, r1, #64, 4
    7768:	stmdami	r5, {r2, r8, fp, lr}
    776c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7770:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    7774:			; <UNDEFINED> instruction: 0xf9acf028
    7778:	andeq	r2, r3, r4, ror #29
    777c:	andeq	r2, r3, sl, asr #10
    7780:	andeq	r2, r3, r6, ror r8
    7784:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    7788:	blmi	8cfbfc <ftello64@plt+0x8cc080>
    778c:	strlt	r4, [r0, #-1276]	; 0xfffffb04
    7790:			; <UNDEFINED> instruction: 0xf85cb083
    7794:	strbtmi	r3, [sl], -r3
    7798:	movwls	r6, #6171	; 0x181b
    779c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    77a0:	blx	fe7437f8 <ftello64@plt+0xfe73fc7c>
    77a4:	blls	33f6c <ftello64@plt+0x303f0>
    77a8:	stmdavc	r3, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}
    77ac:	andeq	pc, r1, r3, lsl r0	; <UNPREDICTABLE>
    77b0:			; <UNDEFINED> instruction: 0xf003bf1c
    77b4:	strdcs	r0, [r4], -lr
    77b8:	svclt	0x00440799
    77bc:	mvnseq	pc, #3
    77c0:	andeq	pc, r1, r0, asr #32
    77c4:	svceq	0x000cf013
    77c8:			; <UNDEFINED> instruction: 0xf003bf1c
    77cc:			; <UNDEFINED> instruction: 0xf04003f3
    77d0:	ldreq	r0, [sl], r2
    77d4:			; <UNDEFINED> instruction: 0xf013d514
    77d8:			; <UNDEFINED> instruction: 0xf0400fdf
    77dc:	andle	r0, r1, r8
    77e0:	addeq	pc, r0, r0, asr #32
    77e4:	blmi	31a020 <ftello64@plt+0x3164a4>
    77e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77ec:	blls	6185c <ftello64@plt+0x5dce0>
    77f0:	qaddle	r4, sl, ip
    77f4:			; <UNDEFINED> instruction: 0xf85db003
    77f8:			; <UNDEFINED> instruction: 0xf44ffb04
    77fc:	ldrb	r7, [r1, r0, lsl #1]!
    7800:	mvnle	r2, r0, lsl #22
    7804:	svclt	0x00082800
    7808:	addvc	pc, r0, pc, asr #8
    780c:			; <UNDEFINED> instruction: 0xf7fbe7ea
    7810:	svclt	0x0000ed2a
    7814:	andeq	sp, r4, r4, lsl r4
    7818:	andeq	r0, r0, r8, lsl #8
    781c:			; <UNDEFINED> instruction: 0x0004d3b8
    7820:	svcmi	0x00f0e92d
    7824:	stmdavs	sp, {r0, r2, r7, ip, sp, pc}^
    7828:	blmi	fe519e7c <ftello64@plt+0xfe516300>
    782c:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}^
    7830:	smlabtcs	r0, fp, r8, r5
    7834:	movwls	r6, #14363	; 0x381b
    7838:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    783c:			; <UNDEFINED> instruction: 0xf043782b
    7840:	eorvc	r0, fp, r4, lsl #6
    7844:	stclvc	3, cr6, [fp, #-388]!	; 0xfffffe7c
    7848:			; <UNDEFINED> instruction: 0xf0002b30
    784c:	stmdavc	fp!, {r0, r1, r5, r7, pc}^
    7850:	stmdbvs	r8!, {r0, r1, r2, r4, r9, sl, lr}
    7854:	umaalcs	pc, r4, r4, r8	; <UNPREDICTABLE>
    7858:			; <UNDEFINED> instruction: 0x0602f013
    785c:	subne	pc, r5, #-2080374783	; 0x84000001
    7860:			; <UNDEFINED> instruction: 0xf88462e0
    7864:	andsle	r2, r0, r4, asr #32
    7868:			; <UNDEFINED> instruction: 0xf043b2d3
    786c:			; <UNDEFINED> instruction: 0xf8840340
    7870:	bmi	fe0d3988 <ftello64@plt+0xfe0cfe0c>
    7874:	ldrbtmi	r4, [sl], #-2945	; 0xfffff47f
    7878:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    787c:	subsmi	r9, sl, r3, lsl #22
    7880:	rscshi	pc, r8, r0, asr #32
    7884:	pop	{r0, r2, ip, sp, pc}
    7888:	stmiavs	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    788c:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    7890:	vcgt.u32	q11, q3, q9
    7894:			; <UNDEFINED> instruction: 0xf8841386
    7898:	stcvc	0, cr3, [fp, #-272]!	; 0xfffffef0
    789c:	subcc	pc, r1, r4, lsl #17
    78a0:			; <UNDEFINED> instruction: 0xf7ff6b68
    78a4:	ldrtmi	pc, [r2], -pc, ror #30	; <UNPREDICTABLE>
    78a8:	mvnvs	r2, r9, lsl #2
    78ac:			; <UNDEFINED> instruction: 0xf0146b68
    78b0:	msrlt	R8_usr, r5
    78b4:	blt	6218c8 <ftello64@plt+0x61dd4c>
    78b8:			; <UNDEFINED> instruction: 0xf0402b00
    78bc:			; <UNDEFINED> instruction: 0xf8948084
    78c0:	andcs	r3, r0, #68	; 0x44
    78c4:	tstcs	r9, r0, lsr #4
    78c8:	biceq	pc, r4, #-1140850687	; 0xbc000001
    78cc:			; <UNDEFINED> instruction: 0xf8846b68
    78d0:			; <UNDEFINED> instruction: 0xf0143044
    78d4:	tstlt	r0, r3, lsl #20	; <UNPREDICTABLE>
    78d8:	blcs	258ec <ftello64@plt+0x21d70>
    78dc:			; <UNDEFINED> instruction: 0xf10dd16b
    78e0:	blvs	1a0a508 <ftello64@plt+0x1a0698c>
    78e4:	ldrbmi	r2, [sl], -fp, lsl #2
    78e8:			; <UNDEFINED> instruction: 0xf9f8f014
    78ec:	strmi	r4, [r1], r0, lsl #13
    78f0:			; <UNDEFINED> instruction: 0xf8ddb108
    78f4:	blvs	1a2b91c <ftello64@plt+0x1a27da0>
    78f8:	tstcs	r5, sl, asr r6
    78fc:			; <UNDEFINED> instruction: 0xf9eef014
    7900:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7904:	adcshi	pc, r1, r0
    7908:	bl	ee518 <ftello64@plt+0xea99c>
    790c:	movwls	r0, #2569	; 0xa09
    7910:	ldrbmi	r6, [sl], -r8, ror #22
    7914:			; <UNDEFINED> instruction: 0xf0142116
    7918:	strmi	pc, [r6], -r1, ror #19
    791c:			; <UNDEFINED> instruction: 0xf0002800
    7920:	blls	a7bb0 <ftello64@plt+0xa4034>
    7924:	movwls	r4, #5274	; 0x149a
    7928:	tstlt	r8, r0, lsr #22
    792c:	mrrc	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
    7930:	andge	pc, r8, sp, asr #17
    7934:	svceq	0x0000f1ba
    7938:			; <UNDEFINED> instruction: 0xf8c4d147
    793c:			; <UNDEFINED> instruction: 0xf894a030
    7940:	ldrbmi	r3, [sl], -r4, asr #32
    7944:	tstcs	lr, r8, ror #22
    7948:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
    794c:	subcc	pc, r4, r4, lsl #17
    7950:			; <UNDEFINED> instruction: 0xf9c4f014
    7954:	blls	b3d7c <ftello64@plt+0xb0200>
    7958:			; <UNDEFINED> instruction: 0xf894bb1b
    795c:	ldrbmi	r3, [sl], -r4, asr #32
    7960:	tstcs	r7, r8, ror #22
    7964:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7968:	subcc	pc, r4, r4, lsl #17
    796c:			; <UNDEFINED> instruction: 0xf9b6f014
    7970:			; <UNDEFINED> instruction: 0xf43f2800
    7974:	blls	b3774 <ftello64@plt+0xafbf8>
    7978:			; <UNDEFINED> instruction: 0xf43f2b00
    797c:			; <UNDEFINED> instruction: 0xf990af7a
    7980:	blcs	13988 <ftello64@plt+0xfe0c>
    7984:			; <UNDEFINED> instruction: 0xf894bfbe
    7988:	vhadd.u32	<illegal reg q9.5>, <illegal reg q7.5>, q2
    798c:			; <UNDEFINED> instruction: 0xf8840341
    7990:	strb	r3, [lr, -r4, asr #32]!
    7994:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    7998:	nopeq	{67}	; 0x43
    799c:	subcc	pc, r4, r4, lsl #17
    79a0:	stmdavc	r3, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    79a4:	svclt	0x004207db
    79a8:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    79ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    79b0:	subcc	pc, r4, r4, lsl #17
    79b4:			; <UNDEFINED> instruction: 0xf894e7d1
    79b8:	andcs	r3, r2, #68	; 0x44
    79bc:	biceq	pc, r4, #-2013265919	; 0x88000001
    79c0:	subcc	pc, r4, r4, lsl #17
    79c4:	ldrtmi	lr, [r8], #-1931	; 0xfffff875
    79c8:			; <UNDEFINED> instruction: 0xf10ae779
    79cc:	subeq	r0, r0, r1
    79d0:	b	fec459c4 <ftello64@plt+0xfec41e48>
    79d4:	movwls	r2, #8960	; 0x2300
    79d8:			; <UNDEFINED> instruction: 0xf1b96320
    79dc:	suble	r0, r7, r0, lsl #30
    79e0:	vmlaeq.f64	d14, d9, d8
    79e4:			; <UNDEFINED> instruction: 0xf04f1c42
    79e8:			; <UNDEFINED> instruction: 0xf8000c01
    79ec:			; <UNDEFINED> instruction: 0xf818c013
    79f0:	strbmi	r1, [r6, #2817]	; 0xb01
    79f4:	andsne	pc, r3, r2, lsl #16
    79f8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    79fc:	mvnsle	r9, r2, lsl #6
    7a00:	movteq	lr, #39680	; 0x9b00
    7a04:			; <UNDEFINED> instruction: 0xb1a29a00
    7a08:	vmlaeq.f64	d14, d2, d7
    7a0c:	strbmi	r1, [fp], -r2, asr #24
    7a10:	stceq	0, cr15, [r2], {79}	; 0x4f
    7a14:	andsgt	pc, r3, r0, lsl #16
    7a18:	blne	85a7c <ftello64@plt+0x81f00>
    7a1c:			; <UNDEFINED> instruction: 0xf80245be
    7a20:			; <UNDEFINED> instruction: 0xf1031013
    7a24:	movwls	r0, #8961	; 0x2301
    7a28:	blls	3c200 <ftello64@plt+0x38684>
    7a2c:	bl	18c98 <ftello64@plt+0x1511c>
    7a30:	bls	4875c <ftello64@plt+0x44be0>
    7a34:	bl	1b40a4 <ftello64@plt+0x1b0528>
    7a38:	mcrrne	12, 0, r0, r2, cr2
    7a3c:	strcs	r4, [r3, -fp, asr #12]
    7a40:	andsvc	pc, r3, r0, lsl #16
    7a44:	blne	85aa4 <ftello64@plt+0x81f28>
    7a48:			; <UNDEFINED> instruction: 0xf80245b4
    7a4c:			; <UNDEFINED> instruction: 0xf1031013
    7a50:	movwls	r0, #8961	; 0x2301
    7a54:	blls	7c22c <ftello64@plt+0x786b0>
    7a58:	bl	18b8c <ftello64@plt+0x15010>
    7a5c:	andcs	r0, r0, #201326593	; 0xc000001
    7a60:	subsvc	r7, sl, sl, lsl r0
    7a64:	andls	lr, r1, fp, ror #14
    7a68:			; <UNDEFINED> instruction: 0x46cae75e
    7a6c:	strb	r9, [pc, -r0]
    7a70:	strb	r4, [r7, r3, lsl #12]
    7a74:	bl	ffdc5a68 <ftello64@plt+0xffdc1eec>
    7a78:	andeq	sp, r4, r4, ror r3
    7a7c:	andeq	r0, r0, r8, lsl #8
    7a80:	andeq	sp, r4, sl, lsr #6
    7a84:	strdlt	fp, [r5], r0
    7a88:	bmi	129b3b4 <ftello64@plt+0x1297838>
    7a8c:	ldrbtmi	r4, [lr], #-2890	; 0xfffff4b6
    7a90:	svcmi	0x004a447a
    7a94:	ldmpl	r3, {r2, r4, r5, r6, r7, fp, sp, lr}^
    7a98:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    7a9c:			; <UNDEFINED> instruction: 0xf04f9303
    7aa0:	bllt	f086a8 <ftello64@plt+0xf04b2c>
    7aa4:	mlascc	sp, r0, r8, pc	; <UNPREDICTABLE>
    7aa8:	ldrbeq	r4, [r9, r5, lsl #12]
    7aac:	svcvc	0x00c3d422
    7ab0:	ldmdale	pc, {r1, r2, r4, r8, r9, fp, sp}	; <UNPREDICTABLE>
    7ab4:	vsubl.s8	q9, d0, d14
    7ab8:	blx	8883fc <ftello64@plt+0x884880>
    7abc:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    7ac0:	stmdbge	r1, {r3, r4, r8, sl, ip, lr, pc}
    7ac4:	stc2	0, cr15, [r2, #68]	; 0x44
    7ac8:			; <UNDEFINED> instruction: 0xc010f8d6
    7acc:	svceq	0x0000f1bc
    7ad0:	stmdbls	r1, {r0, r1, r2, r5, r6, ip, lr, pc}
    7ad4:	stmdals	r2, {r0, r1, r5, r6, r9, sl, lr}
    7ad8:	ldmdavs	fp, {r0, sp, lr, pc}
    7adc:	ldmdavs	sl, {r0, r1, r5, r7, r8, ip, sp, pc}^
    7ae0:	mvnsle	r4, sl, lsl #5
    7ae4:	addmi	r6, r2, #10092544	; 0x9a0000
    7ae8:	blmi	d7c2cc <ftello64@plt+0xd78750>
    7aec:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7af0:	ldrble	r0, [r1], #-1627	; 0xfffff9a5
    7af4:	blmi	c1a3c8 <ftello64@plt+0xc1684c>
    7af8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7afc:	blls	e1b6c <ftello64@plt+0xddff0>
    7b00:	cmple	r3, sl, asr r0
    7b04:	ldcllt	0, cr11, [r0, #20]!
    7b08:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    7b0c:			; <UNDEFINED> instruction: 0xf5b2695a
    7b10:	svclt	0x00a45f80
    7b14:			; <UNDEFINED> instruction: 0x46631052
    7b18:	andcc	sp, r1, #90112	; 0x16000
    7b1c:	andscs	r4, r0, fp, lsr #28
    7b20:	cmnvs	r2, lr, ror r4
    7b24:	b	1c5b18 <ftello64@plt+0x1c1f9c>
    7b28:			; <UNDEFINED> instruction: 0x46296933
    7b2c:	andcs	r4, r0, r4, lsl #12
    7b30:	teqvs	r4, r3, lsr #32
    7b34:	mrc2	7, 7, pc, cr0, cr14, {7}
    7b38:	movwcs	lr, #6621	; 0x19dd
    7b3c:	movwcs	lr, #6596	; 0x19c4
    7b40:	ldrb	r6, [r7, r0, ror #1]
    7b44:	andle	r4, sp, r2, lsr #5
    7b48:	strcc	r6, [r1], #-2075	; 0xfffff7e5
    7b4c:	mvnsle	r2, r0, lsl #22
    7b50:	rsccs	r4, sp, #31744	; 0x7c00
    7b54:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
    7b58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7b5c:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
    7b60:			; <UNDEFINED> instruction: 0xffb6f027
    7b64:	smlalsle	r4, r3, ip, r5
    7b68:	stccs	8, cr6, [r0], {28}
    7b6c:	svcmi	0x001bd0f0
    7b70:	andsvs	r2, sl, r0, lsl #4
    7b74:			; <UNDEFINED> instruction: 0x4626447f
    7b78:	ldmvs	r0!, {r2, r5, fp, sp, lr}^
    7b7c:			; <UNDEFINED> instruction: 0xf846f7ff
    7b80:			; <UNDEFINED> instruction: 0xf7fb4630
    7b84:	ldmdbvs	sl!, {r2, r4, r5, r8, r9, fp, sp, lr, pc}^
    7b88:	cmnvs	fp, r3, asr lr
    7b8c:	mvnsle	r2, r0, lsl #24
    7b90:	svcpl	0x0080f5b3
    7b94:	ldrb	sp, [fp, r2, asr #23]
    7b98:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    7b9c:	cdp2	0, 10, cr15, cr2, cr7, {1}
    7ba0:	ldmdbvs	r2!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    7ba4:	svcpl	0x0080f5b2
    7ba8:	sbfx	sp, r2, #21, #23
    7bac:	bl	16c5ba0 <ftello64@plt+0x16c2024>
    7bb0:			; <UNDEFINED> instruction: 0x0004d7ba
    7bb4:	andeq	sp, r4, r0, lsl r1
    7bb8:	andeq	r0, r0, r8, lsl #8
    7bbc:	andeq	sp, r4, r8, lsl #2
    7bc0:	andeq	r0, r0, r4, asr r4
    7bc4:	andeq	sp, r4, r8, lsr #1
    7bc8:	andeq	sp, r4, lr, lsr r7
    7bcc:	andeq	sp, r4, r8, lsr #14
    7bd0:	strdeq	r2, [r3], -r8
    7bd4:	andeq	r2, r3, lr, asr r1
    7bd8:	strdeq	r2, [r3], -sl
    7bdc:	ldrdeq	sp, [r4], -r4
    7be0:	muleq	r3, sl, r4
    7be4:	blmi	2f50cc <ftello64@plt+0x2f1550>
    7be8:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7bec:	strtmi	fp, [r5], -ip, asr #2
    7bf0:	stmiavs	r8!, {r2, r5, fp, sp, lr}^
    7bf4:			; <UNDEFINED> instruction: 0xf80af7ff
    7bf8:			; <UNDEFINED> instruction: 0xf7fb4628
    7bfc:			; <UNDEFINED> instruction: 0x2c00eaf8
    7c00:	blmi	17c3dc <ftello64@plt+0x178860>
    7c04:	andcs	r2, r0, #1073741824	; 0x40000000
    7c08:	sbcsvs	r4, r9, fp, ror r4
    7c0c:	andcs	lr, r4, #3194880	; 0x30c000
    7c10:	svclt	0x0000bd38
    7c14:	andeq	sp, r4, r0, ror #12
    7c18:	andeq	sp, r4, r0, asr #12
    7c1c:	ldrlt	fp, [r8, #-376]!	; 0xfffffe88
    7c20:	strtmi	r4, [r5], -r4, lsl #12
    7c24:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    7c28:	b	ff845c1c <ftello64@plt+0xff8420a0>
    7c2c:			; <UNDEFINED> instruction: 0xf00768a8
    7c30:	strtmi	pc, [r8], -r1, asr #30
    7c34:	b	ff6c5c28 <ftello64@plt+0xff6c20ac>
    7c38:	mvnsle	r2, r0, lsl #24
    7c3c:			; <UNDEFINED> instruction: 0x4770bd38
    7c40:	blmi	13da580 <ftello64@plt+0x13d6a04>
    7c44:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7c48:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    7c4c:	movwls	r6, #14363	; 0x381b
    7c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7c54:	rsbsle	r2, sl, r0, lsl #16
    7c58:	strmi	r4, [lr], -sl, asr #22
    7c5c:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
    7c60:			; <UNDEFINED> instruction: 0xb1bb691b
    7c64:	and	r6, r1, ip, lsl #16
    7c68:	orrslt	r6, fp, fp, lsl r8
    7c6c:	adcmi	r6, r2, #5898240	; 0x5a0000
    7c70:	ldmvs	sp, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7c74:	addsmi	r6, r5, #7471104	; 0x720000
    7c78:	ldmvs	r9, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    7c7c:	bvs	fe2a28a4 <ftello64@plt+0xfe29ed28>
    7c80:			; <UNDEFINED> instruction: 0xd1f14290
    7c84:	bvs	ff2a29ac <ftello64@plt+0xff29ee30>
    7c88:			; <UNDEFINED> instruction: 0xd1ed4290
    7c8c:			; <UNDEFINED> instruction: 0xf7fe4638
    7c90:	sub	pc, r9, r3, asr #28
    7c94:	blx	643cac <ftello64@plt+0x640130>
    7c98:	stmdacs	r0, {r2, r9, sl, lr}
    7c9c:			; <UNDEFINED> instruction: 0x4631d03d
    7ca0:	blx	143cbe <ftello64@plt+0x140142>
    7ca4:	ldmdacs	fp, {r7, r9, ip, sp, pc}
    7ca8:	strbtmi	sp, [r9], -r0, asr #32
    7cac:			; <UNDEFINED> instruction: 0xf0044620
    7cb0:			; <UNDEFINED> instruction: 0x4605fb55
    7cb4:			; <UNDEFINED> instruction: 0xf0044620
    7cb8:	vstrcs.16	s30, [r0, #-354]	; 0xfffffe9e	; <UNPREDICTABLE>
    7cbc:	blls	3c1b0 <ftello64@plt+0x38634>
    7cc0:	suble	r2, pc, r0, lsl #22
    7cc4:	blcs	21e38 <ftello64@plt+0x1e2bc>
    7cc8:	ldmdavs	sl, {r2, r3, r6, ip, lr, pc}
    7ccc:	cmple	r9, r6, lsl #20
    7cd0:	stmdbge	r1, {r3, r4, r6, fp, sp, lr}
    7cd4:	ldc2l	0, cr15, [sl], #-68	; 0xffffffbc
    7cd8:	blls	61da8 <ftello64@plt+0x5e22c>
    7cdc:	mulle	lr, sl, r2
    7ce0:	strcs	r9, [r9, #-2048]	; 0xfffff800
    7ce4:	cdp2	0, 14, cr15, cr6, cr7, {0}
    7ce8:	blmi	95a58c <ftello64@plt+0x956a10>
    7cec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7cf0:	blls	e1d60 <ftello64@plt+0xde1e4>
    7cf4:	qsuble	r4, sl, r8
    7cf8:	andlt	r4, r5, r8, lsr #12
    7cfc:	ldmdavs	r2!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7d00:	stmdals	r0, {r1, r8, r9, fp, ip, pc}
    7d04:	svclt	0x0018429a
    7d08:	mvnle	r2, r9, lsl #10
    7d0c:	ldrtmi	r6, [r8], -r3, asr #16
    7d10:			; <UNDEFINED> instruction: 0xf7fe6859
    7d14:	stmdals	r0, {r0, r9, sl, fp, ip, sp, lr, pc}
    7d18:			; <UNDEFINED> instruction: 0xf7fbe7e4
    7d1c:	addlt	lr, r4, #136, 24	; 0x8800
    7d20:	strvc	pc, [r0, #-68]	; 0xffffffbc
    7d24:	bicsle	r2, pc, r0, lsl #16
    7d28:	ldrb	r2, [sp, r0, lsl #10]
    7d2c:	strcs	r4, [r9, #-1568]	; 0xfffff9e0
    7d30:			; <UNDEFINED> instruction: 0xf974f004
    7d34:			; <UNDEFINED> instruction: 0x4628e7d8
    7d38:			; <UNDEFINED> instruction: 0xf7fb2509
    7d3c:	strmi	lr, [r1], -ip, lsl #28
    7d40:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    7d44:	ldc2	0, cr15, [r6, #-156]!	; 0xffffff64
    7d48:			; <UNDEFINED> instruction: 0xf7fbe7ce
    7d4c:	blmi	442784 <ftello64@plt+0x43ec08>
    7d50:	eorscs	pc, fp, #64, 4
    7d54:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    7d58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7d5c:	ldrbtmi	r3, [r8], #-864	; 0xfffffca0
    7d60:	cdp2	0, 11, cr15, cr6, cr7, {1}
    7d64:	vqdmulh.s<illegal width 8>	d20, d0, d13
    7d68:	stmdbmi	sp, {r0, r5, r6, r9, sp}
    7d6c:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    7d70:	cmncc	r0, #2030043136	; 0x79000000
    7d74:			; <UNDEFINED> instruction: 0xf0274478
    7d78:	svclt	0x0000feab
    7d7c:	andeq	ip, r4, ip, asr pc
    7d80:	andeq	r0, r0, r8, lsl #8
    7d84:	andeq	sp, r4, sl, ror #11
    7d88:			; <UNDEFINED> instruction: 0x0004ceb4
    7d8c:	andeq	r2, r3, lr, lsr r3
    7d90:	strdeq	r2, [r3], -r8
    7d94:	andeq	r1, r3, lr, asr pc
    7d98:	andeq	r4, r3, lr, lsr r9
    7d9c:	andeq	r2, r3, r2, ror #17
    7da0:	andeq	r1, r3, r8, asr #30
    7da4:	andeq	r2, r3, ip, lsr #6
    7da8:	svcmi	0x00f0e92d
    7dac:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    7db0:	stmdavs	fp, {r1, r8, r9, fp, pc}^
    7db4:	bne	fff46138 <ftello64@plt+0xfff425bc>
    7db8:	bcs	fff4613c <ftello64@plt+0xfff425c0>
    7dbc:	ldrbtmi	fp, [r9], #-155	; 0xffffff65
    7dc0:	andls	r6, r6, fp, lsl r8
    7dc4:	blcs	19dff4 <ftello64@plt+0x19a478>
    7dc8:	andsls	r6, r9, #1179648	; 0x120000
    7dcc:	andeq	pc, r0, #79	; 0x4f
    7dd0:	bcs	ffa46154 <ftello64@plt+0xffa425d8>
    7dd4:	andls	r4, r8, #2046820352	; 0x7a000000
    7dd8:	blcs	17be30 <ftello64@plt+0x1782b4>
    7ddc:			; <UNDEFINED> instruction: 0xf8dfd00a
    7de0:			; <UNDEFINED> instruction: 0xf6402ae0
    7de4:			; <UNDEFINED> instruction: 0xf8df41d9
    7de8:	ldrbtmi	r0, [sl], #-2780	; 0xfffff524
    7dec:	rsbscc	r4, r0, #120, 8	; 0x78000000
    7df0:	cdp2	0, 5, cr15, cr14, cr7, {1}
    7df4:	beq	ff446178 <ftello64@plt+0xff4425fc>
    7df8:			; <UNDEFINED> instruction: 0xf0274478
    7dfc:	ldrdcs	pc, [r1], -fp
    7e00:			; <UNDEFINED> instruction: 0xf8eef7fc
    7e04:	ldc2	0, cr15, [lr], #-164	; 0xffffff5c
    7e08:	ldrdcc	pc, [r4], -r9
    7e0c:	strcs	sl, [r0], #-2325	; 0xfffff6eb
    7e10:	subvs	r6, ip, sl, lsl r8
    7e14:	ldrls	r2, [r5], #-2566	; 0xfffff5fa
    7e18:	ldrls	r6, [r8], #-140	; 0xffffff74
    7e1c:	smlabteq	sp, sp, r9, lr
    7e20:	ldrhi	pc, [pc, #-64]!	; 7de8 <ftello64@plt+0x426c>
    7e24:	ldrdge	pc, [r4], -r3
    7e28:			; <UNDEFINED> instruction: 0xf04fab13
    7e2c:			; <UNDEFINED> instruction: 0x46190b16
    7e30:	bcc	fe443658 <ftello64@plt+0xfe43fadc>
    7e34:	ldrdcc	pc, [r0], -sl
    7e38:	mcr	6, 0, r4, cr8, cr0, {2}
    7e3c:			; <UNDEFINED> instruction: 0xf0113a10
    7e40:	bls	506d5c <ftello64@plt+0x5031e0>
    7e44:	mulscc	sp, sl, r8
    7e48:	ldrdeq	pc, [r4], #-138	; 0xffffff76
    7e4c:			; <UNDEFINED> instruction: 0xf8ca2b03
    7e50:	bls	50fef8 <ftello64@plt+0x50c37c>
    7e54:			; <UNDEFINED> instruction: 0xf8dabf92
    7e58:	strtmi	r3, [r3], -r8
    7e5c:	strbmi	r9, [ip], -sl, lsl #6
    7e60:	eorcs	pc, ip, sl, asr #17
    7e64:	movwls	fp, #32667	; 0x7f9b
    7e68:	movwls	r2, #29441	; 0x7301
    7e6c:			; <UNDEFINED> instruction: 0xf7fb930a
    7e70:	movwcs	lr, #2494	; 0x9be
    7e74:	ldrmi	r9, [r8], r9, lsl #6
    7e78:	tstcc	r1, #3309568	; 0x328000
    7e7c:	movwcc	lr, #47565	; 0xb9cd
    7e80:	stmdavs	r4!, {r1, sp, lr, pc}
    7e84:	eorsle	r2, r4, r0, lsl #24
    7e88:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
    7e8c:	smlatbeq	sp, r3, r1, pc	; <UNPREDICTABLE>
    7e90:	svclt	0x00182b11
    7e94:	stmdble	ip!, {r0, r8, fp, sp}
    7e98:	mvnsle	r2, r2, lsl #22
    7e9c:	blls	4e1ff8 <ftello64@plt+0x4de47c>
    7ea0:	addsmi	r6, sl, #6946816	; 0x6a0000
    7ea4:	stmiavs	sl!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    7ea8:	addsmi	r9, sl, #20, 22	; 0x5000
    7eac:	stmdals	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    7eb0:	strtmi	r2, [r2], -r0, lsl #6
    7eb4:			; <UNDEFINED> instruction: 0xf01a4649
    7eb8:			; <UNDEFINED> instruction: 0x4606fb53
    7ebc:	mvnle	r2, r0, lsl #16
    7ec0:	blcs	827474 <ftello64@plt+0x8238f8>
    7ec4:	strbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    7ec8:	bicsle	r2, sl, pc, lsl fp
    7ecc:	blcs	22780 <ftello64@plt+0x1ec04>
    7ed0:	strthi	pc, [r3], #64	; 0x40
    7ed4:	strbmi	r6, [r3, #-2283]	; 0xfffff715
    7ed8:	stmdavc	sl!, {r0, r1, r4, r6, r7, r8, r9, ip, lr, pc}^
    7edc:	ldrble	r0, [r0], #1938	; 0x792
    7ee0:	ldrmi	r7, [r8], sl, lsr #26
    7ee4:	strls	r9, [fp], #-2828	; 0xfffff4f4
    7ee8:	svclt	0x00384293
    7eec:	movwls	r4, #50707	; 0xc613
    7ef0:			; <UNDEFINED> instruction: 0xf8dae7c7
    7ef4:	strls	r7, [r5, -r4, asr #32]
    7ef8:	subsle	r2, r0, r0, lsl #30
    7efc:	ldrdlt	pc, [r8], #-138	; 0xffffff76
    7f00:	svceq	0x0000f1bb
    7f04:			; <UNDEFINED> instruction: 0xf1a7dd4b
    7f08:			; <UNDEFINED> instruction: 0xf8cd0316
    7f0c:			; <UNDEFINED> instruction: 0xf04f903c
    7f10:			; <UNDEFINED> instruction: 0x26000816
    7f14:			; <UNDEFINED> instruction: 0x96044699
    7f18:	ldrbmi	r3, [lr, #-1537]	; 0xfffff9ff
    7f1c:			; <UNDEFINED> instruction: 0x4635da39
    7f20:			; <UNDEFINED> instruction: 0xf8dae004
    7f24:	strcc	fp, [r1, #-72]	; 0xffffffb8
    7f28:	cfstr32le	mvfx4, [lr, #-684]!	; 0xfffffd54
    7f2c:	andscs	r9, r6, #5120	; 0x1400
    7f30:	blx	21981a <ftello64@plt+0x215c9e>
    7f34:	strtmi	r3, [r1], -r5, lsl #8
    7f38:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f3c:	mvnsle	r2, r0, lsl #16
    7f40:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    7f44:	svclt	0x00bc4295
    7f48:	blls	306b70 <ftello64@plt+0x302ff4>
    7f4c:	ble	5197d8 <ftello64@plt+0x515c5c>
    7f50:			; <UNDEFINED> instruction: 0xf853460b
    7f54:	ldrbmi	r0, [fp, #-3862]	; 0xfffff0ea
    7f58:	ldrd	pc, [r4], -r3
    7f5c:	ldrdgt	pc, [r8], -r3
    7f60:	ldrdvs	r6, [r8], -ip
    7f64:	and	pc, r4, r1, asr #17
    7f68:	andgt	pc, r8, r1, asr #17
    7f6c:	ldmdbvs	r8, {r2, r3, r6, r7, sp, lr}
    7f70:	bhi	fe620398 <ftello64@plt+0xfe61c81c>
    7f74:	ldrmi	r8, [r9], -r8, lsl #5
    7f78:	ldrmi	sp, [r3], sl, ror #3
    7f7c:			; <UNDEFINED> instruction: 0xf04f45ab
    7f80:			; <UNDEFINED> instruction: 0xf8ca0301
    7f84:	movwls	r2, #16456	; 0x4048
    7f88:	ldrbmi	sp, [lr, #-3280]	; 0xfffff330
    7f8c:	ldreq	pc, [r6, -r7, lsl #2]
    7f90:	blls	13eea0 <ftello64@plt+0x13b324>
    7f94:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    7f98:			; <UNDEFINED> instruction: 0xf0402b00
    7f9c:	blls	2e8d20 <ftello64@plt+0x2e51a4>
    7fa0:	bicslt	r9, r3, fp, lsl #28
    7fa4:	ldmdavs	ip, {r0, r1, r3, r4, r6, fp, sp, lr}^
    7fa8:			; <UNDEFINED> instruction: 0xf7ff6b60
    7fac:	andcs	pc, r0, #240640	; 0x3ac00
    7fb0:	strmi	r2, [r6], -r9, lsl #2
    7fb4:			; <UNDEFINED> instruction: 0xf0136b60
    7fb8:			; <UNDEFINED> instruction: 0xb140fe91
    7fbc:	blt	6a1fd0 <ftello64@plt+0x69e454>
    7fc0:	mnfep	f3, #3.0
    7fc4:	ldrmi	r3, [r3], #-2576	; 0xfffff5f0
    7fc8:	movwcs	r9, #4871	; 0x1307
    7fcc:			; <UNDEFINED> instruction: 0xf89a930a
    7fd0:			; <UNDEFINED> instruction: 0xf043303c
    7fd4:			; <UNDEFINED> instruction: 0xf88a0380
    7fd8:	blls	2540d0 <ftello64@plt+0x250554>
    7fdc:			; <UNDEFINED> instruction: 0xf0002b00
    7fe0:	strcs	r8, [r0, #-204]	; 0xffffff34
    7fe4:	strtmi	r4, [r8], ip, asr #12
    7fe8:	ands	r4, r0, pc, lsr #12
    7fec:	svclt	0x00182f00
    7ff0:	svceq	0x0000f1b8
    7ff4:	blcs	37c51c <ftello64@plt+0x3789a0>
    7ff8:	streq	pc, [r0, #-79]	; 0xffffffb1
    7ffc:	strtmi	fp, [r7], -r4, lsl #30
    8000:	andle	r4, r1, r8, lsr #13
    8004:	strtmi	r4, [r8], pc, lsr #12
    8008:	stccs	8, cr6, [r0], {36}	; 0x24
    800c:	stmdavs	r2!, {r2, r3, r6, ip, lr, pc}^
    8010:	blcs	3a2064 <ftello64@plt+0x39e4e8>
    8014:			; <UNDEFINED> instruction: 0xf1a3d048
    8018:			; <UNDEFINED> instruction: 0xf031010d
    801c:	rscle	r0, r5, r4, lsl #2
    8020:	mvnsle	r2, r2, lsl #22
    8024:	rscle	r2, pc, r0, lsl #30
    8028:	ldrdlt	pc, [r4], -r2
    802c:			; <UNDEFINED> instruction: 0xf8db9b13
    8030:	addsmi	r2, sl, #4
    8034:			; <UNDEFINED> instruction: 0xf8dbd1e8
    8038:	blls	510060 <ftello64@plt+0x50c4e4>
    803c:			; <UNDEFINED> instruction: 0xd1e3429a
    8040:	movwcs	r9, #2054	; 0x806
    8044:	strbmi	r4, [r9], -r2, lsr #12
    8048:	blx	fe2c40b8 <ftello64@plt+0xfe2c053c>
    804c:	bicsle	r2, fp, r0, lsl #16
    8050:	mulscc	r5, fp, r8
    8054:	andeq	pc, r3, #35	; 0x23
    8058:	svclt	0x00182b30
    805c:	bicsle	r2, r3, r0, lsl sl
    8060:	ldrdcc	pc, [ip], -fp
    8064:	bicle	r4, pc, #-1342177270	; 0xb000000a
    8068:	ldrmi	r6, [sp], -r2, ror #16
    806c:	ldmdavs	r3, {r5, r7, r9, sl, lr}^
    8070:	vceq.i32	d23, d0, d10
    8074:	andsvc	r0, sl, r2, lsl #5
    8078:			; <UNDEFINED> instruction: 0xf89b9a0c
    807c:	addsmi	r3, sl, #20
    8080:	sasxmi	fp, sl, r8
    8084:	ldr	r9, [pc, ip, lsl #4]!
    8088:	bcs	4438f0 <ftello64@plt+0x43fd74>
    808c:	ldrdne	pc, [r4], -r8
    8090:			; <UNDEFINED> instruction: 0xf7ff6878
    8094:	stmdavs	r3!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    8098:	mlascs	ip, sl, r8, pc	; <UNPREDICTABLE>
    809c:			; <UNDEFINED> instruction: 0xf042681b
    80a0:			; <UNDEFINED> instruction: 0xf88a0280
    80a4:			; <UNDEFINED> instruction: 0xe7a6203c
    80a8:	svclt	0x00182f00
    80ac:	svceq	0x0000f1b8
    80b0:	adchi	pc, sl, r0, asr #32
    80b4:	mlascc	ip, sl, r9, pc	; <UNPREDICTABLE>
    80b8:	blle	c92cc0 <ftello64@plt+0xc8f144>
    80bc:			; <UNDEFINED> instruction: 0xf8df9a08
    80c0:	ldmpl	r3, {r2, r3, fp, ip, sp}^
    80c4:			; <UNDEFINED> instruction: 0x21bcf8d3
    80c8:	ldmdavs	fp, {r1, r3, r4, r6, r8, ip, sp, pc}
    80cc:			; <UNDEFINED> instruction: 0xf0402b00
    80d0:			; <UNDEFINED> instruction: 0xf89a82d0
    80d4:			; <UNDEFINED> instruction: 0xf043303c
    80d8:			; <UNDEFINED> instruction: 0xf88a0380
    80dc:			; <UNDEFINED> instruction: 0x061b303c
    80e0:			; <UNDEFINED> instruction: 0x464fd41f
    80e4:	and	r2, r4, r0, lsl #8
    80e8:			; <UNDEFINED> instruction: 0xf0002b02
    80ec:	ldmdavs	pc!, {r0, r1, r3, r4, r7, pc}	; <UNPREDICTABLE>
    80f0:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, sp, pc}^
    80f4:	blcs	3a2148 <ftello64@plt+0x39e5cc>
    80f8:	blcs	37c14c <ftello64@plt+0x3785d0>
    80fc:			; <UNDEFINED> instruction: 0x463cd1f4
    8100:	stmdals	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8104:			; <UNDEFINED> instruction: 0xf7fb4629
    8108:	stmdacs	r6, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    810c:	adchi	pc, sp, r0, asr #32
    8110:			; <UNDEFINED> instruction: 0xf7fe4628
    8114:			; <UNDEFINED> instruction: 0xf89afd7b
    8118:			; <UNDEFINED> instruction: 0xf043303c
    811c:			; <UNDEFINED> instruction: 0xf88a0380
    8120:	blls	314218 <ftello64@plt+0x31069c>
    8124:	andscc	pc, lr, sl, lsl #17
    8128:	subsle	r2, r5, r0, lsl #28
    812c:	mulseq	pc, sl, r8	; <UNPREDICTABLE>
    8130:			; <UNDEFINED> instruction: 0xff94f00d
    8134:	andmi	fp, r6, r0, lsl #2
    8138:			; <UNDEFINED> instruction: 0xf0469b0a
    813c:			; <UNDEFINED> instruction: 0xf88a0604
    8140:	blcs	201c8 <ftello64@plt+0x1c64c>
    8144:	addshi	pc, r6, r0, asr #32
    8148:	strbmi	r9, [fp], -sl, lsl #16
    814c:	and	r9, r3, r7, lsl #24
    8150:	blcs	221c4 <ftello64@plt+0x1e648>
    8154:	addhi	pc, sp, r0
    8158:	stmdavs	sl, {r0, r3, r4, r6, fp, sp, lr}
    815c:			; <UNDEFINED> instruction: 0xf0002a0e
    8160:	bcs	368388 <ftello64@plt+0x36480c>
    8164:	stmdavs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    8168:	bcs	22998 <ftello64@plt+0x1ee1c>
    816c:	blvs	127c534 <ftello64@plt+0x12789b8>
    8170:	svclt	0x00844281
    8174:			; <UNDEFINED> instruction: 0x46084614
    8178:			; <UNDEFINED> instruction: 0xf8dae7ea
    817c:	strbmi	r3, [ip], -r4, asr #32
    8180:	stmdblt	r3!, {r1, r2, r8, r9, sl, fp, ip, pc}
    8184:	stmdavs	r4!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    8188:			; <UNDEFINED> instruction: 0xf43f2c00
    818c:	stmdavs	r2!, {r1, r3, r5, r8, r9, sl, fp, sp, pc}^
    8190:	blcs	3621e4 <ftello64@plt+0x35e668>
    8194:	svcge	0x0025f43f
    8198:	mvnsle	r2, r2, lsl #22
    819c:	stclvc	8, cr6, [fp, #-340]!	; 0xfffffeac
    81a0:	mvnsle	r2, r0, lsr #22
    81a4:	blls	4e2354 <ftello64@plt+0x4de7d8>
    81a8:			; <UNDEFINED> instruction: 0xd103429a
    81ac:	blls	52245c <ftello64@plt+0x51e8e0>
    81b0:	smlalle	r4, r8, sl, r2
    81b4:	ldrbmi	r4, [r1], -sl, lsr #12
    81b8:			; <UNDEFINED> instruction: 0xf0194638
    81bc:	stmdacs	r0, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    81c0:	tsthi	lr, #0	; <UNPREDICTABLE>
    81c4:	stmdacs	r9, {r7, r9, ip, sp, pc}
    81c8:			; <UNDEFINED> instruction: 0xf89abf02
    81cc:			; <UNDEFINED> instruction: 0xf043303c
    81d0:			; <UNDEFINED> instruction: 0xf88a0340
    81d4:			; <UNDEFINED> instruction: 0xe7d6303c
    81d8:			; <UNDEFINED> instruction: 0x464b4634
    81dc:	ldmdavs	fp, {r0, r1, sp, lr, pc}
    81e0:			; <UNDEFINED> instruction: 0xf0002b00
    81e4:	ldmdavs	r9, {r0, r2, r3, r9, pc}^
    81e8:	bcs	3a2218 <ftello64@plt+0x39e69c>
    81ec:	andhi	pc, r8, #0
    81f0:	mvnsle	r2, sp, lsl #20
    81f4:	stmibvs	sl, {r0, r3, r6, fp, sp, lr}^
    81f8:	rscsle	r2, r0, r0, lsl #20
    81fc:	adcsmi	r6, r1, #74752	; 0x12400
    8200:	ldrmi	fp, [r4], -r4, lsl #31
    8204:	strb	r4, [sl, lr, lsl #12]!
    8208:	bcs	443a70 <ftello64@plt+0x43fef4>
    820c:	ldrdne	pc, [r4], -r8
    8210:			; <UNDEFINED> instruction: 0xf7ff6878
    8214:			; <UNDEFINED> instruction: 0xf89afb05
    8218:			; <UNDEFINED> instruction: 0xf043303c
    821c:			; <UNDEFINED> instruction: 0xf88a0380
    8220:	smlaldx	r3, r7, ip, r0
    8224:			; <UNDEFINED> instruction: 0xf43f2c00
    8228:	ldmdavs	r5, {r1, r5, r6, r8, r9, sl, fp, sp, pc}^
    822c:	stmdavs	sl!, {r0, r1, r4, r8, r9, fp, ip, pc}^
    8230:			; <UNDEFINED> instruction: 0xd104429a
    8234:	blls	5224e4 <ftello64@plt+0x51e968>
    8238:			; <UNDEFINED> instruction: 0xf43f429a
    823c:	orrcs	sl, r4, r8, asr pc
    8240:			; <UNDEFINED> instruction: 0xf7fb2001
    8244:	vstmdbne	r9!, {d14-<overflow reg d68>}
    8248:			; <UNDEFINED> instruction: 0xf7ff4605
    824c:	stmdblt	r0!, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    8250:	strtmi	r9, [fp], -r3
    8254:	ldrtmi	r9, [sl], -r2
    8258:	strbmi	r9, [r9], -r1
    825c:	stmdals	r6, {ip, pc}
    8260:			; <UNDEFINED> instruction: 0xffcef019
    8264:			; <UNDEFINED> instruction: 0xf43f2800
    8268:	strtmi	sl, [r8], -ip, asr #30
    826c:	stc2l	7, cr15, [lr], {254}	; 0xfe
    8270:	strls	lr, [r7], #-1853	; 0xfffff8c3
    8274:	blcs	2ee98 <ftello64@plt+0x2b31c>
    8278:	bichi	pc, fp, r0, asr #32
    827c:	ldrdcc	pc, [r8], -sl
    8280:	blls	1ecea4 <ftello64@plt+0x1e9328>
    8284:	stmdbls	sp, {r8, sl, sp}
    8288:	strtmi	r4, [lr], -pc, lsr #12
    828c:	ldrmi	r4, [sl], -r8, lsr #13
    8290:	strmi	r4, [r8], -ip, asr #12
    8294:	andcc	pc, r4, sl, asr #17
    8298:	svclt	0x00984298
    829c:	ldrmi	r4, [r9], -sl, lsr #12
    82a0:	eorcs	pc, r4, sl, asr #17
    82a4:	stmdavs	r4!, {r0, sp, lr, pc}
    82a8:	stmdavs	r2!, {r2, r8, r9, ip, sp, pc}^
    82ac:	blcs	3a2300 <ftello64@plt+0x39e784>
    82b0:	blcs	37c328 <ftello64@plt+0x3787ac>
    82b4:	ldmdavs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    82b8:	blcs	226cc <ftello64@plt+0x1eb50>
    82bc:			; <UNDEFINED> instruction: 0xf890d1f3
    82c0:	blvs	10d03d8 <ftello64@plt+0x10cc85c>
    82c4:	svceq	0x0018f012
    82c8:			; <UNDEFINED> instruction: 0x81adf000
    82cc:	svclt	0x00844543
    82d0:			; <UNDEFINED> instruction: 0x46264698
    82d4:	mvnle	sp, r7, ror #17
    82d8:	rscle	r2, r4, r0, lsl #28
    82dc:	ldmdavs	r9, {r0, r1, r4, r5, r6, fp, sp, lr}^
    82e0:	ldc2l	7, cr15, [r0, #1016]!	; 0x3f8
    82e4:	svclt	0x00c82800
    82e8:	ldrb	r4, [ip, r6, lsr #12]
    82ec:	ldmdblt	r6, {r0, r1, r3, r6, r9, sl, lr}
    82f0:	ldmdavs	fp, {r3, r4, sp, lr, pc}
    82f4:	ldmdavs	r9, {r0, r1, r4, r8, r9, ip, sp, pc}^
    82f8:	bcs	3a2328 <ftello64@plt+0x39e7ac>
    82fc:	bcs	37c37c <ftello64@plt+0x378800>
    8300:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    8304:	svclt	0x00181af2
    8308:	stmdbvs	r8, {r0, r9, sp}
    830c:	svclt	0x00182800
    8310:	bcs	10b18 <ftello64@plt+0xcf9c>
    8314:			; <UNDEFINED> instruction: 0xf891d0ed
    8318:	vhadd.u32	q9, <illegal reg q7.5>, q2
    831c:			; <UNDEFINED> instruction: 0xf88102c4
    8320:	strb	r2, [r6, r4, asr #32]!
    8324:			; <UNDEFINED> instruction: 0xf0002d00
    8328:	stmdavs	fp!, {r0, r1, r4, r5, r7, r8, pc}^
    832c:	ldmdavs	fp, {r0, r8, sp}^
    8330:	umaalcs	pc, r4, r3, r8	; <UNPREDICTABLE>
    8334:	sbceq	pc, r4, #-2080374783	; 0x84000001
    8338:	subcs	pc, r4, r3, lsl #17
    833c:	and	r4, r2, ip, asr #12
    8340:	stccs	8, cr6, [r0], {36}	; 0x24
    8344:	stmdavs	r3!, {r1, r2, r3, r4, r6, ip, lr, pc}^
    8348:	blcs	3a23bc <ftello64@plt+0x39e840>
    834c:			; <UNDEFINED> instruction: 0xf029d1f8
    8350:	stmdavs	r3!, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
    8354:	blcs	3a23c8 <ftello64@plt+0x39e84c>
    8358:			; <UNDEFINED> instruction: 0xf0404606
    835c:			; <UNDEFINED> instruction: 0xf8d98295
    8360:	ldmdavs	pc, {r2, ip, sp}^	; <UNPREDICTABLE>
    8364:	blcs	e8158 <ftello64@plt+0xe45dc>
    8368:	vnmla.f16	s26, s17, s21
    836c:			; <UNDEFINED> instruction: 0x46381a90
    8370:			; <UNDEFINED> instruction: 0xf92cf011
    8374:	bvs	feee2500 <ftello64@plt+0xfeede984>
    8378:	stmdavs	sp, {r1, r5, fp, sp, lr}^
    837c:	bvs	ffe60e30 <ftello64@plt+0xffe5d2b4>
    8380:			; <UNDEFINED> instruction: 0xf8d58fab
    8384:	vld4.8	{d11-d14}, [r3], r0
    8388:	rscvs	r5, r9, #132, 6	; 0x10000002
    838c:	bcs	2a240 <ftello64@plt+0x266c4>
    8390:			; <UNDEFINED> instruction: 0xf04fd038
    8394:	strtmi	r0, [r0], r0, lsl #20
    8398:	andsge	pc, r0, sp, asr #17
    839c:	ldmdavs	r2, {r0, r1, sp, lr, pc}
    83a0:			; <UNDEFINED> instruction: 0xf0002a00
    83a4:	ldmdavs	r1, {r2, r7, pc}^
    83a8:	blcs	3a23dc <ftello64@plt+0x39e860>
    83ac:	blcs	bc5b0 <ftello64@plt+0xb8a34>
    83b0:	stmdavs	ip, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    83b4:	stmdavs	r1!, {r0, r1, r4, r8, r9, fp, ip, pc}^
    83b8:			; <UNDEFINED> instruction: 0xd1f04299
    83bc:	blls	522648 <ftello64@plt+0x51eacc>
    83c0:			; <UNDEFINED> instruction: 0xd1ec4299
    83c4:	movwcs	r9, #2054	; 0x806
    83c8:	andls	r4, r5, #76546048	; 0x4900000
    83cc:			; <UNDEFINED> instruction: 0xf8c8f01a
    83d0:	stmdacs	r0, {r0, r2, r9, fp, ip, pc}
    83d4:	stfvcp	f5, [r3, #-908]!	; 0xfffffc74
    83d8:			; <UNDEFINED> instruction: 0xf0002b28
    83dc:	blcs	628ba4 <ftello64@plt+0x625028>
    83e0:	stmiavs	r0!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    83e4:	addsmi	r9, r8, #4, 22	; 0x1000
    83e8:	stmdavc	r3!, {r0, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
    83ec:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    83f0:	ldmdavs	r1, {r0, r2, r4, r6, r7, r8, ip, lr, pc}^
    83f4:	mulls	r4, r2, r6
    83f8:	stmdavc	r8, {r0, r3, r6, fp, sp, lr}
    83fc:	addeq	pc, r2, r3, ror #6
    8400:	strb	r7, [ip, r8]
    8404:	ldrdcs	pc, [r4], -r9
    8408:	ldmdavs	r5, {r0, r3, r8, r9, sl, fp, ip, pc}^
    840c:			; <UNDEFINED> instruction: 0xf0402f00
    8410:	bvs	1ba8738 <ftello64@plt+0x1ba4bbc>
    8414:			; <UNDEFINED> instruction: 0xf0402e00
    8418:			; <UNDEFINED> instruction: 0xf99580c4
    841c:	blcs	14514 <ftello64@plt+0x10998>
    8420:			; <UNDEFINED> instruction: 0x4611bfbc
    8424:	blle	159d5c <ftello64@plt+0x1561e0>
    8428:	stmdavs	r4!, {r2, r3, r4, r5, r7, sp, lr, pc}
    842c:			; <UNDEFINED> instruction: 0xf0002c00
    8430:	stmdavs	r1!, {r3, r5, r7, r8, pc}^
    8434:	blcs	3a2468 <ftello64@plt+0x39e8ec>
    8438:			; <UNDEFINED> instruction: 0x81a5f000
    843c:	mvnsle	r2, sp, lsl #22
    8440:	ldmdbvs	r9, {r0, r1, r3, r6, fp, sp, lr}
    8444:	mvnsle	r2, r0, lsl #18
    8448:	umaalne	pc, r4, r3, r8	; <UNPREDICTABLE>
    844c:	svceq	0x0018f011
    8450:	rscle	r4, sl, r8, lsl #12
    8454:			; <UNDEFINED> instruction: 0xf0006b1c
    8458:	strbmi	r0, [sp], -r1, lsl #12
    845c:	stmdavs	sl!, {sp, lr, pc}^
    8460:			; <UNDEFINED> instruction: 0xf0236813
    8464:	blcs	18908c <ftello64@plt+0x185510>
    8468:	ldmdavs	r7, {r1, r2, r3, r8, ip, lr, pc}^
    846c:			; <UNDEFINED> instruction: 0xb1086bb8
    8470:	mrc	7, 5, APSR_nzcv, cr12, cr10, {7}
    8474:			; <UNDEFINED> instruction: 0xf7fe4620
    8478:			; <UNDEFINED> instruction: 0xf897fa4b
    847c:	vqadd.u32	d19, d6, d28
    8480:			; <UNDEFINED> instruction: 0xf8870300
    8484:			; <UNDEFINED> instruction: 0x63b8303c
    8488:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    848c:			; <UNDEFINED> instruction: 0xf8dfd1e7
    8490:			; <UNDEFINED> instruction: 0xf8df2440
    8494:	ldrbtmi	r3, [sl], #-1060	; 0xfffffbdc
    8498:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    849c:	subsmi	r9, sl, r9, lsl fp
    84a0:	mvnshi	pc, r0, asr #32
    84a4:	ldc	0, cr11, [sp], #108	; 0x6c
    84a8:	pop	{r1, r8, r9, fp, pc}
    84ac:			; <UNDEFINED> instruction: 0x46448ff0
    84b0:	svceq	0x0000f1ba
    84b4:	svcge	0x0044f43f
    84b8:	ldrdcc	pc, [r4], -sl
    84bc:	ldrdhi	pc, [r4], -r3
    84c0:	mulcc	r0, r8, r8
    84c4:	ldrsbteq	pc, [r4], -r8	; <UNPREDICTABLE>
    84c8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    84cc:	andcc	pc, r0, r8, lsl #17
    84d0:			; <UNDEFINED> instruction: 0xf958f7ff
    84d4:	svcvc	0x00e84682
    84d8:	svceq	0x0000f1ba
    84dc:	adcshi	pc, r6, r0, asr #32
    84e0:	ldc2	0, cr15, [ip, #52]!	; 0x34
    84e4:			; <UNDEFINED> instruction: 0xf8854682
    84e8:	andcs	sl, r0, #32
    84ec:	ldrsbteq	pc, [r4], -r8	; <UNPREDICTABLE>
    84f0:			; <UNDEFINED> instruction: 0xf0132109
    84f4:	strdlt	pc, [r0, -r3]!
    84f8:	blt	422508 <ftello64@plt+0x41e98c>
    84fc:			; <UNDEFINED> instruction: 0xf0402a00
    8500:	addmi	r8, r6, #182	; 0xb6
    8504:	strmi	fp, [r6], -ip, lsl #31
    8508:	rsbvs	r2, r8, r0, lsl #12
    850c:	svcvc	0x00e8626e
    8510:	stc2	0, cr15, [r0, #52]!	; 0x34
    8514:			; <UNDEFINED> instruction: 0xf47f2800
    8518:			; <UNDEFINED> instruction: 0xf895af13
    851c:			; <UNDEFINED> instruction: 0xf895303d
    8520:			; <UNDEFINED> instruction: 0xf013203c
    8524:			; <UNDEFINED> instruction: 0xf0420306
    8528:			; <UNDEFINED> instruction: 0xf8850280
    852c:			; <UNDEFINED> instruction: 0xf47f203c
    8530:			; <UNDEFINED> instruction: 0xf10daf07
    8534:			; <UNDEFINED> instruction: 0xf10d0a44
    8538:	ldrmi	r0, [lr], -r8, asr #22
    853c:	movwls	r9, #17169	; 0x4311
    8540:			; <UNDEFINED> instruction: 0xf8d82200
    8544:			; <UNDEFINED> instruction: 0x46530034
    8548:			; <UNDEFINED> instruction: 0x21209200
    854c:			; <UNDEFINED> instruction: 0xf012465a
    8550:	stmdacs	r0, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    8554:	sbchi	pc, pc, r0
    8558:	stmdbcs	r3, {r1, r4, r8, fp, ip, pc}
    855c:			; <UNDEFINED> instruction: 0xf890d9f0
    8560:			; <UNDEFINED> instruction: 0xf1bcc000
    8564:			; <UNDEFINED> instruction: 0xf0000f03
    8568:			; <UNDEFINED> instruction: 0xf1bc80c1
    856c:	mvnle	r0, r4, lsl #30
    8570:	blcs	666684 <ftello64@plt+0x662b08>
    8574:			; <UNDEFINED> instruction: 0xf7fed1e4
    8578:	strmi	pc, [r3], -r7, asr #25
    857c:	sbcsle	r2, pc, r0, lsl #16
    8580:	stmdbls	r4, {r1, r6, r7, fp, sp, lr}
    8584:	vhsub.s8	d20, d16, d10
    8588:	mvfcss	f0, f1
    858c:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    8590:	ldrtmi	r9, [r0], -r4
    8594:			; <UNDEFINED> instruction: 0xf98af7fe
    8598:	ldmvs	sl, {r2, r8, r9, fp, ip, pc}^
    859c:	andls	r4, r4, #31457280	; 0x1e00000
    85a0:	svcls	0x0009e7ce
    85a4:	and	r4, r0, ip, asr #12
    85a8:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
    85ac:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    85b0:	tstle	r3, r6, lsl #22
    85b4:	mlascc	ip, r5, r9, pc	; <UNPREDICTABLE>
    85b8:	blcs	22718 <ftello64@plt+0x1eb9c>
    85bc:			; <UNDEFINED> instruction: 0xf896bfa2
    85c0:	vqadd.u32	d19, d15, d28
    85c4:			; <UNDEFINED> instruction: 0xf88613c7
    85c8:			; <UNDEFINED> instruction: 0xb127303c
    85cc:	mlascc	ip, r6, r8, pc	; <UNPREDICTABLE>
    85d0:	svceq	0x0030f013
    85d4:	bvs	1afc5f4 <ftello64@plt+0x1af8a78>
    85d8:	rsbsvs	fp, r3, #-1073741824	; 0xc0000000
    85dc:	stccs	8, cr6, [r0], {36}	; 0x24
    85e0:	ldrb	sp, [r4, -r2, ror #3]
    85e4:	ldrsbt	pc, [r8], -sp	; <UNPREDICTABLE>
    85e8:	vmin.u32	d20, d23, d12
    85ec:			; <UNDEFINED> instruction: 0xf8861c05
    85f0:	ldm	lr!, {r2, r3, r4, r5, lr, pc}
    85f4:	rscsvs	r0, r0, pc
    85f8:	cmnvs	r2, r1, lsr r1
    85fc:			; <UNDEFINED> instruction: 0xe7ea61b3
    8600:	mulseq	pc, sl, r8	; <UNPREDICTABLE>
    8604:			; <UNDEFINED> instruction: 0xf0402c00
    8608:			; <UNDEFINED> instruction: 0xf00d814a
    860c:	strmi	pc, [r6], -r7, lsr #26
    8610:			; <UNDEFINED> instruction: 0xf8dae592
    8614:	bls	1d463c <ftello64@plt+0x1d0ac0>
    8618:	svclt	0x00182b00
    861c:	svclt	0x0098429a
    8620:	movwls	r4, #30227	; 0x7613
    8624:	adcsmi	lr, fp, #47185920	; 0x2d00000
    8628:	ldrmi	fp, [pc], -r4, lsl #31
    862c:			; <UNDEFINED> instruction: 0xf63f4625
    8630:			; <UNDEFINED> instruction: 0xf47fae3a
    8634:	stccs	14, cr10, [r0, #-224]	; 0xffffff20
    8638:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
    863c:	ldmdavs	r9, {r0, r1, r3, r5, r6, fp, sp, lr}^
    8640:	mcrr2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    8644:	svclt	0x00c82800
    8648:	strt	r4, [ip], -r5, lsr #12
    864c:	stc2	0, cr15, [r6, #-52]	; 0xffffffcc
    8650:			; <UNDEFINED> instruction: 0xf43f2800
    8654:	b	2b437c <ftello64@plt+0x2b0800>
    8658:	strb	r0, [r4, -r0, lsl #20]
    865c:	stmdals	r5, {r1, r2, r4, r8, sp}
    8660:			; <UNDEFINED> instruction: 0xf10bfb01
    8664:	svc	0x0006f7fa
    8668:	subeq	pc, r4, sl, asr #17
    866c:	ldrbmi	lr, [r8], #-1175	; 0xfffffb69
    8670:	ldmibmi	r8, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    8674:	andcs	r2, r0, r5, lsl #4
    8678:			; <UNDEFINED> instruction: 0xf7fa4479
    867c:			; <UNDEFINED> instruction: 0x4604eddc
    8680:			; <UNDEFINED> instruction: 0xf0104650
    8684:			; <UNDEFINED> instruction: 0x4601fff3
    8688:			; <UNDEFINED> instruction: 0xf0274620
    868c:	str	pc, [r0, #-2145]!	; 0xfffff79f
    8690:	strcs	r4, [r1], -ip, asr #12
    8694:	stmdavs	r4!, {r0, r1, sp, lr, pc}
    8698:			; <UNDEFINED> instruction: 0xf43f2c00
    869c:	stmdavs	r2!, {r0, r1, r2, r3, r6, r9, sl, fp, sp, pc}^
    86a0:	blcs	3a26f4 <ftello64@plt+0x39eb78>
    86a4:	mcrge	4, 2, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    86a8:	mvnsle	r2, sp, lsl #22
    86ac:	stmdbvs	r7, {r4, r6, fp, sp, lr}
    86b0:	mvnsle	r2, r0, lsl #30
    86b4:			; <UNDEFINED> instruction: 0xf0002d00
    86b8:	stmdavs	fp!, {r1, r4, r7, pc}^
    86bc:			; <UNDEFINED> instruction: 0xf7fe6859
    86c0:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
    86c4:	addshi	pc, r3, r0, asr #6
    86c8:	strtmi	r6, [r5], -sl, ror #16
    86cc:	ldmdavs	r2, {r0, r1, r5, r6, fp, sp, lr}^
    86d0:			; <UNDEFINED> instruction: 0xf892685b
    86d4:	vhadd.u32	<illegal reg q8.5>, <illegal reg q3.5>, q2
    86d8:			; <UNDEFINED> instruction: 0xf88201c4
    86dc:			; <UNDEFINED> instruction: 0xf8931044
    86e0:	vhadd.u32	q9, q3, q2
    86e4:			; <UNDEFINED> instruction: 0xf88302c4
    86e8:	ldrb	r2, [r4, r4, asr #32]
    86ec:	blcs	666900 <ftello64@plt+0x662d84>
    86f0:	svcge	0x0026f47f
    86f4:	andsls	lr, r1, pc, lsr r7
    86f8:			; <UNDEFINED> instruction: 0xf8d82200
    86fc:			; <UNDEFINED> instruction: 0x46530038
    8700:			; <UNDEFINED> instruction: 0x21209200
    8704:			; <UNDEFINED> instruction: 0xf012465a
    8708:	msrlt	CPSR_, #10496	; 0x2900
    870c:	stmdbcs	r3, {r1, r4, r8, fp, ip, pc}
    8710:			; <UNDEFINED> instruction: 0xf890d9f2
    8714:			; <UNDEFINED> instruction: 0xf1bcc000
    8718:	andsle	r0, r8, r3, lsl #30
    871c:	svceq	0x0004f1bc
    8720:	stmdavc	r3, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    8724:	mvnle	r2, r9, lsl fp
    8728:	blx	ffbc672a <ftello64@plt+0xffbc2bae>
    872c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    8730:	stmiavs	r2, {r1, r5, r6, r7, ip, lr, pc}^
    8734:	addmi	r9, sl, #4, 18	; 0x10000
    8738:	orrlt	sp, r6, #704512	; 0xac000
    873c:	ldrtmi	r9, [r0], -r4
    8740:			; <UNDEFINED> instruction: 0xf8b4f7fe
    8744:	ldmvs	sl, {r2, r8, r9, fp, ip, pc}^
    8748:	andls	r4, r4, #31457280	; 0x1e00000
    874c:	stmvc	r3, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8750:	bicsle	r2, r1, r9, lsl fp
    8754:	cdpcs	7, 0, cr14, cr0, cr8, {7}
    8758:	cfldrdge	mvd15, [r2, #252]!	; 0xfc
    875c:			; <UNDEFINED> instruction: 0x46384632
    8760:			; <UNDEFINED> instruction: 0xf0194629
    8764:			; <UNDEFINED> instruction: 0xf895fac3
    8768:	stmdacs	r0, {r0, r2, r3, r4, r5, ip, sp}
    876c:	svclt	0x000c4630
    8770:	andcs	r2, r1, #536870912	; 0x20000000
    8774:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
    8778:	eorscc	pc, sp, r5, lsl #17
    877c:			; <UNDEFINED> instruction: 0xf896f7fe
    8780:			; <UNDEFINED> instruction: 0x464de5de
    8784:	strcs	lr, [r0], #-1644	; 0xfffff994
    8788:	strbt	r4, [r9], -sp, asr #12
    878c:			; <UNDEFINED> instruction: 0xf88ef7fe
    8790:			; <UNDEFINED> instruction: 0xf7fee6d6
    8794:	str	pc, [pc, fp, lsl #17]!
    8798:	andls	r4, r4, #31457280	; 0x1e00000
    879c:			; <UNDEFINED> instruction: 0x461ee6d0
    87a0:	str	r9, [r9, r4, lsl #4]!
    87a4:	stmiavs	r8!, {r0, r8, r9, sp}^
    87a8:	movwls	r7, #40361	; 0x9da9
    87ac:	movwcs	lr, #6613	; 0x19d5
    87b0:			; <UNDEFINED> instruction: 0xf88d9015
    87b4:	stmib	sp, {r5, r6, ip}^
    87b8:			; <UNDEFINED> instruction: 0xf7ff2316
    87bc:	stmiavs	r1!, {r1, r5, r6, r8, r9, fp, ip, sp, pc}^
    87c0:	mlascc	ip, r5, r8, pc	; <UNPREDICTABLE>
    87c4:	smlattcs	r1, r9, r0, r6
    87c8:	movwne	pc, #21345	; 0x5361	; <UNPREDICTABLE>
    87cc:	eorscc	pc, ip, r5, lsl #17
    87d0:	strtvc	r7, [fp], -r3, lsr #27
    87d4:	movwne	lr, #6612	; 0x19d4
    87d8:	movwne	lr, #18885	; 0x49c5
    87dc:			; <UNDEFINED> instruction: 0xf890e5df
    87e0:	strtmi	r3, [r5], -r4, asr #32
    87e4:	biceq	pc, r4, #-1744830463	; 0x98000001
    87e8:	subcc	pc, r4, r0, lsl #17
    87ec:	stmdavs	r3!, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}^
    87f0:			; <UNDEFINED> instruction: 0xf893685b
    87f4:	vhadd.u32	q9, <illegal reg q3.5>, q2
    87f8:			; <UNDEFINED> instruction: 0xf88302c4
    87fc:	strb	r2, [sl, -r4, asr #32]
    8800:	stmiavs	r8!, {r1, r8, r9, sp}^
    8804:	movwls	r7, #40361	; 0x9da9
    8808:	movwcs	lr, #6613	; 0x19d5
    880c:			; <UNDEFINED> instruction: 0xf88d9015
    8810:	stmib	sp, {r5, r6, ip}^
    8814:			; <UNDEFINED> instruction: 0xf7ff2316
    8818:			; <UNDEFINED> instruction: 0xf8dabbe4
    881c:	bvs	1a94944 <ftello64@plt+0x1a90dc8>
    8820:	ldrdeq	pc, [r4], #-138	; 0xffffff76
    8824:	blx	2d987a <ftello64@plt+0x2d5cfe>
    8828:			; <UNDEFINED> instruction: 0xf7faf103
    882c:	bvs	1b040c4 <ftello64@plt+0x1b00548>
    8830:	strmi	r2, [r7], -r0, lsl #22
    8834:	subeq	pc, r4, sl, asr #17
    8838:	blge	134663c <ftello64@plt+0x1342ac0>
    883c:	and	r9, r1, r4, lsl #8
    8840:	ldrdvc	pc, [r4], #-138	; 0xffffff76
    8844:			; <UNDEFINED> instruction: 0xf8da6a2b
    8848:	blx	2cc972 <ftello64@plt+0x2c8df6>
    884c:	mcrrne	3, 0, r3, sl, cr6
    8850:			; <UNDEFINED> instruction: 0xf101fb0b
    8854:	subcs	pc, r8, sl, asr #17
    8858:	ldmdavs	r8, {r0, r9, sl, ip, sp}
    885c:			; <UNDEFINED> instruction: 0xf8d3187a
    8860:			; <UNDEFINED> instruction: 0xf8d3e004
    8864:	ldmvs	ip, {r3, lr, pc}^
    8868:			; <UNDEFINED> instruction: 0xf8c25078
    886c:			; <UNDEFINED> instruction: 0xf8c2e004
    8870:	sbcsvs	ip, r4, r8
    8874:	tstvs	r0, r8, lsl r9
    8878:	addshi	r8, r3, #634880	; 0x9b000
    887c:	addsmi	r6, lr, #438272	; 0x6b000
    8880:			; <UNDEFINED> instruction: 0x9c04dbde
    8884:	bllt	9c6888 <ftello64@plt+0x9c2d0c>
    8888:			; <UNDEFINED> instruction: 0xf6404a13
    888c:	ldmdami	r3, {r2, r4, r8, lr}
    8890:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8894:			; <UNDEFINED> instruction: 0xf0273294
    8898:			; <UNDEFINED> instruction: 0xf7faf90b
    889c:	strtmi	lr, [r6], -r4, ror #25
    88a0:	bmi	4019c0 <ftello64@plt+0x3fde44>
    88a4:	mvnne	pc, r0, asr #12
    88a8:	ldrbtmi	r4, [sl], #-2062	; 0xfffff7f2
    88ac:	addcc	r4, r0, #120, 8	; 0x78000000
    88b0:			; <UNDEFINED> instruction: 0xf8fef027
    88b4:	andeq	ip, r4, r2, ror #27
    88b8:	andeq	r0, r0, r8, lsl #8
    88bc:	andeq	ip, r4, ip, asr #27
    88c0:	andeq	r2, r3, r6, ror #16
    88c4:	andeq	r1, r3, ip, asr #29
    88c8:	strdeq	r2, [r3], -r0
    88cc:	andeq	r0, r0, r4, asr r4
    88d0:	andeq	ip, r4, sl, lsl #14
    88d4:	andeq	r1, r3, r8, lsr #21
    88d8:	andeq	r1, r3, r0, asr #27
    88dc:	andeq	r1, r3, r6, lsr #8
    88e0:	andeq	r1, r3, r6, lsr #27
    88e4:	andeq	r1, r3, ip, lsl #8
    88e8:	svcmi	0x00f0e92d
    88ec:	blx	fecf4b18 <ftello64@plt+0xfecf0f9c>
    88f0:	ldrmi	pc, [r7], -r3, lsl #11
    88f4:	stmdbeq	sp!, {r1, r4, sl, fp, ip, pc}^
    88f8:			; <UNDEFINED> instruction: 0x2c004a62
    88fc:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    8900:	strmi	r9, [ip], -r3, lsl #8
    8904:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    8908:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    890c:			; <UNDEFINED> instruction: 0xf04f9207
    8910:	movwls	r0, #8704	; 0x2200
    8914:	movwls	r2, #21248	; 0x5300
    8918:			; <UNDEFINED> instruction: 0xf0402d00
    891c:	blls	a8bb8 <ftello64@plt+0xa503c>
    8920:	smlabblt	r3, r2, r6, r4
    8924:			; <UNDEFINED> instruction: 0xf8df601d
    8928:	strcs	fp, [r0], -r4, ror #2
    892c:	stmdaeq	r0!, {r2, r8, ip, sp, lr, pc}
    8930:	ldrbtmi	r4, [fp], #1713	; 0x6b1
    8934:	stmdbls	r5, {r2, r5, sp, lr, pc}
    8938:			; <UNDEFINED> instruction: 0xf7fbb13f
    893c:	addlt	pc, r3, #216064	; 0x34c00
    8940:	andsle	r2, r5, r1, lsl fp
    8944:	cmnle	r0, r0, lsl #16
    8948:	ldrbmi	r9, [r0], -r5, lsl #18
    894c:	blx	b46950 <ftello64@plt+0xb42dd4>
    8950:	stmdals	r5, {r1, r2, r9, fp, sp, pc}
    8954:	andls	r4, r0, #61865984	; 0x3b00000
    8958:	stmdavs	r2!, {r0, r5, r7, fp, sp, lr}
    895c:	blx	54695e <ftello64@plt+0x542de2>
    8960:	ldmib	sp, {r1, r2, r9, sl, lr}^
    8964:			; <UNDEFINED> instruction: 0xf7fe0105
    8968:	mcrcs	14, 0, pc, cr0, cr3, {4}	; <UNPREDICTABLE>
    896c:	strcs	sp, [r1], -lr, asr #2
    8970:			; <UNDEFINED> instruction: 0xf0079805
    8974:	stmiavs	r0!, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}^
    8978:	andsls	pc, r4, sp, asr #17
    897c:	stc2l	0, cr15, [sl], #-12
    8980:	movwcs	r6, #2530	; 0x9e2
    8984:	strbmi	r6, [r1], -r0, ror #17
    8988:			; <UNDEFINED> instruction: 0xf81cf004
    898c:	ldmiblt	r8, {r0, r2, r9, sl, lr}
    8990:			; <UNDEFINED> instruction: 0xb12369e3
    8994:	blcs	463228 <ftello64@plt+0x45f6ac>
    8998:	tstcs	r2, #4, 30
    899c:	stmiavs	r0!, {r0, r1, r5, r9, sp, lr}^
    89a0:			; <UNDEFINED> instruction: 0xf003a905
    89a4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    89a8:			; <UNDEFINED> instruction: 0xf7fad0c5
    89ac:			; <UNDEFINED> instruction: 0x4601efd4
    89b0:			; <UNDEFINED> instruction: 0xf0264658
    89b4:			; <UNDEFINED> instruction: 0xe7dbfeff
    89b8:	blcs	6f53cc <ftello64@plt+0x6f1850>
    89bc:	stmdals	r5, {r3, r4, r8, ip, lr, pc}
    89c0:	eorsle	r2, fp, r0, lsl #28
    89c4:	suble	r2, r8, r0, lsl #30
    89c8:			; <UNDEFINED> instruction: 0xf874f007
    89cc:	ldrcs	r9, [r6, #-2819]!	; 0xfffff4fd
    89d0:	bls	f4e24 <ftello64@plt+0xf12a8>
    89d4:	andsvs	r2, r3, r0, lsl #6
    89d8:	blmi	a9b294 <ftello64@plt+0xa97718>
    89dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89e0:	blls	1e2a50 <ftello64@plt+0x1deed4>
    89e4:	qdaddle	r4, sl, sl
    89e8:	andlt	r4, r9, r8, lsr #12
    89ec:	svchi	0x00f0e8bd
    89f0:	svc	0x00b0f7fa
    89f4:	stmdami	r7!, {r0, r9, sl, lr}
    89f8:			; <UNDEFINED> instruction: 0xf0264478
    89fc:	stmdals	r5, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8a00:			; <UNDEFINED> instruction: 0xf858f007
    8a04:	blcs	2f618 <ftello64@plt+0x2ba9c>
    8a08:	strb	sp, [r5, r3, ror #3]!
    8a0c:	blls	16f21c <ftello64@plt+0x16b6a0>
    8a10:	bls	b4fc0 <ftello64@plt+0xb1444>
    8a14:	andls	r2, r5, r0
    8a18:			; <UNDEFINED> instruction: 0xf0076013
    8a1c:	blls	106b50 <ftello64@plt+0x102fd4>
    8a20:	sbcsle	r2, r9, r0, lsl #22
    8a24:	andsvs	r9, lr, r3, lsl #22
    8a28:			; <UNDEFINED> instruction: 0x4605e7d6
    8a2c:	ldrmi	lr, [r8], -r5, asr #15
    8a30:			; <UNDEFINED> instruction: 0xf840f007
    8a34:	blcs	2f648 <ftello64@plt+0x2bacc>
    8a38:			; <UNDEFINED> instruction: 0xe7cdd1f4
    8a3c:			; <UNDEFINED> instruction: 0xf007b137
    8a40:	blls	106b2c <ftello64@plt+0x102fb0>
    8a44:	blcs	11e90 <ftello64@plt+0xe314>
    8a48:	strb	sp, [r5, r3, asr #3]
    8a4c:			; <UNDEFINED> instruction: 0xf832f007
    8a50:	strcs	r9, [r9, #-2819]	; 0xfffff4fd
    8a54:			; <UNDEFINED> instruction: 0xd1bc2b00
    8a58:			; <UNDEFINED> instruction: 0xf007e7be
    8a5c:	blls	106b10 <ftello64@plt+0x102f94>
    8a60:	blcs	11f3c <ftello64@plt+0xe3c0>
    8a64:			; <UNDEFINED> instruction: 0xe7b7d1b5
    8a68:			; <UNDEFINED> instruction: 0xf6404b0b
    8a6c:	stmdbmi	fp, {r1, r7, r9, sp, lr}
    8a70:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    8a74:			; <UNDEFINED> instruction: 0x33ac4479
    8a78:			; <UNDEFINED> instruction: 0xf0274478
    8a7c:			; <UNDEFINED> instruction: 0xf7faf829
    8a80:	svclt	0x0000ebf2
    8a84:	andeq	r0, r0, r8, lsl #8
    8a88:	muleq	r4, sl, r2
    8a8c:	andeq	r1, r3, lr, asr #14
    8a90:	andeq	ip, r4, r4, asr #3
    8a94:	muleq	r3, r4, r7
    8a98:	ldrdeq	r1, [r3], -lr
    8a9c:	andeq	r1, r3, r4, asr #4
    8aa0:	andeq	r1, r3, r4, ror #13
    8aa4:	addlt	fp, r6, r0, ror r5
    8aa8:			; <UNDEFINED> instruction: 0x460d4c1e
    8aac:			; <UNDEFINED> instruction: 0x46114b1e
    8ab0:	bge	d9ca8 <ftello64@plt+0xd612c>
    8ab4:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    8ab8:	movwls	r6, #22555	; 0x581b
    8abc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8ac0:	blx	ff746ab4 <ftello64@plt+0xff742f38>
    8ac4:	cmnlt	r8, r4, lsl #12
    8ac8:			; <UNDEFINED> instruction: 0xf0069803
    8acc:	bmi	608aa0 <ftello64@plt+0x604f24>
    8ad0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    8ad4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ad8:	subsmi	r9, sl, r5, lsl #22
    8adc:			; <UNDEFINED> instruction: 0x4620d11f
    8ae0:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    8ae4:	stmdbls	r3, {r4, r5, r9, sl, lr}
    8ae8:			; <UNDEFINED> instruction: 0xf95ef7ff
    8aec:	stmdals	r3, {r2, r9, fp, sp, pc}
    8af0:	andls	r4, r0, #36700160	; 0x2300000
    8af4:			; <UNDEFINED> instruction: 0xf8954622
    8af8:			; <UNDEFINED> instruction: 0xf7fe1021
    8afc:	strmi	pc, [r6], -r5, asr #20
    8b00:	ldrdeq	lr, [r3, -sp]
    8b04:	stc2l	7, cr15, [r4, #1016]	; 0x3f8
    8b08:	stmdbls	r3, {r1, r2, r3, r5, r8, ip, sp, pc}
    8b0c:			; <UNDEFINED> instruction: 0x46284632
    8b10:	mrc2	7, 0, pc, cr8, cr14, {7}
    8b14:	ldrtcs	lr, [r5], #-2008	; 0xfffff828
    8b18:	strcs	pc, [r0], #-704	; 0xfffffd40
    8b1c:			; <UNDEFINED> instruction: 0xf7fae7d4
    8b20:	svclt	0x0000eba2
    8b24:	strdeq	ip, [r4], -r0
    8b28:	andeq	r0, r0, r8, lsl #8
    8b2c:	andeq	ip, r4, lr, asr #1
    8b30:			; <UNDEFINED> instruction: 0x460eb5f0
    8b34:	addlt	r4, r9, r8, asr ip
    8b38:			; <UNDEFINED> instruction: 0x46074958
    8b3c:	stmdapl	r1!, {r2, r3, r4, r5, r6, sl, lr}^
    8b40:	tstls	r7, r9, lsl #16
    8b44:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8b48:	tstcs	r0, r8, lsl #2
    8b4c:	tstlt	lr, r1
    8b50:	eorsvs	r2, r1, r0, lsl #2
    8b54:			; <UNDEFINED> instruction: 0xf10d1e54
    8b58:	andcs	r0, r0, #29360128	; 0x1c00000
    8b5c:	rsble	r2, lr, r0, lsl #22
    8b60:			; <UNDEFINED> instruction: 0xf8143201
    8b64:	bcs	4cc770 <ftello64@plt+0x4c8bf4>
    8b68:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
    8b6c:	addsmi	r2, sl, #1073741824	; 0x40000000
    8b70:	svceq	0x0001f805
    8b74:	tstcs	r0, r8, lsr #30
    8b78:	mvnsle	r2, r0, lsl #18
    8b7c:			; <UNDEFINED> instruction: 0xdc072a13
    8b80:	tstcs	r0, r2, lsl #22
    8b84:	andcc	r4, r1, #318767104	; 0x13000000
    8b88:	blne	86b9c <ftello64@plt+0x83020>
    8b8c:	mvnsle	r2, r4, lsl sl
    8b90:	blx	fe6c4ba4 <ftello64@plt+0xfe6c1028>
    8b94:	stmdacs	r0, {r2, r9, sl, lr}
    8b98:	blls	3bccec <ftello64@plt+0x3b9170>
    8b9c:	vmovcs.16	d0[0], fp
    8ba0:	stmdbge	r2, {r0, r2, r3, r5, ip, lr, pc}
    8ba4:	eorsvs	r4, r4, r0, lsr #12
    8ba8:	blx	fec44bc2 <ftello64@plt+0xfec41046>
    8bac:	ldmdacs	fp, {r7, r9, ip, sp, pc}
    8bb0:	stmdbge	r1, {r2, r3, r4, r5, ip, lr, pc}
    8bb4:			; <UNDEFINED> instruction: 0xf0034620
    8bb8:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8bbc:	stmdals	r1, {r2, r3, r6, r8, ip, lr, pc}
    8bc0:	ldmdavs	fp, {r0, r1, r6, fp, sp, lr}
    8bc4:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    8bc8:	cmple	r7, r6, lsl #22
    8bcc:	suble	r2, r0, r0, lsl #30
    8bd0:	cmnlt	lr, #56	; 0x38
    8bd4:	bmi	c91fdc <ftello64@plt+0xc8e460>
    8bd8:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    8bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8be0:	subsmi	r9, sl, r7, lsl #22
    8be4:			; <UNDEFINED> instruction: 0x4628d155
    8be8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    8bec:	blx	944c02 <ftello64@plt+0x941086>
    8bf0:	strtmi	r4, [r0], -r5, lsl #12
    8bf4:			; <UNDEFINED> instruction: 0xf003bb05
    8bf8:	vmlacs.f64	d15, d0, d29
    8bfc:	stmdbge	r2, {r0, r4, r6, r7, r8, ip, lr, pc}
    8c00:			; <UNDEFINED> instruction: 0xf0044620
    8c04:	addlt	pc, r0, #134144	; 0x20c00
    8c08:	eorsle	r2, r0, fp, lsl r8
    8c0c:	strtmi	sl, [r0], -r1, lsl #18
    8c10:	blx	fe944c26 <ftello64@plt+0xfe9410aa>
    8c14:	sbcsle	r2, r2, r0, lsl #16
    8c18:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    8c1c:	stmdami	r1!, {r0, r9, sl, lr}
    8c20:			; <UNDEFINED> instruction: 0xf0264478
    8c24:	strtmi	pc, [r0], -r7, asr #27
    8c28:			; <UNDEFINED> instruction: 0xf9f8f003
    8c2c:	vabal.s8	q9, d0, d9
    8c30:	ldrb	r2, [r0, r0, lsl #10]
    8c34:	ldrtmi	r4, [r5], -r0, lsr #12
    8c38:			; <UNDEFINED> instruction: 0xf9f0f003
    8c3c:	andcs	lr, r0, #53215232	; 0x32c0000
    8c40:			; <UNDEFINED> instruction: 0xf7fae79e
    8c44:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    8c48:	addlt	sp, r0, #196	; 0xc4
    8c4c:	strvc	pc, [r0, #-64]	; 0xffffffc0
    8c50:			; <UNDEFINED> instruction: 0xf006e7c1
    8c54:	ldr	pc, [ip, pc, lsr #30]!
    8c58:	mrc	7, 3, APSR_nzcv, cr12, cr10, {7}
    8c5c:	vabal.s8	q9, d0, d9
    8c60:	strmi	r2, [r1], -r0, lsl #10
    8c64:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    8c68:	stc2	0, cr15, [r4, #152]!	; 0x98
    8c6c:			; <UNDEFINED> instruction: 0x4620e7b3
    8c70:			; <UNDEFINED> instruction: 0xf0032509
    8c74:			; <UNDEFINED> instruction: 0xf2c0f9d3
    8c78:	str	r2, [ip, r0, lsl #10]!
    8c7c:	vqdmulh.s<illegal width 8>	d20, d0, d11
    8c80:	stmdbmi	fp, {r0, r4, r5, r9, ip, sp, lr}
    8c84:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    8c88:			; <UNDEFINED> instruction: 0x33b44479
    8c8c:			; <UNDEFINED> instruction: 0xf0264478
    8c90:			; <UNDEFINED> instruction: 0xf7faff1f
    8c94:	svclt	0x0000eae8
    8c98:	andeq	ip, r4, r4, rrx
    8c9c:	andeq	r0, r0, r8, lsl #8
    8ca0:	andeq	fp, r4, r6, asr #31
    8ca4:	andeq	r1, r3, r0, ror #8
    8ca8:	andeq	r1, r3, sl, lsl r4
    8cac:	andeq	r1, r3, sl, asr #19
    8cb0:	andeq	r1, r3, r0, lsr r0
    8cb4:	andeq	r1, r3, ip, lsl r5
    8cb8:	addlt	fp, r5, r0, lsr r5
    8cbc:	strmi	r2, [r4], -r0, lsl #10
    8cc0:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8cc4:	strls	r4, [r0, #-1555]	; 0xfffff9ed
    8cc8:	strtmi	r4, [r9], -sl, lsl #12
    8ccc:	ldcmi	6, cr4, [r3], {37}	; 0x25
    8cd0:	stmdage	r2, {r2, r3, r4, r5, r6, r7, sl, lr}
    8cd4:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    8cd8:	strls	r6, [r3], #-2084	; 0xfffff7dc
    8cdc:	streq	pc, [r0], #-79	; 0xffffffb1
    8ce0:			; <UNDEFINED> instruction: 0xff26f7ff
    8ce4:	stmdblt	r8, {r2, r9, sl, lr}^
    8ce8:			; <UNDEFINED> instruction: 0xb12d9802
    8cec:	strtmi	r6, [r8], -r3, asr #16
    8cf0:			; <UNDEFINED> instruction: 0xf7fd6859
    8cf4:	stmdals	r2, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    8cf8:	cdp2	0, 13, cr15, cr12, cr6, {0}
    8cfc:	blmi	1db524 <ftello64@plt+0x1d79a8>
    8d00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d04:	blls	e2d74 <ftello64@plt+0xdf1f8>
    8d08:	qaddle	r4, sl, r2
    8d0c:	andlt	r4, r5, r0, lsr #12
    8d10:			; <UNDEFINED> instruction: 0xf7fabd30
    8d14:	svclt	0x0000eaa8
    8d18:	ldrdeq	fp, [r4], -r0
    8d1c:	andeq	r0, r0, r8, lsl #8
    8d20:	andeq	fp, r4, r0, lsr #29
    8d24:	svcmi	0x00f0e92d
    8d28:			; <UNDEFINED> instruction: 0xed2d49d2
    8d2c:	bmi	ff4ab944 <ftello64@plt+0xff4a7dc8>
    8d30:	blmi	ff499f1c <ftello64@plt+0xff4963a0>
    8d34:	addslt	r5, r1, sl, lsl #17
    8d38:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    8d3c:			; <UNDEFINED> instruction: 0xf04f920f
    8d40:	bmi	ff3c9548 <ftello64@plt+0xff3c59cc>
    8d44:			; <UNDEFINED> instruction: 0xf8d7589f
    8d48:	stccs	0, cr5, [r0, #-720]	; 0xfffffd30
    8d4c:	orrhi	pc, sl, r0
    8d50:			; <UNDEFINED> instruction: 0xf10d4bcc
    8d54:	bmi	ff30b18c <ftello64@plt+0xff307610>
    8d58:	ldrbtmi	r4, [fp], #-1666	; 0xfffff97e
    8d5c:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
    8d60:	bcc	444588 <ftello64@plt+0x440a0c>
    8d64:	vorr.i32	d18, #256	; 0x00000100
    8d68:	movwls	r2, #4864	; 0x1300
    8d6c:	vmls.f64	d4, d24, d7
    8d70:	ldrbtmi	r2, [fp], #-2704	; 0xfffff570
    8d74:	bcc	4445a0 <ftello64@plt+0x440a24>
    8d78:	stmibmi	r5, {r4, sp, lr, pc}^
    8d7c:	ldrbmi	r2, [r8], -r5, lsl #4
    8d80:			; <UNDEFINED> instruction: 0xf7fa4479
    8d84:	pkhtbmi	lr, r0, r8, asr #20
    8d88:			; <UNDEFINED> instruction: 0xf7fa4620
    8d8c:	strmi	lr, [r1], -r4, ror #27
    8d90:			; <UNDEFINED> instruction: 0xf0264640
    8d94:	stmdavs	sp!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    8d98:	rsble	r2, sp, r0, lsl #26
    8d9c:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    8da0:	strbmi	r2, [r9], -r1, lsl #4
    8da4:			; <UNDEFINED> instruction: 0xf02d4640
    8da8:			; <UNDEFINED> instruction: 0x4604fff5
    8dac:			; <UNDEFINED> instruction: 0xf0402800
    8db0:	cdpcs	0, 0, cr8, cr0, cr11, {7}
    8db4:	sbchi	pc, r6, r0
    8db8:			; <UNDEFINED> instruction: 0xf0034630
    8dbc:	andcs	pc, r1, #3520	; 0xdc0
    8dc0:	strbmi	r2, [r9], -r0, lsl #6
    8dc4:			; <UNDEFINED> instruction: 0xf0034630
    8dc8:	addlt	pc, r2, #16192	; 0x3f40
    8dcc:	bcs	6da7e0 <ftello64@plt+0x6d6c64>
    8dd0:	stmdacs	r0, {r0, r5, r6, r7, ip, lr, pc}
    8dd4:	rscshi	pc, r5, r0, asr #32
    8dd8:	ldrtmi	sl, [r0], -r2, lsl #18
    8ddc:	blx	fefc4df0 <ftello64@plt+0xfefc1274>
    8de0:	stmdacs	r0, {r2, r9, sl, lr}
    8de4:	stmdbls	r2, {r0, r3, r6, r7, r8, ip, lr, pc}
    8de8:			; <UNDEFINED> instruction: 0xf7fe4650
    8dec:	ldmib	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    8df0:	strls	fp, [r0, #-1025]	; 0xfffffbff
    8df4:	ldmdavs	sp, {r0, r1, r5, r6, fp, sp, lr}^
    8df8:	mlacc	r0, r5, r8, pc	; <UNPREDICTABLE>
    8dfc:	ldrle	r0, [r3, #-2011]	; 0xfffff825
    8e00:	mlascc	ip, r5, r8, pc	; <UNPREDICTABLE>
    8e04:	svceq	0x0030f013
    8e08:	bvs	1abd40c <ftello64@plt+0x1ab9890>
    8e0c:			; <UNDEFINED> instruction: 0xf0402a00
    8e10:	ldreq	r8, [sl, sl, lsl #1]
    8e14:	vqrdmlsh.s<illegal width 8>	<illegal reg q13.5>, <illegal reg q1.5>, d0[2]
    8e18:	strble	r0, [ip, #-896]	; 0xfffffc80
    8e1c:	subsle	r2, r3, r0, lsl #22
    8e20:	ldreq	r6, [fp], #2235	; 0x8bb
    8e24:	adchi	pc, r5, r0, lsl #2
    8e28:	tstcs	lr, r0, lsr #12
    8e2c:	cdp2	0, 10, cr15, cr10, cr6, {0}
    8e30:	stmdacs	r0, {r2, r9, sl, lr}
    8e34:	stmdals	r2, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    8e38:			; <UNDEFINED> instruction: 0xf0069d00
    8e3c:	bmi	fe588730 <ftello64@plt+0xfe584bb4>
    8e40:	ldrbtmi	r6, [sl], #-2169	; 0xfffff787
    8e44:	b	14a3494 <ftello64@plt+0x149f918>
    8e48:			; <UNDEFINED> instruction: 0xd1a40301
    8e4c:	andcs	r4, r5, #2392064	; 0x248000
    8e50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8e54:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e58:	andscs	r4, r1, r4, lsl #12
    8e5c:	ldcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    8e60:	strmi	r4, [r2], -r1, asr #12
    8e64:			; <UNDEFINED> instruction: 0xf0264620
    8e68:			; <UNDEFINED> instruction: 0x4658fc73
    8e6c:			; <UNDEFINED> instruction: 0xf00c2111
    8e70:	stmdavs	sp!, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8e74:	orrsle	r2, r1, r0, lsl #26
    8e78:	ldrbtmi	r4, [ip], #-3208	; 0xfffff378
    8e7c:	blcs	23510 <ftello64@plt+0x1f994>
    8e80:	sbchi	pc, r4, r0, asr #32
    8e84:	ldrsbtcc	pc, [r4], r7	; <UNPREDICTABLE>
    8e88:			; <UNDEFINED> instruction: 0xf0002b00
    8e8c:	stmibmi	r4, {r0, r4, r6, r7, pc}
    8e90:	strtmi	r2, [r8], -r5, lsl #4
    8e94:			; <UNDEFINED> instruction: 0xf7fa4479
    8e98:	stmibmi	r2, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8e9c:			; <UNDEFINED> instruction: 0xf0264479
    8ea0:	movwcs	pc, #7255	; 0x1c57	; <UNPREDICTABLE>
    8ea4:	adfcsdp	f6, f0, f3
    8ea8:			; <UNDEFINED> instruction: 0x4630d052
    8eac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8eb0:			; <UNDEFINED> instruction: 0xf8b4f003
    8eb4:	strtmi	lr, [r9], -lr, asr #32
    8eb8:			; <UNDEFINED> instruction: 0xf7fb4650
    8ebc:	cdpne	8, 0, cr15, cr3, cr9, {5}
    8ec0:	movwcs	fp, #7960	; 0x1f18
    8ec4:			; <UNDEFINED> instruction: 0xd1ab2b00
    8ec8:	ldrbmi	r4, [r0], -r9, lsr #12
    8ecc:			; <UNDEFINED> instruction: 0xf906f7fb
    8ed0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8ed4:	ldfmip	f5, [r4, #-672]!	; 0xfffffd60
    8ed8:	ldrbtmi	r9, [sp], #-2050	; 0xfffff7fe
    8edc:	stc2l	0, cr15, [sl, #24]!
    8ee0:	stmibvs	fp!, {r1, r3, r4, r5, r6, fp, sp, lr}
    8ee4:			; <UNDEFINED> instruction: 0xf000431a
    8ee8:	blcs	291b8 <ftello64@plt+0x2563c>
    8eec:	adchi	pc, sl, r0, asr #32
    8ef0:	ldrsbtcc	pc, [r4], r7	; <UNPREDICTABLE>
    8ef4:			; <UNDEFINED> instruction: 0xf0002b00
    8ef8:	blmi	1b29180 <ftello64@plt+0x1b25604>
    8efc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    8f00:			; <UNDEFINED> instruction: 0x4630619a
    8f04:			; <UNDEFINED> instruction: 0xf88af003
    8f08:	ldmvs	fp!, {r2, r5, sp, lr, pc}
    8f0c:	strle	r0, [fp, #1176]	; 0x498
    8f10:			; <UNDEFINED> instruction: 0xf0104628
    8f14:	bmi	19c7dc8 <ftello64@plt+0x19c424c>
    8f18:			; <UNDEFINED> instruction: 0x4601447a
    8f1c:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    8f20:	stc2l	0, cr15, [r0], #152	; 0x98
    8f24:	ldmvs	fp!, {r7, r8, r9, sl, sp, lr, pc}
    8f28:			; <UNDEFINED> instruction: 0xf57f0499
    8f2c:	qsub16mi	sl, r8, sp
    8f30:	blx	fe744f7a <ftello64@plt+0xfe7413fe>
    8f34:	bcs	4447a0 <ftello64@plt+0x440c24>
    8f38:	ldmdami	pc, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    8f3c:			; <UNDEFINED> instruction: 0xf0264478
    8f40:			; <UNDEFINED> instruction: 0xe771fcd1
    8f44:			; <UNDEFINED> instruction: 0xf8c0f003
    8f48:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8f4c:	svcge	0x0037f47f
    8f50:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8f54:	blmi	121b8c0 <ftello64@plt+0x1217d44>
    8f58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f5c:	blls	3e2fcc <ftello64@plt+0x3df450>
    8f60:			; <UNDEFINED> instruction: 0xf040405a
    8f64:	strbmi	r8, [r0], -r4, lsl #1
    8f68:	ldc	0, cr11, [sp], #68	; 0x44
    8f6c:	pop	{r2, r8, r9, fp, pc}
    8f70:	qsub8mi	r8, r8, r0
    8f74:	blx	1ec4fbe <ftello64@plt+0x1ec1442>
    8f78:	bcs	4447e0 <ftello64@plt+0x440c64>
    8f7c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    8f80:			; <UNDEFINED> instruction: 0xf0260a90
    8f84:	strb	pc, [pc, -pc, lsr #25]	; <UNPREDICTABLE>
    8f88:	andcs	r4, r5, #1261568	; 0x134000
    8f8c:	ldrbtmi	r2, [r9], #-0
    8f90:	ldmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f94:	strtmi	r4, [r0], -r3, lsl #13
    8f98:	ldcl	7, cr15, [ip], {250}	; 0xfa
    8f9c:	strmi	r4, [r2], -r1, asr #12
    8fa0:			; <UNDEFINED> instruction: 0xf0264658
    8fa4:	ldmdavs	r8!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}^
    8fa8:			; <UNDEFINED> instruction: 0xf47f2800
    8fac:	stmdbmi	r5, {r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    8fb0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8fb4:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fb8:	ldrbtmi	r4, [r9], #-2371	; 0xfffff6bd
    8fbc:	blx	ff24505e <ftello64@plt+0xff2414e2>
    8fc0:	stmdbmi	r2, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    8fc4:	andcs	r2, r0, r5, lsl #4
    8fc8:	ldrdls	pc, [r4, -pc]
    8fcc:			; <UNDEFINED> instruction: 0xf7fa4479
    8fd0:	ldrbtmi	lr, [r9], #2354	; 0x932
    8fd4:	ldrbmi	r4, [r8], -r5, lsl #12
    8fd8:	ldc	7, cr15, [ip], #1000	; 0x3e8
    8fdc:	strmi	r4, [r2], -r1, asr #12
    8fe0:			; <UNDEFINED> instruction: 0xf0264628
    8fe4:			; <UNDEFINED> instruction: 0xf8d9fbe7
    8fe8:	ldmiblt	r8!, {r3, r4}
    8fec:	ldrsbtcc	pc, [r4], r7	; <UNPREDICTABLE>
    8ff0:	ldmdbmi	r8!, {r0, r1, r5, r7, r8, ip, sp, pc}
    8ff4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8ff8:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ffc:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    9000:	blx	fe9c50a2 <ftello64@plt+0xfe9c1526>
    9004:			; <UNDEFINED> instruction: 0xf8c92301
    9008:	smlald	r3, lr, r8, r0
    900c:			; <UNDEFINED> instruction: 0x61a32301
    9010:	addsle	r2, sp, r0, lsl #28
    9014:			; <UNDEFINED> instruction: 0xf0034630
    9018:	ldr	pc, [r9, r1, lsl #16]
    901c:	ldrtmi	r4, [r0], -pc, lsr #22
    9020:			; <UNDEFINED> instruction: 0xf04f2201
    9024:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    9028:			; <UNDEFINED> instruction: 0xf002619a
    902c:			; <UNDEFINED> instruction: 0xe791fff7
    9030:			; <UNDEFINED> instruction: 0x61a32301
    9034:	mvnle	r2, r0, lsl #28
    9038:	blmi	a82e68 <ftello64@plt+0xa7f2ec>
    903c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    9040:			; <UNDEFINED> instruction: 0xe75e619a
    9044:	andcs	r4, r1, #39936	; 0x9c00
    9048:	orrsvs	r4, sl, fp, ror r4
    904c:	stmdbmi	r6!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9050:	ldrbmi	r2, [r8], -r5, lsl #4
    9054:			; <UNDEFINED> instruction: 0xf7fa4479
    9058:	strbmi	lr, [r1], -lr, ror #17
    905c:	blx	1e450fe <ftello64@plt+0x1e41582>
    9060:	strb	r6, [r2, -fp, lsr #19]
    9064:	andcs	r4, r1, #33792	; 0x8400
    9068:	orrsvs	r4, sl, fp, ror r4
    906c:			; <UNDEFINED> instruction: 0xf7fae770
    9070:	svclt	0x0000e8fa
    9074:	andeq	fp, r4, r0, ror lr
    9078:	andeq	r0, r0, r8, lsl #8
    907c:	andeq	fp, r4, r8, ror #28
    9080:	andeq	r0, r0, r4, asr r4
    9084:	andeq	r1, r3, lr, asr r5
    9088:	andeq	r1, r3, r2, lsr r5
    908c:	andeq	r1, r3, lr, lsr r5
    9090:	andeq	r1, r3, ip, ror #9
    9094:	andeq	ip, r4, r6, lsl #8
    9098:	andeq	r1, r3, r2, ror r4
    909c:	andeq	ip, r4, lr, asr #7
    90a0:	andeq	r1, r3, ip, lsl #9
    90a4:	andeq	r1, r3, r8, lsr #7
    90a8:	andeq	ip, r4, lr, ror #6
    90ac:	andeq	ip, r4, sl, asr #6
    90b0:	andeq	r1, r3, r0, ror r3
    90b4:	andeq	r1, r3, r2, ror r3
    90b8:	andeq	r1, r3, r4, asr r3
    90bc:	andeq	fp, r4, r8, asr #24
    90c0:	andeq	r1, r3, r2, ror r2
    90c4:	andeq	r1, r3, lr, ror #4
    90c8:	andeq	r1, r3, sl, lsl #5
    90cc:	andeq	r1, r3, r8, lsl #5
    90d0:	andeq	ip, r4, r6, ror r2
    90d4:	andeq	r1, r3, sl, lsr #6
    90d8:	andeq	r1, r3, r6, asr #4
    90dc:	andeq	ip, r4, r2, lsr #4
    90e0:	andeq	ip, r4, sl, lsl #4
    90e4:	andeq	ip, r4, r0, lsl #4
    90e8:	muleq	r3, ip, r2
    90ec:	andeq	ip, r4, r0, ror #3
    90f0:	mvnsmi	lr, sp, lsr #18
    90f4:			; <UNDEFINED> instruction: 0x46161e17
    90f8:	ldrmi	r4, [sp], -r8, lsr #20
    90fc:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    9100:	strmi	fp, [r0], r6, lsl #1
    9104:	ldmpl	r3, {r3, r6, r7, fp, sp, lr}^
    9108:	svclt	0x0018460c
    910c:	ldmdavs	fp, {r0, r8, r9, sl, sp}
    9110:			; <UNDEFINED> instruction: 0xf04f9305
    9114:	movwcs	r0, #768	; 0x300
    9118:	movwcc	lr, #14797	; 0x39cd
    911c:			; <UNDEFINED> instruction: 0xf89af003
    9120:	svclt	0x000c2d00
    9124:	movwcs	r4, #1595	; 0x63b
    9128:	stmiblt	fp, {r1, r5, r6, fp, sp, lr}
    912c:	strtmi	fp, [fp], -lr, lsl #19
    9130:	strbmi	r4, [r0], -r1, lsr #12
    9134:			; <UNDEFINED> instruction: 0xf7ff9600
    9138:	bmi	6c809c <ftello64@plt+0x6c4520>
    913c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    9140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9144:	subsmi	r9, sl, r5, lsl #22
    9148:	andlt	sp, r6, r5, lsr #2
    914c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9150:	strtmi	sl, [r1], -r3, lsl #26
    9154:	stcge	6, cr4, [r4], {43}	; 0x2b
    9158:	strls	r4, [r0], #-1600	; 0xfffff9c0
    915c:	blx	ff147162 <ftello64@plt+0xff1435e6>
    9160:	svclt	0x00182800
    9164:	svccs	0x00002700
    9168:	bls	13d50c <ftello64@plt+0x139990>
    916c:	ldrtmi	fp, [r0], -r2, asr #2
    9170:			; <UNDEFINED> instruction: 0xf7fe2100
    9174:	stmdals	r3, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    9178:	ldc2	0, cr15, [ip], {6}
    917c:	ldrb	r2, [ip, r0]
    9180:			; <UNDEFINED> instruction: 0xf6404b09
    9184:	stmdbmi	r9, {r0, r2, r3, r7, r9}
    9188:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    918c:	bicscc	r4, r0, #2030043136	; 0x79000000
    9190:			; <UNDEFINED> instruction: 0xf0264478
    9194:			; <UNDEFINED> instruction: 0xf7fafc9d
    9198:	svclt	0x0000e866
    919c:	andeq	fp, r4, r2, lsr #21
    91a0:	andeq	r0, r0, r8, lsl #8
    91a4:	andeq	fp, r4, r2, ror #20
    91a8:	andeq	r1, r3, r6, asr #9
    91ac:	andeq	r0, r3, ip, lsr #22
    91b0:			; <UNDEFINED> instruction: 0x000311b4
    91b4:	ldrlt	fp, [r0, #-409]	; 0xfffffe67
    91b8:	stmiavs	fp, {r2, r3, r9, sl, lr}^
    91bc:	stmdbvs	r2, {r3, r8, ip, sp, pc}^
    91c0:			; <UNDEFINED> instruction: 0x4618b172
    91c4:			; <UNDEFINED> instruction: 0xff2af002
    91c8:			; <UNDEFINED> instruction: 0xf0236960
    91cc:	stmdbvs	r3!, {r0, r6, r8, fp, ip, sp, lr, pc}
    91d0:	ldfltd	f3, [r0, #-12]
    91d4:	pop	{r5, r9, sl, lr}
    91d8:			; <UNDEFINED> instruction: 0xf7fa4010
    91dc:	ldrbmi	fp, [r0, -r5, lsl #16]!
    91e0:	ldrb	r6, [r1, r3, asr #2]!
    91e4:	mvnsmi	lr, sp, lsr #18
    91e8:	bmi	131aa48 <ftello64@plt+0x1316ecc>
    91ec:	blmi	133545c <ftello64@plt+0x13318e0>
    91f0:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    91f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    91f8:			; <UNDEFINED> instruction: 0xf04f9319
    91fc:			; <UNDEFINED> instruction: 0xb1a90300
    9200:	strmi	r4, [pc], -r8, asr #22
    9204:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    9208:	ldmdavs	r5!, {r2, r6, r7, r8, ip, sp, pc}
    920c:	stmdavs	r4!, {r0, sp, lr, pc}
    9210:	stmdavs	r3!, {r2, r5, r7, r8, ip, sp, pc}^
    9214:	mvnsle	r4, fp, lsr #5
    9218:	ldmdavs	r2!, {r0, r5, r7, fp, sp, lr}^
    921c:			; <UNDEFINED> instruction: 0xd1f64291
    9220:	ldrtmi	r6, [r8], -r1, ror #17
    9224:	blx	1e47222 <ftello64@plt+0x1e436a6>
    9228:	eors	r2, ip, r0, lsl #10
    922c:	andcs	r2, r1, r4, lsl #3
    9230:	b	1747220 <ftello64@plt+0x17436a4>
    9234:	strmi	r2, [r7], -r1, lsl #8
    9238:	rsble	r2, r2, r0, lsl #16
    923c:	stmdage	r6, {r8, sl, sp}
    9240:	strtmi	r2, [r9], -ip, asr #4
    9244:	strpl	lr, [r3, #-2509]	; 0xfffff633
    9248:	b	12c7238 <ftello64@plt+0x12c36bc>
    924c:	movwls	r2, #21249	; 0x5301
    9250:			; <UNDEFINED> instruction: 0xf1b89309
    9254:	eorsle	r0, r2, r0, lsl #30
    9258:			; <UNDEFINED> instruction: 0x0014f8d8
    925c:			; <UNDEFINED> instruction: 0xf8c8b378
    9260:	andls	r5, r8, r4, lsl r0
    9264:	blx	ff8c5278 <ftello64@plt+0xff8c16fc>
    9268:	stcge	8, cr6, [r5, #-200]	; 0xffffff38
    926c:	blge	123434 <ftello64@plt+0x11f8b8>
    9270:	mlavs	r1, r7, r8, pc	; <UNPREDICTABLE>
    9274:	movwls	r4, #1577	; 0x629
    9278:	andsls	sl, r2, #3072	; 0xc00
    927c:	andsls	r2, r3, r0, lsl #4
    9280:			; <UNDEFINED> instruction: 0xf04f4640
    9284:	strls	r0, [r7], -r1, lsl #24
    9288:	stmib	sp, {r3, r9, sl, sp}^
    928c:			; <UNDEFINED> instruction: 0xf7ffc60c
    9290:	msrlt	CPSR_f, #44032	; 0xac00
    9294:	strbmi	r4, [r0], -r9, lsr #12
    9298:			; <UNDEFINED> instruction: 0xff8cf7ff
    929c:			; <UNDEFINED> instruction: 0xf0069803
    92a0:	strcs	pc, [r9, #-3081]	; 0xfffff3f7
    92a4:	bmi	8379bc <ftello64@plt+0x833e40>
    92a8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    92ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    92b0:	subsmi	r9, sl, r9, lsl fp
    92b4:	strtmi	sp, [r8], -ip, lsr #2
    92b8:	pop	{r1, r3, r4, ip, sp, pc}
    92bc:			; <UNDEFINED> instruction: 0xf00281f0
    92c0:	andls	pc, r8, r3, lsl #30
    92c4:	bicle	r2, pc, r0, lsl #16
    92c8:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92cc:	addlt	fp, r0, #160, 2	; 0x28
    92d0:	strvc	pc, [r0, #-64]	; 0xffffffc0
    92d4:	rscle	r2, r6, r0, lsl #24
    92d8:			; <UNDEFINED> instruction: 0xf7fd4638
    92dc:			; <UNDEFINED> instruction: 0xe7e2fc97
    92e0:	ldrtmi	r9, [r8], -r4, lsl #20
    92e4:			; <UNDEFINED> instruction: 0xf7fe9903
    92e8:	strbmi	pc, [r0], -sp, lsr #20	; <UNPREDICTABLE>
    92ec:			; <UNDEFINED> instruction: 0xf7ff4629
    92f0:	stmdals	r3, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    92f4:	blx	ff7c5316 <ftello64@plt+0xff7c179a>
    92f8:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
    92fc:	blx	ff0c72fe <ftello64@plt+0xff0c3782>
    9300:			; <UNDEFINED> instruction: 0xf7fae7d0
    9304:	stmdblt	r8!, {r2, r4, r7, r8, fp, sp, lr, pc}
    9308:	blx	fef4730a <ftello64@plt+0xfef4378e>
    930c:			; <UNDEFINED> instruction: 0xe7e3463d
    9310:	svc	0x00a8f7f9
    9314:			; <UNDEFINED> instruction: 0xf043b283
    9318:	ldrb	r7, [sp, r0, lsl #10]
    931c:	andeq	fp, r4, lr, lsr #19
    9320:	andeq	r0, r0, r8, lsl #8
    9324:	andeq	ip, r4, r4, asr #32
    9328:	strdeq	fp, [r4], -r6
    932c:	svcmi	0x00f0e92d
    9330:	strmi	fp, [r1], r3, lsl #1
    9334:			; <UNDEFINED> instruction: 0xf8dd460f
    9338:			; <UNDEFINED> instruction: 0x4692b030
    933c:			; <UNDEFINED> instruction: 0xf1bb461d
    9340:	andle	r0, r2, r0, lsl #30
    9344:			; <UNDEFINED> instruction: 0xf8cb2300
    9348:	blmi	1155350 <ftello64@plt+0x11517d4>
    934c:			; <UNDEFINED> instruction: 0xf8d3447b
    9350:			; <UNDEFINED> instruction: 0xf1b88004
    9354:	eorle	r0, lr, r0, lsl #30
    9358:			; <UNDEFINED> instruction: 0xf8d82100
    935c:			; <UNDEFINED> instruction: 0xb3244004
    9360:	and	r6, r1, lr, lsr r8
    9364:	movwlt	r6, #18468	; 0x4824
    9368:	adcsmi	r6, r3, #2670592	; 0x28c000
    936c:	ldmdavs	fp!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    9370:	addsmi	r6, sl, #3702784	; 0x388000
    9374:			; <UNDEFINED> instruction: 0xf1bad1f6
    9378:			; <UNDEFINED> instruction: 0xf1080f02
    937c:	suble	r0, r9, ip, lsl #8
    9380:	svceq	0x0000f1ba
    9384:	ldmdami	r7!, {r0, r3, r4, r5, ip, lr, pc}
    9388:			; <UNDEFINED> instruction: 0xf8d84631
    938c:	ldrbtmi	r3, [r8], #-8
    9390:			; <UNDEFINED> instruction: 0xf02a9400
    9394:	strmi	pc, [r4], -r1, asr #22
    9398:			; <UNDEFINED> instruction: 0x4620b11d
    939c:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93a0:	strtmi	r6, [r0], -r8, lsr #32
    93a4:	pop	{r0, r1, ip, sp, pc}
    93a8:			; <UNDEFINED> instruction: 0xf8d88ff0
    93ac:			; <UNDEFINED> instruction: 0xf1b88000
    93b0:	bicsle	r0, r2, r0, lsl #30
    93b4:	ldrtmi	fp, [sl], -r9, ror #18
    93b8:	strbmi	r2, [r8], -r0, lsl #2
    93bc:			; <UNDEFINED> instruction: 0xff12f7ff
    93c0:	blmi	a778a8 <ftello64@plt+0xa73d2c>
    93c4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    93c8:	ldrdhi	pc, [r4], -r3
    93cc:	svceq	0x0000f1b8
    93d0:			; <UNDEFINED> instruction: 0xf1bad1c3
    93d4:	eorsle	r0, sp, r2, lsl #30
    93d8:	svceq	0x0000f1ba
    93dc:	stmdami	r3!, {r4, r5, ip, lr, pc}
    93e0:	andne	lr, r0, #3522560	; 0x35c000
    93e4:			; <UNDEFINED> instruction: 0xf02a4478
    93e8:			; <UNDEFINED> instruction: 0x4604fb17
    93ec:	svceq	0x0000f1bb
    93f0:	movwcs	sp, #4306	; 0x10d2
    93f4:	andcc	pc, r0, fp, asr #17
    93f8:	ldrtmi	lr, [r8], -lr, asr #15
    93fc:			; <UNDEFINED> instruction: 0xf85af010
    9400:			; <UNDEFINED> instruction: 0xf8d84623
    9404:	strmi	r2, [r1], -r8
    9408:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    940c:	blx	1454be <ftello64@plt+0x141942>
    9410:	strb	r4, [r1, r4, lsl #12]
    9414:	ldrdeq	pc, [r8], -r8
    9418:	svclt	0x00082800
    941c:			; <UNDEFINED> instruction: 0xf7f92001
    9420:	strtmi	lr, [r1], -sl, lsl #27
    9424:	ldrdcs	pc, [r8], -r8
    9428:			; <UNDEFINED> instruction: 0xf7f94604
    942c:	stccs	14, cr14, [r0, #-688]	; 0xfffffd50
    9430:			; <UNDEFINED> instruction: 0xf8d8d0b7
    9434:	strtmi	r3, [r0], -r8
    9438:	andlt	r6, r3, fp, lsr #32
    943c:	svchi	0x00f0e8bd
    9440:			; <UNDEFINED> instruction: 0xf0104638
    9444:			; <UNDEFINED> instruction: 0x4601f837
    9448:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    944c:	blx	ff9454fc <ftello64@plt+0xff941980>
    9450:	strb	r4, [fp, r4, lsl #12]
    9454:	stc2	7, cr15, [r4, #1012]	; 0x3f4
    9458:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    945c:	strb	r4, [r5, r4, lsl #12]
    9460:	strdeq	fp, [r4], -ip
    9464:	andeq	r0, r3, r2, asr #31
    9468:	andeq	fp, r4, r2, lsl #29
    946c:	andeq	r0, r3, r4, lsl #31
    9470:	andeq	r0, r3, r6, asr pc
    9474:	andeq	r0, r3, lr, lsr #30
    9478:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    947c:	blmi	851dc4 <ftello64@plt+0x84e248>
    9480:	mvnsmi	lr, sp, lsr #18
    9484:			; <UNDEFINED> instruction: 0xb09844fc
    9488:	svcge	0x00032500
    948c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    9490:	strmi	r4, [lr], -r4, lsl #12
    9494:			; <UNDEFINED> instruction: 0x46294638
    9498:	tstls	r7, #1769472	; 0x1b0000
    949c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    94a0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    94a4:			; <UNDEFINED> instruction: 0xf7fa9502
    94a8:			; <UNDEFINED> instruction: 0xf8cde91c
    94ac:			; <UNDEFINED> instruction: 0xf002801c
    94b0:	andls	pc, r6, fp, lsl #28
    94b4:	ldmdavs	r0!, {r8, r9, ip, sp, pc}
    94b8:	ldmdavs	r6!, {r1, r3, r5, r9, sl, lr}^
    94bc:	strls	r4, [r0, #-1593]	; 0xfffff9c7
    94c0:	andsls	sl, r0, r2, lsl #22
    94c4:	strcs	r4, [r8, #-1568]	; 0xfffff9e0
    94c8:	eorhi	pc, r8, sp, asr #17
    94cc:	ldrls	r9, [r1], -fp, lsl #10
    94d0:	blx	2c74d4 <ftello64@plt+0x2c3958>
    94d4:			; <UNDEFINED> instruction: 0x46054639
    94d8:			; <UNDEFINED> instruction: 0xf7ff4620
    94dc:	ldmdblt	sp, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    94e0:	bmi	26f4f0 <ftello64@plt+0x26b974>
    94e4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    94e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    94ec:	subsmi	r9, sl, r7, lsl fp
    94f0:	andslt	sp, r8, r4, lsl #2
    94f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    94f8:	ldrb	r2, [r2, r0]!
    94fc:	mrc	7, 5, APSR_nzcv, cr2, cr9, {7}
    9500:	andeq	fp, r4, ip, lsl r7
    9504:	andeq	r0, r0, r8, lsl #8
    9508:			; <UNDEFINED> instruction: 0x0004b6ba
    950c:	mvnsmi	lr, sp, lsr #18
    9510:	pkhbtmi	r4, r0, r7, lsl #12
    9514:			; <UNDEFINED> instruction: 0xf7ff460d
    9518:	strmi	pc, [r4], -pc, lsr #31
    951c:	suble	r2, r2, r0, lsl #16
    9520:	stmdavs	r9!, {r0, r2, r6, fp, sp, lr}^
    9524:	mlasvs	ip, r1, r8, pc	; <UNPREDICTABLE>
    9528:	svceq	0x0030f016
    952c:	strcs	sp, [r1], -r6
    9530:			; <UNDEFINED> instruction: 0xf0064620
    9534:			; <UNDEFINED> instruction: 0x4630fabf
    9538:	ldrhhi	lr, [r0, #141]!	; 0x8d
    953c:	blcs	23e70 <ftello64@plt+0x202f4>
    9540:	strdlt	sp, [r7, r5]!
    9544:	ldrmi	r6, [ip], sl, lsr #16
    9548:	bcs	35ad5c <ftello64@plt+0x3571e0>
    954c:	ldmdavs	fp, {r0, r2, ip, lr, pc}
    9550:	ldmdavs	sp, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
    9554:	bcs	363604 <ftello64@plt+0x35fa88>
    9558:			; <UNDEFINED> instruction: 0xf10cd1f9
    955c:	strbmi	r0, [r7, #-3073]!	; 0xfffff3ff
    9560:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9564:	umaalcc	pc, r4, r3, r8	; <UNPREDICTABLE>
    9568:	svceq	0x0060f013
    956c:	sbfxeq	sp, pc, #3, #20
    9570:	vqrdmlsh.s<illegal width 8>	<illegal reg q13.5>, q3, d0[2]
    9574:	ldrble	r0, [fp], #1664	; 0x680
    9578:			; <UNDEFINED> instruction: 0xf7fa4640
    957c:	strmi	pc, [r6], -r9, asr #26
    9580:			; <UNDEFINED> instruction: 0xf0064620
    9584:			; <UNDEFINED> instruction: 0x4630fa97
    9588:	ldrhhi	lr, [r0, #141]!	; 0x8d
    958c:	strhtle	r4, [lr], #92	; 0x5c
    9590:	vqdmulh.s<illegal width 8>	d20, d0, d10
    9594:	stmdbmi	sl, {r0, r1, r2, r3, r9, ip, sp}
    9598:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    959c:	bicscc	r4, ip, #2030043136	; 0x79000000
    95a0:			; <UNDEFINED> instruction: 0xf0264478
    95a4:			; <UNDEFINED> instruction: 0x4628fa95
    95a8:			; <UNDEFINED> instruction: 0xf00f4626
    95ac:	strmi	pc, [r1], -r3, lsl #31
    95b0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    95b4:			; <UNDEFINED> instruction: 0xf8fef026
    95b8:	svclt	0x0000e7ba
    95bc:	strheq	r1, [r3], -r6
    95c0:	andeq	r0, r3, ip, lsl r7
    95c4:	andeq	r0, r3, r8, lsl #28
    95c8:	andeq	r0, r3, lr, asr #27
    95cc:	mvnsmi	lr, sp, lsr #18
    95d0:	svcmi	0x00342300
    95d4:	ldcmi	0, cr11, [r4], #-616	; 0xfffffd98
    95d8:	ldrbtmi	r4, [pc], #-1541	; 95e0 <ftello64@plt+0x5a64>
    95dc:	strmi	sl, [lr], -r6, lsl #16
    95e0:	ldmdbpl	ip!, {r4, r7, r9, sl, lr}
    95e4:	subcs	r4, ip, #26214400	; 0x1900000
    95e8:	ldrls	r6, [r9], #-2084	; 0xfffff7dc
    95ec:	streq	pc, [r0], #-79	; 0xffffffb1
    95f0:	stmib	sp, {r0, sl, sp}^
    95f4:			; <UNDEFINED> instruction: 0xf7fa3303
    95f8:	strls	lr, [r5], #-2164	; 0xfffff78c
    95fc:			; <UNDEFINED> instruction: 0xf0029409
    9600:	andls	pc, r8, r3, ror #26
    9604:	suble	r2, r2, r0, lsl #16
    9608:	ldrdeq	pc, [r0], -r8
    960c:			; <UNDEFINED> instruction: 0xf8d8ab04
    9610:	svcge	0x0005e004
    9614:	strtmi	r9, [r2], -r0, lsl #6
    9618:	mlagt	r1, r6, r8, pc	; <UNPREDICTABLE>
    961c:	andsls	sl, r2, r3, lsl #22
    9620:			; <UNDEFINED> instruction: 0x46284639
    9624:			; <UNDEFINED> instruction: 0xf8cd940c
    9628:	strcs	lr, [r8], #-76	; 0xffffffb4
    962c:	andsgt	pc, ip, sp, asr #17
    9630:			; <UNDEFINED> instruction: 0xf7ff940d
    9634:			; <UNDEFINED> instruction: 0x4604f959
    9638:			; <UNDEFINED> instruction: 0x4628b190
    963c:			; <UNDEFINED> instruction: 0xf7ff4639
    9640:	stmdals	r3, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    9644:	blx	dc5664 <ftello64@plt+0xdc1ae8>
    9648:	blmi	5dbeb0 <ftello64@plt+0x5d8334>
    964c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9650:	blls	6636c0 <ftello64@plt+0x65fb44>
    9654:	qsuble	r4, sl, r2
    9658:	andslt	r4, sl, r0, lsr #12
    965c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9660:	ldrtmi	r9, [r0], -r4, lsl #20
    9664:			; <UNDEFINED> instruction: 0xf7fe9903
    9668:	ldrtmi	pc, [r9], -sp, ror #16	; <UNPREDICTABLE>
    966c:			; <UNDEFINED> instruction: 0xf7ff4628
    9670:	stmdals	r3, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    9674:	blx	7c5694 <ftello64@plt+0x7c1b18>
    9678:	ldrtmi	r4, [r1], -r0, lsr #12
    967c:	stc2	7, cr15, [lr, #-1000]!	; 0xfffffc18
    9680:	stmdacs	r0, {r2, r9, sl, lr}
    9684:	ldrtmi	sp, [r0], -r0, ror #1
    9688:	blx	1e47684 <ftello64@plt+0x1e43b08>
    968c:			; <UNDEFINED> instruction: 0xf7f9e7dc
    9690:	strmi	lr, [r4], -lr, asr #31
    9694:	sbcsle	r2, r7, r0, lsl #16
    9698:	strcs	pc, [r0], #-704	; 0xfffffd40
    969c:			; <UNDEFINED> instruction: 0xf7f9e7d4
    96a0:	svclt	0x0000ede2
    96a4:	andeq	fp, r4, r6, asr #11
    96a8:	andeq	r0, r0, r8, lsl #8
    96ac:	andeq	fp, r4, r4, asr r5
    96b0:	svcmi	0x00f0e92d
    96b4:	ldrmi	fp, [r6], -fp, lsl #1
    96b8:	movwls	r4, #19053	; 0x4a6d
    96bc:	blmi	1b5b0c4 <ftello64@plt+0x1b57548>
    96c0:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    96c4:			; <UNDEFINED> instruction: 0xf8dd5b15
    96c8:	ldmpl	r3, {r2, r3, r4, r6, sp, pc}^
    96cc:	ldmdavs	fp, {r9, sp}
    96d0:			; <UNDEFINED> instruction: 0xf04f9309
    96d4:	mrsls	r0, LR_svc
    96d8:	andcs	lr, r7, #3358720	; 0x334000
    96dc:	rsble	r2, r8, r0, lsl #18
    96e0:	svceq	0x0000f1ba
    96e4:	adcshi	pc, r9, r0, asr #32
    96e8:			; <UNDEFINED> instruction: 0xf8c39b02
    96ec:	ldrtmi	sl, [r0], -r0
    96f0:	cdpcs	2, 0, cr2, cr0, cr0, {0}
    96f4:	stmdavs	r0, {r0, r1, r2, r5, r6, ip, lr, pc}
    96f8:	andcc	r4, r1, #17825792	; 0x1100000
    96fc:	mvnsle	r2, r0, lsl #16
    9700:	blmi	17527c8 <ftello64@plt+0x174ec4c>
    9704:			; <UNDEFINED> instruction: 0xf101fb04
    9708:	ldrbtmi	r2, [fp], #-1
    970c:	strmi	r9, [r7], -r3, lsl #4
    9710:	cmpcc	r0, r5, lsl #6
    9714:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9718:			; <UNDEFINED> instruction: 0xf1009a03
    971c:	strmi	r0, [r4], -r0, lsr #18
    9720:			; <UNDEFINED> instruction: 0xf10661c2
    9724:	andcs	r0, r1, #8
    9728:			; <UNDEFINED> instruction: 0xf02d4649
    972c:			; <UNDEFINED> instruction: 0xf8d9fb33
    9730:	tstlt	r3, ip, lsr #32
    9734:	stmdacs	r0, {r0, r1, r2, r5, sp, lr}
    9738:	ldmdblt	sp!, {r0, r2, r4, r6, r8, ip, lr, pc}
    973c:	ldrdcc	pc, [r0], -r9
    9740:	blcs	118364 <ftello64@plt+0x1147e8>
    9744:	blls	17955c <ftello64@plt+0x1759e0>
    9748:	stmdacc	r1, {r0, r3, r6, r7, r8, fp, sp, lr, pc}
    974c:			; <UNDEFINED> instruction: 0xf1096836
    9750:			; <UNDEFINED> instruction: 0x2e000930
    9754:	blls	53def0 <ftello64@plt+0x53a374>
    9758:			; <UNDEFINED> instruction: 0xf0026063
    975c:	strhtvs	pc, [r0], #197	; 0xc5	; <UNPREDICTABLE>
    9760:	rsble	r2, pc, r0, lsl #16
    9764:	svceq	0x0000f1bb
    9768:	cdpls	0, 0, cr13, cr4, cr6, {3}
    976c:	subsle	r2, r9, r0, lsl #28
    9770:	mlaeq	r1, r6, r8, pc	; <UNPREDICTABLE>
    9774:	bls	534b9c <ftello64@plt+0x531020>
    9778:			; <UNDEFINED> instruction: 0x4621465b
    977c:	strbmi	r6, [r0], -r0, lsr #1
    9780:			; <UNDEFINED> instruction: 0xf7ff9500
    9784:			; <UNDEFINED> instruction: 0x4605f8b1
    9788:	eorsle	r2, r2, r0, lsl #16
    978c:			; <UNDEFINED> instruction: 0xf0069807
    9790:	blls	c7ddc <ftello64@plt+0xc4260>
    9794:	eorsle	r2, r8, r0, lsl #22
    9798:	bmi	e21810 <ftello64@plt+0xe1dc94>
    979c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    97a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97a4:	subsmi	r9, sl, r9, lsl #22
    97a8:			; <UNDEFINED> instruction: 0x4628d155
    97ac:	pop	{r0, r1, r3, ip, sp, pc}
    97b0:			; <UNDEFINED> instruction: 0xf1ba8ff0
    97b4:	addsle	r0, sl, r0, lsl #30
    97b8:	ldrtmi	r9, [r0], -r2, lsl #22
    97bc:			; <UNDEFINED> instruction: 0xf8ca2200
    97c0:	cdpcs	0, 0, cr3, cr0, cr0, {0}
    97c4:			; <UNDEFINED> instruction: 0x2150d197
    97c8:			; <UNDEFINED> instruction: 0xf7fa2001
    97cc:	andcs	lr, r1, #688128	; 0xa8000
    97d0:			; <UNDEFINED> instruction: 0x46042311
    97d4:	movwcs	lr, #31168	; 0x79c0
    97d8:			; <UNDEFINED> instruction: 0xd1bc2d00
    97dc:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    97e0:	stmdacc	r9, {r6, r7, r8, fp, sp, lr, pc}
    97e4:			; <UNDEFINED> instruction: 0x4602e7b7
    97e8:	addslt	r4, r5, #32, 12	; 0x2000000
    97ec:	ldcl	7, cr15, [lr], #996	; 0x3e4
    97f0:			; <UNDEFINED> instruction: 0xf8dbe7d3
    97f4:	ldrtmi	r1, [r0], -r0
    97f8:			; <UNDEFINED> instruction: 0xf7fd9a08
    97fc:	stmdals	r7, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9800:			; <UNDEFINED> instruction: 0xf958f006
    9804:	blcs	30414 <ftello64@plt+0x2c898>
    9808:			; <UNDEFINED> instruction: 0xf1bad1c6
    980c:	andle	r0, r4, r0, lsl #30
    9810:	bls	a3ba4 <ftello64@plt+0xa0028>
    9814:	andcc	pc, r0, sl, asr #17
    9818:	strtmi	r6, [r1], -r2, ror #1
    981c:			; <UNDEFINED> instruction: 0xf7ff4640
    9820:	ldr	pc, [sl, r9, asr #25]!
    9824:	bls	53384c <ftello64@plt+0x52fcd0>
    9828:	ldrbmi	r9, [fp], -r0
    982c:	strbmi	r4, [r0], -r1, lsr #12
    9830:			; <UNDEFINED> instruction: 0xf85af7ff
    9834:	str	r4, [r9, r5, lsl #12]!
    9838:			; <UNDEFINED> instruction: 0xf10d9e04
    983c:	vmovcs.32	d0[0], r0
    9840:			; <UNDEFINED> instruction: 0xe7efd196
    9844:	mrc	7, 7, APSR_nzcv, cr2, cr9, {7}
    9848:			; <UNDEFINED> instruction: 0xf045b285
    984c:	stmdacs	r0, {r8, sl, ip, sp, lr}
    9850:	strmi	sp, [r5], -r3, ror #3
    9854:			; <UNDEFINED> instruction: 0xf7f9e7e1
    9858:	blmi	2c4c78 <ftello64@plt+0x2c10fc>
    985c:	subscc	pc, r5, #64, 4
    9860:	stmdami	sl, {r0, r3, r8, fp, lr}
    9864:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9868:	ldrbtmi	r3, [r8], #-1004	; 0xfffffc14
    986c:			; <UNDEFINED> instruction: 0xf930f026
    9870:	andeq	fp, r4, r0, ror #9
    9874:	andeq	r0, r0, r8, lsl #8
    9878:			; <UNDEFINED> instruction: 0xfffffdff
    987c:	andeq	fp, r4, r2, lsl #8
    9880:			; <UNDEFINED> instruction: 0xfffffd2b
    9884:	andeq	r0, r3, ip, ror #27
    9888:	andeq	r0, r3, r2, asr r4
    988c:	andeq	r0, r3, r2, asr fp
    9890:	blmi	65c0f8 <ftello64@plt+0x65857c>
    9894:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9898:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    989c:	strmi	r4, [r5], -lr, lsl #12
    98a0:	movwls	r6, #22555	; 0x581b
    98a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    98a8:	movwls	r2, #17152	; 0x4300
    98ac:	blx	ec78b0 <ftello64@plt+0xec3d34>
    98b0:	strmi	fp, [r1], -r0, lsr #2
    98b4:			; <UNDEFINED> instruction: 0xf022a804
    98b8:	andcs	pc, r1, sp, ror #27
    98bc:	tstcs	r0, r4, lsl #20
    98c0:	strcs	r4, [r1], #-1587	; 0xfffff9cd
    98c4:	strtmi	r9, [r8], -r1
    98c8:	smlabtne	r2, sp, r9, lr
    98cc:			; <UNDEFINED> instruction: 0xf7ff9400
    98d0:	strmi	pc, [r4], -pc, ror #29
    98d4:			; <UNDEFINED> instruction: 0xf0229804
    98d8:	bmi	248fcc <ftello64@plt+0x245450>
    98dc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    98e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    98e4:	subsmi	r9, sl, r5, lsl #22
    98e8:	strtmi	sp, [r0], -r2, lsl #2
    98ec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    98f0:	ldc	7, cr15, [r8], #996	; 0x3e4
    98f4:	andeq	fp, r4, ip, lsl #6
    98f8:	andeq	r0, r0, r8, lsl #8
    98fc:	andeq	fp, r4, r2, asr #5
    9900:	addlt	fp, r4, r0, ror r5
    9904:			; <UNDEFINED> instruction: 0x461a4616
    9908:	ldrtmi	r9, [r3], -r8, lsl #26
    990c:	strls	r9, [r0, #-3081]	; 0xfffff3f7
    9910:	strls	r2, [r2], #-1280	; 0xfffffb00
    9914:	strls	r2, [r3, #-1025]	; 0xfffffbff
    9918:			; <UNDEFINED> instruction: 0xf7ff9401
    991c:	andlt	pc, r4, r9, asr #29
    9920:	svclt	0x0000bd70
    9924:	mvnsmi	lr, #737280	; 0xb4000
    9928:	addlt	r4, r9, pc, lsl #12
    992c:	blx	fecdbdc4 <ftello64@plt+0xfecd8248>
    9930:	ldrmi	pc, [ip], -r3, lsl #11
    9934:	bmi	8db188 <ftello64@plt+0x8d760c>
    9938:			; <UNDEFINED> instruction: 0xf8dd4479
    993c:	stmdbeq	sp!, {r6, pc}^
    9940:	ldrdls	pc, [r4], #-141	; 0xffffff73
    9944:			; <UNDEFINED> instruction: 0xf1b8588a
    9948:	svclt	0x00080f00
    994c:	strmi	r2, [r6], -r0, lsl #10
    9950:	andls	r6, r7, #1179648	; 0x120000
    9954:	andeq	pc, r0, #79	; 0x4f
    9958:	andls	r2, r6, #0, 4
    995c:	strtmi	fp, [r0], -r5, lsr #22
    9960:			; <UNDEFINED> instruction: 0x4621b13c
    9964:	stmdage	r6, {r0, r2, r8, r9, ip, pc}
    9968:	ldc2	0, cr15, [r4, #136]	; 0x88
    996c:	blls	17098c <ftello64@plt+0x16ce10>
    9970:	strtmi	r2, [r2], -r1
    9974:	strcs	r4, [r0], #-1593	; 0xfffff9c7
    9978:	stmdbeq	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    997c:	ldrtmi	r9, [r0], -r3, lsl #8
    9980:	andhi	pc, r0, sp, asr #17
    9984:	mrc2	7, 4, pc, cr4, cr15, {7}
    9988:	stmdals	r6, {r2, r9, sl, lr}
    998c:	stc2l	0, cr15, [r0, #-136]!	; 0xffffff78
    9990:	blmi	31c1cc <ftello64@plt+0x318650>
    9994:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9998:	blls	1e3a08 <ftello64@plt+0x1dfe8c>
    999c:	qaddle	r4, sl, sp
    99a0:	andlt	r4, r9, r0, lsr #12
    99a4:	mvnshi	lr, #12386304	; 0xbd0000
    99a8:			; <UNDEFINED> instruction: 0xf7ff9305
    99ac:	blls	1880a0 <ftello64@plt+0x184524>
    99b0:	strmi	r9, [r1], -r6, lsl #24
    99b4:	sbcsle	r2, ip, r0, lsl #16
    99b8:	ldrb	r9, [r4, r5, lsl #6]
    99bc:	mrrc	7, 15, pc, r2, cr9	; <UNPREDICTABLE>
    99c0:	andeq	fp, r4, r8, ror #4
    99c4:	andeq	r0, r0, r8, lsl #8
    99c8:	andeq	fp, r4, ip, lsl #4
    99cc:	svcmi	0x00f0e92d
    99d0:	stc	14, cr1, [sp, #-84]!	; 0xffffffac
    99d4:	svclt	0x00188b04
    99d8:	cfsh32	mvfx2, mvfx8, #1
    99dc:			; <UNDEFINED> instruction: 0xf8df3a10
    99e0:	addslt	r3, sp, r8, ror r6
    99e4:			; <UNDEFINED> instruction: 0xf8df9108
    99e8:	stcls	6, cr1, [ip], #-464	; 0xfffffe30
    99ec:	strls	r4, [r5, #-1145]	; 0xfffffb87
    99f0:	svclt	0x00082c00
    99f4:	strls	r2, [r7], #-1280	; 0xfffffb00
    99f8:	stmiapl	fp, {r2, r4, r9, sl, lr}^
    99fc:	tstls	fp, #1769472	; 0x1b0000
    9a00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9a04:			; <UNDEFINED> instruction: 0x3658f8df
    9a08:	movwls	r4, #38011	; 0x947b
    9a0c:	movwcs	r4, #1562	; 0x61a
    9a10:	ldmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
    9a14:	movwls	r8, #25386	; 0x632a
    9a18:			; <UNDEFINED> instruction: 0xf0402d00
    9a1c:	strmi	r8, [r6], -fp, ror #5
    9a20:	eorvs	fp, r5, r4, lsl #2
    9a24:			; <UNDEFINED> instruction: 0xf0294640
    9a28:	strmi	pc, [r3], pc, asr #21
    9a2c:	suble	r2, r7, r0, lsl #16
    9a30:	blcs	b0658 <ftello64@plt+0xacadc>
    9a34:	rscshi	pc, sl, #0
    9a38:	blcs	70660 <ftello64@plt+0x6cae4>
    9a3c:	addshi	pc, r9, r0
    9a40:			; <UNDEFINED> instruction: 0x3620f8df
    9a44:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
    9a48:	eorspl	pc, r4, #13828096	; 0xd30000
    9a4c:	stccs	3, cr9, [r0, #-40]	; 0xffffffd8
    9a50:			; <UNDEFINED> instruction: 0x4629d05f
    9a54:	stmvs	r9, {r0, sp, lr, pc}
    9a58:	stmdavs	fp, {r0, r3, r4, r8, ip, sp, pc}
    9a5c:	ldmle	sl!, {r0, r8, r9, fp, sp}^
    9a60:	strtmi	r2, [fp], -r1, lsl #2
    9a64:	ldmvs	fp, {r0, sp, lr, pc}
    9a68:	ldmdavs	sl, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    9a6c:	rscsle	r2, sl, r0, lsl #20
    9a70:	movweq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    9a74:			; <UNDEFINED> instruction: 0xf383fab3
    9a78:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    9a7c:	strcs	sp, [r9, -r9, asr #32]
    9a80:	svceq	0x0000f1bb
    9a84:	blcs	3dc60 <ftello64@plt+0x3a0e4>
    9a88:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    9a8c:	ldrbtmi	r4, [fp], #-1699	; 0xfffff95d
    9a90:	bcc	4452bc <ftello64@plt+0x441740>
    9a94:	qadd16mi	fp, r3, r4
    9a98:	cdp	3, 0, cr2, cr8, cr0, {0}
    9a9c:	stmdavs	ip!, {r4, r7, r9, fp, ip, sp}
    9aa0:	movwls	r2, #58112	; 0xe300
    9aa4:			; <UNDEFINED> instruction: 0xf2002c08
    9aa8:	ldm	pc, {r0, r2, r3, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    9aac:	rsbseq	pc, sl, r4, lsl r0	; <UNPREDICTABLE>
    9ab0:	cmpeq	lr, sl, ror #2
    9ab4:	tsteq	lr, sl, lsr r1
    9ab8:	smlalseq	r0, ip, fp, r1
    9abc:			; <UNDEFINED> instruction: 0x009501b7
    9ac0:	mulcc	r0, r8, r8
    9ac4:			; <UNDEFINED> instruction: 0xf0002b3c
    9ac8:	blls	22a2a0 <ftello64@plt+0x226724>
    9acc:			; <UNDEFINED> instruction: 0xd1b32b02
    9ad0:	strcs	r9, [r9, -r5, lsl #22]
    9ad4:	cmple	r2, r0, lsl #22
    9ad8:	suble	r2, r6, r0, lsl #24
    9adc:	blcs	23b70 <ftello64@plt+0x1fff4>
    9ae0:	ldmdbvs	sl, {r0, r1, r6, ip, lr, pc}^
    9ae4:			; <UNDEFINED> instruction: 0xf0402a00
    9ae8:	bls	36a530 <ftello64@plt+0x3669b4>
    9aec:	blcs	184200 <ftello64@plt+0x180684>
    9af0:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9af4:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9af8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9afc:	blls	6e3b6c <ftello64@plt+0x6dfff0>
    9b00:			; <UNDEFINED> instruction: 0xf040405a
    9b04:	ldrtmi	r8, [r8], -sp, lsl #5
    9b08:	ldc	0, cr11, [sp], #116	; 0x74
    9b0c:	pop	{r2, r8, r9, fp, pc}
    9b10:			; <UNDEFINED> instruction: 0x46418ff0
    9b14:			; <UNDEFINED> instruction: 0xf022a80d
    9b18:	blls	208e14 <ftello64@plt+0x205298>
    9b1c:	strtmi	r2, [r1], -r0, lsl #4
    9b20:	ldrtmi	r9, [r0], -r0, lsl #4
    9b24:	blls	1ae738 <ftello64@plt+0x1aabbc>
    9b28:	movwls	r9, #10765	; 0x2a0d
    9b2c:	movwls	r9, #6957	; 0x1b2d
    9b30:	bcc	445398 <ftello64@plt+0x44181c>
    9b34:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    9b38:	strmi	fp, [r7], -r3, lsl #5
    9b3c:	svclt	0x00042b09
    9b40:			; <UNDEFINED> instruction: 0xf04f4658
    9b44:			; <UNDEFINED> instruction: 0xf0000b01
    9b48:	blls	16a2b8 <ftello64@plt+0x16673c>
    9b4c:	svclt	0x00082f00
    9b50:	movwls	r2, #21248	; 0x5300
    9b54:	bleq	45c98 <ftello64@plt+0x4211c>
    9b58:	blcs	30774 <ftello64@plt+0x2cbf8>
    9b5c:	stmdavs	r1!, {r2, r3, r4, r5, r7, ip, lr, pc}
    9b60:			; <UNDEFINED> instruction: 0xf7ff4630
    9b64:	movwcs	pc, #2855	; 0xb27	; <UNPREDICTABLE>
    9b68:	stmdals	sp, {r0, r1, r5, sp, lr}
    9b6c:	ldc2l	0, cr15, [r0], #-136	; 0xffffff78
    9b70:			; <UNDEFINED> instruction: 0x4641e7be
    9b74:			; <UNDEFINED> instruction: 0xf022a80d
    9b78:	blls	208db4 <ftello64@plt+0x205238>
    9b7c:	andcs	r9, r0, sp, lsr #20
    9b80:	andls	r4, r0, r1, lsr #12
    9b84:	ldrtmi	r9, [r0], -r3, lsl #6
    9b88:	andls	r9, r1, #6144	; 0x1800
    9b8c:	movwls	r9, #10765	; 0x2a0d
    9b90:	bcc	4453f8 <ftello64@plt+0x44187c>
    9b94:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    9b98:	strmi	fp, [r7], -r3, lsl #5
    9b9c:	bicsle	r2, r4, r9, lsl #22
    9ba0:			; <UNDEFINED> instruction: 0xf8dfe7d8
    9ba4:	andcs	r9, r0, ip, asr #9
    9ba8:			; <UNDEFINED> instruction: 0xf7f92709
    9bac:	ldrbtmi	lr, [r9], #2848	; 0xb20
    9bb0:	movwls	r2, #58112	; 0xe300
    9bb4:			; <UNDEFINED> instruction: 0x463bb2ba
    9bb8:			; <UNDEFINED> instruction: 0xf0002a09
    9bbc:			; <UNDEFINED> instruction: 0xf899813f
    9bc0:	bcs	11bc8 <ftello64@plt+0xe04c>
    9bc4:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    9bc8:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
    9bcc:	svcge	0x0067f47f
    9bd0:	ssatmi	r4, #4, fp, asr #12
    9bd4:			; <UNDEFINED> instruction: 0xe7bf461c
    9bd8:			; <UNDEFINED> instruction: 0xf8df6868
    9bdc:			; <UNDEFINED> instruction: 0xf8d07498
    9be0:			; <UNDEFINED> instruction: 0xf7fa9004
    9be4:	ldrtmi	pc, [lr], sp, lsr #20	; <UNPREDICTABLE>
    9be8:	blge	3f1814 <ftello64@plt+0x3edc98>
    9bec:	strbmi	sl, [r1], -lr, lsl #20
    9bf0:	andge	pc, lr, r7, asr r8	; <UNPREDICTABLE>
    9bf4:			; <UNDEFINED> instruction: 0xf8cd4684
    9bf8:			; <UNDEFINED> instruction: 0xf8dac000
    9bfc:	ldrtmi	r7, [r0], -r0
    9c00:			; <UNDEFINED> instruction: 0xf8ca3701
    9c04:			; <UNDEFINED> instruction: 0xf7fa7000
    9c08:	blls	3c84d4 <ftello64@plt+0x3c4958>
    9c0c:	ldrdcs	pc, [r0], -sl
    9c10:			; <UNDEFINED> instruction: 0xf8ca3a01
    9c14:	strmi	r2, [r7], -r0
    9c18:	cmnle	r0, r0, lsl #30
    9c1c:			; <UNDEFINED> instruction: 0xf0002b00
    9c20:	blls	3ea228 <ftello64@plt+0x3e66ac>
    9c24:	vpadd.i8	d2, d0, d4
    9c28:			; <UNDEFINED> instruction: 0xf10d81da
    9c2c:	stmdals	sp, {r6, r9, fp}
    9c30:	stc2	0, cr15, [lr], {34}	; 0x22
    9c34:	stmdals	lr, {r0, r1, r2, r3, r8, fp, ip, pc}
    9c38:	movwcs	r4, #1618	; 0x652
    9c3c:			; <UNDEFINED> instruction: 0xf029930d
    9c40:	blls	2c7dac <ftello64@plt+0x2c4230>
    9c44:	blcs	23cb8 <ftello64@plt+0x2013c>
    9c48:	msrhi	CPSR_fsc, r0, asr #32
    9c4c:	stmdage	sp, {r0, r4, r6, r9, sl, lr}
    9c50:	stc2	0, cr15, [r0], #-136	; 0xffffff78
    9c54:			; <UNDEFINED> instruction: 0xf7f9980e
    9c58:	movwcs	lr, #2762	; 0xaca
    9c5c:	svccs	0x0000930e
    9c60:	cmnhi	r7, r0, asr #32	; <UNPREDICTABLE>
    9c64:	svceq	0x0000f1bb
    9c68:			; <UNDEFINED> instruction: 0xf8dbd006
    9c6c:	ldrtmi	r1, [r0], -r0
    9c70:	blx	fe847c74 <ftello64@plt+0xfe8440f8>
    9c74:	andvc	pc, r0, fp, asr #17
    9c78:	andcs	r9, r0, #7168	; 0x1c00
    9c7c:	ldrtmi	r9, [r0], -sp, lsr #18
    9c80:	movwls	r9, #12800	; 0x3200
    9c84:	tstls	r1, r6, lsl #22
    9c88:	movwls	r9, #10765	; 0x2a0d
    9c8c:	bne	fe4454f4 <ftello64@plt+0xfe441978>
    9c90:	bcc	4454f8 <ftello64@plt+0x44197c>
    9c94:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    9c98:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9c9c:	cmphi	r9, r0	; <UNPREDICTABLE>
    9ca0:	strmi	fp, [r3], -r2, lsl #5
    9ca4:	svcmi	0x00f3e788
    9ca8:			; <UNDEFINED> instruction: 0xf8dfab0f
    9cac:	bge	3aebe4 <ftello64@plt+0x3ab068>
    9cb0:	ldrtmi	r4, [r0], -r1, asr #12
    9cb4:	svcls	0x000946bc
    9cb8:			; <UNDEFINED> instruction: 0xf85744f9
    9cbc:			; <UNDEFINED> instruction: 0xf8daa00c
    9cc0:	strcc	r7, [r1, -r0]
    9cc4:	andvc	pc, r0, sl, asr #17
    9cc8:			; <UNDEFINED> instruction: 0xf9d4f7fa
    9ccc:	ldrdcs	pc, [r0], -sl
    9cd0:	blls	39b4f4 <ftello64@plt+0x397978>
    9cd4:			; <UNDEFINED> instruction: 0xf8ca3a01
    9cd8:	svccs	0x00002000
    9cdc:			; <UNDEFINED> instruction: 0x4618d09e
    9ce0:	b	fe147ccc <ftello64@plt+0xfe144150>
    9ce4:	movwls	r2, #58112	; 0xe300
    9ce8:	svcls	0x0009e764
    9cec:	stmiami	r1!, {r0, r9, sp}^
    9cf0:	strbmi	sl, [r1], -lr, lsl #22
    9cf4:	orrls	pc, r4, #14614528	; 0xdf0000
    9cf8:	andge	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    9cfc:	strls	sl, [r0, -pc, lsl #30]
    9d00:	ldrbtmi	r4, [r9], #1584	; 0x630
    9d04:	ldrdvc	pc, [r0], -sl
    9d08:			; <UNDEFINED> instruction: 0xf8ca4417
    9d0c:			; <UNDEFINED> instruction: 0xf7fa7000
    9d10:			; <UNDEFINED> instruction: 0xf8daf9a3
    9d14:	blls	391d1c <ftello64@plt+0x38e1a0>
    9d18:			; <UNDEFINED> instruction: 0xf8ca3a01
    9d1c:	strmi	r2, [r7], -r0
    9d20:	svcmi	0x00d4e77a
    9d24:			; <UNDEFINED> instruction: 0xf8dfab0f
    9d28:	bge	3aea90 <ftello64@plt+0x3aaf14>
    9d2c:	ldrtmi	r4, [r0], -r1, asr #12
    9d30:	svcls	0x000946bc
    9d34:			; <UNDEFINED> instruction: 0xf85744f9
    9d38:			; <UNDEFINED> instruction: 0xf8daa00c
    9d3c:	strcc	r7, [r1, -r0]
    9d40:	andvc	pc, r0, sl, asr #17
    9d44:			; <UNDEFINED> instruction: 0xf98cf7fa
    9d48:	svcls	0x0009e7c0
    9d4c:	stmiami	r9, {r1, r2, r3, r8, r9, fp, sp, pc}^
    9d50:	strbmi	r2, [r1], -r0, lsl #4
    9d54:	msrls	CPSR_fs, #14614528	; 0xdf0000
    9d58:	andge	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    9d5c:	strls	sl, [r0, -pc, lsl #30]
    9d60:	ldrbtmi	r4, [r9], #1584	; 0x630
    9d64:	ldrdvc	pc, [r0], -sl
    9d68:			; <UNDEFINED> instruction: 0xf8ca3701
    9d6c:			; <UNDEFINED> instruction: 0xf7fa7000
    9d70:			; <UNDEFINED> instruction: 0xf8daf973
    9d74:	blls	391d7c <ftello64@plt+0x38e200>
    9d78:			; <UNDEFINED> instruction: 0xf8ca3a01
    9d7c:	strmi	r2, [r7], -r0
    9d80:	blls	243ab0 <ftello64@plt+0x23ff34>
    9d84:			; <UNDEFINED> instruction: 0xf0002b02
    9d88:			; <UNDEFINED> instruction: 0xf1bb80ec
    9d8c:	andle	r0, r7, r0, lsl #30
    9d90:	ldrdne	pc, [r0], -fp
    9d94:			; <UNDEFINED> instruction: 0xf7ff4630
    9d98:	movwcs	pc, #2573	; 0xa0d	; <UNPREDICTABLE>
    9d9c:	andcc	pc, r0, fp, asr #17
    9da0:	stmdage	sp, {r0, r6, r9, sl, lr}
    9da4:	blx	1dc5e36 <ftello64@plt+0x1dc22ba>
    9da8:	blls	1f05c8 <ftello64@plt+0x1eca4c>
    9dac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9db0:	bne	fe445618 <ftello64@plt+0xfe441a9c>
    9db4:	andls	r4, r2, #48, 12	; 0x3000000
    9db8:	movwls	r9, #14893	; 0x3a2d
    9dbc:	andls	pc, r0, sp, asr #17
    9dc0:	cdp	2, 1, cr9, cr8, cr1, {0}
    9dc4:	bls	35860c <ftello64@plt+0x354a90>
    9dc8:	ldc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    9dcc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9dd0:	svcls	0x000ed148
    9dd4:			; <UNDEFINED> instruction: 0xf0002f00
    9dd8:			; <UNDEFINED> instruction: 0xf8df80ed
    9ddc:	strcs	r9, [r1, -ip, lsr #5]
    9de0:			; <UNDEFINED> instruction: 0xe71e44f9
    9de4:	blge	3b1a10 <ftello64@plt+0x3ade94>
    9de8:	andcs	r4, r0, #10616832	; 0xa20000
    9dec:			; <UNDEFINED> instruction: 0xf8df4641
    9df0:			; <UNDEFINED> instruction: 0xf857929c
    9df4:	svcge	0x000fa000
    9df8:	ldrtmi	r9, [r0], -r0, lsl #14
    9dfc:			; <UNDEFINED> instruction: 0xf8da44f9
    9e00:	strcc	r7, [r1, -r0]
    9e04:	andvc	pc, r0, sl, asr #17
    9e08:			; <UNDEFINED> instruction: 0xf92ef7fa
    9e0c:	ldrdcs	pc, [r0], -sl
    9e10:	bcc	70a50 <ftello64@plt+0x6ced4>
    9e14:	andcs	pc, r0, sl, asr #17
    9e18:	ldrbt	r4, [sp], r7, lsl #12
    9e1c:			; <UNDEFINED> instruction: 0xf7fa4630
    9e20:	stmdacs	r0, {r0, r4, r8, fp, ip, sp, lr, pc}
    9e24:	adchi	pc, r2, r0, asr #32
    9e28:	rsbls	pc, r4, #14614528	; 0xdf0000
    9e2c:	ldrbtmi	r9, [r9], #2062	; 0x80e
    9e30:			; <UNDEFINED> instruction: 0xf7f92709
    9e34:			; <UNDEFINED> instruction: 0x463be9dc
    9e38:	andls	r2, lr, #0, 4
    9e3c:	ldmdavs	r2, {r1, r3, r9, fp, ip, pc}
    9e40:			; <UNDEFINED> instruction: 0xf43f2a00
    9e44:			; <UNDEFINED> instruction: 0xf899aec1
    9e48:	bcs	11e50 <ftello64@plt+0xe2d4>
    9e4c:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {1}
    9e50:	andcs	r4, r5, #144, 18	; 0x240000
    9e54:	movwls	r2, #45056	; 0xb000
    9e58:			; <UNDEFINED> instruction: 0xf7f94479
    9e5c:	blls	304614 <ftello64@plt+0x300a98>
    9e60:	ands	r4, r6, r2, lsl #13
    9e64:	strls	r9, [fp, -lr, lsl #16]
    9e68:	stmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e6c:	blls	2f695c <ftello64@plt+0x2f2de0>
    9e70:			; <UNDEFINED> instruction: 0xf8cd2a09
    9e74:			; <UNDEFINED> instruction: 0xf0009038
    9e78:			; <UNDEFINED> instruction: 0xf8df8099
    9e7c:	ldrbtmi	r9, [r9], #540	; 0x21c
    9e80:	bne	4456ec <ftello64@plt+0x441b70>
    9e84:	andcs	r2, r0, r5, lsl #4
    9e88:			; <UNDEFINED> instruction: 0xf7f9930b
    9e8c:	blls	3045e4 <ftello64@plt+0x300a68>
    9e90:	ldrmi	r4, [r8], -r2, lsl #13
    9e94:	ldcl	7, cr15, [lr, #-996]	; 0xfffffc1c
    9e98:	strbmi	r4, [sl], -r3, lsl #12
    9e9c:			; <UNDEFINED> instruction: 0x46414650
    9ea0:	mrrc2	0, 2, pc, r6, cr5	; <UNPREDICTABLE>
    9ea4:	ldmdami	sp!, {r4, r7, r9, sl, sp, lr, pc}^
    9ea8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9eac:	mrrc2	0, 2, pc, r0, cr5	; <UNPREDICTABLE>
    9eb0:			; <UNDEFINED> instruction: 0xf898e6cc
    9eb4:	stccs	0, cr5, [r0, #-4]
    9eb8:	cfmvdhrge	mvd7, pc
    9ebc:			; <UNDEFINED> instruction: 0xf7f94640
    9ec0:	vldmdbcs	lr!, {d14-d21}
    9ec4:	movweq	lr, #2824	; 0xb08
    9ec8:	stccc	8, cr15, [r1], {19}
    9ecc:	teqeq	lr, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    9ed0:			; <UNDEFINED> instruction: 0xf383fab3
    9ed4:	cmpne	r3, #323584	; 0x4f000
    9ed8:	movwcs	fp, #3848	; 0xf08
    9edc:			; <UNDEFINED> instruction: 0xf43f2b00
    9ee0:	mcrne	13, 4, sl, cr1, cr4, {7}
    9ee4:	andeq	pc, r1, r8, lsl #2
    9ee8:			; <UNDEFINED> instruction: 0xf820f029
    9eec:	stmdacc	r0, {r3, r8, r9, fp, ip, pc}
    9ef0:	andcs	fp, r1, r8, lsl pc
    9ef4:	svclt	0x00082b02
    9ef8:			; <UNDEFINED> instruction: 0xf0402709
    9efc:	blls	22a150 <ftello64@plt+0x2265d4>
    9f00:			; <UNDEFINED> instruction: 0xf43f2b01
    9f04:	stmdacs	r0, {r0, r1, r2, r5, r9, sl, fp, sp, pc}
    9f08:	mcrge	4, 1, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    9f0c:			; <UNDEFINED> instruction: 0x465b4a55
    9f10:	stmpl	sl, {r0, r3, r8, fp, ip, pc}
    9f14:	eorspl	pc, r4, #13762560	; 0xd20000
    9f18:	sfmcs	f1, 1, [r0, #-40]	; 0xffffffd8
    9f1c:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
    9f20:			; <UNDEFINED> instruction: 0x4638e5b1
    9f24:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f28:			; <UNDEFINED> instruction: 0xf899970e
    9f2c:	blcs	15f34 <ftello64@plt+0x123b8>
    9f30:	ldmdbmi	fp, {r1, r3, r4, r5, r6, ip, lr, pc}^
    9f34:	ldrtmi	r2, [r8], -r5, lsl #4
    9f38:			; <UNDEFINED> instruction: 0xf7f94479
    9f3c:	ldmdbmi	r9, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    9f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9f44:	ldrtmi	r4, [r8], -r2, lsl #13
    9f48:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f4c:	strmi	r2, [r3], -r9, lsl #14
    9f50:	ldrbmi	lr, [fp], -r3, lsr #15
    9f54:	ldrmi	r4, [ip], -r3, lsr #13
    9f58:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    9f5c:	strcs	fp, [r0, -r3, lsr #23]
    9f60:			; <UNDEFINED> instruction: 0xf8dfe5ba
    9f64:	andcs	r9, r0, r4, asr #2
    9f68:			; <UNDEFINED> instruction: 0xe76144f9
    9f6c:	blge	3f079c <ftello64@plt+0x3ecc20>
    9f70:	strbmi	r4, [r1], -r0, asr #16
    9f74:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    9f78:	ldrdvc	pc, [r8, #-130]	; 0xffffff7e
    9f7c:	ldrbtmi	sl, [r9], #2574	; 0xa0e
    9f80:	svcls	0x0009970b
    9f84:	andge	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    9f88:	svcls	0x000b4630
    9f8c:			; <UNDEFINED> instruction: 0xf8da9700
    9f90:	strcc	r7, [r1, -r0]
    9f94:	andvc	pc, r0, sl, asr #17
    9f98:			; <UNDEFINED> instruction: 0xf868f7fa
    9f9c:	ldrdcs	pc, [r0], -sl
    9fa0:	bcc	70be0 <ftello64@plt+0x6d064>
    9fa4:	andcs	pc, r0, sl, asr #17
    9fa8:	ldrt	r4, [r5], -r7, lsl #12
    9fac:	ldrdls	pc, [r0, -pc]
    9fb0:			; <UNDEFINED> instruction: 0xe74344f9
    9fb4:	ldrsbtls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    9fb8:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fbc:	smlsdls	lr, ip, r6, r4
    9fc0:			; <UNDEFINED> instruction: 0xf04f44f9
    9fc4:	strb	r0, [r7, r1, lsl #22]
    9fc8:	andcs	r4, r5, #966656	; 0xec000
    9fcc:	ldrbtmi	r2, [r9], #-0
    9fd0:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fd4:	strbmi	r4, [r1], -sl, asr #12
    9fd8:	blx	feec6076 <ftello64@plt+0xfeec24fa>
    9fdc:	blmi	e03ee0 <ftello64@plt+0xe00364>
    9fe0:	sbcsmi	pc, sl, #64, 4
    9fe4:	ldmdami	r7!, {r1, r2, r4, r5, r8, fp, lr}
    9fe8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9fec:	ldrbtmi	r3, [r8], #-1016	; 0xfffffc08
    9ff0:	stc2l	0, cr15, [lr, #-148]!	; 0xffffff6c
    9ff4:	vpadd.i8	d20, d0, d20
    9ff8:	ldmdbmi	r4!, {r0, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    9ffc:	ldrbtmi	r4, [fp], #-2100	; 0xfffff7cc
    a000:	mvnscc	r4, #2030043136	; 0x79000000
    a004:			; <UNDEFINED> instruction: 0xf0254478
    a008:	blmi	cc959c <ftello64@plt+0xcc5a20>
    a00c:	andspl	pc, r6, #64, 4
    a010:	ldmdami	r2!, {r0, r4, r5, r8, fp, lr}
    a014:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a018:	ldrbtmi	r3, [r8], #-1016	; 0xfffffc08
    a01c:	ldc2l	0, cr15, [r8, #-148]	; 0xffffff6c
    a020:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a024:	str	r4, [r7, #-1667]	; 0xfffff97d
    a028:	strb	r2, [sp, #1801]	; 0x709
    a02c:	movwcs	r4, #2573	; 0xa0d
    a030:	strcs	r9, [r9, -r9, lsl #18]
    a034:			; <UNDEFINED> instruction: 0xf8d2588a
    a038:	andls	r5, sl, #52, 4	; 0x40000003
    a03c:			; <UNDEFINED> instruction: 0xf43f2d00
    a040:	str	sl, [r0, #-3465]!	; 0xfffff277
    a044:			; <UNDEFINED> instruction: 0x9098f8df
    a048:			; <UNDEFINED> instruction: 0xf7f92000
    a04c:	movwcs	lr, #2256	; 0x8d0
    a050:	movwls	r4, #58617	; 0xe4f9
    a054:	svclt	0x0000e5ae
    a058:	andeq	r0, r0, r8, lsl #8
    a05c:			; <UNDEFINED> instruction: 0x0004b1b4
    a060:	muleq	r4, r8, r1
    a064:	andeq	r0, r0, r4, asr r4
    a068:	andeq	r0, r3, sl, lsr sl
    a06c:	andeq	fp, r4, r8, lsr #1
    a070:	andeq	r3, r3, lr, lsl r0
    a074:	andeq	r0, r0, r4, asr #8
    a078:	andeq	r0, r3, r0, lsl r7
    a07c:	andeq	r0, r3, sl, ror #13
    a080:			; <UNDEFINED> instruction: 0x000306b4
    a084:	andeq	r0, r3, sl, ror r6
    a088:	andeq	r0, r3, r8, lsl r6
    a08c:	strdeq	r0, [r3], -r8
    a090:	ldrdeq	r0, [r3], -r6
    a094:	andeq	r0, r3, r0, ror r6
    a098:	andeq	r0, r3, sl, ror r5
    a09c:			; <UNDEFINED> instruction: 0x000305b6
    a0a0:	muleq	r3, r0, r5
    a0a4:	andeq	r0, r3, sl, lsr #11
    a0a8:	andeq	r2, r3, r4, ror #24
    a0ac:	andeq	r0, r3, r2, asr r4
    a0b0:	andeq	r0, r3, r8, asr #8
    a0b4:	andeq	r0, r3, r8, lsr r4
    a0b8:			; <UNDEFINED> instruction: 0x000304ba
    a0bc:	andeq	r0, r3, r8, ror #12
    a0c0:	andeq	pc, r2, lr, asr #25
    a0c4:	andeq	r0, r3, r2, asr r4
    a0c8:	andeq	r0, r3, r2, asr r6
    a0cc:			; <UNDEFINED> instruction: 0x0002fcb8
    a0d0:	andeq	r0, r3, r8, lsl r4
    a0d4:	andeq	r0, r3, ip, lsr r6
    a0d8:	andeq	pc, r2, r2, lsr #25
    a0dc:	muleq	r3, r6, r4
    a0e0:			; <UNDEFINED> instruction: 0x000303b0
    a0e4:	svcmi	0x00f0e92d
    a0e8:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    a0ec:	strmi	r8, [r7], -r4, lsl #22
    a0f0:	ldrne	pc, [r4, #2271]	; 0x8df
    a0f4:	ldrls	pc, [r4, #2271]	; 0x8df
    a0f8:	bcc	fe445920 <ftello64@plt+0xfe441da4>
    a0fc:	ldrcc	pc, [r0, #2271]	; 0x8df
    a100:	ldrbtmi	fp, [r9], #-217	; 0xffffff27
    a104:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    a108:	stmiapl	fp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    a10c:	ldrdge	lr, [r6, #-157]!	; 0xffffff63
    a110:	cmpls	r7, #1769472	; 0x1b0000
    a114:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a118:	ldrdlt	pc, [r0, sp]!
    a11c:	andls	r2, r9, #0, 6
    a120:	andcc	pc, r0, r8, asr #17
    a124:	tstlt	r2, r7, lsl #2
    a128:			; <UNDEFINED> instruction: 0x46506013
    a12c:			; <UNDEFINED> instruction: 0xff4cf028
    a130:	ldmiblt	r0, {r2, r9, sl, lr}^
    a134:	mulcc	r0, sl, r8
    a138:	tstle	r6, ip, lsr fp
    a13c:	mulvs	r1, sl, r8
    a140:			; <UNDEFINED> instruction: 0x4650b19e
    a144:	b	1348130 <ftello64@plt+0x13445b4>
    a148:	bl	295a48 <ftello64@plt+0x291ecc>
    a14c:	andls	r0, r5, r0, lsl #6
    a150:	stccc	8, cr15, [r1], {19}
    a154:	teqeq	lr, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    a158:			; <UNDEFINED> instruction: 0xf383fab3
    a15c:	cmpne	r3, #323584	; 0x4f000
    a160:	movwcs	fp, #3848	; 0xf08
    a164:			; <UNDEFINED> instruction: 0xf0402b00
    a168:			; <UNDEFINED> instruction: 0xf8d88228
    a16c:	cmnlt	r9, r0
    a170:	teqlt	fp, r7, lsl #22
    a174:	ldmdavs	r0!, {r0, r1, r2, r9, sl, fp, ip, pc}
    a178:	ldc2	0, cr15, [ip], {5}
    a17c:	ldrdne	pc, [r0], -r8
    a180:	eorsvs	r2, r3, r0, lsl #6
    a184:			; <UNDEFINED> instruction: 0xf7ff4638
    a188:	movwcs	pc, #2069	; 0x815	; <UNPREDICTABLE>
    a18c:	andcc	pc, r0, r8, asr #17
    a190:	tstcs	r0, r7, lsl #22
    a194:	tstls	r2, r2, asr #12
    a198:			; <UNDEFINED> instruction: 0x46294638
    a19c:			; <UNDEFINED> instruction: 0xf8cd9301
    a1a0:	cdp	0, 1, cr11, cr8, cr12, {0}
    a1a4:			; <UNDEFINED> instruction: 0xf8cd3a90
    a1a8:			; <UNDEFINED> instruction: 0xf7ffa000
    a1ac:	andls	pc, r5, pc, lsl #24
    a1b0:			; <UNDEFINED> instruction: 0xf0402800
    a1b4:			; <UNDEFINED> instruction: 0xf8d88252
    a1b8:	stccs	0, cr6, [r0], {-0}
    a1bc:			; <UNDEFINED> instruction: 0x81aaf000
    a1c0:			; <UNDEFINED> instruction: 0xf0002e00
    a1c4:	ldmibvs	r2!, {r1, r2, r3, r6, r9, pc}
    a1c8:			; <UNDEFINED> instruction: 0xf1a29c07
    a1cc:	blx	fec8a9d8 <ftello64@plt+0xfec86e5c>
    a1d0:	sfmcs	f7, 1, [r0], {130}	; 0x82
    a1d4:	subsne	lr, r2, #323584	; 0x4f000
    a1d8:	andcs	fp, r0, #8, 30
    a1dc:	eorsle	r2, r7, r0, lsl #20
    a1e0:	blx	1446284 <ftello64@plt+0x1442708>
    a1e4:	stmdavs	r0!, {r0, r2, ip, pc}
    a1e8:	stmdavs	r3, {r0, r2, r9, fp, ip, pc}^
    a1ec:			; <UNDEFINED> instruction: 0xf8916859
    a1f0:	blcs	116340 <ftello64@plt+0x1127c4>
    a1f4:	stfvsp	f5, [fp, #-156]	; 0xffffff64
    a1f8:	msrpl	CPSR_f, #12582912	; 0xc00000
    a1fc:	addsmi	r3, r3, #48, 6	; 0xc0000000
    a200:	bvs	133ea8c <ftello64@plt+0x133af10>
    a204:			; <UNDEFINED> instruction: 0xf0002c00
    a208:			; <UNDEFINED> instruction: 0xf8df81a5
    a20c:			; <UNDEFINED> instruction: 0xf8593488
    a210:	ldmdavs	fp, {r0, r1, ip, sp}
    a214:			; <UNDEFINED> instruction: 0xf0402b00
    a218:			; <UNDEFINED> instruction: 0xf8df81c5
    a21c:	movwcs	r0, #1148	; 0x47c
    a220:			; <UNDEFINED> instruction: 0x4651461a
    a224:	andvs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    a228:	movwls	r4, #1592	; 0x638
    a22c:	strcc	r6, [r1], #-2100	; 0xfffff7cc
    a230:			; <UNDEFINED> instruction: 0xf7f96034
    a234:	ldmdavs	r3!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    a238:	eorsvs	r3, r3, r1, lsl #22
    a23c:	andls	r4, r5, r4, lsl #12
    a240:			; <UNDEFINED> instruction: 0xf0002800
    a244:			; <UNDEFINED> instruction: 0xf8d88130
    a248:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    a24c:	cmphi	sp, r0	; <UNPREDICTABLE>
    a250:	vstrge	d10, [sp, #-200]	; 0xffffff38
    a254:			; <UNDEFINED> instruction: 0x21002294
    a258:			; <UNDEFINED> instruction: 0x4628461c
    a25c:	bcc	445a88 <ftello64@plt+0x441f0c>
    a260:	b	fc824c <ftello64@plt+0xfc46d0>
    a264:			; <UNDEFINED> instruction: 0x21002294
    a268:			; <UNDEFINED> instruction: 0xf10d4620
    a26c:			; <UNDEFINED> instruction: 0xf7f90bcc
    a270:	blge	344b58 <ftello64@plt+0x340fdc>
    a274:			; <UNDEFINED> instruction: 0xf8cd46b9
    a278:	ldrmi	r8, [r8], r0, lsr #32
    a27c:			; <UNDEFINED> instruction: 0x46434631
    a280:			; <UNDEFINED> instruction: 0x4648465a
    a284:			; <UNDEFINED> instruction: 0xff34f7fe
    a288:			; <UNDEFINED> instruction: 0xf0402800
    a28c:			; <UNDEFINED> instruction: 0xf8d880c2
    a290:	mrscs	r7, (UNDEF: 14)
    a294:			; <UNDEFINED> instruction: 0x46389056
    a298:	ldc2l	0, cr15, [r4], #-20	; 0xffffffec
    a29c:	movslt	r9, r5
    a2a0:	ldmdavs	fp, {r0, r1, r6, fp, sp, lr}^
    a2a4:	mlacs	r0, r3, r8, pc	; <UNPREDICTABLE>
    a2a8:	strle	r0, [sl, #-1940]	; 0xfffff86c
    a2ac:	mlascs	ip, r3, r8, pc	; <UNPREDICTABLE>
    a2b0:	adcseq	pc, r4, #2
    a2b4:	smlabble	r4, r0, sl, r2
    a2b8:	bls	15a432c <ftello64@plt+0x15a07b0>
    a2bc:	svclt	0x00884293
    a2c0:	tstcs	lr, r6, asr r3
    a2c4:	mrrc2	0, 0, pc, lr, cr5	; <UNPREDICTABLE>
    a2c8:	stmdacs	r0, {r0, r2, ip, pc}
    a2cc:	smlattcs	sp, r8, r1, sp
    a2d0:			; <UNDEFINED> instruction: 0xf0054638
    a2d4:			; <UNDEFINED> instruction: 0x4604fc57
    a2d8:	stmdacs	r0, {r0, r2, ip, pc}
    a2dc:	sbcshi	pc, r8, r0
    a2e0:	mcr	6, 0, r4, cr8, cr11, {2}
    a2e4:			; <UNDEFINED> instruction: 0x46d37a10
    a2e8:	strbmi	r4, [sl], pc, lsr #12
    a2ec:	andshi	pc, r8, sp, asr #17
    a2f0:	mlas	r6, r9, r6, r4
    a2f4:			; <UNDEFINED> instruction: 0xf7f84630
    a2f8:			; <UNDEFINED> instruction: 0x4640ef7a
    a2fc:	blx	ffc482f6 <ftello64@plt+0xffc4477a>
    a300:	strbmi	r4, [sl], -r3, asr #12
    a304:	bne	445b6c <ftello64@plt+0x441ff0>
    a308:	strls	r9, [r0, #-1281]	; 0xfffffaff
    a30c:	ldrbmi	r4, [r0], -r6, lsl #12
    a310:			; <UNDEFINED> instruction: 0xf7f99654
    a314:	ldmdavs	fp!, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
    a318:	eorsls	r2, r2, #268435456	; 0x10000000
    a31c:	andeq	pc, pc, r0
    a320:	blcs	2e47c <ftello64@plt+0x2a900>
    a324:	bvs	feefe470 <ftello64@plt+0xfeefa8f4>
    a328:			; <UNDEFINED> instruction: 0xf897b92b
    a32c:			; <UNDEFINED> instruction: 0xf0033040
    a330:	blcs	fe00b208 <ftello64@plt+0xfe00768c>
    a334:	blls	f3e434 <ftello64@plt+0xf3a8b8>
    a338:			; <UNDEFINED> instruction: 0xf89db92b
    a33c:			; <UNDEFINED> instruction: 0xf0033108
    a340:	blcs	fe00b218 <ftello64@plt+0xfe00769c>
    a344:			; <UNDEFINED> instruction: 0xf8d7d03d
    a348:	addsmi	r3, r8, #140	; 0x8c
    a34c:	andsle	sp, lr, sp, lsr r8
    a350:	tstcs	sp, r0, lsr #12
    a354:	ldc2	0, cr15, [r6], {5}
    a358:	andls	r4, r5, r4, lsl #12
    a35c:			; <UNDEFINED> instruction: 0xf0002800
    a360:	stmdavs	r3!, {r4, r7, pc}^
    a364:	ldrdhi	pc, [r4], -r3
    a368:	subeq	pc, ip, r8, lsl #2
    a36c:	cdp2	0, 3, cr15, cr8, cr8, {1}
    a370:	andls	r4, r5, r6, lsl #12
    a374:			; <UNDEFINED> instruction: 0x4601b138
    a378:			; <UNDEFINED> instruction: 0xf7f84658
    a37c:			; <UNDEFINED> instruction: 0x4605efbe
    a380:	stmdacs	r0, {r0, r2, ip, pc}
    a384:			; <UNDEFINED> instruction: 0x4630d0b6
    a388:	svc	0x0030f7f8
    a38c:	blls	f44314 <ftello64@plt+0xf40798>
    a390:	bicsle	r2, sp, r0, lsl #22
    a394:			; <UNDEFINED> instruction: 0x3108f89d
    a398:			; <UNDEFINED> instruction: 0x03b4f003
    a39c:	bicsle	r2, r7, r0, lsl #23
    a3a0:	umaalcc	pc, r4, r8, r8	; <UNPREDICTABLE>
    a3a4:	ldrble	r0, [r3], #1691	; 0x69b
    a3a8:			; <UNDEFINED> instruction: 0x2090f8d7
    a3ac:	addsmi	r9, sl, #88064	; 0x15800
    a3b0:	and	sp, sl, lr, asr #5
    a3b4:	ldrdcc	pc, [r8], r7
    a3b8:	umaalcc	pc, r4, r3, r8	; <UNPREDICTABLE>
    a3bc:	strble	r0, [r2, #1689]	; 0x699
    a3c0:			; <UNDEFINED> instruction: 0xf898e7b9
    a3c4:	ldreq	r3, [sl], r4, asr #32
    a3c8:			; <UNDEFINED> instruction: 0xf8ddd4bd
    a3cc:			; <UNDEFINED> instruction: 0x464b8018
    a3d0:			; <UNDEFINED> instruction: 0x46da46d1
    a3d4:			; <UNDEFINED> instruction: 0x463d469b
    a3d8:	ldrdeq	pc, [r0], -r8
    a3dc:	blx	1ac63fa <ftello64@plt+0x1ac287e>
    a3e0:			; <UNDEFINED> instruction: 0xf7fca80e
    a3e4:			; <UNDEFINED> instruction: 0xf8d7fbcb
    a3e8:			; <UNDEFINED> instruction: 0xf7fc0088
    a3ec:	vmov.32	pc, d25[0]
    a3f0:	addscs	r1, r4, #16, 20	; 0x10000
    a3f4:			; <UNDEFINED> instruction: 0xf7f84638
    a3f8:	blls	245f18 <ftello64@plt+0x24239c>
    a3fc:			; <UNDEFINED> instruction: 0x4648465a
    a400:	movwcs	r6, #2073	; 0x819
    a404:			; <UNDEFINED> instruction: 0x46439354
    a408:	mrc2	7, 3, pc, cr2, cr14, {7}
    a40c:			; <UNDEFINED> instruction: 0xf43f2800
    a410:			; <UNDEFINED> instruction: 0xf8ddaf3e
    a414:	strbmi	r8, [r8], -r0, lsr #32
    a418:	strbmi	r2, [pc], -r0, lsl #8
    a41c:	ldrdne	pc, [r0], -r8
    a420:	mcr2	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    a424:	ldrdeq	pc, [r8], r5
    a428:	andmi	pc, r0, r8, asr #17
    a42c:	blx	1c48426 <ftello64@plt+0x1c448aa>
    a430:			; <UNDEFINED> instruction: 0xf8c5682b
    a434:	blcs	1a65c <ftello64@plt+0x16ae0>
    a438:	blls	27e5e8 <ftello64@plt+0x27aa6c>
    a43c:	tstmi	r3, #28672	; 0x7000
    a440:	sbchi	pc, r4, r0, asr #32
    a444:	strcs	sl, [r0], #-3342	; 0xfffff2f2
    a448:	bvs	fe445cb0 <ftello64@plt+0xfe442134>
    a44c:			; <UNDEFINED> instruction: 0xf0002e00
    a450:	cdp	0, 1, cr8, cr8, cr13, {7}
    a454:			; <UNDEFINED> instruction: 0xf7fc0a90
    a458:	vmov.32	pc, d24[0]
    a45c:			; <UNDEFINED> instruction: 0x46290a90
    a460:			; <UNDEFINED> instruction: 0xf7f82284
    a464:			; <UNDEFINED> instruction: 0xf8d8ee90
    a468:	stccs	0, cr6, [r0], {-0}
    a46c:	mcrcs	0, 0, sp, cr0, cr2, {2}
    a470:	ldrtmi	sp, [r1], -ip, asr #32
    a474:			; <UNDEFINED> instruction: 0xf7fe4638
    a478:	movwcs	pc, #3741	; 0xe9d	; <UNPREDICTABLE>
    a47c:	andcc	pc, r0, r8, asr #17
    a480:			; <UNDEFINED> instruction: 0xf8dde044
    a484:			; <UNDEFINED> instruction: 0x464b8018
    a488:			; <UNDEFINED> instruction: 0x46d1463d
    a48c:			; <UNDEFINED> instruction: 0x469b46da
    a490:	ldrdeq	pc, [r0], -r8
    a494:	blx	3c64b2 <ftello64@plt+0x3c2936>
    a498:			; <UNDEFINED> instruction: 0xf7fc4658
    a49c:	ldmdals	r4, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    a4a0:	blx	dc849a <ftello64@plt+0xdc491e>
    a4a4:			; <UNDEFINED> instruction: 0xf8d8e7a9
    a4a8:	cmplt	fp, r0
    a4ac:	ldmdavs	r0!, {r0, r1, r2, r9, sl, fp, ip, pc}
    a4b0:	blx	464ce <ftello64@plt+0x42952>
    a4b4:	ldrdne	pc, [r0], -r8
    a4b8:	eorsvs	r4, r4, r8, lsr r6
    a4bc:	mrc2	7, 3, pc, cr10, cr14, {7}
    a4c0:	andmi	pc, r0, r8, asr #17
    a4c4:	andcs	r9, r0, #7168	; 0x1c00
    a4c8:	andls	r4, r2, #42991616	; 0x2900000
    a4cc:			; <UNDEFINED> instruction: 0x46424638
    a4d0:			; <UNDEFINED> instruction: 0xf8cd9301
    a4d4:	cdp	0, 1, cr11, cr8, cr12, {0}
    a4d8:			; <UNDEFINED> instruction: 0xf8cd3a90
    a4dc:			; <UNDEFINED> instruction: 0xf7ffa000
    a4e0:	andls	pc, r5, r5, ror sl	; <UNPREDICTABLE>
    a4e4:			; <UNDEFINED> instruction: 0xf0402800
    a4e8:			; <UNDEFINED> instruction: 0xf8d880b8
    a4ec:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    a4f0:	adcshi	pc, r7, r0
    a4f4:	bcs	64bc4 <ftello64@plt+0x61048>
    a4f8:	mcrge	4, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    a4fc:			; <UNDEFINED> instruction: 0xf8c2f027
    a500:	ldrdvs	pc, [r0], -r8
    a504:			; <UNDEFINED> instruction: 0xf47f2e00
    a508:	ldrtmi	sl, [r4], -r3, lsr #29
    a50c:	and	r2, lr, r0, lsl #12
    a510:	ldrdvs	pc, [r0], -r8
    a514:	blcs	31140 <ftello64@plt+0x2d5c4>
    a518:	adcshi	pc, r3, r0
    a51c:			; <UNDEFINED> instruction: 0xf0002e00
    a520:	andcs	r8, r0, #164	; 0xa4
    a524:			; <UNDEFINED> instruction: 0x4614601e
    a528:			; <UNDEFINED> instruction: 0xf8c84616
    a52c:	ldrtmi	r2, [r1], -r0
    a530:			; <UNDEFINED> instruction: 0xf7fe4638
    a534:	bmi	1689e38 <ftello64@plt+0x16862bc>
    a538:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    a53c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a540:	subsmi	r9, sl, r7, asr fp
    a544:	addhi	pc, pc, r0, asr #32
    a548:	subslt	r4, r9, r0, lsr #12
    a54c:	blhi	145848 <ftello64@plt+0x141ccc>
    a550:	svchi	0x00f0e8bd
    a554:			; <UNDEFINED> instruction: 0xf005210e
    a558:	andls	pc, r5, r5, lsl fp	; <UNPREDICTABLE>
    a55c:			; <UNDEFINED> instruction: 0xf43f2800
    a560:	stmdavs	r3, {r1, r4, r5, r6, r9, sl, fp, sp, pc}^
    a564:			; <UNDEFINED> instruction: 0xf893685b
    a568:	ldreq	r2, [r6, r0, lsr #32]
    a56c:			; <UNDEFINED> instruction: 0xf893d50a
    a570:			; <UNDEFINED> instruction: 0xf002203c
    a574:	bcs	fe00b04c <ftello64@plt+0xfe0074d0>
    a578:	bvs	16fe990 <ftello64@plt+0x16fae14>
    a57c:			; <UNDEFINED> instruction: 0xf43f2b00
    a580:	strcs	sl, [r1], #-3682	; 0xfffff19e
    a584:			; <UNDEFINED> instruction: 0xf005210e
    a588:	strdls	pc, [r5], -sp
    a58c:	mvnle	r2, r0, lsl #16
    a590:			; <UNDEFINED> instruction: 0xf43f2c00
    a594:	blmi	ff5efc <ftello64@plt+0xff2380>
    a598:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a59c:	blcs	24610 <ftello64@plt+0x20a94>
    a5a0:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {1}
    a5a4:	andcs	r4, r5, #1015808	; 0xf8000
    a5a8:	ldrbtmi	r2, [r9], #-0
    a5ac:	mcr	7, 2, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    a5b0:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    a5b4:			; <UNDEFINED> instruction: 0xf8ccf025
    a5b8:	cdpne	6, 8, cr14, cr1, cr15, {1}
    a5bc:	andeq	pc, r1, sl, lsl #2
    a5c0:	ldc2	0, cr15, [r4], #160	; 0xa0
    a5c4:	svclt	0x00181e04
    a5c8:	strb	r2, [lr, #1025]	; 0x401
    a5cc:	andcs	r2, r1, r0, asr r1
    a5d0:	stm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a5d4:			; <UNDEFINED> instruction: 0xf8c84605
    a5d8:	stmdacs	r0, {}	; <UNPREDICTABLE>
    a5dc:			; <UNDEFINED> instruction: 0xf001d047
    a5e0:			; <UNDEFINED> instruction: 0xf8d8fd73
    a5e4:	rscvs	r3, r8, r0
    a5e8:	tstlt	fp, #14352384	; 0xdb0000
    a5ec:	strtmi	sl, [r8], -lr, lsl #26
    a5f0:			; <UNDEFINED> instruction: 0xf834f00f
    a5f4:	ldrdcc	pc, [r0], -r8
    a5f8:	tstcs	r8, r1, lsl #4
    a5fc:	andsvs	r9, r9, #7, 28	; 0x70
    a600:	bicsvs	r6, sl, sl, lsl r0
    a604:	cmpvs	sl, #131072	; 0x20000
    a608:	orrsvs	r6, sl, #4325376	; 0x420000
    a60c:			; <UNDEFINED> instruction: 0xf43f2e00
    a610:	ldmdavs	r0!, {r1, r3, r4, r8, r9, sl, fp, sp, pc}
    a614:	blx	13c6630 <ftello64@plt+0x13c2ab4>
    a618:	eorsvs	r4, r4, r2, lsr #12
    a61c:			; <UNDEFINED> instruction: 0xf8d84633
    a620:	strbmi	r1, [r8], -r0
    a624:	stc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
    a628:	str	r4, [sp, -r4, lsl #12]
    a62c:			; <UNDEFINED> instruction: 0xf7fc4628
    a630:	ldr	pc, [r8, -r5, lsr #21]
    a634:	svc	0x00faf7f8
    a638:	tstlt	r8, r4, lsl #12
    a63c:	strcs	pc, [r0], #-704	; 0xfffffd40
    a640:	ldrdeq	pc, [r0], -r8
    a644:	ldcl	7, cr15, [r2, #992]	; 0x3e0
    a648:	movwcs	r9, #2569	; 0xa09
    a64c:	andcc	pc, r0, r8, asr #17
    a650:	bls	276a80 <ftello64@plt+0x272f04>
    a654:	stcge	0, cr6, [lr, #-76]	; 0xffffffb4
    a658:			; <UNDEFINED> instruction: 0xf8d8e6f6
    a65c:	strmi	r6, [r4], -r0
    a660:	strcs	lr, [r0], #-1893	; 0xfffff89b
    a664:			; <UNDEFINED> instruction: 0xf7f8e752
    a668:			; <UNDEFINED> instruction: 0x4634edfe
    a66c:			; <UNDEFINED> instruction: 0xf7f8e75f
    a670:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a674:	mcrge	4, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    a678:	sfmge	f3, 1, [lr, #-512]	; 0xfffffe00
    a67c:	strvc	pc, [r0], #-64	; 0xffffffc0
    a680:	stcls	6, cr14, [r9], {226}	; 0xe2
    a684:	svclt	0x0000e753
    a688:	muleq	r4, lr, sl
    a68c:	muleq	r4, r8, sl
    a690:	andeq	r0, r0, r8, lsl #8
    a694:	andeq	r0, r0, r4, asr r4
    a698:	andeq	r0, r0, r4, asr #8
    a69c:	andeq	sl, r4, r6, ror #12
    a6a0:	andeq	pc, r2, r2, asr pc	; <UNPREDICTABLE>
    a6a4:	andeq	pc, r2, r2, asr #28
    a6a8:	ldrbmi	lr, [r0, sp, lsr #18]!
    a6ac:	ldcmi	6, cr4, [pc], #-616	; a44c <ftello64@plt+0x68d0>
    a6b0:	blmi	ff6920 <ftello64@plt+0xff2da4>
    a6b4:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    a6b8:	strmi	r4, [lr], -r7, lsl #12
    a6bc:	stmiapl	r3!, {r1, r2, fp, sp, pc}^
    a6c0:	ldrmi	r4, [r0], r9, lsr #12
    a6c4:	ldmdavs	fp, {r2, r3, r6, r9, sp}
    a6c8:			; <UNDEFINED> instruction: 0xf04f9319
    a6cc:			; <UNDEFINED> instruction: 0xf8dd0300
    a6d0:	stmib	sp, {r3, r7, ip, pc}^
    a6d4:	strcs	r5, [r1], #-1283	; 0xfffffafd
    a6d8:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6dc:	strls	r9, [r9], #-1029	; 0xfffffbfb
    a6e0:	ldc2l	0, cr15, [r2], #4
    a6e4:	stmdacs	r0, {r3, ip, pc}
    a6e8:			; <UNDEFINED> instruction: 0xf1b9d054
    a6ec:			; <UNDEFINED> instruction: 0x464a0f10
    a6f0:			; <UNDEFINED> instruction: 0x4651a812
    a6f4:	tsteq	ip, #79	; 0x4f	; <UNPREDICTABLE>
    a6f8:			; <UNDEFINED> instruction: 0xf04fbf0c
    a6fc:			; <UNDEFINED> instruction: 0xf04f0c09
    a700:			; <UNDEFINED> instruction: 0xf10d0c0a
    a704:	strls	r0, [ip], #-2324	; 0xfffff6ec
    a708:	eorsgt	pc, r4, sp, asr #17
    a70c:	mrc	7, 0, APSR_nzcv, cr8, cr8, {7}
    a710:	eorsle	r2, r2, r0, lsl #28
    a714:	mlagt	r1, r6, r8, pc	; <UNPREDICTABLE>
    a718:	strtmi	sl, [sl], -r4, lsl #18
    a71c:	blge	eeb24 <ftello64@plt+0xeafa8>
    a720:	ldrtmi	r4, [r8], -r9, asr #12
    a724:	andsgt	pc, ip, sp, asr #17
    a728:			; <UNDEFINED> instruction: 0xf8def7fe
    a72c:	stmdals	r3, {r0, r2, r9, sl, lr}
    a730:			; <UNDEFINED> instruction: 0xf005b18d
    a734:			; <UNDEFINED> instruction: 0x4649f9bf
    a738:			; <UNDEFINED> instruction: 0xf7fe4638
    a73c:	bmi	789c30 <ftello64@plt+0x7860b4>
    a740:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    a744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a748:	subsmi	r9, sl, r9, lsl fp
    a74c:	strtmi	sp, [r8], -fp, lsr #2
    a750:	pop	{r1, r3, r4, ip, sp, pc}
    a754:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, pc}^
    a758:	ldrtmi	r1, [r0], -r3, lsl #4
    a75c:			; <UNDEFINED> instruction: 0xfff2f7fc
    a760:	svceq	0x0000f1b8
    a764:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    a768:	stccs	8, cr9, [r0], {3}
    a76c:	movwcs	sp, #225	; 0xe1
    a770:	andeq	pc, r0, r8, asr #17
    a774:	ldrmi	r9, [r8], -r3, lsl #6
    a778:	stmdbge	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a77c:	tstls	r0, r3, lsl #22
    a780:			; <UNDEFINED> instruction: 0x46494632
    a784:			; <UNDEFINED> instruction: 0xf7fe4638
    a788:	blx	fec48a4c <ftello64@plt+0xfec44ed0>
    a78c:	strmi	pc, [r5], -r0, lsl #9
    a790:	strb	r0, [r5, r4, ror #18]!
    a794:	svc	0x004af7f8
    a798:			; <UNDEFINED> instruction: 0xf045b285
    a79c:	stmdacs	r0, {r8, sl, ip, sp, lr}
    a7a0:	strmi	sp, [r5], -sp, asr #3
    a7a4:			; <UNDEFINED> instruction: 0xf7f8e7cb
    a7a8:	svclt	0x0000ed5e
    a7ac:	andeq	sl, r4, sl, ror #9
    a7b0:	andeq	r0, r0, r8, lsl #8
    a7b4:	andeq	sl, r4, lr, asr r4
    a7b8:	cfstrsls	mvf11, [r2], {48}	; 0x30
    a7bc:	strcs	fp, [r0, #-266]	; 0xfffffef6
    a7c0:			; <UNDEFINED> instruction: 0xf0246015
    a7c4:	cfldr32cs	mvfx0, [r0, #-16]
    a7c8:	andcs	sp, r1, r2
    a7cc:			; <UNDEFINED> instruction: 0x4770bc30
    a7d0:	cfldrslt	mvf9, [r0], #-8
    a7d4:	svclt	0x0000e768
    a7d8:			; <UNDEFINED> instruction: 0x4605b570
    a7dc:			; <UNDEFINED> instruction: 0x46104614
    a7e0:	addlt	r4, r4, r6, lsl sl
    a7e4:			; <UNDEFINED> instruction: 0x460e4b16
    a7e8:	stmdbge	r2, {r1, r3, r4, r5, r6, sl, lr}
    a7ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a7f0:			; <UNDEFINED> instruction: 0xf04f9303
    a7f4:			; <UNDEFINED> instruction: 0xf0070300
    a7f8:	ldrdlt	pc, [r0, -sp]!
    a7fc:			; <UNDEFINED> instruction: 0xf0229a02
    a800:	ldmdbcs	r0, {r2, r8}
    a804:	stcne	0, cr13, [r2, #-56]!	; 0xffffffc8
    a808:			; <UNDEFINED> instruction: 0x46284631
    a80c:	stc2l	7, cr15, [sl], #1016	; 0x3f8
    a810:	blmi	2dd048 <ftello64@plt+0x2d94cc>
    a814:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a818:	blls	e4888 <ftello64@plt+0xe0d0c>
    a81c:	qaddle	r4, sl, fp
    a820:	ldcllt	0, cr11, [r0, #-16]!
    a824:	andls	r4, r0, #3145728	; 0x300000
    a828:	andcs	r4, r0, #51380224	; 0x3100000
    a82c:			; <UNDEFINED> instruction: 0xf7ff4628
    a830:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a834:	strb	sp, [fp, r7, ror #3]!
    a838:	ldc	7, cr15, [r4, #-992]	; 0xfffffc20
    a83c:			; <UNDEFINED> instruction: 0x0004a3b8
    a840:	andeq	r0, r0, r8, lsl #8
    a844:	andeq	sl, r4, ip, lsl #7
    a848:	blmi	65d0b0 <ftello64@plt+0x659534>
    a84c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    a850:	addlt	r4, r7, ip, lsl #12
    a854:			; <UNDEFINED> instruction: 0x460558d3
    a858:	strtmi	sl, [r0], -r3, lsl #18
    a85c:	movwls	r6, #22555	; 0x581b
    a860:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a864:			; <UNDEFINED> instruction: 0xf8a6f007
    a868:	bls	f6d50 <ftello64@plt+0xf31d4>
    a86c:	tstcs	r0, r3, lsl #12
    a870:			; <UNDEFINED> instruction: 0xf0229104
    a874:	ldmdacs	r0, {r2}
    a878:	stcne	0, cr13, [r1, #-52]!	; 0xffffffcc
    a87c:			; <UNDEFINED> instruction: 0xf7fe4628
    a880:	bmi	34a074 <ftello64@plt+0x3464f8>
    a884:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a888:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a88c:	subsmi	r9, sl, r5, lsl #22
    a890:	andlt	sp, r7, sl, lsl #2
    a894:	andls	fp, r0, #48, 26	; 0xc00
    a898:	bge	11c140 <ftello64@plt+0x1185c4>
    a89c:			; <UNDEFINED> instruction: 0xff04f7ff
    a8a0:	mvnle	r2, r0, lsl #16
    a8a4:	strb	r9, [ip, r4, lsl #16]!
    a8a8:	ldcl	7, cr15, [ip], {248}	; 0xf8
    a8ac:	andeq	sl, r4, r4, asr r3
    a8b0:	andeq	r0, r0, r8, lsl #8
    a8b4:	andeq	sl, r4, sl, lsl r3
    a8b8:	blmi	a1d15c <ftello64@plt+0xa195e0>
    a8bc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a8c0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    a8c4:	movwls	r6, #22555	; 0x581b
    a8c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8cc:	ldmdavs	sl, {r0, r1, r6, fp, sp, lr}
    a8d0:	teqle	r4, r6, lsl #20
    a8d4:	stmdbge	r3, {r0, r9, sl, fp, sp, pc}
    a8d8:	strbtmi	r4, [sp], -r4, lsl #12
    a8dc:			; <UNDEFINED> instruction: 0xf00e6858
    a8e0:	movwcs	pc, #3701	; 0xe75	; <UNPREDICTABLE>
    a8e4:	andcs	r9, r0, #0, 6
    a8e8:	strtmi	r4, [r0], -r9, lsr #12
    a8ec:			; <UNDEFINED> instruction: 0xf96ef005
    a8f0:	stmdavs	r2, {r3, r4, r6, r7, r8, ip, sp, pc}^
    a8f4:			; <UNDEFINED> instruction: 0xf0236813
    a8f8:	blcs	18b520 <ftello64@plt+0x1879a4>
    a8fc:	ldmdavs	r7, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    a900:			; <UNDEFINED> instruction: 0x46384631
    a904:	cdp2	0, 6, cr15, cr2, cr14, {0}
    a908:	blcs	253fc <ftello64@plt+0x21880>
    a90c:	bvs	ffeff0c0 <ftello64@plt+0xffefb544>
    a910:	mvnle	r2, r0, lsl #22
    a914:	movwcs	lr, #14813	; 0x39dd
    a918:	strtmi	r4, [r0], -r9, lsr #12
    a91c:	movwcs	lr, #43463	; 0xa9c7
    a920:			; <UNDEFINED> instruction: 0xf0052200
    a924:	stmdacs	r0, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
    a928:	bmi	37f0bc <ftello64@plt+0x37b540>
    a92c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    a930:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a934:	subsmi	r9, sl, r5, lsl #22
    a938:	andlt	sp, r7, fp, lsl #2
    a93c:	bmi	27a104 <ftello64@plt+0x276588>
    a940:	biceq	pc, sl, r0, asr #12
    a944:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
    a948:			; <UNDEFINED> instruction: 0xf5024478
    a94c:			; <UNDEFINED> instruction: 0xf0257286
    a950:			; <UNDEFINED> instruction: 0xf7f8f8af
    a954:	svclt	0x0000ec88
    a958:	andeq	sl, r4, r4, ror #5
    a95c:	andeq	r0, r0, r8, lsl #8
    a960:	andeq	sl, r4, r2, ror r2
    a964:	andeq	pc, r2, sl, lsl #26
    a968:	andeq	pc, r2, r0, ror r3	; <UNPREDICTABLE>
    a96c:	stmdavs	fp, {r0, r3, r6, r8, ip, sp, pc}^
    a970:	blcs	1a49e4 <ftello64@plt+0x1a0e68>
    a974:	stmdami	r3, {r0, r1, ip, lr, pc}
    a978:			; <UNDEFINED> instruction: 0xf0244478
    a97c:			; <UNDEFINED> instruction: 0xf7fdbfb3
    a980:			; <UNDEFINED> instruction: 0x4770ba13
    a984:			; <UNDEFINED> instruction: 0x0002fbb8
    a988:	svcmi	0x00f0e92d
    a98c:	bmi	129c3d4 <ftello64@plt+0x1298858>
    a990:	blmi	129c3fc <ftello64@plt+0x1298880>
    a994:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    a998:	strmi	r4, [r6], -pc, lsl #12
    a99c:	ldmpl	r3, {r8, sl, sp}^
    a9a0:	movwls	r6, #47131	; 0xb81b
    a9a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9a8:			; <UNDEFINED> instruction: 0xf7fe9504
    a9ac:			; <UNDEFINED> instruction: 0x4604f9bb
    a9b0:	rsble	r2, r2, r0, lsl #16
    a9b4:	stmdage	r4, {r0, r9, sl, lr}
    a9b8:	stc2l	0, cr15, [ip, #-132]!	; 0xffffff7c
    a9bc:	svceq	0x0000f1b8
    a9c0:	strtmi	sp, [r0], -r0, asr #32
    a9c4:	mcr	7, 0, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a9c8:	strmi	r9, [r4], #-2564	; 0xfffff5fc
    a9cc:	stccc	8, cr15, [r1], {20}
    a9d0:	eorsle	r2, r8, r1, lsr #22
    a9d4:	ldrtmi	sl, [r0], -r5, lsl #22
    a9d8:	strtmi	r9, [r9], -r2, lsl #6
    a9dc:	strls	r2, [r3, #-769]	; 0xfffffcff
    a9e0:	ldrtmi	r9, [fp], -r0, lsl #6
    a9e4:	strls	r9, [r5, #-1281]	; 0xfffffaff
    a9e8:	mcr2	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    a9ec:	strmi	r9, [r2], r5, lsl #24
    a9f0:	tstlt	ip, #32, 22	; 0x8000
    a9f4:	bleq	646e30 <ftello64@plt+0x6432b4>
    a9f8:	ldmdavs	r5!, {r1, r2, r5, r6, fp, sp, lr}
    a9fc:	streq	pc, [r8, #-37]	; 0xffffffdb
    aa00:	tstle	r7, r6, lsl #26
    aa04:			; <UNDEFINED> instruction: 0xf9956875
    aa08:	blcs	16b00 <ftello64@plt+0x12f84>
    aa0c:			; <UNDEFINED> instruction: 0xf895da12
    aa10:			; <UNDEFINED> instruction: 0xf8973020
    aa14:	andsmi	r2, r3, r1, lsr #32
    aa18:	andle	r0, fp, fp, asr r7
    aa1c:	ldrbmi	r2, [r9], -r0, lsl #4
    aa20:			; <UNDEFINED> instruction: 0xf00e4628
    aa24:	strbmi	pc, [sl], -pc, ror #31	; <UNPREDICTABLE>
    aa28:			; <UNDEFINED> instruction: 0x46404659
    aa2c:	bl	ff9c8a14 <ftello64@plt+0xff9c4e98>
    aa30:	eorsle	r2, r6, r0, lsl #16
    aa34:	stccs	8, cr6, [r0], {36}	; 0x24
    aa38:	stflsd	f5, [r5], {222}	; 0xde
    aa3c:			; <UNDEFINED> instruction: 0xf0054620
    aa40:	and	pc, fp, r9, lsr r8	; <UNPREDICTABLE>
    aa44:	tstcs	r0, r4, lsl #20
    aa48:			; <UNDEFINED> instruction: 0x4630463b
    aa4c:	stmib	sp, {r0, sl, sp}^
    aa50:	stmib	sp, {r1, r8, ip}^
    aa54:			; <UNDEFINED> instruction: 0xf7fe4100
    aa58:	strmi	pc, [r2], fp, lsr #28
    aa5c:			; <UNDEFINED> instruction: 0xf0219804
    aa60:	bmi	609e44 <ftello64@plt+0x6062c8>
    aa64:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    aa68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa6c:	subsmi	r9, sl, fp, lsl #22
    aa70:	ldrbmi	sp, [r0], -r0, lsr #2
    aa74:	pop	{r0, r2, r3, ip, sp, pc}
    aa78:			; <UNDEFINED> instruction: 0xf1b88ff0
    aa7c:	rscle	r0, r1, r0, lsl #30
    aa80:	movweq	pc, #16425	; 0x4029	; <UNPREDICTABLE>
    aa84:	svclt	0x00182b10
    aa88:	beq	86bcc <ftello64@plt+0x83050>
    aa8c:	strmi	sp, [r2], -r9, ror #3
    aa90:	ldrtmi	r4, [r9], -r3, asr #12
    aa94:			; <UNDEFINED> instruction: 0xf8cd4630
    aa98:			; <UNDEFINED> instruction: 0xf7ff9000
    aa9c:	strmi	pc, [r2], r5, lsl #28
    aaa0:			; <UNDEFINED> instruction: 0x4638e7df
    aaa4:			; <UNDEFINED> instruction: 0xf86af7fc
    aaa8:	ldrtmi	r4, [r8], -r9, lsr #12
    aaac:			; <UNDEFINED> instruction: 0xff34f7fb
    aab0:	strb	r9, [r3, r5, lsl #24]
    aab4:	bl	ff5c8a9c <ftello64@plt+0xff5c4f20>
    aab8:	andeq	sl, r4, sl, lsl #4
    aabc:	andeq	r0, r0, r8, lsl #8
    aac0:	andeq	sl, r4, sl, lsr r1
    aac4:	addlt	fp, r3, r0, lsr r5
    aac8:	ldrmi	r2, [r3], -r0, lsl #4
    aacc:			; <UNDEFINED> instruction: 0xf7fe9200
    aad0:	strmi	pc, [r4], -sp, lsr #24
    aad4:	stc	7, cr15, [r4, #992]	; 0x3e0
    aad8:	strmi	r2, [r1], -r0, lsl #4
    aadc:			; <UNDEFINED> instruction: 0xf0224620
    aae0:			; <UNDEFINED> instruction: 0x4605fa97
    aae4:			; <UNDEFINED> instruction: 0xf7f84620
    aae8:	strtmi	lr, [r8], -r2, lsl #23
    aaec:	ldclt	0, cr11, [r0, #-12]!
    aaf0:	addlt	fp, r3, r0, lsl #10
    aaf4:	andcs	r2, r1, #0, 6
    aaf8:			; <UNDEFINED> instruction: 0xf7fe9300
    aafc:	andlt	pc, r3, r7, lsl ip	; <UNPREDICTABLE>
    ab00:	blx	148c7e <ftello64@plt+0x145102>
    ab04:	addlt	fp, r2, r0, lsl r5
    ab08:	andcs	r4, r2, #20, 12	; 0x1400000
    ab0c:	strtmi	r9, [r3], -r0, lsl #6
    ab10:	stc2	7, cr15, [ip], {254}	; 0xfe
    ab14:	ldclt	0, cr11, [r0, #-8]
    ab18:	addlt	fp, r4, r0, lsl r5
    ab1c:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ab20:			; <UNDEFINED> instruction: 0xf8df2400
    ab24:	blge	bac6c <ftello64@plt+0xb70f0>
    ab28:	strls	r4, [r0], #-1278	; 0xfffffb02
    ab2c:			; <UNDEFINED> instruction: 0xf85e2202
    ab30:			; <UNDEFINED> instruction: 0xf8dcc00c
    ab34:			; <UNDEFINED> instruction: 0xf8cdc000
    ab38:			; <UNDEFINED> instruction: 0xf04fc00c
    ab3c:			; <UNDEFINED> instruction: 0xf7fe0c00
    ab40:			; <UNDEFINED> instruction: 0x4622fbf5
    ab44:	strmi	r9, [r4], -r2, lsl #18
    ab48:	blx	18c6bd8 <ftello64@plt+0x18c305c>
    ab4c:	strtmi	r4, [r0], -r3, lsl #12
    ab50:			; <UNDEFINED> instruction: 0xf7f8461c
    ab54:	bmi	24588c <ftello64@plt+0x241d10>
    ab58:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ab5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab60:	subsmi	r9, sl, r3, lsl #22
    ab64:	strtmi	sp, [r0], -r2, lsl #2
    ab68:	ldclt	0, cr11, [r0, #-16]
    ab6c:	bl	1ec8b54 <ftello64@plt+0x1ec4fd8>
    ab70:	andeq	sl, r4, r8, ror r0
    ab74:	andeq	r0, r0, r8, lsl #8
    ab78:	andeq	sl, r4, r6, asr #32
    ab7c:	push	{r0, r2, r5, r8, r9, fp, lr}
    ab80:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    ab84:	strmi	fp, [r0], r3, lsl #1
    ab88:			; <UNDEFINED> instruction: 0x460d685e
    ab8c:	cmnlt	r6, #24117248	; 0x1700000
    ab90:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ab94:	ldmdblt	r4, {r2, r4, r5, r6, fp, sp, lr}
    ab98:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    ab9c:	stfned	f3, [r0, #-784]!	; 0xfffffcf0
    aba0:			; <UNDEFINED> instruction: 0x46292214
    aba4:	bl	ac8b8c <ftello64@plt+0xac5010>
    aba8:	mvnsle	r2, r0, lsl #16
    abac:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
    abb0:	andcs	fp, r1, r8, lsl #30
    abb4:	ldmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abb8:			; <UNDEFINED> instruction: 0xf10668b2
    abbc:	strmi	r0, [r4], -ip, lsl #2
    abc0:	b	ff848ba8 <ftello64@plt+0xff84502c>
    abc4:	ldrhtvs	r6, [fp], -r3
    abc8:	andlt	r4, r3, r0, lsr #12
    abcc:	mvnshi	lr, #12386304	; 0xbd0000
    abd0:	mcrcs	8, 0, r6, cr0, cr6, {1}
    abd4:			; <UNDEFINED> instruction: 0xf1b9d1de
    abd8:	andle	r0, r8, r0, lsl #30
    abdc:			; <UNDEFINED> instruction: 0xf9c0f7fc
    abe0:	stcl	7, cr15, [r6, #992]!	; 0x3e0
    abe4:			; <UNDEFINED> instruction: 0xf7f84604
    abe8:	ldrshtvs	lr, [r8], -ip
    abec:	andcs	lr, r0, #236, 14	; 0x3b00000
    abf0:			; <UNDEFINED> instruction: 0x46112314
    abf4:	strbmi	r9, [r0], -r0, lsl #6
    abf8:			; <UNDEFINED> instruction: 0xf7ff462b
    abfc:	stmdacs	r0, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    ac00:	blmi	17f3b8 <ftello64@plt+0x17b83c>
    ac04:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ac08:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ac0c:	bicle	r2, r1, r0, lsl #28
    ac10:	svclt	0x0000e7e4
    ac14:	andeq	sl, r4, r6, asr #13
    ac18:	andeq	sl, r4, r0, asr #12
    ac1c:	addlt	fp, r2, r0, lsl r5
    ac20:	blmi	45dc68 <ftello64@plt+0x45a0ec>
    ac24:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    ac28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ac2c:			; <UNDEFINED> instruction: 0xf04f9301
    ac30:			; <UNDEFINED> instruction: 0xf7ff0300
    ac34:	andcs	pc, r0, #652	; 0x28c
    ac38:	strmi	r9, [r4], -r0, lsl #18
    ac3c:			; <UNDEFINED> instruction: 0xf9e8f022
    ac40:	strtmi	r4, [r0], -r3, lsl #12
    ac44:			; <UNDEFINED> instruction: 0xf7f8461c
    ac48:	bmi	245798 <ftello64@plt+0x241c1c>
    ac4c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ac50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac54:	subsmi	r9, sl, r1, lsl #22
    ac58:	strtmi	sp, [r0], -r2, lsl #2
    ac5c:	ldclt	0, cr11, [r0, #-8]
    ac60:	bl	48c48 <ftello64@plt+0x450cc>
    ac64:	andeq	r9, r4, sl, ror pc
    ac68:	andeq	r0, r0, r8, lsl #8
    ac6c:	andeq	r9, r4, r2, asr pc
    ac70:	ldrbmi	r6, [r0, -r0, asr #17]!
    ac74:	bmi	25d89c <ftello64@plt+0x259d20>
    ac78:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    ac7c:			; <UNDEFINED> instruction: 0xf8d4589c
    ac80:	cmplt	r0, r4, lsr r2
    ac84:			; <UNDEFINED> instruction: 0xf8c46883
    ac88:			; <UNDEFINED> instruction: 0xf7fc3234
    ac8c:			; <UNDEFINED> instruction: 0xf8d4fd4d
    ac90:	stmdacs	r0, {r2, r4, r5, r9}
    ac94:	ldfltd	f5, [r0, #-984]	; 0xfffffc28
    ac98:	andeq	r9, r4, r8, lsr #30
    ac9c:	andeq	r0, r0, r4, asr r4
    aca0:	bmi	25d8c8 <ftello64@plt+0x259d4c>
    aca4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    aca8:	eorscc	pc, r4, #13828096	; 0xd30000
    acac:	and	fp, r6, r3, lsl r9
    acb0:			; <UNDEFINED> instruction: 0xb123689b
    acb4:	bcs	64d24 <ftello64@plt+0x611a8>
    acb8:	strdcs	sp, [r0], -sl
    acbc:	andcs	r4, r1, r0, ror r7
    acc0:	svclt	0x00004770
    acc4:	strdeq	r9, [r4], -ip
    acc8:	andeq	r0, r0, r4, asr r4
    accc:	blmi	1b1d680 <ftello64@plt+0x1b19b04>
    acd0:	push	{r1, r3, r4, r5, r6, sl, lr}
    acd4:	strdlt	r4, [r5], r0
    acd8:	mcrge	8, 0, r5, cr2, cr3, {6}
    acdc:	ldrdhi	pc, [r4, pc]!	; <UNPREDICTABLE>
    ace0:	movwls	r6, #14363	; 0x381b
    ace4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ace8:	stcl	7, cr15, [r2, #-992]!	; 0xfffffc20
    acec:			; <UNDEFINED> instruction: 0x9198f8df
    acf0:			; <UNDEFINED> instruction: 0xf8df44f8
    acf4:	svcmi	0x0066b198
    acf8:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    acfc:	andls	r4, r1, pc, ror r4
    ad00:	ldrtmi	r9, [r0], -r2
    ad04:	cdp2	0, 15, cr15, cr2, cr11, {0}
    ad08:	stmdacs	r0, {r2, r9, sl, lr}
    ad0c:	stmdavc	r3!, {r3, r4, r6, ip, lr, pc}
    ad10:	rscsle	r2, r6, r0, lsl #22
    ad14:	andcs	r2, r1, ip, lsl #2
    ad18:	mcr	7, 4, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    ad1c:	strmi	r4, [r5], -r1, asr #12
    ad20:			; <UNDEFINED> instruction: 0xf0214620
    ad24:	strmi	pc, [r2], fp, lsr #16
    ad28:	eorsle	r2, r8, r0, lsl #16
    ad2c:	strtmi	r4, [r0], -r9, asr #12
    ad30:			; <UNDEFINED> instruction: 0xf824f021
    ad34:	subsle	r2, r2, r0, lsl #16
    ad38:			; <UNDEFINED> instruction: 0x46204659
    ad3c:			; <UNDEFINED> instruction: 0xf81ef021
    ad40:	rsble	r2, ip, r0, lsl #16
    ad44:			; <UNDEFINED> instruction: 0x46204953
    ad48:			; <UNDEFINED> instruction: 0xf0214479
    ad4c:	stmdacs	r0, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    ad50:	ldmdbmi	r1, {r4, r5, r6, ip, lr, pc}^
    ad54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ad58:			; <UNDEFINED> instruction: 0xf810f021
    ad5c:	rsble	r2, pc, r0, lsl #16
    ad60:	strtmi	r4, [r0], -lr, asr #18
    ad64:			; <UNDEFINED> instruction: 0xf0214479
    ad68:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
    ad6c:	stmdbmi	ip, {r0, r2, r5, r6, ip, lr, pc}^
    ad70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ad74:			; <UNDEFINED> instruction: 0xf802f021
    ad78:	rsble	r2, r4, r0, lsl #16
    ad7c:	strtmi	r4, [r0], -r9, asr #18
    ad80:			; <UNDEFINED> instruction: 0xf0204479
    ad84:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ad88:	stmdbmi	r7, {r5, r6, ip, lr, pc}^
    ad8c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ad90:			; <UNDEFINED> instruction: 0xfff4f020
    ad94:	cmple	ip, r0, lsl #16
    ad98:	eorvs	r2, fp, r5, lsl #6
    ad9c:	strtmi	lr, [r8], -r0, lsr #32
    ada0:	b	948d88 <ftello64@plt+0x94520c>
    ada4:	ldmpl	ip!, {r0, r6, r9, fp, lr}
    ada8:	eorseq	pc, r4, #212, 16	; 0xd40000
    adac:	ldc2	7, cr15, [ip], #1008	; 0x3f0
    adb0:			; <UNDEFINED> instruction: 0xf8c44630
    adb4:			; <UNDEFINED> instruction: 0xf00ba234
    adb8:			; <UNDEFINED> instruction: 0x4604fe99
    adbc:			; <UNDEFINED> instruction: 0xd1a62800
    adc0:			; <UNDEFINED> instruction: 0xf7f89801
    adc4:	andcs	lr, r1, r4, lsl sl
    adc8:	blmi	b5d6b4 <ftello64@plt+0xb59b38>
    adcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    add0:	blls	e4e40 <ftello64@plt+0xe12c4>
    add4:	qdaddle	r4, sl, r6
    add8:	pop	{r0, r2, ip, sp, pc}
    addc:	strdvs	r8, [r8], -r0	; <UNPREDICTABLE>
    ade0:	ldmpl	fp!, {r1, r4, r5, r8, r9, fp, lr}^
    ade4:	eorsmi	pc, r4, #13828096	; 0xd30000
    ade8:			; <UNDEFINED> instruction: 0xf8d5b30c
    adec:	and	sl, r2, r0
    adf0:	orrslt	r6, r3, r3, lsr #17
    adf4:	stmdavs	r3!, {r2, r3, r4, r9, sl, lr}
    adf8:	mvnsle	r4, r3, asr r5
    adfc:	svceq	0x0008f1ba
    ae00:	stmdavs	r9!, {r0, r1, r2, r8, ip, lr, pc}^
    ae04:	stmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
    ae08:			; <UNDEFINED> instruction: 0xf7f86858
    ae0c:	stmdacs	r0, {r1, r8, fp, sp, lr, pc}
    ae10:	strtmi	sp, [r8], -lr, ror #3
    ae14:	stc2	7, cr15, [r8], {252}	; 0xfc
    ae18:	adcvs	lr, r5, r3, ror r7
    ae1c:	movwcs	lr, #6001	; 0x1771
    ae20:	blmi	8a2ed4 <ftello64@plt+0x89f358>
    ae24:			; <UNDEFINED> instruction: 0xf8d358fb
    ae28:	sfmcs	f4, 4, [r0], {52}	; 0x34
    ae2c:			; <UNDEFINED> instruction: 0xf8c3d1dd
    ae30:			; <UNDEFINED> instruction: 0xe7665234
    ae34:	eorvs	r2, fp, r6, lsl #6
    ae38:	movwcs	lr, #10194	; 0x27d2
    ae3c:	strb	r6, [pc, fp, lsr #32]
    ae40:	eorvs	r2, fp, r7, lsl #6
    ae44:	movwcs	lr, #14284	; 0x37cc
    ae48:	strb	r6, [r9, fp, lsr #32]
    ae4c:	eorvs	r2, fp, r4, lsl #6
    ae50:	strtmi	lr, [r0], -r6, asr #15
    ae54:			; <UNDEFINED> instruction: 0xf7f92101
    ae58:	strmi	pc, [r4], -r9, lsr #18
    ae5c:			; <UNDEFINED> instruction: 0xb1206068
    ae60:	eorvs	r2, fp, r8, lsl #6
    ae64:			; <UNDEFINED> instruction: 0xf7f8e7bc
    ae68:			; <UNDEFINED> instruction: 0x4628e9fe
    ae6c:	mrrc2	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    ae70:			; <UNDEFINED> instruction: 0xf7f89801
    ae74:			; <UNDEFINED> instruction: 0x4620e9bc
    ae78:	svclt	0x0000e7a6
    ae7c:	ldrdeq	r9, [r4], -r0
    ae80:	andeq	r0, r0, r8, lsl #8
    ae84:	andeq	pc, r2, ip, ror r8	; <UNPREDICTABLE>
    ae88:	andeq	pc, r2, ip, ror r8	; <UNPREDICTABLE>
    ae8c:	andeq	pc, r2, r6, lsl #17
    ae90:	andeq	r9, r4, r4, lsr #29
    ae94:	andeq	pc, r2, r0, asr #16
    ae98:	andeq	pc, r2, sl, ror r6	; <UNPREDICTABLE>
    ae9c:	andeq	pc, r2, ip, lsr #16
    aea0:	andeq	pc, r2, r6, lsr #16
    aea4:	andeq	pc, r2, ip, lsl r8	; <UNPREDICTABLE>
    aea8:	andeq	pc, r2, r6, lsl r8	; <UNPREDICTABLE>
    aeac:	andeq	r0, r0, r4, asr r4
    aeb0:	ldrdeq	r9, [r4], -r4
    aeb4:	mvnsmi	lr, #737280	; 0xb4000
    aeb8:	strmi	r2, [r6], -ip, lsr #2
    aebc:	bl	fe8c8ea4 <ftello64@plt+0xfe8c5328>
    aec0:	ldrsbtls	pc, [r8], pc	; <UNPREDICTABLE>
    aec4:			; <UNDEFINED> instruction: 0x460744f9
    aec8:	movwcs	fp, #264	; 0x108
    aecc:	stmdbmi	ip!, {r0, r1, ip, sp, lr}
    aed0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    aed4:			; <UNDEFINED> instruction: 0xff52f020
    aed8:	movslt	r4, #4, 12	; 0x400000
    aedc:	strcs	r4, [r0, #-2345]	; 0xfffff6d7
    aee0:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    aee4:	ldrbtmi	r4, [r8], #1145	; 0x479
    aee8:			; <UNDEFINED> instruction: 0xf858e001
    aeec:			; <UNDEFINED> instruction: 0x46301035
    aef0:			; <UNDEFINED> instruction: 0xff44f020
    aef4:	cmplt	r8, r4, lsl #12
    aef8:	cfstr32cs	mvfx3, [r8, #-4]
    aefc:			; <UNDEFINED> instruction: 0x4638d1f5
    af00:	andcs	fp, r0, r7, lsl r1
    af04:	eorsvc	r2, fp, ip, lsr #6
    af08:	mvnshi	lr, #12386304	; 0xbd0000
    af0c:	bmi	81db90 <ftello64@plt+0x81a014>
    af10:	bl	dc104 <ftello64@plt+0xd8588>
    af14:			; <UNDEFINED> instruction: 0xf85905c5
    af18:	stmdavs	fp!, {r1, sp, lr}^
    af1c:	eorseq	pc, ip, #14024704	; 0xd60000
    af20:	eorscc	pc, r8, #12976128	; 0xc60000
    af24:	stmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af28:	eorsmi	pc, ip, #12976128	; 0xc60000
    af2c:	ldmdavc	fp!, {r0, r1, r2, r3, r8, ip, sp, pc}^
    af30:	andcs	fp, r1, r3, lsl r9
    af34:	mvnshi	lr, #12386304	; 0xbd0000
    af38:			; <UNDEFINED> instruction: 0xf7f81c78
    af3c:			; <UNDEFINED> instruction: 0xf8c6ec3a
    af40:			; <UNDEFINED> instruction: 0xf020023c
    af44:	andcs	pc, r1, r5, ror #25
    af48:	ldmdbmi	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    af4c:	cdpmi	2, 1, cr2, cr2, cr5, {0}
    af50:	cfldrsmi	mvf4, [r2, #-484]	; 0xfffffe1c
    af54:	stmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af58:	ldrbtmi	r4, [lr], #-2321	; 0xfffff6ef
    af5c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    af60:	blx	ffdc6ffa <ftello64@plt+0xffdc347e>
    af64:	eorsne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    af68:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    af6c:	blx	ffc47006 <ftello64@plt+0xffc4348a>
    af70:	mvnsle	r2, r8, lsl #24
    af74:			; <UNDEFINED> instruction: 0xf7f92001
    af78:	svclt	0x0000f833
    af7c:	ldrdeq	r9, [r4], -ip
    af80:	ldrdeq	pc, [r2], -lr
    af84:	andeq	pc, r2, r4, asr #13
    af88:			; <UNDEFINED> instruction: 0x000499b6
    af8c:	andeq	r9, r4, ip, lsl #19
    af90:	andeq	r0, r0, r4, asr r4
    af94:	andeq	pc, r2, r8, ror #12
    af98:	andeq	r9, r4, r2, asr #18
    af9c:	andeq	pc, r2, ip, lsl #13
    afa0:	andeq	pc, r2, sl, ror r6	; <UNPREDICTABLE>
    afa4:	andcs	r4, r7, #163840	; 0x28000
    afa8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    afac:	ldmdavs	r2, {sp, lr, pc}^
    afb0:	andle	r4, r7, r2, lsl #5
    afb4:	blcs	217bc0 <ftello64@plt+0x214044>
    afb8:	sbceq	lr, r3, #1024	; 0x400
    afbc:	stmdami	r5, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    afc0:			; <UNDEFINED> instruction: 0x47704478
    afc4:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    afc8:	eorseq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    afcc:	svclt	0x00004770
    afd0:	strdeq	r9, [r4], -r2
    afd4:	andeq	pc, r2, r0, asr #8
    afd8:	ldrdeq	r9, [r4], -r6
    afdc:	blmi	f9d8d8 <ftello64@plt+0xf99d5c>
    afe0:	push	{r1, r3, r4, r5, r6, sl, lr}
    afe4:	strdlt	r4, [lr], r0
    afe8:			; <UNDEFINED> instruction: 0x460458d3
    afec:	movwls	r6, #55323	; 0xd81b
    aff0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aff4:			; <UNDEFINED> instruction: 0xf868f001
    aff8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    affc:	eorcs	sp, ip, #73	; 0x49
    b000:	stmdage	r2, {r8, sp}
    b004:			; <UNDEFINED> instruction: 0xf7f8ae01
    b008:	ldmib	r4, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    b00c:	strbtmi	r2, [pc], -r0, lsl #6
    b010:	tstls	r1, r8, lsl #2
    b014:	movwcs	lr, #27085	; 0x69cd
    b018:	andcs	r2, r1, #0, 6
    b01c:			; <UNDEFINED> instruction: 0x46284631
    b020:	ldc2l	0, cr15, [r0], {1}
    b024:	stmdacs	r0, {r2, r9, sl, lr}
    b028:			; <UNDEFINED> instruction: 0x4639d135
    b02c:			; <UNDEFINED> instruction: 0xf0014628
    b030:	pkhbtmi	pc, r0, r5, lsl #19	; <UNPREDICTABLE>
    b034:	stmdals	r0, {r3, r7, r8, r9, fp, ip, sp, pc}
    b038:	strmi	fp, [r3], -r0, lsr #6
    b03c:	ldmdavs	fp, {r0, sp, lr, pc}
    b040:	ldmvs	sl, {r0, r1, r8, r9, ip, sp, pc}
    b044:	streq	pc, [r1], #-18	; 0xffffffee
    b048:	ldmdavs	sl, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    b04c:			; <UNDEFINED> instruction: 0xf0236813
    b050:	blcs	18bc78 <ftello64@plt+0x1880fc>
    b054:	ldmdavs	r1, {r1, r4, r5, r8, ip, lr, pc}^
    b058:			; <UNDEFINED> instruction: 0xf7f92000
    b05c:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
    b060:			; <UNDEFINED> instruction: 0xf0049800
    b064:	strtmi	pc, [r8], -r7, lsr #26
    b068:			; <UNDEFINED> instruction: 0xffd8f000
    b06c:	blmi	69d8e0 <ftello64@plt+0x699d64>
    b070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b074:	blls	3650e4 <ftello64@plt+0x361568>
    b078:	tstle	sp, sl, asr r0
    b07c:	andlt	r4, lr, r0, lsr #12
    b080:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b084:	ldc2	0, cr15, [r6, #-16]
    b088:	stmdals	r0, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    b08c:	ldc2	0, cr15, [r2, #-16]
    b090:	strmi	lr, [r4], -r2, asr #15
    b094:	strcs	lr, [r0], #-2026	; 0xfffff816
    b098:	ldmdbmi	r1, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b09c:	strtmi	r2, [r0], -r5, lsl #4
    b0a0:			; <UNDEFINED> instruction: 0xf7f84479
    b0a4:	strmi	lr, [r6], -r8, asr #17
    b0a8:			; <UNDEFINED> instruction: 0xf7f84640
    b0ac:			; <UNDEFINED> instruction: 0x4601ec54
    b0b0:			; <UNDEFINED> instruction: 0xf0244630
    b0b4:			; <UNDEFINED> instruction: 0xe7d6fb7f
    b0b8:	ldm	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0bc:	vqdmulh.s<illegal width 8>	d20, d1, d9
    b0c0:	stmdbmi	r9, {r0, r3, r5, r7, r9}
    b0c4:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    b0c8:			; <UNDEFINED> instruction: 0xf5034479
    b0cc:	ldrbtmi	r7, [r8], #-912	; 0xfffffc70
    b0d0:	ldc2l	0, cr15, [lr], #144	; 0x90
    b0d4:	andeq	r9, r4, r0, asr #23
    b0d8:	andeq	r0, r0, r8, lsl #8
    b0dc:	andeq	r9, r4, r0, lsr fp
    b0e0:	andeq	pc, r2, ip, asr #3
    b0e4:	andeq	pc, r2, sl, lsl #11
    b0e8:	strdeq	lr, [r2], -r0
    b0ec:	andeq	pc, r2, r2, lsr #10
    b0f0:	mvnsmi	lr, sp, lsr #18
    b0f4:	bmi	c1c958 <ftello64@plt+0xc18ddc>
    b0f8:	blmi	c1c938 <ftello64@plt+0xc18dbc>
    b0fc:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    b100:	strcs	r4, [r0, #-2351]	; 0xfffff6d1
    b104:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    b108:	movwls	r6, #14363	; 0x381b
    b10c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b110:	eorsvs	r6, r5, sp, lsr r0
    b114:	mcrr	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    b118:	bicslt	r4, r0, r4, lsl #12
    b11c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    b120:	strtmi	r2, [r3], -r1, lsl #4
    b124:	strbmi	r2, [r0], -r4, lsl #2
    b128:			; <UNDEFINED> instruction: 0xf7f86032
    b12c:	stmdacs	r1, {r6, r8, fp, sp, lr, pc}
    b130:	strcs	sp, [r1, #-17]	; 0xffffffef
    b134:			; <UNDEFINED> instruction: 0xf7f84620
    b138:	bmi	8c5e90 <ftello64@plt+0x8c2314>
    b13c:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    b140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b144:	subsmi	r9, sl, r3, lsl #22
    b148:			; <UNDEFINED> instruction: 0x4628d133
    b14c:	pop	{r2, ip, sp, pc}
    b150:			; <UNDEFINED> instruction: 0x460581f0
    b154:	bls	85120 <ftello64@plt+0x815a4>
    b158:	biccs	pc, lr, r9, asr #12
    b15c:	tstvc	r3, #1342177284	; 0x50000004	; <UNPREDICTABLE>
    b160:	cmpcc	r7, r1, asr #5	; <UNPREDICTABLE>
    b164:	orrsvs	pc, sl, #204, 12	; 0xcc00000
    b168:	svclt	0x0018429a
    b16c:	rscle	r4, r1, sl, lsl #5
    b170:	strtmi	r4, [r3], -r2, lsl #12
    b174:	tstcs	r4, r2, lsl #16
    b178:	ldmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b17c:	bicsle	r2, r8, r1, lsl #16
    b180:	mulcs	r8, sp, r8
    b184:	bicsle	r2, r4, r1, lsl #20
    b188:	strtmi	r4, [r3], -r0, asr #12
    b18c:			; <UNDEFINED> instruction: 0xf7f82104
    b190:	stmdacs	r1, {r1, r2, r3, r8, fp, sp, lr, pc}
    b194:	bls	7f8d0 <ftello64@plt+0x7bd54>
    b198:	movtcs	pc, #45636	; 0xb244	; <UNPREDICTABLE>
    b19c:	cmpvs	r8, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
    b1a0:			; <UNDEFINED> instruction: 0xd1c6429a
    b1a4:	mulcc	fp, sp, r8
    b1a8:	ldreq	r2, [fp, r2, lsl #10]
    b1ac:	eorsvs	fp, r8, r8, asr #30
    b1b0:			; <UNDEFINED> instruction: 0xf7f8e7c0
    b1b4:	svclt	0x0000e858
    b1b8:	andeq	r9, r4, r2, lsr #21
    b1bc:	andeq	r0, r0, r8, lsl #8
    b1c0:	andeq	pc, r2, r6, lsl #13
    b1c4:	andeq	r9, r4, r2, ror #20
    b1c8:	svcmi	0x00f0e92d
    b1cc:	bmi	fe95ca28 <ftello64@plt+0xfe958eac>
    b1d0:	blmi	fe9773ec <ftello64@plt+0xfe973870>
    b1d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b1d8:			; <UNDEFINED> instruction: 0x460f447a
    b1dc:	strmi	r4, [r4], -r1, asr #12
    b1e0:			; <UNDEFINED> instruction: 0xf8df58d3
    b1e4:	ldmdavs	fp, {r3, r7, r9, ip, pc}
    b1e8:			; <UNDEFINED> instruction: 0xf04f9303
    b1ec:			; <UNDEFINED> instruction: 0xf8cd0300
    b1f0:			; <UNDEFINED> instruction: 0xf8cd8004
    b1f4:			; <UNDEFINED> instruction: 0xf7f88008
    b1f8:	ldrbtmi	lr, [r9], #2792	; 0xae8
    b1fc:	subsle	r2, r4, r0, lsl #16
    b200:	suble	r2, sp, r0, lsl #26
    b204:	strtmi	r2, [r0], -pc, lsr #2
    b208:	bl	19c91f0 <ftello64@plt+0x19c5674>
    b20c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b210:			; <UNDEFINED> instruction: 0xf890d046
    b214:	strbmi	sl, [r1], -r0
    b218:	andhi	pc, r0, r0, lsl #17
    b21c:			; <UNDEFINED> instruction: 0xf7f84620
    b220:	ldrdlt	lr, [r0, #-164]!	; 0xffffff5c
    b224:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    b228:	bcs	25298 <ftello64@plt+0x2171c>
    b22c:	addhi	pc, lr, r0
    b230:	strtmi	r2, [r0], -r0, lsl #2
    b234:	b	ff24921c <ftello64@plt+0xff2456a0>
    b238:			; <UNDEFINED> instruction: 0xf0402800
    b23c:			; <UNDEFINED> instruction: 0xf88680a3
    b240:	mrscs	sl, (UNDEF: 0)
    b244:			; <UNDEFINED> instruction: 0xf7f84620
    b248:			; <UNDEFINED> instruction: 0x4606ff3f
    b24c:			; <UNDEFINED> instruction: 0xf0002800
    b250:			; <UNDEFINED> instruction: 0xf04f8083
    b254:			; <UNDEFINED> instruction: 0xf7f831ff
    b258:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    b25c:	blge	bf7fc <ftello64@plt+0xbbc80>
    b260:	ldrtmi	sl, [r9], -r1, lsl #20
    b264:			; <UNDEFINED> instruction: 0xf01c4620
    b268:			; <UNDEFINED> instruction: 0x4605f971
    b26c:	ldrtmi	fp, [r0], -r8, asr #6
    b270:			; <UNDEFINED> instruction: 0xff30f7f8
    b274:			; <UNDEFINED> instruction: 0xf7f84630
    b278:	stmdals	r1, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    b27c:	svc	0x00b6f7f7
    b280:			; <UNDEFINED> instruction: 0xf7f79802
    b284:	bmi	1f0715c <ftello64@plt+0x1f035e0>
    b288:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
    b28c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b290:	subsmi	r9, sl, r3, lsl #22
    b294:	rschi	pc, r3, r0, asr #32
    b298:	andlt	r4, r5, r8, lsr #12
    b29c:	svchi	0x00f0e8bd
    b2a0:	ldrbeq	pc, [r1, #-584]	; 0xfffffdb8	; <UNPREDICTABLE>
    b2a4:	strcs	pc, [r0, #-704]	; 0xfffffd40
    b2a8:	strtmi	lr, [r0], -sp, ror #15
    b2ac:			; <UNDEFINED> instruction: 0xf7f82104
    b2b0:	vpmax.s8	d30, d24, d12
    b2b4:	vabal.s8	q8, d0, d1
    b2b8:	strbmi	r2, [r0, #-1280]	; 0xfffffb00
    b2bc:	strbmi	fp, [r5], -r8, lsl #30
    b2c0:	strmi	lr, [r1], -r1, ror #15
    b2c4:			; <UNDEFINED> instruction: 0xf7f84620
    b2c8:	stmdacs	r0, {r7, r9, fp, sp, lr, pc}
    b2cc:	stmdals	r1, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    b2d0:			; <UNDEFINED> instruction: 0xf7f84629
    b2d4:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    b2d8:	eorscs	sp, pc, sp, asr r0	; <UNPREDICTABLE>
    b2dc:	bl	feec92c4 <ftello64@plt+0xfeec5748>
    b2e0:	strtmi	r4, [r0], -r2, lsl #13
    b2e4:	blx	ff2c7316 <ftello64@plt+0xff2c379a>
    b2e8:	stmdacs	r0, {r7, r9, sl, lr}
    b2ec:	andcs	sp, r1, lr, asr r0
    b2f0:	bl	7c92d8 <ftello64@plt+0x7c575c>
    b2f4:			; <UNDEFINED> instruction: 0xf7f84650
    b2f8:			; <UNDEFINED> instruction: 0xf7f8ebae
    b2fc:			; <UNDEFINED> instruction: 0x4605e998
    b300:	vaddw.s8	<illegal reg q13.5>, q0, d8
    b304:	svccs	0x00002500
    b308:	addshi	pc, r7, r0
    b30c:	andcs	r4, r5, #1474560	; 0x168000
    b310:	ldrbtmi	r2, [r9], #-0
    b314:	svc	0x008ef7f7
    b318:	strtmi	r4, [r8], -r7, lsl #12
    b31c:	bl	6c9304 <ftello64@plt+0x6c5788>
    b320:	strmi	r4, [r2], -r1, lsr #12
    b324:			; <UNDEFINED> instruction: 0xf0244638
    b328:	str	pc, [r0, r5, asr #20]!
    b32c:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b330:	tstlt	r8, r5, lsl #12
    b334:	strcs	pc, [r0, #-704]	; 0xfffffd40
    b338:			; <UNDEFINED> instruction: 0xf7f84628
    b33c:	strtmi	lr, [r1], -ip, lsl #22
    b340:	stmdami	lr, {r1, r9, sl, lr}^
    b344:			; <UNDEFINED> instruction: 0xf0244478
    b348:	ldr	pc, [r0, r3, lsl #20]
    b34c:	andcs	r4, r1, #32, 12	; 0x2000000
    b350:			; <UNDEFINED> instruction: 0xf00d601a
    b354:	strb	pc, [fp, -r5, ror #24]!	; <UNPREDICTABLE>
    b358:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b35c:	tstlt	r8, r5, lsl #12
    b360:	strcs	pc, [r0, #-704]	; 0xfffffd40
    b364:			; <UNDEFINED> instruction: 0xf8594b46
    b368:	ldmdavs	fp, {r0, r1, ip, sp}
    b36c:	addle	r2, sl, r0, lsl #22
    b370:			; <UNDEFINED> instruction: 0xf7f84628
    b374:			; <UNDEFINED> instruction: 0x4621eaf0
    b378:	stmdami	r2, {r1, r9, sl, lr}^
    b37c:			; <UNDEFINED> instruction: 0xf0244478
    b380:	str	pc, [r0, r7, ror #19]
    b384:	ldmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b388:	tstlt	r8, r5, lsl #12
    b38c:	strcs	pc, [r0, #-704]	; 0xfffffd40
    b390:	andge	pc, r0, r6, lsl #17
    b394:	stmdals	r2, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    b398:			; <UNDEFINED> instruction: 0xf7f84629
    b39c:	stmdacs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
    b3a0:	vand	d29, d24, d11
    b3a4:	vorr.i32	q8, #65536	; 0x00010000
    b3a8:	strb	r2, [r0, -r0, lsl #10]!
    b3ac:	strtmi	r4, [r0], -r1, lsl #12
    b3b0:	ldc2l	0, cr15, [r0], #-164	; 0xffffff5c
    b3b4:	ldrbmi	r4, [r0], -r3, lsl #13
    b3b8:	bl	13493a0 <ftello64@plt+0x1345824>
    b3bc:	svceq	0x0000f1bb
    b3c0:			; <UNDEFINED> instruction: 0x4658d09b
    b3c4:	blx	11c7472 <ftello64@plt+0x11c38f6>
    b3c8:	strbmi	r4, [r2], -r3, lsr #12
    b3cc:	tstcs	r2, r0, asr #12
    b3d0:	ldc2l	0, cr15, [r4], {41}	; 0x29
    b3d4:	blmi	ab99f8 <ftello64@plt+0xab5e7c>
    b3d8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b3dc:	blcs	25550 <ftello64@plt+0x219d4>
    b3e0:	svcge	0x0045f47f
    b3e4:	ldrtmi	r4, [r8], -r8, lsr #18
    b3e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b3ec:	svc	0x0022f7f7
    b3f0:			; <UNDEFINED> instruction: 0xf0244621
    b3f4:	ldr	pc, [sl, -sp, lsr #19]!
    b3f8:	strtmi	r4, [r0], -r4, lsr #18
    b3fc:			; <UNDEFINED> instruction: 0xf7f84479
    b400:			; <UNDEFINED> instruction: 0x4607ead6
    b404:	strdcs	fp, [r1, -r0]
    b408:			; <UNDEFINED> instruction: 0xf816f01d
    b40c:	ldrtmi	r4, [r8], -r0, lsl #13
    b410:	stmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b414:	svceq	0x0000f1b8
    b418:	blmi	67f88c <ftello64@plt+0x67bd10>
    b41c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b420:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    b424:	svcge	0x0023f47f
    b428:	andcs	r4, r5, #409600	; 0x64000
    b42c:			; <UNDEFINED> instruction: 0xf7f74479
    b430:	strtmi	lr, [r1], -r2, lsl #30
    b434:			; <UNDEFINED> instruction: 0xf98cf024
    b438:	ldmdbmi	r6, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
    b43c:	andcs	r4, r5, #56, 12	; 0x3800000
    b440:			; <UNDEFINED> instruction: 0xe7674479
    b444:	ldm	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b448:	rscle	r2, r6, r0, lsl #16
    b44c:			; <UNDEFINED> instruction: 0xf040b280
    b450:	ldmdbmi	r1, {fp, ip, sp, lr}
    b454:	andcs	r2, r0, r5, lsl #4
    b458:	ldrbtmi	r4, [r9], #-1605	; 0xfffff9bb
    b45c:			; <UNDEFINED> instruction: 0xf7f7e75a
    b460:	svclt	0x0000ef02
    b464:	andeq	r9, r4, r8, asr #19
    b468:	andeq	r0, r0, r8, lsl #8
    b46c:	andeq	r9, r4, r6, lsr #19
    b470:	andeq	sl, r4, lr, lsr r0
    b474:	andeq	r9, r4, r6, lsl r9
    b478:			; <UNDEFINED> instruction: 0x0002f4ba
    b47c:	andeq	pc, r2, r0, ror r4	; <UNPREDICTABLE>
    b480:	andeq	r0, r0, r4, asr r4
    b484:	andeq	pc, r2, r4, lsl r4	; <UNPREDICTABLE>
    b488:	andeq	pc, r2, r2, asr #8
    b48c:	andeq	pc, r2, r4, lsl r4	; <UNPREDICTABLE>
    b490:	andeq	pc, r2, r8, ror #7
    b494:	andeq	pc, r2, ip, lsr #7
    b498:	andeq	pc, r2, r2, ror r3	; <UNPREDICTABLE>
    b49c:	mvnsmi	lr, #737280	; 0xb4000
    b4a0:			; <UNDEFINED> instruction: 0xf8df4607
    b4a4:	strcs	r8, [r0], #-156	; 0xffffff64
    b4a8:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b4ac:	bvs	e9c894 <ftello64@plt+0xe98d18>
    b4b0:	sfmle	f4, 4, [sp, #-648]	; 0xfffffd78
    b4b4:	movwvc	pc, #19209	; 0x4b09	; <UNPREDICTABLE>
    b4b8:	ldcvs	6, cr4, [r9, #148]	; 0x94
    b4bc:	stmdbcs	r1, {r0, sl, ip, sp}
    b4c0:	stmdbcs	r2, {r1, r4, ip, lr, pc}
    b4c4:	movweq	pc, #49411	; 0xc103	; <UNPREDICTABLE>
    b4c8:	addsmi	sp, r4, #46	; 0x2e
    b4cc:	mvnsle	r4, r5, lsr #12
    b4d0:	andcs	r4, r1, #28, 22	; 0x7000
    b4d4:			; <UNDEFINED> instruction: 0x2600603a
    b4d8:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    b4dc:	movwcc	r6, #6227	; 0x1853
    b4e0:			; <UNDEFINED> instruction: 0x46306053
    b4e4:	mvnshi	lr, #12386304	; 0xbd0000
    b4e8:	movwvc	pc, #23305	; 0x5b09	; <UNPREDICTABLE>
    b4ec:			; <UNDEFINED> instruction: 0xf0026dd8
    b4f0:			; <UNDEFINED> instruction: 0x4606fb97
    b4f4:	sbcsle	r2, sl, r0, lsl #28
    b4f8:	blx	13532 <ftello64@plt+0xf9b6>
    b4fc:	and	r7, fp, r5, lsl #14
    b500:			; <UNDEFINED> instruction: 0xf04f2b02
    b504:	ldrmi	r0, [r1], -r0, lsl #4
    b508:	ldfvsp	f5, [r8, #8]!
    b50c:			; <UNDEFINED> instruction: 0xf9c2f01c
    b510:	svccc	0x000c3d01
    b514:	rscle	r1, r4, fp, ror #24
    b518:	blcs	66c0c <ftello64@plt+0x63090>
    b51c:	ldfvsp	f5, [r8, #960]!	; 0x3c0
    b520:			; <UNDEFINED> instruction: 0xf0022100
    b524:			; <UNDEFINED> instruction: 0xe7f3fb7d
    b528:	movwvc	pc, #23305	; 0x5b09	; <UNPREDICTABLE>
    b52c:	rscscc	pc, pc, #79	; 0x4f
    b530:	ldfvse	f2, [r8, #4]
    b534:			; <UNDEFINED> instruction: 0xf9aef01c
    b538:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    b53c:			; <UNDEFINED> instruction: 0xe7dbd0b7
    b540:	strdeq	r9, [r4], -r4
    b544:	andeq	r0, r0, r8, lsr #8
    b548:	svcmi	0x00f0e92d
    b54c:	stcmi	6, cr4, [r4], {5}
    b550:	stmmi	r4, {r0, r1, r4, r7, ip, sp, pc}
    b554:	ldrbtmi	r2, [ip], #-1792	; 0xfffff900
    b558:	stmdapl	r0!, {r2, r8, r9, ip, pc}
    b55c:	andsls	r6, r1, r0, lsl #16
    b560:	andeq	pc, r0, pc, asr #32
    b564:	andcs	r6, r8, pc, lsl r0
    b568:	andne	lr, r6, #3358720	; 0x334000
    b56c:	stc	7, cr15, [ip, #-988]	; 0xfffffc24
    b570:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    b574:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    b578:	rschi	pc, r4, r0
    b57c:	andvs	r4, r7, r4, lsl #12
    b580:	rsbvs	r4, r7, r8, lsr r6
    b584:	cfstr32ge	mvfx9, [fp, #-44]	; 0xffffffd4
    b588:	ldrtmi	r9, [lr], -r1, lsl #14
    b58c:	ldrtmi	r9, [r9], ip, lsl #14
    b590:	ldrtmi	r9, [fp], sp, lsl #14
    b594:	ldrtmi	r9, [sl], lr, lsl #14
    b598:	ldrls	r9, [r0, -pc, lsl #14]
    b59c:	mrrc2	0, 0, pc, r8, cr15	; <UNPREDICTABLE>
    b5a0:	ldrdhi	pc, [r8, #143]	; 0x8f
    b5a4:	ldrbtmi	r4, [r8], #2930	; 0xb72
    b5a8:	movwls	r4, #33915	; 0x847b
    b5ac:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    b5b0:	andls	r9, r9, r2, lsl #6
    b5b4:	mvnmi	pc, #64, 4
    b5b8:	strtmi	r4, [r1], -r2, asr #12
    b5bc:			; <UNDEFINED> instruction: 0xf0134628
    b5c0:	mcrrne	12, 10, pc, r3, cr3	; <UNPREDICTABLE>
    b5c4:			; <UNDEFINED> instruction: 0xf0004607
    b5c8:	adcslt	r8, sl, #157	; 0x9d
    b5cc:	rsbsle	r2, lr, r2, lsl #20
    b5d0:	cmple	r8, r0, lsl #30
    b5d4:	cdpne	8, 8, cr6, cr11, cr1, {1}
    b5d8:	ldmdale	r5!, {r0, r1, r2, r3, r8, r9, fp, sp}^
    b5dc:			; <UNDEFINED> instruction: 0xf003e8df
    b5e0:	ldmdaeq	r4!, {r3, sl, ip, sp, lr}^
    b5e4:	ldrbtvc	r0, [r4], #-2056	; 0xfffff7f8
    b5e8:	stmdaeq	r8, {r2, r4, r5, r6, sl, ip, sp, lr}
    b5ec:	ldmdaeq	r4!, {r3, sl, ip, sp, lr}^
    b5f0:	svceq	0x0000f1b9
    b5f4:	stmdbcs	r6, {r2, r3, r5, r8, ip, lr, pc}
    b5f8:	addshi	pc, r5, r0, asr #32
    b5fc:			; <UNDEFINED> instruction: 0xf0044620
    b600:	stmdavs	r3!, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    b604:	strmi	r2, [r2], -sp, lsl #22
    b608:	ldmdale	sl, {r0, r3, r5, r6, ip, lr, pc}
    b60c:	blcs	9a228 <ftello64@plt+0x966ac>
    b610:	blls	8162c <ftello64@plt+0x7dab0>
    b614:	movwcc	r9, #6406	; 0x1906
    b618:	addmi	r9, fp, #67108864	; 0x4000000
    b61c:			; <UNDEFINED> instruction: 0xf1bad06d
    b620:	andsle	r0, r3, r0, lsl #30
    b624:	andcs	pc, r0, fp, asr #17
    b628:	ldrmi	r2, [r3], r8
    b62c:	stc	7, cr15, [ip], #988	; 0x3dc
    b630:	stmdacs	r0, {r2, r9, sl, lr}
    b634:	movwcs	sp, #127	; 0x7f
    b638:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b63c:	movwcc	lr, #2496	; 0x9c0
    b640:	blcs	3c5528 <ftello64@plt+0x3c19ac>
    b644:			; <UNDEFINED> instruction: 0xf1bad0e5
    b648:	mvnle	r0, r0, lsl #30
    b64c:			; <UNDEFINED> instruction: 0xe7eb4692
    b650:	stmdbcs	r1, {r0, r2, r8, fp, ip, sp}
    b654:	stmdami	r8, {r1, r4, r6, r7, fp, ip, lr, pc}^
    b658:	vabdl.s8	q9, d0, d18
    b65c:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
    b660:			; <UNDEFINED> instruction: 0xf8a8f024
    b664:	andcs	lr, r1, r5, lsl r0
    b668:			; <UNDEFINED> instruction: 0xf7f79203
    b66c:			; <UNDEFINED> instruction: 0xf7f7ef78
    b670:			; <UNDEFINED> instruction: 0x4638ee1a
    b674:	stmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b678:	stmdals	r2, {r0, r9, sl, lr}
    b67c:			; <UNDEFINED> instruction: 0xf89af024
    b680:	bcs	3b1e94 <ftello64@plt+0x3ae318>
    b684:			; <UNDEFINED> instruction: 0x2122d023
    b688:	smlabtcs	r0, r0, r2, pc	; <UNPREDICTABLE>
    b68c:	svclt	0x00182a03
    b690:	stmdals	r9, {r0, r1, r2, r3, r9, sl, lr}
    b694:	blx	ff7476da <ftello64@plt+0xff743b5e>
    b698:			; <UNDEFINED> instruction: 0xf0044650
    b69c:	strtmi	pc, [r9], -fp, lsl #20
    b6a0:			; <UNDEFINED> instruction: 0xf7fb4620
    b6a4:	bls	3ca348 <ftello64@plt+0x3c67cc>
    b6a8:			; <UNDEFINED> instruction: 0x4620bb12
    b6ac:	ldc	7, cr15, [lr, #988]	; 0x3dc
    b6b0:	blmi	b1df80 <ftello64@plt+0xb1a404>
    b6b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b6b8:	blls	465728 <ftello64@plt+0x461bac>
    b6bc:	qdaddle	r4, sl, r9
    b6c0:	andslt	r4, r3, r8, lsr r6
    b6c4:	svchi	0x00f0e8bd
    b6c8:			; <UNDEFINED> instruction: 0xf0249808
    b6cc:	strtmi	pc, [r9], -r1, asr #16
    b6d0:			; <UNDEFINED> instruction: 0xf7fb4620
    b6d4:	movwcs	pc, #2831	; 0xb0f	; <UNPREDICTABLE>
    b6d8:	movwcc	lr, #2500	; 0x9c4
    b6dc:	blls	20548c <ftello64@plt+0x201910>
    b6e0:	addsmi	r3, lr, #1048576	; 0x100000
    b6e4:	stmvs	r3, {r1, r8, r9, sl, fp, ip, sp, pc}
    b6e8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    b6ec:	ldr	r6, [r6, r3, lsl #1]
    b6f0:	andcs	r4, r0, r9, lsr #12
    b6f4:	blx	fffc96e8 <ftello64@plt+0xfffc5b6c>
    b6f8:	ldmvs	r3, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b6fc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    b700:			; <UNDEFINED> instruction: 0xe78c6093
    b704:			; <UNDEFINED> instruction: 0xf00f9809
    b708:			; <UNDEFINED> instruction: 0xf1bafba3
    b70c:	sbcle	r0, r3, r0, lsl #30
    b710:	strcs	r9, [r0, -r4, lsl #22]
    b714:			; <UNDEFINED> instruction: 0xf8c34a1a
    b718:	blls	173720 <ftello64@plt+0x16fba4>
    b71c:	stmvs	sl, {r0, r3, r4, r7, fp, ip, lr}
    b720:	addvs	r3, sl, r1, lsl #4
    b724:	ldmdami	r7, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b728:	vabdl.s8	q9, d0, d18
    b72c:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
    b730:			; <UNDEFINED> instruction: 0xf840f024
    b734:			; <UNDEFINED> instruction: 0xf7f7e7ad
    b738:	smclt	36602	; 0x8efa
    b73c:			; <UNDEFINED> instruction: 0xf043b283
    b740:	str	r7, [r6, r0, lsl #14]!
    b744:	svc	0x0072f7f7
    b748:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b74c:	vshr.s64	d29, d16, #64
    b750:	str	r2, [sp, r0, lsl #14]!
    b754:	stc	7, cr15, [r6, #988]	; 0x3dc
    b758:			; <UNDEFINED> instruction: 0xf00f9809
    b75c:			; <UNDEFINED> instruction: 0xe7d7fb79
    b760:	andeq	r9, r4, sl, asr #12
    b764:	andeq	r0, r0, r8, lsl #8
    b768:	andeq	r9, r4, lr, lsr #12
    b76c:	andeq	pc, r2, sl, ror r3	; <UNPREDICTABLE>
    b770:	andeq	pc, r2, r4, asr #5
    b774:	muleq	r2, r6, r2
    b778:	andeq	pc, r2, r6, lsl #5
    b77c:	andeq	r9, r4, ip, ror #9
    b780:	andeq	r0, r0, r8, lsr #8
    b784:	andeq	pc, r2, r6, ror #2
    b788:	blmi	d5e060 <ftello64@plt+0xd5a4e4>
    b78c:	push	{r1, r3, r4, r5, r6, sl, lr}
    b790:	strdlt	r4, [r3], r0
    b794:	strcs	r5, [r0], #-2259	; 0xfffff72d
    b798:	strmi	r4, [r5], -r8, lsl #13
    b79c:	movwls	r6, #6171	; 0x181b
    b7a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b7a4:			; <UNDEFINED> instruction: 0xf029600c
    b7a8:			; <UNDEFINED> instruction: 0xf8dffa23
    b7ac:	strls	r9, [r0], #-184	; 0xffffff48
    b7b0:	ldrbtmi	r4, [r9], #1646	; 0x66e
    b7b4:	andcs	r4, r0, #7340032	; 0x700000
    b7b8:			; <UNDEFINED> instruction: 0x46284631
    b7bc:	blx	1c77d4 <ftello64@plt+0x1c3c58>
    b7c0:	stmdavs	r1, {r5, r7, r8, r9, ip, sp, pc}^
    b7c4:	blcc	a57f8 <ftello64@plt+0xa1c7c>
    b7c8:	ldmle	r4!, {r0, r1, r2, r3, r8, r9, fp, sp}^
    b7cc:			; <UNDEFINED> instruction: 0xf852a202
    b7d0:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    b7d4:	svclt	0x00004710
    b7d8:	andeq	r0, r0, r1, asr #32
    b7dc:			; <UNDEFINED> instruction: 0xffffffdf
    b7e0:			; <UNDEFINED> instruction: 0xffffffdf
    b7e4:			; <UNDEFINED> instruction: 0xffffffdf
    b7e8:	andeq	r0, r0, r1, asr #32
    b7ec:			; <UNDEFINED> instruction: 0xffffffdf
    b7f0:			; <UNDEFINED> instruction: 0xffffffdf
    b7f4:			; <UNDEFINED> instruction: 0xffffffdf
    b7f8:			; <UNDEFINED> instruction: 0xffffffdf
    b7fc:			; <UNDEFINED> instruction: 0xffffffdf
    b800:	andeq	r0, r0, r1, asr #32
    b804:	andeq	r0, r0, r1, asr #32
    b808:	andeq	r0, r0, r1, asr #32
    b80c:			; <UNDEFINED> instruction: 0xffffffdf
    b810:			; <UNDEFINED> instruction: 0xffffffdf
    b814:	andeq	r0, r0, r1, asr #32
    b818:			; <UNDEFINED> instruction: 0xf7f94638
    b81c:	strmi	pc, [r4], -fp, asr #26
    b820:	sbcle	r2, r8, r0, lsl #16
    b824:			; <UNDEFINED> instruction: 0xf0294638
    b828:	and	pc, r8, r5, lsl r9	; <UNPREDICTABLE>
    b82c:	strmi	r4, [r4], -lr, lsl #22
    b830:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b834:	movwcc	r6, #6419	; 0x1913
    b838:			; <UNDEFINED> instruction: 0xf8c86113
    b83c:	bmi	2e7844 <ftello64@plt+0x2e3cc8>
    b840:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    b844:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b848:	subsmi	r9, sl, r1, lsl #22
    b84c:	strtmi	sp, [r0], -r3, lsl #2
    b850:	pop	{r0, r1, ip, sp, pc}
    b854:			; <UNDEFINED> instruction: 0xf7f783f0
    b858:	svclt	0x0000ed06
    b85c:	andeq	r9, r4, r4, lsl r4
    b860:	andeq	r0, r0, r8, lsl #8
    b864:	andeq	r9, r4, lr, ror #7
    b868:	andeq	r0, r0, r8, lsr #8
    b86c:	andeq	r9, r4, lr, asr r3
    b870:			; <UNDEFINED> instruction: 0x4606b570
    b874:	vmulne.f32	s13, s10, s8
    b878:	movwcs	sp, #50202	; 0xc41a
    b87c:	streq	pc, [r4], #-2819	; 0xfffff4fd
    b880:	blcs	c38b4 <ftello64@plt+0xbfd38>
    b884:	andeq	pc, r0, #79	; 0x4f
    b888:	tstle	r2, r1, lsl r6
    b88c:			; <UNDEFINED> instruction: 0xf01c6d20
    b890:	stccc	8, cr15, [r1, #-4]
    b894:	stclne	12, cr3, [fp], #-48	; 0xffffffd0
    b898:	stclvs	0, cr13, [r3], #40	; 0x28
    b89c:	mvnsle	r2, r1, lsl #22
    b8a0:	stccc	13, cr6, [r1, #-128]	; 0xffffff80
    b8a4:	stfccs	f2, [ip], {-0}
    b8a8:			; <UNDEFINED> instruction: 0xf9baf002
    b8ac:	mvnsle	r1, fp, ror #24
    b8b0:	eorsvs	r2, r3, r0, lsl #6
    b8b4:	svclt	0x0000bd70
    b8b8:	mvnsmi	lr, sp, lsr #18
    b8bc:	blmi	69e928 <ftello64@plt+0x69adac>
    b8c0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    b8c4:			; <UNDEFINED> instruction: 0x065b689b
    b8c8:	blmi	64096c <ftello64@plt+0x63cdf0>
    b8cc:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    b8d0:	ldrdcc	pc, [r0], -r8
    b8d4:	ldfmid	f3, [r6, #-1004]	; 0xfffffc14
    b8d8:	ldrbtmi	r2, [sp], #-1792	; 0xfffff900
    b8dc:	strvs	pc, [r0], r5, lsl #10
    b8e0:	svcmi	0x0004f855
    b8e4:	strtmi	fp, [r0], -ip, lsr #2
    b8e8:			; <UNDEFINED> instruction: 0xf7f76824
    b8ec:	stccs	12, cr14, [r0], {128}	; 0x80
    b8f0:	adcsmi	sp, r5, #1073741886	; 0x4000003e
    b8f4:	mvnsle	r6, pc, lsr #32
    b8f8:	andcc	lr, r0, #216, 18	; 0x360000
    b8fc:			; <UNDEFINED> instruction: 0xf04f4293
    b900:	svclt	0x00880200
    b904:	andcc	pc, r4, r8, asr #17
    b908:	ldrdcc	pc, [r8], -r8
    b90c:	andcs	pc, r0, r8, asr #17
    b910:			; <UNDEFINED> instruction: 0xf8c83301
    b914:	pop	{r3, ip, sp}
    b918:	stmdami	r6, {r4, r5, r6, r7, r8, pc}
    b91c:			; <UNDEFINED> instruction: 0xf0234478
    b920:	ldrb	pc, [r2, r1, ror #31]	; <UNPREDICTABLE>
    b924:	andeq	r9, r4, r0, ror #5
    b928:	andeq	r0, r0, r4, asr r4
    b92c:	andeq	r0, r0, r4, lsl #8
    b930:	andeq	r9, r4, sl, lsl #19
    b934:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
    b938:	blmi	1b1e2ec <ftello64@plt+0x1b1a770>
    b93c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    b940:	addslt	fp, ip, r0, lsl r5
    b944:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b948:			; <UNDEFINED> instruction: 0xf04f931b
    b94c:	cdpne	3, 4, cr0, cr11, cr0, {0}
    b950:	vpadd.i8	d2, d0, d1
    b954:	ldm	pc, {r0, r1, r6, r7, pc}^	; <UNPREDICTABLE>
    b958:	cdpne	0, 1, cr15, cr8, cr3, {0}
    b95c:	ldrtcc	r2, [r0], -r4, lsr #20
    b960:	ldrbvs	r4, [r4, #-2108]	; 0xfffff7c4
    b964:			; <UNDEFINED> instruction: 0x968d8776
    b968:	stmibeq	ip!, {r1, r2, r5, r7, r8, r9, sl, fp, ip, pc}
    b96c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    b970:			; <UNDEFINED> instruction: 0xf852f028
    b974:	blmi	175e2f8 <ftello64@plt+0x175a77c>
    b978:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b97c:	blls	6e59ec <ftello64@plt+0x6e1e70>
    b980:			; <UNDEFINED> instruction: 0xf040405a
    b984:	andslt	r8, ip, r9, lsr #1
    b988:	stmdbvs	r1, {r4, r8, sl, fp, ip, sp, pc}^
    b98c:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    b990:			; <UNDEFINED> instruction: 0xf842f028
    b994:	stmdbvs	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b998:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    b99c:			; <UNDEFINED> instruction: 0xf83cf028
    b9a0:	stmdbvs	r1, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b9a4:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    b9a8:			; <UNDEFINED> instruction: 0xf836f028
    b9ac:	stmdbvs	r1, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b9b0:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    b9b4:			; <UNDEFINED> instruction: 0xf830f028
    b9b8:	stmdbvs	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    b9bc:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    b9c0:			; <UNDEFINED> instruction: 0xf82af028
    b9c4:	stmdbvs	r1, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    b9c8:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    b9cc:			; <UNDEFINED> instruction: 0xf824f028
    b9d0:	bge	3c5918 <ftello64@plt+0x3c1d9c>
    b9d4:	tstcs	r2, r3, lsr r3
    b9d8:			; <UNDEFINED> instruction: 0xf00d3014
    b9dc:			; <UNDEFINED> instruction: 0x4601fcbd
    b9e0:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    b9e4:			; <UNDEFINED> instruction: 0xf818f028
    b9e8:	bge	3c5900 <ftello64@plt+0x3c1d84>
    b9ec:	tstcs	r3, r3, lsr r3
    b9f0:			; <UNDEFINED> instruction: 0xf00d3014
    b9f4:			; <UNDEFINED> instruction: 0x4601fcb1
    b9f8:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    b9fc:			; <UNDEFINED> instruction: 0xf80cf028
    ba00:	stcge	7, cr14, [r3], {184}	; 0xb8
    ba04:	andscc	r2, r4, r0, lsl r1
    ba08:			; <UNDEFINED> instruction: 0xf0274622
    ba0c:	stmdbge	lr, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    ba10:	eorscs	r4, r3, #32, 12	; 0x2000000
    ba14:			; <UNDEFINED> instruction: 0xf87ef00e
    ba18:	ldmdami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    ba1c:			; <UNDEFINED> instruction: 0xf0274478
    ba20:			; <UNDEFINED> instruction: 0xe7a7fffb
    ba24:	tstcs	r4, r3, lsl #24
    ba28:			; <UNDEFINED> instruction: 0x46223014
    ba2c:			; <UNDEFINED> instruction: 0xf962f027
    ba30:	strtmi	sl, [r0], -lr, lsl #18
    ba34:			; <UNDEFINED> instruction: 0xf00e2233
    ba38:	strmi	pc, [r1], -sp, ror #16
    ba3c:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    ba40:			; <UNDEFINED> instruction: 0xffeaf027
    ba44:	stcge	7, cr14, [r3], {150}	; 0x96
    ba48:	andscc	r2, r4, r4, lsl r1
    ba4c:			; <UNDEFINED> instruction: 0xf0274622
    ba50:	stmdbge	lr, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    ba54:	eorscs	r4, r3, #32, 12	; 0x2000000
    ba58:			; <UNDEFINED> instruction: 0xf85cf00e
    ba5c:	ldmdami	r0!, {r0, r9, sl, lr}
    ba60:			; <UNDEFINED> instruction: 0xf0274478
    ba64:			; <UNDEFINED> instruction: 0xe785ffd9
    ba68:	stmdami	lr!, {r0, r6, r8, fp, sp, lr}
    ba6c:			; <UNDEFINED> instruction: 0xf0274478
    ba70:			; <UNDEFINED> instruction: 0xe77fffd3
    ba74:	ldrdcs	lr, [r3, -r0]
    ba78:	eorle	r1, r6, r8, asr #24
    ba7c:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    ba80:			; <UNDEFINED> instruction: 0xffcaf027
    ba84:	ldmib	r0, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    ba88:	stfnee	f2, [fp], {3}
    ba8c:	stmdami	r7!, {r1, r2, r4, ip, lr, pc}
    ba90:			; <UNDEFINED> instruction: 0xf0274478
    ba94:	strb	pc, [sp, -r1, asr #31]!	; <UNPREDICTABLE>
    ba98:	tsteq	r4, r0, lsl #2	; <UNPREDICTABLE>
    ba9c:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    baa0:			; <UNDEFINED> instruction: 0xffbaf027
    baa4:	stmdbvs	r1, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    baa8:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    baac:			; <UNDEFINED> instruction: 0xffb4f027
    bab0:	stmdami	r1!, {r5, r6, r8, r9, sl, sp, lr, pc}
    bab4:			; <UNDEFINED> instruction: 0xf0274478
    bab8:	ldrb	pc, [fp, -pc, lsr #31]	; <UNPREDICTABLE>
    babc:	andls	r4, r1, #16, 12	; 0x1000000
    bac0:	stc	7, cr15, [lr, #988]	; 0x3dc
    bac4:	strmi	r9, [r1], -r1, lsl #20
    bac8:	ldrmi	lr, [r0], -r1, ror #15
    bacc:			; <UNDEFINED> instruction: 0xf7f79201
    bad0:	bls	870f8 <ftello64@plt+0x8357c>
    bad4:	ldrb	r4, [r1, r1, lsl #12]
    bad8:	bl	ff149abc <ftello64@plt+0xff145f40>
    badc:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    bae0:			; <UNDEFINED> instruction: 0xff9af027
    bae4:	svclt	0x0000e746
    bae8:	andeq	r9, r4, r4, ror #4
    baec:	andeq	r0, r0, r8, lsl #8
    baf0:	andeq	pc, r2, lr, asr #1
    baf4:	andeq	r9, r4, r8, lsr #4
    baf8:	andeq	lr, r2, r2, asr #31
    bafc:	andeq	lr, r2, r2, asr #31
    bb00:	andeq	lr, r2, r6, asr #31
    bb04:	andeq	lr, r2, r6, asr #31
    bb08:	andeq	lr, r2, sl, asr #31
    bb0c:	andeq	lr, r2, lr, asr #31
    bb10:	andeq	lr, r2, r2, asr #31
    bb14:			; <UNDEFINED> instruction: 0x0002efba
    bb18:	andeq	lr, r2, r8, lsr #31
    bb1c:	muleq	r2, r2, pc	; <UNPREDICTABLE>
    bb20:	andeq	lr, r2, ip, ror pc
    bb24:	andeq	lr, r2, ip, ror pc
    bb28:	andeq	lr, r2, sl, ror pc
    bb2c:	andeq	lr, r2, ip, ror pc
    bb30:	andeq	lr, r2, sl, lsl #31
    bb34:	andeq	lr, r2, lr, ror #30
    bb38:	andeq	lr, r2, r0, lsl #31
    bb3c:	andeq	lr, r2, r6, ror #30
    bb40:	svcmi	0x00f0e92d
    bb44:	andeq	pc, r8, #1
    bb48:	blhi	c7004 <ftello64@plt+0xc3488>
    bb4c:	fldmiaxmi	sl!, {d20-d143}	;@ Deprecated
    bb50:	mcr	4, 0, r4, cr8, cr11, {3}
    bb54:	addlt	r0, fp, r0, lsl sl
    bb58:			; <UNDEFINED> instruction: 0xf8d3447c
    bb5c:	tstls	r4, r4, lsl #8
    bb60:	andls	r4, r5, #4030464	; 0x3d8000
    bb64:	stmdapl	r1!, {r1, r3, r4, r8, r9, lr}^
    bb68:	movwcs	fp, #7948	; 0x1f0c
    bb6c:	strmi	r2, [r4], -r0, lsl #6
    bb70:	tstls	r9, r9, lsl #16
    bb74:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    bb78:			; <UNDEFINED> instruction: 0xf7f79300
    bb7c:	stmdacs	fp, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    bb80:	addshi	pc, r4, r0, asr #4
    bb84:	andcs	r4, fp, #3899392	; 0x3b8000
    bb88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bb8c:	svc	0x009ef7f7
    bb90:			; <UNDEFINED> instruction: 0xf0402800
    bb94:	strcc	r8, [fp], #-140	; 0xffffff74
    bb98:	stmdavc	r3!, {r0, r8, sl, sp}
    bb9c:			; <UNDEFINED> instruction: 0xf0002b2f
    bba0:			; <UNDEFINED> instruction: 0x212f8127
    bba4:			; <UNDEFINED> instruction: 0xf7f74620
    bba8:	strmi	lr, [r6], -lr, lsr #26
    bbac:			; <UNDEFINED> instruction: 0xf0002800
    bbb0:	strtmi	r8, [r0], -fp, lsl #3
    bbb4:			; <UNDEFINED> instruction: 0xf01f2100
    bbb8:			; <UNDEFINED> instruction: 0x4606ff77
    bbbc:			; <UNDEFINED> instruction: 0xf0402d00
    bbc0:	blmi	ff82bfcc <ftello64@plt+0xff828450>
    bbc4:	beq	848000 <ftello64@plt+0x844484>
    bbc8:	cmnlt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    bbcc:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    bbd0:			; <UNDEFINED> instruction: 0xf8df447b
    bbd4:	ldrbtmi	r8, [fp], #888	; 0x378
    bbd8:	bcc	fe447400 <ftello64@plt+0xfe443884>
    bbdc:	ldrbtmi	r9, [r8], #2820	; 0xb04
    bbe0:	addeq	pc, r0, #201326595	; 0xc000003
    bbe4:	vsubl.u8	<illegal reg q12.5>, d3, d2
    bbe8:	strtmi	r1, [fp], -r0, lsl #4
    bbec:			; <UNDEFINED> instruction: 0x46304615
    bbf0:	streq	pc, [r1, -r3, lsl #1]
    bbf4:	ldcl	7, cr15, [r4], #988	; 0x3dc
    bbf8:			; <UNDEFINED> instruction: 0x46494652
    bbfc:	ldrtmi	r4, [r0], -r4, lsl #12
    bc00:	blx	1dc9c04 <ftello64@plt+0x1dc6088>
    bc04:	blcs	32828 <ftello64@plt+0x2ecac>
    bc08:	rscshi	pc, pc, r0, asr #32
    bc0c:	andls	r4, r1, sp, lsr r2
    bc10:	addshi	pc, pc, r0
    bc14:			; <UNDEFINED> instruction: 0xf2002c04
    bc18:	bls	2be64 <ftello64@plt+0x282e8>
    bc1c:	ldrtmi	r2, [r0], -r1, lsl #2
    bc20:	blx	ff4c9c24 <ftello64@plt+0xff4c60a8>
    bc24:	stmdacs	r0, {r2, r9, sl, lr}
    bc28:	strmi	sp, [r1], -r2, ror #2
    bc2c:	ldrtmi	sl, [r0], -r8, lsl #20
    bc30:	ldc2l	0, cr15, [r2, #-108]	; 0xffffff94
    bc34:	stmdacs	r0, {r2, r9, sl, lr}
    bc38:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    bc3c:	ldrbtmi	r4, [sl], #-2756	; 0xfffff53c
    bc40:	strcc	pc, [r8], #-2258	; 0xfffff72e
    bc44:	vqrdmulh.s<illegal width 8>	d2, d0, d23
    bc48:	stmdals	r8, {r0, r5, r6, r8, pc}
    bc4c:	cfstr64mi	mvdx2, [r1], {0}
    bc50:	ldrbtmi	r9, [ip], #-2308	; 0xfffff6fc
    bc54:	svclt	0x00480789
    bc58:	streq	pc, [ip], #-2242	; 0xfffff73e
    bc5c:	strtmi	r2, [r9], -ip, lsl #4
    bc60:	movwmi	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    bc64:			; <UNDEFINED> instruction: 0xf8c32202
    bc68:			; <UNDEFINED> instruction: 0xf8c30418
    bc6c:			; <UNDEFINED> instruction: 0xf8c32410
    bc70:			; <UNDEFINED> instruction: 0xf01b5414
    bc74:	strmi	pc, [r4], -r1, lsl #27
    bc78:			; <UNDEFINED> instruction: 0x462ab150
    bc7c:			; <UNDEFINED> instruction: 0xf01b2101
    bc80:	strmi	pc, [r5], -r9, lsl #28
    bc84:			; <UNDEFINED> instruction: 0xf0002800
    bc88:	strtmi	r8, [r0], -sl, asr #2
    bc8c:	ldc2l	0, cr15, [r8, #-108]!	; 0xffffff94
    bc90:	ldrbtmi	r4, [sl], #-2737	; 0xfffff54f
    bc94:	strcc	pc, [r8], #-2258	; 0xfffff72e
    bc98:			; <UNDEFINED> instruction: 0xf8c23301
    bc9c:	blmi	febd8cc4 <ftello64@plt+0xfebd5148>
    bca0:	strcs	r2, [r0], #-513	; 0xfffffdff
    bca4:			; <UNDEFINED> instruction: 0xf8c3447b
    bca8:	eors	r2, r5, r4, lsl #8
    bcac:	stmibmi	ip!, {r0, r1, r3, r8, ip, lr, pc}
    bcb0:	cdp	2, 1, cr2, cr8, cr10, {0}
    bcb4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    bcb8:	bmi	447520 <ftello64@plt+0x4439a4>
    bcbc:	svc	0x0006f7f7
    bcc0:			; <UNDEFINED> instruction: 0xf0002800
    bcc4:	cdp	0, 1, cr8, cr8, cr15, {4}
    bcc8:	teqcs	sl, r0, lsl sl
    bccc:	ldc	7, cr15, [sl], {247}	; 0xf7
    bcd0:	bmi	447538 <ftello64@plt+0x4439bc>
    bcd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bcd8:	svcge	0x005ff43f
    bcdc:	strcs	r4, [r1], #-2209	; 0xfffff75f
    bce0:	bne	447548 <ftello64@plt+0x4439cc>
    bce4:	strcs	pc, [r0], #-704	; 0xfffffd40
    bce8:			; <UNDEFINED> instruction: 0x26004478
    bcec:	stc2l	0, cr15, [r2, #-140]!	; 0xffffff74
    bcf0:	andcs	r4, r5, #2572288	; 0x274000
    bcf4:	ldrbtmi	r2, [r9], #-0
    bcf8:	b	fe749cdc <ftello64@plt+0xfe746160>
    bcfc:	strtmi	r4, [r0], -r5, lsl #12
    bd00:	mcr	7, 1, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    bd04:			; <UNDEFINED> instruction: 0x46024631
    bd08:			; <UNDEFINED> instruction: 0xf0234628
    bd0c:	ldmmi	r7, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    bd10:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    bd14:	ldc2l	0, cr15, [sl, #-76]!	; 0xffffffb4
    bd18:			; <UNDEFINED> instruction: 0xf7f74630
    bd1c:	bmi	fe5466c4 <ftello64@plt+0xfe542b48>
    bd20:	ldrbtmi	r4, [sl], #-2950	; 0xfffff47a
    bd24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd28:	subsmi	r9, sl, r9, lsl #22
    bd2c:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    bd30:	andlt	r4, fp, r0, lsr #12
    bd34:	blhi	c7030 <ftello64@plt+0xc34b4>
    bd38:	svchi	0x00f0e8bd
    bd3c:	cdp	15, 1, cr1, cr8, cr3, {1}
    bd40:	ldrtmi	r1, [r3], #-2704	; 0xfffff570
    bd44:	ldrmi	r9, [r8], -r3, lsl #6
    bd48:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd4c:	bls	72960 <ftello64@plt+0x6ede4>
    bd50:	blls	b84f8 <ftello64@plt+0xb497c>
    bd54:			; <UNDEFINED> instruction: 0xf43f423b
    bd58:	blls	37ae0 <ftello64@plt+0x33f64>
    bd5c:	svclt	0x00942c04
    bd60:			; <UNDEFINED> instruction: 0xf0032300
    bd64:	blcs	c970 <ftello64@plt+0x8df4>
    bd68:	svcge	0x0057f43f
    bd6c:	ldrbmi	r1, [r9], -r7, lsr #30
    bd70:			; <UNDEFINED> instruction: 0x462019f4
    bd74:	stmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd78:			; <UNDEFINED> instruction: 0xf47f2800
    bd7c:			; <UNDEFINED> instruction: 0xf8d8af4e
    bd80:	movwcs	r0, #4096	; 0x1000
    bd84:	mulcs	r4, r8, r8
    bd88:	strdvc	r5, [r2, -r0]!
    bd8c:	ldclmi	7, cr14, [r9], #-188	; 0xffffff44
    bd90:			; <UNDEFINED> instruction: 0x46494615
    bd94:	ldrbtmi	r4, [ip], #-1618	; 0xfffff9ae
    bd98:	stmdavs	r0!, {r0, r8, r9, ip, pc}
    bd9c:	andsvs	r7, r8, r4, lsr #18
    bda0:	tstvc	ip, r0, lsr r6
    bda4:			; <UNDEFINED> instruction: 0xf9a4f7ff
    bda8:	blls	725cc <ftello64@plt+0x6ea50>
    bdac:	stmdacs	r2, {r1, r5, r8, ip, sp, pc}
    bdb0:	adcshi	pc, r0, r0
    bdb4:	subsle	r2, r8, r1, lsl #16
    bdb8:	ldrbtmi	r4, [sl], #-2671	; 0xfffff591
    bdbc:	ldmdbvc	r2, {r4, fp, sp, lr}
    bdc0:	tstvc	sl, r8, lsl r0
    bdc4:	subsle	r2, r0, r1, lsl #26
    bdc8:			; <UNDEFINED> instruction: 0xf43f2d02
    bdcc:	cdp	15, 1, cr10, cr8, cr6, {1}
    bdd0:	orrslt	r1, r5, r0, lsl sl
    bdd4:	strcs	r4, [r1], #-2153	; 0xfffff797
    bdd8:	strcs	pc, [r0], #-704	; 0xfffffd40
    bddc:			; <UNDEFINED> instruction: 0xf0234478
    bde0:	str	pc, [r5, r9, ror #25]
    bde4:	strcc	r7, [sl], #-2723	; 0xfffff55d
    bde8:	blcs	bd51f8 <ftello64@plt+0xbd167c>
    bdec:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {3}
    bdf0:			; <UNDEFINED> instruction: 0xf7f74620
    bdf4:			; <UNDEFINED> instruction: 0x4606ecde
    bdf8:	stmdami	r1!, {r5, r6, r7, r9, sl, sp, lr, pc}^
    bdfc:	vaddhn.i16	d18, q0, <illegal reg q0.5>
    be00:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    be04:	ldc2l	0, cr15, [r6], {35}	; 0x23
    be08:	blls	c5bd8 <ftello64@plt+0xc205c>
    be0c:	eorsmi	r4, fp, #5242880	; 0x500000
    be10:			; <UNDEFINED> instruction: 0xf1a0d0d8
    be14:	stccs	3, cr0, [r4], {1}
    be18:			; <UNDEFINED> instruction: 0xf383fab3
    be1c:	cmpne	r3, #323584	; 0x4f000
    be20:	movwcs	fp, #3992	; 0xf98
    be24:	sbcle	r2, sp, r0, lsl #22
    be28:	ldmdbmi	r6, {r2, sl, fp, ip, sp}^
    be2c:	ldrbtmi	r1, [r9], #-2357	; 0xfffff6cb
    be30:			; <UNDEFINED> instruction: 0xf7f74628
    be34:	stmiblt	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}^
    be38:			; <UNDEFINED> instruction: 0x46524b53
    be3c:	ldrbtmi	r4, [fp], #-1609	; 0xfffff9b7
    be40:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    be44:			; <UNDEFINED> instruction: 0x46305130
    be48:			; <UNDEFINED> instruction: 0xf7ff712b
    be4c:	stmdacs	r2, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    be50:	blls	20026c <ftello64@plt+0x1fc6f0>
    be54:	blls	2382c8 <ftello64@plt+0x23474c>
    be58:			; <UNDEFINED> instruction: 0xf47f2b00
    be5c:	blmi	12f79dc <ftello64@plt+0x12f3e60>
    be60:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    be64:	eorvs	r7, r8, fp, lsl r9
    be68:	bls	2831c <ftello64@plt+0x247a0>
    be6c:	ldrtmi	r2, [r0], -r0, lsl #2
    be70:			; <UNDEFINED> instruction: 0xf9aaf7ff
    be74:	stmdacs	r0, {r2, r9, sl, lr}
    be78:	svcge	0x003af47f
    be7c:	bge	232a98 <ftello64@plt+0x22ef1c>
    be80:	mrcne	6, 0, r4, cr9, cr0, {1}
    be84:	tstcs	r1, r8, lsl pc
    be88:	ldc2l	0, cr15, [r4, #4]!
    be8c:	bmi	1038d14 <ftello64@plt+0x1035198>
    be90:			; <UNDEFINED> instruction: 0xf8d2447a
    be94:	blcs	9d8ebc <ftello64@plt+0x9d5340>
    be98:	stmdbls	r8, {r3, r4, r5, sl, fp, ip, lr, pc}
    be9c:	stmdals	r4, {r2, r3, r8, sl, sp}
    bea0:	svclt	0x00480784
    bea4:	strne	pc, [ip], #-2242	; 0xfffff73e
    bea8:	vmovne	r4, ip, s21, s22
    beac:	ldrbtmi	r2, [sl], #-1
    beb0:	movwcs	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
    beb4:	strmi	pc, [r8], #-2242	; 0xfffff73e
    beb8:			; <UNDEFINED> instruction: 0xf8c32200
    bebc:			; <UNDEFINED> instruction: 0xf8c31418
    bec0:			; <UNDEFINED> instruction: 0xf8c30410
    bec4:	usat	r2, #10, r4, lsl #8
    bec8:	stc2l	0, cr15, [r6, #-144]!	; 0xffffff70
    becc:			; <UNDEFINED> instruction: 0x46214632
    bed0:	stc2l	0, cr15, [sl, #124]!	; 0x7c
    bed4:	ldrbt	r4, [r1], -r6, lsl #12
    bed8:	vhsub.s8	d27, d24, d2
    bedc:	addsmi	r0, sl, #-1946157056	; 0x8c000000
    bee0:	svcge	0x0006f47f
    bee4:	ldreq	r9, [fp, r4, lsl #22]
    bee8:	svcge	0x0002f57f
    beec:	bls	21eb9c <ftello64@plt+0x21b020>
    bef0:			; <UNDEFINED> instruction: 0xf8c3447b
    bef4:	ldrbt	r2, [fp], ip, lsl #8
    bef8:	ldreq	r9, [r8, r4, lsl #22]
    befc:	mcrge	5, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    bf00:	bls	21eba0 <ftello64@plt+0x21b024>
    bf04:			; <UNDEFINED> instruction: 0xf8c3447b
    bf08:	strb	r2, [r8], ip, lsl #8
    bf0c:	vaddhn.i16	d18, q0, <illegal reg q8.5>
    bf10:	strbt	r2, [sp], r0, lsl #8
    bf14:	bcs	3273c <ftello64@plt+0x2ebc0>
    bf18:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
    bf1c:	strtmi	lr, [r0], -ip, asr #14
    bf20:			; <UNDEFINED> instruction: 0xf966f01e
    bf24:	strtmi	r4, [r9], -sl, lsr #12
    bf28:			; <UNDEFINED> instruction: 0xf01b4620
    bf2c:			; <UNDEFINED> instruction: 0xe6acfcb3
    bf30:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf34:	andeq	r9, r4, r4, lsl r7
    bf38:	andeq	r9, r4, r8, asr #32
    bf3c:	andeq	r0, r0, r8, lsl #8
    bf40:	ldrdeq	lr, [r2], -r2
    bf44:	andeq	lr, r2, ip, asr #29
    bf48:			; <UNDEFINED> instruction: 0x0002eebe
    bf4c:			; <UNDEFINED> instruction: 0x0002eebe
    bf50:	andeq	r9, r4, r6, lsr #12
    bf54:	andeq	r9, r4, r2, lsl r6
    bf58:	ldrdeq	r9, [r4], -r2
    bf5c:	andeq	r9, r4, r0, asr #11
    bf60:			; <UNDEFINED> instruction: 0x0002edb2
    bf64:	andeq	lr, r2, ip, lsl #27
    bf68:	strdeq	lr, [r2], -sl
    bf6c:	strdeq	lr, [r2], -sl
    bf70:	andeq	r8, r4, lr, ror lr
    bf74:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
    bf78:	andeq	lr, r2, r2, ror #25
    bf7c:	andeq	lr, r2, ip, ror #25
    bf80:	andeq	lr, r2, r2, lsr #25
    bf84:	andeq	lr, r2, r6, ror #24
    bf88:	andeq	lr, r2, lr, asr ip
    bf8c:	andeq	lr, r2, r4, lsr ip
    bf90:	ldrdeq	r9, [r4], -r4
    bf94:			; <UNDEFINED> instruction: 0x000493b6
    bf98:	andeq	r9, r4, r4, ror r3
    bf9c:	andeq	r9, r4, r0, ror #6
    bfa0:	addlt	fp, r2, r0, ror r5
    bfa4:	blmi	5df404 <ftello64@plt+0x5db888>
    bfa8:	ldmdami	r7, {r0, r2, r3, r4, r5, r6, sl, lr}
    bfac:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    bfb0:	ldmib	r4, {r1, r2, r5, r6, r7, fp, sp, lr}^
    bfb4:	stmdavs	r1!, {r0, r8, r9, sp}
    bfb8:			; <UNDEFINED> instruction: 0xf0239600
    bfbc:	stmibvs	r6!, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    bfc0:	ldmib	r4, {r1, r4, fp, lr}^
    bfc4:	stmdbvs	r1!, {r0, r2, r8, r9, sp}
    bfc8:			; <UNDEFINED> instruction: 0x96004478
    bfcc:	blx	ff048062 <ftello64@plt+0xff0444e6>
    bfd0:	andne	lr, r8, #212, 18	; 0x350000
    bfd4:	blvs	9a6b68 <ftello64@plt+0x9a2fec>
    bfd8:	stmdami	sp, {r2, r5, r7, r9, fp, sp, lr}
    bfdc:	strmi	lr, [r0], -sp, asr #19
    bfe0:			; <UNDEFINED> instruction: 0xf0234478
    bfe4:	blmi	30aec0 <ftello64@plt+0x307344>
    bfe8:	stmiapl	r9!, {r0, r1, r3, fp, lr}^
    bfec:	ldmib	r1, {r3, r4, r5, r6, sl, lr}^
    bff0:	stmdavs	r9, {r0, r8, r9, sp}
    bff4:	pop	{r1, ip, sp, pc}
    bff8:			; <UNDEFINED> instruction: 0xf0234070
    bffc:	svclt	0x0000bba9
    c000:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
    c004:	andeq	r0, r0, r8, lsr #8
    c008:	andeq	lr, r2, r6, ror fp
    c00c:	andeq	lr, r2, r8, lsl #23
    c010:	andeq	lr, r2, r0, lsr #23
    c014:	andeq	r0, r0, r4, lsl #8
    c018:	andeq	lr, r2, r8, asr #23
    c01c:	eorsle	r2, pc, r0, lsl #16
    c020:	ldrblt	r4, [r0, #-2597]!	; 0xfffff5db
    c024:			; <UNDEFINED> instruction: 0xf8d2447a
    c028:	blcs	197f0 <ftello64@plt+0x15c74>
    c02c:	stmdavs	r1, {r0, r3, r4, r5, r8, sl, fp, ip, lr, pc}
    c030:	strmi	r3, [r6], -r1, lsl #22
    c034:	ldrbcc	pc, [r0, #2242]!	; 0x8c2	; <UNPREDICTABLE>
    c038:	subvs	r2, r3, r0, lsl #6
    c03c:			; <UNDEFINED> instruction: 0xf7ffb109
    c040:	bvs	ccb0a4 <ftello64@plt+0xcc7528>
    c044:	vldrle	s4, [r7, #-0]
    c048:	strcs	r4, [r0, #-1588]	; 0xfffff9cc
    c04c:	blcs	c4078 <ftello64@plt+0xc04fc>
    c050:	stfvsp	f5, [r0, #12]!
    c054:	blx	fe5480ca <ftello64@plt+0xfe54454e>
    c058:	strcc	r6, [r1, #-2610]	; 0xfffff5ce
    c05c:	adcmi	r3, sl, #12, 8	; 0xc000000
    c060:	stcvs	13, cr13, [r3, #40]!	; 0x28
    c064:	mvnsle	r2, r1, lsl #22
    c068:	strcc	r6, [r1, #-3552]	; 0xfffff220
    c06c:	stc2	0, cr15, [r2, #4]
    c070:	strcc	r6, [ip], #-2610	; 0xfffff5ce
    c074:	lfmle	f4, 2, [r4], #680	; 0x2a8
    c078:	cfldrsvs	mvf2, [r0], #-0
    c07c:			; <UNDEFINED> instruction: 0xf02862b4
    c080:			; <UNDEFINED> instruction: 0xf04ffce9
    c084:			; <UNDEFINED> instruction: 0xf04f31ff
    c088:			; <UNDEFINED> instruction: 0xf04f32ff
    c08c:			; <UNDEFINED> instruction: 0x463033ff
    c090:	ldrbtvs	r6, [r1], #1076	; 0x434
    c094:	tstcs	r4, #3244032	; 0x318000
    c098:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c09c:	stmialt	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c0a0:	blmi	19de68 <ftello64@plt+0x19a2ec>
    c0a4:	sbcscc	pc, r5, #64, 4
    c0a8:	stmdami	r6, {r0, r2, r8, fp, lr}
    c0ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c0b0:			; <UNDEFINED> instruction: 0xf0234478
    c0b4:	svclt	0x0000fd0d
    c0b8:	andeq	r9, r4, r0, asr #4
    c0bc:	andeq	lr, r2, ip, lsr #30
    c0c0:	andeq	lr, r2, r2, ror r8
    c0c4:	andeq	lr, r2, r8, lsr fp
    c0c8:	svcmi	0x00f8e92d
    c0cc:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    c0d0:	ldrbtmi	r4, [sl], #2894	; 0xb4e
    c0d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c0d8:	ldrbeq	r6, [fp], #2203	; 0x89b
    c0dc:	addhi	pc, r4, r0, lsl #2
    c0e0:	tstvc	lr, pc, asr #8	; <UNPREDICTABLE>
    c0e4:			; <UNDEFINED> instruction: 0xf7f72001
    c0e8:	strmi	lr, [r0], r2, lsl #22
    c0ec:	rsble	r2, r4, r0, lsl #16
    c0f0:			; <UNDEFINED> instruction: 0xf04f4c47
    c0f4:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    c0f8:	ldrbtmi	r2, [ip], #-1281	; 0xfffffaff
    c0fc:	orrvs	r6, r5, r3, asr #1
    c100:	strcc	pc, [r8], #-2260	; 0xfffff72c
    c104:			; <UNDEFINED> instruction: 0xdc742b28
    c108:	svclt	0x00d82b00
    c10c:	ldcle	6, cr2, [pc, #-0]	; c114 <ftello64@plt+0x8598>
    c110:	ldrdlt	pc, [r0, -pc]
    c114:	strvs	pc, [r3], #1284	; 0x504
    c118:			; <UNDEFINED> instruction: 0xf04f2600
    c11c:	ldrbtmi	r0, [fp], #2316	; 0x90c
    c120:	stccc	8, cr15, [r8], {84}	; 0x54
    c124:	eorle	r2, r5, r1, lsl #22
    c128:	tstle	sl, r2, lsl #22
    c12c:	strhi	pc, [r6, -r9, lsl #22]
    c130:	tstcs	r0, r0, lsr #16
    c134:	ldrvs	r3, [fp, #1537]!	; 0x601
    c138:			; <UNDEFINED> instruction: 0xf01b6638
    c13c:	ldrbvs	pc, [r8, #2845]!	; 0xb1d	; <UNPREDICTABLE>
    c140:			; <UNDEFINED> instruction: 0xf8dbb318
    c144:	strtmi	r3, [sl], -r8, lsl #8
    c148:	strcc	r3, [r1, #-1036]	; 0xfffffbf4
    c14c:	sfmle	f4, 2, [r7], #588	; 0x24c
    c150:			; <UNDEFINED> instruction: 0x46404931
    c154:	ldrbtmi	r4, [r9], #-2865	; 0xfffff4cf
    c158:	eorvs	pc, r0, r8, asr #17
    c15c:	ldrbcs	pc, [r0, #2257]!	; 0x8d1	; <UNPREDICTABLE>
    c160:			; <UNDEFINED> instruction: 0xf8c13201
    c164:			; <UNDEFINED> instruction: 0xf85a25f0
    c168:	ldmdavs	r3, {r0, r1, sp}
    c16c:	andsvs	r3, r3, r1, lsl #6
    c170:	svchi	0x00f8e8bd
    c174:	strhi	pc, [r6, -r9, lsl #22]
    c178:	strcc	r6, [r1], -r0, lsr #16
    c17c:			; <UNDEFINED> instruction: 0x663865bb
    c180:	ldc2l	0, cr15, [r6], {1}
    c184:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, sp, lr}
    c188:			; <UNDEFINED> instruction: 0xf7f7d1db
    c18c:	stmdbmi	r4!, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    c190:	ldrbtmi	r4, [r9], #-2850	; 0xfffff4de
    c194:	ldrbcs	pc, [r0, #2257]!	; 0x8d1	; <UNPREDICTABLE>
    c198:	stmdavs	r4, {r0, r9, ip, sp}
    c19c:			; <UNDEFINED> instruction: 0xf8c84640
    c1a0:			; <UNDEFINED> instruction: 0xf8c16020
    c1a4:			; <UNDEFINED> instruction: 0xf85a25f0
    c1a8:	ldmdavs	r3, {r0, r1, sp}
    c1ac:	andsvs	r3, r3, r1, lsl #6
    c1b0:			; <UNDEFINED> instruction: 0xff34f7ff
    c1b4:			; <UNDEFINED> instruction: 0xf7f74620
    c1b8:	ldmdbmi	sl, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    c1bc:	andcs	r2, r0, r5, lsl #4
    c1c0:			; <UNDEFINED> instruction: 0xf7f74479
    c1c4:			; <UNDEFINED> instruction: 0x4604e838
    c1c8:	b	c4a1ac <ftello64@plt+0xc46630>
    c1cc:	vaddw.s8	<illegal reg q13.5>, q0, d8
    c1d0:			; <UNDEFINED> instruction: 0xf7f72000
    c1d4:			; <UNDEFINED> instruction: 0xf04febc0
    c1d8:	strmi	r0, [r1], -r0, lsl #16
    c1dc:			; <UNDEFINED> instruction: 0xf0234620
    c1e0:	strbmi	pc, [r0], -r9, ror #21	; <UNPREDICTABLE>
    c1e4:	svchi	0x00f8e8bd
    c1e8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    c1ec:	mrrc2	0, 2, pc, r8, cr3	; <UNPREDICTABLE>
    c1f0:	blmi	3c5fd0 <ftello64@plt+0x3c2454>
    c1f4:	addscc	pc, sl, #64, 4
    c1f8:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    c1fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c200:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    c204:	stc2l	0, cr15, [r4], #-140	; 0xffffff74
    c208:	andeq	r8, r4, lr, asr #21
    c20c:	andeq	r0, r0, r4, asr r4
    c210:	andeq	r9, r4, sl, ror #2
    c214:	andeq	r9, r4, r6, asr #2
    c218:	andeq	r9, r4, lr, lsl #2
    c21c:	andeq	r0, r0, r8, lsr #8
    c220:	ldrdeq	r9, [r4], -r2
    c224:	andeq	lr, r2, r0, ror sl
    c228:	andeq	lr, r2, r2, lsl sl
    c22c:	ldrdeq	lr, [r2], -ip
    c230:	andeq	lr, r2, r2, lsr #14
    c234:	andeq	lr, r2, r6, lsl #20
    c238:	ldrlt	fp, [r0, #-312]	; 0xfffffec8
    c23c:			; <UNDEFINED> instruction: 0xf7ff4604
    c240:	stmdblt	r8, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    c244:	rsbvs	r2, r3, r1, lsl #6
    c248:	eorcs	fp, sp, r0, lsl sp
    c24c:	andcs	pc, r0, r0, asr #5
    c250:	svclt	0x00004770
    c254:	movwcs	fp, #4360	; 0x1108
    c258:	ldrbmi	r6, [r0, -r3, asr #2]!
    c25c:	strlt	fp, [r8, #-880]	; 0xfffffc90
    c260:	blcs	26474 <ftello64@plt+0x228f8>
    c264:	bvs	c2ea0 <ftello64@plt+0xbf324>
    c268:	ble	29ccbc <ftello64@plt+0x299140>
    c26c:	blx	94aa6 <ftello64@plt+0x90f2a>
    c270:	stcvs	0, cr0, [r3, #12]
    c274:	andsle	r2, r3, r1, lsl #22
    c278:	andsle	r2, r9, r2, lsl #22
    c27c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    c280:	stmibvs	r3, {r3, r8, sl, fp, ip, sp, pc}^
    c284:	svclt	0x00b82b00
    c288:	blle	ffbd4e90 <ftello64@plt+0xffbd1314>
    c28c:	addsmi	r6, r3, #8192	; 0x2000
    c290:	movwcs	fp, #4008	; 0xfa8
    c294:	blx	94ace <ftello64@plt+0x90f52>
    c298:	stcvs	0, cr0, [r3, #12]
    c29c:	mvnle	r2, r1, lsl #22
    c2a0:			; <UNDEFINED> instruction: 0xf0016dc0
    c2a4:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    c2a8:	stmdami	r6, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    c2ac:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    c2b0:			; <UNDEFINED> instruction: 0xf01b6dc0
    c2b4:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    c2b8:	ldrb	sp, [r6, r2, ror #3]!
    c2bc:	svclt	0x00004770
    c2c0:	andeq	r0, r3, lr, asr #18
    c2c4:	andeq	r0, r3, r0, lsr #18
    c2c8:	stmvs	r3, {r3, r8, r9, ip, sp, pc}
    c2cc:	blcs	39714 <ftello64@plt+0x35b98>
    c2d0:	blle	3ddae8 <ftello64@plt+0x3d9f6c>
    c2d4:	addsmi	r6, r3, #8192	; 0x2000
    c2d8:	andcs	sp, ip, #12, 20	; 0xc000
    c2dc:	andeq	pc, r3, #2048	; 0x800
    c2e0:	stmdbcs	r1, {r0, r4, r7, r8, sl, fp, sp, lr}
    c2e4:	stmdbcs	r2, {r2, r4, ip, lr, pc}
    c2e8:	rscvs	sp, r3, r8
    c2ec:	mvnscc	pc, #79	; 0x4f
    c2f0:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
    c2f4:	mvnscc	pc, #79	; 0x4f
    c2f8:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    c2fc:			; <UNDEFINED> instruction: 0xf01b6dd0
    c300:	stmiavs	r3!, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    c304:			; <UNDEFINED> instruction: 0xf04f60e3
    c308:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    c30c:			; <UNDEFINED> instruction: 0x4770e7f1
    c310:			; <UNDEFINED> instruction: 0xf0016dd0
    c314:	stmiavs	r3!, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    c318:			; <UNDEFINED> instruction: 0xf04f60e3
    c31c:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    c320:	svclt	0x0000e7e7
    c324:	stmiavs	r3, {r4, r7, r8, ip, sp, pc}^
    c328:	rscscc	pc, pc, #79	; 0x4f
    c32c:	stmib	r0, {r8, r9, fp, sp}^
    c330:	blle	2d8b40 <ftello64@plt+0x2d4fc4>
    c334:	addsmi	r6, r3, #8192	; 0x2000
    c338:	andcs	sp, ip, #8, 20	; 0x8000
    c33c:	andeq	pc, r3, r2, lsl #22
    c340:	blcs	67954 <ftello64@plt+0x63dd8>
    c344:	blcs	c0364 <ftello64@plt+0xbc7e8>
    c348:	ldrbmi	sp, [r0, -r1]!
    c34c:	stclvs	7, cr4, [r0, #448]	; 0x1c0
    c350:	blt	14c83c4 <ftello64@plt+0x14c4848>
    c354:			; <UNDEFINED> instruction: 0xf0016dc0
    c358:	svclt	0x0000bc4d
    c35c:	blmi	1f9ed58 <ftello64@plt+0x1f9b1dc>
    c360:	push	{r1, r3, r4, r5, r6, sl, lr}
    c364:	strdlt	r4, [r5], r0
    c368:	svcmi	0x007c58d3
    c36c:	movwls	r6, #14363	; 0x381b
    c370:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c374:	ldrbtmi	r2, [pc], #-768	; c37c <ftello64@plt+0x8800>
    c378:	stmdacs	r0, {r0, r1, r3, sp, lr}
    c37c:	adcshi	pc, r3, r0
    c380:			; <UNDEFINED> instruction: 0x460e4b77
    c384:			; <UNDEFINED> instruction: 0xf8574604
    c388:			; <UNDEFINED> instruction: 0xf8d88003
    c38c:	ldrbeq	r3, [sp], #8
    c390:	bvs	fe9014c0 <ftello64@plt+0xfe8fd944>
    c394:	svclt	0x00182b02
    c398:	suble	r2, lr, r0, lsl #10
    c39c:	blcs	26630 <ftello64@plt+0x22ab4>
    c3a0:	bvs	8c315c <ftello64@plt+0x8bf5e0>
    c3a4:	ble	1a9cdf8 <ftello64@plt+0x1a9927c>
    c3a8:	blx	94be2 <ftello64@plt+0x91066>
    c3ac:			; <UNDEFINED> instruction: 0xf8d34303
    c3b0:			; <UNDEFINED> instruction: 0xf1b99058
    c3b4:			; <UNDEFINED> instruction: 0xf0000f01
    c3b8:			; <UNDEFINED> instruction: 0xf1b9808c
    c3bc:	rsble	r0, sp, r2, lsl #30
    c3c0:	svceq	0x0000f1b9
    c3c4:	bvs	fe90040c <ftello64@plt+0xfe8fc890>
    c3c8:	tstle	r3, r2, lsl #22
    c3cc:	blmi	197b048 <ftello64@plt+0x19774cc>
    c3d0:	ldrdne	pc, [r8], -r8
    c3d4:	ldmvs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    c3d8:	sbcsvs	r3, r3, r1, lsl #6
    c3dc:	ldrble	r0, [r6, #-1226]!	; 0xfffffb36
    c3e0:	strcs	r4, [r0, #-2145]	; 0xfffff79f
    c3e4:	ands	r4, ip, r8, ror r4
    c3e8:	strcs	r6, [r1, #-2723]	; 0xfffff55d
    c3ec:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c3f0:	andsle	r2, r0, r2, lsl #22
    c3f4:	stcvs	6, cr2, [r0], #-0
    c3f8:			; <UNDEFINED> instruction: 0xf02862a6
    c3fc:			; <UNDEFINED> instruction: 0xf04ffb2b
    c400:			; <UNDEFINED> instruction: 0xf04f33ff
    c404:	strbtvs	r3, [r3], #767	; 0x2ff
    c408:			; <UNDEFINED> instruction: 0xf04f6426
    c40c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    c410:	stccs	3, cr2, [r0, #-80]	; 0xffffffb0
    c414:			; <UNDEFINED> instruction: 0xf8d8d0db
    c418:	ldrbeq	r3, [r9], #8
    c41c:	ldmdami	r3, {r1, r4, r5, r8, sl, ip, lr, pc}^
    c420:			; <UNDEFINED> instruction: 0xf0234478
    c424:	eor	pc, sp, sp, lsr fp	; <UNPREDICTABLE>
    c428:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    c42c:	blx	e484c2 <ftello64@plt+0xe44946>
    c430:	blcs	a6ec4 <ftello64@plt+0xa3348>
    c434:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    c438:	stfvsd	f5, [r0], #-704	; 0xfffffd40
    c43c:	movwcs	r2, #512	; 0x200
    c440:	ldc2	0, cr15, [r2, #-164]!	; 0xffffff5c
    c444:	strmi	r4, [r1], r5, lsl #12
    c448:	subsle	r2, r0, r0, lsl #16
    c44c:			; <UNDEFINED> instruction: 0xf04f4849
    c450:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
    c454:			; <UNDEFINED> instruction: 0xf9aef023
    c458:			; <UNDEFINED> instruction: 0xf8c46c20
    c45c:			; <UNDEFINED> instruction: 0xf0289028
    c460:			; <UNDEFINED> instruction: 0xf04ffaf9
    c464:			; <UNDEFINED> instruction: 0xf04f33ff
    c468:	strbtvs	r3, [r3], #767	; 0x2ff
    c46c:	mvnscc	pc, #79	; 0x4f
    c470:	tstcs	r4, #196, 18	; 0x310000
    c474:			; <UNDEFINED> instruction: 0xf8c468a3
    c478:	blcs	30580 <ftello64@plt+0x2ca04>
    c47c:	ldrcs	sp, [ip, #-2705]	; 0xfffff56f
    c480:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c484:	blmi	d1ed7c <ftello64@plt+0xd1b200>
    c488:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c48c:	blls	e64fc <ftello64@plt+0xe2980>
    c490:	cmple	ip, sl, asr r0
    c494:	andlt	r4, r5, r8, lsr #12
    c498:	mvnshi	lr, #12386304	; 0xbd0000
    c49c:	bge	67c04 <ftello64@plt+0x64088>
    c4a0:	strbtmi	sl, [r9], -r2, lsl #22
    c4a4:			; <UNDEFINED> instruction: 0xf96af01d
    c4a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c4ac:	ldmib	sp, {r0, r1, r3, r7, r8, ip, lr, pc}^
    c4b0:	ldrtmi	r1, [r3], -r1, lsl #4
    c4b4:			; <UNDEFINED> instruction: 0xf7ff9800
    c4b8:	strmi	pc, [r5], -r7, asr #16
    c4bc:	teqle	ip, r0, lsl #16
    c4c0:	stmdals	r0, {r0, r1, r5, r7, r9, fp, sp, lr}
    c4c4:	eorsle	r2, sl, r1, lsl #22
    c4c8:	blx	ff148570 <ftello64@plt+0xff1449f4>
    c4cc:	strcs	lr, [r0, #-1915]	; 0xfffff885
    c4d0:	ldclvs	7, cr14, [r8, #864]	; 0x360
    c4d4:			; <UNDEFINED> instruction: 0xf0014631
    c4d8:	bvs	fe90b584 <ftello64@plt+0xfe907a08>
    c4dc:	strmi	r2, [r5], -r2, lsl #22
    c4e0:	svcge	0x0074f43f
    c4e4:	strcs	lr, [sp, #-1926]!	; 0xfffff87a
    c4e8:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c4ec:	ldmib	r4, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    c4f0:			; <UNDEFINED> instruction: 0x46331211
    c4f4:			; <UNDEFINED> instruction: 0xf7ff6c20
    c4f8:	strmi	pc, [r5], -r7, lsr #16
    c4fc:			; <UNDEFINED> instruction: 0xf8d8b930
    c500:	ldrbeq	r3, [fp], #8
    c504:	ldmdami	sp, {r0, r1, r5, r6, r7, r8, sl, ip, lr, pc}
    c508:			; <UNDEFINED> instruction: 0xe78a4478
    c50c:			; <UNDEFINED> instruction: 0xf8c46c20
    c510:			; <UNDEFINED> instruction: 0xf0289028
    c514:			; <UNDEFINED> instruction: 0xf8d8fa9f
    c518:			; <UNDEFINED> instruction: 0xf04f3008
    c51c:			; <UNDEFINED> instruction: 0xf04f30ff
    c520:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    c524:	ldrbeq	r0, [r8], #276	; 0x114
    c528:	rscscc	pc, pc, #79	; 0x4f
    c52c:	subls	pc, r0, r4, asr #17
    c530:	strle	r6, [r7, #1250]!	; 0x4e2
    c534:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    c538:	stmdals	r0, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c53c:	ldmib	sp, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    c540:			; <UNDEFINED> instruction: 0xf8c42301
    c544:	stmib	r4, {r3, r5, ip, pc}^
    c548:	strtvs	r0, [r3], #528	; 0x210
    c54c:			; <UNDEFINED> instruction: 0xf7f6e73f
    c550:	svclt	0x0000ee8a
    c554:	andeq	r8, r4, r0, asr #16
    c558:	andeq	r0, r0, r8, lsl #8
    c55c:	andeq	r8, r4, sl, lsr #16
    c560:	andeq	r0, r0, r4, asr r4
    c564:	andeq	r0, r0, r8, lsr #8
    c568:	ldrdeq	lr, [r2], -ip
    c56c:	andeq	lr, r2, ip, ror r8
    c570:			; <UNDEFINED> instruction: 0x0002e8b2
    c574:	andeq	lr, r2, r2, lsr #17
    c578:	andeq	r8, r4, r8, lsl r7
    c57c:	andeq	lr, r2, r0, ror r7
    c580:	andeq	lr, r2, r6, lsl r7
    c584:	blmi	125eeac <ftello64@plt+0x125b330>
    c588:	push	{r1, r3, r4, r5, r6, sl, lr}
    c58c:	strdlt	r4, [r2], r0
    c590:			; <UNDEFINED> instruction: 0xf8df58d3
    c594:	ldmdavs	fp, {r2, r3, r4, r8, pc}
    c598:			; <UNDEFINED> instruction: 0xf04f9301
    c59c:	ldrbtmi	r0, [r8], #768	; 0x300
    c5a0:	rsbsle	r2, sl, r0, lsl #16
    c5a4:	strmi	r4, [pc], -r4, lsl #12
    c5a8:			; <UNDEFINED> instruction: 0xf7ff2500
    c5ac:			; <UNDEFINED> instruction: 0x6c20f985
    c5b0:			; <UNDEFINED> instruction: 0xf02862a5
    c5b4:	blmi	100aef8 <ftello64@plt+0x100737c>
    c5b8:	rscscc	pc, pc, #79	; 0x4f
    c5bc:	rscscc	pc, pc, pc, asr #32
    c5c0:	mvnscc	pc, pc, asr #32
    c5c4:	strbtvs	r6, [r2], #1061	; 0x425
    c5c8:	tsteq	r4, r4, asr #19
    c5cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c5d0:	bllt	ce7044 <ftello64@plt+0xce34c8>
    c5d4:	adcmi	r6, lr, #10878976	; 0xa60000
    c5d8:	bvs	9031e8 <ftello64@plt+0x8ff66c>
    c5dc:	blle	15d05c <ftello64@plt+0x1594e0>
    c5e0:	vmlscs.f16	s12, s1, s13	; <UNPREDICTABLE>
    c5e4:	bvs	903340 <ftello64@plt+0x8ff7c4>
    c5e8:	ble	149d068 <ftello64@plt+0x14994ec>
    c5ec:			; <UNDEFINED> instruction: 0xf7fe4620
    c5f0:			; <UNDEFINED> instruction: 0x4605ff55
    c5f4:	movwcs	fp, #51624	; 0xc9a8
    c5f8:	strmi	pc, [r6], -r3, lsl #22
    c5fc:	blcs	67cd0 <ftello64@plt+0x64154>
    c600:	blcs	c06e4 <ftello64@plt+0xbcb68>
    c604:	movtlt	sp, #45081	; 0xb019
    c608:			; <UNDEFINED> instruction: 0xb1236823
    c60c:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    c610:			; <UNDEFINED> instruction: 0xf7ff4620
    c614:	blmi	a4aad0 <ftello64@plt+0xa46f54>
    c618:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c61c:	movwcc	r6, #6547	; 0x1993
    c620:	bmi	9a4c74 <ftello64@plt+0x9a10f8>
    c624:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    c628:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c62c:	subsmi	r9, sl, r1, lsl #22
    c630:			; <UNDEFINED> instruction: 0x4628d137
    c634:	pop	{r1, ip, sp, pc}
    c638:			; <UNDEFINED> instruction: 0x463881f0
    c63c:			; <UNDEFINED> instruction: 0xf7ff4669
    c640:	strmi	pc, [r7], -r3, lsr #17
    c644:	blls	3ad8c <ftello64@plt+0x37210>
    c648:	ldmib	r3, {r4, r5, r6, r7, r8, sl, fp, sp, lr}^
    c64c:			; <UNDEFINED> instruction: 0xf01d210b
    c650:	strmi	pc, [r7], -r7, asr #23
    c654:			; <UNDEFINED> instruction: 0xf0289800
    c658:	strd	pc, [pc], -sp
    c65c:	biclt	r6, r3, r3, lsr #16
    c660:	ldmiblt	r3!, {r0, r1, r5, r6, fp, sp, lr}
    c664:	strcs	r4, [r1, #-1568]	; 0xfffff9e0
    c668:			; <UNDEFINED> instruction: 0xf902f7ff
    c66c:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c670:			; <UNDEFINED> instruction: 0x4639e7d7
    c674:			; <UNDEFINED> instruction: 0xf0016df0
    c678:	strmi	pc, [r7], -pc, asr #26
    c67c:			; <UNDEFINED> instruction: 0xb1236823
    c680:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    c684:			; <UNDEFINED> instruction: 0xf7ff4620
    c688:	svccs	0x0000f8f3
    c68c:	ldrtmi	sp, [sp], -r3, asr #1
    c690:	strcs	lr, [r1, #-1991]	; 0xfffff839
    c694:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c698:	strcs	lr, [sp, #-1987]!	; 0xfffff83d
    c69c:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c6a0:			; <UNDEFINED> instruction: 0xf7f6e7bf
    c6a4:	svclt	0x0000ede0
    c6a8:	andeq	r8, r4, r8, lsl r6
    c6ac:	andeq	r0, r0, r8, lsl #8
    c6b0:	andeq	r8, r4, r2, lsl #12
    c6b4:	andeq	r0, r0, r4, asr r4
    c6b8:	andeq	r0, r0, r8, lsr #8
    c6bc:	andeq	r8, r4, sl, ror r5
    c6c0:	mrcmi	5, 1, fp, cr5, cr8, {7}
    c6c4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    c6c8:			; <UNDEFINED> instruction: 0x4604d03f
    c6cc:			; <UNDEFINED> instruction: 0xf7ff2500
    c6d0:	stcvs	8, cr15, [r0], #-972	; 0xfffffc34
    c6d4:			; <UNDEFINED> instruction: 0xf02862a5
    c6d8:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    c6dc:	rscscc	pc, pc, #79	; 0x4f
    c6e0:	rscscc	pc, pc, pc, asr #32
    c6e4:			; <UNDEFINED> instruction: 0xf04f42ab
    c6e8:	strtvs	r3, [r5], #-511	; 0xfffffe01
    c6ec:	stmib	r4, {r1, r5, r6, r7, sl, sp, lr}^
    c6f0:	blle	94cb48 <ftello64@plt+0x948fcc>
    c6f4:	addsmi	r6, r3, #139264	; 0x22000
    c6f8:	blmi	a42f88 <ftello64@plt+0xa3f40c>
    c6fc:	bvs	fe6e2ad0 <ftello64@plt+0xfe6def54>
    c700:	strtmi	fp, [r8], -fp, lsl #2
    c704:			; <UNDEFINED> instruction: 0x4620bdf8
    c708:	mcr2	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    c70c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c710:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c714:	blx	94f4e <ftello64@plt+0x913d2>
    c718:	ldcvs	3, cr4, [sl, #12]
    c71c:	andsle	r2, r9, r1, lsl #20
    c720:	eorle	r2, r6, r2, lsl #20
    c724:	movtlt	r6, #43043	; 0xa823
    c728:	stmdavs	r3!, {r0, r1, r5, r8, ip, sp, pc}^
    c72c:			; <UNDEFINED> instruction: 0x4620b913
    c730:			; <UNDEFINED> instruction: 0xf89ef7ff
    c734:	ldmpl	r2!, {r1, r3, r4, r8, r9, fp, lr}^
    c738:	movwcc	r6, #6611	; 0x19d3
    c73c:	ubfx	r6, r3, #3, #1
    c740:	vorr.i32	d18, #786432	; 0x000c0000
    c744:	strtmi	r2, [r8], -r0, lsl #10
    c748:	strcs	fp, [sp, #-3576]!	; 0xfffff208
    c74c:	strcs	pc, [r0, #-704]	; 0xfffffd40
    c750:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    c754:			; <UNDEFINED> instruction: 0xf0016dd8
    c758:			; <UNDEFINED> instruction: 0x4607fd19
    c75c:			; <UNDEFINED> instruction: 0xb1236823
    c760:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    c764:			; <UNDEFINED> instruction: 0xf7ff4620
    c768:	svccs	0x0000f883
    c76c:	ldrtmi	sp, [sp], -r2, ror #1
    c770:	ldclvs	7, cr14, [r8, #796]	; 0x31c
    c774:	ldc2l	0, cr15, [r2], {29}
    c778:	strb	r4, [pc, r7, lsl #12]!
    c77c:	stmdavs	r3!, {r0, r1, r6, r8, ip, sp, pc}^
    c780:			; <UNDEFINED> instruction: 0x4620b933
    c784:			; <UNDEFINED> instruction: 0xf7ff2501
    c788:	vmvn.i16	<illegal reg q15.5>, #3	; 0x0003
    c78c:	ldr	r2, [r8, r0, lsl #10]!
    c790:	vabal.s8	q9, d0, d1
    c794:	ldr	r2, [r4, r0, lsl #10]!
    c798:	ldrdeq	r8, [r4], -ip
    c79c:	andeq	r0, r0, r4, asr r4
    c7a0:	andeq	r0, r0, r8, lsr #8
    c7a4:	svcmi	0x00f8e92d
    c7a8:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
    c7ac:	strcc	pc, [r8], #-2262	; 0xfffff72a
    c7b0:	vldmdble	r0!, {d2-d1}
    c7b4:	ldrdls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c7b8:	strvs	pc, [r2], #1286	; 0x506
    c7bc:	strmi	r4, [r8], r7, lsl #12
    c7c0:	strcs	r4, [r0, #-1273]	; 0xfffffb07
    c7c4:			; <UNDEFINED> instruction: 0xf8d6e004
    c7c8:	strcc	r3, [ip], #-1032	; 0xfffffbf8
    c7cc:	sfmle	f4, 4, [r2, #-684]!	; 0xfffffd54
    c7d0:	strcc	r6, [r1, #-2208]	; 0xfffff760
    c7d4:			; <UNDEFINED> instruction: 0xf9a4f001
    c7d8:	rscsle	r2, r4, r0, lsl #16
    c7dc:	blcs	66870 <ftello64@plt+0x62cf4>
    c7e0:	stmiavs	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    c7e4:	ldrtmi	r4, [r8], -r2, asr #12
    c7e8:	blx	1a487fa <ftello64@plt+0x1a44c7e>
    c7ec:	stmdacs	r0, {r1, r7, r9, sl, lr}
    c7f0:	andcs	sp, r5, #233	; 0xe9
    c7f4:	andcs	r4, r0, r9, asr #12
    c7f8:			; <UNDEFINED> instruction: 0xf7f6340c
    c7fc:	pkhbtmi	lr, r3, ip, lsl #26
    c800:			; <UNDEFINED> instruction: 0xf7f74650
    c804:	strmi	lr, [r1], -r8, lsr #17
    c808:			; <UNDEFINED> instruction: 0xf0224658
    c80c:			; <UNDEFINED> instruction: 0xf8d6ffd3
    c810:	adcmi	r3, fp, #8, 8	; 0x8000000
    c814:	pop	{r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}
    c818:	svclt	0x00008ff8
    c81c:			; <UNDEFINED> instruction: 0x00048aba
    c820:	andeq	lr, r2, ip, ror #10
    c824:	stmdbvs	r0, {r8, ip, sp, pc}
    c828:	svclt	0x00004770
    c82c:	mcrmi	5, 1, fp, cr15, cr8, {7}
    c830:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    c834:			; <UNDEFINED> instruction: 0x4605d056
    c838:	cfstrsvs	mvf2, [r0], {-0}
    c83c:			; <UNDEFINED> instruction: 0xf02862ac
    c840:	blmi	b0ac6c <ftello64@plt+0xb070f0>
    c844:	rscscc	pc, pc, #79	; 0x4f
    c848:	rscscc	pc, pc, pc, asr #32
    c84c:			; <UNDEFINED> instruction: 0xf04f64ea
    c850:	strtvs	r3, [ip], #-511	; 0xfffffe01
    c854:	tsteq	r4, r5, asr #19
    c858:	stmiavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    c85c:	ldrtle	r0, [fp], #-1242	; 0xfffffb26
    c860:	ldrtle	r0, [r3], #-1627	; 0xfffff9a5
    c864:	strcs	r2, [ip, -r0, lsl #6]
    c868:			; <UNDEFINED> instruction: 0xf04f461c
    c86c:	strdvs	r3, [fp, -pc]!
    c870:	adcvs	r6, sl, fp, ror #3
    c874:	adcmi	r6, r0, #40, 20	; 0x28000
    c878:	blx	203cb6 <ftello64@plt+0x20013a>
    c87c:	strtmi	r5, [r2], -r4, lsl #6
    c880:	strcc	r6, [r1], #-3481	; 0xfffff267
    c884:	andle	r2, pc, r1, lsl #18
    c888:			; <UNDEFINED> instruction: 0xf1032902
    c88c:	andsle	r0, r5, ip, lsl #6
    c890:	strtmi	r4, [r2], -r0, lsr #5
    c894:	blmi	60106c <ftello64@plt+0x5fd4f0>
    c898:			; <UNDEFINED> instruction: 0x61aa2201
    c89c:	ldmpl	r2!, {sp}^
    c8a0:	movwcc	r6, #6675	; 0x1a13
    c8a4:	lfmlt	f6, 2, [r8, #76]!	; 0x4c
    c8a8:	andpl	pc, r2, #7168	; 0x1c00
    c8ac:			; <UNDEFINED> instruction: 0xf0016dd0
    c8b0:	stmdacs	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    c8b4:	movwcs	sp, #4318	; 0x10de
    c8b8:	ldflte	f6, [r8, #684]!	; 0x2ac
    c8bc:	andpl	pc, r2, #7168	; 0x1c00
    c8c0:			; <UNDEFINED> instruction: 0xf01b6dd0
    c8c4:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c8c8:	ubfx	sp, r4, #1, #21
    c8cc:	strtmi	r4, [r9], -sl, lsl #16
    c8d0:			; <UNDEFINED> instruction: 0xf0234478
    c8d4:	strb	pc, [r5, r7, lsl #16]	; <UNPREDICTABLE>
    c8d8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    c8dc:			; <UNDEFINED> instruction: 0xf8e0f023
    c8e0:	ldr	r6, [sp, r3, lsr #17]!
    c8e4:	vaddl.s8	q9, d0, d29
    c8e8:	ldcllt	0, cr2, [r8]
    c8ec:	andeq	r8, r4, r0, ror r3
    c8f0:	andeq	r0, r0, r4, asr r4
    c8f4:	andeq	r0, r0, r8, lsr #8
    c8f8:	muleq	r2, r8, r4
    c8fc:	andeq	lr, r2, sl, ror r4
    c900:	stmdacs	r0, {r4, r5, r6, r8, sl, ip, sp, pc}
    c904:	strmi	sp, [r4], -pc, asr #32
    c908:			; <UNDEFINED> instruction: 0xff90f7ff
    c90c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c910:	bmi	a80e08 <ftello64@plt+0xa7d28c>
    c914:	ldrbtmi	r6, [sl], #-2531	; 0xfffff61d
    c918:	streq	pc, [ip], #-2258	; 0xfffff72e
    c91c:	blcs	38f84 <ftello64@plt+0x35408>
    c920:	andcs	sp, ip, #12, 22	; 0x3000
    c924:	blx	a71c6 <ftello64@plt+0xa364a>
    c928:	and	r4, r5, r3, lsl #4
    c92c:	movwcc	r6, #7697	; 0x1e11
    c930:	addmi	r3, r8, #12, 4	; 0xc0000000
    c934:	mvnvs	sp, sl, lsr r0
    c938:	lfmle	f4, 2, [r7], #632	; 0x278
    c93c:			; <UNDEFINED> instruction: 0xf7ff4620
    c940:	bllt	44c71c <ftello64@plt+0x448ba0>
    c944:	blcs	270d8 <ftello64@plt+0x2355c>
    c948:	strcs	sp, [ip], -r8, lsr #22
    c94c:	cdpvs	0, 0, cr14, cr8, cr8, {0}
    c950:			; <UNDEFINED> instruction: 0xff06f01a
    c954:	stmibvs	r3!, {r4, r6, r7, r8, fp, ip, sp, pc}^
    c958:	mvnvs	r3, r1, lsl #6
    c95c:	blle	757564 <ftello64@plt+0x7539e8>
    c960:	addsmi	r6, sl, #139264	; 0x22000
    c964:	blx	1c3dd6 <ftello64@plt+0x1c025a>
    c968:	stfvss	f4, [sl, #12]
    c96c:	andle	r2, pc, r1, lsl #20
    c970:	rscle	r2, ip, r2, lsl #20
    c974:	mvnle	r2, r0, lsl #20
    c978:	vpmin.s8	d20, d0, d0
    c97c:	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r7, r8, sp, lr}
    c980:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    c984:			; <UNDEFINED> instruction: 0xf023321c
    c988:			; <UNDEFINED> instruction: 0x4605f893
    c98c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    c990:			; <UNDEFINED> instruction: 0xf0016e08
    c994:	stmdacs	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    c998:	ubfx	sp, sp, #1, #24
    c99c:	vorr.i32	d18, #720896	; 0x000b0000
    c9a0:	strtmi	r2, [r8], -r0, lsl #10
    c9a4:	strcs	fp, [sp, #-3440]!	; 0xfffff290
    c9a8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    c9ac:			; <UNDEFINED> instruction: 0xf8b8f001
    c9b0:	sbcle	r2, r3, r0, lsl #16
    c9b4:	svclt	0x0000e7ea
    c9b8:	andeq	r8, r4, lr, asr #18
    c9bc:	andeq	lr, r2, r8, asr r6
    c9c0:	muleq	r2, lr, pc	; <UNPREDICTABLE>
    c9c4:	svcmi	0x00f0e92d
    c9c8:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    c9cc:	ldrmi	r8, [pc], -r4, lsl #22
    c9d0:	strmi	r6, [r4], -r2, lsl #19
    c9d4:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c9d8:	addlt	r4, r7, lr, lsl #12
    c9dc:	andls	r4, r5, #2063597568	; 0x7b000000
    c9e0:	tstlt	pc, r4, lsl #6
    c9e4:	eorsvs	r2, fp, r0, lsl #6
    c9e8:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c9ec:			; <UNDEFINED> instruction: 0xf8d3447b
    c9f0:	blcs	19a08 <ftello64@plt+0x15e8c>
    c9f4:	eorhi	pc, r4, #0
    c9f8:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c9fc:			; <UNDEFINED> instruction: 0xf8529a04
    ca00:			; <UNDEFINED> instruction: 0xf8dbb003
    ca04:	ldrbeq	r3, [sl], #8
    ca08:	mvnhi	pc, r0, lsl #2
    ca0c:			; <UNDEFINED> instruction: 0xf100049b
    ca10:	stfcsd	f0, [r1, #-732]	; 0xfffffd24
    ca14:	msrhi	SPSR_fc, r0
    ca18:			; <UNDEFINED> instruction: 0x901cf8d4
    ca1c:			; <UNDEFINED> instruction: 0xf8df464b
    ca20:			; <UNDEFINED> instruction: 0x46181538
    ca24:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    ca28:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    ca2c:			; <UNDEFINED> instruction: 0xf1012b00
    ca30:	ldrbtmi	r0, [sl], #-308	; 0xfffffecc
    ca34:	eorseq	pc, r4, #-2147483648	; 0x80000000
    ca38:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ca3c:	bne	448264 <ftello64@plt+0x4446e8>
    ca40:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    ca44:	bcs	448270 <ftello64@plt+0x4446f4>
    ca48:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    ca4c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    ca50:	ldrtmi	r9, [sl], -r3, lsl #4
    ca54:	bne	fe44827c <ftello64@plt+0xfe444700>
    ca58:	ldrmi	r4, [r0], r7, asr #12
    ca5c:	sbchi	pc, r4, r0, asr #5
    ca60:	ldrdgt	pc, [r0], -r4	; <UNPREDICTABLE>
    ca64:	vqrshl.u8	d20, d12, d16
    ca68:	strhcs	r8, [ip, -pc]
    ca6c:	ldrdcs	pc, [r8], -fp
    ca70:	tstmi	r3, r1, lsl #22	; <UNPREDICTABLE>
    ca74:	cfstrsvs	mvf0, [r9, #584]	; 0x248
    ca78:	tsthi	r4, r0, asr #2	; <UNPREDICTABLE>
    ca7c:			; <UNDEFINED> instruction: 0xf0002901
    ca80:	stmdbcs	r2, {r2, r5, r8, pc}
    ca84:	msrhi	CPSR_s, r0
    ca88:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    ca8c:			; <UNDEFINED> instruction: 0xf8df447a
    ca90:	mrc	4, 0, r0, cr9, cr12, {6}
    ca94:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
    ca98:	andgt	pc, r0, sp, asr #17
    ca9c:			; <UNDEFINED> instruction: 0xff22f022
    caa0:	smlattcs	ip, r3, r9, r6
    caa4:	tstmi	r3, r1, lsl #22	; <UNPREDICTABLE>
    caa8:	stcvs	6, cr4, [r9, #96]	; 0x60
    caac:			; <UNDEFINED> instruction: 0xf0002901
    cab0:	stmdbcs	r2, {r1, r3, r4, r5, r6, r7, pc}
    cab4:	sbcshi	pc, ip, r0, asr #32
    cab8:	beq	448ed0 <ftello64@plt+0x445354>
    cabc:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cac0:	and	r4, r0, r7, asr r6
    cac4:	blx	26724e <ftello64@plt+0x2636d2>
    cac8:	movwcs	r4, #8192	; 0x2000
    cacc:	ldrtmi	r4, [r1], -sl, lsr #12
    cad0:	stmib	sp, {r6, r7, r8, sl, fp, sp, lr}^
    cad4:			; <UNDEFINED> instruction: 0xf01b8700
    cad8:	addlt	pc, r3, #21, 30	; 0x54
    cadc:	svclt	0x00182bde
    cae0:	rscle	r2, pc, r3, lsl #22
    cae4:			; <UNDEFINED> instruction: 0xf8db4607
    cae8:	ldreq	r3, [r9], #8
    caec:	stmibvs	r3!, {r1, r2, r3, r4, r8, sl, ip, lr, pc}^
    caf0:	blx	9532a <ftello64@plt+0x917ae>
    caf4:	lfmvs	f4, 4, [r2, #12]
    caf8:			; <UNDEFINED> instruction: 0xf0402a01
    cafc:			; <UNDEFINED> instruction: 0xf8df80ec
    cb00:	ldrbtmi	r9, [r9], #1136	; 0x470
    cb04:			; <UNDEFINED> instruction: 0xf8d41c7a
    cb08:	svclt	0x0008a020
    cb0c:	andle	r9, r4, r3, lsl #16
    cb10:	movwls	r4, #9784	; 0x2638
    cb14:	svc	0x001ef7f6
    cb18:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
    cb1c:	strbmi	sl, [sl], -r0
    cb20:	bne	448388 <ftello64@plt+0x44480c>
    cb24:	beq	fe44838c <ftello64@plt+0xfe444810>
    cb28:	cdp2	0, 13, cr15, cr12, cr2, {1}
    cb2c:			; <UNDEFINED> instruction: 0xf0001c7b
    cb30:	adcslt	r8, sl, #199	; 0xc7
    cb34:	mvnsvc	pc, #70254592	; 0x4300000
    cb38:	umaalle	r4, r8, sl, r2
    cb3c:	cmple	r9, r0, lsl #30
    cb40:			; <UNDEFINED> instruction: 0xf1a546b8
    cb44:	blx	fedce750 <ftello64@plt+0xfedcabd4>
    cb48:	stmibvs	r3!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb4c:	strbmi	r6, [r2], -r0, lsr #24
    cb50:			; <UNDEFINED> instruction: 0xf8c4097f
    cb54:	adcvs	r8, r3, r8, lsl r0
    cb58:	beq	48c9c <ftello64@plt+0x45120>
    cb5c:	eorge	pc, r8, r4, asr #17
    cb60:			; <UNDEFINED> instruction: 0xf0279202
    cb64:			; <UNDEFINED> instruction: 0xf04fff77
    cb68:	strbtvs	r3, [r3], #1023	; 0x3ff
    cb6c:			; <UNDEFINED> instruction: 0xf04f6963
    cb70:			; <UNDEFINED> instruction: 0xf04f31ff
    cb74:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    cb78:	b	160cfd0 <ftello64@plt+0x1609454>
    cb7c:	bls	8cf90 <ftello64@plt+0x89414>
    cb80:	subge	pc, r0, r4, asr #17
    cb84:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    cb88:	svclt	0x00142a1b
    cb8c:			; <UNDEFINED> instruction: 0xf0072700
    cb90:	stccs	7, cr0, [r1, #-4]
    cb94:	smlalbble	r4, sp, r8, r6
    cb98:	blcc	2a6c6c <ftello64@plt+0x2a30f0>
    cb9c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    cba0:			; <UNDEFINED> instruction: 0xf8db8130
    cba4:	ldrbeq	r3, [r8], #8
    cba8:	ldmmi	r2!, {r0, r1, r8, sl, ip, lr, pc}^
    cbac:			; <UNDEFINED> instruction: 0xf0224478
    cbb0:	blmi	ffc8c994 <ftello64@plt+0xffc88e18>
    cbb4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cbb8:	strbmi	r9, [r0], -r4, lsl #20
    cbbc:	bvs	14e2f0c <ftello64@plt+0x14df390>
    cbc0:	subsvs	r3, r3, #67108864	; 0x4000000
    cbc4:	ldc	0, cr11, [sp], #28
    cbc8:	pop	{r2, r8, r9, fp, pc}
    cbcc:	stmibvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    cbd0:	mvnvs	r3, r1, lsl #6
    cbd4:	mvnsvc	pc, #70254592	; 0x4300000
    cbd8:			; <UNDEFINED> instruction: 0xf040429a
    cbdc:	stmibvs	r3!, {r1, r2, r3, r5, r7, r8, pc}^
    cbe0:	blcs	1e448 <ftello64@plt+0x1a8cc>
    cbe4:	svcge	0x003cf6bf
    cbe8:			; <UNDEFINED> instruction: 0xf1a546b8
    cbec:	blx	fedce7f8 <ftello64@plt+0xfedcac7c>
    cbf0:			; <UNDEFINED> instruction: 0xf1b8f787
    cbf4:			; <UNDEFINED> instruction: 0xf04f3fff
    cbf8:	stcvs	3, cr0, [r0], #-0
    cbfc:	ldrbne	lr, [r7, -pc, asr #20]
    cc00:	andle	r6, r5, r3, lsr #3
    cc04:	vmovl.s8	<illegal reg q7.5>, d15
    cc08:	mvnsvc	pc, #70254592	; 0x4300000
    cc0c:			; <UNDEFINED> instruction: 0xd1a3429a
    cc10:	ldmdaeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cc14:	stmdacs	r0, {r6, r7, r9, ip, sp, lr, pc}
    cc18:	adcvs	r2, r5, #0, 10
    cc1c:			; <UNDEFINED> instruction: 0xff1af027
    cc20:	mvnscc	pc, #79	; 0x4f
    cc24:	rscscc	pc, pc, #79	; 0x4f
    cc28:	strtvs	r6, [r5], #-1251	; 0xfffffb1d
    cc2c:	mvnscc	pc, #79	; 0x4f
    cc30:	tstcs	r4, #196, 18	; 0x310000
    cc34:	ldrdcc	pc, [r8], -fp
    cc38:			; <UNDEFINED> instruction: 0xf0402f00
    cc3c:	ldrbeq	r8, [ip], #274	; 0x112
    cc40:			; <UNDEFINED> instruction: 0xf1b8d507
    cc44:			; <UNDEFINED> instruction: 0xf0000f00
    cc48:	stmiami	ip, {r0, r1, r2, r3, r5, r8, pc}^
    cc4c:			; <UNDEFINED> instruction: 0xf0224478
    cc50:			; <UNDEFINED> instruction: 0xf1b8ff27
    cc54:	adcle	r0, ip, r0, lsl #30
    cc58:	bls	11fb7c <ftello64@plt+0x11c000>
    cc5c:	bvs	ff4e2fac <ftello64@plt+0xff4df430>
    cc60:	sbcsvs	r3, r3, #67108864	; 0x4000000
    cc64:	andlt	r4, r7, r0, asr #12
    cc68:	blhi	147f64 <ftello64@plt+0x1443e8>
    cc6c:	svchi	0x00f0e8bd
    cc70:			; <UNDEFINED> instruction: 0xf8dbb181
    cc74:	ldreq	r2, [r2], #8
    cc78:	svcge	0x0058f57f
    cc7c:	movwls	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    cc80:			; <UNDEFINED> instruction: 0xe73f44f9
    cc84:	andle	r2, lr, r1, lsl #18
    cc88:			; <UNDEFINED> instruction: 0xf43f2902
    cc8c:	stmdbcs	r0, {r0, r2, r4, r8, r9, sl, fp, sp, pc}
    cc90:	svcge	0x004cf47f
    cc94:	vpmin.s8	d20, d16, d27
    cc98:	ldmmi	fp!, {r1, r4, r5, r7, r8, ip, sp, lr}
    cc9c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    cca0:			; <UNDEFINED> instruction: 0xf0223244
    cca4:	andcs	pc, ip, r5, lsl #30
    cca8:	blx	168b6 <ftello64@plt+0x12d3a>
    ccac:	strtmi	r4, [sl], -r3
    ccb0:	ldrtmi	r4, [r1], -r3, asr #12
    ccb4:	strls	r6, [r0, -r0, asr #27]
    ccb8:	blx	ff7c8cc4 <ftello64@plt+0xff7c5148>
    ccbc:	ldr	r4, [r2, -r7, lsl #12]
    ccc0:	movwcc	r6, #6627	; 0x19e3
    ccc4:	ldrmi	r6, [r8], -r3, ror #3
    ccc8:	bmi	fec46afc <ftello64@plt+0xfec42f80>
    cccc:			; <UNDEFINED> instruction: 0xe6de447a
    ccd0:	ldrbtmi	r4, [sl], #-2735	; 0xfffff551
    ccd4:			; <UNDEFINED> instruction: 0xf8dfe6db
    ccd8:	bcs	b17d0 <ftello64@plt+0xadc54>
    ccdc:			; <UNDEFINED> instruction: 0xf47f44f9
    cce0:			; <UNDEFINED> instruction: 0xf8dfaf11
    cce4:	ldrbtmi	r9, [r9], #692	; 0x2b4
    cce8:	ldmdavs	r3!, {r2, r3, r8, r9, sl, sp, lr, pc}
    ccec:			; <UNDEFINED> instruction: 0xf0002b08
    ccf0:			; <UNDEFINED> instruction: 0xf8d480de
    ccf4:	stmdbvs	r2!, {r2, r3, r4, ip, pc}^
    ccf8:	bcs	1e62c <ftello64@plt+0x1aab0>
    ccfc:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    cd00:	bcc	2a6dd0 <ftello64@plt+0x2a3254>
    cd04:			; <UNDEFINED> instruction: 0xf63f2a01
    cd08:	bvs	fe8b8738 <ftello64@plt+0xfe8b4bbc>
    cd0c:			; <UNDEFINED> instruction: 0xf47f2a02
    cd10:	andscs	sl, r4, #2144	; 0x860
    cd14:	eoreq	pc, ip, r4, lsl #2
    cd18:	movwls	r1, #10417	; 0x28b1
    cd1c:	b	1bcacfc <ftello64@plt+0x1bc7180>
    cd20:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
    cd24:	mrcge	4, 3, APSR_nzcv, cr11, cr15, {3}
    cd28:	strbmi	r6, [sl, #-3298]	; 0xfffff31e
    cd2c:			; <UNDEFINED> instruction: 0xf47fdc0d
    cd30:	movwcs	sl, #52854	; 0xce76
    cd34:	movwmi	pc, #39683	; 0x9b03	; <UNPREDICTABLE>
    cd38:			; <UNDEFINED> instruction: 0xf01c6dd8
    cd3c:	ldmib	r4, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    cd40:	addmi	r2, r2, #20, 6	; 0x50000000
    cd44:			; <UNDEFINED> instruction: 0xf6ff418b
    cd48:			; <UNDEFINED> instruction: 0xf8dbae67
    cd4c:	ldrbeq	r3, [r9], #8
    cd50:	rschi	pc, lr, r0, lsl #2
    cd54:	smlattcs	ip, r3, ip, r6
    cd58:			; <UNDEFINED> instruction: 0xf04f6d22
    cd5c:	blx	4ed66 <ftello64@plt+0x4b1ea>
    cd60:	mvnvs	r4, r3, lsl #2
    cd64:	andcc	r6, r1, #6336	; 0x18c0
    cd68:	movweq	lr, #35651	; 0x8b43
    cd6c:			; <UNDEFINED> instruction: 0xf01c6dc8
    cd70:	blmi	fe08c4ec <ftello64@plt+0xfe088970>
    cd74:	ldmpl	r2, {r2, r9, fp, ip, pc}^
    cd78:	movwcc	r6, #6803	; 0x1a93
    cd7c:			; <UNDEFINED> instruction: 0xe7716293
    cd80:	andsge	pc, r8, #14614528	; 0xdf0000
    cd84:	stmmi	r6, {r1, r3, r5, r9, sl, lr}
    cd88:			; <UNDEFINED> instruction: 0xf10a44fa
    cd8c:	ldrbtmi	r0, [r8], #-2612	; 0xfffff5cc
    cd90:			; <UNDEFINED> instruction: 0xf0224651
    cd94:	stccs	13, cr15, [r0, #-668]	; 0xfffffd64
    cd98:	mrcge	4, 1, APSR_nzcv, cr14, cr15, {1}
    cd9c:	vmla.f64	d4, d24, d1
    cda0:			; <UNDEFINED> instruction: 0xf8cd6a10
    cda4:	ldrtmi	fp, [r1], r8
    cda8:	sxtahmi	r4, fp, fp, ror #8
    cdac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cdb0:	ldrmi	r4, [ip], -r7, lsr #12
    cdb4:			; <UNDEFINED> instruction: 0xf1094648
    cdb8:			; <UNDEFINED> instruction: 0xf7fe0930
    cdbc:			; <UNDEFINED> instruction: 0x4642fdbd
    cdc0:			; <UNDEFINED> instruction: 0xf1084651
    cdc4:	strmi	r0, [r3], -r1, lsl #16
    cdc8:	strtmi	r4, [r0], -r6, lsl #12
    cdcc:	stc2	0, cr15, [sl, #136]	; 0x88
    cdd0:			; <UNDEFINED> instruction: 0xf7f64630
    cdd4:	strmi	lr, [r8, #2572]!	; 0xa0c
    cdd8:	ldrtmi	sp, [ip], -ip, ror #3
    cddc:	bvs	448644 <ftello64@plt+0x444ac8>
    cde0:			; <UNDEFINED> instruction: 0xf8dd465f
    cde4:	ldr	fp, [r4], -r8
    cde8:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    cdec:	cdp2	0, 5, cr15, cr8, cr2, {1}
    cdf0:	ldrdcc	pc, [r8], -fp
    cdf4:	bcs	706624 <ftello64@plt+0x702aa8>
    cdf8:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    cdfc:	streq	pc, [r1, -r7]
    ce00:	stmibvs	r2!, {r3, r4, r8, r9, sl, sp, lr, pc}^
    ce04:	blx	d5a3e <ftello64@plt+0xd1ec2>
    ce08:	ldcvs	3, cr4, [r9, #8]
    ce0c:			; <UNDEFINED> instruction: 0xf47f2902
    ce10:	ldclvs	14, cr10, [r8, #800]	; 0x320
    ce14:	adcvs	r6, r5, #-503316480	; 0xe2000000
    ce18:	stc2	0, cr15, [r0, #112]	; 0x70
    ce1c:	rscscc	pc, pc, r0, lsl r1	; <UNPREDICTABLE>
    ce20:			; <UNDEFINED> instruction: 0xf1416520
    ce24:	strbvs	r3, [r1, #-511]!	; 0xfffffe01
    ce28:	svccc	0x0014f856
    ce2c:	ldmvs	r1!, {r4, r5, r6, fp, sp, lr}
    ce30:	rscvs	r6, r3, #15859712	; 0xf20000
    ce34:	cmnvs	r1, #32, 6	; 0x80000000
    ce38:	ldmdbvs	r3!, {r1, r5, r7, r8, r9, sp, lr}
    ce3c:	ldrt	r6, [r0], r3, ror #7
    ce40:	tstcs	sp, sl, asr r8
    ce44:	smlabtcs	r0, r0, r2, pc	; <UNPREDICTABLE>
    ce48:	ldmdaeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ce4c:	vmvn.i32	q10, #524288	; 0x00080000
    ce50:			; <UNDEFINED> instruction: 0xf0122800
    ce54:			; <UNDEFINED> instruction: 0x4640fcdb
    ce58:	ldc	0, cr11, [sp], #28
    ce5c:	pop	{r2, r8, r9, fp, pc}
    ce60:	ldmdavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ce64:			; <UNDEFINED> instruction: 0xf47f2a08
    ce68:	bls	178a18 <ftello64@plt+0x174e9c>
    ce6c:			; <UNDEFINED> instruction: 0xf43f2a00
    ce70:	ldrbeq	sl, [sp], -r6, ror #29
    ce74:	andcs	sp, ip, r9, asr #8
    ce78:	ldmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce7c:	bmi	1327450 <ftello64@plt+0x13238d4>
    ce80:	sbcslt	r6, r9, #180, 18	; 0x2d0000
    ce84:	bl	9e074 <ftello64@plt+0x9a4f8>
    ce88:	stmdbmi	sl, {r0, r7, r9}^
    ce8c:	ldmdavs	r4, {r2, r7, sp, lr}^
    ce90:			; <UNDEFINED> instruction: 0x460a6050
    ce94:	subvs	r9, r3, r4, lsl #18
    ce98:	stmpl	r9, {r2, sp, lr}
    ce9c:	ldrdcc	pc, [r8], -fp
    cea0:	andcc	r6, r1, #655360	; 0xa0000
    cea4:	strb	r6, [sl], sl
    cea8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    ceac:	ldmdbvs	r1!, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    ceb0:	sbclt	r4, sl, #67584	; 0x10800
    ceb4:	bl	de0a8 <ftello64@plt+0xda52c>
    ceb8:	ldmdavs	fp, {r1, r7, r8, r9}^
    cebc:	ands	fp, r9, r3, lsl r9
    cec0:			; <UNDEFINED> instruction: 0xb1bb681b
    cec4:	addsmi	r6, r1, #5898240	; 0x5a0000
    cec8:	ldmibvs	r0!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    cecc:	addmi	r6, r2, #10092544	; 0x9a0000
    ced0:			; <UNDEFINED> instruction: 0xf8dbd1f6
    ced4:	ldrbeq	r3, [r8], -r8
    ced8:	ldrbeq	sp, [r8], #1054	; 0x41e
    cedc:	blmi	9c1f70 <ftello64@plt+0x9be3f4>
    cee0:	ldmdaeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cee4:	vmlsl.s8	<illegal reg q12.5>, d0, d4
    cee8:	ldmpl	r2, {fp, sp}^
    ceec:	movwcc	r6, #6931	; 0x1b13
    cef0:	ssat	r6, #24, r3, lsl #6
    cef4:	ldrdcc	pc, [r8], -fp
    cef8:			; <UNDEFINED> instruction: 0xf57f065b
    cefc:	ldmdami	r0!, {r0, r2, r3, r7, r8, sl, fp, sp, pc}
    cf00:	ldrbtmi	r6, [r8], #-2482	; 0xfffff64e
    cf04:	stc2l	0, cr15, [lr], #136	; 0x88
    cf08:	stmdami	lr!, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    cf0c:	andne	lr, r5, #3506176	; 0x358000
    cf10:			; <UNDEFINED> instruction: 0xf0224478
    cf14:	str	pc, [lr, r7, ror #25]!
    cf18:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    cf1c:	stc2l	0, cr15, [r2], #136	; 0x88
    cf20:	ldrdcc	pc, [r8], -fp
    cf24:	stmdami	r9!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    cf28:			; <UNDEFINED> instruction: 0xf0224478
    cf2c:			; <UNDEFINED> instruction: 0xe7d6fdb9
    cf30:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    cf34:	ldc2	0, cr15, [r4, #136]!	; 0x88
    cf38:	cdpne	7, 6, cr14, cr9, cr12, {0}
    cf3c:	submi	r4, pc, #184, 12	; 0xb800000
    cf40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cf44:	cmpmi	pc, r0, lsr #24
    cf48:	str	r6, [r5], -r3, lsr #3
    cf4c:	andeq	r8, r4, r4, asr #3
    cf50:	andeq	r8, r4, r8, ror r8
    cf54:	andeq	r0, r0, r4, asr r4
    cf58:	andeq	lr, r2, lr, lsr #11
    cf5c:	andeq	lr, r2, r6, lsr #11
    cf60:	andeq	lr, r2, r0, asr #9
    cf64:	andeq	lr, r2, r2, asr r3
    cf68:	andeq	lr, r2, r4, lsl #6
    cf6c:	andeq	lr, r2, lr, asr #8
    cf70:	andeq	ip, r2, r6, asr r3
    cf74:	strdeq	lr, [r2], -r8
    cf78:	andeq	r0, r0, r8, lsr #8
    cf7c:	andeq	lr, r2, r4, ror r1
    cf80:	andeq	lr, r2, r0, lsl r1
    cf84:	andeq	lr, r2, ip, lsr r3
    cf88:	andeq	sp, r2, r2, lsl #25
    cf8c:	andeq	ip, r2, ip, lsl #3
    cf90:	strheq	lr, [r2], -r6
    cf94:	strheq	lr, [r2], -r4
    cf98:	andeq	lr, r2, r2, lsr #1
    cf9c:	andeq	lr, r2, r0, asr r2
    cfa0:	andeq	lr, r2, r6, ror r0
    cfa4:	andeq	lr, r2, ip, ror r0
    cfa8:	andeq	lr, r2, r6
    cfac:	muleq	r2, r4, pc	; <UNPREDICTABLE>
    cfb0:	andeq	r8, r4, r0, ror #7
    cfb4:	andeq	r0, r0, r4, lsl #8
    cfb8:	strdeq	sp, [r2], -sl
    cfbc:			; <UNDEFINED> instruction: 0x000483b0
    cfc0:	andeq	sp, r2, r6, ror #30
    cfc4:	andeq	lr, r2, r8, lsr #32
    cfc8:	andeq	sp, r2, sl, lsl pc
    cfcc:	andeq	sp, r2, r8, ror pc
    cfd0:	muleq	r2, r6, pc	; <UNPREDICTABLE>
    cfd4:	ldrbmi	lr, [r0, sp, lsr #18]!
    cfd8:	ldmdbmi	r5!, {r2, r3, r9, sl, lr}^
    cfdc:	blmi	1d79224 <ftello64@plt+0x1d756a8>
    cfe0:			; <UNDEFINED> instruction: 0xf8df4479
    cfe4:	stmiapl	fp, {r2, r4, r6, r7, r8, pc}^
    cfe8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    cfec:			; <UNDEFINED> instruction: 0xf04f930f
    cff0:	bcs	dbf8 <ftello64@plt+0xa07c>
    cff4:	adcshi	pc, r1, r0
    cff8:			; <UNDEFINED> instruction: 0x46166853
    cffc:	bcs	1a706c <ftello64@plt+0x1a34f0>
    d000:	adcshi	pc, r8, r0, asr #32
    d004:	rsble	r2, sl, r0, lsl #24
    d008:	ldrdls	pc, [r4], -r3
    d00c:	strcs	r4, [r0, #-1543]	; 0xfffff9f9
    d010:	mrrc2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    d014:	adcvs	r6, r5, #32, 24	; 0x2000
    d018:	ldc2	0, cr15, [ip, #-156]	; 0xffffff64
    d01c:			; <UNDEFINED> instruction: 0xf04f4b67
    d020:			; <UNDEFINED> instruction: 0xf04f32ff
    d024:			; <UNDEFINED> instruction: 0xf04f30ff
    d028:	strtvs	r3, [r5], #-511	; 0xfffffe01
    d02c:	stmib	r4, {r1, r5, r6, r7, sl, sp, lr}^
    d030:			; <UNDEFINED> instruction: 0xf8580114
    d034:	bvs	fe6d9048 <ftello64@plt+0xfe6d54cc>
    d038:	bmi	18795cc <ftello64@plt+0x1875a50>
    d03c:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    d040:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d044:	subsmi	r9, sl, pc, lsl #22
    d048:	addshi	pc, r2, r0, asr #32
    d04c:	andslt	r4, r0, r8, lsr #12
    d050:			; <UNDEFINED> instruction: 0x87f0e8bd
    d054:			; <UNDEFINED> instruction: 0xf7fe4620
    d058:	strmi	pc, [r5], -r1, lsr #20
    d05c:	mvnle	r2, r0, lsl #16
    d060:	beq	34949c <ftello64@plt+0x345920>
    d064:			; <UNDEFINED> instruction: 0x46384631
    d068:			; <UNDEFINED> instruction: 0xf874f7f7
    d06c:			; <UNDEFINED> instruction: 0x46292230
    d070:			; <UNDEFINED> instruction: 0xf7f64650
    d074:	bge	87d54 <ftello64@plt+0x841d8>
    d078:	strbmi	sl, [r8], -r8, lsl #18
    d07c:	stc2l	0, cr15, [r2], {12}
    d080:	bcs	53388c <ftello64@plt+0x52fd10>
    d084:	addhi	pc, ip, r0, asr #32
    d088:	movwcs	r4, #42528	; 0xa620
    d08c:			; <UNDEFINED> instruction: 0xf7ff9303
    d090:	strtmi	pc, [fp], -sp, asr #23
    d094:	andcs	r4, r1, #84934656	; 0x5100000
    d098:			; <UNDEFINED> instruction: 0xf7ff4620
    d09c:	bllt	44c2f0 <ftello64@plt+0x448774>
    d0a0:	blcs	27334 <ftello64@plt+0x237b8>
    d0a4:	bvs	8c3e70 <ftello64@plt+0x8c02f4>
    d0a8:	ble	1b9dafc <ftello64@plt+0x1b99f80>
    d0ac:	blx	958e6 <ftello64@plt+0x91d6a>
    d0b0:	lfmvs	f4, 4, [r2, #12]
    d0b4:	andsle	r2, sl, r1, lsl #20
    d0b8:	eorle	r2, sl, r2, lsl #20
    d0bc:	bcs	27150 <ftello64@plt+0x235d4>
    d0c0:			; <UNDEFINED> instruction: 0xb123d03d
    d0c4:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    d0c8:			; <UNDEFINED> instruction: 0xf7fe4620
    d0cc:	blmi	f8c018 <ftello64@plt+0xf8849c>
    d0d0:			; <UNDEFINED> instruction: 0xf8582500
    d0d4:	ldmdbvs	r3, {r0, r1, sp}^
    d0d8:	cmpvs	r3, r1, lsl #6
    d0dc:	strcs	lr, [sp, #-1965]!	; 0xfffff853
    d0e0:	strcs	pc, [r0, #-704]	; 0xfffffd40
    d0e4:	ldrcs	lr, [ip, #-1961]	; 0xfffff857
    d0e8:	strcs	pc, [r0, #-704]	; 0xfffffd40
    d0ec:	andcs	lr, ip, #43253760	; 0x2940000
    d0f0:	blx	9e9be <ftello64@plt+0x9ae42>
    d0f4:	ldclvs	3, cr4, [r8, #12]
    d0f8:			; <UNDEFINED> instruction: 0xffb4f000
    d0fc:	stmdavs	r3!, {r0, r2, r9, sl, lr}
    d100:	stmdavs	r3!, {r0, r1, r5, r8, ip, sp, pc}^
    d104:			; <UNDEFINED> instruction: 0x4620b913
    d108:	blx	feccb10a <ftello64@plt+0xfecc758e>
    d10c:	orrsle	r2, r4, r0, lsl #26
    d110:	stmdbge	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d114:			; <UNDEFINED> instruction: 0xf7fe4630
    d118:			; <UNDEFINED> instruction: 0x4605fb37
    d11c:	mvnle	r2, r0, lsl #16
    d120:	andcs	r6, ip, #10682368	; 0xa30000
    d124:	blx	b3536 <ftello64@plt+0xaf9ba>
    d128:	ldmib	r1, {r0, r1, r8, r9, lr}^
    d12c:	ldfvse	f2, [r8, #44]	; 0x2c
    d130:	mrc2	0, 5, pc, cr14, cr12, {0}
    d134:	stmdals	r2, {r0, r2, r9, sl, lr}
    d138:	stc2	0, cr15, [ip], {39}	; 0x27
    d13c:	ldrdlt	lr, [r3, #-127]	; 0xffffff81
    d140:	ldmdblt	r3!, {r0, r1, r5, r6, fp, sp, lr}
    d144:	strcs	r4, [r1, #-1568]	; 0xfffff9e0
    d148:	blx	fe4cb14a <ftello64@plt+0xfe4c75ce>
    d14c:	strcs	pc, [r0, #-704]	; 0xfffffd40
    d150:	strcs	lr, [r1, #-1907]	; 0xfffff88d
    d154:	strcs	pc, [r0, #-704]	; 0xfffffd40
    d158:	blmi	706f1c <ftello64@plt+0x7033a0>
    d15c:	rscspl	pc, ip, #64, 4
    d160:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
    d164:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d168:	ldrbtmi	r3, [r8], #-852	; 0xfffffcac
    d16c:	ldc2	0, cr15, [r0], #136	; 0x88
    d170:	ldmda	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d174:	vpadd.i8	d20, d0, d7
    d178:	ldmdbmi	r7, {r0, r2, r3, r4, r5, r6, r7, r9, ip, lr}
    d17c:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
    d180:	cmpcc	r4, #2030043136	; 0x79000000
    d184:			; <UNDEFINED> instruction: 0xf0224478
    d188:	blmi	58c41c <ftello64@plt+0x5888a0>
    d18c:	andsvs	pc, ip, #64, 4
    d190:	ldmdami	r5, {r2, r4, r8, fp, lr}
    d194:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d198:	ldrbtmi	r3, [r8], #-852	; 0xfffffcac
    d19c:	ldc2	0, cr15, [r8], {34}	; 0x22
    d1a0:	ldmdami	r3, {r1, r4, r8, r9, fp, lr}
    d1a4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    d1a8:	msreq	SPSR_fs, r3, lsl #2
    d1ac:	blx	1e4923e <ftello64@plt+0x1e456c2>
    d1b0:	andeq	r7, r4, r0, asr #23
    d1b4:	andeq	r0, r0, r8, lsl #8
    d1b8:			; <UNDEFINED> instruction: 0x00047bb8
    d1bc:	andeq	r0, r0, r4, asr r4
    d1c0:	andeq	r7, r4, r2, ror #22
    d1c4:	andeq	r0, r0, r8, lsr #8
    d1c8:	andeq	sp, r2, r4, ror lr
    d1cc:			; <UNDEFINED> instruction: 0x0002d7ba
    d1d0:	strdeq	sp, [r2], -sl
    d1d4:	andeq	sp, r2, sl, asr lr
    d1d8:	andeq	sp, r2, r0, lsr #15
    d1dc:	andeq	sp, r2, r4, ror #27
    d1e0:	andeq	sp, r2, r4, asr #28
    d1e4:	andeq	sp, r2, sl, lsl #15
    d1e8:	andeq	sp, r2, r6, lsl lr
    d1ec:	andeq	sp, r2, r4, lsr lr
    d1f0:	andeq	sp, r2, r6, ror #27
    d1f4:	blmi	55fa4c <ftello64@plt+0x55bed0>
    d1f8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d1fc:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    d200:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    d204:			; <UNDEFINED> instruction: 0xf04f930d
    d208:			; <UNDEFINED> instruction: 0xf7ff0300
    d20c:	strmi	pc, [r4], -pc, lsl #22
    d210:	strmi	fp, [r1], -r8, ror #18
    d214:	stmdage	r2, {r2, r3, r5, r9, sp}
    d218:	b	18cb1f8 <ftello64@plt+0x18c767c>
    d21c:	stmdbge	r1, {r0, r1, r5, r9, sl, lr}
    d220:	andcs	r4, r1, #40, 12	; 0x2800000
    d224:	strls	r2, [r1], #-1041	; 0xfffffbef
    d228:	blx	ff34b22e <ftello64@plt+0xff3476b2>
    d22c:	bmi	21ea44 <ftello64@plt+0x21aec8>
    d230:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d234:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d238:	subsmi	r9, sl, sp, lsl #22
    d23c:	strtmi	sp, [r0], -r2, lsl #2
    d240:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
    d244:	stmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d248:	andeq	r7, r4, r8, lsr #19
    d24c:	andeq	r0, r0, r8, lsl #8
    d250:	andeq	r7, r4, lr, ror #18
    d254:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    d258:	blmi	495b10 <ftello64@plt+0x491f94>
    d25c:	ldrbtmi	r2, [ip], #256	; 0x100
    d260:	addlt	fp, lr, r0, lsl r5
    d264:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    d268:	stmdage	r2, {r2, r9, sl, lr}
    d26c:	movwls	r6, #55323	; 0xd81b
    d270:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d274:	b	d4b254 <ftello64@plt+0xd476d8>
    d278:	movwcs	r4, #1568	; 0x620
    d27c:	stmdbge	r1, {r0, r9, sp}
    d280:	strls	r2, [r1], #-1042	; 0xfffffbee
    d284:	blx	fe7cb28a <ftello64@plt+0xfe7c770e>
    d288:	blmi	19faac <ftello64@plt+0x19bf30>
    d28c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d290:	blls	367300 <ftello64@plt+0x363784>
    d294:	qaddle	r4, sl, r1
    d298:	ldclt	0, cr11, [r0, #-56]	; 0xffffffc8
    d29c:	svc	0x00e2f7f5
    d2a0:	andeq	r7, r4, r2, asr #18
    d2a4:	andeq	r0, r0, r8, lsl #8
    d2a8:	andeq	r7, r4, r4, lsl r9
    d2ac:	addlt	fp, lr, r0, ror r5
    d2b0:			; <UNDEFINED> instruction: 0x460c4e13
    d2b4:			; <UNDEFINED> instruction: 0x46054b13
    d2b8:	eorcs	r4, ip, #2113929216	; 0x7e000000
    d2bc:	stmdage	r2, {r8, sp}
    d2c0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d2c4:			; <UNDEFINED> instruction: 0xf04f930d
    d2c8:			; <UNDEFINED> instruction: 0xf7f60300
    d2cc:	stmdavs	r6!, {r1, r3, r9, fp, sp, lr, pc}
    d2d0:	stmdavs	r5!, {r3, r5, r9, sl, lr}^
    d2d4:	andcs	r2, r1, #0, 6
    d2d8:	strcs	sl, [r8], #-2305	; 0xfffff6ff
    d2dc:	strls	r9, [r7, #-1542]	; 0xfffff9fa
    d2e0:			; <UNDEFINED> instruction: 0xf7ff9401
    d2e4:	bmi	24c0a8 <ftello64@plt+0x24852c>
    d2e8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d2ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d2f0:	subsmi	r9, sl, sp, lsl #22
    d2f4:	andlt	sp, lr, r1, lsl #2
    d2f8:			; <UNDEFINED> instruction: 0xf7f5bd70
    d2fc:	svclt	0x0000efb4
    d300:	andeq	r7, r4, r8, ror #17
    d304:	andeq	r0, r0, r8, lsl #8
    d308:			; <UNDEFINED> instruction: 0x000478b6
    d30c:	strdlt	fp, [pc], r0
    d310:			; <UNDEFINED> instruction: 0x460d4c15
    d314:			; <UNDEFINED> instruction: 0x46064b15
    d318:	eorcs	r4, ip, #124, 8	; 0x7c000000
    d31c:	stmdage	r2, {r8, sp}
    d320:	stcge	8, cr5, [r6], {227}	; 0xe3
    d324:	ldmdavs	fp, {r0, r1, r3, r8, r9, sl, sp}
    d328:			; <UNDEFINED> instruction: 0xf04f930d
    d32c:			; <UNDEFINED> instruction: 0xf7f60300
    d330:	stmdavs	r8!, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    d334:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    d338:	strls	r6, [r1, -fp, ror #17]
    d33c:	movwcs	ip, #1039	; 0x40f
    d340:	andcs	r6, r1, #40, 18	; 0xa0000
    d344:	eorvs	sl, r0, r1, lsl #18
    d348:			; <UNDEFINED> instruction: 0xf7ff4630
    d34c:	bmi	24c040 <ftello64@plt+0x2484c4>
    d350:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d354:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d358:	subsmi	r9, sl, sp, lsl #22
    d35c:	andlt	sp, pc, r1, lsl #2
    d360:			; <UNDEFINED> instruction: 0xf7f5bdf0
    d364:	svclt	0x0000ef80
    d368:	andeq	r7, r4, r8, lsl #17
    d36c:	andeq	r0, r0, r8, lsl #8
    d370:	andeq	r7, r4, lr, asr #16
    d374:	vqrshl.s8	<illegal reg q13.5>, q8, q0
    d378:	stmdavs	lr, {r0, r8, r9, lr}^
    d37c:	msreq	CPSR_, #192, 4
    d380:	strmi	r4, [r5], -ip, lsl #12
    d384:	movwcs	pc, #27555	; 0x6ba3	; <UNPREDICTABLE>
    d388:	bl	d3f58 <ftello64@plt+0xd03dc>
    d38c:	beq	fe6ce0dc <ftello64@plt+0xfe6ca560>
    d390:	biccs	lr, r3, #199680	; 0x30c00
    d394:			; <UNDEFINED> instruction: 0xf8501af3
    d398:	cmplt	r3, r3, lsr #32
    d39c:	and	r6, r1, r9, lsl #16
    d3a0:	teqlt	r3, fp, lsl r8
    d3a4:	addmi	r6, sl, #5898240	; 0x5a0000
    d3a8:	ldmvs	sl, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d3ac:			; <UNDEFINED> instruction: 0xd1f74296
    d3b0:	tstcs	ip, r0, ror sp
    d3b4:			; <UNDEFINED> instruction: 0xf7f62001
    d3b8:	stmdavs	r2!, {r2, r4, r5, r8, r9, fp, sp, lr, pc}^
    d3bc:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    d3c0:	msreq	CPSR_, #192, 4
    d3c4:	blx	fe8e7452 <ftello64@plt+0xfe8e38d6>
    d3c8:	stmib	r0, {r1, r8, r9, lr}^
    d3cc:	bne	ff451bd8 <ftello64@plt+0xff44e05c>
    d3d0:	cmpeq	r1, #3072	; 0xc00
    d3d4:	bl	ff0cfe48 <ftello64@plt+0xff0cc2cc>
    d3d8:	bne	ff4d62ec <ftello64@plt+0xff4d2770>
    d3dc:	eorcs	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    d3e0:	eoreq	pc, r3, r5, asr #16
    d3e4:	ldcllt	0, cr6, [r0, #-8]!
    d3e8:	blmi	79fc64 <ftello64@plt+0x79c0e8>
    d3ec:	push	{r1, r3, r4, r5, r6, sl, lr}
    d3f0:	strdlt	r4, [r4], r0
    d3f4:			; <UNDEFINED> instruction: 0xf10d58d3
    d3f8:	strmi	r0, [r7], -r8, lsl #16
    d3fc:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    d400:			; <UNDEFINED> instruction: 0xf04f9303
    d404:	movwcs	r0, #768	; 0x300
    d408:	and	r9, r5, r2, lsl #6
    d40c:	ldrtmi	r6, [r8], -r1, ror #16
    d410:			; <UNDEFINED> instruction: 0xff50f7f7
    d414:	stmiblt	r0!, {r0, r2, r9, sl, lr}
    d418:	strbmi	r2, [r1], -r0, lsl #4
    d41c:			; <UNDEFINED> instruction: 0xf0024630
    d420:			; <UNDEFINED> instruction: 0x4604fbd5
    d424:	mvnsle	r2, r0, lsl #16
    d428:	bmi	3dec44 <ftello64@plt+0x3db0c8>
    d42c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d430:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d434:	subsmi	r9, sl, r3, lsl #22
    d438:	strtmi	sp, [r8], -pc, lsl #2
    d43c:	pop	{r2, ip, sp, pc}
    d440:	stmdavs	r3!, {r4, r5, r6, r7, r8, pc}^
    d444:	tstls	r1, r9, lsl r8
    d448:	b	fe14b428 <ftello64@plt+0xfe1478ac>
    d44c:	strmi	r9, [r2], -r1, lsl #18
    d450:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    d454:			; <UNDEFINED> instruction: 0xf9aef022
    d458:			; <UNDEFINED> instruction: 0xf7f5e7e7
    d45c:	svclt	0x0000ef04
    d460:			; <UNDEFINED> instruction: 0x000477b4
    d464:	andeq	r0, r0, r8, lsl #8
    d468:	andeq	r7, r4, r2, ror r7
    d46c:	andeq	sp, r2, sl, lsl #24
    d470:	mvnsmi	lr, sp, lsr #18
    d474:			; <UNDEFINED> instruction: 0xf8df2400
    d478:	ldrshlt	lr, [lr], r8
    d47c:	ldrsbtgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    d480:	ldrbtmi	r4, [lr], #1551	; 0x60f
    d484:	ldrmi	r4, [r5], -r6, lsl #12
    d488:			; <UNDEFINED> instruction: 0xf85e460b
    d48c:	strtmi	ip, [r2], -ip
    d490:	tstcs	r2, r0, lsr #12
    d494:	ldrdgt	pc, [r0], -ip
    d498:	rsbsgt	pc, r4, sp, asr #17
    d49c:	stceq	0, cr15, [r0], {79}	; 0x4f
    d4a0:			; <UNDEFINED> instruction: 0xf0279401
    d4a4:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    d4a8:	strmi	sp, [r4], -r8, asr #2
    d4ac:			; <UNDEFINED> instruction: 0x46024633
    d4b0:			; <UNDEFINED> instruction: 0xf0272102
    d4b4:	strtmi	pc, [r2], -r3, ror #24
    d4b8:	strtmi	r4, [r0], -fp, lsr #12
    d4bc:			; <UNDEFINED> instruction: 0xf0272102
    d4c0:	bge	8c63c <ftello64@plt+0x88ac0>
    d4c4:			; <UNDEFINED> instruction: 0x46284631
    d4c8:	movwls	r2, #4865	; 0x1301
    d4cc:	cdp2	0, 12, cr15, cr10, cr2, {1}
    d4d0:	strmi	r4, [r0], r4, lsl #12
    d4d4:	blls	79a9c <ftello64@plt+0x75f20>
    d4d8:	teqle	sl, r0, lsl #22
    d4dc:	blmi	95fd7c <ftello64@plt+0x95c200>
    d4e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d4e4:	blls	767554 <ftello64@plt+0x7639d8>
    d4e8:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    d4ec:	andslt	r4, lr, r0, lsr #12
    d4f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d4f4:	strtmi	r4, [r9], -r2, lsl #12
    d4f8:			; <UNDEFINED> instruction: 0xf0224638
    d4fc:	blls	8cfd0 <ftello64@plt+0x89454>
    d500:	bllt	12ded18 <ftello64@plt+0x12db19c>
    d504:	bge	bc2dc <ftello64@plt+0xb8760>
    d508:	andcs	r4, r3, r1, lsr r6
    d50c:	bicvc	pc, r0, #1325400064	; 0x4f000000
    d510:			; <UNDEFINED> instruction: 0xf7f69306
    d514:	stmdblt	r8!, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    d518:	strtmi	r9, [r8], -r6, lsl #18
    d51c:	b	fea4b4fc <ftello64@plt+0xfea47980>
    d520:	sbcsle	r2, fp, r0, lsl #16
    d524:	stmia	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d528:			; <UNDEFINED> instruction: 0xf7f56800
    d52c:	strtmi	lr, [r9], -r4, asr #31
    d530:	ldmdami	r2, {r1, r9, sl, lr}
    d534:			; <UNDEFINED> instruction: 0xf0224478
    d538:			; <UNDEFINED> instruction: 0xe7cff93d
    d53c:	ldmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d540:			; <UNDEFINED> instruction: 0xf044b284
    d544:	stmdacs	r0, {sl, ip, sp, lr}
    d548:	blls	81c64 <ftello64@plt+0x7e0e8>
    d54c:	blcs	1ed64 <ftello64@plt+0x1b1e8>
    d550:			; <UNDEFINED> instruction: 0xf029d0c4
    d554:	strb	pc, [r1, r9, lsl #24]	; <UNPREDICTABLE>
    d558:	stc2	0, cr15, [r6], {41}	; 0x29
    d55c:	andhi	pc, r4, sp, asr #17
    d560:	sbcsle	r2, r0, r0, lsl #24
    d564:			; <UNDEFINED> instruction: 0xf0084628
    d568:	ldr	pc, [r4, r3, lsl #21]!
    d56c:	mrc	7, 3, APSR_nzcv, cr10, cr5, {7}
    d570:	andeq	r7, r4, lr, lsl r7
    d574:	andeq	r0, r0, r8, lsl #8
    d578:	andeq	r7, r4, r0, asr #13
    d57c:	andeq	sp, r2, r8, asr #22
    d580:	blmi	5dfde0 <ftello64@plt+0x5dc264>
    d584:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    d588:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    d58c:	movwls	r6, #14363	; 0x381b
    d590:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d594:	stfged	f3, [r1, #-708]	; 0xfffffd3c
    d598:	strmi	r4, [ip], -r6, lsl #12
    d59c:	stmdavs	r4!, {r0, sp, lr, pc}
    d5a0:	stmdavs	r2!, {r2, r7, r8, ip, sp, pc}^
    d5a4:			; <UNDEFINED> instruction: 0xf0236813
    d5a8:	blcs	18e1d0 <ftello64@plt+0x18a654>
    d5ac:	ldmdavs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d5b0:			; <UNDEFINED> instruction: 0xf00c4629
    d5b4:	strtmi	pc, [r9], -fp, lsl #16
    d5b8:			; <UNDEFINED> instruction: 0xf7ff4630
    d5bc:	stmdavs	r4!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d5c0:	mvnle	r2, r0, lsl #24
    d5c4:	blmi	19fde8 <ftello64@plt+0x19c26c>
    d5c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d5cc:	blls	e763c <ftello64@plt+0xe3ac0>
    d5d0:	qaddle	r4, sl, r1
    d5d4:	ldcllt	0, cr11, [r0, #-16]!
    d5d8:	mcr	7, 2, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    d5dc:	andeq	r7, r4, ip, lsl r6
    d5e0:	andeq	r0, r0, r8, lsl #8
    d5e4:	ldrdeq	r7, [r4], -r8
    d5e8:	mvnsmi	lr, #737280	; 0xb4000
    d5ec:	addlt	r4, r3, r7, lsl #12
    d5f0:			; <UNDEFINED> instruction: 0x460c203f
    d5f4:			; <UNDEFINED> instruction: 0xf7f64615
    d5f8:	strmi	lr, [r6], -lr, lsr #20
    d5fc:			; <UNDEFINED> instruction: 0xf0086820
    d600:	cmnlt	r0, sp, lsr sl	; <UNPREDICTABLE>
    d604:	andcs	r2, r1, r0, lsl #6
    d608:			; <UNDEFINED> instruction: 0xf7f6602b
    d60c:			; <UNDEFINED> instruction: 0x4630e992
    d610:	b	84b5f0 <ftello64@plt+0x847a74>
    d614:	strcs	r6, [r0, #-2091]	; 0xfffff7d5
    d618:			; <UNDEFINED> instruction: 0x4628b17b
    d61c:	pop	{r0, r1, ip, sp, pc}
    d620:	strdcs	r8, [r1, -r0]
    d624:			; <UNDEFINED> instruction: 0xf0276820
    d628:	eorvs	pc, r8, r5, lsr fp	; <UNPREDICTABLE>
    d62c:			; <UNDEFINED> instruction: 0xf7f64630
    d630:	stmdavs	fp!, {r1, r4, r9, fp, sp, lr, pc}
    d634:	blcs	16a3c <ftello64@plt+0x12ec0>
    d638:			; <UNDEFINED> instruction: 0xf7f5d1ef
    d63c:			; <UNDEFINED> instruction: 0x4606eff8
    d640:	tstlt	r0, r5, lsl #12
    d644:	strcs	pc, [r0], -r0, asr #5
    d648:	ldmdbmi	r0, {r0, r2, r4, r5, r9, sl, lr}
    d64c:	andcs	r2, r0, r5, lsl #4
    d650:	sxtab16mi	r4, r1, r9, ror #8
    d654:	stcl	7, cr15, [lr, #980]!	; 0x3d4
    d658:	tstls	r1, r1, lsr #16
    d65c:	ldrtmi	r4, [r0], -r0, lsl #13
    d660:	ldmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d664:	strmi	r9, [r2], -r1, lsl #18
    d668:			; <UNDEFINED> instruction: 0xf0224640
    d66c:	stmdavs	r0!, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
    d670:	ldc	7, cr15, [ip, #980]!	; 0x3d4
    d674:	andls	pc, r0, r4, asr #17
    d678:			; <UNDEFINED> instruction: 0xf7f56838
    d67c:			; <UNDEFINED> instruction: 0x4628edb8
    d680:	andls	pc, r0, r7, asr #17
    d684:	pop	{r0, r1, ip, sp, pc}
    d688:	svclt	0x000083f0
    d68c:	andeq	sp, r2, r0, ror #20
    d690:	mvnsmi	lr, #737280	; 0xb4000
    d694:	bmi	ff75f0dc <ftello64@plt+0xff75b560>
    d698:	blmi	ff7798cc <ftello64@plt+0xff775d50>
    d69c:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    d6a0:	strmi	r4, [sp], -r8, lsl #12
    d6a4:	ldmpl	r3, {r1, r8, sp}^
    d6a8:	msrls	SPSR_f, #14614528	; 0xdf0000
    d6ac:	movwls	r6, #38939	; 0x981b
    d6b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d6b4:	stmib	sp, {r8, r9, sp}^
    d6b8:			; <UNDEFINED> instruction: 0xf7f63306
    d6bc:	ldrbtmi	lr, [r9], #2182	; 0x886
    d6c0:	cmnle	pc, r0, lsl #16
    d6c4:	strtmi	r4, [r8], -r4, lsl #12
    d6c8:	blx	ff5c976c <ftello64@plt+0xff5c5bf0>
    d6cc:	svclt	0x00082e01
    d6d0:	strmi	r2, [r7], -r0, lsl #16
    d6d4:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
    d6d8:	orrhi	pc, r2, r0
    d6dc:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    d6e0:	tstcs	r1, r6, lsl #24
    d6e4:	strbmi	r4, [fp], -r8, lsr #12
    d6e8:			; <UNDEFINED> instruction: 0xf0194622
    d6ec:	orrslt	pc, r8, #47, 30	; 0xbc
    d6f0:	ldrtmi	r4, [r8], -r4, lsl #12
    d6f4:			; <UNDEFINED> instruction: 0xf9aef027
    d6f8:			; <UNDEFINED> instruction: 0xf7f59806
    d6fc:	stmdals	r7, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    d700:	ldcl	7, cr15, [r4, #-980]!	; 0xfffffc2c
    d704:	blmi	ff0a021c <ftello64@plt+0xff09c6a0>
    d708:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d70c:	blls	26777c <ftello64@plt+0x263c00>
    d710:			; <UNDEFINED> instruction: 0xf040405a
    d714:	strtmi	r8, [r0], -r3, ror #2
    d718:	pop	{r0, r1, r3, ip, sp, pc}
    d71c:			; <UNDEFINED> instruction: 0xf7f583f0
    d720:	stmdavs	r3, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d724:	blcs	9ef48 <ftello64@plt+0x9b3cc>
    d728:	adcshi	pc, r0, r0
    d72c:	svc	0x007ef7f5
    d730:	addlt	fp, r0, #16, 2
    d734:	strvc	pc, [r0], #-64	; 0xffffffc0
    d738:	andcs	r4, r5, #184, 18	; 0x2e0000
    d73c:	ldrbtmi	r2, [r9], #-0
    d740:	ldcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    d744:	ldmdavs	r8!, {r1, r2, r9, sl, lr}
    d748:	mrc	7, 5, APSR_nzcv, cr4, cr5, {7}
    d74c:	strmi	r4, [r2], -r9, lsr #12
    d750:			; <UNDEFINED> instruction: 0xf0224630
    d754:	strb	pc, [pc, pc, lsr #16]	; <UNPREDICTABLE>
    d758:	bge	15efe0 <ftello64@plt+0x15b464>
    d75c:			; <UNDEFINED> instruction: 0xf7ff4649
    d760:	strmi	pc, [r4], -r3, asr #30
    d764:	bicle	r2, r4, r0, lsl #16
    d768:	stmdals	r5, {r0, r9, sl, fp, sp}
    d76c:	mrcne	0, 5, sp, cr3, cr5, {3}
    d770:	ldmdble	r2!, {r0, r8, r9, fp, sp}
    d774:			; <UNDEFINED> instruction: 0xf7ff4641
    d778:			; <UNDEFINED> instruction: 0x4603fe37
    d77c:			; <UNDEFINED> instruction: 0xf0402800
    d780:	ldrtmi	r8, [r8], -r2, ror #1
    d784:			; <UNDEFINED> instruction: 0xf966f027
    d788:	stmdals	r5, {r3, r5, r7, r8, fp, ip, sp, pc}
    d78c:			; <UNDEFINED> instruction: 0xf962f027
    d790:			; <UNDEFINED> instruction: 0xf0402800
    d794:	ldmib	sp, {r0, r2, r3, r4, r5, r7, pc}^
    d798:	strtmi	r0, [sl], -r6, lsl #2
    d79c:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d7a0:	str	r4, [r9, r4, lsl #12]!
    d7a4:	svc	0x0042f7f5
    d7a8:	addlt	fp, r0, #24, 2
    d7ac:	strvc	pc, [r0], #-64	; 0xffffffc0
    d7b0:	strmi	lr, [r4], -r8, lsr #15
    d7b4:			; <UNDEFINED> instruction: 0xf7f5e7a6
    d7b8:	tstlt	r0, sl, lsr pc
    d7bc:			; <UNDEFINED> instruction: 0xf040b280
    d7c0:			; <UNDEFINED> instruction: 0xf7f57400
    d7c4:	stmdavs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    d7c8:	mrc	7, 3, APSR_nzcv, cr4, cr5, {7}
    d7cc:	strmi	r4, [r2], -r9, lsr #12
    d7d0:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    d7d4:			; <UNDEFINED> instruction: 0xffeef021
    d7d8:			; <UNDEFINED> instruction: 0xf8dfe78e
    d7dc:	strmi	r9, [r1], -r8, asr #4
    d7e0:	tstcs	r2, #3620864	; 0x374000
    d7e4:	addsvs	pc, r7, r0, asr #4
    d7e8:	strdls	r4, [r1], -r9
    d7ec:	andls	pc, r0, sp, asr #17
    d7f0:			; <UNDEFINED> instruction: 0xf0114638
    d7f4:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    d7f8:	sbchi	pc, r6, r0, asr #32
    d7fc:	blcs	34454 <ftello64@plt+0x308d8>
    d800:	rscshi	pc, r2, r0
    d804:			; <UNDEFINED> instruction: 0x464a9914
    d808:			; <UNDEFINED> instruction: 0x63a1f240
    d80c:			; <UNDEFINED> instruction: 0xf0114638
    d810:	stmdacs	r0, {r0, r1, r6, r7, sl, fp, ip, sp, lr, pc}
    d814:	sbchi	pc, r3, r0, asr #32
    d818:	stmdals	r5, {r1, r9, sl, fp, sp}
    d81c:	rschi	pc, sp, r0, asr #32
    d820:	strmi	r4, [r1], -r1, lsl #21
    d824:			; <UNDEFINED> instruction: 0x63b6f240
    d828:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    d82c:	blx	ffe4987a <ftello64@plt+0xffe45cfe>
    d830:	adcle	r1, r6, r2, asr #24
    d834:	strmi	r9, [r4], -r7, lsl #20
    d838:			; <UNDEFINED> instruction: 0xf7f69203
    d83c:	bls	107a74 <ftello64@plt+0x103ef8>
    d840:	strmi	r4, [r3], -r9, lsr #12
    d844:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    d848:			; <UNDEFINED> instruction: 0xffb4f021
    d84c:			; <UNDEFINED> instruction: 0xf0274638
    d850:	stmdals	r5, {r0, r8, fp, ip, sp, lr, pc}
    d854:			; <UNDEFINED> instruction: 0xf988f027
    d858:	bmi	1d87598 <ftello64@plt+0x1d83a1c>
    d85c:	vmax.s8	d20, d0, d1
    d860:	ldrtmi	r6, [r8], -fp, lsl #7
    d864:			; <UNDEFINED> instruction: 0xf011447a
    d868:	mcrrne	11, 13, pc, r1, cr11	; <UNPREDICTABLE>
    d86c:	svclt	0x00084603
    d870:			; <UNDEFINED> instruction: 0xf43f9805
    d874:	bls	1f9678 <ftello64@plt+0x1f5afc>
    d878:	andls	r4, r3, #28, 12	; 0x1c00000
    d87c:	stmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d880:	strtmi	r9, [r9], -r3, lsl #20
    d884:	stmdami	fp!, {r0, r1, r9, sl, lr}^
    d888:			; <UNDEFINED> instruction: 0xe7dd4478
    d88c:			; <UNDEFINED> instruction: 0xf7f6203f
    d890:	strmi	lr, [r6], -r2, ror #17
    d894:			; <UNDEFINED> instruction: 0xf0084628
    d898:	stmdacs	r0, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    d89c:	andcs	sp, r1, sp, asr #32
    d8a0:			; <UNDEFINED> instruction: 0xf7f69405
    d8a4:	ldrtmi	lr, [r0], -r6, asr #16
    d8a8:	ldm	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d8ac:	blcs	344c8 <ftello64@plt+0x3094c>
    d8b0:	blmi	1881ab0 <ftello64@plt+0x187df34>
    d8b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d8b8:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    d8bc:	movwcs	sp, #91	; 0x5b
    d8c0:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    d8c4:	and	r9, r5, r8, lsl #6
    d8c8:	stmdals	r5, {r0, r4, r5, r6, fp, sp, lr}
    d8cc:	mcr2	7, 7, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    d8d0:	cmple	r0, r0, lsl #16
    d8d4:	strbmi	r2, [r9], -r0, lsl #4
    d8d8:			; <UNDEFINED> instruction: 0xf0024640
    d8dc:			; <UNDEFINED> instruction: 0x4606f977
    d8e0:	mvnsle	r2, r0, lsl #16
    d8e4:			; <UNDEFINED> instruction: 0xf0279805
    d8e8:	stmdacs	r0, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    d8ec:	svcge	0x0061f43f
    d8f0:	mrc	7, 4, APSR_nzcv, cr12, cr5, {7}
    d8f4:	addlt	fp, r0, #16, 2
    d8f8:	strvc	pc, [r0], #-64	; 0xffffffc0
    d8fc:			; <UNDEFINED> instruction: 0xf7f56838
    d900:			; <UNDEFINED> instruction: 0x4629edda
    d904:	stmdami	sp, {r1, r9, sl, lr}^
    d908:			; <UNDEFINED> instruction: 0xf0214478
    d90c:	usat	pc, #25, r3, asr #30	; <UNPREDICTABLE>
    d910:	mcr	7, 4, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d914:			; <UNDEFINED> instruction: 0xf044b284
    d918:	stmdblt	r0, {sl, ip, sp, lr}
    d91c:			; <UNDEFINED> instruction: 0xf7f54604
    d920:	stmdbls	r7, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    d924:	stmdavs	r0, {r0, r1, r8, ip, pc}
    d928:	stcl	7, cr15, [r4, #980]	; 0x3d4
    d92c:	strmi	r9, [r2], -r3, lsl #18
    d930:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    d934:			; <UNDEFINED> instruction: 0xff3ef021
    d938:	ldrdcs	lr, [r1, -lr]
    d93c:			; <UNDEFINED> instruction: 0xf0274628
    d940:	andls	pc, r5, r9, lsr #19
    d944:	ldrtmi	lr, [r8], -pc, lsr #15
    d948:			; <UNDEFINED> instruction: 0xf027461c
    d94c:	stmdals	r5, {r0, r1, r7, fp, ip, sp, lr, pc}
    d950:			; <UNDEFINED> instruction: 0xf90af027
    d954:	ldmdavs	r2!, {r4, r6, r7, r9, sl, sp, lr, pc}^
    d958:	ldmdavs	r1, {r2, r9, sl, lr}
    d95c:			; <UNDEFINED> instruction: 0xf7f59103
    d960:	stmdbls	r3, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d964:	ldmdami	r7!, {r1, r9, sl, lr}
    d968:			; <UNDEFINED> instruction: 0xf0214478
    d96c:	stmdals	r5, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d970:			; <UNDEFINED> instruction: 0xf8faf027
    d974:	ldmdbmi	r4!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
    d978:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d97c:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    d980:			; <UNDEFINED> instruction: 0xf0214629
    d984:	ldr	pc, [sl, r5, ror #29]
    d988:	strmi	r9, [r4], -r7, lsl #20
    d98c:			; <UNDEFINED> instruction: 0xf7f59203
    d990:	bls	109920 <ftello64@plt+0x105da4>
    d994:	strmi	r4, [r3], -r9, lsr #12
    d998:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    d99c:			; <UNDEFINED> instruction: 0x4604e754
    d9a0:	svc	0x00d8f7f5
    d9a4:			; <UNDEFINED> instruction: 0x46299a14
    d9a8:	stmdami	r9!, {r0, r1, r9, sl, lr}
    d9ac:	smlsldx	r4, fp, r8, r4
    d9b0:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
    d9b4:	addlt	fp, r0, #16, 2
    d9b8:	strvc	pc, [r0], #-64	; 0xffffffc0
    d9bc:	andcs	r4, r5, #606208	; 0x94000
    d9c0:	ldrbtmi	r2, [r9], #-0
    d9c4:	ldc	7, cr15, [r6], #-980	; 0xfffffc2c
    d9c8:	ldmdavs	r8!, {r1, r2, r9, sl, lr}
    d9cc:	ldcl	7, cr15, [r2, #-980]!	; 0xfffffc2c
    d9d0:	strmi	r4, [r2], -r9, lsr #12
    d9d4:			; <UNDEFINED> instruction: 0xf0214630
    d9d8:	ldr	pc, [r3], sp, ror #29
    d9dc:	mcrr	7, 15, pc, r2, cr5	; <UNPREDICTABLE>
    d9e0:	mrc	7, 2, APSR_nzcv, cr0, cr5, {7}
    d9e4:	strt	r4, [r1], r7, lsl #12
    d9e8:			; <UNDEFINED> instruction: 0x46494b1b
    d9ec:	vst2.8	{d20-d21}, [pc :64], fp
    d9f0:	ldrbtmi	r6, [fp], #-724	; 0xfffffd2c
    d9f4:			; <UNDEFINED> instruction: 0xf0224478
    d9f8:	strbmi	pc, [r1], -fp, ror #16	; <UNPREDICTABLE>
    d9fc:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
    da00:	stmdacs	r0, {r0, r1, r9, sl, lr}
    da04:	stmdals	r5, {r0, r1, r2, r3, r4, r7, r8, ip, lr, pc}
    da08:	svclt	0x0000e70a
    da0c:	andeq	r7, r4, r2, lsl #10
    da10:	andeq	r0, r0, r8, lsl #8
    da14:	andeq	r7, r4, r2, ror #9
    da18:	muleq	r4, r8, r4
    da1c:			; <UNDEFINED> instruction: 0x0002d9ba
    da20:	andeq	sp, r2, lr, lsl #18
    da24:	andeq	sp, r2, r8, lsr #18
    da28:	andeq	sp, r2, r6, ror #17
    da2c:	ldrdeq	sp, [r2], -lr
    da30:	andeq	sp, r2, ip, lsr #17
    da34:	muleq	r2, ip, r8
    da38:	andeq	r0, r0, r4, asr r4
    da3c:	ldrdeq	sp, [r2], -r8
    da40:	andeq	sp, r2, lr, lsr #15
    da44:	strdeq	sp, [r2], -r4
    da48:	andeq	sp, r2, lr, asr #14
    da4c:	andeq	sp, r2, sl, lsl #15
    da50:	andeq	sp, r2, r4, lsr #15
    da54:	andeq	sp, r2, lr, ror #13
    da58:	strdeq	sp, [r2], -r6
    da5c:	andeq	sp, r2, r0, asr r7
    da60:	andscc	r2, r4, r2, lsl #2
    da64:			; <UNDEFINED> instruction: 0xf7f5b508
    da68:	blx	fec49530 <ftello64@plt+0xfec459b4>
    da6c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    da70:	svclt	0x0000bd08
    da74:	push	{r1, r2, r5, r8, r9, fp, lr}
    da78:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    da7c:	ldrdhi	pc, [r0], -r3
    da80:	svceq	0x0000f1b8
    da84:	ldmdavs	ip, {r2, r3, r4, r5, r8, ip, lr, pc}^
    da88:	strmi	r4, [pc], -r5, lsl #12
    da8c:	ldmdblt	r4, {r1, r2, r4, r9, sl, lr}
    da90:	stmdavs	r4!, {r0, r1, r2, r3, sp, lr, pc}
    da94:			; <UNDEFINED> instruction: 0xf104b16c
    da98:			; <UNDEFINED> instruction: 0x46290014
    da9c:			; <UNDEFINED> instruction: 0xf82af022
    daa0:	rscsle	r2, r6, r0, lsl #16
    daa4:	movwcs	fp, #4871	; 0x1307
    daa8:	rsbvs	r4, r3, r0, asr #12
    daac:	pop	{r2, r4, r5, sp, lr}
    dab0:			; <UNDEFINED> instruction: 0x462881f0
    dab4:	ldrsbhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    dab8:	ldc	7, cr15, [r2, #980]	; 0x3d4
    dabc:			; <UNDEFINED> instruction: 0x301844f8
    dac0:	b	e4ba9c <ftello64@plt+0xe47f20>
    dac4:	strmi	r4, [r4], -r9, lsr #12
    dac8:			; <UNDEFINED> instruction: 0xf7f53014
    dacc:	ldmib	r8, {r1, r3, r5, r6, sl, fp, sp, lr, pc}^
    dad0:	movwcs	r1, #513	; 0x201
    dad4:			; <UNDEFINED> instruction: 0xf8c86067
    dad8:	eorvs	r4, r1, r4
    dadc:	movwcc	lr, #10692	; 0x29c4
    dae0:			; <UNDEFINED> instruction: 0xb12a6123
    dae4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dae8:	eorsvs	r4, r4, r0, asr #12
    daec:	ldrhhi	lr, [r0, #141]!	; 0x8d
    daf0:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    daf4:			; <UNDEFINED> instruction: 0xf7f52001
    daf8:			; <UNDEFINED> instruction: 0xf8c8ef94
    dafc:	ldrb	r0, [r1, r8]!
    db00:	biccs	r4, r1, r5, lsl #20
    db04:	ldrbtmi	r4, [sl], #-2053	; 0xfffff7fb
    db08:	andcc	r4, r8, #120, 8	; 0x78000000
    db0c:			; <UNDEFINED> instruction: 0xffd0f021
    db10:	ldrdeq	r7, [r4], -lr
    db14:	muleq	r4, ip, sp
    db18:	andeq	sp, r2, r2, ror #23
    db1c:	andeq	sp, r2, r8, lsl #12
    db20:	stmdavs	r3, {r5, r8, ip, sp, pc}^
    db24:	andcs	fp, r1, fp, lsl #2
    db28:			; <UNDEFINED> instruction: 0xe7994770
    db2c:	svclt	0x00004770
    db30:	cmnlt	r0, r0, lsl r5
    db34:	cmncs	r0, r4, lsl #12
    db38:			; <UNDEFINED> instruction: 0xf7f52001
    db3c:	ldrdlt	lr, [r8, -r8]!
    db40:	andvs	r4, r4, r8, lsl #20
    db44:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    db48:	andsvs	r3, r3, r1, lsl #6
    db4c:	blmi	1bcf94 <ftello64@plt+0x1b9418>
    db50:	stmdbmi	r6, {r0, r2, r4, r5, r6, r7, r9, sp}
    db54:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    db58:			; <UNDEFINED> instruction: 0x33244479
    db5c:			; <UNDEFINED> instruction: 0xf0214478
    db60:	svclt	0x0000ffb7
    db64:	andeq	r7, r4, r4, lsl sp
    db68:	muleq	r2, r2, fp
    db6c:			; <UNDEFINED> instruction: 0x0002d5b8
    db70:	andeq	sp, r2, r8, lsl r6
    db74:	addlt	fp, r2, r0, lsl r5
    db78:	movslt	r9, r1
    db7c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    db80:	blcs	27bd4 <ftello64@plt+0x24058>
    db84:			; <UNDEFINED> instruction: 0x4604dd13
    db88:	blcc	69190 <ftello64@plt+0x65614>
    db8c:			; <UNDEFINED> instruction: 0xf7f56013
    db90:			; <UNDEFINED> instruction: 0x6de0eb2e
    db94:	bl	acbb70 <ftello64@plt+0xac7ff4>
    db98:			; <UNDEFINED> instruction: 0xf02668a0
    db9c:	qsaxmi	pc, r0, fp	; <UNPREDICTABLE>
    dba0:	pop	{r1, ip, sp, pc}
    dba4:			; <UNDEFINED> instruction: 0xf7f54010
    dba8:	andlt	fp, r2, pc, lsl fp
    dbac:	blmi	1bcff4 <ftello64@plt+0x1b9478>
    dbb0:	addvc	pc, r2, #1325400064	; 0x4f000000
    dbb4:	stmdami	r6, {r0, r2, r8, fp, lr}
    dbb8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    dbbc:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    dbc0:			; <UNDEFINED> instruction: 0xff86f021
    dbc4:	ldrdeq	r7, [r4], -sl
    dbc8:	andeq	sp, r2, r0, lsr fp
    dbcc:	andeq	sp, r2, r6, asr r5
    dbd0:	andeq	sp, r2, sl, lsr #32
    dbd4:			; <UNDEFINED> instruction: 0xf100b4f0
    dbd8:			; <UNDEFINED> instruction: 0x46060518
    dbdc:	ldrteq	pc, [r8], #-256	; 0xffffff00	; <UNPREDICTABLE>
    dbe0:	strcs	ip, [r0, -pc, lsl #26]
    dbe4:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    dbe8:	stm	r4, {r0, r1, r2, r3}
    dbec:			; <UNDEFINED> instruction: 0x61b7000f
    dbf0:			; <UNDEFINED> instruction: 0x4770bcf0
    dbf4:			; <UNDEFINED> instruction: 0xf100b4f0
    dbf8:			; <UNDEFINED> instruction: 0x46060538
    dbfc:	ldreq	pc, [r8], #-256	; 0xffffff00
    dc00:	strcs	ip, [r0, -pc, lsl #26]
    dc04:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    dc08:	stm	r4, {r0, r1, r2, r3}
    dc0c:			; <UNDEFINED> instruction: 0x63b7000f
    dc10:			; <UNDEFINED> instruction: 0x4770bcf0
    dc14:	stmdavs	r0, {r4, r8, ip, sp, pc}
    dc18:	andscc	fp, r4, r0, lsl #2
    dc1c:	svclt	0x00004770
    dc20:	blmi	f3b408 <ftello64@plt+0xf3788c>
    dc24:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dc28:	suble	r2, r8, r0, lsl #18
    dc2c:	suble	r2, r3, r0, lsl #24
    dc30:	strcs	r4, [r0, #-3641]	; 0xfffff1c7
    dc34:	and	r4, r3, lr, ror r4
    dc38:	cmnlt	r1, r1, lsr #17
    dc3c:	bicslt	r6, r4, r4, lsr #16
    dc40:	blcs	27dd4 <ftello64@plt+0x24258>
    dc44:			; <UNDEFINED> instruction: 0x4620d1f8
    dc48:			; <UNDEFINED> instruction: 0xff0af7ff
    dc4c:	rscsle	r2, r5, r0, lsl #16
    dc50:	stmdbcs	r0, {r0, r5, r7, fp, sp, lr}
    dc54:			; <UNDEFINED> instruction: 0xf104d1f2
    dc58:			; <UNDEFINED> instruction: 0x46380714
    dc5c:	blx	d4bc3c <ftello64@plt+0xd480c0>
    dc60:	stmdacs	r0, {r5, r7, sp, lr}
    dc64:	ldrtmi	sp, [r9], -sl, ror #3
    dc68:			; <UNDEFINED> instruction: 0xf0214630
    dc6c:	stmdavs	r4!, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    dc70:	cfstr32cs	mvfx2, [r0], {1}
    dc74:	bllt	18240c <ftello64@plt+0x17e890>
    dc78:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    dc7c:	bicslt	r6, ip, ip, asr r8
    dc80:	strcs	r4, [r1], -r7, lsr #30
    dc84:	and	r4, fp, pc, ror r4
    dc88:	ldmdblt	fp!, {r0, r1, r5, r6, r7, fp, sp, lr}
    dc8c:			; <UNDEFINED> instruction: 0xf04f68a0
    dc90:			; <UNDEFINED> instruction: 0xf7f631ff
    dc94:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    dc98:	rscvs	sp, r6, r0, lsr r1
    dc9c:	cmplt	r4, r4, lsr #16
    dca0:	blcs	27e34 <ftello64@plt+0x242b8>
    dca4:			; <UNDEFINED> instruction: 0x4620d1f0
    dca8:	mrc2	7, 6, pc, cr10, cr15, {7}
    dcac:	mvnle	r2, r0, lsl #16
    dcb0:	stccs	8, cr6, [r0], {36}	; 0x24
    dcb4:	bllt	118248c <ftello64@plt+0x117e910>
    dcb8:	strtmi	r2, [r8], -r0, lsl #10
    dcbc:			; <UNDEFINED> instruction: 0x460dbdf8
    dcc0:	rscsle	r2, sl, r0, lsl #24
    dcc4:	ldrbtmi	r4, [lr], #-3607	; 0xfffff1e9
    dcc8:	stmiavs	r3!, {r0, r3, sp, lr, pc}^
    dccc:	stmiavs	r0!, {r0, r1, r5, r8, ip, sp, pc}
    dcd0:	blx	4bcb0 <ftello64@plt+0x48134>
    dcd4:	rscvs	fp, r0, r0, ror #18
    dcd8:	stccs	8, cr6, [r0], {36}	; 0x24
    dcdc:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
    dce0:	mvnsle	r2, r0, lsl #22
    dce4:			; <UNDEFINED> instruction: 0xf7ff4620
    dce8:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    dcec:	ldrb	sp, [r3, sp, ror #3]!
    dcf0:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    dcf4:			; <UNDEFINED> instruction: 0xf0214630
    dcf8:	strb	pc, [sp, fp, lsr #26]!	; <UNPREDICTABLE>
    dcfc:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    dd00:			; <UNDEFINED> instruction: 0xf0214638
    dd04:	strcs	pc, [r1, #-3365]	; 0xfffff2db
    dd08:	blmi	207c30 <ftello64@plt+0x2040b4>
    dd0c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dd10:	svclt	0x0000e7d6
    dd14:	andeq	r7, r4, r4, lsr ip
    dd18:	andeq	sp, r2, ip, asr #10
    dd1c:	ldrdeq	r7, [r4], -lr
    dd20:	andeq	sp, r2, ip, lsl r5
    dd24:	andeq	sp, r2, lr, ror #9
    dd28:	andeq	r7, r4, ip, asr #22
    dd2c:	svcmi	0x00f0e92d
    dd30:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    dd34:	bmi	ff0f0944 <ftello64@plt+0xff0ecdc8>
    dd38:	ldrbtmi	r4, [sl], #-3011	; 0xfffff43d
    dd3c:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    dd40:	movwls	r6, #55323	; 0xd81b
    dd44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dd48:	tstlt	r9, r4, lsl #2
    dd4c:	andvs	r2, fp, r0, lsl #6
    dd50:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr}
    dd54:	cmnhi	r1, r0	; <UNPREDICTABLE>
    dd58:			; <UNDEFINED> instruction: 0xf0263014
    dd5c:	andls	pc, r3, sp, lsl #31
    dd60:			; <UNDEFINED> instruction: 0xf0002800
    dd64:	ldmib	r5, {r3, r4, r5, r8, pc}^
    dd68:			; <UNDEFINED> instruction: 0xf0282308
    dd6c:			; <UNDEFINED> instruction: 0x4606f89d
    dd70:			; <UNDEFINED> instruction: 0xf0402800
    dd74:	strdcs	r8, [r8], -r5
    dd78:			; <UNDEFINED> instruction: 0xf7f59602
    dd7c:	blls	1080f4 <ftello64@plt+0x104578>
    dd80:	svcge	0x0007632e
    dd84:	ldrtmi	r9, [r0], r1, lsl #12
    dd88:	ldrtmi	r9, [r1], r7, lsl #6
    dd8c:	ldrtmi	r9, [r3], r8, lsl #12
    dd90:	strls	r9, [sl], -r9, lsl #12
    dd94:	strvs	lr, [fp], -sp, asr #19
    dd98:	adcsge	pc, r0, #14614528	; 0xdf0000
    dd9c:			; <UNDEFINED> instruction: 0x460444fa
    dda0:	ldrtmi	r6, [r0], -r6
    dda4:			; <UNDEFINED> instruction: 0xf00d6066
    dda8:	blmi	fea8befc <ftello64@plt+0xfea88380>
    ddac:	mcr	4, 0, r4, cr8, cr11, {3}
    ddb0:	andls	r3, r5, r0, lsl sl
    ddb4:	orrsne	pc, pc, #64, 4
    ddb8:			; <UNDEFINED> instruction: 0x46214652
    ddbc:			; <UNDEFINED> instruction: 0xf0114638
    ddc0:	mcrrne	8, 10, pc, r2, cr3	; <UNPREDICTABLE>
    ddc4:	rsbsle	r4, r9, r3, lsl #12
    ddc8:	ldrsbtgt	pc, [r0], -sp	; <UNPREDICTABLE>
    ddcc:	bcs	ba83c <ftello64@plt+0xb6cc0>
    ddd0:	eorsgt	pc, r0, r5, asr #17
    ddd4:	bcs	ff7c1e94 <ftello64@plt+0xff7be318>
    ddd8:	sbchi	pc, pc, r0
    dddc:			; <UNDEFINED> instruction: 0xf0402b00
    dde0:	stmdavs	r1!, {r0, r1, r3, r4, r6, r7, pc}
    dde4:	blcs	f55818 <ftello64@plt+0xf51c9c>
    dde8:	ldm	pc, {r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ddec:	svcne	0x002bf003
    ddf0:	blcs	ad8a74 <ftello64@plt+0xad4ef8>
    ddf4:	svcne	0x001f1f1f
    ddf8:	svcne	0x002b2b2b
    ddfc:	svcne	0x001f2b2b
    de00:	svcne	0x001f1f1f
    de04:	svcne	0x001f1f1f
    de08:	svcne	0x001f1f1f
    de0c:	svcne	0x001f1f1f
    de10:	svcne	0x001f1f1f
    de14:	svcne	0x001f1f1f
    de18:	svcne	0x001f1f1f
    de1c:	svcne	0x001f1f1f
    de20:	svcne	0x001f1f1f
    de24:	svcne	0x001f1f1f
    de28:	blcs	7d8aac <ftello64@plt+0x7d4f30>
    de2c:	beq	449694 <ftello64@plt+0x445b18>
    de30:	stc2	0, cr15, [lr], {33}	; 0x21
    de34:			; <UNDEFINED> instruction: 0x46204639
    de38:			; <UNDEFINED> instruction: 0xff5cf7f8
    de3c:	stmib	r4, {r8, r9, sp}^
    de40:	ldr	r3, [r7, r0, lsl #6]!
    de44:	svceq	0x0000f1b8
    de48:	stmdbcc	r5, {r0, r1, ip, lr, pc}
    de4c:	vmla.i8	d18, d0, d1
    de50:	strtmi	r8, [r0], -pc, asr #1
    de54:	cdp2	0, 1, cr15, cr12, cr1, {0}
    de58:			; <UNDEFINED> instruction: 0xf1bb4602
    de5c:	eorle	r0, fp, r0, lsl #30
    de60:	andeq	pc, r0, r9, asr #17
    de64:	blcs	367ef8 <ftello64@plt+0x36437c>
    de68:	ldmdale	r7, {r0, r1, r3, r4, ip, lr, pc}
    de6c:	blcs	9ca88 <ftello64@plt+0x98f0c>
    de70:	stmdbls	r1, {r0, r3, fp, ip, lr, pc}
    de74:	smlatbcc	r1, fp, sl, r6
    de78:	addsmi	r9, r9, #1073741824	; 0x40000000
    de7c:	ldmvs	r3, {r0, r1, r8, ip, lr, pc}
    de80:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    de84:	mulcs	r8, r3, r0
    de88:			; <UNDEFINED> instruction: 0xf7f54691
    de8c:			; <UNDEFINED> instruction: 0xf04fe854
    de90:	movwcs	r0, #2049	; 0x801
    de94:	stmib	r0, {r2, r9, sl, lr}^
    de98:	str	r3, [fp, r0, lsl #6]
    de9c:	mvnsle	r2, lr, lsl #22
    dea0:	stmdbls	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    dea4:	smlattcc	r1, fp, sl, r6
    dea8:	addsmi	r9, r9, #-2147483648	; 0x80000000
    deac:	ldmvs	r3, {r1, r8, r9, sl, fp, ip, sp, pc}
    deb0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    deb4:			; <UNDEFINED> instruction: 0xe7e66093
    deb8:	ldrb	r4, [r3, r3, lsl #13]
    debc:	stmdals	r5, {r0, ip, pc}
    dec0:			; <UNDEFINED> instruction: 0xffc6f00c
    dec4:			; <UNDEFINED> instruction: 0xf1bb9b01
    dec8:	eorle	r0, r8, r0, lsl #30
    decc:	blx	fecf4ae4 <ftello64@plt+0xfecf0f68>
    ded0:	b	140c4e4 <ftello64@plt+0x1408968>
    ded4:			; <UNDEFINED> instruction: 0xf1b91959
    ded8:			; <UNDEFINED> instruction: 0xf0400f00
    dedc:	blls	12e190 <ftello64@plt+0x12a614>
    dee0:			; <UNDEFINED> instruction: 0x46204639
    dee4:	andlt	pc, r0, r3, asr #17
    dee8:			; <UNDEFINED> instruction: 0xff04f7f8
    deec:	bllt	af4b1c <ftello64@plt+0xaf0fa0>
    def0:	movwls	r4, #5664	; 0x1620
    def4:	ldmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    def8:			; <UNDEFINED> instruction: 0xf0269803
    defc:	blls	8d5b0 <ftello64@plt+0x89a34>
    df00:	bmi	1460458 <ftello64@plt+0x145c8dc>
    df04:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    df08:	bls	367f54 <ftello64@plt+0x3643d8>
    df0c:			; <UNDEFINED> instruction: 0xf0404051
    df10:			; <UNDEFINED> instruction: 0x46188097
    df14:	ldc	0, cr11, [sp], #60	; 0x3c
    df18:	pop	{r1, r8, r9, fp, pc}
    df1c:	usub8mi	r8, r8, r0
    df20:			; <UNDEFINED> instruction: 0xf0019301
    df24:	ldrtmi	pc, [r9], -r7, asr #27	; <UNPREDICTABLE>
    df28:			; <UNDEFINED> instruction: 0xf7f84620
    df2c:	bls	2cdac0 <ftello64@plt+0x2c9f44>
    df30:	bcs	34b3c <ftello64@plt+0x30fc0>
    df34:			; <UNDEFINED> instruction: 0x461ed0dc
    df38:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    df3c:	andcs	r4, r0, r9, lsr r6
    df40:	mrc2	7, 6, pc, cr8, cr8, {7}
    df44:			; <UNDEFINED> instruction: 0x46204633
    df48:			; <UNDEFINED> instruction: 0xf7f59301
    df4c:	stmdals	r3, {r4, r6, r8, fp, sp, lr, pc}
    df50:	stc2	0, cr15, [r0, #152]	; 0x98
    df54:	svceq	0x0022f1b9
    df58:	bicsle	r9, r1, r1, lsl #22
    df5c:	strb	r6, [pc, fp, lsr #2]
    df60:	movwcs	r6, #55721	; 0xd9a9
    df64:	tstcc	r4, ip, lsr r8
    df68:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    df6c:	stc2	0, cr15, [r2], #-132	; 0xffffff7c
    df70:			; <UNDEFINED> instruction: 0xf0269803
    df74:	blls	8d538 <ftello64@plt+0x899bc>
    df78:	stmdbls	r4, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    df7c:			; <UNDEFINED> instruction: 0xf981fab1
    df80:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    df84:	svceq	0x0000f1b8
    df88:			; <UNDEFINED> instruction: 0xf10cd03b
    df8c:			; <UNDEFINED> instruction: 0x632b33ff
    df90:			; <UNDEFINED> instruction: 0xf00c9805
    df94:			; <UNDEFINED> instruction: 0xe79eff5d
    df98:	ldcl	7, cr15, [ip], {245}	; 0xf5
    df9c:	stmdami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    dfa0:			; <UNDEFINED> instruction: 0xf0214478
    dfa4:	stmdals	r5, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    dfa8:			; <UNDEFINED> instruction: 0xff52f00c
    dfac:			; <UNDEFINED> instruction: 0xf0014658
    dfb0:	ldrtmi	pc, [r9], -r1, lsl #27	; <UNPREDICTABLE>
    dfb4:			; <UNDEFINED> instruction: 0xf7f84620
    dfb8:	blls	2cda34 <ftello64@plt+0x2c9eb8>
    dfbc:	teqle	r6, r0, lsl #22
    dfc0:			; <UNDEFINED> instruction: 0x23224620
    dfc4:			; <UNDEFINED> instruction: 0xf7f59301
    dfc8:	stmdals	r3, {r1, r4, r8, fp, sp, lr, pc}
    dfcc:	stc2l	0, cr15, [r2, #-152]	; 0xffffff68
    dfd0:			; <UNDEFINED> instruction: 0x612b9b01
    dfd4:	stmdbmi	r2!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    dfd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    dfdc:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfe0:	movwcs	r6, #55721	; 0xd9a9
    dfe4:	tstcc	r4, r1, lsl #6
    dfe8:	blx	ff94a076 <ftello64@plt+0xff9464fa>
    dfec:	str	r9, [r7, r1, lsl #22]
    dff0:	blx	fecf4c08 <ftello64@plt+0xfecf108c>
    dff4:			; <UNDEFINED> instruction: 0xf10cf983
    dff8:			; <UNDEFINED> instruction: 0x632b33ff
    dffc:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    e000:	stmdals	r5, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    e004:	andcc	lr, r1, #3358720	; 0x334000
    e008:			; <UNDEFINED> instruction: 0xff22f00c
    e00c:	andcc	lr, r1, #3620864	; 0x374000
    e010:			; <UNDEFINED> instruction: 0x46914658
    e014:			; <UNDEFINED> instruction: 0xf0019301
    e018:	ldrtmi	pc, [r9], -sp, asr #26	; <UNPREDICTABLE>
    e01c:			; <UNDEFINED> instruction: 0xf7f84620
    e020:	bls	2cd9cc <ftello64@plt+0x2c9e50>
    e024:	bcs	34c30 <ftello64@plt+0x310b4>
    e028:	ldrmi	sp, [lr], -sp, lsl #1
    e02c:	strtcs	lr, [r2], -r6, lsl #15
    e030:			; <UNDEFINED> instruction: 0xe78346b1
    e034:	ldrmi	r2, [sl], -r0, lsl #6
    e038:			; <UNDEFINED> instruction: 0xf04fe7ea
    e03c:	smmlsr	pc, pc, r3, r3	; <UNPREDICTABLE>
    e040:	ldmdb	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e044:	andeq	r6, r4, r6, ror #28
    e048:	andeq	r0, r0, r8, lsl #8
    e04c:	andeq	sp, r2, r4, ror r3
    e050:	andeq	sp, r2, ip, ror #8
    e054:	muleq	r4, ip, ip
    e058:	andeq	sp, r2, r2, ror r2
    e05c:	andeq	sp, r2, r0, asr r2
    e060:	andeq	sp, r2, lr, ror #3
    e064:	push	{r0, r1, r7, r8, fp, sp, lr}
    e068:	addlt	r4, r4, r0, ror r3
    e06c:	suble	r2, r8, r0, lsl #22
    e070:	bllt	1ae81e4 <ftello64@plt+0x1ae4668>
    e074:	blvs	5f8b4 <ftello64@plt+0x5bd38>
    e078:	stmdblt	r9!, {r2, r9, sl, lr}
    e07c:	mrc2	7, 2, pc, cr6, cr15, {7}
    e080:	bllt	1a1f89c <ftello64@plt+0x1a1bd20>
    e084:	orrslt	r6, fp, #35840	; 0x8c00
    e088:			; <UNDEFINED> instruction: 0xf02668a0
    e08c:	blvs	90d420 <ftello64@plt+0x9098a4>
    e090:	stmdbhi	r8, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    e094:	adcvs	r2, r2, r0, lsl #4
    e098:	movwls	r2, #8195	; 0x2003
    e09c:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
    e0a0:	stmibvs	r1!, {r8, fp, pc}
    e0a4:			; <UNDEFINED> instruction: 0xf7ff3114
    e0a8:			; <UNDEFINED> instruction: 0x4605faf3
    e0ac:	blmi	5bc634 <ftello64@plt+0x5b8ab8>
    e0b0:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e0b4:			; <UNDEFINED> instruction: 0x4631b110
    e0b8:	blx	18cc0bc <ftello64@plt+0x18c8540>
    e0bc:	andcs	r2, r0, #0, 2
    e0c0:			; <UNDEFINED> instruction: 0x61a12300
    e0c4:	movwcs	lr, #35268	; 0x89c4
    e0c8:	andlt	r4, r4, r8, lsr #12
    e0cc:	cmnhi	r0, #12386304	; 0xbd0000
    e0d0:	streq	pc, [r1, #-584]	; 0xfffffdb8
    e0d4:	strcs	pc, [r0, #-704]	; 0xfffffd40
    e0d8:	andlt	r4, r4, r8, lsr #12
    e0dc:	cmnhi	r0, #12386304	; 0xbd0000
    e0e0:	ldc	7, cr15, [r8], #-980	; 0xfffffc2c
    e0e4:	stmdami	r9, {r0, r9, sl, lr}
    e0e8:			; <UNDEFINED> instruction: 0xf0214478
    e0ec:	strb	pc, [fp, r3, ror #22]!	; <UNPREDICTABLE>
    e0f0:	vpmax.s8	d20, d0, d7
    e0f4:	stmdami	r7, {r0, r2, r5, r8, sp}
    e0f8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    e0fc:			; <UNDEFINED> instruction: 0xf0213240
    e100:			; <UNDEFINED> instruction: 0xf04ffcd7
    e104:			; <UNDEFINED> instruction: 0xe7df35ff
    e108:	andeq	r7, r4, r8, lsr #15
    e10c:	andeq	sp, r2, r8, asr r1
    e110:	strdeq	sp, [r2], -r0
    e114:	andeq	sp, r2, r6, lsl r0
    e118:	addlt	fp, r4, r0, ror r5
    e11c:	stmibvs	r5, {r6, r8, r9, ip, sp, pc}
    e120:	strmi	r4, [r4], -lr, lsl #12
    e124:	stmdavs	sl!, {r0, r2, r3, r5, r6, r7, r8, ip, sp, pc}^
    e128:	bllt	a9b580 <ftello64@plt+0xa97a04>
    e12c:			; <UNDEFINED> instruction: 0xf02668a0
    e130:	movwcs	pc, #3217	; 0xc91	; <UNPREDICTABLE>
    e134:	adcvs	r4, r3, r9, lsr #12
    e138:	strcs	r4, [r0], #-1586	; 0xfffff9ce
    e13c:	andcs	r2, r1, r0, lsl #10
    e140:	strmi	lr, [r0, #-2509]	; 0xfffff633
    e144:			; <UNDEFINED> instruction: 0xf7ff9302
    e148:	strmi	pc, [r4], -r3, lsr #21
    e14c:	blmi	3bc614 <ftello64@plt+0x3b8a98>
    e150:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e154:			; <UNDEFINED> instruction: 0x4631b110
    e158:	blx	4cc15c <ftello64@plt+0x4c85e0>
    e15c:	andlt	r4, r4, r0, lsr #12
    e160:	stmdavs	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    e164:	bicsle	r2, lr, r0, lsl #26
    e168:	tstlt	sp, r5, lsl #16
    e16c:	bfi	r3, r4, #10, #20
    e170:	strtmi	r2, [r0], -r1, lsl #8
    e174:	ldcllt	0, cr11, [r0, #-16]!
    e178:	streq	pc, [r1], #-584	; 0xfffffdb8
    e17c:	strcs	pc, [r0], #-704	; 0xfffffd40
    e180:	andlt	r4, r4, r0, lsr #12
    e184:	svclt	0x0000bd70
    e188:	andeq	r7, r4, r8, lsl #14
    e18c:	ldrblt	r6, [r0, #2435]!	; 0x983
    e190:	blcs	3a3ac <ftello64@plt+0x36830>
    e194:	ldmdavs	fp, {r2, r3, r4, r5, ip, lr, pc}^
    e198:	blvs	7cdec <ftello64@plt+0x79270>
    e19c:	stmdblt	r9!, {r2, r9, sl, lr}
    e1a0:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
    e1a4:	bllt	41f9c0 <ftello64@plt+0x41be44>
    e1a8:	movtlt	r6, #15139	; 0x3b23
    e1ac:			; <UNDEFINED> instruction: 0xf02668a0
    e1b0:	blvs	90d2fc <ftello64@plt+0x909780>
    e1b4:			; <UNDEFINED> instruction: 0x6708e9d4
    e1b8:	stmibvs	r1!, {r9, sp}
    e1bc:	movwls	r2, #8194	; 0x2002
    e1c0:	strvs	lr, [r0, -sp, asr #19]
    e1c4:	adcvs	r3, r2, r4, lsl r1
    e1c8:	blx	18cc1cc <ftello64@plt+0x18c8650>
    e1cc:	stmdblt	r0!, {r0, r2, r9, sl, lr}
    e1d0:	movwcs	r2, #512	; 0x200
    e1d4:	stmib	r4, {r5, r7, r8, sp, lr}^
    e1d8:	strtmi	r2, [r8], -r8, lsl #6
    e1dc:	ldcllt	0, cr11, [r0, #20]!
    e1e0:	streq	pc, [r1, #-584]	; 0xfffffdb8
    e1e4:	strcs	pc, [r0, #-704]	; 0xfffffd40
    e1e8:	andlt	r4, r5, r8, lsr #12
    e1ec:			; <UNDEFINED> instruction: 0xf7f5bdf0
    e1f0:			; <UNDEFINED> instruction: 0x4601ebb2
    e1f4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    e1f8:	blx	ff74a284 <ftello64@plt+0xff746708>
    e1fc:	bmi	2081b8 <ftello64@plt+0x20463c>
    e200:	tstvc	pc, pc, asr #8	; <UNPREDICTABLE>
    e204:	ldrbtmi	r4, [sl], #-2054	; 0xfffff7fa
    e208:	subscc	r4, r8, #120, 8	; 0x78000000
    e20c:	mrrc2	0, 2, pc, r0, cr1	; <UNPREDICTABLE>
    e210:	ldrbcc	pc, [pc, #79]!	; e267 <ftello64@plt+0xa6eb>	; <UNPREDICTABLE>
    e214:	svclt	0x0000e7e1
    e218:	andeq	sp, r2, sl, asr #32
    e21c:	andeq	sp, r2, r2, ror #9
    e220:	andeq	ip, r2, r8, lsl #30
    e224:	lslslt	fp, r0, r5
    e228:	stmvs	r0, {r2, r9, sl, lr}
    e22c:	ldc2	0, cr15, [r2], {38}	; 0x26
    e230:	andcs	r6, r0, #6488064	; 0x630000
    e234:	mrscs	r2, (UNDEF: 0)
    e238:	andcs	lr, r2, #196, 18	; 0x310000
    e23c:			; <UNDEFINED> instruction: 0x61a26122
    e240:	smlabteq	r8, r4, r9, lr
    e244:	tstcc	r4, #-1073741816	; 0xc0000008
    e248:	tstcs	r2, r0, lsl r6
    e24c:	ldc2	0, cr15, [r6, #152]	; 0x98
    e250:	rsbvs	r2, r0, r0
    e254:	blmi	17d69c <ftello64@plt+0x179b20>
    e258:	addscs	pc, fp, #64, 4
    e25c:	stmdami	r5, {r2, r8, fp, lr}
    e260:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e264:	ldrbtmi	r3, [r8], #-880	; 0xfffffc90
    e268:	ldc2	0, cr15, [r2], #-132	; 0xffffff7c
    e26c:	andeq	sp, r2, r8, lsl #9
    e270:	andeq	ip, r2, lr, lsr #29
    e274:	andeq	ip, r2, lr, asr r1
    e278:	svcmi	0x00f0e92d
    e27c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    e280:			; <UNDEFINED> instruction: 0xf8df8b04
    e284:			; <UNDEFINED> instruction: 0xf8df0b38
    e288:	ldrbtmi	r7, [r8], #-2872	; 0xfffff4c8
    e28c:	ldrbtmi	fp, [pc], #-177	; e294 <ftello64@plt+0xa718>
    e290:			; <UNDEFINED> instruction: 0xf8df9316
    e294:	tstls	pc, r0, lsr fp	; <UNPREDICTABLE>
    e298:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    e29c:			; <UNDEFINED> instruction: 0xf04f932f
    e2a0:	andls	r0, r5, #0, 6
    e2a4:			; <UNDEFINED> instruction: 0xf0002a00
    e2a8:	ldrtcs	r8, [r0], -lr, ror #7
    e2ac:	bleq	4a3f0 <ftello64@plt+0x46874>
    e2b0:	strne	pc, [r2], -r6, lsl #22
    e2b4:			; <UNDEFINED> instruction: 0x465c46d9
    e2b8:			; <UNDEFINED> instruction: 0x460d46d8
    e2bc:	eorlt	pc, r4, sp, asr #17
    e2c0:	blcc	68374 <ftello64@plt+0x647f8>
    e2c4:	stmdale	ip, {r4, r8, r9, fp, sp}
    e2c8:			; <UNDEFINED> instruction: 0xf003e8df
    e2cc:	stmdbeq	r9, {r0, r3, r8, fp}
    e2d0:	strbvs	r6, [r7, -r9, lsl #20]!
    e2d4:	bleq	192746c <ftello64@plt+0x19238f0>
    e2d8:	bleq	2d0f0c <ftello64@plt+0x2cd390>
    e2dc:			; <UNDEFINED> instruction: 0xf04f006d
    e2e0:	stmdavs	fp!, {r0, fp}^
    e2e4:			; <UNDEFINED> instruction: 0xf04fb113
    e2e8:	ldrbmi	r0, [r9], r1, lsl #22
    e2ec:	adcsmi	r3, r5, #48, 10	; 0xc000000
    e2f0:			; <UNDEFINED> instruction: 0xf8cdd1e6
    e2f4:			; <UNDEFINED> instruction: 0xf8cd9038
    e2f8:			; <UNDEFINED> instruction: 0xf8df8020
    e2fc:	ldmpl	fp!, {r2, r3, r6, r7, r9, fp, ip, sp}^
    e300:	ldmvs	fp, {r2, r3, r8, r9, ip, pc}
    e304:			; <UNDEFINED> instruction: 0xf100049d
    e308:			; <UNDEFINED> instruction: 0xf8da8285
    e30c:	movwls	r3, #16400	; 0x4010
    e310:	bls	33a8c4 <ftello64@plt+0x336d48>
    e314:	blcs	ff7bad88 <ftello64@plt+0xff7b720c>
    e318:	vst2.32	{d6-d7}, [r2 :64], r2
    e31c:			; <UNDEFINED> instruction: 0xf0405200
    e320:	bcs	2e7b8 <ftello64@plt+0x2ac3c>
    e324:	adcshi	pc, r4, #64	; 0x40
    e328:			; <UNDEFINED> instruction: 0xf8ca2300
    e32c:			; <UNDEFINED> instruction: 0xf8da3010
    e330:			; <UNDEFINED> instruction: 0xf8da3004
    e334:	blcs	2236c <ftello64@plt+0x1e7f0>
    e338:	msrhi	CPSR_fsx, #0
    e33c:	eorsle	r2, r6, r0, lsl #26
    e340:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e344:			; <UNDEFINED> instruction: 0xf100049a
    e348:			; <UNDEFINED> instruction: 0xf8da84ee
    e34c:			; <UNDEFINED> instruction: 0xf04f0008
    e350:	movwls	r3, #17407	; 0x43ff
    e354:	blx	1fca3f6 <ftello64@plt+0x1fc687a>
    e358:	andcs	r9, r0, #12, 22	; 0x3000
    e35c:			; <UNDEFINED> instruction: 0xf8ca2101
    e360:	ldmvs	fp, {r2, r3, ip}
    e364:	andcs	lr, r1, #3309568	; 0x328000
    e368:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
    e36c:			; <UNDEFINED> instruction: 0xf0402b00
    e370:			; <UNDEFINED> instruction: 0xf8df827f
    e374:			; <UNDEFINED> instruction: 0xf8df2a58
    e378:	ldrbtmi	r3, [sl], #-2636	; 0xfffff5b4
    e37c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e380:	subsmi	r9, sl, pc, lsr #22
    e384:	ldrhi	pc, [r8, #-64]	; 0xffffffc0
    e388:	eorslt	r9, r1, r4, lsl #16
    e38c:	blhi	149688 <ftello64@plt+0x145b0c>
    e390:	svchi	0x00f0e8bd
    e394:	movwls	r2, #37633	; 0x9301
    e398:			; <UNDEFINED> instruction: 0xf04fe7a3
    e39c:	str	r0, [r0, r1, lsl #18]!
    e3a0:	strtmi	r2, [r0], r1, lsl #8
    e3a4:			; <UNDEFINED> instruction: 0x4650e79d
    e3a8:			; <UNDEFINED> instruction: 0xff3cf7ff
    e3ac:			; <UNDEFINED> instruction: 0xf8dae799
    e3b0:	blcs	1a3d8 <ftello64@plt+0x1685c>
    e3b4:	addhi	pc, fp, #0
    e3b8:	bpl	54c73c <ftello64@plt+0x548bc0>
    e3bc:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    e3c0:	blcs	3300c <ftello64@plt+0x2f490>
    e3c4:	sbcshi	pc, r2, #0
    e3c8:	blcs	2877c <ftello64@plt+0x24c00>
    e3cc:	eorshi	pc, r4, #64	; 0x40
    e3d0:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e3d4:	svclt	0x005c049f
    e3d8:	movwls	r2, #58113	; 0xe301
    e3dc:	addshi	pc, r2, #0, 2
    e3e0:	subsle	r2, r0, r0, lsl #24
    e3e4:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e3e8:			; <UNDEFINED> instruction: 0xf0214478
    e3ec:	blls	18cde0 <ftello64@plt+0x189264>
    e3f0:			; <UNDEFINED> instruction: 0xf0002b00
    e3f4:	blls	3ef4e8 <ftello64@plt+0x3eb96c>
    e3f8:	stmdals	r5, {r8, sp}
    e3fc:	andseq	pc, r4, #-1073741824	; 0xc0000000
    e400:	ldccc	8, cr15, [r4], {82}	; 0x52
    e404:	eorscc	r3, r0, #1073741824	; 0x40000000
    e408:	svclt	0x000d2b06
    e40c:	ldcmi	8, cr15, [r0], #-328	; 0xfffffeb8
    e410:	strcs	r2, [r0], #-769	; 0xfffffcff
    e414:			; <UNDEFINED> instruction: 0xf384fab4
    e418:	ldmdbeq	fp, {r3, r8, r9, sl, fp, ip, sp, pc}^
    e41c:	svclt	0x00944288
    e420:			; <UNDEFINED> instruction: 0xf0032300
    e424:	blcs	f030 <ftello64@plt+0xb4b4>
    e428:	stfcsd	f5, [r0], {234}	; 0xea
    e42c:	ldrhi	pc, [lr], #-0
    e430:	ldrsbpl	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    e434:	strtmi	fp, [r1], -r5, lsr #2
    e438:			; <UNDEFINED> instruction: 0xf7f44628
    e43c:	tstlt	r0, #14976	; 0x3a80
    e440:			; <UNDEFINED> instruction: 0xf8df4628
    e444:			; <UNDEFINED> instruction: 0xf7f46994
    e448:			; <UNDEFINED> instruction: 0xf8daeed2
    e44c:			; <UNDEFINED> instruction: 0xf7f4005c
    e450:	strtmi	lr, [r0], -lr, asr #29
    e454:	stmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e458:	stmibpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e45c:			; <UNDEFINED> instruction: 0x2720447e
    e460:			; <UNDEFINED> instruction: 0x4603447d
    e464:			; <UNDEFINED> instruction: 0xf8ca4620
    e468:			; <UNDEFINED> instruction: 0xf7f53058
    e46c:			; <UNDEFINED> instruction: 0x3001e8ba
    e470:	stcl	7, cr15, [r0, #-976]!	; 0xfffffc30
    e474:	stmdavc	r3!, {r1, r9, sl, lr}
    e478:			; <UNDEFINED> instruction: 0xf0402b00
    e47c:	movwcs	r8, #608	; 0x260
    e480:	subseq	pc, ip, sl, asr #17
    e484:	strcs	r7, [r0], #-19	; 0xffffffed
    e488:	strtmi	r9, [r0], -r0, lsr #8
    e48c:			; <UNDEFINED> instruction: 0xf00c9421
    e490:			; <UNDEFINED> instruction: 0xf8cafcdf
    e494:	mcr	0, 0, r4, cr9, cr8, {0}
    e498:			; <UNDEFINED> instruction: 0xf8da0a90
    e49c:			; <UNDEFINED> instruction: 0xf0270008
    e4a0:	blls	34d884 <ftello64@plt+0x349d08>
    e4a4:	ldreq	r6, [sp], #2203	; 0x89b
    e4a8:	smlabteq	sl, sp, r9, lr
    e4ac:	ldmib	sp, {r4, r8, sl, ip, lr, pc}^
    e4b0:			; <UNDEFINED> instruction: 0x4323340a
    e4b4:	bicshi	pc, r8, r0
    e4b8:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e4bc:			; <UNDEFINED> instruction: 0xf8df447a
    e4c0:			; <UNDEFINED> instruction: 0xf8df1924
    e4c4:	ldrbtmi	r0, [r9], #-2340	; 0xfffff6dc
    e4c8:	orrcc	r4, r8, r8, ror r4
    e4cc:	blx	2ca558 <ftello64@plt+0x2c69dc>
    e4d0:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e4d4:			; <UNDEFINED> instruction: 0xf8da2000
    e4d8:	strcs	r2, [r1], #-8
    e4dc:	tstls	r7, r9, ror r4
    e4e0:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e4e4:	eorls	r2, r2, #0, 6
    e4e8:	tstls	r8, r9, ror r4
    e4ec:	stmib	sp, {r8, sp}^
    e4f0:	ldmdbge	lr, {r1, r4, r8}
    e4f4:	movwls	r9, #54036	; 0xd314
    e4f8:	bne	449d24 <ftello64@plt+0x4461a8>
    e4fc:			; <UNDEFINED> instruction: 0x9323a920
    e500:	bne	fe449d28 <ftello64@plt+0xfe4461ac>
    e504:	stmib	sp, {r1, r5, r8, fp, sp, pc}^
    e508:	cdp	3, 0, cr3, cr8, cr4, {1}
    e50c:	stmib	sp, {r4, r9, fp, ip}^
    e510:			; <UNDEFINED> instruction: 0xf8cd3326
    e514:			; <UNDEFINED> instruction: 0xf8cdb064
    e518:			; <UNDEFINED> instruction: 0xf8dfa054
    e51c:	vtst.8	q8, q8, q4
    e520:	blls	21ee7c <ftello64@plt+0x21b300>
    e524:	andls	r4, r1, #120, 8	; 0x78000000
    e528:	cdp	0, 1, cr9, cr9, cr0, {0}
    e52c:	vmov	r2, s16
    e530:	vmov	r1, s17
    e534:			; <UNDEFINED> instruction: 0xf0100a10
    e538:	blls	fcd9dc <ftello64@plt+0xfc9e60>
    e53c:	tstlt	r3, r4
    e540:	blcs	ff7baf54 <ftello64@plt+0xff7b73d8>
    e544:	stmdbls	r4, {r1, r3, ip, lr, pc}
    e548:			; <UNDEFINED> instruction: 0xf0402900
    e54c:	blls	82eed0 <ftello64@plt+0x82b354>
    e550:	bcs	562c0 <ftello64@plt+0x52744>
    e554:			; <UNDEFINED> instruction: 0x2c00d914
    e558:	msrhi	CPSR_fs, r0
    e55c:	bne	449dc4 <ftello64@plt+0x446248>
    e560:	beq	fe449dc8 <ftello64@plt+0xfe44624c>
    e564:	blx	ff1cc54e <ftello64@plt+0xff1c89d2>
    e568:	bcs	484cc <ftello64@plt+0x44950>
    e56c:	orrshi	pc, sl, r0, asr #32
    e570:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e574:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
    e578:			; <UNDEFINED> instruction: 0xf43f2b00
    e57c:	ldrsh	sl, [r7, #-234]!	; 0xffffff16
    e580:	ldrcc	lr, [lr], #-2525	; 0xfffff623
    e584:	stmib	sp, {r2, r4, r8, ip, pc}^
    e588:	movwcs	r3, #5138	; 0x1412
    e58c:	blls	8731c8 <ftello64@plt+0x86f64c>
    e590:	blls	2731b4 <ftello64@plt+0x26f638>
    e594:			; <UNDEFINED> instruction: 0xf0402b00
    e598:	blls	3aea0c <ftello64@plt+0x3aae90>
    e59c:			; <UNDEFINED> instruction: 0xf0402b00
    e5a0:	blls	46ea60 <ftello64@plt+0x46aee4>
    e5a4:			; <UNDEFINED> instruction: 0xf0002b00
    e5a8:			; <UNDEFINED> instruction: 0xf8df8132
    e5ac:	ldmib	sp, {r2, r3, r6, fp, sp}^
    e5b0:	ldrbtmi	r0, [sl], #-266	; 0xfffffef6
    e5b4:	movwmi	r4, #46595	; 0xb603
    e5b8:	svclt	0x000c68d1
    e5bc:	movwcs	r2, #769	; 0x301
    e5c0:	svclt	0x00182900
    e5c4:	blcs	171cc <ftello64@plt+0x13650>
    e5c8:	bicshi	pc, pc, r0, asr #32
    e5cc:	blls	173214 <ftello64@plt+0x16f698>
    e5d0:			; <UNDEFINED> instruction: 0xf0002b00
    e5d4:	blls	3ee820 <ftello64@plt+0x3eaca4>
    e5d8:	bleq	4a71c <ftello64@plt+0x46ba0>
    e5dc:	ldmdaeq	r4, {r0, r1, r8, ip, sp, lr, pc}
    e5e0:	ldccc	8, cr15, [r4], {88}	; 0x58
    e5e4:	vpadd.i8	d2, d0, d2
    e5e8:	ldm	pc, {r0, r1, r2, r3, r7, pc}^	; <UNPREDICTABLE>
    e5ec:	sbcseq	pc, r1, #19
    e5f0:	andseq	r0, r3, r3, lsl r0
    e5f4:	andseq	r0, r3, r3, lsl r0
    e5f8:	andseq	r0, r3, r3, lsl r0
    e5fc:	ldrsbeq	r0, [r1], #10
    e600:	adcseq	r0, fp, r6, asr #1
    e604:	strheq	r0, [sp], fp
    e608:	addeq	r0, sp, sp, lsl #1
    e60c:	addeq	r0, sp, sp, lsl #1
    e610:	adceq	r0, r8, r8, lsr #1
    e614:	bcs	34e5c <ftello64@plt+0x312e0>
    e618:	addshi	pc, r4, r0
    e61c:	blcs	74e64 <ftello64@plt+0x712e8>
    e620:	ldrdvc	pc, [r0], -r8
    e624:	strbeq	pc, [ip], #-258	; 0xfffffefe	; <UNPREDICTABLE>
    e628:			; <UNDEFINED> instruction: 0x46056850
    e62c:	eorshi	pc, r2, #0
    e630:			; <UNDEFINED> instruction: 0xf0002b02
    e634:	blcs	1af144 <ftello64@plt+0x1ab5c8>
    e638:	subhi	pc, r4, #0
    e63c:			; <UNDEFINED> instruction: 0xf0002800
    e640:	bl	12e84c <ftello64@plt+0x12acd0>
    e644:	strtmi	r0, [r1], -r0, lsl #28
    e648:	and	r2, r5, r0, lsl #12
    e64c:			; <UNDEFINED> instruction: 0xf106458e
    e650:	strmi	r0, [sl], -r1, lsl #12
    e654:	movwhi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    e658:			; <UNDEFINED> instruction: 0xf811460a
    e65c:			; <UNDEFINED> instruction: 0xf1bccb01
    e660:	mvnsle	r0, ip, lsr pc
    e664:	stmdble	sp!, {r4, r5, r7, r9, lr}^
    e668:	mrrcne	6, 0, r3, r4, cr2
    e66c:	stmdble	r9!, {r4, r5, r7, r9, lr}^
    e670:	and	r3, r2, r2, lsl #4
    e674:	adcsmi	r3, r0, #1048576	; 0x100000
    e678:	ldrmi	sp, [r5], -r4, ror #18
    e67c:	stmdavc	r9!, {r0, r9, ip, sp}
    e680:	mvnsle	r2, lr, lsr r9
    e684:	ldmdble	sp, {r4, r5, r7, r9, lr}^
    e688:	blcs	d5344 <ftello64@plt+0xd17c8>
    e68c:	movwhi	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    e690:	cmple	r7, r4, lsl #22
    e694:			; <UNDEFINED> instruction: 0x4629463a
    e698:			; <UNDEFINED> instruction: 0xf01d4620
    e69c:	stmdacs	r0, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
    e6a0:	blls	3427e8 <ftello64@plt+0x33ec6c>
    e6a4:	ldreq	r6, [ip], #2203	; 0x89b
    e6a8:	rsbshi	pc, fp, #0, 2
    e6ac:	tstlt	fp, r6, lsl fp
    e6b0:	andlt	pc, r0, r3, asr #17
    e6b4:	blcs	35320 <ftello64@plt+0x317a4>
    e6b8:	addhi	pc, r8, #0
    e6bc:	cdpge	12, 2, cr9, cr8, cr15, {0}
    e6c0:	ldrsbhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    e6c4:	svcls	0x00052500
    e6c8:	strcc	lr, [r1, #-4]
    e6cc:	adcmi	r3, pc, #48, 8	; 0x30000000
    e6d0:	rsbshi	pc, ip, #0
    e6d4:	blcs	28868 <ftello64@plt+0x24cec>
    e6d8:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    e6dc:	ldrtmi	r4, [r1], -r2, asr #12
    e6e0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    e6e4:	blls	342ab0 <ftello64@plt+0x33ef34>
    e6e8:	ldreq	r6, [r8], #2203	; 0x89b
    e6ec:	tsthi	r2, #0, 2	; <UNPREDICTABLE>
    e6f0:	adcmi	r9, fp, #5120	; 0x1400
    e6f4:	rsbhi	pc, sl, #0
    e6f8:	bne	449f60 <ftello64@plt+0x4463e4>
    e6fc:	cfmuls	mvf2, mvf8, mvf0
    e700:			; <UNDEFINED> instruction: 0xf7f80a90
    e704:			; <UNDEFINED> instruction: 0xe708faf7
    e708:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    e70c:	movwls	r2, #17197	; 0x432d
    e710:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e714:			; <UNDEFINED> instruction: 0xf1000499
    e718:	blls	12eb28 <ftello64@plt+0x12afac>
    e71c:	andscc	pc, r0, sl, asr #17
    e720:	beq	fe449f88 <ftello64@plt+0xfe44640c>
    e724:	bne	449f8c <ftello64@plt+0x446410>
    e728:	blx	ff94c710 <ftello64@plt+0xff948b94>
    e72c:	blcs	353c8 <ftello64@plt+0x3184c>
    e730:	addshi	pc, r4, r0, asr #32
    e734:	beq	fe449fa0 <ftello64@plt+0xfe446424>
    e738:	blx	fe2ca772 <ftello64@plt+0xfe2c6bf6>
    e73c:	blls	207fa8 <ftello64@plt+0x20442c>
    e740:			; <UNDEFINED> instruction: 0xd1ae2b00
    e744:			; <UNDEFINED> instruction: 0xf10b9b05
    e748:			; <UNDEFINED> instruction: 0xf1080b01
    e74c:	ldrbmi	r0, [fp, #-2096]	; 0xfffff7d0
    e750:	svcge	0x0046f47f
    e754:	bne	449fbc <ftello64@plt+0x446440>
    e758:	cfmuls	mvf2, mvf8, mvf0
    e75c:			; <UNDEFINED> instruction: 0xf7f80a90
    e760:	ldrb	pc, [sl], r9, asr #21	; <UNPREDICTABLE>
    e764:	blcs	35388 <ftello64@plt+0x3180c>
    e768:	stmdbge	sl!, {r2, r3, r5, r6, r7, ip, lr, pc}
    e76c:			; <UNDEFINED> instruction: 0x46402214
    e770:	stcl	7, cr15, [r4, #-976]	; 0xfffffc30
    e774:	mvnle	r2, r0, lsl #16
    e778:	blls	2085cc <ftello64@plt+0x204a50>
    e77c:	rscle	r2, r1, r0, lsl #22
    e780:	andscs	sl, r0, #688128	; 0xa8000
    e784:			; <UNDEFINED> instruction: 0xf7f44640
    e788:	stmdacs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    e78c:			; <UNDEFINED> instruction: 0xe788d1da
    e790:	blcs	353b4 <ftello64@plt+0x31838>
    e794:			; <UNDEFINED> instruction: 0xf8d8d0d6
    e798:	blls	a167a0 <ftello64@plt+0xa12c24>
    e79c:			; <UNDEFINED> instruction: 0xd1d1429a
    e7a0:	blls	2067b0 <ftello64@plt+0x202c34>
    e7a4:	sbcle	r2, sp, r0, lsl #22
    e7a8:	ldrdcs	pc, [r4], -r8
    e7ac:	addsmi	r9, sl, #41984	; 0xa400
    e7b0:	ldrb	sp, [r6, -r8, asr #3]!
    e7b4:	svclt	0x00182b0e
    e7b8:	vpmax.s8	d2, d0, d2
    e7bc:	blls	36ec34 <ftello64@plt+0x36b0b8>
    e7c0:	movwls	r3, #54017	; 0xd301
    e7c4:	movwls	r9, #31521	; 0x7b21
    e7c8:	blcs	353f4 <ftello64@plt+0x31878>
    e7cc:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    e7d0:	stmdals	r7, {r1, r3, r5, sl, fp, sp, pc}
    e7d4:			; <UNDEFINED> instruction: 0x4621aa1d
    e7d8:			; <UNDEFINED> instruction: 0xf914f00b
    e7dc:	ldmdbcs	r3, {r0, r2, r3, r4, r8, fp, ip, pc}
    e7e0:	mrcge	6, 6, APSR_nzcv, cr11, cr15, {1}
    e7e4:	bge	bdf870 <ftello64@plt+0xbdbcf4>
    e7e8:			; <UNDEFINED> instruction: 0xf8012300
    e7ec:	addsmi	r3, r1, #1024	; 0x400
    e7f0:	tstcs	r4, #-1073741762	; 0xc000003e
    e7f4:	blls	3b3470 <ftello64@plt+0x3af8f4>
    e7f8:			; <UNDEFINED> instruction: 0xf43f2b00
    e7fc:	stmdals	r7, {r1, r4, r6, r7, r9, sl, fp, sp, pc}
    e800:			; <UNDEFINED> instruction: 0xf00aa928
    e804:	blls	48e398 <ftello64@plt+0x48a81c>
    e808:			; <UNDEFINED> instruction: 0xf47f2b00
    e80c:	blls	47a34c <ftello64@plt+0x4767d0>
    e810:			; <UNDEFINED> instruction: 0xe6dc9310
    e814:	ldrdcs	lr, [r8], -sp
    e818:			; <UNDEFINED> instruction: 0xf8df4623
    e81c:			; <UNDEFINED> instruction: 0xf8cd15e0
    e820:	andls	fp, r1, r8
    e824:	stmdals	lr, {r0, r3, r4, r5, r6, sl, lr}
    e828:	andls	r3, r0, r8, lsl #3
    e82c:	ldrbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    e830:			; <UNDEFINED> instruction: 0xf0214478
    e834:	strb	pc, [r8, #-2135]!	; 0xfffff7a9	; <UNPREDICTABLE>
    e838:	blcs	75454 <ftello64@plt+0x718d8>
    e83c:	cfldrdge	mvd15, [r0, #508]	; 0x1fc
    e840:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    e844:			; <UNDEFINED> instruction: 0xf0002b08
    e848:	stfcsd	f0, [r0], {229}	; 0xe5
    e84c:	mrcge	4, 0, APSR_nzcv, cr11, cr15, {1}
    e850:	ldreq	pc, [r0, #2271]!	; 0x8df
    e854:			; <UNDEFINED> instruction: 0xf0214478
    e858:	strb	pc, [ip, #2117]	; 0x845	; <UNPREDICTABLE>
    e85c:	bne	44a0c4 <ftello64@plt+0x446548>
    e860:			; <UNDEFINED> instruction: 0xf7f82000
    e864:	strb	pc, [r5, -r7, asr #20]!	; <UNPREDICTABLE>
    e868:	ldrcs	pc, [ip, #2271]	; 0x8df
    e86c:			; <UNDEFINED> instruction: 0xe626447a
    e870:	strtmi	r9, [r0], -r4, lsl #24
    e874:	stmda	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e878:	ldrne	pc, [r0, #2271]	; 0x8df
    e87c:	ldrbtmi	fp, [r9], #-675	; 0xfffffd5d
    e880:	strmi	r3, [r2], -r8, lsl #3
    e884:	streq	pc, [r8, #2271]	; 0x8df
    e888:			; <UNDEFINED> instruction: 0xf0214478
    e88c:	ldrb	pc, [r0, #-2091]!	; 0xfffff7d5	; <UNPREDICTABLE>
    e890:	strne	pc, [r0, #2271]	; 0x8df
    e894:	streq	pc, [r0, #2271]	; 0x8df
    e898:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e89c:			; <UNDEFINED> instruction: 0xf0213198
    e8a0:	strb	pc, [r1, #-2081]	; 0xfffff7df	; <UNPREDICTABLE>
    e8a4:			; <UNDEFINED> instruction: 0xf7f59804
    e8a8:			; <UNDEFINED> instruction: 0xf8dfe856
    e8ac:	ldrbtmi	r1, [r9], #-1392	; 0xfffffa90
    e8b0:			; <UNDEFINED> instruction: 0x46023198
    e8b4:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e8b8:			; <UNDEFINED> instruction: 0xf0214478
    e8bc:			; <UNDEFINED> instruction: 0xf8daf813
    e8c0:	movwls	r3, #16400	; 0x4010
    e8c4:	blcs	354dc <ftello64@plt+0x31960>
    e8c8:	cfldrdge	mvd15, [r6, #-252]!	; 0xffffff04
    e8cc:	blls	348214 <ftello64@plt+0x344698>
    e8d0:	ldreq	r6, [ip], #2203	; 0x89b
    e8d4:	movwcs	fp, #8028	; 0x1f5c
    e8d8:			; <UNDEFINED> instruction: 0xf57f9304
    e8dc:			; <UNDEFINED> instruction: 0xf8dfad4a
    e8e0:	movwcs	r1, #5444	; 0x1544
    e8e4:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    e8e8:	movwls	r4, #17529	; 0x4479
    e8ec:	orrscc	r4, r8, r8, ror r4
    e8f0:			; <UNDEFINED> instruction: 0xfff8f020
    e8f4:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e8f8:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
    e8fc:			; <UNDEFINED> instruction: 0xf43f2b00
    e900:			; <UNDEFINED> instruction: 0xe7b5ad38
    e904:	strne	pc, [r4, #-2271]!	; 0xfffff721
    e908:			; <UNDEFINED> instruction: 0xf8df2301
    e90c:	ldrbtmi	r0, [r9], #-1316	; 0xfffffadc
    e910:	ldrbtmi	r9, [r8], #-2574	; 0xfffff5f2
    e914:	movwls	r3, #57736	; 0xe188
    e918:			; <UNDEFINED> instruction: 0xffe4f020
    e91c:	cfstr32ls	mvfx14, [r4], {96}	; 0x60
    e920:			; <UNDEFINED> instruction: 0xf7f54620
    e924:			; <UNDEFINED> instruction: 0xf8dfe818
    e928:	strtmi	r1, [r3], -ip, lsl #10
    e92c:	orrcc	r4, r8, r9, ror r4
    e930:			; <UNDEFINED> instruction: 0xf8df4602
    e934:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
    e938:			; <UNDEFINED> instruction: 0xffd4f020
    e93c:	ldrtmi	lr, [r3], #-1773	; 0xfffff913
    e940:			; <UNDEFINED> instruction: 0xf8934611
    e944:	stmdblt	r3!, {r3, r6, r7, ip, sp}^
    e948:	ldr	r3, [r4, #1025]	; 0x401
    e94c:	stccc	8, cr15, [r1], {2}
    e950:	svccc	0x0001f814
    e954:			; <UNDEFINED> instruction: 0xf43f2b00
    e958:	strtmi	sl, [fp], #-3474	; 0xfffff26e
    e95c:			; <UNDEFINED> instruction: 0xf8934611
    e960:	andcc	r3, r1, #200	; 0xc8
    e964:	mvnsle	r2, r0, lsl #22
    e968:	str	r7, [r4, #15]
    e96c:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e970:			; <UNDEFINED> instruction: 0xf57f049b
    e974:			; <UNDEFINED> instruction: 0xf8dfad35
    e978:			; <UNDEFINED> instruction: 0xf8df14c4
    e97c:	ldrbtmi	r0, [r9], #-1220	; 0xfffffb3c
    e980:	orrcc	r4, r8, r8, ror r4
    e984:			; <UNDEFINED> instruction: 0xffaef020
    e988:	ldmvs	r0, {r1, r3, r5, r8, sl, sp, lr, pc}
    e98c:			; <UNDEFINED> instruction: 0xf7fea928
    e990:	movwcs	pc, #3313	; 0xcf1	; <UNPREDICTABLE>
    e994:			; <UNDEFINED> instruction: 0xe61a9310
    e998:			; <UNDEFINED> instruction: 0xf0402d00
    e99c:			; <UNDEFINED> instruction: 0xf8da81cd
    e9a0:			; <UNDEFINED> instruction: 0xf8ca0000
    e9a4:	stmdacs	r0, {r2}
    e9a8:	bicshi	pc, r7, r0
    e9ac:	ldrdcc	pc, [r8], -sl
    e9b0:			; <UNDEFINED> instruction: 0xf0402b00
    e9b4:			; <UNDEFINED> instruction: 0x301481f3
    e9b8:			; <UNDEFINED> instruction: 0xf95ef026
    e9bc:	andeq	pc, r8, sl, asr #17
    e9c0:			; <UNDEFINED> instruction: 0xf47f2800
    e9c4:			; <UNDEFINED> instruction: 0xf7f4acf9
    e9c8:	tstlt	r0, r2, lsr lr
    e9cc:			; <UNDEFINED> instruction: 0xf040b280
    e9d0:			; <UNDEFINED> instruction: 0xf8df7500
    e9d4:	andcs	r1, r5, #112, 8	; 0x70000000
    e9d8:			; <UNDEFINED> instruction: 0xf8ca2000
    e9dc:	ldrbtmi	r5, [r9], #-16
    e9e0:	stc	7, cr15, [r8], #-976	; 0xfffffc30
    e9e4:	ldrdne	pc, [r4], -sl
    e9e8:			; <UNDEFINED> instruction: 0xf0203114
    e9ec:			; <UNDEFINED> instruction: 0xf8dafee3
    e9f0:	movwls	r3, #16400	; 0x4010
    e9f4:	blcs	388794 <ftello64@plt+0x384c18>
    e9f8:	bicshi	pc, fp, r0, asr #32
    e9fc:	movwcc	r9, #6932	; 0x1b14
    ea00:	blls	873658 <ftello64@plt+0x86fadc>
    ea04:	blls	13364c <ftello64@plt+0x12fad0>
    ea08:	strb	r9, [r0, #775]!	; 0x307
    ea0c:	bls	135644 <ftello64@plt+0x131ac8>
    ea10:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    ea14:	andcc	r6, r1, #10158080	; 0x9b0000
    ea18:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
    ea1c:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {3}
    ea20:			; <UNDEFINED> instruction: 0xf0402b00
    ea24:	movwcs	r8, #4398	; 0x112e
    ea28:	andcc	pc, ip, sl, asr #17
    ea2c:	blcs	35678 <ftello64@plt+0x31afc>
    ea30:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {1}
    ea34:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    ea38:	ldrdeq	lr, [sl, -sp]
    ea3c:			; <UNDEFINED> instruction: 0x4603447a
    ea40:	ldmvs	r1, {r0, r1, r3, r8, r9, lr}^
    ea44:	movwcs	fp, #7948	; 0x1f0c
    ea48:	stmdbcs	r0, {r8, r9, sp}
    ea4c:	movwcs	fp, #3864	; 0xf18
    ea50:			; <UNDEFINED> instruction: 0xf43f2b00
    ea54:	ldmdavs	r3, {r0, r2, r5, r6, r9, sl, fp, sp, pc}^
    ea58:			; <UNDEFINED> instruction: 0xf8dab183
    ea5c:	ldrmi	r1, [sl], -r0
    ea60:	ldmdavs	r2, {r0, sp, lr, pc}
    ea64:	addsmi	fp, r1, #-2147483642	; 0x80000006
    ea68:	andcs	sp, r1, #-1073741762	; 0xc000003e
    ea6c:	ldmdbvs	sl, {r1, r3, r8, sp, lr}
    ea70:			; <UNDEFINED> instruction: 0xf43f2a00
    ea74:	ldmdavs	fp, {r0, r2, r4, r6, r9, sl, fp, sp, pc}
    ea78:	mvnsle	r2, r0, lsl #22
    ea7c:	andcs	r4, r1, #248832	; 0x3cc00
    ea80:	sbcsvs	r4, sl, fp, ror r4
    ea84:	blls	1883bc <ftello64@plt+0x184840>
    ea88:			; <UNDEFINED> instruction: 0x461c469b
    ea8c:	movwls	r9, #58121	; 0xe309
    ea90:	ldrt	r9, [r2], #-776	; 0xfffffcf8
    ea94:	orrlt	r7, fp, fp, lsr r8
    ea98:			; <UNDEFINED> instruction: 0xf43f2800
    ea9c:	subcc	sl, fp, #1328	; 0x530
    eaa0:	stmdacs	r0, {r1, sp, lr, pc}
    eaa4:	mcrge	4, 2, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    eaa8:	svcne	0x0001f812
    eaac:			; <UNDEFINED> instruction: 0xf47f4299
    eab0:			; <UNDEFINED> instruction: 0xf817ae49
    eab4:	stmdacc	r1, {r0, r8, r9, sl, fp, ip, sp}
    eab8:	mvnsle	r2, r0, lsl #22
    eabc:			; <UNDEFINED> instruction: 0xf43f2800
    eac0:			; <UNDEFINED> instruction: 0xe63fadf0
    eac4:	mulls	r0, r7, r8
    eac8:	svceq	0x0000f1b9
    eacc:	cfstrdge	mvd15, [r9, #252]!	; 0xfc
    ead0:	ldmdalt	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ead4:	blge	609250 <ftello64@plt+0x6056d4>
    ead8:	ldrbtmi	r4, [fp], #-3037	; 0xfffff423
    eadc:			; <UNDEFINED> instruction: 0xf1c79306
    eae0:	orrlt	r0, r0, #65536	; 0x10000
    eae4:	bls	1acb78 <ftello64@plt+0x1a8ffc>
    eae8:			; <UNDEFINED> instruction: 0xf8934413
    eaec:	blcs	1ae14 <ftello64@plt+0x17298>
    eaf0:	stclne	0, cr13, [r2], #-272	; 0xfffffef0
    eaf4:	addsmi	r1, r5, #2424832	; 0x250000
    eaf8:	andle	r4, r6, r3, lsl r6
    eafc:	andcc	r7, r1, #1114112	; 0x110000
    eb00:			; <UNDEFINED> instruction: 0xf8914451
    eb04:	stmdbcs	r0, {r3, r6, r7, ip}
    eb08:	blne	7832e4 <ftello64@plt+0x77f768>
    eb0c:	mrcne	0, 3, sp, cr10, cr12, {0}
    eb10:	nrmcce	f7, f4
    eb14:	ldrtmi	r4, [r9], -sl, lsr #8
    eb18:	and	r4, ip, lr, asr #12
    eb1c:	svcgt	0x0001f81e
    eb20:			; <UNDEFINED> instruction: 0xf89c44dc
    eb24:	ldrmi	ip, [r4, #200]!	; 0xc8
    eb28:	addmi	sp, sl, #8, 2
    eb2c:	streq	lr, [r1], -r8, lsl #22
    eb30:			; <UNDEFINED> instruction: 0xf811d028
    eb34:			; <UNDEFINED> instruction: 0xf0166f01
    eb38:	ldrdle	r0, [pc, #255]	; ec3f <ftello64@plt+0xb0c3>
    eb3c:	andsle	r1, sl, r0, asr #22
    eb40:	stmdacs	r0, {r2, r3, r4, r9, sl, lr}
    eb44:	strtmi	sp, [r3], -lr, asr #3
    eb48:	strcs	r4, [r0, #-1610]	; 0xfffff9b6
    eb4c:	svceq	0x00dff012
    eb50:	strdlt	sp, [r0, r4]
    eb54:	svceq	0x00dff019
    eb58:			; <UNDEFINED> instruction: 0xf817d018
    eb5c:			; <UNDEFINED> instruction: 0xf0133f01
    eb60:	ldrsble	r0, [sl, #255]!	; 0xff
    eb64:			; <UNDEFINED> instruction: 0xf897b993
    eb68:			; <UNDEFINED> instruction: 0xf1b99000
    eb6c:			; <UNDEFINED> instruction: 0xd1b60f00
    eb70:	ldrdlt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    eb74:	ldmib	sp, {r0, r2, r4, r7, r8, sl, sp, lr, pc}^
    eb78:	strb	fp, [r3, #2074]!	; 0x81a
    eb7c:	stmdacc	r1, {r0, r1, r5, r6, sl, fp, ip}
    eb80:	bfi	r4, ip, #12, #19
    eb84:	bicsle	r4, r9, lr, lsr #5
    eb88:			; <UNDEFINED> instruction: 0xe7df5d7a
    eb8c:	strb	r3, [sl, r1, lsl #14]!
    eb90:	vpmin.s8	d20, d16, d16
    eb94:	ldmmi	r0!, {r0, r1, r3, r7, r8, lr}
    eb98:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    eb9c:			; <UNDEFINED> instruction: 0xf02032b8
    eba0:	stmibmi	lr!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    eba4:	ldrbtmi	r4, [r9], #-2222	; 0xfffff752
    eba8:	tstcs	lr, #3620864	; 0x374000
    ebac:	ldrbtmi	r3, [r8], #-392	; 0xfffffe78
    ebb0:	andlt	pc, r0, sp, asr #17
    ebb4:	cdp2	0, 9, cr15, cr6, cr0, {1}
    ebb8:			; <UNDEFINED> instruction: 0x4601e578
    ebbc:			; <UNDEFINED> instruction: 0x4620463a
    ebc0:	mrc2	0, 1, pc, cr6, cr12, {0}
    ebc4:			; <UNDEFINED> instruction: 0xf47f2800
    ebc8:	ldr	sl, [fp, #3436]!	; 0xd6c
    ebcc:			; <UNDEFINED> instruction: 0xf8dd9b0c
    ebd0:	ldmvs	fp, {r2, r4, r6, sp, pc}
    ebd4:	strle	r0, [r6, #-1179]	; 0xfffffb65
    ebd8:	stmiami	r3!, {r1, r5, r7, r8, fp, lr}
    ebdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ebe0:			; <UNDEFINED> instruction: 0xf0203188
    ebe4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    ebe8:	blls	1d3438 <ftello64@plt+0x1cf8bc>
    ebec:	andne	lr, r8, #3309568	; 0x328000
    ebf0:	bls	3597f8 <ftello64@plt+0x355c7c>
    ebf4:	svclt	0x00089910
    ebf8:			; <UNDEFINED> instruction: 0xf8da2200
    ebfc:			; <UNDEFINED> instruction: 0xf8ca3004
    ec00:	stmdbcs	r0, {r3, r5, sp}
    ec04:			; <UNDEFINED> instruction: 0xf8ca9a14
    ec08:	svclt	0x00083018
    ec0c:			; <UNDEFINED> instruction: 0xf8ca2200
    ec10:	str	r2, [r5, #44]	; 0x2c
    ec14:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    ec18:	strble	r0, [sl], #-1182	; 0xfffffb62
    ec1c:	ldmibvs	r8, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    ec20:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    ec24:	msreq	CPSR_, #192, 4
    ec28:	movwcs	pc, #2979	; 0xba3	; <UNPREDICTABLE>
    ec2c:	bl	d573c <ftello64@plt+0xd1bc0>
    ec30:	bls	44f980 <ftello64@plt+0x44be04>
    ec34:	bl	ff0d16a8 <ftello64@plt+0xff0cdb2c>
    ec38:	bne	ff0d7b4c <ftello64@plt+0xff0d3fd0>
    ec3c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    ec40:	subsle	r2, ip, r0, lsl #22
    ec44:	ldmdbvs	r1, {r0, r1, r2, r3, r9, fp, ip, pc}^
    ec48:	ldmdavs	fp, {r1, sp, lr, pc}
    ec4c:	suble	r2, fp, r0, lsl #22
    ec50:	addmi	r6, sl, #5898240	; 0x5a0000
    ec54:	ldmvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ec58:			; <UNDEFINED> instruction: 0xd1f64290
    ec5c:			; <UNDEFINED> instruction: 0xf43f2c00
    ec60:	ldrb	sl, [r5, #3090]!	; 0xc12
    ec64:			; <UNDEFINED> instruction: 0xf43f42b0
    ec68:	ldrbt	sl, [fp], #3344	; 0xd10
    ec6c:			; <UNDEFINED> instruction: 0xf44f4b7f
    ec70:	ldmdbmi	pc!, {r0, r1, r2, r7, r9, sp, lr}^	; <UNPREDICTABLE>
    ec74:	ldrbtmi	r4, [fp], #-2175	; 0xfffff781
    ec78:			; <UNDEFINED> instruction: 0x33b84479
    ec7c:			; <UNDEFINED> instruction: 0xf0204478
    ec80:	ldmdbmi	sp!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    ec84:	ldrbtmi	r4, [r9], #-2173	; 0xfffff783
    ec88:	orrcc	r4, r8, r8, ror r4
    ec8c:	cdp2	0, 2, cr15, cr10, cr0, {1}
    ec90:	ldrtmi	lr, [r8], -r9, asr #13
    ec94:	stc	7, cr15, [r4], #976	; 0x3d0
    ec98:	adcmi	r3, r8, #131072	; 0x20000
    ec9c:	cfldrdge	mvd15, [r2, #-508]	; 0xfffffe04
    eca0:			; <UNDEFINED> instruction: 0x462a1c79
    eca4:			; <UNDEFINED> instruction: 0xf01d4620
    eca8:	stmdacs	r0, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
    ecac:	cfldrdge	mvd15, [r9], #252	; 0xfc
    ecb0:	ldmdbmi	r3!, {r3, r6, r8, sl, sp, lr, pc}^
    ecb4:	ldrbtmi	r4, [r9], #-2163	; 0xfffff78d
    ecb8:	ldrbtmi	r3, [r8], #-392	; 0xfffffe78
    ecbc:	cdp2	0, 1, cr15, cr2, cr0, {1}
    ecc0:	stmiavs	sl!, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    ecc4:	vmul.i8	d22, d16, d8
    ecc8:	vsubw.s8	q10, q0, d1
    eccc:	blx	fe8cf956 <ftello64@plt+0xfe8cbdda>
    ecd0:	bne	ff0538d8 <ftello64@plt+0xff04fd5c>
    ecd4:	cmpeq	r1, #3072	; 0xc00
    ecd8:	bl	ff0d174c <ftello64@plt+0xff0cdbd0>
    ecdc:	bne	ff0d7bf0 <ftello64@plt+0xff0d4074>
    ece0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    ece4:			; <UNDEFINED> instruction: 0xd1ad2b00
    ece8:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    ecec:	strle	r0, [r6, #-1178]	; 0xfffffb66
    ecf0:	stmdami	r6!, {r0, r2, r5, r6, r8, fp, lr}^
    ecf4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ecf8:			; <UNDEFINED> instruction: 0xf0203188
    ecfc:	andcs	pc, r0, #15552	; 0x3cc0
    ed00:			; <UNDEFINED> instruction: 0xf8ca2301
    ed04:			; <UNDEFINED> instruction: 0xf04f2018
    ed08:			; <UNDEFINED> instruction: 0xf8ca32ff
    ed0c:	andls	r3, r4, #12
    ed10:	bllt	c0cd14 <ftello64@plt+0xc09198>
    ed14:			; <UNDEFINED> instruction: 0x462a495e
    ed18:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    ed1c:	orrcc	r4, r8, r8, ror r4
    ed20:	stc2l	0, cr15, [r0, #128]!	; 0x80
    ed24:	ldmdbmi	ip, {r2, r5, r6, r7, sl, sp, lr, pc}^
    ed28:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
    ed2c:	orrscc	r4, r8, r8, ror r4
    ed30:	ldc2l	0, cr15, [r8, #128]	; 0x80
    ed34:	bllt	28cd38 <ftello64@plt+0x2891bc>
    ed38:	ldmvs	fp, {r2, r3, r8, r9, fp, ip, pc}
    ed3c:	svclt	0x005c0498
    ed40:	mvnscc	pc, #79	; 0x4f
    ed44:			; <UNDEFINED> instruction: 0xf57f9304
    ed48:	ldmdbmi	r5, {r2, r4, r8, r9, fp, sp, pc}^
    ed4c:	mvnscc	pc, #79	; 0x4f
    ed50:	ldrbtmi	r4, [r9], #-2132	; 0xfffff7ac
    ed54:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    ed58:	blls	348484 <ftello64@plt+0x344908>
    ed5c:	ldreq	r6, [r9], #2203	; 0x89b
    ed60:	movwcs	sp, #5127	; 0x1407
    ed64:	rscscc	pc, pc, #79	; 0x4f
    ed68:	andcc	pc, ip, sl, asr #17
    ed6c:			; <UNDEFINED> instruction: 0xf7ff9204
    ed70:	stmdbmi	sp, {r8, r9, fp, ip, sp, pc}^
    ed74:	mvnscc	pc, #79	; 0x4f
    ed78:	ldrbtmi	r4, [r9], #-2124	; 0xfffff7b4
    ed7c:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    ed80:			; <UNDEFINED> instruction: 0xf0203198
    ed84:	blls	34e448 <ftello64@plt+0x34a8cc>
    ed88:			; <UNDEFINED> instruction: 0xf8ca2201
    ed8c:	ldmvs	fp, {r2, r3, sp}
    ed90:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
    ed94:			; <UNDEFINED> instruction: 0xf43f2b00
    ed98:	strb	sl, [r9, #-2796]!	; 0xfffff514
    ed9c:	vqdmulh.s<illegal width 8>	q10, q0, q2
    eda0:	stmdbmi	r4, {r0, r2, r3, r4, r6, r7, r9, sp}^
    eda4:	ldrbtmi	r4, [fp], #-2116	; 0xfffff7bc
    eda8:			; <UNDEFINED> instruction: 0x33a84479
    edac:			; <UNDEFINED> instruction: 0xf0204478
    edb0:	blls	14e7f4 <ftello64@plt+0x14ac78>
    edb4:	str	r9, [r9], #-775	; 0xfffffcf9
    edb8:	b	154cd90 <ftello64@plt+0x1549214>
    edbc:	andeq	r6, r4, r6, lsl r9
    edc0:	andeq	r6, r4, r2, lsl r9
    edc4:	andeq	r0, r0, r8, lsl #8
    edc8:	andeq	r0, r0, r4, asr r4
    edcc:	andeq	r6, r4, r6, lsr #16
    edd0:	muleq	r4, ip, r4
    edd4:	andeq	sp, r2, r0, asr #32
    edd8:	andeq	sp, r2, ip, lsl #5
    eddc:	andeq	sp, r2, r8, lsl #5
    ede0:	andeq	ip, r2, r4, lsr #27
    ede4:	andeq	sp, r2, r2, lsr #4
    ede8:	andeq	ip, r2, ip, lsl #31
    edec:	andeq	sp, r2, ip, lsl #4
    edf0:	andeq	sp, r2, r0, lsl #4
    edf4:	andeq	ip, r2, ip, ror #23
    edf8:	andeq	r7, r4, r6, lsr #5
    edfc:	andeq	ip, r2, r4, asr #29
    ee00:	andeq	ip, r2, r8, lsr sl
    ee04:	ldrdeq	ip, [r2], -r4
    ee08:	andeq	lr, r2, r0, ror #6
    ee0c:	andeq	ip, r2, sl, ror #28
    ee10:	andeq	ip, r2, r4, ror #21
    ee14:	andeq	ip, r2, r0, asr lr
    ee18:	andeq	ip, r2, r2, lsr #20
    ee1c:	andeq	ip, r2, sl, lsr lr
    ee20:	andeq	ip, r2, r8, lsr sl
    ee24:	andeq	ip, r2, r0, lsl #28
    ee28:	andeq	ip, r2, r4, lsr #20
    ee2c:	ldrdeq	ip, [r2], -sl
    ee30:	muleq	r2, r6, sl
    ee34:			; <UNDEFINED> instruction: 0x0002cdbc
    ee38:	strdeq	ip, [r2], -r2
    ee3c:	andeq	ip, r2, sl, ror #26
    ee40:	andeq	ip, r2, r0, lsl sl
    ee44:	andeq	ip, r2, sl, ror #15
    ee48:	andeq	r6, r4, ip, lsl lr
    ee4c:	ldrdeq	r6, [r4], -r8
    ee50:	andeq	ip, r2, lr, lsl #24
    ee54:	andeq	ip, r2, r0, asr fp
    ee58:	andeq	ip, r2, r6, ror r5
    ee5c:	andeq	ip, r2, r2, asr #22
    ee60:	ldrdeq	ip, [r2], -r2
    ee64:	andeq	ip, r2, ip, lsl #22
    ee68:	andeq	ip, r2, sl, lsl r9
    ee6c:	andeq	ip, r2, r2, ror sl
    ee70:	muleq	r2, r8, r4
    ee74:	ldrdeq	ip, [r2], -r0
    ee78:	andeq	ip, r2, r2, ror #20
    ee7c:	andeq	ip, r2, r8, lsl #17
    ee80:	andeq	ip, r2, r2, lsr sl
    ee84:	andeq	ip, r2, r6, lsr #14
    ee88:	strdeq	ip, [r2], -r4
    ee8c:	andeq	ip, r2, r6, lsl r7
    ee90:	andeq	ip, r2, lr, asr #19
    ee94:	andeq	ip, r2, r0, lsr #15
    ee98:			; <UNDEFINED> instruction: 0x0002c9be
    ee9c:	andeq	ip, r2, r4, lsr r6
    eea0:	muleq	r2, r6, r9
    eea4:	andeq	ip, r2, lr, asr #11
    eea8:	andeq	ip, r2, lr, ror #18
    eeac:			; <UNDEFINED> instruction: 0x0002c5b2
    eeb0:	andeq	ip, r2, r2, asr #18
    eeb4:	andeq	ip, r2, r8, ror #6
    eeb8:	andeq	ip, r2, r0, lsr #11
    eebc:	svcmi	0x00f0e92d
    eec0:			; <UNDEFINED> instruction: 0x4690b09b
    eec4:	strmi	r4, [r3], -r8, ror #21
    eec8:	blmi	ffa33ad8 <ftello64@plt+0xffa2ff5c>
    eecc:			; <UNDEFINED> instruction: 0x4608447a
    eed0:			; <UNDEFINED> instruction: 0xf8df2500
    eed4:	ldmpl	r3, {r2, r3, r4, r7, r8, r9, ip, pc}^
    eed8:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    eedc:			; <UNDEFINED> instruction: 0xf04f9319
    eee0:	stmib	sp, {r8, r9}^
    eee4:	stmib	sp, {r0, r3, r8, sl, ip, lr}^
    eee8:			; <UNDEFINED> instruction: 0xf7fe550b
    eeec:	stmdacs	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    eef0:	rscshi	pc, sl, r0
    eef4:	strtmi	r4, [r9], -r4, lsl #12
    eef8:	stmdage	lr, {r2, r3, r5, r9, sp}
    eefc:	bl	ffc4ced4 <ftello64@plt+0xffc49358>
    ef00:	strtmi	r2, [r0], -r1, lsl #2
    ef04:	movwls	r2, #54033	; 0xd311
    ef08:	mcr2	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    ef0c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ef10:	blmi	ff64346c <ftello64@plt+0xff63f8f0>
    ef14:	beq	d4b350 <ftello64@plt+0xd477d4>
    ef18:	vmax.s8	d20, d8, d7
    ef1c:	ldrbtmi	r5, [fp], #-2847	; 0xfffff4e1
    ef20:	blmi	ff573b38 <ftello64@plt+0xff56ffbc>
    ef24:	blne	ffb0ba40 <ftello64@plt+0xffb07ec4>
    ef28:	ldrbtmi	r9, [fp], #-3
    ef2c:	strbmi	r9, [r3], -r7, lsl #6
    ef30:	ldrmi	r4, [lr], -r0, lsl #13
    ef34:			; <UNDEFINED> instruction: 0xf8cd9005
    ef38:	andcs	fp, r1, #24
    ef3c:	ldrbmi	r2, [r1], -r0, lsl #6
    ef40:	andls	r4, r0, #32, 12	; 0x2000000
    ef44:			; <UNDEFINED> instruction: 0xf998f7ff
    ef48:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ef4c:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    ef50:	tstcs	r2, #2424832	; 0x250000
    ef54:	tstlt	r5, sp, lsl #6
    ef58:	adcmi	r3, pc, #20, 10	; 0x5000000
    ef5c:	stmdals	sl, {r0, r1, r2, r4, r6, ip, lr, pc}
    ef60:			; <UNDEFINED> instruction: 0xf025b128
    ef64:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    ef68:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    ef6c:	stmdbls	fp, {r1, r3, ip, pc}
    ef70:	rsbsle	r2, r3, r0, lsl #30
    ef74:	stmdals	ip, {r1, r3, r4, r5, r9, sl, lr}
    ef78:	blx	1eccf78 <ftello64@plt+0x1ec93fc>
    ef7c:	strmi	r2, [r3], r0, lsl #14
    ef80:			; <UNDEFINED> instruction: 0xf7f4980b
    ef84:	stmdals	ip, {r2, r4, r5, r8, fp, sp, lr, pc}
    ef88:			; <UNDEFINED> instruction: 0xf7f4970b
    ef8c:	smladxls	ip, r0, r9, lr
    ef90:	svceq	0x0000f1bb
    ef94:	sbcshi	pc, ip, r0, asr #32
    ef98:	blmi	fee3b478 <ftello64@plt+0xfee378fc>
    ef9c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    efa0:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    efa4:	addshi	pc, r8, r0
    efa8:	bleq	b4b3e4 <ftello64@plt+0xb47868>
    efac:	tstcs	r1, ip, lsl #30
    efb0:	ldrbmi	r4, [fp], -r8, lsr #12
    efb4:			; <UNDEFINED> instruction: 0xf018463a
    efb8:	movwlt	pc, #35529	; 0x8ac9	; <UNPREDICTABLE>
    efbc:	stmdals	sl, {r1, r2, r9, sl, lr}
    efc0:			; <UNDEFINED> instruction: 0xf025b108
    efc4:	stmdals	fp, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    efc8:	ldmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    efcc:			; <UNDEFINED> instruction: 0xf7f4980c
    efd0:	stmdals	r9, {r1, r2, r3, r8, fp, sp, lr, pc}
    efd4:	stc2l	0, cr15, [lr, #-0]
    efd8:	strtmi	r2, [r0], -r0, lsl #2
    efdc:	mcr2	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    efe0:			; <UNDEFINED> instruction: 0xf7fe4620
    efe4:	bmi	fe9ce708 <ftello64@plt+0xfe9cab8c>
    efe8:	ldrbtmi	r4, [sl], #-2976	; 0xfffff460
    efec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eff0:	subsmi	r9, sl, r9, lsl fp
    eff4:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    eff8:	andslt	r4, fp, r0, lsr r6
    effc:	svchi	0x00f0e8bd
    f000:	ldrbmi	sl, [r9], -sl, lsl #20
    f004:			; <UNDEFINED> instruction: 0xf7fe4638
    f008:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    f00c:	stmdals	r9, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    f010:	ldc2l	0, cr15, [r0, #-0]
    f014:	strtmi	sl, [r0], -r9, lsl #18
    f018:	mcr2	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    f01c:	teqlt	r0, r7, lsl #12
    f020:	blcs	ff7bba34 <ftello64@plt+0xff7b7eb8>
    f024:	blcs	fec8c <ftello64@plt+0xfb110>
    f028:	strtmi	sp, [pc], -r1, lsr #2
    f02c:	svcls	0x0009e785
    f030:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
    f034:	eorle	r2, r3, r6, lsl #18
    f038:	cmple	r5, r0, lsl #28
    f03c:			; <UNDEFINED> instruction: 0x26224a91
    f040:			; <UNDEFINED> instruction: 0xf2c04891
    f044:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
    f048:			; <UNDEFINED> instruction: 0xf0204478
    f04c:	stmibmi	pc, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f050:	ldrbtmi	r4, [r9], #-2191	; 0xfffff771
    f054:			; <UNDEFINED> instruction: 0xf0204478
    f058:			; <UNDEFINED> instruction: 0xe7b0fb7b
    f05c:			; <UNDEFINED> instruction: 0xf7f44608
    f060:	stmdals	ip, {r1, r2, r6, r7, fp, sp, lr, pc}
    f064:			; <UNDEFINED> instruction: 0xf7f4970b
    f068:	strls	lr, [ip, -r2, asr #17]
    f06c:			; <UNDEFINED> instruction: 0xf7f4e794
    f070:			; <UNDEFINED> instruction: 0x463eec72
    f074:	stmmi	r7, {r0, r9, sl, lr}
    f078:			; <UNDEFINED> instruction: 0xf0204478
    f07c:			; <UNDEFINED> instruction: 0xe79efb9b
    f080:	svcvc	0x005b685b
    f084:	ldmible	r0, {r0, r1, r8, r9, fp, sp}^
    f088:	svccs	0x0000683f
    f08c:	ldmdavs	fp!, {r1, r2, r4, r5, ip, lr, pc}^
    f090:	bcs	a9100 <ftello64@plt+0xa5584>
    f094:	bmi	1e8387c <ftello64@plt+0x1e7fd00>
    f098:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    f09c:	ldrsbcs	pc, [ip, #130]!	; 0x82	; <UNPREDICTABLE>
    f0a0:			; <UNDEFINED> instruction: 0xf8d3b942
    f0a4:			; <UNDEFINED> instruction: 0xf89bb004
    f0a8:			; <UNDEFINED> instruction: 0xf0033000
    f0ac:	blcs	cfcc0 <ftello64@plt+0xcc144>
    f0b0:	addshi	pc, r1, r0
    f0b4:	movwcs	r9, #2313	; 0x909
    f0b8:	ldrtmi	r9, [sl], -r2, lsl #16
    f0bc:	blx	144b110 <ftello64@plt+0x1447594>
    f0c0:	movwcc	r9, #6915	; 0x1b03
    f0c4:	ldrb	r9, [pc, r3, lsl #6]
    f0c8:			; <UNDEFINED> instruction: 0x462f4a73
    f0cc:	ldrbtmi	r4, [sl], #-2163	; 0xfffff78d
    f0d0:			; <UNDEFINED> instruction: 0xf0204478
    f0d4:	ldr	pc, [r0, -pc, ror #22]!
    f0d8:	andcs	r9, r5, #4, 18	; 0x10000
    f0dc:	stmia	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f0e0:			; <UNDEFINED> instruction: 0xf0204629
    f0e4:	smmulr	pc, r5, fp	; <UNPREDICTABLE>
    f0e8:	b	fe84d0c0 <ftello64@plt+0xfe849544>
    f0ec:			; <UNDEFINED> instruction: 0xf046b286
    f0f0:	stmdacs	r0, {r9, sl, ip, sp, lr}
    f0f4:	svcge	0x0077f47f
    f0f8:	ldrb	r4, [r4, -r6, lsl #12]!
    f0fc:	ldrdne	lr, [r9], -sp
    f100:			; <UNDEFINED> instruction: 0xf972f7fe
    f104:			; <UNDEFINED> instruction: 0xf0402800
    f108:	blls	16f3bc <ftello64@plt+0x16b840>
    f10c:	movwls	r3, #21249	; 0x5301
    f110:	addle	r2, sl, r0, lsl #28
    f114:	ldrmi	r9, [pc], -r6, lsl #20
    f118:	blx	fe8975ea <ftello64@plt+0xfe893a6e>
    f11c:	bmi	15d7d30 <ftello64@plt+0x15d41b4>
    f120:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    f124:	ldmdavs	r2, {r0, r1, r3, r4, r8, fp}^
    f128:	tstvc	r3, #1024	; 0x400	; <UNPREDICTABLE>
    f12c:			; <UNDEFINED> instruction: 0xf47f4313
    f130:	svcls	0x0003af7c
    f134:	ldmdbmi	sl, {r0, r2, r9, sp}^
    f138:	ldrtmi	r9, [fp], -r0, lsl #4
    f13c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    f140:	stcl	7, cr15, [sl], #976	; 0x3d0
    f144:	stmdbls	r5, {r1, r3, r4, r5, r9, sl, lr}
    f148:			; <UNDEFINED> instruction: 0xf020462f
    f14c:	ldrbt	pc, [r4], r1, lsl #22	; <UNPREDICTABLE>
    f150:			; <UNDEFINED> instruction: 0xe734465e
    f154:			; <UNDEFINED> instruction: 0x46464633
    f158:	mcrrne	6, 9, r4, r3, cr8
    f15c:	blmi	12036d4 <ftello64@plt+0x11ffb58>
    f160:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f164:	b	16291d8 <ftello64@plt+0x162565c>
    f168:	andsle	r0, fp, r3, lsl #6
    f16c:			; <UNDEFINED> instruction: 0x8014f8dd
    f170:	bmi	131858c <ftello64@plt+0x1314a10>
    f174:	stmdbmi	ip, {sp}^
    f178:			; <UNDEFINED> instruction: 0x4643447a
    f17c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    f180:	stcl	7, cr15, [sl], {244}	; 0xf4
    f184:			; <UNDEFINED> instruction: 0xf0204641
    f188:	strls	pc, [r0, #-2787]	; 0xfffff51d
    f18c:	andcs	r9, r0, r3, lsl #26
    f190:	stmdbmi	r7, {r1, r2, r6, r9, fp, lr}^
    f194:			; <UNDEFINED> instruction: 0x462b447a
    f198:			; <UNDEFINED> instruction: 0xf7f44479
    f19c:			; <UNDEFINED> instruction: 0x4629ecbe
    f1a0:	stc2	0, cr15, [r4], {32}
    f1a4:			; <UNDEFINED> instruction: 0xb120980a
    f1a8:	mrrc2	0, 2, pc, r4, cr5	; <UNPREDICTABLE>
    f1ac:	cmple	r3, r0, lsl #16
    f1b0:	stmdbls	fp, {r1, r3, ip, pc}
    f1b4:	stmdals	ip, {r0, r1, r2, r3, r5, r8, ip, sp, pc}
    f1b8:			; <UNDEFINED> instruction: 0xf7fe463a
    f1bc:	stmdbls	fp, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    f1c0:	strmi	r4, [r8], -r6, lsl #12
    f1c4:			; <UNDEFINED> instruction: 0xf7f42500
    f1c8:	stmdals	ip, {r1, r4, fp, sp, lr, pc}
    f1cc:			; <UNDEFINED> instruction: 0xf7f4950b
    f1d0:	strls	lr, [ip, #-2062]	; 0xfffff7f2
    f1d4:			; <UNDEFINED> instruction: 0xf89be6f3
    f1d8:			; <UNDEFINED> instruction: 0xf0060017
    f1dc:	msrlt	CPSR_, #684	; 0x2ac
    f1e0:	mulcc	r0, fp, r8
    f1e4:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    f1e8:	andcc	pc, r0, fp, lsl #17
    f1ec:			; <UNDEFINED> instruction: 0xf7f4e768
    f1f0:	addlt	lr, r6, #122880	; 0x1e000
    f1f4:	strvc	pc, [r0], -r6, asr #32
    f1f8:	strmi	fp, [r6], -r0, lsl #18
    f1fc:	b	10cd1d4 <ftello64@plt+0x10c9658>
    f200:	tstls	r2, fp, lsl #18
    f204:			; <UNDEFINED> instruction: 0xf7f46800
    f208:	stmdbls	r2, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    f20c:	stmdami	r9!, {r1, r9, sl, lr}
    f210:			; <UNDEFINED> instruction: 0xf0204478
    f214:	ldrb	pc, [r2], pc, asr #21	; <UNPREDICTABLE>
    f218:	bl	fe74d1f0 <ftello64@plt+0xfe749674>
    f21c:	strmi	r4, [r1], -lr, lsr #12
    f220:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    f224:	blx	ff1cb2ac <ftello64@plt+0xff1c7730>
    f228:			; <UNDEFINED> instruction: 0xf89be6c9
    f22c:			; <UNDEFINED> instruction: 0xf0060016
    f230:	stmdacs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    f234:			; <UNDEFINED> instruction: 0xe73dd1d4
    f238:	ldmib	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f23c:	addlt	fp, r0, #16, 2
    f240:	strvc	pc, [r0], -r0, asr #32
    f244:	b	7cd21c <ftello64@plt+0x7c96a0>
    f248:	tstls	r2, fp, lsl #18
    f24c:			; <UNDEFINED> instruction: 0xf7f46800
    f250:	stmdbls	r2, {r1, r4, r5, r8, fp, sp, lr, pc}
    f254:	ldmdami	r9, {r1, r9, sl, lr}
    f258:			; <UNDEFINED> instruction: 0xf0204478
    f25c:	strt	pc, [lr], fp, lsr #21
    f260:	strt	r4, [ip], r6, lsl #12
    f264:	svc	0x00fef7f3
    f268:	ldrdeq	r5, [r4], -r4
    f26c:	andeq	r0, r0, r8, lsl #8
    f270:	andeq	r5, r4, r8, asr #25
    f274:	andeq	ip, r2, r2, asr r6
    f278:	andeq	ip, r2, r2, lsl #13
    f27c:	andeq	r0, r0, r4, asr r4
    f280:			; <UNDEFINED> instruction: 0x00045bb6
    f284:	andeq	sp, r2, r6, lsl #23
    f288:	andeq	ip, r2, ip, lsl r6
    f28c:	andeq	ip, r2, lr, lsr r6
    f290:	andeq	ip, r2, r8, asr r6
    f294:	andeq	ip, r2, r0, lsl r5
    f298:	andeq	ip, r2, lr, lsl #12
    f29c:	muleq	r2, r4, r5
    f2a0:	muleq	r2, sl, r4
    f2a4:	andeq	ip, r2, r4, lsr #9
    f2a8:			; <UNDEFINED> instruction: 0x0002c4b0
    f2ac:	andeq	ip, r2, r8, lsr #9
    f2b0:			; <UNDEFINED> instruction: 0x0002c4b8
    f2b4:	andeq	ip, r2, r8, asr #6
    f2b8:	ldrdeq	ip, [r2], -lr
    f2bc:	andeq	ip, r2, r0, lsl #6
    f2c0:	blmi	d21b94 <ftello64@plt+0xd1e018>
    f2c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    f2c8:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    f2cc:	stmdavs	r0, {r0, r1, r7, ip, sp, pc}
    f2d0:	movwls	r6, #6171	; 0x181b
    f2d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f2d8:	ldc2	0, cr15, [lr, #24]!
    f2dc:	b	feb4d2b4 <ftello64@plt+0xfeb49738>
    f2e0:	stmdavs	r8!, {r0, r1, r9, sl, lr}
    f2e4:			; <UNDEFINED> instruction: 0xf006606b
    f2e8:	stmdavs	fp!, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    f2ec:	blcs	18d7afc <ftello64@plt+0x18d3f80>
    f2f0:	movwcs	fp, #8140	; 0x1fcc
    f2f4:	strmi	r2, [r1], -r3, lsl #6
    f2f8:			; <UNDEFINED> instruction: 0xf7f44668
    f2fc:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    f300:			; <UNDEFINED> instruction: 0xf105d13d
    f304:	stmdavs	r9!, {r2, r4, r9, sl}^
    f308:	svcmi	0x00232201
    f30c:	ldrcs	r4, [r0], #-1584	; 0xfffff9d0
    f310:	ldc	7, cr15, [ip], {244}	; 0xf4
    f314:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    f318:	stmdals	r0, {r0, r4, r5, r9, sl, lr}
    f31c:	svc	0x0008f7f3
    f320:	addlt	fp, r3, #200, 2	; 0x32
    f324:			; <UNDEFINED> instruction: 0xd1232b2b
    f328:	ldrtmi	r2, [r9], -r5, lsl #4
    f32c:			; <UNDEFINED> instruction: 0xf7f32000
    f330:			; <UNDEFINED> instruction: 0xf020ef82
    f334:	stmdavs	r9!, {r0, r2, r3, r9, fp, ip, sp, lr, pc}^
    f338:	ldrtmi	r2, [r0], -r1, lsl #4
    f33c:	stc	7, cr15, [r6], {244}	; 0xf4
    f340:	mvnle	r3, r1, lsl #24
    f344:			; <UNDEFINED> instruction: 0x46204915
    f348:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    f34c:	svc	0x0072f7f3
    f350:			; <UNDEFINED> instruction: 0xf0202110
    f354:	stmdals	r0, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    f358:	bl	1c4d330 <ftello64@plt+0x1c497b4>
    f35c:	blmi	361ba4 <ftello64@plt+0x35e028>
    f360:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f364:	blls	693d4 <ftello64@plt+0x65858>
    f368:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    f36c:	ldcllt	0, cr11, [r0, #12]!
    f370:	teqcs	sp, ip, lsl #20
    f374:	ldrbtmi	r4, [sl], #-2060	; 0xfffff7f4
    f378:			; <UNDEFINED> instruction: 0xf0204478
    f37c:	bmi	30e1e8 <ftello64@plt+0x30a66c>
    f380:	stmdami	fp, {r1, r4, r5, r8, sp}
    f384:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f388:	blx	fe4cb412 <ftello64@plt+0xfe4c7896>
    f38c:	svc	0x006af7f3
    f390:	ldrdeq	r5, [r4], -ip
    f394:	andeq	r0, r0, r8, lsl #8
    f398:			; <UNDEFINED> instruction: 0x0002c5b0
    f39c:	muleq	r2, sl, r5
    f3a0:	andeq	r5, r4, r0, asr #16
    f3a4:			; <UNDEFINED> instruction: 0x0002c7b6
    f3a8:	andeq	ip, r2, r8, lsr r5
    f3ac:	andeq	ip, r2, r8, lsr #15
    f3b0:	andeq	ip, r2, sl, lsr #10
    f3b4:	svcmi	0x00f0e92d
    f3b8:	cdpmi	0, 10, cr11, cr12, cr11, {4}
    f3bc:	stcmi	6, cr4, [ip, #576]!	; 0x240
    f3c0:	ldrbtmi	r3, [lr], #-519	; 0xfffffdf9
    f3c4:	fstmiaxmi	ip!, {d4-d88}	;@ Deprecated
    f3c8:	ldmdbpl	r5!, {r1, r4, r6, r7, fp}^
    f3cc:	sxtab16mi	r4, r3, fp, ror #8
    f3d0:	stmdavs	sp!, {r1, r2, r3, r9, sl, lr}
    f3d4:			; <UNDEFINED> instruction: 0xf04f9509
    f3d8:	andls	r0, r7, #0, 10
    f3dc:			; <UNDEFINED> instruction: 0xf8536849
    f3e0:			; <UNDEFINED> instruction: 0xf8d99004
    f3e4:	ldrbeq	r3, [r8, -r8]
    f3e8:	sbcshi	pc, lr, r0, lsl #2
    f3ec:			; <UNDEFINED> instruction: 0xf1062900
    f3f0:	strls	r0, [r5], #-1044	; 0xfffffbec
    f3f4:	rschi	pc, r3, r0, asr #6
    f3f8:	ldreq	pc, [r4, -r1, lsl #2]
    f3fc:	ldrtmi	r2, [r7], #-1280	; 0xfffffb00
    f400:	blcc	8d458 <ftello64@plt+0x898dc>
    f404:	adcmi	r4, r7, #486539264	; 0x1d000000
    f408:	mvnsle	fp, sp, lsr #5
    f40c:	svceq	0x0012f1bb
    f410:	addshi	pc, r2, r0
    f414:	stclne	8, cr9, [ip, #28]
    f418:			; <UNDEFINED> instruction: 0xf380fab0
    f41c:	addmi	r0, r4, #1490944	; 0x16c000
    f420:	sadd8mi	fp, ip, r4
    f424:	streq	pc, [r1], #-67	; 0xffffffbd
    f428:			; <UNDEFINED> instruction: 0xf0402c00
    f42c:			; <UNDEFINED> instruction: 0xf7f380fd
    f430:	stmdbls	r7, {r3, r7, r8, sl, fp, sp, lr, pc}
    f434:	movwcs	r6, #10354	; 0x2872
    f438:	andls	r1, r4, #565248	; 0x8a000
    f43c:	stmdaeq	r6, {r1, r5, r7, r8, ip, sp, lr, pc}
    f440:	svceq	0x0000f1b8
    f444:	andvc	r4, r4, r7, lsl #12
    f448:	vhadd.u8	<illegal reg q11.5>, q0, <illegal reg q1.5>
    f44c:	smlattcs	r1, r3, r0, r8
    f450:			; <UNDEFINED> instruction: 0xf7f34640
    f454:	blls	14adb4 <ftello64@plt+0x147238>
    f458:			; <UNDEFINED> instruction: 0xf1003b07
    f45c:	bl	1dc60 <ftello64@plt+0x1a0e4>
    f460:	strmi	r0, [r3], r3, lsl #20
    f464:	strcs	r4, [r0], #-1609	; 0xfffff9b7
    f468:	svceq	0x0001f811
    f46c:	strcc	fp, [r1], #-2304	; 0xfffff700
    f470:	mvnsle	r4, sl, lsl #11
    f474:	bl	13c08c <ftello64@plt+0x138510>
    f478:	smlattcs	r1, r4, r4, r1
    f47c:	strtmi	r3, [r0], -r3, lsl #8
    f480:	mrc	7, 1, APSR_nzcv, cr14, cr3, {7}
    f484:	strmi	r2, [r4], r0, lsl #2
    f488:	stccc	0, cr14, [r1], {9}
    f48c:	andeq	pc, r4, ip, lsl r8	; <UNPREDICTABLE>
    f490:	andeq	pc, r1, fp, lsl #16
    f494:			; <UNDEFINED> instruction: 0x2c00b938
    f498:	strbmi	fp, [r1, #-3864]	; 0xfffff0e8
    f49c:			; <UNDEFINED> instruction: 0xf81bda08
    f4a0:	stmdacs	r0, {r0}
    f4a4:	strdcc	sp, [r1, -r1]
    f4a8:	svclt	0x00182c00
    f4ac:	blle	ffda09b8 <ftello64@plt+0xffd9ce3c>
    f4b0:			; <UNDEFINED> instruction: 0xf7f34660
    f4b4:	bfi	lr, ip, (invalid: 29:21)
    f4b8:	strbmi	r9, [r2], -r4, lsl #22
    f4bc:	ldcne	6, cr4, [r8], #356	; 0x164
    f4c0:	stmdbeq	r2, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    f4c4:	mrc	7, 2, APSR_nzcv, cr14, cr3, {7}
    f4c8:			; <UNDEFINED> instruction: 0xf7f34658
    f4cc:	bls	14af14 <ftello64@plt+0x147398>
    f4d0:	bl	1e95a4 <ftello64@plt+0x1e5a28>
    f4d4:	bl	1cf500 <ftello64@plt+0x1cb984>
    f4d8:	stmdbls	r5, {r1, fp}
    f4dc:			; <UNDEFINED> instruction: 0xf8086872
    f4e0:			; <UNDEFINED> instruction: 0xf8083c03
    f4e4:			; <UNDEFINED> instruction: 0xf7f34c04
    f4e8:	ldmdavs	r3!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
    f4ec:	beq	a35d10 <ftello64@plt+0xa32194>
    f4f0:			; <UNDEFINED> instruction: 0xf1094499
    f4f4:	bl	1d0104 <ftello64@plt+0x1cc588>
    f4f8:	addsmi	r0, r3, #1073741826	; 0x40000002
    f4fc:	andeq	pc, r9, r7, lsl #16
    f500:	cmnle	sp, sp, asr #32
    f504:	stmdage	r8, {r0, r1, r2, r8, fp, sp, pc}
    f508:	ldrtmi	r9, [sl], -r0, lsl #2
    f50c:			; <UNDEFINED> instruction: 0xf7f42105
    f510:	stmdacs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    f514:	addshi	pc, sl, r0, asr #32
    f518:			; <UNDEFINED> instruction: 0xf7f34638
    f51c:	stmdals	r8, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
    f520:	blmi	14e1e80 <ftello64@plt+0x14de304>
    f524:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f528:	blls	269598 <ftello64@plt+0x265a1c>
    f52c:			; <UNDEFINED> instruction: 0xf040405a
    f530:	andlt	r8, fp, fp, lsl #1
    f534:	svchi	0x00f0e8bd
    f538:	andeq	pc, sl, r1, lsl #2
    f53c:			; <UNDEFINED> instruction: 0xf0203103
    f540:	andls	r0, r7, r7
    f544:	ldmdble	r5!, {r3, r7, r9, lr}^
    f548:	ldcl	7, cr15, [sl], #972	; 0x3cc
    f54c:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r6, fp, sp, lr}
    f550:			; <UNDEFINED> instruction: 0x1cfe9905
    f554:			; <UNDEFINED> instruction: 0x4604463a
    f558:	blcc	8d560 <ftello64@plt+0x899e4>
    f55c:	mrc	7, 0, APSR_nzcv, cr2, cr3, {7}
    f560:	bl	136184 <ftello64@plt+0x132608>
    f564:	stmibne	r0!, {r0, r1, r2, fp}
    f568:	beq	ad63ec <ftello64@plt+0xad2870>
    f56c:	andpl	pc, r2, r8, lsl #17
    f570:			; <UNDEFINED> instruction: 0xf888443e
    f574:	ldrtmi	r3, [sl], -r1
    f578:			; <UNDEFINED> instruction: 0xf7f44639
    f57c:	blls	20984c <ftello64@plt+0x205cd0>
    f580:	teqle	r3, lr	; <illegal shifter operand>
    f584:	ldrdcs	pc, [r8], -r9
    f588:	ldrle	r0, [sl], #-1874	; 0xfffff8ae
    f58c:	stmdage	r8, {r0, r1, r2, r8, fp, sp, pc}
    f590:	strtmi	r9, [r2], -r0, lsl #2
    f594:			; <UNDEFINED> instruction: 0xf7f42105
    f598:	stmdacs	r0, {r1, r3, r6, r8, fp, sp, lr, pc}
    f59c:			; <UNDEFINED> instruction: 0x4620d15e
    f5a0:	mcr	7, 1, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    f5a4:	ldr	r9, [fp, r8, lsl #16]!
    f5a8:			; <UNDEFINED> instruction: 0xf1064835
    f5ac:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    f5b0:			; <UNDEFINED> instruction: 0xf998f020
    f5b4:	strls	r6, [r5], #-2161	; 0xfffff78f
    f5b8:			; <UNDEFINED> instruction: 0xf73f2900
    f5bc:	strcs	sl, [r0, #-3869]	; 0xfffff0e3
    f5c0:	stmiane	r2!, {r2, r5, r8, r9, sl, sp, lr, pc}^
    f5c4:	ldrmi	r7, [r9], -r0, lsr #17
    f5c8:			; <UNDEFINED> instruction: 0xf8127863
    f5cc:			; <UNDEFINED> instruction: 0xf8126c01
    f5d0:			; <UNDEFINED> instruction: 0xf8125c02
    f5d4:	stmib	sp, {r0, r1, sl, fp, sp}^
    f5d8:	stmib	sp, {r1, r9, sl, ip, lr}^
    f5dc:	stmdami	r9!, {r9}
    f5e0:	ldrbtmi	r7, [r8], #-2082	; 0xfffff7de
    f5e4:			; <UNDEFINED> instruction: 0xf97ef020
    f5e8:	strb	r9, [pc, r7, lsl #22]
    f5ec:	rsbscs	r4, r7, #38912	; 0x9800
    f5f0:	stmdami	r7!, {r1, r2, r5, r8, fp, lr}
    f5f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f5f8:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    f5fc:	blx	1a4b684 <ftello64@plt+0x1a47b08>
    f600:	sbccs	r4, r5, #36, 22	; 0x9000
    f604:	stmdami	r5!, {r2, r5, r8, fp, lr}
    f608:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f60c:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    f610:	blx	17cb698 <ftello64@plt+0x17c7b1c>
    f614:	adccs	r4, r3, #34816	; 0x8800
    f618:	stmdami	r3!, {r1, r5, r8, fp, lr}
    f61c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f620:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    f624:	blx	154b6ac <ftello64@plt+0x1547b30>
    f628:	sbceq	r4, r9, r0, lsr #16
    f62c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    f630:			; <UNDEFINED> instruction: 0xf936f020
    f634:	rsbcs	r4, ip, #30720	; 0x7800
    f638:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
    f63c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f640:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    f644:	blx	114b6cc <ftello64@plt+0x1147b50>
    f648:	mcr	7, 0, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    f64c:	biccs	r4, r7, fp, lsl sl
    f650:	ldrbtmi	r4, [sl], #-2075	; 0xfffff7e5
    f654:	andscc	r4, r4, #120, 8	; 0x78000000
    f658:	blx	acb6e0 <ftello64@plt+0xac7b64>
    f65c:	orrcs	r4, r0, r9, lsl sl
    f660:	ldrbtmi	r4, [sl], #-2073	; 0xfffff7e7
    f664:	andscc	r4, r4, #120, 8	; 0x78000000
    f668:	blx	8cb6f0 <ftello64@plt+0x8c7b74>
    f66c:	ldrdeq	r5, [r4], -lr
    f670:	andeq	r0, r0, r8, lsl #8
    f674:	ldrdeq	r5, [r4], -r4
    f678:	andeq	r0, r0, r4, asr r4
    f67c:	andeq	r5, r4, ip, ror r6
    f680:	andeq	ip, r2, r6, ror r3
    f684:	andeq	ip, r2, sl, lsr #7
    f688:	andeq	ip, r2, r8, lsr r5
    f68c:			; <UNDEFINED> instruction: 0x0002c2ba
    f690:	andeq	ip, r2, r2, lsl #7
    f694:	andeq	ip, r2, r4, lsr #10
    f698:	andeq	ip, r2, r6, lsr #5
    f69c:	strdeq	ip, [r2], -r6
    f6a0:	andeq	ip, r2, r0, lsl r5
    f6a4:	muleq	r2, r2, r2
    f6a8:	ldrdeq	ip, [r2], -sl
    f6ac:	muleq	r2, lr, r3
    f6b0:	strdeq	ip, [r2], -r0
    f6b4:	andeq	ip, r2, r2, ror r2
    f6b8:	andeq	ip, r2, lr, lsl #6
    f6bc:	ldrdeq	ip, [r2], -sl
    f6c0:	andeq	ip, r2, ip, asr r2
    f6c4:	andeq	ip, r2, sl, asr #9
    f6c8:	andeq	ip, r2, ip, asr #4
    f6cc:	svcmi	0x00f0e92d
    f6d0:	ldmibmi	sp!, {r1, r2, r3, r9, sl, lr}
    f6d4:	blmi	fef7b900 <ftello64@plt+0xfef77d84>
    f6d8:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    f6dc:	movwls	r6, #30747	; 0x781b
    f6e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f6e4:			; <UNDEFINED> instruction: 0xf0002a00
    f6e8:	strmi	r8, [r7], -r0, lsr #2
    f6ec:			; <UNDEFINED> instruction: 0xf0002800
    f6f0:	svcvc	0x00c38129
    f6f4:	blcs	5a0f4c <ftello64@plt+0x59d3d0>
    f6f8:	adcshi	pc, r8, r0
    f6fc:	mvnseq	pc, #3
    f700:	teqle	sp, r1, lsl fp
    f704:			; <UNDEFINED> instruction: 0xf7f36ec0
    f708:	svcvc	0x00faec10
    f70c:	pkhbtmi	r2, r0, r3, lsl #20
    f710:	sbchi	pc, r1, r0
    f714:	andeq	pc, r7, r8, lsl r0	; <UNPREDICTABLE>
    f718:	rschi	pc, r8, r0, asr #32
    f71c:	svceq	0x009ff1b8
    f720:	rschi	pc, lr, r0, asr #4
    f724:	blcs	4ef718 <ftello64@plt+0x4ebb9c>
    f728:			; <UNDEFINED> instruction: 0xf5b8d104
    f72c:	svclt	0x00287f00
    f730:	stmdavc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    f734:	b	13e0fbc <ftello64@plt+0x13dd440>
    f738:			; <UNDEFINED> instruction: 0xf7f305d8
    f73c:	bl	fec4a8cc <ftello64@plt+0xfec46d50>
    f740:			; <UNDEFINED> instruction: 0xf0c00fd8
    f744:			; <UNDEFINED> instruction: 0x462180b6
    f748:			; <UNDEFINED> instruction: 0xf7f34630
    f74c:	strtmi	lr, [fp], -lr, asr #25
    f750:	strmi	r2, [r2], -r5, lsl #2
    f754:	andls	r2, r0, r0
    f758:			; <UNDEFINED> instruction: 0xf7f4a806
    f75c:	stmdacs	r0, {r3, r5, r6, fp, sp, lr, pc}
    f760:	msrhi	CPSR_f, r0, asr #32
    f764:	bmi	fe6b6b84 <ftello64@plt+0xfe6b3008>
    f768:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
    f76c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f770:	subsmi	r9, sl, r7, lsl #22
    f774:	rschi	pc, r4, r0, asr #32
    f778:	andlt	r4, r9, r8, lsr #12
    f77c:	svchi	0x00f0e8bd
    f780:	andcs	sl, r0, #4, 22	; 0x1000
    f784:	strtmi	r2, [r0], -sl, lsl #2
    f788:			; <UNDEFINED> instruction: 0xf7f39302
    f78c:	blls	cb50c <ftello64@plt+0xc7990>
    f790:			; <UNDEFINED> instruction: 0xf0402800
    f794:	stmdals	r4, {r1, r5, r6, r7, pc}
    f798:			; <UNDEFINED> instruction: 0xf7f39302
    f79c:			; <UNDEFINED> instruction: 0x4605ebf6
    f7a0:	rscle	r2, r0, r0, lsl #16
    f7a4:	blls	a0fb4 <ftello64@plt+0x9d438>
    f7a8:	strtmi	r2, [r0], -sl, lsl #2
    f7ac:	svc	0x004cf7f3
    f7b0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    f7b4:	sbcshi	pc, r9, r0, asr #32
    f7b8:			; <UNDEFINED> instruction: 0xf7f34620
    f7bc:	strmi	lr, [r0], r2, lsr #24
    f7c0:			; <UNDEFINED> instruction: 0xf7f36eb8
    f7c4:			; <UNDEFINED> instruction: 0xf8ddebb2
    f7c8:			; <UNDEFINED> instruction: 0xf10bb010
    f7cc:	strbmi	r0, [r2], #-516	; 0xfffffdfc
    f7d0:	ldmeq	fp, {r0, r1, r6, r7, r8, sl, fp, ip}^
    f7d4:	addsmi	r9, r3, #335544320	; 0x14000000
    f7d8:	ldrtmi	sp, [r0], -r1, ror #6
    f7dc:	stmda	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f7e0:	cmple	r3, r0, lsl #16
    f7e4:			; <UNDEFINED> instruction: 0xf7f39805
    f7e8:	strmi	lr, [r7], -r6, lsr #23
    f7ec:	andcs	r9, r1, #5120	; 0x1400
    f7f0:			; <UNDEFINED> instruction: 0xf04f707a
    f7f4:	bl	fe8cfbfc <ftello64@plt+0xfe8cc080>
    f7f8:	eorsvc	r0, r9, r8, lsl #20
    f7fc:	stmdbeq	fp, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    f800:	andeq	pc, r3, #1073741866	; 0x4000002a
    f804:	vpmax.u8	d18, d0, d1
    f808:	mvnscs	r8, fp, asr #1
    f80c:	movwls	r1, #11448	; 0x2cb8
    f810:	svc	0x0066f7f3
    f814:	andeq	lr, r9, r7, lsl #22
    f818:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f81c:			; <UNDEFINED> instruction: 0x4629465a
    f820:	stccc	8, cr15, [r1], {-0}
    f824:			; <UNDEFINED> instruction: 0xf7f344ba
    f828:	strtmi	lr, [r1], -lr, lsr #25
    f82c:			; <UNDEFINED> instruction: 0xf7f34630
    f830:			; <UNDEFINED> instruction: 0x4642ec5c
    f834:	ldrbmi	r4, [r0], -r1, lsl #12
    f838:	stc	7, cr15, [r4], #972	; 0x3cc
    f83c:	blls	b6058 <ftello64@plt+0xb24dc>
    f840:			; <UNDEFINED> instruction: 0xf0404293
    f844:	stmdbge	r5, {r0, r1, r5, r7, pc}
    f848:	tstls	r0, r6, lsl #16
    f84c:	tstcs	r5, sl, lsr r6
    f850:	svc	0x00ecf7f3
    f854:			; <UNDEFINED> instruction: 0xf0402800
    f858:			; <UNDEFINED> instruction: 0x46388091
    f85c:	stcl	7, cr15, [r6], {243}	; 0xf3
    f860:	strtmi	r9, [r8], -r6, lsl #22
    f864:			; <UNDEFINED> instruction: 0xf7f39306
    f868:	ldrb	lr, [fp, -r2, asr #25]!
    f86c:			; <UNDEFINED> instruction: 0x46304611
    f870:	ldc	7, cr15, [sl], #-972	; 0xfffffc34
    f874:	strtmi	r4, [r0], -r1, lsl #12
    f878:			; <UNDEFINED> instruction: 0xf7f39102
    f87c:	stmdbls	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    f880:	andcs	r0, r0, r2, asr #1
    f884:	ldmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f888:	strb	r4, [ip, -r5, lsl #12]!
    f88c:			; <UNDEFINED> instruction: 0xf7f39805
    f890:			; <UNDEFINED> instruction: 0x4607eb58
    f894:			; <UNDEFINED> instruction: 0xf007e7aa
    f898:	strmi	pc, [r0], r3, ror #24
    f89c:			; <UNDEFINED> instruction: 0x4602e73a
    f8a0:	strtmi	r4, [r3], -ip, asr #16
    f8a4:	biceq	lr, r8, pc, asr #20
    f8a8:			; <UNDEFINED> instruction: 0xf01f4478
    f8ac:	strbmi	pc, [fp], -r3, lsl #31	; <UNPREDICTABLE>
    f8b0:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    f8b4:	andcs	r2, r0, r5, lsl #4
    f8b8:			; <UNDEFINED> instruction: 0x46054479
    f8bc:	ldc	7, cr15, [sl], #972	; 0x3cc
    f8c0:	svcvc	0x00f84606
    f8c4:	blx	ffd4b8e6 <ftello64@plt+0xffd47d6a>
    f8c8:	ldrtmi	r4, [r8], -r1, lsl #12
    f8cc:			; <UNDEFINED> instruction: 0xf0099103
    f8d0:	andls	pc, r2, sp, asr #29
    f8d4:			; <UNDEFINED> instruction: 0xf7f34620
    f8d8:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    f8dc:	strmi	r2, [r3], -r2, lsl #2
    f8e0:	movwls	r4, #1584	; 0x630
    f8e4:			; <UNDEFINED> instruction: 0xf01f4643
    f8e8:	ldr	pc, [ip, -r5, ror #30]!
    f8ec:	andcs	r4, r5, #966656	; 0xec000
    f8f0:	ldrbtmi	r2, [r9], #-0
    f8f4:			; <UNDEFINED> instruction: 0xf7f34605
    f8f8:			; <UNDEFINED> instruction: 0xf01fec9e
    f8fc:			; <UNDEFINED> instruction: 0xe732ff5b
    f900:	andcs	r4, r5, #901120	; 0xdc000
    f904:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    f908:	ldc	7, cr15, [r4], {243}	; 0xf3
    f90c:	svcvc	0x00f84604
    f910:	blx	ff3cb932 <ftello64@plt+0xff3c7db6>
    f914:	ldrtmi	r9, [r8], -r2
    f918:	cdp2	0, 10, cr15, cr8, cr9, {0}
    f91c:	strbmi	r9, [r3], -r2, lsl #18
    f920:	strtmi	r4, [r0], -r2, lsl #12
    f924:			; <UNDEFINED> instruction: 0xff46f01f
    f928:	blmi	bc95a4 <ftello64@plt+0xbc5a28>
    f92c:	addvc	pc, r6, #1325400064	; 0x4f000000
    f930:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
    f934:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f938:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    f93c:			; <UNDEFINED> instruction: 0xf8c8f020
    f940:	ldc	7, cr15, [r0], {243}	; 0xf3
    f944:	vqdmulh.s<illegal width 8>	d20, d0, d26
    f948:	stmdbmi	sl!, {r0, r2, r3, r9, ip}
    f94c:	ldrbtmi	r4, [fp], #-2090	; 0xfffff7d6
    f950:			; <UNDEFINED> instruction: 0x33284479
    f954:			; <UNDEFINED> instruction: 0xf0204478
    f958:			; <UNDEFINED> instruction: 0xf7f3f8bb
    f95c:	qsub8mi	lr, r1, ip
    f960:	stmdami	r6!, {r1, r9, sl, lr}
    f964:			; <UNDEFINED> instruction: 0xf01f4478
    f968:	bmi	98f6f4 <ftello64@plt+0x98bb78>
    f96c:	asrsvc	pc, pc, #8	; <UNPREDICTABLE>
    f970:	ldrbtmi	r4, [sl], #-2084	; 0xfffff7dc
    f974:	eorcc	r4, r8, #120, 8	; 0x78000000
    f978:			; <UNDEFINED> instruction: 0xf89af020
    f97c:	mvnscs	r4, r2, lsr #20
    f980:	ldrbtmi	r4, [sl], #-2082	; 0xfffff7de
    f984:	eorscc	r4, r8, #120, 8	; 0x78000000
    f988:			; <UNDEFINED> instruction: 0xf892f020
    f98c:	rsccs	r4, sp, #32, 22	; 0x8000
    f990:	stmdami	r1!, {r5, r8, fp, lr}
    f994:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f998:	ldrbtmi	r3, [r8], #-824	; 0xfffffcc8
    f99c:			; <UNDEFINED> instruction: 0xf898f020
    f9a0:	rsccs	r4, r8, #30720	; 0x7800
    f9a4:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
    f9a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f9ac:	ldrbtmi	r3, [r8], #-824	; 0xfffffcc8
    f9b0:			; <UNDEFINED> instruction: 0xf88ef020
    f9b4:	vst1.8	{d20-d21}, [pc :64], ip
    f9b8:	ldmdami	ip, {r3, r5, r7, r8, ip, sp, lr}
    f9bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f9c0:			; <UNDEFINED> instruction: 0xf0203228
    f9c4:	svclt	0x0000f875
    f9c8:	andeq	r5, r4, r8, asr #9
    f9cc:	andeq	r0, r0, r8, lsl #8
    f9d0:	andeq	r5, r4, r6, lsr r4
    f9d4:	andeq	ip, r2, r4, asr #4
    f9d8:	andeq	ip, r2, ip, asr #3
    f9dc:	andeq	ip, r2, sl, lsr #2
    f9e0:	andeq	ip, r2, r2, asr r1
    f9e4:	strdeq	ip, [r2], -r8
    f9e8:	andeq	fp, r2, sl, ror pc
    f9ec:	ldrdeq	ip, [r2], -r6
    f9f0:	ldrdeq	ip, [r2], -lr
    f9f4:	andeq	fp, r2, r0, ror #30
    f9f8:	andeq	ip, r2, r8, asr #26
    f9fc:	andeq	ip, r2, ip, asr r1
    fa00:			; <UNDEFINED> instruction: 0x0002c1ba
    fa04:	andeq	fp, r2, ip, lsr pc
    fa08:	andeq	ip, r2, sl, lsr #3
    fa0c:	andeq	fp, r2, ip, lsr #30
    fa10:	muleq	r2, r8, r1
    fa14:	andeq	fp, r2, sl, lsl pc
    fa18:	andeq	ip, r2, sl, rrx
    fa1c:	andeq	ip, r2, r4, lsl #3
    fa20:	andeq	fp, r2, r6, lsl #30
    fa24:	andeq	ip, r2, r6, ror r1
    fa28:	andeq	ip, r2, r0, ror r1
    fa2c:	strdeq	fp, [r2], -r2
    fa30:	blmi	37ce58 <ftello64@plt+0x3792dc>
    fa34:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    fa38:	stmdavs	r2, {r6, r8, ip, sp, pc}
    fa3c:	movwcs	r6, #26
    fa40:	movwcc	lr, #2496	; 0x9c0
    fa44:	movwcc	lr, #10688	; 0x29c0
    fa48:	stflts	f6, [r8, #-12]
    fa4c:	tstlt	sl, sl, asr r8
    fa50:			; <UNDEFINED> instruction: 0xf7f32014
    fa54:			; <UNDEFINED> instruction: 0xe7f2ea70
    fa58:	andcs	r4, r1, #4, 16	; 0x40000
    fa5c:	ldrbtmi	r6, [r8], #-90	; 0xffffffa6
    fa60:			; <UNDEFINED> instruction: 0xf952f020
    fa64:	svclt	0x0000e7f4
    fa68:	andeq	r5, r4, r4, lsr lr
    fa6c:	andeq	r0, r0, pc
    fa70:	cfstr32mi	mvfx11, [r6, #-224]	; 0xffffff20
    fa74:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    fa78:			; <UNDEFINED> instruction: 0x4620b134
    fa7c:			; <UNDEFINED> instruction: 0xf7f36824
    fa80:	strhtvs	lr, [ip], -r6
    fa84:	mvnsle	r2, r0, lsl #24
    fa88:	svclt	0x0000bd38
    fa8c:	strdeq	r5, [r4], -r4
    fa90:			; <UNDEFINED> instruction: 0x4604b510
    fa94:			; <UNDEFINED> instruction: 0xffccf7ff
    fa98:	ldclt	0, cr6, [r0, #-272]	; 0xfffffef0
    fa9c:			; <UNDEFINED> instruction: 0x4604b510
    faa0:			; <UNDEFINED> instruction: 0xffc6f7ff
    faa4:	stmdbvs	r2!, {r0, r5, r6, fp, sp, lr}
    faa8:	andeq	pc, r2, #66	; 0x42
    faac:	tstvs	r2, r1, asr #32
    fab0:	svclt	0x0000bd10
    fab4:	ldrblt	fp, [r0, #-464]!	; 0xfffffe30
    fab8:	cfmadd32mi	mvax0, mvfx4, mvfx13, mvfx5
    fabc:	and	r4, r3, lr, ror r4
    fac0:	eorsvs	r6, r4, r3, lsr r8
    fac4:	orrlt	r6, r5, r3, lsr #32
    fac8:	stmdavs	sp!, {r2, r3, r5, r9, sl, lr}
    facc:			; <UNDEFINED> instruction: 0xf0116921
    fad0:	mvnsle	r0, r2, lsl #2
    fad4:			; <UNDEFINED> instruction: 0xf7f76860
    fad8:	stmdavs	r0!, {r0, r2, r3, r8, fp, ip, sp, lr, pc}^
    fadc:	bl	fe1cdab0 <ftello64@plt+0xfe1c9f34>
    fae0:	eorsvs	r6, r4, r3, lsr r8
    fae4:	stccs	0, cr6, [r0, #-140]	; 0xffffff74
    fae8:	ldfltp	f5, [r0, #-952]!	; 0xfffffc48
    faec:	svclt	0x00004770
    faf0:	andeq	r5, r4, ip, lsr #27
    faf4:			; <UNDEFINED> instruction: 0xf0436903
    faf8:	tstvs	r3, r1, lsl #6
    fafc:	svclt	0x00004770
    fb00:	stmdavs	r0, {r0, r1, r9, sl, lr}
    fb04:	mvnsle	r2, r0, lsl #16
    fb08:			; <UNDEFINED> instruction: 0x47706019
    fb0c:	cmnlt	r2, r3, lsl #16
    fb10:	ldrlt	fp, [r0], #-363	; 0xfffffe95
    fb14:	ldrmi	lr, [r8], -r2
    fb18:	tstlt	fp, fp, lsl r8
    fb1c:	stmdavs	r4!, {r2, r3, r4, r6, fp, sp, lr}
    fb20:	smlalsle	r4, r8, r4, r2
    fb24:			; <UNDEFINED> instruction: 0xf85d600b
    fb28:	andvs	r4, r1, r4, lsl #22
    fb2c:	andvs	r4, fp, r0, ror r7
    fb30:	ldrbmi	r6, [r0, -r1]!
    fb34:	svclt	0x00184288
    fb38:	svclt	0x00142800
    fb3c:	movwcs	r2, #769	; 0x301
    fb40:	movwcs	sp, #7
    fb44:			; <UNDEFINED> instruction: 0x4603b93a
    fb48:	stmdacs	r0, {fp, sp, lr}
    fb4c:	addmi	fp, r1, #24, 30	; 0x60
    fb50:			; <UNDEFINED> instruction: 0x4618d1f8
    fb54:	ldrlt	r4, [r0], #-1904	; 0xfffff890
    fb58:	stmdavs	r4!, {r2, r6, fp, sp, lr}
    fb5c:	svclt	0x00084294
    fb60:	stmdavs	r0, {r0, r1, r9, sl, lr}
    fb64:	svclt	0x00182800
    fb68:	andle	r4, r7, r1, lsl #5
    fb6c:	mvnsle	r2, r0, lsl #20
    fb70:	stmdavs	r0, {r0, r1, r9, sl, lr}
    fb74:	svclt	0x00182800
    fb78:	mvnsle	r4, r1, lsl #5
    fb7c:			; <UNDEFINED> instruction: 0xf85d4618
    fb80:	ldrbmi	r4, [r0, -r4, lsl #22]!
    fb84:	lsllt	r6, r0, #16
    fb88:	ands	fp, r2, r1, asr r9
    fb8c:	tstle	r3, r2, lsl #18
    fb90:	svclt	0x00182b0d
    fb94:	stmdble	fp, {r0, r9, fp, sp}
    fb98:	mulle	sl, r9, r2
    fb9c:	cmplt	r8, r0, lsl #16
    fba0:	stmdbcs	sp, {r0, r1, r6, fp, sp, lr}
    fba4:			; <UNDEFINED> instruction: 0xf1a3681b
    fba8:	mvnle	r0, r5, lsl #4
    fbac:	ldmle	r3!, {r0, r9, fp, sp}^
    fbb0:	ldrbmi	r2, [r0, -r0]!
    fbb4:	svclt	0x00004770
    fbb8:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}^
    fbbc:	addmi	r6, fp, #1769472	; 0x1b0000
    fbc0:	stmdavs	r0, {r1, ip, lr, pc}
    fbc4:	mvnsle	r2, r0, lsl #16
    fbc8:	svclt	0x00004770
    fbcc:			; <UNDEFINED> instruction: 0xf282fab2
    fbd0:	ldrlt	r6, [r0], #-2059	; 0xfffff7f5
    fbd4:	cmnlt	fp, r2, asr r9
    fbd8:	blcs	29c4c <ftello64@plt+0x260d0>
    fbdc:	sadd16mi	fp, r4, r4
    fbe0:	andvs	r2, fp, r0, lsl #8
    fbe4:	ldmdbvs	ip, {r2, r4, r8, ip, sp, pc}
    fbe8:	ldrbtle	r0, [r4], #2020	; 0x7e4
    fbec:			; <UNDEFINED> instruction: 0xf85d4618
    fbf0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    fbf4:	ldrb	r4, [r0, r3, lsl #12]!
    fbf8:	movwcs	fp, #288	; 0x120
    fbfc:	stmdavs	r0, {r0, r1, r7, sp, lr}
    fc00:	mvnsle	r2, r0, lsl #16
    fc04:	svclt	0x00004770
    fc08:	mvnsmi	lr, sp, lsr #18
    fc0c:	movtlt	r6, #18436	; 0x4804
    fc10:	ldrsbhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    fc14:	andcs	r4, r0, r7, lsl #12
    fc18:			; <UNDEFINED> instruction: 0x460544f8
    fc1c:	stmdavs	r3!, {r0, r5, r8, fp, sp, lr}
    fc20:			; <UNDEFINED> instruction: 0x0601f011
    fc24:	strtmi	fp, [r5], -r4, lsl #30
    fc28:	andle	r4, pc, ip, lsl r6	; <UNPREDICTABLE>
    fc2c:	adcmi	r6, r2, #3801088	; 0x3a0000
    fc30:	eorsvs	fp, fp, sl, lsl #30
    fc34:	ldrmi	r6, [sp], -fp, lsr #32
    fc38:	tsteq	r2, r1, lsl r0	; <UNPREDICTABLE>
    fc3c:			; <UNDEFINED> instruction: 0xf8d8d00a
    fc40:	ldrtmi	r3, [r0], -r0
    fc44:	andmi	pc, r0, r8, asr #17
    fc48:	stmdavs	ip!, {r0, r1, r5, sp, lr}
    fc4c:	mvnle	r2, r0, lsl #24
    fc50:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fc54:			; <UNDEFINED> instruction: 0xf7f76860
    fc58:	stmdavs	r0!, {r0, r2, r3, r6, fp, ip, sp, lr, pc}^
    fc5c:	b	ff1cdc30 <ftello64@plt+0xff1ca0b4>
    fc60:	strtmi	lr, [r0], -sp, ror #15
    fc64:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fc68:	andeq	r5, r4, r0, asr ip
    fc6c:	mvnsmi	lr, sp, lsr #18
    fc70:	cmnlt	ip, r4, lsl #16
    fc74:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    fc78:	strmi	r4, [sp], -r7, lsl #12
    fc7c:	ldrbtmi	r2, [r8], #1536	; 0x600
    fc80:	adcmi	r6, r5, #2293760	; 0x230000
    fc84:	qadd16mi	fp, r6, ip
    fc88:	andle	r4, r3, ip, lsl r6
    fc8c:	mvnsle	r2, r0, lsl #24
    fc90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fc94:	stmdbvs	r1!, {r1, r3, r4, r5, fp, sp, lr}
    fc98:	svclt	0x000a42aa
    fc9c:	eorsvs	r6, r3, fp, lsr r0
    fca0:			; <UNDEFINED> instruction: 0xf011461e
    fca4:	andle	r0, r8, r2, lsl #2
    fca8:	ldrdcc	pc, [r0], -r8
    fcac:	andmi	pc, r0, r8, asr #17
    fcb0:	ldmdavs	r4!, {r0, r1, r5, sp, lr}
    fcb4:	mvnle	r2, r0, lsl #24
    fcb8:	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    fcbc:			; <UNDEFINED> instruction: 0xf81af7f7
    fcc0:			; <UNDEFINED> instruction: 0xf7f36860
    fcc4:			; <UNDEFINED> instruction: 0xe7efea94
    fcc8:	andeq	r5, r4, sl, ror #23
    fccc:	ldrtlt	fp, [r0], #-456	; 0xfffffe38
    fcd0:	stmdbcs	r0, {r0, r2, fp, sp, lr}
    fcd4:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    fcd8:	qadd16mi	fp, fp, r8
    fcdc:	ldrmi	sp, [ip], -r5
    fce0:	addmi	r6, fp, #1769472	; 0x1b0000
    fce4:	blcs	43cf8 <ftello64@plt+0x4017c>
    fce8:	ldfltd	f5, [r0], #-996	; 0xfffffc1c
    fcec:	hvclt	42096	; 0xa470
    fcf0:	smlalsle	r4, sl, r3, r2
    fcf4:	ldmdavs	r0, {r0, r3, r4, fp, sp, lr}
    fcf8:	andsvs	r6, r3, r8, lsl r0
    fcfc:	ldclt	0, cr6, [r0], #-132	; 0xffffff7c
    fd00:			; <UNDEFINED> instruction: 0x47704770
    fd04:	smlalsle	r4, r0, sp, r2
    fd08:	eorvs	r6, r2, sl, lsl r8
    fd0c:	andsvs	r6, sl, r2, lsl #16
    fd10:	strb	r6, [sl, r3]!
    fd14:			; <UNDEFINED> instruction: 0xf0002800
    fd18:	push	{r2, r4, r8, pc}
    fd1c:	strdlt	r4, [r5], r0
    fd20:	eorls	pc, r0, #14614528	; 0xdf0000
    fd24:	cdpmi	6, 8, cr4, cr8, cr4, {0}
    fd28:	ldrbtmi	r4, [r9], #3464	; 0xd88
    fd2c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    fd30:	ldmdavs	fp, {r0, r1, r5, r6, fp, sp, lr}
    fd34:	stmdale	r1, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp}^
    fd38:			; <UNDEFINED> instruction: 0xf013e8df
    fd3c:	ldrshteq	r0, [r5], lr
    fd40:	strheq	r0, [r0], #-2
    fd44:	adceq	r0, ip, pc, lsr #1
    fd48:	adceq	r0, r9, r0, lsl #2
    fd4c:	adceq	r0, r3, r6, lsr #1
    fd50:	adceq	r0, r0, r0, asr #32
    fd54:	umullseq	r0, sl, sp, r0
    fd58:	umaaleq	r0, r0, r7, r0
    fd5c:	subeq	r0, r0, r0, asr #32
    fd60:	subeq	r0, r0, r0, asr #32
    fd64:	subeq	r0, r0, r0, asr #32
    fd68:	subeq	r0, r0, r0, asr #32
    fd6c:	subeq	r0, r0, r0, asr #32
    fd70:	subeq	r0, r0, r0, asr #32
    fd74:	subeq	r0, r0, r0, asr #32
    fd78:	subeq	r0, r0, r0, asr #32
    fd7c:	subeq	r0, r0, r0, asr #32
    fd80:	subeq	r0, r0, r0, asr #32
    fd84:	subeq	r0, r0, r0, asr #32
    fd88:	subeq	r0, r0, r0, asr #32
    fd8c:	subeq	r0, r0, r0, asr #32
    fd90:	subeq	r0, r0, r0, asr #32
    fd94:	subeq	r0, r0, r0, asr #32
    fd98:	subeq	r0, r0, r0, asr #32
    fd9c:	subeq	r0, r0, r0, asr #32
    fda0:	subeq	r0, r0, r0, asr #32
    fda4:	subeq	r0, r0, r0, asr #32
    fda8:	subeq	r0, r0, r0, asr #32
    fdac:	subeq	r0, r0, r0, asr #32
    fdb0:	subeq	r0, r0, r0, asr #32
    fdb4:	addseq	r0, r4, r0, asr #32
    fdb8:	addseq	r0, r2, r0, asr #32
    fdbc:	stmdami	r4!, {r0, r1, r2, r4, r5, r9, sl, lr}^
    fdc0:	stmdbvs	r3!, {r0, r5, r9, sl, lr}
    fdc4:	ldrbtmi	r6, [r8], #-2210	; 0xfffff75e
    fdc8:			; <UNDEFINED> instruction: 0xf01f9700
    fdcc:	stmdavs	r2!, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    fdd0:	blcs	369e24 <ftello64@plt+0x3662a8>
    fdd4:	blcs	c3f98 <ftello64@plt+0xc041c>
    fdd8:	addshi	pc, sp, r0
    fddc:			; <UNDEFINED> instruction: 0xf0002b3f
    fde0:			; <UNDEFINED> instruction: 0xf02380a3
    fde4:	blcs	190a0c <ftello64@plt+0x18ce90>
    fde8:			; <UNDEFINED> instruction: 0xf8d2d160
    fdec:	tstcs	r0, r4
    fdf0:			; <UNDEFINED> instruction: 0xf0094640
    fdf4:			; <UNDEFINED> instruction: 0xf8d8fbeb
    fdf8:			; <UNDEFINED> instruction: 0xf8983024
    fdfc:	blcs	17e80 <ftello64@plt+0x14304>
    fe00:	mlacc	r0, r8, r8, pc	; <UNPREDICTABLE>
    fe04:			; <UNDEFINED> instruction: 0xf04fbf14
    fe08:			; <UNDEFINED> instruction: 0xf04f0c65
    fe0c:	strmi	r0, [r1], -lr, lsr #24
    fe10:	mlaseq	ip, r8, r8, pc	; <UNPREDICTABLE>
    fe14:	andgt	pc, r0, sp, asr #17
    fe18:	svceq	0x0030f010
    fe1c:			; <UNDEFINED> instruction: 0xf04fbf14
    fe20:			; <UNDEFINED> instruction: 0xf04f0e72
    fe24:			; <UNDEFINED> instruction: 0xf0100e2e
    fe28:			; <UNDEFINED> instruction: 0xf8cd0f80
    fe2c:	svclt	0x0014e004
    fe30:	ldcleq	0, cr15, [r6], #-316	; 0xfffffec4
    fe34:	stceq	0, cr15, [lr], #-316	; 0xfffffec4
    fe38:	svceq	0x0001f010
    fe3c:	rsbcs	fp, sp, r4, lsl pc
    fe40:	stmib	sp, {r1, r2, r3, r5, sp}^
    fe44:	stmdami	r3, {r1, lr, pc}^
    fe48:			; <UNDEFINED> instruction: 0xf01f4478
    fe4c:			; <UNDEFINED> instruction: 0xf01ffdaf
    fe50:	stmdavs	r4!, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    fe54:			; <UNDEFINED> instruction: 0xf47f2c00
    fe58:	andlt	sl, r5, fp, ror #30
    fe5c:	mvnshi	lr, #12386304	; 0xbd0000
    fe60:	str	r4, [ip, pc, lsr #12]!
    fe64:	ldrbtmi	r4, [pc], #-3900	; fe6c <ftello64@plt+0xc2f0>
    fe68:	svcmi	0x003ce7a9
    fe6c:			; <UNDEFINED> instruction: 0xe7a6447f
    fe70:	ldrbtmi	r4, [pc], #-3899	; fe78 <ftello64@plt+0xc2fc>
    fe74:	svcmi	0x003be7a3
    fe78:			; <UNDEFINED> instruction: 0xe7a0447f
    fe7c:	ldrbtmi	r4, [pc], #-3898	; fe84 <ftello64@plt+0xc308>
    fe80:	svcmi	0x003ae79d
    fe84:			; <UNDEFINED> instruction: 0xe79a447f
    fe88:	ldrbtmi	r4, [pc], #-3897	; fe90 <ftello64@plt+0xc314>
    fe8c:	svcmi	0x0039e797
    fe90:			; <UNDEFINED> instruction: 0xe794447f
    fe94:	ldrbtmi	r4, [pc], #-3896	; fe9c <ftello64@plt+0xc320>
    fe98:	svcmi	0x0038e791
    fe9c:			; <UNDEFINED> instruction: 0xe78e447f
    fea0:	ldrbtmi	r4, [pc], #-3895	; fea8 <ftello64@plt+0xc32c>
    fea4:	svcmi	0x0037e78b
    fea8:			; <UNDEFINED> instruction: 0xe788447f
    feac:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    feb0:	ldc2l	0, cr15, [ip, #-124]!	; 0xffffff84
    feb4:			; <UNDEFINED> instruction: 0xf8d2e7cb
    feb8:	ldmdami	r4!, {r2, pc}
    febc:			; <UNDEFINED> instruction: 0xf01f4478
    fec0:			; <UNDEFINED> instruction: 0xf01ffd75
    fec4:			; <UNDEFINED> instruction: 0xf8d8fbd5
    fec8:			; <UNDEFINED> instruction: 0xf1082004
    fecc:	movwcs	r0, #332	; 0x14c
    fed0:			; <UNDEFINED> instruction: 0xf7f39300
    fed4:			; <UNDEFINED> instruction: 0xf898ec30
    fed8:			; <UNDEFINED> instruction: 0xf8d8c044
    fedc:			; <UNDEFINED> instruction: 0xf01c3034
    fee0:	stmdami	fp!, {r6, r8, r9, sl, fp}
    fee4:	cmncs	r5, r4, lsl pc
    fee8:			; <UNDEFINED> instruction: 0xf01c212e
    feec:	ldrbtmi	r0, [r8], #-3872	; 0xfffff0e0
    fef0:	rsbscs	fp, r2, #20, 30	; 0x50
    fef4:	blcs	187b4 <ftello64@plt+0x14c38>
    fef8:	cmncs	r6, #20, 30	; 0x50
    fefc:			; <UNDEFINED> instruction: 0xf01c232e
    ff00:	svclt	0x00140f18
    ff04:	ldcleq	0, cr15, [r0], #-316	; 0xfffffec4
    ff08:	stceq	0, cr15, [lr], #-316	; 0xfffffec4
    ff0c:	andgt	pc, r0, sp, asr #17
    ff10:	stc2l	0, cr15, [ip, #-124]	; 0xffffff84
    ff14:	ldmdavs	r1, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    ff18:	ldmib	r1, {r1, r2, r3, r4, fp, lr}^
    ff1c:	ldrbtmi	r2, [r8], #-770	; 0xfffffcfe
    ff20:			; <UNDEFINED> instruction: 0xf01f7d49
    ff24:	ldr	pc, [r2, r3, asr #26]
    ff28:	ldmdami	fp, {r0, r1, r4, r6, fp, sp, lr}
    ff2c:	andne	lr, r0, #3457024	; 0x34c000
    ff30:			; <UNDEFINED> instruction: 0xf01f4478
    ff34:			; <UNDEFINED> instruction: 0xe78afd3b
    ff38:	strb	r4, [r0, -pc, asr #12]
    ff3c:	ldrbtmi	r4, [pc], #-3863	; ff44 <ftello64@plt+0xc3c8>
    ff40:			; <UNDEFINED> instruction: 0x4770e73d
    ff44:	andeq	fp, r2, sl, asr #28
    ff48:	andeq	r9, r2, ip, lsl #1
    ff4c:	ldrdeq	fp, [r2], -r2
    ff50:	andeq	fp, r2, r2, asr lr
    ff54:	andeq	fp, r2, r4, lsr lr
    ff58:	andeq	fp, r2, lr, ror #26
    ff5c:	andeq	fp, r2, r8, asr sp
    ff60:	andeq	fp, r2, sl, asr #26
    ff64:	andeq	r8, r2, ip, ror pc
    ff68:	andeq	fp, r2, lr, asr sp
    ff6c:	andeq	fp, r2, r0, ror sp
    ff70:	andeq	fp, r2, lr, asr sp
    ff74:	strdeq	fp, [r2], -r8
    ff78:	andeq	fp, r2, r6, ror #25
    ff7c:	andeq	fp, r2, r4, lsl sp
    ff80:	andeq	fp, r2, r2, lsl #26
    ff84:	strdeq	fp, [r2], -r0
    ff88:	andeq	r3, r3, lr, asr #1
    ff8c:	andeq	fp, r2, r8, ror sp
    ff90:	andeq	fp, r2, sl, asr #26
    ff94:	andeq	fp, r2, r6, lsr #26
    ff98:	andeq	fp, r2, r8, lsr sp
    ff9c:	andeq	fp, r2, lr, asr #25
    ffa0:	ldrbmi	lr, [r0, sp, lsr #18]!
    ffa4:	cdpmi	6, 5, cr4, cr15, cr12, {0}
    ffa8:	ldmdbmi	pc, {r4, r7, ip, sp, pc}^	; <UNPREDICTABLE>
    ffac:	ldrbtmi	r4, [lr], #-1665	; 0xfffff97f
    ffb0:	vldrmi	d20, [pc, #-376]	; fe40 <ftello64@plt+0xc2c4>
    ffb4:	ldrbtmi	r5, [fp], #-2161	; 0xfffff78f
    ffb8:	stmdavs	r9, {r1, r2, r4, r9, sl, lr}
    ffbc:			; <UNDEFINED> instruction: 0xf04f910f
    ffc0:	mrscs	r0, (UNDEF: 17)
    ffc4:			; <UNDEFINED> instruction: 0xf85363a1
    ffc8:	ldmdavs	r5, {r0, r2, pc}^
    ffcc:	ldrdcc	pc, [r0], -r8
    ffd0:	cmnle	r0, r0, lsl #22
    ffd4:			; <UNDEFINED> instruction: 0xf9f6f00f
    ffd8:	cmple	sl, r0, lsl #16
    ffdc:	ldrsbtge	pc, [r0], -r8	; <UNPREDICTABLE>
    ffe0:	svceq	0x0000f1ba
    ffe4:			; <UNDEFINED> instruction: 0xf8d8d12b
    ffe8:	movtlt	r3, #12776	; 0x31e8
    ffec:	andcs	r2, r1, r8, asr #2
    fff0:	ldc	7, cr15, [r6, #-972]	; 0xfffffc34
    fff4:	ldrdne	pc, [r8, #136]!	; 0x88
    fff8:			; <UNDEFINED> instruction: 0xf7f46360
    fffc:	strmi	pc, [r7], -r5, asr #16
   10000:			; <UNDEFINED> instruction: 0xf0402800
   10004:	andscs	r8, r4, r7, lsl #1
   10008:	svc	0x0094f7f2
   1000c:	ldrdcc	lr, [r0, -r5]
   10010:	ldrdcs	pc, [r0], -r8
   10014:	subvs	r2, r3, r1, lsl #20
   10018:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1001c:	stclvs	0, cr6, [r1], #516	; 0x204
   10020:	strbtvs	r7, [r0], #2669	; 0xa6d
   10024:	stmib	r0, {r0, sp, lr}^
   10028:	ldcle	3, cr5, [r9, #-12]
   1002c:	ldrmi	r4, [r8], -r1, asr #18
   10030:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10034:	ldm	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10038:	blx	fe2cc0be <ftello64@plt+0xfe2c8542>
   1003c:	bvc	1ac8084 <ftello64@plt+0x1ac4508>
   10040:	ldmdble	ip, {r2, r4, r9, fp, sp}
   10044:	andscs	r2, r4, r4, lsl #14
   10048:	svc	0x0074f7f2
   1004c:	movwcs	lr, #2517	; 0x9d5
   10050:	movwcs	lr, #6592	; 0x19c0
   10054:	bvc	1aeb3e4 <ftello64@plt+0x1ae7868>
   10058:	andvs	r6, r2, r7, lsl #2
   1005c:	strbtvs	r6, [r0], #195	; 0xc3
   10060:	tstcs	r0, r0, lsr r6
   10064:	mcr2	7, 2, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
   10068:	blmi	be293c <ftello64@plt+0xbdedc0>
   1006c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10070:	blls	3ea0e0 <ftello64@plt+0x3e6564>
   10074:	cmple	r3, sl, asr r0
   10078:	pop	{r4, ip, sp, pc}
   1007c:	movwcs	r8, #26608	; 0x67f0
   10080:	tsteq	r5, #192, 4	; <UNPREDICTABLE>
   10084:			; <UNDEFINED> instruction: 0x07db40d3
   10088:	blvs	1905800 <ftello64@plt+0x1901c84>
   1008c:			; <UNDEFINED> instruction: 0x2711b313
   10090:	bvc	1c09ffc <ftello64@plt+0x1c06480>
   10094:	beq	24c4d0 <ftello64@plt+0x248954>
   10098:	teqcs	r2, fp, lsr #16
   1009c:	ldrbmi	r4, [r0], -r7, lsr #20
   100a0:	stmdavs	pc!, {r0, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
   100a4:	smlsdxls	r0, sl, r4, r4
   100a8:	bl	fed4e07c <ftello64@plt+0xfed4a500>
   100ac:	andcs	r4, pc, r1, asr r6	; <UNPREDICTABLE>
   100b0:	blx	fff4c0f4 <ftello64@plt+0xfff48578>
   100b4:	stmdbmi	r2!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
   100b8:	andcs	r2, r0, r5, lsl #4
   100bc:			; <UNDEFINED> instruction: 0xf7f34479
   100c0:			; <UNDEFINED> instruction: 0x4607e8ba
   100c4:			; <UNDEFINED> instruction: 0xf0094628
   100c8:			; <UNDEFINED> instruction: 0x4601f9f5
   100cc:			; <UNDEFINED> instruction: 0xf01f4638
   100d0:			; <UNDEFINED> instruction: 0xe77ffb3f
   100d4:	stmdblt	fp, {r0, r1, r3, r5, fp, sp, lr}
   100d8:	cmplt	fp, fp, ror #16
   100dc:	ldrsbcc	pc, [r4, #136]!	; 0x88	; <UNPREDICTABLE>
   100e0:			; <UNDEFINED> instruction: 0x4628b933
   100e4:			; <UNDEFINED> instruction: 0xff7af7fa
   100e8:	sbcsle	r2, r0, r0, lsl #16
   100ec:	ldrsbtge	pc, [r0], -r8	; <UNPREDICTABLE>
   100f0:			; <UNDEFINED> instruction: 0xf1ba279e
   100f4:			; <UNDEFINED> instruction: 0xd1a60f00
   100f8:	andcs	r2, r1, r8, asr #2
   100fc:	b	fe24e0d0 <ftello64@plt+0xfe24a554>
   10100:	strmi	r4, [r2], -r9, lsr #12
   10104:	cmnvs	r2, #72, 12	; 0x4800000
   10108:			; <UNDEFINED> instruction: 0xffbcf7f3
   1010c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10110:	svcge	0x0079f43f
   10114:			; <UNDEFINED> instruction: 0xf7f36b60
   10118:			; <UNDEFINED> instruction: 0xf8c4e86a
   1011c:			; <UNDEFINED> instruction: 0xe792a034
   10120:	stmia	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10124:	strdeq	r4, [r4], -r2
   10128:	andeq	r0, r0, r8, lsl #8
   1012c:	andeq	r4, r4, sl, ror #23
   10130:	andeq	r0, r0, r4, asr r4
   10134:	muleq	r2, r2, ip
   10138:	andeq	r4, r4, r4, lsr fp
   1013c:	andeq	fp, r2, r0, lsl ip
   10140:	andeq	fp, r2, r4, ror #23
   10144:	blmi	fe262b6c <ftello64@plt+0xfe25eff0>
   10148:	push	{r1, r3, r4, r5, r6, sl, lr}
   1014c:	strdlt	r4, [r7], r0
   10150:	strmi	r6, [pc], -sp, asr #16
   10154:			; <UNDEFINED> instruction: 0x460458d3
   10158:	ldmdavs	fp, {r0, r2, r7, r9, sl, fp, lr}
   1015c:			; <UNDEFINED> instruction: 0xf04f9305
   10160:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
   10164:	blvs	10fc800 <ftello64@plt+0x10f8c84>
   10168:	stfvsd	f3, [r3], #748	; 0x2ec
   1016c:	tstcs	r0, r8, lsr r6
   10170:	strtvs	r3, [r3], #769	; 0x301
   10174:	ldc2	7, cr15, [lr, #984]!	; 0x3d8
   10178:	blmi	1f22b78 <ftello64@plt+0x1f1effc>
   1017c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10180:	blls	16a1f0 <ftello64@plt+0x166674>
   10184:			; <UNDEFINED> instruction: 0xf040405a
   10188:	ldrdlt	r8, [r7], -sp
   1018c:	svchi	0x00f0e8bd
   10190:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
   10194:	blx	3cc21a <ftello64@plt+0x3c869e>
   10198:			; <UNDEFINED> instruction: 0xf895e7e7
   1019c:	movwls	r9, #12289	; 0x3001
   101a0:			; <UNDEFINED> instruction: 0xf0054648
   101a4:	pkhbtmi	pc, r0, r3, lsl #29	; <UNPREDICTABLE>
   101a8:			; <UNDEFINED> instruction: 0xf0054648
   101ac:	blls	10fba0 <ftello64@plt+0x10c024>
   101b0:	cmple	ip, r0, lsl #16
   101b4:	ldmpl	r3!, {r0, r4, r5, r6, r8, r9, fp, lr}^
   101b8:	teqlt	r3, #5963776	; 0x5b0000
   101bc:			; <UNDEFINED> instruction: 0xf0057a28
   101c0:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   101c4:			; <UNDEFINED> instruction: 0xf04fd14d
   101c8:			; <UNDEFINED> instruction: 0xf8c40a02
   101cc:			; <UNDEFINED> instruction: 0xf1b8a038
   101d0:	sbcle	r0, sl, r0, lsl #30
   101d4:	ldmpl	r6!, {r0, r3, r5, r6, r8, r9, fp, lr}^
   101d8:	ldrsbthi	pc, [r0], -r6	; <UNPREDICTABLE>
   101dc:	svceq	0x0000f1b8
   101e0:			; <UNDEFINED> instruction: 0xf8d6d1c3
   101e4:	mvnlt	r2, r8, ror #3
   101e8:	andcs	r2, r1, r8, asr #2
   101ec:	ldc	7, cr15, [r8], {243}	; 0xf3
   101f0:	ldrdne	pc, [r8, #134]!	; 0x86
   101f4:			; <UNDEFINED> instruction: 0xf7f36360
   101f8:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   101fc:	blvs	18444d8 <ftello64@plt+0x184095c>
   10200:	svc	0x00f4f7f2
   10204:	eorshi	pc, r4, r4, asr #17
   10208:	cdpvc	7, 2, cr14, cr11, cr15, {5}
   1020c:	blcs	18a28 <ftello64@plt+0x14eac>
   10210:	ldmdbmi	fp, {r0, r1, r4, r5, ip, lr, pc}^
   10214:			; <UNDEFINED> instruction: 0xf7f34479
   10218:	strbmi	lr, [r1], -lr, lsl #16
   1021c:	blx	fe64c2a0 <ftello64@plt+0xfe648724>
   10220:	stcne	7, cr14, [r9, #-816]!	; 0xfffffcd0
   10224:	ldrmi	r4, [r3], -r8, asr #12
   10228:	andls	r9, r0, #268435456	; 0x10000000
   1022c:			; <UNDEFINED> instruction: 0xf7f39203
   10230:			; <UNDEFINED> instruction: 0x4680ff33
   10234:	stmdacs	r0, {r5, r6, r8, r9, sp, lr}
   10238:	movwcs	sp, #4247	; 0x1097
   1023c:			; <UNDEFINED> instruction: 0xf8956103
   10240:	bls	f42a8 <ftello64@plt+0xf072c>
   10244:	svceq	0x0000f1b9
   10248:	addvs	sp, r3, pc, lsl r1
   1024c:	stmdbmi	sp, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
   10250:	andcs	r4, r5, #24, 12	; 0x1800000
   10254:			; <UNDEFINED> instruction: 0xf7f24479
   10258:	strbmi	lr, [r9], -lr, ror #31
   1025c:	blx	feacc2e0 <ftello64@plt+0xfeac8764>
   10260:	stmdbmi	r9, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   10264:	andcs	r2, r0, r5, lsl #4
   10268:			; <UNDEFINED> instruction: 0xf7f24479
   1026c:	bvc	a8c204 <ftello64@plt+0xa88688>
   10270:	blx	fe84c2f4 <ftello64@plt+0xfe848778>
   10274:			; <UNDEFINED> instruction: 0x63a32302
   10278:	stmdbmi	r4, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   1027c:			; <UNDEFINED> instruction: 0xf7f24479
   10280:			; <UNDEFINED> instruction: 0x4641efda
   10284:	blx	194c308 <ftello64@plt+0x194878c>
   10288:			; <UNDEFINED> instruction: 0xf1a9e798
   1028c:			; <UNDEFINED> instruction: 0xf1050111
   10290:	ldmdbcs	r0, {r0, r3, r4, r8, r9, fp}
   10294:	stmdavs	r0, {r0, r2, r4, r5, fp, ip, lr, pc}
   10298:	ldc2l	0, cr15, [lr, #20]
   1029c:	ldrbmi	r2, [r2], -r1, lsl #6
   102a0:	stmdage	r4, {r0, r9, sl, lr}
   102a4:	ldmdb	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   102a8:	cmple	r5, r0, lsl #16
   102ac:	beq	54c6d4 <ftello64@plt+0x548b58>
   102b0:	ldrdcs	pc, [r4], -r8
   102b4:	ldrbmi	r9, [r1], -r4, lsl #16
   102b8:	svc	0x003af7f2
   102bc:	cmple	r3, r0, lsl #16
   102c0:	strmi	r4, [r1], -r2, lsl #12
   102c4:	stmdals	r4, {r0, r1, ip, pc}
   102c8:	b	14e29c <ftello64@plt+0x14a720>
   102cc:	ldrbmi	r9, [r9], -r3, lsl #22
   102d0:	stmdals	r4, {r1, r3, r6, r9, sl, lr}
   102d4:			; <UNDEFINED> instruction: 0xf7f39300
   102d8:	stmdals	r4, {r5, r6, r7, r9, fp, sp, lr, pc}
   102dc:	bl	febce2b0 <ftello64@plt+0xfebca734>
   102e0:			; <UNDEFINED> instruction: 0xf0057e68
   102e4:	stmiblt	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   102e8:	rscscc	pc, pc, #1073741826	; 0x40000002
   102ec:	andcs	pc, r4, r8, asr #17
   102f0:			; <UNDEFINED> instruction: 0xf1057e6b
   102f4:			; <UNDEFINED> instruction: 0x4650011a
   102f8:	andcc	pc, r0, r8, asr #17
   102fc:	svc	0x0042f7f2
   10300:	stmdbmi	r3!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
   10304:	andcs	r4, r5, #16, 12	; 0x1000000
   10308:			; <UNDEFINED> instruction: 0xf7f24479
   1030c:			; <UNDEFINED> instruction: 0x4649ef94
   10310:	blx	144c394 <ftello64@plt+0x1448818>
   10314:			; <UNDEFINED> instruction: 0xf8916b61
   10318:			; <UNDEFINED> instruction: 0x46083034
   1031c:	ldmvs	r3!, {r0, r1, r4, r5, r8, ip, sp, pc}
   10320:			; <UNDEFINED> instruction: 0xf101b94b
   10324:			; <UNDEFINED> instruction: 0xf7f30034
   10328:	blvs	184fe24 <ftello64@plt+0x184c2a8>
   1032c:	svc	0x005ef7f2
   10330:	cmnvs	r3, #0, 6
   10334:	ldmdami	r7, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
   10338:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
   1033c:	blx	ff4cc3c0 <ftello64@plt+0xff4c8844>
   10340:	strb	r6, [lr, r1, ror #22]!
   10344:	svc	0x008ef7f2
   10348:	vpmin.s8	d20, d0, d3
   1034c:	ldmdami	r3, {r0, r2, r3, r8, ip}
   10350:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   10354:	blx	feb4c3da <ftello64@plt+0xfeb4885e>
   10358:	vpmin.s8	d20, d0, d1
   1035c:	ldmdami	r1, {r0, r1, r3, r8, ip}
   10360:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   10364:	blx	fe94c3ea <ftello64@plt+0xfe94886e>
   10368:	andeq	r4, r4, r8, asr sl
   1036c:	andeq	r0, r0, r8, lsl #8
   10370:	andeq	r4, r4, lr, lsr sl
   10374:	andeq	r4, r4, r4, lsr #20
   10378:	andeq	fp, r2, sl, asr fp
   1037c:	andeq	r0, r0, r4, asr r4
   10380:	strdeq	fp, [r2], -ip
   10384:	andeq	fp, r2, ip, ror #21
   10388:	andeq	fp, r2, r0, lsl #22
   1038c:			; <UNDEFINED> instruction: 0x0002bab0
   10390:	muleq	r2, r8, sl
   10394:	andeq	fp, r2, lr, lsr #21
   10398:	andeq	ip, r2, r8, ror r6
   1039c:	andeq	fp, r2, lr, ror sl
   103a0:	andeq	ip, r2, r8, ror #12
   103a4:	andeq	fp, r2, lr, ror #20
   103a8:	svcmi	0x00f0e92d
   103ac:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   103b0:	bmi	1772fc0 <ftello64@plt+0x176f444>
   103b4:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   103b8:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   103bc:	movwls	r6, #47131	; 0xb81b
   103c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   103c4:			; <UNDEFINED> instruction: 0xf0002900
   103c8:	blmi	1670600 <ftello64@plt+0x166ca84>
   103cc:	strmi	r4, [ip], -r2, lsl #13
   103d0:	mcr	4, 0, r4, cr8, cr11, {3}
   103d4:	blmi	15dec1c <ftello64@plt+0x15db0a0>
   103d8:	mcr	4, 0, r4, cr8, cr11, {3}
   103dc:	blmi	159ee24 <ftello64@plt+0x159b2a8>
   103e0:	movwls	r4, #21627	; 0x547b
   103e4:	blcs	4852c <ftello64@plt+0x449b0>
   103e8:	stmiavs	r0!, {r2, r3, r6, ip, lr, pc}^
   103ec:	cdp2	0, 6, cr15, cr0, cr5, {0}
   103f0:	strmi	r2, [r6], -r4, lsl #3
   103f4:			; <UNDEFINED> instruction: 0xf7f32001
   103f8:			; <UNDEFINED> instruction: 0x4605eb14
   103fc:	subsle	r2, r9, r0, lsl #28
   10400:			; <UNDEFINED> instruction: 0xf10468e3
   10404:	strtmi	r0, [r9], -r4, lsl #16
   10408:			; <UNDEFINED> instruction: 0x46424650
   1040c:			; <UNDEFINED> instruction: 0xf7f877eb
   10410:	andcs	pc, r5, #3728	; 0xe90
   10414:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10418:	stmdbmi	r8, {r0, r2, r3, r4, r5, r8, ip, lr, pc}^
   1041c:			; <UNDEFINED> instruction: 0xf7f24479
   10420:	strmi	lr, [r3], sl, lsl #30
   10424:			; <UNDEFINED> instruction: 0xf0094628
   10428:	strmi	pc, [r1], -pc, lsr #19
   1042c:	tstls	r4, r8, lsr #12
   10430:			; <UNDEFINED> instruction: 0xf91cf009
   10434:	stmdavs	r8!, {r0, r1, ip, pc}
   10438:	stc2l	0, cr15, [ip], {33}	; 0x21
   1043c:	ldrdcc	lr, [r3, -sp]
   10440:	ldrbmi	r4, [r8], -r2, lsl #12
   10444:	ldrtmi	r9, [r2], -r0, lsl #4
   10448:			; <UNDEFINED> instruction: 0xf982f01f
   1044c:	ldrbmi	r4, [r0], -r1, asr #12
   10450:	blx	18ce442 <ftello64@plt+0x18ca8c6>
   10454:	andcs	r4, r5, #950272	; 0xe8000
   10458:			; <UNDEFINED> instruction: 0x46064479
   1045c:			; <UNDEFINED> instruction: 0xf7f24638
   10460:	ldrtmi	lr, [r1], -sl, ror #29
   10464:	blx	fe8cc4e8 <ftello64@plt+0xfe8c896c>
   10468:			; <UNDEFINED> instruction: 0xf7f24630
   1046c:	strtmi	lr, [r8], -r0, asr #29
   10470:	blx	ff34e452 <ftello64@plt+0xff34a8d6>
   10474:	addslt	r6, r3, #557056	; 0x88000
   10478:	andsle	r2, lr, r1, lsl fp
   1047c:	svclt	0x00182a00
   10480:	teqle	fp, lr	; <illegal shifter operand>
   10484:	cmnlt	r4, #36, 16	; 0x240000
   10488:			; <UNDEFINED> instruction: 0xf1b96923
   1048c:			; <UNDEFINED> instruction: 0xd1aa0f00
   10490:	adcle	r2, sl, r0, lsl #22
   10494:	stmdbmi	fp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10498:	ldrbtmi	r2, [r9], #-0
   1049c:	mcr	7, 6, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   104a0:	strbmi	r4, [r0], -r7, lsl #12
   104a4:			; <UNDEFINED> instruction: 0xf806f009
   104a8:			; <UNDEFINED> instruction: 0x46024631
   104ac:			; <UNDEFINED> instruction: 0xf01f4638
   104b0:	ldrb	pc, [ip, pc, asr #18]	; <UNPREDICTABLE>
   104b4:	ldrbtmi	r4, [lr], #-3620	; 0xfffff1dc
   104b8:			; <UNDEFINED> instruction: 0xf00ee7a2
   104bc:	stmdacs	r0, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   104c0:	ldmib	r4, {r5, r6, r7, ip, lr, pc}^
   104c4:	cfsh32ge	mvfx3, mvfx6, #1
   104c8:	tstcs	r4, r5, lsl #20
   104cc:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   104d0:	stmib	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104d4:	andscs	r4, r3, r1, lsr r6
   104d8:			; <UNDEFINED> instruction: 0xf8e8f00f
   104dc:	stccs	8, cr6, [r0], {36}	; 0x24
   104e0:	bmi	6c4c30 <ftello64@plt+0x6c10b4>
   104e4:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   104e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   104ec:	subsmi	r9, sl, fp, lsl #22
   104f0:	andlt	sp, sp, r8, lsl r1
   104f4:	blhi	cb7f0 <ftello64@plt+0xc7c74>
   104f8:	svchi	0x00f0e8bd
   104fc:	bne	44bd64 <ftello64@plt+0x4481e8>
   10500:	andcs	r2, r0, r5, lsl #4
   10504:	mrc	7, 4, APSR_nzcv, cr6, cr2, {7}
   10508:	stmdbvs	r0!, {r0, r2, r9, sl, lr}
   1050c:	b	8ce4e0 <ftello64@plt+0x8ca964>
   10510:	strtmi	r4, [r8], -r1, lsl #12
   10514:			; <UNDEFINED> instruction: 0xf91cf01f
   10518:	beq	fe44bd80 <ftello64@plt+0xfe448204>
   1051c:			; <UNDEFINED> instruction: 0xf00f6921
   10520:			; <UNDEFINED> instruction: 0xe7aff975
   10524:	mrc	7, 4, APSR_nzcv, cr14, cr2, {7}
   10528:	andeq	r4, r4, sl, ror #15
   1052c:	andeq	r0, r0, r8, lsl #8
   10530:			; <UNDEFINED> instruction: 0x0002bab0
   10534:	andeq	fp, r2, ip, asr #21
   10538:	muleq	r2, r4, sl
   1053c:	strdeq	fp, [r2], -r8
   10540:	strdeq	fp, [r2], -r0
   10544:			; <UNDEFINED> instruction: 0x0002b9ba
   10548:	andeq	fp, r2, sl, asr r9
   1054c:			; <UNDEFINED> instruction: 0x000446ba
   10550:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   10554:	svcmi	0x00f0e92d
   10558:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   1055c:	ldrbtmi	r8, [fp], #-2818	; 0xfffff4fe
   10560:	strtne	pc, [r8], #2271	; 0x8df
   10564:			; <UNDEFINED> instruction: 0xf8df4604
   10568:	ldrbtmi	r2, [r9], #-1192	; 0xfffffb58
   1056c:			; <UNDEFINED> instruction: 0xf8df681f
   10570:	addlt	r8, sp, r4, lsr #9
   10574:	ldrbtmi	r5, [r8], #2186	; 0x88a
   10578:	andls	r6, fp, #1179648	; 0x120000
   1057c:	andeq	pc, r0, #79	; 0x4f
   10580:	cmnle	r7, r0, lsl #30
   10584:	ldrcc	pc, [r0], #2271	; 0x8df
   10588:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1058c:	ldmdblt	r0!, {r4, r5, r6, fp, sp, lr}^
   10590:	blcs	6b824 <ftello64@plt+0x67ca8>
   10594:			; <UNDEFINED> instruction: 0xf000d865
   10598:	stfvsp	f0, [r1], #492	; 0x1ec
   1059c:	stmdavs	r0!, {r0, r9, sp}
   105a0:			; <UNDEFINED> instruction: 0xff02f7ff
   105a4:	stmdavs	r0!, {r0, r5, r6, r7, sl, fp, sp, lr}
   105a8:			; <UNDEFINED> instruction: 0xf7ff2200
   105ac:	strdcs	pc, [r8], -sp	; <UNPREDICTABLE>
   105b0:			; <UNDEFINED> instruction: 0xffe6f00e
   105b4:	bllt	fe6eb288 <ftello64@plt+0xfe6e770c>
   105b8:	blcs	2b34c <ftello64@plt+0x277d0>
   105bc:			; <UNDEFINED> instruction: 0xf00ed068
   105c0:	stmdacs	r0, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   105c4:	addshi	pc, r8, r0, asr #32
   105c8:	stmdavs	sl!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
   105cc:	stmdavs	r0!, {r0, r5, r9, sl, lr}
   105d0:	beq	168c714 <ftello64@plt+0x1688b98>
   105d4:	ldc2l	7, cr15, [sl, #-972]	; 0xfffffc34
   105d8:			; <UNDEFINED> instruction: 0xf2c03f00
   105dc:	svclt	0x00182a00
   105e0:	stmdacs	r0, {r0, r8, r9, sl, sp}
   105e4:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   105e8:	svccs	0x00004681
   105ec:	sbchi	pc, r5, r0
   105f0:	strtcc	pc, [r8], #-2271	; 0xfffff721
   105f4:			; <UNDEFINED> instruction: 0xf8582017
   105f8:			; <UNDEFINED> instruction: 0xf8c33003
   105fc:			; <UNDEFINED> instruction: 0xf00ea004
   10600:			; <UNDEFINED> instruction: 0xf8dfffbf
   10604:	andcs	r1, r5, #28, 8	; 0x1c000000
   10608:	ldrbtmi	r2, [r9], #-0
   1060c:	mrc	7, 0, APSR_nzcv, cr2, cr2, {7}
   10610:	ldrbmi	r4, [r0], -r6, lsl #12
   10614:	ldmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10618:	ldrtmi	r4, [r0], -r1, lsl #12
   1061c:			; <UNDEFINED> instruction: 0xf8caf01f
   10620:	ldrmi	r6, [r8], -r3, ror #22
   10624:			; <UNDEFINED> instruction: 0xf7f22600
   10628:	strtmi	lr, [r8], -r2, ror #27
   1062c:	cmnvs	r6, #51380224	; 0x3100000
   10630:	blx	184e612 <ftello64@plt+0x184aa96>
   10634:			; <UNDEFINED> instruction: 0x63a62029
   10638:			; <UNDEFINED> instruction: 0xffa2f00e
   1063c:	ldrbtmi	r4, [sl], #-2809	; 0xfffff507
   10640:	movwcc	r6, #6163	; 0x1813
   10644:	bmi	ffe28698 <ftello64@plt+0xffe24b1c>
   10648:	ldrbtmi	r4, [sl], #-3057	; 0xfffff40f
   1064c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10650:	subsmi	r9, sl, fp, lsl #22
   10654:	bicshi	pc, r5, r0, asr #32
   10658:	ldc	0, cr11, [sp], #52	; 0x34
   1065c:	pop	{r1, r8, r9, fp, pc}
   10660:	ldmibmi	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   10664:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10668:	stcl	7, cr15, [r4, #968]!	; 0x3c8
   1066c:			; <UNDEFINED> instruction: 0xf01f6ca1
   10670:	ldr	pc, [r2, pc, ror #16]
   10674:	andcs	r4, r5, #3899392	; 0x3b8000
   10678:	ldrbtmi	r2, [r9], #-0
   1067c:	ldcl	7, cr15, [sl, #968]	; 0x3c8
   10680:			; <UNDEFINED> instruction: 0xf866f01f
   10684:	cmpcs	r9, fp, ror #17
   10688:			; <UNDEFINED> instruction: 0xf00f4478
   1068c:			; <UNDEFINED> instruction: 0xe779f8fb
   10690:	movwls	r6, #15266	; 0x3ba2
   10694:	cmnle	sp, r0, lsl #20
   10698:	ldrdls	pc, [r8, #134]!	; 0x86
   1069c:	svceq	0x0000f1b9
   106a0:	addshi	pc, r3, r0, asr #32
   106a4:			; <UNDEFINED> instruction: 0xa098f8d6
   106a8:	svceq	0x0000f1ba
   106ac:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
   106b0:	andcs	r4, r5, #3686400	; 0x384000
   106b4:	andcs	r4, r0, r9, ror r4
   106b8:	ldc	7, cr15, [ip, #968]!	; 0x3c8
   106bc:	ldrbmi	r4, [r0], -r3, lsl #13
   106c0:	stc2	0, cr15, [r4], {5}
   106c4:	ldrbmi	r4, [r8], -r1, lsl #12
   106c8:			; <UNDEFINED> instruction: 0xf842f01f
   106cc:			; <UNDEFINED> instruction: 0xf10d2300
   106d0:			; <UNDEFINED> instruction: 0x46490c14
   106d4:			; <UNDEFINED> instruction: 0x461a4650
   106d8:			; <UNDEFINED> instruction: 0xf8cd9300
   106dc:			; <UNDEFINED> instruction: 0xf7f3c004
   106e0:	msrvs	SPSR_, #56064	; 0xdb00
   106e4:			; <UNDEFINED> instruction: 0xf0002800
   106e8:	movwcs	r8, #4404	; 0x1134
   106ec:			; <UNDEFINED> instruction: 0xf00e6083
   106f0:	stmdacs	r0, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   106f4:	svcge	0x0068f43f
   106f8:	tstne	r2, #212, 18	; 0x350000
   106fc:	blvs	18d7f6c <ftello64@plt+0x18d43f0>
   10700:	andcs	fp, r1, #24, 30	; 0x60
   10704:			; <UNDEFINED> instruction: 0xf43f4291
   10708:			; <UNDEFINED> instruction: 0xf8d6af60
   1070c:	bcs	18eb4 <ftello64@plt+0x15338>
   10710:	svcge	0x005bf47f
   10714:	andcs	r6, r2, #1638400	; 0x190000
   10718:			; <UNDEFINED> instruction: 0xf0272006
   1071c:	stmdacs	r0, {r0, r2, r6, r8, r9, fp, ip, sp, lr, pc}
   10720:	svcge	0x0052f43f
   10724:			; <UNDEFINED> instruction: 0xf7f22084
   10728:			; <UNDEFINED> instruction: 0xf8d4ec06
   1072c:	strmi	sl, [r1], ip, asr #32
   10730:	svceq	0x0000f1ba
   10734:	teqhi	r0, r0	; <UNPREDICTABLE>
   10738:	msreq	SPSR_f, #1073741826	; 0x40000002
   1073c:	bcc	44bf64 <ftello64@plt+0x4483e8>
   10740:	smlabbcs	r0, r4, r2, r2
   10744:			; <UNDEFINED> instruction: 0xf7f24648
   10748:			; <UNDEFINED> instruction: 0xf8daefcc
   1074c:	stmdavs	r0!, {r2, r3, ip, sp}
   10750:	andeq	pc, r4, #-2147483646	; 0x80000002
   10754:			; <UNDEFINED> instruction: 0xf8894649
   10758:			; <UNDEFINED> instruction: 0xf7f8301f
   1075c:	strmi	pc, [r3], r3, asr #26
   10760:			; <UNDEFINED> instruction: 0xf0002800
   10764:	strbmi	r8, [r8], -r3, asr #1
   10768:	blx	24e748 <ftello64@plt+0x24abcc>
   1076c:			; <UNDEFINED> instruction: 0xf7f24648
   10770:			; <UNDEFINED> instruction: 0xe729ed3e
   10774:	beq	48c8b8 <ftello64@plt+0x488d3c>
   10778:			; <UNDEFINED> instruction: 0xf1b0e73a
   1077c:			; <UNDEFINED> instruction: 0xf43f3fff
   10780:	strmi	sl, [r2], pc, asr #30
   10784:	teqle	r7, r0, lsl #16
   10788:	ldrdcc	pc, [r0, #134]!	; 0x86
   1078c:	stmdavs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   10790:	blcs	2f204 <ftello64@plt+0x2b688>
   10794:	andscs	sp, r8, r5, rrx
   10798:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1079c:	cdp2	0, 15, cr15, cr0, cr14, {0}
   107a0:	blcs	6a874 <ftello64@plt+0x66cf8>
   107a4:	stmdavs	fp!, {r0, r1, r3, r4, r5, sl, fp, ip, lr, pc}^
   107a8:	stmdacs	r0, {r3, r4, r7, r9, fp, ip, sp, lr}
   107ac:			; <UNDEFINED> instruction: 0x4648bf14
   107b0:	stmdacs	r0, {sp}
   107b4:	stmibmi	r1!, {r4, r6, r8, ip, lr, pc}
   107b8:	andcs	r2, r0, r5, lsl #4
   107bc:			; <UNDEFINED> instruction: 0xf7f24479
   107c0:			; <UNDEFINED> instruction: 0xf01eed3a
   107c4:	blvs	19106e0 <ftello64@plt+0x190cb64>
   107c8:	cmpcs	r8, fp, lsr #14
   107cc:			; <UNDEFINED> instruction: 0xf7f32001
   107d0:			; <UNDEFINED> instruction: 0xf8d6e928
   107d4:	cmnvs	r0, #232, 2	; 0x3a
   107d8:	mrrc2	7, 15, pc, r6, cr3	; <UNPREDICTABLE>
   107dc:	strmi	r4, [r1], r2, lsl #13
   107e0:			; <UNDEFINED> instruction: 0xf43f2800
   107e4:	blvs	183c39c <ftello64@plt+0x1838820>
   107e8:	stc	7, cr15, [r0, #-968]	; 0xfffffc38
   107ec:			; <UNDEFINED> instruction: 0xf1ba9b03
   107f0:	cmnvs	r3, #1020	; 0x3fc
   107f4:	svcge	0x0015f43f
   107f8:	vshll.u8	<illegal reg q7.5>, d15, #2
   107fc:			; <UNDEFINED> instruction: 0xf0402b08
   10800:			; <UNDEFINED> instruction: 0xf8d680e7
   10804:	orrslt	r0, r8, r0, ror #3
   10808:			; <UNDEFINED> instruction: 0xf00e2018
   1080c:	ldmdavs	r3!, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   10810:	svclt	0x00c42b01
   10814:			; <UNDEFINED> instruction: 0xf989fab9
   10818:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1081c:	stmibmi	r8, {r0, r1, r3, r6, r7, r8, sl, fp, ip, lr, pc}
   10820:	andcs	r2, r0, r5, lsl #4
   10824:			; <UNDEFINED> instruction: 0xf7f24479
   10828:			; <UNDEFINED> instruction: 0xf01eed06
   1082c:			; <UNDEFINED> instruction: 0xe7baff91
   10830:	andcs	r4, r5, #124928	; 0x1e800
   10834:			; <UNDEFINED> instruction: 0xf8584983
   10838:	ldrbtmi	r3, [r9], #-3
   1083c:	andge	pc, r4, r3, asr #17
   10840:	ldcl	7, cr15, [r8], #968	; 0x3c8
   10844:			; <UNDEFINED> instruction: 0xffb6f01e
   10848:			; <UNDEFINED> instruction: 0xf00e201c
   1084c:	mulscs	r7, r9, lr
   10850:	cdp2	0, 9, cr15, cr6, cr14, {0}
   10854:	strbt	r6, [r4], r3, ror #22
   10858:			; <UNDEFINED> instruction: 0xf00e201b
   1085c:	blvs	19102a8 <ftello64@plt+0x190c72c>
   10860:	ldmdbmi	r9!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   10864:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10868:	stcl	7, cr15, [r4], #968	; 0x3c8
   1086c:			; <UNDEFINED> instruction: 0xffa2f01e
   10870:	bvc	fe6eaa24 <ftello64@plt+0xfe6e6ea8>
   10874:	ldmdbmi	r5!, {r0, r1, r5, r7, r8, ip, sp, pc}^
   10878:	andcs	r2, r0, r5, lsl #4
   1087c:			; <UNDEFINED> instruction: 0xf7f24479
   10880:			; <UNDEFINED> instruction: 0xf01eecda
   10884:	andscs	pc, r7, r5, ror #30
   10888:	cdp2	0, 7, cr15, cr10, cr14, {0}
   1088c:	strb	r6, [r8], r3, ror #22
   10890:	andcs	r4, r5, #1818624	; 0x1bc000
   10894:			; <UNDEFINED> instruction: 0xf7f24479
   10898:			; <UNDEFINED> instruction: 0xf01eecce
   1089c:	uhsax	pc, ip, r9	; <UNPREDICTABLE>
   108a0:	ldmdavs	r8, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
   108a4:	blx	ff64c8c0 <ftello64@plt+0xff648d44>
   108a8:	mcr	7, 5, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   108ac:	andle	r2, r3, r8, lsl #16
   108b0:	ldmdavs	fp, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
   108b4:	bicsle	r2, lr, sl, lsl #22
   108b8:	andcs	r4, r5, #1671168	; 0x198000
   108bc:	ldrbtmi	r2, [r9], #-0
   108c0:	ldc	7, cr15, [r8], #968	; 0x3c8
   108c4:	andcs	r4, r2, r1, lsl #12
   108c8:			; <UNDEFINED> instruction: 0xff40f01e
   108cc:	andcs	r4, r5, #1605632	; 0x188000
   108d0:	ldrbtmi	r2, [r9], #-0
   108d4:	stc	7, cr15, [lr], #968	; 0x3c8
   108d8:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
   108dc:			; <UNDEFINED> instruction: 0xff38f01e
   108e0:	orrscs	r4, r8, pc, asr r8
   108e4:			; <UNDEFINED> instruction: 0xf00e4478
   108e8:	strb	pc, [r4, sp, asr #31]	; <UNPREDICTABLE>
   108ec:	mulsne	pc, r9, r8	; <UNPREDICTABLE>
   108f0:	tstls	r3, r8, asr #12
   108f4:			; <UNDEFINED> instruction: 0xff48f008
   108f8:	bcs	44c160 <ftello64@plt+0x4485e4>
   108fc:			; <UNDEFINED> instruction: 0xf8cd9903
   10900:	strmi	fp, [r3], -r0
   10904:			; <UNDEFINED> instruction: 0xf0272006
   10908:	strmi	pc, [r3], sp, asr #17
   1090c:			; <UNDEFINED> instruction: 0xf7f64648
   10910:			; <UNDEFINED> instruction: 0xf8daf935
   10914:			; <UNDEFINED> instruction: 0xf1baa000
   10918:	svclt	0x00180f00
   1091c:	svceq	0x0000f1bb
   10920:	svcge	0x000ef47f
   10924:			; <UNDEFINED> instruction: 0xf7f24648
   10928:			; <UNDEFINED> instruction: 0xf1bbec62
   1092c:			; <UNDEFINED> instruction: 0xf43f0f00
   10930:	eors	sl, r6, fp, asr #28
   10934:			; <UNDEFINED> instruction: 0xf0052001
   10938:	lsrslt	pc, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   1093c:			; <UNDEFINED> instruction: 0xa098f8d6
   10940:	svceq	0x0000f1ba
   10944:			; <UNDEFINED> instruction: 0xf8d6d101
   10948:	stmdbmi	r6, {r2, r4, r5, r8, sp, pc}^
   1094c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10950:	bls	18a41c <ftello64@plt+0x1868a0>
   10954:	beq	190ca98 <ftello64@plt+0x1908f1c>
   10958:	vorr.i32	d18, #3840	; 0x00000f00
   1095c:	vmlsl.s8	q9, d0, d0
   10960:	bcs	19568 <ftello64@plt+0x159ec>
   10964:	ldrmi	fp, [sl], r8, lsl #30
   10968:			; <UNDEFINED> instruction: 0xf8d6e642
   1096c:	ldmdblt	r3!, {r4, r5, r8, ip, sp}
   10970:	andsls	pc, r8, sp, asr #17
   10974:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   10978:			; <UNDEFINED> instruction: 0xf88d2302
   1097c:	ldmdbmi	sl!, {r2, r3, r4, ip, sp}
   10980:	andcs	r2, r0, r5, lsl #4
   10984:	beq	8cac8 <ftello64@plt+0x88f4c>
   10988:			; <UNDEFINED> instruction: 0xf7f24479
   1098c:	ldmdbmi	r7!, {r2, r4, r6, sl, fp, sp, lr, pc}
   10990:			; <UNDEFINED> instruction: 0xf01e4479
   10994:			; <UNDEFINED> instruction: 0xe699fedd
   10998:	cmplt	fp, r3, lsr #25
   1099c:			; <UNDEFINED> instruction: 0xf7f24648
   109a0:	andcs	lr, r6, r6, lsr #24
   109a4:	blx	ffd4ca48 <ftello64@plt+0xffd48ecc>
   109a8:	strmi	r2, [r1], -r0, lsl #4
   109ac:			; <UNDEFINED> instruction: 0xf00e2059
   109b0:			; <UNDEFINED> instruction: 0xe609fd13
   109b4:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   109b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   109bc:			; <UNDEFINED> instruction: 0xf01e3118
   109c0:			; <UNDEFINED> instruction: 0xf8d4ff91
   109c4:			; <UNDEFINED> instruction: 0xf1baa04c
   109c8:			; <UNDEFINED> instruction: 0xf47f0f00
   109cc:			; <UNDEFINED> instruction: 0xe7e5aeb5
   109d0:	svclt	0x00182b0c
   109d4:			; <UNDEFINED> instruction: 0xf47f2b13
   109d8:	blvs	183c20c <ftello64@plt+0x1838690>
   109dc:	mlascc	r4, r0, r8, pc	; <UNPREDICTABLE>
   109e0:			; <UNDEFINED> instruction: 0xf43f2b00
   109e4:	ldmvs	r3!, {r0, r2, r9, sl, fp, sp, pc}
   109e8:	ldmdblt	r3, {r2, r4, r5, ip, sp}
   109ec:	blx	16ce9c2 <ftello64@plt+0x16cae46>
   109f0:			; <UNDEFINED> instruction: 0x4601e5fe
   109f4:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   109f8:			; <UNDEFINED> instruction: 0xff74f01e
   109fc:	eorscc	r6, r4, r0, ror #22
   10a00:			; <UNDEFINED> instruction: 0xf7f2e7f4
   10a04:	svclt	0x0000ec30
   10a08:	andeq	r5, r4, r2, lsl r3
   10a0c:	andeq	r4, r4, r6, lsr r6
   10a10:	andeq	r0, r0, r8, lsl #8
   10a14:	andeq	r4, r4, sl, lsr #12
   10a18:	andeq	r0, r0, r4, asr r4
   10a1c:	andeq	r0, r0, r4, asr #8
   10a20:	andeq	fp, r2, r2, ror #22
   10a24:	andeq	r5, r4, r2, lsr r2
   10a28:	andeq	r4, r4, r6, asr r5
   10a2c:	muleq	r2, r2, r8
   10a30:	andeq	fp, r2, lr, lsr r8
   10a34:	andeq	fp, r2, r4, asr r8
   10a38:	andeq	fp, r2, r4, lsl #17
   10a3c:	andeq	fp, r2, r8, lsl r8
   10a40:	andeq	fp, r2, r0, lsl #18
   10a44:	strdeq	fp, [r2], -lr
   10a48:	andeq	fp, r2, lr, ror #14
   10a4c:	andeq	fp, r2, ip, lsl #17
   10a50:	andeq	fp, r2, r4, lsl #13
   10a54:	andeq	fp, r2, r6, asr #14
   10a58:	ldrdeq	fp, [r2], -lr
   10a5c:	strdeq	fp, [r2], -lr
   10a60:	andeq	fp, r2, r8, lsl #16
   10a64:	andeq	fp, r2, r6, lsl #12
   10a68:			; <UNDEFINED> instruction: 0x0002b5b0
   10a6c:	andeq	fp, r2, ip, lsl #12
   10a70:	andeq	ip, r2, r0, lsl r0
   10a74:	andeq	fp, r2, sl, ror #11
   10a78:	strdeq	fp, [r2], -r2
   10a7c:	svcmi	0x00f8e92d
   10a80:			; <UNDEFINED> instruction: 0xf8d1460f
   10a84:	strmi	r9, [r6], -r4
   10a88:			; <UNDEFINED> instruction: 0xf8df4c9d
   10a8c:	ldrbtmi	sl, [ip], #-632	; 0xfffffd88
   10a90:			; <UNDEFINED> instruction: 0x8014f8d9
   10a94:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, sl, lr}
   10a98:	svceq	0x0008f1b8
   10a9c:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   10aa0:			; <UNDEFINED> instruction: 0xf0006023
   10aa4:	blmi	fe630de4 <ftello64@plt+0xfe62d268>
   10aa8:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10aac:	blcs	2ab60 <ftello64@plt+0x26fe4>
   10ab0:	rschi	pc, r7, r0, asr #32
   10ab4:	ldmdaeq	r0, {r1, r2, r8, ip, sp, lr, pc}
   10ab8:			; <UNDEFINED> instruction: 0xf0044640
   10abc:	andcs	pc, r0, #8960	; 0x2300
   10ac0:	ldrmi	r4, [r1], -r0, asr #12
   10ac4:	bl	1ccea94 <ftello64@plt+0x1ccaf18>
   10ac8:			; <UNDEFINED> instruction: 0xf0402800
   10acc:	blvs	ffd30f14 <ftello64@plt+0xffd2d398>
   10ad0:	eor	fp, r5, r4, ror r9
   10ad4:	subsle	r2, pc, pc, lsr fp	; <UNPREDICTABLE>
   10ad8:	tstle	r7, r2, lsl #22
   10adc:			; <UNDEFINED> instruction: 0xf85a4b8a
   10ae0:			; <UNDEFINED> instruction: 0xf8d55003
   10ae4:	blcs	1ceec <ftello64@plt+0x19370>
   10ae8:	andcs	sp, r1, sl, ror r0
   10aec:			; <UNDEFINED> instruction: 0xb1ac6824
   10af0:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
   10af4:	mvnle	r2, r4, lsl #22
   10af8:	bvc	166ac4c <ftello64@plt+0x16670d0>
   10afc:	rscsle	r2, r5, r0, lsl #18
   10b00:			; <UNDEFINED> instruction: 0xf85a4b81
   10b04:			; <UNDEFINED> instruction: 0xf8d55003
   10b08:	blcs	1cf10 <ftello64@plt+0x19394>
   10b0c:	ldmdbvs	r0!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   10b10:	svc	0x006af7f2
   10b14:	andcs	r6, r1, r4, lsr #16
   10b18:	mvnle	r2, r0, lsl #24
   10b1c:	cmnle	r6, r0, lsl #16
   10b20:			; <UNDEFINED> instruction: 0xf85a4b79
   10b24:			; <UNDEFINED> instruction: 0xf8d55003
   10b28:			; <UNDEFINED> instruction: 0xf1baa100
   10b2c:			; <UNDEFINED> instruction: 0xf0000f00
   10b30:			; <UNDEFINED> instruction: 0xf04f80cf
   10b34:	stmiavs	fp!, {r9, fp}
   10b38:			; <UNDEFINED> instruction: 0xf100059a
   10b3c:	blmi	1cf0d94 <ftello64@plt+0x1ced218>
   10b40:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10b44:			; <UNDEFINED> instruction: 0xdc652b01
   10b48:	bcs	2b0f8 <ftello64@plt+0x2757c>
   10b4c:	adcshi	pc, r3, r0
   10b50:	ldrbmi	r2, [r3], -r0, lsl #4
   10b54:	strbmi	r4, [r8], -r1, asr #12
   10b58:	ldc2	0, cr15, [r2], #60	; 0x3c
   10b5c:	movweq	pc, #4680	; 0x1248	; <UNPREDICTABLE>
   10b60:	strmi	fp, [r1], -r2, lsl #5
   10b64:	umaalle	r4, r6, sl, r2
   10b68:			; <UNDEFINED> instruction: 0xf0402800
   10b6c:			; <UNDEFINED> instruction: 0x463880be
   10b70:			; <UNDEFINED> instruction: 0xf7f62100
   10b74:	andcs	pc, r0, #12517376	; 0xbf0000
   10b78:			; <UNDEFINED> instruction: 0x63b24611
   10b7c:			; <UNDEFINED> instruction: 0xf00e2003
   10b80:			; <UNDEFINED> instruction: 0xf7fefb67
   10b84:	blvs	ffd109a0 <ftello64@plt+0xffd0ce24>
   10b88:	blcs	22394 <ftello64@plt+0x1e818>
   10b8c:			; <UNDEFINED> instruction: 0x4618d03f
   10b90:	svcmi	0x00f8e8bd
   10b94:	svclt	0x00b4f7fe
   10b98:	ldmdavs	r3, {r1, r4, r6, fp, sp, lr}
   10b9c:			; <UNDEFINED> instruction: 0xd1a52b01
   10ba0:	blcs	6acf4 <ftello64@plt+0x67178>
   10ba4:	addshi	pc, sp, r0, asr #4
   10ba8:	movwcc	r4, #35159	; 0x8957
   10bac:	bl	af3f4 <ftello64@plt+0xab878>
   10bb0:			; <UNDEFINED> instruction: 0xf1020b03
   10bb4:			; <UNDEFINED> instruction: 0xf85a0409
   10bb8:			; <UNDEFINED> instruction: 0xf1a05001
   10bbc:	blx	fee933c8 <ftello64@plt+0xfee8f84c>
   10bc0:	b	140f5f0 <ftello64@plt+0x140ba74>
   10bc4:	and	r1, r2, sl, asr sl
   10bc8:	strmi	r3, [r3, #1025]!	; 0x401
   10bcc:			; <UNDEFINED> instruction: 0xf8d5d0b3
   10bd0:	blcs	1cfd8 <ftello64@plt+0x1945c>
   10bd4:	stmdavc	r1!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   10bd8:			; <UNDEFINED> instruction: 0xf7f26930
   10bdc:	ldrb	lr, [r3, r6, lsl #30]!
   10be0:	ldmdbvs	r0!, {r0, r1, r4, r6, fp, sp, lr}
   10be4:			; <UNDEFINED> instruction: 0xf7f27dd9
   10be8:	andcs	lr, r1, r0, lsl #30
   10bec:	blmi	11ca9ec <ftello64@plt+0x11c6e70>
   10bf0:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10bf4:	ldmibvs	r3!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   10bf8:	rsble	r2, r2, r0, lsl #22
   10bfc:			; <UNDEFINED> instruction: 0xf7f24608
   10c00:	strmi	lr, [r1], -sl, lsr #29
   10c04:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
   10c08:	ldc2l	0, cr15, [r4, #120]	; 0x78
   10c0c:	mvnsvs	lr, #45875200	; 0x2bc0000
   10c10:	svchi	0x00f8e8bd
   10c14:	andcs	r4, r5, #1032192	; 0xfc000
   10c18:	ldrbtmi	r2, [r9], #-0
   10c1c:	bl	2cebec <ftello64@plt+0x2cb070>
   10c20:	ldc2	0, cr15, [r6, #120]	; 0x78
   10c24:	eorscc	pc, r0, #9764864	; 0x950000
   10c28:	strle	r0, [sp], #1755	; 0x6db
   10c2c:	rsbcs	r4, r0, sl, lsr r9
   10c30:			; <UNDEFINED> instruction: 0xf00e4479
   10c34:			; <UNDEFINED> instruction: 0xf01efd3b
   10c38:	smlawbcs	r6, r1, ip, pc	; <UNPREDICTABLE>
   10c3c:	smlabtcs	r0, r0, r2, pc	; <UNPREDICTABLE>
   10c40:	ldmdbmi	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10c44:	andseq	pc, r8, r9, lsl #2
   10c48:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   10c4c:	b	ff5cec1c <ftello64@plt+0xff5cb0a0>
   10c50:			; <UNDEFINED> instruction: 0xf47f2800
   10c54:	ldmdbmi	r2!, {r3, r5, r8, r9, sl, fp, sp, pc}
   10c58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10c5c:	b	ffacec2c <ftello64@plt+0xffacb0b0>
   10c60:	ldc2l	0, cr15, [r6, #-120]!	; 0xffffff88
   10c64:	stmdbmi	pc!, {r1, r2, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   10c68:	ldrbtmi	r6, [r9], #-2352	; 0xfffff6d0
   10c6c:	stc	7, cr15, [lr], {242}	; 0xf2
   10c70:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr}
   10c74:	svcge	0x0063f43f
   10c78:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
   10c7c:	stc	7, cr15, [r6], {242}	; 0xf2
   10c80:			; <UNDEFINED> instruction: 0x4641e75d
   10c84:	andseq	pc, r8, r9, lsl #2
   10c88:			; <UNDEFINED> instruction: 0xf0222200
   10c8c:	stmdbmi	r7!, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   10c90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10c94:	andcs	r4, r0, r4, lsl #12
   10c98:	b	ff34ec68 <ftello64@plt+0xff34b0ec>
   10c9c:	strtmi	r4, [r0], -r5, lsl #12
   10ca0:	ldc	7, cr15, [lr], {242}	; 0xf2
   10ca4:	strmi	r4, [r1], -r2, lsr #12
   10ca8:			; <UNDEFINED> instruction: 0xf01e4628
   10cac:			; <UNDEFINED> instruction: 0x4620fd51
   10cb0:	b	fe74ec80 <ftello64@plt+0xfe74b104>
   10cb4:	stmdbvs	fp!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   10cb8:			; <UNDEFINED> instruction: 0xf47f2b00
   10cbc:	ldmibvs	r2!, {r1, r3, r6, r8, r9, sl, fp, sp, pc}^
   10cc0:	ldrbmi	lr, [r3], -r7, asr #14
   10cc4:	strbmi	r4, [r8], -r1, asr #12
   10cc8:			; <UNDEFINED> instruction: 0xf00f2201
   10ccc:			; <UNDEFINED> instruction: 0xe74bfbf9
   10cd0:	tstcs	r3, r0, lsr r9
   10cd4:	mcr	7, 4, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
   10cd8:	tstcs	r2, r0, lsr r9
   10cdc:	mcr	7, 4, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   10ce0:	ldmdami	r3, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
   10ce4:			; <UNDEFINED> instruction: 0xf01e4478
   10ce8:	strmi	pc, [r1], -r1, lsr #27
   10cec:	bmi	48ab0c <ftello64@plt+0x486f90>
   10cf0:	tstcc	r3, r0, asr #4	; <UNPREDICTABLE>
   10cf4:	ldrbtmi	r4, [sl], #-2064	; 0xfffff7f0
   10cf8:	eorcc	r4, r8, #120, 8	; 0x78000000
   10cfc:	mrc2	0, 6, pc, cr8, cr14, {0}
   10d00:	andeq	r4, r4, r2, ror #27
   10d04:	andeq	r4, r4, ip, lsl #2
   10d08:	andeq	r0, r0, r4, asr r4
   10d0c:	andeq	r4, r4, r0, lsr sp
   10d10:	andeq	fp, r2, r6, lsr r6
   10d14:	muleq	r2, lr, r2
   10d18:	andeq	fp, r2, ip, ror #11
   10d1c:	andeq	fp, r2, sl, lsr r5
   10d20:	andeq	fp, r2, r6, lsr r5
   10d24:	andeq	fp, r2, r2, lsr #11
   10d28:	muleq	r2, sl, r5
   10d2c:	andeq	fp, r2, lr, lsr #10
   10d30:	strdeq	fp, [r2], -r8
   10d34:	ldrdeq	fp, [r2], -r2
   10d38:	ldrdeq	fp, [r2], -r8
   10d3c:	ldrblt	r6, [r0, #-2499]!	; 0xfffff63d
   10d40:	stmdavs	sl, {r2, r9, sl, lr}^
   10d44:	stmdavs	r0, {r1, r7, ip, sp, pc}
   10d48:	blcs	22588 <ftello64@plt+0x1ea0c>
   10d4c:	bvs	905224 <ftello64@plt+0x9016a8>
   10d50:	strtmi	fp, [r1], -fp, lsl #19
   10d54:			; <UNDEFINED> instruction: 0xf7f59300
   10d58:			; <UNDEFINED> instruction: 0x4605fab9
   10d5c:	blcs	167d810 <ftello64@plt+0x1679c94>
   10d60:	bllt	fe384db4 <ftello64@plt+0xfe381238>
   10d64:	tstcs	r0, r0, lsr r6
   10d68:			; <UNDEFINED> instruction: 0xffc4f7f5
   10d6c:	movwcs	r4, #1576	; 0x628
   10d70:	andlt	r6, r2, r3, lsr #7
   10d74:	blmi	68033c <ftello64@plt+0x67c7c0>
   10d78:	strls	r4, [r0], #-1569	; 0xfffff9df
   10d7c:			; <UNDEFINED> instruction: 0xf7f5447b
   10d80:	strmi	pc, [r5], -r5, lsr #21
   10d84:	blcs	167d838 <ftello64@plt+0x1679cbc>
   10d88:			; <UNDEFINED> instruction: 0xf894d1eb
   10d8c:			; <UNDEFINED> instruction: 0x075b3050
   10d90:	strtmi	sp, [r3], -r8, ror #9
   10d94:			; <UNDEFINED> instruction: 0x2050f893
   10d98:	andeq	pc, r4, #66	; 0x42
   10d9c:	subscs	pc, r0, r3, lsl #17
   10da0:	blcs	2af14 <ftello64@plt+0x27398>
   10da4:			; <UNDEFINED> instruction: 0x4628d1f6
   10da8:	ldcl	7, cr15, [r4, #968]	; 0x3c8
   10dac:	stmdami	ip, {r0, r9, sl, lr}
   10db0:			; <UNDEFINED> instruction: 0xf01e4478
   10db4:			; <UNDEFINED> instruction: 0xe7d5fcff
   10db8:	strtmi	r4, [r1], -sl, lsl #22
   10dbc:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
   10dc0:	blx	fe14ed9c <ftello64@plt+0xfe14b220>
   10dc4:	strb	r4, [r9, r5, lsl #12]
   10dc8:			; <UNDEFINED> instruction: 0xf7f24628
   10dcc:	strmi	lr, [r1], -r4, asr #27
   10dd0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   10dd4:	stc2l	0, cr15, [lr], #120	; 0x78
   10dd8:	svclt	0x0000e7c4
   10ddc:	andeq	r2, r0, r9, ror #13
   10de0:	andeq	fp, r2, ip, lsr #9
   10de4:	andeq	r2, r0, pc, lsr r6
   10de8:	andeq	fp, r2, sl, lsl #9
   10dec:	svcmi	0x00f0e92d
   10df0:	bmi	fe9e264c <ftello64@plt+0xfe9dead0>
   10df4:	blmi	fe9e285c <ftello64@plt+0xfe9dece0>
   10df8:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   10dfc:			; <UNDEFINED> instruction: 0xf8dd4606
   10e00:	pkhtbmi	r9, fp, r4, asr #32
   10e04:	bls	527158 <ftello64@plt+0x5235dc>
   10e08:	movwls	r6, #38939	; 0x981b
   10e0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e10:	movwls	r2, #29440	; 0x7300
   10e14:	movwcs	lr, #22989	; 0x59cd
   10e18:	svceq	0x0000f1b9
   10e1c:			; <UNDEFINED> instruction: 0xf8c9d001
   10e20:			; <UNDEFINED> instruction: 0xf8db3000
   10e24:	ldmdavs	sl, {r2, ip, sp}
   10e28:			; <UNDEFINED> instruction: 0xf0402a02
   10e2c:	tstlt	sp, r8, lsl #2
   10e30:	eorvs	r2, sl, r0, lsl #4
   10e34:			; <UNDEFINED> instruction: 0xf897685f
   10e38:			; <UNDEFINED> instruction: 0x4650a017
   10e3c:			; <UNDEFINED> instruction: 0xf97af005
   10e40:	bllt	a22658 <ftello64@plt+0xa1eadc>
   10e44:	blcs	30438 <ftello64@plt+0x2c8bc>
   10e48:	ldmdbvs	r1!, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
   10e4c:			; <UNDEFINED> instruction: 0xf0002900
   10e50:	stmdage	r6, {r0, r1, r2, r5, r7, pc}
   10e54:	stcl	7, cr15, [r0, #-968]!	; 0xfffffc38
   10e58:			; <UNDEFINED> instruction: 0xf0402800
   10e5c:	bls	171258 <ftello64@plt+0x16d6dc>
   10e60:			; <UNDEFINED> instruction: 0xf8cd2300
   10e64:	ldrtmi	r9, [r9], -r8
   10e68:	andhi	pc, r0, sp, asr #17
   10e6c:	bls	1b5678 <ftello64@plt+0x1b1afc>
   10e70:			; <UNDEFINED> instruction: 0xf0106830
   10e74:	stcls	12, cr15, [r6, #-396]	; 0xfffffe74
   10e78:	subsle	r2, r8, r0, lsl #16
   10e7c:	blcs	23d890 <ftello64@plt+0x239d14>
   10e80:			; <UNDEFINED> instruction: 0x4604d03b
   10e84:			; <UNDEFINED> instruction: 0xf7f29806
   10e88:	stmdals	r7, {r4, r5, r6, r7, fp, sp, lr, pc}
   10e8c:	stmia	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10e90:	blmi	fe02389c <ftello64@plt+0xfe01fd20>
   10e94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e98:	blls	26af08 <ftello64@plt+0x26738c>
   10e9c:			; <UNDEFINED> instruction: 0xf040405a
   10ea0:			; <UNDEFINED> instruction: 0x462080d9
   10ea4:	pop	{r0, r1, r3, ip, sp, pc}
   10ea8:	blcs	74e70 <ftello64@plt+0x712f4>
   10eac:			; <UNDEFINED> instruction: 0xf1a3d05b
   10eb0:			; <UNDEFINED> instruction: 0xf0230218
   10eb4:	sbcslt	r0, r2, #786432	; 0xc0000
   10eb8:	svclt	0x009f2a18
   10ebc:	addne	pc, r1, r0, asr #4
   10ec0:	andne	pc, r1, r0, asr #5
   10ec4:	vst1.8	{d15-d16}, [r2 :128], r0
   10ec8:	streq	pc, [r1], #-4
   10ecc:	svclt	0x00082f10
   10ed0:	streq	pc, [r1], #-68	; 0xffffffbc
   10ed4:			; <UNDEFINED> instruction: 0xf0002c00
   10ed8:	blvs	ffc311a0 <ftello64@plt+0xffc2d624>
   10edc:	ldmdavs	r2, {r1, r6, fp, sp, lr}
   10ee0:	andeq	pc, r8, #34	; 0x22
   10ee4:	rsbsle	r2, r5, r6, lsl #20
   10ee8:	rsble	r2, r9, r0, lsr #22
   10eec:	ldrmi	r4, [r9], -fp, ror #16
   10ef0:	ldrbtmi	r2, [r8], #-1056	; 0xfffffbe0
   10ef4:	mrrc2	0, 1, pc, lr, cr14	; <UNPREDICTABLE>
   10ef8:	bls	20ae28 <ftello64@plt+0x2072ac>
   10efc:	sbcle	r2, r0, r0, lsl #20
   10f00:			; <UNDEFINED> instruction: 0xf1b96830
   10f04:	rsble	r0, sp, r0, lsl #30
   10f08:	stmdbge	r8, {r0, r2, r8, r9, fp, ip, pc}
   10f0c:	ldrtmi	r9, [r9], -r2, lsl #2
   10f10:	movwhi	lr, #2509	; 0x9cd
   10f14:			; <UNDEFINED> instruction: 0xf0102300
   10f18:	stmdacs	r0, {r0, r4, sl, fp, ip, sp, lr, pc}
   10f1c:			; <UNDEFINED> instruction: 0xf8d9d1b1
   10f20:	stcls	0, cr0, [r7, #-0]
   10f24:	mrc2	7, 3, pc, cr2, cr5, {7}
   10f28:			; <UNDEFINED> instruction: 0xf8c99b08
   10f2c:	stccs	0, cr3, [r0, #-0]
   10f30:	ldclvc	0, cr13, [r9, #672]!	; 0x2a0
   10f34:			; <UNDEFINED> instruction: 0xf7f24628
   10f38:			; <UNDEFINED> instruction: 0x4601e8d8
   10f3c:	tstls	r5, r0, asr r6
   10f40:			; <UNDEFINED> instruction: 0xf8eaf005
   10f44:	ldmda	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f48:	strmi	r9, [r2], -r5, lsl #18
   10f4c:	addeq	pc, r8, r7, asr #17
   10f50:	subeq	pc, r8, r7, lsl #2
   10f54:	ldmdb	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f58:			; <UNDEFINED> instruction: 0xf7f29806
   10f5c:	stmdals	r7, {r1, r2, r7, fp, sp, lr, pc}
   10f60:	stm	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f64:	ldmdbvs	r5!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
   10f68:	suble	r2, fp, r0, lsl #26
   10f6c:	strtmi	sl, [r9], -r6, lsl #16
   10f70:	ldcl	7, cr15, [r2], {242}	; 0xf2
   10f74:			; <UNDEFINED> instruction: 0xf0402800
   10f78:	ldmdbvs	r1!, {r0, r7, pc}^
   10f7c:			; <UNDEFINED> instruction: 0xf43f2900
   10f80:	stmdage	r7, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   10f84:	stcl	7, cr15, [r8], {242}	; 0xf2
   10f88:			; <UNDEFINED> instruction: 0xf43f2800
   10f8c:	bmi	113cd34 <ftello64@plt+0x11391b8>
   10f90:	mvncc	pc, r0, asr #4
   10f94:	ldrbtmi	r4, [sl], #-2115	; 0xfffff7bd
   10f98:	eorscc	r4, r8, #120, 8	; 0x78000000
   10f9c:	stc2	0, cr15, [r8, #120]	; 0x78
   10fa0:	strmi	sl, [sl], -r6, lsl #16
   10fa4:	stmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10fa8:			; <UNDEFINED> instruction: 0xf43f2800
   10fac:	bmi	fbcd14 <ftello64@plt+0xfb9198>
   10fb0:	mvncc	pc, r0, asr #4
   10fb4:	ldrbtmi	r4, [sl], #-2109	; 0xfffff7c3
   10fb8:	eorscc	r4, r8, #120, 8	; 0x78000000
   10fbc:	ldc2l	0, cr15, [r8, #-120]!	; 0xffffff88
   10fc0:	andcs	r4, r5, #966656	; 0xec000
   10fc4:	ldrtcs	r2, [r4], #-0
   10fc8:			; <UNDEFINED> instruction: 0xf7f24479
   10fcc:			; <UNDEFINED> instruction: 0xf01ee934
   10fd0:	smmlsr	sp, r1, fp, pc	; <UNPREDICTABLE>
   10fd4:	strtmi	r4, [fp], -r1, lsl #12
   10fd8:			; <UNDEFINED> instruction: 0x465a6830
   10fdc:	blx	ff04d028 <ftello64@plt+0xff0494ac>
   10fe0:	ldrb	r4, [r5, -r4, lsl #12]
   10fe4:	strbmi	r9, [fp], -r5, lsl #18
   10fe8:	andls	pc, r8, sp, asr #17
   10fec:	smlabthi	r0, sp, r9, lr
   10ff0:			; <UNDEFINED> instruction: 0xf0104639
   10ff4:	vstrls	d15, [r7, #-652]	; 0xfffffd74
   10ff8:			; <UNDEFINED> instruction: 0xf47f2800
   10ffc:	stccs	15, cr10, [r0, #-264]	; 0xfffffef8
   11000:			; <UNDEFINED> instruction: 0xe73fd197
   11004:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   11008:	stc2l	0, cr15, [ip], #-120	; 0xffffff88
   1100c:	stmdage	r6, {r1, r3, r5, r9, sl, lr}
   11010:			; <UNDEFINED> instruction: 0xf7f24629
   11014:	strmi	lr, [r2], -ip, asr #17
   11018:			; <UNDEFINED> instruction: 0x4601bb38
   1101c:			; <UNDEFINED> instruction: 0xf7f2a807
   11020:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
   11024:	svcge	0x001bf43f
   11028:	vst1.8	{d20-d21}, [pc :128], r3
   1102c:	stmdami	r3!, {r1, r2, r3, r4, r5, r6, r8, ip, sp, lr}
   11030:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11034:			; <UNDEFINED> instruction: 0xf01e3238
   11038:	strtcs	pc, [r0], #-3387	; 0xfffff2c5
   1103c:	blmi	84ace4 <ftello64@plt+0x847168>
   11040:	sbccc	pc, lr, #64, 4
   11044:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
   11048:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1104c:	ldrbtmi	r3, [r8], #-824	; 0xfffffcc8
   11050:	ldc2	0, cr15, [lr, #-120]!	; 0xffffff88
   11054:	stmdb	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11058:	vpmin.s8	d20, d0, d12
   1105c:	ldmdami	ip, {r0, r2, r3, r4, r6, r7, r8, ip, sp}
   11060:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11064:			; <UNDEFINED> instruction: 0xf01e3238
   11068:	bmi	6d04fc <ftello64@plt+0x6cc980>
   1106c:	mvnscc	pc, r0, asr #4
   11070:	ldrbtmi	r4, [sl], #-2073	; 0xfffff7e7
   11074:	eorscc	r4, r8, #120, 8	; 0x78000000
   11078:	ldc2	0, cr15, [sl, #-120]	; 0xffffff88
   1107c:	vpmin.s8	d20, d0, d7
   11080:	ldmdami	r7, {r0, r2, r3, r5, r6, r7, r8, ip, sp}
   11084:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11088:			; <UNDEFINED> instruction: 0xf01e3238
   1108c:	svclt	0x0000fd11
   11090:	andeq	r3, r4, r6, lsr #27
   11094:	andeq	r0, r0, r8, lsl #8
   11098:	andeq	r3, r4, ip, lsl #26
   1109c:	andeq	fp, r2, r2, lsl #8
   110a0:	andeq	fp, r2, r2, lsr sl
   110a4:	andeq	sl, r2, r8, lsr lr
   110a8:	andeq	fp, r2, r2, lsl sl
   110ac:	andeq	sl, r2, r8, lsl lr
   110b0:	strdeq	fp, [r2], -r4
   110b4:	muleq	r2, r6, r2
   110b8:	muleq	r2, r8, r9
   110bc:	muleq	r2, lr, sp
   110c0:	andeq	fp, r2, r0, lsl #19
   110c4:	andeq	sl, r2, r6, lsl #27
   110c8:	andeq	fp, r2, sl, lsr #4
   110cc:	andeq	fp, r2, r8, ror #18
   110d0:	andeq	sl, r2, lr, ror #26
   110d4:	andeq	fp, r2, r6, asr r9
   110d8:	andeq	sl, r2, ip, asr sp
   110dc:	andeq	fp, r2, r4, asr #18
   110e0:	andeq	sl, r2, sl, asr #26
   110e4:	ldrcs	pc, [r0, #2271]!	; 0x8df
   110e8:	ldrcc	pc, [r0, #2271]!	; 0x8df
   110ec:	push	{r1, r3, r4, r5, r6, sl, lr}
   110f0:	strdlt	r4, [pc], r0
   110f4:			; <UNDEFINED> instruction: 0xf8df58d3
   110f8:	ldmdavs	fp, {r3, r5, r7, r8, sl, pc}
   110fc:			; <UNDEFINED> instruction: 0xf04f930d
   11100:	ldrbtmi	r0, [r8], #768	; 0x300
   11104:	rsbsle	r2, r0, r0, lsl #18
   11108:	strmi	r6, [ip], -fp, asr #16
   1110c:	ldmdavs	r9, {r0, r2, r9, sl, lr}
   11110:	andeq	pc, r8, #33	; 0x21
   11114:	rsbsle	r2, r6, r6, lsl #20
   11118:	andeq	pc, r2, #33	; 0x21
   1111c:			; <UNDEFINED> instruction: 0xf0002a05
   11120:	stmdbcs	r2, {r0, r5, r6, r8, pc}
   11124:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   11128:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1112c:	mrsls	r2, (UNDEF: 25)
   11130:			; <UNDEFINED> instruction: 0xf858685f
   11134:	ldmdavs	r3!, {r1, sp, lr}
   11138:	subsle	r2, r6, r0, lsl #22
   1113c:	andcs	r7, r1, fp, ror sp
   11140:	mvneq	pc, #3
   11144:			; <UNDEFINED> instruction: 0xf0002b20
   11148:			; <UNDEFINED> instruction: 0xf7f28190
   1114c:	strmi	lr, [r1], -r8, lsl #20
   11150:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   11154:			; <UNDEFINED> instruction: 0xf7f24478
   11158:			; <UNDEFINED> instruction: 0x6df3eb4c
   1115c:			; <UNDEFINED> instruction: 0xf0402b00
   11160:	blvs	ffaf18a0 <ftello64@plt+0xffaedd24>
   11164:	ldmdavs	r3, {r1, r3, r4, r6, fp, sp, lr}
   11168:	blcs	5fd84 <ftello64@plt+0x5c208>
   1116c:	subshi	pc, pc, #64, 4
   11170:	ldrdhi	pc, [r0], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   11174:			; <UNDEFINED> instruction: 0xf1b82420
   11178:			; <UNDEFINED> instruction: 0xf0400f00
   1117c:	lfmne	f0, 1, [r8, #-272]!	; 0xfffffef0
   11180:			; <UNDEFINED> instruction: 0xf998f008
   11184:	ldrtmi	r9, [r8], -r5
   11188:	blx	144d1b2 <ftello64@plt+0x1449636>
   1118c:	strtmi	r9, [r1], -r5, lsl #20
   11190:			; <UNDEFINED> instruction: 0xf8df4603
   11194:	ldrbtmi	r0, [r8], #-1304	; 0xfffffae8
   11198:	stmdb	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1119c:			; <UNDEFINED> instruction: 0xf0002c25
   111a0:	lfmcs	f0, 1, [pc], #-244	; 110b4 <ftello64@plt+0xd538>
   111a4:	orrhi	pc, r2, r0
   111a8:	blcs	37dd4 <ftello64@plt+0x34258>
   111ac:	msrhi	SPSR_sc, r0
   111b0:	blcs	2ca84 <ftello64@plt+0x28f08>
   111b4:	subshi	pc, sp, #64	; 0x40
   111b8:	blcs	6307ac <ftello64@plt+0x62cc30>
   111bc:	subhi	pc, lr, #0
   111c0:	strbtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   111c4:	andcs	r4, r1, ip, ror r4
   111c8:	stmib	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   111cc:	strtmi	r4, [r0], -r1, lsl #12
   111d0:	bl	3cf1a0 <ftello64@plt+0x3cb624>
   111d4:	blcs	2caa8 <ftello64@plt+0x28f2c>
   111d8:	subhi	pc, r3, #64	; 0x40
   111dc:			; <UNDEFINED> instruction: 0xf7f22001
   111e0:			; <UNDEFINED> instruction: 0x4601e9be
   111e4:			; <UNDEFINED> instruction: 0xf7f2200a
   111e8:			; <UNDEFINED> instruction: 0xf8dfe908
   111ec:			; <UNDEFINED> instruction: 0xf8df24c8
   111f0:	ldrbtmi	r3, [sl], #-1196	; 0xfffffb54
   111f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   111f8:	subsmi	r9, sl, sp, lsl #22
   111fc:	subhi	pc, r1, #64	; 0x40
   11200:	pop	{r0, r1, r2, r3, ip, sp, pc}
   11204:			; <UNDEFINED> instruction: 0xf8df8ff0
   11208:	ldmdavs	pc, {r2, r3, r4, r7, sl, sp}^	; <UNPREDICTABLE>
   1120c:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11210:	ldrdhi	pc, [r0], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   11214:	svceq	0x0000f1b8
   11218:			; <UNDEFINED> instruction: 0xf8d0d142
   1121c:	andcs	r9, r1, r0
   11220:	ldmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11224:	ldrtmi	r4, [sl], -r3, asr #12
   11228:	strbmi	r4, [r8], -r1, lsl #12
   1122c:	blx	ff94d27e <ftello64@plt+0xff949702>
   11230:			; <UNDEFINED> instruction: 0x2118f8d6
   11234:	mlascc	ip, r7, r8, pc	; <UNPREDICTABLE>
   11238:			; <UNDEFINED> instruction: 0xf0032a01
   1123c:			; <UNDEFINED> instruction: 0xf0000308
   11240:			; <UNDEFINED> instruction: 0xf8d68082
   11244:	blcs	1946c <ftello64@plt+0x158f0>
   11248:	addhi	pc, fp, r0
   1124c:			; <UNDEFINED> instruction: 0xf0402a00
   11250:			; <UNDEFINED> instruction: 0xf8d6808b
   11254:	blcs	5d6bc <ftello64@plt+0x59b40>
   11258:			; <UNDEFINED> instruction: 0xf008d07c
   1125c:	strmi	pc, [r7], -r5, lsl #18
   11260:	stccs	8, cr6, [r0], {36}	; 0x24
   11264:	stmdavs	r2!, {r0, r6, r7, ip, lr, pc}^
   11268:	strbge	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1126c:	strbls	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11270:	ldrbtmi	r6, [sl], #2067	; 0x813
   11274:	strbhi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11278:	blcs	a2664 <ftello64@plt+0x9eae8>
   1127c:	strdle	r4, [sl], -r8
   11280:	rsbsle	r2, sp, sp, lsl #22
   11284:	andle	r2, r6, lr, lsl #22
   11288:	stccs	8, cr6, [r0], {36}	; 0x24
   1128c:	stmdavs	r2!, {r0, r2, r3, r5, r7, ip, lr, pc}^
   11290:	blcs	ab2e4 <ftello64@plt+0xa7768>
   11294:			; <UNDEFINED> instruction: 0x4621d1f4
   11298:			; <UNDEFINED> instruction: 0xf7ff4628
   1129c:	ldrb	pc, [r3, r3, lsr #30]!	; <UNPREDICTABLE>
   112a0:	ldrtmi	sl, [r8], -fp, lsl #18
   112a4:			; <UNDEFINED> instruction: 0xf992f008
   112a8:	mlascc	ip, r7, r8, pc	; <UNPREDICTABLE>
   112ac:			; <UNDEFINED> instruction: 0xf1000718
   112b0:			; <UNDEFINED> instruction: 0xf8df809e
   112b4:	ldrbtmi	r1, [r9], #-1040	; 0xfffffbf0
   112b8:	streq	pc, [ip], #-2271	; 0xfffff721
   112bc:			; <UNDEFINED> instruction: 0xf7f24478
   112c0:			; <UNDEFINED> instruction: 0xf8d5e8b4
   112c4:			; <UNDEFINED> instruction: 0xf1b88044
   112c8:			; <UNDEFINED> instruction: 0xf0400f00
   112cc:			; <UNDEFINED> instruction: 0x463880b5
   112d0:	blx	16cd2f8 <ftello64@plt+0x16c977c>
   112d4:	blls	2f12c4 <ftello64@plt+0x2ed748>
   112d8:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   112dc:	strmi	r9, [r1], -r7, lsl #4
   112e0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   112e4:			; <UNDEFINED> instruction: 0xf0081305
   112e8:	pkhtbmi	pc, r0, r1, asr #22	; <UNPREDICTABLE>
   112ec:			; <UNDEFINED> instruction: 0xf0086878
   112f0:	ldmib	sp, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   112f4:	bls	1d5f10 <ftello64@plt+0x1d2394>
   112f8:	stmdals	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   112fc:	ldmmi	r3!, {r1, ip, pc}^
   11300:			; <UNDEFINED> instruction: 0xf7f24478
   11304:			; <UNDEFINED> instruction: 0xf897e892
   11308:			; <UNDEFINED> instruction: 0x071a303c
   1130c:			; <UNDEFINED> instruction: 0xf8d6d504
   11310:	blcs	1da48 <ftello64@plt+0x19ecc>
   11314:	rschi	pc, r5, r0
   11318:			; <UNDEFINED> instruction: 0xf7f22001
   1131c:	strmi	lr, [r1], -r0, lsr #18
   11320:			; <UNDEFINED> instruction: 0xf7f2203a
   11324:	andcs	lr, r1, sl, ror #16
   11328:	ldmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1132c:	andcs	r4, sl, r1, lsl #12
   11330:	stmda	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11334:			; <UNDEFINED> instruction: 0x2118f8d6
   11338:	mlascc	ip, r7, r8, pc	; <UNPREDICTABLE>
   1133c:			; <UNDEFINED> instruction: 0xf0032a01
   11340:			; <UNDEFINED> instruction: 0xf47f0308
   11344:	mrcvs	15, 1, sl, cr2, cr14, {3}
   11348:			; <UNDEFINED> instruction: 0xf47f2a00
   1134c:	blcs	3d13c <ftello64@plt+0x395c0>
   11350:	svcge	0x004bf43f
   11354:	str	r2, [r3, r0, lsl #14]
   11358:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
   1135c:	blx	acd3dc <ftello64@plt+0xac9860>
   11360:	bcs	8b074 <ftello64@plt+0x874f8>
   11364:	svcge	0x0041f77f
   11368:	stmdavs	r8!, {r8, r9, sp}
   1136c:			; <UNDEFINED> instruction: 0x463a4619
   11370:			; <UNDEFINED> instruction: 0xf978f012
   11374:	mlascc	ip, r7, r8, pc	; <UNPREDICTABLE>
   11378:			; <UNDEFINED> instruction: 0xf57f071b
   1137c:			; <UNDEFINED> instruction: 0xe768af36
   11380:	blcs	2cc54 <ftello64@plt+0x290d8>
   11384:	ldmdavs	r3, {r1, r3, r6, ip, lr, pc}^
   11388:	blcs	2b7fc <ftello64@plt+0x27c80>
   1138c:	msrhi	CPSR_f, r0
   11390:	ldrbtmi	r4, [r9], #-2512	; 0xfffff630
   11394:	ldrbtmi	r4, [r8], #-2256	; 0xfffff730
   11398:	stmda	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1139c:	ldrdlt	pc, [r4], -r4
   113a0:	svceq	0x0000f1bb
   113a4:	msrhi	SPSR_fsxc, r0
   113a8:	ldrdne	pc, [r0], -fp
   113ac:	cmple	fp, sp, lsl #18
   113b0:	blcs	2cc84 <ftello64@plt+0x29108>
   113b4:	addhi	pc, sl, r0
   113b8:	ldrdcc	pc, [r4], -fp
   113bc:	bcs	2b82c <ftello64@plt+0x27cb0>
   113c0:	tsthi	r1, r0	; <UNPREDICTABLE>
   113c4:			; <UNDEFINED> instruction: 0x4648695a
   113c8:			; <UNDEFINED> instruction: 0xf7f268d9
   113cc:	cdpvs	8, 3, cr14, cr3, cr14, {1}
   113d0:	teqle	sp, r0, lsl #22
   113d4:			; <UNDEFINED> instruction: 0xf7f22001
   113d8:	strmi	lr, [r1], -r2, asr #17
   113dc:			; <UNDEFINED> instruction: 0xf7f2200a
   113e0:	ldrb	lr, [r1, -ip, lsl #16]
   113e4:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
   113e8:	blx	1f4d468 <ftello64@plt+0x1f498ec>
   113ec:			; <UNDEFINED> instruction: 0xf8d6e6fd
   113f0:	blcs	1db28 <ftello64@plt+0x19fac>
   113f4:	stmdavs	r1!, {r2, r4, r5, r8, ip, lr, pc}^
   113f8:	stmdavs	r8!, {r1, r3, r4, r5, r9, sl, lr}
   113fc:	stmdbcs	r6, {r0, r3, fp, sp, lr}
   11400:	strtmi	fp, [r1], -ip, lsl #30
   11404:			; <UNDEFINED> instruction: 0xf7f22100
   11408:			; <UNDEFINED> instruction: 0xf897fe07
   1140c:			; <UNDEFINED> instruction: 0x0719303c
   11410:			; <UNDEFINED> instruction: 0xf57f6468
   11414:	ldmibmi	r2!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
   11418:	smlsldx	r4, sp, r9, r4
   1141c:	ldrsbcc	pc, [r0, #134]	; 0x86	; <UNPREDICTABLE>
   11420:	blcs	23ee8 <ftello64@plt+0x2036c>
   11424:	ldrbtmi	r4, [sl], #-2224	; 0xfffff750
   11428:	tstcs	r9, r4, lsl pc
   1142c:	ldrbtmi	r2, [r8], #-267	; 0xfffffef5
   11430:			; <UNDEFINED> instruction: 0xf7f14439
   11434:			; <UNDEFINED> instruction: 0xe7b1effa
   11438:			; <UNDEFINED> instruction: 0xf7f22001
   1143c:			; <UNDEFINED> instruction: 0x4601e890
   11440:			; <UNDEFINED> instruction: 0xf7f14640
   11444:			; <UNDEFINED> instruction: 0xe742efda
   11448:			; <UNDEFINED> instruction: 0xf7f14640
   1144c:	ldr	lr, [lr, lr, ror #31]!
   11450:			; <UNDEFINED> instruction: 0xf7f22001
   11454:	strmi	lr, [r1], -r4, lsl #17
   11458:			; <UNDEFINED> instruction: 0xf7f1203a
   1145c:	ldr	lr, [r9, lr, asr #31]!
   11460:	movwcs	r4, #2466	; 0x9a2
   11464:	ldrbtmi	r6, [r9], #-1131	; 0xfffffb95
   11468:			; <UNDEFINED> instruction: 0xf7f2e726
   1146c:			; <UNDEFINED> instruction: 0x4601e878
   11470:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
   11474:	ldmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11478:			; <UNDEFINED> instruction: 0xf8d6e66f
   1147c:	stmiblt	fp!, {r2, r3, r6, r7, r8, ip, sp}
   11480:	vldmdbne	r9!, {s20-s29}
   11484:			; <UNDEFINED> instruction: 0xf7f96828
   11488:			; <UNDEFINED> instruction: 0x4604fb3d
   1148c:			; <UNDEFINED> instruction: 0xf7f22001
   11490:	cdpvs	8, 3, cr14, cr3, cr6, {3}
   11494:	tstlt	fp, sl, lsl #20
   11498:	ldrbtmi	r4, [fp], #-2966	; 0xfffff46a
   1149c:	mrsls	r2, (UNDEF: 16)
   114a0:			; <UNDEFINED> instruction: 0xf7f24621
   114a4:	strtmi	lr, [r0], -r8, asr #18
   114a8:	mcr	7, 5, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   114ac:	blcs	2cd80 <ftello64@plt+0x29204>
   114b0:	mrcge	4, 4, APSR_nzcv, cr4, cr15, {1}
   114b4:	ldmmi	r0, {r0, r1, r3, r4, r5, fp, ip, sp, lr}
   114b8:	svceq	0x0010f013
   114bc:	ldrbtmi	r7, [r8], #-3449	; 0xfffff287
   114c0:	rsbscs	fp, r8, #20, 30	; 0x50
   114c4:			; <UNDEFINED> instruction: 0xf7f1226c
   114c8:	sel	lr, r7, r0
   114cc:			; <UNDEFINED> instruction: 0xf7f22001
   114d0:			; <UNDEFINED> instruction: 0xf8dbe846
   114d4:			; <UNDEFINED> instruction: 0xf1033004
   114d8:	ldmdavs	sl, {r2, r3, r6, r8}^
   114dc:			; <UNDEFINED> instruction: 0xffd2f021
   114e0:			; <UNDEFINED> instruction: 0x4639e775
   114e4:	stmdavs	r8!, {r0, r9, sp}
   114e8:	stc2	7, cr15, [r6, #968]!	; 0x3c8
   114ec:	andcs	r4, r1, r0, lsl #13
   114f0:	ldmda	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   114f4:	strbmi	r4, [r0], -r1, lsl #12
   114f8:	svc	0x007ef7f1
   114fc:	blmi	200b134 <ftello64@plt+0x20075b8>
   11500:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11504:			; <UNDEFINED> instruction: 0xf7f16818
   11508:	movwcs	lr, #3542	; 0xdd6
   1150c:	stmib	sp, {r0, r5, r9, sl, lr}^
   11510:	bge	25e118 <ftello64@plt+0x25a59c>
   11514:			; <UNDEFINED> instruction: 0xf7ff4628
   11518:	addlt	pc, r3, #26880	; 0x6900
   1151c:	blcs	222f24 <ftello64@plt+0x21f3a8>
   11520:	strtcs	fp, [sp], #-3848	; 0xfffff0f8
   11524:	ldmdale	r2, {r2, ip, lr, pc}^
   11528:	svclt	0x000c2b00
   1152c:	strtcs	r2, [r5], #-1057	; 0xfffffbdf
   11530:	blcs	2ce04 <ftello64@plt+0x29288>
   11534:	mcrge	4, 1, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   11538:			; <UNDEFINED> instruction: 0xf7f22001
   1153c:			; <UNDEFINED> instruction: 0x4601e810
   11540:			; <UNDEFINED> instruction: 0xf7f1203a
   11544:	andcs	lr, r1, sl, asr pc
   11548:	stmda	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1154c:	strtmi	r4, [r0], -r1, lsl #12
   11550:	svc	0x0052f7f1
   11554:			; <UNDEFINED> instruction: 0x46387db9
   11558:	ldmvs	fp!, {r1, r3, r4, r5, r6, fp, sp, lr}
   1155c:	andls	r9, r6, #-1073741823	; 0xc0000001
   11560:			; <UNDEFINED> instruction: 0xf0089305
   11564:	strmi	pc, [r1], r5, lsr #20
   11568:			; <UNDEFINED> instruction: 0xf0084638
   1156c:	ldmib	sp, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}^
   11570:	stmdbls	r7, {r0, r2, r9, ip, sp}
   11574:	andls	pc, r0, sp, asr #17
   11578:	stmdami	r1!, {r0, ip, pc}^
   1157c:			; <UNDEFINED> instruction: 0xf7f14478
   11580:	blhi	f0d2d8 <ftello64@plt+0xf0975c>
   11584:	cmnle	r2, r0, lsl #22
   11588:			; <UNDEFINED> instruction: 0xf7f12001
   1158c:	strmi	lr, [r1], -r8, ror #31
   11590:			; <UNDEFINED> instruction: 0xf7f1203a
   11594:	ldmibvs	fp!, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   11598:	andcs	fp, r1, fp, lsl #3
   1159c:	svc	0x00def7f1
   115a0:	strdls	r6, [r5, -r9]
   115a4:	strmi	r4, [r8], -r1, lsl #13
   115a8:	ldmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   115ac:	movwls	r2, #768	; 0x300
   115b0:	stmdbls	r5, {r2, r4, r6, r8, r9, fp, lr}
   115b4:			; <UNDEFINED> instruction: 0x4602447b
   115b8:			; <UNDEFINED> instruction: 0xf7f24648
   115bc:			; <UNDEFINED> instruction: 0x2001e8bc
   115c0:	svc	0x00ccf7f1
   115c4:	eorscs	r4, sl, r1, lsl #12
   115c8:	svc	0x0016f7f1
   115cc:	blcs	28ad6c <ftello64@plt+0x2871f0>
   115d0:	ldrtcs	fp, [pc], #-3848	; 115d8 <ftello64@plt+0xda5c>
   115d4:	blcs	d8588c <ftello64@plt+0xd81d10>
   115d8:	ldrtcs	fp, [pc], #-3852	; 115e0 <ftello64@plt+0xda64>
   115dc:	str	r2, [r7, r5, lsr #8]!
   115e0:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
   115e4:	ldrdcs	lr, [r1], -r6
   115e8:			; <UNDEFINED> instruction: 0xf7f19205
   115ec:			; <UNDEFINED> instruction: 0xf8dbefb8
   115f0:	bls	155608 <ftello64@plt+0x151a8c>
   115f4:	cmpcc	ip, r3, asr r6
   115f8:	mcrrgt	8, 5, pc, r8, cr1	; <UNPREDICTABLE>
   115fc:	strbtmi	r9, [r2], -r0, lsl #4
   11600:	ldm	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11604:	andcs	lr, r1, r3, ror #13
   11608:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1160c:	svc	0x00a6f7f1
   11610:	strmi	r2, [r1], -r0, lsr #8
   11614:			; <UNDEFINED> instruction: 0xf7f1203a
   11618:			; <UNDEFINED> instruction: 0xe79beef0
   1161c:			; <UNDEFINED> instruction: 0xf7f24640
   11620:			; <UNDEFINED> instruction: 0x4601e99a
   11624:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   11628:	mrc	7, 7, APSR_nzcv, cr14, cr1, {7}
   1162c:	ldmdavs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   11630:			; <UNDEFINED> instruction: 0xf007a90b
   11634:	bls	311568 <ftello64@plt+0x30d9ec>
   11638:	addsmi	r6, sl, #8060928	; 0x7b0000
   1163c:	cfldrsge	mvf15, [r8, #508]	; 0x1fc
   11640:	bls	32b934 <ftello64@plt+0x327db8>
   11644:	svclt	0x0004429a
   11648:	movwls	r2, #37633	; 0x9301
   1164c:	ldmdami	r0!, {r4, r7, r8, sl, sp, lr, pc}
   11650:	mrcvc	14, 1, r7, cr9, cr10, {3}
   11654:			; <UNDEFINED> instruction: 0xf7f14478
   11658:	ldr	lr, [r5, r8, ror #29]
   1165c:	ldrbtmi	r4, [ip], #-3117	; 0xfffff3d3
   11660:			; <UNDEFINED> instruction: 0x2001e5b1
   11664:	svc	0x007af7f1
   11668:	eorscs	r4, sl, r1, lsl #12
   1166c:	mcr	7, 6, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   11670:	andcs	lr, r1, ip, lsl r7
   11674:	svc	0x0072f7f1
   11678:	eorscs	r4, sl, r1, lsl #12
   1167c:	mrc	7, 5, APSR_nzcv, cr12, cr1, {7}
   11680:			; <UNDEFINED> instruction: 0xf7f1e59a
   11684:	bmi	94ce4c <ftello64@plt+0x9492d0>
   11688:	teqmi	lr, r0, asr #4	; <UNPREDICTABLE>
   1168c:	ldrbtmi	r4, [sl], #-2083	; 0xfffff7dd
   11690:	subcc	r4, r8, #120, 8	; 0x78000000
   11694:	blx	34d714 <ftello64@plt+0x349b98>
   11698:			; <UNDEFINED> instruction: 0x00043ab4
   1169c:	andeq	r0, r0, r8, lsl #8
   116a0:	muleq	r4, lr, sl
   116a4:	andeq	r0, r0, r4, asr r4
   116a8:	andeq	sl, r2, r4, ror #20
   116ac:	andeq	fp, r2, lr, asr r2
   116b0:	andeq	fp, r2, r4, ror r1
   116b4:	andeq	r3, r4, lr, lsr #19
   116b8:	andeq	pc, r2, r2, lsl r9	; <UNPREDICTABLE>
   116bc:	andeq	fp, r2, r0, lsr #2
   116c0:	strdeq	fp, [r2], -r8
   116c4:	andeq	fp, r2, r6, rrx
   116c8:	andeq	lr, r2, ip, lsr lr
   116cc:	andeq	fp, r2, r4, asr #32
   116d0:	andeq	fp, r2, r2, asr #1
   116d4:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   116d8:	andeq	sl, r2, sl, asr #31
   116dc:			; <UNDEFINED> instruction: 0x0002afba
   116e0:	andeq	sl, r2, r8, lsl #30
   116e4:	andeq	fp, r2, r6, lsr #15
   116e8:	andeq	sl, r2, lr, lsr pc
   116ec:			; <UNDEFINED> instruction: 0x0002aeba
   116f0:	andeq	sl, r2, lr, asr pc
   116f4:	andeq	pc, r2, sl, ror #13
   116f8:	andeq	sl, r2, r2, asr pc
   116fc:	andeq	r0, r0, r8, lsr r4
   11700:	andeq	sl, r2, r8, asr lr
   11704:	ldrdeq	pc, [r2], -r0
   11708:	andeq	sl, r2, r6, asr #26
   1170c:	andeq	sl, r2, r2, ror #27
   11710:	muleq	r2, r8, sp
   11714:	andeq	sl, r2, lr, asr #25
   11718:	andeq	fp, r2, sl, lsr r3
   1171c:	andeq	sl, r2, r0, asr #14
   11720:			; <UNDEFINED> instruction: 0x4604b538
   11724:	strmi	r6, [r8], -r5, lsr #16
   11728:			; <UNDEFINED> instruction: 0xf7feb13d
   1172c:			; <UNDEFINED> instruction: 0x4601f9b1
   11730:			; <UNDEFINED> instruction: 0xf7fe4628
   11734:	andcs	pc, r1, r5, ror #19
   11738:			; <UNDEFINED> instruction: 0xf7febd38
   1173c:	eorvs	pc, r0, r9, lsr #19
   11740:	ldclt	0, cr2, [r8, #-4]!
   11744:			; <UNDEFINED> instruction: 0x2050f890
   11748:			; <UNDEFINED> instruction: 0x4604b510
   1174c:			; <UNDEFINED> instruction: 0xf0426808
   11750:	blvs	ff8d1f5c <ftello64@plt+0xff8ce3e0>
   11754:			; <UNDEFINED> instruction: 0xf8842802
   11758:	andle	r2, fp, r0, asr r0
   1175c:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, ip, sp, pc}^
   11760:			; <UNDEFINED> instruction: 0x4608b19b
   11764:			; <UNDEFINED> instruction: 0xf994f7fe
   11768:	blvs	ff822f74 <ftello64@plt+0xff81f3f8>
   1176c:			; <UNDEFINED> instruction: 0xf9c8f7fe
   11770:	ldclt	0, cr2, [r0, #-4]
   11774:	mvnsle	r2, r0, lsl #22
   11778:			; <UNDEFINED> instruction: 0xf7fe4608
   1177c:	strmi	pc, [r3], -r9, lsl #19
   11780:	mvnvs	r2, #1
   11784:			; <UNDEFINED> instruction: 0x4618bd10
   11788:	bmi	140bd0 <ftello64@plt+0x13d054>
   1178c:	stmdami	r4, {r0, r2, r4, r5, r6, r7, r8, sp}
   11790:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11794:			; <UNDEFINED> instruction: 0xf01e3258
   11798:	svclt	0x0000f98b
   1179c:	andeq	fp, r2, r8, lsr r2
   117a0:	andeq	sl, r2, lr, lsr r6
   117a4:	strdlt	fp, [r3], r0
   117a8:	mcrls	6, 0, r4, cr8, cr13, {0}
   117ac:	suble	r2, r2, r0, lsl #20
   117b0:			; <UNDEFINED> instruction: 0x46146853
   117b4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   117b8:			; <UNDEFINED> instruction: 0xf103685b
   117bc:	ldmdavs	fp, {r2, r3, r6, r9}^
   117c0:			; <UNDEFINED> instruction: 0xf00e9700
   117c4:	stmdavs	r3!, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   117c8:	ldmdavs	fp, {r9, sp}^
   117cc:	subeq	pc, ip, r3, lsl #2
   117d0:			; <UNDEFINED> instruction: 0xf01b6859
   117d4:			; <UNDEFINED> instruction: 0x4604fc1d
   117d8:	stmdavc	fp!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
   117dc:	andcs	r4, r5, #48, 12	; 0x3000000
   117e0:	strle	r0, [ip], #-1947	; 0xfffff865
   117e4:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   117e8:	stc	7, cr15, [r4, #-964]!	; 0xfffffc3c
   117ec:			; <UNDEFINED> instruction: 0xf01d4621
   117f0:	strtmi	pc, [r0], -pc, lsr #31
   117f4:	pop	{r0, r1, ip, sp, pc}
   117f8:			; <UNDEFINED> instruction: 0xf7f140f0
   117fc:	ldmdbmi	r6, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, pc}
   11800:			; <UNDEFINED> instruction: 0xf7f14479
   11804:			; <UNDEFINED> instruction: 0x4621ed18
   11808:			; <UNDEFINED> instruction: 0xffa2f01d
   1180c:	andlt	r4, r3, r0, lsr #12
   11810:	ldrhtmi	lr, [r0], #141	; 0x8d
   11814:	stcllt	7, cr15, [r8], #964	; 0x3c4
   11818:	andcs	r4, r5, #16, 18	; 0x40000
   1181c:	ldrbtmi	r2, [r9], #-0
   11820:	stc	7, cr15, [r8, #-964]	; 0xfffffc3c
   11824:			; <UNDEFINED> instruction: 0xf01d4621
   11828:	qadd8mi	pc, r0, r3	; <UNPREDICTABLE>
   1182c:	pop	{r0, r1, ip, sp, pc}
   11830:			; <UNDEFINED> instruction: 0xf7f140f0
   11834:	stcmi	12, cr11, [sl], {217}	; 0xd9
   11838:	mvnscc	pc, #79	; 0x4f
   1183c:	movwcs	r9, #13056	; 0x3300
   11840:			; <UNDEFINED> instruction: 0x4622447c
   11844:			; <UNDEFINED> instruction: 0xf898f00e
   11848:			; <UNDEFINED> instruction: 0xf7f14620
   1184c:			; <UNDEFINED> instruction: 0x4604efb2
   11850:	svclt	0x0000e7c2
   11854:	muleq	r2, r2, ip
   11858:	andeq	sl, r2, ip, asr ip
   1185c:	andeq	sl, r2, r6, lsr #24
   11860:	ldrdeq	sl, [r2], -r0
   11864:	ldrbmi	lr, [r0, sp, lsr #18]!
   11868:	stmdavc	fp, {r2, r3, r9, sl, lr}^
   1186c:	stmdbmi	r6, {r1, r2, r7, ip, sp, pc}^
   11870:	ldrbtmi	r4, [r9], #-2630	; 0xfffff5ba
   11874:	stmpl	sl, {r1, r2, r5, r6, r7, r9, fp, sp, lr}
   11878:	andls	r6, r5, #1179648	; 0x120000
   1187c:	andeq	pc, r0, #79	; 0x4f
   11880:	strble	r0, [sl], #-1882	; 0xfffff8a6
   11884:	cmple	r6, r0, lsl #28
   11888:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1188c:	rsbvc	r4, r3, r0, lsl #13
   11890:			; <UNDEFINED> instruction: 0xf7f44620
   11894:			; <UNDEFINED> instruction: 0x4681f83d
   11898:			; <UNDEFINED> instruction: 0xf8dfb180
   1189c:			; <UNDEFINED> instruction: 0x4605a0f4
   118a0:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, sl, lr}
   118a4:			; <UNDEFINED> instruction: 0xf7f14651
   118a8:			; <UNDEFINED> instruction: 0x4607ebb4
   118ac:	stmdavs	r8!, {r3, r4, r8, fp, ip, sp, pc}^
   118b0:	blx	fe2cd93e <ftello64@plt+0xfe2c9dc2>
   118b4:	stmibvs	sp!, {r6, r8, fp, ip, sp, pc}
   118b8:	mvnsle	r2, r0, lsl #26
   118bc:			; <UNDEFINED> instruction: 0xf7f44648
   118c0:	movwcs	pc, #2257	; 0x8d1	; <UNPREDICTABLE>
   118c4:	eor	r6, sl, r3, ror #5
   118c8:			; <UNDEFINED> instruction: 0xf7f16868
   118cc:	eorcc	lr, r4, sl, lsl #29
   118d0:	bl	c4f89c <ftello64@plt+0xc4bd20>
   118d4:			; <UNDEFINED> instruction: 0xf1006869
   118d8:	strmi	r0, [r6], -r0, lsr #20
   118dc:	strvc	lr, [r0, -r6, asr #19]
   118e0:	adcsvs	r4, r7, r0, asr r6
   118e4:	ldcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   118e8:			; <UNDEFINED> instruction: 0xf7f44648
   118ec:	bge	cfbe0 <ftello64@plt+0xcc064>
   118f0:	ldrdeq	pc, [r0], -r8
   118f4:	rscvs	sl, r6, #4, 22	; 0x1000
   118f8:	andls	r4, r0, #84934656	; 0x5100000
   118fc:			; <UNDEFINED> instruction: 0xf7f2aa03
   11900:	stmdblt	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   11904:	tstlt	r0, r3, lsl #16
   11908:	blcs	538520 <ftello64@plt+0x5349a4>
   1190c:			; <UNDEFINED> instruction: 0xf7f1d01e
   11910:	stmdals	r2, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   11914:	stcl	7, cr15, [sl], #-964	; 0xfffffc3c
   11918:	smlattlt	r6, r6, sl, r6
   1191c:	bmi	76bbfc <ftello64@plt+0x768080>
   11920:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   11924:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11928:	subsmi	r9, sl, r5, lsl #22
   1192c:	ldrtmi	sp, [r0], -sl, lsr #2
   11930:	pop	{r1, r2, ip, sp, pc}
   11934:	blmi	6338fc <ftello64@plt+0x62fd80>
   11938:	subsvs	pc, lr, #64, 4
   1193c:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   11940:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11944:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   11948:			; <UNDEFINED> instruction: 0xf8c2f01e
   1194c:	stmiavs	r1, {r1, fp, sp, lr}^
   11950:	stmdavs	r6, {r0, r1, r5, r6, r7, r9, fp, sp, lr}^
   11954:	orrsvs	r6, r9, r5, lsl #17
   11958:	ldrsbvs	r6, [lr, -sl]
   1195c:	stmdbls	r2, {r0, r2, r3, r4, r6, r8, sp, lr}
   11960:	bicsvs	r6, sl, r2, lsl #18
   11964:	sbcsle	r2, r2, r0, lsl #18
   11968:	andcs	r6, r1, #929792	; 0xe3000
   1196c:	stmdavc	sl, {r1, r3, r4, sp, lr}
   11970:	addsvs	fp, r9, sl, lsl r1
   11974:	movwls	r2, #8960	; 0x2300
   11978:	strmi	lr, [r8], -r9, asr #15
   1197c:	ldc	7, cr15, [r6], #-964	; 0xfffffc3c
   11980:	ldrb	r9, [r7, r3, lsl #16]!
   11984:	stcl	7, cr15, [lr], #-964	; 0xfffffc3c
   11988:	andeq	r3, r4, lr, lsr #6
   1198c:	andeq	r0, r0, r8, lsl #8
   11990:	andeq	sl, r2, r4, lsl #24
   11994:	andeq	r3, r4, lr, ror r2
   11998:	andeq	fp, r2, r8, lsl #1
   1199c:	andeq	sl, r2, lr, lsl #9
   119a0:	andeq	sl, r2, lr, asr #22
   119a4:	andcs	r4, r0, #2048	; 0x800
   119a8:	andsvs	r4, sl, fp, ror r4
   119ac:	svclt	0x00004770
   119b0:	andeq	r3, r4, r8, asr #29
   119b4:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   119b8:	ldrbtmi	r4, [ip], #2837	; 0xb15
   119bc:	ldrlt	r6, [r0, #-2880]	; 0xfffff4c0
   119c0:			; <UNDEFINED> instruction: 0xf85cb082
   119c4:	strmi	r3, [ip], -r3
   119c8:			; <UNDEFINED> instruction: 0x2121466a
   119cc:	movwls	r6, #6171	; 0x181b
   119d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   119d4:			; <UNDEFINED> instruction: 0xf982f00a
   119d8:	cmplt	r0, r3, lsl #12
   119dc:	blcs	5785e4 <ftello64@plt+0x574a68>
   119e0:	stmdavc	r3, {r0, r2, r8, ip, lr, pc}
   119e4:	svclt	0x00042b04
   119e8:	tstcs	r4, #1
   119ec:	movwcs	sp, #1
   119f0:	bmi	223258 <ftello64@plt+0x21f6dc>
   119f4:	blmi	1a9a88 <ftello64@plt+0x1a5f0c>
   119f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   119fc:	blls	6ba6c <ftello64@plt+0x67ef0>
   11a00:	qaddle	r4, sl, r1
   11a04:	ldclt	0, cr11, [r0, #-8]
   11a08:	stc	7, cr15, [ip], #-964	; 0xfffffc3c
   11a0c:	andeq	r3, r4, r6, ror #3
   11a10:	andeq	r0, r0, r8, lsl #8
   11a14:	andeq	r3, r4, r8, lsr #3
   11a18:	blmi	464260 <ftello64@plt+0x4606e4>
   11a1c:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   11a20:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   11a24:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   11a28:			; <UNDEFINED> instruction: 0xf04f9301
   11a2c:			; <UNDEFINED> instruction: 0xf7ff0300
   11a30:	strmi	pc, [r3], -r1, asr #31
   11a34:	stmdbls	r0, {r5, r8, ip, sp, pc}
   11a38:			; <UNDEFINED> instruction: 0xf0212200
   11a3c:			; <UNDEFINED> instruction: 0x4603f95b
   11a40:	bmi	1e3e68 <ftello64@plt+0x1e02ec>
   11a44:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   11a48:	bls	6ba94 <ftello64@plt+0x67f18>
   11a4c:	qaddle	r4, r1, r3
   11a50:	andlt	r4, r3, r8, lsl r6
   11a54:	blx	14fbd2 <ftello64@plt+0x14c056>
   11a58:	stc	7, cr15, [r4], {241}	; 0xf1
   11a5c:	andeq	r3, r4, r4, lsl #3
   11a60:	andeq	r0, r0, r8, lsl #8
   11a64:	andeq	r3, r4, ip, asr r1
   11a68:	svcmi	0x00f0e92d
   11a6c:	stccs	8, cr15, [ip], {223}	; 0xdf
   11a70:	blhi	ccf2c <ftello64@plt+0xc93b0>
   11a74:	stccc	8, cr15, [r8], {223}	; 0xdf
   11a78:			; <UNDEFINED> instruction: 0xf8df447a
   11a7c:	ldmpl	r3, {r3, sl, fp, pc}^
   11a80:			; <UNDEFINED> instruction: 0xf8dfb0bd
   11a84:	ldrbtmi	r2, [r8], #3076	; 0xc04
   11a88:	teqls	fp, #1769472	; 0x1b0000
   11a8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a90:	stmib	sp, {r8, r9, sp}^
   11a94:	tstls	r5, #1275068416	; 0x4c000000
   11a98:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11a9c:			; <UNDEFINED> instruction: 0xf8d6684a
   11aa0:	ldmdavs	r4, {r8, ip, sp, lr}^
   11aa4:			; <UNDEFINED> instruction: 0xf0402f00
   11aa8:	blvs	ff0f1f10 <ftello64@plt+0xff0ee394>
   11aac:	blcs	234b8 <ftello64@plt+0x1f93c>
   11ab0:	strbthi	pc, [ip], r0	; <UNPREDICTABLE>
   11ab4:	ldmdavs	r9, {r0, r2, r3, r9, sl, lr}^
   11ab8:	bcs	abae8 <ftello64@plt+0xa7f6c>
   11abc:	bcs	145bac <ftello64@plt+0x142030>
   11ac0:	tsthi	r6, r0	; <UNPREDICTABLE>
   11ac4:	tstle	r6, pc, lsr sl
   11ac8:	ldmdavs	r2, {r1, r3, r6, fp, sp, lr}
   11acc:	tstle	r2, r1, lsl #20
   11ad0:	orrlt	r6, r3, fp, lsl r8
   11ad4:	ldmdavs	r1, {r1, r3, r4, r6, fp, sp, lr}
   11ad8:	tstle	ip, pc, lsr r9
   11adc:	ldmdavs	r2, {r1, r4, r6, fp, sp, lr}
   11ae0:	tstle	r8, r3, lsl #20
   11ae4:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   11ae8:	ldmdavs	fp, {r0, r2, sp, lr, pc}
   11aec:	ldmdavs	sl, {r0, r1, r3, r5, r8, r9, ip, sp, pc}^
   11af0:	bcs	abb40 <ftello64@plt+0xa7fc4>
   11af4:			; <UNDEFINED> instruction: 0xf8dfd0f9
   11af8:	andcs	r1, r5, #148, 22	; 0x25000
   11afc:	ldrbtmi	r2, [r9], #-0
   11b00:	bl	fe64facc <ftello64@plt+0xfe64bf50>
   11b04:	mrc2	0, 2, pc, cr6, cr13, {0}
   11b08:	blcs	fe14fe8c <ftello64@plt+0xfe14c310>
   11b0c:	blcc	1c4fe90 <ftello64@plt+0x1c4c314>
   11b10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11b14:	blls	eebb84 <ftello64@plt+0xee8008>
   11b18:			; <UNDEFINED> instruction: 0xf040405a
   11b1c:	ldrtmi	r8, [r8], -r4, lsr #13
   11b20:	ldc	0, cr11, [sp], #244	; 0xf4
   11b24:	pop	{r1, r8, r9, fp, pc}
   11b28:	ldmdavs	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   11b2c:	bcs	abb5c <ftello64@plt+0xa7fe0>
   11b30:	bichi	pc, r7, r0, asr #32
   11b34:	blcs	2bba8 <ftello64@plt+0x2802c>
   11b38:	blvs	a0631c <ftello64@plt+0xa027a0>
   11b3c:			; <UNDEFINED> instruction: 0xf0002f00
   11b40:			; <UNDEFINED> instruction: 0x463881bb
   11b44:	stcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   11b48:	movwcs	r4, #1593	; 0x639
   11b4c:	subcs	r4, r8, r2, lsl #12
   11b50:			; <UNDEFINED> instruction: 0xf824f00e
   11b54:			; <UNDEFINED> instruction: 0xf0047da0
   11b58:	strmi	pc, [r7], -fp, lsr #21
   11b5c:			; <UNDEFINED> instruction: 0xf7ff4620
   11b60:	andls	pc, r9, fp, asr pc	; <UNPREDICTABLE>
   11b64:			; <UNDEFINED> instruction: 0xf0002800
   11b68:			; <UNDEFINED> instruction: 0xf8df81b9
   11b6c:	andcs	r1, r5, #40, 22	; 0xa000
   11b70:	ldrbtmi	r2, [r9], #-0
   11b74:	bl	17cfb40 <ftello64@plt+0x17cbfc4>
   11b78:	stmiavs	r0!, {r1, r7, r9, sl, lr}^
   11b7c:			; <UNDEFINED> instruction: 0xf9c6f020
   11b80:	ldrbmi	r4, [r0], -r1, lsl #12
   11b84:	stc2l	0, cr15, [r4, #116]!	; 0x74
   11b88:	blne	34ff0c <ftello64@plt+0x34c390>
   11b8c:	andcs	r2, r0, r5, lsl #4
   11b90:			; <UNDEFINED> instruction: 0xf7f14479
   11b94:	svccs	0x0000eb50
   11b98:	mvnshi	pc, #0
   11b9c:	ldrtmi	r9, [r9], -r9, lsl #20
   11ba0:	ldc2l	0, cr15, [r6, #116]	; 0x74
   11ba4:	cmplt	fp, r3, lsr #22
   11ba8:	bne	ffc4ff2c <ftello64@plt+0xffc4c3b0>
   11bac:	andcs	r2, r0, r5, lsl #4
   11bb0:			; <UNDEFINED> instruction: 0xf7f14479
   11bb4:	blvs	88c8bc <ftello64@plt+0x888d40>
   11bb8:	stc2l	0, cr15, [sl, #116]	; 0x74
   11bbc:	bge	57c810 <ftello64@plt+0x578c94>
   11bc0:	andls	sl, ip, #20, 18	; 0x50000
   11bc4:	andne	lr, r0, #3358720	; 0x334000
   11bc8:	tstls	fp, r8, asr #12
   11bcc:	strtmi	r2, [r9], -r0, lsl #4
   11bd0:	bcc	44d3f8 <ftello64@plt+0x44987c>
   11bd4:			; <UNDEFINED> instruction: 0xf90af7ff
   11bd8:	strmi	fp, [r2], r3, lsl #5
   11bdc:			; <UNDEFINED> instruction: 0xf0002b09
   11be0:			; <UNDEFINED> instruction: 0xf1ba80b3
   11be4:			; <UNDEFINED> instruction: 0xf0400f00
   11be8:	stmdavc	r3!, {r4, r6, r7, r8, r9, pc}^
   11bec:			; <UNDEFINED> instruction: 0xf100079a
   11bf0:	blls	4f2c7c <ftello64@plt+0x4ef100>
   11bf4:			; <UNDEFINED> instruction: 0xf0402b00
   11bf8:			; <UNDEFINED> instruction: 0xf8dd81f8
   11bfc:			; <UNDEFINED> instruction: 0xf1baa050
   11c00:			; <UNDEFINED> instruction: 0xf0400f00
   11c04:	movwcs	r8, #13487	; 0x34af
   11c08:	bcc	fe44d430 <ftello64@plt+0xfe4498b4>
   11c0c:			; <UNDEFINED> instruction: 0xf8d94621
   11c10:			; <UNDEFINED> instruction: 0xf7f80000
   11c14:	bge	bd1480 <ftello64@plt+0xbcd904>
   11c18:	teqcs	r2, r5, lsr #17
   11c1c:	bcs	44d444 <ftello64@plt+0x4498c8>
   11c20:	strls	r6, [r0, #-2147]	; 0xfffff79d
   11c24:	andls	r4, sl, r7, lsl #12
   11c28:			; <UNDEFINED> instruction: 0xf8df4610
   11c2c:	ldrbtmi	r2, [sl], #-2676	; 0xfffff58c
   11c30:	ldcl	7, cr15, [r0, #964]!	; 0x3c4
   11c34:			; <UNDEFINED> instruction: 0xf0002f00
   11c38:			; <UNDEFINED> instruction: 0xf8df8516
   11c3c:			; <UNDEFINED> instruction: 0xf04f3a68
   11c40:	vstrls	d0, [sl, #-0]
   11c44:	ldrbtmi	r4, [fp], #-1631	; 0xfffff9a1
   11c48:			; <UNDEFINED> instruction: 0xf8df930c
   11c4c:			; <UNDEFINED> instruction: 0xf8cd3a5c
   11c50:	ldrbtmi	r8, [fp], #-44	; 0xffffffd4
   11c54:	and	r9, r3, sp, lsl #6
   11c58:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   11c5c:	mvnhi	pc, r0
   11c60:	ldmdavs	r3, {r1, r3, r5, r6, fp, sp, lr}
   11c64:	svclt	0x00082b06
   11c68:	rscsle	r6, r5, r7, asr r8
   11c6c:	mvnsle	r2, sp, lsl #22
   11c70:	blvs	16abdc4 <ftello64@plt+0x16a8248>
   11c74:	rscle	r2, pc, r0, lsl #20
   11c78:	umaalcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   11c7c:	svceq	0x0060f012
   11c80:			; <UNDEFINED> instruction: 0xf012d1ea
   11c84:	rscle	r0, r7, r8, lsl pc
   11c88:	bcs	2c0f8 <ftello64@plt+0x2857c>
   11c8c:	svccs	0x0000d1e4
   11c90:	strhi	pc, [r7], -r0
   11c94:	ldrsbne	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   11c98:	stmdaeq	r0!, {r0, r4, ip, sp, lr, pc}
   11c9c:	bicshi	pc, sp, #64	; 0x40
   11ca0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
   11ca4:	vmov	r1, s16
   11ca8:			; <UNDEFINED> instruction: 0x462a0a90
   11cac:	andge	pc, r0, sp, asr #17
   11cb0:	stceq	0, cr15, [r0], {79}	; 0x4f
   11cb4:	sbcgt	pc, r9, sp, lsl #17
   11cb8:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   11cbc:	ldrsbcc	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   11cc0:			; <UNDEFINED> instruction: 0xf140069b
   11cc4:			; <UNDEFINED> instruction: 0x4640835b
   11cc8:			; <UNDEFINED> instruction: 0xf9aaf7f2
   11ccc:	stmdals	sp, {r0, r9, sl, lr}
   11cd0:	mcr2	0, 3, pc, cr12, cr13, {0}	; <UNPREDICTABLE>
   11cd4:	bleq	8e108 <ftello64@plt+0x8a58c>
   11cd8:			; <UNDEFINED> instruction: 0xf8dfe7be
   11cdc:	andcs	r1, r5, #208, 18	; 0x340000
   11ce0:			; <UNDEFINED> instruction: 0x461f4618
   11ce4:			; <UNDEFINED> instruction: 0xf7f14479
   11ce8:			; <UNDEFINED> instruction: 0xf01deaa6
   11cec:	smuadx	fp, r1, sp
   11cf0:	andcs	r6, r1, fp, lsl r8
   11cf4:	ldrbt	fp, [lr], fp, lsr #18
   11cf8:	andcc	r6, r1, fp, lsl r8
   11cfc:			; <UNDEFINED> instruction: 0xf43f2b00
   11d00:	ldmdavs	r9, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   11d04:	bcs	12bd34 <ftello64@plt+0x1281b8>
   11d08:	bcs	10060e8 <ftello64@plt+0x100256c>
   11d0c:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
   11d10:	ldmdavs	r2, {r1, r3, r6, fp, sp, lr}
   11d14:			; <UNDEFINED> instruction: 0xf47f2a03
   11d18:	ldmdavs	fp, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
   11d1c:	ldmdblt	fp, {r9, sp}
   11d20:	ldmdavs	fp, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   11d24:	teqlt	r3, r1, lsl #4
   11d28:	stmdavs	r9, {r0, r3, r4, r6, fp, sp, lr}
   11d2c:	rscsle	r2, r8, r2, lsl #18
   11d30:			; <UNDEFINED> instruction: 0xf43f2a00
   11d34:	addmi	sl, r2, #224, 28	; 0xe00
   11d38:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {1}
   11d3c:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11d40:			; <UNDEFINED> instruction: 0xf01d4478
   11d44:	ldrb	pc, [r6], r5, lsl #26	; <UNPREDICTABLE>
   11d48:	ldrbeq	r7, [r8, r3, ror #16]
   11d4c:			; <UNDEFINED> instruction: 0xf8dfd548
   11d50:	blge	59c2e8 <ftello64@plt+0x59876c>
   11d54:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11d58:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   11d5c:	ldrbtmi	r9, [r9], #-1814	; 0xfffff8ea
   11d60:	svcge	0x0017970a
   11d64:	bls	38c4a0 <ftello64@plt+0x388924>
   11d68:	stmdapl	pc, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   11d6c:			; <UNDEFINED> instruction: 0x46984691
   11d70:	strcs	r4, [r0, #-1674]	; 0xfffff976
   11d74:	andcs	lr, r5, #24
   11d78:	andcs	r4, r0, r9, asr #12
   11d7c:	movwls	r2, #41729	; 0xa301
   11d80:	b	164fd4c <ftello64@plt+0x164c1d0>
   11d84:	stc2l	0, cr15, [r4], #116	; 0x74
   11d88:	ldc2l	0, cr15, [r2], #-116	; 0xffffff8c
   11d8c:			; <UNDEFINED> instruction: 0x46599a17
   11d90:	blx	1e4de1e <ftello64@plt+0x1e4a2a2>
   11d94:			; <UNDEFINED> instruction: 0xf01d4650
   11d98:			; <UNDEFINED> instruction: 0xf8d6fe09
   11d9c:			; <UNDEFINED> instruction: 0xf003314c
   11da0:	blcs	612a08 <ftello64@plt+0x60ee8c>
   11da4:	movwhi	pc, #0	; <UNPREDICTABLE>
   11da8:	strbmi	r6, [r3], -r0, ror #22
   11dac:	tstcs	r8, sl, lsr r6
   11db0:			; <UNDEFINED> instruction: 0xf0099500
   11db4:	pkhtbmi	pc, r3, r3, asr #17	; <UNPREDICTABLE>
   11db8:	bicsle	r2, ip, r0, lsl #16
   11dbc:	ldmib	sp, {r1, r3, r8, r9, fp, ip, pc}^
   11dc0:	ldmib	sp, {r0, r2, r3, r9, fp, ip, pc}^
   11dc4:	teqlt	r3, pc, lsl #16
   11dc8:	ldrdcc	pc, [ip, #-134]	; 0xffffff7a
   11dcc:	tsteq	r8, #3	; <UNPREDICTABLE>
   11dd0:			; <UNDEFINED> instruction: 0xf0002b08
   11dd4:	blx	7f3134 <ftello64@plt+0x7ef5b8>
   11dd8:	blcs	28ec08 <ftello64@plt+0x28b08c>
   11ddc:	svcge	0x0001f47f
   11de0:	ldrdne	pc, [ip, #-134]	; 0xffffff7a
   11de4:	ldrle	r0, [r6, #-1803]!	; 0xfffff8f5
   11de8:	eorscc	pc, r1, #9830400	; 0x960000
   11dec:	ldrtle	r0, [r2], #-2015	; 0xfffff821
   11df0:	eorscc	pc, r4, #14024704	; 0xd60000
   11df4:	eor	fp, lr, r3, lsl r9
   11df8:	cmnlt	r3, #10158080	; 0x9b0000
   11dfc:	bcs	16be6c <ftello64@plt+0x1682f0>
   11e00:	blvs	9065f0 <ftello64@plt+0x902a74>
   11e04:	ldmvs	r3!, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}
   11e08:			; <UNDEFINED> instruction: 0xf1000498
   11e0c:	ldmdals	r5, {r0, r1, r3, r4, r6, r7, sl, pc}
   11e10:	mrc2	7, 7, pc, cr12, cr4, {7}
   11e14:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11e18:	tstls	r5, #0, 6
   11e1c:			; <UNDEFINED> instruction: 0xf8586b21
   11e20:	andcs	fp, r1, #2
   11e24:			; <UNDEFINED> instruction: 0xf8d99300
   11e28:			; <UNDEFINED> instruction: 0xf8db0000
   11e2c:	ldrmi	r7, [r7], #-0
   11e30:	andvc	pc, r0, fp, asr #17
   11e34:			; <UNDEFINED> instruction: 0xf918f7f2
   11e38:	ldrdcc	pc, [r0], -fp
   11e3c:			; <UNDEFINED> instruction: 0xf8cb3b01
   11e40:	strmi	r3, [r2], -r0
   11e44:			; <UNDEFINED> instruction: 0xf0002800
   11e48:	ldmvs	r3!, {r2, r3, r5, r7, sl, pc}
   11e4c:			; <UNDEFINED> instruction: 0xf1000499
   11e50:			; <UNDEFINED> instruction: 0xf8d684fd
   11e54:			; <UNDEFINED> instruction: 0xf001114c
   11e58:	blcs	a12b00 <ftello64@plt+0xa0ef84>
   11e5c:			; <UNDEFINED> instruction: 0x83bcf000
   11e60:	ldrbtle	r0, [lr], #-1807	; 0xfffff8f1
   11e64:	blls	25b290 <ftello64@plt+0x257714>
   11e68:	ldmib	r4, {r0, r1, r2, r4, r6, r9, sl, lr}^
   11e6c:	stcvc	8, cr2, [r1, #4]!
   11e70:			; <UNDEFINED> instruction: 0xf8947de6
   11e74:	stmiavs	r0!, {r0, r2, r4, lr, pc}^
   11e78:	ldrd	pc, [r4], -sp	; <UNPREDICTABLE>
   11e7c:			; <UNDEFINED> instruction: 0xf0002b00
   11e80:	strhls	r8, [r0, -r8]
   11e84:			; <UNDEFINED> instruction: 0xf8df4643
   11e88:	stmib	sp, {r3, r4, r5, fp, ip}^
   11e8c:	andcs	r0, r5, r3, lsl #10
   11e90:			; <UNDEFINED> instruction: 0xf8cd4479
   11e94:	stmib	sp, {r2, r4, sp, lr, pc}^
   11e98:			; <UNDEFINED> instruction: 0xf00d6c01
   11e9c:	stccs	12, cr15, [r9, #-44]	; 0xffffffd4
   11ea0:	adchi	pc, fp, r0
   11ea4:			; <UNDEFINED> instruction: 0xf0402d34
   11ea8:	ldmdals	r5, {r4, r5, r7, pc}
   11eac:	mcr2	7, 5, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
   11eb0:			; <UNDEFINED> instruction: 0xf7f19809
   11eb4:			; <UNDEFINED> instruction: 0xe627e99c
   11eb8:	subcs	r4, r8, r9, lsr r6
   11ebc:	blx	ffdcdefa <ftello64@plt+0xffdca37e>
   11ec0:	bcs	100b7e8 <ftello64@plt+0x1007c6c>
   11ec4:	mrcge	4, 0, APSR_nzcv, cr7, cr15, {3}
   11ec8:	ldmdavs	r2, {r1, r3, r6, fp, sp, lr}
   11ecc:			; <UNDEFINED> instruction: 0xf47f2a03
   11ed0:	ldmdavs	fp, {r1, r4, r9, sl, fp, sp, pc}
   11ed4:			; <UNDEFINED> instruction: 0xf43f2b00
   11ed8:			; <UNDEFINED> instruction: 0xe60cae30
   11edc:	blx	ff14df00 <ftello64@plt+0xff14a384>
   11ee0:			; <UNDEFINED> instruction: 0xf007b1e8
   11ee4:	stmdacs	r8, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   11ee8:			; <UNDEFINED> instruction: 0xf8dfd819
   11eec:	andcs	r1, r5, #216, 14	; 0x3600000
   11ef0:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   11ef4:	ldmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ef8:	stmiavs	r0!, {r1, r7, r9, sl, lr}^
   11efc:			; <UNDEFINED> instruction: 0xf806f020
   11f00:	svccs	0x00004601
   11f04:	strbhi	pc, [r9], #-0	; <UNPREDICTABLE>
   11f08:	tstls	sl, r0, lsr #26
   11f0c:	blx	ff4cdf30 <ftello64@plt+0xff4ca3b4>
   11f10:	ldrtmi	r9, [sl], -sl, lsl #18
   11f14:	ldrbmi	r4, [r0], -r3, lsl #12
   11f18:	ldc2	0, cr15, [sl], {29}
   11f1c:			; <UNDEFINED> instruction: 0xf8dfe642
   11f20:	andcs	r1, r5, #168, 14	; 0x2a00000
   11f24:	ldrbtmi	r2, [r9], #-0
   11f28:	stmib	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11f2c:	stmiavs	r0!, {r1, r7, r9, sl, lr}^
   11f30:			; <UNDEFINED> instruction: 0xffecf01f
   11f34:	ldrbmi	r4, [r0], -r1, lsl #12
   11f38:	stc2	0, cr15, [sl], {29}
   11f3c:			; <UNDEFINED> instruction: 0x178cf8df
   11f40:	andcs	r2, r0, r5, lsl #4
   11f44:			; <UNDEFINED> instruction: 0xf7f14479
   11f48:			; <UNDEFINED> instruction: 0x4682e976
   11f4c:	rsble	r2, ip, r0, lsl #30
   11f50:			; <UNDEFINED> instruction: 0xf0071d20
   11f54:	ldrtmi	pc, [r9], -pc, lsr #21	; <UNPREDICTABLE>
   11f58:	ldrbmi	r4, [r0], -r2, lsl #12
   11f5c:	blx	ffe4dfda <ftello64@plt+0xffe4a45e>
   11f60:			; <UNDEFINED> instruction: 0xf8d9e620
   11f64:			; <UNDEFINED> instruction: 0xf7f20000
   11f68:	stmdacs	r0, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   11f6c:	svcge	0x007af43f
   11f70:			; <UNDEFINED> instruction: 0x4620a917
   11f74:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   11f78:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11f7c:	mrcge	4, 1, APSR_nzcv, cr1, cr15, {1}
   11f80:	ldreq	r6, [r8], #2227	; 0x8b3
   11f84:	strbhi	pc, [ip], #-256	; 0xffffff00	; <UNPREDICTABLE>
   11f88:			; <UNDEFINED> instruction: 0xf7f49815
   11f8c:			; <UNDEFINED> instruction: 0xf8dffe3f
   11f90:	movwcs	r2, #1836	; 0x72c
   11f94:			; <UNDEFINED> instruction: 0x46399315
   11f98:	ldrdcc	pc, [r8, #-134]	; 0xffffff7a
   11f9c:	andlt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11fa0:	andls	r2, r0, #268435456	; 0x10000000
   11fa4:			; <UNDEFINED> instruction: 0xf8db9a17
   11fa8:			; <UNDEFINED> instruction: 0xf8d97000
   11fac:	strcc	r0, [r1, -r0]
   11fb0:	andvc	pc, r0, fp, asr #17
   11fb4:			; <UNDEFINED> instruction: 0xf84cf7f2
   11fb8:	ldrdcc	pc, [r0], -fp
   11fbc:			; <UNDEFINED> instruction: 0xf8cb3b01
   11fc0:	strmi	r3, [r2], -r0
   11fc4:			; <UNDEFINED> instruction: 0xf0002800
   11fc8:	ldmvs	r3!, {r1, r2, r3, r4, sl, pc}
   11fcc:			; <UNDEFINED> instruction: 0xf57f0499
   11fd0:			; <UNDEFINED> instruction: 0xf7f1ae08
   11fd4:			; <UNDEFINED> instruction: 0xf8dfecc0
   11fd8:	ldrbtmi	r1, [r9], #-1784	; 0xfffff908
   11fdc:			; <UNDEFINED> instruction: 0xf8df4602
   11fe0:	ldrbtmi	r0, [r8], #-1780	; 0xfffff90c
   11fe4:	ldc2l	0, cr15, [lr], #-116	; 0xffffff8c
   11fe8:	movtcs	lr, #22011	; 0x55fb
   11fec:	bcc	fe44d814 <ftello64@plt+0xfe449c98>
   11ff0:			; <UNDEFINED> instruction: 0xf8dfe60c
   11ff4:	ldrbtmi	lr, [lr], #1764	; 0x6e4
   11ff8:			; <UNDEFINED> instruction: 0xf8dfe743
   11ffc:	andscs	r1, r2, r0, ror #13
   12000:	stmdavs	r2!, {r0, r1, r5, r7, fp, sp, lr}^
   12004:			; <UNDEFINED> instruction: 0xf00d4479
   12008:			; <UNDEFINED> instruction: 0xf8dffb55
   1200c:	andcs	r1, r5, #212, 12	; 0xd400000
   12010:	ldrbtmi	r2, [r9], #-0
   12014:	stmdb	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12018:	ldrbmi	r4, [r0], -r4, lsl #12
   1201c:	ldc	7, cr15, [sl], {241}	; 0xf1
   12020:	strtmi	r4, [r0], -r1, lsl #12
   12024:	blx	ff1ce0a2 <ftello64@plt+0xff1ca526>
   12028:			; <UNDEFINED> instruction: 0xf8dfe73f
   1202c:	ldrbtmi	r7, [pc], #-1720	; 12034 <ftello64@plt+0xe4b8>
   12030:			; <UNDEFINED> instruction: 0xf8dde78e
   12034:	svccs	0x0000802c
   12038:	tsthi	r5, #0	; <UNPREDICTABLE>
   1203c:	svceq	0x0000f1bb
   12040:			; <UNDEFINED> instruction: 0xf1bad067
   12044:			; <UNDEFINED> instruction: 0xf0400f00
   12048:			; <UNDEFINED> instruction: 0xf8d680f9
   1204c:	streq	r1, [sp, #368]	; 0x170
   12050:	addshi	pc, r6, r0, lsl #2
   12054:			; <UNDEFINED> instruction: 0x3690f8df
   12058:			; <UNDEFINED> instruction: 0xa690f8df
   1205c:	cfstrsls	mvf4, [sl, #-492]	; 0xfffffe14
   12060:	strls	r4, [fp], #-1274	; 0xfffffb06
   12064:	bcc	44d88c <ftello64@plt+0x449d10>
   12068:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1206c:			; <UNDEFINED> instruction: 0x469b447b
   12070:			; <UNDEFINED> instruction: 0xb3aae03a
   12074:			; <UNDEFINED> instruction: 0xf0114639
   12078:			; <UNDEFINED> instruction: 0xf8d6fa81
   1207c:			; <UNDEFINED> instruction: 0x07d93170
   12080:	rsbshi	pc, r6, #0, 2
   12084:	ldmdavs	r8, {r0, r1, r3, r5, r6, fp, sp, lr}^
   12088:	andcs	r6, r0, #4259840	; 0x410000
   1208c:			; <UNDEFINED> instruction: 0xf01a304c
   12090:	andcs	pc, r5, #764	; 0x2fc
   12094:			; <UNDEFINED> instruction: 0x46044651
   12098:			; <UNDEFINED> instruction: 0xf7f12000
   1209c:	strtmi	lr, [r1], -ip, asr #17
   120a0:	blx	15ce11e <ftello64@plt+0x15ca5a2>
   120a4:			; <UNDEFINED> instruction: 0xf7f14620
   120a8:			; <UNDEFINED> instruction: 0xf8d6e8a2
   120ac:			; <UNDEFINED> instruction: 0x069a3170
   120b0:	cmnhi	r5, r0, asr #2	; <UNPREDICTABLE>
   120b4:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   120b8:	umaalcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   120bc:	eoreq	pc, r0, r2, lsl r0	; <UNPREDICTABLE>
   120c0:	andshi	pc, r3, #64	; 0x40
   120c4:	subeq	pc, r0, #18
   120c8:	mvnhi	pc, r0
   120cc:			; <UNDEFINED> instruction: 0x1624f8df
   120d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   120d4:	stmia	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   120d8:	ldrbmi	r4, [r8], -r1, lsl #12
   120dc:	stc2l	0, cr15, [r6], #-116	; 0xffffff8c
   120e0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   120e4:			; <UNDEFINED> instruction: 0x81a2f000
   120e8:	ldmdavs	sl, {r0, r1, r3, r5, r6, fp, sp, lr}
   120ec:	mvnsle	r2, sp, lsl #20
   120f0:			; <UNDEFINED> instruction: 0xf8906858
   120f4:			; <UNDEFINED> instruction: 0xf0133044
   120f8:	andle	r0, r3, r0, ror #30
   120fc:	ldrsbcs	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   12100:	strble	r0, [sp, #1620]!	; 0x654
   12104:	svceq	0x0018f013
   12108:			; <UNDEFINED> instruction: 0xd1b26902
   1210c:	adcsle	r2, fp, r0, lsl #20
   12110:	bls	2cbfd8 <ftello64@plt+0x2c845c>
   12114:	ldmdavs	r2, {r0, r1, sp, lr, pc}
   12118:			; <UNDEFINED> instruction: 0xf0002a00
   1211c:	ldmdavs	r3, {r1, r3, r4, r8, pc}^
   12120:	stmdbcs	sp, {r0, r3, r4, fp, sp, lr}
   12124:	ldmdavs	fp, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   12128:	blcs	2c59c <ftello64@plt+0x28a20>
   1212c:			; <UNDEFINED> instruction: 0xf8d6d1f3
   12130:	blcs	de558 <ftello64@plt+0xda9dc>
   12134:	orrshi	pc, fp, r0
   12138:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
   1213c:	vmov	r1, s16
   12140:			; <UNDEFINED> instruction: 0xf8cd0a90
   12144:			; <UNDEFINED> instruction: 0xf7ffa000
   12148:			; <UNDEFINED> instruction: 0xf8d6fb2d
   1214c:	blcs	de574 <ftello64@plt+0xda9f8>
   12150:			; <UNDEFINED> instruction: 0xf8dfd00c
   12154:	andcs	r1, r5, #164, 10	; 0x29000000
   12158:	ldrbtmi	r2, [r9], #-0
   1215c:	stmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12160:			; <UNDEFINED> instruction: 0xf8df4601
   12164:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
   12168:	stc2	0, cr15, [r0], #-116	; 0xffffff8c
   1216c:	ldreq	pc, [r0, #2271]	; 0x8df
   12170:			; <UNDEFINED> instruction: 0xf01d4478
   12174:			; <UNDEFINED> instruction: 0xf1bafc1b
   12178:	cmple	pc, r0, lsl #30
   1217c:	ldrsbne	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   12180:	tsteq	r2, r1, lsl r0	; <UNPREDICTABLE>
   12184:	svclt	0x00164620
   12188:	andcs	r2, r2, #268435456	; 0x10000000
   1218c:			; <UNDEFINED> instruction: 0xf0102100
   12190:			; <UNDEFINED> instruction: 0xf8d6ff2b
   12194:			; <UNDEFINED> instruction: 0x46201170
   12198:	tsteq	r0, r1, lsl r0	; <UNPREDICTABLE>
   1219c:	tstcs	r0, sl, lsl pc
   121a0:	andcs	r2, r2, #268435456	; 0x10000000
   121a4:			; <UNDEFINED> instruction: 0xffc6f010
   121a8:	ldrsbcs	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   121ac:			; <UNDEFINED> instruction: 0xf0124620
   121b0:	svclt	0x001d030c
   121b4:	orreq	pc, r1, #134217731	; 0x8000003
   121b8:	andcs	r2, r1, #0, 2
   121bc:	svclt	0x00084619
   121c0:			; <UNDEFINED> instruction: 0xf0112202
   121c4:			; <UNDEFINED> instruction: 0xf00df879
   121c8:	teqlt	r0, #16580608	; 0xfd0000	; <UNPREDICTABLE>
   121cc:	cmplt	r0, #1376256	; 0x150000
   121d0:			; <UNDEFINED> instruction: 0xf10dad18
   121d4:	eorcs	r0, r9, #140, 22	; 0x23000
   121d8:			; <UNDEFINED> instruction: 0xf0074629
   121dc:			; <UNDEFINED> instruction: 0x4659fc55
   121e0:	ldrtmi	r2, [r8], -r9, lsr #4
   121e4:	mrrc2	0, 0, pc, r0, cr7	; <UNPREDICTABLE>
   121e8:			; <UNDEFINED> instruction: 0xf01f68e0
   121ec:			; <UNDEFINED> instruction: 0xf8cdfdf3
   121f0:			; <UNDEFINED> instruction: 0x462ab018
   121f4:			; <UNDEFINED> instruction: 0xf8df7d65
   121f8:	strls	r1, [r5, #-1292]	; 0xfffffaf4
   121fc:	cfstrdvc	mvd4, [r5, #484]!	; 0x1e4
   12200:	cfstr32vc	mvfx9, [r5, #16]!
   12204:	cfstr32vc	mvfx9, [r5, #-12]!
   12208:	stmdbvs	r5!, {r1, r8, sl, ip, pc}
   1220c:	stmiavs	r5!, {r0, r8, sl, ip, pc}^
   12210:	strmi	r9, [r3], -r0, lsl #10
   12214:			; <UNDEFINED> instruction: 0xf00d200d
   12218:	vldrls	s30, [r5, #-308]	; 0xfffffecc
   1221c:	ldmdavs	r7!, {r0, r2, r3, r4, r8, ip, sp, pc}^
   12220:			; <UNDEFINED> instruction: 0xf0002f00
   12224:			; <UNDEFINED> instruction: 0xf8d681b0
   12228:			; <UNDEFINED> instruction: 0x061b3170
   1222c:	orrhi	pc, sp, r0, lsl #2
   12230:	ldrdeq	pc, [r0], -r9
   12234:			; <UNDEFINED> instruction: 0xf7f14621
   12238:	strmi	pc, [r2], r7, ror #29
   1223c:			; <UNDEFINED> instruction: 0xf0107860
   12240:	cmple	r6, r2
   12244:	blcs	2c6d8 <ftello64@plt+0x28b5c>
   12248:	rscshi	pc, r9, r0, asr #32
   1224c:			; <UNDEFINED> instruction: 0xb3b36833
   12250:			; <UNDEFINED> instruction: 0xf10d9815
   12254:	stmdacs	r0, {r2, r3, r7, r8, r9, fp}
   12258:	sbcshi	pc, ip, r0
   1225c:	ldrbmi	r2, [r9], -r0, lsr #4
   12260:	stc2	0, cr15, [r2, #24]!
   12264:	strtne	pc, [r0], #2271	; 0x8df
   12268:	andcs	r2, r0, r5, lsl #4
   1226c:			; <UNDEFINED> instruction: 0xf7f04479
   12270:	stclvc	15, cr14, [r3, #-904]!	; 0xfffffc78
   12274:	blcs	23a90 <ftello64@plt+0x1ff14>
   12278:	teqhi	pc, r0	; <UNPREDICTABLE>
   1227c:			; <UNDEFINED> instruction: 0xf04f2b01
   12280:			; <UNDEFINED> instruction: 0xf0000205
   12284:			; <UNDEFINED> instruction: 0xf8df81a1
   12288:	andcs	r1, r0, r4, lsl #9
   1228c:			; <UNDEFINED> instruction: 0xf7f04479
   12290:	mcr	15, 0, lr, cr8, cr2, {6}
   12294:			; <UNDEFINED> instruction: 0x7de00a10
   12298:	ldmib	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1229c:	umullcc	pc, ip, sp, r8	; <UNPREDICTABLE>
   122a0:	blcs	23ac4 <ftello64@plt+0x1ff48>
   122a4:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   122a8:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   122ac:	mrc	4, 0, r4, cr8, cr11, {3}
   122b0:			; <UNDEFINED> instruction: 0x463a1a10
   122b4:			; <UNDEFINED> instruction: 0xf8cd4628
   122b8:			; <UNDEFINED> instruction: 0xf01db000
   122bc:			; <UNDEFINED> instruction: 0xf1bafa49
   122c0:			; <UNDEFINED> instruction: 0xd12a0f00
   122c4:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   122c8:			; <UNDEFINED> instruction: 0xf0002b00
   122cc:	ldflsd	f0, [r5, #-124]	; 0xffffff84
   122d0:			; <UNDEFINED> instruction: 0xf0002d00
   122d4:			; <UNDEFINED> instruction: 0xf00d80a2
   122d8:			; <UNDEFINED> instruction: 0x4607f875
   122dc:			; <UNDEFINED> instruction: 0xf0402800
   122e0:	ldmdals	r5, {r2, r5, r6, r7, pc}
   122e4:	ldc2	7, cr15, [r2], {244}	; 0xf4
   122e8:	ldrls	r9, [r5, -sl, lsl #16]
   122ec:	blx	ff8d02ea <ftello64@plt+0xff8cc76e>
   122f0:			; <UNDEFINED> instruction: 0xf8dfe5db
   122f4:	andcs	r1, r5, #32, 8	; 0x20000000
   122f8:			; <UNDEFINED> instruction: 0xf04f2000
   122fc:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
   12300:	svc	0x0098f7f0
   12304:	stmdbvs	r0!, {r0, r2, r9, sl, lr}
   12308:	mcr2	0, 0, pc, cr0, cr15, {0}	; <UNPREDICTABLE>
   1230c:	strtmi	r4, [r8], -r1, lsl #12
   12310:	blx	7ce38c <ftello64@plt+0x7ca810>
   12314:	blcs	2c3e8 <ftello64@plt+0x2886c>
   12318:	ldflsd	f5, [r5, #-616]	; 0xfffffd98
   1231c:	rsbsle	r2, r7, r0, lsl #26
   12320:			; <UNDEFINED> instruction: 0xf850f00d
   12324:	ldmdals	r5, {r0, r2, r9, sl, lr}
   12328:			; <UNDEFINED> instruction: 0xf0402d00
   1232c:			; <UNDEFINED> instruction: 0xf7f480be
   12330:	stmdals	sl, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   12334:	ldrls	r4, [r5, #-1623]	; 0xfffff9a9
   12338:	blx	fef50336 <ftello64@plt+0xfef4c7ba>
   1233c:	strdcs	r4, [r1], -r6
   12340:			; <UNDEFINED> instruction: 0xf8586d32
   12344:	andsvs	r3, r8, r3
   12348:			; <UNDEFINED> instruction: 0xf43f2a00
   1234c:			; <UNDEFINED> instruction: 0xf7f1adae
   12350:	bls	2d1c74 <ftello64@plt+0x2ce0f8>
   12354:	ldmdavs	fp, {r0, r1, r4, r6, fp, sp, lr}
   12358:			; <UNDEFINED> instruction: 0xf43f2b0d
   1235c:	ldmdavs	r2, {r3, r5, r6, r7, r9, sl, fp, sp, pc}
   12360:	mvnsle	r2, r0, lsl #20
   12364:	bne	44dbcc <ftello64@plt+0x44a050>
   12368:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
   1236c:			; <UNDEFINED> instruction: 0xf8cd0a90
   12370:			; <UNDEFINED> instruction: 0xf88da000
   12374:			; <UNDEFINED> instruction: 0xf7ff20c9
   12378:	usat	pc, #23, r5, lsl #20	; <UNPREDICTABLE>
   1237c:			; <UNDEFINED> instruction: 0xf01d980c
   12380:	strt	pc, [r7], #2837	; 0xb15
   12384:	ldrbtmi	r4, [pc], #-4069	; 1238c <ftello64@plt+0xe810>
   12388:	blx	80b3b0 <ftello64@plt+0x807834>
   1238c:	cfstr32cs	mvfx15, [r8, #-552]	; 0xfffffdd8
   12390:	movwcs	fp, #20228	; 0x4f04
   12394:	bcc	fe44dbbc <ftello64@plt+0xfe44a040>
   12398:	cfldrsge	mvf15, [r8], #-252	; 0xffffff04
   1239c:	cfmsc32	mvfx14, mvfx8, mvfx3
   123a0:			; <UNDEFINED> instruction: 0xf01d0a10
   123a4:	ldr	pc, [fp], r3, lsl #22
   123a8:			; <UNDEFINED> instruction: 0xf7f14620
   123ac:	andsls	pc, r1, sp, ror lr	; <UNPREDICTABLE>
   123b0:			; <UNDEFINED> instruction: 0xf43f2800
   123b4:	ldmvs	r3!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, pc}
   123b8:			; <UNDEFINED> instruction: 0xf1000499
   123bc:	ldmdals	r5, {r5, r6, r9, pc}
   123c0:	stc2	7, cr15, [r4], #-976	; 0xfffffc30
   123c4:	andseq	lr, r0, #3620864	; 0x374000
   123c8:	movwcs	r4, #2492	; 0x9bc
   123cc:	movwcs	r9, #4885	; 0x1315
   123d0:	andlt	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   123d4:	stmdals	sp, {r0, r5, r8, sl, fp, ip}
   123d8:	ldrdpl	pc, [r0], -fp
   123dc:	bl	16c3e4 <ftello64@plt+0x168868>
   123e0:			; <UNDEFINED> instruction: 0xf8cb0c03
   123e4:			; <UNDEFINED> instruction: 0xf7f1c000
   123e8:			; <UNDEFINED> instruction: 0xf8dbfe2f
   123ec:	blcc	5e3f4 <ftello64@plt+0x5a878>
   123f0:	andcc	pc, r0, fp, asr #17
   123f4:	stmdacs	r0, {r1, r9, sl, lr}
   123f8:			; <UNDEFINED> instruction: 0x81a6f000
   123fc:	ldreq	r6, [sl], #2227	; 0x8b3
   12400:	eorshi	pc, r3, #0, 2
   12404:			; <UNDEFINED> instruction: 0xf7f19811
   12408:	movwcs	pc, #7763	; 0x1e53	; <UNPREDICTABLE>
   1240c:	ldrt	r9, [r0], #778	; 0x30a
   12410:	str	r4, [ip, r8, lsr #12]
   12414:	addeq	pc, ip, sp, lsl #17
   12418:	strtmi	lr, [r8], -r4, lsr #14
   1241c:			; <UNDEFINED> instruction: 0xf7f4462f
   12420:	stmdals	sl, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   12424:			; <UNDEFINED> instruction: 0xf7fd9515
   12428:	ldr	pc, [lr, #-2885]!	; 0xfffff4bb
   1242c:			; <UNDEFINED> instruction: 0xf8d69c0b
   12430:			; <UNDEFINED> instruction: 0xe6a51170
   12434:	cdp	3, 0, cr2, cr8, cr4, {2}
   12438:			; <UNDEFINED> instruction: 0xf7ff3a90
   1243c:	ldmibmi	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   12440:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12444:	mrc	7, 7, APSR_nzcv, cr6, cr0, {7}
   12448:	stmdbvs	r0!, {r0, r2, r9, sl, lr}
   1244c:	ldc2l	0, cr15, [lr, #-124]	; 0xffffff84
   12450:	strtmi	r4, [r8], -r1, lsl #12
   12454:			; <UNDEFINED> instruction: 0xf97cf01d
   12458:	stmib	sp, {r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   1245c:	ldrtmi	r2, [sl], -r0, lsl #4
   12460:			; <UNDEFINED> instruction: 0xf8d9990a
   12464:			; <UNDEFINED> instruction: 0xf7f10000
   12468:	pkhtbmi	pc, r0, r9, asr #27	; <UNPREDICTABLE>
   1246c:			; <UNDEFINED> instruction: 0x4623e418
   12470:	bne	44dcd8 <ftello64@plt+0x44a15c>
   12474:	beq	fe44dcdc <ftello64@plt+0xfe44a160>
   12478:			; <UNDEFINED> instruction: 0xf8cd2500
   1247c:			; <UNDEFINED> instruction: 0xf88da000
   12480:			; <UNDEFINED> instruction: 0xf7ff50c9
   12484:			; <UNDEFINED> instruction: 0xf8d6f98f
   12488:	blcs	de8b0 <ftello64@plt+0xdad34>
   1248c:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   12490:	stmdbls	sl, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr, pc}
   12494:	andcs	lr, r0, #3358720	; 0x334000
   12498:			; <UNDEFINED> instruction: 0xf8d9463a
   1249c:			; <UNDEFINED> instruction: 0xf7f10000
   124a0:			; <UNDEFINED> instruction: 0xf7f1fdbd
   124a4:			; <UNDEFINED> instruction: 0x4601fdbd
   124a8:	ldcls	6, cr14, [r5, #-92]	; 0xffffffa4
   124ac:	svcvc	0x00e92700
   124b0:	tstls	fp, r8, lsr #12
   124b4:			; <UNDEFINED> instruction: 0xf968f007
   124b8:			; <UNDEFINED> instruction: 0xf105990b
   124bc:	strls	r0, [r0, -r8, ror #4]
   124c0:	andcs	r4, r6, r3, lsl #12
   124c4:	blx	ffbce560 <ftello64@plt+0xffbca9e4>
   124c8:			; <UNDEFINED> instruction: 0xf0402800
   124cc:	ldmdals	r5, {r2, r3, r4, r5, r7, pc}
   124d0:			; <UNDEFINED> instruction: 0xf7f44657
   124d4:	stmdals	sl, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   124d8:	tstls	r5, #0, 6
   124dc:	blx	ffad04d8 <ftello64@plt+0xffacc95c>
   124e0:	svceq	0x0000f1ba
   124e4:	cfstrdge	mvd15, [r1], #252	; 0xfc
   124e8:	stmibmi	lr, {r3, r5, r8, r9, sl, sp, lr, pc}
   124ec:	andcs	r2, r0, r5, lsl #4
   124f0:			; <UNDEFINED> instruction: 0xf7f04479
   124f4:	strmi	lr, [r1], -r0, lsr #29
   124f8:	stmibmi	fp, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   124fc:	andcs	r4, r5, #24, 12	; 0x1800000
   12500:			; <UNDEFINED> instruction: 0xf7f04479
   12504:	mcr	14, 0, lr, cr8, cr8, {4}
   12508:			; <UNDEFINED> instruction: 0xe6c40a10
   1250c:	ldrdeq	pc, [r4], -r9	; <UNPREDICTABLE>
   12510:	blx	54e532 <ftello64@plt+0x54a9b6>
   12514:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12518:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {1}
   1251c:	ldrsbtcc	pc, [ip], -r9	; <UNPREDICTABLE>
   12520:	and	fp, lr, r3, lsl r9
   12524:	cmnlt	r3, fp, lsl r8
   12528:	ldmdavs	r2, {r1, r3, r4, r6, fp, sp, lr}
   1252c:	rscsle	r2, r9, r2, lsl #20
   12530:	andcs	r4, r5, #2064384	; 0x1f8000
   12534:	ldrbtmi	r2, [r9], #-0
   12538:	mrc	7, 3, APSR_nzcv, cr12, cr0, {7}
   1253c:			; <UNDEFINED> instruction: 0xf01d4629
   12540:	strtmi	pc, [r8], -r7, lsl #18
   12544:	mrc	7, 2, APSR_nzcv, cr2, cr0, {7}
   12548:	strtmi	lr, [r1], -r1, asr #13
   1254c:			; <UNDEFINED> instruction: 0xf7ff4648
   12550:	strbt	pc, [sp], -r9, lsl #19	; <UNPREDICTABLE>
   12554:	andcs	r4, r5, #1933312	; 0x1d8000
   12558:	ldrbtmi	r2, [r9], #-0
   1255c:	mcr	7, 3, pc, cr10, cr0, {7}	; <UNPREDICTABLE>
   12560:	strt	r4, [r4], r3, lsl #12
   12564:	movtcs	r4, #30362	; 0x769a
   12568:	bcc	fe44dd90 <ftello64@plt+0xfe44a214>
   1256c:	bllt	13d0570 <ftello64@plt+0x13cc9f4>
   12570:	ldrtmi	r6, [fp], -sl, ror #16
   12574:	ldrdeq	pc, [r0], -r9
   12578:	ldmib	r4, {r2, r4, r6, fp, sp, lr}^
   1257c:	strls	r1, [r0], #-514	; 0xfffffdfe
   12580:	ldc2	7, cr15, [r8, #964]	; 0x3c4
   12584:	svcvc	0x00e9e57e
   12588:			; <UNDEFINED> instruction: 0xf8d64628
   1258c:	tstls	fp, r4, lsl r1
   12590:			; <UNDEFINED> instruction: 0xf8faf007
   12594:			; <UNDEFINED> instruction: 0xf105990b
   12598:	strls	r0, [r0, -r8, ror #4]
   1259c:	ldrbmi	r4, [r0], -r3, lsl #12
   125a0:	blx	fe04e63c <ftello64@plt+0xfe04aac0>
   125a4:			; <UNDEFINED> instruction: 0xf47f2800
   125a8:	stmdbmi	r2!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, pc}^
   125ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   125b0:	mcr	7, 2, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   125b4:			; <UNDEFINED> instruction: 0xf8d64605
   125b8:			; <UNDEFINED> instruction: 0xf0250114
   125bc:			; <UNDEFINED> instruction: 0x4601fd77
   125c0:			; <UNDEFINED> instruction: 0xf01d4628
   125c4:	strt	pc, [lr], -r5, asr #17
   125c8:	andcs	r4, r0, fp, asr r9
   125cc:			; <UNDEFINED> instruction: 0xf7f04479
   125d0:	mcr	14, 0, lr, cr8, cr2, {1}
   125d4:			; <UNDEFINED> instruction: 0xe65e0a10
   125d8:	strbmi	r4, [r8], -r1, lsr #12
   125dc:			; <UNDEFINED> instruction: 0xf942f7ff
   125e0:	tstcs	r1, r0, ror r3
   125e4:	stc2l	7, cr15, [r2, #-964]!	; 0xfffffc3c
   125e8:	movtlt	r4, #34435	; 0x8683
   125ec:	ldreq	r6, [sl], #2227	; 0x8b3
   125f0:	mrshi	pc, (UNDEF: 18)	; <UNPREDICTABLE>
   125f4:			; <UNDEFINED> instruction: 0xf7f49815
   125f8:	ldmdbmi	r0!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   125fc:	tstls	r5, #0, 6
   12600:			; <UNDEFINED> instruction: 0xf8d92301
   12604:			; <UNDEFINED> instruction: 0xf8580000
   12608:	ldrbmi	r1, [sl], -r1
   1260c:	strls	r4, [sl, -pc, lsl #12]
   12610:	stcne	8, cr6, [r1, #-252]!	; 0xffffff04
   12614:			; <UNDEFINED> instruction: 0x0c03eb07
   12618:			; <UNDEFINED> instruction: 0xf8c79f0a
   1261c:			; <UNDEFINED> instruction: 0xf7f1c000
   12620:	bls	2d1a74 <ftello64@plt+0x2cdef8>
   12624:	blcc	6c678 <ftello64@plt+0x68afc>
   12628:			; <UNDEFINED> instruction: 0x46076013
   1262c:			; <UNDEFINED> instruction: 0xf7f14658
   12630:	svccs	0x0000fd3f
   12634:	sbchi	pc, lr, r0
   12638:	ldreq	r6, [fp], #2227	; 0x8b3
   1263c:	rscshi	pc, r8, r0, lsl #2
   12640:	ldrdne	pc, [ip, #-134]	; 0xffffff7a
   12644:	cfstrdvc	mvd14, [r1, #48]!	; 0x30
   12648:			; <UNDEFINED> instruction: 0xf0252006
   1264c:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
   12650:	svcge	0x003df43f
   12654:			; <UNDEFINED> instruction: 0xf0252006
   12658:			; <UNDEFINED> instruction: 0x463afc9b
   1265c:	subscs	r4, sl, r1, lsl #12
   12660:	cdp2	0, 11, cr15, cr10, cr12, {0}
   12664:	blmi	d8c338 <ftello64@plt+0xd887bc>
   12668:	subseq	pc, r5, #64, 12	; 0x4000000
   1266c:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
   12670:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12674:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   12678:	blx	ace6f4 <ftello64@plt+0xacab78>
   1267c:	andeq	r3, r4, r8, lsr #2
   12680:	andeq	r0, r0, r8, lsl #8
   12684:	andeq	r3, r4, sl, lsl r1
   12688:	andeq	r0, r0, r4, asr r4
   1268c:	andeq	sl, r2, sl, lsr #20
   12690:	muleq	r4, r0, r0
   12694:	andeq	sl, r2, r2, ror #19
   12698:	ldrdeq	sl, [r2], -r8
   1269c:	andeq	sl, r2, r0, lsl #20
   126a0:	andeq	sl, r2, r2, asr sl
   126a4:	andeq	r1, r3, r6, lsr r3
   126a8:	andeq	sl, r2, lr, asr #20
   126ac:	ldrdeq	sl, [r2], -r8
   126b0:	andeq	sl, r2, r0, lsr #15
   126b4:	andeq	sl, r2, r2, ror r8
   126b8:	andeq	r1, r3, lr, lsl r2
   126bc:	andeq	r0, r0, r4, asr #8
   126c0:	andeq	sl, r2, r0, lsr #18
   126c4:	muleq	r2, r6, r6
   126c8:	andeq	sl, r2, lr, lsr #12
   126cc:	andeq	sl, r2, r4, lsr #12
   126d0:	andeq	sl, r2, r2, lsr #13
   126d4:	andeq	sl, r2, sl, lsr #12
   126d8:	andeq	sl, r2, lr, asr #26
   126dc:	andeq	r9, r2, r0, ror lr
   126e0:			; <UNDEFINED> instruction: 0x0002a7be
   126e4:	ldrdeq	r8, [r2], -r2
   126e8:	andeq	r0, r3, r0, lsr #30
   126ec:	andeq	sl, r2, r4, asr r6
   126f0:	andeq	sl, r2, r4, lsr r6
   126f4:	ldrdeq	r8, [r2], -lr
   126f8:	andeq	sl, r2, lr, asr #10
   126fc:	andeq	lr, r2, r2, asr r2
   12700:	andeq	r0, r3, ip, lsl #28
   12704:	ldrdeq	sl, [r2], -r4
   12708:	strdeq	sl, [r2], -r4
   1270c:	andeq	r6, r2, ip, lsr #22
   12710:	andeq	sl, r2, r0, lsr #18
   12714:	andeq	sl, r2, r2, lsr r4
   12718:	andeq	r0, r0, r4, lsr r4
   1271c:	andeq	r8, r2, sl, ror r0
   12720:	andeq	sl, r2, r6, lsl #6
   12724:	muleq	r2, r8, sp
   12728:	andeq	sl, r2, r8, lsl #5
   1272c:			; <UNDEFINED> instruction: 0x0002a2b6
   12730:	andeq	sl, r2, r2, asr #4
   12734:	andeq	sl, r2, r6, asr #2
   12738:	andeq	sl, r2, r4, asr #3
   1273c:	andeq	sl, r2, r8, asr r3
   12740:	andeq	r9, r2, lr, asr r7
   12744:	andeq	sl, r2, r2, lsr #32
   12748:	stmdbls	pc, {r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   1274c:	movwls	r9, #6157	; 0x180d
   12750:	movwls	r9, #2827	; 0xb0b
   12754:	bcc	44dfbc <ftello64@plt+0x44a440>
   12758:	blx	125075a <ftello64@plt+0x124cbde>
   1275c:	andls	r4, lr, r5, lsl #12
   12760:			; <UNDEFINED> instruction: 0xf7f19811
   12764:	stccs	12, cr15, [r0, #-660]	; 0xfffffd6c
   12768:	mcrge	4, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1276c:	ldrdcc	pc, [ip, #-134]	; 0xffffff7a
   12770:	bls	38ceec <ftello64@plt+0x389370>
   12774:	tsteq	r8, #3	; <UNPREDICTABLE>
   12778:	stmdapl	pc, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1277c:			; <UNDEFINED> instruction: 0xf47f2b08
   12780:	stmdbmi	sp, {r2, r4, r5, r9, fp, sp, pc}^
   12784:	andcs	r2, r0, r5, lsl #4
   12788:			; <UNDEFINED> instruction: 0xf7f04479
   1278c:	stmdbmi	fp, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
   12790:			; <UNDEFINED> instruction: 0xf01c4479
   12794:			; <UNDEFINED> instruction: 0xf7ffffdd
   12798:	svcmi	0x0049bb1e
   1279c:			; <UNDEFINED> instruction: 0xf7ff447f
   127a0:	blls	341674 <ftello64@plt+0x33daf8>
   127a4:	strbmi	r4, [r8], -r9, lsr #12
   127a8:	blls	2f73b4 <ftello64@plt+0x2f3838>
   127ac:	cdp	3, 1, cr9, cr8, cr0, {0}
   127b0:			; <UNDEFINED> instruction: 0xf7fe3a10
   127b4:	addlt	pc, r3, #27648	; 0x6c00
   127b8:	blcs	2641c8 <ftello64@plt+0x26064c>
   127bc:	blge	128f8c0 <ftello64@plt+0x128bd44>
   127c0:	blt	4107c4 <ftello64@plt+0x40cc48>
   127c4:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   127c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   127cc:			; <UNDEFINED> instruction: 0xf88af01d
   127d0:	bllt	7907d4 <ftello64@plt+0x78cc58>
   127d4:	ldrtmi	r9, [sl], -ip, lsl #22
   127d8:	strbmi	r4, [r8], -r9, lsr #12
   127dc:	blls	2f73e8 <ftello64@plt+0x2f386c>
   127e0:	cdp	3, 1, cr9, cr8, cr0, {0}
   127e4:			; <UNDEFINED> instruction: 0xf7fe3a10
   127e8:	addlt	pc, r3, #1024	; 0x400
   127ec:	blcs	2641fc <ftello64@plt+0x260680>
   127f0:	svcge	0x0026f43f
   127f4:	ldmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   127f8:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
   127fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12800:			; <UNDEFINED> instruction: 0xf870f01d
   12804:	blls	34c3e4 <ftello64@plt+0x348868>
   12808:	stmdbls	fp, {r3, r6, r9, sl, lr}
   1280c:	tstls	r0, r1, lsl #6
   12810:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
   12814:			; <UNDEFINED> instruction: 0xf7fe3a10
   12818:	strmi	pc, [r2], r9, ror #21
   1281c:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12820:	stmdami	sp!, {r2, r3, r5, r8, fp, lr}
   12824:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12828:			; <UNDEFINED> instruction: 0xf85cf01d
   1282c:	bllt	feb50830 <ftello64@plt+0xfeb4ccb4>
   12830:			; <UNDEFINED> instruction: 0xf7f14638
   12834:	stmdbmi	r9!, {r4, r7, fp, sp, lr, pc}
   12838:			; <UNDEFINED> instruction: 0x46024479
   1283c:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   12840:			; <UNDEFINED> instruction: 0xf850f01d
   12844:	ldrdne	pc, [ip, #-134]	; 0xffffff7a
   12848:	bllt	2d084c <ftello64@plt+0x2cccd0>
   1284c:	stm	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12850:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   12854:	stmdami	r4!, {r1, r9, sl, lr}
   12858:			; <UNDEFINED> instruction: 0xf01d4478
   1285c:			; <UNDEFINED> instruction: 0xf8d6f843
   12860:			; <UNDEFINED> instruction: 0xf7ff114c
   12864:			; <UNDEFINED> instruction: 0xf7f0baf8
   12868:			; <UNDEFINED> instruction: 0xf7f1ecfe
   1286c:	ldmdbmi	pc, {r2, r4, r5, r6, fp, sp, lr, pc}	; <UNPREDICTABLE>
   12870:			; <UNDEFINED> instruction: 0x46024479
   12874:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   12878:			; <UNDEFINED> instruction: 0xf834f01d
   1287c:	ldmdbmi	sp, {r1, r6, r7, r8, sl, sp, lr, pc}
   12880:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
   12884:			; <UNDEFINED> instruction: 0xf01d4478
   12888:	ldr	pc, [r8, #2093]	; 0x82d
   1288c:	vpadd.i8	d20, d0, d11
   12890:	ldmdbmi	fp, {r1, r2, r3, r4, r5, r6, r7, r9, sp, lr}
   12894:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
   12898:	cmncc	ip, #2030043136	; 0x79000000
   1289c:			; <UNDEFINED> instruction: 0xf01d4478
   128a0:	blmi	690d04 <ftello64@plt+0x68d188>
   128a4:	eorseq	pc, ip, #64, 12	; 0x4000000
   128a8:	ldmdami	r9, {r3, r4, r8, fp, lr}
   128ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   128b0:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   128b4:			; <UNDEFINED> instruction: 0xf90cf01d
   128b8:	andeq	r9, r2, r0, lsr #29
   128bc:	andeq	r9, r2, r4, asr #29
   128c0:	andeq	r7, r2, r4, ror #24
   128c4:	andeq	r7, r2, ip, lsr #24
   128c8:	andeq	r9, r2, lr, lsl lr
   128cc:	andeq	r7, r2, ip, ror #23
   128d0:	andeq	r9, r2, sl, ror #27
   128d4:	andeq	r9, r2, r8, asr lr
   128d8:	andeq	r9, r2, r2, asr #27
   128dc:			; <UNDEFINED> instruction: 0x00027bb0
   128e0:	andeq	r9, r2, lr, asr #27
   128e4:	andeq	r7, r2, r2, lsr #23
   128e8:			; <UNDEFINED> instruction: 0x00029db4
   128ec:	andeq	r9, r2, r0, ror sp
   128f0:	muleq	r2, r6, sp
   128f4:	andeq	r9, r2, lr, asr sp
   128f8:	andeq	r9, r2, r4, ror #26
   128fc:	andeq	sl, r2, r2, lsr r1
   12900:	andeq	r9, r2, r8, lsr r5
   12904:	muleq	r2, r8, ip
   12908:	andeq	sl, r2, ip, lsl r1
   1290c:	andeq	r9, r2, r2, lsr #10
   12910:	andeq	r9, r2, r6, ror #27
   12914:	bmi	ffca58e0 <ftello64@plt+0xffca1d64>
   12918:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   1291c:			; <UNDEFINED> instruction: 0x460547f0
   12920:	umulllt	r5, r4, pc, r8	; <UNPREDICTABLE>
   12924:			; <UNDEFINED> instruction: 0xf8d76bc0
   12928:	blvs	eeab80 <ftello64@plt+0xee7004>
   1292c:	tstle	r1, lr, lsl r3
   12930:	bllt	624148 <ftello64@plt+0x6205cc>
   12934:			; <UNDEFINED> instruction: 0xf8bef7fd
   12938:	teqlt	r4, ip, ror #25
   1293c:	stmdavs	r4!, {r5, r9, sl, lr}
   12940:	mrrc	7, 15, pc, r4, cr0	; <UNPREDICTABLE>
   12944:	cfstrscs	mvf6, [r0], {236}	; 0xec
   12948:			; <UNDEFINED> instruction: 0xf895d1f8
   1294c:	strcs	r3, [r0], #-80	; 0xffffffb0
   12950:			; <UNDEFINED> instruction: 0xf0236b68
   12954:	mvnvs	r0, #402653184	; 0x18000000
   12958:	subscc	pc, r0, r5, lsl #17
   1295c:			; <UNDEFINED> instruction: 0x63ac64ec
   12960:	mcrr	7, 15, pc, r4, cr0	; <UNPREDICTABLE>
   12964:	andlt	r6, r4, ip, ror #6
   12968:			; <UNDEFINED> instruction: 0x87f0e8bd
   1296c:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
   12970:			; <UNDEFINED> instruction: 0xf0402b03
   12974:	stmdavs	r4!, {r3, r4, r5, r7, pc}
   12978:	sbcsle	r2, fp, r0, lsl #24
   1297c:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}
   12980:	rscsle	r2, r3, pc, lsr r9
   12984:	andeq	pc, r8, #33	; 0x21
   12988:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   1298c:			; <UNDEFINED> instruction: 0xf8c52a06
   12990:	andsle	ip, r0, r4, asr #32
   12994:	andle	r2, lr, r5, lsl #18
   12998:	andsle	r2, r6, r4, lsl #18
   1299c:	eorle	r2, r8, r2, lsl #18
   129a0:			; <UNDEFINED> instruction: 0xf9b8f7fd
   129a4:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
   129a8:			; <UNDEFINED> instruction: 0xff04f01c
   129ac:			; <UNDEFINED> instruction: 0xf7fd4620
   129b0:	blvs	ffa5107c <ftello64@plt+0xffa4d500>
   129b4:	stmdavs	r8!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   129b8:			; <UNDEFINED> instruction: 0xf7f74621
   129bc:			; <UNDEFINED> instruction: 0x4628ffd7
   129c0:			; <UNDEFINED> instruction: 0xf7fe4621
   129c4:	blvs	ffa51808 <ftello64@plt+0xffa4dc8c>
   129c8:			; <UNDEFINED> instruction: 0xf895e7b4
   129cc:			; <UNDEFINED> instruction: 0xf0133050
   129d0:	suble	r0, sl, r2, lsl #12
   129d4:	tstlt	r3, fp, lsr #22
   129d8:			; <UNDEFINED> instruction: 0xf7ffe0b9
   129dc:	strtmi	pc, [r0], -r5, asr #16
   129e0:			; <UNDEFINED> instruction: 0xf7fd2102
   129e4:	strmi	pc, [r4], -pc, asr #17
   129e8:	strtmi	r4, [r1], -r8, lsr #12
   129ec:	mvnsle	r2, r0, lsl #24
   129f0:			; <UNDEFINED> instruction: 0x4620e7df
   129f4:	ldrdge	pc, [r4], -r3
   129f8:			; <UNDEFINED> instruction: 0xf8c4f7fd
   129fc:			; <UNDEFINED> instruction: 0xf89ab1a8
   12a00:			; <UNDEFINED> instruction: 0xf89a8015
   12a04:	stmdavs	r3, {r0, r1, r2, r4, ip, pc}^
   12a08:	ldmdavs	fp, {r1, r8, sp}^
   12a0c:	strbmi	r7, [r2, #-3418]	; 0xfffff2a6
   12a10:	addhi	pc, r3, r0, asr #32
   12a14:			; <UNDEFINED> instruction: 0x2050f895
   12a18:	strle	r0, [r2, #-1938]	; 0xfffff86e
   12a1c:	strbmi	r7, [fp, #-3547]	; 0xfffff225
   12a20:			; <UNDEFINED> instruction: 0xf7fdd17b
   12a24:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   12a28:	strcs	sp, [r1], -sp, ror #3
   12a2c:	mulscc	r5, sl, r8
   12a30:	ldmdale	fp!, {r0, r8, r9, fp, sp}^
   12a34:			; <UNDEFINED> instruction: 0x3050f895
   12a38:	stmdaeq	r2, {r0, r1, r4, ip, sp, lr, pc}
   12a3c:	addshi	pc, r1, r0
   12a40:	blcs	2d6f4 <ftello64@plt+0x29b78>
   12a44:	rscshi	pc, sl, r0, asr #32
   12a48:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr}
   12a4c:	cdpcs	0, 0, cr13, cr0, cr3, {2}
   12a50:			; <UNDEFINED> instruction: 0x4621d077
   12a54:			; <UNDEFINED> instruction: 0xf7ff4628
   12a58:	strtmi	pc, [r0], -r7, lsl #16
   12a5c:			; <UNDEFINED> instruction: 0xf7fd2102
   12a60:			; <UNDEFINED> instruction: 0x4604f891
   12a64:	mvnsle	r2, r0, lsl #16
   12a68:			; <UNDEFINED> instruction: 0xf105e7a3
   12a6c:	andls	r0, r3, r0, lsl r0
   12a70:	mcrr2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
   12a74:			; <UNDEFINED> instruction: 0x46314632
   12a78:			; <UNDEFINED> instruction: 0xf7f09803
   12a7c:			; <UNDEFINED> instruction: 0x4626eb98
   12a80:	ands	fp, pc, r0, lsr r1	; <UNPREDICTABLE>
   12a84:	stmdbvs	r8!, {r0, r1, r4, r5, r6, fp, sp, lr}
   12a88:	ldclvc	8, cr6, [r9, #364]	; 0x16c
   12a8c:	svc	0x00acf7f0
   12a90:	tstcs	r2, r0, lsr r6
   12a94:			; <UNDEFINED> instruction: 0xf876f7fd
   12a98:	stmdacs	r0, {r1, r2, r9, sl, lr}
   12a9c:	stmibvs	fp!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   12aa0:	blcs	2cf64 <ftello64@plt+0x293e8>
   12aa4:	adcshi	pc, lr, r0
   12aa8:	blcs	2d75c <ftello64@plt+0x29be0>
   12aac:	addhi	pc, r3, r0
   12ab0:	mrrcne	10, 10, r6, r0, cr10
   12ab4:			; <UNDEFINED> instruction: 0x4638d07f
   12ab8:			; <UNDEFINED> instruction: 0x46314633
   12abc:	blx	fe3ceafc <ftello64@plt+0xfe3caf80>
   12ac0:	addle	r2, ip, r0, lsl #16
   12ac4:	svc	0x0046f7f0
   12ac8:	stmmi	r7, {r0, r9, sl, lr}
   12acc:			; <UNDEFINED> instruction: 0xf01c4478
   12ad0:	blvs	ffa5249c <ftello64@plt+0xffa4e920>
   12ad4:	stmibmi	r5, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
   12ad8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12adc:	bl	fead0aa4 <ftello64@plt+0xfeaccf28>
   12ae0:	mrc2	0, 1, pc, cr6, cr12, {0}
   12ae4:	blcs	8c9b8 <ftello64@plt+0x88e3c>
   12ae8:	eoreq	pc, r0, #79	; 0x4f
   12aec:			; <UNDEFINED> instruction: 0xf47f646a
   12af0:			; <UNDEFINED> instruction: 0xf895af57
   12af4:			; <UNDEFINED> instruction: 0x07993050
   12af8:	adcshi	pc, r4, r0, asr #2
   12afc:	tstlt	r3, fp, lsr #22
   12b00:			; <UNDEFINED> instruction: 0xf7fee0a6
   12b04:			; <UNDEFINED> instruction: 0x4620ffb1
   12b08:			; <UNDEFINED> instruction: 0xf7fd2102
   12b0c:			; <UNDEFINED> instruction: 0x4604f83b
   12b10:	strtmi	r4, [r1], -r8, lsr #12
   12b14:	mvnsle	r2, r0, lsl #24
   12b18:	ldmdbmi	r5!, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}^
   12b1c:	andcs	r2, r0, r5, lsl #4
   12b20:			; <UNDEFINED> instruction: 0xf7f04479
   12b24:			; <UNDEFINED> instruction: 0xf01ceb88
   12b28:			; <UNDEFINED> instruction: 0xe77ffe13
   12b2c:	andcs	r4, r5, #1851392	; 0x1c4000
   12b30:	ldrbtmi	r2, [r9], #-0
   12b34:	bl	1fd0afc <ftello64@plt+0x1fccf80>
   12b38:	mulsne	r5, sl, r8
   12b3c:	mcr2	0, 0, pc, cr8, cr12, {0}	; <UNPREDICTABLE>
   12b40:	strtmi	lr, [r1], -r5, lsl #15
   12b44:			; <UNDEFINED> instruction: 0xf7fe4628
   12b48:	blvs	ffa5298c <ftello64@plt+0xffa4ee10>
   12b4c:	stmdbmi	sl!, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   12b50:	andcs	r2, r0, r5, lsl #4
   12b54:			; <UNDEFINED> instruction: 0xf7f04479
   12b58:			; <UNDEFINED> instruction: 0xf01ceb6e
   12b5c:	blvs	ffa52410 <ftello64@plt+0xffa4e894>
   12b60:			; <UNDEFINED> instruction: 0xf105e6e8
   12b64:	andls	r0, r3, r0, lsl r0
   12b68:	blx	ff34eb7a <ftello64@plt+0xff34affe>
   12b6c:			; <UNDEFINED> instruction: 0xf89a9803
   12b70:			; <UNDEFINED> instruction: 0x46421017
   12b74:	bl	6d0b3c <ftello64@plt+0x6ccfc0>
   12b78:	cmple	sl, r0, lsl #16
   12b7c:	ssatmi	fp, #1, lr, lsl #6
   12b80:	tstcs	r2, r0, asr #12
   12b84:			; <UNDEFINED> instruction: 0xfffef7fc
   12b88:	mvnlt	r4, r0, lsl #13
   12b8c:	ldrdcc	pc, [r4], -r8
   12b90:	ldclvc	8, cr6, [r8, #364]	; 0x16c
   12b94:	blx	ff3ceba8 <ftello64@plt+0xff3cb02c>
   12b98:	mvnsle	r2, r0, lsl #16
   12b9c:	ldrdcc	pc, [r4], -r8
   12ba0:			; <UNDEFINED> instruction: 0x9010f8d5
   12ba4:	ldclvc	8, cr6, [r8, #364]	; 0x16c
   12ba8:	blx	fedcebbc <ftello64@plt+0xfedcb040>
   12bac:	strbmi	r4, [r8], -r1, lsl #12
   12bb0:	svc	0x001af7f0
   12bb4:	smlattcs	r0, r4, r7, lr
   12bb8:	tstls	r0, r8, lsr r6
   12bbc:	bvs	ffaad570 <ftello64@plt+0xffaa99f4>
   12bc0:			; <UNDEFINED> instruction: 0xf982f00e
   12bc4:			; <UNDEFINED> instruction: 0xf8d7e77c
   12bc8:	blcc	5f020 <ftello64@plt+0x5b4a4>
   12bcc:	stmdble	r5, {r0, r8, r9, fp, sp}
   12bd0:			; <UNDEFINED> instruction: 0x2016f8ba
   12bd4:	tstcs	r1, #64, 4	; <UNPREDICTABLE>
   12bd8:	mlsle	pc, sl, r2, r4	; <UNPREDICTABLE>
   12bdc:	stmdbvs	pc!, {r0, r1, r3, r4, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
   12be0:	ldrble	r0, [sp], #-1435	; 0xfffffa65
   12be4:	stmibvs	fp!, {r0, r3, r5, r6, r8, fp, sp, lr}^
   12be8:	suble	r2, r8, r0, lsl #22
   12bec:	mulscc	r5, sl, r8
   12bf0:			; <UNDEFINED> instruction: 0xf1a36b2a
   12bf4:	blx	fecd3800 <ftello64@plt+0xfeccfc84>
   12bf8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   12bfc:	eorsle	r2, r7, r0, lsl #20
   12c00:	mrrcne	10, 10, r6, r0, cr10
   12c04:			; <UNDEFINED> instruction: 0x4638d034
   12c08:			; <UNDEFINED> instruction: 0xf9e8f00e
   12c0c:			; <UNDEFINED> instruction: 0xf43f2800
   12c10:			; <UNDEFINED> instruction: 0xf7f0af1e
   12c14:	strmi	lr, [r1], -r0, lsr #29
   12c18:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   12c1c:	stc2l	0, cr15, [sl, #112]	; 0x70
   12c20:	str	r6, [r7], r8, ror #23
   12c24:			; <UNDEFINED> instruction: 0x6c286969
   12c28:			; <UNDEFINED> instruction: 0xf0239103
   12c2c:	stmdbls	r3, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
   12c30:			; <UNDEFINED> instruction: 0x46024633
   12c34:			; <UNDEFINED> instruction: 0xf00e4638
   12c38:	smlsld	pc, r1, fp, r8	; <UNPREDICTABLE>
   12c3c:	andcs	r4, r5, #48, 18	; 0xc0000
   12c40:	ldrbtmi	r2, [r9], #-0
   12c44:	b	ffdd0c0c <ftello64@plt+0xffdcd090>
   12c48:	ldc2	0, cr15, [r4, #112]!	; 0x70
   12c4c:	ldrbt	r6, [r1], -r8, ror #23
   12c50:	andcs	r4, r5, #44, 18	; 0xb0000
   12c54:	ldrbtmi	r2, [r9], #-0
   12c58:	b	ffb50c20 <ftello64@plt+0xffb4d0a4>
   12c5c:	stc2	0, cr15, [sl, #112]!	; 0x70
   12c60:	strbt	r6, [r7], -r8, ror #23
   12c64:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   12c68:	stc2	0, cr15, [r4, #112]!	; 0x70
   12c6c:	strbt	r6, [r1], -r8, ror #23
   12c70:	ldrtmi	r9, [r8], -r0, lsl #6
   12c74:	bvs	ffaad628 <ftello64@plt+0xffaa9aac>
   12c78:			; <UNDEFINED> instruction: 0xf926f00e
   12c7c:	stcvs	7, cr14, [r8], #-792	; 0xfffffce8
   12c80:			; <UNDEFINED> instruction: 0xf0239103
   12c84:			; <UNDEFINED> instruction: 0xf89af967
   12c88:	stmdbls	r3, {r0, r2, r4, ip, sp}
   12c8c:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
   12c90:			; <UNDEFINED> instruction: 0xf383fab3
   12c94:			; <UNDEFINED> instruction: 0x4602095b
   12c98:			; <UNDEFINED> instruction: 0xf00e4638
   12c9c:	ldr	pc, [r5, r9, lsr #16]!
   12ca0:			; <UNDEFINED> instruction: 0x4638491a
   12ca4:			; <UNDEFINED> instruction: 0xf7f04479
   12ca8:	stmdbvs	r9!, {r1, r4, r5, r6, sl, fp, sp, lr, pc}^
   12cac:	strmi	fp, [r8], -r1, lsr #3
   12cb0:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
   12cb4:	stcl	7, cr15, [sl], #-960	; 0xfffffc40
   12cb8:	ldr	r6, [r3, pc, lsr #18]
   12cbc:	mulscc	r5, sl, r8
   12cc0:	orrle	r2, fp, r1, lsl #22
   12cc4:	mulsne	r7, sl, r8
   12cc8:	andseq	pc, r4, r5, lsl #2
   12ccc:			; <UNDEFINED> instruction: 0xf7f02200
   12cd0:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
   12cd4:	ldr	sp, [ip, r2, lsl #1]
   12cd8:	str	r6, [r4, pc, lsr #18]
   12cdc:	andeq	r2, r4, r8, lsl #5
   12ce0:	andeq	r0, r0, r4, asr r4
   12ce4:	andeq	r9, r2, r6, ror pc
   12ce8:	andeq	r9, r2, r0, ror #26
   12cec:	andeq	r9, r2, r2, lsr #28
   12cf0:	andeq	r9, r2, r8, ror #26
   12cf4:	andeq	r9, r2, r2, lsr #27
   12cf8:	strdeq	r9, [r2], -r4
   12cfc:	andeq	r9, r2, r2, lsl ip
   12d00:	andeq	r9, r2, r6, lsl #24
   12d04:	strdeq	r9, [r2], -r2
   12d08:	strdeq	r9, [r2], -lr
   12d0c:	andeq	r9, r2, r8, ror #10
   12d10:	andeq	r9, r2, r2, ror #10
   12d14:	ldrblt	r6, [r0, #-2123]!	; 0xfffff7b5
   12d18:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   12d1c:	blcs	64534 <ftello64@plt+0x609b8>
   12d20:	blvs	ff986d64 <ftello64@plt+0xff9831e8>
   12d24:	teqlt	sp, r0, lsr r6
   12d28:	mrc2	7, 5, pc, cr2, cr12, {7}
   12d2c:	strtmi	r4, [r8], -r1, lsl #12
   12d30:	mcr2	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
   12d34:	ldcllt	0, cr2, [r0, #-4]!
   12d38:	mcr2	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   12d3c:	andcs	r6, r1, r0, ror #7
   12d40:			; <UNDEFINED> instruction: 0xf7ffbd70
   12d44:	strb	pc, [ip, r7, ror #27]!	; <UNPREDICTABLE>
   12d48:	svcmi	0x00f0e92d
   12d4c:			; <UNDEFINED> instruction: 0xf8df4690
   12d50:	addlt	r2, fp, r8, lsl #10
   12d54:	strcc	pc, [r4, #-2271]	; 0xfffff721
   12d58:	ldrbtmi	r4, [sl], #-1665	; 0xfffff97f
   12d5c:	strvc	pc, [r0, #-2271]	; 0xfffff721
   12d60:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   12d64:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   12d68:			; <UNDEFINED> instruction: 0xf04f9309
   12d6c:	mrslt	r0, (UNDEF: 113)
   12d70:	tstcs	r0, fp, lsl #12
   12d74:	tstcc	r1, fp, asr r8
   12d78:	mvnsle	r2, r0, lsl #22
   12d7c:	vmls.i8	d2, d0, d16
   12d80:	andcs	r8, r8, lr, lsl r2
   12d84:			; <UNDEFINED> instruction: 0xf7f0ae03
   12d88:	movwcs	lr, #2262	; 0x8d6
   12d8c:			; <UNDEFINED> instruction: 0xf8c5469a
   12d90:			; <UNDEFINED> instruction: 0xf8cd8040
   12d94:	ldrtmi	r8, [fp], ip
   12d98:	strbhi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   12d9c:	movwcc	lr, #18893	; 0x49cd
   12da0:	movwcc	lr, #27085	; 0x69cd
   12da4:	movwls	r4, #34040	; 0x84f8
   12da8:	movwcc	lr, #2496	; 0x9c0
   12dac:			; <UNDEFINED> instruction: 0xf8df4604
   12db0:	ldrbtmi	r3, [fp], #-1208	; 0xfffffb48
   12db4:			; <UNDEFINED> instruction: 0xf8df9300
   12db8:	ldrbtmi	r3, [fp], #-1204	; 0xfffffb4c
   12dbc:	vcgt.s8	d25, d0, d1
   12dc0:	strbmi	r5, [r2], -r1, lsr #7
   12dc4:	ldrtmi	r4, [r0], -r1, lsr #12
   12dc8:			; <UNDEFINED> instruction: 0xf89ef00c
   12dcc:	strmi	r1, [r7], -r3, asr #24
   12dd0:	andhi	pc, r7, #0
   12dd4:			; <UNDEFINED> instruction: 0xf0402f00
   12dd8:			; <UNDEFINED> instruction: 0xf8df80a9
   12ddc:	stmdavs	r3!, {r2, r4, r7, sl, sp}
   12de0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   12de4:			; <UNDEFINED> instruction: 0x2094f8d2
   12de8:			; <UNDEFINED> instruction: 0xf0402a00
   12dec:	stmibvs	sl!, {r0, r4, r7, pc}^
   12df0:	cmple	r8, r0, lsl #20
   12df4:	bcs	2d6a4 <ftello64@plt+0x29b28>
   12df8:	msrhi	CPSR_fsc, r0
   12dfc:	bcs	f9a76c <ftello64@plt+0xf96bf0>
   12e00:	rscshi	pc, r4, r0, lsl #4
   12e04:			; <UNDEFINED> instruction: 0xf012e8df
   12e08:			; <UNDEFINED> instruction: 0x01b40121
   12e0c:			; <UNDEFINED> instruction: 0x01ae011c
   12e10:			; <UNDEFINED> instruction: 0x01be01be
   12e14:	ldrshteq	r0, [lr], #2
   12e18:	rscseq	r0, r2, r5, lsl #2
   12e1c:	ldrhteq	r0, [r2], #25
   12e20:	ldrhteq	r0, [r2], #30
   12e24:	ldrshteq	r0, [r2], #2
   12e28:	strdeq	r0, [r5, -r2]
   12e2c:	ldrshteq	r0, [r2], #2
   12e30:	ldrshteq	r0, [r2], #2
   12e34:	ldrshteq	r0, [r2], #2
   12e38:	ldrshteq	r0, [r2], #2
   12e3c:	ldrshteq	r0, [r2], #2
   12e40:	ldrshteq	r0, [r2], #2
   12e44:	ldrshteq	r0, [r2], #2
   12e48:	ldrshteq	r0, [r2], #2
   12e4c:	ldrshteq	r0, [r2], #2
   12e50:	ldrshteq	r0, [r2], #2
   12e54:	ldrshteq	r0, [r2], #2
   12e58:	ldrshteq	r0, [r2], #2
   12e5c:	ldrshteq	r0, [r2], #2
   12e60:	ldrshteq	r0, [r2], #2
   12e64:	ldrshteq	r0, [r2], #2
   12e68:	ldrshteq	r0, [r2], #2
   12e6c:	ldrshteq	r0, [r2], #2
   12e70:	ldrshteq	r0, [r2], #2
   12e74:	ldrshteq	r0, [r2], #2
   12e78:	ldrshteq	r0, [r2], #2
   12e7c:	ldrshteq	r0, [r2], #2
   12e80:	ldrshteq	r0, [r2], #2
   12e84:	cdpne	0, 5, cr0, cr10, cr8, {6}
   12e88:	vpmin.s8	d2, d0, d30
   12e8c:	ldm	pc, {r0, r1, r2, r3, r5, r7, pc}^	; <UNPREDICTABLE>
   12e90:	cmneq	r9, r2, lsl r0	; <UNPREDICTABLE>
   12e94:	cmneq	r9, pc, ror #2
   12e98:	cmneq	r9, r9, ror #2
   12e9c:	adceq	r0, sp, r9, ror r1
   12ea0:	ldrheq	r0, [r9, #-9]!
   12ea4:	cmneq	r4, sp, lsr #1
   12ea8:	cmneq	r9, sp, lsr #1
   12eac:	adceq	r0, sp, sp, lsr #1
   12eb0:	adceq	r0, sp, sp, lsr #1
   12eb4:	adceq	r0, sp, r9, ror r1
   12eb8:	adceq	r0, sp, sp, lsr #1
   12ebc:	adceq	r0, sp, sp, lsr #1
   12ec0:	adceq	r0, sp, sp, lsr #1
   12ec4:	adceq	r0, sp, sp, lsr #1
   12ec8:	adceq	r0, sp, sp, lsr #1
   12ecc:	adceq	r0, sp, sp, lsr #1
   12ed0:	adceq	r0, sp, sp, lsr #1
   12ed4:	adceq	r0, sp, sp, lsr #1
   12ed8:	adceq	r0, sp, sp, lsr #1
   12edc:	adceq	r0, sp, sp, lsr #1
   12ee0:	adceq	r0, sp, sp, lsr #1
   12ee4:	adceq	r0, sp, sp, lsr #1
   12ee8:	adceq	r0, sp, sp, lsr #1
   12eec:	adceq	r0, sp, sp, lsr #1
   12ef0:	adceq	r0, sp, sp, lsr #1
   12ef4:	adceq	r0, sp, sp, lsr #1
   12ef8:	adceq	r0, sp, sp, lsr #1
   12efc:	adceq	r0, sp, sp, lsr #1
   12f00:	adceq	r0, sp, sp, lsr #1
   12f04:	adceq	r0, sp, sp, lsr #1
   12f08:	adceq	r0, sp, sp, lsr #1
   12f0c:	addeq	r0, r3, sp, lsr #1
   12f10:	bcs	45a880 <ftello64@plt+0x456d04>
   12f14:	ldm	pc, {r1, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12f18:	ldmibvs	r8, {r1, ip, sp, lr, pc}
   12f1c:	stmdbvs	r9!, {r0, r1, r4, r7, r8, fp, sp, lr}^
   12f20:	ldmdbvs	ip!, {r0, r3, r5, r6, r8, sl, ip, sp, lr}^
   12f24:	stmdbvs	r9!, {r0, r3, r5, r6, r8, fp, sp, lr}^
   12f28:			; <UNDEFINED> instruction: 0x7c696969
   12f2c:			; <UNDEFINED> instruction: 0x46204631
   12f30:	mcr2	7, 7, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   12f34:	blcs	3bfa28 <ftello64@plt+0x3bbeac>
   12f38:	blmi	ff387470 <ftello64@plt+0xff3838f4>
   12f3c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12f40:			; <UNDEFINED> instruction: 0x0094f8d3
   12f44:	cmple	r5, r0, lsl #16
   12f48:	strmi	r2, [r2], lr, lsl #30
   12f4c:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
   12f50:	beq	4f094 <ftello64@plt+0x4b518>
   12f54:			; <UNDEFINED> instruction: 0xf7ff4628
   12f58:	blvs	1a522d4 <ftello64@plt+0x1a4e758>
   12f5c:	stmdb	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12f60:			; <UNDEFINED> instruction: 0x46204631
   12f64:	mcr2	7, 6, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   12f68:	blcs	39b88 <ftello64@plt+0x3600c>
   12f6c:	msrhi	CPSR_x, r0, asr #32
   12f70:			; <UNDEFINED> instruction: 0xf7f04620
   12f74:			; <UNDEFINED> instruction: 0xf105e93c
   12f78:			; <UNDEFINED> instruction: 0xf0020010
   12f7c:	bmi	fef91690 <ftello64@plt+0xfef8db14>
   12f80:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
   12f84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12f88:	subsmi	r9, sl, r9, lsl #22
   12f8c:	msrhi	SPSR_x, r0, asr #32
   12f90:	andlt	r4, fp, r0, asr r6
   12f94:	svchi	0x00f0e8bd
   12f98:	strtmi	r4, [r8], -r1, lsr #12
   12f9c:	mrc2	7, 5, pc, cr10, cr15, {7}
   12fa0:	blcs	ad034 <ftello64@plt+0xa94b8>
   12fa4:	blcs	502c0c <ftello64@plt+0x4ff090>
   12fa8:			; <UNDEFINED> instruction: 0xf1a3d00a
   12fac:			; <UNDEFINED> instruction: 0xf895030b
   12fb0:	blx	fecdb0f8 <ftello64@plt+0xfecd757c>
   12fb4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   12fb8:	subeq	pc, r1, #-1946157055	; 0x8c000001
   12fbc:	subscs	pc, r0, r5, lsl #17
   12fc0:	andle	r1, r7, r2, asr #24
   12fc4:			; <UNDEFINED> instruction: 0x2008b1b8
   12fc8:	svc	0x00b4f7ef
   12fcc:	strmi	r2, [r4], -r0, lsl #6
   12fd0:	movwcc	lr, #2496	; 0x9c0
   12fd4:	beq	8f118 <ftello64@plt+0x8b59c>
   12fd8:	blvs	ffc0cba4 <ftello64@plt+0xffc09028>
   12fdc:			; <UNDEFINED> instruction: 0xf0402f00
   12fe0:	stmiami	r5!, {r0, r2, r3, r8, pc}
   12fe4:			; <UNDEFINED> instruction: 0xf01c4478
   12fe8:	stmdavs	r3!, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   12fec:	svclt	0x00182b13
   12ff0:			; <UNDEFINED> instruction: 0xf0402b02
   12ff4:	ldrtmi	r8, [r1], -pc, asr #1
   12ff8:			; <UNDEFINED> instruction: 0xf7f34620
   12ffc:			; <UNDEFINED> instruction: 0xf04ffe7b
   13000:	ldrb	r0, [ip], r1, lsl #20
   13004:	strtmi	r4, [r8], -r1, lsr #12
   13008:	mrc2	7, 4, pc, cr8, cr13, {7}
   1300c:	strmi	fp, [r2], r8, lsr #2
   13010:	strtmi	lr, [r1], -r0, lsr #15
   13014:			; <UNDEFINED> instruction: 0xf7fd4628
   13018:	stmdavs	r3!, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   1301c:	svclt	0x00182b13
   13020:	sbcsle	r2, r7, r2, lsl #22
   13024:	movweq	pc, #45475	; 0xb1a3	; <UNPREDICTABLE>
   13028:			; <UNDEFINED> instruction: 0x2050f895
   1302c:			; <UNDEFINED> instruction: 0xf383fab3
   13030:	beq	8f174 <ftello64@plt+0x8b5f8>
   13034:	vmul.p32	q8, <illegal reg q1.5>, <illegal reg q5.5>
   13038:			; <UNDEFINED> instruction: 0xf8850241
   1303c:	ssat	r2, #31, r0, asr #0
   13040:	strtmi	r4, [r8], -r1, lsr #12
   13044:			; <UNDEFINED> instruction: 0xf87ef7fd
   13048:	strtmi	lr, [r2], -r7, ror #15
   1304c:	strbmi	r4, [r8], -r9, lsr #12
   13050:			; <UNDEFINED> instruction: 0xffa6f7fc
   13054:	cdpne	7, 5, cr14, cr10, cr1, {7}
   13058:	stmiale	r7, {r1, r2, r3, r4, r5, r9, fp, sp}^
   1305c:			; <UNDEFINED> instruction: 0xf851a102
   13060:	ldrmi	r2, [r1], #-34	; 0xffffffde
   13064:	svclt	0x00004708
   13068:			; <UNDEFINED> instruction: 0xffffffe3
   1306c:	andeq	r0, r0, r9, lsl #2
   13070:			; <UNDEFINED> instruction: 0xffffffd9
   13074:	strdeq	r0, [r0], -sp
   13078:	andeq	r0, r0, r7, asr #3
   1307c:	andeq	r0, r0, r7, asr #3
   13080:			; <UNDEFINED> instruction: 0xffffff73
   13084:			; <UNDEFINED> instruction: 0xffffff9d
   13088:			; <UNDEFINED> instruction: 0xffffffab
   1308c:			; <UNDEFINED> instruction: 0xffffff85
   13090:	andeq	r0, r0, r3, lsl r1
   13094:	ldrdeq	r0, [r0], -r7
   13098:	muleq	r0, r1, r1
   1309c:			; <UNDEFINED> instruction: 0xffffff73
   130a0:			; <UNDEFINED> instruction: 0xffffff85
   130a4:			; <UNDEFINED> instruction: 0xffffff85
   130a8:			; <UNDEFINED> instruction: 0xffffff85
   130ac:			; <UNDEFINED> instruction: 0xffffffab
   130b0:			; <UNDEFINED> instruction: 0xffffff85
   130b4:			; <UNDEFINED> instruction: 0xffffff85
   130b8:			; <UNDEFINED> instruction: 0xffffff85
   130bc:			; <UNDEFINED> instruction: 0xffffff85
   130c0:			; <UNDEFINED> instruction: 0xffffff85
   130c4:			; <UNDEFINED> instruction: 0xffffff85
   130c8:			; <UNDEFINED> instruction: 0xffffff85
   130cc:			; <UNDEFINED> instruction: 0xffffff85
   130d0:			; <UNDEFINED> instruction: 0xffffff85
   130d4:			; <UNDEFINED> instruction: 0xffffff85
   130d8:			; <UNDEFINED> instruction: 0xffffff85
   130dc:			; <UNDEFINED> instruction: 0xffffff85
   130e0:			; <UNDEFINED> instruction: 0xffffff85
   130e4:			; <UNDEFINED> instruction: 0xffffff85
   130e8:			; <UNDEFINED> instruction: 0xffffff85
   130ec:			; <UNDEFINED> instruction: 0xffffff85
   130f0:			; <UNDEFINED> instruction: 0xffffff85
   130f4:			; <UNDEFINED> instruction: 0xffffff85
   130f8:			; <UNDEFINED> instruction: 0xffffff85
   130fc:			; <UNDEFINED> instruction: 0xffffff85
   13100:			; <UNDEFINED> instruction: 0xffffff85
   13104:			; <UNDEFINED> instruction: 0xffffff85
   13108:			; <UNDEFINED> instruction: 0xffffff85
   1310c:			; <UNDEFINED> instruction: 0xffffff85
   13110:			; <UNDEFINED> instruction: 0xffffff85
   13114:			; <UNDEFINED> instruction: 0xffffff85
   13118:			; <UNDEFINED> instruction: 0xffffff85
   1311c:			; <UNDEFINED> instruction: 0xffffff85
   13120:			; <UNDEFINED> instruction: 0xffffff85
   13124:			; <UNDEFINED> instruction: 0xffffff85
   13128:			; <UNDEFINED> instruction: 0xffffff85
   1312c:			; <UNDEFINED> instruction: 0xffffff85
   13130:			; <UNDEFINED> instruction: 0xffffff85
   13134:			; <UNDEFINED> instruction: 0xffffff85
   13138:			; <UNDEFINED> instruction: 0xffffff85
   1313c:			; <UNDEFINED> instruction: 0xffffff85
   13140:			; <UNDEFINED> instruction: 0xffffff85
   13144:			; <UNDEFINED> instruction: 0xffffff85
   13148:			; <UNDEFINED> instruction: 0xffffff85
   1314c:			; <UNDEFINED> instruction: 0xffffff85
   13150:			; <UNDEFINED> instruction: 0xffffff85
   13154:			; <UNDEFINED> instruction: 0xffffff85
   13158:			; <UNDEFINED> instruction: 0xffffff85
   1315c:			; <UNDEFINED> instruction: 0xffffff85
   13160:			; <UNDEFINED> instruction: 0xffffff31
   13164:	eorseq	pc, ip, r5, lsl #2
   13168:			; <UNDEFINED> instruction: 0xf7fe4621
   1316c:			; <UNDEFINED> instruction: 0xe717fad9
   13170:	strtmi	r4, [r8], -r1, lsr #12
   13174:	blx	ff9d1174 <ftello64@plt+0xff9cd5f8>
   13178:			; <UNDEFINED> instruction: 0x4621e712
   1317c:			; <UNDEFINED> instruction: 0xf7fd4628
   13180:	smlsldx	pc, sl, sp, ip	; <UNPREDICTABLE>
   13184:	eorscs	r4, fp, sp, lsr r9
   13188:	beq	9cf2cc <ftello64@plt+0x9cb750>
   1318c:			; <UNDEFINED> instruction: 0xf00c4479
   13190:	ldrb	pc, [pc], sp, lsl #21	; <UNPREDICTABLE>
   13194:	movweq	pc, #45475	; 0xb1a3	; <UNPREDICTABLE>
   13198:			; <UNDEFINED> instruction: 0x2050f895
   1319c:			; <UNDEFINED> instruction: 0xf383fab3
   131a0:			; <UNDEFINED> instruction: 0x46204631
   131a4:	vmul.p32	q8, <illegal reg q1.5>, <illegal reg q5.5>
   131a8:			; <UNDEFINED> instruction: 0xf8850241
   131ac:			; <UNDEFINED> instruction: 0xf7f32050
   131b0:	str	pc, [r4, -r1, lsr #27]!
   131b4:	andcs	r4, r0, r1, lsr r6
   131b8:	ldc2	7, cr15, [ip, #972]	; 0x3cc
   131bc:	ldmdami	r0!, {r3, r4, r6, r7, r9, sl, sp, lr, pc}
   131c0:	beq	168f304 <ftello64@plt+0x168b788>
   131c4:			; <UNDEFINED> instruction: 0xf01c4478
   131c8:	stmdbmi	lr!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   131cc:	ldrbtmi	r2, [r9], #-59	; 0xffffffc5
   131d0:	blx	1b4f208 <ftello64@plt+0x1b4b68c>
   131d4:	stmdbmi	ip!, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}
   131d8:	ldrbtmi	r2, [r9], #-16
   131dc:	blx	19cf214 <ftello64@plt+0x19cb698>
   131e0:			; <UNDEFINED> instruction: 0xf1bae6b8
   131e4:			; <UNDEFINED> instruction: 0xf47f0f00
   131e8:	stmdbmi	r8!, {r0, r1, r4, r5, r7, r9, sl, fp, sp, pc}
   131ec:	ssatmi	r2, #27, r0
   131f0:			; <UNDEFINED> instruction: 0xf00c4479
   131f4:	ssat	pc, #14, fp, asr #20	; <UNPREDICTABLE>
   131f8:	teqlt	pc, #244736	; 0x3bc00
   131fc:			; <UNDEFINED> instruction: 0xf7fc4620
   13200:	strmi	pc, [r1], -r7, asr #24
   13204:			; <UNDEFINED> instruction: 0xf7fc4638
   13208:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   1320c:	svclt	0x00182b02
   13210:			; <UNDEFINED> instruction: 0xf43f2b13
   13214:			; <UNDEFINED> instruction: 0xf1a3aed8
   13218:			; <UNDEFINED> instruction: 0xf895030b
   1321c:	blx	fecdb364 <ftello64@plt+0xfecd77e8>
   13220:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   13224:	subeq	pc, r1, #-1946157055	; 0x8c000001
   13228:	subscs	pc, r0, r5, lsl #17
   1322c:	strtmi	lr, [r8], -fp, asr #13
   13230:	blx	1c51236 <ftello64@plt+0x1c4d6ba>
   13234:			; <UNDEFINED> instruction: 0xf7fc4620
   13238:	mvnvs	pc, #11008	; 0x2b00
   1323c:	blvs	ffc0d1d8 <ftello64@plt+0xffc0965c>
   13240:	bicsle	r2, fp, r0, lsl #30
   13244:			; <UNDEFINED> instruction: 0xf01c9800
   13248:			; <UNDEFINED> instruction: 0xe6cefab5
   1324c:			; <UNDEFINED> instruction: 0xf01c9801
   13250:			; <UNDEFINED> instruction: 0xe6cafab1
   13254:	stmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13258:	andeq	r1, r4, r6, asr #28
   1325c:	andeq	r0, r0, r8, lsl #8
   13260:	andeq	r1, r4, ip, lsr lr
   13264:	andeq	r9, r2, ip, lsr #32
   13268:	andeq	r9, r2, lr, ror #23
   1326c:	ldrdeq	r9, [r2], -r2
   13270:	andeq	r0, r0, r4, asr r4
   13274:	andeq	r1, r4, lr, lsl ip
   13278:	muleq	r2, r4, r9
   1327c:	andeq	r8, r2, r4, ror r8
   13280:	andeq	r9, r2, r8, lsl #15
   13284:	andeq	r8, r2, sl, asr r9
   13288:	andeq	r0, r3, lr, lsr #21
   1328c:	ldrdeq	r0, [r3], -r8
   13290:	addlt	fp, r2, r0, ror r5
   13294:	strmi	r4, [lr], -r5, lsl #12
   13298:	cmpcs	r4, r1
   1329c:			; <UNDEFINED> instruction: 0xf7f09201
   132a0:	bls	8e1a8 <ftello64@plt+0x8a62c>
   132a4:	strtmi	r4, [r8], -r4, lsl #12
   132a8:	stmib	r4, {r0, r5, r9, sl, lr}^
   132ac:			; <UNDEFINED> instruction: 0xf7ff5600
   132b0:	strmi	pc, [r3], -fp, asr #26
   132b4:	ldrmi	r4, [ip], -r0, lsr #12
   132b8:	svc	0x0098f7ef
   132bc:	andlt	r4, r2, r0, lsr #12
   132c0:	svclt	0x0000bd70
   132c4:	mvnsmi	lr, sp, lsr #18
   132c8:	strmi	fp, [r6], -r2, lsl #1
   132cc:	andcs	r4, r1, r8, lsl #13
   132d0:			; <UNDEFINED> instruction: 0x461d2154
   132d4:	andls	r9, r1, #8, 30
   132d8:	bl	fe8d12a0 <ftello64@plt+0xfe8cd724>
   132dc:	bls	5ab90 <ftello64@plt+0x57014>
   132e0:	movwcs	fp, #7960	; 0x1f18
   132e4:	ldrtmi	r4, [r0], -r4, lsl #12
   132e8:	rscvs	r4, r5, #34603008	; 0x2100000
   132ec:	strcs	r6, [r1, #-803]	; 0xfffffcdd
   132f0:	mvnscc	pc, #79	; 0x4f
   132f4:	stmib	r4, {r0, r2, r5, r6, r7, r8, sp, lr}^
   132f8:	rsbvs	r6, r7, #0, 16
   132fc:			; <UNDEFINED> instruction: 0xf7ff62a3
   13300:	strmi	pc, [r5], -r3, lsr #26
   13304:			; <UNDEFINED> instruction: 0xf894b958
   13308:			; <UNDEFINED> instruction: 0x07db3050
   1330c:	stmdavs	r3!, {r1, r2, r3, r8, sl, ip, lr, pc}^
   13310:			; <UNDEFINED> instruction: 0xf893b12b
   13314:			; <UNDEFINED> instruction: 0xf0422050
   13318:			; <UNDEFINED> instruction: 0xf8830201
   1331c:			; <UNDEFINED> instruction: 0x46202050
   13320:	svc	0x0064f7ef
   13324:	andlt	r4, r2, r8, lsr #12
   13328:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1332c:	andscs	r4, r0, sl, lsl #18
   13330:			; <UNDEFINED> instruction: 0xf00c4479
   13334:	stmdbmi	r9, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   13338:	strtmi	r2, [r8], -r5, lsl #4
   1333c:	ldrcs	r4, [sl, #-1145]!	; 0xfffffb87
   13340:	svc	0x0078f7ef
   13344:	blx	dcf3bc <ftello64@plt+0xdcb840>
   13348:			; <UNDEFINED> instruction: 0xf7ef4620
   1334c:	qsaxmi	lr, r8, r0
   13350:	pop	{r1, ip, sp, pc}
   13354:	svclt	0x000081f0
   13358:	andeq	r5, r2, r8, lsl #30
   1335c:	andeq	r9, r2, r8, ror r6
   13360:	mvnsmi	lr, sp, lsr #18
   13364:	strmi	r4, [lr], -r0, lsl #13
   13368:	cmpcs	r4, r1
   1336c:			; <UNDEFINED> instruction: 0x461d4617
   13370:	ldmib	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13374:	eorsle	r2, r7, r0, lsl #16
   13378:	strmi	r1, [r4], -fp, ror #24
   1337c:			; <UNDEFINED> instruction: 0xf04f6285
   13380:			; <UNDEFINED> instruction: 0xf8c00101
   13384:	svclt	0x00188000
   13388:	subvs	r2, r6, r1, lsl #6
   1338c:			; <UNDEFINED> instruction: 0x6323463a
   13390:	movwcs	r4, #1600	; 0x640
   13394:	rscvs	r6, r3, #1073741880	; 0x40000038
   13398:			; <UNDEFINED> instruction: 0xf7ff4621
   1339c:			; <UNDEFINED> instruction: 0x4605fcd5
   133a0:			; <UNDEFINED> instruction: 0xf894b958
   133a4:			; <UNDEFINED> instruction: 0x07db3050
   133a8:	stmdavs	r3!, {r0, r2, r3, r8, sl, ip, lr, pc}^
   133ac:			; <UNDEFINED> instruction: 0xf893b12b
   133b0:			; <UNDEFINED> instruction: 0xf0422050
   133b4:			; <UNDEFINED> instruction: 0xf8830201
   133b8:			; <UNDEFINED> instruction: 0x46202050
   133bc:	svc	0x0016f7ef
   133c0:	pop	{r3, r5, r9, sl, lr}
   133c4:	stmdbmi	ip, {r4, r5, r6, r7, r8, pc}
   133c8:	ldrbtmi	r2, [r9], #-16
   133cc:			; <UNDEFINED> instruction: 0xf96ef00c
   133d0:	strtmi	r4, [r8], -sl, lsl #18
   133d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   133d8:			; <UNDEFINED> instruction: 0xf7ef253a
   133dc:			; <UNDEFINED> instruction: 0xf2c0ef2c
   133e0:			; <UNDEFINED> instruction: 0xf01c2500
   133e4:	strb	pc, [r8, r7, ror #19]!	; <UNPREDICTABLE>
   133e8:	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   133ec:	vaddw.s8	<illegal reg q13.5>, q0, d8
   133f0:	strmi	r2, [r5], -r0
   133f4:	svclt	0x0000e7e4
   133f8:	andeq	r5, r2, lr, ror #28
   133fc:	ldrdeq	r9, [r2], -lr
   13400:	strmi	r6, [r2], -fp, lsl #22
   13404:			; <UNDEFINED> instruction: 0x460cb530
   13408:	addlt	r6, r3, r8, lsl #16
   1340c:	bvs	fe2ff860 <ftello64@plt+0xfe2fbce4>
   13410:	tstle	r7, sp, asr ip
   13414:	strtmi	r6, [r1], -r5, ror #20
   13418:	strls	r6, [r0, #-2787]	; 0xfffff51d
   1341c:			; <UNDEFINED> instruction: 0xff52f7ff
   13420:	ldclt	0, cr11, [r0, #-12]!
   13424:	pop	{r0, r1, ip, sp, pc}
   13428:			; <UNDEFINED> instruction: 0xf7ff4030
   1342c:	svclt	0x0000bf99
   13430:	addlt	fp, r2, r0, ror r5
   13434:	strmi	r4, [lr], -r5, lsl #12
   13438:	cmpcs	r4, r1
   1343c:			; <UNDEFINED> instruction: 0xf7f09201
   13440:	bls	8e008 <ftello64@plt+0x8a48c>
   13444:	strmi	r2, [r4], -r1, lsl #6
   13448:	strtmi	r4, [r1], -r8, lsr #12
   1344c:	eorvs	r6, r5, r6, rrx
   13450:			; <UNDEFINED> instruction: 0xf7ff6223
   13454:			; <UNDEFINED> instruction: 0x4603fc79
   13458:	ldrmi	r4, [ip], -r0, lsr #12
   1345c:	cdp	7, 12, cr15, cr6, cr15, {7}
   13460:	andlt	r4, r2, r0, lsr #12
   13464:	svclt	0x0000bd70
   13468:	stmdavs	r8, {r1, r9, sl, lr}
   1346c:	svclt	0x00e0f7ff
   13470:	tstcs	r0, r4, lsr #22
   13474:	ldrbtmi	fp, [fp], #-1264	; 0xfffffb10
   13478:	ldrbvc	pc, [r8, #1615]!	; 0x64f	; <UNPREDICTABLE>
   1347c:	ldrbtvc	pc, [ip], #1615	; 0x64f	; <UNPREDICTABLE>
   13480:	ldrbvc	pc, [pc, #1743]!	; 13b57 <ftello64@plt+0xffdb>	; <UNPREDICTABLE>
   13484:	ldrbtvc	pc, [pc], #1743	; 1348c <ftello64@plt+0xf910>	; <UNPREDICTABLE>
   13488:	bne	ff91a044 <ftello64@plt+0xff9164c8>
   1348c:	strvc	pc, [r0, -r3, lsl #10]
   13490:	ldrbtmi	pc, [fp], r4, asr #12	; <UNPREDICTABLE>
   13494:	vsubhn.i16	d20, q0, q5
   13498:			; <UNDEFINED> instruction: 0xf8430686
   1349c:	and	r1, r1, r4, lsl #22
   134a0:	blcs	1515f4 <ftello64@plt+0x14da78>
   134a4:	andseq	r0, r2, #81	; 0x51
   134a8:	andeq	lr, r6, r1, lsl #21
   134ac:			; <UNDEFINED> instruction: 0xf845bf55
   134b0:			; <UNDEFINED> instruction: 0xf8451013
   134b4:			; <UNDEFINED> instruction: 0xf8440013
   134b8:			; <UNDEFINED> instruction: 0xf8440013
   134bc:	adcsmi	r1, fp, #19
   134c0:	bmi	487c80 <ftello64@plt+0x484104>
   134c4:	ldrbtmi	r2, [sl], #-511	; 0xfffffe01
   134c8:	mvnscc	pc, #536870912	; 0x20000000
   134cc:	rscsmi	pc, pc, #536870912	; 0x20000000
   134d0:	svcne	0x0001f803
   134d4:			; <UNDEFINED> instruction: 0xd1fb429a
   134d8:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   134dc:	cmplt	r3, fp, lsl #16
   134e0:	andcs	r4, r0, #2816	; 0xb00
   134e4:	stmiane	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   134e8:	svccc	0x0001f811
   134ec:	strcs	pc, [r0], #-2176	; 0xfffff780
   134f0:	blcs	1fcfc <ftello64@plt+0x1c180>
   134f4:	blmi	207cd8 <ftello64@plt+0x20415c>
   134f8:	lfmlt	f2, 2, [r0], #4
   134fc:			; <UNDEFINED> instruction: 0xf8c3447b
   13500:	ldrbmi	r2, [r0, -r0, lsl #10]!
   13504:	strdeq	r2, [r4], -lr
   13508:	andeq	r2, r4, lr, lsr #7
   1350c:	andeq	r1, r4, r2, asr #25
   13510:	muleq	r4, r0, r3
   13514:	andeq	r2, r4, r8, ror r3
   13518:	ldreq	r7, [r9], -r3, lsl #16
   1351c:	ldrbeq	sp, [sl], -r8, lsr #10
   13520:			; <UNDEFINED> instruction: 0xf003d528
   13524:	blcc	54228 <ftello64@plt+0x506ac>
   13528:	stmdale	r1!, {r1, r2, r3, r4, r5, r8, r9, fp, sp}
   1352c:			; <UNDEFINED> instruction: 0xf003e8df
   13530:	bcc	ea1e20 <ftello64@plt+0xe9e2a4>
   13534:	ldmdacc	sl!, {r1, r3, r4, r5, r9, fp, ip, sp}
   13538:	bcc	e21e20 <ftello64@plt+0xe1e2a4>
   1353c:	stmdacc	r0!, {r1, r3, r4, r5, r9, fp, ip, sp}
   13540:	eorscs	r3, sl, sl, lsr r8
   13544:	eorcs	r2, r0, r0, lsr #32
   13548:	eorcs	r2, r0, r0, lsr #32
   1354c:	eorcs	r2, r0, r0, lsr #32
   13550:	eorcs	r2, r0, r0, lsr #32
   13554:	eorcs	r2, r0, r0, lsr #32
   13558:	eorcs	r2, r0, r0, lsr #32
   1355c:	eorcs	r2, r0, r0, lsr #32
   13560:	eorcs	r2, r0, r0, lsr #32
   13564:	eorcs	r2, r0, r0, lsr #32
   13568:	eorcs	r2, r0, r0, lsr #32
   1356c:	eorseq	r2, r8, r8, lsr r0
   13570:	ldrbmi	r2, [r0, -r1]!
   13574:	addeq	pc, r3, #201326595	; 0xc000003
   13578:	bcs	361d84 <ftello64@plt+0x35e208>
   1357c:	ldm	pc, {r3, r4, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   13580:	streq	pc, [r7, -r2]
   13584:	streq	r0, [r7, -r7, lsl #14]
   13588:	streq	r0, [pc, -r7, lsl #30]
   1358c:	streq	r0, [r7, -pc, lsl #14]
   13590:	andeq	pc, r3, r3
   13594:	andeq	pc, r3, r0, lsr #3
   13598:			; <UNDEFINED> instruction: 0xf080fab0
   1359c:	ldrbmi	r0, [r0, -r0, asr #18]!
   135a0:	ldrbmi	r2, [r0, -r0]!
   135a4:	eorcc	r7, r0, r0, asr #16
   135a8:	ldmdacs	lr, {r6, r7, r9, ip, sp, pc}
   135ac:	andcs	fp, r0, ip, lsl #31
   135b0:	ldrbmi	r2, [r0, -r1]!
   135b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   135b8:			; <UNDEFINED> instruction: 0x4c37290e
   135bc:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
   135c0:	ldmdbmi	r6!, {r3, r4, r6, r8, fp, ip, lr, pc}
   135c4:	strmi	r2, [r5], -r5, lsl #4
   135c8:	tstls	r1, r9, ror r4
   135cc:	cdp	7, 1, cr15, cr6, cr15, {7}
   135d0:	stmdacs	r0, {r7, r9, sl, lr}
   135d4:	strcc	sp, [r5, #-334]	; 0xfffffeb2
   135d8:	strtmi	r9, [r8], -r1, lsl #18
   135dc:	ldc	7, cr15, [r6], #956	; 0x3bc
   135e0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   135e4:	blmi	bc7704 <ftello64@plt+0xbc3b88>
   135e8:	stmdbvc	r2, {r0, r6, r8, sl, fp, ip}^
   135ec:			; <UNDEFINED> instruction: 0xf8d758e7
   135f0:	blcs	9fa48 <ftello64@plt+0x9becc>
   135f4:			; <UNDEFINED> instruction: 0xf1a2d044
   135f8:	sbcslt	r0, fp, #603979776	; 0x24000000
   135fc:	stmdble	r7!, {r0, r1, r2, r4, r8, r9, fp, sp}
   13600:	teqle	r7, r0, lsl #20
   13604:			; <UNDEFINED> instruction: 0x909cf8df
   13608:			; <UNDEFINED> instruction: 0xf8964c27
   1360c:	ldrbtmi	sl, [r9], #0
   13610:	eorsvc	r4, r2, ip, ror r4
   13614:			; <UNDEFINED> instruction: 0xf859e005
   13618:			; <UNDEFINED> instruction: 0xf1084f04
   1361c:	stccs	8, cr0, [r0], {1}
   13620:			; <UNDEFINED> instruction: 0x4629d036
   13624:			; <UNDEFINED> instruction: 0xf7ef4620
   13628:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1362c:			; <UNDEFINED> instruction: 0xf886d1f3
   13630:	ldmdavs	fp!, {sp, pc}
   13634:	vstrle	d2, [r7, #-4]
   13638:	andcs	r4, r5, #28, 18	; 0x70000
   1363c:			; <UNDEFINED> instruction: 0xf7ef4479
   13640:			; <UNDEFINED> instruction: 0x4621edfa
   13644:			; <UNDEFINED> instruction: 0xf884f01c
   13648:	andlt	r4, r2, r0, asr #12
   1364c:			; <UNDEFINED> instruction: 0x87f0e8bd
   13650:	vmov.i32	d18, #196608	; 0x00030000
   13654:	blx	91485c <ftello64@plt+0x910ce0>
   13658:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
   1365c:			; <UNDEFINED> instruction: 0xf811d50a
   13660:			; <UNDEFINED> instruction: 0xf1a22f01
   13664:	sbcslt	r0, fp, #603979776	; 0x24000000
   13668:	blx	91e2cc <ftello64@plt+0x91a750>
   1366c:	stmiale	r7, {r0, r1, ip, sp, lr, pc}^
   13670:	ldrbtle	r0, [r4], #1987	; 0x7c3
   13674:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   13678:	andlt	r4, r2, r0, asr #12
   1367c:			; <UNDEFINED> instruction: 0x87f0e8bd
   13680:	svclt	0x00042a0d
   13684:	stmibvc	r2, {r0, r7, r8, sl, fp, ip}
   13688:	svclt	0x00082a0a
   1368c:	ldr	r7, [r7, sl, asr #16]!
   13690:	andge	pc, r0, r6, lsl #17
   13694:	svclt	0x0000e7ee
   13698:	andeq	r1, r4, r2, ror #11
   1369c:	andeq	r9, r2, r8, ror r7
   136a0:	andeq	r0, r0, r4, asr r4
   136a4:	andeq	r1, r4, lr, asr #5
   136a8:	andeq	r9, r2, r8, asr #8
   136ac:	andeq	r9, r2, r0, lsr r4
   136b0:	svcmi	0x00f0e92d
   136b4:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   136b8:	strmi	r8, [r6], -r4, lsl #22
   136bc:			; <UNDEFINED> instruction: 0x46204611
   136c0:			; <UNDEFINED> instruction: 0xf8df4617
   136c4:	addlt	r8, r5, r0, ror #5
   136c8:			; <UNDEFINED> instruction: 0xf01844f8
   136cc:			; <UNDEFINED> instruction: 0x4605f9bb
   136d0:	rsbsle	r2, r4, r0, lsl #16
   136d4:			; <UNDEFINED> instruction: 0x4620213a
   136d8:	svc	0x0094f7ef
   136dc:	bmi	fecbfc44 <ftello64@plt+0xfecbc0c8>
   136e0:			; <UNDEFINED> instruction: 0xf8587843
   136e4:			; <UNDEFINED> instruction: 0xf8d22002
   136e8:	stmdbcs	r2, {r2, r4, r8, ip}
   136ec:	blcc	2c776c <ftello64@plt+0x2c3bf0>
   136f0:	blcs	5c0264 <ftello64@plt+0x5bc6e8>
   136f4:	stmibmi	sp!, {r0, r3, r5, r6, r8, fp, ip, lr, pc}
   136f8:	andcs	r2, r0, r5, lsl #4
   136fc:			; <UNDEFINED> instruction: 0xf7ef4479
   13700:			; <UNDEFINED> instruction: 0xf01ced9a
   13704:			; <UNDEFINED> instruction: 0xf01bf857
   13708:	movwcs	pc, #4019	; 0xfb3	; <UNPREDICTABLE>
   1370c:			; <UNDEFINED> instruction: 0x4621463a
   13710:			; <UNDEFINED> instruction: 0xf7f09300
   13714:	stmiami	r6!, {r4, fp, sp, lr, pc}
   13718:			; <UNDEFINED> instruction: 0xf01c4478
   1371c:			; <UNDEFINED> instruction: 0xf04ff947
   13720:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
   13724:	blhi	14ea20 <ftello64@plt+0x14aea4>
   13728:	svchi	0x00f0e8bd
   1372c:	mvnle	r2, r0, lsr #22
   13730:	strbpl	r2, [r7, #-1792]!	; 0xfffff900
   13734:	blcs	2d788 <ftello64@plt+0x29c0c>
   13738:	ldmibvs	r7!, {r0, r1, r4, r6, r8, ip, lr, pc}^
   1373c:	cmnle	r7, r0, lsl #30
   13740:	andcs	r4, r7, #156, 18	; 0x270000
   13744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13748:	stmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1374c:	ldmibmi	sl, {r3, r7, r8, r9, ip, sp, pc}
   13750:	strtmi	r2, [r0], -r7, lsl #4
   13754:			; <UNDEFINED> instruction: 0xf7f04479
   13758:	cmplt	r0, #3047424	; 0x2e8000
   1375c:	andcs	r4, r9, #2473984	; 0x25c000
   13760:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13764:	ldmib	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13768:	ldmibmi	r5, {r3, r4, r8, r9, ip, sp, pc}
   1376c:	strtmi	r2, [r0], -r4, lsl #4
   13770:			; <UNDEFINED> instruction: 0xf7f04479
   13774:	mvnlt	lr, ip, lsr #19
   13778:	andcs	r4, r7, #2392064	; 0x248000
   1377c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13780:	stmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13784:	ldmibmi	r0, {r3, r5, r7, r8, ip, sp, pc}
   13788:	ldrtmi	r2, [r8], -r5, lsl #4
   1378c:			; <UNDEFINED> instruction: 0xf7ef4479
   13790:			; <UNDEFINED> instruction: 0xf01bed52
   13794:			; <UNDEFINED> instruction: 0xf01bffdd
   13798:	ldrtmi	pc, [fp], -fp, ror #30	; <UNPREDICTABLE>
   1379c:	strtmi	r4, [r1], -sl, lsr #12
   137a0:			; <UNDEFINED> instruction: 0xf7ef9700
   137a4:	stmmi	r9, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   137a8:			; <UNDEFINED> instruction: 0xf01c4478
   137ac:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
   137b0:			; <UNDEFINED> instruction: 0x2001e7b7
   137b4:	ldc	0, cr11, [sp], #20
   137b8:	pop	{r2, r8, r9, fp, pc}
   137bc:	ldrbtvs	r8, [r0], #-4080	; 0xfffff010
   137c0:	ldc	0, cr11, [sp], #20
   137c4:	pop	{r2, r8, r9, fp, pc}
   137c8:	strdcs	r8, [r9, -r0]
   137cc:	smlalbteq	pc, r0, r0, r2	; <UNPREDICTABLE>
   137d0:	vpmax.u8	d15, d3, d17
   137d4:	strle	r0, [lr, #2011]	; 0x7db
   137d8:	strbpl	r2, [r7, #-1792]!	; 0xfffff900
   137dc:	blcs	2d830 <ftello64@plt+0x29cb4>
   137e0:	ldmdbmi	fp!, {r0, r1, r3, r5, r7, ip, lr, pc}^
   137e4:	ldrtmi	r2, [r8], -r5, lsl #4
   137e8:			; <UNDEFINED> instruction: 0xf7ef4479
   137ec:			; <UNDEFINED> instruction: 0xf01bed24
   137f0:			; <UNDEFINED> instruction: 0xf01bffaf
   137f4:	shasxmi	pc, fp, sp	; <UNPREDICTABLE>
   137f8:	strtmi	r4, [r1], -sl, lsr #12
   137fc:			; <UNDEFINED> instruction: 0xf7ef9700
   13800:	ldmdami	r4!, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
   13804:			; <UNDEFINED> instruction: 0xf01c4478
   13808:	ldmibvs	r7!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}^
   1380c:	addsle	r2, r7, r0, lsl #30
   13810:			; <UNDEFINED> instruction: 0xf7ef4620
   13814:	stmdacs	r5, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   13818:	stmdble	lr, {r0, r1, ip, pc}^
   1381c:	ldmdale	pc!, {r2, r3, r4, r5, fp, sp}	; <UNPREDICTABLE>
   13820:	andcs	r4, r5, #1785856	; 0x1b4000
   13824:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13828:	stcl	7, cr15, [r8], #956	; 0x3bc
   1382c:	teqle	r7, r0, lsl #16
   13830:	bcs	31dc0 <ftello64@plt+0x2e244>
   13834:	stmdbmi	r9!, {r2, r4, r5, ip, lr, pc}^
   13838:	stmdaeq	r5, {r2, r8, ip, sp, lr, pc}
   1383c:	vmls.f64	d4, d8, d24
   13840:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
   13844:			; <UNDEFINED> instruction: 0x919cf8df
   13848:			; <UNDEFINED> instruction: 0xa19cf8df
   1384c:	mcr	4, 0, r4, cr8, cr11, {3}
   13850:	stmdbmi	r6!, {r4, r7, r9, fp, ip}^
   13854:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   13858:			; <UNDEFINED> instruction: 0x46344479
   1385c:	strbmi	r4, [r6], -r7, lsl #12
   13860:	bne	44f08c <ftello64@plt+0x44b510>
   13864:	ldrmi	r4, [fp], r2, ror #18
   13868:	mcr	4, 0, r4, cr9, cr9, {3}
   1386c:	bcs	25a2b4 <ftello64@plt+0x256738>
   13870:	bcs	8434d8 <ftello64@plt+0x83f95c>
   13874:	streq	pc, [r1, #-262]	; 0xfffffefa
   13878:	svclt	0x000c7872
   1387c:	tstcs	r0, r1, lsl #2
   13880:			; <UNDEFINED> instruction: 0x462eb331
   13884:	mvnsle	r2, r0, lsl #20
   13888:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx6
   1388c:	teqlt	pc, r0, lsl sl	; <UNPREDICTABLE>
   13890:	andcs	r6, r1, r3, ror sl
   13894:	rsbsvs	r4, r7, #2080374784	; 0x7c000000
   13898:	strtmi	lr, [r6], -r3, asr #14
   1389c:	bmi	44f104 <ftello64@plt+0x44b588>
   138a0:	blcs	3fa4b4 <ftello64@plt+0x3f6938>
   138a4:	ldmdbmi	r3, {r0, r3, r8, fp, ip, lr, pc}^
   138a8:	andcs	r4, pc, #32, 12	; 0x2000000
   138ac:			; <UNDEFINED> instruction: 0xf7ef4479
   138b0:	ldmdblt	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   138b4:	eorsvs	r2, r0, #1
   138b8:	stmdbmi	pc, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   138bc:	andcs	r2, r0, r5, lsl #4
   138c0:			; <UNDEFINED> instruction: 0xf7ef4479
   138c4:			; <UNDEFINED> instruction: 0xf01becb8
   138c8:			; <UNDEFINED> instruction: 0xf04fff75
   138cc:			; <UNDEFINED> instruction: 0xe72830ff
   138d0:	svclt	0x00182a2c
   138d4:	svclt	0x00142a09
   138d8:	tstcs	r0, r1, lsl #2
   138dc:	svceq	0x00dff012
   138e0:	tstcs	r0, r8, lsl #30
   138e4:	subsle	r2, r6, r0, lsl #18
   138e8:	svccs	0x0001f815
   138ec:	svclt	0x00182a09
   138f0:	svclt	0x00142a2c
   138f4:	movwcs	r2, #769	; 0x301
   138f8:	svceq	0x00dff012
   138fc:	movwcs	fp, #3848	; 0xf08
   13900:	mvnsle	r2, r0, lsl #22
   13904:	stmdaeq	r6, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   13908:	strbmi	r4, [r9], -r2, asr #12
   1390c:			; <UNDEFINED> instruction: 0xf7f04630
   13910:	cmnlt	r0, #14548992	; 0xde0000
   13914:	ldrbmi	r4, [r1], -r2, asr #12
   13918:			; <UNDEFINED> instruction: 0xf7f04630
   1391c:	movtlt	lr, #35032	; 0x88d8
   13920:	ldrbmi	r4, [r9], -r2, asr #12
   13924:			; <UNDEFINED> instruction: 0xf7f04630
   13928:	teqlt	r0, #13762560	; 0xd20000
   1392c:	bne	fe44f194 <ftello64@plt+0xfe44b618>
   13930:	ldrtmi	r4, [r0], -r2, asr #12
   13934:	stmia	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13938:	cdp	3, 1, cr11, cr9, cr0, {4}
   1393c:			; <UNDEFINED> instruction: 0x46421a10
   13940:			; <UNDEFINED> instruction: 0xf7f04630
   13944:	ldmiblt	r8, {r2, r6, r7, fp, sp, lr, pc}^
   13948:	streq	pc, [r0, -r7, asr #32]!
   1394c:	ldmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
   13950:			; <UNDEFINED> instruction: 0xf815e00b
   13954:	cmplt	r3, r1, lsl #30
   13958:	svclt	0x00182b09
   1395c:	rscsle	r2, r8, r0, lsr #22
   13960:	orrsle	r2, sl, ip, lsr #22
   13964:	stclne	8, cr7, [lr], #-424	; 0xfffffe58
   13968:	strtmi	lr, [r6], -ip, lsl #15
   1396c:			; <UNDEFINED> instruction: 0xf047e790
   13970:	strb	r0, [fp, r1, lsl #14]!
   13974:	streq	pc, [r2, -r7, asr #32]
   13978:			; <UNDEFINED> instruction: 0xf047e7e8
   1397c:	strb	r0, [r5, r8, lsl #14]!
   13980:	bne	fe44f1ec <ftello64@plt+0xfe44b670>
   13984:	ldrtmi	r4, [r0], -r2, asr #12
   13988:	stmia	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1398c:	orrle	r2, r4, r0, lsl #16
   13990:	strbeq	pc, [r0, -r7, asr #32]	; <UNPREDICTABLE>
   13994:			; <UNDEFINED> instruction: 0xf04fe7da
   13998:	ldr	r0, [r5, r1, lsl #16]!
   1399c:	ldreq	pc, [r0, -r7, asr #32]
   139a0:	svclt	0x0000e7d4
   139a4:	ldrdeq	r1, [r4], -r8
   139a8:	andeq	r0, r0, r4, asr r4
   139ac:	andeq	r9, r2, ip, ror r3
   139b0:	andeq	pc, r2, r4, ror #16
   139b4:			; <UNDEFINED> instruction: 0x000293b2
   139b8:	andeq	r9, r2, ip, lsr #7
   139bc:	andeq	r9, r2, r6, lsr #7
   139c0:	andeq	r9, r2, r4, lsr #7
   139c4:	muleq	r2, lr, r3
   139c8:	muleq	r2, r8, r3
   139cc:	ldrdeq	pc, [r2], -r4
   139d0:	muleq	r2, r8, r2
   139d4:	andeq	pc, r2, r8, ror r7	; <UNPREDICTABLE>
   139d8:	andeq	r9, r2, sl, ror #4
   139dc:	andeq	r9, r2, r2, ror r2
   139e0:	andeq	r9, r2, r0, ror #4
   139e4:	andeq	r9, r2, r4, asr #4
   139e8:	andeq	r9, r2, lr, asr #4
   139ec:	andeq	r9, r2, r4, ror #4
   139f0:	andeq	r9, r2, ip, asr r2
   139f4:	andeq	r9, r2, r0, lsr #4
   139f8:	andeq	r9, r2, ip, lsl r2
   139fc:	svcmi	0x00f0e92d
   13a00:	stc	6, cr4, [sp, #-16]!
   13a04:	vstrvs	d24, [r5, #-8]
   13a08:	ldrdhi	pc, [ip], #-128	; 0xffffff80
   13a0c:	stmib	sp, {r0, r1, r2, r3, r7, ip, sp, pc}^
   13a10:			; <UNDEFINED> instruction: 0xf8df3202
   13a14:			; <UNDEFINED> instruction: 0xf8df2540
   13a18:	ldrbtmi	r3, [sl], #-1344	; 0xfffffac0
   13a1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13a20:			; <UNDEFINED> instruction: 0xf04f930d
   13a24:			; <UNDEFINED> instruction: 0xf8900300
   13a28:	movwls	r3, #72	; 0x48
   13a2c:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   13a30:	movwls	r4, #29819	; 0x747b
   13a34:	blcs	3a6a4 <ftello64@plt+0x36b28>
   13a38:	rsbshi	pc, r1, #0
   13a3c:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   13a40:	bleq	4fb84 <ftello64@plt+0x4c008>
   13a44:	strls	r4, [r1, #-1754]	; 0xfffff926
   13a48:	movwls	r4, #33915	; 0x847b
   13a4c:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   13a50:	pkhtbmi	r4, fp, sp, asr #12
   13a54:	movwls	r4, #17531	; 0x447b
   13a58:	tstvs	r0, #212, 18	; 0x350000
   13a5c:			; <UNDEFINED> instruction: 0xf0c042b3
   13a60:	blge	333de4 <ftello64@plt+0x330268>
   13a64:			; <UNDEFINED> instruction: 0xf1042200
   13a68:	strbtvs	r0, [r2], #-312	; 0xfffffec8
   13a6c:			; <UNDEFINED> instruction: 0xf1044658
   13a70:			; <UNDEFINED> instruction: 0xf644023c
   13a74:	strls	r6, [ip], -r0, lsr #12
   13a78:	blx	ff6cfb08 <ftello64@plt+0xff6cbf8c>
   13a7c:	strtvs	r9, [r0], #-2828	; 0xfffff4f4
   13a80:	bvs	ff901ed4 <ftello64@plt+0xff8fe358>
   13a84:	rscvs	r3, r3, #67108864	; 0x4000000
   13a88:			; <UNDEFINED> instruction: 0xf0402800
   13a8c:			; <UNDEFINED> instruction: 0x462e80bc
   13a90:	ldrbmi	r9, [fp], -r1, lsl #26
   13a94:	ldrbmi	r4, [r3], r1, lsl #13
   13a98:	ldrmi	r4, [sl], r7, lsl #12
   13a9c:	svceq	0x0000f1bb
   13aa0:	bichi	pc, r1, r0
   13aa4:			; <UNDEFINED> instruction: 0xf8df9b02
   13aa8:	blcc	54db0 <ftello64@plt+0x51234>
   13aac:	bl	e4c94 <ftello64@plt+0xe1118>
   13ab0:			; <UNDEFINED> instruction: 0xf813010b
   13ab4:			; <UNDEFINED> instruction: 0xf3c5cf01
   13ab8:	b	fe0a42dc <ftello64@plt+0xfe0a0760>
   13abc:	addsmi	r0, r9, #12, 4	; 0xc0000000
   13ac0:	eorcs	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   13ac4:	strcs	lr, [r5, #-2690]	; 0xfffff57e
   13ac8:	blls	4829c <ftello64@plt+0x44720>
   13acc:	ldrbmi	pc, [pc, #-37]!	; 13aaf <ftello64@plt+0xff33>	; <UNPREDICTABLE>
   13ad0:	stmdbeq	fp, {r0, r3, r6, r9, fp, sp, lr, pc}
   13ad4:			; <UNDEFINED> instruction: 0xf8c46565
   13ad8:			; <UNDEFINED> instruction: 0xf884804c
   13adc:	svccs	0x00003048
   13ae0:	movwcs	sp, #104	; 0x68
   13ae4:	ldrmi	r6, [r8], r0, lsr #24
   13ae8:	adcvs	r6, r3, #-1073741800	; 0xc0000018
   13aec:	cfstr64vs	mvdx2, [r3], #-76	; 0xffffffb4
   13af0:	streq	pc, [r0, #704]	; 0x2c0
   13af4:	strvs	pc, [r0, -r4, asr #12]!
   13af8:	strtvs	r2, [r2], -r1, lsl #4
   13afc:			; <UNDEFINED> instruction: 0xf0804283
   13b00:	blvs	fe873f48 <ftello64@plt+0xfe8703cc>
   13b04:	strbtvs	r1, [r2], #-3162	; 0xfffff3a6
   13b08:			; <UNDEFINED> instruction: 0xf1a65cce
   13b0c:	sbcslt	r0, fp, #603979776	; 0x24000000
   13b10:	vpadd.i8	d18, d0, d7
   13b14:	mrccs	0, 1, r8, cr13, cr13, {7}
   13b18:	rscshi	pc, pc, r0
   13b1c:	ldmdaeq	ip!, {r2, r8, ip, sp, lr, pc}
   13b20:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13b24:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
   13b28:	andslt	pc, r0, sp, asr #17
   13b2c:			; <UNDEFINED> instruction: 0xf8dd4642
   13b30:	ldrbtmi	r8, [fp], #-0
   13b34:	movwcs	r9, #773	; 0x305
   13b38:	ldrmi	r4, [pc], -fp, asr #13
   13b3c:	blls	17874c <ftello64@plt+0x174bd0>
   13b40:			; <UNDEFINED> instruction: 0xf896441e
   13b44:	blcs	fffe0b4c <ftello64@plt+0xfffdcfd0>
   13b48:	svccs	0x0002d029
   13b4c:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
   13b50:			; <UNDEFINED> instruction: 0xf0002f03
   13b54:	svccs	0x0001813e
   13b58:	msrhi	CPSR_fsxc, r0
   13b5c:	blx	17d3dd0 <ftello64@plt+0x17d0254>
   13b60:	ldmib	r4, {r0, r1, r7, fp, ip, sp, lr, pc}^
   13b64:	adcmi	r5, fp, #16, 6	; 0x40000000
   13b68:			; <UNDEFINED> instruction: 0xf10dbf22
   13b6c:			; <UNDEFINED> instruction: 0xf6440930
   13b70:	strcs	r6, [r0, #-1568]	; 0xfffff9e0
   13b74:	smlabthi	r3, r0, r0, pc	; <UNPREDICTABLE>
   13b78:	ldrbmi	r4, [r0], -fp, asr #12
   13b7c:	stmib	sp, {r0, r2, r5, r6, sl, sp, lr}^
   13b80:	strls	r1, [ip], -r0, lsl #4
   13b84:	blx	154fc14 <ftello64@plt+0x154c098>
   13b88:	ldmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   13b8c:	strtvs	r1, [r0], #-512	; 0xfffffe00
   13b90:	bvs	ff901fe4 <ftello64@plt+0xff8fe468>
   13b94:	rscvs	r3, r3, #67108864	; 0x4000000
   13b98:			; <UNDEFINED> instruction: 0xf0402800
   13b9c:	ldrbmi	r8, [r9], r5, lsl #2
   13ba0:			; <UNDEFINED> instruction: 0xb010f8dd
   13ba4:			; <UNDEFINED> instruction: 0xf0402f00
   13ba8:			; <UNDEFINED> instruction: 0xf1b98129
   13bac:	svclt	0x00080f00
   13bb0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   13bb4:	bmi	ffbba7c8 <ftello64@plt+0xffbb6c4c>
   13bb8:	andlt	pc, r0, r3, asr #17
   13bbc:	blmi	ff9a4dac <ftello64@plt+0xff9a1230>
   13bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13bc4:	subsmi	r9, sl, sp, lsl #22
   13bc8:			; <UNDEFINED> instruction: 0x81bcf040
   13bcc:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
   13bd0:	blhi	ceecc <ftello64@plt+0xcb350>
   13bd4:	svchi	0x00f0e8bd
   13bd8:			; <UNDEFINED> instruction: 0xf0069a00
   13bdc:	tstmi	sl, #-67108864	; 0xfc000000
   13be0:	ldrmi	r9, [r3], -r0, lsl #4
   13be4:			; <UNDEFINED> instruction: 0xf8029a02
   13be8:			; <UNDEFINED> instruction: 0xf10a300a
   13bec:			; <UNDEFINED> instruction: 0xf1080a01
   13bf0:	ldrtmi	r0, [r5], -r1, lsl #16
   13bf4:	movweq	pc, #472	; 0x1d8	; <UNPREDICTABLE>
   13bf8:	stmdaeq	r3, {r3, ip, sp, lr, pc}
   13bfc:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   13c00:			; <UNDEFINED> instruction: 0xf1c3bf58
   13c04:	blls	695c0c <ftello64@plt+0x692090>
   13c08:			; <UNDEFINED> instruction: 0xf4ff459a
   13c0c:	ldrbmi	sl, [fp], -r5, lsr #30
   13c10:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13c14:	ldrbmi	r4, [r3], lr, lsr #12
   13c18:	ldrmi	r9, [sl], r1, lsl #26
   13c1c:	ldr	r4, [sp, -pc, asr #12]!
   13c20:	mrrcne	11, 10, r6, pc, cr2	; <UNPREDICTABLE>
   13c24:	cfldrdpl	mvd6, [r5], {103}	; 0x67
   13c28:	movweq	pc, #37285	; 0x91a5	; <UNPREDICTABLE>
   13c2c:	blcs	6007a0 <ftello64@plt+0x5fcc24>
   13c30:			; <UNDEFINED> instruction: 0x2d3dd94e
   13c34:	mcr	1, 0, sp, cr8, cr3, {2}
   13c38:	stmib	sp, {r4, r9, fp, ip, sp, pc}^
   13c3c:			; <UNDEFINED> instruction: 0xf1078a0a
   13c40:	ldrmi	r0, [r2, #2562]!	; 0xa02
   13c44:	rscshi	pc, fp, r0, lsl #1
   13c48:	ldmibne	sl, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   13c4c:	andne	pc, sl, r3, lsl r8	; <UNPREDICTABLE>
   13c50:	andhi	pc, r7, r3, lsl r8	; <UNPREDICTABLE>
   13c54:	tstls	r5, r5, asr r8
   13c58:	ldcl	7, cr15, [sl], #-956	; 0xfffffc44
   13c5c:	strmi	r6, [r1], r2, lsl #16
   13c60:	andscc	pc, r8, r2, lsr r8	; <UNPREDICTABLE>
   13c64:	svcpl	0x0080f413
   13c68:			; <UNDEFINED> instruction: 0xf0009306
   13c6c:			; <UNDEFINED> instruction: 0xf83280e8
   13c70:	eorlt	fp, fp, #21
   13c74:			; <UNDEFINED> instruction: 0xf41b9309
   13c78:			; <UNDEFINED> instruction: 0xf0005f80
   13c7c:	ldmib	sp, {r5, r6, r7, pc}^
   13c80:			; <UNDEFINED> instruction: 0xf7ef0104
   13c84:	stmdacs	r0, {r6, r7, sl, fp, sp, lr, pc}
   13c88:	sbcshi	pc, r9, r0
   13c8c:	ldreq	r9, [sl, #-2822]	; 0xfffff4fa
   13c90:			; <UNDEFINED> instruction: 0xf1a8bf48
   13c94:	strble	r0, [r0, #-2096]!	; 0xfffff7d0
   13c98:	svcvs	0x0000f41b
   13c9c:	stmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   13ca0:	ldccc	15, cr11, [r0, #-96]!	; 0xffffffa0
   13ca4:	b	1187df8 <ftello64@plt+0x118427c>
   13ca8:	cfstr64vs	mvdx0, [r7], #-32	; 0xffffffe0
   13cac:	movweq	pc, #37285	; 0x91a5	; <UNPREDICTABLE>
   13cb0:	blcs	5dc4bc <ftello64@plt+0x5d8940>
   13cb4:	streq	pc, [r2, -r7, lsl #2]
   13cb8:	strbtvs	r6, [r7], #-802	; 0xfffffcde
   13cbc:			; <UNDEFINED> instruction: 0x2d3dd904
   13cc0:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   13cc4:	ldr	r6, [sl, r6, lsr #24]!
   13cc8:	blt	44f530 <ftello64@plt+0x44b9b4>
   13ccc:	bhi	2ce448 <ftello64@plt+0x2ca8cc>
   13cd0:	vmov.i32	d18, #768	; 0x00000300
   13cd4:	blx	8946dc <ftello64@plt+0x890b60>
   13cd8:	ldrbeq	pc, [r9, r3, lsl #6]	; <UNPREDICTABLE>
   13cdc:	blls	248f30 <ftello64@plt+0x2453b4>
   13ce0:			; <UNDEFINED> instruction: 0xf893442b
   13ce4:	cdpcs	4, 15, cr6, cr15, cr0, {0}
   13ce8:	msrhi	CPSR_c, r0
   13cec:	svceq	0x0003f1b8
   13cf0:	svcge	0x007df63f
   13cf4:			; <UNDEFINED> instruction: 0xf853a302
   13cf8:	ldrmi	r2, [r3], #-40	; 0xffffffd8
   13cfc:	svclt	0x00004718
   13d00:	strdeq	r0, [r0], -r9
   13d04:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13d08:	andeq	r0, r0, r1, lsl #4
   13d0c:			; <UNDEFINED> instruction: 0xfffffed9
   13d10:	vpmax.u8	d15, d3, d21
   13d14:			; <UNDEFINED> instruction: 0xf57f07db
   13d18:	ldrmi	sl, [r3], -r1, lsl #30
   13d1c:			; <UNDEFINED> instruction: 0xf4ff4283
   13d20:	blge	33f8e8 <ftello64@plt+0x33bd6c>
   13d24:	eorseq	pc, ip, #4, 2
   13d28:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
   13d2c:			; <UNDEFINED> instruction: 0xf8c44650
   13d30:	strls	r8, [ip, -r4, asr #32]
   13d34:			; <UNDEFINED> instruction: 0xf97cf022
   13d38:	strtvs	r9, [r0], #-2828	; 0xfffff4f4
   13d3c:	bvs	ff902190 <ftello64@plt+0xff8fe614>
   13d40:	rscvs	r3, r3, #67108864	; 0x4000000
   13d44:			; <UNDEFINED> instruction: 0xf43f2800
   13d48:	stclvs	14, cr10, [r3], #-932	; 0xfffffc5c
   13d4c:			; <UNDEFINED> instruction: 0x4628e6d6
   13d50:			; <UNDEFINED> instruction: 0xffc0f017
   13d54:	ldreq	pc, [r7, #-416]!	; 0xfffffe60
   13d58:	strbmi	lr, [r0], -r5, lsr #15
   13d5c:			; <UNDEFINED> instruction: 0xffbaf017
   13d60:	ldrdcc	pc, [r0], -r9
   13d64:			; <UNDEFINED> instruction: 0xf8339a09
   13d68:			; <UNDEFINED> instruction: 0xf41bb012
   13d6c:	svclt	0x00186f00
   13d70:			; <UNDEFINED> instruction: 0xf1a03d30
   13d74:	b	13d5e58 <ftello64@plt+0x13d22dc>
   13d78:	orrsle	r1, r4, r8, lsl #16
   13d7c:	blvs	fe84dd20 <ftello64@plt+0xfe84a1a4>
   13d80:	strbtvs	r1, [r6], #-3166	; 0xfffff3a2
   13d84:	stccs	12, cr5, [r0, #-792]	; 0xfffffce8
   13d88:	svcge	0x0009f43f
   13d8c:	svccs	0x00043701
   13d90:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
   13d94:	ldrbmi	r6, [r9], r3, ror #26
   13d98:			; <UNDEFINED> instruction: 0xf8dd9d02
   13d9c:	addsmi	fp, sp, #16
   13da0:	adcshi	pc, r2, r0, asr #32
   13da4:	str	r2, [r0, -r0, lsl #14]
   13da8:	addmi	r6, r3, #25344	; 0x6300
   13dac:	mcrge	4, 7, pc, cr4, cr15, {5}	; <UNPREDICTABLE>
   13db0:	mrrcne	11, 10, r6, sp, cr0
   13db4:	cfstrdpl	mvd6, [r6], {101}	; 0x65
   13db8:			; <UNDEFINED> instruction: 0xf3c3e7e8
   13dbc:	tsteq	fp, r1
   13dc0:	andeq	lr, r8, r0, asr #20
   13dc4:			; <UNDEFINED> instruction: 0xf883fa5f
   13dc8:	b	10fa9d8 <ftello64@plt+0x10f6e5c>
   13dcc:	movwls	r4, #8960	; 0x2300
   13dd0:			; <UNDEFINED> instruction: 0xf003e6c7
   13dd4:	b	10d4ad8 <ftello64@plt+0x10d0f5c>
   13dd8:	blls	95e00 <ftello64@plt+0x92284>
   13ddc:	movweq	lr, #35395	; 0x8a43
   13de0:	ldrt	r9, [lr], r2, lsl #6
   13de4:	addeq	pc, r3, r3, asr #7
   13de8:	b	101445c <ftello64@plt+0x10108e0>
   13dec:	blx	17d3e14 <ftello64@plt+0x17d0298>
   13df0:	blls	d2004 <ftello64@plt+0xce488>
   13df4:	movwcs	lr, #2627	; 0xa43
   13df8:	ldrt	r9, [r2], r2, lsl #6
   13dfc:	andcs	r4, r5, #1523712	; 0x174000
   13e00:	ldrbtmi	r2, [r9], #-0
   13e04:	b	5d1dc8 <ftello64@plt+0x5ce24c>
   13e08:	stc2	0, cr15, [r2], #108	; 0x6c
   13e0c:	bls	1e6b7c <ftello64@plt+0x1e3000>
   13e10:			; <UNDEFINED> instruction: 0xf8d358d3
   13e14:	blcs	2058c <ftello64@plt+0x1ca10>
   13e18:	strcs	sp, [pc, -r4, asr #3]
   13e1c:	blx	fe3cfe92 <ftello64@plt+0xfe3cc316>
   13e20:	strcs	pc, [r0, -r0, asr #5]
   13e24:	blls	4d930 <ftello64@plt+0x49db4>
   13e28:	ldrbmi	pc, [pc, #-37]!	; 13e0b <ftello64@plt+0x1028f>	; <UNPREDICTABLE>
   13e2c:	subhi	pc, ip, r4, asr #17
   13e30:			; <UNDEFINED> instruction: 0xf8846565
   13e34:	svccs	0x00003048
   13e38:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {3}
   13e3c:			; <UNDEFINED> instruction: 0x46b9e6b5
   13e40:	movweq	pc, #24841	; 0x6109	; <UNPREDICTABLE>
   13e44:			; <UNDEFINED> instruction: 0x46d442b3
   13e48:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   13e4c:	mrc	6, 0, r4, cr8, cr7, {1}
   13e50:	vstrls	s20, [r1, #-64]	; 0xffffffc0
   13e54:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   13e58:	blvs	fe8c870c <ftello64@plt+0xfe8c4b90>
   13e5c:	andne	pc, r9, r2, lsl r8	; <UNPREDICTABLE>
   13e60:			; <UNDEFINED> instruction: 0xd1262933
   13e64:	andeq	lr, r9, r2, lsl #22
   13e68:	stmdbcs	r4, {r0, r6, fp, ip, sp, lr}^
   13e6c:	stmdbmi	r3, {r0, r5, r8, ip, lr, pc}^
   13e70:	andvs	pc, ip, r2, lsl r8	; <UNPREDICTABLE>
   13e74:	strmi	r4, [lr], #-1145	; 0xfffffb87
   13e78:	strvs	pc, [r0], #-2198	; 0xfffff76a
   13e7c:			; <UNDEFINED> instruction: 0xd0182eff
   13e80:	strmi	r7, [lr], #-2246	; 0xfffff73a
   13e84:	strvs	pc, [r0], #-2198	; 0xfffff76a
   13e88:			; <UNDEFINED> instruction: 0xd0122eff
   13e8c:	strmi	r7, [lr], #-2310	; 0xfffff6fa
   13e90:	strvs	pc, [r0], #-2198	; 0xfffff76a
   13e94:	strdle	r2, [ip], -pc	; <UNPREDICTABLE>
   13e98:	strmi	r7, [r1], #-2368	; 0xfffff6c0
   13e9c:	strne	pc, [r0], #-2193	; 0xfffff76f
   13ea0:	strdle	r2, [r6], -pc	; <UNPREDICTABLE>
   13ea4:	blcs	2ab1f8 <ftello64@plt+0x2a767c>
   13ea8:	strbtmi	fp, [r3], -r1, lsl #30
   13eac:	movwcs	r6, #5219	; 0x1463
   13eb0:			; <UNDEFINED> instruction: 0xf1b86323
   13eb4:	blx	feed7ac0 <ftello64@plt+0xfeed3f44>
   13eb8:	svclt	0x0018f98b
   13ebc:	b	13dd7b8 <ftello64@plt+0x13d9c3c>
   13ec0:	svclt	0x00181959
   13ec4:			; <UNDEFINED> instruction: 0xf47f2701
   13ec8:	blls	bf674 <ftello64@plt+0xbbaf8>
   13ecc:	ldrtcs	r4, [sp], -r7, asr #12
   13ed0:	blls	25740 <ftello64@plt+0x21bc4>
   13ed4:	andcc	pc, fp, r2, lsl #16
   13ed8:	bleq	9030c <ftello64@plt+0x8c790>
   13edc:	teqeq	r3, lr	; <illegal shifter operand>
   13ee0:	andne	pc, r1, #402653187	; 0x18000003
   13ee4:	sbcslt	r9, fp, #0, 18
   13ee8:	stmdbls	r2, {r1, r3, r8, r9, lr}
   13eec:	andcs	pc, sl, r1, lsl #16
   13ef0:	beq	90320 <ftello64@plt+0x8c7a4>
   13ef4:	ldrbt	r9, [sl], -r0, lsl #6
   13ef8:	sbcslt	r0, fp, #179	; 0xb3
   13efc:	ldrbt	r9, [r6], -r0, lsl #6
   13f00:	vsra.u64	d16, d19, #58
   13f04:	strb	r0, [sp, r3, lsl #5]!
   13f08:	andcs	r4, r5, #475136	; 0x74000
   13f0c:	ldrbtmi	r2, [r9], #-0
   13f10:	ldmib	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f14:	strtmi	r6, [sl], -r1, ror #26
   13f18:	ldc2	0, cr15, [sl], {27}
   13f1c:			; <UNDEFINED> instruction: 0xf025e776
   13f20:			; <UNDEFINED> instruction: 0xf8dd457f
   13f24:			; <UNDEFINED> instruction: 0xf04fb068
   13f28:	strbvs	r3, [r5, #-2047]	; 0xfffff801
   13f2c:	ldmdbmi	r5, {r1, r6, r9, sl, sp, lr, pc}
   13f30:	andcs	r2, r0, r5, lsl #4
   13f34:			; <UNDEFINED> instruction: 0xf7ef4479
   13f38:			; <UNDEFINED> instruction: 0x4629e97e
   13f3c:	ldc2	0, cr15, [sl], #-108	; 0xffffff94
   13f40:			; <UNDEFINED> instruction: 0xe6604635
   13f44:	stmib	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f48:	blt	44f7b0 <ftello64@plt+0x44bc34>
   13f4c:	bhi	2ce6c8 <ftello64@plt+0x2cab4c>
   13f50:	svclt	0x0000e6c5
   13f54:	andeq	r1, r4, r6, lsl #3
   13f58:	andeq	r0, r0, r8, lsl #8
   13f5c:	andeq	r1, r4, r0, ror r1
   13f60:	andeq	r1, r4, ip, lsr #28
   13f64:	andeq	r9, r2, r8, ror #1
   13f68:	andeq	r1, r4, r8, asr #27
   13f6c:	andeq	r1, r4, r2, asr #26
   13f70:	andeq	r0, r4, r4, ror #31
   13f74:	andeq	r8, r2, sl, ror #26
   13f78:	andeq	r0, r0, r4, asr r4
   13f7c:	andeq	r1, r4, r0, lsl #20
   13f80:	andeq	r8, r2, lr, ror #24
   13f84:	andeq	r8, r2, r0, lsl ip
   13f88:	svcmi	0x00f0e92d
   13f8c:	stc	6, cr4, [sp, #-16]!
   13f90:	strmi	r8, [sl], r2, lsl #22
   13f94:			; <UNDEFINED> instruction: 0xf5ad2600
   13f98:	andls	r7, r6, #704	; 0x2c0
   13f9c:	movwls	r4, #19132	; 0x4abc
   13fa0:	ldrbtmi	r4, [sl], #-3004	; 0xfffff444
   13fa4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13fa8:			; <UNDEFINED> instruction: 0xf04f9389
   13fac:	blls	fe594bb4 <ftello64@plt+0xfe591038>
   13fb0:	strls	r9, [r3], -r5, lsl #12
   13fb4:	blmi	fee38bc4 <ftello64@plt+0xfee35048>
   13fb8:	mcr	4, 0, r4, cr8, cr11, {3}
   13fbc:	blls	a2804 <ftello64@plt+0x9ec88>
   13fc0:	svcvc	0x0000f5b3
   13fc4:	addshi	pc, r1, r0, asr #4
   13fc8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13fcc:	blcs	6ea60 <ftello64@plt+0x6aee4>
   13fd0:	sbcshi	pc, lr, r0
   13fd4:	svcvc	0x0000f5b6
   13fd8:	andsle	sp, r1, #111	; 0x6f
   13fdc:	bl	22f080 <ftello64@plt+0x22b504>
   13fe0:	stclvs	0, cr0, [r3], #-24	; 0xffffffe8
   13fe4:	blvs	fe88c014 <ftello64@plt+0xfe888498>
   13fe8:			; <UNDEFINED> instruction: 0x36011c5a
   13fec:			; <UNDEFINED> instruction: 0xf5b66462
   13ff0:	stclpl	15, cr7, [fp], {0}
   13ff4:	blcc	91ffc <ftello64@plt+0x8e480>
   13ff8:			; <UNDEFINED> instruction: 0x4613d072
   13ffc:	ldmle	r2!, {r0, r1, r2, r3, r4, r7, r9, lr}^
   14000:	bleq	85043c <ftello64@plt+0x84c8c0>
   14004:	ldmdbeq	ip!, {r2, r8, ip, sp, lr, pc}
   14008:	ldmdaeq	r8!, {r2, r8, ip, sp, lr, pc}
   1400c:	ldrbmi	r2, [fp], -r0, lsl #2
   14010:	strbmi	r6, [sl], -r1, ror #8
   14014:	ldrbmi	r4, [r0], -r1, asr #12
   14018:	strvs	pc, [r0, #-1604]!	; 0xfffff9bc
   1401c:	andpl	pc, r0, fp, asr #17
   14020:			; <UNDEFINED> instruction: 0xf806f022
   14024:	strtvs	r4, [r0], #-1541	; 0xfffff9fb
   14028:			; <UNDEFINED> instruction: 0xf8dbb378
   1402c:	ldmdblt	r3, {ip, sp}
   14030:	movwcc	r6, #6883	; 0x1ae3
   14034:	blvs	fe9ecbc8 <ftello64@plt+0xfe9e904c>
   14038:	blcs	b7212c <ftello64@plt+0xb6e5b0>
   1403c:	adchi	pc, fp, r0
   14040:	ldrdhi	pc, [r0], -r4	; <UNPREDICTABLE>
   14044:	svceq	0x0000f1b8
   14048:	stfvsp	f5, [r1], #-740	; 0xfffffd1c
   1404c:	bl	1df458 <ftello64@plt+0x1db8dc>
   14050:	bl	fe95405c <ftello64@plt+0xfe9504e0>
   14054:	stmdble	r6, {r0, r8}
   14058:			; <UNDEFINED> instruction: 0xf815443d
   1405c:			; <UNDEFINED> instruction: 0xf1b99c02
   14060:			; <UNDEFINED> instruction: 0xf0000f0d
   14064:	cdp	0, 1, cr8, cr8, cr0, {6}
   14068:			; <UNDEFINED> instruction: 0xf0172a10
   1406c:	stclvs	12, cr15, [r3], #-620	; 0xfffffd94
   14070:	blvs	fe8e50d8 <ftello64@plt+0xfe8e155c>
   14074:	strtvs	r1, [r2], #-3138	; 0xfffff3be
   14078:	tstcs	r0, sl, lsl #4
   1407c:	cfstrsvs	mvf5, [r3], #-104	; 0xffffff98
   14080:	ldrbpl	r6, [r1], #2978	; 0xba2
   14084:	svceq	0x0000f1b8
   14088:	blls	1882f4 <ftello64@plt+0x184778>
   1408c:			; <UNDEFINED> instruction: 0xf04f46d1
   14090:	bllt	1ee0494 <ftello64@plt+0x1edc918>
   14094:	ldrmi	r9, [sl], -r6, lsl #22
   14098:	andsvs	r9, r3, r3, lsl #22
   1409c:	blmi	1f66aa0 <ftello64@plt+0x1f62f24>
   140a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   140a4:	blls	fe26e114 <ftello64@plt+0xfe26a598>
   140a8:			; <UNDEFINED> instruction: 0xf040405a
   140ac:			; <UNDEFINED> instruction: 0xf50d80e8
   140b0:	ldc	13, cr7, [sp], #44	; 0x2c
   140b4:	pop	{r1, r8, r9, fp, pc}
   140b8:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   140bc:			; <UNDEFINED> instruction: 0xf06f3203
   140c0:			; <UNDEFINED> instruction: 0x46410516
   140c4:	ldrbpl	r1, [r5], #2256	; 0x8d0
   140c8:	movwcs	pc, #4611	; 0x1203	; <UNPREDICTABLE>
   140cc:	andcc	r4, r1, r2, lsr r6
   140d0:	movwls	r4, #13853	; 0x361d
   140d4:	ldmda	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   140d8:			; <UNDEFINED> instruction: 0x26009a96
   140dc:	movwls	r1, #11091	; 0x2b53
   140e0:			; <UNDEFINED> instruction: 0xf5b39b02
   140e4:			; <UNDEFINED> instruction: 0xf63f7f00
   140e8:	blls	17feb4 <ftello64@plt+0x17c338>
   140ec:	ldrdcs	r4, [r0], -r1
   140f0:	sbcle	r2, pc, r0, lsl #22
   140f4:			; <UNDEFINED> instruction: 0xf104ad08
   140f8:			; <UNDEFINED> instruction: 0xf104083c
   140fc:	bls	d5de4 <ftello64@plt+0xd2268>
   14100:	stmdals	r4, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, sp}
   14104:			; <UNDEFINED> instruction: 0xf102b2f1
   14108:	bl	14d14 <ftello64@plt+0x11198>
   1410c:	svclt	0x00980c03
   14110:	stmdble	lr, {r0, r7, sl, ip, lr}
   14114:	sbceq	pc, r0, #-2147483607	; 0x80000029
   14118:	cmpcc	r0, r3, lsl #16
   1411c:	vstmiane	r3, {s0-s17}
   14120:	sqteqdp	f7, f2
   14124:			; <UNDEFINED> instruction: 0xf8029a04
   14128:			; <UNDEFINED> instruction: 0xf88ce000
   1412c:	bl	98134 <ftello64@plt+0x945b8>
   14130:	ldrtmi	r0, [r3], #-3075	; 0xfffff3fd
   14134:	stmdbge	r9, {r1, r4, r5, r9, sl, lr}
   14138:			; <UNDEFINED> instruction: 0xf6444660
   1413c:	movwls	r6, #13856	; 0x3620
   14140:	stmda	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14144:	adcvs	r2, r3, #0, 6
   14148:	strbtvs	r6, [r3], #-483	; 0xfffffe1d
   1414c:	strbmi	r4, [r2], -fp, lsr #12
   14150:			; <UNDEFINED> instruction: 0x46484639
   14154:			; <UNDEFINED> instruction: 0xf021602e
   14158:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1415c:	blcs	2d1e4 <ftello64@plt+0x29668>
   14160:	blvs	fe888538 <ftello64@plt+0xfe8849bc>
   14164:	rsble	r2, r7, r0, lsl #16
   14168:	strtmi	r4, [r0], -r2, lsl #12
   1416c:	blx	fe852170 <ftello64@plt+0xfe84e5f4>
   14170:	stclle	8, cr2, [fp]
   14174:	addhi	pc, r5, r0, asr #32
   14178:	bicmi	pc, lr, #64, 4
   1417c:			; <UNDEFINED> instruction: 0x03b7f2c0
   14180:	movwcs	r6, #5475	; 0x1563
   14184:	movwcs	r6, #355	; 0x163
   14188:			; <UNDEFINED> instruction: 0xf88464e3
   1418c:	str	r3, [r1, r8, asr #32]
   14190:	adcvs	r2, r3, #134217728	; 0x8000000
   14194:	ldmdavc	fp!, {r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   14198:	andsle	r2, fp, r0, lsr #22
   1419c:	eorsle	r2, r4, sp, lsr #22
   141a0:	blcs	2ea34 <ftello64@plt+0x2aeb8>
   141a4:	svcge	0x000bf47f
   141a8:	andcs	r4, r5, #999424	; 0xf4000
   141ac:	movwls	r4, #30232	; 0x7618
   141b0:			; <UNDEFINED> instruction: 0xf7ef4479
   141b4:			; <UNDEFINED> instruction: 0xf01be840
   141b8:			; <UNDEFINED> instruction: 0xf01bfacb
   141bc:	blls	212b28 <ftello64@plt+0x20efac>
   141c0:	ldrtmi	r4, [r9], -sl, lsr #12
   141c4:			; <UNDEFINED> instruction: 0xf7ef9300
   141c8:	ldmdami	r6!, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   141cc:			; <UNDEFINED> instruction: 0xf01b4478
   141d0:	ldr	pc, [r5, -sp, ror #23]!
   141d4:	ldrdhi	pc, [r0], -r4	; <UNPREDICTABLE>
   141d8:	svceq	0x0000f1b8
   141dc:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   141e0:	strbtvs	r2, [r1], #-258	; 0xfffffefe
   141e4:			; <UNDEFINED> instruction: 0xf815e732
   141e8:	blcs	2a31f4 <ftello64@plt+0x29f678>
   141ec:	svcge	0x003bf47f
   141f0:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
   141f4:	blx	ff5d025a <ftello64@plt+0xff5cc6de>
   141f8:	blvs	fe8ef388 <ftello64@plt+0xfe8eb80c>
   141fc:	cfstrdne	mvd4, [r2], {16}
   14200:			; <UNDEFINED> instruction: 0xf8036422
   14204:	stcvs	0, cr9, [r0], #-0
   14208:	ldmvc	fp!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
   1420c:	bicle	r2, r7, sp, lsr #22
   14210:	blcs	b72604 <ftello64@plt+0xb6ea88>
   14214:	ldmdbvc	fp!, {r2, r6, r7, r8, ip, lr, pc}
   14218:	bicle	r2, r1, sp, lsr #22
   1421c:	ldrtmi	r4, [r8], -r9, lsr #12
   14220:			; <UNDEFINED> instruction: 0xf9c8f7ff
   14224:	cmplt	r3, r3, lsr #20
   14228:			; <UNDEFINED> instruction: 0xf47f2802
   1422c:	strbmi	sl, [r7], -r8, asr #29
   14230:			; <UNDEFINED> instruction: 0x46c8465d
   14234:			; <UNDEFINED> instruction: 0xe76246d1
   14238:	rscscc	pc, pc, pc, asr #32
   1423c:	stmdacs	r2, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   14240:	ldmdbmi	sl, {r0, r1, r2, r4, ip, lr, pc}
   14244:	ldrmi	r2, [r8], -r5, lsl #4
   14248:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
   1424c:	svc	0x00f2f7ee
   14250:	blx	1fd02c4 <ftello64@plt+0x1fcc748>
   14254:	blx	3502c8 <ftello64@plt+0x34c74c>
   14258:	strtmi	r9, [sl], -r5, lsl #22
   1425c:	movwls	r4, #1593	; 0x639
   14260:	b	1a52224 <ftello64@plt+0x1a4e6a8>
   14264:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   14268:	blx	fe8502de <ftello64@plt+0xfe84c762>
   1426c:	blcs	2eb00 <ftello64@plt+0x2af84>
   14270:	movwcs	sp, #4573	; 0x11dd
   14274:			; <UNDEFINED> instruction: 0xf04f6c61
   14278:	movwls	r3, #22783	; 0x58ff
   1427c:			; <UNDEFINED> instruction: 0xf7eee6e6
   14280:	strdcs	lr, [r6], -r2
   14284:			; <UNDEFINED> instruction: 0xf97cf00b
   14288:			; <UNDEFINED> instruction: 0xf7ef2001
   1428c:	svclt	0x0000fea9
   14290:	strdeq	r0, [r4], -lr
   14294:	andeq	r0, r0, r8, lsl #8
   14298:	andeq	r8, r2, r0, lsl ip
   1429c:	andeq	r0, r4, r0, lsl #22
   142a0:	strdeq	r8, [r2], -ip
   142a4:			; <UNDEFINED> instruction: 0x0002edb0
   142a8:	ldrdeq	r8, [r2], -r6
   142ac:	andeq	r8, r2, lr, asr #18
   142b0:	andeq	lr, r2, r6, lsl sp
   142b4:	cmncs	r8, r8, lsl #10
   142b8:			; <UNDEFINED> instruction: 0xf7ef2001
   142bc:	movwcs	lr, #7090	; 0x1bb2
   142c0:	stclt	0, cr6, [r8, #-12]
   142c4:	stmdavs	r2, {r4, r6, r8, ip, sp, pc}
   142c8:	cmplt	r2, r8, lsl #10
   142cc:	andvs	r3, r2, r1, lsl #20
   142d0:	stfltd	f3, [r8, #-8]
   142d4:			; <UNDEFINED> instruction: 0x4008e8bd
   142d8:	svclt	0x0086f7ee
   142dc:	blmi	1260a4 <ftello64@plt+0x122528>
   142e0:	stmdbmi	r4, {r1, r3, r7, r9, sp}
   142e4:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   142e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   142ec:	blx	ffc50362 <ftello64@plt+0xffc4c7e6>
   142f0:	muleq	r2, sl, fp
   142f4:	andeq	r8, r2, r8, ror #17
   142f8:	strdeq	r8, [r2], -sl
   142fc:	svcmi	0x00f0e92d
   14300:	bpl	552684 <ftello64@plt+0x54eb08>
   14304:	blhi	cf7c0 <ftello64@plt+0xcbc44>
   14308:	bmi	45268c <ftello64@plt+0x44eb10>
   1430c:			; <UNDEFINED> instruction: 0xf8df447d
   14310:			; <UNDEFINED> instruction: 0xf8df7a10
   14314:	addlt	r6, sp, r0, lsl sl
   14318:	ldrbtmi	r5, [pc], #-2348	; 14320 <ftello64@plt+0x107a4>
   1431c:	strls	r6, [fp], #-2084	; 0xfffff7dc
   14320:	streq	pc, [r0], #-79	; 0xffffffb1
   14324:	strls	r2, [r8], #-1024	; 0xfffffc00
   14328:	strls	r9, [r2], #-3096	; 0xfffff3e8
   1432c:	ldmibpl	sp!, {r2, r4, r9, sl, lr}
   14330:	bls	a5bb0 <ftello64@plt+0xa2034>
   14334:	strls	r4, [r4, #-1551]	; 0xfffff9f1
   14338:	blls	125b54 <ftello64@plt+0x121fd8>
   1433c:	ldrdls	pc, [r0], -r2
   14340:			; <UNDEFINED> instruction: 0x0718689b
   14344:	msrhi	CPSR_x, r0, lsl #2
   14348:			; <UNDEFINED> instruction: 0xf0002f03
   1434c:	svccs	0x00048082
   14350:	msrhi	CPSR_x, r0
   14354:			; <UNDEFINED> instruction: 0xf0002f01
   14358:	svccs	0x000681f7
   1435c:	orrshi	pc, pc, r0
   14360:			; <UNDEFINED> instruction: 0xf0402f02
   14364:	stclvs	3, cr8, [fp, #228]!	; 0xe4
   14368:	cmnle	r0, r0, lsl #22
   1436c:	blcs	2fa20 <ftello64@plt+0x2bea4>
   14370:	orrhi	pc, r2, #0
   14374:	ldrdhi	pc, [ip], #-133	; 0xffffff7b
   14378:	ldmdbeq	r4!, {r0, r2, r8, ip, sp, lr, pc}
   1437c:			; <UNDEFINED> instruction: 0x7614e9d5
   14380:	svceq	0x0000f1b8
   14384:	sbcshi	pc, r1, #64	; 0x40
   14388:			; <UNDEFINED> instruction: 0xf0402f00
   1438c:			; <UNDEFINED> instruction: 0xf8df82fd
   14390:	teqcs	sp, r8	; <illegal shifter operand>
   14394:	b	13e5c1c <ftello64@plt+0x13e20a0>
   14398:			; <UNDEFINED> instruction: 0xf0214a16
   1439c:	ldrbtmi	pc, [r8], #2093	; 0x82d	; <UNPREDICTABLE>
   143a0:	orrmi	pc, r5, #402653187	; 0x18000003
   143a4:	beq	de5c2c <ftello64@plt+0xde20b0>
   143a8:			; <UNDEFINED> instruction: 0xf818b2f6
   143ac:			; <UNDEFINED> instruction: 0xf0211003
   143b0:	b	1412444 <ftello64@plt+0x140e8c8>
   143b4:	vsubw.u8	<illegal reg q8.5>, <illegal reg q3.5>, d10
   143b8:			; <UNDEFINED> instruction: 0xf0031203
   143bc:	tstmi	r3, #48, 6	; 0xc0000000
   143c0:			; <UNDEFINED> instruction: 0xf8184620
   143c4:			; <UNDEFINED> instruction: 0xf0211003
   143c8:	adcseq	pc, fp, r7, lsl r8	; <UNPREDICTABLE>
   143cc:	teqeq	ip, #3	; <UNPREDICTABLE>
   143d0:	b	10e5c58 <ftello64@plt+0x10e20dc>
   143d4:			; <UNDEFINED> instruction: 0xf0061396
   143d8:			; <UNDEFINED> instruction: 0xf818063f
   143dc:			; <UNDEFINED> instruction: 0xf0211003
   143e0:			; <UNDEFINED> instruction: 0xf818f80b
   143e4:	strtmi	r1, [r0], -r6
   143e8:			; <UNDEFINED> instruction: 0xf806f021
   143ec:	strtmi	r4, [r0], -r9, asr #12
   143f0:	blx	ff7d047e <ftello64@plt+0xff7cc902>
   143f4:	stmdbcs	r7, {r0, r3, r5, r6, fp, sp, lr}
   143f8:	ldrbthi	pc, [r3], #-512	; 0xfffffe00	; <UNPREDICTABLE>
   143fc:	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14400:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   14404:			; <UNDEFINED> instruction: 0xf0214631
   14408:	stmdavs	sl!, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1440c:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14410:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   14414:	orreq	lr, r2, #3072	; 0xc00
   14418:			; <UNDEFINED> instruction: 0xf0216a19
   1441c:	ldrtmi	pc, [r1], -r9, asr #23	; <UNPREDICTABLE>
   14420:			; <UNDEFINED> instruction: 0xf0214620
   14424:	strbmi	pc, [r9], -r5, asr #23	; <UNPREDICTABLE>
   14428:			; <UNDEFINED> instruction: 0xf0214620
   1442c:	bvs	ffb13338 <ftello64@plt+0xffb0f7bc>
   14430:			; <UNDEFINED> instruction: 0xf0402b00
   14434:	blvs	af4da0 <ftello64@plt+0xaf1224>
   14438:			; <UNDEFINED> instruction: 0xf0402b00
   1443c:	blvs	fea34d70 <ftello64@plt+0xfea311f4>
   14440:			; <UNDEFINED> instruction: 0xf7ee2400
   14444:			; <UNDEFINED> instruction: 0x4628eed4
   14448:	strls	r6, [r3], #-940	; 0xfffffc54
   1444c:			; <UNDEFINED> instruction: 0xff3af7ff
   14450:	stmibvs	fp!, {r0, r3, r5, r8, sp, lr, pc}
   14454:	eorsle	r2, sp, r0, lsl #22
   14458:	andcs	r6, r0, #11008	; 0x2b00
   1445c:			; <UNDEFINED> instruction: 0xb1b39208
   14460:	svceq	0x0000f1b9
   14464:	bics	sp, r6, #1073741827	; 0x40000003
   14468:	mcrrne	11, 10, r6, r8, cr11
   1446c:	cfldrdne	mvd6, [r0], {104}	; 0x68
   14470:	mrrcpl	0, 0, r9, fp, cr8
   14474:	andcc	r5, r2, #-1291845632	; 0xb3000000
   14478:	andls	r4, r8, #310378496	; 0x12800000
   1447c:	adchi	pc, r5, #128	; 0x80
   14480:	stclvs	12, cr6, [r9], #-172	; 0xffffff54
   14484:	mvnle	r4, #-1879048183	; 0x90000009
   14488:	andcs	r9, r0, #8, 22	; 0x2000
   1448c:	ldrmi	r6, [r9, #1066]	; 0x42a
   14490:	cmp	r1, r2, lsl r8
   14494:	mrrcne	9, 2, r6, r0, cr3	; <UNPREDICTABLE>
   14498:	movwcc	r6, #6945	; 0x1b21
   1449c:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   144a0:			; <UNDEFINED> instruction: 0xf14362a0
   144a4:	cmnvs	r3, r0, lsl #6
   144a8:	bls	22b6d0 <ftello64@plt+0x227b54>
   144ac:	movwls	r1, #35923	; 0x8c53
   144b0:	ldrtpl	r4, [r0], #1355	; 0x54b
   144b4:	smlalbbhi	pc, r0, r0, r0	; <UNPREDICTABLE>
   144b8:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   144bc:	movwcs	lr, #43476	; 0xa9d4
   144c0:	mvnle	r4, #-1610612727	; 0xa0000009
   144c4:			; <UNDEFINED> instruction: 0xf0204620
   144c8:	mcrrne	14, 6, pc, r2, cr7	; <UNPREDICTABLE>
   144cc:	teqhi	r3, r0	; <UNPREDICTABLE>
   144d0:	strb	fp, [sl, r0, asr #5]!
   144d4:	svcvc	0x0000f5b9
   144d8:	strhi	pc, [r7], #-576	; 0xfffffdc0
   144dc:	blcs	2ef90 <ftello64@plt+0x2b414>
   144e0:	rscshi	pc, r2, r0, asr #32
   144e4:	movwls	r6, #14699	; 0x396b
   144e8:			; <UNDEFINED> instruction: 0xf0402b00
   144ec:			; <UNDEFINED> instruction: 0xf105813c
   144f0:			; <UNDEFINED> instruction: 0xf1050738
   144f4:			; <UNDEFINED> instruction: 0xf10d083c
   144f8:	strtmi	r0, [r0], -r4, lsr #22
   144fc:			; <UNDEFINED> instruction: 0x46424639
   14500:			; <UNDEFINED> instruction: 0xf644465b
   14504:			; <UNDEFINED> instruction: 0xf8cd6c20
   14508:			; <UNDEFINED> instruction: 0xf021c024
   1450c:	bls	293b58 <ftello64@plt+0x28ffdc>
   14510:	strtvs	r4, [r8], #-1537	; 0xfffff9ff
   14514:	stmdacs	r0, {r1, r6, r7, r8, ip, sp, pc}
   14518:	bichi	pc, sp, #0
   1451c:	ldmdavc	r0, {r1, r3, r5, r7, r8, r9, fp, sp, lr}
   14520:			; <UNDEFINED> instruction: 0xf000280a
   14524:	stmdacs	sp, {r0, r5, r6, r7, pc}
   14528:	teqhi	sp, #0	; <UNPREDICTABLE>
   1452c:	tstls	r5, r1, lsl #18
   14530:	sbcshi	pc, r9, r0, asr #4
   14534:	andls	r4, r6, #16, 12	; 0x1000000
   14538:			; <UNDEFINED> instruction: 0xffeef7fe
   1453c:	andne	lr, r5, #3620864	; 0x374000
   14540:			; <UNDEFINED> instruction: 0xf0402800
   14544:	ldrdls	r8, [r3], -r1
   14548:	stmib	r5, {r0, r8, r9, sp}^
   1454c:	movwcs	r3, #773	; 0x305
   14550:	movwls	r3, #36353	; 0x8e01
   14554:	blvs	fea8c588 <ftello64@plt+0xfea88a0c>
   14558:	mrrcne	3, 0, r3, r0, cr1
   1455c:	strbtvs	r9, [r8], #-776	; 0xfffffcf8
   14560:	cfstr32pl	mvfx4, [sl], {75}	; 0x4b
   14564:	svccs	0x0001f806
   14568:	rsbshi	pc, lr, #0
   1456c:	stclvs	12, cr6, [sl], #-164	; 0xffffff5c
   14570:	mvnsle	r4, #-1610612728	; 0xa0000008
   14574:	blcs	3ad88 <ftello64@plt+0x3720c>
   14578:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   1457c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14580:			; <UNDEFINED> instruction: 0xf04fbf08
   14584:	strtvs	r3, [fp], #-767	; 0xfffffd01
   14588:	adc	r9, r8, r3, lsl #4
   1458c:	sbfxeq	pc, pc, #17, #5
   14590:			; <UNDEFINED> instruction: 0xf01b4478
   14594:	ldrb	pc, [r7], r7, lsr #19	; <UNPREDICTABLE>
   14598:	movwls	r6, #15851	; 0x3deb
   1459c:			; <UNDEFINED> instruction: 0xf0402b00
   145a0:	stcvs	0, cr8, [fp, #796]!	; 0x31c
   145a4:	blcs	391b4 <ftello64@plt+0x35638>
   145a8:	rscshi	pc, r8, r0
   145ac:	subeq	pc, ip, #1073741825	; 0x40000001
   145b0:	bcs	46fe8 <ftello64@plt+0x4346c>
   145b4:	stcle	3, cr9, [sl, #-8]
   145b8:	movteq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   145bc:	bl	fe9ec <ftello64@plt+0xfae70>
   145c0:			; <UNDEFINED> instruction: 0xf8130c02
   145c4:	ldrmi	r0, [ip, #2817]	; 0xb01
   145c8:	bleq	925d4 <ftello64@plt+0x8ea58>
   145cc:			; <UNDEFINED> instruction: 0xf1b9d1f9
   145d0:			; <UNDEFINED> instruction: 0xf0000f00
   145d4:			; <UNDEFINED> instruction: 0xf8df831d
   145d8:	cdpcc	7, 0, cr12, cr1, cr0, {3}
   145dc:	bleq	28f1fc <ftello64@plt+0x28b680>
   145e0:			; <UNDEFINED> instruction: 0x463044fc
   145e4:	svcne	0x0001f810
   145e8:	movwmi	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
   145ec:	strmi	r4, [r3, #75]	; 0x4b
   145f0:	eorcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   145f4:	strcs	lr, [r7, -r3, lsl #21]
   145f8:			; <UNDEFINED> instruction: 0xf8dfd1f4
   145fc:			; <UNDEFINED> instruction: 0xf105a740
   14600:			; <UNDEFINED> instruction: 0xf8dd0334
   14604:			; <UNDEFINED> instruction: 0xf0279008
   14608:	ldrbtmi	r4, [sl], #1919	; 0x77f
   1460c:	bcc	44fe34 <ftello64@plt+0x44c2b8>
   14610:	and	r9, r2, r4, lsl #10
   14614:			; <UNDEFINED> instruction: 0xf00045b3
   14618:	blge	334d38 <ftello64@plt+0x3311bc>
   1461c:	svcne	0x0001f816
   14620:	andcc	r4, r1, #318767104	; 0x13000000
   14624:			; <UNDEFINED> instruction: 0xf8032a02
   14628:	ldclle	12, cr1, [r3, #32]!
   1462c:	mlahi	r8, sp, r8, pc	; <UNPREDICTABLE>
   14630:			; <UNDEFINED> instruction: 0xf1094620
   14634:	b	13d6a40 <ftello64@plt+0x13d2ec4>
   14638:			; <UNDEFINED> instruction: 0xf81a0398
   1463c:			; <UNDEFINED> instruction: 0xf0201003
   14640:			; <UNDEFINED> instruction: 0xf89dfedb
   14644:	b	13e86f0 <ftello64@plt+0x13e4b74>
   14648:	strtmi	r1, [r0], -r8, lsl #4
   1464c:	eorseq	pc, r0, #2
   14650:	andsne	lr, r5, #270336	; 0x42000
   14654:	andne	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
   14658:	cdp2	0, 12, cr15, cr14, cr0, {1}
   1465c:	mlahi	sl, sp, r8, pc	; <UNPREDICTABLE>
   14660:	strtmi	r0, [r0], -fp, lsr #1
   14664:	teqeq	ip, #3	; <UNPREDICTABLE>
   14668:	orrsne	lr, r8, #274432	; 0x43000
   1466c:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   14670:	cdp2	0, 12, cr15, cr2, cr0, {1}
   14674:	eorseq	pc, pc, #8
   14678:			; <UNDEFINED> instruction: 0xf81a4620
   1467c:			; <UNDEFINED> instruction: 0xf0201002
   14680:			; <UNDEFINED> instruction: 0xf1b9febb
   14684:	svclt	0x00d80f0f
   14688:	sfmle	f2, 2, [r3]
   1468c:	bne	44fef4 <ftello64@plt+0x44c378>
   14690:			; <UNDEFINED> instruction: 0xf04f4620
   14694:			; <UNDEFINED> instruction: 0xf0210900
   14698:	strbmi	pc, [sl], -fp, lsl #21	; <UNPREDICTABLE>
   1469c:	movwcs	lr, #6074	; 0x17ba
   146a0:	strbvs	r2, [fp, #512]!	; 0x200
   146a4:			; <UNDEFINED> instruction: 0xf8df9203
   146a8:			; <UNDEFINED> instruction: 0xf8df2698
   146ac:	ldrbtmi	r3, [sl], #-1648	; 0xfffff990
   146b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   146b4:	subsmi	r9, sl, fp, lsl #22
   146b8:	movwhi	pc, #36928	; 0x9040	; <UNPREDICTABLE>
   146bc:	andlt	r9, sp, r3, lsl #16
   146c0:	blhi	cf9bc <ftello64@plt+0xcbe40>
   146c4:	svchi	0x00f0e8bd
   146c8:	andls	pc, r0, sp, asr #17
   146cc:	ldrtmi	sl, [r3], -r8, lsl #20
   146d0:	strtmi	r4, [r8], -r1, lsr #12
   146d4:	mrrc2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   146d8:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   146dc:	blls	b86f0 <ftello64@plt+0xb4b74>
   146e0:	andls	pc, r0, r3, asr #17
   146e4:	ldrdcs	lr, [r1, -pc]
   146e8:	bvs	852000 <ftello64@plt+0x84e484>
   146ec:	strmi	r4, [r1], -r8, lsl #12
   146f0:			; <UNDEFINED> instruction: 0xf7fe4610
   146f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   146f8:	stmiavs	fp!, {r0, r1, r3, r8, r9, fp, ip, lr, pc}
   146fc:			; <UNDEFINED> instruction: 0xf0002b00
   14700:			; <UNDEFINED> instruction: 0xf0208178
   14704:	blcs	5531c <ftello64@plt+0x517a0>
   14708:	cmnhi	r3, r0	; <UNPREDICTABLE>
   1470c:			; <UNDEFINED> instruction: 0xf0002806
   14710:	ldrbmi	r8, [fp], -r8, lsr #3
   14714:	ldrtmi	r4, [r9], -r2, asr #12
   14718:			; <UNDEFINED> instruction: 0xf8cd4620
   1471c:			; <UNDEFINED> instruction: 0xf021a024
   14720:	blls	293944 <ftello64@plt+0x28fdc8>
   14724:	blcs	2d7cc <ftello64@plt+0x29c50>
   14728:	movtlt	sp, #243	; 0xf3
   1472c:	ldrb	r6, [lr, sl, lsr #23]
   14730:	movwls	r2, #13056	; 0x3300
   14734:	blls	24e618 <ftello64@plt+0x24aa9c>
   14738:			; <UNDEFINED> instruction: 0xf083fab3
   1473c:	stmdbeq	r0, {r1, r9, fp, ip, pc}^
   14740:	submi	r6, r3, #19
   14744:	str	r9, [lr, r3, lsl #6]!
   14748:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1474c:			; <UNDEFINED> instruction: 0xf8d3447b
   14750:	movwlt	r3, #13568	; 0x3500
   14754:	mlaseq	r4, r5, r8, pc	; <UNPREDICTABLE>
   14758:	mvnle	r2, r0, lsl #16
   1475c:	andls	r2, r3, sl, lsl #6
   14760:	eorscc	pc, r4, r5, lsl #17
   14764:			; <UNDEFINED> instruction: 0xf8cde79f
   14768:	bge	238770 <ftello64@plt+0x234bf4>
   1476c:			; <UNDEFINED> instruction: 0x46214633
   14770:			; <UNDEFINED> instruction: 0xf7ff4628
   14774:			; <UNDEFINED> instruction: 0xf8ddf943
   14778:	andls	r9, r3, r0, lsr #32
   1477c:	ldmib	r5, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   14780:	bcs	18fa0 <ftello64@plt+0x15424>
   14784:	addshi	pc, r6, r0
   14788:	adcvs	r2, sl, #268435456	; 0x10000000
   1478c:			; <UNDEFINED> instruction: 0xf0002900
   14790:	stfvsd	f0, [r9], #-564	; 0xfffffdcc
   14794:			; <UNDEFINED> instruction: 0xf7fee6db
   14798:	ldrb	pc, [fp, fp, ror #28]	; <UNPREDICTABLE>
   1479c:	blls	12e948 <ftello64@plt+0x12adcc>
   147a0:			; <UNDEFINED> instruction: 0xf8d32907
   147a4:	vrhadd.s8	d7, d0, d16
   147a8:			; <UNDEFINED> instruction: 0xf8df82b2
   147ac:			; <UNDEFINED> instruction: 0x4620a59c
   147b0:	teqeq	r4, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   147b4:	ldrbtmi	r9, [sl], #773	; 0x305
   147b8:			; <UNDEFINED> instruction: 0xf0214651
   147bc:			; <UNDEFINED> instruction: 0xf8dff9f9
   147c0:	stmdavs	sl!, {r2, r3, r7, r8, sl, ip, sp}^
   147c4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   147c8:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   147cc:			; <UNDEFINED> instruction: 0xf9f0f021
   147d0:			; <UNDEFINED> instruction: 0x46204651
   147d4:			; <UNDEFINED> instruction: 0xf9ecf021
   147d8:	strtmi	r9, [r0], -r5, lsl #18
   147dc:			; <UNDEFINED> instruction: 0xf9e8f021
   147e0:			; <UNDEFINED> instruction: 0xf8d39b04
   147e4:	blcs	20b3c <ftello64@plt+0x1cfc0>
   147e8:	addhi	pc, sl, r0, asr #32
   147ec:	eorsle	r2, sp, r0, lsl #30
   147f0:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   147f4:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   147f8:	ldrbge	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   147fc:			; <UNDEFINED> instruction: 0xf8df447b
   14800:	ldrbtmi	fp, [sl], #-1372	; 0xfffffaa4
   14804:			; <UNDEFINED> instruction: 0x8014f8dd
   14808:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   1480c:	andsls	pc, r0, sp, asr #17
   14810:	strpl	lr, [r6], -sp, asr #19
   14814:			; <UNDEFINED> instruction: 0x46154699
   14818:	strtmi	r4, [r0], -r9, asr #12
   1481c:			; <UNDEFINED> instruction: 0xf9c8f021
   14820:			; <UNDEFINED> instruction: 0xf1077a39
   14824:	ldmdblt	r1!, {r3, r9, sl}
   14828:			; <UNDEFINED> instruction: 0x4620e015
   1482c:	stc2l	0, cr15, [r4, #128]!	; 0x80
   14830:	svcne	0x0001f816
   14834:	stmdbcs	sl, {r0, r3, r4, r5, r6, r8, ip, sp, pc}
   14838:	adchi	pc, fp, r0
   1483c:			; <UNDEFINED> instruction: 0xf000290d
   14840:	stmdbcs	fp, {r0, r2, r3, r5, r7, pc}
   14844:			; <UNDEFINED> instruction: 0x4651d1f1
   14848:			; <UNDEFINED> instruction: 0xf0214620
   1484c:			; <UNDEFINED> instruction: 0xf816f9b1
   14850:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   14854:	strbmi	sp, [r1], -pc, ror #3
   14858:			; <UNDEFINED> instruction: 0xf0214620
   1485c:	ldmdavs	pc!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   14860:	bicsle	r2, r9, r0, lsl #30
   14864:			; <UNDEFINED> instruction: 0x9010f8dd
   14868:			; <UNDEFINED> instruction: 0x5606e9dd
   1486c:	smlalttlt	r6, r7, pc, r8	; <UNPREDICTABLE>
   14870:	teqlt	r1, r9, lsr r8
   14874:			; <UNDEFINED> instruction: 0xf0204620
   14878:			; <UNDEFINED> instruction: 0xf817fdbf
   1487c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   14880:	stmdbls	r5, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   14884:			; <UNDEFINED> instruction: 0xf0214620
   14888:			; <UNDEFINED> instruction: 0x6dabf993
   1488c:	strbmi	pc, [lr, r0, asr #4]	; <UNPREDICTABLE>
   14890:	vsubl.s8	q9, d0, d0
   14894:	movwcc	r0, #6071	; 0x17b7
   14898:	andscs	lr, r3, #3227648	; 0x314000
   1489c:	tstvc	r5, #3227648	; 0x314000
   148a0:	svceq	0x0000f1b9
   148a4:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {3}
   148a8:	blls	a61d8 <ftello64@plt+0xa265c>
   148ac:	stmib	r5, {r1, r3, r5, r6, r7, sl, sp, lr}^
   148b0:	usat	r3, #24, r4, lsl #14
   148b4:	sbcmi	pc, lr, r0, asr #4
   148b8:	vmls.i<illegal width 8>	d22, d16, d2[6]
   148bc:			; <UNDEFINED> instruction: 0xf88500b7
   148c0:	strbvs	r2, [r8, #-72]!	; 0xffffffb8
   148c4:	cmnvs	r8, r1
   148c8:			; <UNDEFINED> instruction: 0xf0002900
   148cc:	stfvsd	f0, [r9], #-452	; 0xfffffe3c
   148d0:	ldrt	r9, [ip], -r3, lsl #4
   148d4:	strne	pc, [r8], #2271	; 0x8df
   148d8:	andcs	r2, r0, r5, lsl #4
   148dc:			; <UNDEFINED> instruction: 0xf7ee4479
   148e0:			; <UNDEFINED> instruction: 0xf01aecaa
   148e4:	str	pc, [sl, #3943]!	; 0xf67
   148e8:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   148ec:	andcs	r2, r0, r5, lsl #4
   148f0:			; <UNDEFINED> instruction: 0xf7ee4479
   148f4:			; <UNDEFINED> instruction: 0xf644eca0
   148f8:			; <UNDEFINED> instruction: 0xf01a6120
   148fc:	ldr	pc, [sl, #3881]	; 0xf29
   14900:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   14904:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14908:			; <UNDEFINED> instruction: 0xf952f021
   1490c:			; <UNDEFINED> instruction: 0x46202132
   14910:	ldc2l	0, cr15, [r2, #-128]!	; 0xffffff80
   14914:			; <UNDEFINED> instruction: 0xf8d39b04
   14918:	blcs	60c70 <ftello64@plt+0x5d0f4>
   1491c:	orrhi	pc, sp, r0, lsl #6
   14920:	strtmi	r9, [r0], -r5, lsl #18
   14924:			; <UNDEFINED> instruction: 0xf944f021
   14928:			; <UNDEFINED> instruction: 0xf895e760
   1492c:	strtmi	r3, [r0], -r8, asr #32
   14930:	ldrtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   14934:	ldrbtmi	r0, [sl], #2203	; 0x89b
   14938:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   1493c:	ldc2l	0, cr15, [ip, #-128]	; 0xffffff80
   14940:	svceq	0x0001f1b8
   14944:	umaalcc	pc, r8, r5, r8	; <UNPREDICTABLE>
   14948:			; <UNDEFINED> instruction: 0xf0004620
   1494c:			; <UNDEFINED> instruction: 0xf89581a4
   14950:	tsteq	fp, r9, asr #32
   14954:	teqeq	r0, #3	; <UNPREDICTABLE>
   14958:	tstne	r2, #274432	; 0x43000
   1495c:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   14960:	stc2l	0, cr15, [sl, #-128]	; 0xffffff80
   14964:	umaalcc	pc, r9, r5, r8	; <UNPREDICTABLE>
   14968:	addseq	r4, fp, r0, lsr #12
   1496c:	teqeq	ip, #3	; <UNPREDICTABLE>
   14970:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   14974:	stc2l	0, cr15, [r0, #-128]	; 0xffffff80
   14978:			; <UNDEFINED> instruction: 0x4620213d
   1497c:	ldc2	0, cr15, [ip, #-128]!	; 0xffffff80
   14980:	svccs	0x000f3701
   14984:	stcge	7, cr15, [r0, #-508]	; 0xfffffe04
   14988:	strtmi	r4, [r0], -r9, asr #12
   1498c:			; <UNDEFINED> instruction: 0xf910f021
   14990:			; <UNDEFINED> instruction: 0x4659e4fd
   14994:			; <UNDEFINED> instruction: 0xf0214620
   14998:	strb	pc, [r9, -fp, lsl #18]	; <UNPREDICTABLE>
   1499c:	strtmi	r4, [r0], -r9, lsr #12
   149a0:			; <UNDEFINED> instruction: 0xf906f021
   149a4:	stcls	7, cr14, [r4, #-272]	; 0xfffffef0
   149a8:	andls	pc, r8, sp, asr #17
   149ac:	svclt	0x00c22a00
   149b0:	movteq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   149b4:	ldmne	ip, {r1, r3, r8, fp, sp, pc}
   149b8:	svcge	0x0077f77f
   149bc:	bleq	92a08 <ftello64@plt+0x8ee8c>
   149c0:	bleq	929d4 <ftello64@plt+0x8ee58>
   149c4:	mvnsle	r4, r3, lsr #5
   149c8:	ldrmi	lr, [r3], -pc, ror #14
   149cc:	stclvs	12, cr6, [r9], #-168	; 0xffffff58
   149d0:			; <UNDEFINED> instruction: 0xf4bf4291
   149d4:	ssat	sl, #16, sl, asr #26
   149d8:			; <UNDEFINED> instruction: 0xf47f2f05
   149dc:	blls	c0488 <ftello64@plt+0xbc90c>
   149e0:	stmibmi	r3!, {r4, r5, r9, sl, lr}^
   149e4:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   149e8:	movwls	r2, #13056	; 0x3300
   149ec:			; <UNDEFINED> instruction: 0xff6ef016
   149f0:	stmdacs	r3, {r0, r3, r4, r6, r9, sl, sp, lr, pc}
   149f4:	stmibvs	fp!, {r0, r2, r4, r5, r8, ip, lr, pc}^
   149f8:	blcs	39614 <ftello64@plt+0x35a98>
   149fc:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   14a00:	mvnvs	r2, r1, lsl #4
   14a04:			; <UNDEFINED> instruction: 0xf6449606
   14a08:	strtmi	r6, [lr], -r0, lsr #20
   14a0c:	ldrbmi	r4, [fp], -r2, asr #12
   14a10:			; <UNDEFINED> instruction: 0x46204639
   14a14:	eorge	pc, r4, sp, asr #17
   14a18:	blx	2d0aa6 <ftello64@plt+0x2ccf2a>
   14a1c:	strmi	r9, [r5], -r9, lsl #20
   14a20:	bcs	2dae8 <ftello64@plt+0x29f6c>
   14a24:			; <UNDEFINED> instruction: 0x4602d0f2
   14a28:			; <UNDEFINED> instruction: 0x46306bb1
   14a2c:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   14a30:	stcle	8, cr2, [sp, #-0]
   14a34:	mvnle	r2, r0, lsl #26
   14a38:	mcrls	6, 0, r4, cr6, cr5, {1}
   14a3c:	blcs	3b658 <ftello64@plt+0x37adc>
   14a40:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
   14a44:			; <UNDEFINED> instruction: 0xf00a2006
   14a48:	mulcs	r1, fp, sp
   14a4c:	blx	ff252a10 <ftello64@plt+0xff24ee94>
   14a50:	mcrls	6, 0, r4, cr6, cr5, {1}
   14a54:	blls	148e24 <ftello64@plt+0x1452a8>
   14a58:			; <UNDEFINED> instruction: 0x2114f8d3
   14a5c:	mvnle	r2, r2, lsl #20
   14a60:	movwcs	lr, #2032	; 0x7f0
   14a64:	strb	r9, [sp, r5, lsl #6]
   14a68:	tstcs	r0, #3489792	; 0x354000
   14a6c:			; <UNDEFINED> instruction: 0xf63f429a
   14a70:	movwcs	sl, #3638	; 0xe36
   14a74:	ldrt	r6, [r2], -fp, lsr #8
   14a78:	blcs	3032c <ftello64@plt+0x2c7b0>
   14a7c:	cfldrdge	mvd15, [r7], {127}	; 0x7f
   14a80:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr}
   14a84:	cfldrdge	mvd15, [r3], {127}	; 0x7f
   14a88:	andcs	r4, r5, #3047424	; 0x2e8000
   14a8c:			; <UNDEFINED> instruction: 0xf7ee4479
   14a90:			; <UNDEFINED> instruction: 0xf01aebd2
   14a94:	ldmibmi	r8!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   14a98:	andscs	r2, r0, r1, lsl #6
   14a9c:			; <UNDEFINED> instruction: 0x612b4479
   14aa0:	cdp2	0, 0, cr15, cr4, cr10, {0}
   14aa4:			; <UNDEFINED> instruction: 0xf04fe4c3
   14aa8:	movwls	r3, #13311	; 0x33ff
   14aac:	bvs	1b26414 <ftello64@plt+0x1b22898>
   14ab0:	blx	14d0b24 <ftello64@plt+0x14ccfa8>
   14ab4:	bcs	53b2e0 <ftello64@plt+0x537764>
   14ab8:	vmax.s8	d4, d0, d1
   14abc:			; <UNDEFINED> instruction: 0xf014811f
   14ac0:			; <UNDEFINED> instruction: 0xf102077b
   14ac4:			; <UNDEFINED> instruction: 0xf1020904
   14ac8:			; <UNDEFINED> instruction: 0xf1060303
   14acc:	bl	194adc <ftello64@plt+0x190f60>
   14ad0:			; <UNDEFINED> instruction: 0xf1020809
   14ad4:	movwls	r0, #23042	; 0x5a02
   14ad8:			; <UNDEFINED> instruction: 0x27ffd07a
   14adc:	andls	r7, r4, #55	; 0x37
   14ae0:	strls	r2, [r8, -r2, lsl #14]
   14ae4:	bl	13d2aa4 <ftello64@plt+0x13cef28>
   14ae8:			; <UNDEFINED> instruction: 0xf8062101
   14aec:	bvs	a58b1c <ftello64@plt+0xa54fa0>
   14af0:			; <UNDEFINED> instruction: 0x0c07ea04
   14af4:			; <UNDEFINED> instruction: 0xf0049b05
   14af8:	blx	fec55f20 <ftello64@plt+0xfec523a4>
   14afc:			; <UNDEFINED> instruction: 0xf004fe81
   14b00:			; <UNDEFINED> instruction: 0xf0040710
   14b04:			; <UNDEFINED> instruction: 0xf0040120
   14b08:	b	13d4c10 <ftello64@plt+0x13d1094>
   14b0c:			; <UNDEFINED> instruction: 0xf8061e5e
   14b10:	strbeq	lr, [r3, r3]!
   14b14:	bls	144828 <ftello64@plt+0x140cac>
   14b18:			; <UNDEFINED> instruction: 0xf8882303
   14b1c:	strbmi	r3, [r2], -r0
   14b20:			; <UNDEFINED> instruction: 0xf102bf48
   14b24:			; <UNDEFINED> instruction: 0xf1090905
   14b28:	svclt	0x00480301
   14b2c:	andeq	lr, r9, #6144	; 0x1800
   14b30:			; <UNDEFINED> instruction: 0xf1bc18f4
   14b34:			; <UNDEFINED> instruction: 0xf0400f00
   14b38:	ldrdlt	r8, [r5, #-0]
   14b3c:			; <UNDEFINED> instruction: 0xf04f1c5d
   14b40:			; <UNDEFINED> instruction: 0xf8820c0b
   14b44:	strtmi	ip, [r2], -r0
   14b48:			; <UNDEFINED> instruction: 0x46991974
   14b4c:	teqlt	r7, fp, lsr #12
   14b50:	smlsdcs	r8, sp, ip, r1
   14b54:			; <UNDEFINED> instruction: 0x46227017
   14b58:			; <UNDEFINED> instruction: 0x46991974
   14b5c:	teqlt	r1, fp, lsr #12
   14b60:	strcs	r1, [r9, #-3161]	; 0xfffff3a7
   14b64:			; <UNDEFINED> instruction: 0x46227015
   14b68:			; <UNDEFINED> instruction: 0x46991874
   14b6c:			; <UNDEFINED> instruction: 0xb128460b
   14b70:	andcs	r1, sl, r9, asr ip
   14b74:			; <UNDEFINED> instruction: 0x46227010
   14b78:			; <UNDEFINED> instruction: 0x46991874
   14b7c:	movweq	lr, #39686	; 0x9b06
   14b80:	tsteq	r5, r9, lsl #2	; <UNPREDICTABLE>
   14b84:	andeq	pc, r2, r9, lsr #3
   14b88:	stmdbeq	r9, {r0, r3, r8, ip, sp, lr, pc}
   14b8c:	sbccs	r7, fp, r0, ror r0
   14b90:	rsccs	r7, r1, #16
   14b94:	rsbscs	r7, r4, #34	; 0x22
   14b98:	rsccs	r7, r2, #154	; 0x9a
   14b9c:	andcs	r7, r0, #-2147483642	; 0x80000006
   14ba0:	ldrsbtpl	r7, [r2], #-10
   14ba4:	ldmdavc	r0, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}^
   14ba8:			; <UNDEFINED> instruction: 0xf47f280a
   14bac:	ldr	sl, [fp, #3263]	; 0xcbf
   14bb0:	bcs	2f660 <ftello64@plt+0x2bae4>
   14bb4:	svcge	0x007af47f
   14bb8:	andls	pc, r0, sp, asr #17
   14bbc:	ldrtmi	sl, [r3], -r8, lsl #20
   14bc0:	strtmi	r4, [r8], -r1, lsr #12
   14bc4:			; <UNDEFINED> instruction: 0xff1af7fe
   14bc8:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   14bcc:	str	r9, [r6, #3]
   14bd0:	ldrshtvc	r2, [r4], -pc
   14bd4:	strcs	r9, [r2], #-516	; 0xfffffdfc
   14bd8:			; <UNDEFINED> instruction: 0xf7ee9408
   14bdc:	bls	14f734 <ftello64@plt+0x14bbb8>
   14be0:			; <UNDEFINED> instruction: 0xf8062101
   14be4:	ldrtmi	r1, [r8], -sl
   14be8:			; <UNDEFINED> instruction: 0xf1026a2c
   14bec:	blls	157008 <ftello64@plt+0x15348c>
   14bf0:	andeq	lr, r9, #6144	; 0x1800
   14bf4:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   14bf8:			; <UNDEFINED> instruction: 0x4639463d
   14bfc:	ldrbtpl	r0, [r4], #2404	; 0x964
   14c00:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   14c04:	stceq	0, cr15, [r2], {79}	; 0x4f
   14c08:			; <UNDEFINED> instruction: 0xf88818f4
   14c0c:	ldr	ip, [r4, r0]
   14c10:	ldrbmi	pc, [pc, -r7, lsr #32]!	; <UNPREDICTABLE>
   14c14:	ldrmi	lr, [sl], -sl, asr #13
   14c18:	ldrb	r4, [r8], fp, asr #12
   14c1c:	andcs	r4, r5, #1425408	; 0x15c000
   14c20:	movwcs	r2, #61440	; 0xf000
   14c24:	movwls	r4, #21625	; 0x5479
   14c28:	bl	152be8 <ftello64@plt+0x14f06c>
   14c2c:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d0, d5
   14c30:	movwls	r2, #21248	; 0x5300
   14c34:	ldc2	0, cr15, [lr, #104]!	; 0x68
   14c38:			; <UNDEFINED> instruction: 0x212ee6e2
   14c3c:			; <UNDEFINED> instruction: 0xf0204620
   14c40:	teqcs	r2, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
   14c44:			; <UNDEFINED> instruction: 0xf0204620
   14c48:	blls	153bac <ftello64@plt+0x150030>
   14c4c:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   14c50:			; <UNDEFINED> instruction: 0xf77f2b02
   14c54:			; <UNDEFINED> instruction: 0xf8dfae65
   14c58:			; <UNDEFINED> instruction: 0x212ea128
   14c5c:			; <UNDEFINED> instruction: 0xf10a44fa
   14c60:	and	r0, r8, r3, lsl #20
   14c64:			; <UNDEFINED> instruction: 0xf0204620
   14c68:			; <UNDEFINED> instruction: 0xf81afbc7
   14c6c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   14c70:	pushcs	{r3, r4, r8, r9, sl, fp, ip, sp, pc}
   14c74:	stmdbcs	r0!, {r0, r1, ip, lr, pc}
   14c78:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   14c7c:	blls	14944c <ftello64@plt+0x1458d0>
   14c80:	ldrsbcc	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   14c84:			; <UNDEFINED> instruction: 0xf77f2b03
   14c88:	ldmdbmi	lr!, {r0, r1, r3, r6, r9, sl, fp, sp, pc}
   14c8c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14c90:			; <UNDEFINED> instruction: 0xff8ef020
   14c94:	tsteq	fp, r4, asr #12
   14c98:	teqeq	r0, #3	; <UNPREDICTABLE>
   14c9c:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   14ca0:	blx	fead0d2a <ftello64@plt+0xfeacd1ae>
   14ca4:			; <UNDEFINED> instruction: 0x4620213d
   14ca8:	blx	fe9d0d32 <ftello64@plt+0xfe9cd1b6>
   14cac:			; <UNDEFINED> instruction: 0x4620213d
   14cb0:	blx	fe8d0d3a <ftello64@plt+0xfe8cd1be>
   14cb4:	stmibvs	sl!, {r2, r5, r6, r9, sl, sp, lr, pc}
   14cb8:	bvs	feac3228 <ftello64@plt+0xfeabf6ac>
   14cbc:			; <UNDEFINED> instruction: 0xf47f2a00
   14cc0:			; <UNDEFINED> instruction: 0xf04faef2
   14cc4:			; <UNDEFINED> instruction: 0xf8dd33ff
   14cc8:	movwls	r9, #12320	; 0x3020
   14ccc:			; <UNDEFINED> instruction: 0xf7eee507
   14cd0:			; <UNDEFINED> instruction: 0xf04feaca
   14cd4:	movwls	r3, #13311	; 0x33ff
   14cd8:			; <UNDEFINED> instruction: 0x4690e439
   14cdc:			; <UNDEFINED> instruction: 0x46224699
   14ce0:	stmdami	r9!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   14ce4:			; <UNDEFINED> instruction: 0xf01a4478
   14ce8:	bmi	a5445c <ftello64@plt+0xa508e0>
   14cec:	tstmi	sl, r0, asr #4	; <UNPREDICTABLE>
   14cf0:	ldrbtmi	r4, [sl], #-2087	; 0xfffff7d9
   14cf4:	andscc	r4, r8, #120, 8	; 0x78000000
   14cf8:	mrc2	0, 6, pc, cr10, cr10, {0}
   14cfc:	vpmax.s8	d20, d0, d21
   14d00:	stmdami	r5!, {r0, r1, r2, r3, r5, r8, lr}
   14d04:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   14d08:			; <UNDEFINED> instruction: 0xf01a3218
   14d0c:	stmdami	r3!, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   14d10:			; <UNDEFINED> instruction: 0xf01a4478
   14d14:	svclt	0x0000fdc5
   14d18:	muleq	r4, r4, r8
   14d1c:	andeq	r0, r0, r8, lsl #8
   14d20:	andeq	r0, r4, r6, lsl #17
   14d24:	andeq	r0, r0, r4, asr r4
   14d28:	strdeq	r0, [r4], -lr
   14d2c:	andeq	r8, r2, lr, lsr r9
   14d30:	andeq	r0, r4, sl, asr #9
   14d34:	andeq	r8, r2, r4, ror #12
   14d38:	muleq	r4, r4, r2
   14d3c:	muleq	r4, r2, fp
   14d40:	strdeq	r0, [r4], -r2
   14d44:	andeq	r1, r4, r8, lsr #2
   14d48:	andeq	r8, r2, sl, lsl #11
   14d4c:	andeq	r0, r4, r6, lsl r1
   14d50:	andeq	r8, r2, r8, ror #8
   14d54:	andeq	r8, r2, r2, ror r4
   14d58:	andeq	r8, r2, r0, ror r4
   14d5c:	andeq	r8, r2, r6, ror #8
   14d60:	strdeq	r8, [r2], -r0
   14d64:	andeq	r8, r2, ip, lsr #7
   14d68:	andeq	r8, r2, sl, lsr r3
   14d6c:	andeq	r0, r4, r6, ror #16
   14d70:	andeq	r8, r2, r2, lsr r3
   14d74:	strdeq	r8, [r2], -r0
   14d78:	andeq	r7, r2, ip, lsl #1
   14d7c:	andeq	r7, r2, ip, ror #31
   14d80:	andeq	r4, r2, ip, rrx
   14d84:	andeq	r7, r2, r6, asr #31
   14d88:	andeq	r7, r2, ip, asr #30
   14d8c:	andeq	r8, r2, lr, lsl #3
   14d90:	ldrdeq	r7, [r2], -ip
   14d94:	andeq	r8, r2, ip, ror r1
   14d98:	andeq	r7, r2, sl, asr #29
   14d9c:	andeq	r7, r2, r0, lsr #30
   14da0:			; <UNDEFINED> instruction: 0x4604b510
   14da4:	strmi	r6, [r8], -r3, lsr #16
   14da8:	strtmi	r4, [r2], -r5, lsl #18
   14dac:	eorvs	r3, r3, r1, lsl #6
   14db0:			; <UNDEFINED> instruction: 0xf0204479
   14db4:	tstlt	r0, pc, ror #17	; <UNPREDICTABLE>
   14db8:	blcc	6ee4c <ftello64@plt+0x6b2d0>
   14dbc:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   14dc0:			; <UNDEFINED> instruction: 0xfffff549
   14dc4:	andcs	r4, r2, #311296	; 0x4c000
   14dc8:	ldrlt	r4, [r0, #-2835]	; 0xfffff4ed
   14dcc:	addlt	r4, r2, r9, ror r4
   14dd0:	strbtmi	r5, [ip], -fp, asr #17
   14dd4:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   14dd8:			; <UNDEFINED> instruction: 0xf04f9301
   14ddc:			; <UNDEFINED> instruction: 0xf0200300
   14de0:	mcrrne	10, 9, pc, r3, cr13	; <UNPREDICTABLE>
   14de4:	orrlt	sp, r0, r2
   14de8:	andle	r2, sl, r2, lsl #16
   14dec:	bmi	2dcdf4 <ftello64@plt+0x2d9278>
   14df0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   14df4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14df8:	subsmi	r9, sl, r1, lsl #22
   14dfc:	andlt	sp, r2, r7, lsl #2
   14e00:			; <UNDEFINED> instruction: 0x4620bd10
   14e04:	blx	fe252e06 <ftello64@plt+0xfe24f28a>
   14e08:	strdcs	lr, [r1], -r1
   14e0c:			; <UNDEFINED> instruction: 0xf7eee7ef
   14e10:	svclt	0x0000ea2a
   14e14:	ldrdeq	pc, [r3], -r4
   14e18:	andeq	r0, r0, r8, lsl #8
   14e1c:	andeq	pc, r3, lr, lsr #27
   14e20:	mvnsmi	lr, #737280	; 0xb4000
   14e24:	adccs	pc, fp, #77594624	; 0x4a00000
   14e28:			; <UNDEFINED> instruction: 0xf6ca1c8b
   14e2c:	strmi	r2, [r1], sl, lsr #5
   14e30:	blx	fe8a685a <ftello64@plt+0xfe8a2cde>
   14e34:	stmdaeq	r0, {r0, r1, ip, sp}^
   14e38:	andcc	r0, r1, r0, lsl #1
   14e3c:	ldmda	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e40:	svceq	0x0002f1b8
   14e44:	ldmdbmi	sl!, {r0, r4, r5, r6, r8, fp, ip, lr, pc}
   14e48:	andeq	pc, r3, #1073741826	; 0x40000002
   14e4c:	ldrbtmi	r1, [r9], #-3331	; 0xfffff2fd
   14e50:	stc	8, cr15, [r2], {18}
   14e54:	stmdaeq	r3, {r3, r5, r7, r8, ip, sp, lr, pc}
   14e58:	stcvc	8, cr15, [r3], {18}
   14e5c:	svceq	0x0002f1b8
   14e60:	stcvs	8, cr15, [r1], {18}
   14e64:	b	13e68b0 <ftello64@plt+0x13e2d34>
   14e68:	ldrmi	r0, [ip], lr, lsl #9
   14e6c:	strne	lr, [r7, #-2639]	; 0xfffff5b1
   14e70:	ldrteq	pc, [ip], #-4	; <UNPREDICTABLE>
   14e74:	ldreq	pc, [r0, #-5]!
   14e78:	ldrne	lr, [r6], #2628	; 0xa44
   14e7c:	ldrne	lr, [lr, #-2629]	; 0xfffff5bb
   14e80:	ldreq	lr, [r7, pc, asr #20]
   14e84:	ldrteq	pc, [pc], -r6	; <UNPREDICTABLE>
   14e88:	andeq	pc, r3, #-2147483648	; 0x80000000
   14e8c:	and	pc, r7, r1, lsl r8	; <UNPREDICTABLE>
   14e90:	movweq	pc, #16643	; 0x4103	; <UNPREDICTABLE>
   14e94:	stcpl	13, cr5, [sp, #-316]	; 0xfffffec4
   14e98:			; <UNDEFINED> instruction: 0xf8035d8c
   14e9c:			; <UNDEFINED> instruction: 0xf803ec08
   14ea0:			; <UNDEFINED> instruction: 0xf8037c07
   14ea4:			; <UNDEFINED> instruction: 0xf8035c06
   14ea8:	ldmle	r1, {r0, r2, sl, fp, lr}^
   14eac:	svceq	0x0002f1b8
   14eb0:			; <UNDEFINED> instruction: 0xf1b8d01c
   14eb4:	andle	r0, r4, r1, lsl #30
   14eb8:			; <UNDEFINED> instruction: 0xf88c2300
   14ebc:	pop	{ip, sp}
   14ec0:			; <UNDEFINED> instruction: 0xf89983f8
   14ec4:	strbtmi	r2, [r1], -r0
   14ec8:	tsteq	r4, sl, lsl fp
   14ecc:			; <UNDEFINED> instruction: 0xf004447b
   14ed0:	ldmeq	r2, {r4, r5, sl}
   14ed4:	ldcpl	12, cr5, [fp, #-616]	; 0xfffffd98
   14ed8:	blcs	d2ee4 <ftello64@plt+0xcf368>
   14edc:	andcc	pc, r1, ip, lsl #17
   14ee0:	movwcs	r4, #1676	; 0x68c
   14ee4:	andcc	pc, r0, ip, lsl #17
   14ee8:	mvnshi	lr, #12386304	; 0xbd0000
   14eec:	mulne	r0, r9, r8
   14ef0:	stfeqd	f7, [r3], {12}
   14ef4:	mulpl	r1, r9, r8
   14ef8:	tsteq	sl, pc, lsl #22
   14efc:	adceq	r0, ip, r9, lsl #17
   14f00:	eorseq	pc, r0, #2
   14f04:	b	10a60f8 <ftello64@plt+0x10a257c>
   14f08:			; <UNDEFINED> instruction: 0xf0041215
   14f0c:	cfldrdpl	mvd0, [r9], {60}	; 0x3c
   14f10:	ldcpl	12, cr5, [fp, #-616]	; 0xfffffd98
   14f14:	stcne	8, cr15, [r3], {12}
   14f18:	stccs	8, cr15, [r2], {12}
   14f1c:	stccc	8, cr15, [r1], {12}
   14f20:			; <UNDEFINED> instruction: 0xf88c2300
   14f24:	pop	{ip, sp}
   14f28:			; <UNDEFINED> instruction: 0x468483f8
   14f2c:	svclt	0x0000e7be
   14f30:	andeq	r0, r4, lr, asr #6
   14f34:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   14f38:	muleq	r4, r8, r2
   14f3c:	blmi	282364 <ftello64@plt+0x27e7e8>
   14f40:			; <UNDEFINED> instruction: 0xf8d3447b
   14f44:			; <UNDEFINED> instruction: 0xb12b3500
   14f48:			; <UNDEFINED> instruction: 0x4008e8bd
   14f4c:	andcs	r2, r1, r8, lsl r1
   14f50:	stcllt	7, cr15, [r4, #-952]!	; 0xfffffc48
   14f54:	blx	fe352f54 <ftello64@plt+0xfe34f3d8>
   14f58:			; <UNDEFINED> instruction: 0x4008e8bd
   14f5c:	andcs	r2, r1, r8, lsl r1
   14f60:	ldcllt	7, cr15, [ip, #-952]	; 0xfffffc48
   14f64:	andeq	r0, r4, r4, lsr r9
   14f68:	ldmdblt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14f6c:			; <UNDEFINED> instruction: 0x460cb570
   14f70:			; <UNDEFINED> instruction: 0xb08249ba
   14f74:			; <UNDEFINED> instruction: 0x46064aba
   14f78:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   14f7c:	stmpl	sl, {r0, r3, r4, r5, r7, r8, sl, fp, lr}
   14f80:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
   14f84:			; <UNDEFINED> instruction: 0xf04f9201
   14f88:	blcs	315790 <ftello64@plt+0x311c14>
   14f8c:	ldm	pc, {r0, r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   14f90:	cdpcc	0, 2, cr15, cr8, cr3, {0}
   14f94:	movtpl	r3, #13120	; 0x3340
   14f98:	stmdbvs	r2!, {r0, r4, r7, r9, sl, fp, ip, pc}^
   14f9c:	eorseq	r8, fp, r7, lsl #6
   14fa0:	andeq	pc, r9, #164, 2	; 0x29
   14fa4:	svclt	0x009b2a17
   14fa8:	vorr.i32	d18, #768	; 0x00000300
   14fac:	movwcs	r0, #896	; 0x380
   14fb0:	svclt	0x009840d3
   14fb4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   14fb8:	svclt	0x00082c3d
   14fbc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14fc0:			; <UNDEFINED> instruction: 0xf0002b00
   14fc4:	vst4.<illegal width 64>	{d24-d27}, [pc], sl
   14fc8:	bmi	fe9f15d0 <ftello64@plt+0xfe9eda54>
   14fcc:	ldrbtmi	r4, [sl], #-2980	; 0xfffff45c
   14fd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14fd4:	subsmi	r9, sl, r1, lsl #22
   14fd8:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
   14fdc:	andlt	r4, r2, r8, lsl #12
   14fe0:			; <UNDEFINED> instruction: 0x4668bd70
   14fe4:			; <UNDEFINED> instruction: 0xf88d2300
   14fe8:			; <UNDEFINED> instruction: 0xf88d4000
   14fec:			; <UNDEFINED> instruction: 0xf7fe3001
   14ff0:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
   14ff4:	adchi	pc, sp, r0
   14ff8:			; <UNDEFINED> instruction: 0xf44f2c2d
   14ffc:	svclt	0x000c7180
   15000:	movwcs	r2, #8964	; 0x2304
   15004:			; <UNDEFINED> instruction: 0xe7e06033
   15008:	mvnscc	pc, pc, asr #32
   1500c:			; <UNDEFINED> instruction: 0x4621e7dd
   15010:	stccs	7, cr14, [sl], {219}	; 0xdb
   15014:	ldrsb	sp, [r5], #-23	; 0xffffffe9
   15018:			; <UNDEFINED> instruction: 0xf04f2c2d
   1501c:			; <UNDEFINED> instruction: 0xf04f0205
   15020:	andvs	r0, r2, r1, lsl #6
   15024:	sbcle	r6, lr, r3, asr #1
   15028:			; <UNDEFINED> instruction: 0xf44f2c0a
   1502c:	svclt	0x000c7180
   15030:	movwcs	r2, #8963	; 0x2303
   15034:			; <UNDEFINED> instruction: 0xe7c86033
   15038:	bmi	fe32f34c <ftello64@plt+0xfe32b7d0>
   1503c:	sbcvs	r3, r3, r1, lsl #6
   15040:	cfldrdpl	mvd4, [r2], {122}	; 0x7a
   15044:	mvnle	r4, r2, lsr #5
   15048:			; <UNDEFINED> instruction: 0xd1bc2b1c
   1504c:	vst2.8	{d18-d21}, [pc], r6
   15050:	andvs	r7, r3, r0, lsl #3
   15054:	stccs	7, cr14, [sl], {185}	; 0xb9
   15058:	movwcs	sp, #29109	; 0x71b5
   1505c:	orrvc	pc, r0, pc, asr #8
   15060:			; <UNDEFINED> instruction: 0xe7b26033
   15064:	movweq	pc, #37284	; 0x91a4	; <UNPREDICTABLE>
   15068:	ldmdale	pc!, {r0, r1, r2, r4, r8, r9, fp, sp}	; <UNPREDICTABLE>
   1506c:	vmov.i32	d18, #768	; 0x00000300
   15070:	blx	895a78 <ftello64@plt+0x891efc>
   15074:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   15078:	blmi	1f8a314 <ftello64@plt+0x1f86798>
   1507c:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   15080:	strcs	pc, [r0], #-2195	; 0xfffff76d
   15084:			; <UNDEFINED> instruction: 0xf0002aff
   15088:	ldmvs	r3!, {r3, r4, r6, r7, pc}^
   1508c:	ldmdale	r2!, {r0, r1, r8, r9, fp, sp}^
   15090:			; <UNDEFINED> instruction: 0xf003e8df
   15094:	ldrgt	fp, [ip, r0, asr #19]
   15098:	ldrbtmi	r4, [r9], #-2422	; 0xfffff68a
   1509c:			; <UNDEFINED> instruction: 0xf8914421
   150a0:	bcs	fffde0a8 <ftello64@plt+0xfffda52c>
   150a4:	stmiavs	r3, {r1, r2, r3, r5, ip, lr, pc}^
   150a8:	stmdale	r4!, {r0, r1, r8, r9, fp, sp}^
   150ac:			; <UNDEFINED> instruction: 0xf003e8df
   150b0:	svcvs	0x00788360
   150b4:	sbcsle	r2, r0, sl, lsl #24
   150b8:	movweq	pc, #16420	; 0x4024	; <UNPREDICTABLE>
   150bc:	svclt	0x00182b09
   150c0:	addle	r2, r0, r0, lsr #24
   150c4:	vst2.8	{d18-d21}, [pc], r3
   150c8:	eorsvs	r7, r3, r0, lsl #3
   150cc:	stccs	7, cr14, [sl], {125}	; 0x7d
   150d0:			; <UNDEFINED> instruction: 0xf024d032
   150d4:	blcs	255cec <ftello64@plt+0x252170>
   150d8:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   150dc:	movwcs	fp, #36638	; 0x8f1e
   150e0:	orrvc	pc, r0, pc, asr #8
   150e4:			; <UNDEFINED> instruction: 0xf43f6003
   150e8:	strb	sl, [lr, -lr, ror #30]!
   150ec:	bicle	r2, r4, sp, lsr ip
   150f0:	blcs	6f404 <ftello64@plt+0x6b888>
   150f4:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
   150f8:	adchi	pc, fp, r0
   150fc:	orrvc	pc, r0, pc, asr #8
   15100:	strb	r6, [r2, -r3]!
   15104:	ldmdbvs	r2!, {r0, r1, r6, r8, fp, sp, lr}
   15108:	mulsle	r0, r3, r2
   1510c:	andcs	r4, r5, #1474560	; 0x168000
   15110:	ldrbtmi	r2, [r9], #-0
   15114:	stm	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15118:	andne	lr, r4, #3506176	; 0x358000
   1511c:	blx	65118e <ftello64@plt+0x64d612>
   15120:	stmiapl	fp!, {r1, r2, r4, r6, r8, r9, fp, lr}^
   15124:	ldrsbcc	pc, [ip, #131]	; 0x83	; <UNPREDICTABLE>
   15128:			; <UNDEFINED> instruction: 0xf0002b00
   1512c:			; <UNDEFINED> instruction: 0xf04f8081
   15130:	movwcs	r3, #49663	; 0xc1ff
   15134:	smlaldx	r6, r8, r3, r0
   15138:	bicmi	pc, lr, #64, 4
   1513c:	vsubl.s8	q9, d0, d9
   15140:	vst2.32	{d16-d19}, [pc :256], r7
   15144:	smlabbvs	r3, r0, r1, r7
   15148:	andvs	r2, r2, r0, lsl #6
   1514c:	sbcvs	r7, r3, r3, lsl #2
   15150:	movwcs	lr, #5947	; 0x173b
   15154:	eorsvs	r4, r3, r1, lsr #12
   15158:	stmdbmi	r9, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   1515c:	sbcvs	r2, r3, fp, lsl #4
   15160:	hvcvs	13385	; 0x3449
   15164:	andvs	r4, r2, r1, lsr #8
   15168:	strcs	pc, [r0], #-2193	; 0xfffff76f
   1516c:	strdle	r2, [sl], #175	; 0xaf
   15170:	addseq	r2, r2, r0, lsl #6
   15174:	movwcc	r7, #4402	; 0x1132
   15178:	orrvc	pc, r0, pc, asr #8
   1517c:			; <UNDEFINED> instruction: 0xf003425a
   15180:			; <UNDEFINED> instruction: 0xf0020303
   15184:	svclt	0x00580203
   15188:	rscsvs	r4, r3, r3, asr r2
   1518c:	ldmdbvc	r1!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   15190:	eorseq	pc, pc, #2
   15194:	movwmi	r6, #43376	; 0xa970
   15198:	movwmi	r7, #8498	; 0x2132
   1519c:			; <UNDEFINED> instruction: 0xe7ea6172
   151a0:	vbic.i16	d23, #164	; 0x00a4
   151a4:	ldmdbvs	r1!, {r0, r1, r7}^
   151a8:			; <UNDEFINED> instruction: 0x43200192
   151ac:	b	107167c <ftello64@plt+0x106db00>
   151b0:	cmnvs	r1, r0, lsl #2
   151b4:	ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   151b8:	andne	pc, r1, r2, asr #7
   151bc:	tsteq	r2, r1, ror r9
   151c0:	teqvc	r2, r0, lsr #6
   151c4:	tstmi	r0, r1, asr #20
   151c8:			; <UNDEFINED> instruction: 0xe7d46171
   151cc:	vbic.i16	d23, #161	; 0x00a1
   151d0:	orrseq	r0, r2, r3, lsl #1
   151d4:	movwmi	r7, #4402	; 0x1132
   151d8:	subsmi	r3, sl, #67108864	; 0x4000000
   151dc:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   151e0:	andeq	pc, r3, #2
   151e4:	subsmi	fp, r3, #88, 30	; 0x160
   151e8:	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r7, sp, lr}
   151ec:	vmlsl.u8	q10, d4, d21
   151f0:	ldrbtmi	r4, [sl], #-7
   151f4:			; <UNDEFINED> instruction: 0xf8524048
   151f8:	b	fe0e1280 <ftello64@plt+0xfe0dd704>
   151fc:			; <UNDEFINED> instruction: 0xf0232304
   15200:	teqvs	r3, pc, ror r3
   15204:	ldmdbvc	r1!, {r0, r5, r6, r7, r9, sl, sp, lr, pc}
   15208:	andne	pc, r1, r2, asr #7
   1520c:	teqvc	r2, r2, lsl r1
   15210:	strb	r4, [r1, r1, lsl #6]!
   15214:	movwcs	r0, #4242	; 0x1092
   15218:	orrvc	pc, r0, pc, asr #8
   1521c:	rscsvs	r7, r3, r2, lsr r1
   15220:	ldmdbvc	r1!, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}
   15224:	eorseq	pc, pc, #2
   15228:	teqvc	r2, sl, lsl #6
   1522c:	bfi	r4, r1, #12, #8
   15230:			; <UNDEFINED> instruction: 0xf984f01a
   15234:	tsteq	r2, pc, rrx	; <UNPREDICTABLE>
   15238:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1523c:	andcs	r2, r0, r5, lsl #4
   15240:			; <UNDEFINED> instruction: 0xf7ed4479
   15244:	qsub8mi	lr, r1, r8
   15248:	blx	fed512b8 <ftello64@plt+0xfed4d73c>
   1524c:	orrvc	pc, r0, pc, asr #8
   15250:	stmdbvc	r1, {r0, r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   15254:	strb	r6, [r8, r3]
   15258:	stmda	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1525c:	andeq	pc, r3, r8, lsr #24
   15260:	andeq	r0, r0, r8, lsl #8
   15264:	andeq	pc, r3, r0, lsr #24
   15268:	ldrdeq	pc, [r3], -r2
   1526c:	andeq	r7, r2, r8, ror #25
   15270:	strdeq	r0, [r4], -r8
   15274:	ldrdeq	r0, [r4], -sl
   15278:	andeq	r7, r2, sl, ror #20
   1527c:	andeq	r0, r0, r4, asr r4
   15280:	andeq	r0, r4, r4, lsl r7
   15284:	andeq	r0, r4, r2, lsl #13
   15288:	andeq	r7, r2, r4, lsl #18
   1528c:	mvnmi	lr, sp, lsr #18
   15290:	vstrls.16	s4, [r6, #-6]	; <UNPREDICTABLE>
   15294:	ldrmi	r4, [r8], r7, lsl #12
   15298:	stmdavs	sl!, {r4, r9, sl, lr}
   1529c:	stmdbcs	r5, {r0, r2, ip, lr, pc}
   152a0:	andcs	fp, r0, r8, lsl pc
   152a4:	pop	{r0, r2, r4, ip, lr, pc}
   152a8:	ldmvs	fp!, {r3, r5, r6, r7, r8, pc}
   152ac:	strbmi	fp, [r1], -fp, ror #18
   152b0:			; <UNDEFINED> instruction: 0xffccf01f
   152b4:	strmi	r1, [r6], -r3, asr #24
   152b8:	svclt	0x009c2b01
   152bc:			; <UNDEFINED> instruction: 0xf04f2600
   152c0:	stmdale	lr, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   152c4:	pop	{r1, r2, r3, r5, sp, lr}
   152c8:	addsmi	r8, sl, #232, 2	; 0x3a
   152cc:	ldrmi	fp, [sl], -r8, lsr #30
   152d0:	stmdbmi	fp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   152d4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   152d8:	blx	ffe51338 <ftello64@plt+0xffe4d7bc>
   152dc:	ldmfd	sp!, {sp}
   152e0:	ldmdavs	r8!, {r3, r5, r6, r7, r8, pc}
   152e4:			; <UNDEFINED> instruction: 0x46414632
   152e8:	svc	0x0072f7ed
   152ec:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr}
   152f0:	strbmi	sp, [r1], -r8, ror #1
   152f4:			; <UNDEFINED> instruction: 0xf7ed4632
   152f8:	andcs	lr, r0, ip, ror #30
   152fc:	svclt	0x0000e7e2
   15300:	ldrdeq	r7, [r2], -r2
   15304:			; <UNDEFINED> instruction: 0x4604b510
   15308:			; <UNDEFINED> instruction: 0xf7ed6800
   1530c:	stmdavs	r0!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   15310:	cdp	7, 10, cr15, cr10, cr13, {7}
   15314:	stmib	r4, {r8, r9, sp}^
   15318:	adcvs	r3, r3, r0, lsl #6
   1531c:	svclt	0x0000bd10
   15320:	svcmi	0x00f0e92d
   15324:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   15328:	ldrmi	r8, [lr], -r2, lsl #22
   1532c:	stmdbcs	r3, {r0, r3, r4, r6, r9, fp, lr}
   15330:			; <UNDEFINED> instruction: 0x46044b59
   15334:			; <UNDEFINED> instruction: 0xf8df447a
   15338:	addlt	r9, r5, r4, ror #2
   1533c:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   15340:	ldrdge	pc, [r0], #-141	; 0xffffff73
   15344:	movwls	r6, #14363	; 0x381b
   15348:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1534c:	ldrdcs	pc, [r0], -sl
   15350:	stmdbcs	r2, {r0, r2, r3, r4, ip, lr, pc}
   15354:	stmdbcs	r5, {r0, r4, ip, lr, pc}
   15358:	andcs	fp, r0, r8, lsl pc
   1535c:	bmi	1449540 <ftello64@plt+0x14459c4>
   15360:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
   15364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15368:	subsmi	r9, sl, r3, lsl #22
   1536c:	addhi	pc, r6, r0, asr #32
   15370:	ldc	0, cr11, [sp], #20
   15374:	pop	{r1, r8, r9, fp, pc}
   15378:	stmdbvs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1537c:	cmnle	sp, r0, lsl #22
   15380:			; <UNDEFINED> instruction: 0xf7ed6820
   15384:	movwcs	lr, #3892	; 0xf34
   15388:	eorvs	r4, r3, r8, lsl r6
   1538c:	bcs	2cf330 <ftello64@plt+0x2cb7b4>
   15390:	blmi	114b970 <ftello64@plt+0x1147df4>
   15394:	stmdaeq	r2, {r1, r5, r7, r8, ip, sp, lr, pc}
   15398:	strcs	r6, [r0, #-2176]	; 0xfffff780
   1539c:			; <UNDEFINED> instruction: 0x9601447b
   153a0:	bcc	450bc8 <ftello64@plt+0x44d04c>
   153a4:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
   153a8:	bcc	fe450bd0 <ftello64@plt+0xfe44d054>
   153ac:	cdpne	14, 6, cr9, cr11, cr1, {0}
   153b0:	and	r4, r0, r3, lsr r4
   153b4:	stmiavs	r2!, {r5, r7, fp, sp, lr}^
   153b8:	andle	r4, ip, #536870920	; 0x20000008
   153bc:	mrrcne	8, 2, r6, r0, cr1
   153c0:	rscvs	r3, r0, r1, lsl #10
   153c4:	cfstr32pl	mvfx4, [sl], {168}	; 0xa8
   153c8:	svccs	0x0001f803
   153cc:	strdcs	sp, [r0], -r2
   153d0:	andpl	pc, r0, sl, asr #17
   153d4:	strmi	lr, [r8, #1987]!	; 0x7c3
   153d8:	ldmible	r8!, {r0, r9, sl, ip, pc}^
   153dc:	andcs	sl, r0, #2048	; 0x800
   153e0:	rscvs	r4, r2, r1, lsr #12
   153e4:	stcne	6, cr4, [r2, #-224]!	; 0xffffff20
   153e8:	ldrvs	pc, [fp], -r4, asr #12
   153ec:			; <UNDEFINED> instruction: 0xf0209602
   153f0:	blls	d4c74 <ftello64@plt+0xd10f8>
   153f4:	adcvs	r4, r0, r1, lsl #12
   153f8:	stmdbvs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}
   153fc:			; <UNDEFINED> instruction: 0x61233301
   15400:	eorsle	r2, r6, r0, lsl #18
   15404:	stmdavs	r0!, {r0, r3, r5, r8, r9, fp, lr}
   15408:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1540c:			; <UNDEFINED> instruction: 0xf8121842
   15410:			; <UNDEFINED> instruction: 0xf8d3bc01
   15414:			; <UNDEFINED> instruction: 0xb1a33224
   15418:	bcs	fe450c80 <ftello64@plt+0xfe44d104>
   1541c:	blx	ff0d147c <ftello64@plt+0xff0cd900>
   15420:			; <UNDEFINED> instruction: 0xf1bb60a0
   15424:	bicle	r0, r1, sl, lsl #30
   15428:	mcrrne	8, 2, r6, r2, cr3
   1542c:	andcs	r6, sp, #162	; 0xa2
   15430:	stmiavs	r3!, {r1, r3, r4, sl, ip, lr}
   15434:	mrrcne	8, 2, r6, r9, cr2
   15438:			; <UNDEFINED> instruction: 0xf80260a1
   1543c:	stmiavs	r0!, {r0, r1, ip, sp, pc}
   15440:	mrc	7, 0, lr, cr8, cr4, {5}
   15444:			; <UNDEFINED> instruction: 0xf0162a10
   15448:	adcvs	pc, r0, sp, lsr #21
   1544c:	ldmdbmi	r8, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   15450:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   15454:	blx	ed14b4 <ftello64@plt+0xecd938>
   15458:	str	r2, [r0, r0]
   1545c:	andcs	r4, r5, #344064	; 0x54000
   15460:	ldrbtmi	r2, [r9], #-0
   15464:	cdp	7, 14, cr15, cr6, cr13, {7}
   15468:	tstvs	fp, r4, asr #12	; <UNPREDICTABLE>
   1546c:			; <UNDEFINED> instruction: 0xf9a2f01a
   15470:	blx	fed8f290 <ftello64@plt+0xfed8b714>
   15474:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
   15478:	str	r4, [r9, r0, asr #4]!
   1547c:	cdp	7, 15, cr15, cr2, cr13, {7}
   15480:	subcs	r4, r8, #13312	; 0x3400
   15484:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   15488:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1548c:			; <UNDEFINED> instruction: 0xf01a4478
   15490:	svclt	0x0000fb1f
   15494:	andeq	pc, r3, ip, ror #16
   15498:	andeq	r0, r0, r8, lsl #8
   1549c:	andeq	pc, r3, r2, ror #16
   154a0:	andeq	pc, r3, lr, lsr r8	; <UNPREDICTABLE>
   154a4:	andeq	r7, r2, ip, lsr fp
   154a8:	andeq	r7, r2, r2, lsr #16
   154ac:	andeq	r0, r0, r4, asr r4
   154b0:			; <UNDEFINED> instruction: 0x00027abe
   154b4:	andeq	r7, r2, sl, ror sl
   154b8:	andeq	r7, r2, r4, asr #21
   154bc:	andeq	r7, r2, sl, lsr #20
   154c0:	andeq	r7, r2, r0, asr #20
   154c4:	svcmi	0x00f0e92d
   154c8:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   154cc:	strmi	r8, [r0], r6, lsl #22
   154d0:	bmi	fe0e6d18 <ftello64@plt+0xfe0e319c>
   154d4:			; <UNDEFINED> instruction: 0xf04f2b00
   154d8:	ldrbtmi	r0, [sl], #-1280	; 0xfffffb00
   154dc:	addlt	r4, r9, fp, lsl #13
   154e0:	beq	55191c <ftello64@plt+0x54dda0>
   154e4:	blmi	1ffa0f8 <ftello64@plt+0x1ff657c>
   154e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   154ec:			; <UNDEFINED> instruction: 0xf04f9307
   154f0:	blls	6160f8 <ftello64@plt+0x61257c>
   154f4:	svclt	0x00089505
   154f8:	tstls	r8, #0, 6
   154fc:	blx	16d152e <ftello64@plt+0x16cd9b2>
   15500:	strls	r4, [r2, #-2937]	; 0xfffff487
   15504:	mcr	4, 0, r4, cr10, cr11, {3}
   15508:	blmi	1e23f50 <ftello64@plt+0x1e203d4>
   1550c:	mcr	4, 0, r4, cr10, cr11, {3}
   15510:	blge	123d58 <ftello64@plt+0x1201dc>
   15514:	bcc	450d40 <ftello64@plt+0x44d1c4>
   15518:	vmla.f64	d10, d9, d6
   1551c:	vmov	r3, s19
   15520:			; <UNDEFINED> instruction: 0x46513a10
   15524:	bcs	fe450d90 <ftello64@plt+0xfe44d214>
   15528:			; <UNDEFINED> instruction: 0xf6444658
   1552c:	strls	r6, [r4], #-1051	; 0xfffffbe5
   15530:	ldc2l	0, cr15, [lr, #-128]!	; 0xffffff80
   15534:	strmi	r9, [r4], -r4, lsl #22
   15538:	blls	c398c <ftello64@plt+0xbfe10>
   1553c:	movwls	r3, #8961	; 0x2301
   15540:	rsbsle	r2, pc, r0, lsl #24
   15544:	movwls	r1, #3683	; 0xe63
   15548:	blcs	3c15c <ftello64@plt+0x385e0>
   1554c:	orrslt	sp, r5, ip, rrx
   15550:	andcc	lr, r1, #3522560	; 0x35c000
   15554:			; <UNDEFINED> instruction: 0xf0004293
   15558:	ldmne	r9!, {r0, r1, r4, r7, pc}^
   1555c:	addsmi	r3, r3, #67108864	; 0x4000000
   15560:	andeq	pc, sp, pc, asr #32
   15564:	movwvc	r6, #32891	; 0x807b
   15568:	addhi	pc, r3, r0
   1556c:	movwcc	r1, #6394	; 0x18fa
   15570:	movwcs	r6, #41083	; 0xa07b
   15574:	blls	1721c8 <ftello64@plt+0x16e64c>
   15578:	cfsh32	mvfx2, mvfx8, #0
   1557c:	ssatmi	r8, #26, r0, lsl #20
   15580:	strtmi	r1, [r8], r2, ror #17
   15584:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx7
   15588:	vmov	sl, s21
   1558c:			; <UNDEFINED> instruction: 0x461e4a10
   15590:	andls	r4, r1, #30408704	; 0x1d00000
   15594:	blls	8d5b4 <ftello64@plt+0x89a38>
   15598:	svceq	0x0000f1b8
   1559c:	ldrbmi	fp, [r0], r8, lsl #30
   155a0:			; <UNDEFINED> instruction: 0xd00b42b3
   155a4:			; <UNDEFINED> instruction: 0x46207831
   155a8:			; <UNDEFINED> instruction: 0x360146b2
   155ac:	stmda	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   155b0:	mvnsle	r2, r0, lsl #16
   155b4:	strmi	r9, [r0], r1, lsl #22
   155b8:	ldrhle	r4, [r3, #35]!	; 0x23
   155bc:	strbmi	r4, [r5], -fp, lsr #12
   155c0:	mrc	6, 0, r4, cr8, cr12, {1}
   155c4:	vmov	r8, s16
   155c8:	bne	ffac0010 <ftello64@plt+0xffabc494>
   155cc:	stccs	6, cr4, [r0, #-316]	; 0xfffffec4
   155d0:	ldrmi	sp, [r9], -sp, asr #32
   155d4:			; <UNDEFINED> instruction: 0xf7ed4638
   155d8:	mcrls	13, 0, lr, cr5, cr12, {7}
   155dc:	vldmiapl	r5!, {d25-d24}
   155e0:			; <UNDEFINED> instruction: 0xf1a57833
   155e4:	blx	fed56a14 <ftello64@plt+0xfed52e98>
   155e8:	blcs	b92c04 <ftello64@plt+0xb8f088>
   155ec:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
   155f0:	blls	649624 <ftello64@plt+0x645aa8>
   155f4:	svclt	0x00182b00
   155f8:	stmdble	pc, {r2, sl, fp, sp}	; <UNPREDICTABLE>
   155fc:	bne	fe450e6c <ftello64@plt+0xfe44d2f0>
   15600:	ldrtmi	r2, [r0], -r5, lsl #4
   15604:	ldcl	7, cr15, [sl, #948]!	; 0x3b4
   15608:			; <UNDEFINED> instruction: 0x212db940
   1560c:			; <UNDEFINED> instruction: 0xf01f4640
   15610:	strdcs	pc, [r0, -r3]!
   15614:			; <UNDEFINED> instruction: 0xf01f4640
   15618:	cdpls	14, 0, cr15, cr5, cr15, {7}
   1561c:	ldrtmi	r4, [r1], -r2, lsr #12
   15620:			; <UNDEFINED> instruction: 0xf01f4640
   15624:			; <UNDEFINED> instruction: 0xe77aff19
   15628:	strtmi	r9, [r2], -r5, lsl #18
   1562c:			; <UNDEFINED> instruction: 0xf7ed4638
   15630:	mcrls	13, 0, lr, cr5, cr0, {6}
   15634:	vldmiapl	r5!, {d25-d24}
   15638:	streq	pc, [sl, #-421]	; 0xfffffe5b
   1563c:			; <UNDEFINED> instruction: 0xf585fab5
   15640:	ldrb	r0, [r6, sp, ror #18]
   15644:	blls	c22e0 <ftello64@plt+0xbe764>
   15648:	teqle	r5, r0, lsl #22
   1564c:			; <UNDEFINED> instruction: 0xf7ed9805
   15650:	bmi	a10d90 <ftello64@plt+0xa0d214>
   15654:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   15658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1565c:	subsmi	r9, sl, r7, lsl #22
   15660:	andcs	sp, r0, ip, lsr r1
   15664:	ldc	0, cr11, [sp], #36	; 0x24
   15668:	pop	{r1, r2, r8, r9, fp, pc}
   1566c:	qsub8mi	r8, r2, r0
   15670:	andcs	lr, r0, #45875200	; 0x2bc0000
   15674:			; <UNDEFINED> instruction: 0x46114638
   15678:	stc	7, cr15, [sl, #948]!	; 0x3b4
   1567c:			; <UNDEFINED> instruction: 0xe775687b
   15680:	ldrtmi	r2, [r8], -r0, lsl #4
   15684:			; <UNDEFINED> instruction: 0xf7ed4611
   15688:	ldmib	r7, {r2, r5, r7, r8, sl, fp, sp, lr, pc}^
   1568c:	strb	r3, [r4, -r1, lsl #4]!
   15690:			; <UNDEFINED> instruction: 0x46404918
   15694:			; <UNDEFINED> instruction: 0xf0204479
   15698:	blls	1140cc <ftello64@plt+0x110550>
   1569c:	bicsle	r2, r2, r0, lsl #22
   156a0:	andcc	lr, r1, #3522560	; 0x35c000
   156a4:	mulsle	r2, r3, r2
   156a8:	movwcc	r1, #6394	; 0x18fa
   156ac:	tstcs	sl, fp, ror r0
   156b0:	tstvc	r1, #2048	; 0x800
   156b4:	sbcle	r2, r9, r0, lsl #22
   156b8:	andcs	r4, r5, #245760	; 0x3c000
   156bc:	ldrbtmi	r2, [r9], #-0
   156c0:	ldc	7, cr15, [r8, #948]!	; 0x3b4
   156c4:	tstvs	fp, r4, asr #12	; <UNPREDICTABLE>
   156c8:			; <UNDEFINED> instruction: 0xf842f01a
   156cc:	bls	10f5cc <ftello64@plt+0x10ba50>
   156d0:			; <UNDEFINED> instruction: 0x46114638
   156d4:	ldcl	7, cr15, [ip, #-948]!	; 0xfffffc4c
   156d8:			; <UNDEFINED> instruction: 0xe7e5687b
   156dc:	stcl	7, cr15, [r2, #948]	; 0x3b4
   156e0:	andeq	pc, r3, r6, asr #13
   156e4:	andeq	r0, r0, r8, lsl #8
   156e8:	andeq	r7, r2, r8, lsl sl
   156ec:			; <UNDEFINED> instruction: 0x000276bc
   156f0:	andeq	pc, r3, sl, asr #10
   156f4:	andeq	sp, r2, r8, ror #17
   156f8:	andeq	r7, r2, r6, ror #16
   156fc:	mvnsmi	lr, #737280	; 0xb4000
   15700:	mrrcmi	6, 9, r4, r0, cr4
   15704:	ldclmi	6, cr4, [r0, #-56]	; 0xffffffc8
   15708:	ldrbtmi	r4, [ip], #-1539	; 0xfffff9fd
   1570c:	ldrbtmi	fp, [sp], #-153	; 0xffffff67
   15710:	teq	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   15714:	muleq	r7, r4, r8
   15718:	mcrrmi	15, 0, sl, sp, cr5
   1571c:	stmdbpl	ip!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
   15720:	ldrls	r6, [r7], #-2084	; 0xfffff7dc
   15724:	streq	pc, [r0], #-79	; 0xffffffb1
   15728:			; <UNDEFINED> instruction: 0xf827c703
   1572c:			; <UNDEFINED> instruction: 0x0c122b02
   15730:			; <UNDEFINED> instruction: 0xf1bc703a
   15734:	tstle	lr, r0, lsl #30
   15738:			; <UNDEFINED> instruction: 0xf85e4a46
   1573c:	ldmib	r2, {r1, sp}^
   15740:	b	1526b68 <ftello64@plt+0x1522fec>
   15744:	tstle	r8, r5, lsl #4
   15748:	svcne	0x0080f5b6
   1574c:	andcs	fp, r0, #136, 30	; 0x220
   15750:	beq	fedcbca8 <ftello64@plt+0xfedc812c>
   15754:			; <UNDEFINED> instruction: 0xf5b63201
   15758:	ldmle	sl!, {r7, r8, r9, sl, fp, ip}^
   1575c:	ldmdbge	r8, {r0, r3, r9, fp, sp}
   15760:	andcs	fp, r9, #168, 30	; 0x2a0
   15764:			; <UNDEFINED> instruction: 0xf812440a
   15768:	blcs	208a0 <ftello64@plt+0x1cd24>
   1576c:	ldmdbmi	sl!, {r1, r2, r4, r6, ip, lr, pc}
   15770:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   15774:	strbtmi	lr, [r4], -r8, lsr #32
   15778:	tstcs	r0, r0, lsl #10
   1577c:	svclt	0x0008428d
   15780:			; <UNDEFINED> instruction: 0xf04f42b4
   15784:	vst2.8	{d16,d18}, [pc], r0
   15788:	svclt	0x00381880
   1578c:	strmi	r4, [r9, #1574]!	; 0x626
   15790:	strmi	fp, [r0, #3848]!	; 0xf08
   15794:	tstcs	r0, r8, lsr r2
   15798:	beq	fea18228 <ftello64@plt+0xfea146ac>
   1579c:	addpl	lr, r5, #270336	; 0x42000
   157a0:	svclt	0x00084581
   157a4:	b	13e6dec <ftello64@plt+0x13e3270>
   157a8:			; <UNDEFINED> instruction: 0xf1012696
   157ac:	ldrmi	r0, [r4], -r1, lsl #2
   157b0:	mvnsle	r4, #5242880	; 0x500000
   157b4:	bge	61fbe0 <ftello64@plt+0x61c064>
   157b8:	smlatbcs	r9, r8, pc, fp	; <UNPREDICTABLE>
   157bc:			; <UNDEFINED> instruction: 0xf8114411
   157c0:	teqlt	r3, #76, 24	; 0x4c00
   157c4:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
   157c8:	smlabtcs	r2, sp, r9, lr
   157cc:	strls	r2, [r1], #-316	; 0xfffffec4
   157d0:	bmi	9007f8 <ftello64@plt+0x8fcc7c>
   157d4:	strls	r4, [r0], -r0, lsr #12
   157d8:			; <UNDEFINED> instruction: 0xf7ee447a
   157dc:			; <UNDEFINED> instruction: 0x4621e81c
   157e0:			; <UNDEFINED> instruction: 0xf0092032
   157e4:	bmi	815578 <ftello64@plt+0x8119fc>
   157e8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   157ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   157f0:	subsmi	r9, sl, r7, lsl fp
   157f4:	andslt	sp, r9, ip, lsl r1
   157f8:	mvnshi	lr, #12386304	; 0xbd0000
   157fc:	ldmdbmi	sl, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
   15800:	strcs	r2, [r0], #-578	; 0xfffffdbe
   15804:			; <UNDEFINED> instruction: 0xe7df4479
   15808:	ldmdbmi	r8, {r0, r1, r5, r6, r8, ip, sp, pc}
   1580c:	ldrbtmi	r2, [r9], #-578	; 0xfffffdbe
   15810:	blmi	60f780 <ftello64@plt+0x60bc04>
   15814:	ldrbtmi	r4, [fp], #-2327	; 0xfffff6e9
   15818:			; <UNDEFINED> instruction: 0xe7d54479
   1581c:	blmi	5a7094 <ftello64@plt+0x5a3518>
   15820:			; <UNDEFINED> instruction: 0xe7cf447b
   15824:	subcs	r4, r2, #21504	; 0x5400
   15828:	ldrbtmi	r4, [fp], #-2325	; 0xfffff6eb
   1582c:			; <UNDEFINED> instruction: 0xe7cb4479
   15830:	ldc	7, cr15, [r8, #-948]	; 0xfffffc4c
   15834:	subcs	r4, r2, #19456	; 0x4c00
   15838:	strcs	r4, [r0], #-2323	; 0xfffff6ed
   1583c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15840:	svclt	0x0000e7c2
   15844:	andeq	r7, r2, sl, ror #16
   15848:	muleq	r3, r2, r4
   1584c:	andeq	pc, r3, r4, lsl #9
   15850:	andeq	r0, r0, r8, lsl #8
   15854:	andeq	r0, r0, r4, asr r4
   15858:	andeq	r7, r2, r6, ror #15
   1585c:	muleq	r2, r2, r7
   15860:	andeq	r7, r2, r4, lsl #15
   15864:			; <UNDEFINED> instruction: 0x0003f3b6
   15868:	andeq	r7, r2, r8, asr #7
   1586c:			; <UNDEFINED> instruction: 0x000273be
   15870:	andeq	r4, r2, sl, ror #23
   15874:	andeq	r7, r2, r0, asr #14
   15878:	andeq	r4, r2, r0, ror #23
   1587c:	ldrdeq	r4, [r2], -r6
   15880:	andeq	r7, r2, r0, lsr #7
   15884:	andeq	r4, r2, r4, asr #23
   15888:	andeq	r7, r2, lr, lsl #7
   1588c:	blmi	282cb4 <ftello64@plt+0x27f138>
   15890:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
   15894:			; <UNDEFINED> instruction: 0xf8d3589b
   15898:	cmplt	fp, r4, lsl r2
   1589c:	ldc2	0, cr15, [r2, #36]	; 0x24
   158a0:	tstcs	r8, r0, lsr r1
   158a4:			; <UNDEFINED> instruction: 0xf7ee2001
   158a8:	movwcs	lr, #6332	; 0x18bc
   158ac:	stflts	f6, [r8, #-268]	; 0xfffffef4
   158b0:	stclt	0, cr2, [r8, #-0]
   158b4:	andeq	pc, r3, lr, lsl #6
   158b8:	andeq	r0, r0, r4, asr r4
   158bc:	stmdbvs	r3, {r3, r4, r5, r6, r8, ip, sp, pc}^
   158c0:			; <UNDEFINED> instruction: 0x4604b510
   158c4:	blcc	81e58 <ftello64@plt+0x7e2dc>
   158c8:	tstlt	r3, r3, asr #2
   158cc:	stmdavs	r0, {r4, r8, sl, fp, ip, sp, pc}
   158d0:	stc	7, cr15, [ip], {237}	; 0xed
   158d4:	pop	{r5, r9, sl, lr}
   158d8:			; <UNDEFINED> instruction: 0xf7ed4010
   158dc:	ldrbmi	fp, [r0, -r5, lsl #25]!
   158e0:	subcs	r4, r2, #4, 22	; 0x1000
   158e4:	stmdami	r5, {r2, r8, fp, lr}
   158e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   158ec:			; <UNDEFINED> instruction: 0xf01a4478
   158f0:	svclt	0x0000f8ef
   158f4:	andeq	r7, r2, ip, lsl #14
   158f8:	muleq	r2, r6, r6
   158fc:	andeq	r7, r2, ip, lsr #13
   15900:	ldrblt	r2, [r0, #-2305]!	; 0xfffff6ff
   15904:	andle	r4, sl, r4, lsl #12
   15908:	ldrmi	r2, [sp], -r3, lsl #18
   1590c:	stmdbcs	r2, {r1, r2, r3, r4, ip, lr, pc}
   15910:	stmdbcs	r5, {r2, r3, r4, r5, ip, lr, pc}
   15914:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   15918:	strtmi	sp, [r8], -lr
   1591c:	strcs	fp, [r0, #-3440]	; 0xfffff290
   15920:	strpl	lr, [r2, #-2496]	; 0xfffff640
   15924:	mcr2	0, 5, pc, cr14, cr11, {0}	; <UNPREDICTABLE>
   15928:	stmiavs	r1!, {r1, r5, r8, fp, sp, lr}^
   1592c:	stmdavs	r0!, {r5, r6, sp, lr}
   15930:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   15934:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   15938:	strtmi	r9, [r8], -r4, lsl #22
   1593c:	strcs	r4, [r0, #-2332]	; 0xfffff6e4
   15940:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   15944:			; <UNDEFINED> instruction: 0xffc2f015
   15948:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   1594c:			; <UNDEFINED> instruction: 0xf01b4616
   15950:	bls	1553bc <ftello64@plt+0x151840>
   15954:	ldmdavs	r2, {r0, r3, r5, r9, sl, lr}
   15958:	ldrtmi	r4, [r0], -r3, lsl #12
   1595c:			; <UNDEFINED> instruction: 0xf01f461e
   15960:	mcrne	12, 0, pc, cr5, cr5, {3}	; <UNPREDICTABLE>
   15964:	stmiavs	r3!, {r0, r1, r2, r4, r8, r9, fp, ip, lr, pc}^
   15968:	rscvs	r4, r3, fp, lsr #8
   1596c:	andsvs	r9, sp, r4, lsl #22
   15970:	stmdavs	r3!, {r8, sl, sp}^
   15974:	smullsle	r4, r0, lr, r2
   15978:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
   1597c:			; <UNDEFINED> instruction: 0xf7ff6922
   15980:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   15984:	stmib	r4, {r3, r5, r9, sl, lr}^
   15988:	ldcllt	3, cr6, [r0, #-4]!
   1598c:			; <UNDEFINED> instruction: 0xf7ff2500
   15990:	qadd8mi	pc, r8, r5	; <UNPREDICTABLE>
   15994:	bls	144f5c <ftello64@plt+0x1413e0>
   15998:	andsvs	r2, r3, r0, lsl #6
   1599c:	tstle	r4, fp, ror #24
   159a0:	ldrdcc	lr, [r2, -r4]
   159a4:			; <UNDEFINED> instruction: 0xd1e84299
   159a8:			; <UNDEFINED> instruction: 0xf04fe7e3
   159ac:			; <UNDEFINED> instruction: 0xe7e035ff
   159b0:	andeq	r7, r2, r6, ror #12
   159b4:	blmi	94319c <ftello64@plt+0x93f620>
   159b8:	movtlt	r4, #33915	; 0x847b
   159bc:	bmi	8e7218 <ftello64@plt+0x8e369c>
   159c0:			; <UNDEFINED> instruction: 0xf8d7589f
   159c4:	cmplt	r3, #20, 4	; 0x40000001
   159c8:	strmi	r4, [r4], -lr, lsl #12
   159cc:	ldc2l	0, cr15, [sl], #36	; 0x24
   159d0:			; <UNDEFINED> instruction: 0x4628b378
   159d4:			; <UNDEFINED> instruction: 0xf93cf01f
   159d8:			; <UNDEFINED> instruction: 0xf8d7b1a8
   159dc:	stmdblt	sp, {r3, r6, r7, r8, ip, sp, lr}
   159e0:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
   159e4:			; <UNDEFINED> instruction: 0xf7ed4628
   159e8:	stmdbvs	r3!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   159ec:	movwcc	r4, #6425	; 0x1919
   159f0:	cmnvs	r3, r7, lsr #2
   159f4:			; <UNDEFINED> instruction: 0x46024479
   159f8:	eorvs	r4, r2, r0, lsr r6
   159fc:	pop	{r1, r5, r9, sl, lr}
   15a00:			; <UNDEFINED> instruction: 0xf01f40f8
   15a04:	stmdavc	fp!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, pc}
   15a08:			; <UNDEFINED> instruction: 0xf8d7b91b
   15a0c:	strb	r7, [r9, r8, asr #3]!
   15a10:			; <UNDEFINED> instruction: 0x4601bdf8
   15a14:			; <UNDEFINED> instruction: 0xf0204630
   15a18:	strmi	pc, [r7], -r3, ror #19
   15a1c:	blmi	3cf9ac <ftello64@plt+0x3cbe30>
   15a20:	stmdbmi	lr, {r0, r2, r3, r4, r5, r7, r9, sp}
   15a24:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   15a28:	tstcc	ip, #2030043136	; 0x79000000
   15a2c:			; <UNDEFINED> instruction: 0xf01a4478
   15a30:	blmi	353b74 <ftello64@plt+0x34fff8>
   15a34:	stmdbmi	ip, {r1, r2, r3, r4, r5, r7, r9, sp}
   15a38:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   15a3c:	tstcc	ip, #2030043136	; 0x79000000
   15a40:			; <UNDEFINED> instruction: 0xf01a4478
   15a44:	svclt	0x0000f845
   15a48:	andeq	pc, r3, r8, ror #3
   15a4c:	andeq	r0, r0, r4, asr r4
   15a50:	ldrdeq	r7, [r2], -r6
   15a54:			; <UNDEFINED> instruction: 0xffffff09
   15a58:	andeq	r7, r2, lr, asr #11
   15a5c:	andeq	r7, r2, r8, asr r5
   15a60:	muleq	r2, r4, r5
   15a64:			; <UNDEFINED> instruction: 0x000275ba
   15a68:	andeq	r7, r2, r4, asr #10
   15a6c:	muleq	r2, ip, r5
   15a70:	svclt	0x00004770
   15a74:	svclt	0x00004770
   15a78:	ldrbmi	r2, [r0, -r0]!
   15a7c:	ldrbmi	r2, [r0, -r0]!
   15a80:	movwcs	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
   15a84:			; <UNDEFINED> instruction: 0xf080fa53
   15a88:	svclt	0x00004770
   15a8c:	cmplt	r1, r3, lsl #12
   15a90:	andcs	r4, r0, r1, lsl #8
   15a94:	blcs	93ae8 <ftello64@plt+0x8ff6c>
   15a98:	addsmi	r4, r9, #16, 8	; 0x10000000
   15a9c:	mvnsle	fp, r0, lsl #5
   15aa0:			; <UNDEFINED> instruction: 0x46084770
   15aa4:	svclt	0x00004770
   15aa8:	addlt	fp, r4, r0, ror r5
   15aac:	andcs	r4, r0, #672	; 0x2a0
   15ab0:	strmi	r4, [r4], -sl, lsr #26
   15ab4:	andls	r4, r0, lr, ror r4
   15ab8:	ldrmi	sl, [r1], -r2, lsl #22
   15abc:	andcs	r5, r2, r5, ror r9
   15ac0:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   15ac4:	streq	pc, [r0, #-79]	; 0xffffffb1
   15ac8:	bl	1153a84 <ftello64@plt+0x114ff08>
   15acc:	teqle	sl, r0, lsl #16
   15ad0:			; <UNDEFINED> instruction: 0xf7ed4620
   15ad4:	blls	d15d4 <ftello64@plt+0xcda58>
   15ad8:	ldrmi	fp, [r8], -r0, lsr #22
   15adc:	b	ad3a98 <ftello64@plt+0xacff1c>
   15ae0:	strls	r4, [r0], #-1542	; 0xfffff9fa
   15ae4:	bls	9e6ec <ftello64@plt+0x9ab70>
   15ae8:	andcs	r4, r2, r1, lsr r6
   15aec:	bl	cd3aa8 <ftello64@plt+0xccff2c>
   15af0:	ldmiblt	r0!, {r2, r9, sl, lr}^
   15af4:	bicslt	r9, r5, r2, lsl #26
   15af8:			; <UNDEFINED> instruction: 0x46334435
   15afc:	blcs	93b50 <ftello64@plt+0x8ffd4>
   15b00:	adcmi	r4, fp, #20, 8	; 0x14000000
   15b04:	mvnsle	fp, r4, lsr #5
   15b08:			; <UNDEFINED> instruction: 0xf7ed4630
   15b0c:	bmi	5508d4 <ftello64@plt+0x54cd58>
   15b10:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   15b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15b18:	subsmi	r9, sl, r3, lsl #22
   15b1c:			; <UNDEFINED> instruction: 0x4620d111
   15b20:	ldcllt	0, cr11, [r0, #-16]!
   15b24:			; <UNDEFINED> instruction: 0xf7ed4618
   15b28:	strmi	lr, [r6], -ip, lsl #20
   15b2c:			; <UNDEFINED> instruction: 0x462ce7d9
   15b30:	bmi	34fae0 <ftello64@plt+0x34bf64>
   15b34:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
   15b38:	ldrbtmi	r4, [sl], #-2059	; 0xfffff7f5
   15b3c:			; <UNDEFINED> instruction: 0xf0194478
   15b40:			; <UNDEFINED> instruction: 0xf7edffb7
   15b44:	bmi	29098c <ftello64@plt+0x28ce10>
   15b48:	orrvc	pc, r0, pc, asr #8
   15b4c:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
   15b50:			; <UNDEFINED> instruction: 0xf0194478
   15b54:	svclt	0x0000ffad
   15b58:	andeq	pc, r3, ip, ror #1
   15b5c:	andeq	r0, r0, r8, lsl #8
   15b60:	andeq	pc, r3, lr, lsl #1
   15b64:	andeq	r7, r2, r6, lsr fp
   15b68:	andeq	r7, r2, r4, ror #9
   15b6c:	andeq	r7, r2, r2, lsr #22
   15b70:	ldrdeq	r7, [r2], -r0
   15b74:	msreq	SPSR_s, #160, 2	; 0x28
   15b78:	ldrlt	r2, [r0, #-2826]	; 0xfffff4f6
   15b7c:	blmi	54bb94 <ftello64@plt+0x548018>
   15b80:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   15b84:	ldfltd	f3, [r0, #-560]	; 0xfffffdd0
   15b88:	mvnsle	r2, r4, lsl r8
   15b8c:			; <UNDEFINED> instruction: 0xf7ed2001
   15b90:			; <UNDEFINED> instruction: 0xf7edece6
   15b94:	stmdbmi	pc, {r3, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   15b98:	andcs	r2, r0, r5, lsl #4
   15b9c:			; <UNDEFINED> instruction: 0xf7ed4479
   15ba0:	pop	{r1, r3, r6, r8, r9, fp, sp, lr, pc}
   15ba4:			; <UNDEFINED> instruction: 0xf0194010
   15ba8:	ldrdcs	fp, [r1], -r3
   15bac:			; <UNDEFINED> instruction: 0xf7ed6018
   15bb0:			; <UNDEFINED> instruction: 0xf7edecd6
   15bb4:	stmdbmi	r8, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   15bb8:	andcs	r4, r5, #32, 12	; 0x2000000
   15bbc:			; <UNDEFINED> instruction: 0xf7ed4479
   15bc0:	stmdbmi	r6, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   15bc4:			; <UNDEFINED> instruction: 0x4010e8bd
   15bc8:			; <UNDEFINED> instruction: 0xf0194479
   15bcc:	svclt	0x0000bdc1
   15bd0:	strdeq	r0, [r4], -r8
   15bd4:	ldrdeq	r7, [r2], -r0
   15bd8:	andeq	r7, r2, r8, ror r4
   15bdc:	andeq	r4, r2, r8, lsr r8
   15be0:	ldrblt	r1, [r8, #3650]!	; 0xe42
   15be4:	blmi	960414 <ftello64@plt+0x95c898>
   15be8:	stmdale	r7!, {r0, r1, r3, r4, r5, r6, sl, lr}
   15bec:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   15bf0:	addeq	lr, r2, #1024	; 0x400
   15bf4:	bmi	8f0050 <ftello64@plt+0x8ec4d4>
   15bf8:			; <UNDEFINED> instruction: 0xf8d3589b
   15bfc:	mvnlt	r4, r8, lsl #3
   15c00:	ldrbtmi	r4, [pc], #-3873	; 15c08 <ftello64@plt+0x1208c>
   15c04:	stmiavs	r4!, {r0, sp, lr, pc}
   15c08:	stmdavs	r3!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   15c0c:	mvnsle	r4, fp, lsr #5
   15c10:			; <UNDEFINED> instruction: 0xf7ed2001
   15c14:			; <UNDEFINED> instruction: 0xf7edeca4
   15c18:	andcs	lr, r5, #71680	; 0x11800
   15c1c:	andcs	r4, r0, r9, lsr r6
   15c20:	bl	253bdc <ftello64@plt+0x250060>
   15c24:	strtmi	r4, [r8], -r6, lsl #12
   15c28:	ldc	7, cr15, [r4, #-948]	; 0xfffffc4c
   15c2c:	ldrtmi	r4, [r0], -r1, lsl #12
   15c30:	stc2	0, cr15, [lr, #100]	; 0x64
   15c34:	stccs	8, cr6, [r0], {164}	; 0xa4
   15c38:	ldfltp	f5, [r8, #924]!	; 0x39c
   15c3c:	stmdacs	sl, {r2, r5, r6, fp, ip, sp}
   15c40:	blmi	4cbcb0 <ftello64@plt+0x4c8134>
   15c44:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15c48:	mvnsle	r2, r0, lsl #24
   15c4c:	subsvs	r2, r8, r1
   15c50:	stc	7, cr15, [r4], {237}	; 0xed
   15c54:	bl	9d3c10 <ftello64@plt+0x9d0094>
   15c58:	andcs	r4, r5, #212992	; 0x34000
   15c5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15c60:	b	ffa53c1c <ftello64@plt+0xffa500a0>
   15c64:	strtmi	r4, [r0], -r5, lsl #12
   15c68:	ldcl	7, cr15, [r4], #948	; 0x3b4
   15c6c:	strtmi	r4, [r8], -r1, lsl #12
   15c70:	ldrhtmi	lr, [r8], #141	; 0x8d
   15c74:	stcllt	0, cr15, [ip, #-100]!	; 0xffffff9c
   15c78:	ldr	r2, [ip, r0, lsl #10]!
   15c7c:			; <UNDEFINED> instruction: 0x0003efb8
   15c80:	andeq	r7, r2, r2, lsl #21
   15c84:	andeq	r0, r0, r4, asr r4
   15c88:	ldrdeq	r7, [r2], -r2
   15c8c:	andeq	r0, r4, r4, lsr r1
   15c90:	andeq	r7, r2, r2, asr #8
   15c94:			; <UNDEFINED> instruction: 0x4604b538
   15c98:	bmi	5288ec <ftello64@plt+0x524d70>
   15c9c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15ca0:	ldrdcc	pc, [r8, r3]
   15ca4:	and	fp, r8, r3, lsl r9
   15ca8:	teqlt	r3, fp	; <illegal shifter operand>
   15cac:	adcmi	r6, r2, #1703936	; 0x1a0000
   15cb0:	ldmdavs	sl, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   15cb4:	andcs	fp, r1, #2916352	; 0x2c8000
   15cb8:	andcs	r6, r1, sl, asr r0
   15cbc:	mcrr	7, 14, pc, lr, cr13	; <UNPREDICTABLE>
   15cc0:	b	ffc53c7c <ftello64@plt+0xffc50100>
   15cc4:	andcs	r4, r5, #163840	; 0x28000
   15cc8:	ldrbtmi	r2, [r9], #-0
   15ccc:	b	fecd3c88 <ftello64@plt+0xfecd010c>
   15cd0:	strtmi	r4, [r0], -r5, lsl #12
   15cd4:	ldc	7, cr15, [lr], #948	; 0x3b4
   15cd8:	strtmi	r4, [r8], -r1, lsl #12
   15cdc:	ldrhtmi	lr, [r8], -sp
   15ce0:	ldclt	0, cr15, [r6, #-100]!	; 0xffffff9c
   15ce4:	svclt	0x0000bd38
   15ce8:	andeq	lr, r3, r4, lsl #30
   15cec:	andeq	r0, r0, r4, asr r4
   15cf0:	andeq	r7, r2, r6, lsr r4
   15cf4:	bmi	7e8974 <ftello64@plt+0x7e4df8>
   15cf8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15cfc:	teqlt	fp, #1769472	; 0x1b0000
   15d00:			; <UNDEFINED> instruction: 0x4604b530
   15d04:	addlt	fp, r3, r0, lsl #5
   15d08:	blx	fec5c534 <ftello64@plt+0xfec589b8>
   15d0c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   15d10:	svclt	0x00142800
   15d14:	andcs	r4, r1, r8, lsl #12
   15d18:	andlt	fp, r3, r8, lsl #2
   15d1c:	vmvn.i32	d27, #12648447	; 0x00c0ffff
   15d20:	andcs	r6, r5, #402653184	; 0x18000000
   15d24:	andsle	r2, r4, r2, lsl #22
   15d28:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
   15d2c:	b	fe0d3ce8 <ftello64@plt+0xfe0d016c>
   15d30:	strtmi	r4, [r0], -r5, lsl #12
   15d34:	cdp	7, 0, cr15, cr14, cr13, {7}
   15d38:	strtmi	r9, [r0], -r1
   15d3c:	ldc	7, cr15, [r2], #-948	; 0xfffffc4c
   15d40:	strmi	r9, [r2], -r1, lsl #18
   15d44:	andlt	r4, r3, r8, lsr #12
   15d48:	ldrhtmi	lr, [r0], -sp
   15d4c:	stclt	0, cr15, [r0, #-100]	; 0xffffff9c
   15d50:	stmdbmi	sl, {r4, r5, r6, r8, r9, sl, lr}
   15d54:			; <UNDEFINED> instruction: 0xf7ed4479
   15d58:	strmi	lr, [r5], -lr, ror #20
   15d5c:			; <UNDEFINED> instruction: 0xf7ed4620
   15d60:			; <UNDEFINED> instruction: 0x4601edfa
   15d64:	andlt	r4, r3, r8, lsr #12
   15d68:	ldrhtmi	lr, [r0], -sp
   15d6c:	ldcllt	0, cr15, [r0], #100	; 0x64
   15d70:	andeq	lr, r3, r8, lsr #29
   15d74:	andeq	r0, r0, r4, asr r4
   15d78:	andeq	r7, r2, r6, lsr #8
   15d7c:	andeq	r7, r2, r4, ror #7
   15d80:	ldmdbmi	r9, {r0, r1, r2, r3, sl, ip, sp, pc}
   15d84:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   15d88:	ldrlt	r4, [r0, #-2841]	; 0xfffff4e7
   15d8c:	stmpl	sl, {r1, r7, ip, sp, pc}
   15d90:	cfstrsls	mvf4, [r4], {123}	; 0x7b
   15d94:	andls	r6, r1, #1179648	; 0x120000
   15d98:	andeq	pc, r0, #79	; 0x4f
   15d9c:	ldmpl	fp, {r0, r2, r4, r9, fp, lr}
   15da0:	orrlt	r6, fp, fp, lsl r8
   15da4:	andcs	r4, r5, #20, 18	; 0x50000
   15da8:	ldrbtmi	r2, [r9], #-0
   15dac:	b	10d3d68 <ftello64@plt+0x10d01ec>
   15db0:	stc2l	0, cr15, [lr], {25}
   15db4:	andcs	sl, r1, r5, lsl #20
   15db8:	andls	r4, r0, #34603008	; 0x2100000
   15dbc:	stc2	0, cr15, [ip], #100	; 0x64
   15dc0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   15dc4:	ldc2l	0, cr15, [r2, #100]!	; 0x64
   15dc8:	blmi	228604 <ftello64@plt+0x224a88>
   15dcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15dd0:	blls	6fe40 <ftello64@plt+0x6c2c4>
   15dd4:	qaddle	r4, sl, r4
   15dd8:	pop	{r1, ip, sp, pc}
   15ddc:	andlt	r4, r4, r0, lsl r0
   15de0:			; <UNDEFINED> instruction: 0xf7ed4770
   15de4:	svclt	0x0000ea40
   15de8:	andeq	lr, r3, sl, lsl lr
   15dec:	andeq	r0, r0, r8, lsl #8
   15df0:	andeq	lr, r3, r0, lsl lr
   15df4:	andeq	r0, r0, r4, asr r4
   15df8:	andeq	r7, r2, r2, asr #7
   15dfc:	andeq	r3, r2, r6, lsr #13
   15e00:	ldrdeq	lr, [r3], -r4
   15e04:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
   15e08:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   15e0c:	ldfltd	f3, [r0, #-16]
   15e10:	addsvs	r2, r8, r1
   15e14:	bl	fe8d3dd0 <ftello64@plt+0xfe8d0254>
   15e18:	b	1153dd4 <ftello64@plt+0x1150258>
   15e1c:	andcs	r4, r5, #180224	; 0x2c000
   15e20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15e24:	b	1d3de0 <ftello64@plt+0x1d0264>
   15e28:	andcs	r4, r2, r4, lsl #12
   15e2c:	ldc	7, cr15, [r2], {237}	; 0xed
   15e30:	strtmi	r4, [r0], -r1, lsl #12
   15e34:	stc2	0, cr15, [ip], {25}
   15e38:	stmdami	r6, {r0, r2, r8, fp, lr}
   15e3c:			; <UNDEFINED> instruction: 0x4010e8bd
   15e40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15e44:	svclt	0x009cf7ff
   15e48:	andeq	pc, r3, r0, ror pc	; <UNPREDICTABLE>
   15e4c:	andeq	r7, r2, sl, asr r3
   15e50:	andeq	r7, r2, r4, lsl #7
   15e54:	muleq	r2, lr, r3
   15e58:	stmdacs	ip, {r0, fp, ip, sp}
   15e5c:	blmi	14be78 <ftello64@plt+0x1482fc>
   15e60:	bl	e7054 <ftello64@plt+0xe34d8>
   15e64:	blvs	ff01606c <ftello64@plt+0xff0124f0>
   15e68:	andcs	r4, r0, r0, ror r7
   15e6c:	svclt	0x00004770
   15e70:	andeq	r7, r2, r0, lsl r8
   15e74:	orrsvc	pc, r6, #1862270976	; 0x6f000000
   15e78:	blcs	9c18c <ftello64@plt+0x98610>
   15e7c:	bmi	18be98 <ftello64@plt+0x18831c>
   15e80:	bl	a7070 <ftello64@plt+0xa34f4>
   15e84:	svcvs	0x00180383
   15e88:	stmdacs	lr!, {r4, r5, r6, r8, r9, sl, lr}^
   15e8c:	andcs	fp, r0, r8, lsr #30
   15e90:	svclt	0x00004770
   15e94:	strdeq	r7, [r2], -r0
   15e98:	stmdacs	r7, {r0, r1, r2, fp, ip, sp}
   15e9c:	andscs	fp, r0, r4, lsr pc
   15ea0:	ldrbmi	r2, [r0, -r8]!
   15ea4:	stmdacs	ip, {r0, fp, ip, sp}
   15ea8:	blmi	20bed8 <ftello64@plt+0x20835c>
   15eac:	bl	e70a0 <ftello64@plt+0xe3524>
   15eb0:	blvs	ff0160b8 <ftello64@plt+0xff01253c>
   15eb4:	movwcs	fp, #288	; 0x120
   15eb8:	ldrmi	r2, [sl], -r8, lsl #2
   15ebc:	ldclt	7, cr15, [r6, #948]!	; 0x3b4
   15ec0:	vaddl.s8	q9, d0, d12
   15ec4:	ldrbmi	r2, [r0, -r0]!
   15ec8:	andeq	r7, r2, r4, asr #15
   15ecc:	stmdacs	ip, {r0, fp, ip, sp}
   15ed0:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   15ed4:	stmdacs	sp, {ip, sp, lr, pc}
   15ed8:	beq	29ab20 <ftello64@plt+0x296fa4>
   15edc:	svcne	0x001c1916
   15ee0:	andeq	r2, r7, r2, lsr #10
   15ee4:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   15ee8:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
   15eec:			; <UNDEFINED> instruction: 0x47704478
   15ef0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   15ef4:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
   15ef8:			; <UNDEFINED> instruction: 0x47704478
   15efc:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   15f00:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
   15f04:			; <UNDEFINED> instruction: 0x47704478
   15f08:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   15f0c:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
   15f10:			; <UNDEFINED> instruction: 0x47704478
   15f14:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   15f18:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
   15f1c:			; <UNDEFINED> instruction: 0x47704478
   15f20:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   15f24:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
   15f28:			; <UNDEFINED> instruction: 0x47704478
   15f2c:	andeq	r7, r2, lr, asr r3
   15f30:	andeq	r4, r2, r4, lsl r5
   15f34:	andeq	r6, r2, sl, lsr #1
   15f38:	andeq	r7, r2, r4, lsl #6
   15f3c:	andeq	r7, r2, r6, lsl #6
   15f40:	andeq	r7, r2, ip, lsl #6
   15f44:	andeq	r7, r2, sl, lsl #6
   15f48:	andeq	r7, r2, ip, lsl #6
   15f4c:	andeq	r7, r2, lr, lsl #6
   15f50:	andeq	r7, r2, r0, lsl r3
   15f54:	andeq	r7, r2, r6, lsl r3
   15f58:	andeq	r7, r2, r8, lsr #6
   15f5c:			; <UNDEFINED> instruction: 0xf1a0b538
   15f60:	blcs	296cf8 <ftello64@plt+0x29317c>
   15f64:	blmi	3cbf78 <ftello64@plt+0x3c83fc>
   15f68:	ldmvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15f6c:	ldfltd	f3, [r8, #-20]!	; 0xffffffec
   15f70:	andcs	r4, r1, r4, lsl #12
   15f74:			; <UNDEFINED> instruction: 0xf7ed60d8
   15f78:			; <UNDEFINED> instruction: 0xf7edeaf2
   15f7c:	stmdbmi	r9, {r2, r4, r7, r8, fp, sp, lr, pc}
   15f80:	andcs	r4, r5, #40, 12	; 0x2800000
   15f84:			; <UNDEFINED> instruction: 0xf7ed4479
   15f88:			; <UNDEFINED> instruction: 0x4605e956
   15f8c:			; <UNDEFINED> instruction: 0xf7ff4620
   15f90:			; <UNDEFINED> instruction: 0x4601ff9d
   15f94:	pop	{r3, r5, r9, sl, lr}
   15f98:			; <UNDEFINED> instruction: 0xf0194038
   15f9c:	svclt	0x0000bbd9
   15fa0:	andeq	pc, r3, r0, lsl lr	; <UNPREDICTABLE>
   15fa4:	ldrdeq	r7, [r2], -r4
   15fa8:	stmdacc	r1, {r0, r2, r5, r9, fp, lr}
   15fac:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   15fb0:	addlt	fp, r3, r0, lsl #10
   15fb4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15fb8:			; <UNDEFINED> instruction: 0xf04f9301
   15fbc:	blmi	896bc4 <ftello64@plt+0x893048>
   15fc0:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
   15fc4:	ldmdale	r2, {r0, r2, r4, fp, sp}
   15fc8:			; <UNDEFINED> instruction: 0xf000e8df
   15fcc:	teqne	r5, pc, lsr #6
   15fd0:	tstne	r1, r1, lsl r1
   15fd4:	tstne	r1, r1, lsl r1
   15fd8:			; <UNDEFINED> instruction: 0x26111111
   15fdc:	bleq	7ddca8 <ftello64@plt+0x7da12c>
   15fe0:	bmi	69dc2c <ftello64@plt+0x69a0b0>
   15fe4:			; <UNDEFINED> instruction: 0xf8d3589b
   15fe8:	blcs	a2440 <ftello64@plt+0x9e8c4>
   15fec:	andcs	sp, r4, r4, lsl r0
   15ff0:	andcs	pc, r0, r0, asr #5
   15ff4:	blmi	4e8854 <ftello64@plt+0x4e4cd8>
   15ff8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15ffc:	blls	7006c <ftello64@plt+0x6c4f0>
   16000:	tstle	sl, sl, asr r0
   16004:			; <UNDEFINED> instruction: 0xf85db003
   16008:	andscs	pc, r2, r4, lsl #22
   1600c:	andcs	r4, r0, #112197632	; 0x6b00000
   16010:			; <UNDEFINED> instruction: 0xf7ec2108
   16014:	strb	lr, [sp, lr, asr #31]!
   16018:	svceq	0x0005f011
   1601c:	andscs	fp, r4, r8, lsl #30
   16020:	strdcs	sp, [r9], -r4	; <UNPREDICTABLE>
   16024:	andcs	pc, r0, r0, asr #5
   16028:	andcs	lr, r1, r4, ror #15
   1602c:	andscs	lr, r1, lr, ror #15
   16030:	andcs	lr, r2, ip, ror #15
   16034:	andcs	lr, r3, sl, ror #15
   16038:			; <UNDEFINED> instruction: 0xf7ede7e8
   1603c:	svclt	0x0000e914
   16040:	strdeq	lr, [r3], -r2
   16044:	andeq	r0, r0, r8, lsl #8
   16048:	ldrdeq	lr, [r3], -lr	; <UNPREDICTABLE>
   1604c:	andeq	r0, r0, r4, asr r4
   16050:	andeq	lr, r3, r8, lsr #23
   16054:			; <UNDEFINED> instruction: 0xf7ff2100
   16058:	svclt	0x0000bfa7
   1605c:	stmdacc	r1, {r1, r4, r8, r9, fp, lr}
   16060:	ldmdacs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   16064:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   16068:	svceq	0x001cf000
   1606c:	bleq	2d8cdc <ftello64@plt+0x2d5160>
   16070:	bleq	2d8ca4 <ftello64@plt+0x2d5128>
   16074:	bleq	2d8ca8 <ftello64@plt+0x2d512c>
   16078:	svceq	0x000d0f0b
   1607c:	stfeqs	f1, [fp, #-52]	; 0xffffffcc
   16080:	ldrbmi	r2, [r0, -r0]!
   16084:	ldrbmi	r2, [r0, -sp]!
   16088:	ldrbmi	r2, [r0, -r2]!
   1608c:	ldmpl	fp, {r0, r1, r2, r9, fp, lr}
   16090:			; <UNDEFINED> instruction: 0x3114f8d3
   16094:	svclt	0x00142b02
   16098:	andcs	r2, r2, r0
   1609c:	andcs	r4, r5, r0, ror r7
   160a0:	andcs	r4, pc, r0, ror r7	; <UNPREDICTABLE>
   160a4:	svclt	0x00004770
   160a8:	andeq	lr, r3, r0, asr #22
   160ac:	andeq	r0, r0, r4, asr r4
   160b0:	ldmdacs	r5, {r0, fp, ip, sp}
   160b4:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   160b8:	cdpeq	0, 0, cr15, cr14, cr0, {0}
   160bc:	bleq	2d8cfc <ftello64@plt+0x2d5180>
   160c0:	bleq	2d8cf4 <ftello64@plt+0x2d5178>
   160c4:	bleq	2d8cf8 <ftello64@plt+0x2d517c>
   160c8:	ldrne	r1, [r4, -fp, lsl #2]
   160cc:	stfnes	f1, [fp, #-104]	; 0xffffff98
   160d0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   160d4:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   160d8:			; <UNDEFINED> instruction: 0x47704478
   160dc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   160e0:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
   160e4:			; <UNDEFINED> instruction: 0x47704478
   160e8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   160ec:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
   160f0:			; <UNDEFINED> instruction: 0x47704478
   160f4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   160f8:	svclt	0x00004770
   160fc:	andeq	r4, r2, lr, lsr #6
   16100:			; <UNDEFINED> instruction: 0x000271b4
   16104:	andeq	r7, r2, lr, asr #3
   16108:	andeq	r7, r2, ip, lsr #3
   1610c:	andeq	r7, r2, sl, lsr #3
   16110:	andeq	r7, r2, ip, lsr #3
   16114:	andeq	r7, r2, lr, lsr #3
   16118:	stmdacs	sl, {r0, fp, ip, sp}
   1611c:	blmi	14c138 <ftello64@plt+0x1485bc>
   16120:	bl	e7314 <ftello64@plt+0xe3798>
   16124:	stmdbvs	r0, {r7}
   16128:	andcs	r4, r0, r0, ror r7
   1612c:	svclt	0x00004770
   16130:	andeq	r7, r2, r0, asr r5
   16134:	stmdacs	sl, {r0, fp, ip, sp}
   16138:	blmi	20c168 <ftello64@plt+0x2085ec>
   1613c:	bl	e7330 <ftello64@plt+0xe37b4>
   16140:	stmdbvs	r0, {r7}
   16144:	movwcs	fp, #288	; 0x120
   16148:	ldrmi	r2, [sl], -r8, lsl #2
   1614c:	blt	1ed4108 <ftello64@plt+0x1ed058c>
   16150:	vaddl.s8	q9, d0, d5
   16154:	ldrbmi	r2, [r0, -r0]!
   16158:	andeq	r7, r2, r4, lsr r5
   1615c:	stmdacs	sl, {r0, fp, ip, sp}
   16160:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   16164:	blne	65216c <ftello64@plt+0x64e5f0>
   16168:	streq	r0, [r6], -r9, lsl #12
   1616c:	andne	r0, pc, #1536	; 0x600
   16170:	stmdami	ip, {r0, r2, r4}
   16174:			; <UNDEFINED> instruction: 0x47704478
   16178:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1617c:	stmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
   16180:			; <UNDEFINED> instruction: 0x47704478
   16184:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   16188:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   1618c:			; <UNDEFINED> instruction: 0x47704478
   16190:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   16194:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
   16198:			; <UNDEFINED> instruction: 0x47704478
   1619c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   161a0:	svclt	0x00004770
   161a4:	andeq	r4, r2, ip, lsl #5
   161a8:	andeq	r6, r2, lr, lsl r9
   161ac:	andeq	r6, r2, r4, lsr r9
   161b0:	andeq	r6, r2, r6, lsr r9
   161b4:	andeq	r6, r2, r8, lsr r9
   161b8:	andeq	r6, r2, sl, lsl r9
   161bc:	andeq	r2, r2, r8, ror #23
   161c0:	andeq	r6, r2, r6, lsl #18
   161c4:	svcmi	0x00f0e92d
   161c8:	stmdavs	sl, {r3, r7, r9, sl, lr}
   161cc:			; <UNDEFINED> instruction: 0xf8dfb0e7
   161d0:			; <UNDEFINED> instruction: 0xf10d14c4
   161d4:			; <UNDEFINED> instruction: 0xf8df0b2c
   161d8:			; <UNDEFINED> instruction: 0xf10d34c0
   161dc:	ldrbtmi	r0, [r9], #-2612	; 0xfffff5cc
   161e0:	stmiapl	fp, {r1, r2, r9, sl, lr}^
   161e4:	cmnls	r5, #1769472	; 0x1b0000
   161e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   161ec:	stmib	fp, {r8, r9, sp}^
   161f0:	stmib	sl, {r8, r9, ip, sp}^
   161f4:	tstlt	sl, r0, lsl #6
   161f8:			; <UNDEFINED> instruction: 0x46594610
   161fc:			; <UNDEFINED> instruction: 0xf9e6f003
   16200:	ldrdeq	pc, [r4], -r8
   16204:			; <UNDEFINED> instruction: 0x4651b110
   16208:			; <UNDEFINED> instruction: 0xf9e0f003
   1620c:	ldrdcc	pc, [r0], -r8
   16210:			; <UNDEFINED> instruction: 0xf0002b00
   16214:	ldmdavc	r4!, {r1, r6, r7, r8, pc}
   16218:			; <UNDEFINED> instruction: 0xf8dfb32c
   1621c:	strcs	r3, [r0], #-1152	; 0xfffffb80
   16220:	strtmi	r4, [r5], -r1, lsr #12
   16224:	movwls	r4, #29819	; 0x747b
   16228:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1622c:	bmi	110968 <ftello64@plt+0x10cdec>
   16230:	movwls	r4, #21627	; 0x547b
   16234:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16238:	movwls	r4, #25723	; 0x647b
   1623c:	eorsle	r2, r8, r0, lsl #18
   16240:	blcs	974314 <ftello64@plt+0x970798>
   16244:	stmdbls	r3, {r0, r1, r6, ip, lr, pc}
   16248:	adcmi	r1, sl, #18944	; 0x4a00
   1624c:	smlatbcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   16250:	strbtpl	sp, [r3], #-2567	; 0xfffff5f9
   16254:	tstcs	r0, r3, lsr r6
   16258:	strtpl	r9, [r1], #515	; 0x203
   1625c:	ldmdavc	fp, {r1, r2, r3, r4, r6, sl, fp, ip}^
   16260:	blcs	1e66c <ftello64@plt+0x1aaf0>
   16264:			; <UNDEFINED> instruction: 0xf8dfd1ea
   16268:			; <UNDEFINED> instruction: 0xf8df2440
   1626c:	ldrbtmi	r3, [sl], #-1068	; 0xfffffbd4
   16270:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16274:	subsmi	r9, sl, r5, ror #22
   16278:	andhi	pc, r9, #64	; 0x40
   1627c:	rsblt	r4, r7, r0, lsr #12
   16280:	svchi	0x00f0e8bd
   16284:	ldrdeq	pc, [r0], -r8
   16288:			; <UNDEFINED> instruction: 0xf0402800
   1628c:	blls	f64ec <ftello64@plt+0xf2970>
   16290:	beq	a526cc <ftello64@plt+0xa4eb50>
   16294:	msreq	CPSR_f, r3, lsl #2
   16298:	addmi	r2, sp, #20, 6	; 0x50000000
   1629c:	andcc	pc, r0, sl, asr #17
   162a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   162a4:	cmncc	r0, #3358720	; 0x334000
   162a8:	cmncc	r2, #3358720	; 0x334000
   162ac:	vcgt.s8	<illegal reg q4.5>, q0, q10
   162b0:			; <UNDEFINED> instruction: 0xf5b581a9
   162b4:			; <UNDEFINED> instruction: 0xf2805f00
   162b8:			; <UNDEFINED> instruction: 0xf505816b
   162bc:	strtmi	r6, [r0], -r0, lsl #11
   162c0:			; <UNDEFINED> instruction: 0xf7ed4629
   162c4:	ldmdavc	r3!, {r3, r4, r6, r7, fp, sp, lr, pc}
   162c8:	strmi	r2, [r4], -r5, lsr #22
   162cc:	ldmdavc	r2!, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}^
   162d0:	msreq	CPSR_sc, #-2147483608	; 0x80000028
   162d4:	ldmdale	r3, {r0, r4, r6, r8, r9, fp, sp}^
   162d8:			; <UNDEFINED> instruction: 0xf013e8df
   162dc:	ldrsbeq	r0, [r2], #-8
   162e0:	subseq	r0, r2, r2, asr r0
   162e4:	subseq	r0, r2, r2, asr r0
   162e8:	subseq	r0, r2, r2, asr r0
   162ec:	subseq	r0, r2, r2, asr r0
   162f0:	subseq	r0, r2, r2, asr r0
   162f4:	subseq	r0, r2, r2, asr r0
   162f8:	subseq	r0, r2, r2, asr r0
   162fc:	subseq	r0, r2, r2, asr r0
   16300:	subseq	r0, r2, r2, asr r0
   16304:	subseq	r0, r2, r2, asr r0
   16308:	subseq	r0, r2, r2, asr r0
   1630c:	subseq	r0, r2, r2, asr r0
   16310:	subseq	r0, r2, r2, asr r0
   16314:	subseq	r0, r2, r2, asr r0
   16318:	subseq	r0, r2, r2, asr r0
   1631c:	subseq	r0, r2, r2, asr r0
   16320:	subseq	r0, r2, r2, asr r0
   16324:	subseq	r0, r2, r2, asr r0
   16328:	ldrheq	r0, [r2], #-15
   1632c:	subseq	r0, r2, r2, asr r0
   16330:	subseq	r0, r2, r2, asr r0
   16334:	subseq	r0, r2, r2, asr r0
   16338:	addeq	r0, r3, r6, lsr #1
   1633c:	addeq	r0, r3, r4, asr #2
   16340:	subseq	r0, r2, r2, asr r0
   16344:	subseq	r0, r2, r2, asr r0
   16348:	subseq	r0, r2, r2, asr r0
   1634c:	subseq	r0, r2, r2, asr r0
   16350:	subseq	r0, r2, r2, asr r0
   16354:	subseq	r0, r2, r2, asr r0
   16358:	subseq	r0, r2, r2, lsr #2
   1635c:	rsbeq	r0, r1, r2, asr r0
   16360:	subseq	r0, r2, r1, rrx
   16364:	subseq	r0, r2, r2, asr r0
   16368:	subseq	r0, r2, ip, lsl #2
   1636c:	subseq	r0, r2, r2, asr r0
   16370:	rsbeq	r0, r1, r2, asr r0
   16374:	subseq	r0, r2, r2, asr r0
   16378:	strdeq	r0, [r3], r4
   1637c:	rsceq	r0, r4, r2, asr r0
   16380:	stcne	8, cr9, [r2], {3}
   16384:	ble	fe526e34 <ftello64@plt+0xfe5232b8>
   16388:			; <UNDEFINED> instruction: 0x21254633
   1638c:	strtmi	r5, [r0], #-1057	; 0xfffffbdf
   16390:	svcvs	0x0001f813
   16394:	andls	r2, r3, #0, 2
   16398:	strtpl	r7, [r1], #70	; 0x46
   1639c:	bcs	19d011c <ftello64@plt+0x19cc5a0>
   163a0:	svcge	0x0070f43f
   163a4:			; <UNDEFINED> instruction: 0xf0002a70
   163a8:	bcs	19f67b4 <ftello64@plt+0x19f2c38>
   163ac:	svcge	0x006ff47f
   163b0:	ldrdeq	pc, [r4], -r8
   163b4:			; <UNDEFINED> instruction: 0xf43f2800
   163b8:			; <UNDEFINED> instruction: 0xf10daf6a
   163bc:	stmdbge	r0!, {r3, r5, r9, fp}^
   163c0:			; <UNDEFINED> instruction: 0xf0034652
   163c4:			; <UNDEFINED> instruction: 0xf8dafb1f
   163c8:	bls	e23d0 <ftello64@plt+0xde854>
   163cc:	subeq	lr, r3, #2048	; 0x800
   163d0:			; <UNDEFINED> instruction: 0xf0c042aa
   163d4:	ldmdavc	r3!, {r1, r4, r8, pc}
   163d8:	blcs	1e7e0 <ftello64@plt+0x1ac64>
   163dc:	svcge	0x002ef47f
   163e0:	bcs	15d00ec <ftello64@plt+0x15cc570>
   163e4:	teqhi	r9, r0	; <UNPREDICTABLE>
   163e8:			; <UNDEFINED> instruction: 0xf0002a74
   163ec:	bcs	15368b0 <ftello64@plt+0x1532d34>
   163f0:	svcge	0x005ff47f
   163f4:	muleq	r8, r8, r8
   163f8:			; <UNDEFINED> instruction: 0xf7ed2102
   163fc:	pkhtbmi	pc, r1, pc, asr #28	; <UNPREDICTABLE>
   16400:	svceq	0x0000f1b9
   16404:	tsthi	ip, r0	; <UNPREDICTABLE>
   16408:			; <UNDEFINED> instruction: 0xf7ed4648
   1640c:	blls	1107bc <ftello64@plt+0x10cc40>
   16410:	adcmi	r1, fp, #12779520	; 0xc30000
   16414:	sfmne	f5, 3, [r2], {223}	; 0xdf
   16418:	strbmi	r9, [r9], -r3, lsl #16
   1641c:	strtmi	r9, [r0], #-771	; 0xfffffcfd
   16420:	cdp	7, 11, cr15, cr0, cr12, {7}
   16424:			; <UNDEFINED> instruction: 0xe7191c73
   16428:			; <UNDEFINED> instruction: 0xf1039b03
   1642c:	strmi	r0, [ip, #3088]!	; 0xc10
   16430:	svcge	0x003ff6bf
   16434:	bls	fd04c <ftello64@plt+0xf94d0>
   16438:	andgt	pc, ip, sp, asr #17
   1643c:	strtmi	r6, [r2], #-2137	; 0xfffff7a7
   16440:	blmi	fe6b04c4 <ftello64@plt+0xfe6ac948>
   16444:	tstls	r1, r0, lsl r6
   16448:	rscscc	pc, pc, #79	; 0x4f
   1644c:	tstcs	r1, fp, ror r4
   16450:			; <UNDEFINED> instruction: 0xf7ed9700
   16454:			; <UNDEFINED> instruction: 0x1c73e92a
   16458:	blls	110060 <ftello64@plt+0x10c4e4>
   1645c:	ldfeqd	f7, [r0], {3}
   16460:			; <UNDEFINED> instruction: 0xf6bf45ac
   16464:			; <UNDEFINED> instruction: 0xf8dbaf26
   16468:	strtmi	r1, [r3], #-4
   1646c:	rscscc	pc, pc, #79	; 0x4f
   16470:	andgt	pc, ip, sp, asr #17
   16474:	blmi	fe3a7cdc <ftello64@plt+0xfe3a4160>
   16478:	tstcs	r1, r1, lsl #2
   1647c:	ldrdvc	pc, [r0], -fp
   16480:	smlsdxls	r0, fp, r4, r4
   16484:	ldmdb	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16488:	uxtab	r1, r7, r3, ror #24
   1648c:	mcrrne	8, 0, r9, r2, cr3
   16490:			; <UNDEFINED> instruction: 0xf6bf42aa
   16494:			; <UNDEFINED> instruction: 0x2125af0e
   16498:	strtpl	r9, [r1], #-515	; 0xfffffdfd
   1649c:	tstcs	r0, r3, ror ip
   164a0:	ldrb	r5, [fp], r1, lsr #9
   164a4:	ldrdcc	pc, [ip], -r8
   164a8:			; <UNDEFINED> instruction: 0xf43f2b00
   164ac:	stmdbls	r3, {r1, r8, r9, sl, fp, sp, pc}
   164b0:	adcmi	r1, sl, #18944	; 0x4a00
   164b4:	mrcge	6, 7, APSR_nzcv, cr13, cr15, {5}
   164b8:	tstcs	r0, r3, ror #8
   164bc:	lfmne	f1, 3, [r3], #-12
   164c0:	strb	r5, [fp], r1, lsr #9
   164c4:			; <UNDEFINED> instruction: 0xf1039b03
   164c8:	strmi	r0, [ip, #3080]!	; 0xc08
   164cc:	mrcge	6, 7, APSR_nzcv, cr1, cr15, {5}
   164d0:			; <UNDEFINED> instruction: 0xf04f9b04
   164d4:	strdcs	r3, [r1, -pc]
   164d8:			; <UNDEFINED> instruction: 0x461f685b
   164dc:	strls	r9, [r0, -r3, lsl #22]
   164e0:			; <UNDEFINED> instruction: 0xf8cd4423
   164e4:	ldrmi	ip, [r8], -ip
   164e8:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
   164ec:	ldm	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   164f0:	sxtah	r1, r3, r3, ror #24
   164f4:			; <UNDEFINED> instruction: 0xf1039b03
   164f8:	strmi	r0, [ip, #3080]!	; 0xc08
   164fc:	mrcge	6, 6, APSR_nzcv, cr9, cr15, {5}
   16500:			; <UNDEFINED> instruction: 0xf8db4423
   16504:			; <UNDEFINED> instruction: 0xf04f7004
   16508:	strdcs	r3, [r1, -pc]
   1650c:	blmi	1aa7d74 <ftello64@plt+0x1aa41f8>
   16510:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
   16514:	andgt	pc, ip, sp, asr #17
   16518:	stmia	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1651c:			; <UNDEFINED> instruction: 0xe69d1c73
   16520:	movwcc	r9, #43779	; 0xab03
   16524:			; <UNDEFINED> instruction: 0xf6bf42ab
   16528:			; <UNDEFINED> instruction: 0xf10daec4
   1652c:	blls	d8e24 <ftello64@plt+0xd52a8>
   16530:	ldrbmi	r9, [r1], -r5, lsl #16
   16534:	stmdbeq	r3, {r2, r8, r9, fp, sp, lr, pc}
   16538:	stc2l	7, cr15, [r2, #948]	; 0x3b4
   1653c:	stmdblt	r8, {r8, r9, sp}
   16540:	ldrsbtcc	pc, [ip], #138	; 0x8a	; <UNPREDICTABLE>
   16544:	rscscc	pc, pc, #79	; 0x4f
   16548:	movwls	r2, #257	; 0x101
   1654c:	blls	1a7e74 <ftello64@plt+0x1a42f8>
   16550:	stmia	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16554:			; <UNDEFINED> instruction: 0xf7ed4648
   16558:	bls	110670 <ftello64@plt+0x10caf4>
   1655c:	strmi	r1, [r2], #-3187	; 0xfffff38d
   16560:	ldrbt	r9, [fp], -r3, lsl #4
   16564:			; <UNDEFINED> instruction: 0x0014f8d8
   16568:			; <UNDEFINED> instruction: 0xf43f2800
   1656c:	lsrcs	sl, r2, #29
   16570:			; <UNDEFINED> instruction: 0xf92af01c
   16574:	stmdacs	r0, {r0, r7, r9, sl, lr}
   16578:			; <UNDEFINED> instruction: 0xf7edd062
   1657c:	blls	11064c <ftello64@plt+0x10cad0>
   16580:	adcmi	r1, fp, #12779520	; 0xc30000
   16584:			; <UNDEFINED> instruction: 0x4648d370
   16588:	cdp	7, 3, cr15, cr0, cr12, {7}
   1658c:			; <UNDEFINED> instruction: 0xe6651c73
   16590:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   16594:	cdp	7, 2, cr15, cr10, cr12, {7}
   16598:			; <UNDEFINED> instruction: 0xf8d8e665
   1659c:	stmdacs	r0, {r2}
   165a0:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {1}
   165a4:			; <UNDEFINED> instruction: 0xf0034659
   165a8:			; <UNDEFINED> instruction: 0xe634f811
   165ac:	ldrdeq	pc, [r4], -r8
   165b0:			; <UNDEFINED> instruction: 0xf43f2800
   165b4:			; <UNDEFINED> instruction: 0xf890ae6c
   165b8:			; <UNDEFINED> instruction: 0x071b303c
   165bc:	mrcge	5, 7, APSR_nzcv, cr13, cr15, {1}
   165c0:	ldmdblt	fp, {r0, r1, r7, r9, fp, sp, lr}
   165c4:	blcs	310d8 <ftello64@plt+0x2d55c>
   165c8:	mcrge	4, 3, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   165cc:	andcs	r2, r1, r4, lsl #3
   165d0:	b	9d458c <ftello64@plt+0x9d0a10>
   165d4:	ldrdne	pc, [r4], -r8
   165d8:	beq	a52a14 <ftello64@plt+0xa4ee98>
   165dc:	strmi	r3, [r1], r8, lsr #2
   165e0:	blx	bd45ae <ftello64@plt+0xbd0a32>
   165e4:	cmple	r8, r0, lsl #16
   165e8:	strbmi	sl, [r8], -r0, ror #18
   165ec:			; <UNDEFINED> instruction: 0xf0034652
   165f0:	strbmi	pc, [r8], -r9, lsl #20	; <UNPREDICTABLE>
   165f4:	blx	2d45be <ftello64@plt+0x2d0a42>
   165f8:	blcs	50194 <ftello64@plt+0x4c618>
   165fc:	svcge	0x0012f43f
   16600:			; <UNDEFINED> instruction: 0x3180f89d
   16604:	addne	pc, r1, #-805306368	; 0xd0000000
   16608:	strls	r9, [r9], -r8, lsl #10
   1660c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16610:	ldrmi	r9, [r5], -r3, lsl #30
   16614:	and	r9, r1, r7, lsl #28
   16618:	blcc	94674 <ftello64@plt+0x90af8>
   1661c:	smlattcs	r1, r0, r9, r1
   16620:			; <UNDEFINED> instruction: 0xf04f9300
   16624:			; <UNDEFINED> instruction: 0x463332ff
   16628:			; <UNDEFINED> instruction: 0xf7ed4489
   1662c:			; <UNDEFINED> instruction: 0xf8dae83e
   16630:	strcc	r3, [r2, -r0]
   16634:	stmiale	pc!, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>
   16638:	cdpls	13, 0, cr9, cr9, cr8, {0}
   1663c:	ldrbt	r9, [r1], r3, lsl #14
   16640:			; <UNDEFINED> instruction: 0x46497833
   16644:			; <UNDEFINED> instruction: 0xf47f2b00
   16648:			; <UNDEFINED> instruction: 0xe60cadf9
   1664c:	muleq	r8, r8, r8
   16650:			; <UNDEFINED> instruction: 0xf7ed2100
   16654:			; <UNDEFINED> instruction: 0x4681fd33
   16658:			; <UNDEFINED> instruction: 0xf8d8e6d2
   1665c:			; <UNDEFINED> instruction: 0xf1b99010
   16660:			; <UNDEFINED> instruction: 0xf47f0f00
   16664:			; <UNDEFINED> instruction: 0xe624aed1
   16668:	mcrrne	9, 0, r9, r2, cr3	; <UNPREDICTABLE>
   1666c:	strtmi	r9, [r1], #-771	; 0xfffffcfd
   16670:	strbmi	r4, [r9], -r8, lsl #12
   16674:	stc	7, cr15, [r6, #944]	; 0x3b0
   16678:	andcs	lr, r0, #34865152	; 0x2140000
   1667c:	stmib	sp, {r2, r4, r8, r9, sp}^
   16680:			; <UNDEFINED> instruction: 0xf8ca2260
   16684:	stmib	sp, {ip, sp}^
   16688:	rsbls	r2, r4, #536870918	; 0x20000006
   1668c:			; <UNDEFINED> instruction: 0xf7ece7b1
   16690:	svclt	0x0000edea
   16694:	andeq	lr, r3, r2, asr #19
   16698:	andeq	r0, r0, r8, lsl #8
   1669c:	andeq	r7, r2, r0, lsr #1
   166a0:	andeq	r7, r2, r8, lsl #1
   166a4:	andeq	sl, r2, r0, ror r2
   166a8:	andeq	lr, r3, r2, lsr r9
   166ac:	andeq	r5, r2, r8, lsr #20
   166b0:	strdeq	r5, [r2], -r4
   166b4:	andeq	r6, r2, r6, asr #27
   166b8:	muleq	r2, lr, sp
   166bc:	mvnsmi	lr, sp, lsr #18
   166c0:	mcrls	6, 0, r4, cr6, cr7, {0}
   166c4:	cmplt	r8, #28, 12	; 0x1c00000
   166c8:	pkhbtmi	r7, r8, r3, lsl #16
   166cc:	blcs	b67ee8 <ftello64@plt+0xb6436c>
   166d0:	stmdavc	r3!, {r1, r2, r3, r4, ip, lr, pc}
   166d4:	andsle	r2, r6, sp, lsr #22
   166d8:	andcs	r4, r5, #360448	; 0x58000
   166dc:	ldrbtmi	r2, [r9], #-0
   166e0:	stc	7, cr15, [r8, #944]!	; 0x3b0
   166e4:			; <UNDEFINED> instruction: 0x4642463b
   166e8:			; <UNDEFINED> instruction: 0xf0194629
   166ec:	ldmdbmi	r2, {r0, r4, r5, fp, ip, sp, lr, pc}
   166f0:	andcs	r2, r0, r5, lsl #4
   166f4:			; <UNDEFINED> instruction: 0xf7ec4479
   166f8:			; <UNDEFINED> instruction: 0x4632ed9e
   166fc:	pop	{r0, r5, r9, sl, lr}
   16700:			; <UNDEFINED> instruction: 0xf01941f0
   16704:	stmdavc	r3!, {r0, r2, r5, fp, ip, sp, pc}^
   16708:	svclt	0x00082b2d
   1670c:	strb	r3, [r3, r2, lsl #8]!
   16710:	blcs	b74864 <ftello64@plt+0xb70ce8>
   16714:	svclt	0x00087823
   16718:	blcs	b64328 <ftello64@plt+0xb607ac>
   1671c:	ubfx	sp, ip, #3, #19
   16720:	andcs	r4, r5, #98304	; 0x18000
   16724:			; <UNDEFINED> instruction: 0xf7ec4479
   16728:	ldrtmi	lr, [r9], -r6, lsl #27
   1672c:			; <UNDEFINED> instruction: 0xf810f019
   16730:	svclt	0x0000e7dd
   16734:	andeq	r6, r2, lr, ror #23
   16738:	andeq	r6, r2, r0, lsr #24
   1673c:	andeq	r6, r2, r8, asr #23
   16740:	andcs	r4, r5, #98304	; 0x18000
   16744:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   16748:	andcs	r4, r0, r4, lsl #12
   1674c:	ldcl	7, cr15, [r2, #-944]!	; 0xfffffc50
   16750:	pop	{r0, r5, r9, sl, lr}
   16754:			; <UNDEFINED> instruction: 0xf0184010
   16758:	svclt	0x0000bffb
   1675c:	andeq	r6, r2, sl, ror #23
   16760:	addlt	fp, r4, r0, ror r5
   16764:			; <UNDEFINED> instruction: 0x460db190
   16768:			; <UNDEFINED> instruction: 0x4e124911
   1676c:	andls	r4, r3, #4, 12	; 0x400000
   16770:	andcs	r4, r5, #2030043136	; 0x79000000
   16774:			; <UNDEFINED> instruction: 0xf7ec2000
   16778:	ldrbtmi	lr, [lr], #-3422	; 0xfffff2a2
   1677c:	strtmi	r9, [sl], -r3, lsl #22
   16780:	strls	r4, [r0], -r1, lsr #12
   16784:			; <UNDEFINED> instruction: 0xffe4f018
   16788:	ldcllt	0, cr11, [r0, #-16]!
   1678c:	andls	r4, r3, #163840	; 0x28000
   16790:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   16794:	stcl	7, cr15, [lr, #-944]	; 0xfffffc50
   16798:	stmdbmi	r8, {r0, r1, r8, r9, fp, ip, pc}
   1679c:	blmi	22800c <ftello64@plt+0x224490>
   167a0:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   167a4:	pop	{r2, ip, sp, pc}
   167a8:			; <UNDEFINED> instruction: 0xf0184070
   167ac:	svclt	0x0000bfd1
   167b0:	strdeq	r6, [r2], -r8
   167b4:	andeq	r6, r2, r2, lsr ip
   167b8:	andeq	r6, r2, sl, lsr #24
   167bc:	andeq	r6, r2, r0, ror ip
   167c0:	andeq	r6, r2, r2, ror #24
   167c4:	blmi	a6906c <ftello64@plt+0xa654f0>
   167c8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   167cc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   167d0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   167d4:			; <UNDEFINED> instruction: 0xf04f9301
   167d8:			; <UNDEFINED> instruction: 0xf7ec0300
   167dc:	stmdacs	sl, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   167e0:	stcle	6, cr4, [fp], {4}
   167e4:	ldcle	8, cr2, [r9, #-0]
   167e8:	blcs	25e0fc <ftello64@plt+0x25a580>
   167ec:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   167f0:	ldcne	0, cr15, [ip], {3}
   167f4:	ldrne	r1, [r5, #-3100]	; 0xfffff3e4
   167f8:	ldcne	12, cr1, [ip], {28}
   167fc:	teqne	r7, #64, 4	; <UNPREDICTABLE>
   16800:	svclt	0x00084298
   16804:	andsle	r2, r0, ip, lsl #8
   16808:	svcvc	0x009cf5b4
   1680c:	strcs	fp, [sp], #-3848	; 0xfffff0f8
   16810:			; <UNDEFINED> instruction: 0xf5b4d00b
   16814:	svclt	0x00087f9b
   16818:	andle	r2, r6, fp, lsl #8
   1681c:	stmdavc	fp!, {r0, r2, r5, r8, ip, sp, pc}
   16820:	bicseq	pc, pc, #3
   16824:	andle	r2, fp, r3, asr fp
   16828:	bmi	45f830 <ftello64@plt+0x45bcb4>
   1682c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   16830:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16834:	subsmi	r9, sl, r1, lsl #22
   16838:			; <UNDEFINED> instruction: 0x4620d114
   1683c:	ldclt	0, cr11, [r0, #-12]!
   16840:	andcs	r1, sl, #104, 24	; 0x6800
   16844:			; <UNDEFINED> instruction: 0xf7ec4669
   16848:	stmdavc	fp!, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   1684c:	blcs	28064 <ftello64@plt+0x244e8>
   16850:	blls	4ac00 <ftello64@plt+0x47084>
   16854:	blcs	348c8 <ftello64@plt+0x30d4c>
   16858:			; <UNDEFINED> instruction: 0xf7ffd1e6
   1685c:	stmdacs	r0, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
   16860:	strb	sp, [r2, r2, ror #3]!
   16864:	ldcl	7, cr15, [lr], #944	; 0x3b0
   16868:	ldrdeq	lr, [r3], -r8
   1686c:	andeq	r0, r0, r8, lsl #8
   16870:	andeq	lr, r3, r2, ror r3
   16874:	blmi	7690ec <ftello64@plt+0x765570>
   16878:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1687c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   16880:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   16884:			; <UNDEFINED> instruction: 0xf04f9301
   16888:			; <UNDEFINED> instruction: 0xf7ec0300
   1688c:	mcrne	14, 1, lr, cr11, cr2, {4}
   16890:	movwcs	fp, #7960	; 0x1f18
   16894:	svclt	0x00182800
   16898:	strmi	r2, [r4], -r0, lsl #6
   1689c:	stmdavc	fp!, {r0, r1, r3, r5, r8, ip, sp, pc}
   168a0:	bicseq	pc, pc, #3
   168a4:	andle	r2, fp, r8, asr #22
   168a8:	bmi	45f8b0 <ftello64@plt+0x45bd34>
   168ac:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   168b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   168b4:	subsmi	r9, sl, r1, lsl #22
   168b8:			; <UNDEFINED> instruction: 0x4620d114
   168bc:	ldclt	0, cr11, [r0, #-12]!
   168c0:	andcs	r1, sl, #104, 24	; 0x6800
   168c4:			; <UNDEFINED> instruction: 0xf7ec4669
   168c8:	stmdavc	fp!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   168cc:	blcs	280e4 <ftello64@plt+0x24568>
   168d0:	blls	4ac80 <ftello64@plt+0x47104>
   168d4:	blcs	34948 <ftello64@plt+0x30dcc>
   168d8:			; <UNDEFINED> instruction: 0xf7ffd1e6
   168dc:	stmdacs	r0, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   168e0:	strb	sp, [r1, r3, ror #1]!
   168e4:	ldc	7, cr15, [lr], #944	; 0x3b0
   168e8:	andeq	lr, r3, r8, lsr #6
   168ec:	andeq	r0, r0, r8, lsl #8
   168f0:	strdeq	lr, [r3], -r2
   168f4:	ldmdale	r2, {r0, r1, fp, sp}
   168f8:			; <UNDEFINED> instruction: 0xf000e8df
   168fc:	cdpeq	2, 0, cr0, cr11, cr5, {0}
   16900:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   16904:	stmdbmi	r8, {r4, r5, r6, r8, r9, sl, lr}
   16908:	andcs	r2, r0, r5, lsl #4
   1690c:			; <UNDEFINED> instruction: 0xf7ec4479
   16910:	stmdami	r6, {r0, r1, r2, r3, r7, sl, fp, ip, sp, pc}
   16914:			; <UNDEFINED> instruction: 0x47704478
   16918:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1691c:	andcs	r4, r0, r0, ror r7
   16920:	svclt	0x00004770
   16924:	andeq	r6, r2, r2, lsr #22
   16928:	andeq	r6, r2, ip, lsl fp
   1692c:	andeq	r6, r2, r8, lsl #22
   16930:	strdeq	r6, [r2], -sl
   16934:	andcs	r4, r5, #638976	; 0x9c000
   16938:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   1693c:	andcs	r4, r0, r4, lsl #12
   16940:	ldcl	7, cr15, [r8], #-944	; 0xfffffc50
   16944:			; <UNDEFINED> instruction: 0xf01c4621
   16948:	tstlt	r8, r9, lsl #30	; <UNPREDICTABLE>
   1694c:	ldclt	0, cr2, [r0, #-0]
   16950:	strtmi	r4, [r0], -r1, lsr #18
   16954:			; <UNDEFINED> instruction: 0xf0154479
   16958:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
   1695c:	ldmdbmi	pc, {r1, r2, r4, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   16960:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16964:	blx	2d29c0 <ftello64@plt+0x2cee44>
   16968:	rscle	r2, pc, r0, lsl #16
   1696c:			; <UNDEFINED> instruction: 0x4620491c
   16970:			; <UNDEFINED> instruction: 0xf0154479
   16974:	teqlt	r0, #12288	; 0x3000	; <UNPREDICTABLE>
   16978:			; <UNDEFINED> instruction: 0x4620491a
   1697c:			; <UNDEFINED> instruction: 0xf0154479
   16980:	tstlt	r0, #4145152	; 0x3f4000	; <UNPREDICTABLE>
   16984:			; <UNDEFINED> instruction: 0x46204918
   16988:			; <UNDEFINED> instruction: 0xf0154479
   1698c:	strdlt	pc, [r0, #151]	; 0x97
   16990:			; <UNDEFINED> instruction: 0x46204916
   16994:			; <UNDEFINED> instruction: 0xf0154479
   16998:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1699c:	ldmdbmi	r4, {r1, r2, r4, r6, r7, ip, lr, pc}
   169a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   169a4:			; <UNDEFINED> instruction: 0xf9eaf015
   169a8:	ldmdbmi	r2, {r3, r5, r6, r8, ip, sp, pc}
   169ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   169b0:			; <UNDEFINED> instruction: 0xf9e4f015
   169b4:	ldmdbmi	r0, {r3, r6, r8, ip, sp, pc}
   169b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   169bc:			; <UNDEFINED> instruction: 0xf9def015
   169c0:	andcs	fp, r3, r8, lsr #18
   169c4:	andcs	fp, r1, r0, lsl sp
   169c8:	andcs	fp, r2, r0, lsl sp
   169cc:			; <UNDEFINED> instruction: 0xf04fbd10
   169d0:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   169d4:	strdeq	r6, [r2], -lr
   169d8:	strdeq	r6, [r2], -r8
   169dc:	strdeq	r6, [r2], -sl
   169e0:	strdeq	r6, [r2], -r4
   169e4:	andeq	r6, r2, ip, ror #21
   169e8:	andeq	r6, r2, r8, ror #21
   169ec:	andeq	r6, r2, r4, ror #21
   169f0:	ldrdeq	r6, [r2], -sl
   169f4:	ldrdeq	r6, [r2], -r2
   169f8:	andeq	r6, r2, sl, asr #21
   169fc:	svclt	0x008c2803
   16a00:	andcs	r2, r0, r4, lsl r0
   16a04:	svclt	0x00004770
   16a08:	bmi	22962c <ftello64@plt+0x225ab0>
   16a0c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16a10:			; <UNDEFINED> instruction: 0x0098f8d3
   16a14:			; <UNDEFINED> instruction: 0xf8d3b930
   16a18:	tstlt	sl, ip, ror r1
   16a1c:			; <UNDEFINED> instruction: 0x47707850
   16a20:	teqeq	r4, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   16a24:	svclt	0x00004770
   16a28:	muleq	r3, r4, r1
   16a2c:	andeq	r0, r0, r4, asr r4
   16a30:	bmi	229654 <ftello64@plt+0x225ad8>
   16a34:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16a38:	ldrdeq	pc, [r4], r3	; <UNPREDICTABLE>
   16a3c:	tstle	r5, r2, asr #24
   16a40:	ldrdcc	pc, [r4, r3]
   16a44:	ldmdavc	r8, {r0, r1, r3, r8, ip, sp, pc}^
   16a48:	andcs	r4, r1, r0, ror r7
   16a4c:	svclt	0x00004770
   16a50:	andeq	lr, r3, ip, ror #2
   16a54:	andeq	r0, r0, r4, asr r4
   16a58:	blmi	683f40 <ftello64@plt+0x6803c4>
   16a5c:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
   16a60:			; <UNDEFINED> instruction: 0xf8d4589c
   16a64:	blcs	1a2ebc <ftello64@plt+0x19f340>
   16a68:	ldm	pc, {r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   16a6c:	movwne	pc, #16387	; 0x4003	; <UNPREDICTABLE>
   16a70:	svcne	0x001c1916
   16a74:	ldcmi	0, cr0, [r4, #-136]	; 0xffffff78
   16a78:	ldmdbmi	r4, {r0, r2, r3, r4, r5, r6, sl, lr}
   16a7c:	andcs	r2, r0, r5, lsl #4
   16a80:			; <UNDEFINED> instruction: 0xf7ec4479
   16a84:			; <UNDEFINED> instruction: 0x4629ebd8
   16a88:	mcr2	0, 3, pc, cr2, cr8, {0}	; <UNPREDICTABLE>
   16a8c:			; <UNDEFINED> instruction: 0xf8c42300
   16a90:	ldflts	f3, [r8, #-80]!	; 0xffffffb0
   16a94:	ldrbtmi	r4, [sp], #-3342	; 0xfffff2f2
   16a98:	stcmi	7, cr14, [lr, #-956]	; 0xfffffc44
   16a9c:			; <UNDEFINED> instruction: 0xe7ec447d
   16aa0:	ldrbtmi	r4, [sp], #-3341	; 0xfffff2f3
   16aa4:	stcmi	7, cr14, [sp, #-932]	; 0xfffffc5c
   16aa8:			; <UNDEFINED> instruction: 0xe7e6447d
   16aac:	ldrbtmi	r4, [sp], #-3340	; 0xfffff2f4
   16ab0:	stcmi	7, cr14, [ip, #-908]	; 0xfffffc74
   16ab4:			; <UNDEFINED> instruction: 0xe7e0447d
   16ab8:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
   16abc:	svclt	0x0000e7dd
   16ac0:	andeq	lr, r3, r2, asr #2
   16ac4:	andeq	r0, r0, r4, asr r4
   16ac8:	andeq	r6, r2, r8, asr sl
   16acc:	andeq	r6, r2, r8, asr sl
   16ad0:	andeq	r6, r2, sl, lsl #20
   16ad4:	andeq	r6, r2, ip, lsl #20
   16ad8:	andeq	r6, r2, r6, lsl sl
   16adc:	andeq	r6, r2, r8, lsl sl
   16ae0:	andeq	r6, r2, sl, lsl sl
   16ae4:	ldrdeq	r6, [r2], -r4
   16ae8:	andeq	r6, r2, r2, ror #19
   16aec:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   16af0:	ldmdbmi	ip, {r0, r2, r4, r8, r9, ip, sp, pc}
   16af4:	strtmi	r4, [r8], -r4, lsl #12
   16af8:			; <UNDEFINED> instruction: 0xf7ec4479
   16afc:	strmi	lr, [r2], -sl, ror #30
   16b00:	stmdavc	r1, {r6, r7, r8, ip, sp, pc}
   16b04:			; <UNDEFINED> instruction: 0x4603b1b1
   16b08:	and	r2, r4, r0
   16b0c:	tstle	r5, r0, lsr #18
   16b10:	svcne	0x0001f813
   16b14:	ldmdbcs	sp!, {r0, r4, r5, r8, ip, sp, pc}
   16b18:			; <UNDEFINED> instruction: 0xf813d1f8
   16b1c:	andcs	r1, r1, r1, lsl #30
   16b20:	mvnsle	r2, r0, lsl #18
   16b24:	ldmdbmi	r0, {r3, r4, r5, r7, r8, ip, sp, pc}
   16b28:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   16b2c:	svc	0x0050f7ec
   16b30:	stmdblt	r8!, {r1, r9, sl, lr}^
   16b34:	eorvs	r2, r3, r0, lsl #6
   16b38:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   16b3c:	stmdbcs	r2!, {r3, r4, r6, r8, ip, sp, pc}
   16b40:	ldfnep	f5, [r8], {241}	; 0xf1
   16b44:	ldcl	7, cr15, [lr, #-944]	; 0xfffffc50
   16b48:	stmdacs	r0, {r1, r9, sl, lr}
   16b4c:	andcc	sp, r1, #242	; 0xf2
   16b50:	blcs	34ba4 <ftello64@plt+0x31028>
   16b54:	movwcs	sp, #238	; 0xee
   16b58:			; <UNDEFINED> instruction: 0xf8024628
   16b5c:	eorvs	r3, r2, r1, lsl #22
   16b60:	svclt	0x0000bd38
   16b64:	andeq	r6, r2, r8, lsl #20
   16b68:	ldrdeq	r6, [r2], -sl
   16b6c:	teqcs	sp, r0, ror #11
   16b70:			; <UNDEFINED> instruction: 0xf7ec4606
   16b74:	strmi	lr, [r5], -r8, asr #26
   16b78:	strcs	fp, [r0, -r8, lsr #3]
   16b7c:			; <UNDEFINED> instruction: 0xf8052122
   16b80:	strtmi	r7, [r8], -r1, lsl #22
   16b84:	ldc	7, cr15, [lr, #-944]!	; 0xfffffc50
   16b88:	stfnep	f3, [r5], {120}	; 0x78
   16b8c:	strtmi	r2, [r8], -r2, lsr #2
   16b90:	ldc	7, cr15, [r8, #-944]!	; 0xfffffc50
   16b94:	andvc	fp, r7, r0, lsl #2
   16b98:			; <UNDEFINED> instruction: 0x21204630
   16b9c:	ldc	7, cr15, [r2, #-944]!	; 0xfffffc50
   16ba0:	movwcs	fp, #264	; 0x108
   16ba4:	strtmi	r7, [r8], -r3
   16ba8:	stmdbmi	r3, {r5, r6, r7, r8, sl, fp, ip, sp, pc}
   16bac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   16bb0:	svc	0x00d2f7ec
   16bb4:	strb	r4, [pc, r5, lsl #8]!
   16bb8:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   16bbc:	svcmi	0x00f0e92d
   16bc0:	blhi	d207c <ftello64@plt+0xce500>
   16bc4:	smlabbls	r5, r9, r0, fp
   16bc8:	stmib	sp, {r0, r1, r9, ip, pc}^
   16bcc:	teqlt	r8, r6
   16bd0:	ldrbtmi	r4, [r9], #-2425	; 0xfffff687
   16bd4:	b	754b8c <ftello64@plt+0x751010>
   16bd8:	stmdacs	r0, {r2, r9, sl, lr}
   16bdc:	adcshi	pc, r7, r0
   16be0:			; <UNDEFINED> instruction: 0xf10d4b76
   16be4:			; <UNDEFINED> instruction: 0xf8df091c
   16be8:	ldrbtmi	r8, [fp], #-472	; 0xfffffe28
   16bec:	ldrbtmi	r4, [r8], #1738	; 0x6ca
   16bf0:	bcc	452418 <ftello64@plt+0x44e89c>
   16bf4:			; <UNDEFINED> instruction: 0xf7ff4650
   16bf8:			; <UNDEFINED> instruction: 0x4606ff79
   16bfc:	subsle	r2, r3, r0, lsl #16
   16c00:	blcs	34cd4 <ftello64@plt+0x31158>
   16c04:	mrc	0, 0, sp, cr8, cr6, {7}
   16c08:	andcs	r0, r3, #16, 20	; 0x10000
   16c0c:			; <UNDEFINED> instruction: 0xf0154631
   16c10:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   16c14:			; <UNDEFINED> instruction: 0xf106d14f
   16c18:	movwcs	r0, #6915	; 0x1b03
   16c1c:	svcls	0x00039304
   16c20:	ldrdls	pc, [r0], -r7
   16c24:	svceq	0x0000f1b9
   16c28:	ldrtmi	sp, [r3], -sl, asr #32
   16c2c:	strbmi	r2, [lr], -r0, lsl #10
   16c30:	mul	sl, r9, r6
   16c34:			; <UNDEFINED> instruction: 0x46224630
   16c38:			; <UNDEFINED> instruction: 0xf0154659
   16c3c:			; <UNDEFINED> instruction: 0xb1b8f8dd
   16c40:	svcvs	0x0010f857
   16c44:	cfsh32cs	mvfx3, mvfx0, #1
   16c48:			; <UNDEFINED> instruction: 0x4641d039
   16c4c:			; <UNDEFINED> instruction: 0xf7ec4658
   16c50:	bl	fe852758 <ftello64@plt+0xfe84ebdc>
   16c54:	stmdacs	r0, {r0, r1, r3, sl}
   16c58:	ldrbmi	sp, [r8], -ip, ror #3
   16c5c:	stcl	7, cr15, [r0], {236}	; 0xec
   16c60:			; <UNDEFINED> instruction: 0x46044659
   16c64:			; <UNDEFINED> instruction: 0x46224630
   16c68:			; <UNDEFINED> instruction: 0xf8c6f015
   16c6c:	mvnle	r2, r0, lsl #16
   16c70:			; <UNDEFINED> instruction: 0x464e6838
   16c74:	ldc	7, cr15, [r4], #944	; 0x3b0
   16c78:			; <UNDEFINED> instruction: 0xd12f42a0
   16c7c:	stmdbls	r4, {r0, r2, r8, r9, fp, ip, pc}
   16c80:	strcs	lr, [r1], #-2519	; 0xfffff629
   16c84:	stmdbcs	r0, {r0, r1, r3, r4, fp, sp, lr}
   16c88:	b	90ada0 <ftello64@plt+0x907224>
   16c8c:	bls	15789c <ftello64@plt+0x153d20>
   16c90:	tstlt	ip, r3, lsl r0
   16c94:	eorvs	r2, r3, r0, lsl #6
   16c98:	orrlt	r6, fp, fp, lsr r8
   16c9c:			; <UNDEFINED> instruction: 0xf7ff4650
   16ca0:	strmi	pc, [r6], -r5, lsr #30
   16ca4:			; <UNDEFINED> instruction: 0xd1ab2800
   16ca8:	ldrmi	r2, [r8], -r1, lsl #6
   16cac:	ldc	0, cr11, [sp], #36	; 0x24
   16cb0:	pop	{r1, r8, r9, fp, pc}
   16cb4:	movwcs	r8, #4080	; 0xff0
   16cb8:	movwls	r4, #18099	; 0x46b3
   16cbc:	strbmi	lr, [lr], -pc, lsr #15
   16cc0:	movwlt	r9, #15110	; 0x3b06
   16cc4:	andcs	r4, r5, #1032192	; 0xfc000
   16cc8:	andls	r2, r3, r0
   16ccc:			; <UNDEFINED> instruction: 0xf7ec4479
   16cd0:			; <UNDEFINED> instruction: 0x4631eab2
   16cd4:	ldc2	0, cr15, [ip, #-96]!	; 0xffffffa0
   16cd8:	strb	r9, [r6, r3, lsl #22]!
   16cdc:	blls	e40e8 <ftello64@plt+0xe056c>
   16ce0:	ldmdbpl	r8, {r0, r2, r3, r5, r8}^
   16ce4:	sbcle	r2, r9, r0, lsl #16
   16ce8:	ldrmi	r3, [sp], #-3344	; 0xfffff2f0
   16cec:	bvs	a4ed00 <ftello64@plt+0xa4b184>
   16cf0:	stmdacs	r0, {r4, r8, sl, ip, sp}
   16cf4:	strtmi	sp, [r2], -r2, asr #1
   16cf8:			; <UNDEFINED> instruction: 0xf0154659
   16cfc:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   16d00:	bls	1cb4dc <ftello64@plt+0x1c7960>
   16d04:	movwcs	fp, #2458	; 0x99a
   16d08:	andlt	r4, r9, r8, lsl r6
   16d0c:	blhi	d2008 <ftello64@plt+0xce48c>
   16d10:	svchi	0x00f0e8bd
   16d14:	bls	167968 <ftello64@plt+0x163dec>
   16d18:	stccs	0, cr6, [r0], {19}
   16d1c:			; <UNDEFINED> instruction: 0x4658d0bc
   16d20:			; <UNDEFINED> instruction: 0xff24f7ff
   16d24:	ldmdavs	fp!, {r5, sp, lr}
   16d28:			; <UNDEFINED> instruction: 0xd1b72b00
   16d2c:	stmdbmi	r6!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   16d30:	andls	r2, r3, r5, lsl #4
   16d34:			; <UNDEFINED> instruction: 0xf7ec4479
   16d38:			; <UNDEFINED> instruction: 0x4631ea7e
   16d3c:	stc2	0, cr15, [r8, #-96]	; 0xffffffa0
   16d40:	ldrmi	r9, [r8], -r3, lsl #22
   16d44:	ldc	0, cr11, [sp], #36	; 0x24
   16d48:	pop	{r1, r8, r9, fp, pc}
   16d4c:	blls	fad14 <ftello64@plt+0xf7198>
   16d50:	cmnlt	sp, #1900544	; 0x1d0000
   16d54:	ldrdge	pc, [ip], -sp
   16d58:	ldrbmi	r4, [r6], -r8, lsr #12
   16d5c:	strdlt	r6, [r3, -r3]!
   16d60:	ldc	7, cr15, [lr], #-944	; 0xfffffc50
   16d64:	svclt	0x00384284
   16d68:			; <UNDEFINED> instruction: 0xf8564604
   16d6c:	stmdacs	r0, {r4, r8, r9, sl, fp}
   16d70:			; <UNDEFINED> instruction: 0xf8dfd1f4
   16d74:	ssatmi	r8, #2, r8, asr #0
   16d78:	ldrbtmi	r4, [r8], #3861	; 0xf15
   16d7c:			; <UNDEFINED> instruction: 0xf8da447f
   16d80:	orrlt	r4, ip, ip
   16d84:			; <UNDEFINED> instruction: 0xf7ec4628
   16d88:	strtmi	lr, [r1], -ip, lsr #24
   16d8c:	strmi	r2, [r6], -r5, lsl #4
   16d90:			; <UNDEFINED> instruction: 0xf7ec2000
   16d94:			; <UNDEFINED> instruction: 0xf109ea50
   16d98:	blne	fe4975a8 <ftello64@plt+0xfe493a2c>
   16d9c:	strbmi	r4, [r3], -r9, lsr #12
   16da0:	ldrtmi	r9, [r8], -r0
   16da4:	bl	1054d5c <ftello64@plt+0x10511e0>
   16da8:	svcpl	0x0010f85a
   16dac:	mvnle	r2, r0, lsl #26
   16db0:			; <UNDEFINED> instruction: 0xf7ed2000
   16db4:	svclt	0x0000f915
   16db8:	ldrdeq	r3, [r2], -lr
   16dbc:	andeq	r6, r2, sl, lsr #18
   16dc0:	andeq	r6, r2, sl, lsr #18
   16dc4:	andeq	r6, r2, r8, ror #16
   16dc8:	andeq	r6, r2, r8, ror #15
   16dcc:	andeq	r5, r2, r2, asr lr
   16dd0:	andeq	r6, r2, ip, lsl #15
   16dd4:	blmi	c29698 <ftello64@plt+0xc25b1c>
   16dd8:	push	{r1, r3, r4, r5, r6, sl, lr}
   16ddc:			; <UNDEFINED> instruction: 0x46064ff0
   16de0:	addlt	r4, r3, lr, lsr #16
   16de4:			; <UNDEFINED> instruction: 0x460f58d3
   16de8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   16dec:			; <UNDEFINED> instruction: 0xf04f9301
   16df0:			; <UNDEFINED> instruction: 0xf7ec0300
   16df4:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
   16df8:	ldmdavc	r3!, {r2, r6, ip, lr, pc}
   16dfc:	suble	r2, r1, pc, lsr #22
   16e00:			; <UNDEFINED> instruction: 0xf7ec4680
   16e04:	strbtmi	lr, [r9], lr, ror #23
   16e08:	beq	c12f4c <ftello64@plt+0xc0f3d0>
   16e0c:	ldrtmi	r4, [r0], -r4, lsl #12
   16e10:	bl	ff9d4dc8 <ftello64@plt+0xff9d124c>
   16e14:			; <UNDEFINED> instruction: 0xf04f4420
   16e18:	strdcc	r3, [r2], -pc	; <UNPREDICTABLE>
   16e1c:	stm	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16e20:	strbmi	r4, [r0], -r5, lsl #12
   16e24:	stcl	7, cr15, [r4], {236}	; 0xec
   16e28:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   16e2c:			; <UNDEFINED> instruction: 0x468344f8
   16e30:	and	r9, lr, r0
   16e34:			; <UNDEFINED> instruction: 0xf7ec4628
   16e38:			; <UNDEFINED> instruction: 0x4631e9f0
   16e3c:	andge	pc, r0, r0, lsl #17
   16e40:			; <UNDEFINED> instruction: 0xf7ec3001
   16e44:	ldrtmi	lr, [r9], -lr, lsr #21
   16e48:			; <UNDEFINED> instruction: 0xf7ec4628
   16e4c:			; <UNDEFINED> instruction: 0x4604ecbe
   16e50:			; <UNDEFINED> instruction: 0x4641b130
   16e54:			; <UNDEFINED> instruction: 0xf7ec4648
   16e58:			; <UNDEFINED> instruction: 0x4601eb58
   16e5c:	mvnle	r2, r0, lsl #16
   16e60:			; <UNDEFINED> instruction: 0xf7ec4658
   16e64:	strtmi	lr, [r8], -r4, asr #19
   16e68:	stmib	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16e6c:	blmi	2a96a8 <ftello64@plt+0x2a5b2c>
   16e70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16e74:	blls	70ee4 <ftello64@plt+0x6d368>
   16e78:	qaddle	r4, sl, r9
   16e7c:	andlt	r4, r3, r0, lsr #12
   16e80:	svchi	0x00f0e8bd
   16e84:			; <UNDEFINED> instruction: 0x46304639
   16e88:	ldc	7, cr15, [lr], {236}	; 0xec
   16e8c:	strb	r4, [sp, r4, lsl #12]!
   16e90:	stmib	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16e94:	andeq	sp, r3, r8, asr #27
   16e98:	andeq	r0, r0, r8, lsl #8
   16e9c:	andeq	r6, r2, r4, ror #14
   16ea0:	andeq	r9, r2, r8, asr sp
   16ea4:	andeq	sp, r3, r0, lsr sp
   16ea8:	ldmdacs	r5, {r0, fp, ip, sp}
   16eac:	blmi	14cec8 <ftello64@plt+0x14934c>
   16eb0:	bl	e80a4 <ftello64@plt+0xe4528>
   16eb4:	svcvs	0x00c00080
   16eb8:	andcs	r4, r0, r0, ror r7
   16ebc:	svclt	0x00004770
   16ec0:	andeq	r6, r2, r0, asr #15
   16ec4:	ldmdacs	r5, {r0, fp, ip, sp}
   16ec8:	blmi	14cee8 <ftello64@plt+0x14936c>
   16ecc:	bl	e80c0 <ftello64@plt+0xe4544>
   16ed0:			; <UNDEFINED> instruction: 0xf8d00080
   16ed4:			; <UNDEFINED> instruction: 0x477000d4
   16ed8:	ldrbmi	r2, [r0, -r0]!
   16edc:	andeq	r6, r2, r4, lsr #15
   16ee0:	ldmdacs	r5, {r0, fp, ip, sp}
   16ee4:	blmi	14cf04 <ftello64@plt+0x149388>
   16ee8:	bl	e80dc <ftello64@plt+0xe4560>
   16eec:			; <UNDEFINED> instruction: 0xf8d00080
   16ef0:	ldrbmi	r0, [r0, -ip, lsr #2]!
   16ef4:	ldrbmi	r2, [r0, -r0]!
   16ef8:	andeq	r6, r2, r8, lsl #15
   16efc:	ldmdacs	r5, {r0, fp, ip, sp}
   16f00:	blmi	14cf20 <ftello64@plt+0x1493a4>
   16f04:	bl	e80f8 <ftello64@plt+0xe457c>
   16f08:			; <UNDEFINED> instruction: 0xf8d00080
   16f0c:	ldrbmi	r0, [r0, -r4, lsl #3]!
   16f10:	ldrbmi	r2, [r0, -r0]!
   16f14:	andeq	r6, r2, ip, ror #14
   16f18:	ldmdacs	r1, {r1, r3, r6, r9, fp, lr}
   16f1c:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
   16f20:	addlt	fp, r6, r0, ror r5
   16f24:			; <UNDEFINED> instruction: 0x460d58d3
   16f28:	movwls	r6, #22555	; 0x581b
   16f2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16f30:			; <UNDEFINED> instruction: 0xf020d05e
   16f34:	blcs	417b4c <ftello64@plt+0x413fd0>
   16f38:	stmdavs	fp, {r1, r2, r5, r8, ip, lr, pc}
   16f3c:	eorsle	r2, r6, r0, lsl #22
   16f40:	bcs	31070 <ftello64@plt+0x2d4f4>
   16f44:	stmvs	r9, {r0, r1, r4, r5, ip, lr, pc}
   16f48:	eorsle	r2, r0, r0, lsl #18
   16f4c:	smlabtcs	r0, sp, r9, lr
   16f50:	bmi	fc0f68 <ftello64@plt+0xfbd3ec>
   16f54:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   16f58:	mrrc	7, 14, pc, r0, cr12	; <UNPREDICTABLE>
   16f5c:	stccs	6, cr4, [r0], {4}
   16f60:	stflsd	f5, [r4, #-380]	; 0xfffffe84
   16f64:			; <UNDEFINED> instruction: 0xf7ec4628
   16f68:			; <UNDEFINED> instruction: 0x4604ea16
   16f6c:			; <UNDEFINED> instruction: 0xf7ec4628
   16f70:	bmi	e11358 <ftello64@plt+0xe0d7dc>
   16f74:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   16f78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16f7c:	subsmi	r9, sl, r5, lsl #22
   16f80:			; <UNDEFINED> instruction: 0x4620d15d
   16f84:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   16f88:	blcs	9e89c <ftello64@plt+0x9ad20>
   16f8c:	stmdavs	fp, {r0, r1, r2, r3, fp, ip, lr, pc}
   16f90:	stmdavs	ip, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   16f94:	rscle	r2, ip, r0, lsl #24
   16f98:	stmdage	r4, {r1, r2, r3, r5, r9, fp, lr}
   16f9c:	tstcs	r0, r0, lsl #8
   16fa0:			; <UNDEFINED> instruction: 0xf7ec447a
   16fa4:	strmi	lr, [r4], -ip, lsr #24
   16fa8:			; <UNDEFINED> instruction: 0x461ce7d9
   16fac:			; <UNDEFINED> instruction: 0xf1a0e7e1
   16fb0:	ldmdacs	r6, {r1, r4, r8, r9}
   16fb4:	blcs	86c1c <ftello64@plt+0x830a0>
   16fb8:	movwcs	fp, #8084	; 0x1f94
   16fbc:	ldmle	r4!, {r8, r9, sp}^
   16fc0:	stmdacs	r0, {r3, r5, fp, sp, lr}
   16fc4:	stmdavs	ip!, {r0, r1, r2, r4, r5, ip, lr, pc}^
   16fc8:	sbcsle	r2, r2, r0, lsl #24
   16fcc:	blx	fe153056 <ftello64@plt+0xfe14f4da>
   16fd0:	tstlt	r0, #6291456	; 0x600000
   16fd4:	strmi	r6, [r3], -ip, ror #16
   16fd8:	stmdage	r4, {r0, r1, r2, r3, r4, r9, fp, lr}
   16fdc:	strls	r2, [r0], #-256	; 0xffffff00
   16fe0:			; <UNDEFINED> instruction: 0xf7ec447a
   16fe4:	strmi	lr, [r4], -ip, lsl #24
   16fe8:			; <UNDEFINED> instruction: 0xf7ec4630
   16fec:	ldr	lr, [r6, r0, lsl #18]!
   16ff0:	blcs	31024 <ftello64@plt+0x2d4a8>
   16ff4:	stmdavs	ip, {r0, r3, r4, r6, r7, ip, lr, pc}^
   16ff8:	adcsle	r2, sl, r0, lsl #24
   16ffc:	bicslt	r6, r0, r8, lsl #17
   17000:	bicslt	r6, r2, sl, asr #17
   17004:	andeq	lr, r1, #3358720	; 0x334000
   17008:	bmi	51f410 <ftello64@plt+0x51b894>
   1700c:	strls	sl, [r0], #-2052	; 0xfffff7fc
   17010:			; <UNDEFINED> instruction: 0xf7ec447a
   17014:			; <UNDEFINED> instruction: 0x4604ebf4
   17018:			; <UNDEFINED> instruction: 0xf7ece7a1
   1701c:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
   17020:	bmi	40b2a4 <ftello64@plt+0x407728>
   17024:	orrsvs	pc, r7, r0, asr #4
   17028:	ldrbtmi	r4, [sl], #-2062	; 0xfffff7f2
   1702c:			; <UNDEFINED> instruction: 0xf5024478
   17030:			; <UNDEFINED> instruction: 0xf01872ee
   17034:			; <UNDEFINED> instruction: 0x4604fd3d
   17038:			; <UNDEFINED> instruction: 0x4614e79b
   1703c:			; <UNDEFINED> instruction: 0xf7ece799
   17040:	svclt	0x0000e912
   17044:	andeq	sp, r3, r2, lsl #25
   17048:	andeq	r0, r0, r8, lsl #8
   1704c:	andeq	r6, r2, r6, lsr #12
   17050:	andeq	sp, r3, sl, lsr #24
   17054:	andeq	r6, r2, r0, lsl #12
   17058:	ldrdeq	r6, [r2], -ip
   1705c:	andeq	r6, r2, r4, asr #10
   17060:	andeq	r6, r2, r6, asr #12
   17064:	strdeq	r5, [r2], -r4
   17068:	addlt	fp, r6, r0, ror r5
   1706c:	blmi	d6a144 <ftello64@plt+0xd665c8>
   17070:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   17074:	movwls	r6, #22555	; 0x581b
   17078:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1707c:	suble	r2, sp, r0, lsl #18
   17080:	strmi	r4, [r6], -ip, lsl #12
   17084:	strmi	fp, [r8], -r2, lsr #19
   17088:	svc	0x004ef7eb
   1708c:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
   17090:	ldrtmi	r4, [r0], -r2, lsl #12
   17094:	ldc	7, cr15, [r6], #944	; 0x3b0
   17098:	bmi	b288b4 <ftello64@plt+0xb24d38>
   1709c:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   170a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   170a4:	subsmi	r9, sl, r5, lsl #22
   170a8:			; <UNDEFINED> instruction: 0x4628d13e
   170ac:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   170b0:	strtmi	r2, [r0], -r2, lsl #2
   170b4:	ldmda	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   170b8:	orrslt	r4, r8, r5, lsl #12
   170bc:	strtmi	sl, [r0], -r4, lsl #18
   170c0:	stc	7, cr15, [ip], {236}	; 0xec
   170c4:	tstlt	r0, #1048576	; 0x100000
   170c8:	blge	bd8e0 <ftello64@plt+0xb9d64>
   170cc:	movwls	r4, #1584	; 0x630
   170d0:	movwcs	r3, #519	; 0x207
   170d4:			; <UNDEFINED> instruction: 0xf7ec08d2
   170d8:	stcls	8, cr14, [r2, #-744]	; 0xfffffd18
   170dc:	sbcsle	r2, ip, r0, lsl #16
   170e0:	ldrb	r2, [sl, r0, lsl #10]
   170e4:	stmdbge	r3, {r2, r9, fp, sp, pc}
   170e8:	andcs	r4, r5, r3, lsr #12
   170ec:	bl	ff2550a4 <ftello64@plt+0xff251528>
   170f0:	bge	c5878 <ftello64@plt+0xc1cfc>
   170f4:	andls	r4, r0, #48, 12	; 0x3000000
   170f8:	ldmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
   170fc:			; <UNDEFINED> instruction: 0xf7ec1203
   17100:	stmdblt	r0, {r1, r2, r5, r7, fp, sp, lr, pc}
   17104:	stmdals	r3, {r1, r8, sl, fp, ip, pc}
   17108:	ldmda	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1710c:	ldmdbmi	r0, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   17110:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   17114:	ldcl	7, cr15, [r6], #-944	; 0xfffffc50
   17118:	ldr	r4, [lr, r5, lsl #12]!
   1711c:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   17120:	ldcl	7, cr15, [r0], #-944	; 0xfffffc50
   17124:	ldr	r4, [r8, r5, lsl #12]!
   17128:	ldm	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1712c:	vst1.8	{d20-d21}, [pc], sl
   17130:	stmdami	sl, {r3, r4, r6, r7, r8, sp, lr}
   17134:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   17138:	rscsvc	pc, r6, #8388608	; 0x800000
   1713c:	ldc2	0, cr15, [r8], #96	; 0x60
   17140:	andeq	sp, r3, r0, lsr fp
   17144:	andeq	r0, r0, r8, lsl #8
   17148:	andeq	r6, r2, sl, asr r5
   1714c:	andeq	sp, r3, r2, lsl #22
   17150:	andeq	r6, r2, r2, ror #9
   17154:			; <UNDEFINED> instruction: 0x000264be
   17158:	andeq	r6, r2, ip, lsr r5
   1715c:	andeq	r5, r2, sl, ror #29
   17160:	strbeq	fp, [r3, -r8, lsl #10]
   17164:			; <UNDEFINED> instruction: 0xf64fd406
   17168:			; <UNDEFINED> instruction: 0xf6c773fc
   1716c:	b	f4170 <ftello64@plt+0xf05f4>
   17170:	stclt	0, cr0, [r8, #-320]	; 0xfffffec0
   17174:	andcs	r4, r5, #4, 18	; 0x10000
   17178:	ldrbtmi	r2, [r9], #-0
   1717c:	ldmda	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17180:	blx	6531ea <ftello64@plt+0x64f66e>
   17184:	stclt	0, cr2, [r8, #-0]
   17188:	muleq	r2, r2, r4
   1718c:			; <UNDEFINED> instruction: 0x4605b570
   17190:	ldrbtmi	r4, [lr], #-3603	; 0xfffff1ed
   17194:	blx	1bd519a <ftello64@plt+0x1bd161e>
   17198:	blmi	4c38a0 <ftello64@plt+0x4bfd24>
   1719c:	ldmpl	r5!, {r2, r9, sl, lr}^
   171a0:	ldrdcc	pc, [r8, r5]
   171a4:	and	fp, r5, r3, lsl r9
   171a8:			; <UNDEFINED> instruction: 0xb11b689b
   171ac:	adcmi	r6, r2, #1703936	; 0x1a0000
   171b0:	ldfltp	f5, [r0, #-1000]!	; 0xfffffc18
   171b4:			; <UNDEFINED> instruction: 0xf7eb200c
   171b8:			; <UNDEFINED> instruction: 0xf8d5eebe
   171bc:	andcs	r3, r0, #136, 2	; 0x22
   171c0:			; <UNDEFINED> instruction: 0xf8c56004
   171c4:	stmib	r0, {r3, r7, r8}^
   171c8:	ldcllt	3, cr2, [r0, #-4]!
   171cc:	andcs	r4, r5, #98304	; 0x18000
   171d0:			; <UNDEFINED> instruction: 0xf7ec4479
   171d4:			; <UNDEFINED> instruction: 0x4629e830
   171d8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   171dc:	blt	ffad3244 <ftello64@plt+0xffacf6c8>
   171e0:	andeq	sp, r3, lr, lsl #20
   171e4:	andeq	r0, r0, r4, asr r4
   171e8:	andeq	r6, r2, r4, lsl #9
   171ec:	blmi	269a14 <ftello64@plt+0x265e98>
   171f0:	svcmi	0x00f0e92d
   171f4:	addslt	r4, sp, sl, ror r4
   171f8:	strbeq	pc, [r0, -r1, lsl #2]	; <UNPREDICTABLE>
   171fc:	strmi	sl, [ip], -fp, lsl #28
   17200:	ldmpl	r3, {r0, r2, ip, pc}^
   17204:	tstls	fp, #1769472	; 0x1b0000
   17208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1720c:	svclt	0x0000e004
   17210:	andeq	sp, r3, ip, lsr #19
   17214:	andeq	r0, r0, r8, lsl #8
   17218:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   1721c:	stcne	8, cr15, [ip], {84}	; 0x54
   17220:			; <UNDEFINED> instruction: 0xf8544635
   17224:	ldrcc	r2, [r0], -r8, lsl #24
   17228:	stccc	8, cr15, [r4], {84}	; 0x54
   1722c:	strgt	r4, [pc, #-700]	; 16f78 <ftello64@plt+0x133fc>
   17230:	stmdals	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   17234:	mvncc	pc, #72, 12	; 0x4800000
   17238:	vmov.i16	d25, #20480	; 0x5000
   1723c:	stmdavs	r6, {r1, r5, r7, r8, r9}
   17240:	stmdavs	r7, {r0, r4, r6, r7, fp, ip}^
   17244:	strls	r6, [r3], -r4, lsl #17
   17248:	b	fe1f1564 <ftello64@plt+0xfe1ed9e8>
   1724c:	vmlals.f16	s0, s6, s8	; <UNPREDICTABLE>
   17250:	b	fe27da84 <ftello64@plt+0xfe279f08>
   17254:	strls	r0, [r6], #-2309	; 0xfffff6fb
   17258:	streq	lr, [r5], #-2660	; 0xfffff59c
   1725c:	ldrtmi	r4, [r1], #-1074	; 0xfffffbce
   17260:	bls	1a84ac <ftello64@plt+0x1a4930>
   17264:	stmdbvs	r6, {r2, r3, r4, r5, r6, lr}
   17268:	ldmdals	r9, {r2, r3, sl, lr}
   1726c:	ldmpl	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17270:	ldmdbpl	r9!, {r1, r2, r8, r9, fp, sp, lr, pc}^
   17274:	ldrtvs	lr, [r4], #-2822	; 0xfffff4fa
   17278:			; <UNDEFINED> instruction: 0x0c08ea67
   1727c:	stmdals	ip, {r0, r6, r7, fp, ip}
   17280:	b	fe32834c <ftello64@plt+0xfe3247d0>
   17284:	b	fe1da29c <ftello64@plt+0xfe1d6720>
   17288:	strmi	r0, [ip], #520	; 0x208
   1728c:	ldmdals	r2, {r0, r7, r8, fp, ip}
   17290:	andeq	lr, r9, #532480	; 0x82000
   17294:	b	13fcac0 <ftello64@plt+0x13f8f44>
   17298:	bl	16cd7c <ftello64@plt+0x169200>
   1729c:	strmi	r5, [sl], #-3324	; 0xfffff304
   172a0:			; <UNDEFINED> instruction: 0x46294418
   172a4:	streq	lr, [r6, #-2660]	; 0xfffff59c
   172a8:	streq	lr, [ip, #-2693]	; 0xfffff57b
   172ac:	strtmi	r4, [r8], #-1032	; 0xfffffbf8
   172b0:	bl	7e6ec <ftello64@plt+0x7ab70>
   172b4:			; <UNDEFINED> instruction: 0x970842b2
   172b8:	strmi	r9, [pc], -r7, lsl #2
   172bc:	smlabbeq	r6, r9, sl, lr
   172c0:	subsmi	r4, r1, sp, lsr r4
   172c4:	ldmibpl	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   172c8:	cfstrsls	mvf4, [fp, #-164]	; 0xffffff5c
   172cc:	streq	lr, [r9, -r2, lsl #21]
   172d0:	ldrtpl	lr, [r4], #2639	; 0xa4f
   172d4:	vmlaeq.f64	d14, d3, d5
   172d8:	bl	23e718 <ftello64@plt+0x23ab9c>
   172dc:	bl	2278a8 <ftello64@plt+0x223d2c>
   172e0:	strbmi	r5, [r5], #-240	; 0xffffff10
   172e4:	b	1b27428 <ftello64@plt+0x1b238ac>
   172e8:	strtmi	r0, [pc], #-2820	; 172f0 <ftello64@plt+0x13774>
   172ec:	strbmi	r9, [r6], #3348	; 0xd14
   172f0:	bleq	51d24 <ftello64@plt+0x4e1a8>
   172f4:	adcspl	lr, r2, #323584	; 0x4f000
   172f8:	bl	1686cc <ftello64@plt+0x164b50>
   172fc:	stcls	14, cr0, [pc, #-12]	; 172f8 <ftello64@plt+0x1377c>
   17300:	ldrpl	lr, [r7, -r6, lsl #22]!
   17304:	blpl	1f11f24 <ftello64@plt+0x1f0e3a8>
   17308:	vldmiapl	ip!, {s28-s106}
   1730c:	ldrtmi	r4, [r5], #-1206	; 0xfffffb4a
   17310:	streq	lr, [r2], -r1, lsl #21
   17314:	stmdaeq	ip, {r5, r6, r9, fp, sp, lr, pc}
   17318:	b	fe227518 <ftello64@plt+0xfe22399c>
   1731c:	strtmi	r0, [lr], #-2059	; 0xfffff7f5
   17320:	ldrbtmi	r9, [r0], #3341	; 0xd0d
   17324:	adcspl	lr, r0, pc, asr #20
   17328:	b	1ae83a4 <ftello64@plt+0x1ae4828>
   1732c:	bl	11ab34 <ftello64@plt+0x116fb8>
   17330:	strtmi	r4, [ip], #-2296	; 0xfffff708
   17334:	b	fe3bc340 <ftello64@plt+0xfe3b87c4>
   17338:	cfldr32ls	mvfx0, [r0], {8}
   1733c:			; <UNDEFINED> instruction: 0x51b1ea4f
   17340:	ldrbtvs	lr, [r6], r9, lsl #22
   17344:	blpl	fef11c88 <ftello64@plt+0xfef0e10c>
   17348:	beq	291f60 <ftello64@plt+0x28e3e4>
   1734c:	b	fe1fe358 <ftello64@plt+0xfe1fa7dc>
   17350:	b	13d975c <ftello64@plt+0x13d5be0>
   17354:	strtmi	r5, [r5], #-1975	; 0xfffff849
   17358:	b	fe27e3b8 <ftello64@plt+0xfe27a83c>
   1735c:	bl	31977c <ftello64@plt+0x315c00>
   17360:	bl	12893c <ftello64@plt+0x124dc0>
   17364:	b	1a1ab78 <ftello64@plt+0x1a16ffc>
   17368:	ldrbtmi	r0, [r4], #1035	; 0x40b
   1736c:	b	fe1286b8 <ftello64@plt+0xfe124b3c>
   17370:	ldcls	14, cr0, [r1], {5}
   17374:	bl	a8714 <ftello64@plt+0xa4b98>
   17378:	b	13f1864 <ftello64@plt+0x13edce8>
   1737c:	bl	12d664 <ftello64@plt+0x129ae8>
   17380:			; <UNDEFINED> instruction: 0x9c0f0a02
   17384:	andeq	lr, r7, #548864	; 0x86000
   17388:	ldrtpl	lr, [r6], pc, asr #20
   1738c:	andeq	lr, r9, #532480	; 0x82000
   17390:	vaddmi.f64	d30, d14, d0
   17394:	bl	1284e4 <ftello64@plt+0x124968>
   17398:			; <UNDEFINED> instruction: 0x9c120a03
   1739c:			; <UNDEFINED> instruction: 0x0c08ea65
   173a0:	rsbsvs	lr, r2, #1024	; 0x400
   173a4:	strmi	r4, [ip], #-1104	; 0xfffffbb0
   173a8:	smlabbeq	r6, r9, sl, lr
   173ac:	beq	3d1de4 <ftello64@plt+0x3ce268>
   173b0:	strmi	r4, [r2], #81	; 0x51
   173b4:	cfldrsls	mvf4, [r8], {33}	; 0x21
   173b8:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   173bc:	bvs	ffed1ff0 <ftello64@plt+0xffece474>
   173c0:	ldmibpl	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   173c4:	b	1b9d74c <ftello64@plt+0x1b99bd0>
   173c8:	strmi	r0, [r3], #1029	; 0x405
   173cc:	andeq	lr, sl, r4, lsl #21
   173d0:	bl	1fe424 <ftello64@plt+0x1fa8a8>
   173d4:	ldrbmi	r5, [r8], #-497	; 0xfffffe0f
   173d8:	vcvtpl.s16.f32	s28, s28, #-14
   173dc:			; <UNDEFINED> instruction: 0x0c07eb04
   173e0:	b	fe0be42c <ftello64@plt+0xfe0ba8b0>
   173e4:	bl	219010 <ftello64@plt+0x215494>
   173e8:	submi	r6, pc, r0, ror r0	; <UNPREDICTABLE>
   173ec:	adcspl	lr, r2, #323584	; 0x4f000
   173f0:	bl	128594 <ftello64@plt+0x124a18>
   173f4:	b	1a9a408 <ftello64@plt+0x1a9688c>
   173f8:	strbtmi	r0, [r0], #1038	; 0x40e
   173fc:			; <UNDEFINED> instruction: 0x0c00ea84
   17400:	bl	1be458 <ftello64@plt+0x1ba8dc>
   17404:	strbmi	r5, [r4], #1911	; 0x777
   17408:	bleq	1d2020 <ftello64@plt+0x1ce4a4>
   1740c:	streq	lr, [r2], -r1, lsl #21
   17410:	b	13e7610 <ftello64@plt+0x13e3a94>
   17414:	ldrbmi	r5, [lr], #-1210	; 0xfffffb46
   17418:	blpl	fec91d5c <ftello64@plt+0xfec8e1e0>
   1741c:	bl	17d88c <ftello64@plt+0x179d10>
   17420:	bl	272618 <ftello64@plt+0x26ea9c>
   17424:	b	1829004 <ftello64@plt+0x1825488>
   17428:	b	fe299c40 <ftello64@plt+0xfe2960c4>
   1742c:	b	13d9c64 <ftello64@plt+0x13d60e8>
   17430:			; <UNDEFINED> instruction: 0x468850b0
   17434:	ldrmi	r9, [r8], #2325	; 0x915
   17438:	strmi	r4, [r8], r5, asr #8
   1743c:	strbmi	r9, [r8], #2323	; 0x913
   17440:	stmdbeq	fp, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   17444:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
   17448:	strbmi	r4, [r1], #1109	; 0x455
   1744c:	ldmdbls	r6, {r3, r7, r9, sl, lr}
   17450:	bl	3a86b8 <ftello64@plt+0x3a4b3c>
   17454:	b	13f0930 <ftello64@plt+0x13ecdb4>
   17458:	strbmi	r5, [r6], #1975	; 0x7b7
   1745c:	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   17460:	ldmibmi	r9!, {r1, r8, r9, fp, sp, lr, pc}
   17464:	ldrmi	r4, [r2], #1674	; 0x68a
   17468:	andeq	lr, r5, #136, 20	; 0x88000
   1746c:	stmdaeq	r7, {r1, r2, r7, r9, fp, sp, lr, pc}
   17470:	b	fe23d8a8 <ftello64@plt+0xfe239d2c>
   17474:	b	13d94a0 <ftello64@plt+0x13d5924>
   17478:	ldrbmi	r5, [r0], #1718	; 0x6b6
   1747c:	beq	112088 <ftello64@plt+0x10e50c>
   17480:	msrne	R12_usr, sp
   17484:	smlalbtmi	pc, sp, r5, r6	; <UNPREDICTABLE>
   17488:	bl	2fb890 <ftello64@plt+0x2f7d14>
   1748c:	ldmdbls	r7, {r3, r4, r5, r6, fp, lr}
   17490:	b	fe268660 <ftello64@plt+0xfe264ae4>
   17494:	b	13dacb4 <ftello64@plt+0x13d7138>
   17498:	ldrbmi	r5, [r9], #-3260	; 0xfffff344
   1749c:	vmlaeq.f32	s28, s17, s28
   174a0:	rsbspl	lr, r2, #4, 22	; 0x1000
   174a4:	strmi	r4, [lr], #1186	; 0x4a2
   174a8:	streq	lr, [ip], #-2661	; 0xfffff59b
   174ac:	subsmi	r9, r4, r5, lsl r9
   174b0:	b	13e8608 <ftello64@plt+0x13e4a8c>
   174b4:	bl	6dba0 <ftello64@plt+0x6a024>
   174b8:	ldmdbls	r8, {r0, r1, r9, fp}
   174bc:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   174c0:	vmovvs.f64	d14, #231	; 0xbf380000 -0.7187500
   174c4:	b	fe228508 <ftello64@plt+0xfe22498c>
   174c8:	bl	178f4 <ftello64@plt+0x13d78>
   174cc:	b	fe06a3a4 <ftello64@plt+0xfe066828>
   174d0:	ldrbmi	r0, [r0], #-270	; 0xfffffef2
   174d4:	beq	191e64 <ftello64@plt+0x18e2e8>
   174d8:	beq	311f08 <ftello64@plt+0x30e38c>
   174dc:	stmdbls	lr, {r0, r1, r2, r3, sl, lr}
   174e0:	b	13e8628 <ftello64@plt+0x13e4aac>
   174e4:	lfmls	f5, 4, [r7], {178}	; 0xb2
   174e8:	bl	328554 <ftello64@plt+0x3249d8>
   174ec:	strmi	r4, [ip], #176	; 0xb0
   174f0:	tsteq	r2, fp, ror #20
   174f4:	ldmpl	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   174f8:	submi	r4, r1, r3, lsr #8
   174fc:	bl	1be568 <ftello64@plt+0x1ba9ec>
   17500:	b	fe3b12e4 <ftello64@plt+0xfe3ad768>
   17504:	strbtmi	r0, [r1], #-2568	; 0xfffff5f8
   17508:	beq	211f38 <ftello64@plt+0x20e3bc>
   1750c:	b	13e85ac <ftello64@plt+0x13e4a30>
   17510:	bl	16c804 <ftello64@plt+0x168c88>
   17514:	strtmi	r5, [fp], #-305	; 0xfffffecf
   17518:	b	183c530 <ftello64@plt+0x18389b4>
   1751c:	ldrbmi	r0, [r6], #-1284	; 0xfffffafc
   17520:	b	13fe590 <ftello64@plt+0x13faa14>
   17524:	strhmi	r5, [sp], #-238	; 0xffffff12
   17528:	ldrbtpl	lr, [r6], r9, lsl #22
   1752c:			; <UNDEFINED> instruction: 0x0c09eb04
   17530:	stmdbeq	lr, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   17534:	ldrmi	r9, [sp], #-3089	; 0xfffff3ef
   17538:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
   1753c:	strbtmi	r9, [r1], #2816	; 0xb00
   17540:	ldrpl	lr, [r7, pc, asr #20]!
   17544:	ldrvs	lr, [r5, #2818]!	; 0xb02
   17548:	beq	112160 <ftello64@plt+0x10e5e4>
   1754c:	ldrtpl	lr, [r6], #2639	; 0xa4f
   17550:	b	13fc560 <ftello64@plt+0x13f89e4>
   17554:	ldcls	0, cr5, [r2], {176}	; 0xb0
   17558:	ldmdbvs	r9!, {r3, r8, r9, fp, sp, lr, pc}
   1755c:	b	fe1a87ac <ftello64@plt+0xfe1a4c30>
   17560:	b	fe05a584 <ftello64@plt+0xfe056a08>
   17564:			; <UNDEFINED> instruction: 0xf6470205
   17568:			; <UNDEFINED> instruction: 0xf6c51399
   1756c:	andmi	r2, r2, r2, lsl #7
   17570:	bleq	112188 <ftello64@plt+0x10e60c>
   17574:	ldcls	3, cr9, [r6], {1}
   17578:			; <UNDEFINED> instruction: 0x0c09ea0c
   1757c:	b	fe33e184 <ftello64@plt+0xfe33a608>
   17580:	submi	r0, sl, r7, lsl #24
   17584:	ldrbmi	r4, [r2], #-1219	; 0xfffffb3d
   17588:	bl	12891c <ftello64@plt+0x124da0>
   1758c:	blls	99da0 <ftello64@plt+0x96224>
   17590:	blvs	1f121d0 <ftello64@plt+0x1f0e654>
   17594:	b	fe27edac <ftello64@plt+0xfe27b230>
   17598:	b	13d95ac <ftello64@plt+0x13d5a30>
   1759c:	b	22bc68 <ftello64@plt+0x2280ec>
   175a0:	bl	1995d4 <ftello64@plt+0x195a58>
   175a4:	b	fe22c174 <ftello64@plt+0xfe2285f8>
   175a8:	blls	3d95bc <ftello64@plt+0x3d5a40>
   175ac:	mcrls	4, 0, r4, cr1, cr2, {5}
   175b0:	streq	lr, [r2], #-2693	; 0xfffff57b
   175b4:	ldmibpl	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   175b8:	blls	3a9030 <ftello64@plt+0x3a54b4>
   175bc:			; <UNDEFINED> instruction: 0x400c44b4
   175c0:	strdmi	r4, [ip], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   175c4:	blls	29044 <ftello64@plt+0x254c8>
   175c8:	ldrbmi	r4, [r4], #-1220	; 0xfffffb3c
   175cc:	beq	11220c <ftello64@plt+0x10e690>
   175d0:	bl	1fe238 <ftello64@plt+0x1fa6bc>
   175d4:	b	fe2f28cc <ftello64@plt+0xfe2eed50>
   175d8:	b	219604 <ftello64@plt+0x215a88>
   175dc:	bl	19614 <ftello64@plt+0x15a98>
   175e0:	b	fe2289b8 <ftello64@plt+0xfe224e3c>
   175e4:	ldrmi	r0, [r8], r9, lsl #28
   175e8:	b	13e88b0 <ftello64@plt+0x13e4d34>
   175ec:	ldrtmi	r5, [r8], #1461	; 0x5b5
   175f0:	ldrbtmi	r9, [r0], #3858	; 0xf12
   175f4:	b	fe0a8804 <ftello64@plt+0xfe0a4c88>
   175f8:	b	13d7610 <ftello64@plt+0x13d3a94>
   175fc:			; <UNDEFINED> instruction: 0x46be5bbb
   17600:	blls	bf208 <ftello64@plt+0xbb68c>
   17604:	subsmi	r4, r0, r8, lsr #32
   17608:	bl	e8908 <ftello64@plt+0xe4d8c>
   1760c:	blls	3316f4 <ftello64@plt+0x32db78>
   17610:	streq	lr, [fp, -ip, lsl #21]
   17614:	b	1e875c <ftello64@plt+0x1e4be0>
   17618:	b	13d9240 <ftello64@plt+0x13d56c4>
   1761c:			; <UNDEFINED> instruction: 0x469a52b2
   17620:	ldrtmi	r4, [r2], #1587	; 0x633
   17624:	bl	7ee34 <ftello64@plt+0x7b2b8>
   17628:	b	fe1e77f0 <ftello64@plt+0xfe1e3c74>
   1762c:	ldrbmi	r0, [r6], #-1803	; 0xfffff8f5
   17630:	ldrtmi	r4, [r7], #-1137	; 0xfffffb8f
   17634:	vmlaeq.f32	s28, s1, s8
   17638:	b	3bee94 <ftello64@plt+0x3bb318>
   1763c:	b	fe39ae4c <ftello64@plt+0xfe3972d0>
   17640:	bl	25ae58 <ftello64@plt+0x2572dc>
   17644:	ldrmi	r4, [lr], #-2039	; 0xfffff809
   17648:	ldrbtmi	r9, [r1], #-2827	; 0xfffff4f5
   1764c:	ldrtpl	lr, [r4], #2639	; 0xa4f
   17650:	b	13e891c <ftello64@plt+0x13e4da0>
   17654:	bl	16e94c <ftello64@plt+0x16add0>
   17658:			; <UNDEFINED> instruction: 0x469a6171
   1765c:	b	fe03e264 <ftello64@plt+0xfe03a6e8>
   17660:	eormi	r0, r6, r1, lsl #12
   17664:	vmlaeq.f32	s28, s25, s16
   17668:	umaalmi	r4, r6, sl, r4
   1766c:	b	3a87c8 <ftello64@plt+0x3a4c4c>
   17670:	ldrtmi	r0, [r5], #-3591	; 0xfffff1f9
   17674:	b	fe3beec0 <ftello64@plt+0xfe3bb344>
   17678:	blls	61aeb0 <ftello64@plt+0x617334>
   1767c:	beq	2922bc <ftello64@plt+0x28e740>
   17680:	ldmpl	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17684:	mcrls	6, 0, r4, cr1, cr6, {5}
   17688:	bpl	1ed22bc <ftello64@plt+0x1ece740>
   1768c:	stmdbeq	r8, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   17690:	b	268970 <ftello64@plt+0x264df4>
   17694:	bl	399ac4 <ftello64@plt+0x395f48>
   17698:	ldrmi	r0, [lr], fp, lsl #12
   1769c:	bl	be2a4 <ftello64@plt+0xba728>
   176a0:	b	fe26cb7c <ftello64@plt+0xfe269000>
   176a4:	b	13d9acc <ftello64@plt+0x13d5f50>
   176a8:	bl	3ab970 <ftello64@plt+0x3a7df4>
   176ac:	blls	69a2c0 <ftello64@plt+0x696744>
   176b0:	strbmi	r4, [lr], #-1171	; 0xfffffb6d
   176b4:	andeq	lr, r5, #528384	; 0x81000
   176b8:	ldrpl	lr, [r7, pc, asr #20]!
   176bc:	blls	6913c <ftello64@plt+0x655c0>
   176c0:	bl	3276d0 <ftello64@plt+0x323b54>
   176c4:	ldrmi	r5, [lr], #1782	; 0x6f6
   176c8:	b	fe2be310 <ftello64@plt+0xfe2ba794>
   176cc:	submi	r0, sl, r7, lsl #18
   176d0:	stmdbeq	r6, {r0, r3, r9, fp, sp, lr, pc}
   176d4:	strbtmi	r4, [r6], #1114	; 0x45a
   176d8:	blls	29150 <ftello64@plt+0x255d4>
   176dc:	stmdbeq	r7, {r0, r3, r7, r9, fp, sp, lr, pc}
   176e0:	eorsvs	lr, r2, #4, 22	; 0x1000
   176e4:	bl	328a24 <ftello64@plt+0x324ea8>
   176e8:	b	13d9afc <ftello64@plt+0x13d5f80>
   176ec:	b	13ee1dc <ftello64@plt+0x13ea660>
   176f0:	strtmi	r5, [r1], #433	; 0x1b1
   176f4:	streq	lr, [r2], #-2693	; 0xfffff57b
   176f8:	bleq	2d2118 <ftello64@plt+0x2ce59c>
   176fc:			; <UNDEFINED> instruction: 0x53b6ea4f
   17700:	cdpls	0, 0, cr4, cr1, cr12, {0}
   17704:	movwls	r4, #8300	; 0x206c
   17708:	blls	3a8840 <ftello64@plt+0x3a4cc4>
   1770c:	vaddvs.f64	d30, d14, d8
   17710:	bleq	3d1f44 <ftello64@plt+0x3ce3c8>
   17714:	ldrbtpl	lr, [r4], #2816	; 0xb00
   17718:	stmdbeq	r6, {r0, r1, r8, r9, fp, sp, lr, pc}
   1771c:	bl	27e378 <ftello64@plt+0x27a7fc>
   17720:	b	fe2da748 <ftello64@plt+0xfe2d6bcc>
   17724:	ldrbmi	r0, [ip], #2826	; 0xb0a
   17728:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   1772c:	blls	29194 <ftello64@plt+0x25618>
   17730:			; <UNDEFINED> instruction: 0x4c7ceb07
   17734:	bleq	11235c <ftello64@plt+0x10e7e0>
   17738:	strmi	r9, [r3], #2818	; 0xb02
   1773c:	andeq	lr, r4, r2, lsl #21
   17740:	stmdaeq	r3, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   17744:	b	2277ec <ftello64@plt+0x223c70>
   17748:	subsmi	r0, r0, ip, lsl #16
   1774c:	stmdbeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   17750:	ldrbmi	r9, [r8], #-2839	; 0xfffff4e9
   17754:	adcspl	lr, r2, #323584	; 0x4f000
   17758:	vcvtpl.s16.f32	s28, s28, #-14
   1775c:	ldrtmi	r4, [r0], #1688	; 0x698
   17760:	svcls	0x001944b8
   17764:	bl	68a8c <ftello64@plt+0x64f10>
   17768:	blls	2eb930 <ftello64@plt+0x2e7db4>
   1776c:	svcls	0x000046b9
   17770:	ldmdavs	r8!, {r1, r3, r8, r9, fp, sp, lr, pc}^
   17774:	bleq	2123a0 <ftello64@plt+0x20e824>
   17778:	streq	lr, [r0, -r4, lsl #21]
   1777c:	ldrbmi	r4, [r9], #-23	; 0xffffffe9
   17780:	b	fe327924 <ftello64@plt+0xfe323da8>
   17784:	ldrtmi	r0, [r9], #-2318	; 0xfffff6f2
   17788:	b	27f3e0 <ftello64@plt+0x27b864>
   1778c:	ldrmi	r0, [fp], r8, lsl #18
   17790:			; <UNDEFINED> instruction: 0x463344b3
   17794:	ldrmi	r4, [pc], #-1242	; 1779c <ftello64@plt+0x13c20>
   17798:	stmdbeq	lr, {r0, r3, r7, r9, fp, sp, lr, pc}
   1779c:	vmovls.32	d2[0], r9
   177a0:	b	13e8aec <ftello64@plt+0x13e4f70>
   177a4:	bl	16ea9c <ftello64@plt+0x16af20>
   177a8:	bl	1afd74 <ftello64@plt+0x1ac1f8>
   177ac:	b	fe22dc98 <ftello64@plt+0xfe22a11c>
   177b0:	ldrmi	r0, [fp], ip, lsl #20
   177b4:	b	2be3bc <ftello64@plt+0x2ba840>
   177b8:	b	13d9fe4 <ftello64@plt+0x13d6468>
   177bc:	b	fe2aca94 <ftello64@plt+0xfe2a8f18>
   177c0:	ldrmi	r0, [fp], #2572	; 0xa0c
   177c4:	b	fe029098 <ftello64@plt+0xfe02551c>
   177c8:	ldrtmi	r0, [fp], #-1537	; 0xfffff9ff
   177cc:	bl	2a8948 <ftello64@plt+0x2a4dcc>
   177d0:	b	19a3e4 <ftello64@plt+0x196868>
   177d4:	b	fe299fec <ftello64@plt+0xfe296470>
   177d8:	blls	58fe0 <ftello64@plt+0x55464>
   177dc:	mrcls	4, 0, r4, cr0, cr5, {1}
   177e0:	ldmpl	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   177e4:	blmi	1f12424 <ftello64@plt+0x1f0e8a8>
   177e8:	b	fe25dbcc <ftello64@plt+0xfe25a050>
   177ec:	bl	1da014 <ftello64@plt+0x1d6498>
   177f0:	svcls	0x0013060e
   177f4:	beq	312024 <ftello64@plt+0x30e4a8>
   177f8:	ldrbvs	lr, [r5, #-2818]!	; 0xfffff4fe
   177fc:	beq	25222c <ftello64@plt+0x24e6b0>
   17800:	ldmibpl	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17804:	svcls	0x000046be
   17808:	b	13e8968 <ftello64@plt+0x13e4dec>
   1780c:	ldrtmi	r5, [lr], #176	; 0xb0
   17810:	bl	3bf44c <ftello64@plt+0x3bb8d0>
   17814:	b	fe05a024 <ftello64@plt+0xfe0564a8>
   17818:	ldrmi	r0, [pc], #-517	; 17820 <ftello64@plt+0x13ca4>
   1781c:	bl	33e480 <ftello64@plt+0x33a904>
   17820:	b	fe2ed400 <ftello64@plt+0xfe2e9884>
   17824:	andmi	r0, r2, r9, lsl #28
   17828:	vmlaeq.f32	s28, s12, s28
   1782c:	strbtmi	r4, [r7], #-74	; 0xffffffb6
   17830:	blls	292a8 <ftello64@plt+0x2572c>
   17834:	vmlaeq.f32	s28, s19, s28
   17838:	ldrbtmi	r4, [r7], #-1106	; 0xfffffbae
   1783c:	vmlaeq.f64	d14, d3, d12
   17840:	bl	13e4ac <ftello64@plt+0x13a930>
   17844:	b	13ec114 <ftello64@plt+0x13e8598>
   17848:	strtmi	r5, [r6], #433	; 0x1b1
   1784c:	streq	lr, [r2], #-2693	; 0xfffff57b
   17850:	blpl	fef12194 <ftello64@plt+0xfef0e618>
   17854:	mulmi	ip, ip, r6
   17858:	rsbmi	r9, ip, r1, lsl #22
   1785c:	bl	228a34 <ftello64@plt+0x224eb8>
   17860:	bl	32d644 <ftello64@plt+0x329ac8>
   17864:	blls	3db078 <ftello64@plt+0x3d74fc>
   17868:			; <UNDEFINED> instruction: 0x0c08eb0e
   1786c:	beq	31228c <ftello64@plt+0x30e710>
   17870:	beq	2120a0 <ftello64@plt+0x20e524>
   17874:	ldrbtvs	lr, [r4], #-2816	; 0xfffff500
   17878:	blls	292f8 <ftello64@plt+0x2577c>
   1787c:	beq	3122ac <ftello64@plt+0x30e730>
   17880:	ldrtpl	lr, [r6], pc, asr #20
   17884:	blls	5a8b04 <ftello64@plt+0x5a4f88>
   17888:	b	13e8be0 <ftello64@plt+0x13e5064>
   1788c:	strmi	r5, [r6], #1461	; 0x5b5
   17890:	beq	1d22b4 <ftello64@plt+0x1ce738>
   17894:	blls	692fc <ftello64@plt+0x65780>
   17898:			; <UNDEFINED> instruction: 0x6c7ceb09
   1789c:	andeq	lr, r4, r2, lsl #21
   178a0:	blls	4e8b08 <ftello64@plt+0x4e4f8c>
   178a4:	beq	3520d4 <ftello64@plt+0x34e558>
   178a8:	strbmi	r4, [r1], #40	; 0x28
   178ac:	beq	1d22dc <ftello64@plt+0x1ce760>
   178b0:	b	13e79f8 <ftello64@plt+0x13e3e7c>
   178b4:	andls	r5, r2, #536870923	; 0x2000000b
   178b8:	bls	528a80 <ftello64@plt+0x524f04>
   178bc:	strbmi	r4, [sl], #1694	; 0x69e
   178c0:	b	13fe4cc <ftello64@plt+0x13fa950>
   178c4:	bl	6d7a8 <ftello64@plt+0x69c2c>
   178c8:	bl	2efb90 <ftello64@plt+0x2ec014>
   178cc:	b	fe32a4bc <ftello64@plt+0xfe326940>
   178d0:	ldrbtmi	r0, [r3], #-2311	; 0xfffff6f9
   178d4:	bls	29334 <ftello64@plt+0x257b8>
   178d8:	stmdbeq	sl, {r0, r3, r9, fp, sp, lr, pc}
   178dc:	b	fe268a50 <ftello64@plt+0xfe264ed4>
   178e0:	ldrmi	r0, [r6], #2311	; 0x907
   178e4:	ldrmi	r9, [r9], #2562	; 0xa02
   178e8:	movweq	lr, #2692	; 0xa84
   178ec:	ldrbtmi	r4, [r1], #-19	; 0xffffffed
   178f0:	b	13e7a84 <ftello64@plt+0x13e3f08>
   178f4:	andls	r5, r1, #180, 4	; 0x4000000b
   178f8:	bls	3a8964 <ftello64@plt+0x3a4de8>
   178fc:			; <UNDEFINED> instruction: 0x33a1f64e
   17900:	bicsvs	pc, r9, #207618048	; 0xc600000
   17904:	cmnmi	r1, r5, lsl #22
   17908:	stmdaeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   1790c:	bl	1be144 <ftello64@plt+0x1ba5c8>
   17910:	strbmi	r5, [r6], #-2361	; 0xfffff6c7
   17914:	vldmiapl	ip!, {s28-s106}
   17918:	vmlseq.f32	s28, s20, s19
   1791c:	bls	29174 <ftello64@plt+0x255f8>
   17920:	vmlaeq.f32	s28, s25, s28
   17924:	bpl	feed2268 <ftello64@plt+0xfeece6ec>
   17928:	bleq	d2540 <ftello64@plt+0xce9c4>
   1792c:	ldrbmi	r9, [sp], #-2573	; 0xfffff5f3
   17930:	bleq	92338 <ftello64@plt+0x8e7bc>
   17934:			; <UNDEFINED> instruction: 0x461444b6
   17938:	bl	1fe140 <ftello64@plt+0x1fa5c4>
   1793c:	bl	12f33c <ftello64@plt+0x12b7c0>
   17940:	bls	59950 <ftello64@plt+0x55dd4>
   17944:	b	2fe954 <ftello64@plt+0x2fadd8>
   17948:	bls	55a558 <ftello64@plt+0x5569dc>
   1794c:	bleq	52380 <ftello64@plt+0x4e804>
   17950:	adcspl	lr, r0, pc, asr #20
   17954:	ldmne	r6, {r0, r2, r3, r4, r6, sl, lr}^
   17958:	b	1ba8a3c <ftello64@plt+0x1ba4ec0>
   1795c:	bl	119188 <ftello64@plt+0x11560c>
   17960:	strbmi	r4, [r4], #-1525	; 0xfffffa0b
   17964:	bleq	192370 <ftello64@plt+0x18e7f4>
   17968:	streq	lr, [sl], -r6, lsl #21
   1796c:	bleq	521a0 <ftello64@plt+0x4e624>
   17970:	ldcls	6, cr4, [r9], {34}	; 0x22
   17974:	b	fe2e8a58 <ftello64@plt+0xfe2e4edc>
   17978:	b	13d9184 <ftello64@plt+0x13d5608>
   1797c:	bl	12e068 <ftello64@plt+0x12a4ec>
   17980:	ldrmi	r0, [r6], #-2051	; 0xfffff7fd
   17984:	bl	33e990 <ftello64@plt+0x33ae14>
   17988:	strbmi	r4, [r4], #2039	; 0x7f7
   1798c:	stmdaeq	lr, {r0, r1, r2, r5, r6, r9, fp, sp, lr, pc}
   17990:	ldrbtpl	lr, [r6], -r4, lsl #22
   17994:	b	fe23ea04 <ftello64@plt+0xfe23ae88>
   17998:			; <UNDEFINED> instruction: 0xf6430809
   1799c:			; <UNDEFINED> instruction: 0xf6c662f3
   179a0:	strbtmi	r5, [r0], #624	; 0x270
   179a4:			; <UNDEFINED> instruction: 0x0c02eb04
   179a8:	b	13fe9b4 <ftello64@plt+0x13fae38>
   179ac:			; <UNDEFINED> instruction: 0x910051b1
   179b0:	b	19a8c48 <ftello64@plt+0x19a50cc>
   179b4:	submi	r0, ip, r5, lsl #8
   179b8:	bl	2bddfc <ftello64@plt+0x2ba280>
   179bc:	strbtmi	r6, [r4], #-2232	; 0xfffff748
   179c0:			; <UNDEFINED> instruction: 0x0c03eb01
   179c4:	vcvtpl.s16.f32	s28, s28, #-14
   179c8:	ldmdbls	r0, {r2, r4, r6, r7, sl, lr}
   179cc:	beq	212374 <ftello64@plt+0x20e7f8>
   179d0:	ldrbtpl	lr, [r4], #2816	; 0xb00
   179d4:	beq	3d2404 <ftello64@plt+0x3ce888>
   179d8:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   179dc:	bleq	1d2374 <ftello64@plt+0x1ce7f8>
   179e0:	bl	68d70 <ftello64@plt+0x651f4>
   179e4:	ldmdbls	r4, {r1, sl, fp}
   179e8:	bleq	19241c <ftello64@plt+0x18e8a0>
   179ec:	ldrbmi	r4, [r8], #-1120	; 0xfffffba0
   179f0:			; <UNDEFINED> instruction: 0x0c03eb01
   179f4:	bl	27ddfc <ftello64@plt+0x27a280>
   179f8:	b	13f23e8 <ftello64@plt+0x13ee86c>
   179fc:	strbmi	r5, [ip], #1975	; 0x7b7
   17a00:	rsbsvs	lr, r0, r1, lsl #22
   17a04:	stmdbeq	r8, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
   17a08:	b	fe27de40 <ftello64@plt+0xfe27a2c4>
   17a0c:	strbtmi	r0, [r1], #2311	; 0x907
   17a10:	ldrtpl	lr, [r6], pc, asr #20
   17a14:			; <UNDEFINED> instruction: 0x0c02eb01
   17a18:	bl	3bde20 <ftello64@plt+0x3ba2a4>
   17a1c:	b	13ea108 <ftello64@plt+0x13e658c>
   17a20:	strbtmi	r5, [r1], #-2232	; 0xfffff748
   17a24:			; <UNDEFINED> instruction: 0x0c04ea60
   17a28:			; <UNDEFINED> instruction: 0x0c06ea8c
   17a2c:	ldrtpl	lr, [r4], #2639	; 0xa4f
   17a30:	ldmdbls	sl, {r2, r3, r7, sl, lr}
   17a34:	bleq	112640 <ftello64@plt+0x10eac4>
   17a38:	cmnmi	ip, r5, lsl #22
   17a3c:	ldrdls	r4, [r0, -lr]
   17a40:	bleq	2d23ec <ftello64@plt+0x2ce870>
   17a44:	b	fe2fde84 <ftello64@plt+0xfe2fa308>
   17a48:	b	13da670 <ftello64@plt+0x13d6af4>
   17a4c:	ldrbtmi	r5, [r3], #2746	; 0xaba
   17a50:	vmlaeq.f64	d14, d2, d1
   17a54:	ldrbtmi	r9, [r5], #-2304	; 0xfffff700
   17a58:	blpl	fff1267c <ftello64@plt+0xfff0eb00>
   17a5c:	vmlseq.f32	s28, s0, s3
   17a60:	b	fe3bdeb4 <ftello64@plt+0xfe3ba338>
   17a64:	b	13db27c <ftello64@plt+0x13d7700>
   17a68:	bl	6bd30 <ftello64@plt+0x681b4>
   17a6c:	ldmdbls	r2, {r0, r1, sl, fp}
   17a70:	strtmi	r4, [lr], #1212	; 0x4bc
   17a74:	streq	lr, [r9, -fp, ror #20]
   17a78:	b	fe1ddcb4 <ftello64@plt+0xfe1da138>
   17a7c:	bl	1996ac <ftello64@plt+0x195b30>
   17a80:	stmdbls	ip, {r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, lr}
   17a84:	strtmi	r4, [lr], #-1127	; 0xfffffb99
   17a88:	bl	23ee90 <ftello64@plt+0x23b314>
   17a8c:	b	13e9a70 <ftello64@plt+0x13e5ef4>
   17a90:	b	1bae17c <ftello64@plt+0x1baa600>
   17a94:	stmiane	sp, {r0, r2, sl, fp}^
   17a98:	b	19e8d40 <ftello64@plt+0x19e51c4>
   17a9c:	b	fe318ed0 <ftello64@plt+0xfe315354>
   17aa0:	b	fe15aaa8 <ftello64@plt+0xfe156f2c>
   17aa4:	stmdbls	r0, {r0, r3, r8, sl}
   17aa8:	strtmi	r4, [r8], #1126	; 0x466
   17aac:	bl	13ef18 <ftello64@plt+0x13b39c>
   17ab0:	b	13f1390 <ftello64@plt+0x13ed814>
   17ab4:	bl	16e9a8 <ftello64@plt+0x16ae2c>
   17ab8:	b	13daac8 <ftello64@plt+0x13d6f4c>
   17abc:	strbtmi	r5, [r4], #-433	; 0xfffffe4f
   17ac0:			; <UNDEFINED> instruction: 0x0c0eea66
   17ac4:			; <UNDEFINED> instruction: 0x0c01ea8c
   17ac8:	strtmi	r9, [r4], #3341	; 0xd0d
   17acc:	bl	2beb18 <ftello64@plt+0x2baf9c>
   17ad0:	ldrmi	r4, [sp], #-2168	; 0xfffff788
   17ad4:	vldmiavs	ip!, {d14-d13}
   17ad8:	b	13e8b30 <ftello64@plt+0x13e4fb4>
   17adc:	ldrbmi	r5, [r5], #-3774	; 0xfffff142
   17ae0:	b	1a28b68 <ftello64@plt+0x1a24fec>
   17ae4:	b	1b1a308 <ftello64@plt+0x1b1678c>
   17ae8:	b	fe298b08 <ftello64@plt+0xfe294f8c>
   17aec:	b	fe11a320 <ftello64@plt+0xfe1167a4>
   17af0:	strtmi	r0, [sl], #1038	; 0x40e
   17af4:	cfldrsls	mvf4, [r2], {32}
   17af8:	bmi	feed2724 <ftello64@plt+0xfeeceba8>
   17afc:	ldrpl	lr, [r7, pc, asr #20]!
   17b00:	bl	68b78 <ftello64@plt+0x64ffc>
   17b04:	strtmi	r6, [r1], #176	; 0xb0
   17b08:	streq	lr, [r8], #-2666	; 0xfffff596
   17b0c:	b	13e7d04 <ftello64@plt+0x13e4188>
   17b10:	strtmi	r5, [r1], #1718	; 0x6b6
   17b14:	b	183eb6c <ftello64@plt+0x183aff0>
   17b18:	b	13d8f50 <ftello64@plt+0x13d53d4>
   17b1c:	ldrmi	r5, [r4], #-2232	; 0xfffff748
   17b20:	strtmi	r4, [r1], #-117	; 0xffffff8b
   17b24:	strtmi	r9, [r9], #-3083	; 0xfffff3f5
   17b28:	bl	2fef88 <ftello64@plt+0x2fb40c>
   17b2c:	ldrmi	r6, [ip], #-2361	; 0xfffff6c7
   17b30:			; <UNDEFINED> instruction: 0x41b1eb0e
   17b34:	b	13e8b90 <ftello64@plt+0x13e5014>
   17b38:	strtmi	r5, [r3], #3260	; 0xcbc
   17b3c:	b	1a68dfc <ftello64@plt+0x1a65280>
   17b40:	b	1858b70 <ftello64@plt+0x1854ff4>
   17b44:	b	fe118f4c <ftello64@plt+0xfe1153d0>
   17b48:	b	fe158b70 <ftello64@plt+0xfe154ff4>
   17b4c:	ldrbmi	r0, [ip], #-1292	; 0xfffffaf4
   17b50:	cfldrsls	mvf4, [r1, #-696]	; 0xfffffd48
   17b54:	ldrbtmi	lr, [r4], #2823	; 0xb07
   17b58:	bpl	feed249c <ftello64@plt+0xfeece920>
   17b5c:	bl	1a8bd8 <ftello64@plt+0x1a505c>
   17b60:	strtmi	r5, [pc], #-3646	; 17b68 <ftello64@plt+0x13fec>
   17b64:	streq	lr, [r9, #-2660]	; 0xfffff59c
   17b68:	streq	lr, [sl, #-2693]	; 0xfffff57b
   17b6c:	ldmibpl	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17b70:	svcls	0x0013443d
   17b74:	adcspl	lr, r0, pc, asr #20
   17b78:	bleq	92538 <ftello64@plt+0x8e9bc>
   17b7c:	bl	228be0 <ftello64@plt+0x225064>
   17b80:	ldrtmi	r6, [lr], #-1461	; 0xfffffa4b
   17b84:	b	fe2ff7ec <ftello64@plt+0xfe2fbc70>
   17b88:	b	13da790 <ftello64@plt+0x13d6c14>
   17b8c:	ldrmi	r5, [pc], #-433	; 17b94 <ftello64@plt+0x14018>
   17b90:	strbmi	r4, [r7], #-1118	; 0xfffffba2
   17b94:	stmdaeq	r4, {r0, r2, r5, r6, r9, fp, sp, lr, pc}
   17b98:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
   17b9c:	ldrbtmi	lr, [r6], ip, lsl #22
   17ba0:	svcls	0x001744b8
   17ba4:	ldrtpl	lr, [r4], #2639	; 0xa4f
   17ba8:	bl	2a8c0c <ftello64@plt+0x2a5090>
   17bac:	ldrtmi	r6, [ip], #2296	; 0x8f8
   17bb0:	streq	lr, [lr, -r6, ror #20]
   17bb4:	b	13e7cf8 <ftello64@plt+0x13e417c>
   17bb8:	ldrtmi	r5, [ip], #3774	; 0xebe
   17bbc:	bl	3f81c <ftello64@plt+0x3bca0>
   17bc0:			; <UNDEFINED> instruction: 0x46bb6cfc
   17bc4:	ldrmi	r9, [fp], #3853	; 0xf0d
   17bc8:	b	1a28f38 <ftello64@plt+0x1a253bc>
   17bcc:	b	fe2da7e8 <ftello64@plt+0xfe2d6c6c>
   17bd0:	b	13da7e8 <ftello64@plt+0x13d6c6c>
   17bd4:	ldrbmi	r5, [r3], #1461	; 0x5b5
   17bd8:	svcls	0x001046ba
   17bdc:	bl	268e2c <ftello64@plt+0x2652b0>
   17be0:	ldrbmi	r5, [r0], #-2875	; 0xfffff4c5
   17be4:	b	1b28c68 <ftello64@plt+0x1b250ec>
   17be8:	b	fe29a408 <ftello64@plt+0xfe29688c>
   17bec:	ldrtmi	r0, [r9], #2574	; 0xa0e
   17bf0:	streq	lr, [r8, -fp, ror #20]
   17bf4:	rsbmi	r4, pc, r2, lsl #9
   17bf8:	ldrtmi	r9, [r9], #2071	; 0x817
   17bfc:	strmi	r9, [r3], #-3861	; 0xfffff0eb
   17c00:	adcsmi	lr, sl, r1, lsl #22
   17c04:	strtmi	r4, [r3], #-1047	; 0xfffffbe9
   17c08:	ldrbtvs	lr, [r9], #-2820	; 0xfffff4fc
   17c0c:	ldmpl	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17c10:	ldrtpl	lr, [r6], pc, asr #20
   17c14:	b	1928c58 <ftello64@plt+0x19250dc>
   17c18:	b	181a04c <ftello64@plt+0x18164d0>
   17c1c:	b	fe258054 <ftello64@plt+0xfe2544d8>
   17c20:	rsbsmi	r0, r1, r8, lsl #18
   17c24:	ldrtmi	r4, [r9], #-1099	; 0xfffffbb5
   17c28:	b	13ff85c <ftello64@plt+0x13fbce0>
   17c2c:	bl	16ef24 <ftello64@plt+0x16b3a8>
   17c30:	bl	3b2404 <ftello64@plt+0x3ae888>
   17c34:	ldrmi	r4, [r7], #-497	; 0xfffffe0f
   17c38:	blpl	fef1257c <ftello64@plt+0xfef0ea00>
   17c3c:	beq	525c8 <ftello64@plt+0x4ea4c>
   17c40:	b	fe128f40 <ftello64@plt+0xfe1253c4>
   17c44:	b	fe299870 <ftello64@plt+0xfe295cf4>
   17c48:	b	1da480 <ftello64@plt+0x1d6904>
   17c4c:	ldrbmi	r0, [r6], #1803	; 0x70b
   17c50:	beq	152674 <ftello64@plt+0x14eaf8>
   17c54:			; <UNDEFINED> instruction: 0xf64b9f0c
   17c58:			; <UNDEFINED> instruction: 0xf6c843dc
   17c5c:	ldrmi	r7, [pc], #-795	; 17c64 <ftello64@plt+0x140e8>
   17c60:	strtmi	r9, [pc], #-768	; 17c68 <ftello64@plt+0x140ec>
   17c64:	b	13ff0a8 <ftello64@plt+0x13fb52c>
   17c68:	bl	1acb40 <ftello64@plt+0x1a8fc4>
   17c6c:	ldcls	14, cr4, [r8], {254}	; 0xfe
   17c70:	b	13e8ccc <ftello64@plt+0x13e5150>
   17c74:	ldrbmi	r5, [r7], #-176	; 0xffffff50
   17c78:	b	1ba8d38 <ftello64@plt+0x1ba51bc>
   17c7c:	submi	r0, r5, r1, lsl #10
   17c80:	bl	228d10 <ftello64@plt+0x225194>
   17c84:	ldcls	7, cr5, [r4], {119}	; 0x77
   17c88:	strtmi	r4, [lr], #-1122	; 0xfffffb9e
   17c8c:	b	fe27c498 <ftello64@plt+0xfe27891c>
   17c90:	bls	1a4b4 <ftello64@plt+0x16938>
   17c94:	ldrbtvs	lr, [r6], -ip, lsl #22
   17c98:	beq	1124c8 <ftello64@plt+0x10e94c>
   17c9c:			; <UNDEFINED> instruction: 0x51b1ea4f
   17ca0:			; <UNDEFINED> instruction: 0x0c02eb04
   17ca4:	beq	2926d4 <ftello64@plt+0x28eb58>
   17ca8:	bls	68fc0 <ftello64@plt+0x65444>
   17cac:	b	19a9004 <ftello64@plt+0x19a5488>
   17cb0:	b	13d90f0 <ftello64@plt+0x13d5574>
   17cb4:			; <UNDEFINED> instruction: 0x9c1359b9
   17cb8:			; <UNDEFINED> instruction: 0x5c3ceb0b
   17cbc:	b	fe1e7df8 <ftello64@plt+0xfe1e427c>
   17cc0:	ldrmi	r0, [r5], #-2060	; 0xfffff7f4
   17cc4:	stmdaeq	r9, {r3, r9, fp, sp, lr, pc}
   17cc8:	rscvs	pc, r9, #1879048196	; 0x70000004
   17ccc:	rsbcs	pc, sp, #208666624	; 0xc700000
   17cd0:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   17cd4:	beq	d28ec <ftello64@plt+0xced70>
   17cd8:	ldrpl	lr, [r7, pc, asr #20]!
   17cdc:	b	13fed3c <ftello64@plt+0x13fb1c0>
   17ce0:			; <UNDEFINED> instruction: 0x97015ebe
   17ce4:	ldrbvs	lr, [r5, #2816]!	; 0xb00
   17ce8:	strmi	r9, [r2], #3840	; 0xf00
   17cec:	andeq	lr, lr, r6, lsl #21
   17cf0:	ldrtpl	lr, [r6], pc, asr #20
   17cf4:	eormi	r1, r8, r7, ror #19
   17cf8:	cfldrsls	mvf4, [r1], {187}	; 0xbb
   17cfc:	b	fe029064 <ftello64@plt+0xfe0254e8>
   17d00:	stmiane	r7!, {r1, r2, r3}
   17d04:	bl	e8e4c <ftello64@plt+0xe52d0>
   17d08:	stcls	8, cr4, [r1], {184}	; 0xb8
   17d0c:	beq	92930 <ftello64@plt+0x8edb4>
   17d10:	streq	lr, [r8, -ip, lsl #21]
   17d14:	rsbsmi	lr, r0, r1, lsl #22
   17d18:	b	fe167dbc <ftello64@plt+0xfe164240>
   17d1c:	ldflss	f0, [r5], {6}
   17d20:	b	fe1e7d2c <ftello64@plt+0xfe1e41b0>
   17d24:	rsbsmi	r0, r1, ip, lsl #14
   17d28:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   17d2c:	ssatmi	r4, #3, r1, asr #8
   17d30:	b	13fed38 <ftello64@plt+0x13fb1bc>
   17d34:	bl	3af02c <ftello64@plt+0x3ab4b0>
   17d38:	bl	2b0504 <ftello64@plt+0x2ac988>
   17d3c:			; <UNDEFINED> instruction: 0x9c0f0b04
   17d40:	blls	28fb4 <ftello64@plt+0x25438>
   17d44:	ldrmi	r4, [r4], #-1211	; 0xfffffb45
   17d48:	strtmi	r9, [r6], #3851	; 0xf0b
   17d4c:	blmi	1f12978 <ftello64@plt+0x1f0edfc>
   17d50:	beq	192758 <ftello64@plt+0x18ebdc>
   17d54:	streq	lr, [fp], #-2696	; 0xfffff578
   17d58:	b	128ddc <ftello64@plt+0x125260>
   17d5c:	b	298d94 <ftello64@plt+0x295218>
   17d60:	b	fe11a56c <ftello64@plt+0xfe1169f0>
   17d64:	strbmi	r0, [pc], #-1032	; 17d6c <ftello64@plt+0x141f0>
   17d68:	beq	192798 <ftello64@plt+0x18ec1c>
   17d6c:	cfstrsls	mvf4, [ip], {39}	; 0x27
   17d70:	blls	690d0 <ftello64@plt+0x65554>
   17d74:	adcspl	lr, r0, pc, asr #20
   17d78:	beq	d2990 <ftello64@plt+0xcee14>
   17d7c:	vaddvs.f64	d14, d14, d6
   17d80:	ldrmi	lr, [r7, r3, lsl #22]!
   17d84:	b	fe069054 <ftello64@plt+0xfe0654d8>
   17d88:	b	13d9590 <ftello64@plt+0x13d5a14>
   17d8c:	b	fe2ee074 <ftello64@plt+0xfe2ea4f8>
   17d90:	b	198db4 <ftello64@plt+0x195238>
   17d94:	b	13d95d4 <ftello64@plt+0x13d5a58>
   17d98:			; <UNDEFINED> instruction: 0x910251b1
   17d9c:	b	13e1dc <ftello64@plt+0x13a660>
   17da0:	submi	r0, r6, r8, lsl #8
   17da4:	bl	68f04 <ftello64@plt+0x65388>
   17da8:	b	fe11a5b8 <ftello64@plt+0xfe116a3c>
   17dac:	stflss	f0, [r0], {11}
   17db0:	bl	17c1c8 <ftello64@plt+0x17864c>
   17db4:	ldmdbls	r3, {r1, r2, r4, r5, r6, r9, sl, ip, lr}
   17db8:	bl	68f14 <ftello64@plt+0x65398>
   17dbc:	b	13da1d4 <ftello64@plt+0x13d6658>
   17dc0:	ldrmi	r5, [r9], #443	; 0x1bb
   17dc4:	tstls	r1, r4, lsl #22
   17dc8:	strbmi	r9, [fp], #-2306	; 0xfffff6fe
   17dcc:	beq	9280c <ftello64@plt+0x8ec90>
   17dd0:	b	2a9648 <ftello64@plt+0x2a5acc>
   17dd4:	bl	31a5f4 <ftello64@plt+0x316a78>
   17dd8:			; <UNDEFINED> instruction: 0x460b4474
   17ddc:	beq	9280c <ftello64@plt+0x8ec90>
   17de0:	b	fe1fe1ec <ftello64@plt+0xfe1fa670>
   17de4:	ldrbmi	r0, [r5], #-2308	; 0xfffff6fc
   17de8:	vcvtpl.s16.f32	s28, s28, #-14
   17dec:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
   17df0:	bl	3e250 <ftello64@plt+0x3a6d4>
   17df4:	b	fe2694d0 <ftello64@plt+0xfe265954>
   17df8:	strmi	r0, [sl], r7, lsl #18
   17dfc:	ldrmi	r9, [r2], #2327	; 0x917
   17e00:	b	fe1a9010 <ftello64@plt+0xfe1a5494>
   17e04:	strmi	r0, [fp], lr
   17e08:	eormi	r9, r8, r0, lsl #18
   17e0c:	ldrtpl	lr, [r6], pc, asr #20
   17e10:	b	fe029044 <ftello64@plt+0xfe0254c8>
   17e14:	ldmdbls	sl, {r1, r2, r3}
   17e18:	strbmi	r4, [ip], #1244	; 0x4dc
   17e1c:	bl	68f64 <ftello64@plt+0x653e8>
   17e20:	b	13daa30 <ftello64@plt+0x13d6eb4>
   17e24:	bl	22e508 <ftello64@plt+0x22a98c>
   17e28:	svcls	0x000f5cfc
   17e2c:	adcsmi	lr, r0, r3, lsl #22
   17e30:	blls	290a4 <ftello64@plt+0x25528>
   17e34:	beq	35284c <ftello64@plt+0x34ecd0>
   17e38:	beq	292668 <ftello64@plt+0x28eaec>
   17e3c:	smlabbeq	r6, r5, sl, lr
   17e40:	b	fe2a8ec4 <ftello64@plt+0xfe2a5348>
   17e44:	strbmi	r0, [r7], #-2564	; 0xfffff5fc
   17e48:			; <UNDEFINED> instruction: 0x53b4ea4f
   17e4c:	cfstrsls	mvf4, [r1], {87}	; 0x57
   17e50:	b	13e7e5c <ftello64@plt+0x13e42e0>
   17e54:	bl	12d530 <ftello64@plt+0x1299b4>
   17e58:			; <UNDEFINED> instruction: 0x9c0b6a37
   17e5c:	b	fe328028 <ftello64@plt+0xfe3244ac>
   17e60:	ldrbmi	r0, [r9], #-1802	; 0xfffff8f6
   17e64:	ssatmi	r4, #1, pc	; <UNPREDICTABLE>
   17e68:	ldrmi	r9, [r0], #3096	; 0xc18
   17e6c:			; <UNDEFINED> instruction: 0x61b1eb0e
   17e70:	b	fe029190 <ftello64@plt+0xfe025614>
   17e74:	b	fe1d9e90 <ftello64@plt+0xfe1d6314>
   17e78:	b	219ab0 <ftello64@plt+0x215f34>
   17e7c:	b	13d9e88 <ftello64@plt+0x13d630c>
   17e80:			; <UNDEFINED> instruction: 0xf8cd5cbc
   17e84:	strtmi	ip, [r4], r8
   17e88:	b	fe23ee90 <ftello64@plt+0xfe23b314>
   17e8c:	b	13d9ea8 <ftello64@plt+0x13d632c>
   17e90:	strbmi	r5, [r6], #176	; 0xb0
   17e94:	stmdaeq	r4, {r2, r3, r8, r9, fp, sp, lr, pc}
   17e98:	b	fe07eea4 <ftello64@plt+0xfe07b328>
   17e9c:	bl	19aaa4 <ftello64@plt+0x196f28>
   17ea0:	b	13eb9a0 <ftello64@plt+0x13e7e24>
   17ea4:	strtmi	r5, [r0], #433	; 0x1b1
   17ea8:	strbmi	r9, [r7], #-3088	; 0xfffff3f0
   17eac:	bleq	3d26e0 <ftello64@plt+0x3ceb64>
   17eb0:	bleq	528e4 <ftello64@plt+0x4ed68>
   17eb4:	ldmpl	r7!, {r0, r3, r8, r9, fp, sp, lr, pc}^
   17eb8:	stcls	6, cr4, [r2], {164}	; 0xa4
   17ebc:	strbtmi	r4, [r6], #-1172	; 0xfffffb6c
   17ec0:			; <UNDEFINED> instruction: 0x0c08ea8a
   17ec4:	streq	lr, [r4, -ip, lsl #20]
   17ec8:	b	fe1fef08 <ftello64@plt+0xfe1fb38c>
   17ecc:	svcls	0x00000c0a
   17ed0:	b	13e9050 <ftello64@plt+0x13e54d4>
   17ed4:	stmibne	r7!, {r1, r3, r4, r5, r7, r9, fp, ip, lr}^
   17ed8:	bl	17ef3c <ftello64@plt+0x17b3c0>
   17edc:	ldrtmi	r6, [r9], #1718	; 0x6b6
   17ee0:	bleq	d2af8 <ftello64@plt+0xcef7c>
   17ee4:	strtmi	r9, [fp], #3085	; 0xc0d
   17ee8:	streq	lr, [r1, #-2702]	; 0xfffff572
   17eec:	ldcls	8, cr1, [r2], {167}	; 0xa7
   17ef0:	eorsmi	r4, r5, r1, ror #9
   17ef4:	b	13e8030 <ftello64@plt+0x13e44b4>
   17ef8:	bl	ef9f8 <ftello64@plt+0xebe7c>
   17efc:	ldrbmi	r4, [sp], #-2489	; 0xfffff647
   17f00:	stcls	6, cr4, [r0], {163}	; 0xa3
   17f04:			; <UNDEFINED> instruction: 0x0c09ea88
   17f08:	ldrbpl	lr, [r5, #2816]!	; 0xb00
   17f0c:	b	3291a0 <ftello64@plt+0x325624>
   17f10:	b	fe31af40 <ftello64@plt+0xfe3173c4>
   17f14:	ldrtmi	r0, [r8], #-3080	; 0xfffff3f8
   17f18:	b	fe1a9790 <ftello64@plt+0xfe1a5c14>
   17f1c:	ldrbmi	r0, [ip], #-1806	; 0xfffff8f2
   17f20:	b	13feb30 <ftello64@plt+0x13fafb4>
   17f24:	strhtmi	r5, [pc], -r8
   17f28:	andhi	pc, r4, sp, asr #17
   17f2c:	stmdaeq	ip, {r2, r8, r9, fp, sp, lr, pc}
   17f30:	streq	lr, [lr, -r7, lsl #21]
   17f34:	ldrtpl	lr, [r6], pc, asr #20
   17f38:	ldrbtvs	lr, [r8], #2819	; 0xb03
   17f3c:	svcls	0x00014438
   17f40:	bleq	15296c <ftello64@plt+0x14edf0>
   17f44:	eorspl	lr, r0, r1, lsl #22
   17f48:	b	2fbf60 <ftello64@plt+0x2f83e4>
   17f4c:	svcls	0x00180b07
   17f50:	bleq	292984 <ftello64@plt+0x28ee08>
   17f54:	ldmibpl	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17f58:	strmi	r4, [pc], #-1047	; 17f60 <ftello64@plt+0x143e4>
   17f5c:	smlabbeq	r6, r5, sl, lr
   17f60:	stmdaeq	r0, {r0, r9, fp, sp, lr, pc}
   17f64:	ldmdbls	sl, {fp, ip, pc}
   17f68:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   17f6c:			; <UNDEFINED> instruction: 0x0c00eb01
   17f70:	smlabbeq	r6, r8, sl, lr
   17f74:	svcls	0x00144439
   17f78:	bl	3a91f0 <ftello64@plt+0x3a5674>
   17f7c:	stmdbls	r4, {r0, r4, r5, r6, r7, r8, r9, ip, lr}
   17f80:	stmdaeq	r2, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   17f84:	strbmi	r4, [r6], #1251	; 0x4e3
   17f88:	stmdaeq	r5, {r0, r7, r9, fp, sp, lr, pc}
   17f8c:	bl	2be3f8 <ftello64@plt+0x2ba87c>
   17f90:	b	fe132e84 <ftello64@plt+0xfe12f308>
   17f94:	b	219bc8 <ftello64@plt+0x21604c>
   17f98:	bl	59fac <ftello64@plt+0x56430>
   17f9c:	stmdbls	r4, {sl, fp}
   17fa0:	streq	lr, [r9, -r7, lsl #20]
   17fa4:	rsbmi	r4, r7, r2, ror #9
   17fa8:	stmdaeq	r5, {r3, r7, r9, fp, sp, lr, pc}
   17fac:	adcspl	lr, r1, pc, asr #20
   17fb0:	ldmdbls	r2, {r1, r3, r4, r5, r7, sl, lr}
   17fb4:	svcls	0x000144c6
   17fb8:	ldrtpl	lr, [r4], #2639	; 0xa4f
   17fbc:	bl	7cfcc <ftello64@plt+0x79450>
   17fc0:	bl	1d9fd0 <ftello64@plt+0x1d6454>
   17fc4:			; <UNDEFINED> instruction: 0x9c026a3a
   17fc8:	vaddpl.f64	d14, d14, d6
   17fcc:	streq	lr, [sl, -fp, lsl #21]
   17fd0:	b	fe0e90f0 <ftello64@plt+0xfe0e5574>
   17fd4:	b	13d9fdc <ftello64@plt+0x13d6460>
   17fd8:	strhtmi	r5, [r7], -r3
   17fdc:	stmdaeq	lr, {r3, r9, fp, sp, lr, pc}
   17fe0:	blls	3f028 <ftello64@plt+0x3b4ac>
   17fe4:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   17fe8:	b	fe1e9108 <ftello64@plt+0xfe1e558c>
   17fec:	bl	119c20 <ftello64@plt+0x1160a4>
   17ff0:	stcls	8, cr0, [r1], {3}
   17ff4:	ldrbtvs	lr, [r6], r5, lsl #22
   17ff8:	blpl	fef1293c <ftello64@plt+0xfef0edc0>
   17ffc:	cfldrsls	mvf4, [r5], {160}	; 0xa0
   18000:	b	fe3a9124 <ftello64@plt+0xfe3a55a8>
   18004:	bl	11a010 <ftello64@plt+0x116494>
   18008:	b	21b018 <ftello64@plt+0x21749c>
   1800c:	bl	25a02c <ftello64@plt+0x2564b0>
   18010:	ldcls	7, cr6, [r1], {183}	; 0xb7
   18014:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   18018:	b	fe2a91b4 <ftello64@plt+0xfe2a5638>
   1801c:	strbmi	r0, [r5], #-3079	; 0xfffff3f9
   18020:			; <UNDEFINED> instruction: 0x0c0bea0c
   18024:	stmdaeq	r3, {r2, r8, r9, fp, sp, lr, pc}
   18028:			; <UNDEFINED> instruction: 0x0c0aea8c
   1802c:	strbmi	r9, [r1], #3097	; 0xc19
   18030:	strbtmi	r9, [r1], #2818	; 0xb02
   18034:	vcvtpl.s16.f32	s28, s28, #-14
   18038:	bl	290c8 <ftello64@plt+0x2554c>
   1803c:	bl	e9618 <ftello64@plt+0xe5a9c>
   18040:			; <UNDEFINED> instruction: 0x9c0d69f9
   18044:	strmi	r9, [r2], #-2816	; 0xfffff500
   18048:	andeq	lr, lr, r6, lsl #21
   1804c:	bpl	feed2990 <ftello64@plt+0xfeecee14>
   18050:	strtmi	r4, [r3], #-40	; 0xffffffd8
   18054:	stmdaeq	r9, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   18058:	b	fe03f068 <ftello64@plt+0xfe03b4ec>
   1805c:	b	21809c <ftello64@plt+0x214520>
   18060:	ldrmi	r0, [r0], #-2058	; 0xfffff7f6
   18064:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   18068:	b	13fe8cc <ftello64@plt+0x13fad50>
   1806c:	ldrmi	r5, [ip], #-1718	; 0xfffff94a
   18070:	eorsvs	lr, r0, r1, lsl #22
   18074:	vldmiapl	r5!, {s28-s106}
   18078:	b	fe169190 <ftello64@plt+0xfe165614>
   1807c:	stcls	8, cr0, [pc, #-24]	; 1806c <ftello64@plt+0x144f0>
   18080:			; <UNDEFINED> instruction: 0xf64f4411
   18084:	b	fe22cdc4 <ftello64@plt+0xfe229248>
   18088:			; <UNDEFINED> instruction: 0xf6ca0200
   1808c:	b	13dcde0 <ftello64@plt+0x13d9264>
   18090:	ldrmi	r5, [r1], #-1975	; 0xfffff849
   18094:	bl	2de444 <ftello64@plt+0x2da8c8>
   18098:	ldrmi	r5, [r3], #1076	; 0x434
   1809c:	andeq	lr, r7, #430080	; 0x69000
   180a0:	bl	3a8230 <ftello64@plt+0x3a46b4>
   180a4:	ldrmi	r6, [r3], #305	; 0x131
   180a8:	b	fe03e918 <ftello64@plt+0xfe03ad9c>
   180ac:	b	13d94e4 <ftello64@plt+0x13d5968>
   180b0:	strhmi	r5, [sp], #-153	; 0xffffff67
   180b4:	strtmi	r4, [lr], #1174	; 0x496
   180b8:	bl	2bf4ec <ftello64@plt+0x2bb970>
   180bc:	b	13ef0b0 <ftello64@plt+0x13eb534>
   180c0:	stmiane	sl!, {r4, r5, r7, ip, lr}^
   180c4:	ldrbvs	lr, [lr, #2822]!	; 0xb06
   180c8:	b	1929318 <ftello64@plt+0x192579c>
   180cc:	b	fe0988f8 <ftello64@plt+0xfe094d7c>
   180d0:	b	fe058904 <ftello64@plt+0xfe054d88>
   180d4:	ldrmi	r0, [r2], #3584	; 0xe00
   180d8:	movwls	r9, #2581	; 0xa15
   180dc:			; <UNDEFINED> instruction: 0x53b1ea4f
   180e0:	b	fe3a9140 <ftello64@plt+0xfe3a55c4>
   180e4:	stmdbls	r0, {r0, r2, r9}
   180e8:	mrcls	4, 0, r4, cr0, cr2, {1}
   180ec:	ldrtpl	lr, [r4], #2639	; 0xa4f
   180f0:	bmi	1ed2d14 <ftello64@plt+0x1ecf198>
   180f4:	strmi	r9, [lr], #-769	; 0xfffffcff
   180f8:	eorspl	lr, r2, #12, 22	; 0x3000
   180fc:	b	1ae91e0 <ftello64@plt+0x1ae5664>
   18100:	b	fe199918 <ftello64@plt+0xfe195d9c>
   18104:	ldmdbls	r4, {r1, r3, r9, sl}
   18108:	cfmvdhrls	mvd15, r4
   1810c:	blpl	fef12a50 <ftello64@plt+0xfef0eed4>
   18110:	b	fe1693e8 <ftello64@plt+0xfe16586c>
   18114:	blls	19928 <ftello64@plt+0x15dac>
   18118:	strbtmi	r4, [r6], #-86	; 0xffffffaa
   1811c:	ldrbvs	lr, [r7, r9, lsl #22]!
   18120:			; <UNDEFINED> instruction: 0x0c03eb01
   18124:	strbtmi	r9, [r1], #2316	; 0x90c
   18128:			; <UNDEFINED> instruction: 0x0c0bea6a
   1812c:	ldrbtpl	lr, [r6], r0, lsl #22
   18130:			; <UNDEFINED> instruction: 0x0c07ea8c
   18134:	ldmdbls	r2, {r3, sl, lr}
   18138:	b	13e9470 <ftello64@plt+0x13e58f4>
   1813c:	bl	6ec2c <ftello64@plt+0x6b0b0>
   18140:	b	13da154 <ftello64@plt+0x13d65d8>
   18144:	bl	12d820 <ftello64@plt+0x129ca4>
   18148:	strbmi	r5, [r4], #-3196	; 0xfffff384
   1814c:	stmdaeq	sl, {r0, r1, r2, r5, r6, r9, fp, sp, lr, pc}
   18150:	b	fe23e5b4 <ftello64@plt+0xfe23aa38>
   18154:	b	fe09a18c <ftello64@plt+0xfe096610>
   18158:	strtmi	r0, [r0], #3589	; 0xe05
   1815c:	b	fe3bf164 <ftello64@plt+0xfe3bb5e8>
   18160:	blls	5b980 <ftello64@plt+0x57e04>
   18164:	ldmibpl	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18168:	stmdbne	pc, {r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1816c:	b	13fe5b4 <ftello64@plt+0x13faa38>
   18170:	bl	ecc40 <ftello64@plt+0xe90c4>
   18174:	b	fe1ac23c <ftello64@plt+0xfe1a86c0>
   18178:	strmi	r0, [fp], #-3586	; 0xfffff1fe
   1817c:	vmlaeq.f32	s28, s1, s28
   18180:	ldmvs	r8!, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   18184:	ldrbtmi	r4, [r1], #-1561	; 0xfffff9e7
   18188:	streq	lr, [r9], #-2668	; 0xfffff594
   1818c:	bl	169480 <ftello64@plt+0x165904>
   18190:	stmdbls	sp, {r0, r4, r5, r6, r7, r8, r9, sp, lr}
   18194:	b	fe13cda0 <ftello64@plt+0xfe139224>
   18198:	blls	19dc0 <ftello64@plt+0x16244>
   1819c:	ldrtpl	lr, [r6], pc, asr #20
   181a0:	streq	lr, [r6], #-2688	; 0xfffff580
   181a4:	bl	69328 <ftello64@plt+0x657ac>
   181a8:	ldmdbls	r3, {r0, r1, r9, sl, fp}
   181ac:	b	13fedb8 <ftello64@plt+0x13fb23c>
   181b0:	strmi	r5, [sp], #-3260	; 0xfffff344
   181b4:	asrspl	lr, pc, #20
   181b8:	subsmi	r9, ip, r1, lsl #2
   181bc:	bl	2be1c8 <ftello64@plt+0x2ba64c>
   181c0:	ldmdbls	r5, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr}
   181c4:	bleq	352b6c <ftello64@plt+0x34eff0>
   181c8:	b	fe0e9264 <ftello64@plt+0xfe0e56e8>
   181cc:	stmdals	r0, {sl}
   181d0:	bleq	212c04 <ftello64@plt+0x20f088>
   181d4:	bl	a95a4 <ftello64@plt+0xa5a28>
   181d8:	ldrbmi	r4, [sl], #1461	; 0x5b5
   181dc:	bleq	52de8 <ftello64@plt+0x4f26c>
   181e0:	b	13fe630 <ftello64@plt+0x13faab4>
   181e4:	bl	26e4cc <ftello64@plt+0x26a950>
   181e8:	b	19eadd8 <ftello64@plt+0x19e725c>
   181ec:	rsbmi	r0, ip, r8, lsl #28
   181f0:	b	13e9220 <ftello64@plt+0x13e56a4>
   181f4:	ldrbmi	r5, [r9], #435	; 0x1b3
   181f8:	vmlaeq.f32	s28, s21, s28
   181fc:	b	fe16928c <ftello64@plt+0xfe165710>
   18200:			; <UNDEFINED> instruction: 0x9c190b01
   18204:	strbmi	r4, [lr], #1547	; 0x60b
   18208:	bl	1be654 <ftello64@plt+0x1baad8>
   1820c:	b	13f0cdc <ftello64@plt+0x13ed160>
   18210:	bl	12e0f4 <ftello64@plt+0x12a578>
   18214:	bl	31a61c <ftello64@plt+0x316aa0>
   18218:	b	1aafb18 <ftello64@plt+0x1aabf9c>
   1821c:	strmi	r0, [lr], #-1031	; 0xfffffbf9
   18220:	bleq	d2c54 <ftello64@plt+0xcf0d8>
   18224:	strbmi	r9, [ip], #2305	; 0x901
   18228:	stmdbeq	lr, {r2, r7, r9, fp, sp, lr, pc}
   1822c:	streq	lr, [r6], #-2827	; 0xfffff4f5
   18230:	ldrpl	lr, [r5, #2639]!	; 0xa4f
   18234:	bl	6956c <ftello64@plt+0x659f0>
   18238:	stmdbls	ip, {r2, r4, r5, sl, sp, lr}
   1823c:	streq	lr, [r5], -r2, lsl #21
   18240:	adcspl	lr, r2, #323584	; 0x4f000
   18244:	stmdbeq	r0, {r0, r8, r9, fp, sp, lr, pc}
   18248:	stmdbls	sp, {r0, fp, ip, pc}
   1824c:	andls	r4, r1, #102	; 0x66
   18250:	vldmiavs	ip!, {d30-<overflow reg d33>}
   18254:	stmdbls	lr, {r3, sl, lr}
   18258:	b	fe129320 <ftello64@plt+0xfe1257a4>
   1825c:	bls	19a6c <ftello64@plt+0x15ef0>
   18260:	bpl	feed2ba4 <ftello64@plt+0xfeecf028>
   18264:	b	1ba958c <ftello64@plt+0x1ba5a10>
   18268:	bl	5ae98 <ftello64@plt+0x5731c>
   1826c:	ldmdbls	r8, {r1, r8, fp}
   18270:	rscsmi	lr, r0, r3, lsl #22
   18274:	bleq	352ca8 <ftello64@plt+0x34f12c>
   18278:	submi	r4, r6, fp, lsl #8
   1827c:	ldrtpl	lr, [r4], #2639	; 0xa4f
   18280:			; <UNDEFINED> instruction: 0x461944d8
   18284:	bl	1e9350 <ftello64@plt+0x1e57d4>
   18288:			; <UNDEFINED> instruction: 0x46235838
   1828c:	vcvtpl.s16.f32	s28, s28, #-14
   18290:	b	fe0293d4 <ftello64@plt+0xfe025858>
   18294:			; <UNDEFINED> instruction: 0x9c190904
   18298:			; <UNDEFINED> instruction: 0x61b1eb05
   1829c:	b	1b3faf0 <ftello64@plt+0x1b3bf74>
   182a0:	b	fe25aee0 <ftello64@plt+0xfe257364>
   182a4:	b	fe2da6b0 <ftello64@plt+0xfe2d6b34>
   182a8:	strtmi	r0, [r5], #-2824	; 0xfffff4f8
   182ac:	strbmi	r4, [sp], #-1119	; 0xfffffba1
   182b0:	bleq	d2ed0 <ftello64@plt+0xcf354>
   182b4:	b	13feac0 <ftello64@plt+0x13faf44>
   182b8:	bl	2af5b0 <ftello64@plt+0x2aba34>
   182bc:	bl	aa2a0 <ftello64@plt+0xa6724>
   182c0:	cfldr32ls	mvfx6, [r6], {245}	; 0xf5
   182c4:	b	1a3eacc <ftello64@plt+0x1a3af50>
   182c8:	ldrbmi	r0, [sl], #1548	; 0x60c
   182cc:	b	13e84cc <ftello64@plt+0x13e4950>
   182d0:	ldrbmi	r5, [r6], #-176	; 0xffffff50
   182d4:	beq	d2eec <ftello64@plt+0xcf370>
   182d8:	bls	7f30c <ftello64@plt+0x7b790>
   182dc:	stmdbeq	r0, {r0, r7, r9, fp, sp, lr, pc}
   182e0:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   182e4:			; <UNDEFINED> instruction: 0x51b1ea4f
   182e8:	b	13e9378 <ftello64@plt+0x13e57fc>
   182ec:	strbmi	r5, [sl], #-2232	; 0xfffff748
   182f0:	bleq	252c94 <ftello64@plt+0x24f118>
   182f4:	ldrtpl	lr, [r7], #2639	; 0xa4f
   182f8:	stmdbeq	r1, {r0, r2, r7, r9, fp, sp, lr, pc}
   182fc:	rsbsmi	lr, r2, #3072	; 0xc00
   18300:	ldrmi	r9, [pc], -r1, lsl #8
   18304:			; <UNDEFINED> instruction: 0x460b9c11
   18308:	bl	3be710 <ftello64@plt+0x3bab94>
   1830c:	ldrbmi	r4, [r6], #1718	; 0x6b6
   18310:	beq	92f28 <ftello64@plt+0x8f3ac>
   18314:	b	fe2ff354 <ftello64@plt+0xfe2fb7d8>
   18318:	stmdbls	r1, {r1, r2, r8, r9, fp}
   1831c:	strtmi	r4, [r7], #-1246	; 0xfffffb22
   18320:	bleq	92cc0 <ftello64@plt+0x8f144>
   18324:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   18328:	vaddpl.f64	d30, d14, d12
   1832c:			; <UNDEFINED> instruction: 0x463c991a
   18330:	b	fe2fff38 <ftello64@plt+0xfe2fc3bc>
   18334:	ldrbmi	r0, [r4], #2830	; 0xb0e
   18338:	b	13e9470 <ftello64@plt+0x13e58f4>
   1833c:	ldrbmi	r5, [ip], #1461	; 0x5b5
   18340:	bleq	212f4c <ftello64@plt+0x20f3d0>
   18344:	bl	3e79c <ftello64@plt+0x3ac20>
   18348:	b	fe0a9720 <ftello64@plt+0xfe0a5ba4>
   1834c:	b	13dab68 <ftello64@plt+0x13d6fec>
   18350:	b	fe2ade30 <ftello64@plt+0xfe2aa2b4>
   18354:	strmi	r0, [r8], #-2564	; 0xfffff5fc
   18358:	bl	2294a0 <ftello64@plt+0x225924>
   1835c:	ldmdbls	r8, {r2, r3, r4, r5, sl, fp, sp, lr}
   18360:	stmdbeq	r6, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
   18364:	rsbspl	lr, r0, r3, lsl #22
   18368:	blls	29bec <ftello64@plt+0x26070>
   1836c:	b	fe2696d4 <ftello64@plt+0xfe265b58>
   18370:	b	13da7a8 <ftello64@plt+0x13d6c2c>
   18374:	strmi	r5, [fp], #-690	; 0xfffffd4e
   18378:	stmdbls	r1, {r3, r6, r7, sl, lr}
   1837c:	bleq	d2d94 <ftello64@plt+0xcf218>
   18380:	bleq	52db4 <ftello64@plt+0x4f238>
   18384:	vcvtpl.s16.f32	s28, s28, #-14
   18388:	ldmvs	r8!, {r0, r8, r9, fp, sp, lr, pc}^
   1838c:	b	1b3e7ec <ftello64@plt+0x1b3ac70>
   18390:	strmi	r0, [pc], #-2574	; 18398 <ftello64@plt+0x1481c>
   18394:	beq	252dc4 <ftello64@plt+0x24f248>
   18398:	svcls	0x00014639
   1839c:	ldrmi	r4, [pc], #-1113	; 183a4 <ftello64@plt+0x14828>
   183a0:	ldrbmi	r9, [r7], #-2825	; 0xfffff4f7
   183a4:	blls	e9e10 <ftello64@plt+0xe6294>
   183a8:	ldrmi	r4, [lr], #-1201	; 0xfffffb4f
   183ac:	ldrtmi	r9, [r0], #-2824	; 0xfffff4f8
   183b0:	ldrtpl	lr, [r4], #2819	; 0xb03
   183b4:	strbmi	r9, [r4], #-2822	; 0xfffff4fa
   183b8:	ldrvs	lr, [r7, r0, lsl #22]!
   183bc:	blls	1e942c <ftello64@plt+0x1e58b0>
   183c0:	adcspl	lr, ip, #2048	; 0x800
   183c4:	strbmi	r4, [sp], #-1067	; 0xfffffbd5
   183c8:	cmnpl	r1, r5, lsl #22
   183cc:	ldrbtmi	r9, [r3], #-3333	; 0xfffff2fb
   183d0:	bmi	230580 <ftello64@plt+0x22ca04>
   183d4:	blmi	230688 <ftello64@plt+0x22cb0c>
   183d8:	rscvs	r4, r9, sl, ror r4
   183dc:			; <UNDEFINED> instruction: 0x612f602c
   183e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   183e4:	subsmi	r9, sl, fp, lsl fp
   183e8:	andslt	sp, sp, r2, lsl #2
   183ec:	svchi	0x00f0e8bd
   183f0:	svc	0x0038f7ea
   183f4:	andeq	ip, r3, r8, asr #15
   183f8:	andeq	r0, r0, r8, lsl #8
   183fc:	push	{r0, r1, r7, r8, sl, fp, sp, lr}
   18400:	blcs	1028bc8 <ftello64@plt+0x102504c>
   18404:	strmi	r4, [sp], -r4, lsl #12
   18408:	subsle	r4, r4, r6, lsl r6
   1840c:	suble	r2, r3, r0, lsl #18
   18410:			; <UNDEFINED> instruction: 0xf103b1b3
   18414:			; <UNDEFINED> instruction: 0x462a0118
   18418:	ldmdblt	lr!, {r0, sl, lr}
   1841c:	strvs	lr, [r3, #62]!	; 0x3e
   18420:			; <UNDEFINED> instruction: 0xf8123e01
   18424:			; <UNDEFINED> instruction: 0xf8010b01
   18428:	eorsle	r0, r7, r1, lsl #22
   1842c:			; <UNDEFINED> instruction: 0x46152b3f
   18430:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   18434:	andcs	sp, r0, #15552	; 0x3cc0
   18438:	ldrmi	r4, [r1], -r0, lsr #12
   1843c:			; <UNDEFINED> instruction: 0xffdef7ff
   18440:	stmdble	r4, {r0, r1, r2, r3, r4, r5, r9, sl, fp, sp}^
   18444:	smlaltbeq	pc, r0, r6, r1	; <UNPREDICTABLE>
   18448:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1844c:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   18450:	stmdane	pc!, {r6, r8, ip, sp}^	; <UNPREDICTABLE>
   18454:	strtmi	r4, [r0], -r9, lsr #12
   18458:			; <UNDEFINED> instruction: 0xf7fe3540
   1845c:	stmdbvs	r3!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   18460:			; <UNDEFINED> instruction: 0xf8c442bd
   18464:			; <UNDEFINED> instruction: 0xf1038058
   18468:	cmnvs	r3, r1, lsl #6
   1846c:			; <UNDEFINED> instruction: 0xf006d1f2
   18470:	orrlt	r0, lr, pc, lsr r6
   18474:	cdpne	13, 7, cr6, cr9, cr3, {5}
   18478:	andseq	pc, r8, r3, lsl #2
   1847c:	strtmi	r4, [r0], #-1054	; 0xfffffbe2
   18480:	strvs	lr, [r3, #6]!
   18484:			; <UNDEFINED> instruction: 0xf81142b3
   18488:			; <UNDEFINED> instruction: 0xf8005f01
   1848c:	andle	r5, r3, r1, lsl #22
   18490:			; <UNDEFINED> instruction: 0xf1032b3f
   18494:	ldclle	3, cr0, [r4, #4]!
   18498:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1849c:	mvnsle	r2, r0, asr #22
   184a0:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   184a4:			; <UNDEFINED> instruction: 0xf7fe4620
   184a8:	stmdbvs	r3!, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   184ac:	strvs	r2, [r2, #512]!	; 0x200
   184b0:	cmnvs	r3, r1, lsl #6
   184b4:			; <UNDEFINED> instruction: 0xf100e7f0
   184b8:			; <UNDEFINED> instruction: 0xf7fe0118
   184bc:	stmdbvs	r3!, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   184c0:	strvs	r2, [r2, #512]!	; 0x200
   184c4:	cmnvs	r3, r1, lsl #6
   184c8:			; <UNDEFINED> instruction: 0xd1b92d00
   184cc:	strtmi	lr, [pc], -r4, ror #15
   184d0:	svclt	0x0000e7cf
   184d4:	mvnsmi	lr, sp, lsr #18
   184d8:	svcmi	0x004ab098
   184dc:	blmi	12a14e4 <ftello64@plt+0x129d968>
   184e0:	ldrbtmi	r4, [pc], #-1646	; 184e8 <ftello64@plt+0x1496c>
   184e4:	ldrtmi	r4, [r0], -r5, lsl #12
   184e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   184ec:			; <UNDEFINED> instruction: 0xf04f9317
   184f0:	vcgt.s8	d16, d2, d0
   184f4:	strls	r3, [r5], #-769	; 0xfffffcff
   184f8:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   184fc:	movwls	r9, #1046	; 0x416
   18500:	orrcc	pc, r9, #77594624	; 0x4a00000
   18504:	bicvc	pc, sp, #216006656	; 0xce00000
   18508:			; <UNDEFINED> instruction: 0xf64d9301
   1850c:			; <UNDEFINED> instruction: 0xf6c943fe
   18510:	movwls	r0, #9146	; 0x23ba
   18514:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   18518:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   1851c:	vcgt.s8	d25, d14, d3
   18520:	vrsra.s64	<illegal reg q8.5>, q8, #52
   18524:	movwls	r3, #17362	; 0x43d2
   18528:			; <UNDEFINED> instruction: 0xff68f7ff
   1852c:	strtmi	r4, [r1], -r2, lsr #12
   18530:			; <UNDEFINED> instruction: 0xf7ff4630
   18534:	stmdbls	r5, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   18538:	addcs	r9, r0, r6, lsl fp
   1853c:	rmfeq<illegal precision>	f0, f1, #2.0
   18540:	svclt	0x002818d2
   18544:	blcs	de4950 <ftello64@plt+0xde0dd4>
   18548:	ldmdavc	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1854c:	strbeq	lr, [r2, pc, asr #20]
   18550:	stmiaeq	r1, {r3, r6, r9, fp, sp, lr, pc}^
   18554:	ldrmi	sl, [r9], #-2328	; 0xfffff6e8
   18558:	andeq	pc, r1, #-1073741824	; 0xc0000000
   1855c:			; <UNDEFINED> instruction: 0xf8019216
   18560:	ldcle	12, cr0, [r4], #-288	; 0xfffffee0
   18564:	svclt	0x00df2a37
   18568:			; <UNDEFINED> instruction: 0xf10d3318
   1856c:	ldmibne	fp, {r0, r1, r2, r3, r6, r8}
   18570:	sfmle	f2, 4, [r5], {-0}
   18574:	svccs	0x0001f803
   18578:	mvnsle	r4, fp, lsl #5
   1857c:	tstls	r6, #56, 6	; 0xe0000000
   18580:	strtmi	sl, [r1], -r6, lsl #24
   18584:	movwcs	r4, #1584	; 0x630
   18588:			; <UNDEFINED> instruction: 0xf8ad9714
   1858c:			; <UNDEFINED> instruction: 0xf8ad3056
   18590:			; <UNDEFINED> instruction: 0xf7fe8054
   18594:	ldmib	sp, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   18598:	ldmib	sp, {sp, lr}^
   1859c:	blls	11cdac <ftello64@plt+0x119230>
   185a0:	andvs	lr, r6, sp, asr #19
   185a4:	andne	lr, r8, #3358720	; 0x334000
   185a8:	stcgt	3, cr9, [pc], {10}
   185ac:	bmi	5f085c <ftello64@plt+0x5ecce0>
   185b0:	rscvs	r6, fp, r8, lsr #32
   185b4:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   185b8:	rsbvs	r4, r9, r3, lsl fp
   185bc:	ldmpl	r3, {r3, r5, r8, sp, lr}^
   185c0:	blls	5f2630 <ftello64@plt+0x5eeab4>
   185c4:	tstle	fp, sl, asr r0
   185c8:	pop	{r3, r4, ip, sp, pc}
   185cc:	bcs	ff8d94 <ftello64@plt+0xff5218>
   185d0:	tstcc	r8, #2560	; 0xa00
   185d4:	cmpeq	r7, sp, lsl #2	; <UNPREDICTABLE>
   185d8:	andcs	r4, r0, #855638016	; 0x33000000
   185dc:	svccs	0x0001f803
   185e0:	mvnsle	r4, fp, lsl #5
   185e4:	tstls	r6, #64, 6
   185e8:	sfmge	f2, 4, [r6], {-0}
   185ec:			; <UNDEFINED> instruction: 0x46304611
   185f0:			; <UNDEFINED> instruction: 0xff04f7ff
   185f4:	eorscs	r4, r8, #32, 12	; 0x2000000
   185f8:			; <UNDEFINED> instruction: 0xf7eb2100
   185fc:			; <UNDEFINED> instruction: 0xe7c0e872
   18600:	cdp	7, 3, cr15, cr0, cr10, {7}
   18604:			; <UNDEFINED> instruction: 0x0003c6be
   18608:	andeq	r0, r0, r8, lsl #8
   1860c:	andeq	ip, r3, ip, ror #11
   18610:			; <UNDEFINED> instruction: 0x4605b538
   18614:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
   18618:	blx	6d4692 <ftello64@plt+0x6d0b16>
   1861c:	andcs	fp, r1, r8, lsl #2
   18620:			; <UNDEFINED> instruction: 0x4601bd38
   18624:			; <UNDEFINED> instruction: 0xf7eb4628
   18628:	stmdacs	r0, {r4, r6, r7, fp, sp, lr, pc}
   1862c:	ldmdbmi	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   18630:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   18634:	blx	ff854688 <ftello64@plt+0xff850b0c>
   18638:	rscsle	r2, r0, r0, lsl #16
   1863c:	stmiapl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   18640:	stmdacs	r0, {r3, r4, r6, r8, sl, fp, sp, lr}
   18644:	ldfvsd	f5, [sl, #940]	; 0x3ac
   18648:	tstmi	sl, #1728	; 0x6c0
   1864c:	ldmdbmi	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
   18650:	andcs	r4, r5, #16, 12	; 0x1000000
   18654:			; <UNDEFINED> instruction: 0xf7ea4479
   18658:	strtmi	lr, [r9], -lr, ror #27
   1865c:	mrc2	0, 5, pc, cr6, cr13, {0}
   18660:	blx	3d4686 <ftello64@plt+0x3d0b0a>
   18664:	stmdbmi	lr, {r4, r5, r6, r8, fp, ip, sp, pc}
   18668:	andcs	r2, r0, r5, lsl #4
   1866c:			; <UNDEFINED> instruction: 0xf7ea4479
   18670:	strmi	lr, [r1], -r2, ror #27
   18674:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   18678:	blx	ff25469e <ftello64@plt+0xff250b22>
   1867c:	svclt	0x00183800
   18680:	ldclt	0, cr2, [r8, #-4]!
   18684:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   18688:	mcr2	0, 5, pc, cr0, cr13, {0}	; <UNPREDICTABLE>
   1868c:	svclt	0x0000e7eb
   18690:	andeq	ip, r3, sl, lsl #11
   18694:	andeq	r5, r2, r6, lsr r2
   18698:	andeq	r0, r0, r4, asr r4
   1869c:	andeq	r5, r2, r0, lsr #4
   186a0:	andeq	r5, r2, ip, lsl r2
   186a4:	andeq	r5, r2, r6, lsr #4
   186a8:	strdeq	sl, [r2], -r6
   186ac:			; <UNDEFINED> instruction: 0x4604b5f8
   186b0:	blx	ff3d4728 <ftello64@plt+0xff3d0bac>
   186b4:	teqle	pc, r0, lsl #16
   186b8:			; <UNDEFINED> instruction: 0xf7ea4620
   186bc:	stmdacs	r4, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   186c0:	stmdble	r8!, {r0, r2, r9, sl, lr}
   186c4:	ldmdbmi	pc, {r0, r1, r2, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
   186c8:	ldrbtmi	r1, [r9], #-2534	; 0xfffff61a
   186cc:			; <UNDEFINED> instruction: 0xf7ea4630
   186d0:	cmplt	r8, #160, 24	; 0xa000
   186d4:			; <UNDEFINED> instruction: 0x4630491c
   186d8:			; <UNDEFINED> instruction: 0xf7ea4479
   186dc:			; <UNDEFINED> instruction: 0xb328ec9a
   186e0:			; <UNDEFINED> instruction: 0x4630491a
   186e4:			; <UNDEFINED> instruction: 0xf7ea4479
   186e8:			; <UNDEFINED> instruction: 0xb1f8ec94
   186ec:			; <UNDEFINED> instruction: 0x46304918
   186f0:			; <UNDEFINED> instruction: 0xf7ea4479
   186f4:	biclt	lr, r8, lr, lsl #25
   186f8:	andle	r2, ip, r5, lsl #26
   186fc:	vstrcc.16	s8, [r5, #-42]	; 0xffffffd6	; <UNPREDICTABLE>
   18700:	ldrbtmi	r1, [r9], #-2400	; 0xfffff6a0
   18704:	stc	7, cr15, [r4], {234}	; 0xea
   18708:	stmdblt	r0!, {r1, r2, r9, sl, lr}
   1870c:			; <UNDEFINED> instruction: 0xf7eb4620
   18710:	strbpl	lr, [r6, #-2128]	; 0xfffff7b0
   18714:	ldmdbmi	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   18718:	andcs	r2, r0, r5, lsl #4
   1871c:			; <UNDEFINED> instruction: 0xf7ea4479
   18720:	strtmi	lr, [r1], -sl, lsl #27
   18724:			; <UNDEFINED> instruction: 0xf814f017
   18728:	ldcllt	0, cr2, [r8]
   1872c:			; <UNDEFINED> instruction: 0xf7eb4620
   18730:	movwcs	lr, #2112	; 0x840
   18734:	cfldr64lt	mvdx5, [r8, #780]!	; 0x30c
   18738:	pop	{r3, fp, lr}
   1873c:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
   18740:	ldmdalt	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18744:	andeq	r2, r2, sl, asr #7
   18748:	ldrdeq	r5, [r2], -ip
   1874c:	ldrdeq	r5, [r2], -r8
   18750:	ldrdeq	r5, [r2], -r4
   18754:	andeq	r5, r2, sl, asr #3
   18758:			; <UNDEFINED> instruction: 0x000251b8
   1875c:	andeq	r4, r2, r6, lsl #12
   18760:	strdlt	fp, [r5], r0
   18764:	stclmi	12, cr4, [r4, #-268]	; 0xfffffef4
   18768:	stmdbpl	r4!, {r2, r3, r4, r5, r6, sl, lr}^
   1876c:	strcs	r6, [r0], #-3365	; 0xfffff2db
   18770:	teqle	r8, r0, lsl #26
   18774:	svclt	0x00181e0a
   18778:	stmdacs	r0, {r0, r9, sp}
   1877c:	sadd16mi	fp, r3, r4
   18780:	bllt	fe6e1388 <ftello64@plt+0xfe6dd80c>
   18784:			; <UNDEFINED> instruction: 0x4618493d
   18788:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1878c:	ldcl	7, cr15, [r2, #-936]	; 0xfffffc58
   18790:			; <UNDEFINED> instruction: 0xf7ea4607
   18794:			; <UNDEFINED> instruction: 0xf100ef26
   18798:	tstls	r3, sl, lsl #2
   1879c:	strmi	r2, [r8], -r0, lsl #12
   187a0:	bl	ff256750 <ftello64@plt+0xff252bd4>
   187a4:			; <UNDEFINED> instruction: 0x463b4a36
   187a8:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   187ac:			; <UNDEFINED> instruction: 0xf7eb4605
   187b0:	andcs	lr, r0, r2, lsr r8
   187b4:			; <UNDEFINED> instruction: 0xf932f01e
   187b8:			; <UNDEFINED> instruction: 0x46294832
   187bc:			; <UNDEFINED> instruction: 0xf0074478
   187c0:			; <UNDEFINED> instruction: 0x4604fa7f
   187c4:	blx	ff6d47e8 <ftello64@plt+0xff6d0c6c>
   187c8:			; <UNDEFINED> instruction: 0xf944f01e
   187cc:			; <UNDEFINED> instruction: 0xf7ea4628
   187d0:	stmdavc	r5!, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
   187d4:	teqle	ip, r0, lsl #26
   187d8:	strtmi	r4, [ip], -r0, lsr #12
   187dc:	stc	7, cr15, [r6, #-936]	; 0xfffffc58
   187e0:			; <UNDEFINED> instruction: 0xf7ea4628
   187e4:	strtmi	lr, [r0], -r4, lsl #26
   187e8:	ldcllt	0, cr11, [r0, #20]!
   187ec:			; <UNDEFINED> instruction: 0xf01a462a
   187f0:	stmdbmi	r5!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   187f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   187f8:	strtmi	r4, [r8], -r6, lsl #12
   187fc:	ldc	7, cr15, [sl, #-936]	; 0xfffffc58
   18800:			; <UNDEFINED> instruction: 0xf7ea4607
   18804:	strmi	lr, [r4], -lr, ror #29
   18808:	sbcle	r2, r4, r0, lsl #28
   1880c:	strcc	r4, [sl], #-1584	; 0xfffff9d0
   18810:	cdp	7, 14, cr15, cr6, cr10, {7}
   18814:	tstls	r3, r1, lsr #16
   18818:			; <UNDEFINED> instruction: 0xf7ea4608
   1881c:	bmi	713654 <ftello64@plt+0x70fad8>
   18820:	stmdbls	r3, {r0, r1, r3, r4, r5, r9, sl, lr}
   18824:			; <UNDEFINED> instruction: 0x9600447a
   18828:			; <UNDEFINED> instruction: 0xf7ea4607
   1882c:	qsub8mi	lr, r8, r4
   18830:			; <UNDEFINED> instruction: 0xf8f4f01e
   18834:			; <UNDEFINED> instruction: 0x46394816
   18838:			; <UNDEFINED> instruction: 0xf0074478
   1883c:	strmi	pc, [r4], -r1, asr #20
   18840:	blx	fe754864 <ftello64@plt+0xfe750ce8>
   18844:			; <UNDEFINED> instruction: 0xf906f01e
   18848:			; <UNDEFINED> instruction: 0xf7ea4638
   1884c:	stmdavc	r5!, {r4, r6, r7, sl, fp, sp, lr, pc}
   18850:	ldrtmi	fp, [r0], -r5, asr #2
   18854:	stcl	7, cr15, [sl], {234}	; 0xea
   18858:			; <UNDEFINED> instruction: 0xf0134620
   1885c:			; <UNDEFINED> instruction: 0x4620f859
   18860:	ldcllt	0, cr11, [r0, #20]!
   18864:	ldrtmi	r4, [r4], -r0, lsr #12
   18868:	stcl	7, cr15, [r0], {234}	; 0xea
   1886c:			; <UNDEFINED> instruction: 0xf7ea4628
   18870:			; <UNDEFINED> instruction: 0xe7f1ecbe
   18874:	andeq	ip, r3, r8, lsr r4
   18878:	andeq	r0, r0, r4, asr r4
   1887c:	andeq	r5, r2, lr, asr r1
   18880:	andeq	r5, r2, r2, asr r1
   18884:	andeq	r5, r2, r8, asr #2
   18888:	strdeq	r5, [r2], -r2
   1888c:	strdeq	r5, [r2], -r4
   18890:	andeq	r5, r2, ip, asr #1
   18894:	svcmi	0x00f0e92d
   18898:	bmi	fe52a2ec <ftello64@plt+0xfe526770>
   1889c:	blmi	fe52a304 <ftello64@plt+0xfe526788>
   188a0:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
   188a4:	mrcls	13, 0, r4, cr14, cr3, {4}
   188a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   188ac:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   188b0:	tstls	r3, #1769472	; 0x1b0000
   188b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   188b8:			; <UNDEFINED> instruction: 0xf8c61c43
   188bc:	eorle	r9, r0, r0
   188c0:	strmi	r4, [r4], -sp, lsl #19
   188c4:			; <UNDEFINED> instruction: 0xf01c4479
   188c8:	eorsvs	pc, r0, r3, lsl #20
   188cc:			; <UNDEFINED> instruction: 0xf0002800
   188d0:	blmi	fe2b8ae4 <ftello64@plt+0xfe2b4f68>
   188d4:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   188d8:	cmple	ip, r0, lsl #30
   188dc:	movwcs	fp, #288	; 0x120
   188e0:	tstcs	r3, r1, lsl #4
   188e4:	blx	12d495c <ftello64@plt+0x12d0de0>
   188e8:	blmi	fe06b304 <ftello64@plt+0xfe067788>
   188ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   188f0:	blls	4f2960 <ftello64@plt+0x4eede4>
   188f4:			; <UNDEFINED> instruction: 0xf040405a
   188f8:			; <UNDEFINED> instruction: 0x463880f7
   188fc:	pop	{r0, r2, r4, ip, sp, pc}
   18900:			; <UNDEFINED> instruction: 0x46088ff0
   18904:			; <UNDEFINED> instruction: 0xf01c468a
   18908:	blmi	1f56f9c <ftello64@plt+0x1f53420>
   1890c:	tstlt	r8, pc, ror #17
   18910:			; <UNDEFINED> instruction: 0x2c00693c
   18914:	addhi	pc, r8, r0
   18918:	vstrcs	s12, [r0, #-756]	; 0xfffffd0c
   1891c:	ldclmi	0, cr13, [r9], #-252	; 0xffffff04
   18920:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   18924:			; <UNDEFINED> instruction: 0xf7ffe00b
   18928:			; <UNDEFINED> instruction: 0x4604ff1b
   1892c:	suble	r2, fp, r0, lsl #16
   18930:	blcs	36944 <ftello64@plt+0x32dc8>
   18934:	strtmi	sp, [r8], -r8, asr #32
   18938:			; <UNDEFINED> instruction: 0xf7ea4625
   1893c:			; <UNDEFINED> instruction: 0x4620ec58
   18940:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   18944:	stmdacs	r0, {r0, r9, sl, lr}
   18948:	strtmi	sp, [r0], -sp, ror #1
   1894c:			; <UNDEFINED> instruction: 0xf896f7fd
   18950:	rsble	r2, r2, r0, lsl #16
   18954:	andcs	r2, r1, r0, lsl #6
   18958:			; <UNDEFINED> instruction: 0xf7ea6033
   1895c:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   18960:			; <UNDEFINED> instruction: 0xf0002b00
   18964:	ldmdavs	pc!, {r1, r7, pc}	; <UNPREDICTABLE>
   18968:	cmnle	r3, r0, lsl #30
   1896c:			; <UNDEFINED> instruction: 0xf7ea4628
   18970:	ldmdavs	r0!, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
   18974:			; <UNDEFINED> instruction: 0x4623e7b2
   18978:			; <UNDEFINED> instruction: 0xac034a63
   1897c:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
   18980:	strtmi	r4, [r0], -pc, asr #12
   18984:	svc	0x0046f7ea
   18988:	andcs	r4, r5, #96, 18	; 0x180000
   1898c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   18990:	mrrc	7, 14, pc, r0, cr10	; <UNPREDICTABLE>
   18994:			; <UNDEFINED> instruction: 0xf0164621
   18998:	ldmdavs	r0!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1899c:	ldmdbvs	ip!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   189a0:	bicle	r2, ip, r0, lsl #24
   189a4:	svceq	0x0001f1bb
   189a8:			; <UNDEFINED> instruction: 0xf1bbd07a
   189ac:	rsbsle	r0, sl, r2, lsl #30
   189b0:	svceq	0x0003f1bb
   189b4:	ldmdbmi	r6, {r1, r3, r4, r5, r6, ip, lr, pc}^
   189b8:			; <UNDEFINED> instruction: 0x46504479
   189bc:			; <UNDEFINED> instruction: 0xf0132200
   189c0:			; <UNDEFINED> instruction: 0x4605faf3
   189c4:	ldr	r4, [sl, r4, lsl #12]!
   189c8:	vmax.s8	d20, d8, d16
   189cc:			; <UNDEFINED> instruction: 0xf7ea0723
   189d0:	vmull.s8	q15, d0, d14
   189d4:	strb	r2, [r9, r0, lsl #14]
   189d8:	cdp	7, 2, cr15, cr8, cr10, {7}
   189dc:	strmi	r4, [r7], -r5, lsl #12
   189e0:	vorr.i32	d27, #0	; 0x00000000
   189e4:	strtmi	r2, [pc], -r0, lsl #10
   189e8:	bmi	12aa27c <ftello64@plt+0x12a6700>
   189ec:	cmpcs	r0, r3, lsl #24
   189f0:			; <UNDEFINED> instruction: 0x4620447a
   189f4:	svc	0x000ef7ea
   189f8:	andcs	r4, r5, #1163264	; 0x11c000
   189fc:	ldrbtmi	r2, [r9], #-0
   18a00:	ldc	7, cr15, [r8], {234}	; 0xea
   18a04:	strtmi	r4, [r8], -r0, lsl #13
   18a08:	svc	0x00a4f7ea
   18a0c:	strmi	r4, [r2], -r1, lsr #12
   18a10:			; <UNDEFINED> instruction: 0xf0164640
   18a14:	ldmdavs	r0!, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   18a18:	strbmi	lr, [r1], -r0, ror #14
   18a1c:			; <UNDEFINED> instruction: 0xf01c4620
   18a20:			; <UNDEFINED> instruction: 0x4603f939
   18a24:			; <UNDEFINED> instruction: 0xe79b6030
   18a28:	strtmi	r4, [r0], -r1, lsr #12
   18a2c:			; <UNDEFINED> instruction: 0xf932f01c
   18a30:	stmdacs	r0, {r4, r5, sp, lr}
   18a34:	ldmdavs	pc!, {r0, r2, r3, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   18a38:			; <UNDEFINED> instruction: 0xf43f2f00
   18a3c:	ldmdbmi	r7!, {r4, r6, r8, r9, sl, fp, sp, pc}
   18a40:	strtmi	r2, [r0], -r5, lsl #4
   18a44:	ldrbtmi	r4, [r9], #-1575	; 0xfffff9d9
   18a48:	bl	ffd569f8 <ftello64@plt+0xffd52e7c>
   18a4c:	mcr2	0, 4, pc, cr0, cr6, {0}	; <UNPREDICTABLE>
   18a50:	smlaldx	r6, r3, r0, r8
   18a54:	andcs	r4, r5, #819200	; 0xc8000
   18a58:	ldrbtmi	r2, [r9], #-0
   18a5c:			; <UNDEFINED> instruction: 0xf7ea4607
   18a60:	strtmi	lr, [r1], -sl, ror #23
   18a64:	mrc2	0, 3, pc, cr4, cr6, {0}
   18a68:	movwls	lr, #6016	; 0x1780
   18a6c:	ldcl	7, cr15, [lr, #936]	; 0x3a8
   18a70:	ldrmi	r9, [pc], -r1, lsl #22
   18a74:	addlt	fp, r0, #16, 2
   18a78:	strvc	pc, [r0, -r0, asr #32]
   18a7c:	andcs	r4, r5, #671744	; 0xa4000
   18a80:	ldrbtmi	r2, [r9], #-0
   18a84:	bl	ff5d6a34 <ftello64@plt+0xff5d2eb8>
   18a88:			; <UNDEFINED> instruction: 0xf7ea4680
   18a8c:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   18a90:	ldc	7, cr15, [r0, #-936]	; 0xfffffc58
   18a94:	strmi	r4, [r2], -r1, lsr #12
   18a98:			; <UNDEFINED> instruction: 0xf0164640
   18a9c:	strb	pc, [r5, -fp, lsl #29]!	; <UNPREDICTABLE>
   18aa0:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
   18aa4:	stmdbmi	r1!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
   18aa8:			; <UNDEFINED> instruction: 0xe7864479
   18aac:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
   18ab0:			; <UNDEFINED> instruction: 0xf7eae783
   18ab4:	addlt	lr, r7, #188, 26	; 0x2f00
   18ab8:	strvc	pc, [r0, -r7, asr #32]
   18abc:	strmi	fp, [r7], -r0, lsl #18
   18ac0:	andcs	r4, r5, #28, 18	; 0x70000
   18ac4:	ldrbtmi	r2, [r9], #-0
   18ac8:	bl	fed56a78 <ftello64@plt+0xfed52efc>
   18acc:			; <UNDEFINED> instruction: 0xf7ea4604
   18ad0:	stmdavs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   18ad4:	stcl	7, cr15, [lr], #936	; 0x3a8
   18ad8:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
   18adc:	strtmi	r4, [r0], -r2, lsl #12
   18ae0:	mcr2	0, 3, pc, cr8, cr6, {0}	; <UNPREDICTABLE>
   18ae4:			; <UNDEFINED> instruction: 0xe6f96830
   18ae8:	bl	fef56a98 <ftello64@plt+0xfef52f1c>
   18aec:	strdeq	ip, [r3], -lr
   18af0:	andeq	r0, r0, r8, lsl #8
   18af4:	strdeq	ip, [r3], -r2
   18af8:	andeq	r1, r2, ip, asr #30
   18afc:	andeq	r0, r0, r4, asr r4
   18b00:			; <UNDEFINED> instruction: 0x0003c2b4
   18b04:	andeq	r4, r2, r6, asr #30
   18b08:	andeq	r4, r2, lr, lsr #31
   18b0c:	andeq	r4, r2, r6, lsr #31
   18b10:	ldrdeq	r2, [r2], -ip
   18b14:	andeq	r4, r2, ip, lsr pc
   18b18:	strdeq	r2, [r2], -sl
   18b1c:	andeq	r4, r2, lr, lsl #30
   18b20:	ldrdeq	r4, [r2], -sl
   18b24:	andeq	r2, r2, lr, lsr #12
   18b28:	andeq	r4, r2, r2, lsr #28
   18b2c:	andeq	r4, r2, r4, lsl lr
   18b30:	andeq	r4, r2, r6, ror lr
   18b34:	andeq	r2, r2, r2, lsr r6
   18b38:	andeq	r4, r2, lr, ror #28
   18b3c:			; <UNDEFINED> instruction: 0x4606b5f8
   18b40:			; <UNDEFINED> instruction: 0xf886f01c
   18b44:	strmi	fp, [r4], -r0, lsl #23
   18b48:			; <UNDEFINED> instruction: 0xf7ea4630
   18b4c:	stmdacs	r4, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
   18b50:	stmdble	r0!, {r0, r2, r9, sl, lr}
   18b54:	ldmdbmi	r8, {r0, r1, r2, r8, r9, sl, fp, ip}
   18b58:	ldrbtmi	r1, [r9], #-2548	; 0xfffff60c
   18b5c:			; <UNDEFINED> instruction: 0xf7ea4620
   18b60:	cmplt	r0, r8, asr sl
   18b64:	andsle	r2, r8, r5, lsl #26
   18b68:	svcne	0x00684914
   18b6c:	ldrbtmi	r4, [r9], #-1072	; 0xfffffbd0
   18b70:	b	13d6b20 <ftello64@plt+0x13d2fa4>
   18b74:	ldrtmi	fp, [r0], -r8, lsl #19
   18b78:	cdp	7, 1, cr15, cr10, cr10, {7}
   18b7c:	stmdbne	r3, {r2, r8, sp}^
   18b80:			; <UNDEFINED> instruction: 0xf8134604
   18b84:	blcs	1ba7b90 <ftello64@plt+0x1ba4014>
   18b88:	svcne	0x006fbf08
   18b8c:	strbpl	r2, [r5, #1280]	; 0x500
   18b90:	cdp	7, 1, cr15, cr10, cr10, {7}
   18b94:			; <UNDEFINED> instruction: 0x4620b958
   18b98:	stmdbmi	r9, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   18b9c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18ba0:	b	dd6b50 <ftello64@plt+0xdd2fd4>
   18ba4:	rscle	r2, r6, r0, lsl #16
   18ba8:	strtmi	r2, [r0], -r0, lsl #8
   18bac:			; <UNDEFINED> instruction: 0x4620bdf8
   18bb0:			; <UNDEFINED> instruction: 0xf7ea462c
   18bb4:			; <UNDEFINED> instruction: 0xe7eeeb1c
   18bb8:	andeq	r4, r2, r2, ror #26
   18bbc:	andeq	r4, r2, lr, asr sp
   18bc0:	andeq	r4, r2, r6, lsr #26
   18bc4:			; <UNDEFINED> instruction: 0x460eb570
   18bc8:			; <UNDEFINED> instruction: 0xffb8f7ff
   18bcc:	strmi	r4, [r5], -r4, lsl #12
   18bd0:			; <UNDEFINED> instruction: 0xf01cb1c8
   18bd4:			; <UNDEFINED> instruction: 0x4605f851
   18bd8:			; <UNDEFINED> instruction: 0xf01db190
   18bdc:			; <UNDEFINED> instruction: 0xf7fcf949
   18be0:	ldmiblt	r0, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   18be4:	andcs	r4, r5, #212992	; 0x34000
   18be8:			; <UNDEFINED> instruction: 0xf7ea4479
   18bec:	strtmi	lr, [r1], -r4, lsr #22
   18bf0:	stc2	0, cr15, [lr, #88]!	; 0x58
   18bf4:	ldrtmi	fp, [r0], -r6, lsr #2
   18bf8:	strtmi	r4, [r9], -r2, lsr #12
   18bfc:	mrc2	7, 6, pc, cr10, cr12, {7}
   18c00:			; <UNDEFINED> instruction: 0xf7ea4620
   18c04:			; <UNDEFINED> instruction: 0x4628eaf4
   18c08:			; <UNDEFINED> instruction: 0x4628bd70
   18c0c:			; <UNDEFINED> instruction: 0xf01b2500
   18c10:	andcs	pc, r1, r1, lsr #30
   18c14:	cdp	7, 8, cr15, cr12, cr10, {7}
   18c18:	svclt	0x0000e7f2
   18c1c:	andeq	r4, r2, r0, lsl #27
   18c20:			; <UNDEFINED> instruction: 0x4605b5f8
   18c24:	mrc2	0, 2, pc, cr12, cr7, {0}
   18c28:	bmi	92bcbc <ftello64@plt+0x928140>
   18c2c:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}
   18c30:	bvs	fecaa4c4 <ftello64@plt+0xfeca6948>
   18c34:	andcc	pc, r8, #14024704	; 0xd60000
   18c38:	tstle	pc, r3, lsl r3	; <UNPREDICTABLE>
   18c3c:	blcs	1fb6c50 <ftello64@plt+0x1fb30d4>
   18c40:	strmi	sp, [r1], -sp
   18c44:			; <UNDEFINED> instruction: 0xf0124628
   18c48:	ldmdblt	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18c4c:			; <UNDEFINED> instruction: 0x4628491c
   18c50:			; <UNDEFINED> instruction: 0xf0174479
   18c54:	ldmiblt	r0!, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   18c58:	orrslt	r6, r3, r3, ror r8
   18c5c:	mcrrne	13, 15, fp, r4, cr8
   18c60:			; <UNDEFINED> instruction: 0xf7ea4628
   18c64:			; <UNDEFINED> instruction: 0x4607ecbe
   18c68:			; <UNDEFINED> instruction: 0xf7ea4620
   18c6c:	addmi	lr, r7, #47616	; 0xba00
   18c70:	bne	e4dc48 <ftello64@plt+0xe4a0cc>
   18c74:	strtmi	r4, [r8], #-1569	; 0xfffff9df
   18c78:	stmib	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18c7c:	rscle	r2, r5, r0, lsl #16
   18c80:	ldmdbmi	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   18c84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   18c88:	b	ff556c38 <ftello64@plt+0xff5530bc>
   18c8c:	pop	{r0, r3, r5, r9, sl, lr}
   18c90:			; <UNDEFINED> instruction: 0xf01640f8
   18c94:	stmdbmi	ip, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, pc}
   18c98:	andcs	r2, r0, r5, lsl #4
   18c9c:			; <UNDEFINED> instruction: 0xf7ea4479
   18ca0:	strmi	lr, [r4], -sl, asr #21
   18ca4:	stcl	7, cr15, [lr], #936	; 0x3a8
   18ca8:			; <UNDEFINED> instruction: 0xf7ea6800
   18cac:	strtmi	lr, [r9], -r4, lsl #24
   18cb0:	strtmi	r4, [r0], -r2, lsl #12
   18cb4:	ldc2	0, cr15, [sl, #88]!	; 0x58
   18cb8:	andeq	fp, r3, r4, ror pc
   18cbc:	andeq	r0, r0, r4, asr r4
   18cc0:	andeq	r4, r2, r8, lsr sp
   18cc4:	andeq	r4, r2, lr, lsr #26
   18cc8:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   18ccc:	andcs	fp, r0, #112, 10	; 0x1c000000
   18cd0:	addslt	r4, ip, r6, lsr #24
   18cd4:	ldrbtmi	r4, [ip], #-2854	; 0xfffff4da
   18cd8:			; <UNDEFINED> instruction: 0x4d274926
   18cdc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   18ce0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   18ce4:			; <UNDEFINED> instruction: 0xf04f931b
   18ce8:			; <UNDEFINED> instruction: 0xf0120300
   18cec:			; <UNDEFINED> instruction: 0x466afedd
   18cf0:	andcs	r4, r3, r4, lsl #12
   18cf4:			; <UNDEFINED> instruction: 0xf7ea4621
   18cf8:	smlawtlt	r8, r8, lr, lr
   18cfc:	stcl	7, cr15, [r2], {234}	; 0xea
   18d00:	strmi	r6, [r6], -r3, lsl #16
   18d04:	andle	r2, sl, r2, lsl #22
   18d08:	blmi	66b580 <ftello64@plt+0x667a04>
   18d0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18d10:	blls	6f2d80 <ftello64@plt+0x6ef204>
   18d14:	qsuble	r4, sl, r6
   18d18:	andslt	r4, ip, r0, lsr #12
   18d1c:	ldmdbmi	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   18d20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18d24:	blx	ffe54d88 <ftello64@plt+0xffe5120c>
   18d28:	blmi	5c72d0 <ftello64@plt+0x5c3754>
   18d2c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
   18d30:	mvnle	r2, r0, lsl #22
   18d34:	andcs	r4, r5, #20, 18	; 0x50000
   18d38:			; <UNDEFINED> instruction: 0xf7ea4479
   18d3c:			; <UNDEFINED> instruction: 0x4621ea7c
   18d40:	stc2	0, cr15, [r6, #-88]	; 0xffffffa8
   18d44:	ldmdbmi	r1, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   18d48:	andcs	r2, r0, r5, lsl #4
   18d4c:			; <UNDEFINED> instruction: 0xf7ea4479
   18d50:			; <UNDEFINED> instruction: 0x4605ea72
   18d54:			; <UNDEFINED> instruction: 0xf7ea6830
   18d58:	strtmi	lr, [r1], -lr, lsr #23
   18d5c:	strtmi	r4, [r8], -r2, lsl #12
   18d60:	stc2	0, cr15, [r8, #-88]!	; 0xffffffa8
   18d64:			; <UNDEFINED> instruction: 0xf7eae7d0
   18d68:	svclt	0x0000ea7e
   18d6c:	andeq	fp, r3, sl, asr #29
   18d70:	andeq	r0, r0, r8, lsl #8
   18d74:	andeq	r4, r2, lr, ror #25
   18d78:	andeq	fp, r3, r0, asr #29
   18d7c:	muleq	r3, r4, lr
   18d80:	andeq	r4, r2, r6, ror #24
   18d84:	andeq	r0, r0, r4, asr r4
   18d88:	andeq	r4, r2, ip, ror ip
   18d8c:	andeq	r4, r2, r4, asr #24
   18d90:	ldmdacs	r5, {r0, fp, ip, sp}
   18d94:	blmi	10edac <ftello64@plt+0x10b230>
   18d98:			; <UNDEFINED> instruction: 0xf853447b
   18d9c:	ldrbmi	r0, [r0, -r0, lsr #32]!
   18da0:			; <UNDEFINED> instruction: 0x4770203f
   18da4:	andeq	r4, r2, r8, ror #27
   18da8:	ldrblt	r4, [r0, #2879]!	; 0xb3f
   18dac:	mrcmi	4, 1, r4, cr15, cr11, {3}
   18db0:			; <UNDEFINED> instruction: 0x46044617
   18db4:	svcvc	0x00c0b083
   18db8:	ldmibpl	sl, {r0, r2, r3, r9, sl, lr}
   18dbc:	ldrsbcc	pc, [r0, #130]	; 0x82	; <UNPREDICTABLE>
   18dc0:	teqle	r9, r0, lsl #22
   18dc4:	bcs	5606d4 <ftello64@plt+0x55cb58>
   18dc8:	ldm	pc, {r0, r1, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   18dcc:	ldcne	0, cr15, [ip], {2}
   18dd0:	bmi	12ab648 <ftello64@plt+0x12a7acc>
   18dd4:	bmi	12ab704 <ftello64@plt+0x12a7b88>
   18dd8:	bmi	12ab708 <ftello64@plt+0x12a7b8c>
   18ddc:	svcne	0x000b574a
   18de0:	svcne	0x004a541f
   18de4:	ldrbtmi	r4, [lr], #-3634	; 0xfffff1ce
   18de8:	msreq	SPSR_f, r4, lsl #2
   18dec:			; <UNDEFINED> instruction: 0xf894f7fe
   18df0:			; <UNDEFINED> instruction: 0x46334a30
   18df4:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   18df8:	strtmi	r9, [r8], -r0
   18dfc:	stc	7, cr15, [sl, #-936]	; 0xfffffc58
   18e00:	andlt	r4, r3, r8, lsr #12
   18e04:	mcrmi	13, 1, fp, cr12, cr0, {7}
   18e08:			; <UNDEFINED> instruction: 0xe7ed447e
   18e0c:			; <UNDEFINED> instruction: 0xf01e6ea0
   18e10:	tstcs	r0, r3, ror #24	; <UNPREDICTABLE>
   18e14:			; <UNDEFINED> instruction: 0xf01e4604
   18e18:			; <UNDEFINED> instruction: 0x4639fd71
   18e1c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   18e20:	bmi	9ccef8 <ftello64@plt+0x9c937c>
   18e24:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   18e28:	ldcl	7, cr15, [r4], #936	; 0x3a8
   18e2c:			; <UNDEFINED> instruction: 0xf7ea4620
   18e30:			; <UNDEFINED> instruction: 0x4628e9de
   18e34:	ldcllt	0, cr11, [r0, #12]!
   18e38:	msreq	SPSR_f, r4, lsl #2
   18e3c:			; <UNDEFINED> instruction: 0xf86cf7fe
   18e40:	bcc	78dd0 <ftello64@plt+0x75254>
   18e44:	svclt	0x00882a15
   18e48:			; <UNDEFINED> instruction: 0x4603223f
   18e4c:	andls	sp, r0, #409600	; 0x64000
   18e50:	bmi	6ea73c <ftello64@plt+0x6e6bc0>
   18e54:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   18e58:	ldcl	7, cr15, [ip], {234}	; 0xea
   18e5c:	andlt	r4, r3, r8, lsr #12
   18e60:	bmi	648628 <ftello64@plt+0x644aac>
   18e64:	ldrtmi	r4, [r9], -r3, lsl #12
   18e68:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   18e6c:	ldcl	7, cr15, [r2], {234}	; 0xea
   18e70:	andlt	r4, r3, r8, lsr #12
   18e74:	mrcmi	13, 0, fp, cr4, cr0, {7}
   18e78:			; <UNDEFINED> instruction: 0xe7b5447e
   18e7c:	ldrbtmi	r4, [lr], #-3603	; 0xfffff1ed
   18e80:	ldmdbmi	r3, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   18e84:			; <UNDEFINED> instruction: 0xf8514479
   18e88:	strb	r2, [r0, r2, lsr #32]!
   18e8c:	bmi	485364 <ftello64@plt+0x4817e8>
   18e90:	strtmi	r4, [r8], -r3, lsr #12
   18e94:			; <UNDEFINED> instruction: 0xf7ea447a
   18e98:			; <UNDEFINED> instruction: 0xe7c7ecbe
   18e9c:	strtmi	r4, [r8], -lr, lsl #20
   18ea0:			; <UNDEFINED> instruction: 0xf7ea447a
   18ea4:			; <UNDEFINED> instruction: 0xe7c1ecb8
   18ea8:	strdeq	fp, [r3], -r4
   18eac:	andeq	r0, r0, r4, asr r4
   18eb0:	andeq	r4, r2, r2, lsl #24
   18eb4:	andeq	r4, r2, r2, lsl #24
   18eb8:	andeq	r4, r2, r4, ror #23
   18ebc:	andeq	r2, r2, r6, lsl #5
   18ec0:	muleq	r2, sl, fp
   18ec4:	andeq	r4, r2, r6, lsr #23
   18ec8:	andeq	r4, r2, r8, ror #22
   18ecc:	andeq	r4, r2, r6, ror #22
   18ed0:	strdeq	r4, [r2], -ip
   18ed4:	andeq	r4, r2, ip, ror #22
   18ed8:	andeq	r4, r2, r8, ror #22
   18edc:	blmi	ff1ab9f8 <ftello64@plt+0xff1a7e7c>
   18ee0:	push	{r1, r3, r4, r5, r6, sl, lr}
   18ee4:			; <UNDEFINED> instruction: 0x46814ff0
   18ee8:			; <UNDEFINED> instruction: 0xb09158d3
   18eec:	strmi	r7, [fp], r8, asr #31
   18ef0:	movwls	r6, #63515	; 0xf81b
   18ef4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18ef8:			; <UNDEFINED> instruction: 0xffd6f7fd
   18efc:	tstle	ip, r6, lsl #28
   18f00:	ldrdeq	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
   18f04:	tstcs	r2, r8, lsr #2
   18f08:	ldmdb	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18f0c:			; <UNDEFINED> instruction: 0xf0402800
   18f10:			; <UNDEFINED> instruction: 0xf04f814d
   18f14:	strcs	r0, [r0], #-2054	; 0xfffff7fa
   18f18:	svclt	0x00c1e03f
   18f1c:	strbeq	pc, [r8, #-267]!	; 0xfffffef5	; <UNPREDICTABLE>
   18f20:	beq	45535c <ftello64@plt+0x4517e0>
   18f24:			; <UNDEFINED> instruction: 0xf04f2400
   18f28:	stcle	8, cr0, [r5], #-24	; 0xffffffe8
   18f2c:	strdcs	lr, [r2, -r1]
   18f30:	ldmdb	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18f34:			; <UNDEFINED> instruction: 0xf0002800
   18f38:	stmdbge	r3, {r0, r4, r5, r7, pc}
   18f3c:	stceq	8, cr15, [r4], {85}	; 0x55
   18f40:	stcl	7, cr15, [ip, #-936]	; 0xfffffc58
   18f44:	strmi	r9, [r7], -r3, lsl #22
   18f48:	stmiaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}^
   18f4c:	svc	0x00f2f7e9
   18f50:			; <UNDEFINED> instruction: 0xf843ab0a
   18f54:	svccs	0x00000024
   18f58:	sbchi	pc, r3, r0
   18f5c:	ldrtmi	r9, [r9], -r3, lsl #22
   18f60:	ldmeq	pc!, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip}^	; <UNPREDICTABLE>
   18f64:			; <UNDEFINED> instruction: 0xf7ea463a
   18f68:	blge	1933a8 <ftello64@plt+0x18f82c>
   18f6c:			; <UNDEFINED> instruction: 0xf84344b8
   18f70:	strcc	r7, [r1], #-36	; 0xffffffdc
   18f74:	andle	r4, ip, r6, lsr #5
   18f78:	bleq	1570d4 <ftello64@plt+0x153558>
   18f7c:	bicsle	r2, r6, r0, lsl #16
   18f80:			; <UNDEFINED> instruction: 0xf843ab0a
   18f84:	blge	15901c <ftello64@plt+0x1554a0>
   18f88:	eoreq	pc, r4, r3, asr #16
   18f8c:	adcmi	r3, r6, #16777216	; 0x1000000
   18f90:	vsra.u64	<illegal reg q14.5>, q9, #56
   18f94:	blx	17e1fb8 <ftello64@plt+0x17de43c>
   18f98:	ldmib	r9, {r3, r7, fp, ip, sp, lr, pc}^
   18f9c:	addmi	r2, sl, #1073741824	; 0x40000000
   18fa0:	rscshi	pc, ip, r0
   18fa4:	movweq	lr, #11017	; 0x2b09
   18fa8:	addmi	r3, sl, #268435456	; 0x10000000
   18fac:	addseq	pc, r9, pc, asr #32
   18fb0:	andcs	pc, r4, r9, asr #17
   18fb4:			; <UNDEFINED> instruction: 0xf0007318
   18fb8:	bl	279364 <ftello64@plt+0x2757e8>
   18fbc:	andcc	r0, r1, #134217728	; 0x8000000
   18fc0:			; <UNDEFINED> instruction: 0xf8c9428a
   18fc4:	tstvc	ip, #4
   18fc8:	sbcshi	pc, r8, r0
   18fcc:	movweq	lr, #11017	; 0x2b09
   18fd0:	addmi	r3, sl, #268435456	; 0x10000000
   18fd4:	andcs	pc, r4, r9, asr #17
   18fd8:	andhi	pc, ip, r3, lsl #17
   18fdc:	adcshi	pc, r4, r0
   18fe0:			; <UNDEFINED> instruction: 0xf8c91c53
   18fe4:			; <UNDEFINED> instruction: 0xf89b3004
   18fe8:	strbmi	r0, [sl], #-29	; 0xffffffe3
   18fec:	tstvc	r0, #-1342177272	; 0xb0000008
   18ff0:	adchi	pc, r2, r0
   18ff4:	ldrdcs	pc, [r0], -fp
   18ff8:	andeq	lr, r3, r9, lsl #22
   18ffc:			; <UNDEFINED> instruction: 0xf8c93301
   19000:	addmi	r3, fp, #4
   19004:	ldrvs	lr, [r2], #-2639	; 0xfffff5b1
   19008:			; <UNDEFINED> instruction: 0xf0007304
   1900c:	bl	279240 <ftello64@plt+0x2756c4>
   19010:	movwcc	r0, #5123	; 0x1403
   19014:	b	13e9a48 <ftello64@plt+0x13e5ecc>
   19018:			; <UNDEFINED> instruction: 0xf8c94012
   1901c:			; <UNDEFINED> instruction: 0x73203004
   19020:	bl	28d200 <ftello64@plt+0x289684>
   19024:	movwcc	r0, #5123	; 0x1403
   19028:	b	13e9a5c <ftello64@plt+0x13e5ee0>
   1902c:			; <UNDEFINED> instruction: 0xf8c92012
   19030:			; <UNDEFINED> instruction: 0x73203004
   19034:	addshi	pc, r8, r0
   19038:	andeq	lr, r3, r9, lsl #22
   1903c:	addmi	r3, fp, #67108864	; 0x4000000
   19040:	andcc	pc, r4, r9, asr #17
   19044:			; <UNDEFINED> instruction: 0xf0007302
   19048:	mrrcne	0, 8, r8, sl, cr7
   1904c:	andcs	pc, r4, r9, asr #17
   19050:	mulscs	pc, fp, r8	; <UNPREDICTABLE>
   19054:	cdpcs	4, 0, cr4, cr0, cr11, {2}
   19058:	suble	r7, r8, sl, lsl r3
   1905c:	stcge	15, cr11, [sl, #-776]	; 0xfffffcf8
   19060:	bl	184c7c <ftello64@plt+0x181100>
   19064:	stcle	6, cr0, [sp, #-536]	; 0xfffffde8
   19068:	blmi	1571c4 <ftello64@plt+0x153648>
   1906c:	ldmdavs	sl!, {r2, r5, r8, ip, sp, pc}
   19070:	strbmi	r4, [r8], -r1, lsr #12
   19074:	stmia	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19078:	strcc	r4, [r4, -r0, lsr #12]
   1907c:	ldm	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19080:	mvnsle	r4, lr, lsr #5
   19084:	blmi	172ba00 <ftello64@plt+0x1727e84>
   19088:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1908c:	blls	3f30fc <ftello64@plt+0x3ef580>
   19090:			; <UNDEFINED> instruction: 0xf040405a
   19094:	andslt	r8, r1, ip, lsr #1
   19098:	svchi	0x00f0e8bd
   1909c:	stcvc	8, cr15, [r4], {85}	; 0x55
   190a0:	strmi	r4, [r1], -r2, lsl #12
   190a4:	andcs	r4, r2, r3, asr r6
   190a8:			; <UNDEFINED> instruction: 0xf7ea9700
   190ac:	stmdacs	r0, {r2, r4, r6, fp, sp, lr, pc}
   190b0:	addshi	pc, r5, r0, asr #32
   190b4:			; <UNDEFINED> instruction: 0xf7e99804
   190b8:			; <UNDEFINED> instruction: 0xf855ef3e
   190bc:	bls	1380d4 <ftello64@plt+0x134558>
   190c0:	smlsdls	r0, r3, r6, r4
   190c4:	strmi	sl, [r1], -sl, lsl #30
   190c8:			; <UNDEFINED> instruction: 0xf8472002
   190cc:			; <UNDEFINED> instruction: 0xf7ea1024
   190d0:	stmdacs	r0, {r1, r6, fp, sp, lr, pc}
   190d4:	bls	14d6c8 <ftello64@plt+0x149b4c>
   190d8:	ldrmi	sl, [r0], #2821	; 0xb05
   190dc:	eorcs	pc, r4, r3, asr #16
   190e0:	bls	112e04 <ftello64@plt+0x10f288>
   190e4:	eorvc	pc, r4, r3, asr #16
   190e8:	ldmeq	pc!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip}^	; <UNPREDICTABLE>
   190ec:			; <UNDEFINED> instruction: 0xf8dbe73d
   190f0:	stmdacs	r0, {r3, r5, r6}
   190f4:	smlabtcs	r2, r6, r0, sp
   190f8:	ldmda	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   190fc:	sbcle	r2, r1, r0, lsl #16
   19100:	stmdbcs	r0, {r1, r3, r8, fp, ip, pc}
   19104:	bls	18d404 <ftello64@plt+0x189888>
   19108:			; <UNDEFINED> instruction: 0xf7ea4648
   1910c:	ldr	lr, [r9, r2, ror #16]!
   19110:	strbmi	r2, [r8], -r0, lsl #4
   19114:			; <UNDEFINED> instruction: 0xf7ea4611
   19118:			; <UNDEFINED> instruction: 0xf8dbe85c
   1911c:	ldmib	r9, {sp}^
   19120:	ldrb	r3, [lr, -r1, lsl #2]!
   19124:	strbmi	r2, [r8], -r0, lsl #4
   19128:			; <UNDEFINED> instruction: 0xf7ea4611
   1912c:			; <UNDEFINED> instruction: 0xf8dbe852
   19130:	ldmib	r9, {sp}^
   19134:	strb	r3, [sl, -r1, lsl #2]!
   19138:	strbmi	r2, [r8], -r0, lsl #4
   1913c:			; <UNDEFINED> instruction: 0xf7ea4611
   19140:	ldmib	r9, {r3, r6, fp, sp, lr, pc}^
   19144:	ldrb	r3, [r5, -r1, lsl #2]
   19148:	strbmi	r2, [r8], -r0, lsl #4
   1914c:			; <UNDEFINED> instruction: 0xf7ea4611
   19150:	ldmib	r9, {r6, fp, sp, lr, pc}^
   19154:	strb	r2, [r3, -r1, lsl #2]
   19158:	strbmi	r2, [r8], -r0, lsl #4
   1915c:			; <UNDEFINED> instruction: 0xf7ea4611
   19160:			; <UNDEFINED> instruction: 0xf8d9e838
   19164:	ldrb	r3, [r0, -r4]!
   19168:	strbmi	r2, [r8], -r0, lsl #4
   1916c:			; <UNDEFINED> instruction: 0xf7ea4611
   19170:			; <UNDEFINED> instruction: 0xf8dbe830
   19174:	ldmib	r9, {sp}^
   19178:	ldrb	r3, [sp, -r1, lsl #2]
   1917c:	strbmi	r2, [r8], -r0, lsl #4
   19180:			; <UNDEFINED> instruction: 0xf7ea4611
   19184:	ldmib	r9, {r1, r2, r5, fp, sp, lr, pc}^
   19188:	ldr	r2, [pc, -r1, lsl #2]
   1918c:	strbmi	r2, [r8], -r0, lsl #4
   19190:			; <UNDEFINED> instruction: 0xf7ea4611
   19194:	ldmib	r9, {r1, r2, r3, r4, fp, sp, lr, pc}^
   19198:	str	r2, [lr, -r1, lsl #2]
   1919c:	strbmi	r2, [r8], -r0, lsl #4
   191a0:			; <UNDEFINED> instruction: 0xf7ea4611
   191a4:	ldmib	r9, {r1, r2, r4, fp, sp, lr, pc}^
   191a8:	ldrbt	r2, [fp], r1, lsl #2
   191ac:	ldrdeq	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
   191b0:			; <UNDEFINED> instruction: 0xf7eaa903
   191b4:	blls	11420c <ftello64@plt+0x110690>
   191b8:	ldmeq	fp, {r0, r1, r2, r8, r9, ip, sp}^
   191bc:			; <UNDEFINED> instruction: 0xf1039305
   191c0:	vmlal.u8	q8, d8, d6
   191c4:	blx	17e21e8 <ftello64@plt+0x17de66c>
   191c8:	andls	pc, sl, r8, lsl #17
   191cc:	bmi	352d68 <ftello64@plt+0x34f1ec>
   191d0:	stmdami	ip, {r0, r2, r6, r7, r8, sp}
   191d4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   191d8:			; <UNDEFINED> instruction: 0xf0163258
   191dc:	bmi	2d8388 <ftello64@plt+0x2d480c>
   191e0:	stmdami	sl, {r0, r6, r7, r8, sp}
   191e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   191e8:			; <UNDEFINED> instruction: 0xf0163258
   191ec:			; <UNDEFINED> instruction: 0xf7eafc61
   191f0:	svclt	0x0000e83a
   191f4:	andeq	fp, r3, r0, asr #25
   191f8:	andeq	r0, r0, r8, lsl #8
   191fc:	andeq	fp, r3, r8, lsl fp
   19200:	andeq	r4, r2, ip, lsr #19
   19204:	andeq	r4, r2, r6, asr #16
   19208:	muleq	r2, ip, r9
   1920c:	andeq	r4, r2, r6, lsr r8
   19210:	addlt	fp, r3, r0, lsr r5
   19214:			; <UNDEFINED> instruction: 0x46054c17
   19218:	andcs	r4, r0, #23552	; 0x5c00
   1921c:	tstcs	r2, ip, ror r4
   19220:	stmiapl	r3!, {r3, r5, r6, r9, sl, lr}^
   19224:	movwls	r6, #6171	; 0x181b
   19228:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1922c:	svc	0x00bef7e9
   19230:	strmi	fp, [r4], -r8, lsr #19
   19234:	stmdals	r0, {r0, r3, r5, r9, sl, lr}
   19238:	mrc2	7, 2, pc, cr0, cr15, {7}
   1923c:	strtmi	r4, [r2], -r3, lsr #12
   19240:	tstcs	r5, r0, lsl #16
   19244:	bl	ed71f4 <ftello64@plt+0xed3678>
   19248:	blmi	2eba80 <ftello64@plt+0x2e7f04>
   1924c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   19250:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19254:	subsmi	r9, sl, r1, lsl #22
   19258:	andlt	sp, r3, r9, lsl #2
   1925c:	bmi	248724 <ftello64@plt+0x244ba8>
   19260:	stmdami	r8, {r0, r4, r5, r6, r7, r8, sp}
   19264:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19268:			; <UNDEFINED> instruction: 0xf0163268
   1926c:			; <UNDEFINED> instruction: 0xf7e9fc21
   19270:	svclt	0x0000effa
   19274:	andeq	fp, r3, r4, lsl #19
   19278:	andeq	r0, r0, r8, lsl #8
   1927c:	andeq	fp, r3, r4, asr r9
   19280:	andeq	r4, r2, ip, lsl r9
   19284:			; <UNDEFINED> instruction: 0x000247b6
   19288:	strdlt	fp, [r5], r0
   1928c:	andcs	r4, r0, #624	; 0x270
   19290:	strmi	r4, [r7], -r7, lsr #26
   19294:	andls	r4, r0, lr, ror r4
   19298:	blge	aaad0 <ftello64@plt+0xa6f54>
   1929c:			; <UNDEFINED> instruction: 0x46115975
   192a0:	stmdavs	sp!, {r0, r2, sp}
   192a4:			; <UNDEFINED> instruction: 0xf04f9503
   192a8:			; <UNDEFINED> instruction: 0xf7e90500
   192ac:	stmdacs	r0, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   192b0:			; <UNDEFINED> instruction: 0x4606d133
   192b4:			; <UNDEFINED> instruction: 0xf7e99802
   192b8:	bls	d4bb8 <ftello64@plt+0xd103c>
   192bc:	smladxls	r0, r3, r6, r4
   192c0:	strmi	r4, [r1], -r5, lsl #12
   192c4:			; <UNDEFINED> instruction: 0xf7e92005
   192c8:	stmiblt	r8!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}^
   192cc:	blcs	1ffedc <ftello64@plt+0x1fc360>
   192d0:	blcc	24f72c <ftello64@plt+0x24bbb0>
   192d4:	stmiapl	sl!, {r0, r3, r5, r6, r7, fp, ip}^
   192d8:	blt	4b340c <ftello64@plt+0x4af890>
   192dc:	blt	6f136c <ftello64@plt+0x6ed7f0>
   192e0:	strtmi	r6, [r8], -r3, rrx
   192e4:	svc	0x0082f7e9
   192e8:	blmi	46bb38 <ftello64@plt+0x467fbc>
   192ec:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   192f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   192f4:	subsmi	r9, sl, r3, lsl #22
   192f8:	andlt	sp, r5, r4, lsl #2
   192fc:	stmib	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   19300:	strb	r0, [lr, r0]!
   19304:	svc	0x00aef7e9
   19308:	vst1.8	{d20-d21}, [pc], fp
   1930c:	stmdami	fp, {r0, r1, r7, r8, ip, sp, lr}
   19310:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19314:			; <UNDEFINED> instruction: 0xf016327c
   19318:	bmi	29824c <ftello64@plt+0x2946d0>
   1931c:	orrvc	pc, r1, pc, asr #8
   19320:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
   19324:	rsbscc	r4, ip, #120, 8	; 0x78000000
   19328:	blx	ff0d538a <ftello64@plt+0xff0d180e>
   1932c:	andeq	fp, r3, ip, lsl #18
   19330:	andeq	r0, r0, r8, lsl #8
   19334:			; <UNDEFINED> instruction: 0x0003b8b4
   19338:	andeq	r4, r2, r0, ror r8
   1933c:	andeq	r4, r2, sl, lsl #14
   19340:	andeq	r4, r2, lr, asr r8
   19344:	strdeq	r4, [r2], -r8
   19348:	ldrbmi	r3, [r0, -r8, lsr #32]!
   1934c:	andvs	r6, r2, sl, lsl #16
   19350:	subvs	r6, r2, sl, asr #16
   19354:	svclt	0x00004770
   19358:			; <UNDEFINED> instruction: 0x4606b5f0
   1935c:			; <UNDEFINED> instruction: 0x461d4837
   19360:	addlt	r4, r9, r7, lsr fp
   19364:			; <UNDEFINED> instruction: 0x46144478
   19368:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
   1936c:			; <UNDEFINED> instruction: 0xf04f9307
   19370:	blmi	d19f78 <ftello64@plt+0xd163fc>
   19374:	cmplt	r2, #2063597568	; 0x7b000000
   19378:	bmi	d079e4 <ftello64@plt+0xd03e68>
   1937c:			; <UNDEFINED> instruction: 0xf8d3589b
   19380:	ldmdblt	r1!, {r3, r4, r8, ip}^
   19384:	blge	c7fa0 <ftello64@plt+0xc4424>
   19388:	umaalle	r4, r7, ip, r2
   1938c:	blmi	b2bc50 <ftello64@plt+0xb280d4>
   19390:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19394:	blls	1f3404 <ftello64@plt+0x1ef888>
   19398:	qdaddle	r4, sl, r4
   1939c:	andlt	r4, r9, r0, lsr #12
   193a0:	mcrne	13, 2, fp, cr10, cr0, {7}
   193a4:	stmdale	r0, {r2, r9, fp, sp}^
   193a8:			; <UNDEFINED> instruction: 0xf853a302
   193ac:	ldrmi	r2, [r3], #-34	; 0xffffffde
   193b0:	svclt	0x00004718
   193b4:			; <UNDEFINED> instruction: 0xffffffd1
   193b8:	andeq	r0, r0, r5, lsr r0
   193bc:	andeq	r0, r0, r5, asr #32
   193c0:	andeq	r0, r0, r9, asr r0
   193c4:	andeq	r0, r0, r1, lsr #32
   193c8:	eorvc	r2, r3, r0, lsl #6
   193cc:	stcge	7, cr14, [r2], {219}	; 0xdb
   193d0:	bfi	r2, r3, #10, #8
   193d4:			; <UNDEFINED> instruction: 0x46296877
   193d8:			; <UNDEFINED> instruction: 0x46204a1d
   193dc:	ldrbtmi	r6, [sl], #-2099	; 0xfffff7cd
   193e0:			; <UNDEFINED> instruction: 0xf7ea9700
   193e4:	bfi	lr, r8, (invalid: 20:14)
   193e8:			; <UNDEFINED> instruction: 0x46294a1a
   193ec:			; <UNDEFINED> instruction: 0x46206873
   193f0:			; <UNDEFINED> instruction: 0xf7ea447a
   193f4:	bfi	lr, r0, (invalid: 20:6)
   193f8:			; <UNDEFINED> instruction: 0x46296877
   193fc:			; <UNDEFINED> instruction: 0x46204a16
   19400:	ldrbtmi	r6, [sl], #-2099	; 0xfffff7cd
   19404:			; <UNDEFINED> instruction: 0xf7ea9700
   19408:	ldr	lr, [ip, r6, lsl #20]!
   1940c:			; <UNDEFINED> instruction: 0x46294a13
   19410:			; <UNDEFINED> instruction: 0x46206873
   19414:			; <UNDEFINED> instruction: 0xf7ea447a
   19418:			; <UNDEFINED> instruction: 0xe7b4e9fe
   1941c:			; <UNDEFINED> instruction: 0xf7ea4620
   19420:	strmi	lr, [r4], -r8, asr #19
   19424:			; <UNDEFINED> instruction: 0xf7e9e7b2
   19428:	bmi	3950a8 <ftello64@plt+0x39152c>
   1942c:			; <UNDEFINED> instruction: 0x71b5f44f
   19430:	ldrbtmi	r4, [sl], #-2060	; 0xfffff7f4
   19434:	addcc	r4, r8, #120, 8	; 0x78000000
   19438:	blx	ed549a <ftello64@plt+0xed191e>
   1943c:	andeq	fp, r3, ip, lsr r8
   19440:	andeq	r0, r0, r8, lsl #8
   19444:	andeq	fp, r3, ip, lsr #16
   19448:	andeq	r0, r0, r4, asr r4
   1944c:	andeq	fp, r3, r0, lsl r8
   19450:	andeq	r4, r2, sl, asr r6
   19454:	andeq	r3, r2, r0, asr #29
   19458:	andeq	r2, r2, r2, ror sl
   1945c:	andeq	r4, r2, ip, lsl r6
   19460:	andeq	r4, r2, lr, asr #14
   19464:	andeq	r4, r2, r8, ror #11
   19468:	blmi	386890 <ftello64@plt+0x382d14>
   1946c:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
   19470:			; <UNDEFINED> instruction: 0xf8d3589b
   19474:	cmplt	r0, r8, lsl r1
   19478:	stmdacs	r4, {r0, fp, ip, sp}
   1947c:	blmi	2cf49c <ftello64@plt+0x2cb920>
   19480:	bl	ea674 <ftello64@plt+0xe6af8>
   19484:			; <UNDEFINED> instruction: 0xf8d00080
   19488:	stclt	0, cr0, [r8, #-608]	; 0xfffffda0
   1948c:	vpmax.s8	d20, d0, d7
   19490:	stmdami	r7, {r0, r1, r3, r7, r8, ip}
   19494:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19498:			; <UNDEFINED> instruction: 0xf01632ac
   1949c:	svclt	0x0000fb09
   194a0:	andeq	fp, r3, r2, lsr r7
   194a4:	andeq	r0, r0, r4, asr r4
   194a8:	andeq	r4, r2, r0, lsl #14
   194ac:	andeq	r4, r2, ip, ror #13
   194b0:	andeq	r4, r2, r6, lsl #11
   194b4:	tstcs	r3, #8, 18	; 0x20000
   194b8:	ldrbtmi	fp, [r9], #-1040	; 0xfffffbf0
   194bc:	bmi	22c4e0 <ftello64@plt+0x228964>
   194c0:	ldrbtmi	r5, [sl], #-2313	; 0xfffff6f7
   194c4:	blmi	157640 <ftello64@plt+0x153ac4>
   194c8:			; <UNDEFINED> instruction: 0x1118f8d1
   194cc:	svclt	0x00982901
   194d0:			; <UNDEFINED> instruction: 0xf7ff2103
   194d4:	svclt	0x0000bf41
   194d8:	andeq	fp, r3, r6, ror #13
   194dc:	andeq	r0, r0, r4, asr r4
   194e0:	andeq	ip, r3, r6, asr #17
   194e4:	tstcs	r3, #73728	; 0x12000
   194e8:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   194ec:			; <UNDEFINED> instruction: 0x460e4d11
   194f0:	ldmdbpl	r1, {r0, r4, sl, fp, lr}^
   194f4:	ldrcc	r4, [r4], #-1148	; 0xfffffb84
   194f8:			; <UNDEFINED> instruction: 0x5118f8d1
   194fc:	stccs	6, cr4, [r1, #-136]	; 0xffffff78
   19500:	strcs	fp, [r3, #-3848]	; 0xfffff0f8
   19504:			; <UNDEFINED> instruction: 0xf7ff4629
   19508:	msrlt	SPSR_und, r7
   1950c:			; <UNDEFINED> instruction: 0xf7ea4620
   19510:	strtmi	lr, [r9], -r8, ror #16
   19514:	strmi	r2, [r3], -pc, lsr #10
   19518:	strbtpl	r1, [r5], #2082	; 0x822
   1951c:	ldrtmi	r3, [r0], -r1, lsl #4
   19520:			; <UNDEFINED> instruction: 0xf7ff2313
   19524:	stmdami	r5, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   19528:	andscc	r4, r4, r8, ror r4
   1952c:	svclt	0x0000bd70
   19530:			; <UNDEFINED> instruction: 0x0003b6b6
   19534:	andeq	r0, r0, r4, asr r4
   19538:	muleq	r3, r4, r8
   1953c:	andeq	ip, r3, r0, ror #16
   19540:	blmi	76bdb8 <ftello64@plt+0x76823c>
   19544:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   19548:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   1954c:	movwls	r6, #14363	; 0x381b
   19550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19554:	blcs	273568 <ftello64@plt+0x26f9ec>
   19558:			; <UNDEFINED> instruction: 0x4602d01e
   1955c:	blcc	20f5a4 <ftello64@plt+0x20ba28>
   19560:	ldmdale	ip, {r0, r8, r9, fp, sp}
   19564:			; <UNDEFINED> instruction: 0xf7ff3014
   19568:	bmi	559404 <ftello64@plt+0x555888>
   1956c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   19570:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19574:	subsmi	r9, sl, r3, lsl #22
   19578:	andlt	sp, r5, sl, lsl r1
   1957c:	blx	1576fa <ftello64@plt+0x153b7e>
   19580:	tstle	ip, sl, lsl #22
   19584:	stmdage	r1, {r0, r9, fp, sp, lr}
   19588:	blt	273edc <ftello64@plt+0x270360>
   1958c:	blt	6fd998 <ftello64@plt+0x6f9e1c>
   19590:			; <UNDEFINED> instruction: 0xf7ff9302
   19594:	strb	pc, [r8, pc, lsl #31]!	; <UNPREDICTABLE>
   19598:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1959c:	bmi	293538 <ftello64@plt+0x28f9bc>
   195a0:	mvnsvc	pc, pc, asr #8
   195a4:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
   195a8:	adcscc	r4, r8, #120, 8	; 0x78000000
   195ac:	blx	fe05560c <ftello64@plt+0xfe051a90>
   195b0:	cdp	7, 5, cr15, cr8, cr9, {7}
   195b4:	andeq	fp, r3, ip, asr r6
   195b8:	andeq	r0, r0, r8, lsl #8
   195bc:	andeq	fp, r3, r2, lsr r6
   195c0:	andeq	r4, r2, lr, lsr #9
   195c4:	ldrdeq	r4, [r2], -sl
   195c8:	andeq	r4, r2, r4, ror r4
   195cc:	blmi	86be54 <ftello64@plt+0x8682d8>
   195d0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   195d4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   195d8:	strmi	sl, [r6], -r1, lsl #24
   195dc:	movwls	r6, #14363	; 0x381b
   195e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   195e4:	strmi	fp, [ip], -r1, lsl #2
   195e8:	stmdblt	fp, {r0, r1, r4, r5, r8, r9, fp, sp, lr}
   195ec:	smclt	54965	; 0xd6b5
   195f0:	blvs	1d71684 <ftello64@plt+0x1d6db08>
   195f4:	bmi	631790 <ftello64@plt+0x62dc14>
   195f8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   195fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19600:	subsmi	r9, sl, r3, lsl #22
   19604:	strtmi	sp, [r8], -r1, lsr #2
   19608:	ldcllt	0, cr11, [r0, #20]!
   1960c:			; <UNDEFINED> instruction: 0xf7ff4630
   19610:			; <UNDEFINED> instruction: 0x4607fdff
   19614:	strtmi	fp, [r9], -r8, lsl #3
   19618:	stcl	7, cr15, [r6, #-932]!	; 0xfffffc5c
   1961c:	ldrtmi	r4, [r8], -r3, lsl #12
   19620:	blt	4b3990 <ftello64@plt+0x4afe14>
   19624:	ldmdbvs	sp, {r1, r5, sp, lr}
   19628:	rsbvs	fp, r5, sp, lsr #20
   1962c:	ldc	7, cr15, [ip, #-932]	; 0xfffffc5c
   19630:	teqvs	r3, #2293760	; 0x230000
   19634:	cmnvs	r3, #6488064	; 0x630000
   19638:			; <UNDEFINED> instruction: 0xf04fe7dd
   1963c:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
   19640:	ldrmi	r6, [sp], -r3, lsr #32
   19644:	movwcc	lr, #51654	; 0xc9c6
   19648:			; <UNDEFINED> instruction: 0xf7e9e7d5
   1964c:	svclt	0x0000ee0c
   19650:	ldrdeq	fp, [r3], -r0
   19654:	andeq	r0, r0, r8, lsl #8
   19658:	andeq	fp, r3, r6, lsr #11
   1965c:	tstcs	r0, r0, lsl r5
   19660:			; <UNDEFINED> instruction: 0xf7ff4604
   19664:			; <UNDEFINED> instruction: 0xf104ffb3
   19668:	ldclt	0, cr0, [r0, #-192]	; 0xffffff40
   1966c:	tstcs	r0, r0, lsl r5
   19670:			; <UNDEFINED> instruction: 0xf7ff4604
   19674:			; <UNDEFINED> instruction: 0xf104ffab
   19678:	pop	{r4, r5}
   1967c:			; <UNDEFINED> instruction: 0xf7ff4010
   19680:	svclt	0x0000bf19
   19684:	svclt	0x00f2f7ff
   19688:			; <UNDEFINED> instruction: 0x460cb538
   1968c:	strmi	r2, [r5], -r0, lsl #2
   19690:			; <UNDEFINED> instruction: 0xff9cf7ff
   19694:			; <UNDEFINED> instruction: 0xb1243530
   19698:	tstcs	r0, r0, lsr #12
   1969c:			; <UNDEFINED> instruction: 0xff96f7ff
   196a0:			; <UNDEFINED> instruction: 0x46213430
   196a4:	pop	{r3, r5, r9, sl, lr}
   196a8:			; <UNDEFINED> instruction: 0xf7ff4038
   196ac:	svclt	0x0000bf1b
   196b0:	mvnsmi	lr, sp, lsr #18
   196b4:	stmdbmi	r0!, {r0, r2, r3, r9, sl, lr}
   196b8:	bmi	82af18 <ftello64@plt+0x82739c>
   196bc:	ldrbtmi	fp, [r9], #-166	; 0xffffff5a
   196c0:	strmi	sl, [r7], -r2, lsl #24
   196c4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   196c8:			; <UNDEFINED> instruction: 0xf04f9225
   196cc:	mrslt	r0, R11_usr
   196d0:	mrccs	6, 0, r4, cr4, cr12, {0}
   196d4:	stmiavs	fp!, {r4, r8, ip, lr, pc}^
   196d8:	eorvs	fp, r3, fp, lsl sl
   196dc:	blt	33b84 <ftello64@plt+0x30008>
   196e0:	bmi	5f1868 <ftello64@plt+0x5edcec>
   196e4:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   196e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   196ec:	subsmi	r9, sl, r5, lsr #22
   196f0:	eorlt	sp, r6, r0, lsr #2
   196f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   196f8:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   196fc:	smlabbcs	r0, r4, r2, r2
   19700:			; <UNDEFINED> instruction: 0xf7e94640
   19704:	strtmi	lr, [fp], -lr, ror #31
   19708:			; <UNDEFINED> instruction: 0x46414638
   1970c:	strls	r2, [r0], -r0, lsl #4
   19710:			; <UNDEFINED> instruction: 0xf852f7f1
   19714:	stmdami	fp, {r6, r8, ip, sp, pc}
   19718:			; <UNDEFINED> instruction: 0xf0164478
   1971c:	movwcs	pc, #2123	; 0x84b	; <UNPREDICTABLE>
   19720:	stmib	r4, {r3, r4, r9, sl, lr}^
   19724:	ldrb	r3, [ip, r0, lsl #6]
   19728:	strtmi	r4, [r1], -r0, asr #12
   1972c:			; <UNDEFINED> instruction: 0xff4ef7ff
   19730:	ldrb	r6, [r6, r0, ror #16]
   19734:	ldc	7, cr15, [r6, #932]	; 0x3a4
   19738:	andeq	fp, r3, r2, ror #9
   1973c:	andeq	r0, r0, r8, lsl #8
   19740:			; <UNDEFINED> instruction: 0x0003b4ba
   19744:	andeq	r4, r2, ip, lsr r3
   19748:	stmdavs	r3, {r0, r3, r4, r8, ip, sp, pc}^
   1974c:	stmvs	r3, {r0, r1, r3, sp, lr}
   19750:	stmvs	r0, {r0, r1, r3, r6, sp, lr}
   19754:	svclt	0x00004770
   19758:			; <UNDEFINED> instruction: 0x4604b510
   1975c:	smlabblt	r0, r0, r9, r6
   19760:	andscs	fp, r4, r0, lsl sp
   19764:	bl	ff9d7710 <ftello64@plt+0xff9d3b94>
   19768:	lsrvs	r6, r1, #18
   1976c:	stmdbvs	r2!, {r0, r5, r8, ip, sp, pc}^
   19770:	mrc2	7, 5, pc, cr0, cr14, {7}
   19774:	vldrlt.16	s12, [r0, #-320]	; 0xfffffec0	; <UNPREDICTABLE>
   19778:			; <UNDEFINED> instruction: 0xf1046862
   1977c:			; <UNDEFINED> instruction: 0xf7fe014c
   19780:	stmibvs	r0!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   19784:	svclt	0x0000bd10
   19788:	msreq	SPSR_f, r0, lsl #2
   1978c:			; <UNDEFINED> instruction: 0xf7fd7fc0
   19790:	svclt	0x0000bbc3
   19794:			; <UNDEFINED> instruction: 0x460db530
   19798:	addlt	r4, r5, sl, lsl r9
   1979c:	bcs	2c40c <ftello64@plt+0x28890>
   197a0:	andls	r4, r2, #2030043136	; 0x79000000
   197a4:	stmiapl	fp, {r2, r9, sl, lr}^
   197a8:	movwls	r6, #14363	; 0x381b
   197ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   197b0:	stmdage	r2, {r2, r3, r4, r8, r9, fp, ip, lr, pc}
   197b4:	svc	0x00b8f7e9
   197b8:	stmiavs	r5, {r0, r3, r5, r9, sl, lr}^
   197bc:	ldmdbvs	r3, {r1, r9, sl, lr}^
   197c0:	strls	r4, [r1, #-1568]	; 0xfffff9e0
   197c4:	msrvc	SPSR_fs, #805306368	; 0x30000000
   197c8:	bmi	433c24 <ftello64@plt+0x4300a8>
   197cc:	strls	r3, [r0, #-1281]	; 0xfffffaff
   197d0:			; <UNDEFINED> instruction: 0xf7ea447a
   197d4:	bmi	3d385c <ftello64@plt+0x3cfce0>
   197d8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   197dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   197e0:	subsmi	r9, sl, r3, lsl #22
   197e4:	strtmi	sp, [r0], -ip, lsl #2
   197e8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   197ec:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   197f0:	ldmdahi	sl, {r0, r1, r8, r9, fp, lr, pc}
   197f4:	mlavs	r0, fp, r8, r7
   197f8:			; <UNDEFINED> instruction: 0x81226061
   197fc:	strb	r7, [sl, r3, lsr #5]!
   19800:	ldc	7, cr15, [r0, #-932]!	; 0xfffffc5c
   19804:	andeq	fp, r3, r0, lsl #8
   19808:	andeq	r0, r0, r8, lsl #8
   1980c:			; <UNDEFINED> instruction: 0x000242bc
   19810:	andeq	fp, r3, r6, asr #7
   19814:	muleq	r2, r2, r2
   19818:	tstcs	fp, r3, lsl #22
   1981c:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
   19820:	eorseq	pc, ip, r3, lsl #2
   19824:	svclt	0x00b6f7ff
   19828:	andeq	ip, r3, sl, ror #10
   1982c:	tstcs	fp, r3, lsl #22
   19830:	ldrbtmi	r6, [fp], #-2242	; 0xfffff73e
   19834:	subeq	pc, r8, r3, lsl #2
   19838:	svclt	0x00acf7ff
   1983c:	andeq	ip, r3, r6, asr r5
   19840:			; <UNDEFINED> instruction: 0xb12a6842
   19844:	tstcs	fp, r5, lsl #16
   19848:	subscc	r4, r4, r8, ror r4
   1984c:	svclt	0x00a2f7ff
   19850:	ldrmi	r4, [r0], -r3, lsl #18
   19854:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19858:	stcllt	7, cr15, [sl], #932	; 0x3a4
   1985c:	andeq	ip, r3, r0, asr #10
   19860:	andeq	r4, r2, r6, asr #4
   19864:			; <UNDEFINED> instruction: 0xb12a6902
   19868:	tstcs	fp, r5, lsl #16
   1986c:	rsbcc	r4, r0, r8, ror r4
   19870:	svclt	0x0090f7ff
   19874:	ldrmi	r4, [r0], -r3, lsl #18
   19878:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1987c:	ldcllt	7, cr15, [r8], {233}	; 0xe9
   19880:	andeq	ip, r3, ip, lsl r5
   19884:	andeq	r4, r2, r2, lsr #4
   19888:	smlawtlt	sl, r2, r8, r6
   1988c:	tstcs	fp, r5, lsl #16
   19890:	rsbcc	r4, ip, r8, ror r4
   19894:	svclt	0x007ef7ff
   19898:	ldrmi	r4, [r0], -r3, lsl #18
   1989c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   198a0:	stcllt	7, cr15, [r6], {233}	; 0xe9
   198a4:	strdeq	ip, [r3], -r8
   198a8:	strdeq	r4, [r2], -lr
   198ac:			; <UNDEFINED> instruction: 0xf890b410
   198b0:			; <UNDEFINED> instruction: 0xf0133020
   198b4:	andle	r0, r5, r1, lsl #8
   198b8:	strcs	r4, [r1], #-2594	; 0xfffff5de
   198bc:	ldrbtmi	r2, [sl], #-83	; 0xffffffad
   198c0:	rsbseq	pc, r8, r2, lsl #17
   198c4:	strle	r0, [r6, #-1882]	; 0xfffff8a6
   198c8:	subcs	r4, r3, pc, lsl sl
   198cc:	strtmi	r4, [r2], #-1146	; 0xfffffb86
   198d0:			; <UNDEFINED> instruction: 0xf8823401
   198d4:			; <UNDEFINED> instruction: 0x07980078
   198d8:	bmi	74ecf8 <ftello64@plt+0x74b17c>
   198dc:	ldrbtmi	r2, [sl], #-69	; 0xffffffbb
   198e0:	strcc	r4, [r1], #-1058	; 0xfffffbde
   198e4:	rsbseq	pc, r8, r2, lsl #17
   198e8:	strle	r0, [r6, #-1818]	; 0xfffff8e6
   198ec:	subcs	r4, r1, #24, 22	; 0x6000
   198f0:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   198f4:			; <UNDEFINED> instruction: 0xf8833401
   198f8:	stccs	0, cr2, [r3], {120}	; 0x78
   198fc:	movwcs	fp, #4044	; 0xfcc
   19900:	stmdbcs	r0, {r0, r8, r9, sp}
   19904:	movwcs	fp, #3848	; 0xf08
   19908:	bmi	4c5f5c <ftello64@plt+0x4c23e0>
   1990c:			; <UNDEFINED> instruction: 0x21204623
   19910:	rsbscc	r4, r8, #2046820352	; 0x7a000000
   19914:	movwcc	r4, #5154	; 0x1422
   19918:	blne	97928 <ftello64@plt+0x93dac>
   1991c:	mvnsle	r2, r4, lsl #22
   19920:			; <UNDEFINED> instruction: 0xf1c42c03
   19924:			; <UNDEFINED> instruction: 0xf1040303
   19928:	svclt	0x00c80401
   1992c:	ldrmi	r2, [ip], #-768	; 0xfffffd00
   19930:	movwcs	r4, #2057	; 0x809
   19934:	strmi	r4, [r4], #-1144	; 0xfffffb88
   19938:			; <UNDEFINED> instruction: 0xf8843078
   1993c:			; <UNDEFINED> instruction: 0xf85d3078
   19940:	ldrbmi	r4, [r0, -r4, lsl #22]!
   19944:	andeq	ip, r3, sl, asr #9
   19948:			; <UNDEFINED> instruction: 0x0003c4bc
   1994c:	andeq	ip, r3, sl, lsr #9
   19950:	muleq	r3, r8, r4
   19954:	andeq	ip, r3, r8, ror r4
   19958:	andeq	ip, r3, r4, asr r4
   1995c:	stmdami	r8, {r4, r8, fp, ip, sp, pc}
   19960:			; <UNDEFINED> instruction: 0x47704478
   19964:			; <UNDEFINED> instruction: 0x4603b510
   19968:	tstcs	r4, r6, lsl #24
   1996c:	ldrbtmi	r4, [ip], #-2566	; 0xfffff5fa
   19970:	ldrbtmi	r3, [sl], #-1156	; 0xfffffb7c
   19974:			; <UNDEFINED> instruction: 0xf7e94620
   19978:	strtmi	lr, [r0], -lr, asr #30
   1997c:	svclt	0x0000bd10
   19980:	andeq	r3, r2, ip, ror #4
   19984:	andeq	ip, r3, sl, lsl r4
   19988:	andeq	r6, r2, r6, lsr fp
   1998c:	tstcs	r4, r0, lsl r5
   19990:	bmi	1ac9ac <ftello64@plt+0x1a8e30>
   19994:	stmdavs	r3, {r2, r3, r4, r5, r6, sl, lr}
   19998:	ldrbtmi	r3, [sl], #-1176	; 0xfffffb68
   1999c:			; <UNDEFINED> instruction: 0xf7e94620
   199a0:	qasxmi	lr, r0, sl
   199a4:	svclt	0x0000bd10
   199a8:	strdeq	ip, [r3], -r4
   199ac:	andeq	r6, r2, lr, lsl #22
   199b0:	tstcs	r4, r0, lsl r5
   199b4:	bmi	1ac9d0 <ftello64@plt+0x1a8e54>
   199b8:	stmiavs	r3, {r2, r3, r4, r5, r6, sl, lr}^
   199bc:	ldrbtmi	r3, [sl], #-1196	; 0xfffffb54
   199c0:			; <UNDEFINED> instruction: 0xf7e94620
   199c4:	strtmi	lr, [r0], -r8, lsr #30
   199c8:	svclt	0x0000bd10
   199cc:	ldrdeq	ip, [r3], -r0
   199d0:	andeq	r6, r2, sl, ror #21
   199d4:	ldmdblt	r3, {r0, r1, r8, fp, sp, lr}
   199d8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   199dc:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
   199e0:	ldrlt	r2, [r0, #-276]	; 0xfffffeec
   199e4:			; <UNDEFINED> instruction: 0xf1004478
   199e8:	bmi	15acf0 <ftello64@plt+0x157174>
   199ec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   199f0:	svc	0x0010f7e9
   199f4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   199f8:	strdeq	r3, [r2], -r2
   199fc:	andeq	ip, r3, r4, lsr #7
   19a00:			; <UNDEFINED> instruction: 0x00026aba
   19a04:	mvnsmi	lr, #737280	; 0xb4000
   19a08:			; <UNDEFINED> instruction: 0x460c4691
   19a0c:			; <UNDEFINED> instruction: 0xf7ff4680
   19a10:	strdcs	pc, [r0, -pc]
   19a14:			; <UNDEFINED> instruction: 0xf7e94607
   19a18:	strmi	lr, [r5], -r8, ror #22
   19a1c:			; <UNDEFINED> instruction: 0xf7e94638
   19a20:			; <UNDEFINED> instruction: 0xf7e9ed56
   19a24:	ldmdacs	r4, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   19a28:			; <UNDEFINED> instruction: 0x4606d81d
   19a2c:			; <UNDEFINED> instruction: 0x4632b1bc
   19a30:	strtmi	r4, [r0], -r9, lsr #12
   19a34:	bl	fe9d79e0 <ftello64@plt+0xfe9d3e64>
   19a38:	ldrtmi	r6, [r8], -fp, ror #17
   19a3c:			; <UNDEFINED> instruction: 0xf8c8ba1b
   19a40:	stmdbvs	fp!, {r4, r5, ip, sp}
   19a44:			; <UNDEFINED> instruction: 0xf8c8ba1b
   19a48:			; <UNDEFINED> instruction: 0xf7e93034
   19a4c:			; <UNDEFINED> instruction: 0xf1b9eb0e
   19a50:	andle	r0, r1, r0, lsl #30
   19a54:	andvs	pc, r0, r9, asr #17
   19a58:	pop	{r5, r9, sl, lr}
   19a5c:			; <UNDEFINED> instruction: 0xf7e983f8
   19a60:	strmi	lr, [r4], -sl, ror #20
   19a64:	blmi	1939f8 <ftello64@plt+0x18fe7c>
   19a68:	andcc	pc, sl, #64, 4
   19a6c:	stmdami	r5, {r2, r8, fp, lr}
   19a70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   19a74:	ldrbtmi	r3, [r8], #-972	; 0xfffffc34
   19a78:			; <UNDEFINED> instruction: 0xf82af016
   19a7c:	andeq	r4, r2, r0, lsl r1
   19a80:	andeq	r3, r2, sl, lsr #31
   19a84:	andeq	r0, r2, lr, asr #19
   19a88:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   19a8c:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
   19a90:	strdlt	r4, [r8], ip
   19a94:	cfmadd32ge	mvax0, mvfx4, mvfx2, mvfx12
   19a98:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   19a9c:	bge	6b2f8 <ftello64@plt+0x6777c>
   19aa0:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
   19aa4:			; <UNDEFINED> instruction: 0xf04f9307
   19aa8:			; <UNDEFINED> instruction: 0xf7ff0300
   19aac:	orrslt	pc, ip, fp, lsr #31
   19ab0:	subeq	r9, fp, r1, lsl #18
   19ab4:	adcmi	r3, fp, #67108864	; 0x4000000
   19ab8:			; <UNDEFINED> instruction: 0x4630d81a
   19abc:			; <UNDEFINED> instruction: 0xf0194622
   19ac0:	bmi	497f2c <ftello64@plt+0x4943b0>
   19ac4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   19ac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19acc:	subsmi	r9, sl, r7, lsl #22
   19ad0:	strtmi	sp, [r0], -ip, lsl #2
   19ad4:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   19ad8:	subeq	r9, r0, r1, lsl #16
   19adc:			; <UNDEFINED> instruction: 0xf7e93001
   19ae0:	stmdbls	r1, {r2, r4, r6, r9, fp, sp, lr, pc}
   19ae4:	stmdacs	r0, {r2, r9, sl, lr}
   19ae8:	strb	sp, [sl, r7, ror #3]!
   19aec:	bl	feed7a98 <ftello64@plt+0xfeed3f1c>
   19af0:	strtmi	r4, [sl], -r6, lsl #18
   19af4:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   19af8:	mvncc	r4, r8, ror r4
   19afc:	mrc2	0, 4, pc, cr6, cr5, {0}
   19b00:	andeq	fp, r3, r0, lsl r1
   19b04:	andeq	r0, r0, r8, lsl #8
   19b08:	ldrdeq	fp, [r3], -sl
   19b0c:	andeq	r4, r2, sl, lsl #1
   19b10:			; <UNDEFINED> instruction: 0x00023fb0
   19b14:	mvnsmi	lr, #737280	; 0xb4000
   19b18:	ldrmi	r4, [r6], -sp, lsl #12
   19b1c:			; <UNDEFINED> instruction: 0xf7e94680
   19b20:	stmdacs	r8!, {r5, r6, r8, sl, fp, sp, lr, pc}
   19b24:	svclt	0x00154604
   19b28:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   19b2c:			; <UNDEFINED> instruction: 0x46482033
   19b30:	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
   19b34:	addmi	sp, r6, #56	; 0x38
   19b38:	stccs	3, cr13, [r8], #-280	; 0xfffffee8
   19b3c:	movwcs	sp, #301	; 0x12d
   19b40:	ldrmi	r2, [sl], -r0, lsr #32
   19b44:			; <UNDEFINED> instruction: 0x0799e011
   19b48:	eorsvc	fp, r0, r5, lsl #30
   19b4c:	strtmi	r3, [r1], -r2, lsl #4
   19b50:	svclt	0x0016463e
   19b54:	stmiane	pc!, {r2, r4, r9, sl, lr}	; <UNPREDICTABLE>
   19b58:	blcs	52b388 <ftello64@plt+0x52780c>
   19b5c:			; <UNDEFINED> instruction: 0xf818d00f
   19b60:	blcs	9ddb74 <ftello64@plt+0x9d9ff8>
   19b64:	andsle	r7, r0, r1, lsr r0
   19b68:	mrrcne	3, 0, r3, r4, cr1
   19b6c:	stmdbne	pc!, {r1, r2, r3, r5, r7, fp, ip}	; <UNPREDICTABLE>
   19b70:	mvnle	r2, r0, lsl #22
   19b74:	mulne	r0, r8, r8
   19b78:	strtmi	r5, [r2], -r9, lsr #9
   19b7c:	ldrshtvc	lr, [r0], -r4
   19b80:			; <UNDEFINED> instruction: 0xf8981ca2
   19b84:	eorsvc	r1, r9, r4, lsl r0
   19b88:	strcc	lr, [r2], #-2030	; 0xfffff812
   19b8c:	strmi	r2, [r1, #768]!	; 0x300
   19b90:	tstle	sp, fp, lsr r0
   19b94:	pop	{r3, r5, r9, sl, lr}
   19b98:			; <UNDEFINED> instruction: 0x464183f8
   19b9c:			; <UNDEFINED> instruction: 0xf7e94628
   19ba0:	strtmi	lr, [r8], -r0, lsl #24
   19ba4:	mvnshi	lr, #12386304	; 0xbd0000
   19ba8:	stmib	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19bac:	strb	r4, [r4, r5, lsl #12]
   19bb0:			; <UNDEFINED> instruction: 0xf44f4b09
   19bb4:	stmdbmi	r9, {r3, r4, r6, r9, ip, sp, lr}
   19bb8:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
   19bbc:			; <UNDEFINED> instruction: 0xf5034479
   19bc0:	ldrbtmi	r7, [r8], #-900	; 0xfffffc7c
   19bc4:			; <UNDEFINED> instruction: 0xff84f015
   19bc8:	ldrtmi	r4, [r2], -r6, lsl #18
   19bcc:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   19bd0:	mvnscc	r4, r8, ror r4
   19bd4:	mcr2	0, 1, pc, cr10, cr5, {0}	; <UNPREDICTABLE>
   19bd8:	andeq	r3, r2, r6, asr #31
   19bdc:	andeq	r3, r2, r0, ror #28
   19be0:	andeq	r3, r2, r2, lsl #30
   19be4:			; <UNDEFINED> instruction: 0x00023fb2
   19be8:	ldrdeq	r3, [r2], -r8
   19bec:	mvnsmi	lr, sp, lsr #18
   19bf0:	stclmi	0, cr11, [r0], #-536	; 0xfffffde8
   19bf4:	bmi	182b410 <ftello64@plt+0x1827894>
   19bf8:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
   19bfc:	stmiapl	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}
   19c00:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   19c04:			; <UNDEFINED> instruction: 0xf04f9205
   19c08:	bmi	175a410 <ftello64@plt+0x1756894>
   19c0c:	ldmvs	fp!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}
   19c10:	strtle	r0, [r0], #-2011	; 0xfffff825
   19c14:	blcc	79bc8 <ftello64@plt+0x7604c>
   19c18:	stmdale	ip, {r0, r2, r4, r8, r9, fp, sp}
   19c1c:			; <UNDEFINED> instruction: 0xf003e8df
   19c20:	bleq	126c14c <ftello64@plt+0x12685d0>
   19c24:	bleq	2dc858 <ftello64@plt+0x2d8cdc>
   19c28:	bleq	2dc85c <ftello64@plt+0x2d8ce0>
   19c2c:	strpl	r0, [fp], #-2827	; 0xfffff4f5
   19c30:	strtpl	r2, [r0], #-97	; 0xffffff9f
   19c34:	strcs	r2, [r4], #-11
   19c38:	strcs	pc, [r0], #-704	; 0xfffffd40
   19c3c:	blmi	13ac588 <ftello64@plt+0x13a8a0c>
   19c40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19c44:	blls	173cb4 <ftello64@plt+0x170138>
   19c48:			; <UNDEFINED> instruction: 0xf040405a
   19c4c:			; <UNDEFINED> instruction: 0x46208090
   19c50:	pop	{r1, r2, ip, sp, pc}
   19c54:	stmdami	ip, {r4, r5, r6, r7, r8, pc}^
   19c58:			; <UNDEFINED> instruction: 0xf0154478
   19c5c:	ldrb	pc, [r9, r3, asr #28]	; <UNPREDICTABLE>
   19c60:			; <UNDEFINED> instruction: 0xf01d6ea8
   19c64:			; <UNDEFINED> instruction: 0x4680fd39
   19c68:	rsbsle	r2, r0, r0, lsl #16
   19c6c:	blcs	5b9c20 <ftello64@plt+0x5b60a4>
   19c70:	blcs	4cde20 <ftello64@plt+0x4ca2a4>
   19c74:	bmi	118de48 <ftello64@plt+0x118a2cc>
   19c78:	mcrvs	4, 7, r4, cr12, cr10, {3}
   19c7c:	strbmi	sl, [r3], -r4, lsl #16
   19c80:	strls	r2, [r0], #-256	; 0xffffff00
   19c84:	ldc	7, cr15, [sl, #932]!	; 0x3a4
   19c88:	strbmi	r4, [r0], -r4, lsl #12
   19c8c:	b	febd7c38 <ftello64@plt+0xfebd40bc>
   19c90:	bicsle	r2, r3, r0, lsl #24
   19c94:	ldrtmi	r9, [r1], -r4, lsl #16
   19c98:	cdp	7, 5, cr15, cr0, cr9, {7}
   19c9c:	stmdacs	r0, {r7, r9, sl, lr}
   19ca0:	ldmvs	ip!, {r1, r2, r4, r5, ip, lr, pc}
   19ca4:	streq	pc, [r1], #-20	; 0xffffffec
   19ca8:	stmdals	r4, {r1, r3, r5, r8, ip, lr, pc}
   19cac:	b	1657c58 <ftello64@plt+0x16540dc>
   19cb0:	cdpvs	7, 14, cr14, cr12, cr4, {6}
   19cb4:	bmi	dc3ccc <ftello64@plt+0xdc0150>
   19cb8:	fdvvse	f2, f3, f0
   19cbc:	strls	r4, [r0], #-1146	; 0xfffffb86
   19cc0:	ldc	7, cr15, [ip, #932]	; 0x3a4
   19cc4:	strb	r4, [r3, r4, lsl #12]!
   19cc8:	stmdage	r4, {r2, r3, r5, r8, r9, sl, fp, sp, lr}
   19ccc:	smlattcs	r0, sl, lr, r6
   19cd0:	stmib	sp, {r0, r1, r3, r5, r7, r9, sl, fp, sp, lr}^
   19cd4:	bmi	be2cdc <ftello64@plt+0xbdf160>
   19cd8:			; <UNDEFINED> instruction: 0xf7e9447a
   19cdc:			; <UNDEFINED> instruction: 0x4604ed90
   19ce0:	svcvs	0x006ce7d6
   19ce4:	svcvs	0x002aa804
   19ce8:	cdpvs	1, 14, cr2, cr11, cr0, {0}
   19cec:	strcs	lr, [r1], #-2509	; 0xfffff633
   19cf0:	movwls	r4, #2601	; 0xa29
   19cf4:	mcrvs	4, 5, r4, cr11, cr10, {3}
   19cf8:	stc	7, cr15, [r0, #932]	; 0x3a4
   19cfc:	strb	r4, [r7, r4, lsl #12]
   19d00:	ldrtmi	r4, [r1], -r6, lsr #16
   19d04:	strcs	r2, [r0], #-532	; 0xfffffdec
   19d08:			; <UNDEFINED> instruction: 0xf0154478
   19d0c:	strb	pc, [ip, r3, lsl #29]	; <UNPREDICTABLE>
   19d10:	strtmi	r4, [r8], -r2, asr #12
   19d14:	strcs	r4, [r1], #-1601	; 0xfffff9bf
   19d18:	mrc2	7, 5, pc, cr6, cr15, {7}
   19d1c:	strcs	pc, [r0], #-704	; 0xfffffd40
   19d20:	ldmdami	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   19d24:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   19d28:	ldc2	0, cr15, [r2, #-84]	; 0xffffffac
   19d2c:			; <UNDEFINED> instruction: 0xf7e94628
   19d30:			; <UNDEFINED> instruction: 0xf8c6ea5e
   19d34:			; <UNDEFINED> instruction: 0xf8c68000
   19d38:			; <UNDEFINED> instruction: 0xf8c68004
   19d3c:			; <UNDEFINED> instruction: 0xf8c68008
   19d40:			; <UNDEFINED> instruction: 0xf8c6800c
   19d44:			; <UNDEFINED> instruction: 0xe7b08010
   19d48:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   19d4c:			; <UNDEFINED> instruction: 0xf7e9e795
   19d50:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   19d54:	addlt	sp, r0, #158	; 0x9e
   19d58:	strvc	pc, [r0], #-64	; 0xffffffc0
   19d5c:	cdpvs	7, 10, cr14, cr8, cr14, {3}
   19d60:	stc2l	0, cr15, [lr, #-116]	; 0xffffff8c
   19d64:	addle	r2, r6, r0, lsl #16
   19d68:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
   19d6c:			; <UNDEFINED> instruction: 0xf7e9e785
   19d70:	svclt	0x0000ea7a
   19d74:	andeq	sl, r3, r6, lsr #31
   19d78:	andeq	r0, r0, r8, lsl #8
   19d7c:	andeq	sl, r3, r0, lsr #31
   19d80:	andeq	r0, r0, r4, asr r4
   19d84:	andeq	sl, r3, r0, ror #30
   19d88:	ldrdeq	r3, [r2], -ip
   19d8c:	andeq	r3, r2, r4, asr #18
   19d90:	andeq	r3, r2, r4, ror #17
   19d94:	andeq	r3, r2, r4, lsr #17
   19d98:	andeq	r3, r2, r0, ror #16
   19d9c:	andeq	r3, r2, ip, ror #28
   19da0:	andeq	r3, r2, sl, lsr #28
   19da4:	andeq	r3, r2, r6, lsl #27
   19da8:	muleq	r2, r6, sp
   19dac:	blmi	6ac618 <ftello64@plt+0x6a8a9c>
   19db0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   19db4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   19db8:	strbtmi	r4, [lr], -sp, lsl #12
   19dbc:	movwls	r6, #22555	; 0x581b
   19dc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19dc4:	movwcs	r4, #1585	; 0x631
   19dc8:			; <UNDEFINED> instruction: 0xf7ff602b
   19dcc:	strmi	pc, [r4], -pc, lsl #30
   19dd0:	bmi	4c6318 <ftello64@plt+0x4c279c>
   19dd4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   19dd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19ddc:	subsmi	r9, sl, r5, lsl #22
   19de0:	strtmi	sp, [r0], -lr, lsl #2
   19de4:	ldcllt	0, cr11, [r0, #28]!
   19de8:			; <UNDEFINED> instruction: 0xf7e92029
   19dec:	strmi	lr, [r7], -lr, asr #17
   19df0:	ldrtmi	fp, [r0], -r0, asr #2
   19df4:	tstcs	r4, sl, lsr r6
   19df8:			; <UNDEFINED> instruction: 0xff7cf018
   19dfc:	strb	r6, [r8, pc, lsr #32]!
   19e00:	b	c57dac <ftello64@plt+0xc54230>
   19e04:	ldc	7, cr15, [r2], {233}	; 0xe9
   19e08:	stmdacs	r0, {r2, r9, sl, lr}
   19e0c:	vmla.i<illegal width 8>	d29, d16, d1[4]
   19e10:	ldrb	r2, [lr, r0, lsl #8]
   19e14:	strdeq	sl, [r3], -r0
   19e18:	andeq	r0, r0, r8, lsl #8
   19e1c:	andeq	sl, r3, sl, asr #27
   19e20:	ldrblt	r6, [r0, #-2563]!	; 0xfffff5fd
   19e24:	ldmdblt	fp, {r2, r9, sl, lr}
   19e28:	movwne	lr, #43472	; 0xa9d0
   19e2c:	cmple	r6, #-1879048183	; 0x90000009
   19e30:			; <UNDEFINED> instruction: 0xf01b4620
   19e34:	bvs	918500 <ftello64@plt+0x914984>
   19e38:	blcs	1b654 <ftello64@plt+0x17ad8>
   19e3c:	ldmib	r4, {r2, r3, r5, r8, ip, lr, pc}^
   19e40:	addsmi	r2, r3, #671088640	; 0x28000000
   19e44:	stmdbvs	r0!, {r3, r5, r8, fp, ip, lr, pc}
   19e48:	blvs	9a0f94 <ftello64@plt+0x99d418>
   19e4c:			; <UNDEFINED> instruction: 0x61203001
   19e50:	adcvs	r6, r1, #96, 18	; 0x180000
   19e54:	andeq	pc, r0, r0, asr #2
   19e58:	ldfpls	f6, [r6], #384	; 0x180
   19e5c:	b	116a890 <ftello64@plt+0x1166d14>
   19e60:	stmdale	r7!, {r1, r2, r9, sl, lr}
   19e64:			; <UNDEFINED> instruction: 0xf01b4620
   19e68:	bvs	9184cc <ftello64@plt+0x914950>
   19e6c:	addlt	r0, r5, #0, 4
   19e70:	blcs	2ab4c <ftello64@plt+0x26fd0>
   19e74:	ldmib	r4, {r0, r2, r3, r5, r8, ip, lr, pc}^
   19e78:	addsmi	r2, r3, #671088640	; 0x28000000
   19e7c:	stmdbvs	r3!, {r0, r3, r5, r8, fp, ip, lr, pc}
   19e80:	blvs	820fcc <ftello64@plt+0x81d450>
   19e84:	movwcc	r6, #4769	; 0x12a1
   19e88:			; <UNDEFINED> instruction: 0x61236961
   19e8c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   19e90:	stfpls	f6, [r0], {97}	; 0x61
   19e94:	ldcllt	3, cr4, [r0, #-160]!	; 0xffffff60
   19e98:			; <UNDEFINED> instruction: 0xf01b4620
   19e9c:	bvs	918498 <ftello64@plt+0x91491c>
   19ea0:	vst3.8	{d0-d2}, [r6], r6
   19ea4:			; <UNDEFINED> instruction: 0x432e067f
   19ea8:	bicsle	r2, fp, r0, lsl #22
   19eac:	movwne	lr, #43476	; 0xa9d4
   19eb0:	ldmible	r7, {r0, r1, r3, r7, r9, lr}^
   19eb4:	mcrrne	9, 2, r6, sl, cr0	; <UNPREDICTABLE>
   19eb8:	andcc	r6, r1, r5, lsr #22
   19ebc:	stmdbvs	r0!, {r5, r8, sp, lr}^
   19ec0:			; <UNDEFINED> instruction: 0xf14062a2
   19ec4:	cmnvs	r0, r0
   19ec8:	addsmi	r5, r3, #27904	; 0x6d00
   19ecc:	strcs	lr, [r5, #-2630]	; 0xfffff5ba
   19ed0:			; <UNDEFINED> instruction: 0x4620d8d5
   19ed4:			; <UNDEFINED> instruction: 0xf960f01b
   19ed8:			; <UNDEFINED> instruction: 0x4328b2c0
   19edc:	stmdbvs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   19ee0:	blvs	961010 <ftello64@plt+0x95d494>
   19ee4:			; <UNDEFINED> instruction: 0x61203001
   19ee8:	adcvs	r6, r2, #96, 18	; 0x180000
   19eec:	andeq	pc, r0, r0, asr #2
   19ef0:	stfple	f6, [sp], #-384	; 0xfffffe80
   19ef4:	str	r0, [r4, sp, lsr #12]!
   19ef8:			; <UNDEFINED> instruction: 0x4604b538
   19efc:	ldmdblt	fp, {r0, r1, r9, fp, sp, lr}
   19f00:	andne	lr, sl, #208, 18	; 0x340000
   19f04:	tstle	lr, #268435465	; 0x10000009
   19f08:			; <UNDEFINED> instruction: 0xf01b4620
   19f0c:	bvs	918428 <ftello64@plt+0x9148ac>
   19f10:	vst1.8	{d0-d3}, [r0], r0
   19f14:	stmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r8, sl, lr}
   19f18:	andcc	lr, sl, #212, 18	; 0x350000
   19f1c:	andle	r4, ip, #805306377	; 0x30000009
   19f20:	mrrcne	9, 2, r6, r9, cr2	; <UNPREDICTABLE>
   19f24:	adcvs	r6, r1, #32, 22	; 0x8000
   19f28:	stmdbvs	r1!, {r0, r9, ip, sp}^
   19f2c:			; <UNDEFINED> instruction: 0xf1416122
   19f30:	cmnvs	r1, r0, lsl #2
   19f34:			; <UNDEFINED> instruction: 0x43285cc0
   19f38:			; <UNDEFINED> instruction: 0x4620bd38
   19f3c:			; <UNDEFINED> instruction: 0xf92cf01b
   19f40:			; <UNDEFINED> instruction: 0x4328b2c0
   19f44:	stmdbvs	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   19f48:	blvs	96107c <ftello64@plt+0x95d500>
   19f4c:			; <UNDEFINED> instruction: 0x61203001
   19f50:	adcvs	r6, r3, #96, 18	; 0x180000
   19f54:	andeq	pc, r0, r0, asr #2
   19f58:	stfple	f6, [sp], #-384	; 0xfffffe80
   19f5c:	ldrb	r0, [sp, sp, lsr #4]
   19f60:			; <UNDEFINED> instruction: 0x4605b5f8
   19f64:			; <UNDEFINED> instruction: 0x460c4e1c
   19f68:	ldrbtmi	r6, [lr], #-2058	; 0xfffff7f6
   19f6c:	tstlt	sl, r0, lsr r8
   19f70:	andle	r0, sl, r1, asr r7
   19f74:	eorle	r1, r0, fp, ror #24
   19f78:			; <UNDEFINED> instruction: 0x462a4918
   19f7c:			; <UNDEFINED> instruction: 0xf7e94479
   19f80:	stmdavs	r3!, {r1, r6, r8, sl, fp, sp, lr, pc}
   19f84:	eorvs	r3, r3, r1, lsl #6
   19f88:			; <UNDEFINED> instruction: 0xf64abdf8
   19f8c:			; <UNDEFINED> instruction: 0xf64a23ab
   19f90:			; <UNDEFINED> instruction: 0xf6ca27a8
   19f94:			; <UNDEFINED> instruction: 0xf6c223aa
   19f98:			; <UNDEFINED> instruction: 0xf64a27aa
   19f9c:			; <UNDEFINED> instruction: 0xf6c021aa
   19fa0:	blx	e2652 <ftello64@plt+0xdead6>
   19fa4:	bl	fec76bb4 <ftello64@plt+0xfec73038>
   19fa8:	movwle	r0, #61427	; 0xeff3
   19fac:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   19fb0:	stc	7, cr15, [r8, #-932]!	; 0xfffffc5c
   19fb4:	ldmdavs	r0!, {r0, r1, r3, r5, r6, sl, fp, ip}
   19fb8:	stmdbmi	sl, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   19fbc:			; <UNDEFINED> instruction: 0xf7e94479
   19fc0:	stmdavs	r3!, {r1, r5, r8, sl, fp, sp, lr, pc}
   19fc4:	eorvs	r3, r3, r1, lsl #6
   19fc8:			; <UNDEFINED> instruction: 0x4601bdf8
   19fcc:			; <UNDEFINED> instruction: 0xf7e92020
   19fd0:	ldmdavs	r0!, {r2, r4, r9, fp, sp, lr, pc}
   19fd4:	svclt	0x0000e7ce
   19fd8:	strdeq	fp, [r3], -r2
   19fdc:	andeq	r3, r2, r4, lsr sp
   19fe0:	strdeq	r3, [r2], -r2
   19fe4:	andeq	r3, r2, ip, ror #25
   19fe8:	strcs	pc, [r8, #-2271]	; 0xfffff721
   19fec:	strcc	pc, [r8, #-2271]	; 0xfffff721
   19ff0:	push	{r1, r3, r4, r5, r6, sl, lr}
   19ff4:	strdlt	r4, [r9], r0
   19ff8:			; <UNDEFINED> instruction: 0x460658d3
   19ffc:	strmi	r6, [sp], -r4, lsl #16
   1a000:	movwls	r6, #30747	; 0x781b
   1a004:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a008:			; <UNDEFINED> instruction: 0xf0002900
   1a00c:	bvs	8fa33c <ftello64@plt+0x8f67c0>
   1a010:			; <UNDEFINED> instruction: 0xf0402b00
   1a014:	ldmib	r4, {r0, r3, r4, r7, pc}^
   1a018:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1a01c:	addshi	pc, r4, r0, lsl #1
   1a020:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1a024:	andcc	r6, r1, #33792	; 0x8400
   1a028:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1a02c:			; <UNDEFINED> instruction: 0xf14262a0
   1a030:	sfmcs	f0, 4, [r1, #-0]
   1a034:			; <UNDEFINED> instruction: 0xf8116162
   1a038:			; <UNDEFINED> instruction: 0xf000b003
   1a03c:	bvs	8fa278 <ftello64@plt+0x8f66fc>
   1a040:			; <UNDEFINED> instruction: 0xf1bb1eaf
   1a044:			; <UNDEFINED> instruction: 0xf0000f00
   1a048:	blcs	3a384 <ftello64@plt+0x36808>
   1a04c:			; <UNDEFINED> instruction: 0x81baf040
   1a050:			; <UNDEFINED> instruction: 0x2c0ae9d4
   1a054:			; <UNDEFINED> instruction: 0xf0804562
   1a058:	stmdbvs	r1!, {r0, r2, r4, r5, r7, r8, pc}
   1a05c:	stmdbvs	r0!, {r0, r9, ip, sp}^
   1a060:	adcvs	r3, r2, #1073741824	; 0x40000000
   1a064:	andeq	pc, r0, r0, asr #2
   1a068:			; <UNDEFINED> instruction: 0x61212f03
   1a06c:	shadd8mi	fp, sp, ip
   1a070:			; <UNDEFINED> instruction: 0x61604699
   1a074:	ldrmi	sp, [r4, #2418]	; 0x972
   1a078:	vmin.s8	d20, d16, d9
   1a07c:	stmdbvs	r1!, {r1, r2, r4, r6, r7, pc}
   1a080:	blvs	8211e4 <ftello64@plt+0x81d668>
   1a084:			; <UNDEFINED> instruction: 0x61213101
   1a088:	adcvs	r6, r7, #1589248	; 0x184000
   1a08c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1a090:	stfpls	f6, [r0], {97}	; 0x61
   1a094:	andseq	pc, r8, sp, lsl #17
   1a098:			; <UNDEFINED> instruction: 0xf0402b00
   1a09c:	ldmib	r4, {r4, r6, r7, pc}^
   1a0a0:	addsmi	r2, sl, #671088640	; 0x28000000
   1a0a4:	sbchi	pc, fp, r0, lsl #1
   1a0a8:	mrrcne	9, 2, r6, r7, cr1	; <UNPREDICTABLE>
   1a0ac:	tstcc	r1, r0, lsr #22
   1a0b0:	stmdbvs	r1!, {r0, r5, r8, sp, lr}^
   1a0b4:			; <UNDEFINED> instruction: 0xf14162a7
   1a0b8:	cmnvs	r1, r0, lsl #2
   1a0bc:			; <UNDEFINED> instruction: 0xf88d5c82
   1a0c0:	bvs	fe8a212c <ftello64@plt+0xfe89e5b0>
   1a0c4:			; <UNDEFINED> instruction: 0xf080429a
   1a0c8:	stmdbvs	r1!, {r1, r2, r6, r7, pc}
   1a0cc:	blvs	821230 <ftello64@plt+0x81d6b4>
   1a0d0:			; <UNDEFINED> instruction: 0x61213101
   1a0d4:	adcvs	r6, r7, #1589248	; 0x184000
   1a0d8:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1a0dc:	stfpls	f6, [r2], {97}	; 0x61
   1a0e0:	andscs	pc, sl, sp, lsl #17
   1a0e4:	addsmi	r6, sl, #663552	; 0xa2000
   1a0e8:	sbchi	pc, r1, r0, lsl #1
   1a0ec:	mrrcne	9, 2, r6, r0, cr3	; <UNPREDICTABLE>
   1a0f0:	movwcc	r6, #6945	; 0x1b21
   1a0f4:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1a0f8:			; <UNDEFINED> instruction: 0xf14362a0
   1a0fc:	cmnvs	r3, r0, lsl #6
   1a100:			; <UNDEFINED> instruction: 0xf8bd5c8f
   1a104:	vqadd.s8	d17, d7, d8
   1a108:	svcne	0x00ab0267
   1a10c:	andsvc	pc, fp, sp, lsl #17
   1a110:			; <UNDEFINED> instruction: 0xf0004291
   1a114:	bmi	ffe7a44c <ftello64@plt+0xffe768d0>
   1a118:	ldmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}^
   1a11c:			; <UNDEFINED> instruction: 0xf0002f00
   1a120:	ldrmi	r8, [sp], -lr, asr #3
   1a124:			; <UNDEFINED> instruction: 0x464b48f6
   1a128:			; <UNDEFINED> instruction: 0x465a49f6
   1a12c:	smlsdxcs	r0, r8, r4, r4
   1a130:	sxtahmi	r4, r8, r9, ror #8
   1a134:			; <UNDEFINED> instruction: 0xf7e96800
   1a138:	ldmvs	r3!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
   1a13c:	strvc	lr, [r3, -sp, asr #19]
   1a140:			; <UNDEFINED> instruction: 0xf04fb9bb
   1a144:	eors	r0, r4, r0, lsl #20
   1a148:			; <UNDEFINED> instruction: 0xf01b4620
   1a14c:	stccs	8, cr15, [r1, #-148]	; 0xffffff6c
   1a150:	blx	fe058ad6 <ftello64@plt+0xfe054f5a>
   1a154:	svcge	0x0073f47f
   1a158:	strtmi	r2, [r9], r0, lsl #10
   1a15c:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
   1a160:	svccs	0x0000685f
   1a164:	ssatmi	sp, #25, lr, asr #3
   1a168:	strvc	lr, [r3, -sp, asr #19]
   1a16c:	blcs	34440 <ftello64@plt+0x308c4>
   1a170:	ldmdbvs	r2!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   1a174:	mvnle	r2, r0, lsl #20
   1a178:	rsbsle	r2, sp, r0, lsl #30
   1a17c:			; <UNDEFINED> instruction: 0xf0402f02
   1a180:	ldmdavs	r1!, {r0, r2, r3, r7, pc}^
   1a184:	beq	396810 <ftello64@plt+0x392c94>
   1a188:	beq	156278 <ftello64@plt+0x1526fc>
   1a18c:	addhi	pc, sp, r0, asr #32
   1a190:			; <UNDEFINED> instruction: 0xf8c39a04
   1a194:			; <UNDEFINED> instruction: 0x46d0803c
   1a198:	subcs	pc, r0, r3, lsl #17
   1a19c:	orrsvs	r9, sl, #12288	; 0x3000
   1a1a0:	blmi	ff6d21c4 <ftello64@plt+0xff6ce648>
   1a1a4:	strmi	r4, [r8], sl, lsl #13
   1a1a8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a1ac:			; <UNDEFINED> instruction: 0xf0402a00
   1a1b0:	strbmi	r8, [r0], -r3, lsl #2
   1a1b4:	ldmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a1b8:	andcs	r4, r0, r1, lsr r6
   1a1bc:	ldc2	7, cr15, [sl, #944]	; 0x3b0
   1a1c0:	strtmi	r2, [r9], -r0, lsl #4
   1a1c4:			; <UNDEFINED> instruction: 0xf01c4620
   1a1c8:	bmi	ff4981e4 <ftello64@plt+0xff494668>
   1a1cc:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
   1a1d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a1d4:	subsmi	r9, sl, r7, lsl #22
   1a1d8:	msrhi	SPSR_sx, r0, asr #32
   1a1dc:	andlt	r4, r9, r0, asr r6
   1a1e0:	svchi	0x00f0e8bd
   1a1e4:			; <UNDEFINED> instruction: 0xf0402b00
   1a1e8:	ldmib	r4, {r0, r1, r4, r5, r6, r7, pc}^
   1a1ec:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1a1f0:	rschi	pc, lr, r0, lsl #1
   1a1f4:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1a1f8:	andcc	r6, r1, #33792	; 0x8400
   1a1fc:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1a200:			; <UNDEFINED> instruction: 0xf14262a0
   1a204:	cmnvs	r2, r0, lsl #4
   1a208:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   1a20c:	svceq	0x0080f019
   1a210:			; <UNDEFINED> instruction: 0xf04fbf18
   1a214:	svccs	0x00030900
   1a218:	cmphi	r3, r0, asr #4	; <UNPREDICTABLE>
   1a21c:	stmdblt	r3!, {r0, r1, r5, r9, fp, sp, lr}
   1a220:			; <UNDEFINED> instruction: 0x2c0ae9d4
   1a224:			; <UNDEFINED> instruction: 0xf63f4594
   1a228:	strtmi	sl, [r0], -sl, lsr #30
   1a22c:			; <UNDEFINED> instruction: 0xffb4f01a
   1a230:	sbclt	r6, r0, #143360	; 0x23000
   1a234:	andseq	pc, r8, sp, lsl #17
   1a238:			; <UNDEFINED> instruction: 0xf43f2b00
   1a23c:	qasxmi	sl, r0, r0
   1a240:			; <UNDEFINED> instruction: 0xffaaf01a
   1a244:			; <UNDEFINED> instruction: 0xf88d6a23
   1a248:	stmdblt	r3!, {r0, r3, r4}
   1a24c:	bvs	fe8b4de0 <ftello64@plt+0xfe8b1264>
   1a250:			; <UNDEFINED> instruction: 0xf4ff429a
   1a254:	qasxmi	sl, r0, sl
   1a258:			; <UNDEFINED> instruction: 0xff9ef01a
   1a25c:			; <UNDEFINED> instruction: 0xf88d6a23
   1a260:	stmdblt	r3!, {r1, r3, r4}
   1a264:	bvs	fe8b4df8 <ftello64@plt+0xfe8b127c>
   1a268:			; <UNDEFINED> instruction: 0xf4ff429a
   1a26c:	qasxmi	sl, r0, pc	; <UNPREDICTABLE>
   1a270:			; <UNDEFINED> instruction: 0xff92f01a
   1a274:	strb	fp, [r4, -r7, asr #5]
   1a278:	bcs	b4448 <ftello64@plt+0xb08cc>
   1a27c:	svcge	0x0061f47f
   1a280:	beq	962ec <ftello64@plt+0x92770>
   1a284:	ldmdavc	r9, {r0, r2, r4, r7, ip, lr, pc}
   1a288:	andeq	pc, r2, #9
   1a28c:	andeq	pc, r1, #66	; 0x42
   1a290:			; <UNDEFINED> instruction: 0xf02146ba
   1a294:	movwmi	r0, #41219	; 0xa103
   1a298:	usada8	sl, sl, r0, r7
   1a29c:	tstle	r4, r1, lsl #30
   1a2a0:	stmdbcc	r5, {r0, r4, r5, r6, fp, sp, lr}
   1a2a4:	vmla.i8	d18, d0, d1
   1a2a8:			; <UNDEFINED> instruction: 0x46928099
   1a2ac:			; <UNDEFINED> instruction: 0xf89de781
   1a2b0:	bcs	19e2320 <ftello64@plt+0x19de7a4>
   1a2b4:	svcge	0x002ff47f
   1a2b8:			; <UNDEFINED> instruction: 0xf04f1e7a
   1a2bc:	bcs	5cac4 <ftello64@plt+0x58f48>
   1a2c0:	mrshi	pc, R9_usr	; <UNPREDICTABLE>
   1a2c4:	vqdmulh.s<illegal width 8>	d18, d0, d5
   1a2c8:	bvs	8fa51c <ftello64@plt+0x8f69a0>
   1a2cc:			; <UNDEFINED> instruction: 0xf0402b00
   1a2d0:	ldmib	r4, {r2, r3, r4, r7, pc}^
   1a2d4:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1a2d8:	addshi	pc, r7, r0, lsl #1
   1a2dc:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1a2e0:	andcc	r6, r1, #33792	; 0x8400
   1a2e4:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1a2e8:			; <UNDEFINED> instruction: 0xf14262a0
   1a2ec:	cmnvs	r2, r0, lsl #4
   1a2f0:	movwls	r5, #19659	; 0x4ccb
   1a2f4:			; <UNDEFINED> instruction: 0xf7ff4620
   1a2f8:	bvs	91994c <ftello64@plt+0x915dd0>
   1a2fc:	blcs	3e310 <ftello64@plt+0x3a794>
   1a300:	addhi	pc, r9, r0, asr #32
   1a304:	andcc	lr, sl, #212, 18	; 0x350000
   1a308:			; <UNDEFINED> instruction: 0xf0804293
   1a30c:	stmdbvs	r2!, {r2, r7, pc}
   1a310:	blvs	861478 <ftello64@plt+0x85d8fc>
   1a314:			; <UNDEFINED> instruction: 0x61223201
   1a318:	adcvs	r6, r0, #1605632	; 0x188000
   1a31c:	andeq	pc, r0, #-2147483632	; 0x80000010
   1a320:			; <UNDEFINED> instruction: 0xf8116162
   1a324:	stccc	0, cr11, [ip, #-12]
   1a328:			; <UNDEFINED> instruction: 0xf04fbf14
   1a32c:			; <UNDEFINED> instruction: 0xf04f0801
   1a330:			; <UNDEFINED> instruction: 0xf1bb0800
   1a334:	svclt	0x00140f00
   1a338:	andcs	r4, r0, r0, asr #12
   1a33c:	stmdacs	r0, {r7, r9, sl, lr}
   1a340:	blmi	1d4e904 <ftello64@plt+0x1d4ad88>
   1a344:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a348:			; <UNDEFINED> instruction: 0xf43f2a00
   1a34c:	svccs	0x0002af0f
   1a350:			; <UNDEFINED> instruction: 0xf0006818
   1a354:	bmi	1c3a5c0 <ftello64@plt+0x1c36a44>
   1a358:			; <UNDEFINED> instruction: 0xf1b8447a
   1a35c:			; <UNDEFINED> instruction: 0xf0000f00
   1a360:	blls	13a5c0 <ftello64@plt+0x136a44>
   1a364:			; <UNDEFINED> instruction: 0xc1b4f8df
   1a368:	ldrbtmi	r4, [ip], #2413	; 0x96d
   1a36c:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   1a370:			; <UNDEFINED> instruction: 0xf8cd9b03
   1a374:			; <UNDEFINED> instruction: 0xf7e9c004
   1a378:			; <UNDEFINED> instruction: 0xf898eb46
   1a37c:	bcs	22384 <ftello64@plt+0x1e808>
   1a380:	blmi	1a4e478 <ftello64@plt+0x1a4a8fc>
   1a384:	ldrdge	pc, [r0, pc]!	; <UNPREDICTABLE>
   1a388:	strls	r4, [r5], #-1147	; 0xfffffb85
   1a38c:			; <UNDEFINED> instruction: 0x464444fa
   1a390:	mul	r5, fp, r6
   1a394:			; <UNDEFINED> instruction: 0xf7e94610
   1a398:			; <UNDEFINED> instruction: 0xf814e830
   1a39c:	cmnlt	r2, #1, 30
   1a3a0:	stfeqd	f7, [r0], #-648	; 0xfffffd78
   1a3a4:	ldrdne	pc, [r0], -sl
   1a3a8:	svceq	0x005af1bc
   1a3ac:			; <UNDEFINED> instruction: 0x4608d9f2
   1a3b0:			; <UNDEFINED> instruction: 0xf7e94659
   1a3b4:	ldrb	lr, [r0, r8, lsr #22]!
   1a3b8:	ldmdavs	r8, {r2, r3, r4, r6, r8, fp, lr}
   1a3bc:			; <UNDEFINED> instruction: 0xf7e94479
   1a3c0:	ldrbt	lr, [r6], r2, lsr #22
   1a3c4:			; <UNDEFINED> instruction: 0xf04f4620
   1a3c8:			; <UNDEFINED> instruction: 0xf01a0900
   1a3cc:	str	pc, [r2, -r5, ror #29]!
   1a3d0:			; <UNDEFINED> instruction: 0xf01a4620
   1a3d4:	blx	1819f60 <ftello64@plt+0x18163e4>
   1a3d8:	ldr	pc, [r7, -r0, lsl #19]
   1a3dc:	subshi	pc, r8, r3, asr #17
   1a3e0:	bls	12be28 <ftello64@plt+0x1282ac>
   1a3e4:			; <UNDEFINED> instruction: 0xf88346c2
   1a3e8:	bls	e2538 <ftello64@plt+0xde9bc>
   1a3ec:	usat	r6, #0, sl, asr #10
   1a3f0:			; <UNDEFINED> instruction: 0x461d46d0
   1a3f4:	bge	114b30 <ftello64@plt+0x110fb4>
   1a3f8:	stcls	7, cr14, [r5], {163}	; 0xa3
   1a3fc:	andcs	r4, sl, ip, asr #22
   1a400:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a404:	svc	0x00f8f7e8
   1a408:			; <UNDEFINED> instruction: 0x4620e6b0
   1a40c:	mcr2	0, 6, pc, cr4, cr10, {0}	; <UNPREDICTABLE>
   1a410:	movwls	fp, #17091	; 0x42c3
   1a414:	strtmi	lr, [r0], -lr, ror #14
   1a418:	mrc2	0, 5, pc, cr14, cr10, {0}
   1a41c:	blx	fe058da2 <ftello64@plt+0xfe055226>
   1a420:			; <UNDEFINED> instruction: 0xf10be781
   1a424:			; <UNDEFINED> instruction: 0xf7e80001
   1a428:			; <UNDEFINED> instruction: 0x4680edb0
   1a42c:	eorsle	r2, sp, r0, lsl #16
   1a430:	strls	r1, [r5], -r3, asr #28
   1a434:	ands	r4, r8, lr, lsl r6
   1a438:	mcrrne	9, 2, r6, r3, cr2	; <UNPREDICTABLE>
   1a43c:	andcc	r6, r1, #33792	; 0x8400
   1a440:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1a444:			; <UNDEFINED> instruction: 0xf14262a3
   1a448:	cmnvs	r2, r0, lsl #4
   1a44c:	stccc	12, cr5, [r1, #-32]	; 0xffffffe0
   1a450:	beq	96880 <ftello64@plt+0x92d04>
   1a454:	svceq	0x0001f806
   1a458:	andcs	fp, r1, #20, 30	; 0x50
   1a45c:	ldrbmi	r2, [r3, #512]	; 0x200
   1a460:	andcs	fp, r0, #148, 30	; 0x250
   1a464:	andeq	pc, r1, #2
   1a468:	bvs	8c69b8 <ftello64@plt+0x8c2e3c>
   1a46c:	ldmib	r4, {r1, r3, r4, r8, fp, ip, sp, pc}^
   1a470:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   1a474:	strtmi	sp, [r0], -r0, ror #7
   1a478:	mcr2	0, 4, pc, cr14, cr10, {0}	; <UNPREDICTABLE>
   1a47c:	strb	fp, [r6, r0, asr #5]!
   1a480:			; <UNDEFINED> instruction: 0xf8089e05
   1a484:	ldrb	r2, [ip, -sl]
   1a488:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
   1a48c:	blls	154228 <ftello64@plt+0x1506ac>
   1a490:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   1a494:	ldrbtmi	r4, [ip], #2345	; 0x929
   1a498:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   1a49c:			; <UNDEFINED> instruction: 0xf8cd9b03
   1a4a0:			; <UNDEFINED> instruction: 0xf7e9c004
   1a4a4:			; <UNDEFINED> instruction: 0xe7a9eab0
   1a4a8:	cdp	7, 13, cr15, cr12, cr8, {7}
   1a4ac:	ldm	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a4b0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1a4b4:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {1}
   1a4b8:	bcs	56fc0 <ftello64@plt+0x53444>
   1a4bc:			; <UNDEFINED> instruction: 0x461de679
   1a4c0:			; <UNDEFINED> instruction: 0x463de651
   1a4c4:	bmi	7d3df4 <ftello64@plt+0x7d0278>
   1a4c8:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   1a4cc:	ldmdavs	r0, {r0, r3, r5, r6, r8, ip, sp, pc}
   1a4d0:			; <UNDEFINED> instruction: 0xf43f2f00
   1a4d4:	ldmdbmi	fp, {r1, r2, r5, r9, sl, fp, sp, pc}
   1a4d8:			; <UNDEFINED> instruction: 0x461d463a
   1a4dc:	ldrbtmi	r4, [r9], #-1744	; 0xfffff930
   1a4e0:	b	fe45848c <ftello64@plt+0xfe454910>
   1a4e4:	bge	114c20 <ftello64@plt+0x1110a4>
   1a4e8:	strmi	lr, [r8], r0, asr #12
   1a4ec:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
   1a4f0:	ldrt	r1, [fp], -r3, lsl #2
   1a4f4:			; <UNDEFINED> instruction: 0x0003abb0
   1a4f8:	andeq	r0, r0, r8, lsl #8
   1a4fc:	andeq	fp, r3, r4, asr #26
   1a500:	andeq	fp, r3, r0, lsr sp
   1a504:	andeq	r3, r2, r4, lsr #23
   1a508:	strdeq	fp, [r3], -lr
   1a50c:			; <UNDEFINED> instruction: 0x0003bcb4
   1a510:	ldrdeq	sl, [r3], -r2
   1a514:	andeq	fp, r3, r8, lsl fp
   1a518:	andeq	r3, r2, r0, ror #18
   1a51c:	andeq	r3, r2, r2, ror #19
   1a520:			; <UNDEFINED> instruction: 0x000239ba
   1a524:	andeq	r3, r2, r8, ror r9
   1a528:	ldrdeq	fp, [r3], -r0
   1a52c:	andeq	r3, r2, r0, lsl #18
   1a530:	andeq	fp, r3, ip, asr sl
   1a534:	muleq	r2, lr, lr
   1a538:	andeq	r2, r2, r6, lsr r7
   1a53c:	andeq	r3, r2, lr, lsl #17
   1a540:	muleq	r3, r4, r9
   1a544:	andeq	r3, r2, sl, lsr #16
   1a548:			; <UNDEFINED> instruction: 0x4604b538
   1a54c:	ldrbtmi	r4, [sp], #-3365	; 0xfffff2db
   1a550:	stc2	7, cr15, [sl], #1008	; 0x3f0
   1a554:	blmi	946a5c <ftello64@plt+0x942ee0>
   1a558:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1a55c:	blmi	9069d0 <ftello64@plt+0x902e54>
   1a560:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1a564:	ldfltd	f3, [r8, #-652]!	; 0xfffffd74
   1a568:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   1a56c:	bvc	6eb600 <ftello64@plt+0x6e7a84>
   1a570:	mvnsle	r2, r0, lsl #22
   1a574:	stmiapl	fp!, {r2, r3, r4, r8, r9, fp, lr}^
   1a578:	tstlt	fp, fp, lsl r8
   1a57c:	stmiapl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   1a580:			; <UNDEFINED> instruction: 0xb1d3689b
   1a584:	movwcs	r4, #6171	; 0x181b
   1a588:	strmi	r4, [r4], #-1144	; 0xfffffb88
   1a58c:	lfmlt	f7, 4, [r8, #-140]!	; 0xffffff74
   1a590:			; <UNDEFINED> instruction: 0xf7fc4620
   1a594:	biclt	pc, r8, r5, lsr #25
   1a598:			; <UNDEFINED> instruction: 0xf7fc4620
   1a59c:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   1a5a0:	strtmi	sp, [r0], -r1, ror #3
   1a5a4:	stc2	7, cr15, [r4, #1004]	; 0x3ec
   1a5a8:	pop	{r0, r1, r4, r9, fp, lr}
   1a5ac:	ldrbtmi	r4, [sl], #-56	; 0xffffffc8
   1a5b0:	ldmdami	r2, {r0, r9, sl, lr}
   1a5b4:			; <UNDEFINED> instruction: 0xf0154478
   1a5b8:	ldmdbmi	r1, {r0, r1, r3, r6, r7, fp, ip, sp, pc}
   1a5bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1a5c0:	cdp	7, 3, cr15, cr8, cr8, {7}
   1a5c4:			; <UNDEFINED> instruction: 0xf0154621
   1a5c8:	ldrb	pc, [fp, r3, asr #17]	; <UNPREDICTABLE>
   1a5cc:			; <UNDEFINED> instruction: 0xf7fb4620
   1a5d0:	bmi	359b94 <ftello64@plt+0x356018>
   1a5d4:			; <UNDEFINED> instruction: 0x4601447a
   1a5d8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1a5dc:			; <UNDEFINED> instruction: 0xf8b8f015
   1a5e0:	svclt	0x0000e7da
   1a5e4:	andeq	sl, r3, r2, asr r6
   1a5e8:	andeq	r0, r0, r4, asr r4
   1a5ec:	andeq	r0, r0, r4, asr #8
   1a5f0:	strdeq	fp, [r3], -r2
   1a5f4:	ldrdeq	fp, [r3], -r4
   1a5f8:	ldrdeq	r3, [r2], -lr
   1a5fc:	andeq	r3, r2, r8, lsr #15
   1a600:	ldrdeq	r3, [r2], -sl
   1a604:	andeq	r3, r2, r0, lsl #15
   1a608:	andeq	r3, r2, r2, lsl #15
   1a60c:	push	{r0, r1, r9, fp, sp}
   1a610:			; <UNDEFINED> instruction: 0x46044ff0
   1a614:	ldrmi	fp, [r7], -r9, lsl #1
   1a618:	msrhi	(UNDEF: 111), r0
   1a61c:	bvs	ebe9c <ftello64@plt+0xe8320>
   1a620:	ldmdblt	fp, {r3, r7, r9, sl, lr}
   1a624:	andcc	lr, sl, #208, 18	; 0x340000
   1a628:	cmple	r7, #805306377	; 0x30000009
   1a62c:	cdpne	6, 7, cr4, cr13, cr0, {1}
   1a630:	ldc2	0, cr15, [r2, #104]!	; 0x68
   1a634:	bcs	147144 <ftello64@plt+0x1435c8>
   1a638:	stfcsp	f5, [r8, #376]	; 0x178
   1a63c:			; <UNDEFINED> instruction: 0x81b9f200
   1a640:	blcs	34ed4 <ftello64@plt+0x31358>
   1a644:	ldmib	r4, {r0, r1, r2, r5, r6, r8, ip, lr, pc}^
   1a648:	addsmi	r2, sl, #671088640	; 0x28000000
   1a64c:	stmdbvs	r1!, {r0, r1, r5, r6, r9, ip, lr, pc}
   1a650:	blvs	8217ac <ftello64@plt+0x81dc30>
   1a654:			; <UNDEFINED> instruction: 0x61213101
   1a658:	adcvs	r6, r5, #1589248	; 0x184000
   1a65c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1a660:	stfpls	f6, [r2], {97}	; 0x61
   1a664:	andls	r4, r4, #-805306359	; 0xd0000009
   1a668:	stmdbvs	r1!, {r5, r6, r9, ip, lr, pc}
   1a66c:	blvs	82181c <ftello64@plt+0x81dca0>
   1a670:			; <UNDEFINED> instruction: 0x61213101
   1a674:	adcvs	r6, r2, #1589248	; 0x184000
   1a678:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1a67c:			; <UNDEFINED> instruction: 0x61614293
   1a680:	andhi	pc, r5, r0, lsl r8	; <UNPREDICTABLE>
   1a684:	stmdbvs	r3!, {r0, r2, r3, r4, r6, r8, fp, ip, lr, pc}
   1a688:	blvs	8617d0 <ftello64@plt+0x85dc54>
   1a68c:	movwcc	r1, #7997	; 0x1f3d
   1a690:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1a694:			; <UNDEFINED> instruction: 0xf14362a0
   1a698:	cmnvs	r3, r0, lsl #6
   1a69c:			; <UNDEFINED> instruction: 0xf1b85c8b
   1a6a0:	movwls	r0, #16129	; 0x3f01
   1a6a4:			; <UNDEFINED> instruction: 0xf1b8d056
   1a6a8:	subsle	r0, r5, r3, lsl #30
   1a6ac:	svceq	0x0000f1b8
   1a6b0:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   1a6b4:	strbmi	r4, [r1], -r6, ror #17
   1a6b8:			; <UNDEFINED> instruction: 0xf0154478
   1a6bc:	blmi	ff9988b0 <ftello64@plt+0xff994d34>
   1a6c0:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a6c4:			; <UNDEFINED> instruction: 0xf0402e00
   1a6c8:			; <UNDEFINED> instruction: 0x4620809e
   1a6cc:	andcs	r4, r0, #42991616	; 0x2900000
   1a6d0:	stc2	0, cr15, [r0, #108]	; 0x6c
   1a6d4:	andlt	r4, r9, r0, lsr r6
   1a6d8:	svchi	0x00f0e8bd
   1a6dc:	mrrcne	9, 0, r6, r8, cr2	; <UNPREDICTABLE>
   1a6e0:	vaddne.f64	d22, d13, d17
   1a6e4:			; <UNDEFINED> instruction: 0x61223201
   1a6e8:	adcvs	r6, r0, #1605632	; 0x188000
   1a6ec:	andeq	pc, r0, #-2147483632	; 0x80000010
   1a6f0:	stfple	f6, [sl], {98}	; 0x62
   1a6f4:	adcle	r2, r0, r4, lsl #20
   1a6f8:			; <UNDEFINED> instruction: 0x464148d7
   1a6fc:			; <UNDEFINED> instruction: 0xf0154478
   1a700:	blmi	ff5d886c <ftello64@plt+0xff5d4cf0>
   1a704:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a708:			; <UNDEFINED> instruction: 0xf0402a00
   1a70c:	strcs	r8, [lr], -r6, ror #2
   1a710:	strcs	pc, [r0], -r0, asr #5
   1a714:			; <UNDEFINED> instruction: 0x4620e7d9
   1a718:	ldc2	0, cr15, [lr, #-104]!	; 0xffffff98
   1a71c:	sbclt	r6, r2, #143360	; 0x23000
   1a720:	ldmdblt	fp, {r2, r9, ip, pc}
   1a724:	movwpl	lr, #43476	; 0xa9d4
   1a728:	orrsle	r4, lr, #-805306359	; 0xd0000009
   1a72c:			; <UNDEFINED> instruction: 0xf01a4620
   1a730:	bvs	919c04 <ftello64@plt+0x916088>
   1a734:			; <UNDEFINED> instruction: 0xf880fa5f
   1a738:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1a73c:	addsmi	r2, r3, #671088640	; 0x28000000
   1a740:	strtmi	sp, [r0], -r1, lsr #17
   1a744:			; <UNDEFINED> instruction: 0xf01a1f3d
   1a748:			; <UNDEFINED> instruction: 0xf1b8fd27
   1a74c:	sbclt	r0, r3, #1, 30
   1a750:			; <UNDEFINED> instruction: 0xd1a89303
   1a754:	and	r2, r0, r8, lsl #4
   1a758:	addsmi	r2, r5, #-1879048192	; 0x90000000
   1a75c:	tsthi	r5, r0, asr #1	; <UNPREDICTABLE>
   1a760:	bleq	d55fc <ftello64@plt+0xd1a80>
   1a764:			; <UNDEFINED> instruction: 0xf10b2001
   1a768:			; <UNDEFINED> instruction: 0xf028011b
   1a76c:	movwls	r0, #21250	; 0x5302
   1a770:	ldmdb	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a774:	movwcs	r9, #18948	; 0x4a04
   1a778:	andslt	pc, r8, sp, asr #17
   1a77c:	strmi	r7, [r1], r3
   1a780:	eorsvs	r9, r0, r5, lsl #22
   1a784:	streq	pc, [r3], -r8, lsr #3
   1a788:	blx	fedb6898 <ftello64@plt+0xfedb2d1c>
   1a78c:	bls	1181ac <ftello64@plt+0x114630>
   1a790:	b	13e539c <ftello64@plt+0x13e1820>
   1a794:	svclt	0x00081656
   1a798:	beq	256ba0 <ftello64@plt+0x253024>
   1a79c:	andhi	pc, r4, r0, asr #17
   1a7a0:	eorle	r7, r5, r2, lsl #4
   1a7a4:			; <UNDEFINED> instruction: 0xf38bfa5f
   1a7a8:	blcs	37fbc <ftello64@plt+0x34440>
   1a7ac:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   1a7b0:	movwls	r2, #29440	; 0x7300
   1a7b4:	stmdbvs	r3!, {r0, r2, r4, r6, sp, lr, pc}
   1a7b8:	blvs	8a18e0 <ftello64@plt+0x89dd64>
   1a7bc:			; <UNDEFINED> instruction: 0x61233301
   1a7c0:	adcvs	r6, r0, #1622016	; 0x18c000
   1a7c4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1a7c8:	ldfple	f6, [r0], {99}	; 0x63
   1a7cc:			; <UNDEFINED> instruction: 0xf64f1e6a
   1a7d0:			; <UNDEFINED> instruction: 0xf6cf76fc
   1a7d4:			; <UNDEFINED> instruction: 0xf80a76ff
   1a7d8:	bne	fed9e3e4 <ftello64@plt+0xfed9a868>
   1a7dc:	cfmvdhrcs	mvd7, r4
   1a7e0:	strcs	fp, [r0], -ip, asr #31
   1a7e4:	bcs	23ff0 <ftello64@plt+0x20474>
   1a7e8:	strcs	fp, [r0], -r8, lsl #30
   1a7ec:			; <UNDEFINED> instruction: 0x4615b196
   1a7f0:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1a7f4:	movwne	lr, #43476	; 0xa9d4
   1a7f8:	bicsle	r4, ip, #-1879048183	; 0x90000009
   1a7fc:			; <UNDEFINED> instruction: 0xf01a4620
   1a800:	sbclt	pc, r0, #51968	; 0xcb00
   1a804:	ldmibmi	r6, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a808:	ldmdavs	r8, {r9, sl, sp}
   1a80c:			; <UNDEFINED> instruction: 0xf7e94479
   1a810:	smmlsr	sl, sl, r8, lr
   1a814:	svceq	0x0003f1b8
   1a818:	rschi	pc, r8, r0, asr #32
   1a81c:	stmdblt	r3!, {r0, r1, r5, r9, fp, sp, lr}
   1a820:	andcc	lr, sl, #212, 18	; 0x350000
   1a824:			; <UNDEFINED> instruction: 0xf0c04293
   1a828:	strtmi	r8, [r0], -r5, ror #1
   1a82c:	ldc2	0, cr15, [r4], #104	; 0x68
   1a830:	movwcs	fp, #4800	; 0x12c0
   1a834:	ldrmi	r3, [lr], -r2, lsl #26
   1a838:			; <UNDEFINED> instruction: 0xf8c99307
   1a83c:			; <UNDEFINED> instruction: 0xf89d0014
   1a840:			; <UNDEFINED> instruction: 0xf8893018
   1a844:	stmdblt	fp, {r3, r4, ip, sp}^
   1a848:			; <UNDEFINED> instruction: 0xf0402d00
   1a84c:	svcmi	0x008580f7
   1a850:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1a854:	cmnle	r7, r0, lsl #22
   1a858:	ldr	r2, [r6, -r0, lsl #12]!
   1a85c:	movweq	pc, #8232	; 0x2028	; <UNPREDICTABLE>
   1a860:	stccs	3, cr9, [r0, #-20]	; 0xffffffec
   1a864:			; <UNDEFINED> instruction: 0xf1bbbf18
   1a868:	stcle	15, cr0, [r1, #-0]
   1a86c:	beq	656c98 <ftello64@plt+0x65311c>
   1a870:	ands	r4, r2, pc, lsr #12
   1a874:	mcrrne	9, 2, r6, r8, cr3	; <UNPREDICTABLE>
   1a878:	movwcc	r6, #6946	; 0x1b22
   1a87c:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1a880:			; <UNDEFINED> instruction: 0xf14362a0
   1a884:	cmnvs	r3, r0, lsl #6
   1a888:	svccc	0x00015c50
   1a88c:	svceq	0x0001f80a
   1a890:	svccs	0x00001beb
   1a894:	ldrbmi	fp, [fp, #-3864]	; 0xfffff0e8
   1a898:	bvs	9110cc <ftello64@plt+0x90d550>
   1a89c:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1a8a0:	addsmi	r1, r9, #671088640	; 0x28000000
   1a8a4:	strtmi	sp, [r0], -r6, ror #7
   1a8a8:	ldc2l	0, cr15, [r6], #-104	; 0xffffff98
   1a8ac:	strb	fp, [ip, r0, asr #5]!
   1a8b0:	blls	16c174 <ftello64@plt+0x1685f8>
   1a8b4:	svclt	0x00082b01
   1a8b8:	sbcle	r4, r5, sp, lsr r6
   1a8bc:	andcs	r4, r5, #1736704	; 0x1a8000
   1a8c0:	ldrtmi	r2, [sp], -r0
   1a8c4:			; <UNDEFINED> instruction: 0xf7e84479
   1a8c8:			; <UNDEFINED> instruction: 0xf014ecb6
   1a8cc:	ldr	pc, [fp, r1, asr #30]!
   1a8d0:	tsteq	r7, r7, lsl #2	; <UNPREDICTABLE>
   1a8d4:			; <UNDEFINED> instruction: 0xf7e92001
   1a8d8:	bls	154b70 <ftello64@plt+0x150ff4>
   1a8dc:	strtmi	r2, [fp], r4, lsl #6
   1a8e0:			; <UNDEFINED> instruction: 0xf8cd9506
   1a8e4:	subvc	r8, r2, ip, lsl r0
   1a8e8:	bls	ec2f4 <ftello64@plt+0xe8778>
   1a8ec:			; <UNDEFINED> instruction: 0x46466030
   1a8f0:	andhi	pc, r4, r0, asr #17
   1a8f4:	andvc	r7, r3, r2, lsl #4
   1a8f8:	ldmdami	ip, {r0, r5, r7, r8, r9, sl, sp, lr, pc}^
   1a8fc:	ldrtmi	r2, [sp], -lr, lsl #12
   1a900:	strcs	pc, [r0], -r0, asr #5
   1a904:			; <UNDEFINED> instruction: 0xf0144478
   1a908:	blmi	169a664 <ftello64@plt+0x1696ae8>
   1a90c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a910:			; <UNDEFINED> instruction: 0xf43f2a00
   1a914:	ldmdbmi	r7, {r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}^
   1a918:	ldmdavs	r8, {r1, r2, r3, r9, sl, sp}
   1a91c:	strcs	pc, [r0], -r0, asr #5
   1a920:			; <UNDEFINED> instruction: 0xf7e94479
   1a924:			; <UNDEFINED> instruction: 0xe6d0e870
   1a928:	movwcs	lr, #14813	; 0x39dd
   1a92c:	ldmdavs	r8!, {r1, r4, r6, r8, fp, lr}
   1a930:	andls	r4, r1, #2030043136	; 0x79000000
   1a934:	andhi	pc, r0, sp, asr #17
   1a938:			; <UNDEFINED> instruction: 0xf7e92204
   1a93c:			; <UNDEFINED> instruction: 0xf1bbe864
   1a940:	cmnle	r3, r0, lsl #30
   1a944:	stmdbmi	lr, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^
   1a948:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
   1a94c:			; <UNDEFINED> instruction: 0xf7e96838
   1a950:	blls	214ac0 <ftello64@plt+0x210f44>
   1a954:			; <UNDEFINED> instruction: 0xf43f2b00
   1a958:	stmdbmi	sl, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1a95c:	ldrbtmi	r6, [r9], #-2104	; 0xfffff7c8
   1a960:	ldmda	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a964:	movwcs	r6, #2104	; 0x838
   1a968:	tsteq	r9, r9, lsl #2	; <UNPREDICTABLE>
   1a96c:	movwls	r2, #520	; 0x208
   1a970:	stcl	7, cr15, [ip], #-928	; 0xfffffc60
   1a974:	cmple	r2, r0, lsl #28
   1a978:	strcs	r4, [r0], -r3, asr #22
   1a97c:	ldrbtmi	r4, [fp], #-2371	; 0xfffff6bd
   1a980:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1a984:	ldmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a988:	stmdami	r1, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
   1a98c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   1a990:			; <UNDEFINED> instruction: 0xff10f014
   1a994:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
   1a998:	bcs	34b08 <ftello64@plt+0x30f8c>
   1a99c:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
   1a9a0:			; <UNDEFINED> instruction: 0x260e493d
   1a9a4:	vmov.i16	d22, #8	; 0x0008
   1a9a8:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   1a9ac:	stmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a9b0:	ldmdami	sl!, {r0, r1, r3, r7, r9, sl, sp, lr, pc}
   1a9b4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   1a9b8:	mrc2	0, 7, pc, cr12, cr4, {0}
   1a9bc:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   1a9c0:	bcs	34b30 <ftello64@plt+0x30fb4>
   1a9c4:	mcrge	4, 5, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   1a9c8:			; <UNDEFINED> instruction: 0x260e4936
   1a9cc:	vmov.i16	d22, #8	; 0x0008
   1a9d0:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   1a9d4:	ldmda	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a9d8:	ldmdbmi	r3!, {r0, r1, r2, r4, r5, r6, r9, sl, sp, lr, pc}
   1a9dc:	ldmdavs	r8, {r1, r2, r3, r9, sl, sp}
   1a9e0:	strcs	pc, [r0], -r0, asr #5
   1a9e4:			; <UNDEFINED> instruction: 0xf7e94479
   1a9e8:	strbt	lr, [lr], -lr, lsl #16
   1a9ec:	ldrmi	r2, [r5], -r1, lsl #6
   1a9f0:	str	r9, [r4, -r7, lsl #6]!
   1a9f4:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1a9f8:	andcc	r6, r1, #33792	; 0x8400
   1a9fc:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1aa00:			; <UNDEFINED> instruction: 0xf14262a0
   1aa04:	cmnvs	r2, r0, lsl #4
   1aa08:	ldr	r5, [r2, -r8, asr #25]
   1aa0c:	rscscc	pc, pc, #-1073741822	; 0xc0000002
   1aa10:	ldmdavs	r8!, {r1, r2, r5, r8, fp, lr}
   1aa14:	sbcseq	r4, r2, r9, ror r4
   1aa18:	svc	0x00f4f7e8
   1aa1c:			; <UNDEFINED> instruction: 0xf8d9e792
   1aa20:	stmdbmi	r3!, {r2, r4, ip, sp}
   1aa24:	streq	pc, [pc], -r3
   1aa28:			; <UNDEFINED> instruction: 0x36106838
   1aa2c:	andcc	r0, r6, #425984	; 0x68000
   1aa30:	blx	1abc1c <ftello64@plt+0x1a80a0>
   1aa34:			; <UNDEFINED> instruction: 0xf7e8f202
   1aa38:	ldr	lr, [sp, r6, ror #31]
   1aa3c:	vpadd.i8	d20, d0, d13
   1aa40:	ldmdbmi	sp, {r0, r1, r6, r7, r9, lr}
   1aa44:	ldrbtmi	r4, [fp], #-2077	; 0xfffff7e3
   1aa48:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1aa4c:			; <UNDEFINED> instruction: 0xf840f015
   1aa50:	andeq	r3, r2, ip, asr #15
   1aa54:	muleq	r3, ip, r7
   1aa58:	andeq	r3, r2, r0, lsl #14
   1aa5c:	andeq	fp, r3, r8, asr r7
   1aa60:	muleq	r2, r0, r6
   1aa64:	andeq	fp, r3, ip, lsl #12
   1aa68:	andeq	r3, r2, r0, lsr #12
   1aa6c:			; <UNDEFINED> instruction: 0x000234bc
   1aa70:	andeq	fp, r3, r0, asr r5
   1aa74:			; <UNDEFINED> instruction: 0x000234b8
   1aa78:	andeq	r3, r2, ip, lsl r6
   1aa7c:	andeq	fp, r3, r4, lsl r5
   1aa80:	andeq	r8, r2, r2, lsr r6
   1aa84:	andeq	r3, r2, lr, lsr r6
   1aa88:	ldrdeq	fp, [r3], -lr
   1aa8c:	strdeq	r8, [r2], -ip
   1aa90:	andeq	r3, r2, r6, lsr r5
   1aa94:	andeq	fp, r3, r6, asr #9
   1aa98:	andeq	r3, r2, lr, lsr #8
   1aa9c:	muleq	r2, r2, r4
   1aaa0:	muleq	r3, lr, r4
   1aaa4:	andeq	r3, r2, lr, lsl #9
   1aaa8:	andeq	r3, r2, ip, lsr r4
   1aaac:	andeq	r3, r2, r4, ror r5
   1aab0:	andeq	r3, r2, r4, ror r5
   1aab4:	andeq	r4, r2, r2, lsr #17
   1aab8:	andeq	r3, r2, r0, ror #9
   1aabc:	strdeq	r3, [r2], -sl
   1aac0:	ldrbmi	lr, [r0, sp, lsr #18]!
   1aac4:	bmi	f2c510 <ftello64@plt+0xf28994>
   1aac8:	blmi	f2c530 <ftello64@plt+0xf289b4>
   1aacc:	ldrbtmi	fp, [sl], #-194	; 0xffffff3e
   1aad0:	strmi	r4, [r4], -sp, lsl #12
   1aad4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aad8:			; <UNDEFINED> instruction: 0xf04f9341
   1aadc:			; <UNDEFINED> instruction: 0xf01a0300
   1aae0:			; <UNDEFINED> instruction: 0xf1b0fb5b
   1aae4:	blle	d5d2ec <ftello64@plt+0xd59770>
   1aae8:			; <UNDEFINED> instruction: 0xf1aa45aa
   1aaec:	svclt	0x00b40302
   1aaf0:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   1aaf4:	svclt	0x00882bfc
   1aaf8:	streq	pc, [r1, #-69]	; 0xffffffbb
   1aafc:	ldrdcc	pc, [r0], -r9
   1ab00:			; <UNDEFINED> instruction: 0xf8c93301
   1ab04:	bllt	b66b0c <ftello64@plt+0xb62f90>
   1ab08:			; <UNDEFINED> instruction: 0xf887af01
   1ab0c:	ands	sl, r4, r0
   1ab10:	mcrrne	9, 2, r6, r8, cr3	; <UNPREDICTABLE>
   1ab14:	movwcc	r6, #6946	; 0x1b22
   1ab18:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1ab1c:			; <UNDEFINED> instruction: 0xf14362a0
   1ab20:	cmnvs	r3, r0, lsl #6
   1ab24:	strcc	r5, [r1, #-3153]	; 0xfffff3af
   1ab28:	ldrdvs	pc, [r0], -r9
   1ab2c:			; <UNDEFINED> instruction: 0xf10645aa
   1ab30:	ldrbpl	r0, [r9, #-1537]!	; 0xfffff9ff
   1ab34:	andvs	pc, r0, r9, asr #17
   1ab38:	bvs	911fa8 <ftello64@plt+0x90e42c>
   1ab3c:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1ab40:	addsmi	r1, r9, #671088640	; 0x28000000
   1ab44:	strtmi	sp, [r0], -r4, ror #7
   1ab48:	blx	9d6bba <ftello64@plt+0x9d303e>
   1ab4c:	blle	64b54 <ftello64@plt+0x60fd8>
   1ab50:	strb	fp, [r8, r1, asr #5]!
   1ab54:	vaddl.s8	q9, d0, d14
   1ab58:	bmi	662b60 <ftello64@plt+0x65efe4>
   1ab5c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   1ab60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ab64:	subsmi	r9, sl, r1, asr #22
   1ab68:	sublt	sp, r2, r3, lsr #2
   1ab6c:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ab70:	beq	96fa0 <ftello64@plt+0x93424>
   1ab74:			; <UNDEFINED> instruction: 0xf7e84650
   1ab78:	strmi	lr, [r4], -r8, lsl #20
   1ab7c:	ldrtmi	fp, [r9], -r8, lsl #3
   1ab80:			; <UNDEFINED> instruction: 0xf7e84652
   1ab84:	b	141578c <ftello64@plt+0x1411c10>
   1ab88:	strtmi	r0, [r1], -sl, asr #5
   1ab8c:			; <UNDEFINED> instruction: 0xf7e82000
   1ab90:			; <UNDEFINED> instruction: 0xf8c8ef92
   1ab94:	mrslt	r0, (UNDEF: 8)
   1ab98:	ldrb	r2, [lr, r0]
   1ab9c:			; <UNDEFINED> instruction: 0xf7e84620
   1aba0:			; <UNDEFINED> instruction: 0xf7e8eb26
   1aba4:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
   1aba8:	addlt	sp, r0, #246	; 0xf6
   1abac:	andvc	pc, r0, r0, asr #32
   1abb0:			; <UNDEFINED> instruction: 0xf7e8e7d3
   1abb4:	svclt	0x0000eb58
   1abb8:	ldrdeq	sl, [r3], -r2
   1abbc:	andeq	r0, r0, r8, lsl #8
   1abc0:	andeq	sl, r3, r2, asr #32
   1abc4:			; <UNDEFINED> instruction: 0x4604b5f8
   1abc8:	strmi	r4, [lr], -r8, lsl #12
   1abcc:	ldmib	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1abd0:	movtlt	r4, #34311	; 0x8607
   1abd4:	strmi	fp, [r6], #-822	; 0xfffffcca
   1abd8:	and	r4, sp, r5, lsl #12
   1abdc:	blvs	83506c <ftello64@plt+0x8314f0>
   1abe0:			; <UNDEFINED> instruction: 0x61223201
   1abe4:	adcvs	r6, r1, #1605632	; 0x188000
   1abe8:	tsteq	r0, r2, asr #2	; <UNPREDICTABLE>
   1abec:	stfple	f6, [r3], {97}	; 0x61
   1abf0:	blcc	98c0c <ftello64@plt+0x95090>
   1abf4:			; <UNDEFINED> instruction: 0xd01542b5
   1abf8:	strtmi	r6, [r0], -r3, lsr #20
   1abfc:	ldmib	r4, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
   1ac00:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1ac04:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
   1ac08:			; <UNDEFINED> instruction: 0xf01ad3e8
   1ac0c:	mcrrne	10, 12, pc, r3, cr5	; <UNPREDICTABLE>
   1ac10:	mvnle	fp, r3, asr #5
   1ac14:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1ac18:	stc2l	0, cr15, [ip, #80]	; 0x50
   1ac1c:			; <UNDEFINED> instruction: 0xf7e84638
   1ac20:	strcs	lr, [r0, -r6, ror #21]
   1ac24:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
   1ac28:	stc	7, cr15, [r0, #-928]	; 0xfffffc60
   1ac2c:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1ac30:			; <UNDEFINED> instruction: 0xf7e82000
   1ac34:			; <UNDEFINED> instruction: 0x4601ee90
   1ac38:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1ac3c:	ldc2	0, cr15, [sl, #80]!	; 0x50
   1ac40:	svclt	0x0000e7f0
   1ac44:	andeq	r3, r2, r6, asr #7
   1ac48:	andeq	r3, r2, lr, ror r3
   1ac4c:	blmi	176d5c4 <ftello64@plt+0x1769a48>
   1ac50:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ac54:	strdlt	r4, [r6], r0
   1ac58:			; <UNDEFINED> instruction: 0x460f58d3
   1ac5c:	ldrdls	pc, [r0], -r1
   1ac60:	movwls	r6, #22555	; 0x581b
   1ac64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ac68:	stmib	sp, {r8, r9, sp}^
   1ac6c:			; <UNDEFINED> instruction: 0xf1b93303
   1ac70:	rsbsle	r0, fp, r0, lsl #30
   1ac74:	strmi	r6, [r4], -r3, lsl #20
   1ac78:	cmple	fp, r0, lsl #22
   1ac7c:	movwcs	lr, #43472	; 0xa9d0
   1ac80:	subsle	r4, r7, #-1610612727	; 0xa0000009
   1ac84:	mrrcne	9, 0, r6, r0, cr3	; <UNPREDICTABLE>
   1ac88:	adcvs	r6, r0, #33792	; 0x8400
   1ac8c:	stmdbvs	r0!, {r0, r8, r9, ip, sp}^
   1ac90:			; <UNDEFINED> instruction: 0xf04f6123
   1ac94:			; <UNDEFINED> instruction: 0xf1400301
   1ac98:	cmnvs	r0, r0
   1ac9c:	ldrmi	r5, [r9, #3213]	; 0xc8d
   1aca0:	rsble	r9, r3, r3, lsl #6
   1aca4:	eoreq	r6, lr, #139264	; 0x22000
   1aca8:	ldmib	r4, {r1, r3, r4, r8, fp, ip, sp, pc}^
   1acac:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   1acb0:	strtmi	sp, [r0], -r5, ror #6
   1acb4:	blx	1c56d24 <ftello64@plt+0x1c531a8>
   1acb8:	svccc	0x00fff1b0
   1acbc:	suble	r4, r2, r2, lsl #13
   1acc0:	b	12c18d4 <ftello64@plt+0x12bdd58>
   1acc4:	movwcc	r0, #4358	; 0x1106
   1acc8:	svcmi	0x0080f5b1
   1accc:	ldmdale	r0!, {r0, r1, r8, r9, ip, pc}^
   1acd0:	ldmeq	r6!, {r1, r2, r3, r6, r7, r8, sl, fp, ip}^
   1acd4:			; <UNDEFINED> instruction: 0xf7e81cb0
   1acd8:	strmi	lr, [r0], lr, lsr #18
   1acdc:			; <UNDEFINED> instruction: 0xf8807005
   1ace0:	cdpcs	0, 0, cr10, cr0, cr1, {0}
   1ace4:			; <UNDEFINED> instruction: 0x3601d058
   1ace8:	strmi	r9, [r6], #-2819	; 0xfffff4fd
   1acec:	ands	r1, r1, r5, asr #24
   1acf0:	mcrrne	9, 2, r6, r1, cr2	; <UNPREDICTABLE>
   1acf4:	andcc	r6, r1, #268435466	; 0x1000000a
   1acf8:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1acfc:	andeq	pc, r0, #-2147483632	; 0x80000010
   1ad00:	blvs	8b3290 <ftello64@plt+0x8af714>
   1ad04:			; <UNDEFINED> instruction: 0xf8055c12
   1ad08:	adcsmi	r2, r5, #1, 30
   1ad0c:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   1ad10:	suble	r9, r2, r3, lsl #6
   1ad14:	mlale	fp, r9, r5, r4
   1ad18:	ldmdblt	sl, {r1, r5, r9, fp, sp, lr}
   1ad1c:	andeq	lr, sl, #212, 18	; 0x350000
   1ad20:	mvnle	r4, #144, 4
   1ad24:			; <UNDEFINED> instruction: 0xf01a4620
   1ad28:	vmovne	s15, s16, pc, r3
   1ad2c:	blls	10ed68 <ftello64@plt+0x10b1ec>
   1ad30:	strb	fp, [r8, r2, asr #5]!
   1ad34:			; <UNDEFINED> instruction: 0xf01a4620
   1ad38:	mcrrne	10, 2, pc, r2, cr15	; <UNPREDICTABLE>
   1ad3c:	svclt	0x001c4605
   1ad40:	movwcc	r9, #6915	; 0x1b03
   1ad44:			; <UNDEFINED> instruction: 0xf04fd1ab
   1ad48:	blls	dcd50 <ftello64@plt+0xd91d4>
   1ad4c:	eorsvs	r4, fp, r0, asr #12
   1ad50:	b	1358cf8 <ftello64@plt+0x135517c>
   1ad54:	blmi	6ed5cc <ftello64@plt+0x6e9a50>
   1ad58:	stmdals	r4, {r1, r3, r4, r5, r6, sl, lr}
   1ad5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ad60:	subsmi	r9, sl, r5, lsl #22
   1ad64:	andlt	sp, r6, sl, lsr #2
   1ad68:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ad6c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ad70:	b	13ecdd0 <ftello64@plt+0x13e9254>
   1ad74:	ldrbtmi	r0, [r8], #-457	; 0xfffffe37
   1ad78:	ldc2	0, cr15, [ip, #-80]	; 0xffffffb0
   1ad7c:	stmdbvs	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1ad80:	adcvs	r1, r1, #16640	; 0x4100
   1ad84:			; <UNDEFINED> instruction: 0x61223201
   1ad88:			; <UNDEFINED> instruction: 0xf1426962
   1ad8c:	cmnvs	r2, r0, lsl #4
   1ad90:			; <UNDEFINED> instruction: 0xf8126b22
   1ad94:	ldr	sl, [r4, r0]
   1ad98:	stmdbge	r3, {r0, r1, r8, r9, fp, ip, pc}
   1ad9c:	tstls	r0, r4, lsl #16
   1ada0:	tstcs	r2, r2, asr #12
   1ada4:	stcl	7, cr15, [r2, #-928]	; 0xfffffc60
   1ada8:	sbcle	r2, lr, r0, lsl #16
   1adac:	movwls	r2, #17152	; 0x4300
   1adb0:	stmdami	r7, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1adb4:			; <UNDEFINED> instruction: 0xf0144478
   1adb8:			; <UNDEFINED> instruction: 0xe7c4fcfd
   1adbc:	b	14d8d64 <ftello64@plt+0x14d51e8>
   1adc0:	andeq	r9, r3, r0, asr pc
   1adc4:	andeq	r0, r0, r8, lsl #8
   1adc8:	andeq	r9, r3, r8, asr #28
   1adcc:	muleq	r2, r2, r2
   1add0:	andeq	lr, r1, r8, lsr #5
   1add4:			; <UNDEFINED> instruction: 0x4604b538
   1add8:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   1addc:	ldrdcs	pc, [r8, -r3]
   1ade0:	ldrdlt	fp, [ip, -sl]!
   1ade4:	blcs	878e78 <ftello64@plt+0x8752fc>
   1ade8:	stmdavc	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}^
   1adec:	stmdblt	r3, {r0, sl, ip, sp}
   1adf0:	ldcmi	13, cr11, [r4, #-224]	; 0xffffff20
   1adf4:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   1adf8:	ldrdeq	pc, [r8, -r5]
   1adfc:	mrrc2	0, 1, pc, r0, cr1	; <UNPREDICTABLE>
   1ae00:	mvnsle	r2, r0, lsl #16
   1ae04:	addvc	pc, r4, r5, lsl #10
   1ae08:			; <UNDEFINED> instruction: 0xf0114621
   1ae0c:	strmi	pc, [r5], -r3, asr #22
   1ae10:			; <UNDEFINED> instruction: 0xf7e84620
   1ae14:	rsbvs	lr, r8, r6, ror #23
   1ae18:			; <UNDEFINED> instruction: 0xf503bd38
   1ae1c:	stmdbmi	sl, {r2, r7, r8, sl, ip, sp, lr}
   1ae20:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ae24:	blx	dd6e72 <ftello64@plt+0xdd32f6>
   1ae28:	eorcs	r4, r0, #8, 18	; 0x20000
   1ae2c:			; <UNDEFINED> instruction: 0x46034479
   1ae30:	subsvs	r4, sl, r8, lsr #12
   1ae34:	blx	bd6e82 <ftello64@plt+0xbd3306>
   1ae38:	subvs	r2, r3, r5, lsl r3
   1ae3c:	svclt	0x0000e7d1
   1ae40:	andeq	fp, r3, r2, lsl #1
   1ae44:	andeq	fp, r3, r6, rrx
   1ae48:	andeq	r3, r2, r2, lsl r2
   1ae4c:	andeq	r1, r2, r8, ror r6
   1ae50:	cfldr32mi	mvfx11, [r4], {112}	; 0x70
   1ae54:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   1ae58:	ldmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1ae5c:	rsbvs	r2, r0, r0, lsl #10
   1ae60:	strtmi	fp, [r8], -sl, lsl #2
   1ae64:	bmi	48a42c <ftello64@plt+0x4868b0>
   1ae68:			; <UNDEFINED> instruction: 0xf8d6589e
   1ae6c:	stmdblt	fp!, {r2, r4, r7, ip, sp}^
   1ae70:			; <UNDEFINED> instruction: 0xf7e82002
   1ae74:	eorvs	lr, r0, r4, ror fp
   1ae78:			; <UNDEFINED> instruction: 0x079b68b3
   1ae7c:	blmi	350648 <ftello64@plt+0x34cacc>
   1ae80:	strtmi	r2, [r8], -r1, lsl #4
   1ae84:			; <UNDEFINED> instruction: 0xf8c3447b
   1ae88:	ldflte	f2, [r0, #-48]!	; 0xffffffd0
   1ae8c:			; <UNDEFINED> instruction: 0xf7e82001
   1ae90:	ldmdavs	r3!, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
   1ae94:	blcs	32f1c <ftello64@plt+0x2f3a0>
   1ae98:	movwcs	sp, #4334	; 0x10ee
   1ae9c:	smlabtcc	ip, r4, r8, pc	; <UNPREDICTABLE>
   1aea0:	svclt	0x0000e7ea
   1aea4:	andeq	fp, r3, r6
   1aea8:	andeq	r9, r3, r8, asr #26
   1aeac:	andeq	r0, r0, r4, asr r4
   1aeb0:	ldrdeq	sl, [r3], -r8
   1aeb4:	bcs	7e96c4 <ftello64@plt+0x7e5b48>
   1aeb8:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1aebc:	ldmdane	r8, {r1, ip, sp, lr, pc}
   1aec0:	andsne	r4, r0, #18874368	; 0x1200000
   1aec4:	andsne	r1, r0, r0, lsl r8
   1aec8:	andsne	r1, r0, sl, lsr r0
   1aecc:	andsne	r1, r0, r4, lsr r0
   1aed0:	andsne	r1, r0, lr, lsl r0
   1aed4:	andsne	r2, r0, r0, lsl lr
   1aed8:	andsne	r1, r0, r0, lsl r2
   1aedc:	andcs	r4, r0, r2, lsl r0
   1aee0:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1aee4:	andcs	fp, r0, r4, lsl pc
   1aee8:	andeq	pc, r1, pc, rrx
   1aeec:	stmdbcs	r3, {r4, r5, r6, r8, r9, sl, lr}
   1aef0:	andcs	fp, r0, ip, lsl #31
   1aef4:	andeq	pc, r1, pc, rrx
   1aef8:	stmdbcs	r7, {r4, r5, r6, r8, r9, sl, lr}
   1aefc:	stmhi	r3, {r0, r1, r3, r5, r8, fp, ip, lr, pc}
   1af00:	blt	16fd210 <ftello64@plt+0x16f9694>
   1af04:	addslt	fp, fp, #335872	; 0x52000
   1af08:	blx	4e7b30 <ftello64@plt+0x4e3fb4>
   1af0c:	addmi	pc, fp, #134217730	; 0x8000002
   1af10:	andcs	fp, r0, ip, lsl #30
   1af14:	andeq	pc, r1, pc, rrx
   1af18:	stmdbcs	r1, {r4, r5, r6, r8, r9, sl, lr}
   1af1c:	andcs	fp, r0, ip, lsl #30
   1af20:	andeq	pc, r1, pc, rrx
   1af24:	stmdbcs	r7, {r4, r5, r6, r8, r9, sl, lr}
   1af28:	andcs	fp, r0, ip, lsl #31
   1af2c:	andeq	pc, r1, pc, rrx
   1af30:	ldmdbcs	r5, {r4, r5, r6, r8, r9, sl, lr}
   1af34:	andcs	fp, r0, ip, lsl #31
   1af38:	andeq	pc, r1, pc, rrx
   1af3c:	ldmdbcs	r4, {r4, r5, r6, r8, r9, sl, lr}
   1af40:	andcs	fp, r0, ip, lsl #31
   1af44:	andeq	pc, r1, pc, rrx
   1af48:	stmdbcs	r2, {r4, r5, r6, r8, r9, sl, lr}
   1af4c:	andcs	fp, r0, ip, lsl #30
   1af50:	andeq	pc, r1, pc, rrx
   1af54:			; <UNDEFINED> instruction: 0xf06f4770
   1af58:	ldrbmi	r0, [r0, -r1]!
   1af5c:	svcmi	0x00f0e92d
   1af60:	strmi	fp, [sl], pc, lsl #1
   1af64:	blne	11592e8 <ftello64@plt+0x115576c>
   1af68:			; <UNDEFINED> instruction: 0xf8df9207
   1af6c:	ldrbtmi	r2, [r9], #-2884	; 0xfffff4bc
   1af70:	bllt	10592f4 <ftello64@plt+0x1055778>
   1af74:	ldrdls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1af78:	ldrbtmi	r5, [fp], #2186	; 0x88a
   1af7c:	andls	r6, sp, #1179648	; 0x120000
   1af80:	andeq	pc, r0, #79	; 0x4f
   1af84:	blcs	3fba0 <ftello64@plt+0x3c024>
   1af88:	orrshi	pc, r2, r0
   1af8c:			; <UNDEFINED> instruction: 0xf1a3681b
   1af90:	blx	fede8f94 <ftello64@plt+0xfede5418>
   1af94:	movwls	pc, #10119	; 0x2787	; <UNPREDICTABLE>
   1af98:			; <UNDEFINED> instruction: 0xf1b9097f
   1af9c:			; <UNDEFINED> instruction: 0xf0000f00
   1afa0:	stmdacs	r0, {r2, r7, r8, pc}
   1afa4:	strcs	fp, [r1, -r8, lsl #30]
   1afa8:			; <UNDEFINED> instruction: 0xf0402f00
   1afac:	stmdavs	r3, {r2, r3, r5, r6, r8, pc}^
   1afb0:	blcs	26fd8 <ftello64@plt+0x2345c>
   1afb4:	msrhi	SPSR_x, r0
   1afb8:	bcs	fff5933c <ftello64@plt+0xfff557c0>
   1afbc:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   1afc0:			; <UNDEFINED> instruction: 0xf8df9206
   1afc4:	ldrbtmi	r2, [sl], #-2808	; 0xfffff508
   1afc8:	ands	r9, r4, r8, lsl #4
   1afcc:	movwcs	r9, #2562	; 0xa02
   1afd0:	andcc	pc, r0, r9, asr #17
   1afd4:	ble	2abac4 <ftello64@plt+0x2a7f48>
   1afd8:	svceq	0x0003f11a
   1afdc:			; <UNDEFINED> instruction: 0xf1bad007
   1afe0:	movwls	r0, #16128	; 0x3f00
   1afe4:	adcshi	pc, r6, r0, asr #5
   1afe8:			; <UNDEFINED> instruction: 0xf00045c2
   1afec:	blne	cfbeb4 <ftello64@plt+0xcf8338>
   1aff0:			; <UNDEFINED> instruction: 0xf0004425
   1aff4:	stmdavc	ip!, {r1, r6, r8, pc}
   1aff8:	ldclcs	14, cr1, [pc], #376	; 1b178 <ftello64@plt+0x175fc>
   1affc:	addhi	pc, pc, r0
   1b000:	svclt	0x00982cbf
   1b004:	stmdble	sl, {r0, r8, sl, ip, sp}
   1b008:	vcge.f32	d18, d0, d1
   1b00c:	stmdavc	sl!, {r1, r4, r7, pc}^
   1b010:	strcc	r1, [r2, #-3742]	; 0xfffff162
   1b014:	strcs	lr, [r4], #-2818	; 0xfffff4fe
   1b018:	ldrtmi	pc, [pc], #-1444	; 1b020 <ftello64@plt+0x174a4>	; <UNPREDICTABLE>
   1b01c:	adcmi	r3, r6, #64, 24	; 0x4000
   1b020:	addhi	pc, r7, r0, asr #1
   1b024:			; <UNDEFINED> instruction: 0xf0002e00
   1b028:			; <UNDEFINED> instruction: 0xf8958163
   1b02c:	strcc	r8, [r1, -r0]
   1b030:	svceq	0x0080f018
   1b034:	bls	cf364 <ftello64@plt+0xcb7e8>
   1b038:			; <UNDEFINED> instruction: 0xf0082301
   1b03c:			; <UNDEFINED> instruction: 0xf8c9087f
   1b040:	adcsmi	r3, sl, #0
   1b044:			; <UNDEFINED> instruction: 0xf11adad3
   1b048:	bicle	r0, r8, r3, lsl #30
   1b04c:	ldclne	14, cr1, [r3], #-392	; 0xfffffe78
   1b050:	stmdale	lr!, {r1, r3, r4, r7, r9, lr}^
   1b054:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   1b058:	stmdale	r5, {r0, r1, r2, r3, r4, r8, r9, fp, sp}^
   1b05c:			; <UNDEFINED> instruction: 0xf851a102
   1b060:	ldrmi	r3, [r9], #-35	; 0xffffffdd
   1b064:	svclt	0x00004708
   1b068:			; <UNDEFINED> instruction: 0xffffff87
   1b06c:			; <UNDEFINED> instruction: 0xffffff87
   1b070:			; <UNDEFINED> instruction: 0xffffff87
   1b074:			; <UNDEFINED> instruction: 0xffffff87
   1b078:			; <UNDEFINED> instruction: 0xffffff87
   1b07c:			; <UNDEFINED> instruction: 0xffffff87
   1b080:	andeq	r0, r0, r1, lsl #1
   1b084:			; <UNDEFINED> instruction: 0xffffff87
   1b088:	andeq	r0, r0, r1, lsl #1
   1b08c:			; <UNDEFINED> instruction: 0xffffff87
   1b090:			; <UNDEFINED> instruction: 0xffffff87
   1b094:	andeq	r0, r0, r1, lsl #1
   1b098:	andeq	r0, r0, r1, lsl #1
   1b09c:	andeq	r0, r0, r1, lsl #1
   1b0a0:			; <UNDEFINED> instruction: 0xffffff87
   1b0a4:	andeq	r0, r0, r1, lsl #1
   1b0a8:	andeq	r0, r0, r1, lsl #1
   1b0ac:	andeq	r0, r0, r1, lsl #1
   1b0b0:	muleq	r0, r5, r1
   1b0b4:			; <UNDEFINED> instruction: 0xffffff87
   1b0b8:			; <UNDEFINED> instruction: 0xffffff87
   1b0bc:	andeq	r0, r0, r1, lsl #1
   1b0c0:			; <UNDEFINED> instruction: 0xffffff87
   1b0c4:			; <UNDEFINED> instruction: 0xffffff87
   1b0c8:			; <UNDEFINED> instruction: 0xffffff87
   1b0cc:			; <UNDEFINED> instruction: 0xffffff87
   1b0d0:	andeq	r0, r0, r1, lsl #1
   1b0d4:			; <UNDEFINED> instruction: 0xffffff87
   1b0d8:			; <UNDEFINED> instruction: 0xffffff87
   1b0dc:	andeq	r0, r0, r1, lsl #1
   1b0e0:			; <UNDEFINED> instruction: 0xffffff87
   1b0e4:			; <UNDEFINED> instruction: 0xffffff87
   1b0e8:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b0ec:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1b0f0:	cmnlt	r3, r3, lsr #16
   1b0f4:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b0f8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1b0fc:	stmdblt	r0, {r3, r4, r7, fp, sp, lr}^
   1b100:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b104:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1b108:	ldm	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b10c:			; <UNDEFINED> instruction: 0xf0144641
   1b110:	blls	199d94 <ftello64@plt+0x196218>
   1b114:			; <UNDEFINED> instruction: 0xf0002b00
   1b118:	ldrhvs	r8, [pc], -r9
   1b11c:	mcrcs	0, 0, lr, cr3, cr6, {5}
   1b120:			; <UNDEFINED> instruction: 0xf8d5dd07
   1b124:	svcne	0x005e4001
   1b128:	blt	928544 <ftello64@plt+0x9249c8>
   1b12c:			; <UNDEFINED> instruction: 0xf4bf42a6
   1b130:			; <UNDEFINED> instruction: 0xf8dfaf79
   1b134:			; <UNDEFINED> instruction: 0xf85b398c
   1b138:	ldmdavs	fp, {r0, r1, ip, sp}
   1b13c:			; <UNDEFINED> instruction: 0xf0402b00
   1b140:	bls	17b460 <ftello64@plt+0x1778e4>
   1b144:			; <UNDEFINED> instruction: 0xf0002a00
   1b148:			; <UNDEFINED> instruction: 0xf04f80a1
   1b14c:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   1b150:	adds	r6, ip, r3, lsl r0
   1b154:	movweq	pc, #41384	; 0xa1a8	; <UNPREDICTABLE>
   1b158:	blx	fece2ae8 <ftello64@plt+0xfecdef6c>
   1b15c:			; <UNDEFINED> instruction: 0xf1baf383
   1b160:	andls	r3, r4, #1020	; 0x3fc
   1b164:	b	1401984 <ftello64@plt+0x13fde08>
   1b168:	svclt	0x00081353
   1b16c:	ldmdavs	r0, {r8, r9, sp}
   1b170:	cmple	r5, r0, lsl #22
   1b174:	blcs	41d88 <ftello64@plt+0x3e20c>
   1b178:	addshi	pc, lr, r0
   1b17c:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b180:	svccc	0x00fff1ba
   1b184:			; <UNDEFINED> instruction: 0xf040447a
   1b188:			; <UNDEFINED> instruction: 0xf8df809e
   1b18c:	ldrbtmi	r3, [fp], #-2372	; 0xfffff6bc
   1b190:	stmib	sp, {r2, r8, fp, ip, pc}^
   1b194:			; <UNDEFINED> instruction: 0xf8df8100
   1b198:	ldrbtmi	r1, [r9], #-2364	; 0xfffff6c4
   1b19c:	ldc	7, cr15, [r2], #-928	; 0xfffffc60
   1b1a0:	addmi	r9, lr, #4, 18	; 0x10000
   1b1a4:			; <UNDEFINED> instruction: 0xf8dfd35b
   1b1a8:			; <UNDEFINED> instruction: 0xf1a82930
   1b1ac:	ldrbtmi	r0, [sl], #-770	; 0xfffffcfe
   1b1b0:	blcs	7f51fc <ftello64@plt+0x7f1680>
   1b1b4:	adcshi	pc, r6, r0, lsl #4
   1b1b8:			; <UNDEFINED> instruction: 0xf013e8df
   1b1bc:	strheq	r0, [r3, #27]
   1b1c0:	orrseq	r0, sl, r1, lsl #3
   1b1c4:	eoreq	r0, r3, #-1342177279	; 0xb0000001
   1b1c8:	ldrhteq	r0, [r0], #4
   1b1cc:	smlatteq	sp, r2, r2, r0
   1b1d0:	adcseq	r0, r4, r7, lsr r1
   1b1d4:	ldrhteq	r0, [r4], r4
   1b1d8:	adcseq	r0, r4, r8, asr #2
   1b1dc:	ldrhteq	r0, [r4], r4
   1b1e0:	cmneq	r1, r0, asr r1
   1b1e4:	mvneq	r0, sp, asr r2
   1b1e8:	sbceq	r0, r5, #536870912	; 0x20000000
   1b1ec:	rsbseq	r0, lr, #-2147483608	; 0x80000028
   1b1f0:	subseq	r0, r5, #268435468	; 0x1000000c
   1b1f4:	umlalseq	r0, r4, pc, r2	; <UNPREDICTABLE>
   1b1f8:	subeq	r0, sp, #60, 4	; 0xc0000003
   1b1fc:	stmdble	r8, {r0, r1, r2, r9, fp, sp}
   1b200:			; <UNDEFINED> instruction: 0x2005f8b5
   1b204:	movweq	pc, #37284	; 0x91a4	; <UNPREDICTABLE>
   1b208:	addslt	fp, r2, #335872	; 0x52000
   1b20c:	vqsub.s8	d20, d16, d10
   1b210:			; <UNDEFINED> instruction: 0xf8df8099
   1b214:			; <UNDEFINED> instruction: 0xf04f38ac
   1b218:			; <UNDEFINED> instruction: 0xf85b0814
   1b21c:	strb	r4, [r7, -r3]!
   1b220:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b224:	andcs	r4, sl, #36700160	; 0x2300000
   1b228:			; <UNDEFINED> instruction: 0xf7e84479
   1b22c:	blls	1d61e4 <ftello64@plt+0x1d2668>
   1b230:	blls	f5298 <ftello64@plt+0xf171c>
   1b234:	subsle	r2, r8, r0, lsl #22
   1b238:	andcs	r9, sl, #4, 22	; 0x1000
   1b23c:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b240:	movwls	r9, #4608	; 0x1200
   1b244:			; <UNDEFINED> instruction: 0xf8df4479
   1b248:			; <UNDEFINED> instruction: 0xf8df389c
   1b24c:	ldrbtmi	r2, [fp], #-2204	; 0xfffff764
   1b250:			; <UNDEFINED> instruction: 0xf7e8447a
   1b254:	blls	1561bc <ftello64@plt+0x152640>
   1b258:			; <UNDEFINED> instruction: 0xf080429e
   1b25c:			; <UNDEFINED> instruction: 0xf8df828f
   1b260:	ldrtmi	r3, [r2], -ip, lsl #17
   1b264:	stmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b268:	ldrbtmi	r4, [fp], #-1061	; 0xfffffbdb
   1b26c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1b270:	bl	ff259218 <ftello64@plt+0xff25569c>
   1b274:			; <UNDEFINED> instruction: 0xf47f1b33
   1b278:			; <UNDEFINED> instruction: 0x4628aebe
   1b27c:	svceq	0x0003f11a
   1b280:	svcge	0x005ff47f
   1b284:			; <UNDEFINED> instruction: 0xf11ae003
   1b288:	suble	r0, r7, r3, lsl #30
   1b28c:			; <UNDEFINED> instruction: 0xf8df2000
   1b290:			; <UNDEFINED> instruction: 0xf8df2864
   1b294:	ldrbtmi	r3, [sl], #-2076	; 0xfffff7e4
   1b298:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b29c:	subsmi	r9, sl, sp, lsl #22
   1b2a0:	strhi	pc, [r1], #-64	; 0xffffffc0
   1b2a4:	pop	{r0, r1, r2, r3, ip, sp, pc}
   1b2a8:			; <UNDEFINED> instruction: 0xf10d8ff0
   1b2ac:			; <UNDEFINED> instruction: 0xe6780930
   1b2b0:	ldrmi	r9, [pc], -r5, lsl #22
   1b2b4:	ldrbt	r9, [r0], -r2, lsl #6
   1b2b8:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b2bc:	svccc	0x00fff1ba
   1b2c0:			; <UNDEFINED> instruction: 0xf43f447a
   1b2c4:			; <UNDEFINED> instruction: 0xf8dfaf62
   1b2c8:	ldrbtmi	r3, [fp], #-2100	; 0xfffff7cc
   1b2cc:			; <UNDEFINED> instruction: 0xf8dfe760
   1b2d0:			; <UNDEFINED> instruction: 0xf85b37f4
   1b2d4:	ldmvs	fp, {r0, r1, ip, sp}
   1b2d8:			; <UNDEFINED> instruction: 0xf47f2b00
   1b2dc:			; <UNDEFINED> instruction: 0xf8dfaf32
   1b2e0:	ldrbtmi	r0, [r8], #-2080	; 0xfffff7e0
   1b2e4:	blx	d5733c <ftello64@plt+0xd537c0>
   1b2e8:	blls	254f9c <ftello64@plt+0x251420>
   1b2ec:	smlald	r4, pc, sl, r6	; <UNPREDICTABLE>
   1b2f0:			; <UNDEFINED> instruction: 0x37ccf8df
   1b2f4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1b2f8:	blcs	3536c <ftello64@plt+0x317f0>
   1b2fc:	svcge	0x0021f43f
   1b300:			; <UNDEFINED> instruction: 0x37c0f8df
   1b304:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1b308:	blcs	3557c <ftello64@plt+0x31a00>
   1b30c:	svcge	0x0019f47f
   1b310:	ubfxeq	pc, pc, #17, #17
   1b314:			; <UNDEFINED> instruction: 0xf0144478
   1b318:	sdiv	r2, fp, sl
   1b31c:	ubfxeq	pc, pc, #17, #9
   1b320:			; <UNDEFINED> instruction: 0xe7b44478
   1b324:	stmdaeq	r4!, {r3, r5, r7, r8, ip, sp, lr, pc}^
   1b328:	svceq	0x000af1b8
   1b32c:	subshi	pc, lr, #64, 4
   1b330:			; <UNDEFINED> instruction: 0x27d8f8df
   1b334:			; <UNDEFINED> instruction: 0x4608447a
   1b338:			; <UNDEFINED> instruction: 0x17d4f8df
   1b33c:			; <UNDEFINED> instruction: 0xf7e84479
   1b340:	ldrb	lr, [r4], -r2, ror #22
   1b344:			; <UNDEFINED> instruction: 0xf1052000
   1b348:	andls	r0, r4, #603979776	; 0x24000000
   1b34c:			; <UNDEFINED> instruction: 0xf7ff9303
   1b350:			; <UNDEFINED> instruction: 0xf8dffd41
   1b354:	bls	12925c <ftello64@plt+0x1256e0>
   1b358:			; <UNDEFINED> instruction: 0xf8d3447b
   1b35c:			; <UNDEFINED> instruction: 0xf1b88108
   1b360:			; <UNDEFINED> instruction: 0xf0000f00
   1b364:			; <UNDEFINED> instruction: 0x4643821e
   1b368:	strtmi	r9, [r0], r4, lsl #10
   1b36c:	ldrmi	r9, [r5], -r9, lsl #12
   1b370:	ldrmi	r9, [ip], -r3, lsl #28
   1b374:	stmdavs	r4!, {r0, r1, sp, lr, pc}
   1b378:			; <UNDEFINED> instruction: 0xf0002c00
   1b37c:	stmdavs	r3!, {r0, r1, r4, r9, pc}^
   1b380:			; <UNDEFINED> instruction: 0xd1f8429d
   1b384:	andeq	pc, r8, r4, lsl #2
   1b388:	ldrtmi	r4, [r1], -sl, lsr #12
   1b38c:	svc	0x0036f7e7
   1b390:	mvnsle	r2, r0, lsl #16
   1b394:	strbmi	r9, [r4], -r4, lsl #26
   1b398:	strt	r9, [r8], -r9, lsl #28
   1b39c:	blcs	101fb4 <ftello64@plt+0xfe438>
   1b3a0:	eorshi	pc, r0, #64, 4
   1b3a4:	ldrdcc	pc, [r1], -r5
   1b3a8:	blcs	49c10 <ftello64@plt+0x46094>
   1b3ac:	msrhi	CPSR_s, #0
   1b3b0:			; <UNDEFINED> instruction: 0xf0169103
   1b3b4:	stmdbls	r3, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   1b3b8:	strmi	r4, [r8], -r2, lsl #12
   1b3bc:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
   1b3c0:			; <UNDEFINED> instruction: 0xf7e84479
   1b3c4:			; <UNDEFINED> instruction: 0xf8dfeb20
   1b3c8:			; <UNDEFINED> instruction: 0xf8df3754
   1b3cc:	ldrbtmi	r2, [fp], #-1876	; 0xfffff8ac
   1b3d0:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1b3d4:			; <UNDEFINED> instruction: 0xf8dfe7af
   1b3d8:	ldrbtmi	r0, [r8], #-1868	; 0xfffff8b4
   1b3dc:	b	259384 <ftello64@plt+0x255808>
   1b3e0:	bicslt	r9, r3, r4, lsl #22
   1b3e4:			; <UNDEFINED> instruction: 0x1740f8df
   1b3e8:			; <UNDEFINED> instruction: 0xf8df442b
   1b3ec:	strtmi	r2, [r8], r0, asr #14
   1b3f0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1b3f4:	ldrbtmi	r5, [sl], #-1539	; 0xfffff9fd
   1b3f8:	ldrmi	r9, [sp], -r9, lsl #8
   1b3fc:	strmi	r4, [lr], -r4, asr #12
   1b400:			; <UNDEFINED> instruction: 0xf8144690
   1b404:	ldrtmi	r2, [r1], -r1, lsl #30
   1b408:	ldrdeq	pc, [r0], -r8
   1b40c:	b	ffed93b4 <ftello64@plt+0xffed5838>
   1b410:	mvnsle	r4, r5, lsr #5
   1b414:			; <UNDEFINED> instruction: 0x5603e9dd
   1b418:			; <UNDEFINED> instruction: 0xf8df9c09
   1b41c:			; <UNDEFINED> instruction: 0xf8df3714
   1b420:	ldrbtmi	r2, [fp], #-1812	; 0xfffff8ec
   1b424:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1b428:			; <UNDEFINED> instruction: 0xf8dfe785
   1b42c:	ldrbtmi	r0, [r8], #-1804	; 0xfffff8f4
   1b430:	ldmib	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b434:	blcs	58204c <ftello64@plt+0x57e4d0>
   1b438:	rsbshi	pc, r9, #0, 4
   1b43c:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   1b440:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   1b444:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1b448:			; <UNDEFINED> instruction: 0xe7746819
   1b44c:	blcs	202064 <ftello64@plt+0x1fe4e8>
   1b450:	adcshi	pc, lr, #0, 4
   1b454:	usatcs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1b458:			; <UNDEFINED> instruction: 0xe76c447a
   1b45c:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   1b460:			; <UNDEFINED> instruction: 0xf7e84478
   1b464:	blls	155b84 <ftello64@plt+0x152008>
   1b468:	vqdmulh.s<illegal width 8>	d2, d0, d7
   1b46c:			; <UNDEFINED> instruction: 0xf8df81ee
   1b470:			; <UNDEFINED> instruction: 0xf8df36dc
   1b474:	ldrbtmi	r2, [fp], #-1756	; 0xfffff924
   1b478:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1b47c:			; <UNDEFINED> instruction: 0xf8dfe75b
   1b480:	ldrbtmi	r0, [r8], #-1748	; 0xfffff92c
   1b484:	ldmib	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b488:	blcs	420a0 <ftello64@plt+0x3e524>
   1b48c:			; <UNDEFINED> instruction: 0xf8dfd0c5
   1b490:	strtmi	r1, [fp], #-1736	; 0xfffff938
   1b494:			; <UNDEFINED> instruction: 0x26c4f8df
   1b498:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1b49c:	ldrbtmi	r5, [sl], #-1539	; 0xfffff9fd
   1b4a0:	strmi	r9, [lr], -r9, lsl #8
   1b4a4:	ldrmi	r4, [r0], ip, lsr #12
   1b4a8:			; <UNDEFINED> instruction: 0xf814461d
   1b4ac:	ldrtmi	r2, [r1], -r1, lsl #30
   1b4b0:	ldrdeq	pc, [r0], -r8
   1b4b4:	b	fe9d945c <ftello64@plt+0xfe9d58e0>
   1b4b8:	mvnsle	r4, ip, lsr #5
   1b4bc:	blls	15536c <ftello64@plt+0x1517f0>
   1b4c0:			; <UNDEFINED> instruction: 0xf0002b00
   1b4c4:	stmdavc	fp!, {r0, r1, r2, r4, r7, r8, pc}^
   1b4c8:			; <UNDEFINED> instruction: 0xf0402b00
   1b4cc:			; <UNDEFINED> instruction: 0xf8df82ab
   1b4d0:	ldrbtmi	r2, [sl], #-1680	; 0xfffff970
   1b4d4:			; <UNDEFINED> instruction: 0xf8df4608
   1b4d8:	ldrbtmi	r1, [r9], #-1676	; 0xfffff974
   1b4dc:	b	fe4d9484 <ftello64@plt+0xfe4d5908>
   1b4e0:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1b4e4:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1b4e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1b4ec:			; <UNDEFINED> instruction: 0xe7226819
   1b4f0:	blcs	c2108 <ftello64@plt+0xbe58c>
   1b4f4:	addshi	pc, r9, #0
   1b4f8:			; <UNDEFINED> instruction: 0x2674f8df
   1b4fc:			; <UNDEFINED> instruction: 0xe71a447a
   1b500:			; <UNDEFINED> instruction: 0x8670f8df
   1b504:			; <UNDEFINED> instruction: 0x0670f8df
   1b508:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   1b50c:	ldmdb	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b510:	ldrdeq	pc, [r0], -r8
   1b514:	movwls	r2, #768	; 0x300
   1b518:			; <UNDEFINED> instruction: 0x3660f8df
   1b51c:	bls	1226c8 <ftello64@plt+0x11eb4c>
   1b520:			; <UNDEFINED> instruction: 0xf7e8447b
   1b524:			; <UNDEFINED> instruction: 0xf8dfe908
   1b528:			; <UNDEFINED> instruction: 0xf8d82658
   1b52c:	ldrbtmi	r1, [sl], #-0
   1b530:	blls	15513c <ftello64@plt+0x1515c0>
   1b534:	vqdmulh.s<illegal width 8>	d2, d0, d3
   1b538:			; <UNDEFINED> instruction: 0xf8df8238
   1b53c:	ldrbtmi	r2, [sl], #-1608	; 0xfffff9b8
   1b540:	blls	15512c <ftello64@plt+0x1515b0>
   1b544:	vqdmulh.s<illegal width 8>	d18, d0, d3
   1b548:			; <UNDEFINED> instruction: 0xf8d5817d
   1b54c:	blt	627558 <ftello64@plt+0x6239dc>
   1b550:			; <UNDEFINED> instruction: 0xf0002b00
   1b554:	tstls	r3, ip, asr r2
   1b558:	blx	16575ba <ftello64@plt+0x1653a3e>
   1b55c:	strmi	r9, [r2], -r3, lsl #18
   1b560:			; <UNDEFINED> instruction: 0xf8df4608
   1b564:	ldrbtmi	r1, [r9], #-1572	; 0xfffff9dc
   1b568:	b	1359510 <ftello64@plt+0x1355994>
   1b56c:			; <UNDEFINED> instruction: 0x361cf8df
   1b570:			; <UNDEFINED> instruction: 0x261cf8df
   1b574:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1b578:			; <UNDEFINED> instruction: 0xe6dc6819
   1b57c:			; <UNDEFINED> instruction: 0x0614f8df
   1b580:			; <UNDEFINED> instruction: 0xf7e84478
   1b584:	blls	155a64 <ftello64@plt+0x151ee8>
   1b588:			; <UNDEFINED> instruction: 0xf43f2b00
   1b58c:			; <UNDEFINED> instruction: 0xf8dfaf46
   1b590:	strtmi	r1, [fp], #-1544	; 0xfffff9f8
   1b594:			; <UNDEFINED> instruction: 0x2604f8df
   1b598:	ldrbtmi	r4, [r9], #-1704	; 0xfffff958
   1b59c:	strpl	lr, [r3], -sp, asr #19
   1b5a0:	strls	r4, [r9], #-1146	; 0xfffffb86
   1b5a4:			; <UNDEFINED> instruction: 0x4644461d
   1b5a8:	ldrmi	r4, [r0], lr, lsl #12
   1b5ac:	svccs	0x0001f814
   1b5b0:			; <UNDEFINED> instruction: 0xf8d84631
   1b5b4:			; <UNDEFINED> instruction: 0xf7e80000
   1b5b8:	adcmi	lr, r5, #155648	; 0x26000
   1b5bc:			; <UNDEFINED> instruction: 0xe729d1f6
   1b5c0:	ldrbhi	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1b5c4:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1b5c8:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   1b5cc:	ldmdb	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b5d0:	ldrdeq	pc, [r0], -r8
   1b5d4:	movwls	r2, #768	; 0x300
   1b5d8:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1b5dc:	bls	122788 <ftello64@plt+0x11ec0c>
   1b5e0:			; <UNDEFINED> instruction: 0xf7e8447b
   1b5e4:			; <UNDEFINED> instruction: 0xf8dfe8a8
   1b5e8:			; <UNDEFINED> instruction: 0xf8d825c4
   1b5ec:	ldrbtmi	r1, [sl], #-0
   1b5f0:	blls	15507c <ftello64@plt+0x151500>
   1b5f4:			; <UNDEFINED> instruction: 0xf0402b00
   1b5f8:			; <UNDEFINED> instruction: 0xf8df8163
   1b5fc:	ldrbtmi	r2, [sl], #-1460	; 0xfffffa4c
   1b600:	blls	15506c <ftello64@plt+0x1514f0>
   1b604:			; <UNDEFINED> instruction: 0xf0002b00
   1b608:	stmdavc	fp!, {r0, r3, r4, r5, r6, r7, pc}^
   1b60c:			; <UNDEFINED> instruction: 0xf0402b00
   1b610:			; <UNDEFINED> instruction: 0xf8df81f0
   1b614:	ldrbtmi	r2, [sl], #-1440	; 0xfffffa60
   1b618:			; <UNDEFINED> instruction: 0xf8df4608
   1b61c:	ldrbtmi	r1, [r9], #-1436	; 0xfffffa64
   1b620:	ldmib	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b624:	ldrcc	pc, [r4, #2271]	; 0x8df
   1b628:	ldrcs	pc, [r4, #2271]	; 0x8df
   1b62c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1b630:	pkhbt	r6, r0, r9, lsl #16
   1b634:	streq	pc, [ip, #2271]	; 0x8df
   1b638:			; <UNDEFINED> instruction: 0xf7e84478
   1b63c:	blls	1559ac <ftello64@plt+0x151e30>
   1b640:	vpadd.i8	d2, d0, d0
   1b644:			; <UNDEFINED> instruction: 0xf8df80e3
   1b648:			; <UNDEFINED> instruction: 0xf8df3580
   1b64c:	ldrbtmi	r2, [fp], #-1408	; 0xfffffa80
   1b650:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1b654:	blls	155018 <ftello64@plt+0x15149c>
   1b658:	vpadd.i8	d2, d0, d4
   1b65c:			; <UNDEFINED> instruction: 0xf8df814b
   1b660:	ldrbtmi	r2, [sl], #-1392	; 0xfffffa90
   1b664:	blls	155008 <ftello64@plt+0x15148c>
   1b668:			; <UNDEFINED> instruction: 0xf0402b00
   1b66c:			; <UNDEFINED> instruction: 0xf8df810f
   1b670:	ldrbtmi	r2, [sl], #-1380	; 0xfffffa9c
   1b674:			; <UNDEFINED> instruction: 0xf8dfe65f
   1b678:	ldrbtmi	r0, [r8], #-1376	; 0xfffffaa0
   1b67c:	ldm	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b680:	blcs	42298 <ftello64@plt+0x3e71c>
   1b684:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   1b688:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1b68c:			; <UNDEFINED> instruction: 0xf8df442b
   1b690:	ldrbtmi	r2, [r9], #-1360	; 0xfffffab0
   1b694:	strpl	lr, [r3], -sp, asr #19
   1b698:	strls	r4, [r9], #-1146	; 0xfffffb86
   1b69c:	strtmi	r4, [ip], -lr, lsl #12
   1b6a0:			; <UNDEFINED> instruction: 0x461d4690
   1b6a4:	svccs	0x0001f814
   1b6a8:			; <UNDEFINED> instruction: 0xf8d84631
   1b6ac:			; <UNDEFINED> instruction: 0xf7e80000
   1b6b0:	adcmi	lr, ip, #2785280	; 0x2a8000
   1b6b4:			; <UNDEFINED> instruction: 0xe6add1f6
   1b6b8:	streq	pc, [r8, #-2271]!	; 0xfffff721
   1b6bc:			; <UNDEFINED> instruction: 0xf7e84478
   1b6c0:	blls	155928 <ftello64@plt+0x151dac>
   1b6c4:			; <UNDEFINED> instruction: 0xf43f2b00
   1b6c8:			; <UNDEFINED> instruction: 0xf8dfaea8
   1b6cc:	strtmi	r1, [fp], #-1308	; 0xfffffae4
   1b6d0:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
   1b6d4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1b6d8:	ldrbtmi	r5, [sl], #-1539	; 0xfffff9fd
   1b6dc:	strmi	r9, [lr], -r9, lsl #8
   1b6e0:	ldrmi	r4, [r0], ip, lsr #12
   1b6e4:			; <UNDEFINED> instruction: 0xf814461d
   1b6e8:	ldrtmi	r2, [r1], -r1, lsl #30
   1b6ec:	ldrdeq	pc, [r0], -r8
   1b6f0:	stmib	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6f4:	mvnsle	r4, ip, lsr #5
   1b6f8:			; <UNDEFINED> instruction: 0xf8dfe68c
   1b6fc:	ldrbtmi	r0, [r8], #-1268	; 0xfffffb0c
   1b700:	ldmda	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b704:	blcs	4231c <ftello64@plt+0x3e7a0>
   1b708:	mcrge	4, 4, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   1b70c:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1b710:			; <UNDEFINED> instruction: 0xf8df442b
   1b714:	strtmi	r2, [r8], r4, ror #9
   1b718:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1b71c:	ldrbtmi	r5, [sl], #-1539	; 0xfffff9fd
   1b720:	ldrmi	r9, [sp], -r9, lsl #8
   1b724:	strmi	r4, [lr], -r4, asr #12
   1b728:			; <UNDEFINED> instruction: 0xf8144690
   1b72c:	ldrtmi	r2, [r1], -r1, lsl #30
   1b730:	ldrdeq	pc, [r0], -r8
   1b734:	stmdb	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b738:	mvnsle	r4, r5, lsr #5
   1b73c:			; <UNDEFINED> instruction: 0xf8dfe66a
   1b740:	ldrbtmi	r2, [sl], #-1212	; 0xfffffb44
   1b744:			; <UNDEFINED> instruction: 0xf8dfe5f7
   1b748:	ldrbtmi	r2, [sl], #-1208	; 0xfffffb48
   1b74c:	mcrne	5, 3, lr, cr1, cr3, {7}
   1b750:			; <UNDEFINED> instruction: 0xf4ff428e
   1b754:	blls	206b14 <ftello64@plt+0x202f98>
   1b758:	andsvs	fp, r9, r3, lsl #2
   1b75c:	ldrbmi	r3, [r2], -r1, lsl #10
   1b760:			; <UNDEFINED> instruction: 0xf7ff4628
   1b764:	fstmiaxne	r2, {d15-d97}	;@ Deprecated
   1b768:	addhi	pc, r9, r0
   1b76c:			; <UNDEFINED> instruction: 0xf43f1c43
   1b770:	blls	186dac <ftello64@plt+0x183230>
   1b774:	andsvs	fp, pc, r3, lsl #2
   1b778:	str	r4, [r8, #1064]	; 0x428
   1b77c:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
   1b780:	streq	pc, [r0], #2271	; 0x8df
   1b784:			; <UNDEFINED> instruction: 0xf7e84478
   1b788:	blls	155860 <ftello64@plt+0x151ce4>
   1b78c:	vpadd.i8	d2, d0, d5
   1b790:			; <UNDEFINED> instruction: 0xf8df80f4
   1b794:			; <UNDEFINED> instruction: 0xf8df3474
   1b798:	ldrbtmi	r2, [fp], #-1140	; 0xfffffb8c
   1b79c:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1b7a0:	ldrmi	lr, [r5], -r9, asr #11
   1b7a4:			; <UNDEFINED> instruction: 0xf85b4bc6
   1b7a8:	stmdavs	r3!, {r0, r1, lr}
   1b7ac:			; <UNDEFINED> instruction: 0xf43f2b00
   1b7b0:	blmi	ff146a78 <ftello64@plt+0xff142efc>
   1b7b4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1b7b8:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
   1b7bc:	cfstrsge	mvf15, [r9], #508	; 0x1fc
   1b7c0:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b7c4:			; <UNDEFINED> instruction: 0xf04f2205
   1b7c8:	ldrbtmi	r0, [r9], #-2068	; 0xfffff7ec
   1b7cc:	ldc	7, cr15, [r2, #-924]!	; 0xfffffc64
   1b7d0:			; <UNDEFINED> instruction: 0xffbef013
   1b7d4:			; <UNDEFINED> instruction: 0xff4cf013
   1b7d8:	strtmi	r9, [sl], -r3, lsl #18
   1b7dc:	mrc2	0, 2, pc, cr2, cr7, {0}
   1b7e0:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b7e4:			; <UNDEFINED> instruction: 0xf0144478
   1b7e8:	str	pc, [r1], #2273	; 0x8e1
   1b7ec:	strtcs	pc, [r8], #-2271	; 0xfffff721
   1b7f0:	str	r4, [r0, #1146]!	; 0x47a
   1b7f4:	strtcs	pc, [r4], #-2271	; 0xfffff721
   1b7f8:	ldr	r4, [ip, #1146]	; 0x47a
   1b7fc:	strtcs	pc, [r0], #-2271	; 0xfffff721
   1b800:	ldr	r4, [r8, #1146]	; 0x47a
   1b804:	ldrcs	pc, [ip], #-2271	; 0xfffff721
   1b808:	ldr	r4, [r4, #1146]	; 0x47a
   1b80c:			; <UNDEFINED> instruction: 0xf8df786a
   1b810:	stmiavc	r9!, {r3, r4, sl, ip, sp}^
   1b814:	ldrbtmi	r2, [fp], #-2563	; 0xfffff5fd
   1b818:			; <UNDEFINED> instruction: 0xf895bf08
   1b81c:	ldmdavs	r8, {r0, r4, lr, pc}
   1b820:	strmi	fp, [fp], -fp, lsl #30
   1b824:	mulgt	r4, r5, r8
   1b828:	stmiavc	fp!, {r0, r3, r5, sl, fp, ip, sp, lr}
   1b82c:			; <UNDEFINED> instruction: 0x1c00e9cd
   1b830:	ldrbtmi	r4, [r9], #-2558	; 0xfffff602
   1b834:	stmia	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b838:	bmi	fffae834 <ftello64@plt+0xfffaacb8>
   1b83c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1b840:	ldrb	r6, [r8, #-2073]!	; 0xfffff7e7
   1b844:	ldrbtmi	r4, [sl], #-2812	; 0xfffff504
   1b848:			; <UNDEFINED> instruction: 0xf8b5e575
   1b84c:			; <UNDEFINED> instruction: 0xf8b52007
   1b850:	blt	14a786c <ftello64@plt+0x14a3cf0>
   1b854:	mvnhi	pc, #14614528	; 0xdf0000
   1b858:	addslt	fp, r2, #372736	; 0x5b000
   1b85c:	blx	4c0088 <ftello64@plt+0x4bc50c>
   1b860:	addslt	pc, fp, #805306376	; 0x30000008
   1b864:			; <UNDEFINED> instruction: 0xf1029303
   1b868:	bls	11c490 <ftello64@plt+0x118914>
   1b86c:	addsmi	r4, r3, #248, 8	; 0xf8000000
   1b870:	ldrdne	pc, [r0], -r8
   1b874:	rschi	pc, ip, r0
   1b878:	ldrbtmi	r4, [sl], #-2801	; 0xfffff50f
   1b87c:	ldmmi	r1!, {r0, r1, r3, r4, r6, r8, sl, sp, lr, pc}^
   1b880:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   1b884:			; <UNDEFINED> instruction: 0xff96f013
   1b888:	str	r2, [r0, #-0]
   1b88c:	stmibmi	lr!, {r3, r9, sl, lr}^
   1b890:	ldrbtmi	r7, [r9], #-2154	; 0xfffff796
   1b894:			; <UNDEFINED> instruction: 0x83b4f8df
   1b898:	ldm	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b89c:	ldrbtmi	r4, [r8], #2540	; 0x9ec
   1b8a0:	ldrbtmi	r1, [r9], #-3746	; 0xfffff15e
   1b8a4:			; <UNDEFINED> instruction: 0xf8d82300
   1b8a8:	mrsls	r0, (UNDEF: 3)
   1b8ac:	strmi	r9, [fp], -r0, lsl #6
   1b8b0:			; <UNDEFINED> instruction: 0xf7e71ca9
   1b8b4:	blls	1175bc <ftello64@plt+0x113a40>
   1b8b8:	ldrdne	pc, [r0], -r8
   1b8bc:	ldr	r4, [sl, #-1562]!	; 0xfffff9e6
   1b8c0:	stmibmi	r4!, {r3, r9, sl, lr}^
   1b8c4:	orrshi	pc, r0, #14614528	; 0xdf0000
   1b8c8:			; <UNDEFINED> instruction: 0xf7e84479
   1b8cc:	ldrbtmi	lr, [r8], #2204	; 0x89c
   1b8d0:			; <UNDEFINED> instruction: 0x1c694be2
   1b8d4:	ldrdeq	pc, [r0], -r8
   1b8d8:	stceq	0, cr15, [r0], {79}	; 0x4f
   1b8dc:	bls	12cad0 <ftello64@plt+0x128f54>
   1b8e0:	andgt	pc, r0, sp, asr #17
   1b8e4:			; <UNDEFINED> instruction: 0xf7e79303
   1b8e8:	blls	117588 <ftello64@plt+0x113a0c>
   1b8ec:	ldrdne	pc, [r0], -r8
   1b8f0:	str	r4, [r0, #-1562]!	; 0xfffff9e6
   1b8f4:	ldmibmi	sl, {r3, r9, sl, lr}^
   1b8f8:	ldrbtmi	r7, [r9], #-2154	; 0xfffff796
   1b8fc:	stm	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b900:	stcne	14, cr1, [r8], #644	; 0x284
   1b904:			; <UNDEFINED> instruction: 0xf0172200
   1b908:			; <UNDEFINED> instruction: 0x4680f9f5
   1b90c:			; <UNDEFINED> instruction: 0xf0002800
   1b910:	blmi	ff53bb7c <ftello64@plt+0xff538000>
   1b914:	movwls	r4, #13435	; 0x347b
   1b918:			; <UNDEFINED> instruction: 0xf7e76819
   1b91c:	strbmi	lr, [r0], -sl, ror #30
   1b920:	stcl	7, cr15, [r4], #-924	; 0xfffffc64
   1b924:	bmi	ff442538 <ftello64@plt+0xff43e9bc>
   1b928:	ldrbtmi	r6, [sl], #-2073	; 0xfffff7e7
   1b92c:	stmibmi	pc, {r0, r1, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1b930:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
   1b934:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
   1b938:	strtmi	r9, [fp], #-260	; 0xfffffefc
   1b93c:	stmdavs	r8, {r1, r3, r5, r6, fp, ip, sp, lr}
   1b940:	movwls	r4, #14795	; 0x39cb
   1b944:	stmiavc	fp!, {r0, r3, r4, r5, r6, sl, lr}
   1b948:	ldmda	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b94c:	stmib	sp, {r0, r3, r6, r7, r8, fp, lr}^
   1b950:	strbmi	r5, [r6], -r9, lsl #12
   1b954:	strls	r4, [fp], #-1145	; 0xfffffb87
   1b958:	ldrtmi	r9, [r8], r3, lsl #26
   1b95c:	strmi	r9, [pc], -r4, lsl #24
   1b960:	svccs	0x0001f816
   1b964:	stmdavs	r0!, {r0, r3, r4, r5, r9, sl, lr}
   1b968:	stmda	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b96c:	mvnsle	r4, lr, lsr #5
   1b970:			; <UNDEFINED> instruction: 0x5609e9dd
   1b974:	stcls	6, cr4, [fp], {71}	; 0x47
   1b978:			; <UNDEFINED> instruction: 0xf8dfe54f
   1b97c:	ldmibmi	pc!, {r2, r3, r4, r5, r6, r7, r9, pc}	; <UNPREDICTABLE>
   1b980:	stmiavc	fp!, {r3, r4, r5, r6, r7, sl, lr}
   1b984:	ldrbtmi	r7, [r9], #-2154	; 0xfffff796
   1b988:	ldrdeq	pc, [r0], -r8
   1b98c:	ldmda	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b990:	ldrdeq	pc, [r0], -r8
   1b994:	stclne	14, cr1, [r9], #904	; 0x388
   1b998:	movwls	r2, #768	; 0x300
   1b99c:	mrrc	7, 14, pc, r6, cr7	; <UNPREDICTABLE>
   1b9a0:			; <UNDEFINED> instruction: 0xf8d84ab7
   1b9a4:	ldrbtmi	r1, [sl], #-0
   1b9a8:			; <UNDEFINED> instruction: 0xf8d5e4c5
   1b9ac:	tstls	r3, r1
   1b9b0:			; <UNDEFINED> instruction: 0xf016ba00
   1b9b4:	stmdbls	r3, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
   1b9b8:	strmi	r4, [r8], -r2, lsl #12
   1b9bc:	ldrbtmi	r4, [r9], #-2481	; 0xfffff64f
   1b9c0:	stmda	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b9c4:	bmi	fec6e88c <ftello64@plt+0xfec6ad10>
   1b9c8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1b9cc:	ldrt	r6, [r2], #2073	; 0x819
   1b9d0:	ldrdcs	pc, [r1], -r5
   1b9d4:			; <UNDEFINED> instruction: 0xf8d54608
   1b9d8:	stmibmi	sp!, {r0, r2, ip, sp}
   1b9dc:	blt	70a22c <ftello64@plt+0x7066b0>
   1b9e0:			; <UNDEFINED> instruction: 0xf7e84479
   1b9e4:	blmi	feb15a2c <ftello64@plt+0xfeb11eb0>
   1b9e8:	ldrbtmi	r4, [fp], #-2731	; 0xfffff555
   1b9ec:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1b9f0:	bmi	fead4c7c <ftello64@plt+0xfead1100>
   1b9f4:			; <UNDEFINED> instruction: 0xe60f447a
   1b9f8:	stmibmi	r9!, {r3, r9, sl, lr}
   1b9fc:			; <UNDEFINED> instruction: 0xf7e84479
   1ba00:	blmi	fea55a10 <ftello64@plt+0xfea51e94>
   1ba04:	ldrbtmi	r4, [fp], #-2728	; 0xfffff558
   1ba08:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   1ba0c:			; <UNDEFINED> instruction: 0x4608e493
   1ba10:	ldrbtmi	r4, [r9], #-2470	; 0xfffff65a
   1ba14:	svc	0x00f6f7e7
   1ba18:	bmi	fe9ae8b4 <ftello64@plt+0xfe9aad38>
   1ba1c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1ba20:	str	r6, [r8], #2073	; 0x819
   1ba24:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
   1ba28:			; <UNDEFINED> instruction: 0x4608e554
   1ba2c:	stmiavc	fp!, {r0, r1, r5, r7, r8, fp, lr}
   1ba30:	ldrbtmi	r7, [r9], #-2154	; 0xfffff796
   1ba34:	svc	0x00e6f7e7
   1ba38:	bmi	fe8ae8c4 <ftello64@plt+0xfe8aad48>
   1ba3c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1ba40:	ldrbt	r6, [r8], #-2073	; 0xfffff7e7
   1ba44:	bmi	fe86e8cc <ftello64@plt+0xfe86ad50>
   1ba48:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1ba4c:	ldrbt	r6, [r2], #-2073	; 0xfffff7e7
   1ba50:	andeq	pc, r9, #1073741825	; 0x40000001
   1ba54:			; <UNDEFINED> instruction: 0x46084b9e
   1ba58:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
   1ba5c:	andcs	r4, r0, #17825792	; 0x1100000
   1ba60:	bls	100268 <ftello64@plt+0xfc6ec>
   1ba64:			; <UNDEFINED> instruction: 0xf7e7930a
   1ba68:			; <UNDEFINED> instruction: 0xf8d8ee66
   1ba6c:	eorscs	r1, sp, r0
   1ba70:	stcl	7, cr15, [r2], {231}	; 0xe7
   1ba74:	mulcs	r1, r5, r9
   1ba78:	bcs	426a8 <ftello64@plt+0x3eb2c>
   1ba7c:	bmi	fe592694 <ftello64@plt+0xfe58eb18>
   1ba80:	ldrdne	pc, [r0], -r8
   1ba84:	ldrb	r4, [r6], #-1146	; 0xfffffb86
   1ba88:	ldrdeq	lr, [r3, -sp]
   1ba8c:	andls	r2, r0, #0, 4
   1ba90:	bls	26ca9c <ftello64@plt+0x268f20>
   1ba94:	ldrdeq	pc, [r0], -r8
   1ba98:	cdp	7, 4, cr15, cr12, cr7, {7}
   1ba9c:			; <UNDEFINED> instruction: 0xf8d84a8e
   1baa0:	ldrbtmi	r1, [sl], #-0
   1baa4:			; <UNDEFINED> instruction: 0xf7e7e447
   1baa8:	svclt	0x0000ebde
   1baac:	andeq	r9, r3, r2, lsr ip
   1bab0:	andeq	r0, r0, r8, lsl #8
   1bab4:	andeq	r9, r3, r6, lsr #24
   1bab8:	muleq	r3, lr, lr
   1babc:	andeq	r1, r2, r6, lsl #24
   1bac0:	andeq	r0, r0, r4, asr r4
   1bac4:	andeq	r0, r0, r4, asr #8
   1bac8:	andeq	r3, r2, sl, lsr r0
   1bacc:	ldrdeq	r2, [r2], -r4
   1bad0:	ldrdeq	r2, [r2], -r6
   1bad4:	andeq	r3, r2, sl, lsr #1
   1bad8:	andeq	sl, r3, lr, lsr #25
   1badc:	andeq	r2, r2, r4, asr #30
   1bae0:	andeq	r3, r2, r0
   1bae4:	andeq	r1, r2, lr, ror r9
   1bae8:	andeq	r2, r2, r8, lsl #28
   1baec:	strdeq	sl, [r3], -r2
   1baf0:	strdeq	r2, [r2], -r0
   1baf4:	andeq	r9, r3, sl, lsl #18
   1baf8:	andeq	r1, r2, ip, lsl #18
   1bafc:	andeq	r1, r2, r2, lsl #18
   1bb00:	andeq	r3, r2, sl, ror #3
   1bb04:	ldrdeq	r3, [r2], -r8
   1bb08:	andeq	r9, r3, r0, asr #29
   1bb0c:	andeq	pc, r1, ip, asr #1
   1bb10:	andeq	r3, r2, r8, ror #2
   1bb14:	andeq	sl, r3, r4, lsl #22
   1bb18:	andeq	r2, r2, r4, asr pc
   1bb1c:	andeq	sl, r3, lr, lsl #21
   1bb20:	strdeq	r1, [r2], -ip
   1bb24:	andeq	r2, r2, r6, ror #30
   1bb28:	andeq	r2, r2, r0, ror #30
   1bb2c:	andeq	sl, r3, r6, ror #20
   1bb30:	andeq	sl, r3, sl, lsr sl
   1bb34:	andeq	r1, r2, r8, lsr #15
   1bb38:	andeq	r2, r2, r6, lsr #30
   1bb3c:	andeq	sl, r3, r8, lsl sl
   1bb40:	andeq	r2, r2, r6, lsr ip
   1bb44:	andeq	r1, r2, r4, ror r7
   1bb48:	andeq	r2, r2, r4, asr #30
   1bb4c:	andeq	sl, r3, r6, ror #19
   1bb50:	andeq	r2, r2, r4, lsl #24
   1bb54:	andeq	r2, r2, lr, lsr #30
   1bb58:			; <UNDEFINED> instruction: 0x00022eb8
   1bb5c:			; <UNDEFINED> instruction: 0x0003a9be
   1bb60:	andeq	pc, r1, lr, lsl #27
   1bb64:	ldrdeq	r2, [r2], -lr
   1bb68:	andeq	sl, r3, r4, ror r9
   1bb6c:	andeq	r1, r2, r2, ror #13
   1bb70:	ldrdeq	r2, [r2], -ip
   1bb74:	andeq	sl, r3, r4, asr r9
   1bb78:	andeq	r2, r2, r2, lsl #30
   1bb7c:	andeq	r5, r2, ip, lsr #22
   1bb80:	muleq	r2, lr, r6
   1bb84:	andeq	r1, r2, lr, lsl #13
   1bb88:	andeq	r2, r2, r6, lsr #26
   1bb8c:	andeq	sl, r3, r8, ror #17
   1bb90:	andeq	r1, r2, r6, asr r6
   1bb94:	andeq	r2, r2, r4, asr lr
   1bb98:	andeq	r2, r2, r2, asr lr
   1bb9c:			; <UNDEFINED> instruction: 0x0003a8bc
   1bba0:	muleq	r3, r4, r8
   1bba4:	andeq	r2, r2, sl, lsr #28
   1bba8:	andeq	r5, r2, ip, ror #20
   1bbac:	ldrdeq	r1, [r2], -lr
   1bbb0:	strdeq	r2, [r2], -lr
   1bbb4:	andeq	pc, r1, sl, asr #24
   1bbb8:	andeq	r2, r2, sl, ror #25
   1bbbc:	andeq	sl, r3, r0, lsr r8
   1bbc0:	muleq	r2, lr, r5
   1bbc4:	andeq	r2, r2, r4, lsr lr
   1bbc8:	andeq	sl, r3, lr, lsl #16
   1bbcc:	andeq	r2, r2, ip, lsr #20
   1bbd0:	andeq	r1, r2, sl, ror #10
   1bbd4:	andeq	r1, r2, sl, asr r5
   1bbd8:	andeq	r2, r2, sl, asr #26
   1bbdc:			; <UNDEFINED> instruction: 0x00022cbe
   1bbe0:	andeq	sl, r3, r4, asr #15
   1bbe4:	andeq	r2, r2, ip, asr sp
   1bbe8:	andeq	r2, r2, r8, lsl sp
   1bbec:	andeq	sl, r3, r2, lsl #15
   1bbf0:	andeq	r2, r2, r2, ror #26
   1bbf4:	muleq	r2, r8, r5
   1bbf8:	andeq	sl, r3, lr, lsr r7
   1bbfc:	andeq	r2, r2, lr, asr r9
   1bc00:	andeq	r2, r2, r2, lsr #18
   1bc04:			; <UNDEFINED> instruction: 0x00022cbc
   1bc08:	andeq	sl, r3, r2, asr #13
   1bc0c:	andeq	r2, r2, r0, ror #17
   1bc10:	andeq	r2, r2, lr, asr #18
   1bc14:	muleq	r2, r8, r7
   1bc18:	andeq	r2, r2, r4, asr #17
   1bc1c:	ldrdeq	r1, [r2], -r4
   1bc20:	andeq	r1, r2, ip, asr #7
   1bc24:	andeq	r1, r2, r4, asr #7
   1bc28:	andeq	sl, r3, r6, asr #12
   1bc2c:	andeq	r2, r2, r6, asr #24
   1bc30:	andeq	sl, r3, r0, lsr #12
   1bc34:	andeq	r1, r2, lr, lsl #7
   1bc38:	andeq	r1, r2, r6, lsl #7
   1bc3c:	strdeq	sl, [r3], -r0
   1bc40:	andeq	r2, r2, sl, ror r8
   1bc44:	andeq	r2, r2, sl, lsr #24
   1bc48:	muleq	r2, r2, fp
   1bc4c:			; <UNDEFINED> instruction: 0x0003a5be
   1bc50:	andeq	r5, r2, sl, lsr #15
   1bc54:	andeq	r2, r2, r8, lsr #20
   1bc58:	andeq	sl, r3, lr, lsl #11
   1bc5c:	andeq	r2, r2, r8, lsr #20
   1bc60:	muleq	r2, sl, sl
   1bc64:	andeq	sl, r3, r8, asr #10
   1bc68:	andeq	r1, r2, r2, lsr #5
   1bc6c:	andeq	sl, r3, r6, lsr #10
   1bc70:	andeq	r2, r2, r4, lsr #20
   1bc74:	andeq	r1, r2, r0, ror r9
   1bc78:	ldrdeq	sl, [r3], -ip
   1bc7c:	andeq	r2, r2, r2, ror #19
   1bc80:	andeq	r1, r2, r6, lsr #4
   1bc84:			; <UNDEFINED> instruction: 0x000228be
   1bc88:	muleq	r3, r4, r4
   1bc8c:	andeq	r1, r2, r2, lsl #4
   1bc90:	muleq	r2, r8, r9
   1bc94:	andeq	sl, r3, r2, ror r4
   1bc98:	andeq	r1, r2, r0, ror #3
   1bc9c:	ldrdeq	r1, [r2], -r8
   1bca0:	andeq	r2, r2, r0, lsr r9
   1bca4:	andeq	sl, r3, r6, asr r4
   1bca8:	andeq	r1, r2, r4, asr #3
   1bcac:	muleq	r2, r2, r8
   1bcb0:	andeq	sl, r3, r0, asr #8
   1bcb4:	andeq	r1, r2, lr, lsr #3
   1bcb8:	andeq	r1, r2, r6, lsr #3
   1bcbc:	muleq	r2, r6, r8
   1bcc0:	andeq	sl, r3, r0, lsr #8
   1bcc4:	andeq	r1, r2, lr, lsl #3
   1bcc8:	andeq	sl, r3, r4, lsl r4
   1bccc:	andeq	r1, r2, r2, lsl #3
   1bcd0:	strdeq	r5, [r2], -r2
   1bcd4:	andeq	r2, r2, r4, lsl #12
   1bcd8:	andeq	r1, r2, sl, lsr #2
   1bcdc:	addlt	fp, r3, r0, lsl #10
   1bce0:	movwls	r2, #768	; 0x300
   1bce4:			; <UNDEFINED> instruction: 0xf93af7ff
   1bce8:			; <UNDEFINED> instruction: 0xf85db003
   1bcec:	svclt	0x0000fb04
   1bcf0:	addlt	fp, r3, r0, lsr r5
   1bcf4:	strmi	r2, [r4], -r0, lsl #6
   1bcf8:	ldrmi	r9, [sl], -r0, lsl #6
   1bcfc:	strmi	r6, [sp], -r0, asr #22
   1bd00:			; <UNDEFINED> instruction: 0xf92cf7ff
   1bd04:	tstlt	r0, r3, lsl #12
   1bd08:	andlt	r4, r3, r8, lsl r6
   1bd0c:			; <UNDEFINED> instruction: 0x461abd30
   1bd10:	strtmi	r9, [r9], -r0
   1bd14:			; <UNDEFINED> instruction: 0xf7ff6ba0
   1bd18:	strmi	pc, [r3], -r1, lsr #18
   1bd1c:	andlt	r4, r3, r8, lsl r6
   1bd20:	svclt	0x0000bd30
   1bd24:	blmi	aee5d4 <ftello64@plt+0xaeaa58>
   1bd28:	push	{r1, r3, r4, r5, r6, sl, lr}
   1bd2c:	strdlt	r4, [r7], r0
   1bd30:			; <UNDEFINED> instruction: 0x270058d3
   1bd34:	movwls	r6, #22555	; 0x581b
   1bd38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bd3c:	strls	r7, [r3, -r3, asr #26]
   1bd40:	teqle	r8, pc, lsl fp
   1bd44:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1bd48:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1bd4c:	strls	r4, [r0, -r6, lsl #12]
   1bd50:	blvs	1c2d684 <ftello64@plt+0x1c29b08>
   1bd54:	tstcs	ip, r2, asr #12
   1bd58:			; <UNDEFINED> instruction: 0xf900f7ff
   1bd5c:	cmplt	r0, #4, 12	; 0x400000
   1bd60:	ldccs	13, cr9, [r6, #-16]
   1bd64:			; <UNDEFINED> instruction: 0xf994d1f3
   1bd68:	blcs	27d70 <ftello64@plt+0x241f4>
   1bd6c:	ldmib	r6, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, lr, pc}^
   1bd70:	blx	5c19a <ftello64@plt+0x5861e>
   1bd74:			; <UNDEFINED> instruction: 0xf7e75105
   1bd78:	bvs	1d16b78 <ftello64@plt+0x1d12ffc>
   1bd7c:	blx	16d60e <ftello64@plt+0x169a92>
   1bd80:	eorsvs	pc, r0, #12582912	; 0xc00000
   1bd84:	stmdavc	r1!, {r0, r1, r6, r8, fp, ip}
   1bd88:	stmdavc	r1!, {r0, r6, r8, sl, ip, lr}^
   1bd8c:			; <UNDEFINED> instruction: 0xf8527059
   1bd90:	ldmdavs	r5, {r1, r8, r9, sl, fp, ip}^
   1bd94:	ldmvs	r0, {r2, r4, r7, fp, sp, lr}^
   1bd98:	andne	pc, r2, r3, asr #17
   1bd9c:	andpl	pc, r6, r3, asr #17
   1bda0:	andmi	pc, sl, r3, asr #17
   1bda4:	andeq	pc, lr, r3, asr #17
   1bda8:			; <UNDEFINED> instruction: 0xf8c36911
   1bdac:	bvs	1cdfdfc <ftello64@plt+0x1cdc280>
   1bdb0:	rsbsvs	r3, r3, #67108864	; 0x4000000
   1bdb4:	bmi	255ce8 <ftello64@plt+0x25216c>
   1bdb8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1bdbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bdc0:	subsmi	r9, sl, r5, lsl #22
   1bdc4:	andlt	sp, r7, r2, lsl #2
   1bdc8:	mvnshi	lr, #12386304	; 0xbd0000
   1bdcc:	b	12d9d70 <ftello64@plt+0x12d61f4>
   1bdd0:	andeq	r8, r3, r8, ror lr
   1bdd4:	andeq	r0, r0, r8, lsl #8
   1bdd8:	andeq	r8, r3, r6, ror #27
   1bddc:	svcmi	0x00f0e92d
   1bde0:			; <UNDEFINED> instruction: 0xf8df4616
   1bde4:	ldrmi	r2, [sp], -r0, lsr #15
   1bde8:			; <UNDEFINED> instruction: 0x379cf8df
   1bdec:	ldrbtmi	r2, [sl], #-3599	; 0xfffff1f1
   1bdf0:			; <UNDEFINED> instruction: 0x8798f8df
   1bdf4:	strmi	fp, [r4], -sp, lsl #1
   1bdf8:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   1bdfc:	movwls	r6, #47131	; 0xb81b
   1be00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1be04:	cmphi	pc, r0, asr #4	; <UNPREDICTABLE>
   1be08:	strmi	r6, [pc], -r3, lsl #20
   1be0c:	ldmib	r0, {r0, r1, r5, r8, fp, ip, sp, pc}^
   1be10:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1be14:	rschi	pc, pc, r0, asr #1
   1be18:			; <UNDEFINED> instruction: 0xf1064620
   1be1c:			; <UNDEFINED> instruction: 0xf0193bff
   1be20:	sbclt	pc, r2, #3063808	; 0x2ec000
   1be24:	bcs	1392d4 <ftello64@plt+0x135758>
   1be28:	rscshi	pc, r6, r0
   1be2c:	blcs	63880 <ftello64@plt+0x5fd04>
   1be30:	msrhi	(UNDEF: 105), r0
   1be34:	ldrdls	pc, [r0], -r4	; <UNPREDICTABLE>
   1be38:	svceq	0x0000f1b9
   1be3c:	ldmib	r4, {r2, r8, ip, lr, pc}^
   1be40:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   1be44:	cmnhi	sl, r0, asr #1	; <UNPREDICTABLE>
   1be48:			; <UNDEFINED> instruction: 0xf1a64620
   1be4c:			; <UNDEFINED> instruction: 0xf0190b02
   1be50:	bvs	91a4e4 <ftello64@plt+0x916968>
   1be54:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1be58:	blx	fe05a7dc <ftello64@plt+0xfe056c60>
   1be5c:			; <UNDEFINED> instruction: 0xf0402b00
   1be60:	bvs	ff8bc1f4 <ftello64@plt+0xff8b8678>
   1be64:	addsmi	r6, r3, #667648	; 0xa3000
   1be68:	sbcshi	pc, lr, r0, lsl #1
   1be6c:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1be70:			; <UNDEFINED> instruction: 0xf10b6b21
   1be74:	andcc	r3, r1, #267386880	; 0xff00000
   1be78:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1be7c:			; <UNDEFINED> instruction: 0xf14262a0
   1be80:	cmnvs	r2, r0, lsl #4
   1be84:	strbvc	r5, [r8, #-3272]!	; 0xfffff338
   1be88:	svceq	0x0000f1b9
   1be8c:	sbcshi	pc, r7, r0
   1be90:	stmdblt	r3!, {r0, r1, r5, r9, fp, sp, lr}
   1be94:	andcc	lr, sl, #212, 18	; 0x350000
   1be98:			; <UNDEFINED> instruction: 0xf0c04293
   1be9c:	strtmi	r8, [r0], -r3, lsr #2
   1bea0:			; <UNDEFINED> instruction: 0xf97af019
   1bea4:	strvc	r6, [r8, #2595]!	; 0xa23
   1bea8:	ldmib	r4, {r0, r1, r5, r8, fp, ip, sp, pc}^
   1beac:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1beb0:	smlabthi	ip, r0, r0, pc	; <UNPREDICTABLE>
   1beb4:			; <UNDEFINED> instruction: 0xf0194620
   1beb8:	sbclt	pc, r0, #1818624	; 0x1bc000
   1bebc:			; <UNDEFINED> instruction: 0xf1a6782b
   1bec0:	strbvc	r0, [r8, #2818]!	; 0xb02
   1bec4:	teqeq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1bec8:	teqeq	r0, #67	; 0x43	; <UNPREDICTABLE>
   1becc:			; <UNDEFINED> instruction: 0xf1b9702b
   1bed0:	eorle	r0, r7, r0, lsl #30
   1bed4:	svceq	0x0001f1bb
   1bed8:	cmphi	sp, r0, asr #4	; <UNPREDICTABLE>
   1bedc:	cfmadd32cc	mvax1, mvfx4, mvfx4, mvfx0
   1bee0:			; <UNDEFINED> instruction: 0xf80af7fe
   1bee4:			; <UNDEFINED> instruction: 0x900942b0
   1bee8:	adcshi	pc, fp, r0, lsl #4
   1beec:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   1bef0:	vqsub.s8	d4, d16, d8
   1bef4:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, pc}
   1bef8:	rsbshi	pc, r6, #64	; 0x40
   1befc:	vceq.f32	d18, d0, d1
   1bf00:			; <UNDEFINED> instruction: 0x462080b0
   1bf04:	bleq	d85a4 <ftello64@plt+0xd4a28>
   1bf08:			; <UNDEFINED> instruction: 0xfff6f7fd
   1bf0c:	andls	r4, r9, r8, asr r5
   1bf10:	teqhi	r1, r0, lsl #4	; <UNPREDICTABLE>
   1bf14:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   1bf18:	vqsub.s8	d4, d16, d8
   1bf1c:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, pc}
   1bf20:	orrhi	pc, r7, r0, asr #32
   1bf24:	svceq	0x0001f1bb
   1bf28:	msrhi	SP_usr, r0
   1bf2c:	blcs	367c0 <ftello64@plt+0x32c44>
   1bf30:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   1bf34:	andcc	lr, sl, #212, 18	; 0x350000
   1bf38:			; <UNDEFINED> instruction: 0xf0804293
   1bf3c:	stmdbvs	r2!, {r1, r2, r3, r8, pc}
   1bf40:	blvs	8630a8 <ftello64@plt+0x85f52c>
   1bf44:			; <UNDEFINED> instruction: 0x61223201
   1bf48:	adcvs	r6, r0, #1605632	; 0x188000
   1bf4c:	andeq	pc, r0, #-2147483632	; 0x80000010
   1bf50:	stfple	f6, [fp], {98}	; 0x62
   1bf54:	eorscc	pc, ip, r5, lsl #17
   1bf58:	andcc	lr, sl, #212, 18	; 0x350000
   1bf5c:			; <UNDEFINED> instruction: 0xf0804293
   1bf60:	stmdbvs	r2!, {r0, r2, r8, pc}
   1bf64:	blvs	8630cc <ftello64@plt+0x85f550>
   1bf68:			; <UNDEFINED> instruction: 0x61223201
   1bf6c:	adcvs	r6, r0, #1605632	; 0x188000
   1bf70:	andeq	pc, r0, #-2147483632	; 0x80000010
   1bf74:	stfple	f6, [r8], {98}	; 0x62
   1bf78:			; <UNDEFINED> instruction: 0xf1ab7daa
   1bf7c:			; <UNDEFINED> instruction: 0xf8850602
   1bf80:			; <UNDEFINED> instruction: 0xf1b9003d
   1bf84:	andle	r0, r2, r0, lsl #30
   1bf88:			; <UNDEFINED> instruction: 0xf0402a00
   1bf8c:			; <UNDEFINED> instruction: 0xf8df817e
   1bf90:	ldrbtmi	r3, [fp], #-1536	; 0xfffffa00
   1bf94:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
   1bf98:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   1bf9c:			; <UNDEFINED> instruction: 0xf7fa4610
   1bfa0:	mcrne	15, 0, pc, cr7, cr15, {4}	; <UNPREDICTABLE>
   1bfa4:	rschi	pc, r9, r0
   1bfa8:	msrhi	(UNDEF: 125), r0
   1bfac:	strbhi	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1bfb0:			; <UNDEFINED> instruction: 0xf8df3540
   1bfb4:			; <UNDEFINED> instruction: 0xf10db5e4
   1bfb8:	ldrbtmi	r0, [r8], #2596	; 0xa24
   1bfbc:	stmibeq	r7, {r0, r2, r8, r9, fp, sp, lr, pc}
   1bfc0:			; <UNDEFINED> instruction: 0x270044fb
   1bfc4:			; <UNDEFINED> instruction: 0x46204651
   1bfc8:			; <UNDEFINED> instruction: 0xf7fe9609
   1bfcc:			; <UNDEFINED> instruction: 0xf8d8fe3f
   1bfd0:	bls	267fe8 <ftello64@plt+0x26446c>
   1bfd4:			; <UNDEFINED> instruction: 0xf8451ab6
   1bfd8:	blcs	1ebf0 <ftello64@plt+0x1b074>
   1bfdc:	rschi	pc, r8, r0, asr #32
   1bfe0:	svclt	0x00082800
   1bfe4:	strbmi	r2, [sp, #-1806]	; 0xfffff8f2
   1bfe8:	ldrtmi	sp, [r1], -ip, ror #3
   1bfec:	andcs	r4, r0, #32, 12	; 0x2000000
   1bff0:			; <UNDEFINED> instruction: 0xf8f0f01a
   1bff4:	stmdbvs	r2, {r3, r6, sp, lr, pc}
   1bff8:	blvs	863160 <ftello64@plt+0x85f5e4>
   1bffc:	blcc	1841c <ftello64@plt+0x148a0>
   1c000:			; <UNDEFINED> instruction: 0x61223201
   1c004:	adcvs	r6, r0, #1605632	; 0x188000
   1c008:	andeq	pc, r0, #-2147483632	; 0x80000010
   1c00c:	stfple	f6, [sl], {98}	; 0x62
   1c010:	strvc	r2, [sl, #-2564]!	; 0xfffff5fc
   1c014:	svcge	0x000af47f
   1c018:			; <UNDEFINED> instruction: 0xf04f6a23
   1c01c:			; <UNDEFINED> instruction: 0xf04f0901
   1c020:	blcs	1e828 <ftello64@plt+0x1acac>
   1c024:	svcge	0x001df43f
   1c028:			; <UNDEFINED> instruction: 0xf10b4620
   1c02c:			; <UNDEFINED> instruction: 0xf01936ff
   1c030:	sbclt	pc, r0, #11730944	; 0xb30000
   1c034:			; <UNDEFINED> instruction: 0xf1b97568
   1c038:			; <UNDEFINED> instruction: 0xf47f0f00
   1c03c:	strtmi	sl, [r0], -r9, lsr #30
   1c040:	streq	pc, [sp], -fp, lsr #3
   1c044:	mcr2	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   1c048:	strtmi	r6, [r0], -r8, ror #1
   1c04c:	mcr2	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   1c050:	strtmi	r6, [r0], -r8, rrx
   1c054:	mcr2	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   1c058:	svceq	0x000ef1bb
   1c05c:			; <UNDEFINED> instruction: 0xf47f60a8
   1c060:			; <UNDEFINED> instruction: 0xf8dfaf17
   1c064:			; <UNDEFINED> instruction: 0x46390538
   1c068:			; <UNDEFINED> instruction: 0xf0134478
   1c06c:			; <UNDEFINED> instruction: 0xf8dffba3
   1c070:	ldrbtmi	r3, [fp], #-1328	; 0xfffffad0
   1c074:	bcs	361e4 <ftello64@plt+0x32668>
   1c078:	addshi	pc, r3, r0, asr #32
   1c07c:			; <UNDEFINED> instruction: 0x46204631
   1c080:	strcs	r2, [lr, -r0, lsl #4]
   1c084:			; <UNDEFINED> instruction: 0xf8a6f01a
   1c088:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
   1c08c:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1c090:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c094:	blls	2f6104 <ftello64@plt+0x2f2588>
   1c098:			; <UNDEFINED> instruction: 0xf040405a
   1c09c:			; <UNDEFINED> instruction: 0x46388271
   1c0a0:	pop	{r0, r2, r3, ip, sp, pc}
   1c0a4:			; <UNDEFINED> instruction: 0xf8df8ff0
   1c0a8:	ldrbtmi	r0, [r8], #-1280	; 0xfffffb00
   1c0ac:	blx	fe0d8102 <ftello64@plt+0xfe0d4586>
   1c0b0:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1c0b4:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   1c0b8:	addsle	r2, r6, r0, lsl #30
   1c0bc:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1c0c0:	ldmdavs	r9, {r8, r9, sl, sp}
   1c0c4:			; <UNDEFINED> instruction: 0xf7e74478
   1c0c8:			; <UNDEFINED> instruction: 0xe78eeb94
   1c0cc:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1c0d0:	andcc	r6, r1, #33792	; 0x8400
   1c0d4:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1c0d8:			; <UNDEFINED> instruction: 0xf14262a0
   1c0dc:	cmnvs	r2, r0, lsl #4
   1c0e0:	strbt	r5, [fp], r8, asr #25
   1c0e4:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1c0e8:	andcc	r6, r1, #33792	; 0x8400
   1c0ec:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1c0f0:			; <UNDEFINED> instruction: 0xf14262a0
   1c0f4:	cmnvs	r2, r0, lsl #4
   1c0f8:	strvc	r5, [fp, #3275]!	; 0xccb
   1c0fc:	andcc	lr, sl, #212, 18	; 0x350000
   1c100:	mvnle	r4, #805306377	; 0x30000009
   1c104:			; <UNDEFINED> instruction: 0xf8dfe6d6
   1c108:	ldrtmi	r0, [r9], -ip, lsr #9
   1c10c:	smlsdcs	lr, lr, r6, r4
   1c110:	vmvn.i32	q10, #524288	; 0x00080000
   1c114:			; <UNDEFINED> instruction: 0xf0132700
   1c118:			; <UNDEFINED> instruction: 0xf8dffb4d
   1c11c:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
   1c120:	bcs	36290 <ftello64@plt+0x32714>
   1c124:	svcge	0x0061f43f
   1c128:	ldreq	pc, [r0], #2271	; 0x8df
   1c12c:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1c130:	strcs	pc, [r0, -r0, asr #5]
   1c134:			; <UNDEFINED> instruction: 0xf7e74478
   1c138:			; <UNDEFINED> instruction: 0xe756eb5c
   1c13c:			; <UNDEFINED> instruction: 0xf1a66923
   1c140:	blvs	85ed50 <ftello64@plt+0x85b1d4>
   1c144:	movwcc	r1, #7238	; 0x1c46
   1c148:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1c14c:			; <UNDEFINED> instruction: 0xf14362a6
   1c150:	cmnvs	r3, r0, lsl #6
   1c154:	andge	pc, r0, r1, lsl r8	; <UNPREDICTABLE>
   1c158:	strtmi	lr, [r0], -r4, lsl #13
   1c15c:			; <UNDEFINED> instruction: 0xf81cf019
   1c160:			; <UNDEFINED> instruction: 0xf8856a23
   1c164:	blcs	1c25c <ftello64@plt+0x186e0>
   1c168:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {1}
   1c16c:			; <UNDEFINED> instruction: 0xf0194620
   1c170:	sbclt	pc, r0, #1245184	; 0x130000
   1c174:	ldrbmi	lr, [lr], -r0, lsl #14
   1c178:			; <UNDEFINED> instruction: 0xf8dfe773
   1c17c:	cfstrsvc	mvf3, [r8, #272]!	; 0x110
   1c180:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1c184:			; <UNDEFINED> instruction: 0xf0402a00
   1c188:			; <UNDEFINED> instruction: 0xf7fe8127
   1c18c:			; <UNDEFINED> instruction: 0xf5b6f9dd
   1c190:	stmdble	r2, {r5, r8, r9, sl, fp, ip, lr}^
   1c194:	strteq	pc, [ip], #-2271	; 0xfffff721
   1c198:	ldrbtmi	r2, [r8], #-1806	; 0xfffff8f2
   1c19c:	blx	2d81f2 <ftello64@plt+0x2d4676>
   1c1a0:			; <UNDEFINED> instruction: 0xf8dfe723
   1c1a4:	ldmdavs	r9, {r2, r5, sl}
   1c1a8:			; <UNDEFINED> instruction: 0xf7e74478
   1c1ac:	strb	lr, [r5, -r2, lsr #22]!
   1c1b0:			; <UNDEFINED> instruction: 0xf8d84659
   1c1b4:			; <UNDEFINED> instruction: 0xf7e70000
   1c1b8:			; <UNDEFINED> instruction: 0xf8d8ec26
   1c1bc:			; <UNDEFINED> instruction: 0xf855210c
   1c1c0:			; <UNDEFINED> instruction: 0xf8d81c04
   1c1c4:			; <UNDEFINED> instruction: 0xf7fa0000
   1c1c8:			; <UNDEFINED> instruction: 0xf8d8ff4f
   1c1cc:	andcs	r1, sl, r0
   1c1d0:	ldmdb	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c1d4:	stceq	8, cr15, [r4], {85}	; 0x55
   1c1d8:			; <UNDEFINED> instruction: 0xf895e702
   1c1dc:			; <UNDEFINED> instruction: 0xf895703d
   1c1e0:	ldmdavs	r8, {r2, r3, r4, r5, ip}
   1c1e4:			; <UNDEFINED> instruction: 0xf8cd7deb
   1c1e8:			; <UNDEFINED> instruction: 0xf895a00c
   1c1ec:	smladls	r7, r5, r0, ip
   1c1f0:	smlattls	r6, pc, r8, r6
   1c1f4:	movwls	r7, #23849	; 0x5d29
   1c1f8:	stmib	sp, {r0, r1, r3, r5, r7, fp, sp, lr}^
   1c1fc:	ldmibmi	r3!, {r0, r8, r9, sl, ip}^
   1c200:	andsgt	pc, r0, sp, asr #17
   1c204:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   1c208:			; <UNDEFINED> instruction: 0xf7e7686b
   1c20c:			; <UNDEFINED> instruction: 0xf1b9ebfc
   1c210:			; <UNDEFINED> instruction: 0xf0400f00
   1c214:	stfvcd	f0, [sl, #100]!	; 0x64
   1c218:	ldrtmi	lr, [r1], -r0, asr #13
   1c21c:			; <UNDEFINED> instruction: 0xf7fe4620
   1c220:	ldrsbteq	pc, [r2], #193	; 0xc1	; <UNPREDICTABLE>
   1c224:	andcs	r4, r0, r1, lsl #12
   1c228:			; <UNDEFINED> instruction: 0xf7e74606
   1c22c:	strtvs	lr, [r8], #-3140	; 0xfffff3bc
   1c230:	ldrdcc	lr, [fp], -fp
   1c234:	cdp	7, 7, cr15, cr14, cr6, {7}
   1c238:	strmi	r9, [r3], -r9, lsl #20
   1c23c:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   1c240:	strtmi	r6, [r0], -r8, lsr #7
   1c244:	andcs	lr, r0, #3194880	; 0x30c000
   1c248:			; <UNDEFINED> instruction: 0xf800f019
   1c24c:	addsmi	r9, r8, #9216	; 0x2400
   1c250:	bl	feb0be78 <ftello64@plt+0xfeb082fc>
   1c254:			; <UNDEFINED> instruction: 0xf43f0b00
   1c258:	ldmmi	sp, {r0, r2, r5, r6, r9, sl, fp, sp, pc}^
   1c25c:	ldrbtmi	r4, [r8], #-1630	; 0xfffff9a2
   1c260:	blx	fea582b4 <ftello64@plt+0xfea54738>
   1c264:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
   1c268:	bcs	363d8 <ftello64@plt+0x3285c>
   1c26c:	orrhi	pc, r0, r0, asr #32
   1c270:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c274:			; <UNDEFINED> instruction: 0xf7e7e6b9
   1c278:	addlt	lr, r7, #3571712	; 0x368000
   1c27c:	strvc	pc, [r0, -r7, asr #32]
   1c280:			; <UNDEFINED> instruction: 0xf47f2800
   1c284:			; <UNDEFINED> instruction: 0x2700aeb2
   1c288:	movwcs	lr, #1711	; 0x6af
   1c28c:	tsteq	r2, pc, rrx	; <UNPREDICTABLE>
   1c290:	ldrmi	r9, [sl], -r0, lsl #6
   1c294:			; <UNDEFINED> instruction: 0xf7fe6b68
   1c298:	movwcs	pc, #3681	; 0xe61	; <UNPREDICTABLE>
   1c29c:			; <UNDEFINED> instruction: 0xf0002800
   1c2a0:	movwls	r8, #230	; 0xe6
   1c2a4:	blvs	fea2db14 <ftello64@plt+0xfea29f98>
   1c2a8:	tsteq	r2, pc, rrx	; <UNPREDICTABLE>
   1c2ac:	mrc2	7, 2, pc, cr6, cr14, {7}
   1c2b0:			; <UNDEFINED> instruction: 0xf0002800
   1c2b4:	movwcs	r8, #220	; 0xdc
   1c2b8:	movwls	r2, #258	; 0x102
   1c2bc:	blvs	1a2db2c <ftello64@plt+0x1a29fb0>
   1c2c0:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   1c2c4:			; <UNDEFINED> instruction: 0xf0002800
   1c2c8:	stmdavs	r3, {r3, r4, r5, r6, r7, pc}
   1c2cc:	rscvs	fp, fp, fp, lsl sl
   1c2d0:			; <UNDEFINED> instruction: 0x46282110
   1c2d4:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   1c2d8:			; <UNDEFINED> instruction: 0xf0002800
   1c2dc:	stmdavs	r3, {r1, r2, r4, r6, r7, pc}
   1c2e0:	rsbvs	fp, fp, fp, lsl sl
   1c2e4:	blt	6f63f8 <ftello64@plt+0x6f287c>
   1c2e8:	movwcs	r6, #171	; 0xab
   1c2ec:	movwls	r2, #259	; 0x103
   1c2f0:	blvs	1a2db60 <ftello64@plt+0x1a29fe4>
   1c2f4:	mrc2	7, 1, pc, cr2, cr14, {7}
   1c2f8:			; <UNDEFINED> instruction: 0xf0002800
   1c2fc:	stmdavs	r3, {r1, r2, r4, r5, r7, pc}
   1c300:	blcs	4ab84 <ftello64@plt+0x47008>
   1c304:	adcshi	pc, r1, r0
   1c308:	ldrmi	r6, [pc], #-2283	; 1c310 <ftello64@plt+0x18794>
   1c30c:	svccs	0x0000612f
   1c310:	adcshi	pc, r2, r0, asr #32
   1c314:	tstcs	sl, r0, lsl #6
   1c318:	ldrmi	r9, [sl], -r0, lsl #6
   1c31c:			; <UNDEFINED> instruction: 0xf7fe6b68
   1c320:	tstlt	r8, sp, lsl lr	; <UNPREDICTABLE>
   1c324:			; <UNDEFINED> instruction: 0xf043782b
   1c328:	eorvc	r0, fp, r0, asr #6
   1c32c:	tstcs	r8, r0, lsl #6
   1c330:	ldrmi	r9, [sl], -r0, lsl #6
   1c334:			; <UNDEFINED> instruction: 0xf7fe6b68
   1c338:	tstlt	r8, r1, lsl lr	; <UNPREDICTABLE>
   1c33c:			; <UNDEFINED> instruction: 0xf043786b
   1c340:	rsbvc	r0, fp, r1, lsl #6
   1c344:			; <UNDEFINED> instruction: 0xf04faf0a
   1c348:	strbmi	r0, [r3], -r0, lsl #16
   1c34c:	andhi	pc, r0, sp, asr #17
   1c350:	blvs	1a2dc40 <ftello64@plt+0x1a2a0c4>
   1c354:			; <UNDEFINED> instruction: 0xf7fe211c
   1c358:	tstlt	r8, r1, lsl #28	; <UNPREDICTABLE>
   1c35c:	stmdbcs	r0, {r1, r3, r8, fp, ip, pc}
   1c360:	sbcshi	pc, r4, r0, asr #32
   1c364:	tstcs	r4, r0, lsl #6
   1c368:	ldrmi	r9, [sl], -r0, lsl #6
   1c36c:			; <UNDEFINED> instruction: 0xf7fe6b68
   1c370:			; <UNDEFINED> instruction: 0xb118fdf5
   1c374:			; <UNDEFINED> instruction: 0xf043782b
   1c378:	eorvc	r0, fp, r0, lsl #7
   1c37c:	mrscs	r2, SP_und
   1c380:	ldrmi	r9, [sl], -r0, lsl #6
   1c384:			; <UNDEFINED> instruction: 0xf7fe6b68
   1c388:	msrlt	CPSR_f, r9, ror #27
   1c38c:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
   1c390:	vsub.i32	d23, d3, d26
   1c394:	eorvc	r1, sl, r5, asr #4
   1c398:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c39c:			; <UNDEFINED> instruction: 0xf8cd463a
   1c3a0:	strbmi	r8, [r3], -r0
   1c3a4:	tstcs	r5, r8, ror #22
   1c3a8:	ldc2l	7, cr15, [r8, #1016]	; 0x3f8
   1c3ac:	blls	2c8814 <ftello64@plt+0x2c4c98>
   1c3b0:			; <UNDEFINED> instruction: 0xf0002b02
   1c3b4:	smlabtcs	r4, r9, r0, r8
   1c3b8:			; <UNDEFINED> instruction: 0xf7ff4628
   1c3bc:	msrlt	CPSR_f, r9	; <illegal shifter operand>
   1c3c0:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
   1c3c4:	vsub.i32	d23, d3, d26
   1c3c8:	eorvc	r1, sl, r4, lsl #4
   1c3cc:	blcs	7fb980 <ftello64@plt+0x7f7e04>
   1c3d0:	adcshi	pc, r6, r0
   1c3d4:	ldrb	r7, [sl, #3498]	; 0xdaa
   1c3d8:			; <UNDEFINED> instruction: 0x4602497f
   1c3dc:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1c3e0:	bl	45a384 <ftello64@plt+0x456808>
   1c3e4:	ldrb	r7, [r0], r8, lsr #27
   1c3e8:			; <UNDEFINED> instruction: 0xf7e6300b
   1c3ec:	bls	297a84 <ftello64@plt+0x293f08>
   1c3f0:			; <UNDEFINED> instruction: 0xf1004603
   1c3f4:	cmnvs	r8, #8, 2
   1c3f8:	stmib	r3, {r5, r9, sl, lr}^
   1c3fc:			; <UNDEFINED> instruction: 0xf0182200
   1c400:	blls	29c09c <ftello64@plt+0x298520>
   1c404:	svclt	0x00084298
   1c408:			; <UNDEFINED> instruction: 0xf43f1a36
   1c40c:	ldmdami	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, sp, pc}^
   1c410:			; <UNDEFINED> instruction: 0xf0134478
   1c414:	blmi	1cdab58 <ftello64@plt+0x1cd6fdc>
   1c418:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1c41c:			; <UNDEFINED> instruction: 0xf43f2a00
   1c420:	ldmdami	r0!, {r0, r1, r2, r5, r8, r9, sl, fp, sp, pc}^
   1c424:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c428:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
   1c42c:	stmib	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c430:	stmdami	sp!, {r0, r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
   1c434:			; <UNDEFINED> instruction: 0xf0134478
   1c438:	blmi	1b5ab34 <ftello64@plt+0x1b56fb8>
   1c43c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1c440:	cmnle	r6, r0, lsl #20
   1c444:	ldrb	r2, [r0, #1806]	; 0x70e
   1c448:			; <UNDEFINED> instruction: 0xf04f2300
   1c44c:	movwls	r3, #511	; 0x1ff
   1c450:	blvs	1a2dcc0 <ftello64@plt+0x1a2a144>
   1c454:	stc2	7, cr15, [r2, #1016]	; 0x3f8
   1c458:	ldrmi	r2, [sl], -r0, lsl #6
   1c45c:			; <UNDEFINED> instruction: 0xf06f9300
   1c460:	blvs	fea1c86c <ftello64@plt+0xfea18cf0>
   1c464:	ldc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
   1c468:	stmdbvs	pc!, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1c46c:	stmdavc	fp!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   1c470:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1c474:	ldr	r7, [lr, -fp, lsr #32]
   1c478:			; <UNDEFINED> instruction: 0xf904f015
   1c47c:	svclt	0x002242b8
   1c480:			; <UNDEFINED> instruction: 0xf043786b
   1c484:	rsbvc	r0, fp, r2, lsl #6
   1c488:	stcvc	7, cr14, [fp, #272]!	; 0x110
   1c48c:	blcs	2ab224 <ftello64@plt+0x2a76a8>
   1c490:	svcge	0x002bf67f
   1c494:			; <UNDEFINED> instruction: 0xf8584b56
   1c498:	ldmdavs	fp, {r0, r1, ip, sp}
   1c49c:			; <UNDEFINED> instruction: 0xf43f2b00
   1c4a0:	blmi	1548138 <ftello64@plt+0x15445bc>
   1c4a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1c4a8:	blcs	3671c <ftello64@plt+0x32ba0>
   1c4ac:	svcge	0x001df47f
   1c4b0:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   1c4b4:			; <UNDEFINED> instruction: 0xf94cf013
   1c4b8:	stcvc	7, cr14, [fp, #92]!	; 0x5c
   1c4bc:	blcs	2ab254 <ftello64@plt+0x2a76d8>
   1c4c0:	svcge	0x0006f67f
   1c4c4:			; <UNDEFINED> instruction: 0xf8584b4a
   1c4c8:	ldmdavs	fp, {r0, r1, ip, sp}
   1c4cc:			; <UNDEFINED> instruction: 0xf43f2b00
   1c4d0:	blmi	12480d4 <ftello64@plt+0x1244558>
   1c4d4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1c4d8:	blcs	3674c <ftello64@plt+0x32bd0>
   1c4dc:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {3}
   1c4e0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   1c4e4:			; <UNDEFINED> instruction: 0xf934f013
   1c4e8:	stmdami	r5, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   1c4ec:	ldrbtmi	r4, [r8], #-1630	; 0xfffff9a2
   1c4f0:			; <UNDEFINED> instruction: 0xf960f013
   1c4f4:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
   1c4f8:	bcs	36668 <ftello64@plt+0x32aec>
   1c4fc:	stmdami	r2, {r1, r5, r7, ip, lr, pc}^
   1c500:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1c504:			; <UNDEFINED> instruction: 0xf7e74478
   1c508:	strb	lr, [lr, #-2420]!	; 0xfffff68c
   1c50c:			; <UNDEFINED> instruction: 0xf0164642
   1c510:	msrvs	CPSR_f, #996	; 0x3e4
   1c514:			; <UNDEFINED> instruction: 0xf43f2800
   1c518:			; <UNDEFINED> instruction: 0xf016aeae
   1c51c:	strmi	pc, [r0], r1, ror #26
   1c520:			; <UNDEFINED> instruction: 0xf43f2800
   1c524:	blvs	a481a8 <ftello64@plt+0xa4462c>
   1c528:	cdp	7, 6, cr15, cr0, cr6, {7}
   1c52c:	eorshi	pc, r0, r5, asr #17
   1c530:	ldmdami	r6!, {r3, r4, r8, r9, sl, sp, lr, pc}
   1c534:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1c538:			; <UNDEFINED> instruction: 0xf7e74478
   1c53c:	ldrb	lr, [r4, #-2394]	; 0xfffff6a6
   1c540:			; <UNDEFINED> instruction: 0xf7ff4628
   1c544:	strb	pc, [r5, -pc, ror #23]	; <UNPREDICTABLE>
   1c548:	mulgt	r0, r0, r8
   1c54c:			; <UNDEFINED> instruction: 0x4643463a
   1c550:			; <UNDEFINED> instruction: 0xf8852106
   1c554:	stmdavc	r7, {r3, r4, lr, pc}^
   1c558:	andhi	pc, r0, sp, asr #17
   1c55c:	strbtvc	r6, [pc], -r8, ror #22
   1c560:	ldc2l	7, cr15, [ip], #1016	; 0x3f8
   1c564:	strbmi	r9, [r3, #-2826]	; 0xfffff4f6
   1c568:	ldrmi	fp, [r8], -r8, lsl #30
   1c56c:	str	r6, [r2, -r8, ror #3]!
   1c570:			; <UNDEFINED> instruction: 0xf04f4827
   1c574:	ldmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   1c578:			; <UNDEFINED> instruction: 0xf7e74478
   1c57c:	ldr	lr, [r4, #-2362]!	; 0xfffff6c6
   1c580:	cdp	7, 7, cr15, cr0, cr6, {7}
   1c584:			; <UNDEFINED> instruction: 0x00038db2
   1c588:	andeq	r0, r0, r8, lsl #8
   1c58c:	andeq	r8, r3, r6, lsr #27
   1c590:	andeq	r9, r3, sl, asr #29
   1c594:	andeq	r9, r3, r2, lsr #29
   1c598:	andeq	r2, r2, r8, ror #15
   1c59c:	andeq	r1, r2, r8, asr sp
   1c5a0:	andeq	r9, r3, sl, ror #27
   1c5a4:	andeq	r8, r3, r0, lsl fp
   1c5a8:	andeq	r1, r2, r6, lsl sp
   1c5ac:	andeq	r9, r3, r8, lsr #27
   1c5b0:	andeq	r2, r2, ip, asr #8
   1c5b4:	andeq	r1, r2, ip, ror #25
   1c5b8:	andeq	r9, r3, lr, lsr sp
   1c5bc:	strdeq	r2, [r2], -ip
   1c5c0:	ldrdeq	r9, [r3], -ip
   1c5c4:	andeq	r2, r2, sl, ror #11
   1c5c8:	andeq	r2, r2, r8, ror #6
   1c5cc:	ldrdeq	r2, [r2], -r6
   1c5d0:	andeq	r2, r2, r2, lsl #8
   1c5d4:	strdeq	r9, [r3], -r6
   1c5d8:	andeq	r2, r2, lr, lsl #7
   1c5dc:	muleq	r2, ip, r1
   1c5e0:	andeq	r9, r3, r4, asr #20
   1c5e4:			; <UNDEFINED> instruction: 0x000221b6
   1c5e8:	andeq	r2, r2, r4, lsr #2
   1c5ec:	andeq	r9, r3, r0, lsr #20
   1c5f0:	andeq	r0, r0, r4, asr r4
   1c5f4:	andeq	r0, r0, r4, asr #8
   1c5f8:	andeq	r2, r2, sl, lsl #4
   1c5fc:			; <UNDEFINED> instruction: 0x000221b6
   1c600:	andeq	r2, r2, r6, lsl r1
   1c604:	andeq	r9, r3, r6, ror #18
   1c608:	andeq	r2, r2, ip, lsr #2
   1c60c:	andeq	r2, r2, r8, asr #32
   1c610:	andeq	r2, r2, r8, rrx
   1c614:	svcmi	0x00f0e92d
   1c618:	blmi	fc8834 <ftello64@plt+0xfc4cb8>
   1c61c:	andls	r4, r2, r2, lsl #12
   1c620:	movwls	r4, #13435	; 0x347b
   1c624:	stmvs	r0, {r0, r1, r6, r8, fp, sp, lr}
   1c628:	movwls	r6, #6423	; 0x1917
   1c62c:	ldcl	7, cr15, [lr, #920]	; 0x398
   1c630:	blcs	4323c <ftello64@plt+0x3f6c0>
   1c634:	strcs	sp, [r0, #-106]	; 0xffffff96
   1c638:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c63c:	strtmi	r4, [sl], fp, lsr #13
   1c640:	ldccs	0, cr14, [pc], #196	; 1c70c <ftello64@plt+0x18b90>
   1c644:	stmdaeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
   1c648:			; <UNDEFINED> instruction: 0x2e01d93a
   1c64c:	stmdaeq	r2, {r0, r1, r2, r8, ip, sp, lr, pc}
   1c650:	streq	pc, [r2], -r3, lsr #3
   1c654:	ldmdavc	fp!, {r0, r2, r6, r8, sl, fp, ip, lr, pc}^
   1c658:	strcs	lr, [r4], #-2819	; 0xfffff4fd
   1c65c:	ldrtmi	pc, [pc], #-1444	; 1c664 <ftello64@plt+0x18ae8>	; <UNPREDICTABLE>
   1c660:	adcsmi	r3, r4, #64, 24	; 0x4000
   1c664:			; <UNDEFINED> instruction: 0x4649d83d
   1c668:			; <UNDEFINED> instruction: 0xf7e64628
   1c66c:			; <UNDEFINED> instruction: 0xf1a9ef04
   1c670:	strbmi	r0, [r1], -ip, lsl #28
   1c674:			; <UNDEFINED> instruction: 0xf10b1e73
   1c678:			; <UNDEFINED> instruction: 0xf1090b01
   1c67c:	bl	21eab4 <ftello64@plt+0x21af38>
   1c680:	bl	1e298 <ftello64@plt+0x1a71c>
   1c684:			; <UNDEFINED> instruction: 0xf840020e
   1c688:	strmi	sl, [r5], -lr
   1c68c:			; <UNDEFINED> instruction: 0xf8c21e60
   1c690:	bne	7046a8 <ftello64@plt+0x700b2c>
   1c694:	andge	pc, r8, r2, asr #17
   1c698:	blvs	9a6e4 <ftello64@plt+0x96b68>
   1c69c:	andvs	pc, lr, r5, lsl #16
   1c6a0:	andne	lr, r1, r2, asr #19
   1c6a4:	ldmdavc	ip!, {r0, r2, r4, ip, lr, pc}
   1c6a8:	ldclcs	14, cr1, [pc], #376	; 1c828 <ftello64@plt+0x18cac>
   1c6ac:	mvfcsdm	f5, #1.0
   1c6b0:	stmdaeq	r5, {r0, r1, r2, r8, ip, sp, lr, pc}
   1c6b4:	streq	pc, [r5], -r3, lsr #3
   1c6b8:			; <UNDEFINED> instruction: 0xf8d7dd13
   1c6bc:	blt	92c6c8 <ftello64@plt+0x928b4c>
   1c6c0:	movwle	r4, #58022	; 0xe2a6
   1c6c4:	bicle	r2, lr, r0, lsl #24
   1c6c8:	bls	ef31c <ftello64@plt+0xeb7a0>
   1c6cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c6d0:	blls	cadc4 <ftello64@plt+0xc7248>
   1c6d4:	addsvs	r4, sp, r8, asr r6
   1c6d8:	andlt	pc, ip, r3, asr #17
   1c6dc:	pop	{r0, r2, ip, sp, pc}
   1c6e0:	blmi	3806a8 <ftello64@plt+0x37cb2c>
   1c6e4:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   1c6e8:	blcs	3675c <ftello64@plt+0x32be0>
   1c6ec:	blmi	310ab8 <ftello64@plt+0x30cf3c>
   1c6f0:	ldmvs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c6f4:	mvnle	r2, r0, lsl #22
   1c6f8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1c6fc:			; <UNDEFINED> instruction: 0xf828f013
   1c700:	stmdami	r8, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c704:			; <UNDEFINED> instruction: 0xf0134478
   1c708:	strb	pc, [r2, r3, lsr #16]!	; <UNPREDICTABLE>
   1c70c:			; <UNDEFINED> instruction: 0x461d469b
   1c710:	svclt	0x0000e7df
   1c714:	andeq	r8, r3, r0, lsl #11
   1c718:	andeq	r0, r0, r4, asr r4
   1c71c:	andeq	r0, r0, r4, asr #8
   1c720:	ldrdeq	r2, [r2], -r6
   1c724:	andeq	r2, r2, ip, lsr #1
   1c728:	stmdbcs	r6, {r3, r4, r5, r9, fp, lr}^
   1c72c:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
   1c730:	strdlt	fp, [r7], r0
   1c734:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c738:			; <UNDEFINED> instruction: 0xf04f9305
   1c73c:	ldmdble	r8, {r8, r9}^
   1c740:			; <UNDEFINED> instruction: 0xf10068c1
   1c744:	strmi	r0, [r4], -ip, asr #10
   1c748:			; <UNDEFINED> instruction: 0xdd282900
   1c74c:	tstle	sl, r1, lsl #18
   1c750:	stmdavc	r6, {r7, fp, sp, lr}
   1c754:	eorle	r2, sp, r1, lsl #28
   1c758:			; <UNDEFINED> instruction: 0xf04f6886
   1c75c:	blmi	b69360 <ftello64@plt+0xb657e4>
   1c760:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1c764:			; <UNDEFINED> instruction: 0xf7e69600
   1c768:	strtmi	lr, [r8], -r0, lsr #31
   1c76c:	svc	0x0038f7e6
   1c770:	blmi	9ef01c <ftello64@plt+0x9eb4a0>
   1c774:	rsbvs	r4, r0, sl, ror r4
   1c778:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c77c:	subsmi	r9, sl, r5, lsl #22
   1c780:	andlt	sp, r7, r2, asr #2
   1c784:	stmdbvs	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   1c788:	rscscc	pc, pc, #79	; 0x4f
   1c78c:	strtmi	r4, [r8], -r3, lsr #22
   1c790:	mrscs	r9, (UNDEF: 17)
   1c794:			; <UNDEFINED> instruction: 0x9601447b
   1c798:	svc	0x0086f7e6
   1c79c:	stmdbvs	r6, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1c7a0:	rscscc	pc, pc, #79	; 0x4f
   1c7a4:	tstcs	r1, lr, lsl fp
   1c7a8:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1c7ac:			; <UNDEFINED> instruction: 0xf7e69600
   1c7b0:			; <UNDEFINED> instruction: 0xe7daef7c
   1c7b4:			; <UNDEFINED> instruction: 0xf10daa04
   1c7b8:			; <UNDEFINED> instruction: 0xf7e7010f
   1c7bc:	orrlt	pc, r0, sp, ror ip	; <UNPREDICTABLE>
   1c7c0:			; <UNDEFINED> instruction: 0xf89d4631
   1c7c4:			; <UNDEFINED> instruction: 0xf7e7000f
   1c7c8:	svcls	0x0004fc79
   1c7cc:			; <UNDEFINED> instruction: 0x46314b15
   1c7d0:	rscscc	pc, pc, #79	; 0x4f
   1c7d4:	smlsdxls	r1, fp, r4, r4
   1c7d8:	strtmi	r9, [r8], -r0
   1c7dc:	svc	0x0064f7e6
   1c7e0:	cdpmi	7, 1, cr14, cr1, cr3, {6}
   1c7e4:	mcrgt	4, 0, r4, cr15, cr14, {3}
   1c7e8:	rsbvs	r6, r9, r0, ror #9
   1c7ec:	rscvs	r6, fp, sl, lsr #1
   1c7f0:	blmi	3d66e4 <ftello64@plt+0x3d2b68>
   1c7f4:	andcc	pc, r8, #64, 12	; 0x4000000
   1c7f8:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   1c7fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1c800:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
   1c804:			; <UNDEFINED> instruction: 0xf964f013
   1c808:	stc	7, cr15, [ip, #-920]!	; 0xfffffc68
   1c80c:	andeq	r8, r3, r2, ror r4
   1c810:	andeq	r0, r0, r8, lsl #8
   1c814:	andeq	r2, r2, sl, lsl r1
   1c818:	andeq	r8, r3, ip, lsr #8
   1c81c:	andeq	r2, r2, r0, lsr #1
   1c820:	andeq	r2, r2, r6, rrx
   1c824:	andeq	r2, r2, ip, ror r0
   1c828:	andeq	r2, r2, r8, lsl #1
   1c82c:	andeq	r2, r2, ip, ror #21
   1c830:	andeq	r1, r2, sl, lsr #14
   1c834:	strdeq	r1, [r2], -sl
   1c838:	svcmi	0x00f0e92d
   1c83c:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   1c840:	strmi	r8, [r3], r2, lsl #22
   1c844:	blne	a5abc8 <ftello64@plt+0xa5704c>
   1c848:	stmdavs	r4, {r1, r3, r6, r7, r9, sl, lr}
   1c84c:	adcslt	r4, r7, r9, ror r4
   1c850:			; <UNDEFINED> instruction: 0xf1a29210
   1c854:	sfmls	f0, 2, [r3, #-8]
   1c858:			; <UNDEFINED> instruction: 0xf282fab2
   1c85c:			; <UNDEFINED> instruction: 0xf8df9306
   1c860:	ldmdbeq	r2, {r2, r4, r8, r9, fp, ip, sp}^
   1c864:			; <UNDEFINED> instruction: 0xf8df910c
   1c868:	ldrbtmi	r1, [fp], #-2832	; 0xfffff4f0
   1c86c:	andls	r9, fp, #37748736	; 0x2400000
   1c870:	tstls	r2, #2030043136	; 0x79000000
   1c874:	bls	1182984 <ftello64@plt+0x117ee08>
   1c878:			; <UNDEFINED> instruction: 0xf8df9d46
   1c87c:	andls	r3, lr, #0, 22
   1c880:	andsls	r2, r4, r0, lsl #4
   1c884:	andls	r9, r8, #62914560	; 0x3c00000
   1c888:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1c88c:			; <UNDEFINED> instruction: 0xf04f9335
   1c890:			; <UNDEFINED> instruction: 0xf8df0300
   1c894:	andvs	r3, r2, ip, ror #21
   1c898:	movwls	r4, #42107	; 0xa47b
   1c89c:	ldrdcc	pc, [r4], -sl
   1c8a0:			; <UNDEFINED> instruction: 0xf0412b00
   1c8a4:	bls	1be7a4 <ftello64@plt+0x1bac28>
   1c8a8:			; <UNDEFINED> instruction: 0xf0002a00
   1c8ac:			; <UNDEFINED> instruction: 0x462080d9
   1c8b0:	blx	ffbd891c <ftello64@plt+0xffbd4da0>
   1c8b4:	andls	r9, sp, r6, lsl #22
   1c8b8:	subsvs	r6, r9, r8, lsl r0
   1c8bc:	stmdblt	r3!, {r0, r1, r5, r9, fp, sp, lr}
   1c8c0:	andcc	lr, sl, #212, 18	; 0x350000
   1c8c4:			; <UNDEFINED> instruction: 0xf0c04293
   1c8c8:	strtmi	r8, [r0], -r3, lsl #1
   1c8cc:	stc2l	0, cr15, [r4], #-96	; 0xffffffa0
   1c8d0:	strmi	r1, [r7], -r3, asr #24
   1c8d4:	strbhi	pc, [r9, #-0]	; <UNPREDICTABLE>
   1c8d8:	ldrteq	fp, [lr], -r3, asr #5
   1c8dc:	rsbcc	pc, r8, sp, lsl #17
   1c8e0:	orrhi	pc, r0, r1, asr #2
   1c8e4:	movteq	pc, #7	; <UNPREDICTABLE>
   1c8e8:	blcs	4150c <ftello64@plt+0x3d990>
   1c8ec:	movwcs	fp, #7956	; 0x1f14
   1c8f0:	tstls	r1, #0, 6
   1c8f4:	bvs	9109d8 <ftello64@plt+0x90ce5c>
   1c8f8:	ldrteq	pc, [pc], -r7	; <UNPREDICTABLE>
   1c8fc:	ldmib	r4, {r0, r1, r5, r8, fp, ip, sp, pc}^
   1c900:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1c904:	bichi	pc, r3, r0, asr #1
   1c908:			; <UNDEFINED> instruction: 0xf0184620
   1c90c:	mcrrne	12, 4, pc, r5, cr5	; <UNPREDICTABLE>
   1c910:	orrhi	pc, sp, #1
   1c914:	ldmcs	pc!, {r0, r1, r6, r7, r9, ip, sp, pc}	; <UNPREDICTABLE>
   1c918:	rsbcc	pc, r9, sp, lsl #17
   1c91c:			; <UNDEFINED> instruction: 0x4605bfdc
   1c920:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c924:	adcshi	pc, r9, r0, asr #6
   1c928:	vceq.i8	q9, q8, <illegal reg q7.5>
   1c92c:	ldmcs	pc!, {r5, r7, pc}^	; <UNPREDICTABLE>
   1c930:	msrhi	SPSR_f, r1
   1c934:	movweq	pc, #33190	; 0x81a6	; <UNPREDICTABLE>
   1c938:	stmdale	r8, {r1, r3, r8, r9, fp, sp}
   1c93c:	vhsub.s8	d18, d0, d1
   1c940:	blx	af974 <ftello64@plt+0xabdf8>
   1c944:	b	519558 <ftello64@plt+0x5159dc>
   1c948:			; <UNDEFINED> instruction: 0xf0400f0c
   1c94c:			; <UNDEFINED> instruction: 0xf8df8623
   1c950:			; <UNDEFINED> instruction: 0x46321a34
   1c954:	beq	c5acd8 <ftello64@plt+0xc5715c>
   1c958:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c95c:			; <UNDEFINED> instruction: 0xff2af012
   1c960:			; <UNDEFINED> instruction: 0xf000200e
   1c964:			; <UNDEFINED> instruction: 0xf007bd65
   1c968:	adcsne	r0, fp, r3, lsl #18
   1c96c:	svceq	0x0003f1b9
   1c970:	streq	pc, [r3], r7, asr #7
   1c974:			; <UNDEFINED> instruction: 0xf003d139
   1c978:	blcs	25d5b4 <ftello64@plt+0x259a38>
   1c97c:	orrshi	pc, r4, r0
   1c980:			; <UNDEFINED> instruction: 0xf0412e08
   1c984:	blls	27ded0 <ftello64@plt+0x27a354>
   1c988:			; <UNDEFINED> instruction: 0xf0412b00
   1c98c:	andcs	r8, r1, #-2147483605	; 0x8000002b
   1c990:			; <UNDEFINED> instruction: 0x4690461d
   1c994:	tstls	r3, #8, 4	; 0x80000000
   1c998:			; <UNDEFINED> instruction: 0xf0039b44
   1c99c:	cdpcs	3, 0, cr0, cr0, cr1, {0}
   1c9a0:	movwcs	fp, #7944	; 0x1f08
   1c9a4:	blls	44aef8 <ftello64@plt+0x44737c>
   1c9a8:	blcs	2e474 <ftello64@plt+0x2a8f8>
   1c9ac:	mcrcs	15, 0, fp, cr14, cr8, {0}
   1c9b0:	addshi	pc, r0, r0
   1c9b4:	blcs	a4788 <ftello64@plt+0xa0c0c>
   1c9b8:	addhi	pc, ip, r0, asr #4
   1c9bc:	strtmi	r9, [r9], -r8, lsl #20
   1c9c0:			; <UNDEFINED> instruction: 0xf0194620
   1c9c4:	bls	55b9e8 <ftello64@plt+0x557e6c>
   1c9c8:	andsvs	r2, r3, r1, lsl #6
   1c9cc:	stclt	0, cr15, [ip, #-0]
   1c9d0:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1c9d4:	andcc	r6, r1, #33792	; 0x8400
   1c9d8:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1c9dc:			; <UNDEFINED> instruction: 0xf14262a0
   1c9e0:	cmnvs	r2, r0, lsl #4
   1c9e4:	ldrmi	r5, [pc], -fp, asr #25
   1c9e8:	movwcs	lr, #6007	; 0x1777
   1c9ec:	blx	102240 <ftello64@plt+0xfe6c4>
   1c9f0:	ldrmi	pc, [r9], r9, lsl #4
   1c9f4:			; <UNDEFINED> instruction: 0x464eab1a
   1c9f8:	ldrmi	r9, [r0], r7, lsl #26
   1c9fc:	muls	r3, r9, r6
   1ca00:	mcrrne	9, 2, r6, r3, cr2	; <UNPREDICTABLE>
   1ca04:	andcc	r6, r1, #33792	; 0x8400
   1ca08:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1ca0c:			; <UNDEFINED> instruction: 0xf14262a3
   1ca10:	cmnvs	r2, r0, lsl #4
   1ca14:	strbmi	r5, [r6, #-3080]	; 0xfffff3f8
   1ca18:	andeq	pc, r1, #-2147483647	; 0x80000001
   1ca1c:	streq	lr, [r0, #-2629]	; 0xfffff5bb
   1ca20:	andeq	pc, r9, r6, lsl #16
   1ca24:			; <UNDEFINED> instruction: 0x4616d016
   1ca28:	eoreq	r6, sp, #139264	; 0x22000
   1ca2c:	ldmib	r4, {r1, r3, r4, r8, fp, ip, sp, pc}^
   1ca30:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   1ca34:	strtmi	sp, [r0], -r4, ror #7
   1ca38:	blx	febd8aa2 <ftello64@plt+0xfebd4f26>
   1ca3c:			; <UNDEFINED> instruction: 0xf0001c43
   1ca40:	strbmi	r8, [r6, #-1439]	; 0xfffffa61
   1ca44:	b	118954c <ftello64@plt+0x11859d0>
   1ca48:			; <UNDEFINED> instruction: 0xf1060500
   1ca4c:			; <UNDEFINED> instruction: 0xf8060201
   1ca50:	mvnle	r0, r9
   1ca54:			; <UNDEFINED> instruction: 0x46909e13
   1ca58:	svclt	0x00181e33
   1ca5c:	eor	r2, r5, r1, lsl #6
   1ca60:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}^
   1ca64:			; <UNDEFINED> instruction: 0xf0402b00
   1ca68:	andls	r8, sp, #195	; 0xc3
   1ca6c:	bvs	91670c <ftello64@plt+0x912b90>
   1ca70:	andeq	r3, r5, #192, 16	; 0xc00000
   1ca74:	ldmib	r4, {r0, r1, r5, r8, fp, ip, sp, pc}^
   1ca78:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1ca7c:	ldrhi	pc, [r8, #192]	; 0xc0
   1ca80:			; <UNDEFINED> instruction: 0xf0184620
   1ca84:	mcrrne	11, 8, pc, r1, cr9	; <UNPREDICTABLE>
   1ca88:	strhi	pc, [r1, #-1]
   1ca8c:	strbcc	fp, [r0, #707]	; 0x2c3
   1ca90:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ca94:			; <UNDEFINED> instruction: 0xf88d4405
   1ca98:	cdpcs	0, 3, cr3, cr15, cr10, {3}
   1ca9c:			; <UNDEFINED> instruction: 0xf1b5bf08
   1caa0:			; <UNDEFINED> instruction: 0xf0013fff
   1caa4:	cfmsuba32ne	mvax5, mvax8, mvfx3, mvfx7
   1caa8:	movwcs	fp, #7960	; 0x1f18
   1caac:	bcs	432d8 <ftello64@plt+0x3f75c>
   1cab0:	movwcs	fp, #3848	; 0xf08
   1cab4:			; <UNDEFINED> instruction: 0xf0412b00
   1cab8:			; <UNDEFINED> instruction: 0xf1a68114
   1cabc:	bls	2dd6f8 <ftello64@plt+0x2d9b7c>
   1cac0:			; <UNDEFINED> instruction: 0xf383fab3
   1cac4:	tstls	r3, #1490944	; 0x16c000
   1cac8:	svclt	0x0018421a
   1cacc:	stmdbeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1cad0:	svcge	0x0062f43f
   1cad4:			; <UNDEFINED> instruction: 0xf8df9a0a
   1cad8:	ldmpl	r3, {r2, r4, r5, r7, fp, ip, sp}^
   1cadc:	ldmvs	fp, {r0, r2, r4, r8, r9, ip, pc}
   1cae0:	ldrle	r0, [r5, #-2010]	; 0xfffff826
   1cae4:	fstmdbxvs	r1!, {d9-d11}	;@ Deprecated
   1cae8:			; <UNDEFINED> instruction: 0xf0402b00
   1caec:			; <UNDEFINED> instruction: 0xf8df8086
   1caf0:	ldrbtmi	r0, [r8], #-2208	; 0xfffff760
   1caf4:	bls	3c3818 <ftello64@plt+0x3bfc9c>
   1caf8:	movwls	r9, #12288	; 0x3000
   1cafc:			; <UNDEFINED> instruction: 0xf8df9b0f
   1cb00:	andls	r0, r1, #148, 16	; 0x940000
   1cb04:	movwls	r4, #9778	; 0x2632
   1cb08:			; <UNDEFINED> instruction: 0x462b4478
   1cb0c:	mcr2	0, 7, pc, cr10, cr2, {0}	; <UNPREDICTABLE>
   1cb10:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1cb14:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1cb18:	ldmdavs	r8, {r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
   1cb1c:	cmplt	r3, r8, lsl #22
   1cb20:	blcs	43744 <ftello64@plt+0x3fbc8>
   1cb24:	sbcshi	pc, r0, r0
   1cb28:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1cb2c:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1cb30:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1cb34:	blls	214b50 <ftello64@plt+0x210fd4>
   1cb38:			; <UNDEFINED> instruction: 0xf0402b00
   1cb3c:	blls	4bce3c <ftello64@plt+0x4b92c0>
   1cb40:			; <UNDEFINED> instruction: 0xf8df461a
   1cb44:	movwls	r1, #18528	; 0x4860
   1cb48:	andls	r4, r3, #61865984	; 0x3b00000
   1cb4c:	bls	36dd38 <ftello64@plt+0x36a1bc>
   1cb50:	strhi	lr, [r1, #-2509]	; 0xfffff633
   1cb54:			; <UNDEFINED> instruction: 0xf7e69600
   1cb58:			; <UNDEFINED> instruction: 0xf8dbef56
   1cb5c:	mrcne	0, 3, r2, cr3, cr4, {0}
   1cb60:			; <UNDEFINED> instruction: 0xf8cb3201
   1cb64:			; <UNDEFINED> instruction: 0xf8ca2014
   1cb68:	blcs	fc0b70 <ftello64@plt+0xfbcff4>
   1cb6c:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1cb70:	strbteq	pc, [pc], #-19	; 1cb78 <ftello64@plt+0x18ffc>	; <UNPREDICTABLE>
   1cb74:	mvneq	r0, #1090519040	; 0x41000000
   1cb78:	adcseq	r0, r2, r1, ror #6
   1cb7c:	ldrhteq	r0, [r2], r2
   1cb80:	tsteq	r2, r6, lsr r3
   1cb84:	biceq	r0, r2, r8, ror #5
   1cb88:			; <UNDEFINED> instruction: 0x018101b5
   1cb8c:	strheq	r0, [r8], #-2
   1cb90:	adceq	r0, sl, #1073741844	; 0x40000014
   1cb94:	rsbseq	r0, r6, #-2147483648	; 0x80000000
   1cb98:	subeq	r0, r8, r8, asr #32
   1cb9c:	subeq	r0, r8, r8, asr #32
   1cba0:	subeq	r0, r8, r8, asr #32
   1cba4:	subeq	r0, r8, r8, asr #32
   1cba8:	subeq	r0, r8, r8, asr #32
   1cbac:	subeq	r0, r8, r8, asr #32
   1cbb0:	subeq	r0, r8, r8, asr #32
   1cbb4:	subeq	r0, r8, r8, asr #32
   1cbb8:	subeq	r0, r8, r8, asr #32
   1cbbc:	subeq	r0, r8, r8, asr #32
   1cbc0:	subeq	r0, r8, r8, asr #32
   1cbc4:	subeq	r0, r8, r8, asr #32
   1cbc8:	subeq	r0, r8, r8, asr #32
   1cbcc:	subeq	r0, r8, r8, asr #32
   1cbd0:	subeq	r0, r8, r8, asr #32
   1cbd4:	subeq	r0, r8, r8, asr #32
   1cbd8:	subeq	r0, r8, r8, asr #32
   1cbdc:	subeq	r0, r8, r8, asr #32
   1cbe0:	subeq	r0, r8, r8, asr #32
   1cbe4:	subeq	r0, r8, r8, asr #32
   1cbe8:	cmpeq	r1, r8, asr #32
   1cbec:	eorseq	r0, pc, #72	; 0x48
   1cbf0:			; <UNDEFINED> instruction: 0xf0194620
   1cbf4:	andls	pc, sp, sp, asr #18
   1cbf8:			; <UNDEFINED> instruction: 0xf8dfe660
   1cbfc:	ldrbtmi	r0, [r8], #-1964	; 0xfffff854
   1cc00:			; <UNDEFINED> instruction: 0xf8dfe778
   1cc04:	ldrbtmi	r7, [pc], #-1960	; 1cc0c <ftello64@plt+0x19090>
   1cc08:	blcs	36dfc <ftello64@plt+0x33280>
   1cc0c:	ldrbhi	pc, [lr], #0	; <UNPREDICTABLE>
   1cc10:			; <UNDEFINED> instruction: 0x179cf8df
   1cc14:	ldmdavs	r8!, {r0, r1, r3, r5, r9, sl, lr}
   1cc18:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   1cc1c:	cdp	7, 15, cr15, cr2, cr6, {7}
   1cc20:			; <UNDEFINED> instruction: 0xf0002e00
   1cc24:			; <UNDEFINED> instruction: 0xf8df84d3
   1cc28:	movwcs	r0, #1932	; 0x78c
   1cc2c:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
   1cc30:			; <UNDEFINED> instruction: 0xf7e69317
   1cc34:	blls	2583b4 <ftello64@plt+0x254838>
   1cc38:			; <UNDEFINED> instruction: 0xf0012b00
   1cc3c:	cfldrsge	mvf8, [r7, #-4]
   1cc40:	stmdbvs	r2!, {r0, r2, r3, sp, lr, pc}
   1cc44:	blvs	863dac <ftello64@plt+0x860230>
   1cc48:			; <UNDEFINED> instruction: 0x61223201
   1cc4c:	adcvs	r6, r0, #1605632	; 0x188000
   1cc50:	andeq	pc, r0, #-2147483632	; 0x80000010
   1cc54:	stfple	f6, [r8], {98}	; 0x62
   1cc58:			; <UNDEFINED> instruction: 0xf7fd4629
   1cc5c:	bvs	91b268 <ftello64@plt+0x9176ec>
   1cc60:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1cc64:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1cc68:	strtmi	sp, [r0], -fp, ror #7
   1cc6c:	blx	fe558cd4 <ftello64@plt+0xfe555158>
   1cc70:	mvnsle	r1, r2, asr #24
   1cc74:			; <UNDEFINED> instruction: 0x3740f8df
   1cc78:	ldrbtmi	r2, [fp], #-10
   1cc7c:			; <UNDEFINED> instruction: 0xf7e66819
   1cc80:			; <UNDEFINED> instruction: 0x2000ebbc
   1cc84:			; <UNDEFINED> instruction: 0xf7ea4659
   1cc88:	andcs	pc, r2, r5, lsr r8	; <UNPREDICTABLE>
   1cc8c:	stmdbvs	r2!, {r4, r6, r7, r8, r9, sp, lr, pc}
   1cc90:	blvs	863df8 <ftello64@plt+0x86027c>
   1cc94:			; <UNDEFINED> instruction: 0x61223201
   1cc98:	adcvs	r6, r0, #1605632	; 0x188000
   1cc9c:	andeq	pc, r0, #-2147483632	; 0x80000010
   1cca0:	stfple	f6, [fp], {98}	; 0x62
   1cca4:			; <UNDEFINED> instruction: 0xe6364618
   1cca8:	movwls	r2, #33537	; 0x8301
   1ccac:	mrcne	6, 1, r4, cr3, cr10, {0}
   1ccb0:	ldrmi	r9, [r0], r7, lsl #26
   1ccb4:	movwcs	fp, #7960	; 0x1f18
   1ccb8:			; <UNDEFINED> instruction: 0xf8dfe6f8
   1ccbc:			; <UNDEFINED> instruction: 0xf8df2700
   1ccc0:	ldrbtmi	r3, [sl], #-1792	; 0xfffff900
   1ccc4:			; <UNDEFINED> instruction: 0xe73c447b
   1ccc8:	usatcs	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   1cccc:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   1ccd0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1ccd4:			; <UNDEFINED> instruction: 0x4653e735
   1ccd8:	andcs	r2, r1, r4, lsl #3
   1ccdc:	ldrmi	r4, [r9], sl, asr #13
   1cce0:	cdp	7, 9, cr15, cr14, cr6, {7}
   1cce4:	andls	r6, r7, r3, lsr #20
   1cce8:	andeq	pc, r4, r9, asr #17
   1ccec:			; <UNDEFINED> instruction: 0xf0402b00
   1ccf0:	ldmib	r4, {r6, r7, sl, pc}^
   1ccf4:	addsmi	r1, r9, #671088640	; 0x28000000
   1ccf8:	ldrthi	pc, [fp], #128	; 0x80	; <UNPREDICTABLE>
   1ccfc:	mcrrne	9, 2, r6, r8, cr3	; <UNPREDICTABLE>
   1cd00:	movwcc	r6, #6946	; 0x1b22
   1cd04:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1cd08:			; <UNDEFINED> instruction: 0xf14362a0
   1cd0c:	cmnvs	r3, r0, lsl #6
   1cd10:	mcrcs	12, 0, r5, cr14, cr7, {2}
   1cd14:	svccs	0x0023bf08
   1cd18:	mvnscc	pc, #1073741825	; 0x40000001
   1cd1c:			; <UNDEFINED> instruction: 0xf0009306
   1cd20:	svccs	0x000487c2
   1cd24:	rsbhi	pc, fp, r1
   1cd28:	blcs	6481c <ftello64@plt+0x60ca0>
   1cd2c:	orrshi	pc, ip, r1, lsl #4
   1cd30:	ldmdavs	fp, {r0, r2, r4, r8, r9, fp, ip, pc}
   1cd34:	vstrle	d2, [r7, #-4]
   1cd38:			; <UNDEFINED> instruction: 0x3690f8df
   1cd3c:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
   1cd40:	blcs	36fb4 <ftello64@plt+0x33438>
   1cd44:	bichi	pc, r6, #1
   1cd48:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1cd4c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1cd50:			; <UNDEFINED> instruction: 0xf0412a00
   1cd54:	blls	1fd96c <ftello64@plt+0x1f9df0>
   1cd58:			; <UNDEFINED> instruction: 0x27de775f
   1cd5c:	strcs	pc, [r0, -r0, asr #5]
   1cd60:	strtmi	r9, [r0], -r6, lsl #18
   1cd64:			; <UNDEFINED> instruction: 0xf0192200
   1cd68:			; <UNDEFINED> instruction: 0x4659fa35
   1cd6c:			; <UNDEFINED> instruction: 0xf7e92000
   1cd70:	adcslt	pc, r8, #772	; 0x304
   1cd74:			; <UNDEFINED> instruction: 0x4653e35c
   1cd78:			; <UNDEFINED> instruction: 0x46ca2010
   1cd7c:			; <UNDEFINED> instruction: 0xf7e64699
   1cd80:	blls	4970f0 <ftello64@plt+0x493574>
   1cd84:	vnmlscs.f32	s18, s4, s16
   1cd88:	ssatmi	fp, #9, r8, lsl #30
   1cd8c:	strmi	r7, [r7], -r3, lsl #4
   1cd90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cd94:	andeq	pc, r4, r9, asr #17
   1cd98:	subvs	r7, r3, r2, asr #4
   1cd9c:	svclt	0x001860c3
   1cda0:			; <UNDEFINED> instruction: 0xf0007283
   1cda4:			; <UNDEFINED> instruction: 0xf1b88436
   1cda8:	svclt	0x008c0f09
   1cdac:	movwcs	r2, #4864	; 0x1300
   1cdb0:	svclt	0x00082d00
   1cdb4:	blcs	259bc <ftello64@plt+0x21e40>
   1cdb8:	rsbhi	pc, ip, #65	; 0x41
   1cdbc:			; <UNDEFINED> instruction: 0x3614f8df
   1cdc0:	andhi	pc, r0, r7, asr #17
   1cdc4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1cdc8:	ldmdavs	r8, {r1, r3, r5, r6, r8, ip, sp, pc}
   1cdcc:			; <UNDEFINED> instruction: 0xf0012d00
   1cdd0:			; <UNDEFINED> instruction: 0xf8df8128
   1cdd4:	strtmi	r1, [sl], -r4, lsl #12
   1cdd8:			; <UNDEFINED> instruction: 0xf7e64479
   1cddc:	bvc	feed8634 <ftello64@plt+0xfeed4ab8>
   1cde0:			; <UNDEFINED> instruction: 0xf0412a00
   1cde4:			; <UNDEFINED> instruction: 0xf1aa8241
   1cde8:	ldrbmi	r0, [r9], -r5, lsl #20
   1cdec:	rscsvs	r2, ip, r0
   1cdf0:			; <UNDEFINED> instruction: 0xff80f7e9
   1cdf4:	svceq	0x0001f1ba
   1cdf8:			; <UNDEFINED> instruction: 0xf04fbf8c
   1cdfc:			; <UNDEFINED> instruction: 0xf04f0a00
   1ce00:	blls	4df60c <ftello64@plt+0x4dba90>
   1ce04:	movweq	lr, #14938	; 0x3a5a
   1ce08:	movwhi	pc, #32832	; 0x8040	; <UNPREDICTABLE>
   1ce0c:			; <UNDEFINED> instruction: 0xf0002e11
   1ce10:	movw	r8, #37637	; 0x9305
   1ce14:	svccc	0x0080f5b5
   1ce18:			; <UNDEFINED> instruction: 0x46ca4653
   1ce1c:	vmin.s8	d4, d16, d9
   1ce20:	cfstrdne	mvd8, [r8, #640]!	; 0x280
   1ce24:	stm	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ce28:			; <UNDEFINED> instruction: 0xf8c94607
   1ce2c:			; <UNDEFINED> instruction: 0xf8470004
   1ce30:	vstrcs	d5, [r0, #-16]
   1ce34:	ldrhi	pc, [sp, #-0]
   1ce38:	strmi	r3, [r5], #-1284	; 0xfffffafc
   1ce3c:	stmdbvs	r3!, {r0, r1, r2, r3, sp, lr, pc}
   1ce40:	blvs	8a3f68 <ftello64@plt+0x8a03ec>
   1ce44:			; <UNDEFINED> instruction: 0x61233301
   1ce48:	adcvs	r6, r0, #1622016	; 0x18c000
   1ce4c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1ce50:	ldfple	f6, [r0], {99}	; 0x63
   1ce54:	bleq	9ae78 <ftello64@plt+0x972fc>
   1ce58:			; <UNDEFINED> instruction: 0xf00042af
   1ce5c:	bvs	8fe28c <ftello64@plt+0x8fa710>
   1ce60:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1ce64:	addsmi	r1, r9, #671088640	; 0x28000000
   1ce68:	strtmi	sp, [r0], -r9, ror #7
   1ce6c:			; <UNDEFINED> instruction: 0xf994f018
   1ce70:	strb	fp, [pc, r0, asr #5]!
   1ce74:	svcvs	0x0000f5b5
   1ce78:	vmin.s8	q2, q8, <illegal reg q0.5>
   1ce7c:			; <UNDEFINED> instruction: 0xf105848c
   1ce80:	andcs	r0, r1, r0, asr r1
   1ce84:	stcl	7, cr15, [ip, #920]	; 0x398
   1ce88:	strmi	r2, [r7], -r1, lsl #6
   1ce8c:			; <UNDEFINED> instruction: 0xf8ca6045
   1ce90:			; <UNDEFINED> instruction: 0xf8470004
   1ce94:	vstrcs	d3, [r0, #-304]	; 0xfffffed0
   1ce98:	strhi	pc, [pc, #-0]!	; 1cea0 <ftello64@plt+0x19324>
   1ce9c:	strbeq	pc, [ip], -r5, lsl #2	; <UNPREDICTABLE>
   1cea0:	strmi	r4, [r6], #-1720	; 0xfffff948
   1cea4:	stmdbvs	r3!, {r0, r1, r2, r3, sp, lr, pc}
   1cea8:	blvs	8a3fd0 <ftello64@plt+0x8a0454>
   1ceac:			; <UNDEFINED> instruction: 0x61233301
   1ceb0:	adcvs	r6, r0, #1622016	; 0x18c000
   1ceb4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1ceb8:	ldfple	f6, [r0], {99}	; 0x63
   1cebc:	bleq	9aee4 <ftello64@plt+0x97368>
   1cec0:			; <UNDEFINED> instruction: 0xf0004546
   1cec4:	bvs	8fe330 <ftello64@plt+0x8fa7b4>
   1cec8:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1cecc:	addsmi	r1, r9, #671088640	; 0x28000000
   1ced0:	strtmi	sp, [r0], -r9, ror #7
   1ced4:			; <UNDEFINED> instruction: 0xf960f018
   1ced8:	strb	fp, [pc, r0, asr #5]!
   1cedc:	ldrbmi	r4, [r8], -r9, lsr #12
   1cee0:			; <UNDEFINED> instruction: 0xf882f7fd
   1cee4:			; <UNDEFINED> instruction: 0xf43f2800
   1cee8:			; <UNDEFINED> instruction: 0x4607acd9
   1ceec:	andcs	r4, r0, r9, asr r6
   1cef0:			; <UNDEFINED> instruction: 0xff00f7e9
   1cef4:	blls	2557d4 <ftello64@plt+0x251c58>
   1cef8:			; <UNDEFINED> instruction: 0xf08346d1
   1cefc:	stccs	3, cr0, [r5, #-4]
   1cf00:	movwcs	fp, #3980	; 0xf8c
   1cf04:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1cf08:			; <UNDEFINED> instruction: 0xf0402b00
   1cf0c:	bvs	8fe0c0 <ftello64@plt+0x8fa544>
   1cf10:			; <UNDEFINED> instruction: 0xf0402b00
   1cf14:	ldmib	r4, {r1, r2, r3, r4, r8, sl, pc}^
   1cf18:	adcsmi	r3, r3, #10485760	; 0xa00000
   1cf1c:	ldrhi	pc, [r9, #-128]	; 0xffffff80
   1cf20:	mrrcne	9, 2, r6, r9, cr2	; <UNPREDICTABLE>
   1cf24:	andcc	r6, r1, #32, 22	; 0x8000
   1cf28:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1cf2c:			; <UNDEFINED> instruction: 0xf14262a1
   1cf30:	cmnvs	r2, r0, lsl #4
   1cf34:	movwls	r5, #27843	; 0x6cc3
   1cf38:	stfccd	f3, [r1, #-52]	; 0xffffffcc
   1cf3c:	adcsmi	r6, r1, #659456	; 0xa1000
   1cf40:	ldrhi	pc, [r2, #-128]	; 0xffffff80
   1cf44:	mcrrne	9, 2, r6, r8, cr3	; <UNPREDICTABLE>
   1cf48:	movwcc	r6, #6946	; 0x1b22
   1cf4c:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1cf50:			; <UNDEFINED> instruction: 0xf14362a0
   1cf54:	cmnvs	r3, r0, lsl #6
   1cf58:			; <UNDEFINED> instruction: 0xf89d5c56
   1cf5c:			; <UNDEFINED> instruction: 0xf1068020
   1cf60:	stccs	0, cr0, [r0, #-108]	; 0xffffff94
   1cf64:	strhi	pc, [lr, #-0]!
   1cf68:	svc	0x00e4f7e5
   1cf6c:	vmovne.8	d15[4], r9
   1cf70:	strmi	r7, [r5], -r3, lsl #4
   1cf74:			; <UNDEFINED> instruction: 0xf8c99b06
   1cf78:	cmpvs	r6, r4
   1cf7c:			; <UNDEFINED> instruction: 0xf88060c3
   1cf80:	svccs	0x00008009
   1cf84:	strhi	pc, [sl, #-0]!
   1cf88:	svclt	0x00942f04
   1cf8c:	movwcs	r2, #4864	; 0x1300
   1cf90:	svclt	0x00082e00
   1cf94:	blcs	25b9c <ftello64@plt+0x22020>
   1cf98:	strbhi	pc, [lr, #-0]	; <UNPREDICTABLE>
   1cf9c:	beq	6193a4 <ftello64@plt+0x615828>
   1cfa0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1cfa4:	stmdbvs	r3!, {r0, r3, r4, sp, lr, pc}
   1cfa8:	blvs	8a40d0 <ftello64@plt+0x8a0554>
   1cfac:			; <UNDEFINED> instruction: 0x61233301
   1cfb0:	adcvs	r6, r0, #1622016	; 0x18c000
   1cfb4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1cfb8:	ldfple	f6, [r0], {99}	; 0x63
   1cfbc:			; <UNDEFINED> instruction: 0xf1083f01
   1cfc0:	svccs	0x00040801
   1cfc4:	svceq	0x0001f80a
   1cfc8:	movwcs	fp, #3988	; 0xf94
   1cfcc:	strbmi	r2, [r6, #-769]	; 0xfffffcff
   1cfd0:	movwcs	fp, #4056	; 0xfd8
   1cfd4:			; <UNDEFINED> instruction: 0xf0002b00
   1cfd8:	bvs	8fe4a0 <ftello64@plt+0x8fa924>
   1cfdc:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1cfe0:	addsmi	r1, r9, #671088640	; 0x28000000
   1cfe4:			; <UNDEFINED> instruction: 0x4620d3df
   1cfe8:			; <UNDEFINED> instruction: 0xf8d6f018
   1cfec:	strb	fp, [r5, r0, asr #5]!
   1cff0:			; <UNDEFINED> instruction: 0x46d14bfa
   1cff4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1cff8:			; <UNDEFINED> instruction: 0xf0402a00
   1cffc:	ldmdage	r6, {r0, r2, r6, r8, r9, pc}
   1d000:			; <UNDEFINED> instruction: 0xffaaf012
   1d004:	vmovne	r9, r3, s12, s13
   1d008:	strmi	r4, [r6], -fp, lsr #5
   1d00c:	movthi	pc, #49664	; 0xc200	; <UNPREDICTABLE>
   1d010:	tstls	r7, #0, 6
   1d014:			; <UNDEFINED> instruction: 0xf000b9ba
   1d018:	stmdbvs	r3!, {r0, r2, r7, r8, sl, fp, ip, sp, pc}
   1d01c:	blvs	8a4144 <ftello64@plt+0x8a05c8>
   1d020:			; <UNDEFINED> instruction: 0x61233301
   1d024:	adcvs	r6, r0, #1622016	; 0x18c000
   1d028:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1d02c:	ldfple	f6, [r0], {99}	; 0x63
   1d030:			; <UNDEFINED> instruction: 0xf0404287
   1d034:	blls	5fe7c4 <ftello64@plt+0x5fac48>
   1d038:	bls	5ac444 <ftello64@plt+0x5a88c8>
   1d03c:	tstls	r7, #67108864	; 0x4000000
   1d040:			; <UNDEFINED> instruction: 0xf0804293
   1d044:	bvs	8be608 <ftello64@plt+0x8baa8c>
   1d048:	ldmdblt	sl, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr}
   1d04c:	movwne	lr, #43476	; 0xa9d4
   1d050:	mvnle	r4, #-1879048183	; 0x90000009
   1d054:			; <UNDEFINED> instruction: 0xf0184620
   1d058:	sbclt	pc, r0, #10420224	; 0x9f0000
   1d05c:	andscs	lr, r4, r8, ror #15
   1d060:	svc	0x0068f7e5
   1d064:	ldrbtmi	r4, [fp], #-3038	; 0xfffff422
   1d068:			; <UNDEFINED> instruction: 0x4606685a
   1d06c:	andeq	pc, r4, sl, asr #17
   1d070:			; <UNDEFINED> instruction: 0xf0402a00
   1d074:	ldccc	3, cr8, [r4, #-68]	; 0xffffffbc
   1d078:	svclt	0x00189b07
   1d07c:	blcs	26488 <ftello64@plt+0x2290c>
   1d080:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   1d084:			; <UNDEFINED> instruction: 0xf0402d00
   1d088:	ldrtmi	r8, [r5], -r0, asr #7
   1d08c:	and	r3, pc, r4, lsl r6	; <UNPREDICTABLE>
   1d090:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d094:	andcc	r6, r1, #33792	; 0x8400
   1d098:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d09c:			; <UNDEFINED> instruction: 0xf14262a0
   1d0a0:	cmnvs	r2, r0, lsl #4
   1d0a4:			; <UNDEFINED> instruction: 0xf8055cc8
   1d0a8:	adcsmi	r0, r5, #1024	; 0x400
   1d0ac:	adcshi	pc, sp, r0
   1d0b0:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1d0b4:	andcc	lr, sl, #212, 18	; 0x350000
   1d0b8:	mvnle	r4, #805306377	; 0x30000009
   1d0bc:			; <UNDEFINED> instruction: 0xf0184620
   1d0c0:	sbclt	pc, r0, #7012352	; 0x6b0000
   1d0c4:			; <UNDEFINED> instruction: 0xf1b5e7ef
   1d0c8:			; <UNDEFINED> instruction: 0xf04f7f80
   1d0cc:	ldrbmi	r0, [r1], sp, lsl #2
   1d0d0:	andne	pc, r0, sl, asr #17
   1d0d4:	cmnhi	r3, #0, 4	; <UNPREDICTABLE>
   1d0d8:	mulcs	r1, r7, r1
   1d0dc:	stc	7, cr15, [r0], #920	; 0x398
   1d0e0:			; <UNDEFINED> instruction: 0xf04f2d01
   1d0e4:	strmi	r0, [r6], -r1, lsl #6
   1d0e8:	andeq	pc, r4, sl, asr #17
   1d0ec:			; <UNDEFINED> instruction: 0x46286033
   1d0f0:	andcs	fp, r1, r8, lsr pc
   1d0f4:	svc	0x001ef7e5
   1d0f8:	ldrdcc	pc, [r4], -sl
   1d0fc:	cmpvs	sp, r0, lsr r1
   1d100:	vstrcs.16	s12, [r0, #-60]	; 0xffffffc4	; <UNPREDICTABLE>
   1d104:	strhi	pc, [r9], #-0
   1d108:	and	r4, pc, r5, lsr r4	; <UNPREDICTABLE>
   1d10c:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d110:	andcc	r6, r1, #33792	; 0x8400
   1d114:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d118:			; <UNDEFINED> instruction: 0xf14262a0
   1d11c:	cmnvs	r2, r0, lsl #4
   1d120:			; <UNDEFINED> instruction: 0xf8065cc8
   1d124:	adcmi	r0, lr, #1024	; 0x400
   1d128:	mvnshi	pc, #0
   1d12c:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1d130:	andcc	lr, sl, #212, 18	; 0x350000
   1d134:	mvnle	r4, #805306377	; 0x30000009
   1d138:			; <UNDEFINED> instruction: 0xf0184620
   1d13c:	sbclt	pc, r0, #2949120	; 0x2d0000
   1d140:	stccs	7, cr14, [r3, #-956]	; 0xfffffc44
   1d144:	subhi	pc, lr, #64	; 0x40
   1d148:	blcs	379dc <ftello64@plt+0x33e60>
   1d14c:	ldrbhi	pc, [r7], #64	; 0x40	; <UNPREDICTABLE>
   1d150:	movwcs	lr, #43476	; 0xa9d4
   1d154:			; <UNDEFINED> instruction: 0xf080429a
   1d158:	stmdbvs	r0!, {r1, r4, r6, r7, sl, pc}
   1d15c:	blvs	9642a8 <ftello64@plt+0x96072c>
   1d160:			; <UNDEFINED> instruction: 0x61203001
   1d164:	adcvs	r6, r1, #96, 18	; 0x180000
   1d168:	andeq	pc, r0, r0, asr #2
   1d16c:	stfpls	f6, [sl], #384	; 0x180
   1d170:			; <UNDEFINED> instruction: 0xf0402a50
   1d174:	addmi	r8, fp, #1610612739	; 0x60000003
   1d178:	strhi	pc, [r8, #576]	; 0x240
   1d17c:	mcrrne	9, 2, r6, sl, cr0	; <UNPREDICTABLE>
   1d180:	andcc	r6, r1, r5, lsr #22
   1d184:	stmdbvs	r0!, {r5, r8, sp, lr}^
   1d188:			; <UNDEFINED> instruction: 0xf14062a2
   1d18c:	cmnvs	r0, r0
   1d190:	stmdbcs	r7, {r0, r3, r5, r6, sl, fp, ip, lr}^
   1d194:	eorhi	pc, r5, #64	; 0x40
   1d198:			; <UNDEFINED> instruction: 0xf080429a
   1d19c:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, pc}
   1d1a0:	blvs	8242ec <ftello64@plt+0x820770>
   1d1a4:	movwcc	r6, #4769	; 0x12a1
   1d1a8:			; <UNDEFINED> instruction: 0x61236961
   1d1ac:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1d1b0:	stfpls	f6, [r5], {97}	; 0x61
   1d1b4:	svclt	0x00183d50
   1d1b8:	cfstr32cs	mvfx2, [r0, #-4]
   1d1bc:	andshi	pc, r1, #64	; 0x40
   1d1c0:	ldrbtmi	r4, [fp], #-2952	; 0xfffff478
   1d1c4:	bcs	37334 <ftello64@plt+0x337b8>
   1d1c8:	stmmi	r7, {r0, r1, r2, r3, r5, ip, lr, pc}
   1d1cc:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
   1d1d0:	bl	3db170 <ftello64@plt+0x3d75f4>
   1d1d4:			; <UNDEFINED> instruction: 0x46284659
   1d1d8:	stc2	7, cr15, [ip, #932]	; 0x3a4
   1d1dc:	andcs	lr, ip, r4, lsr #2
   1d1e0:	cdp	7, 10, cr15, cr8, cr5, {7}
   1d1e4:	strmi	r6, [r5], -r3, lsr #20
   1d1e8:	andeq	pc, r4, sl, asr #17
   1d1ec:			; <UNDEFINED> instruction: 0xf0402b00
   1d1f0:	ldmib	r4, {r1, r2, r6, r9, pc}^
   1d1f4:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1d1f8:	subhi	pc, r1, #128	; 0x80
   1d1fc:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d200:	andcc	r6, r1, #33792	; 0x8400
   1d204:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d208:			; <UNDEFINED> instruction: 0xf14262a0
   1d20c:	cmnvs	r2, r0, lsl #4
   1d210:	blmi	1db4540 <ftello64@plt+0x1db09c4>
   1d214:	ldmdbls	r1, {r9, sl, sp}
   1d218:	smcvc	42059	; 0xa44b
   1d21c:			; <UNDEFINED> instruction: 0x712960ac
   1d220:	eorvs	r6, lr, r9, asr r8
   1d224:			; <UNDEFINED> instruction: 0xf0402900
   1d228:			; <UNDEFINED> instruction: 0x46598550
   1d22c:			; <UNDEFINED> instruction: 0xf7e92000
   1d230:	rscs	pc, r9, r1, ror #26
   1d234:	andcs	r2, r1, ip, lsl #2
   1d238:	bl	ffcdb1d8 <ftello64@plt+0xffcd765c>
   1d23c:	strmi	r2, [r6], -ip, lsl #26
   1d240:	andeq	pc, r4, sl, asr #17
   1d244:	rscshi	pc, lr, #64, 4
   1d248:			; <UNDEFINED> instruction: 0xf1056a23
   1d24c:	blcs	2b650 <ftello64@plt+0x27ad4>
   1d250:	orrshi	pc, r0, #64	; 0x40
   1d254:	movwcs	lr, #43476	; 0xa9d4
   1d258:			; <UNDEFINED> instruction: 0xf080429a
   1d25c:	stmdbvs	r1!, {r0, r1, r3, r7, r8, r9, pc}
   1d260:	blvs	8243c4 <ftello64@plt+0x820848>
   1d264:			; <UNDEFINED> instruction: 0x61213101
   1d268:	adcvs	r6, r7, #1589248	; 0x184000
   1d26c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1d270:	stfpls	f6, [r1], {97}	; 0x61
   1d274:			; <UNDEFINED> instruction: 0xf0402903
   1d278:	addsmi	r8, pc, #238026752	; 0xe300000
   1d27c:	orrshi	pc, r8, #128	; 0x80
   1d280:			; <UNDEFINED> instruction: 0x1c796923
   1d284:	movwcc	r6, #6946	; 0x1b22
   1d288:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1d28c:			; <UNDEFINED> instruction: 0xf14362a1
   1d290:	cmnvs	r3, r0, lsl #6
   1d294:	eorsvc	r5, r3, #13504	; 0x34c0
   1d298:	blcs	37b2c <ftello64@plt+0x33fb0>
   1d29c:	cmnhi	fp, #64	; 0x40	; <UNPREDICTABLE>
   1d2a0:	andcc	lr, sl, #212, 18	; 0x350000
   1d2a4:			; <UNDEFINED> instruction: 0xf0804293
   1d2a8:	stmdbvs	r2!, {r1, r2, r4, r5, r6, r8, r9, pc}
   1d2ac:	blvs	864414 <ftello64@plt+0x860898>
   1d2b0:			; <UNDEFINED> instruction: 0x61223201
   1d2b4:	adcvs	r6, r0, #1605632	; 0x188000
   1d2b8:	andeq	pc, r0, #-2147483632	; 0x80000010
   1d2bc:	stfple	f6, [fp], {98}	; 0x62
   1d2c0:	ldmib	r4, {r0, r1, r4, r5, r6, r9, ip, sp, lr}^
   1d2c4:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1d2c8:	msrhi	SPSR_fsc, #128	; 0x80
   1d2cc:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d2d0:	andcc	r6, r1, #33792	; 0x8400
   1d2d4:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d2d8:			; <UNDEFINED> instruction: 0xf14262a0
   1d2dc:	cmnvs	r2, r0, lsl #4
   1d2e0:	adcsvc	r5, r3, #51968	; 0xcb00
   1d2e4:			; <UNDEFINED> instruction: 0xf7fc4620
   1d2e8:			; <UNDEFINED> instruction: 0x4603fd9b
   1d2ec:	eorsvs	r4, r3, r0, lsr #12
   1d2f0:	ldc2	7, cr15, [r6, #1008]	; 0x3f0
   1d2f4:	rsbsvs	r6, r0, r3, lsr #20
   1d2f8:			; <UNDEFINED> instruction: 0xf0402b00
   1d2fc:	ldmib	r4, {r1, r2, r3, r4, r6, r8, r9, pc}^
   1d300:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1d304:	cmphi	r9, #128	; 0x80	; <UNPREDICTABLE>
   1d308:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d30c:	andcc	r6, r1, #33792	; 0x8400
   1d310:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d314:			; <UNDEFINED> instruction: 0xf14262a0
   1d318:	cmnvs	r2, r0, lsl #4
   1d31c:	bmi	d34650 <ftello64@plt+0xd30ad4>
   1d320:	stmdaeq	sp, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
   1d324:	ldrbtmi	r7, [sl], #-755	; 0xfffffd0d
   1d328:	svccs	0x00006857
   1d32c:	strbhi	pc, [r9, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   1d330:	strtmi	r4, [r0], -r1, asr #12
   1d334:			; <UNDEFINED> instruction: 0xf0182200
   1d338:	ldrbmi	pc, [r9], -sp, asr #30	; <UNPREDICTABLE>
   1d33c:			; <UNDEFINED> instruction: 0xf7e92000
   1d340:	svccs	0x0000fcd9
   1d344:	ldr	sp, [r4, #-112]	; 0xffffff90
   1d348:			; <UNDEFINED> instruction: 0xf10a2103
   1d34c:	strtmi	r0, [sl], -r4, lsl #6
   1d350:			; <UNDEFINED> instruction: 0xf7fd4620
   1d354:			; <UNDEFINED> instruction: 0x4659f95b
   1d358:	andcs	r4, r0, r7, lsl #12
   1d35c:	stc2l	7, cr15, [sl], {233}	; 0xe9
   1d360:	rsble	r2, r1, r0, lsl #30
   1d364:			; <UNDEFINED> instruction: 0xf47f1c7b
   1d368:			; <UNDEFINED> instruction: 0xf04fad04
   1d36c:	ldrsh	r3, [pc], #-15	; <UNPREDICTABLE>
   1d370:	andeq	r9, r3, r0, lsl r6
   1d374:	andeq	r0, r2, r2, ror #6
   1d378:	andeq	r8, r3, r0, lsr r3
   1d37c:	andeq	r0, r0, r8, lsl #8
   1d380:	andeq	r8, r3, r8, lsl #6
   1d384:	andeq	r2, r2, r8, lsl r0
   1d388:	andeq	r2, r2, r2, lsr #1
   1d38c:	andeq	r0, r0, r4, asr r4
   1d390:	ldrdeq	r0, [r2], -sl
   1d394:	ldrdeq	r1, [r2], -ip
   1d398:	andeq	r9, r3, r8, asr #6
   1d39c:	muleq	r2, r4, sp
   1d3a0:	andeq	r1, r2, r6, lsl #27
   1d3a4:	ldrdeq	r1, [r2], -r0
   1d3a8:	muleq	r2, lr, ip
   1d3ac:	andeq	r9, r3, r6, asr r2
   1d3b0:	andeq	r2, r2, lr, asr #12
   1d3b4:	andeq	r2, r2, r2, ror #12
   1d3b8:	andeq	r9, r3, r2, ror #3
   1d3bc:	andeq	pc, r1, sl, lsl #30
   1d3c0:	strdeq	r1, [r2], -r4
   1d3c4:	ldrdeq	r1, [r2], -r8
   1d3c8:	strdeq	pc, [r1], -sl
   1d3cc:	andeq	r0, r0, r4, asr #8
   1d3d0:	andeq	r9, r3, r0, lsl r1
   1d3d4:	muleq	r3, r8, r0
   1d3d8:	andeq	r2, r2, ip, asr #6
   1d3dc:	andeq	r8, r3, r8, ror #28
   1d3e0:	strdeq	r8, [r3], -r6
   1d3e4:	muleq	r3, sl, ip
   1d3e8:	andeq	r2, r2, lr, asr #32
   1d3ec:	andeq	r8, r3, r4, asr #24
   1d3f0:	andeq	r8, r3, r6, lsr fp
   1d3f4:	andcs	r2, r1, ip, lsl #3
   1d3f8:	bl	4db398 <ftello64@plt+0x4d781c>
   1d3fc:	strtmi	r2, [sl], -r2, lsl #2
   1d400:			; <UNDEFINED> instruction: 0x460346d1
   1d404:	andeq	pc, r4, sl, asr #17
   1d408:			; <UNDEFINED> instruction: 0xf7fe4620
   1d40c:	ldrbmi	pc, [r9], -r7, ror #25	; <UNPREDICTABLE>
   1d410:	andcs	r4, r0, r7, lsl #12
   1d414:	stc2l	7, cr15, [lr], #-932	; 0xfffffc5c
   1d418:			; <UNDEFINED> instruction: 0xd1a32f00
   1d41c:	muleq	r3, r9, r8
   1d420:	movweq	pc, #16651	; 0x410b	; <UNPREDICTABLE>
   1d424:	andeq	lr, r3, r3, lsl #17
   1d428:	andcs	r6, r0, r3, lsr #23
   1d42c:	eorcs	fp, r2, r3, lsl #2
   1d430:	stclcs	8, cr15, [r8], #-892	; 0xfffffc84
   1d434:	stclcc	8, cr15, [r8], #-892	; 0xfffffc84
   1d438:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d43c:	blls	d774ac <ftello64@plt+0xd73930>
   1d440:			; <UNDEFINED> instruction: 0xf041405a
   1d444:	eorslt	r8, r7, ip, ror #3
   1d448:	blhi	d8744 <ftello64@plt+0xd4bc8>
   1d44c:	svchi	0x00f0e8bd
   1d450:	andcs	r2, r1, r4, lsl r1
   1d454:	b	ff95b3f4 <ftello64@plt+0xff957878>
   1d458:	strmi	r2, [r6], -fp, lsl #26
   1d45c:	andeq	pc, r4, sl, asr #17
   1d460:	bicshi	pc, lr, r0, asr #4
   1d464:	blcs	37cf8 <ftello64@plt+0x3417c>
   1d468:	addshi	pc, r0, #64	; 0x40
   1d46c:	andcc	lr, sl, #212, 18	; 0x350000
   1d470:			; <UNDEFINED> instruction: 0xf0804293
   1d474:	stmdbvs	r2!, {r0, r1, r3, r7, r9, pc}
   1d478:	blvs	8645e0 <ftello64@plt+0x860a64>
   1d47c:			; <UNDEFINED> instruction: 0x61223201
   1d480:	adcvs	r6, r0, #1605632	; 0x188000
   1d484:	andeq	pc, r0, #-2147483632	; 0x80000010
   1d488:	stfple	f6, [sl], {98}	; 0x62
   1d48c:			; <UNDEFINED> instruction: 0xf1051e93
   1d490:	blcs	6b894 <ftello64@plt+0x67d18>
   1d494:	vqsub.s8	d7, d0, d18
   1d498:			; <UNDEFINED> instruction: 0x46208477
   1d49c:	stc2l	7, cr15, [r0], {252}	; 0xfc
   1d4a0:	strtmi	r4, [r0], -r3, lsl #12
   1d4a4:			; <UNDEFINED> instruction: 0xf7fc6033
   1d4a8:	bvs	91c79c <ftello64@plt+0x918c20>
   1d4ac:	blcs	35674 <ftello64@plt+0x31af8>
   1d4b0:	teqhi	r3, #64	; 0x40	; <UNPREDICTABLE>
   1d4b4:	andcc	lr, sl, #212, 18	; 0x350000
   1d4b8:			; <UNDEFINED> instruction: 0xf0804293
   1d4bc:	stmdbvs	r2!, {r1, r2, r3, r5, r8, r9, pc}
   1d4c0:	blvs	864628 <ftello64@plt+0x860aac>
   1d4c4:			; <UNDEFINED> instruction: 0x61223201
   1d4c8:	adcvs	r6, r0, #1605632	; 0x188000
   1d4cc:	andeq	pc, r0, #-2147483632	; 0x80000010
   1d4d0:	stfple	f6, [fp], {98}	; 0x62
   1d4d4:	blcs	ff35b858 <ftello64@plt+0xff357cdc>
   1d4d8:	adcsvc	r2, r1, #0, 2
   1d4dc:	stmdaeq	sl, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
   1d4e0:	rsbsvc	r4, r3, #2046820352	; 0x7a000000
   1d4e4:	stmdbcs	r0, {r0, r4, r6, fp, sp, lr}
   1d4e8:	strhi	pc, [lr, #64]	; 0x40
   1d4ec:			; <UNDEFINED> instruction: 0xf7f94618
   1d4f0:	cdpne	13, 0, cr15, cr7, cr5, {0}
   1d4f4:	strhi	pc, [r1], #-0
   1d4f8:	strbhi	pc, [r9], r0, asr #6	; <UNPREDICTABLE>
   1d4fc:	blcc	fea5b880 <ftello64@plt+0xfea57d04>
   1d500:			; <UNDEFINED> instruction: 0xf8df4632
   1d504:	strbmi	r9, [r6], -r8, lsr #23
   1d508:			; <UNDEFINED> instruction: 0xf8cd447b
   1d50c:	ldrbtmi	fp, [r9], #24
   1d510:	beq	175994c <ftello64@plt+0x1755dd0>
   1d514:	ldrmi	r2, [fp], r0, lsl #10
   1d518:	mul	r3, r0, r6
   1d51c:	adcmi	r3, pc, #4194304	; 0x400000
   1d520:	ldrthi	pc, [r2], r0	; <UNPREDICTABLE>
   1d524:	mulcc	r9, r8, r8
   1d528:	svclt	0x00082b12
   1d52c:			; <UNDEFINED> instruction: 0xf0002d01
   1d530:			; <UNDEFINED> instruction: 0x46518394
   1d534:	ldrls	r4, [r7], -r0, lsr #12
   1d538:	blx	fe25b536 <ftello64@plt+0xfe2579ba>
   1d53c:			; <UNDEFINED> instruction: 0xf1089a17
   1d540:	bne	fed9e178 <ftello64@plt+0xfed9a5fc>
   1d544:	eoreq	pc, r5, r3, asr #16
   1d548:			; <UNDEFINED> instruction: 0xf0002800
   1d54c:			; <UNDEFINED> instruction: 0xf8d98685
   1d550:	blcs	29568 <ftello64@plt+0x259ec>
   1d554:	ldrbmi	sp, [r9], -r2, ror #1
   1d558:	ldrdeq	pc, [r0], -r9
   1d55c:	b	14db4fc <ftello64@plt+0x14d7980>
   1d560:	movweq	pc, #49416	; 0xc108	; <UNPREDICTABLE>
   1d564:	ldrdcs	pc, [ip, -r9]
   1d568:	eorne	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1d56c:	ldrdeq	pc, [r0], -r9
   1d570:	ldc2l	7, cr15, [sl, #-996]!	; 0xfffffc1c
   1d574:	ldrdne	pc, [r0], -r9
   1d578:			; <UNDEFINED> instruction: 0xf7e5200a
   1d57c:			; <UNDEFINED> instruction: 0xe7cdef3e
   1d580:	blne	b5b904 <ftello64@plt+0xb57d88>
   1d584:	bleq	b5b908 <ftello64@plt+0xb57d8c>
   1d588:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d58c:			; <UNDEFINED> instruction: 0xf912f012
   1d590:	strb	r2, [sp, -lr]
   1d594:	strtmi	fp, [r0], -r1, asr #5
   1d598:			; <UNDEFINED> instruction: 0xf0189208
   1d59c:	cdpne	13, 3, cr15, cr3, cr9, {0}
   1d5a0:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d5a4:	streq	pc, [r0, #-79]	; 0xffffffb1
   1d5a8:	movwcs	fp, #7960	; 0x1f18
   1d5ac:	blt	1fdb5b0 <ftello64@plt+0x1fd7a34>
   1d5b0:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d5b4:	andcc	r6, r1, #33792	; 0x8400
   1d5b8:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d5bc:			; <UNDEFINED> instruction: 0xf14262a0
   1d5c0:	cmnvs	r2, r0, lsl #4
   1d5c4:	ldrmi	r5, [r8], -fp, asr #25
   1d5c8:	blt	189b5cc <ftello64@plt+0x1897a50>
   1d5cc:	strtmi	r9, [r9], -r8, lsl #20
   1d5d0:			; <UNDEFINED> instruction: 0xf0184620
   1d5d4:	strdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   1d5d8:			; <UNDEFINED> instruction: 0xf7e94659
   1d5dc:	andcs	pc, r2, fp, lsl #23
   1d5e0:	strcs	lr, [r2, #-1830]	; 0xfffff8da
   1d5e4:	beq	ff45b968 <ftello64@plt+0xff457dec>
   1d5e8:			; <UNDEFINED> instruction: 0xf0124478
   1d5ec:			; <UNDEFINED> instruction: 0xf8dff8e3
   1d5f0:	ldrbtmi	r3, [fp], #-2764	; 0xfffff534
   1d5f4:	bcs	37764 <ftello64@plt+0x33be8>
   1d5f8:	mvnshi	pc, #64	; 0x40
   1d5fc:	strtmi	r4, [r0], -r9, lsr #12
   1d600:			; <UNDEFINED> instruction: 0xf0182200
   1d604:	andcs	pc, r0, r7, ror #27
   1d608:			; <UNDEFINED> instruction: 0xf7e94659
   1d60c:	andcs	pc, lr, r3, ror fp	; <UNPREDICTABLE>
   1d610:	bvs	917250 <ftello64@plt+0x9136d4>
   1d614:			; <UNDEFINED> instruction: 0xf0402b00
   1d618:	ldmib	r4, {r0, r2, r3, r5, r6, r7, r8, r9, pc}^
   1d61c:	addsmi	r1, r9, #671088640	; 0x28000000
   1d620:	mvnhi	pc, #128	; 0x80
   1d624:	mcrrne	9, 2, r6, r8, cr3	; <UNPREDICTABLE>
   1d628:	movwcc	r6, #6946	; 0x1b22
   1d62c:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1d630:			; <UNDEFINED> instruction: 0xf14362a0
   1d634:	cmnvs	r3, r0, lsl #6
   1d638:			; <UNDEFINED> instruction: 0xf1055c51
   1d63c:	stmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
   1d640:	stmdbcs	r1, {r3, r5, r7, r9, sl, lr}
   1d644:	movwcs	fp, #12036	; 0x2f04
   1d648:			; <UNDEFINED> instruction: 0xf43f72bb
   1d64c:			; <UNDEFINED> instruction: 0xf8dfabac
   1d650:	ldrbtmi	r0, [r8], #-2672	; 0xfffff590
   1d654:			; <UNDEFINED> instruction: 0xf8aef012
   1d658:	bcc	1a5b9dc <ftello64@plt+0x1a57e60>
   1d65c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d660:	sbcsle	r2, r0, r0, lsl #20
   1d664:	beq	185b9e8 <ftello64@plt+0x1857e6c>
   1d668:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
   1d66c:	stmia	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d670:	strtmi	lr, [r0], -r9, asr #15
   1d674:	ldc2	0, cr15, [r0, #92]	; 0x5c
   1d678:			; <UNDEFINED> instruction: 0xf7ffb2c7
   1d67c:	strtmi	fp, [r0], -sl, asr #22
   1d680:	stc2	0, cr15, [sl, #92]	; 0x5c
   1d684:	strb	fp, [r4, #706]	; 0x2c2
   1d688:	bne	105ba0c <ftello64@plt+0x1057e90>
   1d68c:	ldmdavs	r8, {r1, r3, r5, r9, sl, lr}
   1d690:			; <UNDEFINED> instruction: 0xf7e64479
   1d694:	ldrt	lr, [r2], #2488	; 0x9b8
   1d698:	bne	d5ba1c <ftello64@plt+0xd57ea0>
   1d69c:	ldmdavs	r8, {r1, r3, r5, r9, sl, lr}
   1d6a0:			; <UNDEFINED> instruction: 0xf7e64479
   1d6a4:	strbt	lr, [r6], #2480	; 0x9b0
   1d6a8:	bcc	a5ba2c <ftello64@plt+0xa57eb0>
   1d6ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d6b0:	adcle	r2, r3, r0, lsl #22
   1d6b4:	bcc	85ba38 <ftello64@plt+0x857ebc>
   1d6b8:			; <UNDEFINED> instruction: 0xf8df2000
   1d6bc:	strtmi	r1, [sl], -r0, lsr #20
   1d6c0:	andsls	r4, r7, fp, ror r4
   1d6c4:	mrcge	4, 0, r4, cr7, cr9, {3}
   1d6c8:			; <UNDEFINED> instruction: 0xf7e66818
   1d6cc:	blls	257d44 <ftello64@plt+0x2541c8>
   1d6d0:	teqle	r3, r0, lsl #22
   1d6d4:			; <UNDEFINED> instruction: 0xf0002d00
   1d6d8:	cfmsub32ge	mvax5, mvfx8, mvfx7, mvfx4
   1d6dc:	stmdbvs	r2!, {r4, sp, lr, pc}
   1d6e0:	blvs	82484c <ftello64@plt+0x820cd0>
   1d6e4:			; <UNDEFINED> instruction: 0x61223201
   1d6e8:	adcvs	r6, r1, #1605632	; 0x188000
   1d6ec:			; <UNDEFINED> instruction: 0xf1424631
   1d6f0:	cmnvs	r2, r0, lsl #4
   1d6f4:			; <UNDEFINED> instruction: 0xf7fc5cc0
   1d6f8:	stccc	12, cr15, [r1, #-204]	; 0xffffff34
   1d6fc:	ldrhi	pc, [r1], r0
   1d700:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1d704:	andcc	lr, sl, #212, 18	; 0x350000
   1d708:	mvnle	r4, #805306377	; 0x30000009
   1d70c:			; <UNDEFINED> instruction: 0xf0174620
   1d710:	ldrtmi	pc, [r1], -r3, asr #26	; <UNPREDICTABLE>
   1d714:			; <UNDEFINED> instruction: 0xf7fc4607
   1d718:	strcc	pc, [r1, -r3, lsr #24]
   1d71c:	ands	sp, r8, sp, ror #3
   1d720:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1d724:	andcc	r6, r1, #33792	; 0x8400
   1d728:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1d72c:			; <UNDEFINED> instruction: 0xf14262a0
   1d730:	cmnvs	r2, r0, lsl #4
   1d734:	ldrtmi	r5, [r1], -r8, asr #25
   1d738:	ldc2	7, cr15, [r2], {252}	; 0xfc
   1d73c:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1d740:	andcc	lr, sl, #212, 18	; 0x350000
   1d744:	mvnle	r4, #805306377	; 0x30000009
   1d748:			; <UNDEFINED> instruction: 0xf0174620
   1d74c:	mcrrne	13, 2, pc, r1, cr5	; <UNPREDICTABLE>
   1d750:			; <UNDEFINED> instruction: 0xf8dfd1f1
   1d754:	andcs	r3, sl, ip, lsl #19
   1d758:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d75c:	cdp	7, 4, cr15, cr12, cr5, {7}
   1d760:			; <UNDEFINED> instruction: 0xf8dfe74c
   1d764:	ldrtmi	r0, [r1], -r0, lsl #19
   1d768:			; <UNDEFINED> instruction: 0xf0124478
   1d76c:			; <UNDEFINED> instruction: 0xf8dff823
   1d770:	ldrbtmi	r3, [fp], #-2424	; 0xfffff688
   1d774:	bcs	378e4 <ftello64@plt+0x33d68>
   1d778:	svcge	0x0040f43f
   1d77c:	ldmdavs	r8, {r4, r9, sl, fp, sp}
   1d780:	strbhi	pc, [r7, r0]	; <UNPREDICTABLE>
   1d784:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d788:			; <UNDEFINED> instruction: 0xf8df447a
   1d78c:	ldrbtmi	r1, [r9], #-2404	; 0xfffff69c
   1d790:	ldmdb	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d794:			; <UNDEFINED> instruction: 0xf8dfe732
   1d798:	tstcs	sp, ip, asr r9
   1d79c:			; <UNDEFINED> instruction: 0xf0124478
   1d7a0:			; <UNDEFINED> instruction: 0xf8dff809
   1d7a4:	ldrbtmi	r3, [fp], #-2388	; 0xfffff6ac
   1d7a8:	bcs	37918 <ftello64@plt+0x33d9c>
   1d7ac:	svcge	0x0026f43f
   1d7b0:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d7b4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1d7b8:	stmdb	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d7bc:			; <UNDEFINED> instruction: 0xf8dfe71e
   1d7c0:	ldrbtmi	r0, [r8], #-2368	; 0xfffff6c0
   1d7c4:			; <UNDEFINED> instruction: 0xfff6f011
   1d7c8:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d7cc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d7d0:			; <UNDEFINED> instruction: 0xf43f2a00
   1d7d4:			; <UNDEFINED> instruction: 0xf8dfaf13
   1d7d8:	ldmdavs	r8, {r4, r5, r8, fp, ip}
   1d7dc:			; <UNDEFINED> instruction: 0xf7e64479
   1d7e0:	smlad	fp, r2, r9, lr
   1d7e4:	stmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d7e8:	tstcs	fp, sl, lsr #12
   1d7ec:			; <UNDEFINED> instruction: 0xf0114478
   1d7f0:			; <UNDEFINED> instruction: 0xf8dfffe1
   1d7f4:	ldrbtmi	r3, [fp], #-2332	; 0xfffff6e4
   1d7f8:	bcs	37968 <ftello64@plt+0x33dec>
   1d7fc:	svcge	0x0003f43f
   1d800:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d804:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
   1d808:			; <UNDEFINED> instruction: 0xf8dfe730
   1d80c:	ldrbtmi	r0, [r8], #-2316	; 0xfffff6f4
   1d810:			; <UNDEFINED> instruction: 0xffd0f011
   1d814:	ldrbmi	r2, [r9], -r0
   1d818:	blx	1b5b7c4 <ftello64@plt+0x1b57c48>
   1d81c:	str	r2, [r7], -lr
   1d820:	ldmeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d824:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1d828:			; <UNDEFINED> instruction: 0xffc4f011
   1d82c:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d830:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d834:			; <UNDEFINED> instruction: 0xf0402a00
   1d838:	strcs	r8, [lr, -lr, ror #12]
   1d83c:	vsubhn.i16	d20, q8, q12
   1d840:	ldrb	r2, [r5, #-1792]!	; 0xfffff900
   1d844:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d848:	ldrbtmi	r2, [r8], #-260	; 0xfffffefc
   1d84c:			; <UNDEFINED> instruction: 0xffb2f011
   1d850:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d854:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d858:	rscle	r2, lr, r0, lsl #20
   1d85c:	stmiaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d860:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1d864:	strcs	pc, [r0, -r0, asr #5]
   1d868:	sxtabmi	r4, r8, r8, ror #8
   1d86c:	svc	0x00c0f7e5
   1d870:			; <UNDEFINED> instruction: 0xf8dfe55e
   1d874:			; <UNDEFINED> instruction: 0xf1aa38bc
   1d878:			; <UNDEFINED> instruction: 0xf1ba0a05
   1d87c:	ldrbtmi	r0, [fp], #-3841	; 0xfffff0ff
   1d880:			; <UNDEFINED> instruction: 0xf04fbf8c
   1d884:			; <UNDEFINED> instruction: 0xf04f0a00
   1d888:	ldmdavs	r8, {r0, r9, fp}^
   1d88c:			; <UNDEFINED> instruction: 0xf0002800
   1d890:			; <UNDEFINED> instruction: 0xf8d981a4
   1d894:	cdpcs	0, 1, cr2, cr0, cr4, {0}
   1d898:	ldmdavs	r5, {r3, r4, fp, sp, lr}
   1d89c:	strbthi	pc, [pc], #0	; 1d8a4 <ftello64@plt+0x19d28>	; <UNPREDICTABLE>
   1d8a0:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d8a4:			; <UNDEFINED> instruction: 0xf8df447a
   1d8a8:	ldrbtmi	r1, [r9], #-2192	; 0xfffff770
   1d8ac:	stmia	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d8b0:	ldrdcc	pc, [r4], -r9
   1d8b4:			; <UNDEFINED> instruction: 0xf0002d00
   1d8b8:			; <UNDEFINED> instruction: 0xf1038181
   1d8bc:			; <UNDEFINED> instruction: 0xf8df0803
   1d8c0:			; <UNDEFINED> instruction: 0xf8df387c
   1d8c4:	strbmi	r7, [r5], #-2172	; 0xfffff784
   1d8c8:	strls	r4, [r6], #-1147	; 0xfffffb85
   1d8cc:			; <UNDEFINED> instruction: 0x4644447f
   1d8d0:	mul	r5, r8, r6
   1d8d4:			; <UNDEFINED> instruction: 0xf7e54610
   1d8d8:	adcmi	lr, ip, #144, 26	; 0x2400
   1d8dc:	msrhi	SPSR_fsc, r0
   1d8e0:	svccs	0x0001f814
   1d8e4:			; <UNDEFINED> instruction: 0xf1a26839
   1d8e8:	ldmdacs	sl, {r5}^
   1d8ec:			; <UNDEFINED> instruction: 0x4608d9f2
   1d8f0:			; <UNDEFINED> instruction: 0xf7e64641
   1d8f4:	ldrb	lr, [r0, r8, lsl #17]!
   1d8f8:			; <UNDEFINED> instruction: 0xf8df442f
   1d8fc:	movwcs	r6, #2120	; 0x848
   1d900:	ldrbtmi	r7, [lr], #-59	; 0xffffffc5
   1d904:	blcs	37ad8 <ftello64@plt+0x33f5c>
   1d908:	andshi	pc, r1, #64	; 0x40
   1d90c:	andcs	r4, r0, r9, asr r6
   1d910:			; <UNDEFINED> instruction: 0xf9f0f7e9
   1d914:			; <UNDEFINED> instruction: 0xf8d9e582
   1d918:	ldrmi	r3, [r8], -r4
   1d91c:	mrc2	7, 3, pc, cr10, cr14, {7}
   1d920:	ldrdeq	pc, [r4], -r9
   1d924:			; <UNDEFINED> instruction: 0xf7fe2147
   1d928:			; <UNDEFINED> instruction: 0xf8dffeff
   1d92c:	ldrbtmi	r3, [fp], #-2076	; 0xfffff7e4
   1d930:	bcs	37aa0 <ftello64@plt+0x33f24>
   1d934:			; <UNDEFINED> instruction: 0xf8d9d0ea
   1d938:			; <UNDEFINED> instruction: 0xf8df2004
   1d93c:	ldmdavs	r8, {r4, fp, ip}
   1d940:	ldrbtmi	r3, [r9], #-588	; 0xfffffdb4
   1d944:	ldmda	lr, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d948:	andcs	r4, r0, r9, asr r6
   1d94c:			; <UNDEFINED> instruction: 0xf9d2f7e9
   1d950:	strtmi	lr, [r0], -r4, ror #10
   1d954:	stc2	0, cr15, [r0], #-92	; 0xffffffa4
   1d958:	movwls	fp, #25283	; 0x62c3
   1d95c:	stfccd	f3, [r1, #-20]	; 0xffffffec
   1d960:	blcs	381f4 <ftello64@plt+0x34678>
   1d964:	bicshi	pc, r7, r0
   1d968:			; <UNDEFINED> instruction: 0xf0174620
   1d96c:	sbclt	pc, r6, #5376	; 0x1500
   1d970:	blt	ffd1b974 <ftello64@plt+0xffd17df8>
   1d974:			; <UNDEFINED> instruction: 0xf0174620
   1d978:	sbclt	pc, r1, #3840	; 0xf00
   1d97c:			; <UNDEFINED> instruction: 0xf0402903
   1d980:	bvs	8fe704 <ftello64@plt+0x8fab88>
   1d984:	ldmib	r4, {r0, r1, r5, r7, r8, fp, ip, sp, pc}^
   1d988:	ldrbt	r7, [r6], #-778	; 0xfffffcf6
   1d98c:			; <UNDEFINED> instruction: 0xf0174620
   1d990:	sbclt	pc, r2, #768	; 0x300
   1d994:			; <UNDEFINED> instruction: 0x4620e57a
   1d998:	blx	fffd99fe <ftello64@plt+0xfffd5e82>
   1d99c:	rsbsvc	r6, r0, #143360	; 0x23000
   1d9a0:			; <UNDEFINED> instruction: 0xf43f2b00
   1d9a4:	strtmi	sl, [r0], -lr, lsl #25
   1d9a8:	blx	ffdd9a0e <ftello64@plt+0xffdd5e92>
   1d9ac:	ldr	fp, [r8], #707	; 0x2c3
   1d9b0:			; <UNDEFINED> instruction: 0xf0174620
   1d9b4:	sbclt	pc, r3, #246784	; 0x3c400
   1d9b8:	strtmi	lr, [r0], -sp, ror #8
   1d9bc:	blx	ffb59a22 <ftello64@plt+0xffb55ea6>
   1d9c0:	strt	fp, [ip], #707	; 0x2c3
   1d9c4:	b	feddb960 <ftello64@plt+0xfedd7de4>
   1d9c8:	andvc	r9, r3, #17408	; 0x4400
   1d9cc:	blls	1af1e8 <ftello64@plt+0x1ab66c>
   1d9d0:	andeq	pc, r4, r9, asr #17
   1d9d4:	sbcvs	r6, r3, r6, asr #2
   1d9d8:	andhi	pc, r9, r0, lsl #17
   1d9dc:			; <UNDEFINED> instruction: 0xf0002e00
   1d9e0:			; <UNDEFINED> instruction: 0xf10681ea
   1d9e4:			; <UNDEFINED> instruction: 0xf64f0917
   1d9e8:			; <UNDEFINED> instruction: 0xf6cf77e9
   1d9ec:	strtmi	r7, [r9], #2047	; 0x7ff
   1d9f0:			; <UNDEFINED> instruction: 0xf1051b7f
   1d9f4:	and	r0, pc, r7, lsl sl	; <UNPREDICTABLE>
   1d9f8:	mcrrne	9, 2, r6, r8, cr3	; <UNPREDICTABLE>
   1d9fc:	movwcc	r6, #6946	; 0x1b22
   1da00:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1da04:			; <UNDEFINED> instruction: 0xf14362a0
   1da08:	cmnvs	r3, r0, lsl #6
   1da0c:			; <UNDEFINED> instruction: 0xf80a5c50
   1da10:	strbmi	r0, [sl, #3841]	; 0xf01
   1da14:	bichi	pc, pc, r0
   1da18:	bl	1f82ac <ftello64@plt+0x1f4730>
   1da1c:	ldmdblt	fp, {r1, r3, fp}
   1da20:	movwne	lr, #43476	; 0xa9d4
   1da24:	mvnle	r4, #-1879048183	; 0x90000009
   1da28:			; <UNDEFINED> instruction: 0xf0174620
   1da2c:	mcrrne	11, 11, pc, r3, cr5	; <UNPREDICTABLE>
   1da30:			; <UNDEFINED> instruction: 0x81bcf000
   1da34:	strb	fp, [sl, r0, asr #5]!
   1da38:	strbmi	r4, [r6, #-1688]	; 0xfffff968
   1da3c:	strbthi	pc, [r3], -r0, asr #6	; <UNPREDICTABLE>
   1da40:	ldmdaeq	r8, {r3, r8, ip, sp, lr, pc}
   1da44:	rscvc	pc, r8, #82837504	; 0x4f00000
   1da48:	rscsvc	pc, pc, #217055232	; 0xcf00000
   1da4c:	blne	14aecf4 <ftello64@plt+0x14ab178>
   1da50:			; <UNDEFINED> instruction: 0xf8082100
   1da54:	bl	a4660 <ftello64@plt+0xa0ae4>
   1da58:	adcsmi	r0, r3, #8, 6	; 0x20000000
   1da5c:			; <UNDEFINED> instruction: 0x4620dbf9
   1da60:			; <UNDEFINED> instruction: 0xf9def7fc
   1da64:	tstlt	r7, r8, lsr #2
   1da68:			; <UNDEFINED> instruction: 0xf8df3f04
   1da6c:	stmib	r5, {r2, r5, r6, r7, r9, sl, pc}^
   1da70:	ldrbtmi	r7, [r8], #1024	; 0x400
   1da74:	ldrdcc	pc, [r4], -r8
   1da78:			; <UNDEFINED> instruction: 0xf43f2b00
   1da7c:			; <UNDEFINED> instruction: 0xf8d8abd6
   1da80:	bls	1a1a88 <ftello64@plt+0x19df0c>
   1da84:			; <UNDEFINED> instruction: 0xf1a29000
   1da88:	strmi	r0, [r8], -r0, lsr #6
   1da8c:			; <UNDEFINED> instruction: 0xf8df2b59
   1da90:	ldrmi	r1, [r3], -r4, asr #13
   1da94:	svclt	0x00884479
   1da98:			; <UNDEFINED> instruction: 0xf7e5223f
   1da9c:	strhlt	lr, [lr, #244]	; 0xf4
   1daa0:	ssatls	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   1daa4:	stmibne	pc!, {r0, r1, r2, r4, r9, sl, ip, sp}	; <UNPREDICTABLE>
   1daa8:	ldreq	pc, [r7], -r5, lsl #2
   1daac:	strd	r4, [r4], -r9
   1dab0:			; <UNDEFINED> instruction: 0xf7e54610
   1dab4:	adcsmi	lr, r7, #41472	; 0xa200
   1dab8:			; <UNDEFINED> instruction: 0xf816d00c
   1dabc:			; <UNDEFINED> instruction: 0xf8d82f01
   1dac0:			; <UNDEFINED> instruction: 0xf1a21000
   1dac4:	blcs	169e74c <ftello64@plt+0x169abd0>
   1dac8:			; <UNDEFINED> instruction: 0x4608d9f2
   1dacc:			; <UNDEFINED> instruction: 0xf7e54649
   1dad0:			; <UNDEFINED> instruction: 0xe7f0ef9a
   1dad4:	pkhtbvs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1dad8:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1dadc:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   1dae0:			; <UNDEFINED> instruction: 0xf7e56830
   1dae4:	blls	25992c <ftello64@plt+0x255db0>
   1dae8:			; <UNDEFINED> instruction: 0xf0002b00
   1daec:			; <UNDEFINED> instruction: 0xf8df827a
   1daf0:	ldmdavs	r0!, {r2, r4, r5, r6, r9, sl, ip}
   1daf4:			; <UNDEFINED> instruction: 0xf7e54479
   1daf8:			; <UNDEFINED> instruction: 0xf7ffef86
   1dafc:			; <UNDEFINED> instruction: 0x4620bb96
   1db00:	blx	12d9b66 <ftello64@plt+0x12d5fea>
   1db04:			; <UNDEFINED> instruction: 0xf47f2850
   1db08:	bvs	9090c0 <ftello64@plt+0x905544>
   1db0c:			; <UNDEFINED> instruction: 0xf0402b00
   1db10:	ldmib	r4, {r0, r2, r3, r4, r5, r7, pc}^
   1db14:			; <UNDEFINED> instruction: 0xf7ff130a
   1db18:	strtmi	fp, [r0], -lr, lsr #22
   1db1c:	blx	f59b82 <ftello64@plt+0xf56006>
   1db20:	ldrb	fp, [r7], #707	; 0x2c3
   1db24:			; <UNDEFINED> instruction: 0x2640f8df
   1db28:	svcpl	0x0080f5b5
   1db2c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1db30:	ldcge	6, cr15, [lr, #252]!	; 0xfc
   1db34:			; <UNDEFINED> instruction: 0xf0402b00
   1db38:			; <UNDEFINED> instruction: 0xf1058401
   1db3c:			; <UNDEFINED> instruction: 0xf7e5000b
   1db40:	bvs	918330 <ftello64@plt+0x9147b4>
   1db44:	andeq	pc, r4, r9, asr #17
   1db48:			; <UNDEFINED> instruction: 0xf0402b00
   1db4c:	ldmib	r4, {r1, r2, r4, r6, r9, pc}^
   1db50:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   1db54:	subshi	pc, r1, #128	; 0x80
   1db58:	mrrcne	9, 2, r6, lr, cr2	; <UNPREDICTABLE>
   1db5c:	andcc	r6, r1, #33792	; 0x8400
   1db60:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1db64:			; <UNDEFINED> instruction: 0xf14262a6
   1db68:	cmnvs	r2, r0, lsl #4
   1db6c:	cdpne	12, 6, cr5, cr11, cr10, {6}
   1db70:	streq	pc, [r8], -r0, lsl #2
   1db74:	movwcs	lr, #2496	; 0x9c0
   1db78:			; <UNDEFINED> instruction: 0xf43f2b00
   1db7c:	strcc	sl, [r7, #-2902]	; 0xfffff4aa
   1db80:	and	r4, pc, r5, lsl #8
   1db84:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1db88:	andcc	r6, r1, #33792	; 0x8400
   1db8c:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1db90:			; <UNDEFINED> instruction: 0xf14262a0
   1db94:	cmnvs	r2, r0, lsl #4
   1db98:			; <UNDEFINED> instruction: 0xf8065cc8
   1db9c:	adcmi	r0, lr, #1024	; 0x400
   1dba0:	blge	111aca4 <ftello64@plt+0x1117128>
   1dba4:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1dba8:	andcc	lr, sl, #212, 18	; 0x350000
   1dbac:	mvnle	r4, #805306377	; 0x30000009
   1dbb0:			; <UNDEFINED> instruction: 0xf0174620
   1dbb4:	sbclt	pc, r0, #987136	; 0xf1000
   1dbb8:	stcls	7, cr14, [r6], {239}	; 0xef
   1dbbc:	strcc	pc, [ip, #2271]!	; 0x8df
   1dbc0:	strne	pc, [ip, #2271]!	; 0x8df
   1dbc4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1dbc8:			; <UNDEFINED> instruction: 0xf7e56818
   1dbcc:	uadd16mi	lr, r9, ip
   1dbd0:			; <UNDEFINED> instruction: 0xf7e92000
   1dbd4:			; <UNDEFINED> instruction: 0xf7fff88f
   1dbd8:			; <UNDEFINED> instruction: 0x4659b914
   1dbdc:			; <UNDEFINED> instruction: 0xf88af7e9
   1dbe0:	stmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1dbe4:	strne	pc, [ip, #2271]	; 0x8df
   1dbe8:			; <UNDEFINED> instruction: 0xf8df463a
   1dbec:	ldrbtmi	r0, [r9], #-1420	; 0xfffffa74
   1dbf0:			; <UNDEFINED> instruction: 0xf0114478
   1dbf4:	ldrdcs	pc, [lr], -pc	; <UNPREDICTABLE>
   1dbf8:			; <UNDEFINED> instruction: 0xf8dfe41a
   1dbfc:	ldrbtmi	r3, [fp], #-1408	; 0xfffffa80
   1dc00:	ldrb	r6, [r5, #-2139]	; 0xfffff7a5
   1dc04:	stmdbeq	sl!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1dc08:			; <UNDEFINED> instruction: 0xf04fad1c
   1dc0c:	bvs	8dfc1c <ftello64@plt+0x8dc0a0>
   1dc10:	ldmib	r4, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}^
   1dc14:	addsmi	r1, r9, #671088640	; 0x28000000
   1dc18:	stmdbvs	r3!, {r0, r1, r2, r4, r9, ip, lr, pc}
   1dc1c:	blvs	8a4d44 <ftello64@plt+0x8a11c8>
   1dc20:			; <UNDEFINED> instruction: 0x61233301
   1dc24:	adcvs	r6, r0, #1622016	; 0x18c000
   1dc28:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1dc2c:	ldfple	f6, [r3], {99}	; 0x63
   1dc30:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1dc34:	blcc	9bc60 <ftello64@plt+0x980e4>
   1dc38:	svceq	0x0006f1b8
   1dc3c:	blcc	9bc58 <ftello64@plt+0x980dc>
   1dc40:	ldflsd	f5, [ip, #-916]	; 0xfffffc6c
   1dc44:			; <UNDEFINED> instruction: 0xf7feba2d
   1dc48:	strtmi	fp, [r0], -r8, lsr #30
   1dc4c:	blx	fe959cb0 <ftello64@plt+0xfe956134>
   1dc50:			; <UNDEFINED> instruction: 0xf0001c42
   1dc54:	sbclt	r8, r3, #2080374786	; 0x7c000002
   1dc58:	movwcs	lr, #2026	; 0x7ea
   1dc5c:			; <UNDEFINED> instruction: 0xf8c89317
   1dc60:			; <UNDEFINED> instruction: 0xf1083010
   1dc64:	mcrcs	3, 0, r0, cr0, cr0, {0}
   1dc68:	rscshi	pc, r6, #0
   1dc6c:			; <UNDEFINED> instruction: 0x46524631
   1dc70:			; <UNDEFINED> instruction: 0xf7fc4620
   1dc74:	blls	61d910 <ftello64@plt+0x619d94>
   1dc78:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, ip}
   1dc7c:	cfstrdge	mvd15, [r7], #-252	; 0xffffff04
   1dc80:			; <UNDEFINED> instruction: 0xb018f8dd
   1dc84:			; <UNDEFINED> instruction: 0x460746b0
   1dc88:	bllt	14dbc8c <ftello64@plt+0x14d8110>
   1dc8c:			; <UNDEFINED> instruction: 0xf0174620
   1dc90:	stmdacs	r7, {r0, r1, r7, r9, fp, ip, sp, lr, pc}^
   1dc94:	cfstrsge	mvf15, [r5], #508	; 0x1fc
   1dc98:	blcs	3852c <ftello64@plt+0x349b0>
   1dc9c:	ldmib	r4, {r1, r2, r3, r4, r5, r8, ip, lr, pc}^
   1dca0:			; <UNDEFINED> instruction: 0xf7ff230a
   1dca4:			; <UNDEFINED> instruction: 0xf8dfba79
   1dca8:	ldrbtmi	r3, [fp], #-1240	; 0xfffffb28
   1dcac:	bcs	37e1c <ftello64@plt+0x342a0>
   1dcb0:	movwhi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
   1dcb4:	strtmi	r9, [r0], -r6, lsl #18
   1dcb8:			; <UNDEFINED> instruction: 0xf0182200
   1dcbc:	ldrbmi	pc, [r9], -fp, lsl #21	; <UNPREDICTABLE>
   1dcc0:			; <UNDEFINED> instruction: 0xf7e92000
   1dcc4:			; <UNDEFINED> instruction: 0xf7fff817
   1dcc8:			; <UNDEFINED> instruction: 0xf8dfbbaf
   1dccc:	ldmdavs	r8, {r3, r4, r5, r7, sl, ip}
   1dcd0:			; <UNDEFINED> instruction: 0xf7e54479
   1dcd4:			; <UNDEFINED> instruction: 0x4659ee98
   1dcd8:			; <UNDEFINED> instruction: 0xf7e94630
   1dcdc:			; <UNDEFINED> instruction: 0xf7fff80b
   1dce0:	blls	24cb74 <ftello64@plt+0x248ff8>
   1dce4:			; <UNDEFINED> instruction: 0xf0002b00
   1dce8:			; <UNDEFINED> instruction: 0xf8df8285
   1dcec:	ldrbtmi	r0, [r8], #-1180	; 0xfffffb64
   1dcf0:	stc2l	0, cr15, [r0, #-68]!	; 0xffffffbc
   1dcf4:			; <UNDEFINED> instruction: 0xf7ff200e
   1dcf8:			; <UNDEFINED> instruction: 0xf8dfbb9b
   1dcfc:	bvc	1c2af44 <ftello64@plt+0x1c273c8>
   1dd00:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1dd04:			; <UNDEFINED> instruction: 0xf0402a00
   1dd08:			; <UNDEFINED> instruction: 0xf7fc8321
   1dd0c:	movwcs	pc, #3101	; 0xc1d	; <UNPREDICTABLE>
   1dd10:			; <UNDEFINED> instruction: 0xf7ff60f3
   1dd14:	bvs	ff9cc950 <ftello64@plt+0xff9c8dd4>
   1dd18:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dd1c:			; <UNDEFINED> instruction: 0xf0174620
   1dd20:			; <UNDEFINED> instruction: 0xf1b0fa3b
   1dd24:	svclt	0x00180550
   1dd28:			; <UNDEFINED> instruction: 0xf7ff2501
   1dd2c:			; <UNDEFINED> instruction: 0xf8d9ba46
   1dd30:			; <UNDEFINED> instruction: 0xf8df3004
   1dd34:	ldmdavs	r0!, {r2, r3, r4, r6, sl, ip}
   1dd38:	ldrbtmi	r6, [r9], #-2143	; 0xfffff7a1
   1dd3c:	cdp	7, 6, cr15, cr2, cr5, {7}
   1dd40:	ldrdpl	pc, [r4], -r9
   1dd44:			; <UNDEFINED> instruction: 0xf8dfb1b7
   1dd48:	strbcc	r8, [fp, #-1100]	; 0xfffffbb4
   1dd4c:	ldrbtmi	r4, [r8], #1071	; 0x42f
   1dd50:	ldrmi	lr, [r0], -r4
   1dd54:	bl	145bcf0 <ftello64@plt+0x1458174>
   1dd58:	andle	r4, fp, pc, lsr #5
   1dd5c:	svccs	0x0001f815
   1dd60:			; <UNDEFINED> instruction: 0xf1a26831
   1dd64:	blcs	169e9ec <ftello64@plt+0x169ae70>
   1dd68:			; <UNDEFINED> instruction: 0x4608d9f3
   1dd6c:			; <UNDEFINED> instruction: 0xf7e54641
   1dd70:	ldrb	lr, [r1, sl, asr #28]!
   1dd74:	strtcc	pc, [r0], #-2271	; 0xfffff721
   1dd78:	strtne	pc, [r0], #-2271	; 0xfffff721
   1dd7c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1dd80:			; <UNDEFINED> instruction: 0xf7e56818
   1dd84:	strb	lr, [r1, #3648]	; 0xe40
   1dd88:	ldreq	pc, [r4], #-2271	; 0xfffff721
   1dd8c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1dd90:	ldc2	0, cr15, [r0, #-68]	; 0xffffffbc
   1dd94:	strcc	pc, [ip], #-2271	; 0xfffff721
   1dd98:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1dd9c:			; <UNDEFINED> instruction: 0xf0402a00
   1dda0:	strcs	r8, [lr, -r7, ror #5]
   1dda4:	strcs	pc, [r0, -r0, asr #5]
   1dda8:	blt	ff0dbdac <ftello64@plt+0xff0d8230>
   1ddac:	svclt	0x00c84546
   1ddb0:			; <UNDEFINED> instruction: 0xf73f2700
   1ddb4:	strtmi	sl, [r0], -r5, asr #28
   1ddb8:			; <UNDEFINED> instruction: 0xf7fc2700
   1ddbc:	msrvs	CPSR_f, r1, lsr r8
   1ddc0:	bvc	1c97714 <ftello64@plt+0x1c93b98>
   1ddc4:	bvc	fed679cc <ftello64@plt+0xfed63e50>
   1ddc8:	andcs	r6, r3, #16, 16	; 0x100000
   1ddcc:	bvc	d029e4 <ftello64@plt+0xcfee68>
   1ddd0:	strne	lr, [r2, #-2509]	; 0xfffff633
   1ddd4:	stmib	sp, {r2, r4, r5, r6, r7, r8, fp, lr}^
   1ddd8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   1dddc:	movwcs	lr, #2518	; 0x9d6
   1dde0:	cdp	7, 1, cr15, cr0, cr5, {7}
   1dde4:	blt	fe95bde8 <ftello64@plt+0xfe95826c>
   1dde8:	ldmdavs	r9, {r4, r5, r6, r7, fp, lr}
   1ddec:			; <UNDEFINED> instruction: 0xf7e54478
   1ddf0:	str	lr, [r3], #-3328	; 0xfffff300
   1ddf4:			; <UNDEFINED> instruction: 0xf0174620
   1ddf8:	sbclt	pc, r1, #3391488	; 0x33c000
   1ddfc:	blls	1d6e78 <ftello64@plt+0x1d32fc>
   1de00:	vqdmulh.s<illegal width 8>	d18, d0, d10
   1de04:	blls	1bebcc <ftello64@plt+0x1bb050>
   1de08:	svccs	0x0080f5b3
   1de0c:	sbchi	pc, sp, #0, 4
   1de10:			; <UNDEFINED> instruction: 0xf7fc4620
   1de14:	bvs	91be30 <ftello64@plt+0x9182b4>
   1de18:	blcs	41e44 <ftello64@plt+0x3e2c8>
   1de1c:	adcshi	pc, r3, #64	; 0x40
   1de20:	andcc	lr, sl, #212, 18	; 0x350000
   1de24:			; <UNDEFINED> instruction: 0xf0804293
   1de28:	stmdbvs	r2!, {r1, r2, r3, r5, r7, r9, pc}
   1de2c:	blvs	864f94 <ftello64@plt+0x861418>
   1de30:			; <UNDEFINED> instruction: 0x61223201
   1de34:	adcvs	r6, r0, #1605632	; 0x188000
   1de38:	andeq	pc, r0, #-2147483632	; 0x80000010
   1de3c:	stfple	f6, [pc], {98}	; 0x62
   1de40:	blmi	ff703a68 <ftello64@plt+0xff6ffeec>
   1de44:	andls	r1, r6, #680	; 0x2a8
   1de48:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1de4c:	mvfcsdm	f3, #2.0
   1de50:			; <UNDEFINED> instruction: 0xf0006818
   1de54:	mcrcs	4, 0, r8, cr5, cr6, {4}
   1de58:	ldrhi	pc, [ip], #0
   1de5c:			; <UNDEFINED> instruction: 0xf0002e0e
   1de60:	mcrcs	4, 0, r8, cr7, cr9, {6}
   1de64:	ldrbhi	pc, [r1], #0	; <UNPREDICTABLE>
   1de68:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
   1de6c:	tstcs	r0, r9, lsl #22
   1de70:	ldmibmi	r1, {r1, r8, ip, pc}^
   1de74:	blls	242a80 <ftello64@plt+0x23ef04>
   1de78:	movwls	r4, #1145	; 0x479
   1de7c:			; <UNDEFINED> instruction: 0xf7e52304
   1de80:	bls	219590 <ftello64@plt+0x215a14>
   1de84:	beq	19a534 <ftello64@plt+0x1969b8>
   1de88:	svceq	0x0001f1ba
   1de8c:			; <UNDEFINED> instruction: 0xf8dd9809
   1de90:			; <UNDEFINED> instruction: 0xf892a020
   1de94:	svclt	0x008c303c
   1de98:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   1de9c:	vqadd.u32	d22, d5, d0
   1dea0:	strls	r0, [ip, #-963]	; 0xfffffc3d
   1dea4:	eorscc	pc, ip, r2, lsl #17
   1dea8:	movwcs	r2, #17664	; 0x4500
   1deac:	andshi	pc, ip, r2, lsl #17
   1deb0:			; <UNDEFINED> instruction: 0x46507753
   1deb4:	ldrsbvs	r7, [r5], #-119	; 0xffffff89
   1deb8:			; <UNDEFINED> instruction: 0xf7f96095
   1debc:	strmi	pc, [r3], -r3, lsl #16
   1dec0:	movwls	r4, #54864	; 0xd650
   1dec4:			; <UNDEFINED> instruction: 0xfff0f7f8
   1dec8:	movwls	r1, #48643	; 0xbe03
   1decc:	rsbshi	pc, pc, #0
   1ded0:	teqhi	r3, #64, 6	; <UNPREDICTABLE>
   1ded4:	blls	2309c0 <ftello64@plt+0x22ce44>
   1ded8:	svcmi	0x00b9447a
   1dedc:	svclt	0x00182b13
   1dee0:			; <UNDEFINED> instruction: 0x960e2b16
   1dee4:	bcs	45970c <ftello64@plt+0x455b90>
   1dee8:	ldrbtmi	r9, [pc], #-2567	; 1def0 <ftello64@plt+0x1a374>
   1deec:	movwcs	fp, #7944	; 0x1f08
   1def0:	beq	1a5a300 <ftello64@plt+0x1a56784>
   1def4:	svclt	0x00184ab3
   1def8:	ldrtmi	r2, [r8], r0, lsl #6
   1defc:			; <UNDEFINED> instruction: 0xf8cd447a
   1df00:			; <UNDEFINED> instruction: 0xf8cdb028
   1df04:			; <UNDEFINED> instruction: 0x462e903c
   1df08:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   1df0c:	svcls	0x00064699
   1df10:	ands	r9, r9, r9, lsl #4
   1df14:	blcs	4c4b3c <ftello64@plt+0x4c0fc0>
   1df18:			; <UNDEFINED> instruction: 0xf036d102
   1df1c:	andsle	r0, r9, r2, lsl #6
   1df20:			; <UNDEFINED> instruction: 0x4620a917
   1df24:			; <UNDEFINED> instruction: 0xf7fc9717
   1df28:	blls	61d974 <ftello64@plt+0x619df8>
   1df2c:			; <UNDEFINED> instruction: 0xf8ca1aff
   1df30:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1df34:			; <UNDEFINED> instruction: 0xf8d8d04d
   1df38:	bllt	16e9f50 <ftello64@plt+0x16e63d4>
   1df3c:			; <UNDEFINED> instruction: 0xf10a3601
   1df40:	ldrmi	r0, [r3, #2564]!	; 0xa04
   1df44:	rscshi	pc, r3, #0
   1df48:	svclt	0x000c2e00
   1df4c:	movwcs	r4, #1611	; 0x64b
   1df50:	sbcsle	r2, pc, r0, lsl #22
   1df54:	ldrls	r2, [r7, #-1280]	; 0xfffffb00
   1df58:	andpl	pc, r0, sl, asr #17
   1df5c:	eorsle	r2, r8, r0, lsl #30
   1df60:			; <UNDEFINED> instruction: 0x46394653
   1df64:			; <UNDEFINED> instruction: 0x4620aa17
   1df68:	stc2	7, cr15, [sl, #1008]!	; 0x3f0
   1df6c:	bne	4bd0 <ftello64@plt+0x1054>
   1df70:	rscle	r2, r0, r0, lsl #16
   1df74:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   1df78:	ldrtmi	r4, [r9], -r3, lsl #12
   1df7c:	strtmi	r4, [sl], -r0, lsr #12
   1df80:	ldrmi	r9, [pc], -r6, lsl #14
   1df84:			; <UNDEFINED> instruction: 0xf926f018
   1df88:			; <UNDEFINED> instruction: 0x46284659
   1df8c:	cdp2	7, 11, cr15, cr2, cr8, {7}
   1df90:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1df94:	bne	4597fc <ftello64@plt+0x455c80>
   1df98:			; <UNDEFINED> instruction: 0xf8d84632
   1df9c:			; <UNDEFINED> instruction: 0xf7e50000
   1dfa0:			; <UNDEFINED> instruction: 0xf8d8ed32
   1dfa4:			; <UNDEFINED> instruction: 0xf8da210c
   1dfa8:			; <UNDEFINED> instruction: 0xf8d81000
   1dfac:			; <UNDEFINED> instruction: 0xf7f90000
   1dfb0:	blls	25c124 <ftello64@plt+0x2585a8>
   1dfb4:	svclt	0x00142b12
   1dfb8:			; <UNDEFINED> instruction: 0xf049464b
   1dfbc:	tstlt	r3, r1, lsl #6
   1dfc0:			; <UNDEFINED> instruction: 0xf0002e00
   1dfc4:	blls	27e988 <ftello64@plt+0x27ae0c>
   1dfc8:	ldmdavs	r9, {r1, r3, sp}
   1dfcc:	b	55bf68 <ftello64@plt+0x5583ec>
   1dfd0:			; <UNDEFINED> instruction: 0x9706e7b4
   1dfd4:			; <UNDEFINED> instruction: 0xf8dd270e
   1dfd8:	vaddl.s8	<illegal reg q13.5>, d0, d24
   1dfdc:			; <UNDEFINED> instruction: 0xf7fe2700
   1dfe0:	ldmdbmi	r9!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}^
   1dfe4:	ldmdavs	r0!, {r1, r3, r5, fp, sp, lr}
   1dfe8:			; <UNDEFINED> instruction: 0xf7e54479
   1dfec:	stmdals	r8, {r2, r3, r8, sl, fp, sp, lr, pc}
   1dff0:			; <UNDEFINED> instruction: 0xf7e84659
   1dff4:			; <UNDEFINED> instruction: 0xf7fffe7f
   1dff8:			; <UNDEFINED> instruction: 0x4620ba17
   1dffc:			; <UNDEFINED> instruction: 0xf8ccf017
   1e000:			; <UNDEFINED> instruction: 0xf8d9b2c2
   1e004:	ldr	r0, [r2, #4]!
   1e008:	ldrdpl	lr, [r0, -r6]
   1e00c:	bvc	cb8054 <ftello64@plt+0xcb44d8>
   1e010:	smlabtpl	r0, sp, r9, lr
   1e014:	ldrbtmi	r4, [r9], #-2413	; 0xfffff693
   1e018:	ldcl	7, cr15, [r4], #916	; 0x394
   1e01c:			; <UNDEFINED> instruction: 0xf7ff7a73
   1e020:	stmdbmi	fp!, {r0, r2, r5, r6, r9, fp, ip, sp, pc}^
   1e024:			; <UNDEFINED> instruction: 0xf7e54479
   1e028:			; <UNDEFINED> instruction: 0xf7feecee
   1e02c:	stmdbmi	r9!, {r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}^
   1e030:	ldrbtmi	r4, [r9], #-2153	; 0xfffff797
   1e034:			; <UNDEFINED> instruction: 0xf0114478
   1e038:			; <UNDEFINED> instruction: 0x200efbbd
   1e03c:	ldmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e040:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   1e044:	blx	fedda092 <ftello64@plt+0xfedd6516>
   1e048:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   1e04c:	bcs	381bc <ftello64@plt+0x34640>
   1e050:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   1e054:	strcs	r4, [lr, -r3, ror #16]
   1e058:	vmov.i16	d22, #9	; 0x0009
   1e05c:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
   1e060:	bl	ff1dbffc <ftello64@plt+0xff1d8480>
   1e064:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e068:			; <UNDEFINED> instruction: 0x463a485f
   1e06c:	smladxcs	r3, r1, r6, r4
   1e070:	vmvn.i32	q10, #524288	; 0x00080000
   1e074:			; <UNDEFINED> instruction: 0xf0112700
   1e078:	blmi	175cef4 <ftello64@plt+0x1759378>
   1e07c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e080:			; <UNDEFINED> instruction: 0xf43e2a00
   1e084:	ldmdami	sl, {r0, r2, r3, r5, r6, r9, sl, fp, sp, pc}^
   1e088:	ldmdavs	r9, {r0, r1, r8, r9, sl, sp}
   1e08c:	strcs	pc, [r0, -r0, asr #5]
   1e090:			; <UNDEFINED> instruction: 0xf7e54478
   1e094:			; <UNDEFINED> instruction: 0xf7feebae
   1e098:	svclt	0x0000be63
   1e09c:	andeq	r7, r3, r8, ror #14
   1e0a0:	andeq	r0, r0, r8, lsl #8
   1e0a4:	andeq	r8, r3, ip, ror r9
   1e0a8:	andeq	r1, r2, r0, lsr #5
   1e0ac:	andeq	r8, r3, lr, asr #18
   1e0b0:	andeq	r1, r2, r8, ror #7
   1e0b4:	ldrdeq	r1, [r2], -sl
   1e0b8:	andeq	r1, r2, ip, asr #24
   1e0bc:	andeq	r8, r3, sl, ror #16
   1e0c0:	andeq	r1, r2, lr, asr #20
   1e0c4:	andeq	r8, r3, r0, lsl #16
   1e0c8:	andeq	r1, r2, r6, ror #20
   1e0cc:	andeq	r1, r2, ip, lsr fp
   1e0d0:	andeq	r1, r2, ip, ror #21
   1e0d4:			; <UNDEFINED> instruction: 0x000387b0
   1e0d8:	muleq	r3, ip, r7
   1e0dc:	andeq	r1, r2, r8, lsr fp
   1e0e0:	andeq	r8, r3, r4, lsl #14
   1e0e4:	andeq	r0, r2, r0, ror #13
   1e0e8:	andeq	r8, r3, sl, ror #13
   1e0ec:	andeq	pc, r1, r4, asr #8
   1e0f0:	andeq	r1, r2, r2, lsl r8
   1e0f4:	andeq	r0, r2, ip, lsr #13
   1e0f8:			; <UNDEFINED> instruction: 0x000386b6
   1e0fc:	andeq	r1, r2, lr, ror r7
   1e100:	andeq	r0, r2, r6, lsl #13
   1e104:	muleq	r3, r0, r6
   1e108:	andeq	r1, r2, ip, lsl #15
   1e10c:	andeq	r1, r2, ip, ror #15
   1e110:	andeq	r8, r3, r6, ror #12
   1e114:	andeq	r1, r2, lr, ror #15
   1e118:	muleq	r2, sl, r9
   1e11c:	muleq	r2, sl, r5
   1e120:	andeq	r8, r3, ip, lsr #12
   1e124:	andeq	r0, r2, r6, ror r5
   1e128:	andeq	r8, r3, r8, lsl #12
   1e12c:	strdeq	r1, [r2], -r4
   1e130:	ldrdeq	r8, [r3], -lr
   1e134:	andeq	pc, r1, r8, lsr #6
   1e138:	andeq	r1, r2, r6, lsl r7
   1e13c:	andeq	r0, r2, r8, lsr r4
   1e140:	muleq	r3, r0, r5
   1e144:	andeq	r8, r3, sl, asr r5
   1e148:	andeq	r8, r3, lr, lsr #10
   1e14c:	andeq	r1, r2, r6, asr #12
   1e150:	andeq	r8, r3, sl, ror #7
   1e154:	andeq	r1, r2, r4, lsl #11
   1e158:	andeq	r0, r2, r4, asr r2
   1e15c:	andeq	r8, r3, r0, lsl #7
   1e160:	andeq	r1, r2, r6, ror r5
   1e164:	andeq	r1, r2, r0, ror r5
   1e168:	andeq	r8, r3, r0, lsr r3
   1e16c:	muleq	r3, r8, r2
   1e170:	andeq	pc, r1, r2, lsr #14
   1e174:	andeq	r0, r2, r2, lsl #27
   1e178:	muleq	r2, r0, sp
   1e17c:	andeq	r8, r3, lr, asr r2
   1e180:			; <UNDEFINED> instruction: 0x000381b2
   1e184:			; <UNDEFINED> instruction: 0x000213b0
   1e188:	andeq	r0, r2, sl, lsr #27
   1e18c:	andeq	r8, r3, ip, asr r1
   1e190:	andeq	r1, r2, sl, lsl r2
   1e194:			; <UNDEFINED> instruction: 0x0001ffb2
   1e198:	andeq	r8, r3, r0, ror #1
   1e19c:	andeq	pc, r1, sl, ror #10
   1e1a0:	andeq	r0, r2, lr, rrx
   1e1a4:	andeq	r8, r3, r4, asr #1
   1e1a8:	strdeq	r1, [r2], -r6
   1e1ac:	andeq	r1, r2, r0, ror #8
   1e1b0:	andeq	r8, r3, r4, lsl r0
   1e1b4:	andeq	pc, r1, lr, lsl ip	; <UNPREDICTABLE>
   1e1b8:	muleq	r2, r4, sp
   1e1bc:	andeq	r0, r2, r4, ror sp
   1e1c0:	andeq	r7, r3, r2, ror pc
   1e1c4:	andeq	r7, r3, r0, ror #30
   1e1c8:	andeq	r1, r2, ip, lsl #1
   1e1cc:	andeq	r0, r2, lr, ror #27
   1e1d0:	andeq	r1, r2, r8, lsr #2
   1e1d4:	andeq	r0, r2, lr, lsr r9
   1e1d8:	andeq	r0, r2, ip, ror #18
   1e1dc:	andeq	r0, r2, lr, lsr lr
   1e1e0:	andeq	r7, r3, r2, lsl lr
   1e1e4:	andeq	r0, r2, sl, asr #28
   1e1e8:	andeq	pc, r1, ip, lsl #27
   1e1ec:	andeq	r7, r3, r0, ror #27
   1e1f0:	andeq	r0, r2, r4, lsr #22
   1e1f4:	ldmdbge	sl, {r0, r3, fp, ip, pc}
   1e1f8:			; <UNDEFINED> instruction: 0xf0174642
   1e1fc:	strmi	pc, [r7], -sp, lsr #18
   1e200:			; <UNDEFINED> instruction: 0xf47f2800
   1e204:	stccs	8, cr10, [r0, #-700]	; 0xfffffd44
   1e208:	cdpcs	15, 0, cr11, cr8, cr8, {0}
   1e20c:	addhi	pc, sp, #0
   1e210:			; <UNDEFINED> instruction: 0xf43f2d00
   1e214:	svcls	0x0009a909
   1e218:	and	sl, fp, ip, lsl lr
   1e21c:	ldrtmi	r4, [r1], -r2, lsl #12
   1e220:			; <UNDEFINED> instruction: 0xf0174638
   1e224:	stmdacs	r0, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   1e228:	addshi	pc, r5, #64	; 0x40
   1e22c:	streq	lr, [r8, #-2997]	; 0xfffff44b
   1e230:	ldmge	sl!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   1e234:	strtmi	r2, [sl], -r4, ror #26
   1e238:			; <UNDEFINED> instruction: 0x46204631
   1e23c:	rsbcs	fp, r4, #40, 30	; 0xa0
   1e240:			; <UNDEFINED> instruction: 0xf804f017
   1e244:	svccc	0x00fff1b0
   1e248:	mvnle	r4, r0, lsl #13
   1e24c:	ldrbvc	pc, [pc, r3, asr #12]!	; <UNPREDICTABLE>
   1e250:	strcs	pc, [r0, -r0, asr #5]
   1e254:	stclt	7, cr15, [sp, #1016]	; 0x3f8
   1e258:			; <UNDEFINED> instruction: 0xf8dd270e
   1e25c:	vmov.i32	d27, #8	; 0x00000008
   1e260:	ldrtmi	r2, [r0], r0, lsl #14
   1e264:	stmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e268:	blcc	b5c5ec <ftello64@plt+0xb58a70>
   1e26c:	blne	b5c5f0 <ftello64@plt+0xb58a74>
   1e270:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1e274:			; <UNDEFINED> instruction: 0xf7e56818
   1e278:			; <UNDEFINED> instruction: 0xf7feebc6
   1e27c:			; <UNDEFINED> instruction: 0xf8dfbdb4
   1e280:	ldrbtmi	r2, [sl], #-2848	; 0xfffff4e0
   1e284:	bllt	41c288 <ftello64@plt+0x41870c>
   1e288:			; <UNDEFINED> instruction: 0xb018f8dd
   1e28c:			; <UNDEFINED> instruction: 0x270046b0
   1e290:	stmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e294:	bleq	35c618 <ftello64@plt+0x358a9c>
   1e298:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1e29c:	blx	fe2da2e8 <ftello64@plt+0xfe2d676c>
   1e2a0:	blcc	15c624 <ftello64@plt+0x158aa8>
   1e2a4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e2a8:			; <UNDEFINED> instruction: 0xf0402a00
   1e2ac:	bls	23eb90 <ftello64@plt+0x23b014>
   1e2b0:	strtmi	r4, [r0], -r1, asr #12
   1e2b4:	stmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e2b8:	bne	ffc5c63c <ftello64@plt+0xffc58ac0>
   1e2bc:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e2c0:	bl	fe85c25c <ftello64@plt+0xfe8586e0>
   1e2c4:	svccs	0x00009f06
   1e2c8:	adchi	pc, r8, r0
   1e2cc:	bpl	ff85c650 <ftello64@plt+0xff858ad4>
   1e2d0:	bvs	ff85c654 <ftello64@plt+0xff858ad8>
   1e2d4:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
   1e2d8:			; <UNDEFINED> instruction: 0xf7e5e004
   1e2dc:	svccc	0x0001e88e
   1e2e0:	addshi	pc, ip, r0
   1e2e4:	stmiblt	fp, {r0, r1, r5, r9, fp, sp, lr}^
   1e2e8:	andcc	lr, sl, #212, 18	; 0x350000
   1e2ec:	andsle	r4, r5, #805306377	; 0x30000009
   1e2f0:	mrrcne	9, 2, r6, r8, cr2	; <UNPREDICTABLE>
   1e2f4:	andcc	r6, r1, #33792	; 0x8400
   1e2f8:	stmdbvs	r2!, {r1, r5, r8, sp, lr}^
   1e2fc:			; <UNDEFINED> instruction: 0xf14262a0
   1e300:	cmnvs	r2, r0, lsl #4
   1e304:			; <UNDEFINED> instruction: 0xf1a05cc8
   1e308:	stmdavs	r9!, {r5, r8, r9}
   1e30c:	stmible	r4!, {r1, r3, r4, r6, r8, r9, fp, sp}^
   1e310:	strmi	r4, [r8], -r2, lsl #12
   1e314:			; <UNDEFINED> instruction: 0xf7e54631
   1e318:			; <UNDEFINED> instruction: 0xe7e0eb76
   1e31c:			; <UNDEFINED> instruction: 0xf0164620
   1e320:	mcrrne	15, 3, pc, r3, cr11	; <UNPREDICTABLE>
   1e324:	strls	sp, [r6, -pc, ror #3]
   1e328:	bcc	fe35c6ac <ftello64@plt+0xfe358b30>
   1e32c:	bne	fe35c6b0 <ftello64@plt+0xfe358b34>
   1e330:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1e334:			; <UNDEFINED> instruction: 0xf7e56818
   1e338:	ldrt	lr, [fp], #2918	; 0xb66
   1e33c:	beq	fe05c6c0 <ftello64@plt+0xfe058b44>
   1e340:	ldrbtmi	r6, [r8], #-2065	; 0xfffff7ef
   1e344:	b	155c2e0 <ftello64@plt+0x1558764>
   1e348:	bllt	ffe1c34c <ftello64@plt+0xffe187d0>
   1e34c:	bne	1d5c6d0 <ftello64@plt+0x1d58b54>
   1e350:	ldmdavs	r8, {r1, r9, sl, lr}
   1e354:			; <UNDEFINED> instruction: 0xf7e54479
   1e358:	bvc	1c590b8 <ftello64@plt+0x1c5553c>
   1e35c:			; <UNDEFINED> instruction: 0xf8dfe4d5
   1e360:	ldrtmi	r1, [sl], -r8, ror #20
   1e364:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e368:	bl	135c304 <ftello64@plt+0x1358788>
   1e36c:	ldcllt	7, cr15, [r3], #1016	; 0x3f8
   1e370:	beq	165c6f4 <ftello64@plt+0x1658b78>
   1e374:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1e378:	strcs	pc, [r0, -r0, asr #5]
   1e37c:			; <UNDEFINED> instruction: 0xf7e54478
   1e380:			; <UNDEFINED> instruction: 0xf7feea38
   1e384:			; <UNDEFINED> instruction: 0x4620bfd5
   1e388:			; <UNDEFINED> instruction: 0xff06f016
   1e38c:	movwls	fp, #33475	; 0x82c3
   1e390:	ldrb	r4, [r6, #-1567]	; 0xfffff9e1
   1e394:	bne	e5c718 <ftello64@plt+0xe58b9c>
   1e398:	beq	e5c71c <ftello64@plt+0xe58ba0>
   1e39c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e3a0:	blx	25a3ec <ftello64@plt+0x256870>
   1e3a4:			; <UNDEFINED> instruction: 0xf7ff200e
   1e3a8:			; <UNDEFINED> instruction: 0xf8dfb843
   1e3ac:	ldrtmi	r0, [r1], -ip, lsr #20
   1e3b0:			; <UNDEFINED> instruction: 0xf0114478
   1e3b4:			; <UNDEFINED> instruction: 0xf8dff9ff
   1e3b8:	ldrbtmi	r3, [fp], #-2596	; 0xfffff5dc
   1e3bc:	bcs	3852c <ftello64@plt+0x349b0>
   1e3c0:	bichi	pc, ip, r0, asr #32
   1e3c4:	vabdl.s8	q9, d0, d14
   1e3c8:			; <UNDEFINED> instruction: 0xf7fe2700
   1e3cc:			; <UNDEFINED> instruction: 0xf8dfbcc9
   1e3d0:	ldrbtmi	r3, [fp], #-2576	; 0xfffff5f0
   1e3d4:	bcs	38544 <ftello64@plt+0x349c8>
   1e3d8:	bichi	pc, fp, r0, asr #32
   1e3dc:			; <UNDEFINED> instruction: 0xf7fc9808
   1e3e0:	stcls	8, cr15, [r6, #-716]	; 0xfffffd34
   1e3e4:	strtmi	r4, [r9], -r0, lsr #12
   1e3e8:	blx	ffb5c3e2 <ftello64@plt+0xffb58866>
   1e3ec:	strmi	r0, [r1], -sl, ror #1
   1e3f0:	andls	r2, r6, r0
   1e3f4:	bl	17dc390 <ftello64@plt+0x17d8814>
   1e3f8:	ldrvs	r9, [r8], r7, lsl #22
   1e3fc:	stmdbls	r6, {r9, sp}
   1e400:			; <UNDEFINED> instruction: 0xf0174620
   1e404:	ldrbmi	pc, [r9], -r7, ror #29	; <UNPREDICTABLE>
   1e408:			; <UNDEFINED> instruction: 0xf7e82000
   1e40c:	blls	35d5e0 <ftello64@plt+0x359a64>
   1e410:	tstmi	r3, #77824	; 0x13000
   1e414:	stmdage	r2, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   1e418:	stmdalt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e41c:	movwls	r2, #25344	; 0x6300
   1e420:	strcs	lr, [r0, #-1922]	; 0xfffff87e
   1e424:	ldmiblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e428:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1e42c:			; <UNDEFINED> instruction: 0xf8df4632
   1e430:	ldrbtmi	r0, [r9], #-2488	; 0xfffff648
   1e434:			; <UNDEFINED> instruction: 0xf0114478
   1e438:			; <UNDEFINED> instruction: 0x200ef9bd
   1e43c:	svclt	0x00f8f7fe
   1e440:			; <UNDEFINED> instruction: 0xf43e2d00
   1e444:	mrcge	12, 0, sl, cr7, cr7, {0}
   1e448:	stmdbvs	r2!, {r4, sp, lr, pc}
   1e44c:	blvs	8255b8 <ftello64@plt+0x821a3c>
   1e450:			; <UNDEFINED> instruction: 0x61223201
   1e454:	adcvs	r6, r1, #1605632	; 0x188000
   1e458:			; <UNDEFINED> instruction: 0xf1424631
   1e45c:	cmnvs	r2, r0, lsl #4
   1e460:			; <UNDEFINED> instruction: 0xf7fb5cc0
   1e464:	stccc	13, cr15, [r1, #-500]	; 0xfffffe0c
   1e468:	cfstrsge	mvf15, [r4], {62}	; 0x3e
   1e46c:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1e470:	andcc	lr, sl, #212, 18	; 0x350000
   1e474:	mvnle	r4, #805306377	; 0x30000009
   1e478:			; <UNDEFINED> instruction: 0xf0164620
   1e47c:	ldrtmi	pc, [r1], -sp, lsl #29	; <UNPREDICTABLE>
   1e480:			; <UNDEFINED> instruction: 0xf7fb4607
   1e484:	strcc	pc, [r1, -sp, ror #26]
   1e488:			; <UNDEFINED> instruction: 0xf7fed1ed
   1e48c:			; <UNDEFINED> instruction: 0xf8dfbbf3
   1e490:			; <UNDEFINED> instruction: 0xf8df195c
   1e494:	ldrbtmi	r0, [r9], #-2396	; 0xfffff6a4
   1e498:			; <UNDEFINED> instruction: 0xf0114478
   1e49c:	andcs	pc, lr, fp, lsl #19
   1e4a0:	svclt	0x00c6f7fe
   1e4a4:	vfnmsvs.f64	d9, d8, d7
   1e4a8:			; <UNDEFINED> instruction: 0xf916f019
   1e4ac:			; <UNDEFINED> instruction: 0x46054631
   1e4b0:	blx	95a51c <ftello64@plt+0x9569a0>
   1e4b4:			; <UNDEFINED> instruction: 0xf8d84602
   1e4b8:	bcs	1e4c0 <ftello64@plt+0x1a944>
   1e4bc:	msrhi	SPSR_sx, r0
   1e4c0:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1e4c4:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   1e4c8:	b	fe75c464 <ftello64@plt+0xfe7588e8>
   1e4cc:			; <UNDEFINED> instruction: 0xf7e44628
   1e4d0:	ldrb	lr, [r8, #-3726]!	; 0xfffff172
   1e4d4:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1e4d8:			; <UNDEFINED> instruction: 0x463a4631
   1e4dc:			; <UNDEFINED> instruction: 0xf0114478
   1e4e0:			; <UNDEFINED> instruction: 0xf7fef937
   1e4e4:			; <UNDEFINED> instruction: 0xf8dfbc31
   1e4e8:			; <UNDEFINED> instruction: 0x46310914
   1e4ec:			; <UNDEFINED> instruction: 0xf0114478
   1e4f0:			; <UNDEFINED> instruction: 0xf8dff961
   1e4f4:	ldrbtmi	r3, [fp], #-2316	; 0xfffff6f4
   1e4f8:	bcs	38668 <ftello64@plt+0x34aec>
   1e4fc:	svcge	0x0062f43f
   1e500:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1e504:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1e508:	strcs	pc, [r0, -r0, asr #5]
   1e50c:			; <UNDEFINED> instruction: 0xf7e54478
   1e510:			; <UNDEFINED> instruction: 0xf7fee970
   1e514:			; <UNDEFINED> instruction: 0xf8dfbc25
   1e518:			; <UNDEFINED> instruction: 0x270e08f0
   1e51c:	vmov.i16	d22, #9	; 0x0009
   1e520:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
   1e524:			; <UNDEFINED> instruction: 0xf7e546a8
   1e528:			; <UNDEFINED> instruction: 0xf7fee964
   1e52c:	cdpls	15, 0, cr11, cr14, cr1, {0}
   1e530:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   1e534:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
   1e538:			; <UNDEFINED> instruction: 0xf8df9706
   1e53c:	ldrbtmi	r3, [fp], #-2256	; 0xfffff730
   1e540:	blcs	386b4 <ftello64@plt+0x34b38>
   1e544:	msrhi	CPSR_fxc, r0, asr #32
   1e548:	streq	pc, [r2], -r6, lsr #32
   1e54c:			; <UNDEFINED> instruction: 0xf47f2e05
   1e550:	blls	1ca2ac <ftello64@plt+0x1c6730>
   1e554:			; <UNDEFINED> instruction: 0xf0002b00
   1e558:	teqcs	r0, fp, lsr r1
   1e55c:			; <UNDEFINED> instruction: 0xf7e52001
   1e560:	blls	218880 <ftello64@plt+0x214d04>
   1e564:	ldrbvs	r4, [r8], -r5, lsl #12
   1e568:			; <UNDEFINED> instruction: 0xf0002800
   1e56c:	bvs	8fef64 <ftello64@plt+0x8fb3e8>
   1e570:			; <UNDEFINED> instruction: 0xf0402b00
   1e574:	ldmib	r4, {r2, r5, r6, r8, pc}^
   1e578:	addsmi	r2, sl, #671088640	; 0x28000000
   1e57c:	cmphi	pc, r0, lsl #1	; <UNPREDICTABLE>
   1e580:	mrrcne	9, 2, r6, r0, cr3	; <UNPREDICTABLE>
   1e584:	movwcc	r6, #6945	; 0x1b21
   1e588:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1e58c:			; <UNDEFINED> instruction: 0xf14362a0
   1e590:	cmnvs	r3, r0, lsl #6
   1e594:	blls	1b57c4 <ftello64@plt+0x1b1c48>
   1e598:	rdfneep	f7, f7, #2.0
   1e59c:			; <UNDEFINED> instruction: 0xf0002a00
   1e5a0:	stmdavc	fp!, {r1, r5, r6, r8, pc}
   1e5a4:			; <UNDEFINED> instruction: 0xf04f2afd
   1e5a8:			; <UNDEFINED> instruction: 0x61a90100
   1e5ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1e5b0:	vhadd.s8	d23, d0, d27
   1e5b4:	svccs	0x000281d2
   1e5b8:	mvnhi	pc, r0, asr #4
   1e5bc:	ldrbeq	pc, [lr, r2, lsr #3]!	; <UNPREDICTABLE>
   1e5c0:	rsbsmi	fp, sl, #-1342177267	; 0xb000000d
   1e5c4:	vbit	q10, q1, q13
   1e5c8:	eorvc	r0, fp, r1, asr #6
   1e5cc:	blcs	38e60 <ftello64@plt+0x352e4>
   1e5d0:	mvnshi	pc, r0, asr #32
   1e5d4:	movwcs	lr, #43476	; 0xa9d4
   1e5d8:			; <UNDEFINED> instruction: 0xf080429a
   1e5dc:	stmdbvs	r3!, {r2, r4, r5, r6, r7, r8, pc}
   1e5e0:	blvs	865728 <ftello64@plt+0x861bac>
   1e5e4:			; <UNDEFINED> instruction: 0x61233301
   1e5e8:	adcvs	r6, r0, #1622016	; 0x18c000
   1e5ec:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1e5f0:	stfpls	f6, [fp], {99}	; 0x63
   1e5f4:	bvs	8baaa8 <ftello64@plt+0x8b6f2c>
   1e5f8:			; <UNDEFINED> instruction: 0xf0402a00
   1e5fc:	ldmib	r4, {r0, r2, r4, r5, r7, r8, r9, pc}^
   1e600:	addsmi	r0, r8, #671088640	; 0x28000000
   1e604:	movshi	pc, #128	; 0x80
   1e608:	mcrrne	9, 2, r6, r6, cr3	; <UNPREDICTABLE>
   1e60c:	movwcc	r6, #6945	; 0x1b21
   1e610:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1e614:			; <UNDEFINED> instruction: 0xf14362a6
   1e618:	cmnvs	r3, r0, lsl #6
   1e61c:	adcvs	r5, r8, r8, lsl #24
   1e620:			; <UNDEFINED> instruction: 0xf0402a00
   1e624:	ldmib	r4, {r2, r3, r4, r7, r8, r9, pc}^
   1e628:	addsmi	r2, sl, #671088640	; 0x28000000
   1e62c:	orrshi	pc, r7, #128	; 0x80
   1e630:	mrrcne	9, 2, r6, r0, cr3	; <UNPREDICTABLE>
   1e634:	movwcc	r6, #6945	; 0x1b21
   1e638:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1e63c:			; <UNDEFINED> instruction: 0xf14362a0
   1e640:	cmnvs	r3, r0, lsl #6
   1e644:	stmiavs	lr!, {r0, r1, r3, r7, sl, fp, ip, lr}
   1e648:	vmulcs.f32	s19, s10, s12
   1e64c:			; <UNDEFINED> instruction: 0xf1a2732b
   1e650:			; <UNDEFINED> instruction: 0xf0000704
   1e654:			; <UNDEFINED> instruction: 0xf0268357
   1e658:	blcs	5f268 <ftello64@plt+0x5b6ec>
   1e65c:	msrhi	CPSR_sc, #0
   1e660:	sbfxne	pc, pc, #17, #13
   1e664:	ldrtmi	r2, [r3], -r3, lsl #28
   1e668:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
   1e66c:	rscshi	pc, sl, #0
   1e670:	rschi	pc, r6, #0, 6
   1e674:			; <UNDEFINED> instruction: 0xf0002e00
   1e678:	cdpcs	2, 0, cr8, cr1, cr1, {6}
   1e67c:	adchi	pc, pc, #64	; 0x40
   1e680:			; <UNDEFINED> instruction: 0xf0402a00
   1e684:			; <UNDEFINED> instruction: 0x2600821a
   1e688:			; <UNDEFINED> instruction: 0xf7f77928
   1e68c:	sbclt	pc, r3, #1280	; 0x500
   1e690:	blcs	43c344 <ftello64@plt+0x4387c8>
   1e694:	andhi	pc, r6, #0, 4
   1e698:	vadd.i8	d22, d16, d27
   1e69c:	addsmi	r3, r3, #-1879048178	; 0x9000000e
   1e6a0:	sbcshi	pc, r2, r0
   1e6a4:	rsccc	pc, sl, #64, 4
   1e6a8:			; <UNDEFINED> instruction: 0xd1034293
   1e6ac:	svclt	0x00282e10
   1e6b0:			; <UNDEFINED> instruction: 0x772e2610
   1e6b4:	adcsmi	r7, sl, #42, 30	; 0xa8
   1e6b8:	msrhi	(UNDEF: 98), r0
   1e6bc:			; <UNDEFINED> instruction: 0xf04fae1c
   1e6c0:	stmiblt	sl!, {fp}
   1e6c4:	stmdbvs	r3!, {r0, r5, r7, r8, sp, lr, pc}
   1e6c8:	blvs	8a57f0 <ftello64@plt+0x8a1c74>
   1e6cc:			; <UNDEFINED> instruction: 0x61233301
   1e6d0:	adcvs	r6, r0, #1622016	; 0x18c000
   1e6d4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1e6d8:	ldfple	f6, [r3], {99}	; 0x63
   1e6dc:			; <UNDEFINED> instruction: 0xf8067f2a
   1e6e0:			; <UNDEFINED> instruction: 0xf1083008
   1e6e4:	ldrmi	r0, [r0, #2049]	; 0x801
   1e6e8:	movweq	lr, #35751	; 0x8ba7
   1e6ec:	orrhi	pc, ip, r0, lsl #5
   1e6f0:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1e6f4:	movwne	lr, #43476	; 0xa9d4
   1e6f8:	mvnle	r4, #-1879048183	; 0x90000009
   1e6fc:			; <UNDEFINED> instruction: 0xf0164620
   1e700:	sbclt	pc, r3, #4800	; 0x12c0
   1e704:	strtmi	lr, [r0], -sl, ror #15
   1e708:	blx	fe2dc6fe <ftello64@plt+0xfe2d8b82>
   1e70c:			; <UNDEFINED> instruction: 0xf7ff6128
   1e710:			; <UNDEFINED> instruction: 0xf8dfb9ab
   1e714:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   1e718:	ldmdalt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e71c:	usateq	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   1e720:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
   1e724:	stmda	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e728:			; <UNDEFINED> instruction: 0xf8dfe5c1
   1e72c:	mrcge	6, 0, r0, cr12, cr0, {7}
   1e730:			; <UNDEFINED> instruction: 0xf0114478
   1e734:	stcls	8, cr15, [r9, #-860]	; 0xfffffca4
   1e738:	ldrtmi	r2, [r1], -r4, ror #4
   1e73c:			; <UNDEFINED> instruction: 0xf0164620
   1e740:	mcrrne	13, 8, pc, r1, cr5	; <UNPREDICTABLE>
   1e744:			; <UNDEFINED> instruction: 0xf43e4602
   1e748:	ldrtmi	sl, [r1], -pc, ror #28
   1e74c:			; <UNDEFINED> instruction: 0xf0164628
   1e750:	stmdacs	r0, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
   1e754:			; <UNDEFINED> instruction: 0x4607d0f0
   1e758:	mcrlt	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   1e75c:			; <UNDEFINED> instruction: 0x06c0f8df
   1e760:	ldmdavs	r9, {r1, r2, r3, r8, r9, sl, sp}
   1e764:	strcs	pc, [r0, -r0, asr #5]
   1e768:			; <UNDEFINED> instruction: 0xf7e54478
   1e76c:			; <UNDEFINED> instruction: 0xf7fee842
   1e770:			; <UNDEFINED> instruction: 0xf8dfbaf7
   1e774:	ldmdavs	r8, {r4, r5, r7, r9, sl, ip}
   1e778:	ldrbtmi	r9, [r9], #-2568	; 0xfffff5f8
   1e77c:	stmdb	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e780:			; <UNDEFINED> instruction: 0xf8dfe62c
   1e784:	ldrbtmi	r2, [sl], #-1700	; 0xfffff95c
   1e788:	bllt	1c5c78c <ftello64@plt+0x1c58c10>
   1e78c:			; <UNDEFINED> instruction: 0x269cf8df
   1e790:			; <UNDEFINED> instruction: 0xe695447a
   1e794:			; <UNDEFINED> instruction: 0x2698f8df
   1e798:			; <UNDEFINED> instruction: 0xf7ff447a
   1e79c:	stmdals	r7, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, pc}
   1e7a0:			; <UNDEFINED> instruction: 0xf026a918
   1e7a4:			; <UNDEFINED> instruction: 0xf7fa0602
   1e7a8:	mcrcs	15, 0, pc, cr5, cr1, {0}	; <UNPREDICTABLE>
   1e7ac:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
   1e7b0:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   1e7b4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e7b8:			; <UNDEFINED> instruction: 0xf43f2a00
   1e7bc:			; <UNDEFINED> instruction: 0xf8dfae1f
   1e7c0:	ldmdavs	r8, {r3, r4, r5, r6, r9, sl, ip}
   1e7c4:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1e7c8:			; <UNDEFINED> instruction: 0xf7e52318
   1e7cc:			; <UNDEFINED> instruction: 0xe615e91c
   1e7d0:	stmdaeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e7d4:	stmdacs	r0, {r6, r7, r9, ip, sp, lr, pc}
   1e7d8:	ldrtmi	r2, [r9], -r0, lsl #14
   1e7dc:	andcs	r4, r0, #32, 12	; 0x2000000
   1e7e0:	ldc2l	0, cr15, [r8], #92	; 0x5c
   1e7e4:	ldrbmi	r2, [r9], -r0
   1e7e8:	blx	fe15c790 <ftello64@plt+0xfe158c14>
   1e7ec:			; <UNDEFINED> instruction: 0xf088fa1f
   1e7f0:	mrclt	7, 0, APSR_nzcv, cr14, cr14, {7}
   1e7f4:			; <UNDEFINED> instruction: 0x1644f8df
   1e7f8:			; <UNDEFINED> instruction: 0x0644f8df
   1e7fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e800:			; <UNDEFINED> instruction: 0xffd8f010
   1e804:			; <UNDEFINED> instruction: 0xf7e52002
   1e808:			; <UNDEFINED> instruction: 0xf8dffbeb
   1e80c:	ldrbtmi	r2, [sl], #-1592	; 0xfffff9c8
   1e810:	bllt	b5c814 <ftello64@plt+0xb58c98>
   1e814:			; <UNDEFINED> instruction: 0x2630f8df
   1e818:			; <UNDEFINED> instruction: 0xf7ff447a
   1e81c:			; <UNDEFINED> instruction: 0xf7e4bb27
   1e820:			; <UNDEFINED> instruction: 0xf8dfed22
   1e824:	vmax.s8	d19, d0, d24
   1e828:			; <UNDEFINED> instruction: 0xf8df223f
   1e82c:			; <UNDEFINED> instruction: 0xf8df1624
   1e830:	ldrbtmi	r0, [fp], #-1572	; 0xfffff9dc
   1e834:			; <UNDEFINED> instruction: 0x33284479
   1e838:			; <UNDEFINED> instruction: 0xf0114478
   1e83c:	strtmi	pc, [r0], -r9, asr #18
   1e840:	stc2	0, cr15, [sl], #88	; 0x58
   1e844:	strt	fp, [r6], r2, asr #5
   1e848:			; <UNDEFINED> instruction: 0x360cf8df
   1e84c:	strvc	r2, [sl, -r0, lsl #4]!
   1e850:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e854:			; <UNDEFINED> instruction: 0xf0402a00
   1e858:	mrcge	1, 0, r8, cr12, cr15, {3}
   1e85c:	andseq	pc, sp, r5, lsl #2
   1e860:			; <UNDEFINED> instruction: 0xf7e44631
   1e864:	stmiavs	fp!, {r4, r7, sl, fp, sp, lr, pc}
   1e868:	rsbsvc	pc, sl, #1862270976	; 0x6f000000
   1e86c:	blcs	6f8c0 <ftello64@plt+0x6bd44>
   1e870:	adchi	pc, lr, r0, asr #4
   1e874:			; <UNDEFINED> instruction: 0xf013782b
   1e878:	cmple	r0, r1, lsl #6
   1e87c:	stmdbls	fp, {r0, r2, r3, r9, fp, ip, pc}
   1e880:	vhsub.u8	d20, d16, d10
   1e884:	svccs	0x00018089
   1e888:	stmdbls	fp, {r1, r3, r4, r5, r6, r8, fp, ip, lr, pc}
   1e88c:	cfmadd32ls	mvax5, mvfx4, mvfx7, mvfx0
   1e890:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   1e894:	andscc	r4, sl, #10485760	; 0xa00000
   1e898:			; <UNDEFINED> instruction: 0xf8df4478
   1e89c:	bl	1c7fb4 <ftello64@plt+0x1c4438>
   1e8a0:	cdpge	2, 1, cr0, cr7, cr2, {4}
   1e8a4:	beq	45a0cc <ftello64@plt+0x456550>
   1e8a8:	andcs	r9, lr, r7, lsl #10
   1e8ac:	eorls	pc, r0, sp, asr #17
   1e8b0:	andcs	pc, r0, r0, asr #5
   1e8b4:	ldrbtmi	r4, [sl], #1713	; 0x6b1
   1e8b8:			; <UNDEFINED> instruction: 0x461e4615
   1e8bc:	andls	r4, r6, ip, lsl #12
   1e8c0:			; <UNDEFINED> instruction: 0xf855e00b
   1e8c4:	strcc	r3, [r1], #-3076	; 0xfffff3fc
   1e8c8:	blcs	450e8 <ftello64@plt+0x4156c>
   1e8cc:	ldrmi	fp, [r6], -r8, lsl #30
   1e8d0:	adcmi	r9, r3, #13312	; 0x3400
   1e8d4:	svccs	0x0001d059
   1e8d8:			; <UNDEFINED> instruction: 0x4649d951
   1e8dc:	ldrls	r4, [r7, -r0, asr #12]
   1e8e0:			; <UNDEFINED> instruction: 0xf9b4f7fc
   1e8e4:	ldrdcc	pc, [r4], -sl
   1e8e8:	bne	ff00514c <ftello64@plt+0xff0015d0>
   1e8ec:	bleq	15ca08 <ftello64@plt+0x158e8c>
   1e8f0:	rscle	r2, r6, r0, lsl #22
   1e8f4:	bne	45a15c <ftello64@plt+0x4565e0>
   1e8f8:			; <UNDEFINED> instruction: 0xf8da4622
   1e8fc:			; <UNDEFINED> instruction: 0xf7e50000
   1e900:			; <UNDEFINED> instruction: 0xf855e882
   1e904:			; <UNDEFINED> instruction: 0xf8da1c04
   1e908:			; <UNDEFINED> instruction: 0xf8da210c
   1e90c:			; <UNDEFINED> instruction: 0xf7f80000
   1e910:			; <UNDEFINED> instruction: 0xf8dafbab
   1e914:	andcs	r1, sl, r0
   1e918:	stcl	7, cr15, [lr, #-912]!	; 0xfffffc70
   1e91c:	svccs	0x0001e7d1
   1e920:	ldrtmi	sp, [r9], -lr, lsr #18
   1e924:			; <UNDEFINED> instruction: 0xf7fc4620
   1e928:	rscseq	pc, sl, sp, asr #18
   1e92c:	andcs	r4, r0, r1, lsl #12
   1e930:	stmia	r0, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e934:	stmdbls	r7, {r0, r1, r3, r8, r9, fp, ip, pc}
   1e938:	andseq	pc, sl, #-1073741824	; 0xc0000000
   1e93c:	eoreq	pc, r2, r1, asr #16
   1e940:	vst4.8	{d27,d29,d31,d33}, [pc :64], r8
   1e944:			; <UNDEFINED> instruction: 0xf7e47180
   1e948:			; <UNDEFINED> instruction: 0xf8dfec88
   1e94c:	ldrbtmi	r1, [r9], #-1304	; 0xfffffae8
   1e950:	blcs	38a84 <ftello64@plt+0x34f08>
   1e954:	movwls	sp, #24910	; 0x614e
   1e958:			; <UNDEFINED> instruction: 0xf8dfe72a
   1e95c:	movwcs	r0, #5388	; 0x150c
   1e960:	ldrbtmi	r6, [r8], #-169	; 0xffffff57
   1e964:	stmdavs	r6, {r0, r1, r3, r5, r8, r9, ip, sp, lr}^
   1e968:			; <UNDEFINED> instruction: 0xf43f2e00
   1e96c:	strmi	sl, [lr], -sp, lsl #29
   1e970:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1e974:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   1e978:	stmda	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e97c:	strbmi	lr, [r4], -r4, lsl #13
   1e980:	stmdaeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e984:	stmdacs	r0, {r6, r7, r9, ip, sp, lr, pc}
   1e988:	strbmi	lr, [r4], -r7, lsr #14
   1e98c:	stmdbpl	r7, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1e990:	mcrcs	6, 0, r4, cr0, cr0, {5}
   1e994:	svcge	0x0021f47f
   1e998:	ldmible	r1!, {r0, r8, r9, sl, fp, sp}^
   1e99c:	cdpne	6, 11, cr4, cr11, cr0, {1}
   1e9a0:			; <UNDEFINED> instruction: 0xf7fb9306
   1e9a4:			; <UNDEFINED> instruction: 0xf8dffaa9
   1e9a8:	ldrbtmi	r3, [fp], #-1224	; 0xfffffb38
   1e9ac:			; <UNDEFINED> instruction: 0x46026859
   1e9b0:	stmdbcs	r0, {r3, r5, r6, pc}
   1e9b4:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
   1e9b8:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1e9bc:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e9c0:	stmda	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e9c4:			; <UNDEFINED> instruction: 0x4620e6f4
   1e9c8:	blx	ff9daa2a <ftello64@plt+0xff9d6eae>
   1e9cc:	ldr	fp, [r1], -r3, asr #5
   1e9d0:	strteq	pc, [r4], #2271	; 0x8df
   1e9d4:	movwls	r2, #25344	; 0x6300
   1e9d8:			; <UNDEFINED> instruction: 0xf7e44478
   1e9dc:	subscs	lr, r0, #3744	; 0xea0
   1e9e0:	andcs	r4, r0, r1, lsl #12
   1e9e4:	stmda	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e9e8:	bls	20561c <ftello64@plt+0x201aa0>
   1e9ec:			; <UNDEFINED> instruction: 0xf842331a
   1e9f0:	ldrb	r0, [sp], r3, lsr #32
   1e9f4:	movwcs	r6, #2056	; 0x808
   1e9f8:	strne	pc, [r0], #2271	; 0x8df
   1e9fc:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
   1ea00:			; <UNDEFINED> instruction: 0xf7e59306
   1ea04:	ldrb	lr, [r3], r0, lsl #16
   1ea08:			; <UNDEFINED> instruction: 0xf8df461f
   1ea0c:	ldrbtmi	r3, [fp], #-1140	; 0xfffffb8c
   1ea10:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
   1ea14:	svcge	0x0022f43f
   1ea18:	vadd.i8	d22, d16, d25
   1ea1c:	ldmdavs	r8, {r1, r3, r5, r6, r7, r9, ip, sp}
   1ea20:	teqle	ip, r1	; <illegal shifter operand>
   1ea24:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ea28:			; <UNDEFINED> instruction: 0xf7e44479
   1ea2c:			; <UNDEFINED> instruction: 0xf8dfefec
   1ea30:			; <UNDEFINED> instruction: 0xf8dfa458
   1ea34:			; <UNDEFINED> instruction: 0xf04f3458
   1ea38:	ldrbtmi	r0, [sl], #2048	; 0x800
   1ea3c:	movwls	r4, #25723	; 0x647b
   1ea40:			; <UNDEFINED> instruction: 0xf816e006
   1ea44:	ldrbmi	r2, [r1], -r8
   1ea48:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1ea4c:	svc	0x00daf7e4
   1ea50:	bls	1be704 <ftello64@plt+0x1bab88>
   1ea54:	ldmdavs	r0, {r3, r4, r7, r8, sl, lr}
   1ea58:			; <UNDEFINED> instruction: 0x4601dbf3
   1ea5c:			; <UNDEFINED> instruction: 0xf7e4200a
   1ea60:	svcvc	0x002aeccc
   1ea64:			; <UNDEFINED> instruction: 0xf7e4e6fa
   1ea68:	strmi	lr, [r5], -r2, ror #27
   1ea6c:	addlt	fp, r5, #32, 2
   1ea70:			; <UNDEFINED> instruction: 0xf0459f06
   1ea74:	ldrt	r7, [r0], r0, lsl #16
   1ea78:	stmdbls	r6, {r1, r9, sl, lr}
   1ea7c:			; <UNDEFINED> instruction: 0xf0174620
   1ea80:	ldrbmi	pc, [r9], -r9, lsr #23	; <UNPREDICTABLE>
   1ea84:			; <UNDEFINED> instruction: 0xf7e84628
   1ea88:	blls	35cf64 <ftello64@plt+0x3593e8>
   1ea8c:			; <UNDEFINED> instruction: 0xf47e2b00
   1ea90:	blls	509dac <ftello64@plt+0x506230>
   1ea94:			; <UNDEFINED> instruction: 0xf47e2b00
   1ea98:			; <UNDEFINED> instruction: 0xf7feacc1
   1ea9c:	ldmibmi	ip!, {r0, r2, r6, r7, sl, fp, ip, sp, pc}^
   1eaa0:			; <UNDEFINED> instruction: 0xe7c24479
   1eaa4:			; <UNDEFINED> instruction: 0xf6404bfb
   1eaa8:	ldmibmi	fp!, {r0, r3, r4, r9, sp}^
   1eaac:	ldrbtmi	r4, [fp], #-2299	; 0xfffff705
   1eab0:	teqcc	r0, #2030043136	; 0x79000000
   1eab4:			; <UNDEFINED> instruction: 0xf0114478
   1eab8:	stmdavs	r8, {r0, r1, r3, fp, ip, sp, lr, pc}
   1eabc:	ldrbtmi	r4, [r9], #-2552	; 0xfffff608
   1eac0:	svc	0x00a0f7e4
   1eac4:	ldrbtmi	r4, [fp], #-3063	; 0xfffff409
   1eac8:			; <UNDEFINED> instruction: 0xb1ba685a
   1eacc:	ldmdavs	r8, {r0, r3, r5, fp, ip, sp, lr}
   1ead0:	stmdbvc	sl!, {r1, r2, r3, r7, r8, r9, sl}
   1ead4:	blmi	ffd53c30 <ftello64@plt+0xffd500b4>
   1ead8:	blvc	bafccc <ftello64@plt+0xbac150>
   1eadc:			; <UNDEFINED> instruction: 0x960049f3
   1eae0:			; <UNDEFINED> instruction: 0xf7e44479
   1eae4:	stmiavs	fp!, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1eae8:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   1eaec:	eorsle	r2, r8, r1, lsl #22
   1eaf0:	andcs	r4, sl, pc, ror #23
   1eaf4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1eaf8:	ldcl	7, cr15, [lr], #-912	; 0xfffffc70
   1eafc:	blcs	f8db0 <ftello64@plt+0xf5234>
   1eb00:	svccs	0x0000d142
   1eb04:	mcrge	4, 3, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1eb08:	blcs	3939c <ftello64@plt+0x35820>
   1eb0c:	ldmib	r4, {r0, r2, r3, r4, r6, r8, ip, lr, pc}^
   1eb10:	addsmi	r2, sl, #671088640	; 0x28000000
   1eb14:	stmdbvs	r3!, {r0, r3, r4, r6, r9, ip, lr, pc}
   1eb18:	blvs	865c60 <ftello64@plt+0x8620e4>
   1eb1c:			; <UNDEFINED> instruction: 0x61233301
   1eb20:	adcvs	r6, r0, #1622016	; 0x18c000
   1eb24:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1eb28:	stfpls	f6, [fp], {99}	; 0x63
   1eb2c:	svccc	0x000148e1
   1eb30:	ldrbtmi	r6, [r8], #-427	; 0xfffffe55
   1eb34:	cdpcs	8, 0, cr6, cr0, cr6, {2}
   1eb38:	cfstrsge	mvf15, [r6, #252]!	; 0xfc
   1eb3c:	tsteq	pc, r3	; <UNPREDICTABLE>
   1eb40:	tstcc	r0, sl, lsl r9
   1eb44:	stmdavs	r0, {r1, r2, r9, ip, sp}
   1eb48:	blx	68350 <ftello64@plt+0x647d4>
   1eb4c:	ldmibmi	sl, {r1, r9, ip, sp, lr, pc}^
   1eb50:			; <UNDEFINED> instruction: 0xf7e44479
   1eb54:	ldr	lr, [r7, #3928]	; 0xf58
   1eb58:			; <UNDEFINED> instruction: 0xae1c49d8
   1eb5c:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1eb60:	cdpmi	7, 13, cr14, cr7, cr3, {3}
   1eb64:	ldrbtmi	r4, [lr], #-2519	; 0xfffff629
   1eb68:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1eb6c:	svc	0x004af7e4
   1eb70:	movwcs	r6, #2096	; 0x830
   1eb74:	tsteq	sp, r5, lsl #2	; <UNPREDICTABLE>
   1eb78:	movwls	r2, #520	; 0x208
   1eb7c:	bl	19dcb14 <ftello64@plt+0x19d8f98>
   1eb80:	blmi	ff498a60 <ftello64@plt+0xff494ee4>
   1eb84:			; <UNDEFINED> instruction: 0xe7a8447b
   1eb88:	rsccc	pc, sl, #64, 4
   1eb8c:			; <UNDEFINED> instruction: 0xf47f4293
   1eb90:	svccs	0x0000ad7a
   1eb94:	mrcge	4, 0, APSR_nzcv, cr12, cr15, {1}
   1eb98:	ldmiblt	fp, {r0, r1, r5, r9, fp, sp, lr}^
   1eb9c:	movwcs	lr, #43476	; 0xa9d4
   1eba0:	andsle	r4, r7, #-1610612727	; 0xa0000009
   1eba4:	mrrcne	9, 2, r6, r0, cr3	; <UNPREDICTABLE>
   1eba8:	movwcc	r6, #6945	; 0x1b21
   1ebac:	stmdbvs	r3!, {r0, r1, r5, r8, sp, lr}^
   1ebb0:			; <UNDEFINED> instruction: 0xf14362a0
   1ebb4:	cmnvs	r3, r0, lsl #6
   1ebb8:	svccc	0x00015c8e
   1ebbc:			; <UNDEFINED> instruction: 0xf4ff42b7
   1ebc0:	ldclne	14, cr10, [r1], #-892	; 0xfffffc84
   1ebc4:	cfstrdge	mvd15, [r0, #-508]!	; 0xfffffe04
   1ebc8:			; <UNDEFINED> instruction: 0x4620e6da
   1ebcc:	blx	ff95ac2c <ftello64@plt+0xff9570b0>
   1ebd0:	str	fp, [fp, r3, asr #5]!
   1ebd4:			; <UNDEFINED> instruction: 0xf0164620
   1ebd8:			; <UNDEFINED> instruction: 0x4606fadf
   1ebdc:	bcs	58b98 <ftello64@plt+0x5501c>
   1ebe0:	mcrge	4, 6, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   1ebe4:	stmdavs	r8, {r0, r3, r4, r5, r7, r9, fp, lr}
   1ebe8:	ldmibmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
   1ebec:	stmdaeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ebf0:	stmdacs	r0, {r6, r7, r9, ip, sp, lr, pc}
   1ebf4:			; <UNDEFINED> instruction: 0xf7e44479
   1ebf8:	strb	lr, [lr, #3846]!	; 0xf06
   1ebfc:			; <UNDEFINED> instruction: 0xf43f2a00
   1ec00:	stmdavs	r8, {r1, r6, r8, sl, fp, sp, pc}
   1ec04:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   1ec08:	cdp	7, 15, cr15, cr12, cr4, {7}
   1ec0c:			; <UNDEFINED> instruction: 0xf1b8e75a
   1ec10:			; <UNDEFINED> instruction: 0xf0400f04
   1ec14:	ldmibmi	r0!, {r0, r1, r2, r3, r5, r7, pc}
   1ec18:	andcs	r4, r3, #48, 12	; 0x3000000
   1ec1c:			; <UNDEFINED> instruction: 0xf7e44479
   1ec20:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   1ec24:	adchi	pc, r6, r0, asr #32
   1ec28:			; <UNDEFINED> instruction: 0x3073f89d
   1ec2c:	cmnvc	sl, #12582912	; 0xc00000	; <UNPREDICTABLE>
   1ec30:			; <UNDEFINED> instruction: 0xf02360ab
   1ec34:	bcs	5f444 <ftello64@plt+0x5b8c8>
   1ec38:	bmi	fea52d1c <ftello64@plt+0xfea4f1a0>
   1ec3c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   1ec40:	mvncc	pc, r0, asr #4
   1ec44:	eorle	r4, r2, fp, lsl #5
   1ec48:	mvncc	pc, r0, asr #4
   1ec4c:	tstle	r2, fp, lsl #5
   1ec50:	addsle	r2, lr, r0, lsl #20
   1ec54:	stmibmi	r3!, {r1, r5, r7, r8, r9, fp, lr}
   1ec58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1ec5c:			; <UNDEFINED> instruction: 0xf7e46818
   1ec60:			; <UNDEFINED> instruction: 0xe72feed2
   1ec64:			; <UNDEFINED> instruction: 0xf43f2a00
   1ec68:	stmdavs	r8, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
   1ec6c:	ldrbtmi	r4, [r9], #-2462	; 0xfffff662
   1ec70:	cdp	7, 12, cr15, cr8, cr4, {7}
   1ec74:	bcs	58914 <ftello64@plt+0x54d98>
   1ec78:	mcrge	4, 4, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   1ec7c:			; <UNDEFINED> instruction: 0xf5b34a9b
   1ec80:	ldrbtmi	r7, [sl], #-3962	; 0xfffff086
   1ec84:	blle	378ccc <ftello64@plt+0x375150>
   1ec88:	ldrbtmi	r4, [sl], #-2713	; 0xfffff567
   1ec8c:	bcs	58b48 <ftello64@plt+0x54fcc>
   1ec90:	cfldrdge	mvd15, [r9], #252	; 0xfc
   1ec94:	ldmibmi	r8, {r0, r1, r2, r4, r7, r8, r9, fp, lr}
   1ec98:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1ec9c:			; <UNDEFINED> instruction: 0xf7e46818
   1eca0:			; <UNDEFINED> instruction: 0xe70feeb2
   1eca4:	ldrbtmi	r4, [sl], #-2709	; 0xfffff56b
   1eca8:			; <UNDEFINED> instruction: 0xf10de79f
   1ecac:			; <UNDEFINED> instruction: 0x26000870
   1ecb0:	stmdbvs	r3!, {r0, r2, r3, sp, lr, pc}
   1ecb4:	blvs	8a5ddc <ftello64@plt+0x8a2260>
   1ecb8:			; <UNDEFINED> instruction: 0x61233301
   1ecbc:	adcvs	r6, r0, #1622016	; 0x18c000
   1ecc0:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1ecc4:	ldfple	f6, [r3], {99}	; 0x63
   1ecc8:	andcc	pc, r6, r8, lsl #16
   1eccc:	cfmadd32cs	mvax0, mvfx3, mvfx7, mvfx1
   1ecd0:	andeq	lr, r6, #171008	; 0x29c00
   1ecd4:	cmplt	r2, fp, lsl #24
   1ecd8:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
   1ecdc:	movwne	lr, #43476	; 0xa9d4
   1ece0:	mvnle	r4, #-1879048183	; 0x90000009
   1ece4:			; <UNDEFINED> instruction: 0xf0164620
   1ece8:	sbclt	pc, r3, #356352	; 0x57000
   1ecec:	cdpcs	7, 0, cr14, cr8, cr12, {7}
   1ecf0:	blge	7531a0 <ftello64@plt+0x74f624>
   1ecf4:	ldrmi	r6, [r7], -lr, lsr #17
   1ecf8:			; <UNDEFINED> instruction: 0xf8c5cb03
   1ecfc:			; <UNDEFINED> instruction: 0xf8c5000d
   1ed00:	strt	r1, [sp], #17
   1ed04:			; <UNDEFINED> instruction: 0xf04fae1c
   1ed08:	ldrtmi	r0, [r2], r0, lsl #16
   1ed0c:	svceq	0x0003f1b8
   1ed10:	svcge	0x007df73f
   1ed14:			; <UNDEFINED> instruction: 0xf43f2f00
   1ed18:	bvs	90ab08 <ftello64@plt+0x906f8c>
   1ed1c:	ldmib	r4, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}^
   1ed20:	addsmi	r1, r9, #671088640	; 0x28000000
   1ed24:	stmdbvs	r3!, {r1, r2, r4, r9, ip, lr, pc}
   1ed28:	blvs	8a5e50 <ftello64@plt+0x8a22d4>
   1ed2c:			; <UNDEFINED> instruction: 0x61233301
   1ed30:	adcvs	r6, r0, #1622016	; 0x18c000
   1ed34:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1ed38:	ldfple	f6, [r3], {99}	; 0x63
   1ed3c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1ed40:			; <UNDEFINED> instruction: 0xf80a3f01
   1ed44:	strb	r3, [r1, r1, lsl #22]!
   1ed48:	stmdaeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ed4c:	vmov.i32	d20, #117440512	; 0x07000000
   1ed50:	strb	r2, [r2, #-2048]	; 0xfffff800
   1ed54:			; <UNDEFINED> instruction: 0xf0164620
   1ed58:	sbclt	pc, r3, #126976	; 0x1f000
   1ed5c:	strtmi	lr, [r0], -lr, ror #15
   1ed60:	blx	6dadc0 <ftello64@plt+0x6d7244>
   1ed64:	strbt	fp, [lr], #-707	; 0xfffffd3d
   1ed68:			; <UNDEFINED> instruction: 0xf0164620
   1ed6c:	bvs	8dd5c8 <ftello64@plt+0x8d9a4c>
   1ed70:	ldrb	fp, [r4], #-704	; 0xfffffd40
   1ed74:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
   1ed78:	bcs	38ee8 <ftello64@plt+0x3536c>
   1ed7c:	cfmvdhrge	mvd0, pc
   1ed80:			; <UNDEFINED> instruction: 0xf04f4960
   1ed84:	stmiavs	sl!, {r1, r2, r3, fp}
   1ed88:	stmdacs	r0, {r6, r7, r9, ip, sp, lr, pc}
   1ed8c:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1ed90:	cdp	7, 3, cr15, cr8, cr4, {7}
   1ed94:	svclt	0x0000e521
   1ed98:	andeq	r7, r3, ip, ror #23
   1ed9c:	andeq	r0, r2, r6, lsl #30
   1eda0:	andeq	r0, r2, sl, asr #13
   1eda4:	andeq	pc, r1, r6, lsr #22
   1eda8:			; <UNDEFINED> instruction: 0x00037bb8
   1edac:	andeq	r0, r2, lr, lsl #17
   1edb0:	andeq	r7, r3, r8, lsl #23
   1edb4:	andeq	pc, r1, sl, lsr #20
   1edb8:	andeq	r7, r3, ip, lsr #22
   1edbc:			; <UNDEFINED> instruction: 0x0001efb6
   1edc0:	andeq	r0, r2, r2, lsr #29
   1edc4:	andeq	r0, r2, ip, ror #21
   1edc8:	andeq	r0, r2, sl, lsr #16
   1edcc:	andeq	r0, r2, r0, ror #20
   1edd0:	ldrdeq	r0, [r2], -r4
   1edd4:	andeq	r0, r2, r2, asr #12
   1edd8:	muleq	r1, r8, sl
   1eddc:	andeq	r7, r3, r2, lsr #21
   1ede0:	andeq	r7, r3, sl, lsl #21
   1ede4:	andeq	r0, r2, lr, lsr r5
   1ede8:	strdeq	r0, [r2], -r8
   1edec:	ldrdeq	r0, [r2], -sl
   1edf0:	andeq	r0, r2, r8, lsr #10
   1edf4:	muleq	r2, r2, r7
   1edf8:	andeq	r0, r2, ip, lsl #13
   1edfc:	ldrdeq	pc, [r1], -r4
   1ee00:	andeq	r7, r3, r6, ror #18
   1ee04:	andeq	r0, r2, r8, asr #13
   1ee08:	muleq	r2, r6, r8
   1ee0c:	andeq	r7, r3, lr, lsl r9
   1ee10:	strdeq	r7, [r3], -r4
   1ee14:	andeq	r0, r2, r6, lsr r2
   1ee18:	ldrdeq	r0, [r2], -sl
   1ee1c:	muleq	r2, r8, r3
   1ee20:	andeq	r0, r2, r8, lsl #9
   1ee24:	strdeq	pc, [r1], -r2
   1ee28:	andeq	r0, r2, r2, ror #2
   1ee2c:	andeq	lr, r1, ip, lsr r4
   1ee30:	andeq	r0, r2, r8, asr r1
   1ee34:	andeq	r7, r3, r8, lsr #13
   1ee38:	andeq	r0, r2, r0, ror #11
   1ee3c:	andeq	r0, r2, r4, ror r1
   1ee40:	andeq	r0, r2, sl, ror r2
   1ee44:	andeq	r0, r2, lr, asr #1
   1ee48:	strheq	r0, [r2], -r8
   1ee4c:			; <UNDEFINED> instruction: 0x00020ab6
   1ee50:	strdeq	pc, [r1], -r4
   1ee54:	andeq	r0, r2, r4, lsr #2
   1ee58:	andeq	r7, r3, ip, lsl #12
   1ee5c:	andeq	r0, r2, ip, ror #9
   1ee60:	andeq	r7, r3, r6, lsr #11
   1ee64:	andeq	r7, r3, lr, lsl #10
   1ee68:	strdeq	r7, [r3], -sl
   1ee6c:	andeq	r0, r2, r6, lsr #7
   1ee70:			; <UNDEFINED> instruction: 0x000374b2
   1ee74:	ldrdeq	r0, [r2], -r2
   1ee78:	andeq	r0, r2, r4, lsl #7
   1ee7c:	andeq	r0, r2, sl, ror #6
   1ee80:	andeq	r7, r3, lr, asr #8
   1ee84:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   1ee88:	andeq	pc, r1, r6, ror r2	; <UNPREDICTABLE>
   1ee8c:	andeq	r7, r3, r0, lsr #8
   1ee90:	andeq	pc, r1, r8, lsl #29
   1ee94:	andeq	r0, r2, sl, lsr r8
   1ee98:	andeq	pc, r1, r8, ror r4	; <UNPREDICTABLE>
   1ee9c:	andeq	r0, r2, ip, lsl #5
   1eea0:	andeq	r0, r2, r6, asr #3
   1eea4:	muleq	r3, r6, r3
   1eea8:	andeq	pc, r1, ip, lsr lr	; <UNPREDICTABLE>
   1eeac:	strdeq	r0, [r2], -ip
   1eeb0:	andeq	r7, r3, r8, ror #6
   1eeb4:	andeq	r7, r3, sl, lsr #6
   1eeb8:			; <UNDEFINED> instruction: 0x000201b0
   1eebc:	andeq	pc, r1, sl, asr #27
   1eec0:	strdeq	r7, [r3], -r6
   1eec4:	andeq	r0, r2, ip, lsl #3
   1eec8:	andeq	pc, r1, ip, ror sp	; <UNPREDICTABLE>
   1eecc:	andeq	sp, r1, r4, ror #31
   1eed0:	ldrdeq	r0, [r2], -r4
   1eed4:	andeq	r0, r2, r2, ror r0
   1eed8:	andeq	sl, r1, r8, lsr #11
   1eedc:	andeq	r7, r3, r0, lsr #4
   1eee0:	andeq	r7, r3, r4, lsl #4
   1eee4:	andeq	r0, r2, r6, asr r0
   1eee8:	andeq	r0, r2, r2, lsr #32
   1eeec:	ldrdeq	r7, [r3], -sl
   1eef0:	andeq	pc, r1, lr, ror #24
   1eef4:	andeq	r7, r3, r4, asr #3
   1eef8:	andeq	r0, r2, r6
   1eefc:	andeq	sp, r1, r6, lsr #30
   1ef00:	andeq	r7, r3, r6, ror #1
   1ef04:	ldrdeq	pc, [r1], -r6
   1ef08:	svcmi	0x00f0e92d
   1ef0c:	bmi	6b0770 <ftello64@plt+0x6acbf4>
   1ef10:	blmi	6b0790 <ftello64@plt+0x6acc14>
   1ef14:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   1ef18:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1ef1c:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ef20:	ldmpl	r3, {r7, r9, sl, lr}^
   1ef24:			; <UNDEFINED> instruction: 0x468b44fa
   1ef28:	ldmdavs	fp, {r8, sl, sp}
   1ef2c:			; <UNDEFINED> instruction: 0xf04f9307
   1ef30:	movwcs	r0, #768	; 0x300
   1ef34:			; <UNDEFINED> instruction: 0x461a4659
   1ef38:	stmib	sp, {r6, r9, sl, lr}^
   1ef3c:			; <UNDEFINED> instruction: 0xf8cd7604
   1ef40:	strls	sl, [r2, #-12]
   1ef44:	strls	lr, [r0, #-2509]	; 0xfffff633
   1ef48:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
   1ef4c:	blx	fec45b6c <ftello64@plt+0xfec41ff0>
   1ef50:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   1ef54:	svclt	0x00082b00
   1ef58:	cfstrscs	mvf2, [r0], {-0}
   1ef5c:	bmi	293708 <ftello64@plt+0x28fb8c>
   1ef60:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1ef64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ef68:	subsmi	r9, sl, r7, lsl #22
   1ef6c:	andlt	sp, r9, r2, lsl #2
   1ef70:	svchi	0x00f0e8bd
   1ef74:	ldmdb	r6!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ef78:	andeq	r5, r3, sl, lsl #25
   1ef7c:	andeq	r0, r0, r8, lsl #8
   1ef80:	andeq	r0, r2, r4, ror r3
   1ef84:	andeq	r5, r3, lr, lsr ip
   1ef88:	svcmi	0x00f0e92d
   1ef8c:	stmdbmi	r0!, {r0, r1, r2, r3, r9, sl, lr}
   1ef90:	blcs	4b1c4 <ftello64@plt+0x47648>
   1ef94:	ldrbtmi	r4, [r9], #-2847	; 0xfffff4e1
   1ef98:	ldrsblt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1ef9c:	ldrsbtge	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1efa0:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1efa4:	ldrmi	r5, [r6], -fp, asr #17
   1efa8:	svclt	0x001444fa
   1efac:	andcs	r2, r1, #536870912	; 0x20000000
   1efb0:	movwls	r6, #38939	; 0x981b
   1efb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1efb8:	ldrtmi	r4, [r3], -r0, lsl #13
   1efbc:	ldrbmi	r2, [lr], -r0, lsl #8
   1efc0:	ldrmi	r4, [r1], fp, asr #13
   1efc4:			; <UNDEFINED> instruction: 0x46399a15
   1efc8:	strls	r4, [r4], -r0, asr #12
   1efcc:	andge	pc, ip, sp, asr #17
   1efd0:	strbmi	r9, [sl], -r5, lsl #4
   1efd4:	stmib	sp, {r1, sl, ip, pc}^
   1efd8:	movwls	fp, #29696	; 0x7400
   1efdc:	stc2	7, cr15, [ip], #-1012	; 0xfffffc0c
   1efe0:	blls	206408 <ftello64@plt+0x20288c>
   1efe4:			; <UNDEFINED> instruction: 0xf280fab0
   1efe8:	vstrcs.16	s0, [r0, #-164]	; 0xffffff5c	; <UNPREDICTABLE>
   1efec:	sadd16mi	fp, r5, r4
   1eff0:	cfstr32cs	mvfx2, [r0, #-0]
   1eff4:	bmi	293794 <ftello64@plt+0x28fc18>
   1eff8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1effc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f000:	subsmi	r9, sl, r9, lsl #22
   1f004:	andlt	sp, fp, r2, lsl #2
   1f008:	svchi	0x00f0e8bd
   1f00c:	stmdb	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f010:	andeq	r5, r3, sl, lsl #24
   1f014:	andeq	r0, r0, r8, lsl #8
   1f018:	strdeq	r0, [r2], -r8
   1f01c:	andeq	r5, r3, r6, lsr #23
   1f020:	svcmi	0x00f0e92d
   1f024:	bmi	930888 <ftello64@plt+0x92cd0c>
   1f028:	blmi	930a90 <ftello64@plt+0x92cf14>
   1f02c:	ldrbtmi	fp, [sl], #-147	; 0xffffff6d
   1f030:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f034:			; <UNDEFINED> instruction: 0xf04f9311
   1f038:	stmdbcs	r0, {r8, r9}
   1f03c:			; <UNDEFINED> instruction: 0xf8dfd036
   1f040:	movwcs	fp, #128	; 0x80
   1f044:			; <UNDEFINED> instruction: 0xf10d460e
   1f048:	ldrbtmi	r0, [fp], #2348	; 0x92c
   1f04c:			; <UNDEFINED> instruction: 0xf10da909
   1f050:	ldrmi	r0, [sp], -r0, lsr #20
   1f054:	stmib	sp, {r0, r1, r3, ip, pc}^
   1f058:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
   1f05c:	tstls	r0, #939524096	; 0x38000000
   1f060:	strbmi	r2, [r8], -r0, lsl #6
   1f064:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   1f068:			; <UNDEFINED> instruction: 0xf8cd7804
   1f06c:	strls	fp, [r2, #-12]
   1f070:	strge	lr, [r0], -sp, asr #19
   1f074:	stmib	sp, {r0, r1, r2, r8, ip, pc}^
   1f078:			; <UNDEFINED> instruction: 0xf7fd5509
   1f07c:	stmdbls	r7, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1f080:	stmdacs	r0, {r2, r9, sl, lr}
   1f084:	blls	3d343c <ftello64@plt+0x3cf8c0>
   1f088:	bmi	3cd5fc <ftello64@plt+0x3c9a80>
   1f08c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1f090:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f094:	subsmi	r9, sl, r1, lsl fp
   1f098:	strtmi	sp, [r0], -ip, lsl #2
   1f09c:	pop	{r0, r1, r4, ip, sp, pc}
   1f0a0:			; <UNDEFINED> instruction: 0x46498ff0
   1f0a4:			; <UNDEFINED> instruction: 0xf7e72000
   1f0a8:	strb	pc, [lr, r5, lsr #28]!	; <UNPREDICTABLE>
   1f0ac:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1f0b0:	blx	ffddb0fa <ftello64@plt+0xffdd757e>
   1f0b4:	ldm	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f0b8:	andeq	r5, r3, r2, ror fp
   1f0bc:	andeq	r0, r0, r8, lsl #8
   1f0c0:	andeq	r0, r2, r6, lsl #5
   1f0c4:	andeq	r5, r3, r2, lsl fp
   1f0c8:	strdeq	r0, [r2], -sl
   1f0cc:	svcmi	0x00f0e92d
   1f0d0:			; <UNDEFINED> instruction: 0x460fb093
   1f0d4:	movwls	r4, #31020	; 0x792c
   1f0d8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1f0dc:	ldrbtmi	r4, [r9], #-2859	; 0xfffff4d5
   1f0e0:	andcs	r9, r0, #1610612736	; 0x60000000
   1f0e4:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
   1f0e8:	stmiapl	fp, {r2, r4, r9, sl, lr}^
   1f0ec:	ldmib	sp, {r1, r2, r9, sl, lr}^
   1f0f0:	ldrbtmi	fp, [r9], #2588	; 0xa1c
   1f0f4:	tstls	r1, #1769472	; 0x1b0000
   1f0f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f0fc:	andeq	lr, fp, #3358720	; 0x334000
   1f100:	andcs	lr, sp, #3358720	; 0x334000
   1f104:	andcs	lr, pc, #3358720	; 0x334000
   1f108:	stcge	0, cr14, [fp, #-80]	; 0xffffffb0
   1f10c:			; <UNDEFINED> instruction: 0xf10d2300
   1f110:	ldrmi	r0, [sl], -r0, lsr #24
   1f114:	strbmi	r4, [r1], -r8, lsr #12
   1f118:	andsge	pc, r4, sp, asr #17
   1f11c:	andslt	pc, r0, sp, asr #17
   1f120:	stmdbmi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1f124:			; <UNDEFINED> instruction: 0xf8cd9701
   1f128:	stmib	sp, {lr, pc}^
   1f12c:			; <UNDEFINED> instruction: 0xf7fd4409
   1f130:	ldmiblt	r0!, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   1f134:			; <UNDEFINED> instruction: 0xf0164630
   1f138:	ldmib	sp, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1f13c:	addsmi	r2, r0, #402653184	; 0x18000000
   1f140:	movweq	lr, #15217	; 0x3b71
   1f144:	blls	3d60d0 <ftello64@plt+0x3d2554>
   1f148:	ldmdbmi	r2, {r0, r1, r4, r5, r7, r8, fp, ip, sp, pc}
   1f14c:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
   1f150:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1f154:	subsmi	r9, r1, r1, lsl sl
   1f158:			; <UNDEFINED> instruction: 0x4618d114
   1f15c:	pop	{r0, r1, r4, ip, sp, pc}
   1f160:	bls	3c3128 <ftello64@plt+0x3bf5ac>
   1f164:	bcs	30978 <ftello64@plt+0x2cdfc>
   1f168:	andls	sp, r6, pc, ror #1
   1f16c:	andcs	r4, r0, r9, lsr #12
   1f170:	stc2l	7, cr15, [r0, #924]	; 0x39c
   1f174:	strb	r9, [r8, r6, lsl #22]!
   1f178:	andcs	sl, r0, fp, lsl #18
   1f17c:	ldc2	7, cr15, [sl, #924]!	; 0x39c
   1f180:	strb	r2, [r2, r0, lsl #6]!
   1f184:	stmda	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f188:	andeq	r5, r3, r2, asr #21
   1f18c:	andeq	r0, r0, r8, lsl #8
   1f190:	andeq	r0, r2, r6, ror #3
   1f194:	andeq	r5, r3, r2, asr sl
   1f198:	svcmi	0x00f0e92d
   1f19c:	bmi	a309fc <ftello64@plt+0xa2ce80>
   1f1a0:	blmi	a30a24 <ftello64@plt+0xa2cea8>
   1f1a4:	ldrbtmi	fp, [sl], #-147	; 0xffffff6d
   1f1a8:	strmi	r2, [sp], -r0, lsl #8
   1f1ac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f1b0:			; <UNDEFINED> instruction: 0xf04f9311
   1f1b4:	andls	r0, fp, r0, lsl #6
   1f1b8:	strmi	lr, [ip], #-2509	; 0xfffff633
   1f1bc:	strmi	lr, [lr], #-2509	; 0xfffff633
   1f1c0:	stmdbcs	r0, {r4, sl, ip, pc}
   1f1c4:			; <UNDEFINED> instruction: 0xf8dfd038
   1f1c8:			; <UNDEFINED> instruction: 0xf10db080
   1f1cc:			; <UNDEFINED> instruction: 0xf10d082c
   1f1d0:			; <UNDEFINED> instruction: 0xf04f0a20
   1f1d4:	ldrbtmi	r0, [fp], #2305	; 0x901
   1f1d8:	movwls	sl, #31497	; 0x7b09
   1f1dc:	stmdbls	r7, {r8, r9, sp}
   1f1e0:			; <UNDEFINED> instruction: 0x4640461a
   1f1e4:	strvs	lr, [r4, -sp, asr #19]
   1f1e8:	andlt	pc, ip, sp, asr #17
   1f1ec:	andls	pc, r8, sp, asr #17
   1f1f0:	strge	lr, [r0], #-2509	; 0xfffff633
   1f1f4:	strmi	lr, [r9], #-2509	; 0xfffff633
   1f1f8:	blx	7dd1f6 <ftello64@plt+0x7d967a>
   1f1fc:	svclt	0x00143d01
   1f200:	andcs	r2, r0, #268435456	; 0x10000000
   1f204:	svclt	0x00182800
   1f208:	strmi	r2, [r3], -r0, lsl #4
   1f20c:	mvnle	r2, r0, lsl #20
   1f210:			; <UNDEFINED> instruction: 0xb129990e
   1f214:	strbmi	r9, [r1], -r7
   1f218:			; <UNDEFINED> instruction: 0xf7e74610
   1f21c:	blls	21e7d0 <ftello64@plt+0x21ac54>
   1f220:	bmi	231650 <ftello64@plt+0x22dad4>
   1f224:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1f228:	bls	479274 <ftello64@plt+0x4756f8>
   1f22c:	qaddle	r4, r1, r5
   1f230:	andslt	r4, r3, r8, lsl r6
   1f234:	svchi	0x00f0e8bd
   1f238:	ldrb	r4, [r1, fp, lsl #12]!
   1f23c:	ldmda	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f240:	strdeq	r5, [r3], -sl
   1f244:	andeq	r0, r0, r8, lsl #8
   1f248:	andeq	r0, r2, sl, lsl #2
   1f24c:	andeq	r5, r3, ip, ror r9
   1f250:			; <UNDEFINED> instruction: 0x4607b5f8
   1f254:	ldrmi	r2, [r5], -r8
   1f258:			; <UNDEFINED> instruction: 0xf7e3460c
   1f25c:	teqcs	pc, #108, 28	; 0x6c0
   1f260:	strmi	r2, [r6], -r0, lsl #4
   1f264:	andeq	pc, fp, r5, lsl #2
   1f268:	andcc	lr, r0, #3244032	; 0x318000
   1f26c:	cdp	7, 6, cr15, cr2, cr3, {7}
   1f270:	stmib	r0, {r4, r5, r6, sp, lr}^
   1f274:	cmplt	r5, r0, lsl #10
   1f278:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   1f27c:			; <UNDEFINED> instruction: 0xf8141961
   1f280:	addmi	r2, ip, #1024	; 0x400
   1f284:	blcs	9d298 <ftello64@plt+0x9971c>
   1f288:			; <UNDEFINED> instruction: 0x4630d1f9
   1f28c:	svclt	0x0000bdf8
   1f290:	ldmdacs	r3, {r1, r2, r3, r4, fp, ip, sp}
   1f294:	andcs	sp, r1, #655360	; 0xa0000
   1f298:	blx	a7f0c <ftello64@plt+0xa4390>
   1f29c:	vaddl.s8	<illegal reg q15.5>, d0, d0
   1f2a0:	andmi	r0, r3, pc, lsl #6
   1f2a4:	svclt	0x00181e18
   1f2a8:	ldrbmi	r2, [r0, -r1]!
   1f2ac:	ldrbmi	r2, [r0, -r0]!
   1f2b0:	cfstr64ne	mvdx11, [r3], {56}	; 0x38
   1f2b4:	blmi	e53394 <ftello64@plt+0xe4f818>
   1f2b8:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   1f2bc:	addmi	r6, r3, #1769472	; 0x1b0000
   1f2c0:	ldcmi	0, cr13, [r6, #-276]!	; 0xfffffeec
   1f2c4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1f2c8:	andcs	fp, r1, r3, lsl #3
   1f2cc:	stmdb	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f2d0:	addmi	r6, r3, #2818048	; 0x2b0000
   1f2d4:	andcs	sp, r2, r8
   1f2d8:	stmdb	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f2dc:	addmi	r6, r3, #2818048	; 0x2b0000
   1f2e0:	ldrmi	sp, [r8], -r2
   1f2e4:	ldm	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f2e8:	eorvs	r2, fp, r0, lsl #6
   1f2ec:			; <UNDEFINED> instruction: 0xf0114620
   1f2f0:	stmdacs	r0, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
   1f2f4:	stccs	0, cr13, [r1], {69}	; 0x45
   1f2f8:	stccs	0, cr13, [r2], {42}	; 0x2a
   1f2fc:	stmdbmi	r8!, {r0, r1, r2, r3, r5, ip, lr, pc}
   1f300:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1f304:	stmia	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f308:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
   1f30c:	cmnlt	r8, #24
   1f310:	tstcs	r0, r5, lsr #22
   1f314:	ldrbtmi	r4, [fp], #-2085	; 0xfffff7db
   1f318:	andsvs	r4, ip, r8, ror r4
   1f31c:	ldrhtmi	lr, [r8], -sp
   1f320:	svclt	0x003cf7e3
   1f324:	ldrbtmi	r4, [ip], #-3106	; 0xfffff3de
   1f328:	orrlt	r6, r3, r3, lsr #16
   1f32c:			; <UNDEFINED> instruction: 0xf7e42001
   1f330:	stmdavs	r3!, {r1, r2, r4, r8, fp, sp, lr, pc}
   1f334:	andle	r4, r8, r3, lsl #5
   1f338:			; <UNDEFINED> instruction: 0xf7e42002
   1f33c:	stmdavs	r3!, {r4, r8, fp, sp, lr, pc}
   1f340:	andle	r4, r2, r3, lsl #5
   1f344:			; <UNDEFINED> instruction: 0xf7e44618
   1f348:	movwcs	lr, #2148	; 0x864
   1f34c:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   1f350:			; <UNDEFINED> instruction: 0xf7e44620
   1f354:	blmi	61976c <ftello64@plt+0x615bf0>
   1f358:	andsvs	r4, r8, fp, ror r4
   1f35c:			; <UNDEFINED> instruction: 0x4620e7d7
   1f360:	ldm	ip!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f364:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   1f368:	bfi	r6, r8, #0, #17
   1f36c:	stmib	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f370:			; <UNDEFINED> instruction: 0xf7e46800
   1f374:	strtmi	lr, [r1], -r0, lsr #17
   1f378:	ldmdami	r0, {r1, r9, sl, lr}
   1f37c:			; <UNDEFINED> instruction: 0xf0104478
   1f380:			; <UNDEFINED> instruction: 0xf7e4fa55
   1f384:	stmdavs	r0, {r7, r8, fp, sp, lr, pc}
   1f388:	ldm	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f38c:	stmdami	ip, {r0, r9, sl, lr}
   1f390:			; <UNDEFINED> instruction: 0xf0104478
   1f394:	svclt	0x0000fa4b
   1f398:	andeq	r5, r3, sl, lsr #30
   1f39c:	andeq	r6, r3, r8, lsr #25
   1f3a0:	andeq	fp, r1, r2, lsl #18
   1f3a4:	andeq	r6, r3, r2, ror #24
   1f3a8:	andeq	r5, r3, lr, asr #29
   1f3ac:	ldrdeq	r0, [r0], -r5
   1f3b0:	andeq	r6, r3, r6, asr #24
   1f3b4:	andeq	r6, r3, r4, lsl ip
   1f3b8:	andeq	r6, r3, r6, lsl #24
   1f3bc:	andeq	pc, r1, r4, asr #31
   1f3c0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   1f3c4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   1f3c8:	stmdacc	r0, {r3, r4, fp, sp, lr}
   1f3cc:	andcs	fp, r1, r8, lsl pc
   1f3d0:	svclt	0x00004770
   1f3d4:	andeq	r6, r3, r6, lsr #23
   1f3d8:	blmi	e4c418 <ftello64@plt+0xe4889c>
   1f3dc:	bmi	e718c4 <ftello64@plt+0xe6dd48>
   1f3e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1f3e4:	mvnsmi	lr, #737280	; 0xb4000
   1f3e8:	stmpl	sl, {r1, r7, ip, sp, pc}
   1f3ec:	svcmi	0x00366819
   1f3f0:	andls	r6, r1, #1179648	; 0x120000
   1f3f4:	andeq	pc, r0, #79	; 0x4f
   1f3f8:	ldrbtmi	r9, [pc], #-3081	; 1f400 <ftello64@plt+0x1b884>
   1f3fc:	eorsle	r2, r3, r0, lsl #18
   1f400:			; <UNDEFINED> instruction: 0x46054b32
   1f404:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1f408:			; <UNDEFINED> instruction: 0xf7ffb113
   1f40c:	cmplt	r8, #260	; 0x104	; <UNPREDICTABLE>
   1f410:	ldmdami	r0!, {r0, r1, r2, r3, r5, r9, sl, fp, lr}
   1f414:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   1f418:	stmib	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f41c:			; <UNDEFINED> instruction: 0xf0104628
   1f420:	ldmdavs	r1!, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1f424:	stmib	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f428:			; <UNDEFINED> instruction: 0xb1a46831
   1f42c:			; <UNDEFINED> instruction: 0xf8df2020
   1f430:			; <UNDEFINED> instruction: 0xf7e380a8
   1f434:			; <UNDEFINED> instruction: 0xf8dfefe2
   1f438:	ldmdavs	r1!, {r2, r5, r7, ip, pc}
   1f43c:	mcrmi	4, 1, r4, cr8, cr8, {7}
   1f440:	cfstrsge	mvf4, [sl, #-996]	; 0xfffffc1c
   1f444:	ldrbtmi	r9, [lr], #-1280	; 0xfffffb00
   1f448:	bllt	63d4d0 <ftello64@plt+0x639954>
   1f44c:	strcc	r6, [r4, #-2092]	; 0xfffff7d4
   1f450:	cfstr32cs	mvfx9, [r0], {-0}
   1f454:	strdcs	sp, [sl], -r8
   1f458:	svc	0x00cef7e3
   1f45c:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   1f460:			; <UNDEFINED> instruction: 0xf7e36818
   1f464:	stmdblt	r0!, {r5, r8, r9, sl, fp, sp, lr, pc}^
   1f468:	blmi	5b1cec <ftello64@plt+0x5ae170>
   1f46c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f470:	blls	794e0 <ftello64@plt+0x75964>
   1f474:	tstle	lr, sl, asr r0
   1f478:	pop	{r1, ip, sp, pc}
   1f47c:	strdlt	r4, [r3], -r0
   1f480:	blmi	6b1248 <ftello64@plt+0x6ad6cc>
   1f484:			; <UNDEFINED> instruction: 0xf8d358fb
   1f488:	blcs	2bd30 <ftello64@plt+0x281b4>
   1f48c:	andcs	sp, r0, ip, ror #1
   1f490:	stc2	7, cr15, [r6, #912]!	; 0x390
   1f494:	andle	r2, sl, sl, lsl #16
   1f498:	andle	r2, r4, sp, lsl #16
   1f49c:	svc	0x00acf7e3
   1f4a0:	strcc	r6, [r1], #-2097	; 0xfffff7cf
   1f4a4:			; <UNDEFINED> instruction: 0x4640e7d0
   1f4a8:	stmib	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f4ac:			; <UNDEFINED> instruction: 0x4648e7f8
   1f4b0:	ldmib	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f4b4:			; <UNDEFINED> instruction: 0xf7e3e7f4
   1f4b8:	svclt	0x0000eed6
   1f4bc:	andeq	r6, r3, ip, lsl #23
   1f4c0:			; <UNDEFINED> instruction: 0x000357be
   1f4c4:	andeq	r0, r0, r8, lsl #8
   1f4c8:	andeq	r5, r3, r6, lsr #15
   1f4cc:	andeq	r0, r0, r4, asr #8
   1f4d0:	andeq	r6, r3, r8, asr fp
   1f4d4:	andeq	pc, r1, r2, asr pc	; <UNPREDICTABLE>
   1f4d8:	andeq	sp, r1, r8, lsr r8
   1f4dc:	andeq	sp, r1, r0, lsr r8
   1f4e0:	andeq	r6, r3, r6, lsr #22
   1f4e4:	andeq	r6, r3, lr, lsl #22
   1f4e8:	andeq	r5, r3, r4, lsr r7
   1f4ec:	andeq	r0, r0, r4, asr r4
   1f4f0:			; <UNDEFINED> instruction: 0x460cb570
   1f4f4:			; <UNDEFINED> instruction: 0x461d491c
   1f4f8:	bcs	2b2170 <ftello64@plt+0x2ae5f4>
   1f4fc:	addslt	r4, r2, r9, ror r4
   1f500:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1f504:			; <UNDEFINED> instruction: 0xf04f9311
   1f508:	andsle	r0, sl, r0, lsl #6
   1f50c:	vmovge.32	d4[0], r9
   1f510:	teqcs	r2, r0, lsl #4
   1f514:			; <UNDEFINED> instruction: 0x46304a16
   1f518:	movwpl	lr, #6605	; 0x19cd
   1f51c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1f520:	ldmdb	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f524:	ldrtmi	r2, [r1], -r0, lsl #4
   1f528:			; <UNDEFINED> instruction: 0xf7ff2032
   1f52c:	bmi	49f288 <ftello64@plt+0x49b70c>
   1f530:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1f534:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f538:	subsmi	r9, sl, r1, lsl fp
   1f53c:	andslt	sp, r2, r2, lsl r1
   1f540:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1f544:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1f548:	stcl	7, cr15, [r2, #-908]!	; 0xfffffc74
   1f54c:	stmdacs	r0, {r3, r4, r6, r9, sp}
   1f550:	mcrge	1, 0, sp, cr4, cr12, {6}
   1f554:	strtmi	r4, [r3], -r9, lsl #20
   1f558:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   1f55c:			; <UNDEFINED> instruction: 0xf7e44630
   1f560:			; <UNDEFINED> instruction: 0xe7dfe95a
   1f564:	cdp	7, 7, cr15, cr14, cr3, {7}
   1f568:	andeq	r5, r3, r4, lsr #13
   1f56c:	andeq	r0, r0, r8, lsl #8
   1f570:	andeq	pc, r1, r2, ror lr	; <UNPREDICTABLE>
   1f574:	andeq	r5, r3, lr, ror #12
   1f578:	andeq	pc, r1, lr, lsr #28
   1f57c:	andeq	pc, r1, r6, lsr #28
   1f580:	ldrmi	r2, [r1], -r0, lsl #4
   1f584:	svclt	0x0028f7ff
   1f588:	svcmi	0x00f8e92d
   1f58c:	andcs	r4, r1, r5, lsl #12
   1f590:	ldrmi	r4, [r3], sl, lsl #13
   1f594:	svc	0x00e2f7e3
   1f598:	vmovmi	d31, r4, r0
   1f59c:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   1f5a0:	addmi	r6, r3, #1769472	; 0x1b0000
   1f5a4:	andcs	sp, r1, r4
   1f5a8:	svc	0x00d8f7e3
   1f5ac:	cdp	7, 7, cr15, cr10, cr3, {7}
   1f5b0:	eoreq	pc, pc, sl, lsl #2
   1f5b4:	svceq	0x0000f1bb
   1f5b8:	eorcs	sp, lr, r0
   1f5bc:	andcs	r4, r0, #42991616	; 0x2900000
   1f5c0:			; <UNDEFINED> instruction: 0xff0af7ff
   1f5c4:			; <UNDEFINED> instruction: 0x26c84b36
   1f5c8:	ldrtmi	r2, [r5], -r0, lsl #14
   1f5cc:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f5d0:	adcmi	r1, fp, #1840	; 0x730
   1f5d4:	ldmdbne	ip!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   1f5d8:			; <UNDEFINED> instruction: 0x3664dc13
   1f5dc:			; <UNDEFINED> instruction: 0xf1ba4630
   1f5e0:	suble	r0, r1, r0, lsl #30
   1f5e4:	stc	7, cr15, [ip], #908	; 0x38c
   1f5e8:	svccs	0x00004604
   1f5ec:	ldrtmi	sp, [r9], -r1, asr #32
   1f5f0:	strtmi	r4, [r0], -sl, lsr #12
   1f5f4:	stcl	7, cr15, [r6, #908]	; 0x38c
   1f5f8:			; <UNDEFINED> instruction: 0xf7e34638
   1f5fc:			; <UNDEFINED> instruction: 0x4627edf8
   1f600:			; <UNDEFINED> instruction: 0xf8d9442c
   1f604:	and	r8, r4, r4, ror #3
   1f608:	ldmda	ip!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f60c:	blcs	139620 <ftello64@plt+0x135aa4>
   1f610:	andcs	sp, r1, #20, 2
   1f614:	strbmi	r4, [r0], -r1, lsr #12
   1f618:	ldc	7, cr15, [lr, #-908]!	; 0xfffffc74
   1f61c:	rscsle	r1, r3, r3, asr #24
   1f620:	bmi	84dd48 <ftello64@plt+0x84a1cc>
   1f624:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f628:			; <UNDEFINED> instruction: 0xdc252b02
   1f62c:	tstcs	r4, r1, lsl #6
   1f630:	eorvc	r6, r1, r3, asr r0
   1f634:	movwcs	r4, #17980	; 0x463c
   1f638:	blcc	9d650 <ftello64@plt+0x99ad4>
   1f63c:	eorscs	r2, r1, r0, lsl #10
   1f640:	strtmi	r4, [r9], -sl, lsr #12
   1f644:			; <UNDEFINED> instruction: 0xf7ff7025
   1f648:			; <UNDEFINED> instruction: 0xf1bbfec7
   1f64c:	tstle	r7, r0, lsl #30
   1f650:	pop	{r3, r4, r5, r9, sl, lr}
   1f654:	stmdacs	r1, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f658:	stmdavc	r3!, {r4, r5, r6, r7, r8, ip, lr, pc}
   1f65c:	rscle	r2, sp, sl, lsl #22
   1f660:	rscle	r2, r7, r4, lsl #22
   1f664:	ldr	r3, [r3, r1, lsl #10]!
   1f668:	stcl	7, cr15, [r4], #-908	; 0xfffffc74
   1f66c:	svccs	0x00004604
   1f670:			; <UNDEFINED> instruction: 0x4627d1bd
   1f674:	strb	r2, [r4, r0, lsl #10]
   1f678:			; <UNDEFINED> instruction: 0xf7e32001
   1f67c:			; <UNDEFINED> instruction: 0xe7ddec78
   1f680:			; <UNDEFINED> instruction: 0xf003783b
   1f684:	blcs	1660608 <ftello64@plt+0x165ca8c>
   1f688:	qadd16mi	fp, pc, r8	; <UNPREDICTABLE>
   1f68c:	svcmi	0x0006d1e0
   1f690:			; <UNDEFINED> instruction: 0x4638447f
   1f694:	svchi	0x00f8e8bd
   1f698:	ldrdeq	r6, [r3], -r0
   1f69c:	andeq	r5, r3, r2, lsl #12
   1f6a0:	andeq	r0, r0, r4, asr r4
   1f6a4:	andeq	r6, r3, r8, asr #18
   1f6a8:	andeq	sp, r1, ip, lsr r5
   1f6ac:			; <UNDEFINED> instruction: 0xf7ff2200
   1f6b0:	svclt	0x0000be93
   1f6b4:	blmi	120c6f4 <ftello64@plt+0x1208b78>
   1f6b8:	bmi	1231bdc <ftello64@plt+0x122e060>
   1f6bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1f6c0:	mvnsmi	lr, #737280	; 0xb4000
   1f6c4:	stmpl	sl, {r1, r7, ip, sp, pc}
   1f6c8:	stclmi	8, cr6, [r5, #-100]	; 0xffffff9c
   1f6cc:	andls	r6, r1, #1179648	; 0x120000
   1f6d0:	andeq	pc, r0, #79	; 0x4f
   1f6d4:	ldrbtmi	r9, [sp], #-3593	; 0xfffff1f7
   1f6d8:	suble	r2, pc, r0, lsl #18
   1f6dc:	strmi	r4, [r4], -r1, asr #22
   1f6e0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1f6e4:			; <UNDEFINED> instruction: 0xf7ffb11b
   1f6e8:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1f6ec:	svcmi	0x003ed046
   1f6f0:	ldrbtmi	r4, [pc], #-2110	; 1f6f8 <ftello64@plt+0x1bb7c>
   1f6f4:			; <UNDEFINED> instruction: 0xf7e44478
   1f6f8:			; <UNDEFINED> instruction: 0x4620e87c
   1f6fc:	blx	fdb744 <ftello64@plt+0xfd7bc8>
   1f700:			; <UNDEFINED> instruction: 0xf7e46839
   1f704:	cmnlt	lr, #7733248	; 0x760000
   1f708:	eorcs	r6, r0, r9, lsr r8
   1f70c:	cdp	7, 7, cr15, cr4, cr3, {7}
   1f710:	ldrtmi	sl, [r0], -sl, lsl #18
   1f714:			; <UNDEFINED> instruction: 0xf7e49100
   1f718:	strmi	lr, [r6], -r6, asr #17
   1f71c:	suble	r2, r7, r0, lsl #16
   1f720:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
   1f724:	ldmdb	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f728:	suble	r2, fp, r0, lsl #16
   1f72c:	biclt	r7, r0, r0, lsr r8
   1f730:	ldrdhi	pc, [r0], #143	; 0x8f
   1f734:			; <UNDEFINED> instruction: 0xf8df4634
   1f738:	ldrbtmi	r9, [r8], #192	; 0xc0
   1f73c:	strd	r4, [r4], -r9
   1f740:	cdp	7, 5, cr15, cr10, cr3, {7}
   1f744:	svceq	0x0001f814
   1f748:	stmdacs	sl, {r3, r4, r6, r8, ip, sp, pc}
   1f74c:	eorle	r6, fp, r9, lsr r8
   1f750:	mvnsle	r2, sp, lsl #16
   1f754:			; <UNDEFINED> instruction: 0xf7e44640
   1f758:			; <UNDEFINED> instruction: 0xf814e84c
   1f75c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   1f760:			; <UNDEFINED> instruction: 0x4630d1f3
   1f764:	stmia	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f768:	andcs	r4, sl, r4, lsr #24
   1f76c:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
   1f770:	cdp	7, 4, cr15, cr2, cr3, {7}
   1f774:			; <UNDEFINED> instruction: 0xf7e36820
   1f778:	stmdblt	r0!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}^
   1f77c:	blmi	5f2004 <ftello64@plt+0x5ee488>
   1f780:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f784:	blls	797f4 <ftello64@plt+0x75c78>
   1f788:	qsuble	r4, sl, r0
   1f78c:	pop	{r1, ip, sp, pc}
   1f790:	strdlt	r4, [r3], -r0
   1f794:	blmi	6f155c <ftello64@plt+0x6ed9e0>
   1f798:			; <UNDEFINED> instruction: 0xf8d358eb
   1f79c:	blcs	2c044 <ftello64@plt+0x284c8>
   1f7a0:	andcs	sp, r0, ip, ror #1
   1f7a4:	ldc2	7, cr15, [ip], {228}	; 0xe4
   1f7a8:			; <UNDEFINED> instruction: 0xf7e44648
   1f7ac:	strb	lr, [r9, r2, lsr #16]
   1f7b0:	svc	0x003cf7e3
   1f7b4:	stmia	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f7b8:	ldmdami	r3, {r0, r9, sl, lr}
   1f7bc:			; <UNDEFINED> instruction: 0xf00f4478
   1f7c0:			; <UNDEFINED> instruction: 0xe7d1fff9
   1f7c4:			; <UNDEFINED> instruction: 0x46306839
   1f7c8:	ldmda	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f7cc:			; <UNDEFINED> instruction: 0xf7e3e7c9
   1f7d0:	svclt	0x0000ed4a
   1f7d4:			; <UNDEFINED> instruction: 0x000368b0
   1f7d8:	andeq	r5, r3, r2, ror #9
   1f7dc:	andeq	r0, r0, r8, lsl #8
   1f7e0:	andeq	r5, r3, sl, asr #9
   1f7e4:	andeq	r0, r0, r4, asr #8
   1f7e8:	andeq	r6, r3, sl, ror r8
   1f7ec:	andeq	pc, r1, r4, ror ip	; <UNPREDICTABLE>
   1f7f0:			; <UNDEFINED> instruction: 0x0001d7b6
   1f7f4:	andeq	sp, r1, sl, lsr r5
   1f7f8:	andeq	sp, r1, r4, lsr r5
   1f7fc:	andeq	r6, r3, r0, lsl #16
   1f800:	andeq	r5, r3, r0, lsr #8
   1f804:	andeq	r0, r0, r4, asr r4
   1f808:	andeq	pc, r1, r4, ror #23
   1f80c:	mvnsmi	lr, #737280	; 0xb4000
   1f810:	svcmi	0x0017b083
   1f814:	ldrbtmi	r4, [pc], #-3607	; 1f81c <ftello64@plt+0x1bca0>
   1f818:			; <UNDEFINED> instruction: 0xf8d7447e
   1f81c:			; <UNDEFINED> instruction: 0xf1b88000
   1f820:	andle	r0, r6, r0, lsl #30
   1f824:	ldmpl	r3!, {r2, r4, r8, r9, fp, lr}^
   1f828:	ldrdls	pc, [r0], -r3
   1f82c:	svceq	0x0000f1b9
   1f830:	andlt	sp, r3, r2
   1f834:	mvnshi	lr, #12386304	; 0xbd0000
   1f838:	rsbcs	r4, r0, r4, lsl #12
   1f83c:			; <UNDEFINED> instruction: 0xf010460d
   1f840:	stmdbmi	lr, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   1f844:	strls	r4, [r0, #-1571]	; 0xfffff9dd
   1f848:			; <UNDEFINED> instruction: 0x46024479
   1f84c:			; <UNDEFINED> instruction: 0xf7e44640
   1f850:	ldmdavs	r8!, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
   1f854:	stc	7, cr15, [r6, #-908]!	; 0xfffffc74
   1f858:	rscle	r2, sl, r0, lsl #16
   1f85c:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
   1f860:	eorcc	pc, r8, #13828096	; 0xd30000
   1f864:	rscle	r2, r4, r0, lsl #22
   1f868:			; <UNDEFINED> instruction: 0xf7e44648
   1f86c:	svclt	0x0000fbb9
   1f870:	andeq	r6, r3, r6, asr r7
   1f874:	andeq	r5, r3, r8, lsl #7
   1f878:	andeq	r0, r0, r4, asr #8
   1f87c:	andeq	pc, r1, r8, ror fp	; <UNPREDICTABLE>
   1f880:	andeq	r0, r0, r4, asr r4
   1f884:	mvnsmi	lr, #737280	; 0xb4000
   1f888:			; <UNDEFINED> instruction: 0xf8dfb083
   1f88c:	svcmi	0x0017805c
   1f890:	ldrbtmi	r4, [pc], #-1272	; 1f898 <ftello64@plt+0x1bd1c>
   1f894:	ldrdpl	pc, [r0], -r8
   1f898:	blmi	58bd74 <ftello64@plt+0x5881f8>
   1f89c:			; <UNDEFINED> instruction: 0xf8d358fb
   1f8a0:			; <UNDEFINED> instruction: 0xf1b99000
   1f8a4:	andle	r0, r2, r0, lsl #30
   1f8a8:	pop	{r0, r1, ip, sp, pc}
   1f8ac:			; <UNDEFINED> instruction: 0x460683f0
   1f8b0:	strmi	r2, [ip], -r0, rrx
   1f8b4:			; <UNDEFINED> instruction: 0xf962f010
   1f8b8:	adclt	r4, r4, #229376	; 0x38000
   1f8bc:	strls	r4, [r0], #-1587	; 0xfffff9cd
   1f8c0:			; <UNDEFINED> instruction: 0x46024479
   1f8c4:			; <UNDEFINED> instruction: 0xf7e44628
   1f8c8:			; <UNDEFINED> instruction: 0xf8d8e89e
   1f8cc:			; <UNDEFINED> instruction: 0xf7e30000
   1f8d0:	stmdacs	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   1f8d4:	blmi	253c7c <ftello64@plt+0x250100>
   1f8d8:			; <UNDEFINED> instruction: 0xf8d358fb
   1f8dc:	blcs	2c184 <ftello64@plt+0x28608>
   1f8e0:	strbmi	sp, [r8], -r2, ror #1
   1f8e4:	blx	1f5d87e <ftello64@plt+0x1f59d02>
   1f8e8:	ldrdeq	r6, [r3], -ip
   1f8ec:	andeq	r5, r3, lr, lsl #6
   1f8f0:	andeq	r0, r0, r4, asr #8
   1f8f4:	andeq	pc, r1, r0, lsl #22
   1f8f8:	andeq	r0, r0, r4, asr r4
   1f8fc:	mvnsmi	lr, #737280	; 0xb4000
   1f900:	ldcmi	0, cr11, [r8], {131}	; 0x83
   1f904:	ldrbtmi	r4, [ip], #-3864	; 0xfffff0e8
   1f908:			; <UNDEFINED> instruction: 0xf8d4447f
   1f90c:			; <UNDEFINED> instruction: 0xf1b88000
   1f910:	andle	r0, r5, r0, lsl #30
   1f914:	stmiavs	r6!, {r0, r2, r4, r8, r9, fp, lr}
   1f918:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1f91c:	andle	r4, r2, lr, lsl r3
   1f920:	pop	{r0, r1, ip, sp, pc}
   1f924:			; <UNDEFINED> instruction: 0x460583f0
   1f928:	strmi	r2, [r9], r3, rrx
   1f92c:	adcvs	r2, r3, r1, lsl #6
   1f930:			; <UNDEFINED> instruction: 0xf924f010
   1f934:	strtmi	r4, [fp], -lr, lsl #18
   1f938:	andls	pc, r0, sp, asr #17
   1f93c:			; <UNDEFINED> instruction: 0x46024479
   1f940:			; <UNDEFINED> instruction: 0xf7e44640
   1f944:	stmdavs	r0!, {r5, r6, fp, sp, lr, pc}
   1f948:	stc	7, cr15, [ip], #908	; 0x38c
   1f94c:	rscle	r2, r7, r0, lsl #16
   1f950:	ldmpl	fp!, {r3, r8, r9, fp, lr}^
   1f954:	eorcc	pc, r8, #13828096	; 0xd30000
   1f958:	rscle	r2, r1, r0, lsl #22
   1f95c:			; <UNDEFINED> instruction: 0xf7e44630
   1f960:	svclt	0x0000fb3f
   1f964:	andeq	r6, r3, r6, ror #12
   1f968:	muleq	r3, r8, r2
   1f96c:	andeq	r0, r0, r4, asr #8
   1f970:	andeq	pc, r1, r4, lsl #21
   1f974:	andeq	r0, r0, r4, asr r4
   1f978:	svcmi	0x00f0e92d
   1f97c:	stc	6, cr4, [sp, #-116]!	; 0xffffff8c
   1f980:	ldrmi	r8, [r2], r2, lsl #22
   1f984:	blmi	1e32b68 <ftello64@plt+0x1e2efec>
   1f988:	addlt	r4, r7, ip, ror r4
   1f98c:	tstls	r2, fp, ror r4
   1f990:	stmdavs	r1!, {r1, r3, r4, r9, sl, lr}
   1f994:	movwls	r9, #24338	; 0x5f12
   1f998:	rsbsle	r2, r3, r0, lsl #18
   1f99c:			; <UNDEFINED> instruction: 0x46044b73
   1f9a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f9a4:			; <UNDEFINED> instruction: 0xf7ffb11b
   1f9a8:	stmdacs	r0, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   1f9ac:	ldclne	0, cr13, [fp], #-424	; 0xfffffe58
   1f9b0:	strtmi	r4, [r0], -pc, ror #22
   1f9b4:	bleq	9baf8 <ftello64@plt+0x97f7c>
   1f9b8:	svclt	0x0006447b
   1f9bc:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1f9c0:			; <UNDEFINED> instruction: 0xf04f2700
   1f9c4:	vmla.f16	s0, s16, s1
   1f9c8:			; <UNDEFINED> instruction: 0xf0103a90
   1f9cc:	blmi	1a9dd30 <ftello64@plt+0x1a9a1b4>
   1f9d0:	bmi	1a71538 <ftello64@plt+0x1a6d9bc>
   1f9d4:			; <UNDEFINED> instruction: 0xf8cd447b
   1f9d8:	ldrbtmi	fp, [sl], #-4
   1f9dc:	bmi	1a041f4 <ftello64@plt+0x1a00678>
   1f9e0:	andls	r4, r3, #2046820352	; 0x7a000000
   1f9e4:	beq	45b20c <ftello64@plt+0x457690>
   1f9e8:			; <UNDEFINED> instruction: 0xf1bb6818
   1f9ec:			; <UNDEFINED> instruction: 0xd1240f00
   1f9f0:	eorsle	r2, r6, r0, lsl #26
   1f9f4:			; <UNDEFINED> instruction: 0x466646d4
   1f9f8:	blcc	9da70 <ftello64@plt+0x99ef4>
   1f9fc:	andle	r2, r6, r5, lsr #22
   1fa00:	svclt	0x00182b7f
   1fa04:	svclt	0x00d4454b
   1fa08:	movwcs	r2, #769	; 0x301
   1fa0c:	svccs	0x0000dc0f
   1fa10:	andcs	sp, r1, #61	; 0x3d
   1fa14:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1fa18:	stmdale	fp!, {r3, r4, r5, r7, r8, sl, lr}^
   1fa1c:	streq	pc, [r1], #-130	; 0xffffff7e
   1fa20:	strbtmi	r3, [r6], -r1, lsl #26
   1fa24:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1fa28:	mvnle	r2, r0, lsl #24
   1fa2c:	ldrmi	lr, [sl], -r3, rrx
   1fa30:	mvnle	r2, r0, lsl #30
   1fa34:	strcs	r4, [r1], #-1594	; 0xfffff9c6
   1fa38:	mrc	7, 0, lr, cr8, cr2, {7}
   1fa3c:	vmov	r2, s16
   1fa40:			; <UNDEFINED> instruction: 0xf7e31a90
   1fa44:	ldmib	sp, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   1fa48:	bcs	2c254 <ftello64@plt+0x286d8>
   1fa4c:	movwcs	fp, #3848	; 0xf08
   1fa50:	cmnle	r1, r0, lsl #22
   1fa54:	blls	f14bc <ftello64@plt+0xed940>
   1fa58:	andhi	pc, r4, sp, asr #17
   1fa5c:	stccs	8, cr6, [r0, #-96]	; 0xffffffa0
   1fa60:	strmi	sp, [r1], -r8, asr #3
   1fa64:			; <UNDEFINED> instruction: 0xf7e3200a
   1fa68:	blmi	119ad90 <ftello64@plt+0x1197214>
   1fa6c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fa70:	ldc	7, cr15, [r8], {227}	; 0xe3
   1fa74:	blmi	110bf3c <ftello64@plt+0x11083c0>
   1fa78:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   1fa7c:	eorcc	pc, r8, #13828096	; 0xd30000
   1fa80:	cmnle	fp, r0, lsl #22
   1fa84:	ldc	0, cr11, [sp], #28
   1fa88:	pop	{r1, r8, r9, fp, pc}
   1fa8c:			; <UNDEFINED> instruction: 0x36018ff0
   1fa90:	ldrtmi	r3, [ip], -r1, lsl #26
   1fa94:	mrcne	6, 3, r4, cr3, cr11, {5}
   1fa98:	ldrbmi	r9, [r3, #-768]	; 0xfffffd00
   1fa9c:	stmdbls	r0, {r1, r3, ip, lr, pc}
   1faa0:	andcs	r4, r1, #3145728	; 0x300000
   1faa4:	bl	fe8713ec <ftello64@plt+0xfe86d870>
   1faa8:			; <UNDEFINED> instruction: 0xf7e3010a
   1faac:	blmi	dda9a4 <ftello64@plt+0xdd6e28>
   1fab0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fab4:	ldrtmi	r9, [r2], r0, lsl #22
   1fab8:	ldmdavc	sl, {r2, r4, r5, r8, fp, lr}
   1fabc:			; <UNDEFINED> instruction: 0xf7e34479
   1fac0:	blmi	d1b950 <ftello64@plt+0xd17dd4>
   1fac4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fac8:	svclt	0x00082d00
   1facc:	stmdblt	ip!, {sl, sp}
   1fad0:	sbcle	r2, r6, r0, lsl #26
   1fad4:	svceq	0x0000f1bb
   1fad8:	str	sp, [lr, sl, lsl #1]!
   1fadc:	andcs	r4, sl, r1, lsl #12
   1fae0:	stc	7, cr15, [sl], {227}	; 0xe3
   1fae4:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
   1fae8:			; <UNDEFINED> instruction: 0xf1bb6818
   1faec:			; <UNDEFINED> instruction: 0xf43f0f00
   1faf0:			; <UNDEFINED> instruction: 0xe7a2af7f
   1faf4:	strtmi	r2, [r3], r1, lsl #8
   1faf8:	bicle	r2, ip, r0, lsl #20
   1fafc:	strhtle	r4, [r3], #82	; 0x52
   1fb00:	bl	fe9b1314 <ftello64@plt+0xfe9ad798>
   1fb04:	ldrbmi	r0, [r0], -sl, lsl #2
   1fb08:			; <UNDEFINED> instruction: 0xf7e32201
   1fb0c:	blmi	8da944 <ftello64@plt+0x8d6dc8>
   1fb10:	ldrbtmi	r4, [fp], #-1714	; 0xfffff94e
   1fb14:	bfi	r6, r8, #16, #8
   1fb18:	stcls	14, cr9, [r4], {2}
   1fb1c:	stmdavs	r1!, {r4, r5, r9, sl, lr}
   1fb20:	cdp	7, 6, cr15, cr6, cr3, {7}
   1fb24:			; <UNDEFINED> instruction: 0xf7e34630
   1fb28:	ldmdavc	r3!, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   1fb2c:	orrslt	r4, r3, r0, lsl #13
   1fb30:			; <UNDEFINED> instruction: 0x9c049b02
   1fb34:			; <UNDEFINED> instruction: 0xf8134403
   1fb38:	stmdavs	r0!, {r0, sl, fp, ip, sp}
   1fb3c:	svclt	0x00042b20
   1fb40:	movwls	r2, #4864	; 0x1300
   1fb44:	svcge	0x0054f43f
   1fb48:			; <UNDEFINED> instruction: 0xf1084601
   1fb4c:	eorcs	r0, r0, r1, lsl #16
   1fb50:	mrrc	7, 14, pc, r2, cr3	; <UNPREDICTABLE>
   1fb54:	stmdavs	r0!, {r8, r9, sp}
   1fb58:	strb	r9, [r9, -r1, lsl #6]
   1fb5c:			; <UNDEFINED> instruction: 0xf7e42000
   1fb60:	svclt	0x0000fa3f
   1fb64:	andeq	r6, r3, r4, ror #11
   1fb68:	andeq	r5, r3, r4, lsl r2
   1fb6c:	andeq	r0, r0, r4, asr #8
   1fb70:	andeq	pc, r1, ip, lsl sl	; <UNPREDICTABLE>
   1fb74:	muleq	r3, r8, r5
   1fb78:	muleq	r3, r2, r5
   1fb7c:	andeq	r6, r3, ip, lsl #11
   1fb80:	andeq	r6, r3, r0, lsl #10
   1fb84:	andeq	r0, r0, r4, asr r4
   1fb88:			; <UNDEFINED> instruction: 0x000364bc
   1fb8c:	andeq	pc, r1, r8, lsr #18
   1fb90:	andeq	r6, r3, r8, lsr #9
   1fb94:	andeq	r6, r3, r6, lsl #9
   1fb98:	andeq	r6, r3, sl, asr r4
   1fb9c:	addlt	fp, r2, r0, lsl r5
   1fba0:			; <UNDEFINED> instruction: 0x460a4614
   1fba4:	mrscs	r9, LR_irq
   1fba8:			; <UNDEFINED> instruction: 0xf7ff4623
   1fbac:	andlt	pc, r2, r5, ror #29
   1fbb0:	svclt	0x0000bd10
   1fbb4:	blmi	b7246c <ftello64@plt+0xb6e8f0>
   1fbb8:	push	{r1, r3, r4, r5, r6, sl, lr}
   1fbbc:			; <UNDEFINED> instruction: 0xb09d4ff0
   1fbc0:			; <UNDEFINED> instruction: 0x460658d3
   1fbc4:	tstls	fp, #1769472	; 0x1b0000
   1fbc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fbcc:	suble	r2, r2, r0, lsl #16
   1fbd0:			; <UNDEFINED> instruction: 0xa09cf8df
   1fbd4:			; <UNDEFINED> instruction: 0xf8dfaf02
   1fbd8:	strcs	r9, [r1], #-156	; 0xffffff64
   1fbdc:			; <UNDEFINED> instruction: 0x8098f8df
   1fbe0:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   1fbe4:	ldrbtmi	r2, [r8], #1280	; 0x500
   1fbe8:	strcc	lr, [r1], #-2
   1fbec:	eorle	r2, r2, pc, ror #24
   1fbf0:			; <UNDEFINED> instruction: 0xf7f64620
   1fbf4:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   1fbf8:			; <UNDEFINED> instruction: 0x4601d0f7
   1fbfc:			; <UNDEFINED> instruction: 0xf7e34630
   1fc00:	stmdacs	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   1fc04:			; <UNDEFINED> instruction: 0xf105d0f1
   1fc08:	blcs	18e0838 <ftello64@plt+0x18dccbc>
   1fc0c:	stccs	8, cr13, [r0, #-948]	; 0xfffffc4c
   1fc10:	bleq	19a834 <ftello64@plt+0x196cb8>
   1fc14:	msreq	SPSR_s, r5, asr #3
   1fc18:	svclt	0x00144652
   1fc1c:	strbmi	r4, [r3], -fp, asr #12
   1fc20:	ldrbmi	r9, [r8], -r0, lsl #8
   1fc24:	ldcl	7, cr15, [r6, #908]!	; 0x38c
   1fc28:			; <UNDEFINED> instruction: 0xf7e34658
   1fc2c:	strcc	lr, [r1], #-3290	; 0xfffff326
   1fc30:	strmi	r2, [r5], #-3183	; 0xfffff391
   1fc34:			; <UNDEFINED> instruction: 0x4639d1dc
   1fc38:	eorcs	r2, ip, r0, lsl #4
   1fc3c:	blx	ff35dc42 <ftello64@plt+0xff35a0c6>
   1fc40:	blmi	2b2480 <ftello64@plt+0x2ae904>
   1fc44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fc48:	blls	6f9cb8 <ftello64@plt+0x6f613c>
   1fc4c:	qaddle	r4, sl, r8
   1fc50:	pop	{r0, r2, r3, r4, ip, sp, pc}
   1fc54:			; <UNDEFINED> instruction: 0x46028ff0
   1fc58:	eorcs	r4, ip, r1, lsl #12
   1fc5c:	blx	fef5dc62 <ftello64@plt+0xfef5a0e6>
   1fc60:			; <UNDEFINED> instruction: 0xf7e3e7ee
   1fc64:	svclt	0x0000eb00
   1fc68:	andeq	r4, r3, r8, ror #31
   1fc6c:	andeq	r0, r0, r8, lsl #8
   1fc70:	andeq	pc, r1, ip, lsl #16
   1fc74:	andeq	ip, r1, lr, asr pc
   1fc78:	andeq	ip, r1, r6, ror #31
   1fc7c:	andeq	r4, r3, ip, asr pc
   1fc80:	bmi	172898 <ftello64@plt+0x16ed1c>
   1fc84:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fc88:	ldrdeq	pc, [r4, #131]!	; 0x83
   1fc8c:	svclt	0x00183001
   1fc90:	ldrbmi	r2, [r0, -r1]!
   1fc94:	andeq	r4, r3, ip, lsl pc
   1fc98:	andeq	r0, r0, r4, asr r4
   1fc9c:	bmi	1f28bc <ftello64@plt+0x1eed40>
   1fca0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fca4:	ldrdcc	pc, [r4, #131]!	; 0x83
   1fca8:	andle	r3, r2, r1, lsl #6
   1fcac:	ldrmi	r2, [r1], -r0, lsl #4
   1fcb0:	strmi	lr, [r8], -sl, ror #8
   1fcb4:	stcllt	0, cr15, [sl, #88]	; 0x58
   1fcb8:	andeq	r4, r3, r0, lsl #30
   1fcbc:	andeq	r0, r0, r4, asr r4
   1fcc0:	blmi	4cd1a8 <ftello64@plt+0x4c962c>
   1fcc4:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
   1fcc8:			; <UNDEFINED> instruction: 0xf8d3589b
   1fccc:	movwcc	r3, #4580	; 0x11e4
   1fcd0:	strmi	fp, [sp], -r4, lsl #30
   1fcd4:	andle	r4, sl, r4, lsl #12
   1fcd8:	stmdavc	r2, {r1, r4, sp, lr, pc}^
   1fcdc:	tstlt	ip, r2, ror r9
   1fce0:	cmplt	sl, r2, lsr #16
   1fce4:	b	fe0ddc78 <ftello64@plt+0xfe0da0fc>
   1fce8:			; <UNDEFINED> instruction: 0xf7e44620
   1fcec:			; <UNDEFINED> instruction: 0x4628f9d1
   1fcf0:	stc2	0, cr15, [ip, #88]!	; 0x58
   1fcf4:	strmi	r7, [r3], -r2, lsl #16
   1fcf8:	rscle	r2, lr, pc, lsr sl
   1fcfc:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   1fd00:	pop	{r9, sp}
   1fd04:			; <UNDEFINED> instruction: 0x46114038
   1fd08:	svclt	0x0000e43e
   1fd0c:	ldrdeq	r4, [r3], -sl
   1fd10:	andeq	r0, r0, r4, asr r4
   1fd14:			; <UNDEFINED> instruction: 0xf7ffb510
   1fd18:			; <UNDEFINED> instruction: 0x4604ffd3
   1fd1c:			; <UNDEFINED> instruction: 0xf00db130
   1fd20:	strmi	pc, [r3], -r5, lsr #17
   1fd24:	ldrmi	r4, [ip], -r0, lsr #12
   1fd28:	b	185dcbc <ftello64@plt+0x185a140>
   1fd2c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1fd30:	blmi	44d218 <ftello64@plt+0x44969c>
   1fd34:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
   1fd38:			; <UNDEFINED> instruction: 0xf8d3589b
   1fd3c:	movwcc	r3, #4580	; 0x11e4
   1fd40:	strmi	fp, [ip], -r4, lsl #30
   1fd44:	andle	r4, r7, r5, lsl #12
   1fd48:	stmdavc	r2, {r0, r1, r2, r3, sp, lr, pc}^
   1fd4c:			; <UNDEFINED> instruction: 0xf7e3b95a
   1fd50:	strtmi	lr, [r8], -lr, asr #20
   1fd54:			; <UNDEFINED> instruction: 0xf99cf7e4
   1fd58:			; <UNDEFINED> instruction: 0xf0164620
   1fd5c:	stmdavc	r2, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   1fd60:	bcs	ff1574 <ftello64@plt+0xfed9f8>
   1fd64:			; <UNDEFINED> instruction: 0x4618d0f1
   1fd68:	pop	{r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1fd6c:	andcs	r4, r0, #56	; 0x38
   1fd70:	str	r2, [r9], #-257	; 0xfffffeff
   1fd74:	andeq	r4, r3, sl, ror #28
   1fd78:	andeq	r0, r0, r4, asr r4
   1fd7c:	bmi	1b2998 <ftello64@plt+0x1aee1c>
   1fd80:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fd84:	ldrdcc	pc, [r4, #131]!	; 0x83
   1fd88:	andle	r3, r0, r1, lsl #6
   1fd8c:			; <UNDEFINED> instruction: 0xf0164770
   1fd90:	svclt	0x0000bdf1
   1fd94:	andeq	r4, r3, r0, lsr #28
   1fd98:	andeq	r0, r0, r4, asr r4
   1fd9c:	blmi	68d584 <ftello64@plt+0x689a08>
   1fda0:	ldrbtmi	r4, [fp], #-3097	; 0xfffff3e7
   1fda4:			; <UNDEFINED> instruction: 0xf8d3591b
   1fda8:	movwcc	r3, #4580	; 0x11e4
   1fdac:	strmi	sp, [sp], -r1, lsr #2
   1fdb0:			; <UNDEFINED> instruction: 0x46064617
   1fdb4:	stmdavc	r3!, {r1, r2, sp, lr, pc}^
   1fdb8:			; <UNDEFINED> instruction: 0xf7e3b973
   1fdbc:			; <UNDEFINED> instruction: 0x4630ea18
   1fdc0:			; <UNDEFINED> instruction: 0xf966f7e4
   1fdc4:			; <UNDEFINED> instruction: 0xf0164628
   1fdc8:	strmi	pc, [r4], -r1, asr #26
   1fdcc:	stc2	0, cr15, [r0, #44]!	; 0x2c
   1fdd0:	strtmi	r7, [r0], -r3, lsr #16
   1fdd4:	rscle	r2, lr, pc, lsr fp
   1fdd8:	stc2l	0, cr15, [ip, #88]	; 0x58
   1fddc:			; <UNDEFINED> instruction: 0x46204639
   1fde0:	blx	1b5be32 <ftello64@plt+0x1b582b6>
   1fde4:	strtmi	r4, [r0], -r3, lsl #12
   1fde8:			; <UNDEFINED> instruction: 0xf7e3461c
   1fdec:	strtmi	lr, [r0], -r0, lsl #20
   1fdf0:	andcs	fp, r1, #248, 26	; 0x3e00
   1fdf4:			; <UNDEFINED> instruction: 0xf7ff2100
   1fdf8:	vmlsne.f64	d15, d20, d7
   1fdfc:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   1fe00:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1fe04:	strdeq	r4, [r3], -lr
   1fe08:	andeq	r0, r0, r4, asr r4
   1fe0c:			; <UNDEFINED> instruction: 0xf7ff2200
   1fe10:	svclt	0x0000bfc5
   1fe14:	bmi	6b2a80 <ftello64@plt+0x6aef04>
   1fe18:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   1fe1c:			; <UNDEFINED> instruction: 0xf8d3589b
   1fe20:	movwcc	r3, #4580	; 0x11e4
   1fe24:	strmi	fp, [sp], -r4, lsl #30
   1fe28:	andle	r4, r7, r6, lsl #12
   1fe2c:	stmdavc	r3!, {r2, r3, r4, sp, lr, pc}^
   1fe30:			; <UNDEFINED> instruction: 0xf7e3b973
   1fe34:			; <UNDEFINED> instruction: 0x4630e9dc
   1fe38:			; <UNDEFINED> instruction: 0xf92af7e4
   1fe3c:			; <UNDEFINED> instruction: 0xf0164628
   1fe40:	strmi	pc, [r4], -r5, lsl #26
   1fe44:	stc2l	0, cr15, [r4, #-44]!	; 0xffffffd4
   1fe48:	strtmi	r7, [r0], -r3, lsr #16
   1fe4c:	rscle	r2, lr, pc, lsr fp
   1fe50:	ldc2	0, cr15, [r0, #88]	; 0x58
   1fe54:			; <UNDEFINED> instruction: 0xf0124620
   1fe58:			; <UNDEFINED> instruction: 0x4603fb93
   1fe5c:	ldrmi	r4, [ip], -r0, lsr #12
   1fe60:	stmib	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fe64:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1fe68:	tstcs	r0, r1, lsl #4
   1fe6c:	blx	fe35de72 <ftello64@plt+0xfe35a2f6>
   1fe70:	svclt	0x00181e04
   1fe74:	strtmi	r2, [r0], -r1, lsl #8
   1fe78:	svclt	0x0000bd70
   1fe7c:	andeq	r4, r3, r8, lsl #27
   1fe80:	andeq	r0, r0, r4, asr r4
   1fe84:	push	{r0, r2, r3, r4, r8, r9, fp, lr}
   1fe88:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   1fe8c:			; <UNDEFINED> instruction: 0x460d4c1c
   1fe90:			; <UNDEFINED> instruction: 0x46064617
   1fe94:			; <UNDEFINED> instruction: 0xf8d3591b
   1fe98:	movwcc	r3, #4580	; 0x11e4
   1fe9c:	andcs	sp, r0, #22
   1fea0:			; <UNDEFINED> instruction: 0xf7ff4611
   1fea4:			; <UNDEFINED> instruction: 0x4680fb71
   1fea8:	ldrtmi	fp, [r9], -r0, lsl #3
   1feac:	stc2	0, cr15, [r8], {18}
   1feb0:	strbmi	r4, [r0], -r4, lsl #12
   1feb4:	ldmib	sl, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1feb8:	pop	{r5, r9, sl, lr}
   1febc:	stmdavc	r3!, {r4, r5, r6, r7, r8, pc}^
   1fec0:			; <UNDEFINED> instruction: 0xf7e3b973
   1fec4:			; <UNDEFINED> instruction: 0x4630e994
   1fec8:			; <UNDEFINED> instruction: 0xf8e2f7e4
   1fecc:			; <UNDEFINED> instruction: 0xf0164628
   1fed0:			; <UNDEFINED> instruction: 0x4604fcbd
   1fed4:	ldc2	0, cr15, [ip, #-44]	; 0xffffffd4
   1fed8:	strtmi	r7, [r0], -r3, lsr #16
   1fedc:	rscle	r2, lr, pc, lsr fp
   1fee0:	stc2l	0, cr15, [r8, #-88]	; 0xffffffa8
   1fee4:			; <UNDEFINED> instruction: 0x46204639
   1fee8:	blx	ffadbf3a <ftello64@plt+0xffad83be>
   1feec:	strtmi	r4, [r0], -r3, lsl #12
   1fef0:			; <UNDEFINED> instruction: 0xf7e3461c
   1fef4:			; <UNDEFINED> instruction: 0x4620e97c
   1fef8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1fefc:	andeq	r4, r3, r6, lsl sp
   1ff00:	andeq	r0, r0, r4, asr r4
   1ff04:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ff08:	ldmdbmi	r1!, {r1, r2, r3, r9, sl, lr}^
   1ff0c:	bmi	1c71764 <ftello64@plt+0x1c6dbe8>
   1ff10:	ldrbtmi	fp, [r9], #-140	; 0xffffff74
   1ff14:			; <UNDEFINED> instruction: 0x46814d70
   1ff18:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   1ff1c:	andls	r6, fp, #1179648	; 0x120000
   1ff20:	andeq	pc, r0, #79	; 0x4f
   1ff24:			; <UNDEFINED> instruction: 0xf0402b00
   1ff28:			; <UNDEFINED> instruction: 0xf04f80a6
   1ff2c:			; <UNDEFINED> instruction: 0x270a3aff
   1ff30:	stmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ff34:	rsble	r2, r3, r0, lsl #28
   1ff38:	blcs	3a7cc <ftello64@plt+0x36c50>
   1ff3c:	ldmib	r4, {r2, r3, r4, r5, r8, ip, lr, pc}^
   1ff40:	addsmi	r0, r8, #671088640	; 0x28000000
   1ff44:	stmdbvs	r3!, {r3, r4, r5, r9, ip, lr, pc}
   1ff48:	blvs	867064 <ftello64@plt+0x8634e8>
   1ff4c:	movwcc	r6, #6498	; 0x1962
   1ff50:			; <UNDEFINED> instruction: 0xf14262a5
   1ff54:			; <UNDEFINED> instruction: 0x61230200
   1ff58:	stfpls	f6, [sp], {98}	; 0x62
   1ff5c:	svclt	0x00082d0a
   1ff60:	svceq	0x000df1ba
   1ff64:	ldrdcc	lr, [r1, -r6]
   1ff68:	andcs	fp, r1, #12, 30	; 0x30
   1ff6c:	rsble	r2, r4, r0, lsl #4
   1ff70:	subsle	r2, fp, sl, lsl #26
   1ff74:	svceq	0x000df1ba
   1ff78:	addmi	sp, fp, #-2147483623	; 0x80000019
   1ff7c:	addshi	pc, r6, r0
   1ff80:	movwcc	r1, #6386	; 0x18f2
   1ff84:	rsbsvs	r4, r3, fp, lsl #5
   1ff88:			; <UNDEFINED> instruction: 0xf0007317
   1ff8c:	ldmne	r2!, {r3, r7, pc}^
   1ff90:	rsbsvs	r3, r3, r1, lsl #6
   1ff94:			; <UNDEFINED> instruction: 0xf1b97315
   1ff98:	andle	r0, r9, r0, lsl #30
   1ff9c:	andcc	lr, r1, #3555328	; 0x364000
   1ffa0:			; <UNDEFINED> instruction: 0xd0594293
   1ffa4:	andeq	lr, r3, #9216	; 0x2400
   1ffa8:			; <UNDEFINED> instruction: 0xf8c93301
   1ffac:	tstvc	r5, #4
   1ffb0:	strtmi	r6, [sl], r3, lsr #20
   1ffb4:	sbcle	r2, r2, r0, lsl #22
   1ffb8:			; <UNDEFINED> instruction: 0xf0154620
   1ffbc:	mcrrne	8, 14, pc, r2, cr13	; <UNPREDICTABLE>
   1ffc0:	bicle	r4, fp, r5, lsl #12
   1ffc4:	blmi	10f28e0 <ftello64@plt+0x10eed64>
   1ffc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ffcc:	blls	2fa03c <ftello64@plt+0x2f64c0>
   1ffd0:	cmnle	sl, sl, asr r0
   1ffd4:	pop	{r2, r3, ip, sp, pc}
   1ffd8:			; <UNDEFINED> instruction: 0x462087f0
   1ffdc:			; <UNDEFINED> instruction: 0xf8dcf015
   1ffe0:	strmi	r1, [r5], -r3, asr #24
   1ffe4:			; <UNDEFINED> instruction: 0xf1b9d0ee
   1ffe8:	andle	r0, r9, r0, lsl #30
   1ffec:	andcc	lr, r1, #3555328	; 0x364000
   1fff0:	mlsle	r2, r3, r2, r4
   1fff4:	andeq	lr, r3, #9216	; 0x2400
   1fff8:			; <UNDEFINED> instruction: 0xf8c93301
   1fffc:	tstvc	r5, #4
   20000:	blcs	3a894 <ftello64@plt+0x36d18>
   20004:	ldmib	r4, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
   20008:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   2000c:	stmdbvs	r2!, {r0, r2, r5, r6, r7, r9, ip, lr, pc}
   20010:	blvs	82718c <ftello64@plt+0x823610>
   20014:	andcc	r6, r1, #1589248	; 0x184000
   20018:			; <UNDEFINED> instruction: 0xf14162a5
   2001c:			; <UNDEFINED> instruction: 0x61220100
   20020:	stfple	f6, [r5], {97}	; 0x61
   20024:	svceq	0x0000f1b9
   20028:	ldrb	sp, [pc, sl, ror #1]
   2002c:	eorle	r4, pc, fp, lsl #5
   20030:	movwcc	r1, #6386	; 0x18f2
   20034:			; <UNDEFINED> instruction: 0xf8826073
   20038:	addmi	r8, fp, #12
   2003c:	ldmne	r2!, {r2, r4, ip, lr, pc}^
   20040:	rsbsvs	r3, r3, r1, lsl #6
   20044:			; <UNDEFINED> instruction: 0xe7a67317
   20048:	lslle	r4, fp, #5
   2004c:			; <UNDEFINED> instruction: 0x46304611
   20050:	ldm	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20054:			; <UNDEFINED> instruction: 0xe79a6873
   20058:	strbmi	r2, [r8], -r0, lsl #4
   2005c:			; <UNDEFINED> instruction: 0xf7e34611
   20060:			; <UNDEFINED> instruction: 0xf8d9e8b8
   20064:	ldr	r3, [sp, r4]
   20068:	ldrtmi	r2, [r0], -r0, lsl #4
   2006c:			; <UNDEFINED> instruction: 0xf7e34611
   20070:	ldmdavs	r3!, {r4, r5, r7, fp, sp, lr, pc}^
   20074:	blge	9a008 <ftello64@plt+0x9648c>
   20078:	tstcs	r0, r8, lsr #4
   2007c:			; <UNDEFINED> instruction: 0xf7e34618
   20080:	ldmdbmi	r7, {r4, r5, r8, r9, fp, sp, lr, pc}
   20084:	strmi	r5, [r2], -r9, ror #16
   20088:			; <UNDEFINED> instruction: 0xf0144620
   2008c:	strb	pc, [ip, -r3, lsl #31]	; <UNPREDICTABLE>
   20090:			; <UNDEFINED> instruction: 0x46304611
   20094:	ldm	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20098:	ldrdcc	lr, [r1, -r6]
   2009c:	andcs	lr, r0, #200, 14	; 0x3200000
   200a0:			; <UNDEFINED> instruction: 0x46114630
   200a4:	ldm	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   200a8:			; <UNDEFINED> instruction: 0xe7706873
   200ac:			; <UNDEFINED> instruction: 0x46304611
   200b0:	stm	lr, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   200b4:	ldrdcc	lr, [r1, -r6]
   200b8:	andcs	lr, r0, #25690112	; 0x1880000
   200bc:	ldrmi	r4, [r1], -r8, asr #12
   200c0:	stm	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   200c4:	ldrdcc	pc, [r4], -r9
   200c8:			; <UNDEFINED> instruction: 0xf7e3e794
   200cc:	svclt	0x0000e8cc
   200d0:	andeq	r4, r3, lr, lsl #25
   200d4:	andeq	r0, r0, r8, lsl #8
   200d8:	andeq	r4, r3, r6, lsl #25
   200dc:	ldrdeq	r4, [r3], -r8
   200e0:	andeq	r0, r0, r4, lsl r4
   200e4:	svcmi	0x00f0e92d
   200e8:	mcrmi	0, 7, fp, cr0, cr3, {4}
   200ec:	stclmi	6, cr4, [r0, #124]!	; 0x7c
   200f0:	cfstrdmi	mvd4, [r0], #504	; 0x1f8
   200f4:	ldrsbthi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   200f8:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   200fc:	ldrls	r6, [r1, #-2093]	; 0xfffff7d3
   20100:	streq	pc, [r0, #-79]	; 0xffffffb1
   20104:	stmdbpl	r6!, {r2, r3, r4, r6, r7, r8, sl, fp, lr}^
   20108:			; <UNDEFINED> instruction: 0x2c006974
   2010c:	ldmmi	fp, {r1, r2, r3, r4, r5, ip, lr, pc}^
   20110:			; <UNDEFINED> instruction: 0xf7e34478
   20114:	strmi	lr, [r4], -sl, lsl #26
   20118:			; <UNDEFINED> instruction: 0xf0002800
   2011c:	ldmdbvs	r5!, {r0, r1, r4, r5, r6, r7, pc}^
   20120:	subsle	r2, ip, r0, lsl #26
   20124:			; <UNDEFINED> instruction: 0xf04f4628
   20128:			; <UNDEFINED> instruction: 0xf7e20900
   2012c:	ldmdbvs	r0!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
   20130:			; <UNDEFINED> instruction: 0xf7e3b1d8
   20134:			; <UNDEFINED> instruction: 0xf7f5ece0
   20138:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   2013c:	addshi	pc, r7, r0, asr #32
   20140:	andeq	pc, r1, r9
   20144:	svclt	0x00182d00
   20148:	ldmdblt	r0!, {r0, sp}^
   2014c:			; <UNDEFINED> instruction: 0xf7f54620
   20150:	stmdacs	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   20154:	rschi	pc, r6, r0, asr #32
   20158:	strtmi	r4, [r0], -r9, asr #19
   2015c:			; <UNDEFINED> instruction: 0xf7e34479
   20160:			; <UNDEFINED> instruction: 0x4605eaf6
   20164:			; <UNDEFINED> instruction: 0xf0002800
   20168:			; <UNDEFINED> instruction: 0x26008133
   2016c:			; <UNDEFINED> instruction: 0xf8c8603c
   20170:	bmi	ff134178 <ftello64@plt+0xff1305fc>
   20174:	ldrbtmi	r4, [sl], #-3006	; 0xfffff442
   20178:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2017c:	subsmi	r9, sl, r1, lsl fp
   20180:	msrhi	SPSR_fsxc, r0, asr #32
   20184:	andslt	r4, r3, r0, lsr r6
   20188:	svchi	0x00f0e8bd
   2018c:	ldmdbvs	r0!, {r0, r7, r9, sl, lr}
   20190:	ldrmi	r4, [r5], -sl, lsl #13
   20194:			; <UNDEFINED> instruction: 0xf8b6b130
   20198:	vqsub.s8	d18, d0, d16
   2019c:	orrsmi	r4, r3, #134217728	; 0x8000000
   201a0:	adchi	pc, sl, r0, asr #32
   201a4:	svceq	0x0008f1ba
   201a8:	sbcshi	pc, r7, r0
   201ac:	eorscc	pc, r0, #9830400	; 0x960000
   201b0:			; <UNDEFINED> instruction: 0xf100079b
   201b4:	ldrhlt	r8, [sp, -r0]!
   201b8:			; <UNDEFINED> instruction: 0xf0154628
   201bc:			; <UNDEFINED> instruction: 0xf7f8fecb
   201c0:			; <UNDEFINED> instruction: 0x4604fa75
   201c4:			; <UNDEFINED> instruction: 0xd1aa2800
   201c8:			; <UNDEFINED> instruction: 0x46484651
   201cc:	blx	ff25e1b4 <ftello64@plt+0xff25a638>
   201d0:	stmdacs	r0, {r2, r9, sl, lr}
   201d4:	strcs	sp, [r1], -r3, lsr #3
   201d8:	strcs	pc, [r0], -r0, asr #5
   201dc:	strtmi	lr, [r0], -r3, asr #32
   201e0:	ldc2	0, cr15, [r6, #-80]!	; 0xffffffb0
   201e4:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
   201e8:	cmnle	r5, r0, lsl #22
   201ec:	mrscs	r2, R9_usr
   201f0:			; <UNDEFINED> instruction: 0xf00f4620
   201f4:			; <UNDEFINED> instruction: 0xf1b0ff33
   201f8:			; <UNDEFINED> instruction: 0x46813fff
   201fc:	sbchi	pc, r2, r0
   20200:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
   20204:	stmia	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20208:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2020c:	rschi	pc, pc, r0
   20210:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr}
   20214:			; <UNDEFINED> instruction: 0xf7e3d0a9
   20218:			; <UNDEFINED> instruction: 0xf7f5ec6e
   2021c:	strmi	pc, [r1], sp, lsr #24
   20220:	addle	r2, sp, r0, lsl #16
   20224:	andcs	r4, r5, #2506752	; 0x264000
   20228:	ldrbtmi	r2, [r9], #-0
   2022c:	stmda	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20230:	vmax.s8	d20, d8, d7
   20234:	vmla.i<illegal width 8>	d16, d0, d3[6]
   20238:			; <UNDEFINED> instruction: 0xf7e32000
   2023c:	strtmi	lr, [r1], -ip, lsl #23
   20240:	ldrtmi	r4, [r8], -r2, lsl #12
   20244:	blx	feddc288 <ftello64@plt+0xfedd870c>
   20248:			; <UNDEFINED> instruction: 0xf7e32001
   2024c:	addmi	lr, r5, #136, 18	; 0x220000
   20250:	ldmdbvs	r3!, {r0, r5, ip, lr, pc}^
   20254:	andsle	r4, lr, fp, lsr #5
   20258:	vmax.s8	d20, d8, d24
   2025c:			; <UNDEFINED> instruction: 0xf7e3066b
   20260:			; <UNDEFINED> instruction: 0xf2c0e8d8
   20264:	strtmi	r2, [r0], -r0, lsl #12
   20268:	svc	0x00c0f7e2
   2026c:	stmibmi	r8, {r0, r7, r8, r9, sl, sp, lr, pc}
   20270:	andcs	r2, r0, r5, lsl #4
   20274:			; <UNDEFINED> instruction: 0xf7e24479
   20278:			; <UNDEFINED> instruction: 0x4607efde
   2027c:	rsbeq	pc, fp, r8, asr #4
   20280:	andcs	pc, r0, r0, asr #5
   20284:	bl	19de218 <ftello64@plt+0x19da69c>
   20288:	strmi	r4, [r2], -r1, lsr #12
   2028c:			; <UNDEFINED> instruction: 0xf00f4638
   20290:	vstrcs	s30, [r0, #-580]	; 0xfffffdbc
   20294:	vand	<illegal reg q14.5>, q12, q4
   20298:	vmlsl.s<illegal width 8>	q8, d0, d3[6]
   2029c:	strb	r2, [r2, r0, lsl #12]!
   202a0:	blx	17de288 <ftello64@plt+0x17da70c>
   202a4:	stmdacs	r0, {r1, r9, sl, lr}
   202a8:	stmdavc	r3, {r2, r3, r4, r5, r6, ip, lr, pc}
   202ac:	rsbsle	r2, r9, r0, lsl #22
   202b0:	ldrmi	r4, [r4], -r0, lsr #12
   202b4:	svc	0x009af7e2
   202b8:			; <UNDEFINED> instruction: 0xf7f84620
   202bc:	strmi	pc, [r1], -r9, lsr #19
   202c0:	rscle	r2, sp, r0, lsl #16
   202c4:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr}
   202c8:	svcge	0x0040f43f
   202cc:	ldc	7, cr15, [r2], {227}	; 0xe3
   202d0:	blx	ff4de2ae <ftello64@plt+0xff4da732>
   202d4:			; <UNDEFINED> instruction: 0xf43f2800
   202d8:	stmdbmi	lr!, {r0, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
   202dc:	andcs	r2, r0, r5, lsl #4
   202e0:	strbteq	pc, [fp], -r8, asr #4	; <UNPREDICTABLE>
   202e4:			; <UNDEFINED> instruction: 0xf7e24479
   202e8:	strmi	lr, [r5], -r6, lsr #31
   202ec:	vmvn.i32	d20, #0	; 0x00000000
   202f0:	vsubhn.i16	d18, q0, q0
   202f4:	eor	r2, r8, r0
   202f8:	ldc	7, cr15, [r6], {227}	; 0xe3
   202fc:	stmdacs	r0, {r2, r9, sl, lr}
   20300:	svcge	0x000df47f
   20304:	ldmib	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20308:			; <UNDEFINED> instruction: 0xf0002800
   2030c:	addlt	r8, r0, #172	; 0xac
   20310:	strvc	pc, [r0], -r0, asr #32
   20314:	ldrbmi	lr, [r1], -r7, lsr #15
   20318:	andcs	r4, r0, #72, 12	; 0x4800000
   2031c:	cdp2	0, 7, cr15, cr8, cr12, {0}
   20320:	ldrbt	r4, [ip], r4, lsl #12
   20324:			; <UNDEFINED> instruction: 0xf7e32001
   20328:			; <UNDEFINED> instruction: 0xf7e3eb04
   2032c:	strmi	lr, [r5], -r0, lsl #19
   20330:	eorsle	r2, lr, r0, lsl #16
   20334:	addlt	r4, r5, #88, 18	; 0x160000
   20338:	andcs	r2, r0, r5, lsl #4
   2033c:			; <UNDEFINED> instruction: 0xf0454479
   20340:			; <UNDEFINED> instruction: 0xf7e27600
   20344:			; <UNDEFINED> instruction: 0x4605ef78
   20348:			; <UNDEFINED> instruction: 0xf7e34630
   2034c:	strtmi	lr, [r1], -r4, lsl #22
   20350:	strtmi	r4, [r8], -r2, lsl #12
   20354:	blx	bdc398 <ftello64@plt+0xbd881c>
   20358:	ldmdbmi	r0, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
   2035c:			; <UNDEFINED> instruction: 0x46484652
   20360:			; <UNDEFINED> instruction: 0xf7e24479
   20364:	strmi	lr, [r3], ip, asr #30
   20368:			; <UNDEFINED> instruction: 0xf47f2800
   2036c:	stmdbmi	ip, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp, pc}^
   20370:	ldrbmi	r2, [sp], -r5, lsl #4
   20374:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20378:			; <UNDEFINED> instruction: 0xf7e24479
   2037c:			; <UNDEFINED> instruction: 0xf00fef5c
   20380:	ldrb	pc, [r4], r7, ror #19	; <UNPREDICTABLE>
   20384:			; <UNDEFINED> instruction: 0xf04f2001
   20388:			; <UNDEFINED> instruction: 0xf7e30900
   2038c:	strmi	lr, [r5], -r8, ror #17
   20390:	cdp	7, 5, cr15, cr8, cr2, {7}
   20394:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr}
   20398:	mcrge	4, 6, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   2039c:	svclt	0x00181e28
   203a0:	ldrb	r2, [r2], r1
   203a4:			; <UNDEFINED> instruction: 0x26014610
   203a8:	svc	0x0020f7e2
   203ac:	strcs	pc, [r0], -r0, asr #5
   203b0:	ldmdbmi	ip!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   203b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   203b8:	svc	0x003cf7e2
   203bc:	strtmi	r4, [r8], -r6, lsl #12
   203c0:	b	ff25e354 <ftello64@plt+0xff25a7d8>
   203c4:	strmi	r4, [r2], -r1, lsr #12
   203c8:			; <UNDEFINED> instruction: 0xf00f4630
   203cc:			; <UNDEFINED> instruction: 0xe6ccf9f3
   203d0:	stmdb	ip!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   203d4:	ldmdbmi	r4!, {r3, r6, r8, r9, ip, sp, pc}
   203d8:	andcs	fp, r5, #805306376	; 0x30000008
   203dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   203e0:	strvc	pc, [r0], -r3, asr #32
   203e4:	svc	0x0026f7e2
   203e8:	ldrtmi	r4, [r0], -r5, lsl #12
   203ec:			; <UNDEFINED> instruction: 0xf7e3e7ad
   203f0:	mvnslt	lr, lr, lsl r9
   203f4:	bmi	b8c000 <ftello64@plt+0xb88484>
   203f8:	addlt	r4, r6, #78643200	; 0x4b00000
   203fc:			; <UNDEFINED> instruction: 0x4638447a
   20400:			; <UNDEFINED> instruction: 0xf0462140
   20404:			; <UNDEFINED> instruction: 0xf7e37600
   20408:	stmdbmi	r9!, {r1, r2, r9, fp, sp, lr, pc}
   2040c:	strtmi	r2, [r8], -r5, lsl #4
   20410:			; <UNDEFINED> instruction: 0xf7e24479
   20414:			; <UNDEFINED> instruction: 0x4605ef10
   20418:			; <UNDEFINED> instruction: 0xf7e34630
   2041c:			; <UNDEFINED> instruction: 0x4639ea9c
   20420:	strtmi	r4, [r8], -r2, lsl #12
   20424:			; <UNDEFINED> instruction: 0xf9c6f00f
   20428:	stmdbmi	r2!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   2042c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   20430:	cdpge	7, 0, cr14, cr1, cr2, {6}
   20434:	strbmi	r4, [fp], -r0, lsr #20
   20438:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
   2043c:			; <UNDEFINED> instruction: 0xf7e34630
   20440:	ldmdbmi	lr, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   20444:	strtmi	r2, [r8], -r5, lsl #4
   20448:			; <UNDEFINED> instruction: 0xf7e24479
   2044c:			; <UNDEFINED> instruction: 0x4681eef4
   20450:			; <UNDEFINED> instruction: 0xf7e34628
   20454:	ldrtmi	lr, [r1], -r0, lsl #21
   20458:	strbmi	r4, [r8], -r2, lsl #12
   2045c:			; <UNDEFINED> instruction: 0xf9aaf00f
   20460:			; <UNDEFINED> instruction: 0xf7e2e683
   20464:	strcs	lr, [r0, #-3840]	; 0xfffff100
   20468:	ldrbt	r4, [lr], -ip, lsr #12
   2046c:			; <UNDEFINED> instruction: 0x00034ab0
   20470:	andeq	r0, r0, r8, lsl #8
   20474:	andeq	r4, r3, r6, lsr #21
   20478:	andeq	r0, r0, r4, asr r4
   2047c:	andeq	pc, r1, r4, ror #5
   20480:			; <UNDEFINED> instruction: 0x0001a6b4
   20484:	andeq	r4, r3, sl, lsr #20
   20488:	andeq	sl, r1, lr, lsl #12
   2048c:	andeq	pc, r1, r6, lsl #4
   20490:			; <UNDEFINED> instruction: 0x0001f1bc
   20494:	andeq	pc, r1, ip, asr #2
   20498:	strdeq	pc, [r1], -r4
   2049c:	andeq	fp, r1, r4, lsr #28
   204a0:	andeq	pc, r1, r4, lsl #1
   204a4:	andeq	pc, r1, sl, ror r0	; <UNPREDICTABLE>
   204a8:	andeq	pc, r1, r2, asr r0	; <UNPREDICTABLE>
   204ac:	andeq	sp, r1, r0, lsr r5
   204b0:	andeq	sl, r1, r8, ror #25
   204b4:	andeq	pc, r1, r2
   204b8:	strdeq	sp, [r1], -r2
   204bc:			; <UNDEFINED> instruction: 0x0001acb0
   204c0:	svcmi	0x00f0e92d
   204c4:			; <UNDEFINED> instruction: 0xf8d04604
   204c8:	addslt	sl, fp, ip
   204cc:			; <UNDEFINED> instruction: 0x079cf8df
   204d0:			; <UNDEFINED> instruction: 0xf8df468b
   204d4:	ldrbtmi	r1, [r8], #-1948	; 0xfffff864
   204d8:			; <UNDEFINED> instruction: 0xf1aa9307
   204dc:			; <UNDEFINED> instruction: 0xf8df0374
   204e0:	stmdapl	r1, {r2, r4, r7, r8, r9, sl, pc}^
   204e4:	svceq	0x006df1ba
   204e8:	blcs	90150 <ftello64@plt+0x8c5d4>
   204ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   204f0:	stmdavs	r9, {r3, r4, r5, r6, r7, sl, lr}
   204f4:			; <UNDEFINED> instruction: 0xf04f9119
   204f8:	svclt	0x00880100
   204fc:	stmib	sp, {r1, r3, r4, r7, r9, sl, lr}^
   20500:	bcs	2d130 <ftello64@plt+0x295b4>
   20504:	cmphi	r4, r0	; <UNPREDICTABLE>
   20508:	blcs	3ee9c <ftello64@plt+0x3b320>
   2050c:	adchi	pc, sp, r0, asr #32
   20510:	blcs	47134 <ftello64@plt+0x435b8>
   20514:	sbchi	pc, sl, #64	; 0x40
   20518:	svceq	0x0000f1ba
   2051c:	subshi	pc, r5, #0
   20520:	blcs	3a5b4 <ftello64@plt+0x36a38>
   20524:	tsthi	sl, r0	; <UNPREDICTABLE>
   20528:			; <UNDEFINED> instruction: 0x574cf8df
   2052c:	andge	pc, r8, sp, asr #17
   20530:	ldrbtmi	r4, [sp], #-1730	; 0xfffff93e
   20534:	stmdbvs	r2, {r0, r1, r2, r6, sp, lr, pc}
   20538:	blvs	676b8 <ftello64@plt+0x63b3c>
   2053c:	tstvs	r2, r1, lsl #4
   20540:	addvs	r6, r6, #1081344	; 0x108000
   20544:	andeq	pc, r0, #-2147483632	; 0x80000010
   20548:	stfple	f6, [lr], {66}	; 0x42
   2054c:	ldrdvc	pc, [r0], -fp
   20550:	ldmib	r7, {r0, r1, r2, r6, r8, ip, sp, pc}^
   20554:	addsmi	r3, r3, #268435456	; 0x10000000
   20558:	rscshi	pc, r8, r0
   2055c:	movwcc	r1, #6394	; 0x18fa
   20560:	tstvc	r6, #123	; 0x7b
   20564:	ldrmi	r9, [sl], -r2, lsl #22
   20568:	movweq	pc, #53670	; 0xd1a6	; <UNPREDICTABLE>
   2056c:			; <UNDEFINED> instruction: 0xf383fab3
   20570:	b	13eaf2c <ftello64@plt+0x13e73b0>
   20574:	svclt	0x00081353
   20578:	ldmiblt	r3!, {r8, r9, sp}^
   2057c:	mvnlt	r9, fp, lsl #30
   20580:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   20584:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   20588:	ldrdeq	lr, [r6, -r3]
   2058c:	movweq	lr, #6736	; 0x1a50
   20590:	ldmib	r5, {r2, r3, ip, lr, pc}^
   20594:			; <UNDEFINED> instruction: 0xf1133200
   20598:			; <UNDEFINED> instruction: 0xf1420801
   2059c:	strbmi	r0, [r0, #-2304]	; 0xfffff700
   205a0:	movweq	lr, #39793	; 0x9b71
   205a4:	stmdbhi	r0, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   205a8:	rschi	pc, pc, #192, 4
   205ac:			; <UNDEFINED> instruction: 0x46304639
   205b0:	svc	0x0022f7e2
   205b4:			; <UNDEFINED> instruction: 0xf0003001
   205b8:	stmdavs	r3!, {r0, r1, r2, r4, r5, r7, r9, pc}
   205bc:	eorvs	r3, r3, r1, lsl #22
   205c0:			; <UNDEFINED> instruction: 0xf0002b00
   205c4:	stmdavs	r0!, {r1, r3, r6, r7, pc}^
   205c8:	ldmdblt	fp, {r0, r1, r9, fp, sp, lr}
   205cc:	andcc	lr, sl, #208, 18	; 0x340000
   205d0:	movsle	r4, #805306377	; 0x30000009
   205d4:	stc2l	0, cr15, [r0, #80]!	; 0x50
   205d8:	strmi	r1, [r6], -r7, asr #24
   205dc:			; <UNDEFINED> instruction: 0x46d0d1b6
   205e0:	stmda	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   205e4:			; <UNDEFINED> instruction: 0xf0402800
   205e8:			; <UNDEFINED> instruction: 0xf8df827b
   205ec:	stmdavs	r1!, {r2, r4, r7, r9, sl}
   205f0:	cfstrsls	mvf4, [r7, #-480]	; 0xfffffe20
   205f4:			; <UNDEFINED> instruction: 0xf8def00f
   205f8:			; <UNDEFINED> instruction: 0xf7e22001
   205fc:			; <UNDEFINED> instruction: 0xf7e2efb0
   20600:	cmnlt	r0, r2, asr lr
   20604:			; <UNDEFINED> instruction: 0xf0002d00
   20608:	strtmi	r8, [r8], -r9, asr #1
   2060c:	stmib	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20610:			; <UNDEFINED> instruction: 0x1670f8df
   20614:			; <UNDEFINED> instruction: 0x46024479
   20618:			; <UNDEFINED> instruction: 0x066cf8df
   2061c:			; <UNDEFINED> instruction: 0xf00f4478
   20620:	blls	31e94c <ftello64@plt+0x31add0>
   20624:	andcs	fp, r1, fp, ror r1
   20628:	svc	0x0098f7e2
   2062c:	addmi	r9, r3, #11264	; 0x2c00
   20630:			; <UNDEFINED> instruction: 0xf8dfd009
   20634:			; <UNDEFINED> instruction: 0xf8582648
   20638:	ldmdbvs	r2, {r1, sp}^
   2063c:	mulle	r2, r3, r2
   20640:			; <UNDEFINED> instruction: 0xf7e24618
   20644:	stmdals	sl, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   20648:	ldcl	7, cr15, [r0, #904]	; 0x388
   2064c:			; <UNDEFINED> instruction: 0x263cf8df
   20650:			; <UNDEFINED> instruction: 0x361cf8df
   20654:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20658:	blls	67a6c8 <ftello64@plt+0x676b4c>
   2065c:			; <UNDEFINED> instruction: 0xf040405a
   20660:			; <UNDEFINED> instruction: 0x462882fc
   20664:	pop	{r0, r1, r3, r4, ip, sp, pc}
   20668:	blls	204630 <ftello64@plt+0x200ab4>
   2066c:			; <UNDEFINED> instruction: 0xf0402b00
   20670:			; <UNDEFINED> instruction: 0xf1ba80bc
   20674:			; <UNDEFINED> instruction: 0xf0000f00
   20678:			; <UNDEFINED> instruction: 0xf8df813d
   2067c:	ldrbtmi	r5, [sp], #-1556	; 0xfffff9ec
   20680:	bvs	fa808 <ftello64@plt+0xf6c8c>
   20684:			; <UNDEFINED> instruction: 0xf0402b00
   20688:	ldmib	r0, {r1, r3, r4, r5, r6, r8, pc}^
   2068c:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   20690:	cmnhi	r5, r0, lsl #1	; <UNPREDICTABLE>
   20694:	mrrcne	9, 0, r6, lr, cr2	; <UNPREDICTABLE>
   20698:	andcc	r6, r1, #1024	; 0x400
   2069c:	stmdbvs	r2, {r1, r8, sp, lr}^
   206a0:			; <UNDEFINED> instruction: 0xf1426286
   206a4:	mrsvs	r0, (UNDEF: 98)
   206a8:			; <UNDEFINED> instruction: 0xf8db5cce
   206ac:	mrslt	r7, (UNDEF: 71)
   206b0:	andcc	lr, r1, #3522560	; 0x35c000
   206b4:			; <UNDEFINED> instruction: 0xf0004293
   206b8:	ldmne	sl!, {r0, r3, r5, r6, r8, pc}^
   206bc:	rsbsvs	r3, fp, r1, lsl #6
   206c0:			; <UNDEFINED> instruction: 0xf1a67316
   206c4:			; <UNDEFINED> instruction: 0xf1ba030d
   206c8:	blx	fece4484 <ftello64@plt+0xfece0908>
   206cc:	b	141d4e0 <ftello64@plt+0x1419964>
   206d0:	svclt	0x00081353
   206d4:	blcs	292dc <ftello64@plt+0x25760>
   206d8:	svcls	0x000bd1d2
   206dc:	sbcle	r2, pc, r0, lsl #30
   206e0:	ldrcc	pc, [r8, #2271]	; 0x8df
   206e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   206e8:	ldrdeq	lr, [r6, -r3]
   206ec:	movweq	lr, #6736	; 0x1a50
   206f0:	ldmib	r5, {r0, r1, r2, r3, ip, lr, pc}^
   206f4:	movwcc	r3, #4608	; 0x1200
   206f8:			; <UNDEFINED> instruction: 0xf1429304
   206fc:	movwls	r0, #21248	; 0x5300
   20700:	movwcs	lr, #18909	; 0x49dd
   20704:	stmib	r5, {r4, r7, r9, lr}^
   20708:	bl	1c69310 <ftello64@plt+0x1c65794>
   2070c:	vsubw.s8	q8, q0, d3
   20710:	ldrtmi	r8, [r9], -r8, asr #4
   20714:			; <UNDEFINED> instruction: 0xf7e24630
   20718:	andcc	lr, r1, r0, ror lr
   2071c:	stmdals	fp, {r4, r5, r7, r8, ip, lr, pc}
   20720:	stc	7, cr15, [ip, #904]!	; 0x388
   20724:			; <UNDEFINED> instruction: 0xf0402800
   20728:			; <UNDEFINED> instruction: 0xf6438284
   2072c:	vshr.s64	<illegal reg q11.5>, <illegal reg q15.5>, #64
   20730:	stmdbls	sl, {sp}
   20734:	tstls	r2, r5, lsl #12
   20738:	stmdb	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2073c:	strmi	r9, [r2], -r2, lsl #18
   20740:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   20744:			; <UNDEFINED> instruction: 0xf00f4478
   20748:	smmulr	r5, r5, r8
   2074c:	ldrtmi	r2, [r8], -r0, lsl #4
   20750:			; <UNDEFINED> instruction: 0xf7e24611
   20754:	ldmdavs	fp!, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
   20758:	ldrbmi	lr, [r0], r0, lsl #14
   2075c:	orrslt	r9, r3, fp, lsl #22
   20760:			; <UNDEFINED> instruction: 0xf7e22001
   20764:	blls	31c35c <ftello64@plt+0x3187e0>
   20768:	andle	r4, ip, r3, lsl #5
   2076c:	strcs	pc, [ip, #-2271]	; 0xfffff721
   20770:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   20774:	addsmi	r6, r3, #1343488	; 0x148000
   20778:	ldrmi	sp, [r8], -r5
   2077c:	cdp	7, 4, cr15, cr8, cr2, {7}
   20780:			; <UNDEFINED> instruction: 0xf0402800
   20784:			; <UNDEFINED> instruction: 0x200181b2
   20788:	movwls	r2, #45824	; 0xb300
   2078c:	cdp	7, 14, cr15, cr6, cr2, {7}
   20790:	stc	7, cr15, [r8, #904]	; 0x388
   20794:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20798:	svcge	0x0043f43f
   2079c:	svc	0x0046f7e2
   207a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   207a4:	svcge	0x0032f43f
   207a8:	andcs	pc, r0, r0, asr #5
   207ac:	str	r4, [sp, -r5, lsl #12]!
   207b0:			; <UNDEFINED> instruction: 0xf7fe4615
   207b4:			; <UNDEFINED> instruction: 0xf104fe07
   207b8:	stmdacs	r0, {r3, r4, r9, sl}
   207bc:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   207c0:	blge	2caff4 <ftello64@plt+0x2c7478>
   207c4:	ldrtmi	r9, [r0], -r0, lsl #4
   207c8:	stmdbvs	r1!, {r1, r5, r6, fp, sp, lr}^
   207cc:	stc2	7, cr15, [sl], {255}	; 0xff
   207d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   207d4:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {1}
   207d8:			; <UNDEFINED> instruction: 0xf7e22001
   207dc:			; <UNDEFINED> instruction: 0xf7e2eec0
   207e0:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   207e4:	svcge	0x001df43f
   207e8:			; <UNDEFINED> instruction: 0xf8dfe70f
   207ec:	strcs	r9, [r0, #-1196]	; 0xfffffb54
   207f0:	stmdavs	r0!, {r0, r3, r4, r5, r6, r7, sl, lr}^
   207f4:	blcs	3b008 <ftello64@plt+0x3748c>
   207f8:	ldmib	r0, {r0, r1, r3, r6, r8, ip, lr, pc}^
   207fc:	addsmi	r2, sl, #671088640	; 0x28000000
   20800:	stmdbvs	r3, {r0, r1, r2, r6, r9, ip, lr, pc}
   20804:	blvs	67964 <ftello64@plt+0x63de8>
   20808:	tstvs	r3, r1, lsl #6
   2080c:	addvs	r6, r6, #1097728	; 0x10c000
   20810:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   20814:	stfpls	f6, [lr], {67}	; 0x43
   20818:	mvnslt	r9, fp, lsl #30
   2081c:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20820:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20824:	ldrdeq	lr, [r6, -r3]
   20828:	movweq	lr, #6736	; 0x1a50
   2082c:	ldmib	r9, {r0, r1, r2, r3, ip, lr, pc}^
   20830:	movwcc	r3, #4608	; 0x1200
   20834:			; <UNDEFINED> instruction: 0xf1429302
   20838:	movwls	r0, #13056	; 0x3300
   2083c:	movwcs	lr, #10717	; 0x29dd
   20840:	stmib	r9, {r4, r7, r9, lr}^
   20844:	bl	1c6944c <ftello64@plt+0x1c658d0>
   20848:	vsubw.s8	q8, q0, d3
   2084c:	ldrtmi	r8, [r9], -r2, ror #2
   20850:			; <UNDEFINED> instruction: 0xf7e24630
   20854:	ldrdcc	lr, [r1], -r2
   20858:	teqhi	r0, r0	; <UNPREDICTABLE>
   2085c:	ldrdvc	pc, [r0], -fp
   20860:	sbcle	r2, r6, r0, lsl #30
   20864:	eorle	r2, r2, r2, lsl #26
   20868:	eorsle	r2, r3, r0, lsl #26
   2086c:	andsle	r2, ip, sl, lsl #28
   20870:	andcc	lr, r1, #3522560	; 0x35c000
   20874:			; <UNDEFINED> instruction: 0xf0004293
   20878:	ldmne	sl!, {r0, r7, r8, pc}^
   2087c:	rsbsvs	r3, fp, r1, lsl #6
   20880:	addsmi	r2, lr, #872415232	; 0x34000000
   20884:			; <UNDEFINED> instruction: 0xd1297313
   20888:	strcs	r6, [r1, #-2144]	; 0xfffff7a0
   2088c:	blcs	3b0a0 <ftello64@plt+0x37524>
   20890:			; <UNDEFINED> instruction: 0xf014d0b3
   20894:	mcrrne	12, 8, pc, r3, cr1	; <UNPREDICTABLE>
   20898:			; <UNDEFINED> instruction: 0xd1bd4606
   2089c:	rsbvs	r2, r3, r0, lsl #6
   208a0:	blcs	474d4 <ftello64@plt+0x43958>
   208a4:	svcge	0x005cf47f
   208a8:	strcs	lr, [r2, #-1901]	; 0xfffff893
   208ac:	ldmib	r7, {r0, r5, r7, r8, r9, sl, sp, lr, pc}^
   208b0:	addsmi	r3, r3, #268435456	; 0x10000000
   208b4:	shadd16mi	fp, sp, r8
   208b8:	ldmne	r9!, {r1, r2, r4, r5, r6, ip, lr, pc}^
   208bc:	rsbsvs	r3, fp, r1, lsl #6
   208c0:	movwvc	r2, #45837	; 0xb30d
   208c4:	addsmi	r6, r3, #7012352	; 0x6b0000
   208c8:	stmiane	sl!, {r3, r4, r5, r6, ip, lr, pc}^
   208cc:	rsbvs	r3, fp, r1, lsl #6
   208d0:	tstvc	r3, #671088640	; 0x28000000
   208d4:	sbcsle	r2, r7, sp, lsl #28
   208d8:	rscle	r2, r6, sl, lsl #28
   208dc:	ldrdpl	pc, [r0], -fp
   208e0:	andcc	lr, r1, #3489792	; 0x354000
   208e4:			; <UNDEFINED> instruction: 0xd0584293
   208e8:	movwcc	r1, #6378	; 0x18ea
   208ec:	strcs	r6, [r0, #-107]	; 0xffffff95
   208f0:			; <UNDEFINED> instruction: 0xe77e7316
   208f4:	andmi	pc, r0, pc, asr #8
   208f8:	bl	11de888 <ftello64@plt+0x11dad0c>
   208fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   20900:			; <UNDEFINED> instruction: 0x81adf000
   20904:	strtmi	r4, [r5], -r5, ror #31
   20908:	vst3.16	{d20-d22}, [pc :256]
   2090c:	stmdavs	r8!, {r9, lr}^
   20910:			; <UNDEFINED> instruction: 0xf0144631
   20914:	mcrrne	12, 9, pc, r2, cr11	; <UNPREDICTABLE>
   20918:	eorle	r4, fp, r4, lsl #12
   2091c:	ldrdeq	pc, [r0], -fp
   20920:			; <UNDEFINED> instruction: 0x4622b118
   20924:			; <UNDEFINED> instruction: 0xf7e24631
   20928:			; <UNDEFINED> instruction: 0xf8ddec54
   2092c:			; <UNDEFINED> instruction: 0xf1bcc02c
   20930:	andsle	r0, ip, r0, lsl #30
   20934:			; <UNDEFINED> instruction: 0xf8584bd1
   20938:	ldmib	r3, {r0, r1, ip, sp}^
   2093c:	b	1420d5c <ftello64@plt+0x141d1e0>
   20940:	andle	r0, fp, r1, lsl #6
   20944:	movwcs	lr, #2519	; 0x9d7
   20948:	bl	10e6d98 <ftello64@plt+0x10e321c>
   2094c:	addsmi	r7, r0, #228, 6	; 0x90000003
   20950:	movwcs	lr, #2503	; 0x9c7
   20954:	movweq	lr, #15217	; 0x3b71
   20958:	cmnhi	r1, r0, asr #5	; <UNPREDICTABLE>
   2095c:	strtmi	r4, [r2], -r3, ror #12
   20960:	ldrtmi	r2, [r0], -r1, lsl #2
   20964:	mrrc	7, 14, pc, lr, cr2	; <UNPREDICTABLE>
   20968:			; <UNDEFINED> instruction: 0xf0404284
   2096c:			; <UNDEFINED> instruction: 0xf5b48148
   20970:	ble	ff2b4578 <ftello64@plt+0xff2b09fc>
   20974:			; <UNDEFINED> instruction: 0x462c4630
   20978:	ldc	7, cr15, [r8], #-904	; 0xfffffc78
   2097c:			; <UNDEFINED> instruction: 0xf014e78e
   20980:	mcrrne	12, 0, pc, r1, cr11	; <UNPREDICTABLE>
   20984:			; <UNDEFINED> instruction: 0xf47f4606
   20988:			; <UNDEFINED> instruction: 0xe787ae90
   2098c:	ldrtmi	r2, [r8], -r0, lsl #4
   20990:			; <UNDEFINED> instruction: 0xf7e24611
   20994:	ldmdavs	fp!, {r1, r2, r3, r4, sl, fp, sp, lr, pc}^
   20998:	andcs	lr, r0, #149946368	; 0x8f00000
   2099c:	ldrmi	r4, [r1], -r8, lsr #12
   209a0:	ldc	7, cr15, [r6], {226}	; 0xe2
   209a4:	ldr	r6, [pc, fp, ror #16]
   209a8:	ldrtmi	r2, [r8], -r0, lsl #4
   209ac:			; <UNDEFINED> instruction: 0xf7e24611
   209b0:			; <UNDEFINED> instruction: 0xf8dbec10
   209b4:	ldmdavs	fp!, {ip, lr}^
   209b8:	ldrb	r6, [lr, -sl, lsr #17]!
   209bc:	strtmi	r2, [r8], -r0, lsl #4
   209c0:			; <UNDEFINED> instruction: 0xf7e24611
   209c4:	stmdavs	fp!, {r1, r2, sl, fp, sp, lr, pc}^
   209c8:	vst1.16	{d30}, [pc :256]
   209cc:			; <UNDEFINED> instruction: 0xf7e24000
   209d0:	stmdavs	r2!, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
   209d4:	bcs	321f4 <ftello64@plt+0x2e678>
   209d8:	adcshi	pc, ip, r0
   209dc:	ldrbtmi	r4, [pc], #-4016	; 209e4 <ftello64@plt+0x1ce68>
   209e0:	blmi	fe9d8a70 <ftello64@plt+0xfe9d4ef4>
   209e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   209e8:	ldrdeq	lr, [r6, -r3]
   209ec:	movweq	lr, #6736	; 0x1a50
   209f0:	ldmib	r7, {r0, r1, r3, ip, lr, pc}^
   209f4:	ldmdbne	r2, {r8, r9, sp}^
   209f8:	mvnvc	lr, #68608	; 0x10c00
   209fc:	stmib	r7, {r4, r7, r9, lr}^
   20a00:	bl	1c69608 <ftello64@plt+0x1c65a8c>
   20a04:	vsubw.s8	q8, q0, d3
   20a08:	strbtmi	r8, [r3], -ip, ror #1
   20a0c:	tstcs	r1, sl, lsr #12
   20a10:			; <UNDEFINED> instruction: 0xf7e24630
   20a14:	addmi	lr, r5, #8, 24	; 0x800
   20a18:	sbchi	pc, lr, r0, asr #32
   20a1c:	bne	6baab0 <ftello64@plt+0x6b6f34>
   20a20:	bcs	38ab0 <ftello64@plt+0x34f34>
   20a24:	addshi	pc, r6, r0
   20a28:	svcmi	0x0000f5b2
   20a2c:	ldrtmi	r6, [r1], -r0, ror #16
   20a30:			; <UNDEFINED> instruction: 0xf44fbf28
   20a34:			; <UNDEFINED> instruction: 0xf0144200
   20a38:	strmi	pc, [r5], -r9, lsl #24
   20a3c:			; <UNDEFINED> instruction: 0xf0001c68
   20a40:			; <UNDEFINED> instruction: 0xf8db808d
   20a44:	tstlt	r8, r0
   20a48:	ldrtmi	r4, [r1], -sl, lsr #12
   20a4c:	bl	ff05e9dc <ftello64@plt+0xff05ae60>
   20a50:	ldrdgt	pc, [ip], -sp	; <UNPREDICTABLE>
   20a54:	svceq	0x0000f1bc
   20a58:	strtmi	sp, [r8], -r3, asr #3
   20a5c:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
   20a60:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   20a64:	ldcl	7, cr15, [sl, #-904]!	; 0xfffffc78
   20a68:	ldc	7, cr15, [ip], {226}	; 0xe2
   20a6c:	bmi	fe37af10 <ftello64@plt+0xfe377394>
   20a70:	blvc	8e8f40 <ftello64@plt+0x8e53c4>
   20a74:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   20a78:			; <UNDEFINED> instruction: 0xf7e29700
   20a7c:	strls	lr, [r0, #-3788]	; 0xfffff134
   20a80:	stmdbvs	r3!, {r0, r3, r6, r9, sl, lr}^
   20a84:	subcs	r4, sl, r2, lsr r6
   20a88:			; <UNDEFINED> instruction: 0xff76f7fe
   20a8c:	blcs	3f420 <ftello64@plt+0x3b8a4>
   20a90:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {3}
   20a94:	teqcs	r2, r4, lsl #21
   20a98:	strbmi	r6, [r8], -r3, lsr #16
   20a9c:			; <UNDEFINED> instruction: 0xf7e2447a
   20aa0:			; <UNDEFINED> instruction: 0x4649eeba
   20aa4:			; <UNDEFINED> instruction: 0xf7fe204b
   20aa8:	str	pc, [r9], r1, lsl #28
   20aac:	strcs	r4, [r6, #-2175]!	; 0xfffff781
   20ab0:	strcs	pc, [r0, #-704]	; 0xfffffd40
   20ab4:			; <UNDEFINED> instruction: 0xf00e4478
   20ab8:			; <UNDEFINED> instruction: 0xe68dfe7d
   20abc:	ldc	7, cr15, [r6, #904]!	; 0x388
   20ac0:	tstlt	r0, r5, lsl #12
   20ac4:	andcs	pc, r0, r0, asr #5
   20ac8:	stmdbls	sl, {r0, r2, r9, sl, lr}
   20acc:			; <UNDEFINED> instruction: 0xf7e29102
   20ad0:	stmdbls	r2, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
   20ad4:	ldmdami	r6!, {r1, r9, sl, lr}^
   20ad8:			; <UNDEFINED> instruction: 0xf00e4478
   20adc:	str	pc, [fp, #3691]	; 0xe6b
   20ae0:			; <UNDEFINED> instruction: 0xf040b280
   20ae4:	movwls	r7, #29440	; 0x7300
   20ae8:			; <UNDEFINED> instruction: 0xf7e2e57f
   20aec:	strmi	lr, [r5], -r0, lsr #27
   20af0:	vorr.i32	d27, #0	; 0x00000000
   20af4:	strmi	r2, [r5], -r0
   20af8:	tstls	r2, sl, lsl #18
   20afc:	svc	0x002af7e2
   20b00:	strmi	r9, [r2], -r2, lsl #18
   20b04:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   20b08:	cdp2	0, 5, cr15, cr4, cr14, {0}
   20b0c:	movwls	r2, #45824	; 0xb300
   20b10:	bmi	1a9a0e0 <ftello64@plt+0x1a96564>
   20b14:	stmdami	r9!, {r0, r1, r6, r8, sl, sp}^
   20b18:	strcs	pc, [r0, #-704]	; 0xfffffd40
   20b1c:	ldrbtmi	r9, [sl], #-2314	; 0xfffff6f6
   20b20:			; <UNDEFINED> instruction: 0xf00e4478
   20b24:	ldrb	pc, [r7], -r7, asr #28	; <UNPREDICTABLE>
   20b28:	ldrbmi	r9, [r0], fp, lsl #16
   20b2c:	bl	fe9deabc <ftello64@plt+0xfe9daf40>
   20b30:	cmnle	r9, r0, lsl #16
   20b34:	rscsvc	pc, pc, r3, asr #12
   20b38:	andcs	pc, r0, r0, asr #5
   20b3c:	strmi	r9, [r5], -sl, lsl #18
   20b40:			; <UNDEFINED> instruction: 0xf7e29102
   20b44:	stmdbls	r2, {r3, r8, r9, sl, fp, sp, lr, pc}
   20b48:	ldmdami	sp, {r1, r9, sl, lr}^
   20b4c:			; <UNDEFINED> instruction: 0xf00e4478
   20b50:	ldrb	pc, [r1, #-3633]	; 0xfffff1cf	; <UNPREDICTABLE>
   20b54:			; <UNDEFINED> instruction: 0xf7e24630
   20b58:	ldrb	lr, [pc, #2890]!	; 216aa <ftello64@plt+0x1db2e>
   20b5c:	stcl	7, cr15, [r6, #-904]!	; 0xfffffc78
   20b60:			; <UNDEFINED> instruction: 0xf045b285
   20b64:	stmdblt	r0, {r8, sl, ip, sp, lr}
   20b68:	ldmdami	r6, {r0, r2, r9, sl, lr}^
   20b6c:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   20b70:	cdp2	0, 2, cr15, cr0, cr14, {0}
   20b74:			; <UNDEFINED> instruction: 0xf7e24630
   20b78:	ldr	lr, [sp, #-2874]!	; 0xfffff4c6
   20b7c:	ldrtmi	r2, [r8], -r0, lsl #4
   20b80:			; <UNDEFINED> instruction: 0xf7e24611
   20b84:	ldmdavs	fp!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}^
   20b88:	bmi	141a56c <ftello64@plt+0x14169f0>
   20b8c:	stmdami	pc, {r4, r6, r7, r9, sl, lr}^	; <UNPREDICTABLE>
   20b90:	stmdbls	sl, {r0, r1, r6, r8, sl, sp}
   20b94:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   20b98:	strcs	pc, [r0, #-704]	; 0xfffffd40
   20b9c:	cdp2	0, 0, cr15, cr10, cr14, {0}
   20ba0:	bmi	131a410 <ftello64@plt+0x1316894>
   20ba4:	stmdami	fp, {r0, r1, r6, r8, sl, sp}^
   20ba8:	strcs	pc, [r0, #-704]	; 0xfffffd40
   20bac:	ldrbtmi	r9, [sl], #-2314	; 0xfffff6f6
   20bb0:			; <UNDEFINED> instruction: 0xf00e4478
   20bb4:			; <UNDEFINED> instruction: 0xe60ffdff
   20bb8:	ldc	7, cr15, [r8, #-904]!	; 0xfffffc78
   20bbc:	tstlt	r0, r5, lsl #12
   20bc0:	andcs	pc, r0, r0, asr #5
   20bc4:	stmdbls	sl, {r0, r2, r9, sl, lr}
   20bc8:			; <UNDEFINED> instruction: 0xf7e29102
   20bcc:	stmdbls	r2, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
   20bd0:	stmdami	r1, {r1, r9, sl, lr}^
   20bd4:			; <UNDEFINED> instruction: 0xf00e4478
   20bd8:	ldrtmi	pc, [r0], -sp, ror #27	; <UNPREDICTABLE>
   20bdc:	bl	1deb6c <ftello64@plt+0x1daff0>
   20be0:	bmi	fda010 <ftello64@plt+0xfd6494>
   20be4:	ldmdami	lr!, {r0, r1, r6, r8, sl, sp}
   20be8:	strcs	pc, [r0, #-704]	; 0xfffffd40
   20bec:	ldrbtmi	r9, [sl], #-2314	; 0xfffff6f6
   20bf0:			; <UNDEFINED> instruction: 0xf00e4478
   20bf4:			; <UNDEFINED> instruction: 0x4630fddf
   20bf8:	b	ffe5eb88 <ftello64@plt+0xffe5b00c>
   20bfc:			; <UNDEFINED> instruction: 0xf7e2e5ec
   20c00:			; <UNDEFINED> instruction: 0x4605ed16
   20c04:	vorr.i32	d27, #0	; 0x00000000
   20c08:	strmi	r2, [r5], -r0
   20c0c:	tstls	r2, sl, lsl #18
   20c10:	cdp	7, 10, cr15, cr0, cr2, {7}
   20c14:	strmi	r9, [r2], -r2, lsl #18
   20c18:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   20c1c:	stc2l	0, cr15, [sl, #56]	; 0x38
   20c20:			; <UNDEFINED> instruction: 0xf7e24630
   20c24:	strbt	lr, [r7], #2788	; 0xae4
   20c28:	stc	7, cr15, [r0, #-904]	; 0xfffffc78
   20c2c:	addle	r2, r5, r0, lsl #16
   20c30:			; <UNDEFINED> instruction: 0xf7e2e782
   20c34:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   20c38:	cfldrdge	mvd15, [fp, #-252]!	; 0xffffff04
   20c3c:	bmi	ada220 <ftello64@plt+0xad66a4>
   20c40:	stmdami	sl!, {r0, r1, r6, r8, sl, sp}
   20c44:	strcs	pc, [r0, #-704]	; 0xfffffd40
   20c48:	ldrbtmi	r9, [sl], #-2314	; 0xfffff6f6
   20c4c:			; <UNDEFINED> instruction: 0xf00e4478
   20c50:			; <UNDEFINED> instruction: 0x4630fdb1
   20c54:	b	ff2debe4 <ftello64@plt+0xff2db068>
   20c58:			; <UNDEFINED> instruction: 0xf7e2e5be
   20c5c:			; <UNDEFINED> instruction: 0xf7e2eb04
   20c60:	smlattlt	r8, r6, ip, lr
   20c64:	andcs	pc, r0, r0, asr #5
   20c68:	strb	r4, [r5], #1541	; 0x605
   20c6c:	andeq	r4, r3, sl, asr #13
   20c70:	andeq	r0, r0, r8, lsl #8
   20c74:			; <UNDEFINED> instruction: 0x000346b0
   20c78:	andeq	r5, r3, sl, asr #20
   20c7c:	andeq	r0, r0, r4, asr r4
   20c80:	muleq	r1, r0, lr
   20c84:	andeq	sp, r1, r4, lsr r3
   20c88:	andeq	lr, r1, ip, ror #29
   20c8c:	andeq	r4, r3, ip, asr #10
   20c90:	strdeq	r5, [r3], -lr
   20c94:	andeq	lr, r1, ip, lsl #27
   20c98:	andeq	r5, r3, ip, lsl #15
   20c9c:	andeq	r5, r3, r4, ror r6
   20ca0:	muleq	r3, lr, r5
   20ca4:	ldrdeq	lr, [r1], -r6
   20ca8:	andeq	pc, r1, ip, lsl #20
   20cac:	andeq	lr, r1, r0, lsr #19
   20cb0:	strdeq	lr, [r1], -r8
   20cb4:	andeq	sl, r1, r2, asr sl
   20cb8:	muleq	r1, r2, r9
   20cbc:			; <UNDEFINED> instruction: 0x0001e9b0
   20cc0:	andeq	lr, r1, r4, lsl #19
   20cc4:	andeq	lr, r1, r2, lsl r9
   20cc8:	andeq	lr, r1, ip, lsl r9
   20ccc:	andeq	lr, r1, sl, lsr r9
   20cd0:	andeq	lr, r1, r2, lsl #18
   20cd4:	andeq	lr, r1, ip, lsr r9
   20cd8:	strdeq	lr, [r1], -ip
   20cdc:	andeq	lr, r1, r2, asr #17
   20ce0:	andeq	lr, r1, r0, ror #17
   20ce4:			; <UNDEFINED> instruction: 0x0001e8b6
   20ce8:	andeq	lr, r1, r6, ror #16
   20cec:	andeq	lr, r1, r4, lsl #17
   20cf0:	svcmi	0x00f8e92d
   20cf4:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   20cf8:	strmi	r8, [pc], -r2, lsl #22
   20cfc:	ldrmi	r4, [r8], r6, lsl #12
   20d00:	stc2l	7, cr15, [r4, #976]	; 0x3d0
   20d04:	strtmi	r4, [r0], -r5, lsl #12
   20d08:	strtmi	r4, [r9], -r2, ror #24
   20d0c:			; <UNDEFINED> instruction: 0xf7f7447c
   20d10:			; <UNDEFINED> instruction: 0xb1b8ff59
   20d14:	strcs	r4, [r0], #-1666	; 0xfffff97e
   20d18:	ldrtmi	r4, [r9], -r3, asr #12
   20d1c:			; <UNDEFINED> instruction: 0x46524630
   20d20:			; <UNDEFINED> instruction: 0xf8f0f7ff
   20d24:			; <UNDEFINED> instruction: 0xf0134650
   20d28:			; <UNDEFINED> instruction: 0xf04ffe95
   20d2c:	strtmi	r0, [r0], -r0, lsl #18
   20d30:	b	175ecc0 <ftello64@plt+0x175b144>
   20d34:			; <UNDEFINED> instruction: 0xf7f44628
   20d38:	ldc	13, cr15, [sp], #772	; 0x304
   20d3c:	strbmi	r8, [r8], -r2, lsl #22
   20d40:	svchi	0x00f8e8bd
   20d44:	stmiapl	r3!, {r2, r4, r6, r8, r9, fp, lr}^
   20d48:	ldrsbls	pc, [r0], #-131	; 0xffffff7d	; <UNPREDICTABLE>
   20d4c:	svceq	0x0000f1b9
   20d50:	ldmdavs	fp, {r3, r4, ip, lr, pc}
   20d54:	andcs	fp, r0, r3, ror r9
   20d58:			; <UNDEFINED> instruction: 0xff8ef013
   20d5c:	bicsle	r2, r9, r0, lsl #16
   20d60:	vqdmulh.s<illegal width 8>	q10, q0, q7
   20d64:	stmdbmi	lr, {r1, r2, r4, r7, r9, sp}^
   20d68:	ldrbtmi	r4, [fp], #-2126	; 0xfffff7b2
   20d6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   20d70:	cdp2	0, 10, cr15, cr14, cr14, {0}
   20d74:	andcs	r4, r5, #76, 18	; 0x130000
   20d78:			; <UNDEFINED> instruction: 0xf7e24479
   20d7c:			; <UNDEFINED> instruction: 0xf00eea5c
   20d80:	strb	pc, [r8, r7, ror #25]!	; <UNPREDICTABLE>
   20d84:	andcs	r4, r5, #1196032	; 0x124000
   20d88:	ldrdlt	pc, [r4, -pc]!	; <UNPREDICTABLE>
   20d8c:			; <UNDEFINED> instruction: 0xf7e24479
   20d90:	ldrbtmi	lr, [fp], #2642	; 0xa52
   20d94:	blx	6dcdf2 <ftello64@plt+0x6d9276>
   20d98:			; <UNDEFINED> instruction: 0xf7e24648
   20d9c:	strbmi	lr, [r8], -r8, lsr #20
   20da0:	mrc2	0, 1, pc, cr12, cr5, {0}
   20da4:	andcs	r4, r5, #1097728	; 0x10c000
   20da8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   20dac:	b	10ded3c <ftello64@plt+0x10db1c0>
   20db0:	stmdami	r1, {r0, r9, sl, lr}^
   20db4:			; <UNDEFINED> instruction: 0xf7fe4478
   20db8:	strmi	pc, [r4], -r3, lsl #31
   20dbc:	mcr2	0, 2, pc, cr10, cr5, {0}	; <UNPREDICTABLE>
   20dc0:			; <UNDEFINED> instruction: 0xffdcf7fe
   20dc4:			; <UNDEFINED> instruction: 0x46494b3d
   20dc8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   20dcc:	bcc	45c5f4 <ftello64@plt+0x458a78>
   20dd0:	cdp2	0, 6, cr15, cr10, cr10, {0}
   20dd4:	strtmi	r4, [r0], -r3, lsl #12
   20dd8:			; <UNDEFINED> instruction: 0xf7e2461c
   20ddc:	blmi	e5b604 <ftello64@plt+0xe57a88>
   20de0:	mcr	4, 0, r4, cr8, cr11, {3}
   20de4:			; <UNDEFINED> instruction: 0x46203a90
   20de8:			; <UNDEFINED> instruction: 0xff46f013
   20dec:	cmplt	r8, r2, lsl #13
   20df0:			; <UNDEFINED> instruction: 0xf83ef015
   20df4:	mcr2	7, 2, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   20df8:	addle	r2, sp, r0, lsl #16
   20dfc:			; <UNDEFINED> instruction: 0xf0134650
   20e00:	andcs	pc, r1, r9, lsr #28
   20e04:	ldc	7, cr15, [r4, #904]	; 0x388
   20e08:	ldc	7, cr15, [ip], #-904	; 0xfffffc78
   20e0c:	strmi	r6, [r2], r2, lsl #16
   20e10:	andsle	r2, r6, r2, lsl #20
   20e14:	stc	7, cr15, [sl], {226}	; 0xe2
   20e18:	addlt	fp, r0, #16, 2
   20e1c:	stmdbvc	r0, {r6, ip, sp, lr, pc}
   20e20:	andcs	r4, r5, #40, 18	; 0xa0000
   20e24:	ldrbtmi	r2, [r9], #-0
   20e28:	b	15edb8 <ftello64@plt+0x15b23c>
   20e2c:			; <UNDEFINED> instruction: 0xf8da4606
   20e30:			; <UNDEFINED> instruction: 0xf7e20000
   20e34:	strtmi	lr, [r1], -r0, asr #22
   20e38:	ldrtmi	r4, [r0], -r2, lsl #12
   20e3c:	ldc2	0, cr15, [sl], #56	; 0x38
   20e40:			; <UNDEFINED> instruction: 0x4658e775
   20e44:	blx	ff0dcea0 <ftello64@plt+0xff0d9324>
   20e48:			; <UNDEFINED> instruction: 0xf7e24620
   20e4c:	ldrdcs	lr, [r0], -r0
   20e50:	stc2l	0, cr15, [r4, #84]!	; 0x54
   20e54:	cdp	2, 1, cr2, cr8, cr5, {0}
   20e58:	andcs	r1, r0, r0, lsl sl
   20e5c:	stmib	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20e60:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   20e64:			; <UNDEFINED> instruction: 0xf7fe0a90
   20e68:	strmi	pc, [r2], fp, lsr #30
   20e6c:	ldc2l	0, cr15, [r2, #84]!	; 0x54
   20e70:			; <UNDEFINED> instruction: 0xff84f7fe
   20e74:	ldrbmi	r2, [r0], -r0, lsl #2
   20e78:	cdp2	0, 1, cr15, cr6, cr10, {0}
   20e7c:	ldrbmi	r4, [r0], -r4, lsl #12
   20e80:	ldmib	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20e84:	blcs	3ef18 <ftello64@plt+0x3b39c>
   20e88:			; <UNDEFINED> instruction: 0xf04fd1ad
   20e8c:	vqdmlal.s<illegal width 8>	q8, d0, d1
   20e90:	strb	r2, [ip, -r0, lsl #18]
   20e94:	muleq	r3, r4, lr
   20e98:	andeq	r0, r0, r4, asr r4
   20e9c:	andeq	lr, r1, r6, asr #17
   20ea0:	andeq	lr, r1, r4, asr r8
   20ea4:	andeq	lr, r1, sl, ror #16
   20ea8:	andeq	lr, r1, r4, lsr r8
   20eac:	muleq	r1, r8, r7
   20eb0:	andeq	lr, r1, sl, ror #15
   20eb4:	muleq	r1, r2, r7
   20eb8:	andeq	lr, r1, ip, lsr #15
   20ebc:	andeq	lr, r1, r2, ror r7
   20ec0:	andeq	lr, r1, r0, lsl #15
   20ec4:	ldrdeq	sl, [r1], -r2
   20ec8:	svcmi	0x00f8e92d
   20ecc:			; <UNDEFINED> instruction: 0x461c4615
   20ed0:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   20ed4:	strmi	r4, [r9], r0, lsl #13
   20ed8:	ldc2l	7, cr15, [r8], {244}	; 0xf4
   20edc:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   20ee0:	stmiblt	r5, {r0, r1, r7, r9, sl, lr}^
   20ee4:			; <UNDEFINED> instruction: 0xf014e03a
   20ee8:			; <UNDEFINED> instruction: 0xf7f4ffc3
   20eec:	ldrtmi	pc, [sl], -r5, asr #27	; <UNPREDICTABLE>
   20ef0:	strmi	r4, [r6], -r1, lsr #12
   20ef4:	mcrcs	6, 0, r4, cr0, cr8, {2}
   20ef8:			; <UNDEFINED> instruction: 0xf7f4d160
   20efc:			; <UNDEFINED> instruction: 0x4653fd5b
   20f00:	strbmi	r4, [r9], -r2, lsr #12
   20f04:			; <UNDEFINED> instruction: 0xf7fe4640
   20f08:	qsub8mi	pc, r0, sp	; <UNPREDICTABLE>
   20f0c:	stc2	0, cr15, [r2, #76]!	; 0x4c
   20f10:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   20f14:			; <UNDEFINED> instruction: 0xf105d03b
   20f18:	ldrtmi	r0, [r8], -r8, lsl #14
   20f1c:	mcr2	0, 5, pc, cr12, cr3, {0}	; <UNPREDICTABLE>
   20f20:	stmdacs	r0, {r2, r9, sl, lr}
   20f24:			; <UNDEFINED> instruction: 0xf7e2d1df
   20f28:	addlt	lr, r6, #133120	; 0x20800
   20f2c:	strvc	pc, [r0], -r6, asr #32
   20f30:	strmi	fp, [r6], -r0, lsl #18
   20f34:	andcs	r4, r5, #622592	; 0x98000
   20f38:	ldrbtmi	r2, [r9], #-0
   20f3c:	ldmdb	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20f40:	ldrtmi	r4, [r8], -r4, lsl #12
   20f44:	blx	18dcf94 <ftello64@plt+0x18d9418>
   20f48:	strtmi	r4, [r0], -r1, lsl #12
   20f4c:	ldc2	0, cr15, [r2], #-56	; 0xffffffc8
   20f50:			; <UNDEFINED> instruction: 0xf7f44658
   20f54:			; <UNDEFINED> instruction: 0x4630fcb3
   20f58:	svchi	0x00f8e8bd
   20f5c:	ldmpl	fp, {r0, r2, r3, r4, r9, fp, lr}
   20f60:	ldmiblt	r6, {r1, r2, r3, r4, r8, sl, fp, sp, lr}^
   20f64:	ldrbmi	r4, [r9], -r0, lsr #12
   20f68:	mcr2	7, 1, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
   20f6c:	lsllt	r4, r4, #12
   20f70:			; <UNDEFINED> instruction: 0x46494653
   20f74:	strbmi	r4, [r0], -r2, lsr #12
   20f78:			; <UNDEFINED> instruction: 0xffc4f7fe
   20f7c:			; <UNDEFINED> instruction: 0xf0134620
   20f80:	ldrbmi	pc, [r8], -r9, ror #26	; <UNPREDICTABLE>
   20f84:	ldc2	7, cr15, [sl], {244}	; 0xf4
   20f88:	pop	{r4, r5, r9, sl, lr}
   20f8c:	usub8mi	r8, r8, r8
   20f90:	ldc2	7, cr15, [r4], {244}	; 0xf4
   20f94:	pop	{r4, r5, r9, sl, lr}
   20f98:	stmdbmi	pc, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
   20f9c:	andcs	r2, r0, r5, lsl #4
   20fa0:	ldrbtmi	r2, [r9], #-1594	; 0xfffff9c6
   20fa4:	strcs	pc, [r0], -r0, asr #5
   20fa8:	stmdb	r4, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20fac:	stc2	0, cr15, [r2], {14}
   20fb0:			; <UNDEFINED> instruction: 0xf7f44658
   20fb4:	ldrtmi	pc, [r0], -r3, lsl #25	; <UNPREDICTABLE>
   20fb8:	svchi	0x00f8e8bd
   20fbc:			; <UNDEFINED> instruction: 0xf0134620
   20fc0:	andcs	pc, r1, r9, asr #26
   20fc4:	ldc	7, cr15, [r4], #904	; 0x388
   20fc8:	svclt	0x0000e7ad
   20fcc:	andeq	r3, r3, r2, asr #25
   20fd0:			; <UNDEFINED> instruction: 0x0001e6b2
   20fd4:	andeq	r0, r0, r4, asr r4
   20fd8:	andeq	lr, r1, sl, lsr r6
   20fdc:	ldrbmi	lr, [r0, sp, lsr #18]!
   20fe0:	pkhbtmi	r4, r0, r5, lsl #12
   20fe4:	ldrmi	r4, [sl], r9, lsl #13
   20fe8:	mrrc2	7, 15, pc, r0, cr4	; <UNPREDICTABLE>
   20fec:	strtmi	r4, [r8], -r6, lsl #12
   20ff0:	stc2l	7, cr15, [r2, #-976]	; 0xfffffc30
   20ff4:	ldmdbmi	pc, {r3, r4, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   20ff8:	strtmi	r4, [r8], -r4, lsl #12
   20ffc:			; <UNDEFINED> instruction: 0xf0134479
   21000:	strmi	pc, [r7], -r7, ror #28
   21004:			; <UNDEFINED> instruction: 0x4622b1b0
   21008:	ldrtmi	r4, [r0], -r1, lsl #12
   2100c:	ldc2l	7, cr15, [r2], {244}	; 0xf4
   21010:			; <UNDEFINED> instruction: 0x463a4653
   21014:	strbmi	r4, [r0], -r9, asr #12
   21018:			; <UNDEFINED> instruction: 0xff74f7fe
   2101c:			; <UNDEFINED> instruction: 0xf0134638
   21020:			; <UNDEFINED> instruction: 0x4630fd19
   21024:	mcrr2	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
   21028:	pop	{r5, r9, sl, lr}
   2102c:	strdcs	r8, [r1], -r0
   21030:	ldcl	7, cr15, [lr], #-904	; 0xfffffc78
   21034:	b	ffedefc4 <ftello64@plt+0xffedb448>
   21038:			; <UNDEFINED> instruction: 0xf044b284
   2103c:	lslslt	r7, r0, #8
   21040:	andcs	r4, r5, #212992	; 0x34000
   21044:	ldrbtmi	r2, [r9], #-0
   21048:	ldm	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2104c:			; <UNDEFINED> instruction: 0xf7e24607
   21050:	stmdavs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
   21054:	b	bdefe4 <ftello64@plt+0xbdb468>
   21058:	strmi	r4, [r2], -r9, lsr #12
   2105c:			; <UNDEFINED> instruction: 0xf00e4638
   21060:	ldrtmi	pc, [r0], -r9, lsr #23	; <UNPREDICTABLE>
   21064:	stc2	7, cr15, [sl], #-976	; 0xfffffc30
   21068:	pop	{r5, r9, sl, lr}
   2106c:			; <UNDEFINED> instruction: 0x460487f0
   21070:	svclt	0x0000e7e6
   21074:	muleq	r1, r0, r7
   21078:	andeq	lr, r1, r6, asr #11
   2107c:			; <UNDEFINED> instruction: 0x460eb5f8
   21080:	strmi	r4, [r4], -sp, lsr #26
   21084:	tstlt	r0, sp, ror r4
   21088:	stc2l	0, cr15, [r2, #76]!	; 0x4c
   2108c:	blmi	b0d674 <ftello64@plt+0xb09af8>
   21090:			; <UNDEFINED> instruction: 0xf8d558ed
   21094:	tstlt	r0, ip, lsl r1
   21098:	ldc2l	0, cr15, [sl, #76]	; 0x4c
   2109c:	andscs	fp, fp, r0, asr r3
   210a0:	svc	0x0048f7e1
   210a4:	strmi	r2, [r4], -r0, lsl #6
   210a8:	strtmi	r6, [r0], -r3, asr #2
   210ac:	blmi	910894 <ftello64@plt+0x90cd18>
   210b0:			; <UNDEFINED> instruction: 0xf8d558ed
   210b4:	tstlt	r7, #28, 2
   210b8:			; <UNDEFINED> instruction: 0xf0144630
   210bc:	strmi	pc, [r1], -fp, asr #30
   210c0:			; <UNDEFINED> instruction: 0xf00a4638
   210c4:	strmi	pc, [r5], -r5, asr #25
   210c8:			; <UNDEFINED> instruction: 0xf7e24628
   210cc:	andscc	lr, fp, sl, lsl #21
   210d0:	svc	0x0030f7e1
   210d4:	strtmi	r4, [r8], -r4, lsl #12
   210d8:	b	fe0df068 <ftello64@plt+0xfe0db4ec>
   210dc:	strmi	r4, [r2], -r9, lsr #12
   210e0:	andseq	pc, r8, r4, lsl #2
   210e4:			; <UNDEFINED> instruction: 0xf7e26162
   210e8:	strtmi	lr, [r8], -lr, asr #16
   210ec:	ldmda	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   210f0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   210f4:			; <UNDEFINED> instruction: 0x711cf8d5
   210f8:	bicsle	r2, sp, r0, lsl #30
   210fc:			; <UNDEFINED> instruction: 0xf895b11c
   21100:	smmlareq	fp, r0, r2, r3
   21104:	ldrtmi	sp, [r0], -r8, lsl #10
   21108:			; <UNDEFINED> instruction: 0xff24f014
   2110c:	strtmi	r4, [r0], -r1, lsl #12
   21110:	ldc2	0, cr15, [lr], {10}
   21114:	ldrb	r4, [r7, r5, lsl #12]
   21118:			; <UNDEFINED> instruction: 0xf00b4620
   2111c:	strmi	pc, [r4], -r7, lsr #29
   21120:			; <UNDEFINED> instruction: 0xf0144630
   21124:			; <UNDEFINED> instruction: 0x4601ff17
   21128:			; <UNDEFINED> instruction: 0xf00a4620
   2112c:			; <UNDEFINED> instruction: 0x4605fc91
   21130:			; <UNDEFINED> instruction: 0xf7e24620
   21134:			; <UNDEFINED> instruction: 0xe7c7e85c
   21138:	andeq	r3, r3, ip, lsl fp
   2113c:	andeq	r0, r0, r4, asr r4
   21140:	strdlt	fp, [r9], r0
   21144:	strmi	r4, [r6], -r4, ror #27
   21148:	ldrbtmi	r4, [sp], #-3300	; 0xfffff31c
   2114c:	svcmi	0x00e54be4
   21150:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   21154:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   21158:			; <UNDEFINED> instruction: 0xf04f9407
   2115c:	ldrmi	r0, [r4], -r0, lsl #8
   21160:			; <UNDEFINED> instruction: 0xf89159d9
   21164:			; <UNDEFINED> instruction: 0x069b3230
   21168:			; <UNDEFINED> instruction: 0xf8d1d418
   2116c:			; <UNDEFINED> instruction: 0xb1ab3188
   21170:	and	r7, r1, r8, ror #27
   21174:			; <UNDEFINED> instruction: 0xb18b689b
   21178:	addsmi	r6, r0, #1703936	; 0x1a0000
   2117c:			; <UNDEFINED> instruction: 0x2705d1fa
   21180:	stc2	7, cr15, [r8, #976]	; 0x3d0
   21184:	blmi	ff573cec <ftello64@plt+0xff570170>
   21188:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2118c:	blls	1fb1fc <ftello64@plt+0x1f7680>
   21190:			; <UNDEFINED> instruction: 0xf040405a
   21194:			; <UNDEFINED> instruction: 0x4638819e
   21198:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   2119c:	mlascc	ip, r6, r8, pc	; <UNPREDICTABLE>
   211a0:			; <UNDEFINED> instruction: 0xf0137d6a
   211a4:			; <UNDEFINED> instruction: 0xd1210308
   211a8:			; <UNDEFINED> instruction: 0xf0002a1f
   211ac:			; <UNDEFINED> instruction: 0xf1a280f5
   211b0:			; <UNDEFINED> instruction: 0xf0220018
   211b4:	sbclt	r0, r0, #805306368	; 0x30000000
   211b8:	svclt	0x009e2818
   211bc:	movwcc	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   211c0:			; <UNDEFINED> instruction: 0xf00340c3
   211c4:	bcs	421dd0 <ftello64@plt+0x41e254>
   211c8:			; <UNDEFINED> instruction: 0xf043bf08
   211cc:	blcs	21dd8 <ftello64@plt+0x1e25c>
   211d0:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   211d4:	mlacc	r0, r6, r8, pc	; <UNPREDICTABLE>
   211d8:	strle	r0, [ip], #-1887	; 0xfffff8a1
   211dc:	stmdacs	r0, {r3, r6, fp, sp, lr}
   211e0:	msrhi	SPSR_sx, r0
   211e4:	vbic.i32	q9, #218103808	; 0x0d000000
   211e8:	strb	r2, [fp, r0, lsl #14]
   211ec:	andseq	pc, r8, r2, lsr #3
   211f0:	andeq	pc, r3, #34	; 0x22
   211f4:	ldmdacs	r8, {r6, r7, r9, ip, sp, pc}
   211f8:	movwcs	fp, #8072	; 0x1f88
   211fc:	vadd.i8	d29, d0, d7
   21200:	vsubw.s8	<illegal reg q8.5>, q8, d3
   21204:	sbcmi	r1, r3, r1, lsl #6
   21208:			; <UNDEFINED> instruction: 0xf00343db
   2120c:	bcs	421e18 <ftello64@plt+0x41e29c>
   21210:	andcs	fp, r0, #12, 30	; 0x30
   21214:	andeq	pc, r1, #3
   21218:			; <UNDEFINED> instruction: 0xf0402a00
   2121c:	stfvcp	f0, [r9, #140]!	; 0x8c
   21220:			; <UNDEFINED> instruction: 0xf7e24620
   21224:	vstmdbvc	fp!, {d14-<overflow reg d62>}
   21228:	ldrdcs	lr, [r1, -r4]
   2122c:	stmdble	r6, {r0, r1, r8, r9, fp, sp}
   21230:			; <UNDEFINED> instruction: 0xf000428a
   21234:	stmiane	r0!, {r0, r2, r3, r4, r6, r7, pc}
   21238:	rsbvs	r3, r2, r1, lsl #4
   2123c:	addmi	r7, sl, #201326592	; 0xc000000
   21240:	adchi	pc, r2, r0
   21244:	rsbvs	r1, r3, r3, asr ip
   21248:	strtmi	r7, [r2], #-3432	; 0xfffff298
   2124c:	stcvc	3, cr7, [sl, #-64]!	; 0xffffffc0
   21250:	ldmdale	r5, {r0, r1, r9, fp, sp}^
   21254:	stmiavs	pc!, {r0, r3, r4, r7, r9, lr}^	; <UNPREDICTABLE>
   21258:	rschi	pc, sl, r0
   2125c:	movwcc	r1, #6368	; 0x18e0
   21260:	b	13f1c94 <ftello64@plt+0x13ee118>
   21264:	rsbvs	r6, r3, r7, lsl r2
   21268:			; <UNDEFINED> instruction: 0xf0007302
   2126c:	stmiane	r0!, {r0, r3, r4, r6, r7, pc}^
   21270:	addmi	r3, fp, #67108864	; 0x4000000
   21274:	andsmi	lr, r7, #323584	; 0x4f000
   21278:	movwvc	r6, #8291	; 0x2063
   2127c:	sbchi	pc, r8, r0
   21280:	movwcc	r1, #6368	; 0x18e0
   21284:	b	13f1cb8 <ftello64@plt+0x13ee13c>
   21288:	rsbvs	r2, r3, r7, lsl r2
   2128c:			; <UNDEFINED> instruction: 0xf0007302
   21290:	stmiane	r2!, {r3, r4, r5, r7, pc}^
   21294:	rsbvs	r3, r3, r1, lsl #6
   21298:	movwcs	r7, #791	; 0x317
   2129c:	ldrmi	r2, [sl], -r5, lsl #2
   212a0:			; <UNDEFINED> instruction: 0xf7e24620
   212a4:	strtmi	lr, [r1], -ip, lsl #22
   212a8:	ldrtmi	r7, [r0], -sl, ror #27
   212ac:	blx	3df26c <ftello64@plt+0x3db6f0>
   212b0:	strmi	r2, [r4], -r1, lsl #14
   212b4:			; <UNDEFINED> instruction: 0xf43f2800
   212b8:	strmi	sl, [r1], -r5, ror #30
   212bc:	msreq	SPSR_f, #-2147483647	; 0x80000001
   212c0:			; <UNDEFINED> instruction: 0xf1057ff0
   212c4:			; <UNDEFINED> instruction: 0xf0040240
   212c8:			; <UNDEFINED> instruction: 0x4607fe7d
   212cc:			; <UNDEFINED> instruction: 0xf7e24620
   212d0:	svccs	0x0000ea38
   212d4:	svcge	0x0056f47f
   212d8:	ldreq	r7, [sl, -fp, lsr #16]
   212dc:	svcge	0x0052f57f
   212e0:	andcs	r4, r5, #2129920	; 0x208000
   212e4:	smladxcs	r8, r8, r6, r4
   212e8:			; <UNDEFINED> instruction: 0xf7e14479
   212ec:	strmi	lr, [r4], -r4, lsr #31
   212f0:			; <UNDEFINED> instruction: 0xf7f84630
   212f4:			; <UNDEFINED> instruction: 0x4601f9bb
   212f8:			; <UNDEFINED> instruction: 0xf00e4620
   212fc:	strb	pc, [r1, -r9, lsr #20]	; <UNPREDICTABLE>
   21300:	mlsle	sp, r9, r2, r4
   21304:	rsbvs	r1, r2, sl, asr ip
   21308:	strtmi	r7, [r3], #-3496	; 0xfffff258
   2130c:	tstvc	r8, #-1610612728	; 0xa0000008
   21310:	mrrcne	0, 5, sp, r3, cr14
   21314:	stclvc	0, cr6, [r8, #396]!	; 0x18c
   21318:	tstvc	r0, #570425344	; 0x22000000
   2131c:	bcs	3c0cc <ftello64@plt+0x38550>
   21320:	addmi	sp, fp, #64	; 0x40
   21324:			; <UNDEFINED> instruction: 0xf0006857
   21328:	stmiane	r0!, {r0, r1, r3, r7, pc}^
   2132c:	addmi	r3, fp, #67108864	; 0x4000000
   21330:	andscs	lr, r7, #323584	; 0x4f000
   21334:	movwvc	r6, #8291	; 0x2063
   21338:	addhi	pc, sl, r0
   2133c:	movwcc	r1, #6369	; 0x18e1
   21340:	ldrtmi	r6, [sl], -r3, rrx
   21344:	strcc	r7, [r6, -pc, lsl #6]
   21348:	strtmi	r6, [r0], -r9, ror #22
   2134c:			; <UNDEFINED> instruction: 0xf7e13108
   21350:	vqrdmlsh.s<illegal width 8>	q15, <illegal reg q3.5>, d0[0]
   21354:	vsubw.u8	q10, <illegal reg q3.5>, d7
   21358:	cdpeq	12, 3, cr2, cr9, cr7, {0}
   2135c:			; <UNDEFINED> instruction: 0xf895b2ff
   21360:	andcs	lr, r6, #20
   21364:	andsne	pc, r6, sp, lsl #17
   21368:	stmdbge	r5, {r5, r9, sl, lr}
   2136c:	andscc	pc, r7, sp, lsl #17
   21370:	andsgt	pc, r8, sp, lsl #17
   21374:			; <UNDEFINED> instruction: 0xf88d23ff
   21378:			; <UNDEFINED> instruction: 0xf88d7019
   2137c:			; <UNDEFINED> instruction: 0xf88de014
   21380:			; <UNDEFINED> instruction: 0xf7e13015
   21384:	str	lr, [r8, r6, lsr #30]
   21388:	strtmi	r2, [r0], -r0, lsl #4
   2138c:			; <UNDEFINED> instruction: 0xf7e14611
   21390:	ldmib	r4, {r5, r8, r9, sl, fp, sp, lr, pc}^
   21394:	ldrb	r2, [r5, -r1, lsl #2]
   21398:	mlacc	r0, r6, r8, pc	; <UNPREDICTABLE>
   2139c:			; <UNDEFINED> instruction: 0xf53f075b
   213a0:			; <UNDEFINED> instruction: 0xe71baf3e
   213a4:			; <UNDEFINED> instruction: 0xf000428b
   213a8:	stmiane	r0!, {r0, r1, r2, r7, pc}^
   213ac:	addmi	r3, fp, #67108864	; 0x4000000
   213b0:	andeq	pc, r0, #79	; 0x4f
   213b4:	movwvc	r6, #8291	; 0x2063
   213b8:	addhi	pc, r5, r0
   213bc:	andcs	r1, r0, #14745600	; 0xe10000
   213c0:	ldrmi	r3, [r4], r1, lsl #6
   213c4:	strcs	r6, [r6, -r3, rrx]
   213c8:	ldrmi	r7, [r3], -sl, lsl #6
   213cc:	bfi	r4, r1, (invalid: 12:6)
   213d0:	strtmi	r2, [r0], -r0, lsl #4
   213d4:			; <UNDEFINED> instruction: 0xf7e14611
   213d8:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   213dc:	ldr	r2, [r8, r1, lsl #2]
   213e0:	strtmi	r2, [r0], -r0, lsl #4
   213e4:			; <UNDEFINED> instruction: 0xf7e14611
   213e8:	ldmib	r4, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   213ec:	str	r3, [r9, r1, lsl #2]
   213f0:	strtmi	r2, [r0], -r0, lsl #4
   213f4:			; <UNDEFINED> instruction: 0xf7e14611
   213f8:	stmdavs	r2!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   213fc:	stmiavs	r1!, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr}
   21400:	andcs	lr, r0, #6553600	; 0x640000
   21404:	ldrmi	r4, [r1], -r0, lsr #12
   21408:	cdp	7, 14, cr15, cr2, cr1, {7}
   2140c:	strb	r6, [r0, -r3, ror #16]
   21410:	strtmi	r2, [r0], -r0, lsl #4
   21414:			; <UNDEFINED> instruction: 0xf7e14611
   21418:	ldmib	r4, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
   2141c:	str	r3, [pc, -r1, lsl #2]!
   21420:	strtmi	r2, [r0], -r0, lsl #4
   21424:			; <UNDEFINED> instruction: 0xf7e14611
   21428:	ldmib	r4, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
   2142c:	ldr	r3, [lr, -r1, lsl #2]
   21430:	strtmi	r2, [r0], -r0, lsl #4
   21434:			; <UNDEFINED> instruction: 0xf7e14611
   21438:	ldmib	r4, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
   2143c:	str	r3, [sp, -r1, lsl #2]
   21440:	strtmi	r2, [r0], -r0, lsl #4
   21444:			; <UNDEFINED> instruction: 0xf7e14611
   21448:	ldmib	r4, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
   2144c:	strb	r3, [ip, -r1, lsl #2]!
   21450:	strtmi	r2, [r0], -r0, lsl #4
   21454:			; <UNDEFINED> instruction: 0xf7e14611
   21458:	stmdavs	r3!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   2145c:	ldmdacs	r8, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   21460:	mcrge	6, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   21464:	mlacc	r0, r6, r8, pc	; <UNPREDICTABLE>
   21468:			; <UNDEFINED> instruction: 0xf53f07d8
   2146c:	stmdavs	r8, {r3, r4, r6, r7, r9, sl, fp, sp, pc}^
   21470:			; <UNDEFINED> instruction: 0xf47f2800
   21474:	ldmdbmi	lr, {r0, r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}
   21478:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2147c:	cdp	7, 13, cr15, cr10, cr1, {7}
   21480:			; <UNDEFINED> instruction: 0x4604277d
   21484:			; <UNDEFINED> instruction: 0xf7f84630
   21488:			; <UNDEFINED> instruction: 0x4601f8f1
   2148c:	vmvn.i32	d20, #134217728	; 0x08000000
   21490:	mrsls	r2, (UNDEF: 3)
   21494:	b	17df424 <ftello64@plt+0x17db8a8>
   21498:	mlavs	r0, r6, r8, pc	; <UNPREDICTABLE>
   2149c:	vqrdmulh.s<illegal width 8>	d23, d0, d3[6]
   214a0:	stmdbls	r3, {r8, r9, sl, sp}
   214a4:	strmi	r9, [r2], -r0, lsl #12
   214a8:			; <UNDEFINED> instruction: 0xf00e4620
   214ac:			; <UNDEFINED> instruction: 0xe669f951
   214b0:	andcs	r4, r5, #16, 18	; 0x40000
   214b4:			; <UNDEFINED> instruction: 0xe7e14479
   214b8:			; <UNDEFINED> instruction: 0x46204611
   214bc:	cdp	7, 8, cr15, cr8, cr1, {7}
   214c0:	ldrdcc	lr, [r1, -r4]
   214c4:			; <UNDEFINED> instruction: 0x4611e771
   214c8:			; <UNDEFINED> instruction: 0xf7e14620
   214cc:	stmdavs	r3!, {r1, r7, r9, sl, fp, sp, lr, pc}^
   214d0:			; <UNDEFINED> instruction: 0xf7e1e774
   214d4:	svclt	0x0000eec8
   214d8:	andeq	r3, r3, r6, asr sl
   214dc:	andeq	r0, r0, r8, lsl #8
   214e0:	andeq	r3, r3, lr, asr #20
   214e4:	andeq	r0, r0, r4, asr r4
   214e8:	andeq	r3, r3, r8, lsl sl
   214ec:	andeq	lr, r1, ip, asr #7
   214f0:	andeq	lr, r1, r6, lsl #4
   214f4:	muleq	r1, r8, r1
   214f8:	ldrbmi	lr, [r0, sp, lsr #18]!
   214fc:	ldmdami	r3!, {r2, r9, sl, lr}^
   21500:	blmi	1cf2d84 <ftello64@plt+0x1cef208>
   21504:	ldrbtmi	fp, [r8], #-136	; 0xffffff78
   21508:	ldrdhi	pc, [r8, #143]	; 0x8f
   2150c:	stmiapl	r3, {r1, r2, r4, r9, sl, lr}^
   21510:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   21514:			; <UNDEFINED> instruction: 0xf04f9307
   21518:	mrslt	r0, (UNDEF: 58)
   2151c:	andsvs	r2, r3, r0, lsl #6
   21520:	movwcs	fp, #271	; 0x10f
   21524:	stmdavs	fp, {r0, r1, r3, r4, r5, sp, lr}
   21528:	addsmi	r6, sp, #2424832	; 0x250000
   2152c:	bne	ffb979d4 <ftello64@plt+0xffb93e58>
   21530:	cmnne	pc, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   21534:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   21538:	vqsub.s8	d20, d16, d13
   2153c:	vhadd.s8	d24, d20, d6
   21540:	vsubw.s8	<illegal reg q10.5>, q6, d7
   21544:	tstcs	r5, lr, lsr #6
   21548:	blx	fe8f3ede <ftello64@plt+0xfe8f0362>
   2154c:	tstls	r0, r5, lsl #10
   21550:	ldrbtmi	r4, [sl], #-2402	; 0xfffff69e
   21554:	ldrbtmi	r2, [r9], #-0
   21558:	strtmi	r0, [fp], -sp, lsr #24
   2155c:	b	ff75f4ec <ftello64@plt+0xff75b970>
   21560:	strtmi	r4, [r0], -r1, lsl #13
   21564:			; <UNDEFINED> instruction: 0xf882f7f8
   21568:	strmi	r4, [r1], -sl, lsr #12
   2156c:			; <UNDEFINED> instruction: 0xf00e4648
   21570:	blmi	171f934 <ftello64@plt+0x171bdb8>
   21574:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21578:	ldrsbcc	pc, [r4, #131]	; 0x83	; <UNPREDICTABLE>
   2157c:	rsble	r2, sp, r0, lsl #22
   21580:			; <UNDEFINED> instruction: 0xf880f010
   21584:	adcmi	r6, r8, #2424832	; 0x250000
   21588:	eorle	r4, r0, #135266304	; 0x8100000
   2158c:	vpmax.s8	d17, d5, d29
   21590:	vbic.i32	<illegal reg q8.5>, #3840	; 0x00000f00
   21594:	addsmi	r0, sp, #67108864	; 0x4000000
   21598:	andcs	sp, r5, #6422528	; 0x620000
   2159c:	andls	r4, r0, #1327104	; 0x144000
   215a0:	bmi	1472e54 <ftello64@plt+0x146f2d8>
   215a4:	andcs	r4, r0, r9, ror r4
   215a8:			; <UNDEFINED> instruction: 0xf7e2447a
   215ac:			; <UNDEFINED> instruction: 0x4682eab6
   215b0:			; <UNDEFINED> instruction: 0xf7f84620
   215b4:			; <UNDEFINED> instruction: 0x462af85b
   215b8:	ldrbmi	r4, [r0], -r1, lsl #12
   215bc:			; <UNDEFINED> instruction: 0xf8c8f00e
   215c0:			; <UNDEFINED> instruction: 0xf8584b47
   215c4:			; <UNDEFINED> instruction: 0xf8d33003
   215c8:	blcs	2dd20 <ftello64@plt+0x2a1a4>
   215cc:	bvs	19156ec <ftello64@plt+0x1911b70>
   215d0:	eorle	r2, lr, r0, lsl #22
   215d4:			; <UNDEFINED> instruction: 0xf8584b42
   215d8:	ldmdavs	fp, {r0, r1, ip, sp}
   215dc:	cmple	lr, r0, lsl #22
   215e0:	bmi	10cc9f8 <ftello64@plt+0x10c8e7c>
   215e4:	stmdavs	r3!, {r0, r1, r3, r8, sp}^
   215e8:			; <UNDEFINED> instruction: 0x4628447a
   215ec:	ldmdb	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   215f0:	subcs	r4, r2, r9, lsr #12
   215f4:			; <UNDEFINED> instruction: 0xf85af7fe
   215f8:	movwcs	fp, #4366	; 0x110e
   215fc:			; <UNDEFINED> instruction: 0xf8946033
   21600:			; <UNDEFINED> instruction: 0xf013303c
   21604:	andsle	r0, lr, r0, lsr pc
   21608:			; <UNDEFINED> instruction: 0xf8584b35
   2160c:	ldmdavs	fp, {r0, r1, ip, sp}
   21610:	teqle	r5, r0, lsl #22
   21614:			; <UNDEFINED> instruction: 0x2000b1bf
   21618:	eorsvs	r2, fp, r1, lsl #6
   2161c:	blmi	b33ef4 <ftello64@plt+0xb30378>
   21620:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21624:	blls	1fb694 <ftello64@plt+0x1f7b18>
   21628:	qdaddle	r4, sl, ip
   2162c:	pop	{r3, ip, sp, pc}
   21630:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}^
   21634:	svclt	0x00182b00
   21638:	stmiale	fp, {r0, r3, r4, r7, r8, sl, lr}^
   2163c:	mlascc	ip, r4, r8, pc	; <UNPREDICTABLE>
   21640:	svceq	0x0030f013
   21644:	andcs	sp, r0, r0, ror #3
   21648:	andcs	lr, r5, #232, 14	; 0x3a00000
   2164c:	andls	r4, r0, #671744	; 0xa4000
   21650:	bmi	a72f04 <ftello64@plt+0xa6f388>
   21654:	andcs	r4, r0, r9, ror r4
   21658:			; <UNDEFINED> instruction: 0xe77f447a
   2165c:	ldrb	r2, [sp, r7, lsr #32]
   21660:	movwpl	pc, #29252	; 0x7244	; <UNPREDICTABLE>
   21664:	msrcs	CPSR_fsx, #204, 4	; 0xc000000c
   21668:	bmi	929a84 <ftello64@plt+0x925f08>
   2166c:	strcc	pc, [r5, #-2979]	; 0xfffff45d
   21670:	stmdbmi	r3!, {r8, ip, pc}
   21674:	andcs	r4, r0, sl, ror r4
   21678:	cfstrseq	mvf4, [sp], #-484	; 0xfffffe1c
   2167c:	ldr	r4, [r4, fp, lsr #12]
   21680:	andcs	r4, r5, #32, 18	; 0x80000
   21684:	ldrbtmi	r2, [r9], #-0
   21688:	ldcl	7, cr15, [r4, #900]	; 0x384
   2168c:	strtmi	r4, [r0], -r5, lsl #12
   21690:			; <UNDEFINED> instruction: 0xffecf7f7
   21694:	strtmi	r4, [r8], -r1, lsl #12
   21698:			; <UNDEFINED> instruction: 0xf85af00e
   2169c:	ldmdbmi	sl, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   216a0:	andcs	r2, r0, r5, lsl #4
   216a4:			; <UNDEFINED> instruction: 0xf7e14479
   216a8:	strmi	lr, [r5], -r6, asr #27
   216ac:			; <UNDEFINED> instruction: 0xf7f74620
   216b0:	ldrdls	pc, [r3], -sp
   216b4:			; <UNDEFINED> instruction: 0xf0106860
   216b8:	stmdbls	r3, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
   216bc:	strtmi	r4, [r8], -r2, lsl #12
   216c0:			; <UNDEFINED> instruction: 0xf846f00e
   216c4:			; <UNDEFINED> instruction: 0xf7e1e78c
   216c8:	svclt	0x0000edce
   216cc:	muleq	r3, sl, r6
   216d0:	andeq	r0, r0, r8, lsl #8
   216d4:	muleq	r3, r0, r6
   216d8:	andeq	lr, r1, r6, lsl r2
   216dc:	andeq	lr, r1, r6, asr #4
   216e0:	andeq	r0, r0, r4, asr r4
   216e4:	andeq	lr, r1, r8, ror r2
   216e8:	andeq	lr, r1, r8, lsr #4
   216ec:	andeq	lr, r1, r0, asr #29
   216f0:	andeq	r3, r3, r0, lsl #11
   216f4:	ldrdeq	lr, [r1], -ip
   216f8:	andeq	lr, r1, r0, lsr #1
   216fc:	strdeq	lr, [r1], -r4
   21700:	andeq	lr, r1, r8, lsr r2
   21704:	muleq	r1, r6, r2
   21708:	andeq	lr, r1, r4, asr r2
   2170c:	blmi	273f34 <ftello64@plt+0x2703b8>
   21710:	stmdami	r9, {r1, r3, r4, r5, r6, sl, lr}
   21714:	addlt	fp, r2, r0, lsl r5
   21718:	ldrbtmi	r5, [r8], #-2260	; 0xfffff72c
   2171c:	movwcs	lr, #6612	; 0x19d4
   21720:	stmiavs	r4!, {r0, r5, fp, sp, lr}^
   21724:			; <UNDEFINED> instruction: 0xf00e9400
   21728:	andlt	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   2172c:	svclt	0x0000bd10
   21730:	muleq	r3, r0, r4
   21734:	andeq	r0, r0, ip, lsl r4
   21738:	andeq	lr, r1, lr, lsr #4
   2173c:	svcmi	0x00f0e92d
   21740:	stmibmi	sp!, {r0, r3, r7, r9, sl, lr}^
   21744:	bmi	ffb7318c <ftello64@plt+0xffb6f610>
   21748:	ldrbtmi	fp, [r9], #-147	; 0xffffff6d
   2174c:	andls	r4, r5, ip, ror #25
   21750:	stmpl	sl, {r1, r2, r3, r4, r9, sl, lr}
   21754:			; <UNDEFINED> instruction: 0xf8dd447c
   21758:	ldmib	sp, {r4, r5, r6, sp, pc}^
   2175c:	ldmdavs	r2, {r0, r2, r3, r4, r8, r9, sl, ip, sp, pc}
   21760:			; <UNDEFINED> instruction: 0xf04f9211
   21764:	mrslt	r0, R11_fiq
   21768:	eorsvs	r2, r3, r0, lsl #6
   2176c:	svceq	0x0000f1ba
   21770:	movwcs	sp, #2
   21774:	andcc	pc, r0, sl, asr #17
   21778:	svceq	0x0000f1bb
   2177c:	movwcs	sp, #2
   21780:	andcc	pc, r0, fp, asr #17
   21784:	movwcs	fp, #271	; 0x10f
   21788:	orrcs	r6, r4, fp, lsr r0
   2178c:			; <UNDEFINED> instruction: 0xf7e12001
   21790:	strmi	lr, [r5], -lr, lsr #31
   21794:			; <UNDEFINED> instruction: 0xf0002800
   21798:			; <UNDEFINED> instruction: 0xf8998159
   2179c:			; <UNDEFINED> instruction: 0xf7f40017
   217a0:	cmnlt	r8, r9, asr #25	; <UNPREDICTABLE>
   217a4:	orrlt	r4, r7, #4, 12	; 0x400000
   217a8:	bmi	ff5b98a4 <ftello64@plt+0xff5b5d28>
   217ac:	ldrbtmi	r4, [sl], #-3027	; 0xfffff42d
   217b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   217b4:	subsmi	r9, sl, r1, lsl fp
   217b8:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   217bc:	andslt	r4, r3, r0, lsr #12
   217c0:	svchi	0x00f0e8bd
   217c4:			; <UNDEFINED> instruction: 0x46014bd0
   217c8:	mulscs	r7, r9, r8
   217cc:			; <UNDEFINED> instruction: 0xf8d358e3
   217d0:	movwls	r0, #24852	; 0x6114
   217d4:	blx	fe4dd836 <ftello64@plt+0xfe4d9cba>
   217d8:			; <UNDEFINED> instruction: 0xf899b1f0
   217dc:			; <UNDEFINED> instruction: 0xf7f40016
   217e0:	stmdacs	r0, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   217e4:			; <UNDEFINED> instruction: 0xf899d1de
   217e8:			; <UNDEFINED> instruction: 0x46401017
   217ec:	cdp	7, 13, cr15, cr4, cr1, {7}
   217f0:	stmdals	r5, {r3, r4, r6, r8, r9, ip, sp, pc}
   217f4:	strtmi	r4, [r9], -sl, asr #12
   217f8:			; <UNDEFINED> instruction: 0xffeef7e8
   217fc:	cmnlt	r8, #4, 12	; 0x400000
   21800:	vaddhn.i16	d18, q0, <illegal reg q4.5>
   21804:	svccs	0x00002400
   21808:	strtmi	sp, [r8], -lr, asr #3
   2180c:			; <UNDEFINED> instruction: 0xf9b6f7e5
   21810:			; <UNDEFINED> instruction: 0xf7e14628
   21814:	strb	lr, [r8, ip, ror #25]
   21818:	andcs	r4, r5, #188, 18	; 0x2f0000
   2181c:			; <UNDEFINED> instruction: 0xf7e14479
   21820:	strmi	lr, [r4], -sl, lsl #26
   21824:	mulseq	r7, r9, r8
   21828:	svc	0x0014f7e1
   2182c:	stmdals	r6, {r0, r2, ip, pc}
   21830:			; <UNDEFINED> instruction: 0x0114f8d0
   21834:	ldc2	0, cr15, [sl], #-88	; 0xffffffa8
   21838:	strmi	r9, [r2], -r5, lsl #18
   2183c:			; <UNDEFINED> instruction: 0xf00d4620
   21840:	strcs	pc, [r5], #-3975	; 0xfffff079
   21844:	strcs	pc, [r0], #-704	; 0xfffffd40
   21848:	ldmibmi	r1!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   2184c:	strcs	r2, [r1], #-517	; 0xfffffdfb
   21850:	strcs	pc, [r0], #-704	; 0xfffffd40
   21854:			; <UNDEFINED> instruction: 0xf7e14479
   21858:			; <UNDEFINED> instruction: 0xf00decee
   2185c:			; <UNDEFINED> instruction: 0xe7a2ff79
   21860:	strtmi	r7, [r8], -fp, ror #31
   21864:	movwls	r9, #22790	; 0x5906
   21868:			; <UNDEFINED> instruction: 0x3114f8d1
   2186c:			; <UNDEFINED> instruction: 0xf7f79307
   21870:	blls	2216a4 <ftello64@plt+0x21db28>
   21874:	bls	169c88 <ftello64@plt+0x16610c>
   21878:	streq	lr, [r0], #-2509	; 0xfffff633
   2187c:			; <UNDEFINED> instruction: 0xf1054618
   21880:			; <UNDEFINED> instruction: 0xf0160368
   21884:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   21888:	sbchi	pc, r4, r0
   2188c:	mlascc	ip, r5, r9, pc	; <UNPREDICTABLE>
   21890:	svclt	0x00a42b00
   21894:	vaddhn.i16	d18, q0, q3
   21898:	ble	fe12a8a0 <ftello64@plt+0xfe126d24>
   2189c:	stmdavs	fp!, {r1, r2, r3, r8, ip, sp, pc}^
   218a0:			; <UNDEFINED> instruction: 0xf1096033
   218a4:	ldrbmi	r0, [fp], -ip, lsl #2
   218a8:			; <UNDEFINED> instruction: 0x46284652
   218ac:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   218b0:			; <UNDEFINED> instruction: 0xf47f2800
   218b4:			; <UNDEFINED> instruction: 0x4642af77
   218b8:	strtmi	r4, [r8], -r9, asr #12
   218bc:	mcrr2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   218c0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   218c4:	sbchi	pc, sp, r0, asr #32
   218c8:	mlascc	ip, r5, r8, pc	; <UNPREDICTABLE>
   218cc:	strle	r0, [r6], #-1818	; 0xfffff8e6
   218d0:	mlascc	sp, r5, r8, pc	; <UNPREDICTABLE>
   218d4:	subeq	pc, r1, #201326595	; 0xc000003
   218d8:	vpmax.s8	d18, d0, d1
   218dc:			; <UNDEFINED> instruction: 0xf89980c4
   218e0:	blcs	6d93c <ftello64@plt+0x69dc0>
   218e4:	svcge	0x005ff63f
   218e8:	stc2l	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   218ec:			; <UNDEFINED> instruction: 0xf43f2800
   218f0:			; <UNDEFINED> instruction: 0xf8d9af5a
   218f4:			; <UNDEFINED> instruction: 0xf899300c
   218f8:	movwls	r0, #20502	; 0x5016
   218fc:	blx	ffc5f8d8 <ftello64@plt+0xffc5bd5c>
   21900:	andls	r1, r6, #2, 28
   21904:	addshi	pc, lr, r0, asr #6
   21908:			; <UNDEFINED> instruction: 0xf109ab0b
   2190c:	strls	r0, [r7, #-2624]	; 0xfffff5c0
   21910:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21914:	strmi	lr, [r8, -sp, asr #19]
   21918:	ldrmi	r2, [r5], -r6, lsl #12
   2191c:			; <UNDEFINED> instruction: 0xf85a461c
   21920:	andcs	r7, r0, #4, 22	; 0x1000
   21924:			; <UNDEFINED> instruction: 0x46234611
   21928:	strls	r2, [r0, -r5]
   2192c:	ldc	7, cr15, [r2], {225}	; 0xe1
   21930:			; <UNDEFINED> instruction: 0xf0402800
   21934:			; <UNDEFINED> instruction: 0xf10880b8
   21938:	bls	2e3944 <ftello64@plt+0x2dfdc8>
   2193c:	ldrmi	r4, [r6], #-1349	; 0xfffffabb
   21940:	lgncsdz	f5, #5.0
   21944:	strpl	lr, [r7], #-2525	; 0xfffff623
   21948:	svclt	0x00389f09
   2194c:			; <UNDEFINED> instruction: 0xf1062664
   21950:	cps	#10
   21954:			; <UNDEFINED> instruction: 0xf7e10804
   21958:			; <UNDEFINED> instruction: 0xf899eaee
   2195c:			; <UNDEFINED> instruction: 0xf8996016
   21960:	blls	1659c4 <ftello64@plt+0x161e48>
   21964:			; <UNDEFINED> instruction: 0x46020e1b
   21968:	andsvc	r9, r6, r7
   2196c:	cdpls	8, 0, cr9, cr5, cr5, {0}
   21970:	addsvc	r7, r3, r1, asr r0
   21974:	beq	ce4a40 <ftello64@plt+0xce0ec4>
   21978:	ldfnes	f7, [r6, #320]	; 0x140
   2197c:	ldrsbvc	r7, [r3, -r1]
   21980:	bcs	481a0 <ftello64@plt+0x44624>
   21984:	blge	318e00 <ftello64@plt+0x315284>
   21988:	beq	105ddb4 <ftello64@plt+0x105a238>
   2198c:	ldrmi	r9, [r5], -r5, lsl #10
   21990:	ldrmi	r9, [ip], -r6, lsl #8
   21994:			; <UNDEFINED> instruction: 0xf85a9708
   21998:	strtmi	r7, [r3], -r4, lsl #22
   2199c:	ldrtmi	r4, [r1], -r2, asr #12
   219a0:	strls	r2, [r0, -r2]
   219a4:	bl	ff5df930 <ftello64@plt+0xff5dbdb4>
   219a8:	cmnle	r4, r0, lsl #16
   219ac:	bleq	9dde0 <ftello64@plt+0x9a264>
   219b0:	ldrbmi	r9, [sp, #-2571]	; 0xfffff5f5
   219b4:	bl	fea32a14 <ftello64@plt+0xfea2ee98>
   219b8:	mvnle	r0, r2, lsl #16
   219bc:	strpl	lr, [r5], #-2525	; 0xfffff623
   219c0:	bls	2095e8 <ftello64@plt+0x205a6c>
   219c4:	bne	fece99d4 <ftello64@plt+0xfece5e58>
   219c8:	ldrmi	sl, [r0], ip, lsl #28
   219cc:			; <UNDEFINED> instruction: 0xf7e14631
   219d0:	tstcs	r4, ip, asr #30
   219d4:			; <UNDEFINED> instruction: 0xf7f34630
   219d8:	strmi	pc, [r6], -r3, lsr #20
   219dc:	ldrdeq	pc, [ip], -r9
   219e0:			; <UNDEFINED> instruction: 0xf9f8f010
   219e4:	ldrdcc	pc, [ip], -r9
   219e8:	rscscc	pc, pc, #79	; 0x4f
   219ec:	strls	r2, [r0], -r1, lsl #2
   219f0:	blmi	1246600 <ftello64@plt+0x1242a84>
   219f4:	andls	r4, r1, fp, ror r4
   219f8:			; <UNDEFINED> instruction: 0xf7e14640
   219fc:			; <UNDEFINED> instruction: 0x4630ee56
   21a00:	bl	ffd5f98c <ftello64@plt+0xffd5be10>
   21a04:	andcs	r4, lr, r1, asr #12
   21a08:	mrc2	7, 2, pc, cr0, cr13, {7}
   21a0c:			; <UNDEFINED> instruction: 0xf7e14640
   21a10:	strb	lr, [r8], lr, ror #23
   21a14:	andcs	r4, r5, #64, 18	; 0x100000
   21a18:			; <UNDEFINED> instruction: 0xf7e14479
   21a1c:	strmi	lr, [r4], -ip, lsl #24
   21a20:			; <UNDEFINED> instruction: 0xf7f74628
   21a24:	blls	1e12b8 <ftello64@plt+0x1dd73c>
   21a28:			; <UNDEFINED> instruction: 0xf8d39005
   21a2c:			; <UNDEFINED> instruction: 0xf0160114
   21a30:	stmdbls	r5, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   21a34:	strtmi	r4, [r0], -r2, lsl #12
   21a38:	cdp2	0, 11, cr15, cr12, cr13, {0}
   21a3c:	vaddhn.i16	d18, q0, q2
   21a40:	ldrt	r2, [r0], r0, lsl #8
   21a44:	stmdaeq	r8!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   21a48:	str	r2, [r4, lr, rrx]
   21a4c:	stcl	7, cr15, [lr, #900]!	; 0x384
   21a50:	stmdacs	r0, {r2, r9, sl, lr}
   21a54:	mcrge	4, 5, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   21a58:	strcs	pc, [r0], #-704	; 0xfffffd40
   21a5c:			; <UNDEFINED> instruction: 0xf7e1e6a5
   21a60:	strmi	lr, [r4], -r2, lsl #24
   21a64:			; <UNDEFINED> instruction: 0xf013e69f
   21a68:	eorle	r0, r3, r6, lsl #16
   21a6c:	svceq	0x0002f1b8
   21a70:	svcge	0x0035f47f
   21a74:	andcs	r4, r5, #671744	; 0xa4000
   21a78:			; <UNDEFINED> instruction: 0xf7e14479
   21a7c:			; <UNDEFINED> instruction: 0x4604ebdc
   21a80:			; <UNDEFINED> instruction: 0xf7f74628
   21a84:			; <UNDEFINED> instruction: 0x4601fdf3
   21a88:			; <UNDEFINED> instruction: 0xf00d4620
   21a8c:	strcs	pc, [r1], #-3681	; 0xfffff19f
   21a90:	strcs	pc, [r0], #-704	; 0xfffffd40
   21a94:	bmi	8db4b8 <ftello64@plt+0x8d793c>
   21a98:	orrvc	pc, r5, pc, asr #8
   21a9c:	ldrbtmi	r4, [sl], #-2081	; 0xfffff7df
   21aa0:			; <UNDEFINED> instruction: 0xf00e4478
   21aa4:	bmi	85fac0 <ftello64@plt+0x85bf44>
   21aa8:	stmdami	r0!, {r0, r2, r4, r5, r6, r7, r8, sp}
   21aac:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   21ab0:			; <UNDEFINED> instruction: 0xfffef00d
   21ab4:	andcs	r4, r5, #491520	; 0x78000
   21ab8:			; <UNDEFINED> instruction: 0xf7e14479
   21abc:			; <UNDEFINED> instruction: 0x4606ebbc
   21ac0:			; <UNDEFINED> instruction: 0xf7f74628
   21ac4:			; <UNDEFINED> instruction: 0x4601fdd3
   21ac8:			; <UNDEFINED> instruction: 0xf00d4630
   21acc:	ldmdbmi	r9, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   21ad0:	strbmi	r2, [r0], -r5, lsl #4
   21ad4:			; <UNDEFINED> instruction: 0xf7e14479
   21ad8:	ldmdbmi	r7, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   21adc:			; <UNDEFINED> instruction: 0xf00d4479
   21ae0:	blls	1e13c4 <ftello64@plt+0x1dd848>
   21ae4:	eorscc	pc, r0, #9633792	; 0x930000
   21ae8:			; <UNDEFINED> instruction: 0xf57f07db
   21aec:	strcs	sl, [r1], #-3832	; 0xfffff108
   21af0:	strcs	pc, [r0], #-704	; 0xfffffd40
   21af4:	svclt	0x0000e657
   21af8:	andeq	r3, r3, r6, asr r4
   21afc:	andeq	r0, r0, r8, lsl #8
   21b00:	andeq	r3, r3, ip, asr #8
   21b04:	strdeq	r3, [r3], -r2
   21b08:	andeq	r0, r0, r4, asr r4
   21b0c:	andeq	lr, r1, ip, asr r1
   21b10:	andeq	lr, r1, r8, asr r1
   21b14:	strdeq	lr, [r1], -r8
   21b18:	andeq	sp, r1, r4, asr #31
   21b1c:	andeq	lr, r1, ip, lsl r0
   21b20:	andeq	lr, r1, r6, asr #4
   21b24:	andeq	lr, r1, r4, lsr r0
   21b28:	andeq	lr, r1, r8, lsr r2
   21b2c:	andeq	lr, r1, r6, lsr #32
   21b30:	andeq	sp, r1, r4, asr pc
   21b34:	andeq	sp, r1, ip, ror #30
   21b38:	andeq	sp, r1, r8, lsl #31
   21b3c:	addlt	fp, r5, r0, lsl #10
   21b40:	stmib	sp, {r8, r9, sp}^
   21b44:	movwls	r3, #769	; 0x301
   21b48:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
   21b4c:			; <UNDEFINED> instruction: 0xf85db005
   21b50:	svclt	0x0000fb04
   21b54:	ldrbmi	lr, [r0, sp, lsr #18]!
   21b58:	ldmdbmi	r5, {r1, r2, r3, r9, sl, lr}^
   21b5c:	ldclvc	6, cr4, [r3, #-92]	; 0xffffffa4
   21b60:	bmi	154dd88 <ftello64@plt+0x154a20c>
   21b64:	blcs	832d50 <ftello64@plt+0x82f1d4>
   21b68:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   21b6c:			; <UNDEFINED> instruction: 0xf04f9207
   21b70:			; <UNDEFINED> instruction: 0xf0400200
   21b74:	ldmdavs	fp!, {r0, r3, r7, pc}^
   21b78:	blvs	cb3580 <ftello64@plt+0xcafa04>
   21b7c:	mlsle	r0, r3, r2, r4
   21b80:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
   21b84:	stccs	8, cr6, [r0], {28}
   21b88:	ldfvsp	f5, [r5], #-336	; 0xfffffeb0
   21b8c:	andsvs	r2, sl, r1, lsl #4
   21b90:	stccs	12, cr6, [r0, #-716]	; 0xfffffd34
   21b94:	blcs	55c8c <ftello64@plt+0x52110>
   21b98:			; <UNDEFINED> instruction: 0xf10ddd3b
   21b9c:			; <UNDEFINED> instruction: 0xf04f0a14
   21ba0:	and	r0, r4, r6, lsl r9
   21ba4:	strcc	r6, [r1], #-3251	; 0xfffff34d
   21ba8:	ble	cb2620 <ftello64@plt+0xcaeaa4>
   21bac:	blx	27cd8a <ftello64@plt+0x27920e>
   21bb0:	ldrbmi	r5, [r3], -r4, lsl #10
   21bb4:			; <UNDEFINED> instruction: 0x46402214
   21bb8:			; <UNDEFINED> instruction: 0xf7f71ca9
   21bbc:	blls	1a11a8 <ftello64@plt+0x19d62c>
   21bc0:	addmi	r6, fp, #7929856	; 0x790000
   21bc4:	bls	1d6384 <ftello64@plt+0x1d2808>
   21bc8:	addsmi	r6, sl, #12255232	; 0xbb0000
   21bcc:	ldfvcp	f5, [r9, #936]!	; 0x3a8
   21bd0:	andcs	sl, r0, #4, 16	; 0x40000
   21bd4:	b	ffadfb60 <ftello64@plt+0xffadbfe4>
   21bd8:	stmdacs	r0, {r2, r9, sl, lr}
   21bdc:	stmdals	r4, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   21be0:			; <UNDEFINED> instruction: 0xf7f74631
   21be4:			; <UNDEFINED> instruction: 0x4623f97b
   21be8:	strmi	lr, [r1], #-2509	; 0xfffff633
   21bec:	strls	r4, [r0], #-1600	; 0xfffff9c0
   21bf0:	bls	1334dc <ftello64@plt+0x12f960>
   21bf4:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   21bf8:	bllt	fe033410 <ftello64@plt+0xfe02f894>
   21bfc:			; <UNDEFINED> instruction: 0xf023783b
   21c00:			; <UNDEFINED> instruction: 0xf0430303
   21c04:	eorsvc	r0, fp, r3, lsl #6
   21c08:			; <UNDEFINED> instruction: 0xf7e19804
   21c0c:	and	lr, r1, lr, lsr #20
   21c10:	strcs	fp, [r1], #-2939	; 0xfffff485
   21c14:	andcs	r4, r0, #41984	; 0xa400
   21c18:	andsvs	r4, sl, fp, ror r4
   21c1c:	blmi	9744c4 <ftello64@plt+0x970948>
   21c20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21c24:	blls	1fbc94 <ftello64@plt+0x1f8118>
   21c28:	qsuble	r4, sl, fp
   21c2c:	andlt	r4, r8, r0, lsr #12
   21c30:			; <UNDEFINED> instruction: 0x87f0e8bd
   21c34:	mlascc	sp, r6, r8, pc	; <UNPREDICTABLE>
   21c38:			; <UNDEFINED> instruction: 0x43232401
   21c3c:	eorscc	pc, sp, r6, lsl #17
   21c40:	blvs	1cdbbf8 <ftello64@plt+0x1cd807c>
   21c44:			; <UNDEFINED> instruction: 0xd19b4293
   21c48:	vpadd.i8	d20, d0, d14
   21c4c:	ldmdbmi	lr, {r1, r4, r7, r9, sp}
   21c50:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
   21c54:	tstcc	r4, #2030043136	; 0x79000000
   21c58:			; <UNDEFINED> instruction: 0xf00d4478
   21c5c:	addlt	pc, r3, #57, 30	; 0xe4
   21c60:	ldmdavc	fp!, {r3, r8, r9, fp, sp}
   21c64:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   21c68:			; <UNDEFINED> instruction: 0xf043bf08
   21c6c:	eorsvc	r0, fp, r1, lsl #6
   21c70:	bmi	61bba0 <ftello64@plt+0x618024>
   21c74:	msrvc	CPSR_fsxc, pc, asr #8
   21c78:	ldrbtmi	r4, [sl], #-2070	; 0xfffff7ea
   21c7c:	andscc	r4, r4, #120, 8	; 0x78000000
   21c80:			; <UNDEFINED> instruction: 0xff16f00d
   21c84:	b	ffbdfc10 <ftello64@plt+0xffbdc094>
   21c88:	vpadd.i8	d20, d0, d3
   21c8c:	ldmdbmi	r3, {r0, r4, r7, r9, sp}
   21c90:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
   21c94:	tstcc	r4, #2030043136	; 0x79000000
   21c98:			; <UNDEFINED> instruction: 0xf00d4478
   21c9c:	bmi	4a1908 <ftello64@plt+0x49dd8c>
   21ca0:	biccs	pc, sp, r0, asr #4
   21ca4:	ldrbtmi	r4, [sl], #-2064	; 0xfffff7f0
   21ca8:	andscc	r4, r4, #120, 8	; 0x78000000
   21cac:			; <UNDEFINED> instruction: 0xff00f00d
   21cb0:	andeq	r3, r3, ip, lsr r0
   21cb4:	andeq	r0, r0, r8, lsl #8
   21cb8:	andeq	r4, r3, r2, lsl #8
   21cbc:	andeq	r4, r3, ip, ror #6
   21cc0:	andeq	r2, r3, r0, lsl #31
   21cc4:	muleq	r1, r2, r0
   21cc8:	andeq	sp, r1, r0, lsl #29
   21ccc:			; <UNDEFINED> instruction: 0x0001deb0
   21cd0:	andeq	lr, r1, sl, rrx
   21cd4:	andeq	sp, r1, r8, asr lr
   21cd8:	andeq	lr, r1, r2, asr r0
   21cdc:	andeq	sp, r1, r0, asr #28
   21ce0:	andeq	sp, r1, r0, ror #28
   21ce4:	andeq	lr, r1, lr, lsr r0
   21ce8:	andeq	sp, r1, ip, lsr #28
   21cec:			; <UNDEFINED> instruction: 0x4607b5f0
   21cf0:	ldclvc	6, cr4, [r0, #84]	; 0x54
   21cf4:	addlt	r4, r3, r3, lsr sl
   21cf8:			; <UNDEFINED> instruction: 0x460e4b33
   21cfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21d00:	movwls	r6, #6171	; 0x181b
   21d04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21d08:	blx	55fce0 <ftello64@plt+0x55c164>
   21d0c:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   21d10:	ldmdblt	r0!, {r2, r9, sl, lr}^
   21d14:	ldmpl	fp, {r1, r2, r3, r5, r9, fp, lr}
   21d18:	ldrsbmi	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   21d1c:	stmdavc	fp!, {r2, r4, r8, fp, ip, sp, pc}
   21d20:	ldrtle	r0, [r4], #-2010	; 0xfffff826
   21d24:	andcs	r7, r0, #14912	; 0x3a40
   21d28:			; <UNDEFINED> instruction: 0xf7e14668
   21d2c:	strmi	lr, [r4], -r0, asr #20
   21d30:	bmi	a4e278 <ftello64@plt+0xa4a6fc>
   21d34:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   21d38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21d3c:	subsmi	r9, sl, r1, lsl #22
   21d40:			; <UNDEFINED> instruction: 0x4620d13d
   21d44:	ldcllt	0, cr11, [r0, #12]!
   21d48:	stmdals	r0, {r0, r3, r4, r5, r9, sl, lr}
   21d4c:			; <UNDEFINED> instruction: 0xf8c6f7f7
   21d50:	ldrtmi	r9, [r1], -r0, lsl #16
   21d54:			; <UNDEFINED> instruction: 0xf8c2f7f7
   21d58:	strtmi	r4, [r2], -r3, lsr #12
   21d5c:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   21d60:	svcls	0x00004630
   21d64:	blx	ff25fd6a <ftello64@plt+0xff25c1ee>
   21d68:	stmiblt	r8, {r2, r9, sl, lr}^
   21d6c:			; <UNDEFINED> instruction: 0x4630463a
   21d70:			; <UNDEFINED> instruction: 0xf7ff4629
   21d74:	strmi	pc, [r4], -r5, ror #19
   21d78:	stmdavc	fp!, {r4, r7, r8, fp, ip, sp, pc}
   21d7c:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   21d80:	movweq	pc, #12355	; 0x3043	; <UNPREDICTABLE>
   21d84:	stmdals	r0, {r0, r1, r3, r5, ip, sp, lr}
   21d88:	stmdb	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21d8c:			; <UNDEFINED> instruction: 0xf013e7d1
   21d90:			; <UNDEFINED> instruction: 0xf04f0f02
   21d94:	vsubw.s8	q8, q0, d8
   21d98:	svclt	0x00082300
   21d9c:	bfi	r4, ip, (invalid: 12:8)
   21da0:	blcs	24e834 <ftello64@plt+0x24acb8>
   21da4:	stmdavc	fp!, {r2, ip, lr, pc}
   21da8:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   21dac:	strb	r7, [sl, fp, lsr #32]!
   21db0:			; <UNDEFINED> instruction: 0xf023782b
   21db4:			; <UNDEFINED> instruction: 0xf0430303
   21db8:	eorvc	r0, fp, r1, lsl #6
   21dbc:			; <UNDEFINED> instruction: 0xf7e1e7e3
   21dc0:	svclt	0x0000ea52
   21dc4:	andeq	r2, r3, r4, lsr #29
   21dc8:	andeq	r0, r0, r8, lsl #8
   21dcc:	muleq	r3, r2, lr
   21dd0:	andeq	r0, r0, r4, asr r4
   21dd4:	andeq	r2, r3, sl, ror #28
   21dd8:	svcmi	0x00f0e92d
   21ddc:			; <UNDEFINED> instruction: 0x460d461e
   21de0:	ldmibmi	r2!, {r0, r1, r3, r4, r6, fp, sp, lr}^
   21de4:	bmi	ffcb363c <ftello64@plt+0xffcafac0>
   21de8:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
   21dec:	andls	r6, r2, fp, asr r8
   21df0:	svcls	0x0015588a
   21df4:	andls	r6, r9, #1179648	; 0x120000
   21df8:	andeq	pc, r0, #79	; 0x4f
   21dfc:	blmi	ffb86a08 <ftello64@plt+0xffb82e8c>
   21e00:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   21e04:			; <UNDEFINED> instruction: 0xf8dd447b
   21e08:	movwls	sl, #12376	; 0x3058
   21e0c:	rsbsle	r2, r9, r0, lsl #30
   21e10:			; <UNDEFINED> instruction: 0xf7f47da0
   21e14:	msrlt	SPSR_f, pc, lsl r9
   21e18:	bmi	ff9f3638 <ftello64@plt+0xff9efabc>
   21e1c:	ldrbtmi	r4, [sl], #-3044	; 0xfffff41c
   21e20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21e24:	subsmi	r9, sl, r9, lsl #22
   21e28:	orrhi	pc, r0, r0, asr #32
   21e2c:	andlt	r4, fp, r0, lsr r6
   21e30:	svchi	0x00f0e8bd
   21e34:			; <UNDEFINED> instruction: 0xf7f47de0
   21e38:			; <UNDEFINED> instruction: 0x4680f97d
   21e3c:			; <UNDEFINED> instruction: 0xf0402800
   21e40:	stclvc	0, cr8, [r3, #-560]!	; 0xfffffdd0
   21e44:	andseq	pc, pc, #-1073741784	; 0xc0000028
   21e48:	svclt	0x00182b19
   21e4c:	ldmdale	fp, {r0, r9, fp, sp}^
   21e50:	ldrdcc	pc, [r0], -r9
   21e54:	cmnle	r0, r6, lsl #22
   21e58:	blvs	708a64 <ftello64@plt+0x704ee8>
   21e5c:	rsble	r2, r0, r0, lsl #26
   21e60:	addsmi	r6, sl, #43008	; 0xa800
   21e64:	sbcshi	pc, r0, r0
   21e68:	bleq	65e2a4 <ftello64@plt+0x65a728>
   21e6c:	eorsvs	r2, fp, r0, lsl #6
   21e70:	ldrbmi	r7, [r8], -r1, ror #27
   21e74:			; <UNDEFINED> instruction: 0xf7e12200
   21e78:	stmdacs	r0, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
   21e7c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   21e80:			; <UNDEFINED> instruction: 0xf1a37d63
   21e84:	bcs	62708 <ftello64@plt+0x5eb8c>
   21e88:	blcs	698434 <ftello64@plt+0x6948b8>
   21e8c:	sbchi	pc, r8, r0
   21e90:	andseq	pc, r8, #-1073741784	; 0xc0000028
   21e94:	svceq	0x00eff012
   21e98:	adchi	pc, r1, r0
   21e9c:	andeq	pc, r3, #35	; 0x23
   21ea0:	svclt	0x00182b30
   21ea4:			; <UNDEFINED> instruction: 0xf0402a10
   21ea8:			; <UNDEFINED> instruction: 0xf8d98178
   21eac:	blcs	36deb4 <ftello64@plt+0x36a338>
   21eb0:	msrhi	SPSR_f, r0, asr #32
   21eb4:	blcs	c1648 <ftello64@plt+0xbdacc>
   21eb8:	ldmdavs	fp!, {r4, r8, ip, lr, pc}
   21ebc:	stmiavs	r2!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}^
   21ec0:	bicsmi	pc, r1, #1325400064	; 0x4f000000
   21ec4:	movtmi	pc, #9925	; 0x26c5	; <UNPREDICTABLE>
   21ec8:	stmdble	r7, {r1, r3, r4, r7, r9, lr}
   21ecc:	bls	f4dc0 <ftello64@plt+0xf1244>
   21ed0:			; <UNDEFINED> instruction: 0xf89358d3
   21ed4:			; <UNDEFINED> instruction: 0x065b3230
   21ed8:	tsthi	pc, r0, asr #2	; <UNPREDICTABLE>
   21edc:	stmdals	r6, {r0, r8, fp, ip, pc}
   21ee0:			; <UNDEFINED> instruction: 0xfffcf7f6
   21ee4:	ldrdvs	pc, [r4], -r9
   21ee8:	stcvc	8, cr9, [r2, #-24]!	; 0xffffffe8
   21eec:	stmdbcs	r0, {r0, r4, r5, r8, fp, sp, lr}
   21ef0:	sbcshi	pc, r5, r0
   21ef4:	ldmdbvs	r3!, {r0, r1, r9, fp, sp}^
   21ef8:	sbcshi	pc, sl, r0, lsl #4
   21efc:			; <UNDEFINED> instruction: 0xf7e1461a
   21f00:	eors	lr, r6, r8, ror #18
   21f04:	str	sl, [r3, r5, lsl #30]
   21f08:	andseq	pc, r8, #-1073741784	; 0xc0000028
   21f0c:	svceq	0x00eff012
   21f10:			; <UNDEFINED> instruction: 0xf8d9d159
   21f14:	blcs	3adf1c <ftello64@plt+0x3aa3a0>
   21f18:			; <UNDEFINED> instruction: 0x2620d09e
   21f1c:	strcs	pc, [r0], -r0, asr #5
   21f20:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   21f24:	mlsle	r4, sl, r2, r4
   21f28:	bleq	65e364 <ftello64@plt+0x65a7e8>
   21f2c:	movwls	r2, #25344	; 0x6300
   21f30:	ldrbmi	r2, [r9], -r0, lsl #4
   21f34:			; <UNDEFINED> instruction: 0xf7ed4630
   21f38:	stmdacs	r0, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   21f3c:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   21f40:	bcs	3bbfb0 <ftello64@plt+0x3b8434>
   21f44:	ldmdavs	sp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   21f48:	blvs	afc0d8 <ftello64@plt+0xaf855c>
   21f4c:			; <UNDEFINED> instruction: 0xd1ef429a
   21f50:	blvs	1afc1e0 <ftello64@plt+0x1af8664>
   21f54:			; <UNDEFINED> instruction: 0xd1eb429a
   21f58:	strmi	lr, [r6], -sl, lsl #15
   21f5c:			; <UNDEFINED> instruction: 0xf8d9e75d
   21f60:	blcs	1adf68 <ftello64@plt+0x1aa3ec>
   21f64:	rschi	pc, sp, r0, asr #32
   21f68:	ldrdne	pc, [r4], -r9
   21f6c:			; <UNDEFINED> instruction: 0xf7f69806
   21f70:	bls	1e1e4c <ftello64@plt+0x1de2d0>
   21f74:	strtmi	r4, [r8], -r1, lsr #12
   21f78:			; <UNDEFINED> instruction: 0xf8e2f7ff
   21f7c:	stmdals	r6, {r1, r2, r9, sl, lr}
   21f80:	ldmda	r2!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21f84:	movweq	lr, #43957	; 0xabb5
   21f88:	movwcs	fp, #7960	; 0x1f18
   21f8c:	svceq	0x0000f1ba
   21f90:	movwcs	fp, #3848	; 0xf08
   21f94:	svclt	0x00182e00
   21f98:	ldmdblt	r3!, {r8, r9, sp}^
   21f9c:	svceq	0x0000f1b8
   21fa0:	svcge	0x003bf43f
   21fa4:			; <UNDEFINED> instruction: 0xf7e44628
   21fa8:			; <UNDEFINED> instruction: 0xf1b8fde9
   21fac:			; <UNDEFINED> instruction: 0xf47f0f02
   21fb0:	qasxmi	sl, r8, r4
   21fb4:	ldmdb	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21fb8:	ldrbmi	lr, [r0], -pc, lsr #14
   21fbc:			; <UNDEFINED> instruction: 0xf7e44629
   21fc0:	strcs	pc, [r0], -fp, lsr #25
   21fc4:			; <UNDEFINED> instruction: 0xf023e7ea
   21fc8:	blcs	c227dc <ftello64@plt+0xc1ec60>
   21fcc:	bcs	451c34 <ftello64@plt+0x44e0b8>
   21fd0:			; <UNDEFINED> instruction: 0xf8d9d1a3
   21fd4:	blcs	36dfdc <ftello64@plt+0x36a460>
   21fd8:	svcge	0x003ef43f
   21fdc:			; <UNDEFINED> instruction: 0xf8d9e79d
   21fe0:	blcs	3adfe8 <ftello64@plt+0x3aa46c>
   21fe4:	adcshi	pc, r8, r0, asr #32
   21fe8:	stmdals	r6, {r0, r8, fp, ip, pc}
   21fec:			; <UNDEFINED> instruction: 0xff76f7f6
   21ff0:	blls	9bee0 <ftello64@plt+0x98364>
   21ff4:	blvs	16fc284 <ftello64@plt+0x16f8708>
   21ff8:			; <UNDEFINED> instruction: 0xd195429a
   21ffc:	stcls	3, cr2, [r1, #-4]
   22000:	bleq	65e43c <ftello64@plt+0x65a8c0>
   22004:			; <UNDEFINED> instruction: 0xe733603b
   22008:	blvs	1ac8c14 <ftello64@plt+0x1ac5098>
   2200c:	addsmi	r6, sl, #93184	; 0x16c00
   22010:			; <UNDEFINED> instruction: 0xf10dbf02
   22014:	movwcs	r0, #6936	; 0x1b18
   22018:			; <UNDEFINED> instruction: 0xf47f603b
   2201c:	str	sl, [r7, -r5, lsr #30]!
   22020:	ldrdcc	pc, [r0], -r9
   22024:			; <UNDEFINED> instruction: 0xf0402b06
   22028:			; <UNDEFINED> instruction: 0xf8d980a2
   2202c:	stmdals	r6, {r2, ip}
   22030:			; <UNDEFINED> instruction: 0xff54f7f6
   22034:	strtmi	r9, [r9], -r6, lsl #16
   22038:			; <UNDEFINED> instruction: 0xff50f7f6
   2203c:	mlasvs	r8, r9, r7, lr
   22040:	svceq	0x0000f1ba
   22044:	strmi	sp, [r1], -fp, asr #32
   22048:	ldrbmi	r2, [r0], -r4, lsl #5
   2204c:			; <UNDEFINED> instruction: 0xf7e14655
   22050:			; <UNDEFINED> instruction: 0xf04feb48
   22054:	stclvc	8, cr0, [r0, #-4]!
   22058:	andseq	pc, r8, #160, 2	; 0x28
   2205c:	andeq	pc, r3, r0, lsr #32
   22060:	bcs	64ebb0 <ftello64@plt+0x64b034>
   22064:	vrecps.f32	d27, d16, d11
   22068:	vaddw.s8	<illegal reg q8.5>, q8, d1
   2206c:	andcs	r1, r0, #1073741824	; 0x40000000
   22070:	vpmax.s8	d15, d2, d17
   22074:			; <UNDEFINED> instruction: 0xf002bf98
   22078:	ldmdacs	r0, {r0, r9}
   2207c:			; <UNDEFINED> instruction: 0xf042bf08
   22080:	tstlt	r2, r1, lsl #4
   22084:			; <UNDEFINED> instruction: 0xf8852204
   22088:	stmdals	r2, {r0, r5, sp}
   2208c:	strtmi	r4, [r9], -r2, lsr #12
   22090:	blx	fe8e003a <ftello64@plt+0xfe8dc4be>
   22094:	stmdacs	r0, {r1, r2, r9, sl, lr}
   22098:	mcrge	4, 7, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   2209c:	bcs	11bec8 <ftello64@plt+0x11834c>
   220a0:	stmdale	r4!, {r0, r1, r4, r5, r6, fp, sp, lr}
   220a4:	cmpeq	ip, r6, lsl #2	; <UNPREDICTABLE>
   220a8:			; <UNDEFINED> instruction: 0xf7e1461a
   220ac:			; <UNDEFINED> instruction: 0xe760e892
   220b0:	andcs	sl, r5, #114688	; 0x1c000
   220b4:			; <UNDEFINED> instruction: 0xf88d27d1
   220b8:			; <UNDEFINED> instruction: 0xf88d3020
   220bc:	mrceq	0, 0, r7, cr15, cr12, {0}
   220c0:			; <UNDEFINED> instruction: 0xf88d9001
   220c4:	ldceq	0, cr7, [pc], {29}
   220c8:			; <UNDEFINED> instruction: 0xf88d0a1b
   220cc:			; <UNDEFINED> instruction: 0xf88d701e
   220d0:			; <UNDEFINED> instruction: 0xf7e1301f
   220d4:	ldmib	r6, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
   220d8:	stmdals	r1, {r2, r8, r9, ip}
   220dc:	orrcs	lr, r4, lr, lsl #14
   220e0:			; <UNDEFINED> instruction: 0xf7e12001
   220e4:			; <UNDEFINED> instruction: 0xf04fec9e
   220e8:	strmi	r0, [r5], -r2, lsl #16
   220ec:	stmdbge	r7, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   220f0:	ldrcs	r2, [r4, r5, lsl #4]!
   220f4:	eorcc	pc, r0, sp, lsl #17
   220f8:	andsvc	pc, ip, sp, lsl #17
   220fc:	andls	r1, r1, pc, lsl r6
   22100:	andsvc	pc, sp, sp, lsl #17
   22104:	andsne	r1, fp, #520093696	; 0x1f000000
   22108:	andsvc	pc, lr, sp, lsl #17
   2210c:	andscc	pc, pc, sp, lsl #17
   22110:	ldmda	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22114:	stmdals	r1, {r0, r1, r4, r5, r6, fp, sp, lr}
   22118:			; <UNDEFINED> instruction: 0xf7f3e7c4
   2211c:	stmdals	r6, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   22120:			; <UNDEFINED> instruction: 0xf7e02605
   22124:			; <UNDEFINED> instruction: 0xf2c0efa2
   22128:	ldr	r2, [r7, -r0, lsl #12]!
   2212c:	ldm	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22130:	vpmax.s8	d20, d0, d19
   22134:	stmdami	r3!, {r0, r2, r3, r5, r7, r8, ip, sp}
   22138:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2213c:			; <UNDEFINED> instruction: 0xf00d322c
   22140:	blmi	8a1424 <ftello64@plt+0x89d8a8>
   22144:	adcscc	pc, r3, #64, 4
   22148:	stmdami	r1!, {r5, r8, fp, lr}
   2214c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   22150:	ldrbtmi	r3, [r8], #-812	; 0xfffffcd4
   22154:	ldc2	0, cr15, [ip], #52	; 0x34
   22158:			; <UNDEFINED> instruction: 0xf44f4b1e
   2215c:	ldmdbmi	lr, {r4, r5, r6, r9, ip, sp, lr}
   22160:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
   22164:			; <UNDEFINED> instruction: 0x332c4479
   22168:			; <UNDEFINED> instruction: 0xf00d4478
   2216c:	blmi	761438 <ftello64@plt+0x75d8bc>
   22170:	adcscc	pc, r9, #64, 4
   22174:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
   22178:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2217c:	ldrbtmi	r3, [r8], #-812	; 0xfffffcd4
   22180:	stc2	0, cr15, [r6], #52	; 0x34
   22184:	vpadd.i8	d20, d0, d9
   22188:	ldmdbmi	r9, {r0, r1, r2, r6, r7, r9, ip, sp}
   2218c:	ldrbtmi	r4, [fp], #-2073	; 0xfffff7e7
   22190:			; <UNDEFINED> instruction: 0x332c4479
   22194:			; <UNDEFINED> instruction: 0xf00d4478
   22198:	bmi	62140c <ftello64@plt+0x61d890>
   2219c:	bicscc	pc, pc, r0, asr #4
   221a0:	ldrbtmi	r4, [sl], #-2070	; 0xfffff7ea
   221a4:	eorcc	r4, ip, #120, 8	; 0x78000000
   221a8:	stc2	0, cr15, [r2], {13}
   221ac:			; <UNDEFINED> instruction: 0x00032db6
   221b0:	andeq	r0, r0, r8, lsl #8
   221b4:	muleq	r3, ip, sp
   221b8:	andeq	r2, r3, r2, lsl #27
   221bc:	andeq	r0, r0, r4, asr r4
   221c0:	andeq	sp, r1, ip, lsr #23
   221c4:	muleq	r1, sl, r9
   221c8:	muleq	r1, r8, fp
   221cc:	andeq	sp, r1, r6, lsl #19
   221d0:	strdeq	sp, [r1], -r6
   221d4:	andeq	sp, r1, r2, lsl #23
   221d8:	andeq	sp, r1, r0, ror r9
   221dc:	andeq	sp, r1, r4, lsl #20
   221e0:	andeq	sp, r1, ip, ror #22
   221e4:	andeq	sp, r1, sl, asr r9
   221e8:	andeq	sp, r1, sl, asr #19
   221ec:	andeq	sp, r1, r6, asr fp
   221f0:	andeq	sp, r1, r4, asr #18
   221f4:	andeq	sp, r1, r0, lsl #20
   221f8:	andeq	sp, r1, r2, asr #22
   221fc:	andeq	sp, r1, r0, lsr r9
   22200:	svcmi	0x00f0e92d
   22204:	ldrmi	fp, [r2], pc, lsl #1
   22208:	movwls	r4, #35525	; 0x8ac5
   2220c:	blmi	ff173a4c <ftello64@plt+0xff16fed0>
   22210:	andls	r4, r5, sl, ror r4
   22214:	ldmpl	r3, {r2, r6, r7, r8, fp, lr}^
   22218:	ldrdls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2221c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   22220:			; <UNDEFINED> instruction: 0xf04f930d
   22224:	blls	622e2c <ftello64@plt+0x61f2b0>
   22228:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   2222c:			; <UNDEFINED> instruction: 0xf1b9371a
   22230:	andle	r0, r2, r0, lsl #30
   22234:			; <UNDEFINED> instruction: 0xf8c92000
   22238:	mrslt	r0, (UNDEF: 11)
   2223c:	andsvs	r2, r8, r0
   22240:	movwcs	fp, #271	; 0x10f
   22244:			; <UNDEFINED> instruction: 0xf8da603b
   22248:	stmdavs	r3, {r2}
   2224c:			; <UNDEFINED> instruction: 0xf0402b02
   22250:	ldmdavs	r4!, {r2, r3, r4, r6, r8, pc}^
   22254:	blcs	1bc2e8 <ftello64@plt+0x1b876c>
   22258:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   2225c:	stmdavs	r5, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
   22260:	ldrdlt	pc, [r4], -r4
   22264:	ldrmi	r5, [sl], -fp, asr #17
   22268:			; <UNDEFINED> instruction: 0xf8d29306
   2226c:	stfvce	f0, [fp, #1008]!	; 0x3f0
   22270:	cmple	r9, r0, lsl #16
   22274:	stmdavc	r8!, {r1, r2, r3, r5, r7, sl, fp, lr}
   22278:	andhi	pc, r4, r1, asr r8	; <UNPREDICTABLE>
   2227c:			; <UNDEFINED> instruction: 0xf8d807c2
   22280:			; <UNDEFINED> instruction: 0xf1011000
   22284:			; <UNDEFINED> instruction: 0xf8c80101
   22288:	ldrle	r1, [sp, #-0]!
   2228c:	ldrdcc	pc, [r4], -r8
   22290:			; <UNDEFINED> instruction: 0xf8c83301
   22294:			; <UNDEFINED> instruction: 0xf1b93004
   22298:	andle	r0, lr, r0, lsl #30
   2229c:	ldrbmi	sl, [r8], -fp, lsl #18
   222a0:			; <UNDEFINED> instruction: 0xf994f7f7
   222a4:	stmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}^
   222a8:			; <UNDEFINED> instruction: 0xd106429a
   222ac:	bls	33c560 <ftello64@plt+0x3389e4>
   222b0:	svclt	0x0004429a
   222b4:			; <UNDEFINED> instruction: 0xf8c92301
   222b8:			; <UNDEFINED> instruction: 0xf1053000
   222bc:	ldrtmi	r0, [sl], -ip, lsl #2
   222c0:	movwcs	r4, #1624	; 0x658
   222c4:			; <UNDEFINED> instruction: 0xf918f7ff
   222c8:	stmiblt	r0, {r2, r9, sl, lr}
   222cc:	ldreq	r7, [fp, fp, lsr #16]
   222d0:			; <UNDEFINED> instruction: 0xf8d8bf4f
   222d4:	strcs	r3, [r8], #-8
   222d8:	ldrdcc	pc, [ip], -r8
   222dc:	strcs	pc, [r0], #-704	; 0xfffffd40
   222e0:	movwcc	fp, #8011	; 0x1f4b
   222e4:			; <UNDEFINED> instruction: 0xf8c83301
   222e8:			; <UNDEFINED> instruction: 0xf8c83008
   222ec:	bmi	fe46e324 <ftello64@plt+0xfe46a7a8>
   222f0:	ldrbtmi	r4, [sl], #-2956	; 0xfffff474
   222f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   222f8:	subsmi	r9, sl, sp, lsl #22
   222fc:	rscshi	pc, r8, r0, asr #32
   22300:	andlt	r4, pc, r0, lsr #12
   22304:	svchi	0x00f0e8bd
   22308:	movwls	r7, #40360	; 0x9da8
   2230c:	mcr2	7, 5, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
   22310:	stmdacs	r0, {r2, r9, sl, lr}
   22314:	blls	296ac8 <ftello64@plt+0x292f4c>
   22318:			; <UNDEFINED> instruction: 0xf7f34618
   2231c:	strmi	pc, [r4], -fp, lsl #30
   22320:	mvnle	r2, r0, lsl #16
   22324:	blcs	8418d8 <ftello64@plt+0x83dd5c>
   22328:			; <UNDEFINED> instruction: 0xf1a3d055
   2232c:			; <UNDEFINED> instruction: 0xf0110118
   22330:	eorle	r0, r3, pc, ror #31
   22334:			; <UNDEFINED> instruction: 0xf0002b1f
   22338:			; <UNDEFINED> instruction: 0xf0238092
   2233c:	blcs	c22750 <ftello64@plt+0xc1ebd4>
   22340:	ldmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   22344:			; <UNDEFINED> instruction: 0x4651d173
   22348:	ldrtmi	r2, [r0], -sp, lsl #4
   2234c:	blx	ffce030a <ftello64@plt+0xffcdc78e>
   22350:	stmdacs	r0, {r7, r9, sl, lr}
   22354:			; <UNDEFINED> instruction: 0x4623d05c
   22358:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   2235c:			; <UNDEFINED> instruction: 0x4658463a
   22360:			; <UNDEFINED> instruction: 0xf8caf7ff
   22364:	stmdacs	r0, {r2, r9, sl, lr}
   22368:	addshi	pc, r2, r0
   2236c:	blcs	24ee00 <ftello64@plt+0x24b284>
   22370:	stmdavc	fp!, {r1, r2, r3, r5, r6, ip, lr, pc}
   22374:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   22378:	ldr	r7, [r8, fp, lsr #32]!
   2237c:	andcs	r4, lr, #84934656	; 0x5100000
   22380:			; <UNDEFINED> instruction: 0xf7ed4630
   22384:	pkhtbmi	pc, r0, r7, asr #23	; <UNPREDICTABLE>
   22388:	eorsle	r2, r7, r0, lsl #16
   2238c:			; <UNDEFINED> instruction: 0xf1054623
   22390:	ldrtmi	r0, [sl], -ip, lsl #2
   22394:			; <UNDEFINED> instruction: 0xf7ff4658
   22398:	strmi	pc, [r4], -pc, lsr #17
   2239c:	mvnle	r2, r0, lsl #16
   223a0:	ldrtmi	r9, [r3], -r7, lsl #18
   223a4:			; <UNDEFINED> instruction: 0xf8cd7d6a
   223a8:	tstls	r2, r4
   223ac:			; <UNDEFINED> instruction: 0xf8d82a18
   223b0:	strtmi	r4, [sl], -r4
   223b4:	svclt	0x00149805
   223b8:	tstcs	r0, r9, asr r6
   223bc:			; <UNDEFINED> instruction: 0xf7ff9400
   223c0:	strmi	pc, [r4], -fp, lsl #26
   223c4:	bicsle	r2, r1, r0, lsl #24
   223c8:			; <UNDEFINED> instruction: 0xf023782b
   223cc:			; <UNDEFINED> instruction: 0xf0430303
   223d0:	eorvc	r0, fp, r3, lsl #6
   223d4:	stmdbge	fp, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
   223d8:			; <UNDEFINED> instruction: 0xf7f74658
   223dc:	bls	3207c0 <ftello64@plt+0x31cc44>
   223e0:	addsmi	r6, sl, #7012352	; 0x6b0000
   223e4:	bls	3567f8 <ftello64@plt+0x352c7c>
   223e8:	addsmi	r6, sl, #11206656	; 0xab0000
   223ec:	stmdals	r5, {r0, r1, r2, r4, r5, ip, lr, pc}
   223f0:			; <UNDEFINED> instruction: 0x462a4659
   223f4:	blx	febe03fa <ftello64@plt+0xfebdc87e>
   223f8:	strb	r4, [r3, r4, lsl #12]!
   223fc:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   22400:	stfvcp	f3, [fp, #-140]!	; 0xffffff74
   22404:	rsble	r2, r0, r8, lsr #22
   22408:	rsble	r2, sp, r8, lsl fp
   2240c:	ldr	r2, [r0, r0, lsr #8]!
   22410:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}^
   22414:	mvnsle	r2, r0, lsl #22
   22418:	strtcs	r4, [r0], #-1624	; 0xfffff9a8
   2241c:			; <UNDEFINED> instruction: 0xf926f7f7
   22420:	strmi	r7, [r1], -sl, ror #26
   22424:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   22428:			; <UNDEFINED> instruction: 0xf992f00d
   2242c:	stcne	7, cr14, [r8, #-644]!	; 0xfffffd7c
   22430:			; <UNDEFINED> instruction: 0xf7f72408
   22434:			; <UNDEFINED> instruction: 0xf895f83f
   22438:			; <UNDEFINED> instruction: 0xf895603d
   2243c:	vmvn.i32	d19, #12	; 0x0000000c
   22440:	cfstrdvc	mvd2, [sl, #-0]
   22444:	strmi	r9, [r1], -r0, lsl #12
   22448:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   2244c:			; <UNDEFINED> instruction: 0xf980f00d
   22450:			; <UNDEFINED> instruction: 0xf023782b
   22454:			; <UNDEFINED> instruction: 0xf0430303
   22458:	eorvc	r0, fp, r1, lsl #6
   2245c:	strtmi	lr, [r3], -r7, asr #14
   22460:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   22464:			; <UNDEFINED> instruction: 0x4658463a
   22468:			; <UNDEFINED> instruction: 0xf846f7ff
   2246c:	stmdacs	r0, {r2, r9, sl, lr}
   22470:	svcge	0x007cf47f
   22474:			; <UNDEFINED> instruction: 0x46596872
   22478:	stmdals	r5, {r0, r1, r2, r8, r9, fp, ip, pc}
   2247c:	strtmi	r9, [sl], -r0, lsl #4
   22480:	ldrtmi	r9, [r3], -r2, lsl #6
   22484:	andls	pc, r4, sp, asr #17
   22488:	stc2	7, cr15, [r6], #1020	; 0x3fc
   2248c:	ldr	r4, [r9, r4, lsl #12]
   22490:			; <UNDEFINED> instruction: 0xf7f74658
   22494:	stmdavs	fp!, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}^
   22498:	addsmi	r6, sl, #131072	; 0x20000
   2249c:	stmdbls	r8, {r1, r2, r8, ip, lr, pc}
   224a0:	stmiavs	fp!, {r1, r6, fp, sp, lr}
   224a4:	svclt	0x0008429a
   224a8:	tstls	r8, r9, asr r6
   224ac:	strtmi	r9, [sl], -r7, lsl #22
   224b0:	stmdals	r5, {r3, r8, fp, ip, pc}
   224b4:	movwcs	r9, #770	; 0x302
   224b8:	ldrtmi	r9, [r3], -r1, lsl #6
   224bc:	ldrdmi	pc, [r4], -r8
   224c0:			; <UNDEFINED> instruction: 0xf7ff9400
   224c4:	strmi	pc, [r4], -r9, lsl #25
   224c8:	ldmdbmi	sp, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   224cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   224d0:	cdp	7, 11, cr15, cr0, cr0, {7}
   224d4:	ldrbmi	r4, [r8], -r4, lsl #12
   224d8:			; <UNDEFINED> instruction: 0xf8c8f7f7
   224dc:	strtmi	r4, [r0], -r1, lsl #12
   224e0:			; <UNDEFINED> instruction: 0xf936f00d
   224e4:	strb	r2, [r4, -r0, lsr #8]
   224e8:	andcs	r4, r5, #360448	; 0x58000
   224ec:			; <UNDEFINED> instruction: 0xe7ef4479
   224f0:	cdp	7, 11, cr15, cr8, cr0, {7}
   224f4:	vpadd.i8	d20, d0, d4
   224f8:	ldmdbmi	r4, {r0, r3, r5, r9, lr}
   224fc:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
   22500:	movtcc	r4, #50297	; 0xc479
   22504:			; <UNDEFINED> instruction: 0xf00d4478
   22508:	blmi	4e109c <ftello64@plt+0x4dd520>
   2250c:	addvs	pc, r5, #1325400064	; 0x4f000000
   22510:	ldmdami	r2, {r0, r4, r8, fp, lr}
   22514:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   22518:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
   2251c:	blx	ff65e558 <ftello64@plt+0xff65a9dc>
   22520:	muleq	r3, r0, r9
   22524:	andeq	r0, r0, r8, lsl #8
   22528:	andeq	r2, r3, r4, lsl #19
   2252c:	andeq	r0, r0, r4, asr r4
   22530:	andeq	r0, r0, ip, lsl r4
   22534:	andeq	r2, r3, lr, lsr #17
   22538:	andeq	sp, r1, sl, lsl r8
   2253c:	andeq	sp, r1, r2, lsr r8
   22540:	andeq	sp, r1, lr, lsl #14
   22544:	andeq	sp, r1, r4, lsr #14
   22548:	andeq	sp, r1, r6, ror #15
   2254c:	ldrdeq	sp, [r1], -r4
   22550:			; <UNDEFINED> instruction: 0x0001d6b0
   22554:	ldrdeq	sp, [r1], -r0
   22558:			; <UNDEFINED> instruction: 0x0001d5be
   2255c:	andeq	r9, r1, lr, asr sp
   22560:	addlt	fp, r5, r0, lsr r5
   22564:	ldrmi	r2, [sp], -r0, lsl #8
   22568:	strtmi	r9, [r3], -r3, lsl #8
   2256c:	strpl	lr, [r1], #-2509	; 0xfffff633
   22570:			; <UNDEFINED> instruction: 0xf7ff9400
   22574:	andlt	pc, r5, r5, asr #28
   22578:	svclt	0x0000bd30
   2257c:			; <UNDEFINED> instruction: 0x4606b5f0
   22580:	andcs	fp, r1, r3, lsl #1
   22584:	ldrmi	r4, [r7], -sp, lsl #12
   22588:			; <UNDEFINED> instruction: 0xf7e0461c
   2258c:	ldmdbmi	lr, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   22590:			; <UNDEFINED> instruction: 0x4632463b
   22594:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   22598:	b	d60524 <ftello64@plt+0xd5c9a8>
   2259c:	cdpmi	3, 1, cr11, cr11, cr13, {2}
   225a0:	svcmi	0x001b4425
   225a4:	ldrbtmi	r3, [lr], #-3329	; 0xfffff2ff
   225a8:	ldrbtmi	r3, [pc], #-3073	; 225b0 <ftello64@plt+0x1ea34>
   225ac:			; <UNDEFINED> instruction: 0xf7e0e007
   225b0:	stmdavc	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   225b4:			; <UNDEFINED> instruction: 0xf7e14631
   225b8:	adcmi	lr, r5, #155648	; 0x26000
   225bc:			; <UNDEFINED> instruction: 0xf814d019
   225c0:	andcs	r3, r1, r1, lsl #30
   225c4:	svclt	0x00182b3a
   225c8:			; <UNDEFINED> instruction: 0xf1a32b25
   225cc:	svclt	0x00140320
   225d0:	andcs	r2, r0, #268435456	; 0x10000000
   225d4:	svclt	0x008c2b5e
   225d8:			; <UNDEFINED> instruction: 0xf0022300
   225dc:	blcs	231e8 <ftello64@plt+0x1f66c>
   225e0:			; <UNDEFINED> instruction: 0xf7e0d0e5
   225e4:	stmdavc	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   225e8:			; <UNDEFINED> instruction: 0xf7e14639
   225ec:	adcmi	lr, r5, #12, 20	; 0xc000
   225f0:	andcs	sp, r1, r5, ror #3
   225f4:	svc	0x00b2f7e0
   225f8:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   225fc:	pop	{r0, r1, ip, sp, pc}
   22600:			; <UNDEFINED> instruction: 0xf7e140f0
   22604:	svclt	0x0000b9fd
   22608:			; <UNDEFINED> instruction: 0x0001d7b2
   2260c:	andeq	ip, r1, lr, lsr lr
   22610:	andeq	sp, r1, lr, lsr #15
   22614:	andeq	r0, r2, r2, lsl #19
   22618:	mvnsmi	lr, sp, lsr #18
   2261c:	addlt	r4, r2, r5, lsl r6
   22620:	strmi	r4, [r8], r4, lsl #12
   22624:	svcvc	0x0061b179
   22628:	strbteq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
   2262c:	andsle	r2, r2, r5, lsl #18
   22630:	strbmi	r9, [r3], -r0, lsl #10
   22634:	ldrtmi	r7, [r2], -r1, ror #31
   22638:			; <UNDEFINED> instruction: 0xf0152006
   2263c:	bllt	1e60f10 <ftello64@plt+0x1e5d394>
   22640:	pop	{r1, ip, sp, pc}
   22644:			; <UNDEFINED> instruction: 0xf7f781f0
   22648:	svcvc	0x0061f89f
   2264c:	strbteq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
   22650:	strmi	r2, [r0], r5, lsl #18
   22654:	andcs	sp, r0, ip, ror #3
   22658:	ldc2	0, cr15, [sl], {21}
   2265c:	andcs	r4, r1, r7, lsl #12
   22660:	svc	0x007cf7e0
   22664:	ldrtmi	r4, [r8], -r1, lsl #12
   22668:	stmia	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2266c:	strbmi	r9, [r3], -r0, lsl #10
   22670:	ldrtmi	r7, [r2], -r1, ror #31
   22674:			; <UNDEFINED> instruction: 0xf0152006
   22678:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
   2267c:	andcs	sp, r1, r0, ror #1
   22680:			; <UNDEFINED> instruction: 0xf7e04d0b
   22684:	ldrbtmi	lr, [sp], #-3948	; 0xfffff094
   22688:	andcs	r4, r6, r4, lsl #12
   2268c:	stc2	0, cr15, [r0], {21}
   22690:	strmi	r4, [r2], -r9, lsr #12
   22694:	andlt	r4, r2, r0, lsr #12
   22698:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2269c:	ldmiblt	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   226a0:	stcmi	0, cr2, [r4, #-4]
   226a4:	svc	0x005af7e0
   226a8:			; <UNDEFINED> instruction: 0x4604447d
   226ac:	svclt	0x0000e7ed
   226b0:	andeq	sp, r1, r2, lsr sp
   226b4:	andeq	r8, r1, r4, lsl #20
   226b8:	push	{r5, r7, r8, r9, ip, sp, pc}
   226bc:			; <UNDEFINED> instruction: 0x460641f0
   226c0:			; <UNDEFINED> instruction: 0xf7f47fc0
   226c4:	vmovne.16	d23[1], pc
   226c8:			; <UNDEFINED> instruction: 0xf8dfdd2a
   226cc:			; <UNDEFINED> instruction: 0x3668805c
   226d0:	ldrbtmi	r2, [r8], #1024	; 0x400
   226d4:			; <UNDEFINED> instruction: 0xf7e02001
   226d8:	strmi	lr, [r5], -r2, asr #30
   226dc:			; <UNDEFINED> instruction: 0xf7e06830
   226e0:	strtmi	lr, [r2], -r4, lsr #24
   226e4:	strmi	r4, [r3], -r1, asr #12
   226e8:			; <UNDEFINED> instruction: 0xf7e14628
   226ec:	andcs	lr, r1, ip, lsl #19
   226f0:	svc	0x0034f7e0
   226f4:			; <UNDEFINED> instruction: 0xf8562201
   226f8:	ldrmi	r1, [r4], #-2820	; 0xfffff4fc
   226fc:	ldc2	7, cr15, [r4], #976	; 0x3d0
   22700:			; <UNDEFINED> instruction: 0xf7e02001
   22704:	strmi	lr, [r1], -ip, lsr #30
   22708:			; <UNDEFINED> instruction: 0xf7e0203a
   2270c:	andcs	lr, r1, r6, ror lr
   22710:	svc	0x0024f7e0
   22714:	andcs	r4, sl, r1, lsl #12
   22718:	cdp	7, 6, cr15, cr14, cr0, {7}
   2271c:	bicsle	r4, r9, r7, lsr #5
   22720:	ldrhhi	lr, [r0, #141]!	; 0x8d
   22724:	svclt	0x00004770
   22728:	andeq	sp, r1, sl, lsl #13
   2272c:	suble	r2, ip, r0, lsl #16
   22730:			; <UNDEFINED> instruction: 0x4603b570
   22734:	and	r2, r4, r0, lsl #10
   22738:			; <UNDEFINED> instruction: 0x461d681a
   2273c:	suble	r2, r3, r0, lsl #20
   22740:	ldmdavs	sl, {r0, r1, r4, r9, sl, lr}^
   22744:	stccs	8, cr6, [sp], {20}
   22748:	ldmdavs	r2, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2274c:	bllt	167cba4 <ftello64@plt+0x1679028>
   22750:	mvnsle	r2, r0, lsl #24
   22754:	umaalcs	pc, r4, r2, r8	; <UNPREDICTABLE>
   22758:	svceq	0x0018f012
   2275c:	ldmdavs	sl, {r2, r3, r5, r6, r7, ip, lr, pc}
   22760:	stmdblt	r2!, {r2, r3, r4, r9, sl, lr}
   22764:	ldmdavs	r1, {r0, r1, r3, sp, lr, pc}
   22768:	cmplt	r1, r4, lsl r6
   2276c:	ldmdavs	r1, {r1, r3, r9, sl, lr}^
   22770:			; <UNDEFINED> instruction: 0xf1a16809
   22774:	stmdbcs	r7, {r0, r2, r3, r9, sl}
   22778:	mcrcs	15, 0, fp, cr1, cr8, {0}
   2277c:	strdcs	sp, [r0, -r3]
   22780:	ldrmi	lr, [r0], -r0
   22784:	ldmdavs	r2, {r1, r6, fp, sp, lr}
   22788:	andsle	r2, r5, sp, lsl #20
   2278c:	strmi	r6, [r1], -r2, lsl #16
   22790:	mvnsle	r2, r0, lsl #20
   22794:	vpadd.i8	d20, d0, d7
   22798:	ldmdbmi	r7, {r1, r2, r3, r4, r9, ip, sp, lr}
   2279c:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
   227a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   227a4:			; <UNDEFINED> instruction: 0xf994f00d
   227a8:	sbcle	r2, r5, r0, lsl #24
   227ac:	umaalcs	pc, r4, r2, r8	; <UNPREDICTABLE>
   227b0:	svceq	0x0018f012
   227b4:	ldrb	sp, [r2, r0, asr #1]
   227b8:	teqlt	sp, r1	; <illegal shifter operand>
   227bc:	mulle	r3, r8, r2
   227c0:	stmdavs	r3!, {r0, r1, r3, sp, lr}
   227c4:	eorvs	r6, r0, fp, lsr #32
   227c8:			; <UNDEFINED> instruction: 0x4770bd70
   227cc:			; <UNDEFINED> instruction: 0xf44f4b0c
   227d0:	stmdbmi	ip, {r2, r5, r6, r7, r9, sp, lr}
   227d4:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   227d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   227dc:			; <UNDEFINED> instruction: 0xf978f00d
   227e0:	vqdmulh.s<illegal width 8>	d20, d0, d10
   227e4:	stmdbmi	sl, {r0, r1, r2, r3, r4, r9, ip, sp, lr}
   227e8:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   227ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   227f0:			; <UNDEFINED> instruction: 0xf96ef00d
   227f4:	ldrdeq	sp, [r1], -sl
   227f8:	andeq	sp, r1, r8, asr #11
   227fc:	andeq	sp, r1, lr, ror #11
   22800:	andeq	sp, r1, r2, lsr #27
   22804:	muleq	r1, r0, r5
   22808:	andeq	sp, r1, sl, lsr #11
   2280c:	andeq	sp, r1, lr, lsl #27
   22810:	andeq	sp, r1, ip, ror r5
   22814:	andeq	sp, r1, lr, lsl #11
   22818:	svcmi	0x00f8e92d
   2281c:	streq	r4, [r9, sp, lsl #12]
   22820:	ldrmi	r4, [r6], -r7, lsl #12
   22824:			; <UNDEFINED> instruction: 0xf100461c
   22828:			; <UNDEFINED> instruction: 0x07ea80bb
   2282c:			; <UNDEFINED> instruction: 0x076bd45a
   22830:	streq	sp, [r8, -r2, ror #8]!
   22834:	strteq	sp, [r9], -r9, ror #8
   22838:	cfstrscs	mvf13, [r0], {112}	; 0x70
   2283c:	strcs	sp, [r0, #-73]	; 0xffffffb7
   22840:	strtmi	r4, [sl], r8, lsr #13
   22844:	strtmi	r4, [lr], -r9, lsr #13
   22848:	stmdavs	r4!, {r1, sp, lr, pc}
   2284c:	eorsle	r2, r5, r0, lsl #24
   22850:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
   22854:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   22858:	mvnsle	r2, r6, lsl #22
   2285c:	ldrdlt	pc, [r4], -r2
   22860:	mlascc	ip, fp, r8, pc	; <UNPREDICTABLE>
   22864:	strle	r0, [r5, #-1818]	; 0xfffff8e6
   22868:	svclt	0x00480798
   2286c:	streq	pc, [r0], r3, asr #7
   22870:	addhi	pc, lr, r0, asr #2
   22874:	adcseq	pc, r0, #3
   22878:	mvnle	r2, r0, lsl #21
   2287c:	ldrdcs	pc, [r4], -fp	; <UNPREDICTABLE>
   22880:	mvnle	r2, r0, lsl #20
   22884:	mlacs	r0, fp, r8, pc	; <UNPREDICTABLE>
   22888:	svceq	0x0002f012
   2288c:			; <UNDEFINED> instruction: 0xf04fbf18
   22890:	ldrbeq	r0, [r1, r1, lsl #18]
   22894:	ldreq	sp, [fp, -r6, lsl #10]
   22898:			; <UNDEFINED> instruction: 0xf04fbf4a
   2289c:			; <UNDEFINED> instruction: 0xf04f0801
   228a0:	strbmi	r0, [r2], r1, lsl #20
   228a4:	svceq	0x0004f012
   228a8:	svclt	0x00186824
   228ac:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   228b0:	svceq	0x0008f012
   228b4:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   228b8:	bicle	r2, r9, r0, lsl #24
   228bc:	svceq	0x0000f1b9
   228c0:			; <UNDEFINED> instruction: 0xf1bad15b
   228c4:	cmple	sp, r0, lsl #30
   228c8:	svceq	0x0000f1b8
   228cc:	bllt	feb96dd4 <ftello64@plt+0xfeb93258>
   228d0:	andcs	fp, r1, r6, ror #22
   228d4:	cdp	7, 4, cr15, cr2, cr0, {7}
   228d8:	svcmi	0x00f8e8bd
   228dc:	eorscs	r4, sl, r1, lsl #12
   228e0:	stclt	7, cr15, [r8, #896]	; 0x380
   228e4:			; <UNDEFINED> instruction: 0xf7e02001
   228e8:			; <UNDEFINED> instruction: 0x4601ee3a
   228ec:			; <UNDEFINED> instruction: 0xf7e02073
   228f0:	ldmdavc	r3!, {r2, r7, r8, sl, fp, sp, lr, pc}
   228f4:	ldrle	r0, [sl, #1822]	; 0x71e
   228f8:			; <UNDEFINED> instruction: 0xf7e02001
   228fc:			; <UNDEFINED> instruction: 0x4601ee30
   22900:			; <UNDEFINED> instruction: 0xf7e02063
   22904:			; <UNDEFINED> instruction: 0x0728ed7a
   22908:	mulcs	r1, r5, r5
   2290c:	cdp	7, 2, cr15, cr6, cr0, {7}
   22910:	rsbcs	r4, r1, r1, lsl #12
   22914:	ldcl	7, cr15, [r0, #-896]!	; 0xfffffc80
   22918:	strle	r0, [lr, #1577]	; 0x629
   2291c:			; <UNDEFINED> instruction: 0xf7e02001
   22920:			; <UNDEFINED> instruction: 0x4601ee1e
   22924:			; <UNDEFINED> instruction: 0xf7e0203f
   22928:	str	lr, [r6, r8, ror #26]
   2292c:			; <UNDEFINED> instruction: 0xf7e02001
   22930:			; <UNDEFINED> instruction: 0x4601ee16
   22934:			; <UNDEFINED> instruction: 0xf7e02044
   22938:	strb	lr, [sl, r0, ror #26]
   2293c:			; <UNDEFINED> instruction: 0xf7e02001
   22940:	strmi	lr, [r1], -lr, lsl #28
   22944:			; <UNDEFINED> instruction: 0xf7e02041
   22948:	mcrcs	13, 0, lr, cr0, cr8, {2}
   2294c:	strb	sp, [sp, r1, asr #1]!
   22950:			; <UNDEFINED> instruction: 0xf7e02001
   22954:	strmi	lr, [r1], -r4, lsl #28
   22958:			; <UNDEFINED> instruction: 0xf7e02043
   2295c:	stccs	13, cr14, [r0, #-312]	; 0xfffffec8
   22960:			; <UNDEFINED> instruction: 0xe7ebd0b6
   22964:			; <UNDEFINED> instruction: 0xf7e02001
   22968:			; <UNDEFINED> instruction: 0x4601edfa
   2296c:			; <UNDEFINED> instruction: 0xf7e02053
   22970:			; <UNDEFINED> instruction: 0xf1b8ed44
   22974:	adcle	r0, sl, r0, lsl #30
   22978:	andcs	lr, r1, sl, ror #15
   2297c:	stcl	7, cr15, [lr, #896]!	; 0x380
   22980:	subcs	r4, r5, r1, lsl #12
   22984:	ldc	7, cr15, [r8, #-896]!	; 0xfffffc80
   22988:	svceq	0x0000f1ba
   2298c:			; <UNDEFINED> instruction: 0xe7e9d09c
   22990:			; <UNDEFINED> instruction: 0x46384659
   22994:	blx	f60922 <ftello64@plt+0xf5cda6>
   22998:	mlascc	ip, fp, r8, pc	; <UNPREDICTABLE>
   2299c:	strb	r4, [r9, -r6, lsl #12]!
   229a0:			; <UNDEFINED> instruction: 0xf7e02001
   229a4:			; <UNDEFINED> instruction: 0x4601eddc
   229a8:			; <UNDEFINED> instruction: 0xf7e02065
   229ac:	ldr	lr, [ip, -r6, lsr #26]!
   229b0:	andcs	r4, r5, #557056	; 0x88000
   229b4:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
   229b8:	strmi	fp, [r4], -r3, lsl #1
   229bc:			; <UNDEFINED> instruction: 0xf7e02000
   229c0:			; <UNDEFINED> instruction: 0x4605ec3a
   229c4:			; <UNDEFINED> instruction: 0xf7e02001
   229c8:	strmi	lr, [r1], -sl, asr #27
   229cc:			; <UNDEFINED> instruction: 0xf7e04628
   229d0:	andcs	lr, r1, r0, lsl pc
   229d4:	stcl	7, cr15, [r2, #896]	; 0x380
   229d8:	eorcs	r4, r0, r1, lsl #12
   229dc:	stc	7, cr15, [ip, #-896]	; 0xfffffc80
   229e0:			; <UNDEFINED> instruction: 0xf7e04620
   229e4:	stmdacs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   229e8:	ldmdbmi	r5, {r1, r2, r8, ip, lr, pc}
   229ec:	strtmi	r2, [r0], -ip, lsl #4
   229f0:			; <UNDEFINED> instruction: 0xf7e14479
   229f4:	orrlt	lr, r0, ip, ror #16
   229f8:			; <UNDEFINED> instruction: 0xf7e02001
   229fc:			; <UNDEFINED> instruction: 0x4601edb0
   22a00:			; <UNDEFINED> instruction: 0xf7e04620
   22a04:	strdcs	lr, [r1], -r6
   22a08:	stc	7, cr15, [r8, #896]!	; 0x380
   22a0c:	andcs	r4, sl, r1, lsl #12
   22a10:	pop	{r0, r1, ip, sp, pc}
   22a14:			; <UNDEFINED> instruction: 0xf7e04030
   22a18:	andcs	fp, r1, sp, ror #25
   22a1c:	ldc	7, cr15, [lr, #896]	; 0x380
   22a20:	tstls	r0, r8, lsl #2
   22a24:	andseq	pc, r4, #4, 2
   22a28:			; <UNDEFINED> instruction: 0xf1044906
   22a2c:	andls	r0, r1, #16, 6	; 0x40000000
   22a30:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
   22a34:	svc	0x00e6f7e0
   22a38:	svclt	0x0000e7e5
   22a3c:	andeq	sp, r1, r2, ror #7
   22a40:	andeq	sp, r1, r0, asr #7
   22a44:	andeq	sp, r1, lr, lsl #7
   22a48:			; <UNDEFINED> instruction: 0x4604b510
   22a4c:	andcs	fp, r1, r2, lsl #1
   22a50:	stc	7, cr15, [r4, #896]	; 0x380
   22a54:	stc	7, cr15, [r6], #-896	; 0xfffffc80
   22a58:	stmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}^
   22a5c:	stmiblt	fp!, {r0, r1, r5, r7, fp, sp, lr}
   22a60:	bllt	4fcdf4 <ftello64@plt+0x4f9278>
   22a64:	blcs	3cef8 <ftello64@plt+0x3937c>
   22a68:	andlt	sp, r2, lr, lsr #2
   22a6c:	tstcs	r5, r0, lsl sp
   22a70:	tstls	r0, sp, lsl sl
   22a74:	ldmdbmi	sp, {sp}
   22a78:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   22a7c:	stmda	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22a80:			; <UNDEFINED> instruction: 0xf00c6861
   22a84:	stmiavs	r3!, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   22a88:	rscle	r2, r9, r0, lsl #22
   22a8c:	bmi	62aea8 <ftello64@plt+0x62732c>
   22a90:	andcs	r9, r0, r0, lsl #2
   22a94:	ldrbtmi	r4, [sl], #-2327	; 0xfffff6e9
   22a98:			; <UNDEFINED> instruction: 0xf7e14479
   22a9c:	stmiavs	r1!, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
   22aa0:	cdp2	0, 5, cr15, cr6, cr12, {0}
   22aa4:	blcs	3ce38 <ftello64@plt+0x392bc>
   22aa8:	ldrdcs	sp, [r5, -ip]
   22aac:	tstls	r0, r2, lsl sl
   22ab0:	ldmdbmi	r2, {sp}
   22ab4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   22ab8:	stmda	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22abc:			; <UNDEFINED> instruction: 0xf00c68e1
   22ac0:	stmdbvs	r3!, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
   22ac4:	sbcsle	r2, r0, r0, lsl #22
   22ac8:	bmi	36aee4 <ftello64@plt+0x367368>
   22acc:	andcs	r9, r0, r0, lsl #2
   22ad0:	ldrbtmi	r4, [sl], #-2316	; 0xfffff6f4
   22ad4:			; <UNDEFINED> instruction: 0xf7e14479
   22ad8:	stmdbvs	r1!, {r5, fp, sp, lr, pc}
   22adc:	pop	{r1, ip, sp, pc}
   22ae0:			; <UNDEFINED> instruction: 0xf00c4010
   22ae4:	svclt	0x0000be35
   22ae8:	andeq	sp, r1, r4, asr r3
   22aec:	andeq	sp, r1, r6, ror #6
   22af0:	andeq	sp, r1, lr, asr r3
   22af4:	andeq	sp, r1, r0, ror r3
   22af8:	andeq	sp, r1, r8, ror #6
   22afc:	muleq	r1, r6, r3
   22b00:	andeq	sp, r1, sl, lsr #7
   22b04:	ldrdeq	sp, [r1], -r4
   22b08:	svcmi	0x00f0e92d
   22b0c:	blhi	ddfc8 <ftello64@plt+0xda44c>
   22b10:	stmiavs	r3, {r0, r2, r3, r6, r9, fp, lr}^
   22b14:	blcs	4ede8 <ftello64@plt+0x4b26c>
   22b18:	stmdbmi	ip, {r0, r3, r8, ip, pc}^
   22b1c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   22b20:	eorsls	r6, r1, #1179648	; 0x120000
   22b24:	andeq	pc, r0, #79	; 0x4f
   22b28:	blmi	129a104 <ftello64@plt+0x1296588>
   22b2c:			; <UNDEFINED> instruction: 0xf8df4607
   22b30:			; <UNDEFINED> instruction: 0xf04f9124
   22b34:	ldrbtmi	r0, [fp], #-2561	; 0xfffff5ff
   22b38:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22b3c:	mcr	4, 0, r4, cr8, cr9, {7}
   22b40:	blmi	1171388 <ftello64@plt+0x116d80c>
   22b44:	movwls	r4, #33915	; 0x847b
   22b48:	ldmvs	r8!, {r0, r4, sp, lr, pc}
   22b4c:	sfmls	f2, 4, [r8, #-4]
   22b50:	strbmi	r4, [r0], #-1170	; 0xfffffb6e
   22b54:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
   22b58:	stmvs	r1, {r0, r1, r3, r5, fp, sp, lr}
   22b5c:			; <UNDEFINED> instruction: 0xf7e06840
   22b60:	stmdavs	r8!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
   22b64:	bl	fe7e0aec <ftello64@plt+0xfe7dcf70>
   22b68:	adcmi	r6, r3, #16449536	; 0xfb0000
   22b6c:			; <UNDEFINED> instruction: 0xf7fcdd53
   22b70:	ldrbmi	pc, [r4], -r9, lsr #24	; <UNPREDICTABLE>
   22b74:	rscle	r2, r8, r0, lsl #16
   22b78:	blcs	497a4 <ftello64@plt+0x45c28>
   22b7c:	mcrge	0, 0, sp, cr11, cr8, {2}
   22b80:	bge	2c8bac <ftello64@plt+0x2c5030>
   22b84:	bleq	105efc0 <ftello64@plt+0x105b444>
   22b88:	strcs	r4, [r0, #-1585]	; 0xfffff9cf
   22b8c:			; <UNDEFINED> instruction: 0xff3af7f6
   22b90:	ldrbmi	r9, [ip], -sl, lsl #22
   22b94:			; <UNDEFINED> instruction: 0xf816b17b
   22b98:			; <UNDEFINED> instruction: 0xf04fcb01
   22b9c:	strdcs	r3, [r1, -pc]
   22ba0:	strbmi	r4, [fp], -r0, lsr #12
   22ba4:			; <UNDEFINED> instruction: 0xf8cd440d
   22ba8:	strcc	ip, [r2], #-0
   22bac:	ldcl	7, cr15, [ip, #-896]!	; 0xfffffc80
   22bb0:	addsmi	r9, r5, #40960	; 0xa000
   22bb4:	ldrbmi	sp, [r8], -pc, ror #7
   22bb8:			; <UNDEFINED> instruction: 0xf7e04654
   22bbc:			; <UNDEFINED> instruction: 0xf897ed12
   22bc0:	bvs	ffe6ecd8 <ftello64@plt+0xffe6b15c>
   22bc4:	svceq	0x0018f013
   22bc8:	andge	pc, r8, sp, asr #17
   22bcc:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
   22bd0:			; <UNDEFINED> instruction: 0xf0056b7a
   22bd4:	tstls	r5, r2, lsl #6
   22bd8:			; <UNDEFINED> instruction: 0xf043bf18
   22bdc:			; <UNDEFINED> instruction: 0xf0050301
   22be0:	ldmvs	r9!, {r2, r8, sl}^
   22be4:	popvs	{r0, r1, r3, r5, r8, r9, lr}
   22be8:	andls	r9, r4, #402653184	; 0x18000000
   22bec:	streq	lr, [r8], -r5, lsl #22
   22bf0:			; <UNDEFINED> instruction: 0xf04f9103
   22bf4:			; <UNDEFINED> instruction: 0xf81532ff
   22bf8:	cdp	0, 1, cr1, cr8, cr8, {0}
   22bfc:	tstls	r1, r0, lsl sl
   22c00:	ldmvs	r5!, {r0, r8, sp}
   22c04:	ldrbmi	r9, [r8], #-1280	; 0xfffffb00
   22c08:	stcl	7, cr15, [lr, #-896]	; 0xfffffc80
   22c0c:	subcs	r4, r6, r9, asr r6
   22c10:	stc2l	7, cr15, [ip, #-1008]	; 0xfffffc10
   22c14:	bmi	49ca80 <ftello64@plt+0x498f04>
   22c18:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   22c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22c20:	subsmi	r9, sl, r1, lsr fp
   22c24:	eorslt	sp, r3, sp, lsl #2
   22c28:	blhi	ddf24 <ftello64@plt+0xda3a8>
   22c2c:	svchi	0x00f0e8bd
   22c30:	vpmax.s8	d20, d0, d11
   22c34:	stmdami	fp, {r1, r3, r5, r6, r8, ip, sp}
   22c38:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   22c3c:			; <UNDEFINED> instruction: 0xf00c3214
   22c40:			; <UNDEFINED> instruction: 0xf7e0ff37
   22c44:	svclt	0x0000eb10
   22c48:	andeq	r0, r0, r8, lsl #8
   22c4c:	andeq	r2, r3, r4, lsl #1
   22c50:	muleq	r1, lr, r3
   22c54:	andeq	sl, r1, r8, lsl #15
   22c58:	andeq	r3, r3, r4, asr #8
   22c5c:	andeq	r1, r3, r6, lsl #31
   22c60:	andeq	sp, r1, r0, asr #18
   22c64:	andeq	sp, r1, lr, lsr #2
   22c68:	blmi	7f54e8 <ftello64@plt+0x7f196c>
   22c6c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   22c70:			; <UNDEFINED> instruction: 0x460cb090
   22c74:	ldmpl	r3, {r0, r2, r8, sl, fp, sp, pc}^
   22c78:	strmi	r4, [r8], -r6, lsl #12
   22c7c:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
   22c80:			; <UNDEFINED> instruction: 0xf04f930f
   22c84:			; <UNDEFINED> instruction: 0xf7f60300
   22c88:	strtmi	pc, [r9], -r1, lsr #25
   22c8c:			; <UNDEFINED> instruction: 0xf7e74630
   22c90:	eorcs	pc, r0, #268	; 0x10c
   22c94:	strmi	sl, [r6], -r7, lsl #18
   22c98:			; <UNDEFINED> instruction: 0xf7f64620
   22c9c:	strmi	pc, [r1], -r5, lsl #17
   22ca0:	tstls	r3, r8, lsr #12
   22ca4:	stc2	7, cr15, [r6], {246}	; 0xf6
   22ca8:	strtmi	r4, [r0], -r2, lsl #12
   22cac:			; <UNDEFINED> instruction: 0xf7f69202
   22cb0:	ldmib	sp, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   22cb4:	strls	r2, [r0], -r2, lsl #2
   22cb8:	stmdami	ip, {r0, r1, r9, sl, lr}
   22cbc:			; <UNDEFINED> instruction: 0xf0104478
   22cc0:	strmi	pc, [r4], -r3, ror #29
   22cc4:			; <UNDEFINED> instruction: 0xf7e04630
   22cc8:	bmi	29d718 <ftello64@plt+0x299b9c>
   22ccc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   22cd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22cd4:	subsmi	r9, sl, pc, lsl #22
   22cd8:	strtmi	sp, [r0], -r2, lsl #2
   22cdc:	ldcllt	0, cr11, [r0, #-64]!	; 0xffffffc0
   22ce0:	b	ff060c68 <ftello64@plt+0xff05d0ec>
   22ce4:	andeq	r1, r3, r2, lsr pc
   22ce8:	andeq	r0, r0, r8, lsl #8
   22cec:	andeq	sp, r1, r4, lsr r2
   22cf0:	ldrdeq	r1, [r3], -r2
   22cf4:			; <UNDEFINED> instruction: 0xf7ffb510
   22cf8:			; <UNDEFINED> instruction: 0x4604ffb7
   22cfc:	strtmi	r4, [r1], -r4, lsl #16
   22d00:			; <UNDEFINED> instruction: 0xf0134478
   22d04:	strtmi	pc, [r0], -r3, ror #22
   22d08:			; <UNDEFINED> instruction: 0x4010e8bd
   22d0c:	blt	1b60c94 <ftello64@plt+0x1b5d118>
   22d10:	andeq	sp, r1, r4, lsl #4
   22d14:	mvnsmi	lr, sp, lsr #18
   22d18:			; <UNDEFINED> instruction: 0x46054614
   22d1c:	bmi	b34564 <ftello64@plt+0xb309e8>
   22d20:	blmi	b4ef70 <ftello64@plt+0xb4b3f4>
   22d24:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   22d28:			; <UNDEFINED> instruction: 0x460e447a
   22d2c:	ldmpl	r3, {r0, r6, r9, sl, lr}^
   22d30:	tstls	r1, #1769472	; 0x1b0000
   22d34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22d38:	mcrr2	7, 15, pc, r8, cr6	; <UNPREDICTABLE>
   22d3c:	stmdacs	r0, {r5, sl, fp, sp, lr}
   22d40:	stmdavs	r1, {r0, r1, r2, r4, r5, ip, lr, pc}^
   22d44:	subcc	r2, ip, r0, lsl #4
   22d48:			; <UNDEFINED> instruction: 0xf962f00a
   22d4c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
   22d50:			; <UNDEFINED> instruction: 0xf894d036
   22d54:			; <UNDEFINED> instruction: 0x071b303c
   22d58:	svcmi	0x001fd428
   22d5c:	stmdbge	r9, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   22d60:	strtmi	r2, [r0], -r0, lsr #4
   22d64:			; <UNDEFINED> instruction: 0xf820f7f6
   22d68:	strbmi	r4, [r0], -r3, lsl #12
   22d6c:			; <UNDEFINED> instruction: 0xf7f69305
   22d70:	strmi	pc, [r2], -r1, lsr #23
   22d74:	ldrmi	r4, [r4], -r0, lsr #12
   22d78:	stc2l	7, cr15, [lr, #-984]	; 0xfffffc28
   22d7c:			; <UNDEFINED> instruction: 0x463a4917
   22d80:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
   22d84:	strls	r9, [r2, #-1024]	; 0xfffffc00
   22d88:	ldrtmi	r9, [r0], -r1
   22d8c:	ldc2l	0, cr15, [lr], #-76	; 0xffffffb4
   22d90:			; <UNDEFINED> instruction: 0xf7e04628
   22d94:	bmi	4dd64c <ftello64@plt+0x4d9ad0>
   22d98:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   22d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22da0:	subsmi	r9, sl, r1, lsl fp
   22da4:	andslt	sp, r2, r1, lsl r1
   22da8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   22dac:	ldrbtmi	r4, [pc], #-3853	; 22db4 <ftello64@plt+0x1f238>
   22db0:			; <UNDEFINED> instruction: 0x4628e7d5
   22db4:			; <UNDEFINED> instruction: 0xf7e74641
   22db8:	strmi	pc, [r5], -pc, lsr #29
   22dbc:	bicle	r2, r8, r0, lsl #28
   22dc0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   22dc4:	blx	dee1a <ftello64@plt+0xdb29e>
   22dc8:			; <UNDEFINED> instruction: 0xf7e0e7c3
   22dcc:	svclt	0x0000ea4c
   22dd0:	andeq	r1, r3, r8, ror lr
   22dd4:	andeq	r0, r0, r8, lsl #8
   22dd8:	andeq	r9, r1, r0, asr #11
   22ddc:	andeq	sp, r1, sl, lsl #3
   22de0:	andeq	r1, r3, r6, lsl #28
   22de4:	andeq	r9, r1, r2, ror r5
   22de8:			; <UNDEFINED> instruction: 0x000201ba
   22dec:	blmi	1bb57a8 <ftello64@plt+0x1bb1c2c>
   22df0:	push	{r1, r3, r4, r5, r6, sl, lr}
   22df4:			; <UNDEFINED> instruction: 0xb0934ff0
   22df8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   22dfc:			; <UNDEFINED> instruction: 0xf04f9311
   22e00:	stmdbcs	r0, {r8, r9}
   22e04:	addshi	pc, sp, r0
   22e08:	ldrdhi	pc, [r0, pc]!	; <UNPREDICTABLE>
   22e0c:	svcmi	0x00684605
   22e10:	cdpmi	6, 6, cr4, cr8, cr12, {0}
   22e14:	ldrbtmi	r4, [pc], #-1272	; 22e1c <ftello64@plt+0x1f2a0>
   22e18:	and	r4, r3, lr, ror r4
   22e1c:	stccs	8, cr6, [r0], {36}	; 0x24
   22e20:	addhi	pc, pc, r0
   22e24:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
   22e28:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   22e2c:	mvnsle	r2, r6, lsl #22
   22e30:	ldrdls	pc, [r4], -r2
   22e34:	movwcs	sl, #2310	; 0x906
   22e38:	strbmi	r9, [r8], -r7, lsl #6
   22e3c:			; <UNDEFINED> instruction: 0xffb6f7f6
   22e40:	stmdacs	r0, {r0, r1, r9, sl, lr}
   22e44:	addhi	pc, r8, r0
   22e48:	stc	7, cr15, [r4, #896]	; 0x380
   22e4c:	ldmdami	sl, {r0, r9, sl, lr}^
   22e50:			; <UNDEFINED> instruction: 0xf00c4478
   22e54:	teqcs	pc, #44800	; 0xaf00	; <UNPREDICTABLE>
   22e58:	ldmdavs	r2, {r1, r5, r6, fp, sp, lr}
   22e5c:			; <UNDEFINED> instruction: 0xf0002a06
   22e60:			; <UNDEFINED> instruction: 0xf8df808d
   22e64:	ldrbtmi	fp, [fp], #344	; 0x158
   22e68:	eorcs	sl, r0, #147456	; 0x24000
   22e6c:	movwls	r4, #22088	; 0x5648
   22e70:			; <UNDEFINED> instruction: 0xff9af7f5
   22e74:	strbmi	r4, [r8], -r2, lsl #13
   22e78:	blx	ffe60e5a <ftello64@plt+0xffe5d2de>
   22e7c:	ldrbmi	r9, [sl], -r5, lsl #22
   22e80:			; <UNDEFINED> instruction: 0xf8cd4641
   22e84:	andls	sl, r1, r0
   22e88:	andls	sl, r2, r8, lsl #16
   22e8c:			; <UNDEFINED> instruction: 0xf0134628
   22e90:	andcs	pc, r5, #259072	; 0x3f400
   22e94:	andcs	r4, r0, r9, lsr r6
   22e98:	stmib	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22e9c:	strbmi	r9, [r8], -r5
   22ea0:	ldc2	7, cr15, [sl], #984	; 0x3d8
   22ea4:	strmi	r9, [r2], -r5, lsl #18
   22ea8:			; <UNDEFINED> instruction: 0xf0134628
   22eac:	ldrtmi	pc, [r1], -pc, ror #23	; <UNPREDICTABLE>
   22eb0:			; <UNDEFINED> instruction: 0xf0134628
   22eb4:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   22eb8:	andcs	r2, r0, r5, lsl #4
   22ebc:			; <UNDEFINED> instruction: 0xf7e04479
   22ec0:			; <UNDEFINED> instruction: 0x9005e9ba
   22ec4:			; <UNDEFINED> instruction: 0xf7f64648
   22ec8:	stmdbls	r5, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   22ecc:	strtmi	r4, [r8], -r2, lsl #12
   22ed0:	blx	ff75ef26 <ftello64@plt+0xff75b3aa>
   22ed4:			; <UNDEFINED> instruction: 0xb32b9b07
   22ed8:	andcs	r4, r5, #950272	; 0xe8000
   22edc:			; <UNDEFINED> instruction: 0xf8dd2000
   22ee0:	ldrbtmi	r9, [r9], #-32	; 0xffffffe0
   22ee4:	stmib	r6!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22ee8:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}
   22eec:	ldrbtmi	r4, [fp], #-1610	; 0xfffff9b6
   22ef0:	andls	r4, r0, r9, ror r4
   22ef4:			; <UNDEFINED> instruction: 0xf0134628
   22ef8:			; <UNDEFINED> instruction: 0xf8ddfbc9
   22efc:			; <UNDEFINED> instruction: 0x4648901c
   22f00:	bl	1be0e88 <ftello64@plt+0x1bdd30c>
   22f04:	tstle	r7, r0, lsr #16
   22f08:	andcs	r4, ip, #802816	; 0xc4000
   22f0c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   22f10:	ldcl	7, cr15, [ip, #896]	; 0x380
   22f14:	eorsle	r2, r5, r0, lsl #16
   22f18:	strbmi	r4, [sl], -lr, lsr #18
   22f1c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   22f20:	blx	fed5ef76 <ftello64@plt+0xfed5b3fa>
   22f24:	strtmi	r4, [r8], -ip, lsr #18
   22f28:			; <UNDEFINED> instruction: 0xf0134479
   22f2c:	stmdals	r6, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   22f30:	ldmdb	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22f34:			; <UNDEFINED> instruction: 0xf7e09807
   22f38:	stmdavs	r4!, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
   22f3c:			; <UNDEFINED> instruction: 0xf47f2c00
   22f40:	bmi	9ced0c <ftello64@plt+0x9cb190>
   22f44:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   22f48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22f4c:	subsmi	r9, sl, r1, lsl fp
   22f50:	andslt	sp, r3, r6, lsr #2
   22f54:	svchi	0x00f0e8bd
   22f58:	bge	209378 <ftello64@plt+0x2057fc>
   22f5c:			; <UNDEFINED> instruction: 0xf8c6f7e1
   22f60:	stmdacs	r0, {r0, r1, r5, r8, r9, sp}
   22f64:	svcge	0x0078f47f
   22f68:	blls	1fd0f8 <ftello64@plt+0x1f957c>
   22f6c:	blcs	3cfbc <ftello64@plt+0x39440>
   22f70:	teqcs	lr, #20, 30	; 0x50
   22f74:	bcs	1abbfc <ftello64@plt+0x1a8080>
   22f78:	svcge	0x0073f47f
   22f7c:	ldrdlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   22f80:			; <UNDEFINED> instruction: 0xe77144fb
   22f84:	tstls	r0, r8, lsl #2
   22f88:			; <UNDEFINED> instruction: 0xf1094916
   22f8c:			; <UNDEFINED> instruction: 0xf1090214
   22f90:	andls	r0, r1, #16, 6	; 0x40000000
   22f94:	andcs	r4, r4, #2030043136	; 0x79000000
   22f98:			; <UNDEFINED> instruction: 0xf0134628
   22f9c:			; <UNDEFINED> instruction: 0xe7c1fb77
   22fa0:	stmdb	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22fa4:			; <UNDEFINED> instruction: 0x00031db0
   22fa8:	andeq	r0, r0, r8, lsl #8
   22fac:	andeq	sp, r1, r4, lsr r1
   22fb0:	andeq	sp, r1, r2, asr #2
   22fb4:	andeq	sl, r1, ip, lsl #25
   22fb8:	ldrdeq	sp, [r1], -r8
   22fbc:	strheq	sp, [r1], -lr
   22fc0:	andeq	sp, r1, r8, lsr #1
   22fc4:	andeq	sp, r1, lr, lsl #1
   22fc8:	ldrdeq	r9, [r1], -lr
   22fcc:	andeq	sp, r1, ip, lsl #1
   22fd0:	andeq	ip, r1, r2, lsr #29
   22fd4:	andeq	r8, r1, lr, lsl #3
   22fd8:	andeq	r0, r2, r4, asr r0
   22fdc:	andeq	r1, r3, sl, asr ip
   22fe0:	andeq	ip, r1, r0, lsr #31
   22fe4:	andeq	ip, r1, ip, lsr #28
   22fe8:	svcmi	0x00f0e92d
   22fec:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
   22ff0:	vnmlsne.f64	d8, d6, d4
   22ff4:			; <UNDEFINED> instruction: 0xf04f4944
   22ff8:	blmi	1124400 <ftello64@plt+0x1120884>
   22ffc:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   23000:	stmiapl	fp, {r0, r3, r7, ip, sp, pc}^
   23004:	movwls	r6, #30747	; 0x781b
   23008:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2300c:	blle	108428 <ftello64@plt+0x1048ac>
   23010:			; <UNDEFINED> instruction: 0xf00cd073
   23014:	strmi	pc, [r5], -sp, lsr #22
   23018:	movwls	sl, #15110	; 0x3b06
   2301c:			; <UNDEFINED> instruction: 0xf10d4b3c
   23020:			; <UNDEFINED> instruction: 0xf8df0a14
   23024:			; <UNDEFINED> instruction: 0xf10d80f0
   23028:	ldrbtmi	r0, [fp], #-2320	; 0xfffff6f0
   2302c:	mcr	4, 0, r4, cr8, cr8, {7}
   23030:	blmi	e71878 <ftello64@plt+0xe6dcfc>
   23034:	mcr	4, 0, r4, cr8, cr11, {3}
   23038:	blmi	e31a80 <ftello64@plt+0xe2df04>
   2303c:	mcr	4, 0, r4, cr9, cr11, {3}
   23040:	blls	f1888 <ftello64@plt+0xedd0c>
   23044:	tstcs	sl, sl, asr #12
   23048:	ldrbmi	r9, [r3], -r0, lsl #6
   2304c:			; <UNDEFINED> instruction: 0xf7f76b78
   23050:	strmi	pc, [r4], -r5, lsl #31
   23054:	suble	r2, r3, r0, lsl #16
   23058:	tstle	r6, r2, lsl #28
   2305c:	strtmi	r9, [r1], -r4, lsl #20
   23060:	eorscs	r2, r8, r0, lsl #6
   23064:	ldc2	7, cr15, [sl, #1008]	; 0x3f0
   23068:	ldrbmi	lr, [sl], -fp, ror #15
   2306c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
   23070:			; <UNDEFINED> instruction: 0x46413a10
   23074:	blx	2df0ca <ftello64@plt+0x2db54e>
   23078:	andcs	r9, r5, #393216	; 0x60000
   2307c:	stmdbmi	r8!, {r3, r4, r5, r7, r8, ip, sp, pc}
   23080:	ldrbtmi	r2, [r9], #-0
   23084:	ldm	r6, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23088:	strmi	r2, [r1], -r0, lsl #28
   2308c:	stmdami	r5!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}
   23090:			; <UNDEFINED> instruction: 0xf00c4478
   23094:			; <UNDEFINED> instruction: 0x4621fb5d
   23098:	bls	134940 <ftello64@plt+0x130dc4>
   2309c:			; <UNDEFINED> instruction: 0xf0132300
   230a0:	stmdbmi	r1!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   230a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   230a8:	blx	ffc5f0fc <ftello64@plt+0xffc5b580>
   230ac:	mrc	7, 0, lr, cr8, cr6, {6}
   230b0:			; <UNDEFINED> instruction: 0xf7e01a90
   230b4:	cdpcs	8, 0, cr14, cr0, cr0, {6}
   230b8:	stclle	6, cr4, [r8], #4
   230bc:	strtmi	r4, [r8], -sl, lsl #12
   230c0:	bne	45e92c <ftello64@plt+0x45adb0>
   230c4:	blx	ff8df118 <ftello64@plt+0xff8db59c>
   230c8:	strtmi	r4, [r8], -r1, lsr #12
   230cc:	movwcs	r9, #2564	; 0xa04
   230d0:	blx	8df126 <ftello64@plt+0x8db5aa>
   230d4:			; <UNDEFINED> instruction: 0x46284915
   230d8:			; <UNDEFINED> instruction: 0xf0134479
   230dc:	sbfx	pc, r7, #21, #17
   230e0:	blmi	2b5934 <ftello64@plt+0x2b1db8>
   230e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   230e8:	blls	1fd158 <ftello64@plt+0x1f95dc>
   230ec:	qaddle	r4, sl, r9
   230f0:	ldc	0, cr11, [sp], #36	; 0x24
   230f4:	pop	{r2, r8, r9, fp, pc}
   230f8:	strdcs	r8, [r1], -r0
   230fc:	b	be1084 <ftello64@plt+0xbdd508>
   23100:	str	r4, [r9, r5, lsl #12]
   23104:	stmia	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23108:	andeq	r1, r3, r2, lsr #23
   2310c:	andeq	r0, r0, r8, lsl #8
   23110:	andeq	r9, r1, r2, lsr #23
   23114:	andeq	ip, r1, r8, asr pc
   23118:	andeq	ip, r1, r0, ror pc
   2311c:	andeq	r8, r1, r0, ror r0
   23120:	andeq	ip, r1, r6, lsl #30
   23124:	andeq	r8, r1, ip, lsl r0
   23128:	ldrdeq	pc, [r1], -r6
   2312c:	andeq	pc, r1, r4, lsr #29
   23130:			; <UNDEFINED> instruction: 0x00031abc
   23134:	svcmi	0x00f0e92d
   23138:	stc	14, cr1, [sp, #-88]!	; 0xffffffa8
   2313c:			; <UNDEFINED> instruction: 0xf04f8b04
   23140:	blmi	1464548 <ftello64@plt+0x14609cc>
   23144:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx7
   23148:	ldmdbmi	r0, {r4, r7, r9, fp, ip}^
   2314c:	ldrbtmi	fp, [r9], #-147	; 0xffffff6d
   23150:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   23154:			; <UNDEFINED> instruction: 0xf04f9311
   23158:	strls	r0, [r5, #-768]	; 0xfffffd00
   2315c:			; <UNDEFINED> instruction: 0xf000db04
   23160:			; <UNDEFINED> instruction: 0xf00c808c
   23164:	strmi	pc, [r5], -r5, lsl #21
   23168:	movwls	sl, #11014	; 0x2b06
   2316c:			; <UNDEFINED> instruction: 0xf10d4b48
   23170:			; <UNDEFINED> instruction: 0xf8df0914
   23174:			; <UNDEFINED> instruction: 0xf10da120
   23178:	ldrbtmi	r0, [fp], #-2064	; 0xfffff7f0
   2317c:			; <UNDEFINED> instruction: 0xb118f8df
   23180:	mcr	4, 0, r4, cr9, cr10, {7}
   23184:	blmi	11719cc <ftello64@plt+0x116de50>
   23188:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   2318c:	bcc	fe45e9b8 <ftello64@plt+0xfe45ae3c>
   23190:	strbmi	r9, [r2], -r2, lsl #22
   23194:	movwls	r2, #280	; 0x118
   23198:	blvs	1e34acc <ftello64@plt+0x1e30f50>
   2319c:	mrc2	7, 6, pc, cr14, cr7, {7}
   231a0:	stmdacs	r0, {r2, r9, sl, lr}
   231a4:	mcrcs	0, 0, sp, cr2, cr12, {2}
   231a8:	blls	1d762c <ftello64@plt+0x1d3ab0>
   231ac:	blcs	499c4 <ftello64@plt+0x45e48>
   231b0:	movwcs	fp, #16148	; 0x3f14
   231b4:			; <UNDEFINED> instruction: 0xf5b22301
   231b8:	stmiale	r9!, {r7, r8, r9, sl, fp, ip, sp, lr}^
   231bc:	stmib	sp, {r0, r1, r2, r8, fp, sp, pc}^
   231c0:	andls	r3, r3, #0, 4
   231c4:	bmi	dabe2c <ftello64@plt+0xda82b0>
   231c8:	bne	45e9f0 <ftello64@plt+0x45ae74>
   231cc:			; <UNDEFINED> instruction: 0x21284608
   231d0:			; <UNDEFINED> instruction: 0xf7e0447a
   231d4:	strtmi	lr, [r2], -r0, lsr #22
   231d8:	bne	45ea40 <ftello64@plt+0x45aec4>
   231dc:	blls	ec1e4 <ftello64@plt+0xe8668>
   231e0:	strls	r2, [r0], #-73	; 0xffffffb7
   231e4:	blx	ff2611de <ftello64@plt+0xff25d662>
   231e8:	mrc	7, 0, lr, cr8, cr2, {6}
   231ec:			; <UNDEFINED> instruction: 0x46282a90
   231f0:			; <UNDEFINED> instruction: 0x46594653
   231f4:	blx	12df248 <ftello64@plt+0x12db6cc>
   231f8:	andcs	r9, r5, #393216	; 0x60000
   231fc:	stmdbmi	r9!, {r3, r4, r5, r7, r8, ip, sp, pc}
   23200:	ldrbtmi	r2, [r9], #-0
   23204:	ldmda	r6, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23208:	strmi	r2, [r1], -r0, lsl #28
   2320c:	stmdami	r6!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}
   23210:			; <UNDEFINED> instruction: 0xf00c4478
   23214:			; <UNDEFINED> instruction: 0x4621fa9d
   23218:	bls	134ac0 <ftello64@plt+0x130f44>
   2321c:			; <UNDEFINED> instruction: 0xf0132300
   23220:	stmdbmi	r2!, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   23224:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23228:	blx	c5f27c <ftello64@plt+0xc5b700>
   2322c:	mrc	7, 0, lr, cr9, cr13, {5}
   23230:			; <UNDEFINED> instruction: 0xf7e01a10
   23234:	cdpcs	8, 0, cr14, cr0, cr0, {0}
   23238:	stclle	6, cr4, [r8], #4
   2323c:	strtmi	r4, [r8], -sl, lsl #12
   23240:	bne	fe45eaac <ftello64@plt+0xfe45af30>
   23244:	blx	8df298 <ftello64@plt+0x8db71c>
   23248:	strtmi	r4, [r8], -r1, lsr #12
   2324c:	movwcs	r9, #2564	; 0xa04
   23250:	blx	18df2a4 <ftello64@plt+0x18db728>
   23254:			; <UNDEFINED> instruction: 0x46284916
   23258:			; <UNDEFINED> instruction: 0xf0134479
   2325c:			; <UNDEFINED> instruction: 0xe797fa17
   23260:	blmi	275ab8 <ftello64@plt+0x271f3c>
   23264:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23268:	blls	47d2d8 <ftello64@plt+0x47975c>
   2326c:	qaddle	r4, sl, r9
   23270:	ldc	0, cr11, [sp], #76	; 0x4c
   23274:	pop	{r2, r8, r9, fp, pc}
   23278:	strdcs	r8, [r1], -r0
   2327c:	stmdb	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23280:	ldrb	r4, [r1, -r5, lsl #12]!
   23284:	svc	0x00eef7df
   23288:	andeq	r0, r0, r8, lsl #8
   2328c:	andeq	r1, r3, r2, asr sl
   23290:	andeq	ip, r1, lr, asr lr
   23294:	andeq	r9, r1, ip, asr #20
   23298:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   2329c:	andeq	r7, r1, r2, lsr #30
   232a0:	andeq	ip, r1, r0, lsr #28
   232a4:			; <UNDEFINED> instruction: 0x0001cdb6
   232a8:	muleq	r1, ip, lr
   232ac:	andeq	pc, r1, r6, asr sp	; <UNPREDICTABLE>
   232b0:	andeq	pc, r1, r4, lsr #26
   232b4:	andeq	r1, r3, ip, lsr r9
   232b8:	svcmi	0x00f0e92d
   232bc:	addlt	r1, r5, r5, lsl lr
   232c0:	strmi	r4, [r9], r4, lsl #12
   232c4:	svclt	0x00b8461e
   232c8:	blle	12ced0 <ftello64@plt+0x129354>
   232cc:	sbchi	pc, r3, r0
   232d0:			; <UNDEFINED> instruction: 0xf9cef00c
   232d4:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx7
   232d8:	svclt	0x00084620
   232dc:			; <UNDEFINED> instruction: 0xf7e22603
   232e0:	pkhbtmi	pc, r0, r7, lsl #22	; <UNPREDICTABLE>
   232e4:			; <UNDEFINED> instruction: 0xf0002800
   232e8:	blmi	17834f8 <ftello64@plt+0x177f97c>
   232ec:			; <UNDEFINED> instruction: 0xf8df4604
   232f0:	ldrbtmi	sl, [fp], #-372	; 0xfffffe8c
   232f4:	blmi	1747f04 <ftello64@plt+0x1744388>
   232f8:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   232fc:	rsb	r9, r1, r3, lsl #6
   23300:	ldreq	fp, [r3, r8, lsl #2]!
   23304:	blmi	16988c4 <ftello64@plt+0x1694d48>
   23308:	ldmdbmi	r9, {r1, r3, r6, r9, sl, lr}^
   2330c:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   23310:			; <UNDEFINED> instruction: 0xf0134479
   23314:			; <UNDEFINED> instruction: 0x7d20f9bb
   23318:			; <UNDEFINED> instruction: 0xf0102205
   2331c:	rsble	r0, ip, r1
   23320:	andcs	r4, r0, r4, asr r9
   23324:			; <UNDEFINED> instruction: 0xf7df4479
   23328:	stccs	15, cr14, [r0, #-536]	; 0xfffffde8
   2332c:	stclle	6, cr4, [fp, #-4]!
   23330:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   23334:	blx	35f36c <ftello64@plt+0x35b7f0>
   23338:	strmi	r6, [r8], -r1, lsr #16
   2333c:			; <UNDEFINED> instruction: 0xf7e09101
   23340:	movwcs	lr, #2384	; 0x950
   23344:	strmi	r9, [r2], -r1, lsl #18
   23348:			; <UNDEFINED> instruction: 0xf0134638
   2334c:	stmdbmi	fp, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   23350:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   23354:			; <UNDEFINED> instruction: 0xf99af013
   23358:	strmi	r6, [r8], -r1, ror #16
   2335c:			; <UNDEFINED> instruction: 0xf7e09101
   23360:	stmdbls	r1, {r6, r8, fp, sp, lr, pc}
   23364:	strmi	r2, [r2], -r0, lsl #6
   23368:			; <UNDEFINED> instruction: 0xf0134638
   2336c:	stmdami	r4, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   23370:			; <UNDEFINED> instruction: 0xf00c4478
   23374:			; <UNDEFINED> instruction: 0xf8d4fb1b
   23378:	ldrbmi	fp, [r8], -r0
   2337c:	ldmdb	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23380:	ldrbmi	r2, [r9], -r0, lsl #6
   23384:	eorscs	r4, r5, r2, lsl #12
   23388:	stc2	7, cr15, [r8], {252}	; 0xfc
   2338c:			; <UNDEFINED> instruction: 0xf0137d23
   23390:	andle	r0, sl, r3, lsl #4
   23394:	svclt	0x00082a03
   23398:	andle	r4, r3, r1, asr r6
   2339c:	svclt	0x005407da
   233a0:	stmdbls	r2, {r0, r1, r8, fp, ip, pc}
   233a4:			; <UNDEFINED> instruction: 0xf7fc2036
   233a8:	stmdavs	r1!, {r0, r7, r8, fp, ip, sp, lr, pc}^
   233ac:	tstls	r1, r8, lsl #12
   233b0:	ldmdb	r6, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   233b4:	teqcs	r2, #16384	; 0x4000
   233b8:	eorscs	r4, r7, r2, lsl #12
   233bc:	blx	ffbe13b6 <ftello64@plt+0xffbdd83a>
   233c0:			; <UNDEFINED> instruction: 0xb1a469a4
   233c4:			; <UNDEFINED> instruction: 0xf8d42d02
   233c8:	sbcsle	fp, r6, r0
   233cc:	ldrbmi	r2, [r8], -r0, asr #2
   233d0:	ldmdb	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   233d4:	ldrle	r0, [r3], #2033	; 0x7f1
   233d8:	svclt	0x00183800
   233dc:	b	42b3e8 <ftello64@plt+0x42786c>
   233e0:	orrsle	r0, r0, r6, asr r3
   233e4:	stclle	13, cr2, [r8], {0}
   233e8:			; <UNDEFINED> instruction: 0x2c0069a4
   233ec:	strbmi	sp, [r0], -sl, ror #3
   233f0:	pop	{r0, r2, ip, sp, pc}
   233f4:			; <UNDEFINED> instruction: 0xf7e24ff0
   233f8:	stmdbmi	r2!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, pc}
   233fc:			; <UNDEFINED> instruction: 0xf7df4479
   23400:	stccs	15, cr14, [r0, #-104]	; 0xffffff98
   23404:	ldcle	6, cr4, [r3], {1}
   23408:	ldmdbmi	pc, {r1, r3, r9, sl, lr}	; <UNPREDICTABLE>
   2340c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   23410:			; <UNDEFINED> instruction: 0xf93cf013
   23414:	strmi	r6, [r8], -r1, lsr #16
   23418:			; <UNDEFINED> instruction: 0xf7e09101
   2341c:	movwcs	lr, #2274	; 0x8e2
   23420:	strmi	r9, [r2], -r1, lsl #18
   23424:			; <UNDEFINED> instruction: 0xf0134638
   23428:	ldmdbmi	r8, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   2342c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   23430:			; <UNDEFINED> instruction: 0xf92cf013
   23434:	strmi	r6, [r8], -r1, ror #16
   23438:			; <UNDEFINED> instruction: 0xf7e09101
   2343c:	stmdbls	r1, {r1, r4, r6, r7, fp, sp, lr, pc}
   23440:	strmi	r2, [r2], -r0, lsl #6
   23444:			; <UNDEFINED> instruction: 0xf0134638
   23448:	ldmdbmi	r1, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
   2344c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   23450:			; <UNDEFINED> instruction: 0xf91cf013
   23454:			; <UNDEFINED> instruction: 0x2001e7b4
   23458:	stm	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2345c:	ldr	r4, [sl, -r7, lsl #12]!
   23460:	andeq	ip, r1, lr, lsl #26
   23464:	andeq	ip, r1, r4, lsl #26
   23468:	andeq	ip, r1, sl, lsl #26
   2346c:			; <UNDEFINED> instruction: 0x000198be
   23470:	andeq	ip, r1, r4, ror ip
   23474:	andeq	ip, r1, r4, ror #25
   23478:	andeq	r7, r1, sl, ror sp
   2347c:	strdeq	sl, [r1], -lr
   23480:	andeq	pc, r1, ip, lsl #24
   23484:	andeq	ip, r1, ip, lsr #24
   23488:	muleq	r1, lr, ip
   2348c:	andeq	sl, r1, r2, lsr #18
   23490:	andeq	pc, r1, lr, lsr #22
   23494:	bmi	cb5960 <ftello64@plt+0xcb1de4>
   23498:	blmi	cb4684 <ftello64@plt+0xcb0b08>
   2349c:	mvnsmi	lr, #737280	; 0xb4000
   234a0:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
   234a4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   234a8:			; <UNDEFINED> instruction: 0xf04f9205
   234ac:	bmi	ba3cb4 <ftello64@plt+0xba0138>
   234b0:			; <UNDEFINED> instruction: 0xf8d3589b
   234b4:	sfmcs	f4, 4, [r0], {32}
   234b8:	stmdavc	r3!, {r1, r6, ip, lr, pc}
   234bc:	eorsle	r2, r4, r0, lsl #22
   234c0:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   234c4:	cdpge	15, 0, cr10, cr4, cr2, {0}
   234c8:			; <UNDEFINED> instruction: 0xf04f4605
   234cc:			; <UNDEFINED> instruction: 0xf8cd0900
   234d0:	and	r9, r8, ip
   234d4:	stmdbls	r2, {r2, r9, fp, ip, pc}
   234d8:	stmdavc	r0!, {r9, fp, sp}
   234dc:	andcs	fp, r3, #20, 30	; 0x50
   234e0:			; <UNDEFINED> instruction: 0xf7ff2201
   234e4:	stmdavc	r1!, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
   234e8:	strls	r4, [r0], -r3, asr #12
   234ec:	blvs	1a34ddc <ftello64@plt+0x1a31260>
   234f0:	ldc2	7, cr15, [r4, #-988]!	; 0xfffffc24
   234f4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   234f8:	andls	sp, r3, ip, ror #3
   234fc:	bls	15b520 <ftello64@plt+0x1579a4>
   23500:	bcs	49910 <ftello64@plt+0x45d94>
   23504:	svclt	0x00187820
   23508:			; <UNDEFINED> instruction: 0xf7ff2202
   2350c:	stmdavc	r1!, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   23510:	strls	r4, [r0], -r3, asr #12
   23514:	blvs	fea34e04 <ftello64@plt+0xfea31288>
   23518:	stc2	7, cr15, [r0, #-988]!	; 0xfffffc24
   2351c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   23520:			; <UNDEFINED> instruction: 0xf814d1ed
   23524:	blcs	33130 <ftello64@plt+0x2f5b4>
   23528:	bmi	457c74 <ftello64@plt+0x4540f8>
   2352c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   23530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23534:	subsmi	r9, sl, r5, lsl #22
   23538:	andlt	sp, r7, sp, lsl #2
   2353c:	mvnshi	lr, #12386304	; 0xbd0000
   23540:			; <UNDEFINED> instruction: 0xf44f4b0b
   23544:	stmdbmi	fp, {r0, r4, r6, r9, ip, sp, lr}
   23548:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   2354c:			; <UNDEFINED> instruction: 0x33244479
   23550:			; <UNDEFINED> instruction: 0xf00c4478
   23554:	pld	[pc, sp	; <illegal shifter operand>]
   23558:	svclt	0x0000ee86
   2355c:	andeq	r1, r3, r8, lsl #14
   23560:	andeq	r0, r0, r8, lsl #8
   23564:	strdeq	r1, [r3], -ip
   23568:	andeq	r0, r0, r4, asr r4
   2356c:	andeq	r1, r3, r2, ror r6
   23570:	andeq	sp, r1, lr, lsr #32
   23574:	andeq	ip, r1, ip, lsl r8
   23578:	strdeq	ip, [r1], -r0
   2357c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   23580:	tstlt	fp, fp, lsl r8
   23584:	blt	ff061588 <ftello64@plt+0xff05da0c>
   23588:	svclt	0x00004770
   2358c:	andeq	r2, r3, sl, lsl #20
   23590:	andscc	lr, r1, #3424256	; 0x344000
   23594:	svcmi	0x00f0e92d
   23598:	blcs	4f7ac <ftello64@plt+0x4bc30>
   2359c:	bcs	57690 <ftello64@plt+0x53b14>
   235a0:			; <UNDEFINED> instruction: 0xf8dfdd3a
   235a4:	strmi	sl, [r8], ip, lsl #1
   235a8:	strmi	r4, [r5], -r2, lsr #28
   235ac:	ldrbtmi	r4, [sl], #2594	; 0xa22
   235b0:			; <UNDEFINED> instruction: 0xf04f447e
   235b4:	ldrbtmi	r0, [sl], #-2304	; 0xfffff700
   235b8:	ldrcs	r9, [r6, -r1, lsl #4]
   235bc:	blx	1f4f0a <ftello64@plt+0x1f138e>
   235c0:	strtmi	pc, [r8], -r9, lsl #14
   235c4:	ldmdavc	sl, {r0, r1, r3, r4, r5, sl, lr}^
   235c8:	b	761550 <ftello64@plt+0x75d9d4>
   235cc:	ldrdmi	pc, [r4], #-136	; 0xffffff78
   235d0:			; <UNDEFINED> instruction: 0xf104443c
   235d4:	ldrcc	r0, [r6], #-2818	; 0xfffff4fe
   235d8:	blcs	a164c <ftello64@plt+0x9dad0>
   235dc:			; <UNDEFINED> instruction: 0x46284631
   235e0:	b	461568 <ftello64@plt+0x45d9ec>
   235e4:	mvnsle	r4, r3, lsr #11
   235e8:	ldrdcc	pc, [r4], #-136	; 0xffffff78
   235ec:			; <UNDEFINED> instruction: 0x06535dda
   235f0:	blls	93318 <ftello64@plt+0x8f79c>
   235f4:	blmi	498600 <ftello64@plt+0x494a84>
   235f8:	ldmdbmi	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   235fc:			; <UNDEFINED> instruction: 0xf1094628
   23600:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
   23604:	ldmib	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23608:	ldrdcc	pc, [r8], #-136	; 0xffffff78
   2360c:	cfstr32le	mvfx4, [r3, #-300]	; 0xfffffed4
   23610:	ldrdcc	pc, [r4], #-136	; 0xffffff78
   23614:	ldmdblt	r2, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   23618:	pop	{r0, r1, ip, sp, pc}
   2361c:	bmi	2875e4 <ftello64@plt+0x283a68>
   23620:			; <UNDEFINED> instruction: 0x61a3f44f
   23624:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
   23628:	eorscc	r4, ip, #120, 8	; 0x78000000
   2362c:	blx	105f664 <ftello64@plt+0x105bae8>
   23630:	andeq	ip, r1, r6, lsr #21
   23634:	andeq	r9, r1, r4, lsl sp
   23638:	andeq	sp, r1, r6, ror #14
   2363c:	ldrdeq	r9, [r1], -r4
   23640:	andeq	ip, r1, r2, ror #20
   23644:	andeq	ip, r1, r2, asr pc
   23648:	andeq	ip, r1, r0, asr #14
   2364c:	tstcs	r1, r0, lsl r5
   23650:			; <UNDEFINED> instruction: 0xf7ff4604
   23654:	strtmi	pc, [r0], -fp, ror #16
   23658:	pop	{r8, sp}
   2365c:			; <UNDEFINED> instruction: 0xf7ff4010
   23660:	svclt	0x0000b865
   23664:	svcmi	0x00f0e92d
   23668:	stclmi	0, cr11, [r4, #636]	; 0x27c
   2366c:	vstmiami	r4, {d18-d22}
   23670:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
   23674:			; <UNDEFINED> instruction: 0xf8df4fc3
   23678:	stmdbpl	ip!, {r4, r8, r9, lr, pc}
   2367c:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   23680:			; <UNDEFINED> instruction: 0xf04f941d
   23684:	andls	r0, r3, r0, lsl #8
   23688:	andhi	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   2368c:			; <UNDEFINED> instruction: 0xf8d8460c
   23690:			; <UNDEFINED> instruction: 0xf8d8b060
   23694:			; <UNDEFINED> instruction: 0xf0009068
   23698:	blcs	543a8c <ftello64@plt+0x53ff10>
   2369c:			; <UNDEFINED> instruction: 0xf04fbf02
   236a0:			; <UNDEFINED> instruction: 0xf04f0b00
   236a4:	ldrbmi	r0, [fp], -r1, lsl #20
   236a8:			; <UNDEFINED> instruction: 0xf04fd001
   236ac:			; <UNDEFINED> instruction: 0xf8d80a00
   236b0:			; <UNDEFINED> instruction: 0xf8d81088
   236b4:	movwmi	r2, #41068	; 0xa06c
   236b8:			; <UNDEFINED> instruction: 0xf8d8d105
   236bc:	bcs	2b884 <ftello64@plt+0x27d08>
   236c0:			; <UNDEFINED> instruction: 0xf04fbf18
   236c4:	bvs	fec65ed0 <ftello64@plt+0xfec62354>
   236c8:	addsmi	r6, r1, #51200	; 0xc800
   236cc:	ldreq	sp, [r9], -lr, asr #32
   236d0:	rscshi	pc, r9, r0, lsl #2
   236d4:	streq	pc, [r0, #35]	; 0x23
   236d8:	blcs	6b08c <ftello64@plt+0x67510>
   236dc:	rscshi	pc, r8, r0, asr #4
   236e0:			; <UNDEFINED> instruction: 0xf0002d03
   236e4:	stfcsd	f0, [r4, #-124]	; 0xffffff84
   236e8:	msrhi	CPSR_fsxc, r0
   236ec:			; <UNDEFINED> instruction: 0xf0002c00
   236f0:	blx	fed83bf0 <ftello64@plt+0xfed80074>
   236f4:			; <UNDEFINED> instruction: 0xf8d8f585
   236f8:	stmdbeq	sp!, {r3, r4, r8, ip, sp}^
   236fc:			; <UNDEFINED> instruction: 0xf1bb462a
   23700:	svclt	0x00080f00
   23704:	blcs	6bf0c <ftello64@plt+0x68390>
   23708:	andls	sl, r3, #320	; 0x140
   2370c:	ldrtmi	sp, [r0], -r9, lsl #2
   23710:	strtmi	r2, [r9], -r9, lsr #4
   23714:			; <UNDEFINED> instruction: 0xf9b8f7f6
   23718:	stmiblt	r3, {r0, r1, r8, r9, fp, ip, pc}
   2371c:	ldrbtmi	r4, [pc], #-3995	; 23724 <ftello64@plt+0x1fba8>
   23720:	ldmibmi	fp, {r6, sp, lr, pc}
   23724:	andcs	r2, r0, r5, lsl #4
   23728:			; <UNDEFINED> instruction: 0xf7df4479
   2372c:	eorcs	lr, r9, #132, 26	; 0x2100
   23730:	strmi	r4, [r7], -r9, lsr #12
   23734:			; <UNDEFINED> instruction: 0xf7f64630
   23738:	bls	121ddc <ftello64@plt+0x11e260>
   2373c:	ldmibmi	r5, {r1, r4, r5, r6, r8, r9, ip, sp, pc}
   23740:	strtmi	r4, [r0], -sl, lsr #12
   23744:			; <UNDEFINED> instruction: 0xf7e04479
   23748:	ldmibmi	r3, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
   2374c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   23750:			; <UNDEFINED> instruction: 0xff9cf012
   23754:	blmi	fe2b61a0 <ftello64@plt+0xfe2b2624>
   23758:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2375c:	blls	77d7cc <ftello64@plt+0x779c50>
   23760:			; <UNDEFINED> instruction: 0xf040405a
   23764:	andslt	r8, pc, r9, lsl #2
   23768:	svchi	0x00f0e8bd
   2376c:	blvs	1cbe338 <ftello64@plt+0x1cba7bc>
   23770:			; <UNDEFINED> instruction: 0xd1ac4291
   23774:	streq	pc, [r0, #35]	; 0x23
   23778:			; <UNDEFINED> instruction: 0xf0002d01
   2377c:	stccs	0, cr8, [r2, #-876]	; 0xfffffc94
   23780:	stmibmi	r7, {r1, r2, r3, r5, r7, r8, ip, lr, pc}
   23784:	andcs	r2, r0, r5, lsl #4
   23788:			; <UNDEFINED> instruction: 0xf7df4479
   2378c:			; <UNDEFINED> instruction: 0x4607ed54
   23790:	ldrtmi	sl, [r0], -r5, lsl #26
   23794:	strtmi	r2, [r9], -r9, lsr #4
   23798:			; <UNDEFINED> instruction: 0xf976f7f6
   2379c:	svceq	0x0000f1ba
   237a0:	addhi	pc, r2, r0
   237a4:	ldrdne	pc, [r8], r8
   237a8:	ldrdcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   237ac:	movweq	lr, #10833	; 0x2a51
   237b0:	sbcshi	pc, r3, r0
   237b4:	ldcge	6, cr4, [r0, #-160]	; 0xffffff60
   237b8:			; <UNDEFINED> instruction: 0x46292233
   237bc:			; <UNDEFINED> instruction: 0xf9aaf7f6
   237c0:	ldmdbmi	r9!, {r3, r4, r5, r6, r8, r9, fp, lr}^
   237c4:	ldrbtmi	r2, [fp], #-518	; 0xfffffdfa
   237c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   237cc:			; <UNDEFINED> instruction: 0xf0129500
   237d0:	ldmdbmi	r6!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   237d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   237d8:			; <UNDEFINED> instruction: 0xff58f012
   237dc:	stmdbeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   237e0:			; <UNDEFINED> instruction: 0xf04fbf18
   237e4:			; <UNDEFINED> instruction: 0xf1bb0901
   237e8:	svclt	0x000c0f00
   237ec:	movwcs	r4, #1611	; 0x64b
   237f0:	adcle	r2, pc, r0, lsl #22
   237f4:			; <UNDEFINED> instruction: 0xf7df4638
   237f8:	blmi	1b9f3d0 <ftello64@plt+0x1b9b854>
   237fc:	ldrbtmi	r4, [fp], #-2413	; 0xfffff693
   23800:	cfstrdne	mvd4, [r2], {121}	; 0x79
   23804:			; <UNDEFINED> instruction: 0xf0124620
   23808:			; <UNDEFINED> instruction: 0xf89dff41
   2380c:	blcs	2f864 <ftello64@plt+0x2bce8>
   23810:			; <UNDEFINED> instruction: 0xf8dfd044
   23814:			; <UNDEFINED> instruction: 0xf10d91a4
   23818:			; <UNDEFINED> instruction: 0xf8df0615
   2381c:	strcs	r8, [r0, #-416]	; 0xfffffe60
   23820:			; <UNDEFINED> instruction: 0xa19cf8df
   23824:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   23828:	strd	r4, [r6], -sl
   2382c:	strtmi	r4, [r0], -r5, ror #18
   23830:			; <UNDEFINED> instruction: 0xf0124479
   23834:	ldmdavc	r3!, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   23838:	blcs	e71044 <ftello64@plt+0xe6d4c8>
   2383c:	blcs	11d9c54 <ftello64@plt+0x11d60d8>
   23840:	blcc	e136a8 <ftello64@plt+0xe0fb2c>
   23844:	blcc	1619c54 <ftello64@plt+0x16160d8>
   23848:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   2384c:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   23850:	strtmi	r4, [r0], -r1, asr #12
   23854:			; <UNDEFINED> instruction: 0xf0123501
   23858:	ldmdavc	r3!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   2385c:	stfcsd	f3, [r0, #-972]	; 0xfffffc34
   23860:	strbeq	sp, [sl, -sl, ror #1]!
   23864:	streq	sp, [fp, r7]!
   23868:	ldrbmi	sp, [r1], -r0, ror #1
   2386c:			; <UNDEFINED> instruction: 0xf0124620
   23870:	ldmdavc	r3!, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   23874:	ldrtmi	lr, [r8], -r0, ror #15
   23878:	mrc	7, 5, APSR_nzcv, cr2, cr15, {6}
   2387c:	ldmdbmi	r3, {r1, r4, r6, r8, r9, fp, lr}^
   23880:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   23884:	strtmi	r1, [r0], -r2, asr #24
   23888:			; <UNDEFINED> instruction: 0xff00f012
   2388c:			; <UNDEFINED> instruction: 0xe7d37833
   23890:	beq	5f9d4 <ftello64@plt+0x5be58>
   23894:			; <UNDEFINED> instruction: 0x46d346d1
   23898:	smlsd	r8, r3, r6, r4
   2389c:	strtmi	r4, [r0], -ip, asr #18
   238a0:			; <UNDEFINED> instruction: 0xf0124479
   238a4:	smmlsr	r5, r3, lr, pc	; <UNPREDICTABLE>
   238a8:			; <UNDEFINED> instruction: 0x4628ab10
   238ac:	movwls	r2, #12851	; 0x3233
   238b0:			; <UNDEFINED> instruction: 0xf7f64619
   238b4:	stmdbmi	r7, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
   238b8:	ldrtmi	r9, [sl], -r3, lsl #22
   238bc:			; <UNDEFINED> instruction: 0x46204479
   238c0:	mcr2	0, 7, pc, cr4, cr2, {0}	; <UNPREDICTABLE>
   238c4:	stmdami	r4, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
   238c8:			; <UNDEFINED> instruction: 0xf00b4478
   238cc:	smlsldx	pc, r1, r3, pc	; <UNPREDICTABLE>
   238d0:	andcs	r2, r1, r4, lsl #3
   238d4:	stmia	r4!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   238d8:	eoreq	pc, r8, #-2147483647	; 0x80000001
   238dc:	strmi	r4, [r1], -r7, lsl #12
   238e0:			; <UNDEFINED> instruction: 0xf7e59803
   238e4:	stmdals	r3, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   238e8:	orreq	pc, r0, #69	; 0x45
   238ec:			; <UNDEFINED> instruction: 0x4621463a
   238f0:	mrc2	7, 5, pc, cr8, cr15, {7}
   238f4:			; <UNDEFINED> instruction: 0xf7e34638
   238f8:	vstrcs.16	s30, [r1, #-274]	; 0xfffffeee	; <UNPREDICTABLE>
   238fc:			; <UNDEFINED> instruction: 0xf00bd10a
   23900:	ldmdbmi	r6!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   23904:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   23908:	andcs	r4, r0, r4, lsl #12
   2390c:	ldc	7, cr15, [r2], {223}	; 0xdf
   23910:	ldr	r4, [sp, -r7, lsl #12]!
   23914:	andcs	r4, r5, #819200	; 0xc8000
   23918:	ldrbtmi	r2, [r9], #-0
   2391c:	stc	7, cr15, [sl], {223}	; 0xdf
   23920:	ldr	r4, [r5, -r7, lsl #12]!
   23924:	andcs	r4, r5, #770048	; 0xbc000
   23928:	ldrbtmi	r2, [r9], #-0
   2392c:	stc	7, cr15, [r2], {223}	; 0xdf
   23930:	str	r4, [sp, -r7, lsl #12]!
   23934:	cdp2	0, 9, cr15, cr12, cr11, {0}
   23938:	andcs	r4, r5, #704512	; 0xac000
   2393c:			; <UNDEFINED> instruction: 0x46044479
   23940:			; <UNDEFINED> instruction: 0xf7df2000
   23944:			; <UNDEFINED> instruction: 0x4607ec78
   23948:	stmdbmi	r8!, {r1, r5, r8, r9, sl, sp, lr, pc}
   2394c:	andcs	r2, r0, r5, lsl #4
   23950:			; <UNDEFINED> instruction: 0xf7df4479
   23954:			; <UNDEFINED> instruction: 0x4607ec70
   23958:	blmi	99d5c8 <ftello64@plt+0x999a4c>
   2395c:	stmdbmi	r5!, {r1, r2, r9, sp}
   23960:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   23964:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   23968:	mrc2	0, 4, pc, cr0, cr2, {0}
   2396c:	andcs	lr, r1, r1, lsr r7
   23970:	ldcl	7, cr15, [r4, #892]!	; 0x37c
   23974:	ldrt	r4, [ip], r4, lsl #12
   23978:	ldcl	7, cr15, [r4], #-892	; 0xfffffc84
   2397c:	andeq	r1, r3, lr, lsr #10
   23980:	andeq	r0, r0, r8, lsl #8
   23984:	andeq	r1, r3, r4, lsr #10
   23988:	andeq	r0, r0, r4, asr r4
   2398c:	andeq	ip, r1, r2, asr r9
   23990:	andeq	ip, r1, ip, lsr #19
   23994:	andeq	ip, r1, r8, lsr #19
   23998:	andeq	pc, r1, lr, lsr #16
   2399c:	andeq	r1, r3, r8, asr #8
   239a0:	andeq	ip, r1, r0, lsr r9
   239a4:	andeq	r9, r1, r6, lsl #8
   239a8:	andeq	ip, r1, r2, lsr r9
   239ac:	andeq	pc, r1, r6, lsr #15
   239b0:	andeq	r9, r1, lr, asr #7
   239b4:	andeq	ip, r1, r4, lsl #18
   239b8:	strdeq	r1, [r3], -r8
   239bc:	andeq	r7, r1, r6, lsl #17
   239c0:	andeq	r9, r1, r8, lsl r3
   239c4:	andeq	sl, r1, r4, ror r2
   239c8:	andeq	r9, r1, ip, asr #6
   239cc:	andeq	ip, r1, sl, lsl #17
   239d0:	andeq	r9, r1, r8, asr #20
   239d4:	andeq	ip, r1, r8, asr r8
   239d8:			; <UNDEFINED> instruction: 0x0001c7b0
   239dc:	andeq	ip, r1, r6, lsl r8
   239e0:	andeq	ip, r1, r2, lsl #15
   239e4:	andeq	ip, r1, sl, lsr #15
   239e8:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   239ec:	andeq	ip, r1, ip, asr #14
   239f0:	andeq	r9, r1, sl, ror #4
   239f4:	muleq	r1, r6, r7
   239f8:	mvnsmi	lr, sp, lsr #18
   239fc:	ldmdami	fp!, {r7, r9, sl, lr}^
   23a00:	ldmdbmi	fp!, {r0, r2, r3, r9, sl, lr}^
   23a04:	ldrbtmi	r4, [r8], #-1556	; 0xfffff9ec
   23a08:	mlascs	ip, r2, r8, pc	; <UNPREDICTABLE>
   23a0c:	addlt	r4, lr, r9, ror lr
   23a10:	ldreq	r5, [r0, -r1, asr #16]
   23a14:	stmdavs	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
   23a18:			; <UNDEFINED> instruction: 0xf04f910d
   23a1c:	strble	r0, [r7, #-256]!	; 0xffffff00
   23a20:	cmple	sl, r0, lsl #22
   23a24:	ldrbtmi	r4, [pc], #-3956	; 23a2c <ftello64@plt+0x1feb0>
   23a28:	stmdbge	r5, {r5, r8, r9, sp}
   23a2c:	strtmi	r2, [r0], -r0, lsr #4
   23a30:			; <UNDEFINED> instruction: 0xf7f59303
   23a34:	ldmdbmi	r1!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   23a38:	ldrtmi	r9, [sl], -r3, lsl #22
   23a3c:	andls	r4, r0, r9, ror r4
   23a40:			; <UNDEFINED> instruction: 0xf0124628
   23a44:	blmi	1be32d8 <ftello64@plt+0x1bdf75c>
   23a48:			; <UNDEFINED> instruction: 0xf8d758f7
   23a4c:	blcs	6feb4 <ftello64@plt+0x6c338>
   23a50:	strtmi	sp, [r0], -r8
   23a54:	mcr2	7, 0, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
   23a58:	ldrbtmi	r4, [r9], #-2410	; 0xfffff696
   23a5c:	strtmi	r4, [r8], -r2, lsl #12
   23a60:	mrc2	0, 0, pc, cr4, cr2, {0}
   23a64:			; <UNDEFINED> instruction: 0xf7f54620
   23a68:	stmdbmi	r7!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   23a6c:			; <UNDEFINED> instruction: 0x46024479
   23a70:			; <UNDEFINED> instruction: 0xf0124628
   23a74:			; <UNDEFINED> instruction: 0xf894fe0b
   23a78:			; <UNDEFINED> instruction: 0x0719303c
   23a7c:			; <UNDEFINED> instruction: 0xf8d7d45d
   23a80:	ldreq	r3, [sl, #-364]	; 0xfffffe94
   23a84:			; <UNDEFINED> instruction: 0xf894d465
   23a88:			; <UNDEFINED> instruction: 0xf013303c
   23a8c:	teqle	sl, r0, lsr r6
   23a90:	blcs	3e424 <ftello64@plt+0x3a8a8>
   23a94:	stmdavs	r2!, {r0, r1, r3, r5, r6, r8, ip, lr, pc}^
   23a98:			; <UNDEFINED> instruction: 0xf0402a00
   23a9c:	svcvc	0x00e28082
   23aa0:	stmdale	sl!, {r0, r1, r5, r6, r9, fp, sp}
   23aa4:			; <UNDEFINED> instruction: 0x46284959
   23aa8:			; <UNDEFINED> instruction: 0xf0124479
   23aac:			; <UNDEFINED> instruction: 0xf894fdef
   23ab0:			; <UNDEFINED> instruction: 0x071b303c
   23ab4:			; <UNDEFINED> instruction: 0xf8d7d505
   23ab8:	cdpvs	0, 15, cr2, cr11, cr8, {4}
   23abc:			; <UNDEFINED> instruction: 0xf0004313
   23ac0:	bmi	1503cf8 <ftello64@plt+0x150017c>
   23ac4:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
   23ac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23acc:	subsmi	r9, sl, sp, lsl #22
   23ad0:	addhi	pc, sl, r0, asr #32
   23ad4:	pop	{r1, r2, r3, ip, sp, pc}
   23ad8:	svcmi	0x004e81f0
   23adc:	blcs	b4ce0 <ftello64@plt+0xb1164>
   23ae0:			; <UNDEFINED> instruction: 0x2323bf08
   23ae4:	blcs	117d70 <ftello64@plt+0x1141f4>
   23ae8:	teqcs	lr, #12, 30	; 0x30
   23aec:	ldr	r2, [ip, r0, lsr #6]
   23af0:	eorsle	r2, r9, r0, lsl #22
   23af4:	ldrbtmi	r4, [pc], #-3912	; 23afc <ftello64@plt+0x1ff80>
   23af8:	stmdbmi	r8, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   23afc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23b00:	stc2l	0, cr15, [r4, #72]	; 0x48
   23b04:	stmdbmi	r6, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   23b08:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23b0c:	ldc2	0, cr15, [lr, #72]!	; 0x48
   23b10:	andcs	r4, r5, #68, 18	; 0x110000
   23b14:	ldrbtmi	r2, [r9], #-0
   23b18:	bl	fe361a9c <ftello64@plt+0xfe35df20>
   23b1c:	strtmi	r9, [r0], -r3
   23b20:	mrc2	7, 5, pc, cr2, cr5, {7}
   23b24:	strmi	r9, [r2], -r3, lsl #18
   23b28:			; <UNDEFINED> instruction: 0xf0124628
   23b2c:	ldmdbmi	lr!, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   23b30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23b34:	stc2	0, cr15, [sl, #72]!	; 0x48
   23b38:	svcvc	0x00e0e7b1
   23b3c:	blx	fe3e1b0c <ftello64@plt+0xfe3ddf90>
   23b40:	svceq	0x000df010
   23b44:	ldmdbmi	r9!, {r0, r1, r3, r4, r7, r8, ip, lr, pc}
   23b48:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23b4c:	ldc2	0, cr15, [lr, #72]	; 0x48
   23b50:			; <UNDEFINED> instruction: 0x2100e799
   23b54:			; <UNDEFINED> instruction: 0xf7f54620
   23b58:	ldmdbmi	r5!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   23b5c:			; <UNDEFINED> instruction: 0x46024479
   23b60:			; <UNDEFINED> instruction: 0xf0124628
   23b64:			; <UNDEFINED> instruction: 0xe78efd93
   23b68:	ldrbtmi	r4, [pc], #-3890	; 23b70 <ftello64@plt+0x1fff4>
   23b6c:	ldmdbmi	r2!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   23b70:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23b74:	stc2	0, cr15, [sl, #72]	; 0x48
   23b78:	andcs	r4, r5, #48, 18	; 0xc0000
   23b7c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   23b80:	bl	1661b04 <ftello64@plt+0x165df88>
   23b84:	strtmi	r9, [r0], -r3
   23b88:	mrc2	7, 2, pc, cr10, cr5, {7}
   23b8c:	strmi	r9, [r2], -r3, lsl #18
   23b90:			; <UNDEFINED> instruction: 0xf0124628
   23b94:	stmdbmi	sl!, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   23b98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23b9c:	ldc2l	0, cr15, [r6, #-72]!	; 0xffffffb8
   23ba0:	stmdbmi	r8!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   23ba4:	movwls	r4, #13864	; 0x3628
   23ba8:			; <UNDEFINED> instruction: 0xf0124479
   23bac:	blls	123170 <ftello64@plt+0x11f5f4>
   23bb0:	andcs	r4, r5, #606208	; 0x94000
   23bb4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   23bb8:	bl	f61b3c <ftello64@plt+0xf5dfc0>
   23bbc:	strtmi	r9, [r0], -r3
   23bc0:	mrc2	7, 1, pc, cr14, cr5, {7}
   23bc4:	strmi	r9, [r2], -r3, lsl #18
   23bc8:			; <UNDEFINED> instruction: 0xf0124628
   23bcc:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   23bd0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23bd4:	ldc2l	0, cr15, [sl, #-72]	; 0xffffffb8
   23bd8:	strtmi	lr, [r2], -r1, ror #14
   23bdc:	strbmi	r4, [r0], -r9, lsr #12
   23be0:			; <UNDEFINED> instruction: 0xf7ff2314
   23be4:			; <UNDEFINED> instruction: 0xe76cfd3f
   23be8:	bl	f61b6c <ftello64@plt+0xf5dff0>
   23bec:	muleq	r3, sl, r1
   23bf0:	andeq	r0, r0, r8, lsl #8
   23bf4:	andeq	r1, r3, ip, lsl #3
   23bf8:	strdeq	r8, [r1], -sl
   23bfc:	andeq	ip, r1, r8, lsl r7
   23c00:	andeq	r0, r0, r4, asr r4
   23c04:	andeq	ip, r1, r6, lsl #14
   23c08:	andeq	ip, r1, ip, asr #18
   23c0c:	ldrdeq	pc, [r1], -r4
   23c10:	ldrdeq	r1, [r3], -sl
   23c14:	andeq	ip, r1, r4, asr #8
   23c18:	andeq	ip, r1, lr, lsr #8
   23c1c:	muleq	r1, sl, r6
   23c20:	andeq	ip, r1, r2, ror r6
   23c24:	andeq	ip, r1, sl, ror #12
   23c28:	andeq	r8, r1, r2, lsl #16
   23c2c:	andeq	ip, r1, sl, lsl r6
   23c30:	andeq	ip, r1, r8, lsl r6
   23c34:			; <UNDEFINED> instruction: 0x000187b2
   23c38:	andeq	ip, r1, sl, lsl #12
   23c3c:	andeq	ip, r1, lr, lsl #12
   23c40:	muleq	r1, sl, r7
   23c44:	ldrdeq	ip, [r1], -r4
   23c48:	andeq	ip, r1, lr, lsr #7
   23c4c:	andeq	r8, r1, r2, ror #14
   23c50:	svcmi	0x00f0e92d
   23c54:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   23c58:	strmi	r8, [r3], r4, lsl #22
   23c5c:	tstcs	r1, r8, lsl #12
   23c60:	andls	fp, r9, #181	; 0xb5
   23c64:	blcs	b61fe8 <ftello64@plt+0xb5e46c>
   23c68:			; <UNDEFINED> instruction: 0xf8df930b
   23c6c:	ldrbtmi	r3, [sl], #-2860	; 0xfffff4d4
   23c70:	ldmpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, pc}^
   23c74:	teqls	r3, #1769472	; 0x1b0000
   23c78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23c7c:	ldc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
   23c80:	tstcs	r0, r8, asr #12
   23c84:	ldc2l	7, cr15, [r2, #-1016]	; 0xfffffc08
   23c88:	blcc	46200c <ftello64@plt+0x45e490>
   23c8c:	blcs	462010 <ftello64@plt+0x45e494>
   23c90:			; <UNDEFINED> instruction: 0xf853447b
   23c94:			; <UNDEFINED> instruction: 0xf8d88002
   23c98:	blcs	2fe20 <ftello64@plt+0x2c2a4>
   23c9c:	mvnhi	pc, r0, asr #32
   23ca0:	ldrdcc	pc, [ip, #-136]!	; 0xffffff78
   23ca4:	orrpl	pc, r0, #318767104	; 0x13000000
   23ca8:	ldmdbvs	fp!, {r1, r3, r4, r6, ip, lr, pc}^
   23cac:			; <UNDEFINED> instruction: 0xf0012b00
   23cb0:	swpcs	r8, r4, [r6]
   23cb4:			; <UNDEFINED> instruction: 0xf7eb4648
   23cb8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   23cbc:			; <UNDEFINED> instruction: 0x81a4f001
   23cc0:	stcge	8, cr6, [r8, #-268]!	; 0xfffffef4
   23cc4:	bvs	ff762048 <ftello64@plt+0xff75e4cc>
   23cc8:			; <UNDEFINED> instruction: 0xf8dfac23
   23ccc:	eorcs	r7, r9, #220, 20	; 0xdc000
   23cd0:	ldmdavs	r8, {r1, r2, r3, r4, r5, r6, sl, lr}^
   23cd4:			; <UNDEFINED> instruction: 0x4629447f
   23cd8:	mrc2	7, 6, pc, cr6, cr5, {7}
   23cdc:			; <UNDEFINED> instruction: 0x93232300
   23ce0:	strtmi	r2, [r1], -r0, lsl #4
   23ce4:			; <UNDEFINED> instruction: 0xf7eb4648
   23ce8:	msrlt	CPSR_f, #452	; 0x1c4
   23cec:	ldmdavs	sl, {r0, r1, r6, fp, sp, lr}
   23cf0:	mvnsle	r2, sp, lsl #20
   23cf4:	stmdbvs	r3, {r3, r4, r6, fp, sp, lr}
   23cf8:	mvnsle	r2, r0, lsl #22
   23cfc:	umaalcc	pc, r4, r0, r8	; <UNPREDICTABLE>
   23d00:	svceq	0x0060f013
   23d04:	subcc	sp, ip, ip, ror #3
   23d08:			; <UNDEFINED> instruction: 0xf96af00f
   23d0c:	stmdacs	r0, {r7, r9, sl, lr}
   23d10:	mvnshi	pc, r1
   23d14:			; <UNDEFINED> instruction: 0xf7df2001
   23d18:	strtmi	lr, [sl], -r2, lsr #24
   23d1c:			; <UNDEFINED> instruction: 0x46434631
   23d20:	mrc	7, 3, APSR_nzcv, cr0, cr15, {6}
   23d24:			; <UNDEFINED> instruction: 0xf7df4640
   23d28:	andcs	lr, r0, #401408	; 0x62000
   23d2c:	strbmi	r4, [r8], -r1, lsr #12
   23d30:			; <UNDEFINED> instruction: 0xff4cf7eb
   23d34:	bicsle	r2, r9, r0, lsl #16
   23d38:	blcs	4a964 <ftello64@plt+0x46de8>
   23d3c:	ldrthi	pc, [r8], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   23d40:	bcs	1a620c4 <ftello64@plt+0x1a5e548>
   23d44:	bcc	14620c8 <ftello64@plt+0x145e54c>
   23d48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23d4c:	blls	cfddbc <ftello64@plt+0xcfa240>
   23d50:			; <UNDEFINED> instruction: 0xf041405a
   23d54:	eorslt	r8, r5, lr, lsl #9
   23d58:	blhi	15f054 <ftello64@plt+0x15b4d8>
   23d5c:	svchi	0x00f0e8bd
   23d60:	strbmi	r2, [r8], -r6, lsl #2
   23d64:	tstcc	lr, #3358720	; 0x334000
   23d68:			; <UNDEFINED> instruction: 0xff26f7eb
   23d6c:			; <UNDEFINED> instruction: 0xf0012800
   23d70:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, r8, pc}^
   23d74:	ldrdge	pc, [r4], -r3
   23d78:	blcs	4a9a4 <ftello64@plt+0x46e28>
   23d7c:	cmnhi	r0, r1, asr #32	; <UNPREDICTABLE>
   23d80:	ldrsbtcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   23d84:	ldmdbge	lr, {r0, r1, r4, r5, r8, ip, sp, pc}
   23d88:			; <UNDEFINED> instruction: 0xf7f64650
   23d8c:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
   23d90:	bicshi	pc, sp, r1, asr #32
   23d94:	movwls	r2, #41728	; 0xa300
   23d98:	blcs	3e38c <ftello64@plt+0x3a810>
   23d9c:	cmphi	fp, r1	; <UNPREDICTABLE>
   23da0:			; <UNDEFINED> instruction: 0xf7df2001
   23da4:	blls	2ded1c <ftello64@plt+0x2db1a0>
   23da8:			; <UNDEFINED> instruction: 0x46014652
   23dac:			; <UNDEFINED> instruction: 0xf7ff4658
   23db0:	blls	10e3644 <ftello64@plt+0x10dfac8>
   23db4:			; <UNDEFINED> instruction: 0xf0412b00
   23db8:			; <UNDEFINED> instruction: 0xf8d88146
   23dbc:	cmplt	r3, r4, ror r0
   23dc0:	cmplt	r3, lr, lsl fp
   23dc4:			; <UNDEFINED> instruction: 0xf7df2001
   23dc8:			; <UNDEFINED> instruction: 0xf8dfebca
   23dcc:	bls	7aa564 <ftello64@plt+0x7a69e8>
   23dd0:			; <UNDEFINED> instruction: 0xf7df4479
   23dd4:	ldmdals	pc, {r3, r4, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   23dd8:			; <UNDEFINED> instruction: 0xf8d8b120
   23ddc:	stmdblt	fp, {r5, r6, ip, sp}
   23de0:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
   23de4:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   23de8:			; <UNDEFINED> instruction: 0xf0412b00
   23dec:			; <UNDEFINED> instruction: 0xf8d88127
   23df0:	biclt	r3, r3, #132	; 0x84
   23df4:			; <UNDEFINED> instruction: 0x3052f89a
   23df8:			; <UNDEFINED> instruction: 0xf8dab923
   23dfc:	blcs	2ff54 <ftello64@plt+0x2c3d8>
   23e00:	orrshi	pc, r5, r1
   23e04:			; <UNDEFINED> instruction: 0xf7df2001
   23e08:	strmi	lr, [r4], -sl, lsr #23
   23e0c:			; <UNDEFINED> instruction: 0x0052f89a
   23e10:			; <UNDEFINED> instruction: 0xf8c8f7e7
   23e14:	ldrsbcs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   23e18:	strmi	r2, [r5], -fp, lsl #2
   23e1c:			; <UNDEFINED> instruction: 0xf7f5a828
   23e20:			; <UNDEFINED> instruction: 0xf8dafcb9
   23e24:			; <UNDEFINED> instruction: 0x46032058
   23e28:			; <UNDEFINED> instruction: 0xf0012a00
   23e2c:			; <UNDEFINED> instruction: 0xf8df8219
   23e30:	ldrbtmi	r2, [sl], #-2436	; 0xfffff67c
   23e34:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23e38:	andls	r4, r0, #32, 12	; 0x2000000
   23e3c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   23e40:	stcl	7, cr15, [r0, #892]!	; 0x37c
   23e44:	ldrsbcc	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   23e48:	andcs	fp, r1, r3, lsr r1
   23e4c:	bl	fe1e1dd0 <ftello64@plt+0xfe1de254>
   23e50:	ldrsbne	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   23e54:	blx	65fe9a <ftello64@plt+0x65c31e>
   23e58:			; <UNDEFINED> instruction: 0xf7df2001
   23e5c:	strmi	lr, [r1], -r0, lsl #23
   23e60:			; <UNDEFINED> instruction: 0xf7df200a
   23e64:	blge	79e994 <ftello64@plt+0x79ae18>
   23e68:	strls	r2, [fp, -r0, lsl #12]
   23e6c:	bcc	45f694 <ftello64@plt+0x45bb18>
   23e70:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23e74:	ldrbtmi	r9, [fp], #-1565	; 0xfffff9e3
   23e78:			; <UNDEFINED> instruction: 0xf8df930d
   23e7c:	ldrbtmi	r3, [fp], #-2372	; 0xfffff6bc
   23e80:			; <UNDEFINED> instruction: 0xf8df930e
   23e84:	ldrbtmi	r3, [fp], #-2368	; 0xfffff6c0
   23e88:			; <UNDEFINED> instruction: 0xf8df930f
   23e8c:	ldrbtmi	r3, [fp], #-2364	; 0xfffff6c4
   23e90:	mrc	3, 0, r9, cr8, cr0, {0}
   23e94:	andcs	r1, r0, #16, 20	; 0x10000
   23e98:			; <UNDEFINED> instruction: 0xf7eb4648
   23e9c:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   23ea0:	strbthi	pc, [r8], #-0	; <UNPREDICTABLE>
   23ea4:	stmdavs	fp, {r0, r6, fp, sp, lr}
   23ea8:			; <UNDEFINED> instruction: 0xf0002b0d
   23eac:	blcs	3c4d88 <ftello64@plt+0x3c120c>
   23eb0:	ldrhi	pc, [r0], r0
   23eb4:	movweq	pc, #8611	; 0x21a3	; <UNPREDICTABLE>
   23eb8:	ldrdcs	pc, [ip], r8
   23ebc:			; <UNDEFINED> instruction: 0xf383fab3
   23ec0:	bcs	26434 <ftello64@plt+0x228b8>
   23ec4:	movwcs	fp, #3848	; 0xf08
   23ec8:	rscle	r2, r2, r0, lsl #22
   23ecc:	mvnle	r2, r0, lsl #28
   23ed0:	stmdavs	ip, {r0, r1, r3, r8, r9, fp, ip, pc}^
   23ed4:	strtvs	lr, [r0], -sp, asr #19
   23ed8:	tstls	r9, #1769472	; 0x1b0000
   23edc:			; <UNDEFINED> instruction: 0xf0412b00
   23ee0:			; <UNDEFINED> instruction: 0x23208155
   23ee4:	stclvc	3, cr9, [r3, #-48]!	; 0xffffffd0
   23ee8:	rscseq	pc, r7, #3
   23eec:	svclt	0x00182b30
   23ef0:			; <UNDEFINED> instruction: 0xf0412a20
   23ef4:	blge	8c45e0 <ftello64@plt+0x8c0a64>
   23ef8:	stmdbge	r0!, {r0, r5, r9, fp, sp, pc}
   23efc:			; <UNDEFINED> instruction: 0xf7e04620
   23f00:			; <UNDEFINED> instruction: 0xf8dff92b
   23f04:	ldrbtmi	r5, [sp], #-2248	; 0xfffff738
   23f08:			; <UNDEFINED> instruction: 0xf7df2001
   23f0c:	strmi	lr, [r1], -r8, lsr #22
   23f10:			; <UNDEFINED> instruction: 0xf7df4628
   23f14:	andcs	lr, r1, lr, ror #24
   23f18:	bl	861e9c <ftello64@plt+0x85e320>
   23f1c:	cdpvc	13, 2, cr7, cr5, cr3, {3}
   23f20:	tsteq	r1, r3, lsr #3	; <UNPREDICTABLE>
   23f24:	stmdavc	r1!, {r1, r8, fp, sp}
   23f28:			; <UNDEFINED> instruction: 0x3320bf94
   23f2c:			; <UNDEFINED> instruction: 0xf0112320
   23f30:	svclt	0x00140f10
   23f34:	strbcs	r2, [ip, -r0, lsr #14]
   23f38:	svceq	0x0020f011
   23f3c:	svclt	0x00149711
   23f40:	ldrbcs	r2, [r2, -r0, lsr #14]
   23f44:	svceq	0x0040f011
   23f48:	svclt	0x00149712
   23f4c:			; <UNDEFINED> instruction: 0x27202750
   23f50:	svceq	0x0080f011
   23f54:	svclt	0x00149713
   23f58:			; <UNDEFINED> instruction: 0x2120214e
   23f5c:			; <UNDEFINED> instruction: 0x46029114
   23f60:			; <UNDEFINED> instruction: 0xf0107860
   23f64:	svclt	0x00140f02
   23f68:			; <UNDEFINED> instruction: 0x21202158
   23f6c:	svclt	0x00842d09
   23f70:	andsls	r2, r8, r4, asr r0
   23f74:	stccs	8, cr13, [r0, #-20]	; 0xffffffec
   23f78:	andhi	pc, sp, #1
   23f7c:	eorseq	pc, r0, r5, lsl #2
   23f80:	stcne	0, cr9, [r5, #-96]!	; 0xffffffa0
   23f84:	tstcc	r6, sp, asr #19
   23f88:			; <UNDEFINED> instruction: 0x46289215
   23f8c:	blx	fe4e1f68 <ftello64@plt+0xfe4de3ec>
   23f90:	strtmi	r4, [r0], -r4, lsl #13
   23f94:			; <UNDEFINED> instruction: 0xf7f54667
   23f98:	strls	pc, [r6, -r9, asr #24]
   23f9c:	bls	58bbf4 <ftello64@plt+0x588078>
   23fa0:	smladls	r3, r7, r9, r9
   23fa4:	blls	5cbbf8 <ftello64@plt+0x5c807c>
   23fa8:	strls	r9, [r2, -r4, lsl #2]
   23fac:	stmdbls	sp, {r1, r4, r8, r9, sl, fp, ip, pc}
   23fb0:	svcls	0x00119701
   23fb4:	andls	r9, r7, r0, lsl #14
   23fb8:	bls	635800 <ftello64@plt+0x631c84>
   23fbc:	bls	3487d8 <ftello64@plt+0x344c5c>
   23fc0:	stc	7, cr15, [r0, #-892]!	; 0xfffffc84
   23fc4:	ldrdcc	pc, [ip, #-136]!	; 0xffffff78
   23fc8:			; <UNDEFINED> instruction: 0xf1010598
   23fcc:	mulcs	r1, sp, r1
   23fd0:	b	ff161f54 <ftello64@plt+0xff15e3d8>
   23fd4:			; <UNDEFINED> instruction: 0xf7df990e
   23fd8:	blls	35f438 <ftello64@plt+0x35b8bc>
   23fdc:			; <UNDEFINED> instruction: 0xf0012b25
   23fe0:			; <UNDEFINED> instruction: 0xf8d8824a
   23fe4:	blcs	3071c <ftello64@plt+0x2cba0>
   23fe8:	bichi	pc, r3, r1
   23fec:			; <UNDEFINED> instruction: 0xf7df2001
   23ff0:			; <UNDEFINED> instruction: 0x4601eab6
   23ff4:			; <UNDEFINED> instruction: 0xf7df200a
   23ff8:	stmdavc	r3!, {r9, fp, sp, lr, pc}
   23ffc:	strle	r0, [r4, #-1625]	; 0xfffff9a7
   24000:	ldrdcs	pc, [ip, #-136]!	; 0xffffff78
   24004:			; <UNDEFINED> instruction: 0xf1010792
   24008:	ldreq	r8, [sp], -pc, asr #4
   2400c:	msrhi	SPSR_x, r1, lsl #2
   24010:	ldrbeq	r7, [r8, r3, ror #16]
   24014:			; <UNDEFINED> instruction: 0xf8d8d504
   24018:	ldrbeq	r3, [r9], ip, ror #2
   2401c:	subhi	pc, ip, #1073741824	; 0x40000000
   24020:			; <UNDEFINED> instruction: 0xb1b89820
   24024:			; <UNDEFINED> instruction: 0xf7df2001
   24028:			; <UNDEFINED> instruction: 0xf8dfea9a
   2402c:	andcs	r1, r5, #164, 14	; 0x2900000
   24030:			; <UNDEFINED> instruction: 0x46044479
   24034:			; <UNDEFINED> instruction: 0xf7df2000
   24038:			; <UNDEFINED> instruction: 0xf8dfe8fe
   2403c:	blls	829ea4 <ftello64@plt+0x826328>
   24040:			; <UNDEFINED> instruction: 0x46024479
   24044:			; <UNDEFINED> instruction: 0xf7df4620
   24048:	stcls	12, cr14, [r1, #-888]!	; 0xfffffc88
   2404c:			; <UNDEFINED> instruction: 0xf0412d00
   24050:	stmdals	r0!, {r1, r2, r5, r7, r8, pc}
   24054:	stmia	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24058:			; <UNDEFINED> instruction: 0xf7df9821
   2405c:	ldr	lr, [r8, -r8, asr #17]
   24060:	strbmi	r2, [r8], -r6, lsl #2
   24064:	stmib	sp, {r8, r9, sp}^
   24068:			; <UNDEFINED> instruction: 0xf7eb331c
   2406c:	stmdacs	r0, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   24070:	sbcshi	pc, r7, r1
   24074:	bls	27e188 <ftello64@plt+0x27a60c>
   24078:			; <UNDEFINED> instruction: 0xf8d8990b
   2407c:			; <UNDEFINED> instruction: 0xf8d84074
   24080:	movwmi	r0, #41060	; 0xa064
   24084:	ldrdge	pc, [r4], -r3
   24088:	andls	r4, ip, #4, 6	; 0x10000000
   2408c:	svclt	0x00084314
   24090:	andsle	r9, r0, sl, lsl #8
   24094:			; <UNDEFINED> instruction: 0x4650a91c
   24098:	mcr2	7, 4, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
   2409c:			; <UNDEFINED> instruction: 0xf0402800
   240a0:	blls	744b64 <ftello64@plt+0x740fe8>
   240a4:	blcs	48cd4 <ftello64@plt+0x45158>
   240a8:	adcshi	pc, r2, #0
   240ac:			; <UNDEFINED> instruction: 0x9c0c9b0c
   240b0:			; <UNDEFINED> instruction: 0xf0402b00
   240b4:	stmdbge	r4!, {r0, r1, r3, r4, r7, r9, pc}
   240b8:			; <UNDEFINED> instruction: 0xf7f54650
   240bc:			; <UNDEFINED> instruction: 0xf89afa87
   240c0:			; <UNDEFINED> instruction: 0x061d303c
   240c4:	rsbshi	pc, fp, #0, 2
   240c8:	ldrdvs	pc, [ip, #136]	; 0x88
   240cc:	movwcs	r2, #1897	; 0x769
   240d0:	tstls	r5, #1476395008	; 0x58000000
   240d4:			; <UNDEFINED> instruction: 0xf0402e00
   240d8:			; <UNDEFINED> instruction: 0xf8d8868a
   240dc:	stmdblt	fp!, {r3, r4, r5, r6, r7, r8, ip, sp}
   240e0:			; <UNDEFINED> instruction: 0x46514632
   240e4:			; <UNDEFINED> instruction: 0xf7df4658
   240e8:	strmi	pc, [r6], -r7, lsr #31
   240ec:			; <UNDEFINED> instruction: 0xf7f54650
   240f0:	blls	2a2e24 <ftello64@plt+0x29f2a8>
   240f4:	blcs	35910 <ftello64@plt+0x31d94>
   240f8:	ldrbthi	pc, [r4], -r0, asr #32	; <UNPREDICTABLE>
   240fc:			; <UNDEFINED> instruction: 0x36d8f8df
   24100:	andcs	r4, r1, fp, ror r4
   24104:			; <UNDEFINED> instruction: 0xf7df930d
   24108:	blls	39e9b8 <ftello64@plt+0x39ae3c>
   2410c:	ldrmi	r4, [r8], -r1, lsl #12
   24110:	bl	1be2094 <ftello64@plt+0x1bde518>
   24114:	andcs	fp, r1, r7, lsr r1
   24118:	b	86209c <ftello64@plt+0x85e520>
   2411c:	ldrtmi	r4, [r8], -r1, lsl #12
   24120:	stmdb	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24124:			; <UNDEFINED> instruction: 0xf7df2001
   24128:			; <UNDEFINED> instruction: 0xf89aea1a
   2412c:	stmdbls	r5!, {r0, r1, r2, r3, r4, ip, sp}
   24130:	blls	948d78 <ftello64@plt+0x9451fc>
   24134:	movwls	r9, #53519	; 0xd10f
   24138:	ldrbmi	r4, [r0], -r7, lsl #12
   2413c:	stc2	7, cr15, [r6], #-980	; 0xfffffc2c
   24140:			; <UNDEFINED> instruction: 0xf8da4602
   24144:	andls	r0, lr, #4
   24148:	stc2	7, cr15, [r8], {245}	; 0xf5
   2414c:	movwls	r9, #2829	; 0xb0d
   24150:	movwls	r9, #11022	; 0x2b0e
   24154:	movwne	lr, #63965	; 0xf9dd
   24158:			; <UNDEFINED> instruction: 0xf8df9101
   2415c:	ldrbtmi	r1, [r9], #-1664	; 0xfffff980
   24160:	ldrtmi	r4, [r8], -r2, lsl #12
   24164:	strtmi	r9, [sl], -r3, lsl #4
   24168:	mcrr	7, 13, pc, ip, cr15	; <UNPREDICTABLE>
   2416c:	andcs	fp, r1, r6, lsr r1
   24170:	ldmib	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24174:	ldrtmi	r4, [r0], -r1, lsl #12
   24178:	ldmdb	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2417c:			; <UNDEFINED> instruction: 0xf7df2001
   24180:	strmi	lr, [r1], -lr, ror #19
   24184:			; <UNDEFINED> instruction: 0xf7df203a
   24188:	andcs	lr, r1, r8, lsr r9
   2418c:	stmib	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24190:	eorscs	r4, sl, r1, lsl #12
   24194:	ldmdb	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24198:			; <UNDEFINED> instruction: 0xf7df2001
   2419c:	strmi	lr, [r1], -r0, ror #19
   241a0:			; <UNDEFINED> instruction: 0xf7df203a
   241a4:	strbmi	lr, [fp], -sl, lsr #18
   241a8:	eorseq	pc, ip, #-2147483646	; 0x80000002
   241ac:	mlane	r0, sl, r8, pc	; <UNPREDICTABLE>
   241b0:			; <UNDEFINED> instruction: 0xf7fe4658
   241b4:	andcs	pc, r1, r1, lsr fp	; <UNPREDICTABLE>
   241b8:	ldmib	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   241bc:	eorscs	r4, sl, r1, lsl #12
   241c0:	ldmdb	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   241c4:			; <UNDEFINED> instruction: 0xf7df2001
   241c8:	strmi	lr, [r1], -sl, asr #19
   241cc:			; <UNDEFINED> instruction: 0xf7df203a
   241d0:	blls	35e628 <ftello64@plt+0x35aaac>
   241d4:	stfcsd	f3, [r0], {107}	; 0x6b
   241d8:	ldrbhi	pc, [r0, r0, asr #32]!	; <UNPREDICTABLE>
   241dc:	stccs	12, cr9, [r0], {29}
   241e0:	ldrbhi	pc, [r5, r0]!	; <UNPREDICTABLE>
   241e4:			; <UNDEFINED> instruction: 0xf7df2001
   241e8:			; <UNDEFINED> instruction: 0x4601e9ba
   241ec:			; <UNDEFINED> instruction: 0xf7df4620
   241f0:	andcs	lr, r1, r0, lsl #22
   241f4:	ldmib	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   241f8:	eorscs	r4, sl, r1, lsl #12
   241fc:	ldm	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24200:			; <UNDEFINED> instruction: 0xf7df2001
   24204:	strmi	lr, [r1], -ip, lsr #19
   24208:			; <UNDEFINED> instruction: 0xf7df203a
   2420c:			; <UNDEFINED> instruction: 0xf89ae8f6
   24210:			; <UNDEFINED> instruction: 0xf1a2201f
   24214:	bcs	5a4e64 <ftello64@plt+0x5a12e8>
   24218:	blcs	93e80 <ftello64@plt+0x90304>
   2421c:	movwcs	fp, #3977	; 0xf89
   24220:	cdp	3, 0, cr2, cr9, cr1, {0}
   24224:	movwls	r3, #55824	; 0xda10
   24228:			; <UNDEFINED> instruction: 0xf8dad816
   2422c:			; <UNDEFINED> instruction: 0xf0130068
   24230:	tstcs	r0, r3, asr sl	; <UNPREDICTABLE>
   24234:	andls	r4, sp, r4, lsl #12
   24238:	blx	186028e <ftello64@plt+0x185c712>
   2423c:	blcs	35a50 <ftello64@plt+0x31ed4>
   24240:	strtmi	fp, [r3], -r8, lsl #30
   24244:	ldrmi	r2, [ip], -r1
   24248:	bcc	45fa74 <ftello64@plt+0x45bef8>
   2424c:	stmib	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24250:	strtmi	r4, [r0], -r1, lsl #12
   24254:	b	ff3621d8 <ftello64@plt+0xff35e65c>
   24258:			; <UNDEFINED> instruction: 0xf7df2001
   2425c:	strmi	lr, [r1], -r0, lsl #19
   24260:			; <UNDEFINED> instruction: 0xf7df203a
   24264:	cdp	8, 1, cr14, cr9, cr10, {6}
   24268:			; <UNDEFINED> instruction: 0x46292a10
   2426c:			; <UNDEFINED> instruction: 0xf7fe4650
   24270:	ldrdcs	pc, [r1], -r3
   24274:	ldmdb	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24278:	eorscs	r4, sl, r1, lsl #12
   2427c:	ldm	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24280:	ldrsbeq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   24284:			; <UNDEFINED> instruction: 0xf0402800
   24288:	andcs	r8, r1, ip, lsr r6
   2428c:	stmdb	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24290:	eorscs	r4, sl, r1, lsl #12
   24294:	ldm	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24298:			; <UNDEFINED> instruction: 0xf7df2001
   2429c:			; <UNDEFINED> instruction: 0xf8dae960
   242a0:			; <UNDEFINED> instruction: 0xf89a3058
   242a4:	blcs	2c3f4 <ftello64@plt+0x28878>
   242a8:	ldrbhi	pc, [r3], -r0	; <UNPREDICTABLE>
   242ac:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
   242b0:			; <UNDEFINED> instruction: 0xf8df447b
   242b4:	ldrbtmi	r1, [r9], #-1328	; 0xfffffad0
   242b8:	bl	fe96223c <ftello64@plt+0xfe95e6c0>
   242bc:	ldrsbcc	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   242c0:	mulcs	r1, fp, r1
   242c4:	stmdb	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   242c8:	ldrsbne	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   242cc:	strmi	r9, [r4], -lr, lsl #2
   242d0:			; <UNDEFINED> instruction: 0xf7df4608
   242d4:	movwcs	lr, #2438	; 0x986
   242d8:			; <UNDEFINED> instruction: 0xf8df9300
   242dc:	stmdbls	lr, {r2, r3, r8, sl, ip, sp}
   242e0:			; <UNDEFINED> instruction: 0x4602447b
   242e4:			; <UNDEFINED> instruction: 0xf7df4620
   242e8:	andcs	lr, r1, r6, lsr #20
   242ec:	ldmdb	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   242f0:	eorscs	r4, sl, r1, lsl #12
   242f4:	stm	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   242f8:			; <UNDEFINED> instruction: 0xf7df2001
   242fc:			; <UNDEFINED> instruction: 0x4601e930
   24300:			; <UNDEFINED> instruction: 0xf7df200a
   24304:	andcs	lr, r1, sl, ror r8
   24308:	stmdb	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2430c:			; <UNDEFINED> instruction: 0xf7ff4651
   24310:	movwcs	pc, #2367	; 0x93f	; <UNPREDICTABLE>
   24314:			; <UNDEFINED> instruction: 0x46524619
   24318:			; <UNDEFINED> instruction: 0xf7ff4658
   2431c:			; <UNDEFINED> instruction: 0x9c0af9a3
   24320:	andcs	fp, r1, r4, asr #2
   24324:	ldmdb	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24328:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2432c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   24330:	bl	1a622b4 <ftello64@plt+0x1a5e738>
   24334:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24338:			; <UNDEFINED> instruction: 0xf0402b00
   2433c:	movwcs	r8, #1518	; 0x5ee
   24340:			; <UNDEFINED> instruction: 0xf8df931b
   24344:	bge	6f15fc <ftello64@plt+0x6eda80>
   24348:	subsge	pc, r0, sp, asr #17
   2434c:	tstls	r1, #2063597568	; 0x7b000000
   24350:	strtcc	pc, [r0], #2271	; 0x8df
   24354:	bcs	fe45fb7c <ftello64@plt+0xfe45c000>
   24358:	mcr	4, 0, r4, cr8, cr11, {3}
   2435c:			; <UNDEFINED> instruction: 0xf8df3a10
   24360:	ldrbtmi	r3, [fp], #-1176	; 0xfffffb68
   24364:	bcc	fe45fb90 <ftello64@plt+0xfe45c014>
   24368:	bne	fe45fbd0 <ftello64@plt+0xfe45c054>
   2436c:	strbmi	r2, [r8], -r0, lsl #4
   24370:	stc2	7, cr15, [ip], #-940	; 0xfffffc54
   24374:	stmdacs	r0, {r1, r2, r9, sl, lr}
   24378:	ldrthi	pc, [r0], #0	; <UNPREDICTABLE>
   2437c:	ldmdavs	ip, {r0, r1, r4, r5, r6, fp, sp, lr}
   24380:			; <UNDEFINED> instruction: 0xf0002c0d
   24384:	stccs	3, cr8, [lr], {79}	; 0x4f
   24388:	subshi	pc, r6, #0
   2438c:	streq	pc, [r2], #-420	; 0xfffffe5c
   24390:	ldrdcs	pc, [ip], r8
   24394:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   24398:	bcs	26930 <ftello64@plt+0x22db4>
   2439c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   243a0:	rscle	r2, r1, r0, lsl #24
   243a4:	movwcs	r6, #2141	; 0x85d
   243a8:			; <UNDEFINED> instruction: 0x3320e9cd
   243ac:			; <UNDEFINED> instruction: 0xf0037d6b
   243b0:	blcs	c24f94 <ftello64@plt+0xc21418>
   243b4:	bcs	85401c <ftello64@plt+0x8504a0>
   243b8:	ldrbhi	pc, [ip, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   243bc:	bge	88f04c <ftello64@plt+0x88b4d0>
   243c0:	strtmi	sl, [r8], -r0, lsr #18
   243c4:	mcr2	7, 6, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   243c8:	ldrtge	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   243cc:			; <UNDEFINED> instruction: 0x901744fa
   243d0:	ldrsbvc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   243d4:			; <UNDEFINED> instruction: 0xf0402f00
   243d8:	strtcs	r8, [r0], -sp, asr #11
   243dc:			; <UNDEFINED> instruction: 0xf8d89713
   243e0:	blcs	30b18 <ftello64@plt+0x2cf9c>
   243e4:	strhi	pc, [fp, -r0]
   243e8:	ldrls	r2, [pc], #-1024	; 243f0 <ftello64@plt+0x20874>
   243ec:			; <UNDEFINED> instruction: 0xf7df2001
   243f0:			; <UNDEFINED> instruction: 0x4601e8b6
   243f4:			; <UNDEFINED> instruction: 0xf7df4650
   243f8:	strdcs	lr, [r1], -ip
   243fc:	stmia	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24400:	eorscs	r4, sl, r1, lsl #12
   24404:	svc	0x00f8f7de
   24408:	andle	r2, r6, r0, lsr #28
   2440c:			; <UNDEFINED> instruction: 0xf7df2001
   24410:	strmi	lr, [r1], -r6, lsr #17
   24414:			; <UNDEFINED> instruction: 0xf7de4630
   24418:	strdcs	lr, [r1], -r0
   2441c:	ldm	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24420:	stcvc	8, cr6, [sl, #428]!	; 0x1ac
   24424:	stmiavs	fp!, {r4, r8, r9, ip, pc}
   24428:	movwls	r9, #57874	; 0xe212
   2442c:	strtmi	r4, [r8], -r2, lsl #13
   24430:	blx	fefe240c <ftello64@plt+0xfefde890>
   24434:	strtmi	r4, [r8], -r1, lsl #12
   24438:			; <UNDEFINED> instruction: 0xf7f5910f
   2443c:	blls	3e2f70 <ftello64@plt+0x3df3f4>
   24440:	movwls	r9, #2578	; 0xa12
   24444:	movwls	r9, #6927	; 0x1b0f
   24448:			; <UNDEFINED> instruction: 0x46019b10
   2444c:	tstls	r2, r0, asr r6
   24450:			; <UNDEFINED> instruction: 0xf7df9911
   24454:	blhi	b1efbc <ftello64@plt+0xb1b440>
   24458:			; <UNDEFINED> instruction: 0xf0402b00
   2445c:	andcs	r8, r1, pc, ror r5
   24460:	ldmda	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24464:	bne	45fccc <ftello64@plt+0x45c150>
   24468:	b	ff3623ec <ftello64@plt+0xff35e870>
   2446c:	orrlt	r6, fp, fp, ror #19
   24470:			; <UNDEFINED> instruction: 0xf7df2001
   24474:	stmibvs	r9!, {r2, r4, r5, r6, fp, sp, lr, pc}^
   24478:	strmi	r9, [r2], lr, lsl #2
   2447c:			; <UNDEFINED> instruction: 0xf7df4608
   24480:	movwcs	lr, #2224	; 0x8b0
   24484:	movwls	r9, #2318	; 0x90e
   24488:	bcc	45fcf0 <ftello64@plt+0x45c174>
   2448c:	ldrbmi	r4, [r0], -r2, lsl #12
   24490:	ldmdb	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24494:			; <UNDEFINED> instruction: 0xf7df2001
   24498:	cdp	8, 1, cr14, cr9, cr2, {3}
   2449c:			; <UNDEFINED> instruction: 0xf7df1a90
   244a0:			; <UNDEFINED> instruction: 0x2e25eab2
   244a4:	ldrhi	pc, [r3], -r0
   244a8:	andcs	fp, r1, r4, asr r1
   244ac:	ldmda	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   244b0:	cdp	2, 1, cr2, cr9, cr0, {0}
   244b4:			; <UNDEFINED> instruction: 0x46213a90
   244b8:	bls	808cc0 <ftello64@plt+0x805144>
   244bc:	ldmdb	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   244c0:			; <UNDEFINED> instruction: 0xf7df2001
   244c4:	stmdavc	fp!, {r2, r3, r6, fp, sp, lr, pc}
   244c8:			; <UNDEFINED> instruction: 0xf01349cd
   244cc:	stclvc	15, cr0, [sl, #-64]!	; 0xffffffc0
   244d0:	svclt	0x00144479
   244d4:	cmncs	ip, #120, 6	; 0xe0000001
   244d8:	b	fe56245c <ftello64@plt+0xfe55e8e0>
   244dc:	teqlt	fp, r0, lsr #22
   244e0:			; <UNDEFINED> instruction: 0xf7df2001
   244e4:	stmibmi	r7, {r2, r3, r4, r5, fp, sp, lr, pc}^
   244e8:	ldrbtmi	r9, [r9], #-2583	; 0xfffff5e9
   244ec:	b	fe2e2470 <ftello64@plt+0xfe2de8f4>
   244f0:			; <UNDEFINED> instruction: 0xf7df2001
   244f4:			; <UNDEFINED> instruction: 0x4601e834
   244f8:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
   244fc:	ldmdb	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24500:	ldrsbcc	pc, [ip, #136]!	; 0x88	; <UNPREDICTABLE>
   24504:	blls	510a58 <ftello64@plt+0x50cedc>
   24508:	ldrsbcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2450c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   24510:	svclt	0x00082a00
   24514:	blcs	2d11c <ftello64@plt+0x295a0>
   24518:	ldrthi	pc, [sl], r0, asr #32	; <UNPREDICTABLE>
   2451c:			; <UNDEFINED> instruction: 0xf7ed4628
   24520:			; <UNDEFINED> instruction: 0x4606fa7b
   24524:	andcs	fp, r1, r0, lsr r1
   24528:	ldmda	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2452c:	ldrtmi	r4, [r0], -r1, lsl #12
   24530:	ldmdb	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24534:			; <UNDEFINED> instruction: 0xf7df2001
   24538:	ldmibmi	r4!, {r1, r4, fp, sp, lr, pc}
   2453c:	ldrbtmi	r7, [r9], #-3562	; 0xfffff216
   24540:	b	18624c4 <ftello64@plt+0x185e948>
   24544:	biclt	r9, fp, r1, lsr #22
   24548:			; <UNDEFINED> instruction: 0xf7df2001
   2454c:	strmi	lr, [r1], -r8, lsl #16
   24550:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
   24554:	stmdb	ip, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24558:			; <UNDEFINED> instruction: 0xf7df2001
   2455c:	blmi	feb9e564 <ftello64@plt+0xfeb9a9e8>
   24560:	andls	r2, r0, #0, 4
   24564:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   24568:			; <UNDEFINED> instruction: 0xf7df1221
   2456c:	andcs	lr, r1, r4, ror #17
   24570:	svc	0x00f4f7de
   24574:	eorscs	r4, sl, r1, lsl #12
   24578:	svc	0x003ef7de
   2457c:			; <UNDEFINED> instruction: 0xf7de2001
   24580:	strmi	lr, [r1], -lr, ror #31
   24584:			; <UNDEFINED> instruction: 0xf7de200a
   24588:			; <UNDEFINED> instruction: 0xf8d8ef38
   2458c:	tstlt	r3, r0, lsr #4
   24590:			; <UNDEFINED> instruction: 0xf7fe4628
   24594:	stmdals	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   24598:	mcr	7, 1, pc, cr8, cr14, {6}	; <UNPREDICTABLE>
   2459c:			; <UNDEFINED> instruction: 0xf7de9821
   245a0:	strtmi	lr, [r0], -r6, lsr #28
   245a4:	mcr	7, 1, pc, cr2, cr14, {6}	; <UNPREDICTABLE>
   245a8:			; <UNDEFINED> instruction: 0xf7de4630
   245ac:	ldrb	lr, [fp], r0, lsr #28
   245b0:			; <UNDEFINED> instruction: 0xf7de2001
   245b4:			; <UNDEFINED> instruction: 0xf7deefd4
   245b8:			; <UNDEFINED> instruction: 0xf7ffee76
   245bc:			; <UNDEFINED> instruction: 0xf013bbc1
   245c0:			; <UNDEFINED> instruction: 0xf8d80330
   245c4:			; <UNDEFINED> instruction: 0xf04061cc
   245c8:			; <UNDEFINED> instruction: 0xf8da8573
   245cc:	svccs	0x00007024
   245d0:	ldrhi	pc, [r8, #64]!	; 0x40
   245d4:			; <UNDEFINED> instruction: 0xf0402e00
   245d8:			; <UNDEFINED> instruction: 0xf8d886b7
   245dc:	blcs	30dc4 <ftello64@plt+0x2d248>
   245e0:	ldrhi	pc, [pc, r0]
   245e4:	stmib	sp, {r0, r1, r2, r4, r5, r9, sl, lr}^
   245e8:	ldrb	r6, [pc, #-1557]!	; 23fdb <ftello64@plt+0x2045f>
   245ec:	stmdbls	sl, {r8, r9, sp}
   245f0:			; <UNDEFINED> instruction: 0x4618aa1d
   245f4:	ldc2l	7, cr15, [sl, #-892]!	; 0xfffffc84
   245f8:	svclt	0x00181e04
   245fc:	ldrb	r2, [sl, #-1025]	; 0xfffffbff
   24600:	stmib	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24604:	stmmi	r4, {r0, r9, sl, lr}
   24608:			; <UNDEFINED> instruction: 0xf00b4478
   2460c:	strb	pc, [r8, #-2259]	; 0xfffff72d	; <UNPREDICTABLE>
   24610:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
   24614:	strb	r9, [r9, #-778]	; 0xfffffcf6
   24618:			; <UNDEFINED> instruction: 0x3118f8d8
   2461c:	blcs	7e754 <ftello64@plt+0x7abd8>
   24620:	strcs	fp, [sl, #-3848]	; 0xfffff0f8
   24624:			; <UNDEFINED> instruction: 0xf7f4d002
   24628:			; <UNDEFINED> instruction: 0x4605ff1f
   2462c:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
   24630:	svceq	0x0060f013
   24634:	cmphi	sp, #0	; <UNPREDICTABLE>
   24638:	ldrdcc	pc, [ip, #-136]!	; 0xffffff78
   2463c:			; <UNDEFINED> instruction: 0xf140065b
   24640:	blmi	1e05478 <ftello64@plt+0x1e018fc>
   24644:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   24648:			; <UNDEFINED> instruction: 0xf0002b00
   2464c:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r8, r9, pc}
   24650:			; <UNDEFINED> instruction: 0xf0002b00
   24654:			; <UNDEFINED> instruction: 0x4651835a
   24658:			; <UNDEFINED> instruction: 0xf7fe4620
   2465c:			; <UNDEFINED> instruction: 0xf894fa55
   24660:			; <UNDEFINED> instruction: 0xf0133044
   24664:			; <UNDEFINED> instruction: 0xf0400f60
   24668:			; <UNDEFINED> instruction: 0xf8d88350
   2466c:	ldreq	r3, [lr], ip, ror #2
   24670:	blls	319a88 <ftello64@plt+0x315f0c>
   24674:	blcs	3ebe8 <ftello64@plt+0x3b06c>
   24678:	movthi	pc, #28672	; 0x7000	; <UNPREDICTABLE>
   2467c:	ldrsbcc	pc, [r0, #136]	; 0x88	; <UNPREDICTABLE>
   24680:	blcs	2c68c <ftello64@plt+0x28b10>
   24684:	movwcs	fp, #44820	; 0xaf14
   24688:	ldrmi	r2, [sp], #-780	; 0xfffffcf4
   2468c:	svc	0x0066f7de
   24690:	stmdbmi	r5!, {r2, r5, r6, r8, r9, fp, lr}^
   24694:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
   24698:			; <UNDEFINED> instruction: 0xf7df4479
   2469c:			; <UNDEFINED> instruction: 0xf104e9b4
   246a0:	andcs	r0, r1, ip, asr #12
   246a4:	svc	0x005af7de
   246a8:	ldrtmi	r6, [r1], -r2, ror #16
   246ac:	cdp2	0, 14, cr15, cr10, cr14, {0}
   246b0:			; <UNDEFINED> instruction: 0xf7de2001
   246b4:			; <UNDEFINED> instruction: 0x4601ef54
   246b8:			; <UNDEFINED> instruction: 0xf7de200a
   246bc:			; <UNDEFINED> instruction: 0xf8d8ee9e
   246c0:	blcs	308c8 <ftello64@plt+0x2cd4c>
   246c4:	cmphi	r4, #64	; 0x40	; <UNPREDICTABLE>
   246c8:	ldrdcc	pc, [r4], r8
   246cc:	eorsle	r2, r6, r0, lsl #22
   246d0:	umaalcc	pc, r0, r4, r8	; <UNPREDICTABLE>
   246d4:	blvs	fe912b48 <ftello64@plt+0xfe90efcc>
   246d8:	blvs	ff912b0c <ftello64@plt+0xff90ef90>
   246dc:	andcs	fp, r1, fp, ror r3
   246e0:	svc	0x003cf7de
   246e4:			; <UNDEFINED> instruction: 0xf8944603
   246e8:	movwls	r0, #49216	; 0xc040
   246ec:	mrrc2	7, 14, pc, sl, cr6	; <UNPREDICTABLE>
   246f0:	smlatbcs	fp, r2, fp, r6
   246f4:	stmdage	r8!, {r1, r2, r9, sl, lr}
   246f8:			; <UNDEFINED> instruction: 0xf84cf7f5
   246fc:	blls	33f68c <ftello64@plt+0x33bb10>
   24700:			; <UNDEFINED> instruction: 0xf0002a00
   24704:	bmi	1285a4c <ftello64@plt+0x1281ed0>
   24708:	andls	r4, r1, sl, ror r4
   2470c:	stmdbmi	r8, {r3, r4, r9, sl, lr}^
   24710:	andls	r4, r2, #72, 22	; 0x12000
   24714:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   24718:	strls	r4, [r0], -sl, lsr #12
   2471c:	ldmdb	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24720:			; <UNDEFINED> instruction: 0xb12b6be3
   24724:			; <UNDEFINED> instruction: 0xf7de2001
   24728:	blvs	ff8a0398 <ftello64@plt+0xff89c81c>
   2472c:	cdp2	0, 10, cr15, cr12, cr14, {0}
   24730:			; <UNDEFINED> instruction: 0xf7de2001
   24734:			; <UNDEFINED> instruction: 0x4601ef14
   24738:			; <UNDEFINED> instruction: 0xf7de200a
   2473c:			; <UNDEFINED> instruction: 0xf8d8ee5e
   24740:			; <UNDEFINED> instruction: 0xf016616c
   24744:			; <UNDEFINED> instruction: 0xf43f0601
   24748:	stmiavs	r1!, {r2, r5, r7, r8, r9, fp, sp, pc}
   2474c:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
   24750:	blge	fe821854 <ftello64@plt+0xfe81dcd8>
   24754:	ldrbmi	r6, [r8], -r2, ror #17
   24758:	strls	r4, [r0], #-1619	; 0xfffff9ad
   2475c:	stc2	7, cr15, [sl], #892	; 0x37c
   24760:	bne	45ffc8 <ftello64@plt+0x45c44c>
   24764:	strbmi	r2, [r8], -r0, lsl #4
   24768:			; <UNDEFINED> instruction: 0xf7eb2600
   2476c:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   24770:	blge	fe661974 <ftello64@plt+0xfe65ddf8>
   24774:			; <UNDEFINED> instruction: 0xf7de2001
   24778:			; <UNDEFINED> instruction: 0x4601eef2
   2477c:			; <UNDEFINED> instruction: 0xf7de200a
   24780:	ldmdals	pc, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   24784:	ldc	7, cr15, [r2, #-888]!	; 0xfffffc88
   24788:			; <UNDEFINED> instruction: 0xf7de981e
   2478c:			; <UNDEFINED> instruction: 0xf7ffed30
   24790:	svclt	0x0000bad3
   24794:	andeq	r0, r3, r2, lsr pc
   24798:	andeq	r0, r0, r8, lsl #8
   2479c:	andeq	r0, r3, r0, lsl pc
   247a0:	andeq	r0, r0, r4, asr r4
   247a4:	ldrdeq	ip, [r1], -r4
   247a8:	andeq	ip, r1, r8, lsr #11
   247ac:	andeq	r0, r3, r8, asr lr
   247b0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   247b4:			; <UNDEFINED> instruction: 0x0001c3b6
   247b8:	andeq	ip, r1, r2, lsl #9
   247bc:	andeq	ip, r1, r6, ror #9
   247c0:	andeq	r9, r1, r6, lsr #24
   247c4:	andeq	ip, r1, r2, lsl r5
   247c8:	andeq	ip, r1, r2, lsr #10
   247cc:	andeq	r8, r1, sl, asr #9
   247d0:	andeq	ip, r1, r4, asr #6
   247d4:	andeq	ip, r1, ip, asr #6
   247d8:	strheq	ip, [r1], -r8
   247dc:	andeq	r8, r1, r6, ror #3
   247e0:	muleq	r1, r0, r8
   247e4:	andeq	fp, r1, lr, asr #30
   247e8:	andeq	ip, r1, r4, lsr #17
   247ec:	ldrdeq	fp, [r1], -lr
   247f0:	andeq	r8, r1, r8, lsl #1
   247f4:	andeq	ip, r1, ip, lsr #16
   247f8:	andeq	ip, r1, r2, lsr #16
   247fc:	andeq	r8, r1, r4
   24800:	muleq	r1, r4, sp
   24804:	andeq	fp, r1, r2, lsl #27
   24808:	andeq	fp, r1, r6, ror #22
   2480c:	andeq	fp, r1, r6, lsr sp
   24810:	strdeq	fp, [r1], -r2
   24814:	andeq	ip, r1, r0, lsr #12
   24818:	andeq	fp, r1, r0, lsr #18
   2481c:			; <UNDEFINED> instruction: 0x000185ba
   24820:	andeq	r1, r3, r4, asr #18
   24824:	andeq	r8, r1, r6, lsr r5
   24828:	ldrdeq	r7, [r1], -r4
   2482c:	andeq	fp, r1, r0, ror #21
   24830:	andeq	fp, r1, r4, ror #23
   24834:			; <UNDEFINED> instruction: 0x000184b6
   24838:	strcs	r9, [r0, #-2076]	; 0xfffff7e4
   2483c:			; <UNDEFINED> instruction: 0xf7de685c
   24840:	ldmdals	sp, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
   24844:			; <UNDEFINED> instruction: 0xf7de951c
   24848:			; <UNDEFINED> instruction: 0xf8d8ecd2
   2484c:			; <UNDEFINED> instruction: 0xf8d82064
   24850:	ldrls	r3, [sp, #-116]	; 0xffffff8c
   24854:	bls	2f54a8 <ftello64@plt+0x2f192c>
   24858:	bls	2754ac <ftello64@plt+0x271930>
   2485c:	bls	2b54b0 <ftello64@plt+0x2b1934>
   24860:	svclt	0x001842aa
   24864:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   24868:			; <UNDEFINED> instruction: 0xf0402b00
   2486c:	movwls	r8, #41484	; 0xa20c
   24870:	ldclpl	8, cr15, [r4], #892	; 0x37c
   24874:	strtmi	sl, [r0], -r6, lsr #18
   24878:			; <UNDEFINED> instruction: 0xf7f4447d
   2487c:	movwcs	pc, #3751	; 0xea7	; <UNPREDICTABLE>
   24880:	andcs	r9, r1, r0, lsl r3
   24884:	mcr	7, 3, pc, cr10, cr14, {6}	; <UNPREDICTABLE>
   24888:	strtmi	r4, [r8], -r1, lsl #12
   2488c:	svc	0x00b0f7de
   24890:	mlascc	ip, r4, r8, pc	; <UNPREDICTABLE>
   24894:			; <UNDEFINED> instruction: 0xf140061a
   24898:			; <UNDEFINED> instruction: 0xf0138263
   2489c:			; <UNDEFINED> instruction: 0xf0400f30
   248a0:	bvs	190579c <ftello64@plt+0x1901c20>
   248a4:			; <UNDEFINED> instruction: 0xf0402b00
   248a8:			; <UNDEFINED> instruction: 0xf8d88409
   248ac:			; <UNDEFINED> instruction: 0xf8d831f8
   248b0:	tstmi	r3, #204, 2	; 0x33
   248b4:	svclt	0x000c9a15
   248b8:	movwcs	r2, #769	; 0x301
   248bc:	svclt	0x00082a00
   248c0:	blcs	2d4c8 <ftello64@plt+0x2994c>
   248c4:	strbhi	pc, [r6, #64]!	; 0x40	; <UNPREDICTABLE>
   248c8:			; <UNDEFINED> instruction: 0xf7f44620
   248cc:			; <UNDEFINED> instruction: 0x4605ff5d
   248d0:			; <UNDEFINED> instruction: 0xf7de2001
   248d4:	svcvc	0x00e3ee44
   248d8:			; <UNDEFINED> instruction: 0xf8dd9926
   248dc:	movwls	sl, #61596	; 0xf09c
   248e0:	strmi	r9, [r6], -lr, lsl #2
   248e4:			; <UNDEFINED> instruction: 0xf7f54620
   248e8:			; <UNDEFINED> instruction: 0x4607f851
   248ec:			; <UNDEFINED> instruction: 0xf7f56860
   248f0:	stmdbls	lr, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
   248f4:	strls	r9, [r2, -pc, lsl #22]
   248f8:			; <UNDEFINED> instruction: 0xf8df9100
   248fc:			; <UNDEFINED> instruction: 0xf8cd1c70
   24900:	ldrbtmi	sl, [r9], #-4
   24904:	ldrtmi	r4, [r0], -r2, lsl #12
   24908:	strtmi	r9, [sl], -r3, lsl #4
   2490c:	ldmda	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24910:			; <UNDEFINED> instruction: 0xf1042300
   24914:			; <UNDEFINED> instruction: 0xf894023c
   24918:	ldrbmi	r1, [r8], -r0, lsr #32
   2491c:			; <UNDEFINED> instruction: 0xff7cf7fd
   24920:			; <UNDEFINED> instruction: 0xf7de2001
   24924:			; <UNDEFINED> instruction: 0x4601ee1c
   24928:			; <UNDEFINED> instruction: 0xf7de203a
   2492c:	andcs	lr, r1, r6, ror #26
   24930:	mrc	7, 0, APSR_nzcv, cr4, cr14, {6}
   24934:	eorscs	r4, sl, r1, lsl #12
   24938:	ldcl	7, cr15, [lr, #-888]	; 0xfffffc88
   2493c:	cmnlt	r3, ip, lsl #22
   24940:	blcs	4b588 <ftello64@plt+0x47a0c>
   24944:	cmnhi	r2, #64	; 0x40	; <UNPREDICTABLE>
   24948:	mcrcs	14, 0, r9, cr0, cr13, {0}
   2494c:	orrshi	pc, pc, #0
   24950:			; <UNDEFINED> instruction: 0xf7de2001
   24954:	strmi	lr, [r1], -r4, lsl #28
   24958:			; <UNDEFINED> instruction: 0xf7de4630
   2495c:	andcs	lr, r1, sl, asr #30
   24960:	ldcl	7, cr15, [ip, #888]!	; 0x378
   24964:	eorscs	r4, sl, r1, lsl #12
   24968:	stcl	7, cr15, [r6, #-888]	; 0xfffffc88
   2496c:			; <UNDEFINED> instruction: 0xf7de2001
   24970:			; <UNDEFINED> instruction: 0x4601edf6
   24974:			; <UNDEFINED> instruction: 0xf7de203a
   24978:	svcvc	0x00e3ed40
   2497c:	andseq	pc, r2, #-1073741784	; 0xc0000028
   24980:	svclt	0x00182b16
   24984:	ldmdale	r8, {r0, r9, fp, sp}
   24988:			; <UNDEFINED> instruction: 0xf7de980d
   2498c:	mcrvs	12, 5, lr, cr0, cr0, {1}
   24990:	mcr2	0, 5, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
   24994:	strmi	r2, [r6], -r0, lsl #2
   24998:			; <UNDEFINED> instruction: 0xf012900d
   2499c:	strmi	pc, [r3], -pc, lsr #31
   249a0:	svclt	0x00082b00
   249a4:	andcs	r4, r1, r3, lsr r6
   249a8:	mcr	6, 0, r4, cr9, cr14, {0}
   249ac:			; <UNDEFINED> instruction: 0xf7de3a10
   249b0:			; <UNDEFINED> instruction: 0x4601edd6
   249b4:			; <UNDEFINED> instruction: 0xf7de4630
   249b8:	andcs	lr, r1, ip, lsl pc
   249bc:	stcl	7, cr15, [lr, #888]	; 0x378
   249c0:	eorscs	r4, sl, r1, lsl #12
   249c4:	ldc	7, cr15, [r8, #-888]	; 0xfffffc88
   249c8:	bcs	460234 <ftello64@plt+0x45c6b8>
   249cc:	strtmi	r4, [r0], -r9, lsr #12
   249d0:	mcr2	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   249d4:			; <UNDEFINED> instruction: 0xf7de2001
   249d8:	strmi	lr, [r1], -r2, asr #27
   249dc:			; <UNDEFINED> instruction: 0xf7de203a
   249e0:	andcs	lr, r1, ip, lsl #26
   249e4:	ldc	7, cr15, [sl, #888]!	; 0x378
   249e8:	andcs	r4, sl, r1, lsl #12
   249ec:	stc	7, cr15, [r4, #-888]	; 0xfffffc88
   249f0:	ldrmi	r2, [r9], -r0, lsl #6
   249f4:	ldrbmi	r4, [r8], -r2, lsr #12
   249f8:	mrc2	7, 1, pc, cr4, cr14, {7}
   249fc:	cmplt	r5, sl, lsl #26
   24a00:			; <UNDEFINED> instruction: 0xf7de2001
   24a04:			; <UNDEFINED> instruction: 0xf8dfedac
   24a08:	strtmi	r1, [sl], -r8, ror #22
   24a0c:			; <UNDEFINED> instruction: 0xf7de4479
   24a10:			; <UNDEFINED> instruction: 0xf8d8effa
   24a14:	blcs	30bac <ftello64@plt+0x2d030>
   24a18:	cfstrsge	mvf15, [r6], #252	; 0xfc
   24a1c:			; <UNDEFINED> instruction: 0xf7fd4620
   24a20:	strt	pc, [r1], #3659	; 0xe4b
   24a24:	blcs	1362da8 <ftello64@plt+0x135f22c>
   24a28:	ldrbtmi	r6, [sl], #-2140	; 0xfffff7a4
   24a2c:	teqlt	fp, r3, lsl r8
   24a30:	blcs	3eec4 <ftello64@plt+0x3b348>
   24a34:	mvnhi	pc, r0
   24a38:			; <UNDEFINED> instruction: 0x46209914
   24a3c:			; <UNDEFINED> instruction: 0xf864f7fe
   24a40:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
   24a44:			; <UNDEFINED> instruction: 0xf1400698
   24a48:	stmdbvs	r3!, {r2, r3, r6, r9, pc}
   24a4c:			; <UNDEFINED> instruction: 0xf0002b00
   24a50:	andcs	r8, r1, fp, asr #7
   24a54:			; <UNDEFINED> instruction: 0xf7de2572
   24a58:	strmi	lr, [r1], -r2, lsl #27
   24a5c:	bleq	662de0 <ftello64@plt+0x65f264>
   24a60:			; <UNDEFINED> instruction: 0xf7de4478
   24a64:	andcs	lr, r1, r6, asr #29
   24a68:	ldcl	7, cr15, [r8, #-888]!	; 0xfffffc88
   24a6c:	strtmi	r4, [r8], -r1, lsl #12
   24a70:	stcl	7, cr15, [r2], {222}	; 0xde
   24a74:			; <UNDEFINED> instruction: 0xf8df2001
   24a78:			; <UNDEFINED> instruction: 0xf7de6b04
   24a7c:	ldrbtmi	lr, [lr], #-3440	; 0xfffff290
   24a80:			; <UNDEFINED> instruction: 0xf8df4601
   24a84:	ldrbtmi	r0, [r8], #-2812	; 0xfffff504
   24a88:	mrc	7, 5, APSR_nzcv, cr2, cr14, {6}
   24a8c:			; <UNDEFINED> instruction: 0xf7de2001
   24a90:	strmi	lr, [r5], -r6, ror #26
   24a94:			; <UNDEFINED> instruction: 0xf7f46b60
   24a98:	ldrtmi	pc, [r1], -r1, ror #30	; <UNPREDICTABLE>
   24a9c:			; <UNDEFINED> instruction: 0xf8df960e
   24aa0:	ldrbtmi	r6, [lr], #-2788	; 0xfffff51c
   24aa4:	strtmi	r4, [r8], -r2, lsl #12
   24aa8:	svc	0x00acf7de
   24aac:			; <UNDEFINED> instruction: 0xf7de2001
   24ab0:			; <UNDEFINED> instruction: 0x4605ed56
   24ab4:			; <UNDEFINED> instruction: 0xf7f46ae0
   24ab8:	stmdbls	lr, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   24abc:	strtmi	r4, [r8], -r2, lsl #12
   24ac0:	svc	0x00a0f7de
   24ac4:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   24ac8:	mcr2	7, 2, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   24acc:			; <UNDEFINED> instruction: 0xf7de2001
   24ad0:	stmibvs	r3!, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
   24ad4:	ldclpl	6, cr4, [sl, #-196]	; 0xffffff3c
   24ad8:			; <UNDEFINED> instruction: 0xf7de3501
   24adc:	ldccs	15, cr14, [r4, #-592]	; 0xfffffdb0
   24ae0:	strdcs	sp, [r1], -r4
   24ae4:	ldc	7, cr15, [sl, #-888]!	; 0xfffffc88
   24ae8:	bne	fe762e6c <ftello64@plt+0xfe75f2f0>
   24aec:			; <UNDEFINED> instruction: 0xf7de4479
   24af0:	stmdbvs	r5!, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   24af4:	stccs	0, cr2, [r0, #-4]
   24af8:	bicshi	pc, r1, r0
   24afc:	stc	7, cr15, [lr, #-888]!	; 0xfffffc88
   24b00:	bne	fe262e84 <ftello64@plt+0xfe25f308>
   24b04:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   24b08:			; <UNDEFINED> instruction: 0xf7de4479
   24b0c:	andcs	lr, r1, ip, ror pc
   24b10:	stc	7, cr15, [r4, #-888]!	; 0xfffffc88
   24b14:			; <UNDEFINED> instruction: 0xf8df4601
   24b18:	ldrbtmi	r0, [r8], #-2680	; 0xfffff588
   24b1c:	mcr	7, 3, pc, cr8, cr14, {6}	; <UNPREDICTABLE>
   24b20:	stmdacs	r0, {r5, r7, r8, r9, fp, sp, lr}
   24b24:	msrhi	SPSR_sx, r0, asr #32
   24b28:			; <UNDEFINED> instruction: 0xf7de2001
   24b2c:			; <UNDEFINED> instruction: 0x4601ed18
   24b30:			; <UNDEFINED> instruction: 0xf7de203a
   24b34:	andcs	lr, r1, r2, ror #24
   24b38:	ldc	7, cr15, [r0, #-888]	; 0xfffffc88
   24b3c:			; <UNDEFINED> instruction: 0xf8946be3
   24b40:	blcs	2cc48 <ftello64@plt+0x290cc>
   24b44:			; <UNDEFINED> instruction: 0x81b7f000
   24b48:	bcc	1262ecc <ftello64@plt+0x125f350>
   24b4c:			; <UNDEFINED> instruction: 0xf8df447b
   24b50:	ldrbtmi	r1, [r9], #-2632	; 0xfffff5b8
   24b54:	svc	0x0056f7de
   24b58:	orrslt	r6, r3, r3, ror #23
   24b5c:			; <UNDEFINED> instruction: 0xf7de2001
   24b60:	blvs	ff89ff60 <ftello64@plt+0xff89c3e4>
   24b64:	strmi	r9, [r5], -lr, lsl #2
   24b68:			; <UNDEFINED> instruction: 0xf7de4608
   24b6c:	movwcs	lr, #3386	; 0xd3a
   24b70:			; <UNDEFINED> instruction: 0xf8df9300
   24b74:	stmdbls	lr, {r3, r5, r9, fp, ip, sp}
   24b78:			; <UNDEFINED> instruction: 0x4602447b
   24b7c:			; <UNDEFINED> instruction: 0xf7de4628
   24b80:	ldrdcs	lr, [r1], -sl
   24b84:	stcl	7, cr15, [sl], #888	; 0x378
   24b88:	eorscs	r4, sl, r1, lsl #12
   24b8c:	ldc	7, cr15, [r4], #-888	; 0xfffffc88
   24b90:			; <UNDEFINED> instruction: 0xf7de2001
   24b94:	strmi	lr, [r1], -r4, ror #25
   24b98:			; <UNDEFINED> instruction: 0xf7de200a
   24b9c:	stmdbvs	r3!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
   24ba0:			; <UNDEFINED> instruction: 0xf47f2b00
   24ba4:			; <UNDEFINED> instruction: 0xf8d8abe1
   24ba8:	blcs	30d90 <ftello64@plt+0x2d214>
   24bac:	blge	ff761cb0 <ftello64@plt+0xff75e134>
   24bb0:	ldrdcc	pc, [r8, -r8]
   24bb4:	blcs	737d4 <ftello64@plt+0x6fc58>
   24bb8:	blge	ff5e24bc <ftello64@plt+0xff5de940>
   24bbc:			; <UNDEFINED> instruction: 0xf7de2001
   24bc0:	bls	55ff00 <ftello64@plt+0x55c384>
   24bc4:	movteq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   24bc8:	ldrbmi	r4, [r8], -r1, lsl #12
   24bcc:	blx	fec62b50 <ftello64@plt+0xfec5efd4>
   24bd0:	bllt	ff2e2bd4 <ftello64@plt+0xff2df058>
   24bd4:			; <UNDEFINED> instruction: 0xf894684c
   24bd8:			; <UNDEFINED> instruction: 0xf013303c
   24bdc:	tstle	r1, r0, lsr pc
   24be0:			; <UNDEFINED> instruction: 0xb1236a63
   24be4:	ldrdcc	pc, [ip, #-136]!	; 0xffffff78
   24be8:			; <UNDEFINED> instruction: 0xf140061d
   24bec:	ldmdals	pc, {r1, r2, r4, r5, r7, pc}	; <UNPREDICTABLE>
   24bf0:			; <UNDEFINED> instruction: 0xf7de2500
   24bf4:	ldmdals	lr, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   24bf8:			; <UNDEFINED> instruction: 0xf7de951f
   24bfc:	blls	2df7e4 <ftello64@plt+0x2dbc68>
   24c00:	blcs	4a080 <ftello64@plt+0x46504>
   24c04:	orrhi	pc, lr, r0, asr #32
   24c08:	ldrsbtcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24c0c:	ldmdbge	lr, {r0, r1, r4, r5, r8, ip, sp, pc}
   24c10:			; <UNDEFINED> instruction: 0xf7f54620
   24c14:	stmdacs	r0, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
   24c18:	movwhi	pc, #49216	; 0xc040	; <UNPREDICTABLE>
   24c1c:			; <UNDEFINED> instruction: 0xf7de2001
   24c20:	blls	2dfea0 <ftello64@plt+0x2dc324>
   24c24:	strmi	r4, [r1], -r2, lsr #12
   24c28:			; <UNDEFINED> instruction: 0xf7fe4658
   24c2c:	blls	10e47c8 <ftello64@plt+0x10e0c4c>
   24c30:			; <UNDEFINED> instruction: 0xdc022b01
   24c34:	ldrsbtcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24c38:	movwcs	fp, #355	; 0x163
   24c3c:			; <UNDEFINED> instruction: 0x46224658
   24c40:			; <UNDEFINED> instruction: 0xf7fe4619
   24c44:	ldmdals	pc, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   24c48:			; <UNDEFINED> instruction: 0xf8d8b120
   24c4c:	stmdblt	fp, {r5, r6, ip, sp}
   24c50:	mcr2	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   24c54:	ldrsbtcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24c58:	blls	7d11ac <ftello64@plt+0x7cd630>
   24c5c:	andcs	fp, r1, r3, asr #2
   24c60:	ldcl	7, cr15, [ip], #-888	; 0xfffffc88
   24c64:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   24c68:	ldrbtmi	r9, [r9], #-2590	; 0xfffff5e2
   24c6c:	mcr	7, 6, pc, cr10, cr14, {6}	; <UNPREDICTABLE>
   24c70:	ldrdvs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24c74:			; <UNDEFINED> instruction: 0xf43f2e00
   24c78:	strtmi	sl, [r0], -ip, lsl #18
   24c7c:			; <UNDEFINED> instruction: 0xf7fd2600
   24c80:			; <UNDEFINED> instruction: 0xf7fffd1b
   24c84:	ldmdbge	ip, {r1, r2, r8, fp, ip, sp, pc}
   24c88:			; <UNDEFINED> instruction: 0xf7f54620
   24c8c:	stmdacs	r0, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
   24c90:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   24c94:	movwls	r9, #43804	; 0xab1c
   24c98:			; <UNDEFINED> instruction: 0xf0002b00
   24c9c:	blls	345118 <ftello64@plt+0x34159c>
   24ca0:			; <UNDEFINED> instruction: 0xf43f2b00
   24ca4:	movwcs	sl, #3557	; 0xde5
   24ca8:	bge	78b0d8 <ftello64@plt+0x78755c>
   24cac:			; <UNDEFINED> instruction: 0xf7df4618
   24cb0:	stmdbge	r6!, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   24cb4:	stmiapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   24cb8:	sxtab16mi	r4, r2, sp, ror #8
   24cbc:	movweq	pc, #442	; 0x1ba	; <UNPREDICTABLE>
   24cc0:	svclt	0x00184620
   24cc4:	tstls	r0, #67108864	; 0x4000000
   24cc8:	stc2	7, cr15, [r0], {244}	; 0xf4
   24ccc:	blcs	4b8f8 <ftello64@plt+0x47d7c>
   24cd0:	cfldrdge	mvd15, [r7, #252]	; 0xfc
   24cd4:	ldmpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   24cd8:	ldrb	r4, [r2, #1149]	; 0x47d
   24cdc:			; <UNDEFINED> instruction: 0xf7de980d
   24ce0:	ldmdals	ip, {r1, r2, r7, r9, fp, sp, lr, pc}
   24ce4:	b	fe0e2c64 <ftello64@plt+0xfe0df0e8>
   24ce8:			; <UNDEFINED> instruction: 0xf7de981d
   24cec:			; <UNDEFINED> instruction: 0xf7ffea80
   24cf0:			; <UNDEFINED> instruction: 0xf8dfb823
   24cf4:	ldrbtmi	r3, [fp], #-2232	; 0xfffff748
   24cf8:	blcs	3ed6c <ftello64@plt+0x3b1f0>
   24cfc:	cfldrsge	mvf15, [r5], #252	; 0xfc
   24d00:	blcs	3f194 <ftello64@plt+0x3b618>
   24d04:	cfstrsge	mvf15, [r7], #508	; 0x1fc
   24d08:	strtmi	lr, [r2], -pc, lsr #9
   24d0c:			; <UNDEFINED> instruction: 0x46584651
   24d10:			; <UNDEFINED> instruction: 0xf98cf7df
   24d14:	ldrsbcc	pc, [r0, #136]	; 0x88	; <UNPREDICTABLE>
   24d18:	addsmi	r2, r3, #0, 4
   24d1c:	svclt	0x00144611
   24d20:	movwcs	r2, #45833	; 0xb309
   24d24:			; <UNDEFINED> instruction: 0x4606441d
   24d28:			; <UNDEFINED> instruction: 0xf7df4658
   24d2c:	andcs	pc, sl, #2080768	; 0x1fc000
   24d30:			; <UNDEFINED> instruction: 0xf7de2100
   24d34:	bne	b9f344 <ftello64@plt+0xb9b7c8>
   24d38:	stccs	0, cr2, [r9, #-4]!
   24d3c:	strcs	fp, [r0, #-3880]	; 0xfffff0d8
   24d40:	stc	7, cr15, [ip], {222}	; 0xde
   24d44:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   24d48:			; <UNDEFINED> instruction: 0xf8df462a
   24d4c:	ldrbtmi	r1, [fp], #-2152	; 0xfffff798
   24d50:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
   24d54:	mrc	7, 2, APSR_nzcv, cr6, cr14, {6}
   24d58:	strcs	lr, [r1], -r1, lsr #9
   24d5c:	ldmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24d60:			; <UNDEFINED> instruction: 0xf7de2001
   24d64:			; <UNDEFINED> instruction: 0x4601ebfc
   24d68:			; <UNDEFINED> instruction: 0xf7de2069
   24d6c:	str	lr, [fp, #2886]!	; 0xb46
   24d70:			; <UNDEFINED> instruction: 0xf00e4630
   24d74:			; <UNDEFINED> instruction: 0x4606f935
   24d78:	cmpcs	r0, r8, asr r3
   24d7c:	mcrr	7, 13, pc, r2, cr14	; <UNPREDICTABLE>
   24d80:	teqlt	r0, #2097152	; 0x200000
   24d84:	ldrtmi	r2, [r0], -r0, lsl #6
   24d88:	andsls	r7, r1, #19
   24d8c:	stc	7, cr15, [r8], #-888	; 0xfffffc88
   24d90:	ldrtmi	sl, [r2], -r8, lsr #18
   24d94:	strmi	r9, [r3], -ip, lsl #2
   24d98:			; <UNDEFINED> instruction: 0xf7de2002
   24d9c:	stmdbls	ip, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
   24da0:	lslcs	r4, r8, #12
   24da4:	ldc2	0, cr15, [r0, #-52]	; 0xffffffcc
   24da8:	orrslt	r4, r0, r7, lsl #12
   24dac:			; <UNDEFINED> instruction: 0xf7de2001
   24db0:	blls	49fd10 <ftello64@plt+0x49c194>
   24db4:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   24db8:	movwcc	r4, #5674	; 0x162a
   24dbc:			; <UNDEFINED> instruction: 0xf8df9301
   24dc0:	ldrbtmi	r3, [r9], #-2044	; 0xfffff804
   24dc4:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
   24dc8:	mrc	7, 0, APSR_nzcv, cr12, cr14, {6}
   24dcc:			; <UNDEFINED> instruction: 0xf7de4638
   24dd0:	ldrtmi	lr, [r0], -lr, lsl #20
   24dd4:	b	2e2d54 <ftello64@plt+0x2df1d8>
   24dd8:			; <UNDEFINED> instruction: 0x4658e476
   24ddc:			; <UNDEFINED> instruction: 0xf91af7df
   24de0:	svclt	0x0067f7fe
   24de4:			; <UNDEFINED> instruction: 0x37d8f8df
   24de8:			; <UNDEFINED> instruction: 0xf7ff447b
   24dec:	strcs	fp, [r0], -sl, lsl #19
   24df0:	ldmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24df4:	ldc2	7, cr15, [r2, #976]!	; 0x3d0
   24df8:	andcs	r4, r1, r5, lsl #12
   24dfc:	bl	febe2d7c <ftello64@plt+0xfebdf200>
   24e00:	strtmi	r4, [r8], -r1, lsl #12
   24e04:	ldcl	7, cr15, [r4], #888	; 0x378
   24e08:			; <UNDEFINED> instruction: 0xf894e68e
   24e0c:	ldreq	r3, [sl], r4, asr #32
   24e10:	mvnhi	pc, r0, lsl #2
   24e14:	svclt	0x0048065b
   24e18:	strle	r2, [r9, #-1381]	; 0xfffffa9b
   24e1c:			; <UNDEFINED> instruction: 0xf7de2001
   24e20:			; <UNDEFINED> instruction: 0x4601eb9e
   24e24:			; <UNDEFINED> instruction: 0x079cf8df
   24e28:			; <UNDEFINED> instruction: 0xf7de4478
   24e2c:	ldr	lr, [sl], -r2, ror #25
   24e30:	ldrsbcc	pc, [r8, #136]!	; 0x88	; <UNPREDICTABLE>
   24e34:			; <UNDEFINED> instruction: 0xf0402b00
   24e38:	blls	5c53a8 <ftello64@plt+0x5c182c>
   24e3c:	blcs	2e418 <ftello64@plt+0x2a89c>
   24e40:			; <UNDEFINED> instruction: 0x4623d152
   24e44:			; <UNDEFINED> instruction: 0x46499a14
   24e48:			; <UNDEFINED> instruction: 0xf7df4658
   24e4c:	stmdbvs	r3!, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   24e50:	blcs	3666c <ftello64@plt+0x32af0>
   24e54:	ldrhi	pc, [r8], #-64	; 0xffffffc0
   24e58:			; <UNDEFINED> instruction: 0x676cf8df
   24e5c:	andcs	r4, r1, lr, ror r4
   24e60:	bl	1f62de0 <ftello64@plt+0x1f5f264>
   24e64:	ldrtmi	r4, [r0], -r1, lsl #12
   24e68:	stcl	7, cr15, [r2], {222}	; 0xde
   24e6c:			; <UNDEFINED> instruction: 0xf43f2d00
   24e70:	ldrb	sl, [r8, #3585]!	; 0xe01
   24e74:	svclt	0x00182b18
   24e78:			; <UNDEFINED> instruction: 0xf0232b1f
   24e7c:	svclt	0x000c0303
   24e80:	andcs	r2, r0, #268435456	; 0x10000000
   24e84:	svclt	0x00142b10
   24e88:			; <UNDEFINED> instruction: 0xf0424613
   24e8c:	blcs	25a98 <ftello64@plt+0x21f1c>
   24e90:	subhi	pc, sl, #0
   24e94:			; <UNDEFINED> instruction: 0xa734f8df
   24e98:			; <UNDEFINED> instruction: 0xf7ff44fa
   24e9c:			; <UNDEFINED> instruction: 0xf7deba99
   24ea0:			; <UNDEFINED> instruction: 0xf8dfeb5e
   24ea4:	stmdavs	r2!, {r2, r3, r5, r8, r9, sl, ip, sp}^
   24ea8:	cmpeq	ip, r4, lsl #2	; <UNPREDICTABLE>
   24eac:	strls	r4, [r0, #-1147]	; 0xfffffb85
   24eb0:	mcrr	7, 13, pc, r0, cr14	; <UNPREDICTABLE>
   24eb4:			; <UNDEFINED> instruction: 0xf8dfe62b
   24eb8:	ldrbtmi	r3, [fp], #-1820	; 0xfffff8e4
   24ebc:			; <UNDEFINED> instruction: 0xf7dee647
   24ec0:	strmi	lr, [r1], -sl, asr #26
   24ec4:			; <UNDEFINED> instruction: 0x0710f8df
   24ec8:			; <UNDEFINED> instruction: 0xf00a4478
   24ecc:	blls	7640a0 <ftello64@plt+0x760524>
   24ed0:	blcs	49b00 <ftello64@plt+0x45f84>
   24ed4:	mcrge	4, 7, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   24ed8:			; <UNDEFINED> instruction: 0x3700f8df
   24edc:	movwls	r4, #42107	; 0xa47b
   24ee0:			; <UNDEFINED> instruction: 0x0659e6dd
   24ee4:	strbcs	sp, [r5, #-1444]!	; 0xfffffa5c
   24ee8:	blcs	3f37c <ftello64@plt+0x3b800>
   24eec:	mulcs	r1, r6, r0
   24ef0:	bl	d62e70 <ftello64@plt+0xd5f2f4>
   24ef4:			; <UNDEFINED> instruction: 0xf8df4601
   24ef8:	ldrbtmi	r0, [r8], #-1768	; 0xfffff918
   24efc:	ldcl	7, cr15, [r8], #-888	; 0xfffffc88
   24f00:			; <UNDEFINED> instruction: 0xf7f4e5b1
   24f04:	strmi	pc, [r4], -fp, lsr #26
   24f08:			; <UNDEFINED> instruction: 0xf7de2001
   24f0c:	strmi	lr, [r1], -r8, lsr #22
   24f10:			; <UNDEFINED> instruction: 0xf7de4620
   24f14:			; <UNDEFINED> instruction: 0xf7ffec6e
   24f18:			; <UNDEFINED> instruction: 0x4650b9b8
   24f1c:	blx	ff362f1a <ftello64@plt+0xff35f39e>
   24f20:	blt	3a2f24 <ftello64@plt+0x39f3a8>
   24f24:			; <UNDEFINED> instruction: 0x4620a91e
   24f28:			; <UNDEFINED> instruction: 0xff40f7f4
   24f2c:			; <UNDEFINED> instruction: 0xf0402800
   24f30:	movwcs	r8, #393	; 0x189
   24f34:	bge	80b3b4 <ftello64@plt+0x807838>
   24f38:			; <UNDEFINED> instruction: 0xf7df4618
   24f3c:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   24f40:	rschi	pc, r3, r0, asr #32
   24f44:	blcs	4bbc8 <ftello64@plt+0x4804c>
   24f48:	movwcs	fp, #16148	; 0x3f14
   24f4c:	movwls	r2, #41729	; 0xa301
   24f50:			; <UNDEFINED> instruction: 0xf8dfe664
   24f54:	ldrbtmi	r3, [fp], #-1680	; 0xfffff970
   24f58:	stmiblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24f5c:			; <UNDEFINED> instruction: 0xf7de2001
   24f60:			; <UNDEFINED> instruction: 0xf8dfeafe
   24f64:	cdpvc	6, 6, cr1, cr11, cr4, {4}
   24f68:	ldrbtmi	r7, [r9], #-3626	; 0xfffff1d6
   24f6c:	stcl	7, cr15, [sl, #-888]	; 0xfffffc88
   24f70:	blt	1da2f74 <ftello64@plt+0x1d9f3f8>
   24f74:			; <UNDEFINED> instruction: 0xf7de2001
   24f78:			; <UNDEFINED> instruction: 0xf7deeaf2
   24f7c:			; <UNDEFINED> instruction: 0xf8d8e994
   24f80:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8}
   24f84:	msrhi	SPSR_sx, r0, asr #32
   24f88:	bls	3c8fc8 <ftello64@plt+0x3c544c>
   24f8c:	strbmi	r2, [r9], -r0, lsl #6
   24f90:	movwcc	lr, #10701	; 0x29cd
   24f94:	ldrbmi	r9, [r8], -r1, lsl #6
   24f98:	ldrtmi	r9, [r2], -r0, lsl #4
   24f9c:			; <UNDEFINED> instruction: 0xf930f7fd
   24fa0:	strmi	fp, [r7], -r3, lsl #5
   24fa4:			; <UNDEFINED> instruction: 0xf0002b08
   24fa8:	ldmdale	sl, {r0, r1, r4, r7, r8, pc}
   24fac:	bllt	ee848 <ftello64@plt+0xeaccc>
   24fb0:			; <UNDEFINED> instruction: 0xf8d82621
   24fb4:	tstls	r3, #252, 2	; 0x3f
   24fb8:			; <UNDEFINED> instruction: 0xf43f2b00
   24fbc:	svccs	0x0000aa10
   24fc0:	bichi	pc, pc, r0
   24fc4:	tstls	r3, #0, 6
   24fc8:	svclt	0x000c2e25
   24fcc:			; <UNDEFINED> instruction: 0xf0042400
   24fd0:	stmdals	lr, {r0, sl}
   24fd4:	cdp2	7, 1, cr15, cr10, cr1, {7}
   24fd8:			; <UNDEFINED> instruction: 0xf43f2c00
   24fdc:			; <UNDEFINED> instruction: 0xf7ffaa05
   24fe0:	blcs	2937e0 <ftello64@plt+0x28fc64>
   24fe4:	ldrtcs	fp, [pc], -r8, lsl #30
   24fe8:	blcs	d98ffc <ftello64@plt+0xd95480>
   24fec:	ldrtcs	fp, [pc], -ip, lsl #30
   24ff0:			; <UNDEFINED> instruction: 0xf8d82625
   24ff4:	tstls	r3, #252, 2	; 0x3f
   24ff8:			; <UNDEFINED> instruction: 0xf43f2b00
   24ffc:			; <UNDEFINED> instruction: 0xf1b6a9f5
   25000:	svclt	0x0018043f
   25004:	ldrb	r2, [sl, r1, lsl #8]
   25008:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2500c:			; <UNDEFINED> instruction: 0xf00a4478
   25010:			; <UNDEFINED> instruction: 0x4648fbd1
   25014:	cdp2	7, 7, cr15, cr14, cr10, {7}
   25018:	mcrlt	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   2501c:			; <UNDEFINED> instruction: 0xf7de2001
   25020:			; <UNDEFINED> instruction: 0x4601ea9e
   25024:			; <UNDEFINED> instruction: 0xf7de2072
   25028:	strb	lr, [sp], #-2536	; 0xfffff618
   2502c:			; <UNDEFINED> instruction: 0xf7de2001
   25030:			; <UNDEFINED> instruction: 0x4601ea96
   25034:			; <UNDEFINED> instruction: 0xf7de2023
   25038:	ldr	lr, [r0], #2528	; 0x9e0
   2503c:			; <UNDEFINED> instruction: 0xf7fd4650
   25040:			; <UNDEFINED> instruction: 0xf7fefb3b
   25044:	movwcs	fp, #3796	; 0xed4
   25048:			; <UNDEFINED> instruction: 0x46194652
   2504c:			; <UNDEFINED> instruction: 0xf7fe4658
   25050:			; <UNDEFINED> instruction: 0xf7fefb09
   25054:			; <UNDEFINED> instruction: 0x4658beb2
   25058:			; <UNDEFINED> instruction: 0xffdcf7de
   2505c:	mcrlt	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   25060:			; <UNDEFINED> instruction: 0x4650a91e
   25064:	mcr2	7, 5, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   25068:			; <UNDEFINED> instruction: 0xf0402800
   2506c:	movwcs	r8, #134	; 0x86
   25070:	bge	80b4f0 <ftello64@plt+0x807974>
   25074:			; <UNDEFINED> instruction: 0xf7df4618
   25078:	stmdacs	r0, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
   2507c:	blls	8195fc <ftello64@plt+0x815a80>
   25080:	svclt	0x00142b00
   25084:	movwcs	r2, #4867	; 0x1303
   25088:			; <UNDEFINED> instruction: 0xf7fe930a
   2508c:	blls	314aa8 <ftello64@plt+0x310f2c>
   25090:			; <UNDEFINED> instruction: 0xf43f2b00
   25094:	andcs	sl, r1, r4, ror #24
   25098:	b	1863018 <ftello64@plt+0x185f49c>
   2509c:	eorcs	r4, fp, r1, lsl #12
   250a0:	stmib	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   250a4:			; <UNDEFINED> instruction: 0xf8dfe45b
   250a8:	ldrbtmi	r2, [sl], #-1352	; 0xfffffab8
   250ac:	bllt	ba30b0 <ftello64@plt+0xb9f534>
   250b0:	ldrbcs	r2, [r2, -r0, lsl #6]!
   250b4:	tstls	r5, #1476395008	; 0x58000000
   250b8:	stmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   250bc:			; <UNDEFINED> instruction: 0xf7de2001
   250c0:	strmi	lr, [r1], -lr, asr #20
   250c4:			; <UNDEFINED> instruction: 0xf7de2065
   250c8:			; <UNDEFINED> instruction: 0xf7ffe998
   250cc:	strdcs	fp, [r1], -sp
   250d0:	b	1163050 <ftello64@plt+0x115f4d4>
   250d4:	ldrtmi	r4, [r8], -r6, lsl #12
   250d8:	ldc	7, cr15, [ip], #-888	; 0xfffffc88
   250dc:	ldrne	pc, [r4, #-2271]	; 0xfffff721
   250e0:			; <UNDEFINED> instruction: 0x46024479
   250e4:			; <UNDEFINED> instruction: 0xf7de4630
   250e8:			; <UNDEFINED> instruction: 0xf7ffec8e
   250ec:	stmdbvs	r3!, {r0, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   250f0:	blcs	2d0fc <ftello64@plt+0x29580>
   250f4:	adcshi	pc, pc, #0
   250f8:	b	c63078 <ftello64@plt+0xc5f4fc>
   250fc:			; <UNDEFINED> instruction: 0xf8df4601
   25100:	ldrbtmi	r0, [r8], #-1272	; 0xfffffb08
   25104:	bl	1d63084 <ftello64@plt+0x1d5f508>
   25108:	movwcs	lr, #9396	; 0x24b4
   2510c:	str	r9, [r5, #778]	; 0x30a
   25110:	b	fe363090 <ftello64@plt+0xfe35f514>
   25114:	teqeq	r0, #72, 4	; 0x80000004	; <UNPREDICTABLE>
   25118:			; <UNDEFINED> instruction: 0xf43e4298
   2511c:			; <UNDEFINED> instruction: 0xf7deade1
   25120:			; <UNDEFINED> instruction: 0x4601ec1a
   25124:			; <UNDEFINED> instruction: 0xf00a4638
   25128:			; <UNDEFINED> instruction: 0xf7fefb45
   2512c:			; <UNDEFINED> instruction: 0xf8dabdd9
   25130:	blcs	31298 <ftello64@plt+0x2d71c>
   25134:	mcrge	4, 3, pc, cr6, cr14, {3}	; <UNPREDICTABLE>
   25138:	mrclt	7, 4, APSR_nzcv, cr5, cr14, {7}
   2513c:	movwls	r2, #41730	; 0xa302
   25140:	mcrlt	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   25144:	tstls	r6, #26476544	; 0x1940000
   25148:			; <UNDEFINED> instruction: 0xf7fe9315
   2514c:			; <UNDEFINED> instruction: 0xf7debfc3
   25150:	strmi	lr, [r1], -r2, lsl #24
   25154:	strteq	pc, [r4], #2271	; 0x8df
   25158:			; <UNDEFINED> instruction: 0xf00a4478
   2515c:	blls	2a3e10 <ftello64@plt+0x2a0294>
   25160:			; <UNDEFINED> instruction: 0xf7fe930a
   25164:			; <UNDEFINED> instruction: 0xf8dfbe19
   25168:	ldrbtmi	r0, [r8], #-1176	; 0xfffffb68
   2516c:	blx	8e119e <ftello64@plt+0x8dd622>
   25170:			; <UNDEFINED> instruction: 0xf7ea4648
   25174:			; <UNDEFINED> instruction: 0xf7fefdcf
   25178:			; <UNDEFINED> instruction: 0xf7debddf
   2517c:	strmi	lr, [r1], -ip, ror #23
   25180:	streq	pc, [r0], #2271	; 0x8df
   25184:			; <UNDEFINED> instruction: 0xf00a4478
   25188:			; <UNDEFINED> instruction: 0xe770fb15
   2518c:	ldrtmi	r4, [r3], -r2, lsl #12
   25190:	ldrbmi	r4, [r8], -r9, asr #12
   25194:			; <UNDEFINED> instruction: 0xf9e4f7fd
   25198:	andsls	fp, r9, r3, lsl #5
   2519c:			; <UNDEFINED> instruction: 0xf0002b08
   251a0:	vand	q4, q8, <illegal reg q1.5>
   251a4:	blcs	45444 <ftello64@plt+0x418c8>
   251a8:	bicshi	pc, r6, r0, asr #32
   251ac:	eorcs	r9, r1, #180224	; 0x2c000
   251b0:	stmdavs	fp, {r2, r3, r9, ip, pc}^
   251b4:	subvs	r3, fp, r1, lsl #6
   251b8:	mrclt	7, 4, APSR_nzcv, cr5, cr14, {7}
   251bc:			; <UNDEFINED> instruction: 0xf7de2001
   251c0:	strmi	lr, [r1], -lr, asr #19
   251c4:			; <UNDEFINED> instruction: 0xf7de2023
   251c8:			; <UNDEFINED> instruction: 0xf7ffe918
   251cc:	blls	31321c <ftello64@plt+0x30f6a0>
   251d0:			; <UNDEFINED> instruction: 0xf43f2b00
   251d4:	andcs	sl, r1, lr, lsl #16
   251d8:	stmib	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   251dc:	eorcs	r4, fp, r1, lsl #12
   251e0:	stmdb	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   251e4:	stmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   251e8:	ldrbcs	r2, [r2, #-1]!
   251ec:	ldmib	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   251f0:			; <UNDEFINED> instruction: 0xf8df4601
   251f4:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
   251f8:	b	ffee3178 <ftello64@plt+0xffedf5fc>
   251fc:	blge	91e2d0 <ftello64@plt+0x91a754>
   25200:	vstmdbne	r9!, {s20-s50}
   25204:			; <UNDEFINED> instruction: 0xf7e54658
   25208:			; <UNDEFINED> instruction: 0xf8d8fc7d
   2520c:			; <UNDEFINED> instruction: 0x4604305c
   25210:			; <UNDEFINED> instruction: 0xf47f2b00
   25214:	blls	90f5c8 <ftello64@plt+0x90ba4c>
   25218:	svclt	0x00182b00
   2521c:			; <UNDEFINED> instruction: 0xf7ff263f
   25220:	ldmmi	sl!, {r0, r2, r5, r6, r7, fp, ip, sp, pc}^
   25224:			; <UNDEFINED> instruction: 0xf00a4478
   25228:	strbmi	pc, [r8], -r5, asr #21	; <UNPREDICTABLE>
   2522c:	ldc2l	7, cr15, [r2, #-936]!	; 0xfffffc58
   25230:	stclt	7, cr15, [r2, #1016]	; 0x3f8
   25234:	bl	fe3e31b4 <ftello64@plt+0xfe3df638>
   25238:	ldmmi	r5!, {r0, r9, sl, lr}^
   2523c:			; <UNDEFINED> instruction: 0xf00a4478
   25240:	strbt	pc, [fp], #2745	; 0xab9	; <UNPREDICTABLE>
   25244:	bl	fe1e31c4 <ftello64@plt+0xfe1df648>
   25248:	ldmmi	r2!, {r0, r9, sl, lr}^
   2524c:			; <UNDEFINED> instruction: 0xf00a4478
   25250:			; <UNDEFINED> instruction: 0xe66efab1
   25254:	andcs	r2, r1, r4, lsl #3
   25258:	bl	ff8e31d8 <ftello64@plt+0xff8df65c>
   2525c:	ldr	r9, [r4], lr
   25260:	ldrbtmi	r4, [sl], #-2797	; 0xfffff513
   25264:	stcllt	7, cr15, [r6, #1016]!	; 0x3f8
   25268:	svclt	0x00182b18
   2526c:			; <UNDEFINED> instruction: 0xf0232b1f
   25270:	svclt	0x000c0303
   25274:	andcs	r2, r0, #268435456	; 0x10000000
   25278:	svclt	0x00142b10
   2527c:			; <UNDEFINED> instruction: 0xf0424613
   25280:	blcs	25e8c <ftello64@plt+0x22310>
   25284:	bicshi	pc, lr, r0
   25288:	ldrbtmi	r4, [sp], #-3556	; 0xfffff21c
   2528c:	mrclt	7, 1, APSR_nzcv, cr12, cr14, {7}
   25290:	bicslt	r9, r3, lr, lsl fp
   25294:	orrge	pc, r8, #14614528	; 0xdf0000
   25298:			; <UNDEFINED> instruction: 0xf10dab28
   2529c:			; <UNDEFINED> instruction: 0xf8cd069f
   252a0:	ldrbtmi	r8, [sl], #56	; 0x38
   252a4:	ldrmi	r4, [ip], -r0, lsr #13
   252a8:	ldrtmi	r2, [r7], -r1
   252ac:	ldmdb	r6, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   252b0:	svccs	0x0001f816
   252b4:	smlsdcc	r2, r1, r6, r4
   252b8:	bl	fe963238 <ftello64@plt+0xfe95f6bc>
   252bc:	blne	100bf3c <ftello64@plt+0x10083c0>
   252c0:	ldmle	r1!, {r0, r1, r3, r4, r5, r7, r9, lr}^
   252c4:			; <UNDEFINED> instruction: 0xf8dd4644
   252c8:			; <UNDEFINED> instruction: 0x26008038
   252cc:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   252d0:	strbt	r2, [lr], -sp, lsr #12
   252d4:	ldrdcc	pc, [ip, #-136]!	; 0xffffff78
   252d8:	svceq	0x000cf013
   252dc:	mrcge	4, 4, APSR_nzcv, cr8, cr14, {1}
   252e0:	orreq	pc, r1, #201326595	; 0xc000003
   252e4:	mrscs	r2, R11_usr
   252e8:			; <UNDEFINED> instruction: 0xf7fd4620
   252ec:			; <UNDEFINED> instruction: 0xf7feffe5
   252f0:	blcs	294d34 <ftello64@plt+0x2911b8>
   252f4:	blcs	d99304 <ftello64@plt+0xd95788>
   252f8:	msrhi	CPSR_fsx, r0, asr #32
   252fc:	ldmvs	r3, {r0, r1, r3, r9, fp, ip, pc}^
   25300:	sbcsvs	r3, r3, r1, lsl #6
   25304:	stcllt	7, cr15, [r5, #1016]	; 0x3f8
   25308:			; <UNDEFINED> instruction: 0xf7de2001
   2530c:	andsls	lr, r1, r8, lsr #18
   25310:			; <UNDEFINED> instruction: 0xf7f44620
   25314:	blls	4a3db8 <ftello64@plt+0x4a023c>
   25318:	ldrbtmi	r4, [r9], #-2498	; 0xfffff63e
   2531c:	ldrmi	r4, [r8], -r2, lsl #12
   25320:	bl	1c632a0 <ftello64@plt+0x1c5f724>
   25324:	mrclt	7, 2, APSR_nzcv, cr3, cr14, {7}
   25328:			; <UNDEFINED> instruction: 0xf7de2001
   2532c:	stmdavc	fp!, {r3, r4, r8, fp, sp, lr, pc}
   25330:			; <UNDEFINED> instruction: 0xf01349bd
   25334:	stclvc	15, cr0, [sl, #-64]!	; 0xffffffc0
   25338:	svclt	0x00144479
   2533c:	cmncs	ip, #120, 6	; 0xe0000001
   25340:	bl	18632c0 <ftello64@plt+0x185f744>
   25344:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25348:			; <UNDEFINED> instruction: 0xf7f44650
   2534c:			; <UNDEFINED> instruction: 0x9e09fa1d
   25350:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
   25354:	adcshi	pc, r7, r0, asr #32
   25358:	stmib	sp, {r0, r1, r2, r4, r5, r9, sl, lr}^
   2535c:			; <UNDEFINED> instruction: 0xf7fe6615
   25360:	stmdals	lr, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, pc}
   25364:	stmdbge	r8!, {r1, r2, r3, r4, r9, fp, sp, pc}
   25368:	tstls	r3, #67108864	; 0x4000000
   2536c:	blx	12e3346 <ftello64@plt+0x12df7ca>
   25370:	bge	91ec20 <ftello64@plt+0x91b0a4>
   25374:	ldrbmi	r4, [r8], -r9, lsr #12
   25378:	blx	ff163316 <ftello64@plt+0xff15f79a>
   2537c:	andcs	r4, r1, r5, lsl #12
   25380:	stmia	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25384:	strtmi	r9, [r9], -r3, lsr #20
   25388:			; <UNDEFINED> instruction: 0xf87cf00e
   2538c:			; <UNDEFINED> instruction: 0xf7dd4628
   25390:			; <UNDEFINED> instruction: 0xf7feef2e
   25394:	eorcs	fp, r0, fp, lsr #28
   25398:			; <UNDEFINED> instruction: 0xf7fe9018
   2539c:	blls	8d4b6c <ftello64@plt+0x8d0ff0>
   253a0:	bls	fe460bc8 <ftello64@plt+0xfe45d04c>
   253a4:	eorsge	pc, r0, sp, asr #17
   253a8:			; <UNDEFINED> instruction: 0xf8cd2200
   253ac:	ldmib	sp, {r3, r6, pc}^
   253b0:	ldrls	r8, [r1], -pc, lsl #20
   253b4:	mcrcs	6, 0, r4, cr0, cr14, {0}
   253b8:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   253bc:	blcs	2c3470 <ftello64@plt+0x2bf8f4>
   253c0:	ldrtmi	sp, [r2], -r9, lsr #32
   253c4:	strtmi	r2, [r8], -sl, lsl #2
   253c8:	ldmib	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   253cc:	teqlt	r0, #4, 12	; 0x400000
   253d0:	blne	19ed3dc <ftello64@plt+0x19e9860>
   253d4:	stmia	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   253d8:	strbmi	r2, [r1], -r5, lsl #4
   253dc:			; <UNDEFINED> instruction: 0x46811bf6
   253e0:			; <UNDEFINED> instruction: 0xf7dd2000
   253e4:	ldrbmi	lr, [r1], -r8, lsr #30
   253e8:	strbmi	r4, [r8], -r2, lsl #12
   253ec:	bl	2e336c <ftello64@plt+0x2df7f0>
   253f0:			; <UNDEFINED> instruction: 0xf7de2001
   253f4:	movwcs	lr, #2228	; 0x8b4
   253f8:	ldrtmi	r4, [sl], -r9, lsr #12
   253fc:	strtmi	r9, [r5], -r0, lsl #6
   25400:	ldmib	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25404:			; <UNDEFINED> instruction: 0xf7de2001
   25408:	strmi	lr, [r1], -sl, lsr #17
   2540c:			; <UNDEFINED> instruction: 0xf7dd200a
   25410:	qsub8mi	lr, r2, r4
   25414:	stclne	7, cr14, [ip], #-828	; 0xfffffcc4
   25418:	strtmi	r3, [r5], -r1, lsl #28
   2541c:	andcs	lr, r1, fp, asr #15
   25420:			; <UNDEFINED> instruction: 0xf8dd4637
   25424:	mrcls	0, 0, sl, cr1, cr0, {1}
   25428:	ldrdhi	pc, [r8], #-141	; 0xffffff73
   2542c:	ldm	r6, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25430:	andcs	r4, r5, #2064384	; 0x1f8000
   25434:	bls	fe460c9c <ftello64@plt+0xfe45d120>
   25438:	andls	r4, ip, r9, ror r4
   2543c:			; <UNDEFINED> instruction: 0xf7dd4620
   25440:	blls	361030 <ftello64@plt+0x35d4b4>
   25444:	ldrbtmi	r4, [r9], #-2426	; 0xfffff686
   25448:	ldrmi	r4, [r8], -r2, lsl #12
   2544c:	b	ff6e33cc <ftello64@plt+0xff6df850>
   25450:			; <UNDEFINED> instruction: 0xf7de2001
   25454:	strtmi	lr, [r3], -r4, lsl #17
   25458:			; <UNDEFINED> instruction: 0x4629463a
   2545c:			; <UNDEFINED> instruction: 0xf7de9400
   25460:	andcs	lr, r1, sl, ror #18
   25464:	ldmda	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25468:	andcs	r4, sl, r1, lsl #12
   2546c:	svc	0x00c4f7dd
   25470:			; <UNDEFINED> instruction: 0xf7fe9820
   25474:	andcs	fp, r1, pc, ror #27
   25478:	ldmda	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2547c:	ldmdals	r9, {r0, r2, r9, sl, lr}
   25480:	b	1a63400 <ftello64@plt+0x1a5f884>
   25484:	ldrbtmi	r4, [r9], #-2411	; 0xfffff695
   25488:	strtmi	r4, [r8], -r2, lsl #12
   2548c:	b	feee340c <ftello64@plt+0xfeedf890>
   25490:	stclt	7, cr15, [ip, #1016]!	; 0x3f8
   25494:			; <UNDEFINED> instruction: 0xf7de2001
   25498:	stmdbmi	r7!, {r1, r5, r6, fp, sp, lr, pc}^
   2549c:	ldrbtmi	r9, [r9], #-2581	; 0xfffff5eb
   254a0:	b	fec63420 <ftello64@plt+0xfec5f8a4>
   254a4:	blt	4634a8 <ftello64@plt+0x45f92c>
   254a8:	mrscs	r2, R11_usr
   254ac:			; <UNDEFINED> instruction: 0xf7fd4620
   254b0:	stmdavc	r3!, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   254b4:	stclt	7, cr15, [r9, #1016]!	; 0x3f8
   254b8:	andcs	r4, r0, #32, 12	; 0x2000000
   254bc:			; <UNDEFINED> instruction: 0xf7fd2103
   254c0:			; <UNDEFINED> instruction: 0xf7fefe39
   254c4:	andcs	fp, r1, sp, lsr #27
   254c8:			; <UNDEFINED> instruction: 0xf7de9715
   254cc:	strmi	lr, [r1], -r8, asr #16
   254d0:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
   254d4:	stmib	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   254d8:			; <UNDEFINED> instruction: 0xf7de2001
   254dc:			; <UNDEFINED> instruction: 0xf89ae840
   254e0:	stmdbls	r5!, {r0, r1, r2, r3, r4, ip, sp}
   254e4:	blls	94a128 <ftello64@plt+0x9465ac>
   254e8:	movwls	r9, #53518	; 0xd10e
   254ec:	ldrbmi	r4, [r0], -r6, lsl #12
   254f0:	blx	13634c8 <ftello64@plt+0x135f94c>
   254f4:			; <UNDEFINED> instruction: 0xf8da4607
   254f8:			; <UNDEFINED> instruction: 0xf7f40004
   254fc:	blls	3a3dc0 <ftello64@plt+0x3a0244>
   25500:	movwls	r9, #1794	; 0x702
   25504:	movwne	lr, #59869	; 0xe9dd
   25508:	stmdbmi	sp, {r0, r8, ip, pc}^
   2550c:			; <UNDEFINED> instruction: 0x46024479
   25510:	mrcls	6, 0, r4, cr5, cr0, {1}
   25514:	strtmi	r9, [sl], -r3, lsl #4
   25518:			; <UNDEFINED> instruction: 0xf7de9616
   2551c:			; <UNDEFINED> instruction: 0xf7feea74
   25520:	ldrtmi	fp, [r3], -sp, lsr #28
   25524:			; <UNDEFINED> instruction: 0x46494652
   25528:			; <UNDEFINED> instruction: 0xf7de4658
   2552c:			; <UNDEFINED> instruction: 0xf8d8fd75
   25530:	strmi	r6, [r3], -ip, asr #3
   25534:	cmneq	r5, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   25538:			; <UNDEFINED> instruction: 0xf383fab3
   2553c:	andsls	r4, r5, r7, lsl #12
   25540:	tstls	r6, #1490944	; 0x16c000
   25544:	stcllt	7, cr15, [r6, #1016]	; 0x3f8
   25548:	eorcs	r9, sp, #180224	; 0x2c000
   2554c:	stmvs	fp, {r2, r3, r9, ip, pc}
   25550:	addvs	r3, fp, r1, lsl #6
   25554:	stcllt	7, cr15, [r7], {254}	; 0xfe
   25558:	eorcs	r9, r5, #180224	; 0x2c000
   2555c:	stmdbvs	fp, {r2, r3, r9, ip, pc}
   25560:	tstvs	fp, r1, lsl #6
   25564:	ldclt	7, cr15, [pc], #1016	; 25964 <ftello64@plt+0x21de8>
   25568:	andeq	fp, r1, r0, ror #18
   2556c:	andeq	fp, r1, sl, lsr #18
   25570:	andeq	fp, r1, r0, lsl #16
   25574:	andeq	r1, r3, lr, asr r5
   25578:	andeq	fp, r1, r8, ror #14
   2557c:	andeq	fp, r1, sl, ror r6
   25580:			; <UNDEFINED> instruction: 0x0001b7be
   25584:	andeq	r8, r1, r2, lsr #16
   25588:	andeq	fp, r1, r4, ror r5
   2558c:	muleq	r1, r0, r8
   25590:	andeq	fp, r1, r6, lsl #14
   25594:	strdeq	r7, [r1], -r4
   25598:			; <UNDEFINED> instruction: 0x0001b6b2
   2559c:	andeq	ip, r1, ip
   255a0:	andeq	fp, r1, r2, asr #12
   255a4:	andeq	fp, r1, r0, lsr #10
   255a8:	andeq	fp, r1, r8, lsl #10
   255ac:	muleq	r3, r2, r2
   255b0:	andeq	r7, r1, lr, ror lr
   255b4:	andeq	fp, r1, sl, lsl #11
   255b8:	andeq	fp, r1, r6, lsr #10
   255bc:	andeq	r7, r1, r6, lsl #28
   255c0:	ldrdeq	fp, [r1], -r8
   255c4:	andeq	fp, r1, r8, lsr #7
   255c8:	andeq	fp, r1, r4, ror r3
   255cc:	andeq	r6, r1, r0, lsr #26
   255d0:	ldrdeq	fp, [r1], -r8
   255d4:	andeq	r7, r1, r2, lsl sp
   255d8:	andeq	fp, r1, r0, rrx
   255dc:	strdeq	r7, [r1], -r0
   255e0:	andeq	fp, r1, lr, asr #5
   255e4:	andeq	r7, r1, r6, ror ip
   255e8:	andeq	r7, r1, r2, lsl #9
   255ec:	andeq	fp, r1, r4, ror #3
   255f0:	andeq	r7, r1, r2, lsr #22
   255f4:	andeq	r7, r1, r8, lsr #6
   255f8:	andeq	fp, r1, r6, asr #1
   255fc:	ldrdeq	sl, [r1], -r0
   25600:	andeq	fp, r1, r6, lsl #1
   25604:	andeq	sl, r1, r4, lsr #27
   25608:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   2560c:	andeq	sl, r1, ip, asr #31
   25610:	andeq	sl, r1, ip, ror #25
   25614:	ldrdeq	sl, [r1], -ip
   25618:	andeq	r7, r1, sl, ror #18
   2561c:	andeq	r6, r1, lr, lsr #18
   25620:	andeq	r8, r1, r2, lsr #32
   25624:	muleq	r1, lr, r0
   25628:	andeq	sl, r1, r4, lsl pc
   2562c:	andeq	sl, r1, r0, ror #30
   25630:	andeq	sl, r1, sl, ror #30
   25634:	andeq	r6, r1, r2, lsl #31
   25638:			; <UNDEFINED> instruction: 0x0001a8ba
   2563c:	andeq	sl, r1, lr, ror #25
   25640:	andeq	r6, r1, r8, lsr lr
   25644:			; <UNDEFINED> instruction: 0xf7dd2001
   25648:	ldmdbmi	r1, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   2564c:	ldrbtmi	r7, [r9], #-3426	; 0xfffff29e
   25650:	ldmib	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25654:	ldclt	7, cr15, [sp], {254}	; 0xfe
   25658:	bls	fe460ec0 <ftello64@plt+0xfe45d344>
   2565c:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   25660:	svcls	0x000b9e11
   25664:	ldrdhi	pc, [r8], #-141	; 0xffffff73
   25668:	mvnsle	r2, r0, lsl #20
   2566c:			; <UNDEFINED> instruction: 0xf7fe970b
   25670:			; <UNDEFINED> instruction: 0xf7ddbcf0
   25674:			; <UNDEFINED> instruction: 0xf7ddedf8
   25678:			; <UNDEFINED> instruction: 0x4601ef72
   2567c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   25680:	ldm	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25684:	ldmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25688:	ldrbtmi	r4, [lr], #-3587	; 0xfffff1fd
   2568c:	bllt	ffa23690 <ftello64@plt+0xffa1fb14>
   25690:	andeq	sl, r1, r6, asr #25
   25694:	andeq	sl, r1, r2, asr fp
   25698:	andeq	sl, r1, lr, lsr fp
   2569c:	svcmi	0x00f0e92d
   256a0:	cdpmi	0, 8, cr11, cr13, cr15, {4}
   256a4:	blmi	fe390ac8 <ftello64@plt+0xfe38cf4c>
   256a8:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   256ac:	eorshi	pc, r0, #14614528	; 0xdf0000
   256b0:	ldmpl	r3!, {r2, r3, r7, sl, fp, lr}^
   256b4:			; <UNDEFINED> instruction: 0x460e44f8
   256b8:	movwls	r6, #55323	; 0xd81b
   256bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   256c0:	andls	r2, r2, #0, 6
   256c4:	stmib	sp, {r0, r1, r3, r5, r6, sp, lr}^
   256c8:	stmib	r5, {r1, r2, r8, r9, ip, sp}^
   256cc:			; <UNDEFINED> instruction: 0x612b3302
   256d0:			; <UNDEFINED> instruction: 0xf858616b
   256d4:			; <UNDEFINED> instruction: 0xf8d99004
   256d8:	qaddlt	r3, ip, fp
   256dc:	movwls	r2, #29441	; 0x7301
   256e0:	ldc2l	7, cr15, [r2], #920	; 0x398
   256e4:	stmdacs	r0, {r2, r9, sl, lr}
   256e8:	addshi	pc, fp, r0
   256ec:	stc2	7, cr15, [r2, #924]	; 0x39c
   256f0:			; <UNDEFINED> instruction: 0xf0402800
   256f4:	blmi	1f45974 <ftello64@plt+0x1f41df8>
   256f8:	beq	661b34 <ftello64@plt+0x65dfb8>
   256fc:	movwls	r4, #17531	; 0x447b
   25700:	movwls	r2, #13056	; 0x3300
   25704:	suble	r2, r4, r0, lsl #28
   25708:			; <UNDEFINED> instruction: 0x46514b78
   2570c:			; <UNDEFINED> instruction: 0xf8584620
   25710:			; <UNDEFINED> instruction: 0xf8dbb003
   25714:	movwcc	r3, #4104	; 0x1008
   25718:	andcc	pc, r8, fp, asr #17
   2571c:	cdp2	7, 1, cr15, cr14, cr6, {7}
   25720:	ldrdcs	pc, [r8], -fp
   25724:			; <UNDEFINED> instruction: 0xf8cb3a01
   25728:	strmi	r2, [r3], -r8
   2572c:	subsle	r2, r9, r0, lsl #16
   25730:	bcs	ff7d21a0 <ftello64@plt+0xff7ce624>
   25734:	bcs	11539c <ftello64@plt+0x111820>
   25738:			; <UNDEFINED> instruction: 0x4620d15a
   2573c:	stc2	7, cr15, [sl, #924]	; 0x39c
   25740:	sbcsle	r2, pc, r0, lsl #16
   25744:	andcs	r4, r1, r3, lsl #13
   25748:	svc	0x0008f7dd
   2574c:	stc	7, cr15, [sl, #884]!	; 0x374
   25750:	vshll.u8	<illegal reg q7.5>, d15, #3
   25754:	andle	r2, r7, fp, lsl fp
   25758:			; <UNDEFINED> instruction: 0xf7de4658
   2575c:			; <UNDEFINED> instruction: 0x4601e8fc
   25760:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   25764:			; <UNDEFINED> instruction: 0xf826f00a
   25768:			; <UNDEFINED> instruction: 0xf7e74620
   2576c:	stmdacs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   25770:	addshi	pc, r2, r0, asr #32
   25774:	ldrsbcc	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   25778:	suble	r2, r1, r0, lsl #22
   2577c:	ldrdcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   25780:	teqle	sp, r0, lsl #22
   25784:	blcs	4c3a8 <ftello64@plt+0x4882c>
   25788:			; <UNDEFINED> instruction: 0x4628d03a
   2578c:			; <UNDEFINED> instruction: 0xf95cf7fd
   25790:			; <UNDEFINED> instruction: 0x4651e036
   25794:			; <UNDEFINED> instruction: 0xf7e64620
   25798:	strmi	pc, [r3], -r1, ror #27
   2579c:	bicle	r2, r7, r0, lsl #16
   257a0:	blcs	4c3b0 <ftello64@plt+0x48834>
   257a4:	addshi	pc, r0, r0, asr #32
   257a8:			; <UNDEFINED> instruction: 0xf8d9469b
   257ac:			; <UNDEFINED> instruction: 0xf8d9216c
   257b0:	vst4.16	{d1-d4}, [r2 :128], r0
   257b4:	b	14ba1bc <ftello64@plt+0x14b6640>
   257b8:	suble	r0, r5, r1, lsl #6
   257bc:	ldrtmi	r9, [r8], -r6, lsl #18
   257c0:			; <UNDEFINED> instruction: 0xf8d4f7e5
   257c4:	ldrdeq	pc, [r8], r9
   257c8:	ldrbmi	r9, [fp], -r6, lsl #18
   257cc:	strls	r4, [r1, #-1586]	; 0xfffff9ce
   257d0:	ldrtmi	r9, [r8], -r0
   257d4:	blx	f637d4 <ftello64@plt+0xf5fc58>
   257d8:			; <UNDEFINED> instruction: 0xf7ea9806
   257dc:	movwcs	pc, #2411	; 0x96b	; <UNPREDICTABLE>
   257e0:	str	r9, [sl, r6, lsl #6]!
   257e4:			; <UNDEFINED> instruction: 0xf7de9906
   257e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   257ec:	strd	sp, [lr], #-20	; 0xffffffec	; <UNPREDICTABLE>
   257f0:			; <UNDEFINED> instruction: 0xf7de4618
   257f4:			; <UNDEFINED> instruction: 0x4601e8b0
   257f8:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   257fc:			; <UNDEFINED> instruction: 0xffdaf009
   25800:			; <UNDEFINED> instruction: 0xf7ea9806
   25804:			; <UNDEFINED> instruction: 0x4620f957
   25808:	stc2	7, cr15, [r8], {230}	; 0xe6
   2580c:	blmi	cf80fc <ftello64@plt+0xcf4580>
   25810:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25814:	blls	37f884 <ftello64@plt+0x37bd08>
   25818:	cmple	r3, sl, asr r0
   2581c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   25820:			; <UNDEFINED> instruction: 0xf7dd8ff0
   25824:	stmdacs	r0, {r2, r8, r9, sl, fp, sp, lr, pc}
   25828:	svcge	0x0065f43f
   2582c:			; <UNDEFINED> instruction: 0xf040b280
   25830:	addlt	r7, r3, #0
   25834:	rscle	r2, r3, fp, lsl fp
   25838:	stm	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2583c:	stmdami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   25840:			; <UNDEFINED> instruction: 0xf0094478
   25844:			; <UNDEFINED> instruction: 0xe7dbffb7
   25848:			; <UNDEFINED> instruction: 0xf7e64620
   2584c:	blls	124c70 <ftello64@plt+0x1210f4>
   25850:	andls	r4, r5, r3, lsl #5
   25854:	strhcs	sp, [r1], -r2
   25858:	mcr	7, 4, pc, cr0, cr13, {6}	; <UNPREDICTABLE>
   2585c:	andne	lr, r4, #3620864	; 0x374000
   25860:	ldm	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25864:			; <UNDEFINED> instruction: 0xf7dd9805
   25868:	ldrhlt	lr, [r8, #-236]	; 0xffffff14
   2586c:	strmi	r9, [r5], -r3, lsl #10
   25870:			; <UNDEFINED> instruction: 0xf7dd2001
   25874:			; <UNDEFINED> instruction: 0x4601ee74
   25878:			; <UNDEFINED> instruction: 0xf7dd202d
   2587c:	stccc	13, cr14, [r1, #-760]	; 0xfffffd08
   25880:	stflsd	f5, [r3, #-984]	; 0xfffffc28
   25884:	andcs	r9, r1, r5, lsl #22
   25888:			; <UNDEFINED> instruction: 0xf7dd9303
   2588c:	strmi	lr, [r1], -r8, ror #28
   25890:			; <UNDEFINED> instruction: 0xf7dd200a
   25894:			; <UNDEFINED> instruction: 0xe791edb2
   25898:			; <UNDEFINED> instruction: 0xf7e64620
   2589c:	smlabtcs	r5, r3, pc, pc	; <UNPREDICTABLE>
   258a0:	tstls	r0, r7, lsl sl
   258a4:	ldrbtmi	r4, [sl], #-2327	; 0xfffff6e9
   258a8:			; <UNDEFINED> instruction: 0x46034479
   258ac:			; <UNDEFINED> instruction: 0xf7de2000
   258b0:			; <UNDEFINED> instruction: 0x4606e934
   258b4:			; <UNDEFINED> instruction: 0xf7e64620
   258b8:			; <UNDEFINED> instruction: 0x4601ffb5
   258bc:			; <UNDEFINED> instruction: 0xf0094630
   258c0:	ldrb	pc, [r7, -r7, asr #30]	; <UNPREDICTABLE>
   258c4:	stcl	7, cr15, [lr], {221}	; 0xdd
   258c8:			; <UNDEFINED> instruction: 0xf7de9906
   258cc:	blx	fec64900 <ftello64@plt+0xfec60d84>
   258d0:	b	14246d8 <ftello64@plt+0x1420b5c>
   258d4:			; <UNDEFINED> instruction: 0xe7681b5b
   258d8:	strdeq	pc, [r2], -r6
   258dc:	andeq	r0, r0, r8, lsl #8
   258e0:	andeq	pc, r2, ip, ror #9
   258e4:	andeq	r0, r0, r4, asr r4
   258e8:	andeq	r5, r1, ip, lsl #8
   258ec:	andeq	r0, r0, r4, asr #8
   258f0:	andeq	sl, r1, sl, ror ip
   258f4:	andeq	r4, r1, r6, lsl #17
   258f8:	muleq	r2, r0, r3
   258fc:	andeq	sl, r1, ip, ror fp
   25900:	andeq	sl, r1, r6, asr fp
   25904:	andeq	sl, r1, r8, lsl #23
   25908:	svcmi	0x00f0e92d
   2590c:	svcmi	0x0060469a
   25910:	blmi	183733c <ftello64@plt+0x18337c0>
   25914:	ldrbtmi	fp, [pc], #-143	; 2591c <ftello64@plt+0x21da0>
   25918:			; <UNDEFINED> instruction: 0x2600495f
   2591c:	ldmpl	fp!, {r2, r4, r9, sl, lr}^
   25920:			; <UNDEFINED> instruction: 0x46054479
   25924:	ldrtmi	r2, [r0], -r5, lsl #4
   25928:	movwls	r6, #55323	; 0xd81b
   2592c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25930:			; <UNDEFINED> instruction: 0xf7dd9605
   25934:			; <UNDEFINED> instruction: 0xf10dec80
   25938:			; <UNDEFINED> instruction: 0x9607081c
   2593c:	strvs	lr, [r1], -r8, asr #19
   25940:	strvs	lr, [r3], -r8, asr #19
   25944:	andsvs	pc, r4, r8, asr #17
   25948:	ldrbtmi	r4, [lr], #-3668	; 0xfffff1ac
   2594c:	stmdblt	r4!, {r1, ip, pc}
   25950:	ldmpl	r7!, {r0, r1, r4, r6, r8, r9, fp, lr}^
   25954:	blcs	41148 <ftello64@plt+0x3d5cc>
   25958:			; <UNDEFINED> instruction: 0x464bd159
   2595c:			; <UNDEFINED> instruction: 0xf10da906
   25960:	andcs	r0, r0, #20, 18	; 0x50000
   25964:	strls	r4, [r0], #-1576	; 0xfffff9d8
   25968:	andls	pc, r4, sp, asr #17
   2596c:			; <UNDEFINED> instruction: 0xffc8f7e3
   25970:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   25974:	blmi	12d9f60 <ftello64@plt+0x12d63e4>
   25978:	ldrbtmi	r4, [sl], #-2634	; 0xfffff5b6
   2597c:	ldmpl	r7!, {r0, r1, r9, ip, pc}^
   25980:			; <UNDEFINED> instruction: 0xf8d7e01b
   25984:	ldrbeq	r3, [fp, #364]	; 0x16c
   25988:	cdpvs	5, 3, cr13, cr11, cr2, {0}
   2598c:	suble	r2, r1, r0, lsl #22
   25990:	andhi	pc, r4, sp, asr #17
   25994:			; <UNDEFINED> instruction: 0xf8d74633
   25998:	strtmi	r6, [r2], -r8, lsl #1
   2599c:	strtmi	r9, [r8], -r5, lsl #18
   259a0:			; <UNDEFINED> instruction: 0xf7fe9600
   259a4:	stmdals	r5, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
   259a8:			; <UNDEFINED> instruction: 0xf884f7ea
   259ac:	strbmi	r9, [fp], -r6, lsl #18
   259b0:	strtmi	r2, [r8], -r0, lsl #4
   259b4:	blx	fe76394a <ftello64@plt+0xfe75fdce>
   259b8:			; <UNDEFINED> instruction: 0x4626b970
   259bc:	mvnle	r2, r0, lsl #24
   259c0:			; <UNDEFINED> instruction: 0xf1ba4656
   259c4:	sbcsle	r0, ip, r0, lsl #30
   259c8:	strtmi	r9, [r0], -r5, lsl #18
   259cc:	blx	fe2e394e <ftello64@plt+0xfe2dfdd2>
   259d0:			; <UNDEFINED> instruction: 0xf680fab0
   259d4:			; <UNDEFINED> instruction: 0xe7d40976
   259d8:	strtmi	r9, [r8], -r6, lsl #18
   259dc:	blx	ffae3972 <ftello64@plt+0xffadfdf6>
   259e0:	ldmdblt	r3, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr}^
   259e4:	blmi	af82ac <ftello64@plt+0xaf4730>
   259e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   259ec:	blls	37fa5c <ftello64@plt+0x37bee0>
   259f0:	qdaddle	r4, sl, fp
   259f4:	pop	{r0, r1, r2, r3, ip, sp, pc}
   259f8:	mrcvs	15, 1, r8, cr11, cr0, {7}
   259fc:	mvnsle	r2, r0, lsl #22
   25a00:	blcs	4c624 <ftello64@plt+0x48aa8>
   25a04:	strbmi	sp, [r0], -lr, ror #1
   25a08:			; <UNDEFINED> instruction: 0xf81ef7fd
   25a0c:	movwcs	lr, #6122	; 0x17ea
   25a10:	str	r9, [r2, r7, lsl #6]!
   25a14:			; <UNDEFINED> instruction: 0xf7e59806
   25a18:			; <UNDEFINED> instruction: 0xf7e6f92b
   25a1c:	pkhbtmi	pc, r3, pc, lsl #24	; <UNPREDICTABLE>
   25a20:			; <UNDEFINED> instruction: 0xf7dd2001
   25a24:			; <UNDEFINED> instruction: 0x465bed9c
   25a28:	ldrdcs	lr, [r2, -sp]
   25a2c:	svc	0x00eaf7dd
   25a30:			; <UNDEFINED> instruction: 0xf7dd4658
   25a34:	pkhtbmi	lr, r3, r6, asr #27
   25a38:			; <UNDEFINED> instruction: 0xf7dd9802
   25a3c:	bl	32118c <ftello64@plt+0x31d610>
   25a40:			; <UNDEFINED> instruction: 0xf1030300
   25a44:	andcs	r0, r1, r2, lsl #22
   25a48:	stc	7, cr15, [r8, #884]	; 0x374
   25a4c:	eorcs	r4, sp, r1, lsl #12
   25a50:	ldcl	7, cr15, [r2], {221}	; 0xdd
   25a54:	bleq	a2148 <ftello64@plt+0x9e5cc>
   25a58:	strdcs	sp, [r1], -r5
   25a5c:	ldcl	7, cr15, [lr, #-884]!	; 0xfffffc8c
   25a60:	andcs	r4, sl, r1, lsl #12
   25a64:	stcl	7, cr15, [r8], {221}	; 0xdd
   25a68:			; <UNDEFINED> instruction: 0xf7dde792
   25a6c:			; <UNDEFINED> instruction: 0x4601ef74
   25a70:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   25a74:	cdp2	0, 9, cr15, cr14, cr9, {0}
   25a78:	strtmi	r9, [r8], -r6, lsl #18
   25a7c:	blx	fe6e3a12 <ftello64@plt+0xfe6dfe96>
   25a80:	ldrtmi	r4, [r9], -fp, lsl #16
   25a84:			; <UNDEFINED> instruction: 0xf7f94478
   25a88:	str	pc, [fp, r1, asr #29]!
   25a8c:	bl	ffae3a08 <ftello64@plt+0xffadfe8c>
   25a90:	andeq	pc, r2, sl, lsl #5
   25a94:	andeq	r0, r0, r8, lsl #8
   25a98:	andeq	sl, r1, r0, asr #22
   25a9c:	andeq	pc, r2, r6, asr r2	; <UNPREDICTABLE>
   25aa0:	andeq	r0, r0, r4, asr r4
   25aa4:	andeq	sl, r1, r6, lsl fp
   25aa8:			; <UNDEFINED> instruction: 0x0002f1b8
   25aac:	strdeq	sl, [r1], -r6
   25ab0:	strdeq	sl, [r1], -ip
   25ab4:	svcmi	0x00f0e92d
   25ab8:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
   25abc:	ldrmi	r8, [r7], -r2, lsl #22
   25ac0:	ldcmi	13, cr4, [ip], #748	; 0x2ec
   25ac4:	mrcmi	4, 5, r4, cr12, cr13, {3}
   25ac8:	rscsgt	pc, r0, #14614528	; 0xdf0000
   25acc:	stmdbpl	ip!, {r0, r4, r7, ip, sp, pc}
   25ad0:			; <UNDEFINED> instruction: 0x460d447e
   25ad4:	strls	r6, [pc], #-2084	; 25adc <ftello64@plt+0x21f60>
   25ad8:	streq	pc, [r0], #-79	; 0xffffffb1
   25adc:			; <UNDEFINED> instruction: 0x46044631
   25ae0:	andvs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   25ae4:	blcs	413b8 <ftello64@plt+0x3d83c>
   25ae8:	addshi	pc, r3, r0, asr #32
   25aec:			; <UNDEFINED> instruction: 0xf7de4620
   25af0:			; <UNDEFINED> instruction: 0x4620fa91
   25af4:	blx	ae3a76 <ftello64@plt+0xadfefa>
   25af8:	svcvs	0x00f3b9ef
   25afc:	ldrtmi	fp, [sl], -sp, lsr #3
   25b00:	strtmi	r4, [r0], -r9, lsr #12
   25b04:			; <UNDEFINED> instruction: 0xff00f7ff
   25b08:			; <UNDEFINED> instruction: 0xf7de4620
   25b0c:	bmi	feb64798 <ftello64@plt+0xfeb60c1c>
   25b10:	ldrbtmi	r4, [sl], #-2984	; 0xfffff458
   25b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25b18:	subsmi	r9, sl, pc, lsl #22
   25b1c:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
   25b20:	ldc	0, cr11, [sp], #68	; 0x44
   25b24:	pop	{r1, r8, r9, fp, pc}
   25b28:	ssub8mi	r8, sl, r0
   25b2c:	strtmi	r4, [r0], -r9, lsr #12
   25b30:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   25b34:	ldclvs	7, cr14, [r2, #928]!	; 0x3a0
   25b38:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   25b3c:	movwls	r2, #29440	; 0x7300
   25b40:	andcc	pc, r4, r8, asr #17
   25b44:	movwcc	lr, #35277	; 0x89cd
   25b48:	movwcc	lr, #10696	; 0x29c8
   25b4c:	movwcc	lr, #18888	; 0x49c8
   25b50:			; <UNDEFINED> instruction: 0xf0402a00
   25b54:	stccs	0, cr8, [r0, #-952]	; 0xfffffc48
   25b58:	blmi	fe6d9eb8 <ftello64@plt+0xfe6d633c>
   25b5c:	svceq	0x0000f1b9
   25b60:	andshi	pc, r0, sp, asr #17
   25b64:	beq	861fa0 <ftello64@plt+0x85e424>
   25b68:			; <UNDEFINED> instruction: 0xf10d447b
   25b6c:	ssatmi	r0, #18, ip, lsl #22
   25b70:	bcc	fe461398 <ftello64@plt+0xfe45d81c>
   25b74:	ldrbtmi	r4, [fp], #-2964	; 0xfffff46c
   25b78:	bcc	4613a0 <ftello64@plt+0x45d824>
   25b7c:	movwcs	fp, #12052	; 0x2f14
   25b80:	ldrmi	r2, [r8], r0, lsl #6
   25b84:			; <UNDEFINED> instruction: 0xf7dde008
   25b88:	strmi	lr, [r1], -r6, ror #29
   25b8c:	beq	4613f4 <ftello64@plt+0x45d878>
   25b90:	cdp2	0, 1, cr15, cr0, cr9, {0}
   25b94:	cmplt	r5, #2949120	; 0x2d0000
   25b98:			; <UNDEFINED> instruction: 0xf1052301
   25b9c:	movwls	r0, #9736	; 0x2608
   25ba0:	movwcs	r4, #1626	; 0x65a
   25ba4:	strtmi	r4, [r0], -r1, asr #12
   25ba8:	andge	pc, r4, sp, asr #17
   25bac:			; <UNDEFINED> instruction: 0xf7e49600
   25bb0:			; <UNDEFINED> instruction: 0x4607fa99
   25bb4:			; <UNDEFINED> instruction: 0xf0002800
   25bb8:	addlt	r8, r3, #165	; 0xa5
   25bbc:	mvnle	r2, r9, lsl #22
   25bc0:	ldrdcc	pc, [r0], -r9
   25bc4:	rscle	r2, r5, r0, lsl #22
   25bc8:	bne	fe461430 <ftello64@plt+0xfe45d8b4>
   25bcc:	andcs	r2, r0, r5, lsl #4
   25bd0:	bl	c63b4c <ftello64@plt+0xc5ffd0>
   25bd4:	ldrtmi	r9, [r8], -r5
   25bd8:	mrc	7, 5, APSR_nzcv, cr12, cr13, {6}
   25bdc:	ldrtmi	r9, [r1], -r5, lsl #22
   25be0:	ldrmi	r4, [r8], -r2, lsl #12
   25be4:	ldc2	0, cr15, [r4, #36]!	; 0x24
   25be8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   25bec:			; <UNDEFINED> instruction: 0xf8d9d1d4
   25bf0:			; <UNDEFINED> instruction: 0x464e305c
   25bf4:			; <UNDEFINED> instruction: 0x8010f8dd
   25bf8:	addle	r2, r5, r0, lsl #22
   25bfc:	blcs	414d0 <ftello64@plt+0x3d954>
   25c00:	blls	29a210 <ftello64@plt+0x296694>
   25c04:			; <UNDEFINED> instruction: 0xf43f2b00
   25c08:			; <UNDEFINED> instruction: 0x4640af7f
   25c0c:			; <UNDEFINED> instruction: 0xff1cf7fc
   25c10:	stmdbge	r6, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   25c14:	tsteq	fp, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   25c18:	andseq	pc, r9, #1073741827	; 0x40000003
   25c1c:	andls	r9, r0, #134217728	; 0x8000000
   25c20:	tsteq	sl, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   25c24:	movwls	sl, #6664	; 0x1a08
   25c28:	bleq	762064 <ftello64@plt+0x75e4e8>
   25c2c:			; <UNDEFINED> instruction: 0xf8cdab09
   25c30:			; <UNDEFINED> instruction: 0xf7deb00c
   25c34:	andcs	pc, r1, fp, ror #19
   25c38:	ldc	7, cr15, [r0], {221}	; 0xdd
   25c3c:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
   25c40:	mcr	7, 7, pc, cr0, cr13, {6}	; <UNPREDICTABLE>
   25c44:	blcs	4c870 <ftello64@plt+0x48cf4>
   25c48:	addshi	pc, r2, r0, asr #32
   25c4c:	ldrdcc	pc, [r8, -r6]
   25c50:	mulscs	r8, sp, r8
   25c54:			; <UNDEFINED> instruction: 0xd176429a
   25c58:	svclt	0x00182b07
   25c5c:	ldmdale	r3!, {r0, r8, r9, fp, sp}
   25c60:	mulscs	r9, sp, r8
   25c64:	ldrsbcc	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
   25c68:	mulle	r6, sl, r2
   25c6c:			; <UNDEFINED> instruction: 0xf7dd2001
   25c70:	ldmdbmi	r7, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}^
   25c74:			; <UNDEFINED> instruction: 0xf7dd4479
   25c78:			; <UNDEFINED> instruction: 0xf89deec6
   25c7c:			; <UNDEFINED> instruction: 0xf8d6201a
   25c80:	addsmi	r3, sl, #220	; 0xdc
   25c84:	andcs	sp, r1, r6
   25c88:	stcl	7, cr15, [r8], #-884	; 0xfffffc8c
   25c8c:	ldrbtmi	r4, [r9], #-2385	; 0xfffff6af
   25c90:	mrc	7, 5, APSR_nzcv, cr8, cr13, {6}
   25c94:	mulscs	fp, sp, r8
   25c98:	ldrdcc	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   25c9c:	mulle	r6, sl, r2
   25ca0:			; <UNDEFINED> instruction: 0xf7dd2001
   25ca4:	stmdbmi	ip, {r2, r3, r4, r6, sl, fp, sp, lr, pc}^
   25ca8:			; <UNDEFINED> instruction: 0xf7dd4479
   25cac:			; <UNDEFINED> instruction: 0xf89deeac
   25cb0:			; <UNDEFINED> instruction: 0xf8d6201c
   25cb4:	addsmi	r3, sl, #204	; 0xcc
   25cb8:	andcs	sp, r1, r6
   25cbc:	mcrr	7, 13, pc, lr, cr13	; <UNPREDICTABLE>
   25cc0:	ldrbtmi	r4, [r9], #-2374	; 0xfffff6ba
   25cc4:	mrc	7, 4, APSR_nzcv, cr14, cr13, {6}
   25cc8:			; <UNDEFINED> instruction: 0xf7dd2001
   25ccc:	ldmib	sp, {r3, r6, sl, fp, sp, lr, pc}^
   25cd0:			; <UNDEFINED> instruction: 0xf89d3108
   25cd4:	tstls	r0, r8, lsl r0
   25cd8:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
   25cdc:	mrc	7, 4, APSR_nzcv, cr2, cr13, {6}
   25ce0:	mulscc	r8, sp, r8
   25ce4:	ldmdble	r1, {r0, r8, r9, fp, sp}^
   25ce8:			; <UNDEFINED> instruction: 0xf7dd2001
   25cec:	ldmdbmi	sp!, {r3, r4, r5, sl, fp, sp, lr, pc}
   25cf0:			; <UNDEFINED> instruction: 0xf7dd4479
   25cf4:	ldrbt	lr, [r9], r8, lsl #29
   25cf8:	andcs	r4, r0, #87031808	; 0x5300000
   25cfc:			; <UNDEFINED> instruction: 0xf7e34620
   25d00:	bllt	1c644e4 <ftello64@plt+0x1c60968>
   25d04:	ldrdvs	pc, [r8], r9
   25d08:	bls	12e910 <ftello64@plt+0x12ad94>
   25d0c:	stmdbls	r8, {r5, r9, sl, lr}
   25d10:	andls	r9, r1, #0, 12
   25d14:			; <UNDEFINED> instruction: 0xf7fd461a
   25d18:	stmdals	r8, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   25d1c:	cdp2	7, 12, cr15, cr10, cr9, {7}
   25d20:	stmdbcs	r0, {r0, r1, r2, r8, fp, ip, pc}
   25d24:	strtmi	sp, [r0], -r8, ror #3
   25d28:	blx	1163cbc <ftello64@plt+0x1160140>
   25d2c:	movwls	r2, #29440	; 0x7300
   25d30:	movwcs	lr, #5936	; 0x1730
   25d34:	stccs	3, cr9, [r0, #-36]	; 0xffffffdc
   25d38:	svcge	0x000ff47f
   25d3c:	blcs	41610 <ftello64@plt+0x3da94>
   25d40:	svcge	0x0063f43f
   25d44:	andcs	lr, r1, r0, ror #13
   25d48:	stc	7, cr15, [r8], {221}	; 0xdd
   25d4c:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
   25d50:	mrc	7, 2, APSR_nzcv, cr8, cr13, {6}
   25d54:	ldrdcc	pc, [r8, -r6]
   25d58:	svclt	0x00182b07
   25d5c:	ldmle	r3!, {r0, r8, r9, fp, sp}
   25d60:	stmdbls	r7, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   25d64:			; <UNDEFINED> instruction: 0xf7e34620
   25d68:	movwcs	pc, #2597	; 0xa25	; <UNPREDICTABLE>
   25d6c:	ldr	r9, [r1, -r7, lsl #6]
   25d70:	stc2	0, cr15, [r8], {11}
   25d74:	addsmi	r9, r8, #9216	; 0x2400
   25d78:	svcge	0x0068f4ff
   25d7c:			; <UNDEFINED> instruction: 0xf7dd2001
   25d80:	ldmdbmi	sl, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   25d84:			; <UNDEFINED> instruction: 0xf7dd4479
   25d88:	smmlar	pc, lr, lr, lr	; <UNPREDICTABLE>
   25d8c:			; <UNDEFINED> instruction: 0xf7dd2001
   25d90:			; <UNDEFINED> instruction: 0xf89debe6
   25d94:			; <UNDEFINED> instruction: 0xf89d101b
   25d98:			; <UNDEFINED> instruction: 0xf89d301a
   25d9c:	tstls	r0, r9, lsl r0
   25da0:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
   25da4:	mcr	7, 1, pc, cr14, cr13, {6}	; <UNPREDICTABLE>
   25da8:			; <UNDEFINED> instruction: 0xf7dde79e
   25dac:	svclt	0x0000ea5c
   25db0:	ldrdeq	pc, [r2], -ip
   25db4:	andeq	r0, r0, r8, lsl #8
   25db8:	ldrdeq	pc, [r2], -r0
   25dbc:	andeq	r0, r0, r4, asr r4
   25dc0:	andeq	pc, r2, lr, lsl #1
   25dc4:	andeq	r4, r1, ip, ror #13
   25dc8:	strdeq	sl, [r1], -r2
   25dcc:	andeq	sl, r1, sl, asr r8
   25dd0:	andeq	fp, r1, r4, asr #25
   25dd4:	andeq	r7, r1, r6, ror #26
   25dd8:	andeq	r6, r1, r8, asr #14
   25ddc:	andeq	r4, r1, sl, lsr r7
   25de0:	andeq	sl, r1, r6, asr #15
   25de4:	andeq	sp, r1, ip, lsl #5
   25de8:	andeq	ip, r1, r6, asr #19
   25dec:	muleq	r1, r4, ip
   25df0:	andeq	sl, r1, sl, lsl #14
   25df4:			; <UNDEFINED> instruction: 0x460cb570
   25df8:			; <UNDEFINED> instruction: 0xf7de4605
   25dfc:	teqlt	r4, fp, lsl #18	; <UNPREDICTABLE>
   25e00:	strtmi	r4, [r8], -r1, lsr #12
   25e04:	andcs	r2, r1, #0, 6
   25e08:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   25e0c:			; <UNDEFINED> instruction: 0x4622e57c
   25e10:	tstcs	r1, r8, lsr #12
   25e14:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   25e18:	svclt	0x0000e440
   25e1c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   25e20:	addlt	fp, sl, r0, ror r5
   25e24:	ldrbtmi	r4, [ip], #3091	; 0xc13
   25e28:	strvs	lr, [lr, #-2525]	; 0xfffff623
   25e2c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   25e30:	stmdavs	r4!, {r8, sl, fp, ip, sp}
   25e34:			; <UNDEFINED> instruction: 0xf04f9409
   25e38:	cfstrsge	mvf0, [r3], {-0}
   25e3c:	strvs	lr, [r0], #-2509	; 0xfffff633
   25e40:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   25e44:	strcs	r9, [r0, #-1288]	; 0xfffffaf8
   25e48:	strpl	lr, [r3, #-2509]	; 0xfffff633
   25e4c:	strpl	lr, [r5, #-2509]	; 0xfffff633
   25e50:			; <UNDEFINED> instruction: 0xf7fd9507
   25e54:	bmi	265a50 <ftello64@plt+0x261ed4>
   25e58:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   25e5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25e60:	subsmi	r9, sl, r9, lsl #22
   25e64:	andlt	sp, sl, r1, lsl #2
   25e68:			; <UNDEFINED> instruction: 0xf7ddbd70
   25e6c:	svclt	0x0000e9fc
   25e70:	andeq	lr, r2, sl, ror sp
   25e74:	andeq	r0, r0, r8, lsl #8
   25e78:	andeq	lr, r2, r6, asr #26
   25e7c:	cfstr64ne	mvdx11, [r3], {56}	; 0x38
   25e80:	blmi	bd9f2c <ftello64@plt+0xbd63b0>
   25e84:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   25e88:	addmi	r6, r3, #1769472	; 0x1b0000
   25e8c:	stcmi	0, cr13, [ip, #-136]!	; 0xffffff78
   25e90:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   25e94:			; <UNDEFINED> instruction: 0xf009b14b
   25e98:	stmdavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25e9c:	andle	r4, r2, r3, lsl #5
   25ea0:			; <UNDEFINED> instruction: 0xf7dd4618
   25ea4:	movwcs	lr, #2742	; 0xab6
   25ea8:	strtmi	r6, [r0], -fp, lsr #32
   25eac:	stc2	0, cr15, [r2], {10}
   25eb0:	eorsle	r2, r9, r0, lsl #16
   25eb4:	andsle	r2, lr, r1, lsl #24
   25eb8:	eorle	r2, r3, r2, lsl #24
   25ebc:	strtmi	r4, [r0], -r1, lsr #18
   25ec0:			; <UNDEFINED> instruction: 0xf7dd4479
   25ec4:	blmi	8609fc <ftello64@plt+0x85ce80>
   25ec8:	andsvs	r4, r8, fp, ror r4
   25ecc:	blmi	812af4 <ftello64@plt+0x80ef78>
   25ed0:	andsvs	r4, ip, fp, ror r4
   25ed4:	ldcmi	13, cr11, [lr], {56}	; 0x38
   25ed8:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   25edc:	rscsle	r2, r9, r0, lsl #22
   25ee0:	blx	ff1e1f0e <ftello64@plt+0xff1de392>
   25ee4:	addmi	r6, r3, #2293760	; 0x230000
   25ee8:	ldrmi	sp, [r8], -r2
   25eec:	b	fe463e68 <ftello64@plt+0xfe4602ec>
   25ef0:	eorvs	r2, r3, r0, lsl #6
   25ef4:			; <UNDEFINED> instruction: 0x4620bd38
   25ef8:	bl	c63e74 <ftello64@plt+0xc602f8>
   25efc:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   25f00:			; <UNDEFINED> instruction: 0xe7e36018
   25f04:			; <UNDEFINED> instruction: 0xf7dd4620
   25f08:	blmi	520bb8 <ftello64@plt+0x51d03c>
   25f0c:	andsvs	r4, r8, fp, ror r4
   25f10:			; <UNDEFINED> instruction: 0xf7dde7dc
   25f14:	stmdavs	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   25f18:	b	ff363e94 <ftello64@plt+0xff360318>
   25f1c:	strmi	r4, [r2], -r1, lsr #12
   25f20:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   25f24:	stc2	0, cr15, [r2], {9}
   25f28:	bl	feb63ea4 <ftello64@plt+0xfeb60328>
   25f2c:			; <UNDEFINED> instruction: 0xf7dd6800
   25f30:	strmi	lr, [r1], -r2, asr #21
   25f34:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   25f38:	ldc2l	0, cr15, [r8], #-36	; 0xffffffdc
   25f3c:	andeq	pc, r2, r2, ror #6
   25f40:	strdeq	r0, [r3], -r8
   25f44:	andeq	r4, r1, r0, asr r9
   25f48:	andeq	r0, r3, r0, asr #1
   25f4c:	andeq	pc, r2, r8, lsl r3	; <UNPREDICTABLE>
   25f50:	strheq	r0, [r3], -r0	; <UNPREDICTABLE>
   25f54:	andeq	r0, r3, sl, lsl #1
   25f58:	andeq	r0, r3, ip, ror r0
   25f5c:			; <UNDEFINED> instruction: 0x0001a5b6
   25f60:	andeq	sl, r1, r2, lsl #11
   25f64:			; <UNDEFINED> instruction: 0x4615b538
   25f68:			; <UNDEFINED> instruction: 0xf7dd2200
   25f6c:	cmplt	r8, ip, lsr #20
   25f70:	tstcs	r1, sl, lsr #12
   25f74:			; <UNDEFINED> instruction: 0xf7dd4604
   25f78:			; <UNDEFINED> instruction: 0x4605eab6
   25f7c:	strtmi	fp, [r0], -r8, ror #2
   25f80:	stmia	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25f84:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   25f88:	eorcs	r4, sl, #8, 22	; 0x2000
   25f8c:	stmdami	r9, {r3, r8, fp, lr}
   25f90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25f94:			; <UNDEFINED> instruction: 0xf0094478
   25f98:	blmi	22560c <ftello64@plt+0x221a90>
   25f9c:	stmdbmi	r7, {r2, r3, r5, r9, sp}
   25fa0:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   25fa4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25fa8:	ldc2	0, cr15, [r2, #36]	; 0x24
   25fac:	andeq	sl, r1, ip, asr #17
   25fb0:	andeq	sl, r1, r2, lsr r6
   25fb4:	andeq	sl, r1, r4, asr #12
   25fb8:			; <UNDEFINED> instruction: 0x0001a8ba
   25fbc:	andeq	sl, r1, r0, lsr #12
   25fc0:	andeq	sl, r1, sl, lsr r6
   25fc4:	ldrbmi	lr, [r0, sp, lsr #18]!
   25fc8:			; <UNDEFINED> instruction: 0xf8df4616
   25fcc:	ldrmi	r2, [sp], -r8, lsl #8
   25fd0:	strcc	pc, [r4], #-2271	; 0xfffff721
   25fd4:	ldrbtmi	r2, [sl], #-2065	; 0xfffff7ef
   25fd8:			; <UNDEFINED> instruction: 0x4604b09c
   25fdc:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   25fe0:	tstls	fp, #1769472	; 0x1b0000
   25fe4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25fe8:	addshi	pc, r9, r0
   25fec:	movweq	pc, #16416	; 0x4020	; <UNPREDICTABLE>
   25ff0:	andsle	r2, r8, r0, lsl fp
   25ff4:	movweq	pc, #8224	; 0x2020	; <UNPREDICTABLE>
   25ff8:			; <UNDEFINED> instruction: 0xf0002b01
   25ffc:	ldmdacs	r3, {r0, r1, r2, r3, r4, r5, r7, pc}
   26000:	rscshi	pc, lr, r0
   26004:	svclt	0x00182816
   26008:	suble	r2, fp, r4, lsl #8
   2600c:	blmi	ffcb8be0 <ftello64@plt+0xffcb5064>
   26010:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26014:	blls	700084 <ftello64@plt+0x6fc508>
   26018:			; <UNDEFINED> instruction: 0xf040405a
   2601c:	strtmi	r8, [r0], -r2, lsr #3
   26020:	pop	{r2, r3, r4, ip, sp, pc}
   26024:	stmdavs	sl!, {r4, r5, r6, r7, r8, r9, sl, pc}^
   26028:			; <UNDEFINED> instruction: 0xf8d5a809
   2602c:	tstcs	r0, r8
   26030:	stmib	sp, {r0, r1, r3, r5, fp, sp, lr}^
   26034:	bmi	ffab103c <ftello64@plt+0xffaad4c0>
   26038:			; <UNDEFINED> instruction: 0xf7dd447a
   2603c:	strmi	lr, [r5], -r0, ror #23
   26040:			; <UNDEFINED> instruction: 0xf0402d00
   26044:	ldfcsd	f0, [r6], {1}
   26048:	bmi	ff9da178 <ftello64@plt+0xff9d65fc>
   2604c:	ldrtmi	sl, [fp], -r8, lsl #16
   26050:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   26054:	bl	ff4e3fd0 <ftello64@plt+0xff4e0454>
   26058:			; <UNDEFINED> instruction: 0xf0402800
   2605c:	strls	r8, [r7, #-388]	; 0xfffffe7c
   26060:			; <UNDEFINED> instruction: 0xf0002c13
   26064:			; <UNDEFINED> instruction: 0xf02480b5
   26068:	blcs	426c80 <ftello64@plt+0x423104>
   2606c:	addshi	pc, r3, r0
   26070:	streq	pc, [r2], #-36	; 0xffffffdc
   26074:			; <UNDEFINED> instruction: 0xf0402c01
   26078:	ldmdavs	r0!, {r0, r4, r7, r8, pc}
   2607c:	suble	r2, r2, r0, lsl #16
   26080:			; <UNDEFINED> instruction: 0x46034ad9
   26084:	stmdage	r7, {r8, sp}
   26088:			; <UNDEFINED> instruction: 0xf7dd447a
   2608c:			; <UNDEFINED> instruction: 0x4604ebb8
   26090:	stccs	8, cr9, [r0], {7}
   26094:	ldmib	sp, {r1, r3, r4, r5, r8, ip, lr, pc}^
   26098:			; <UNDEFINED> instruction: 0xf7dd1208
   2609c:	strmi	lr, [r4], -r8, asr #20
   260a0:	eors	r9, r3, r7, lsl #16
   260a4:			; <UNDEFINED> instruction: 0xf0116828
   260a8:	pkhbtmi	pc, r0, r7, lsl #22	; <UNPREDICTABLE>
   260ac:			; <UNDEFINED> instruction: 0xf0002800
   260b0:	stmdavs	ip!, {r0, r1, r4, r6, r7, pc}^
   260b4:	bmi	ff3778c8 <ftello64@plt+0xff373d4c>
   260b8:	tstcs	r0, r9, lsl #16
   260bc:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   260c0:	bl	fe76403c <ftello64@plt+0xfe7604c0>
   260c4:	strbmi	r4, [r0], -r4, lsl #12
   260c8:	ldm	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   260cc:			; <UNDEFINED> instruction: 0xf0116828
   260d0:	stmdacs	r0, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   260d4:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
   260d8:	cfstr32cs	mvfx2, [r0], {32}
   260dc:	adcshi	pc, r4, r0, asr #32
   260e0:	stmdage	r8, {r0, r1, r6, r7, r9, fp, lr}
   260e4:	tstcs	r0, fp, lsr r6
   260e8:			; <UNDEFINED> instruction: 0xf7dd447a
   260ec:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
   260f0:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   260f4:	stmdavc	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   260f8:			; <UNDEFINED> instruction: 0xf1b89007
   260fc:	svclt	0x00180f00
   26100:			; <UNDEFINED> instruction: 0xf0402f00
   26104:	ldrcs	r8, [lr], #-145	; 0xffffff6f
   26108:	strcs	pc, [r0], #-704	; 0xfffffd40
   2610c:	stmda	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26110:			; <UNDEFINED> instruction: 0xf7dd9808
   26114:	stmdals	r9, {r1, r2, r5, fp, sp, lr, pc}
   26118:	stmda	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2611c:	stmiavs	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   26120:	stmiavs	fp!, {r0, r3, fp, sp, pc}^
   26124:			; <UNDEFINED> instruction: 0xf8d52100
   26128:	stmib	sp, {r2, lr, pc}^
   2612c:	bmi	fec6ed38 <ftello64@plt+0xfec6b1bc>
   26130:	andgt	pc, r0, sp, asr #17
   26134:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
   26138:	bl	18640b4 <ftello64@plt+0x1860538>
   2613c:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   26140:	addhi	pc, r2, r0, asr #32
   26144:	stmdage	r8, {r2, r3, r5, r7, r9, fp, lr}
   26148:			; <UNDEFINED> instruction: 0x4629463b
   2614c:			; <UNDEFINED> instruction: 0xf7dd447a
   26150:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
   26154:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   26158:	strls	r2, [r7, #-3089]	; 0xfffff3ef
   2615c:	ldmdavs	r3!, {r7, r8, ip, lr, pc}
   26160:	suble	r2, r8, r0, lsl #22
   26164:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
   26168:	bmi	fe95a4a4 <ftello64@plt+0xfe956928>
   2616c:	andls	r4, r0, r9, lsr #12
   26170:	ldrbtmi	sl, [sl], #-2055	; 0xfffff7f9
   26174:	bl	10e40f0 <ftello64@plt+0x10e0574>
   26178:	str	r4, [r9, r4, lsl #12]
   2617c:	ldrdgt	pc, [r4], -r5
   26180:	bmi	fe8101ac <ftello64@plt+0xfe80c630>
   26184:	stmdavs	fp!, {r8, sp}
   26188:			; <UNDEFINED> instruction: 0xf8cd447a
   2618c:			; <UNDEFINED> instruction: 0xf7ddc000
   26190:			; <UNDEFINED> instruction: 0x4605eb36
   26194:	ldmdavs	r3!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
   26198:	ldmdavs	r0!, {r0, r1, r6, r8, r9, ip, sp, pc}^
   2619c:	adcsle	r2, r2, r0, lsl #16
   261a0:			; <UNDEFINED> instruction: 0x21004a98
   261a4:	stmdage	r7, {ip, pc}
   261a8:			; <UNDEFINED> instruction: 0xf7dd447a
   261ac:	strmi	lr, [r4], -r8, lsr #22
   261b0:			; <UNDEFINED> instruction: 0xf7dde76e
   261b4:	stmdacs	r0, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
   261b8:	bmi	fe51a6d8 <ftello64@plt+0xfe516b5c>
   261bc:	ldrtmi	r4, [fp], -r1, lsl #12
   261c0:	ldrbtmi	sl, [sl], #-2056	; 0xfffff7f8
   261c4:	bl	6e4140 <ftello64@plt+0x6e05c4>
   261c8:			; <UNDEFINED> instruction: 0xf0402800
   261cc:	andls	r8, r7, ip, asr #1
   261d0:	cmplt	fp, r3, lsr r8
   261d4:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
   261d8:	bmi	fe35a434 <ftello64@plt+0xfe3568b8>
   261dc:	andls	r2, r0, r0, lsl #2
   261e0:	ldrbtmi	sl, [sl], #-2055	; 0xfffff7f9
   261e4:	bl	2e4160 <ftello64@plt+0x2e05e4>
   261e8:	ldrb	r4, [r1, -r4, lsl #12]
   261ec:			; <UNDEFINED> instruction: 0x4618241e
   261f0:	strcs	pc, [r0], #-704	; 0xfffffd40
   261f4:	ldrcs	lr, [lr], #-1930	; 0xfffff876
   261f8:	vsubhn.i16	d20, q0, q12
   261fc:	str	r2, [r5, r0, lsl #8]
   26200:			; <UNDEFINED> instruction: 0xf0116828
   26204:	strmi	pc, [r0], r9, ror #20
   26208:	sbcsle	r2, r2, r0, lsl #16
   2620c:	strmi	r6, [r3], -sp, ror #16
   26210:	stmdage	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}
   26214:	strls	r2, [r0, #-256]	; 0xffffff00
   26218:			; <UNDEFINED> instruction: 0xf7dd447a
   2621c:			; <UNDEFINED> instruction: 0x4605eaf0
   26220:			; <UNDEFINED> instruction: 0xf7dc4640
   26224:	str	lr, [sl, r4, ror #31]
   26228:			; <UNDEFINED> instruction: 0xf7dc4638
   2622c:	andcc	lr, r7, lr, ror lr
   26230:	svceq	0x00d0ebb5
   26234:	ldrbeq	lr, [r0], #2639	; 0xa4f
   26238:	stmdacs	r7, {r0, r8, r9, ip, lr, pc}
   2623c:	ldrcs	sp, [lr], #-2070	; 0xfffff7ea
   26240:	vmlal.s8	<illegal reg q12.5>, d0, d7
   26244:	strb	r2, [r1, -r0, lsl #8]!
   26248:	cmncs	r3, r2, ror sl
   2624c:	ldrbtmi	r4, [sl], #-2162	; 0xfffff78e
   26250:	andscc	r4, r4, #120, 8	; 0x78000000
   26254:	stc2	0, cr15, [ip], #-36	; 0xffffffdc
   26258:	stmib	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2625c:			; <UNDEFINED> instruction: 0xf044b284
   26260:	stmdacs	r0, {sl, ip, sp, lr}
   26264:	svcge	0x0032f47f
   26268:	str	r4, [pc, -r4, lsl #12]!
   2626c:			; <UNDEFINED> instruction: 0xf7dc4640
   26270:	andcc	lr, r7, ip, asr lr
   26274:	svceq	0x00d0ebb5
   26278:	ldmibeq	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2627c:	stmdacs	r7, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   26280:	adcmi	sp, ip, #3620864	; 0x374000
   26284:	strmi	sp, [r9, #793]!	; 0x319
   26288:	bmi	195af94 <ftello64@plt+0x1957418>
   2628c:	ldrtmi	sl, [fp], -r7, lsl #16
   26290:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   26294:	andhi	pc, r0, sp, asr #17
   26298:	b	fec64214 <ftello64@plt+0xfec60698>
   2629c:	ldmdavs	r3!, {r2, r9, sl, lr}
   262a0:			; <UNDEFINED> instruction: 0xd00242bb
   262a4:			; <UNDEFINED> instruction: 0xf7dd4638
   262a8:	ldmdavs	r3!, {r2, r3, r6, r9, fp, sp, lr, pc}^
   262ac:			; <UNDEFINED> instruction: 0xf43f4543
   262b0:	strbmi	sl, [r0], -pc, ror #29
   262b4:	b	1164230 <ftello64@plt+0x11606b4>
   262b8:	smlattcs	r2, sl, r6, lr
   262bc:			; <UNDEFINED> instruction: 0xf7dc4638
   262c0:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   262c4:			; <UNDEFINED> instruction: 0xf10dd1df
   262c8:	blge	2a8b80 <ftello64@plt+0x2a5004>
   262cc:	andcs	r2, r5, r0, asr #4
   262d0:	smlsdls	r0, r1, r6, r4
   262d4:			; <UNDEFINED> instruction: 0xf7dc9305
   262d8:	blls	1a1fd8 <ftello64@plt+0x19e45c>
   262dc:	stmdacs	r0, {r2, r9, sl, lr}
   262e0:	bls	2da80c <ftello64@plt+0x2d6c90>
   262e4:	rsble	r4, fp, #-1610612726	; 0xa000000a
   262e8:	ldrbmi	r1, [r1], -ip, lsr #21
   262ec:	andeq	lr, r4, sl, lsl #22
   262f0:	mrc	7, 7, APSR_nzcv, cr4, cr12, {6}
   262f4:	movtcs	r4, #1570	; 0x622
   262f8:	ldrbmi	r2, [r0], -r0, lsl #2
   262fc:	svc	0x0048f7dc
   26300:	ldrbmi	r0, [r1], -sl, ror #1
   26304:			; <UNDEFINED> instruction: 0xf7dd2000
   26308:			; <UNDEFINED> instruction: 0x4607ebfc
   2630c:			; <UNDEFINED> instruction: 0x2102e7bb
   26310:			; <UNDEFINED> instruction: 0xf7dc4640
   26314:	stmdacs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   26318:	blge	2da9fc <ftello64@plt+0x2d6e80>
   2631c:	beq	b62758 <ftello64@plt+0xb5ebdc>
   26320:	ldrbmi	r2, [r1], -r0, asr #4
   26324:			; <UNDEFINED> instruction: 0xf8cd2005
   26328:			; <UNDEFINED> instruction: 0xf7dc8000
   2632c:			; <UNDEFINED> instruction: 0x4604ef14
   26330:			; <UNDEFINED> instruction: 0xd1b42800
   26334:	adcmi	r9, sl, #40960	; 0xa000
   26338:	bl	fe99ac20 <ftello64@plt+0xfe9970a4>
   2633c:	ldrbmi	r0, [r1], -r2, lsl #16
   26340:	andeq	lr, r8, sl, lsl #22
   26344:	mcr	7, 6, pc, cr10, cr12, {6}	; <UNPREDICTABLE>
   26348:	movtcs	r4, #1602	; 0x642
   2634c:	ldrbmi	r4, [r0], -r1, lsr #12
   26350:	svc	0x001ef7dc
   26354:	ldrbmi	r0, [r1], -sl, ror #1
   26358:			; <UNDEFINED> instruction: 0xf7dd4620
   2635c:	pkhtbmi	lr, r0, r2, asr #23
   26360:			; <UNDEFINED> instruction: 0xf7dce793
   26364:	bmi	be216c <ftello64@plt+0xbde5f0>
   26368:	stmdami	lr!, {r7, r8, sp}
   2636c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   26370:			; <UNDEFINED> instruction: 0xf0093214
   26374:	strmi	pc, [r9, #2973]!	; 0xb9d
   26378:			; <UNDEFINED> instruction: 0x2102d291
   2637c:	movwls	r4, #22080	; 0x5640
   26380:	mrc	7, 7, APSR_nzcv, cr4, cr12, {6}
   26384:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
   26388:	strb	sp, [r9, r9, lsl #3]
   2638c:	cmncs	fp, r6, lsr #20
   26390:	ldrbtmi	r4, [sl], #-2086	; 0xfffff7da
   26394:	andscc	r4, r4, #120, 8	; 0x78000000
   26398:	blx	fe2e23c6 <ftello64@plt+0xfe2de84a>
   2639c:	bicscs	r4, sp, r4, lsr #20
   263a0:	ldrbtmi	r4, [sl], #-2084	; 0xfffff7dc
   263a4:	andscc	r4, r4, #120, 8	; 0x78000000
   263a8:	blx	fe0e23d6 <ftello64@plt+0xfe0de85a>
   263ac:	adcscs	r4, sp, #34816	; 0x8800
   263b0:	stmdami	r3!, {r1, r5, r8, fp, lr}
   263b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   263b8:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   263bc:	blx	fe2623ea <ftello64@plt+0xfe25e86e>
   263c0:	adcscs	r4, r4, #32, 22	; 0x8000
   263c4:	stmdami	r1!, {r5, r8, fp, lr}
   263c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   263cc:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   263d0:	blx	1fe23fe <ftello64@plt+0x1fde882>
   263d4:	andeq	lr, r2, sl, asr #23
   263d8:	andeq	r0, r0, r8, lsl #8
   263dc:	muleq	r2, r0, fp
   263e0:	andeq	r7, r1, r4, asr #10
   263e4:	muleq	r1, r6, r5
   263e8:	andeq	sl, r1, ip, ror #12
   263ec:	andeq	sl, r1, r2, asr r5
   263f0:	andeq	sl, r1, r8, asr r5
   263f4:	andeq	r7, r1, r0, lsr #8
   263f8:	muleq	r1, ip, r4
   263fc:	strdeq	sl, [r1], -lr
   26400:	andeq	r7, r1, r8, lsl r4
   26404:	andeq	sl, r1, r0, lsr r5
   26408:	andeq	sl, r1, r6, lsr #8
   2640c:	andeq	sl, r1, sl, lsr #9
   26410:	ldrdeq	sl, [r1], -r4
   26414:	andeq	sl, r1, lr, lsl #12
   26418:	andeq	sl, r1, r4, ror r3
   2641c:	andeq	sl, r1, sl, lsr #8
   26420:	strdeq	sl, [r1], -r0
   26424:	andeq	sl, r1, r6, asr r2
   26428:	andeq	sl, r1, sl, asr #9
   2642c:	andeq	sl, r1, r0, lsr r2
   26430:			; <UNDEFINED> instruction: 0x0001a4ba
   26434:	andeq	sl, r1, r0, lsr #4
   26438:	andeq	sl, r1, r8, lsr #9
   2643c:	andeq	sl, r1, lr, lsl #4
   26440:	andeq	sl, r1, lr, ror #5
   26444:	muleq	r1, r4, r4
   26448:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   2644c:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   26450:	svcmi	0x00f0e92d
   26454:	bmi	fe3f7cb4 <ftello64@plt+0xfe3f4138>
   26458:	blmi	fe3f7ec0 <ftello64@plt+0xfe3f4344>
   2645c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   26460:	andeq	pc, r4, r0, lsr #32
   26464:			; <UNDEFINED> instruction: 0xf8dfb08f
   26468:	ldmpl	r3, {r2, r4, r5, r9, sp, pc}^
   2646c:	ldrbtmi	r2, [sl], #2064	; 0x810
   26470:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   26474:			; <UNDEFINED> instruction: 0xf04f930d
   26478:			; <UNDEFINED> instruction: 0xf04f0300
   2647c:			; <UNDEFINED> instruction: 0xf8dd0100
   26480:	stmib	sp, {r5, r6, ip, pc}^
   26484:	tstls	r5, r3, lsl #2
   26488:	mcrne	0, 3, sp, cr3, cr14, {0}
   2648c:	ldmdble	r1!, {r0, r8, r9, fp, sp}
   26490:			; <UNDEFINED> instruction: 0xf0002c12
   26494:			; <UNDEFINED> instruction: 0x4608809e
   26498:			; <UNDEFINED> instruction: 0xf7dc2704
   2649c:	stmdals	r5, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
   264a0:	mrc	7, 2, APSR_nzcv, cr14, cr12, {6}
   264a4:	strcs	pc, [r0, -r0, asr #5]
   264a8:			; <UNDEFINED> instruction: 0xf7dc9803
   264ac:	bmi	1f61e1c <ftello64@plt+0x1f5e2a0>
   264b0:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
   264b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   264b8:	subsmi	r9, sl, sp, lsl #22
   264bc:	rschi	pc, r7, r0, asr #32
   264c0:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
   264c4:	svchi	0x00f0e8bd
   264c8:	andvc	lr, r1, #3555328	; 0x364000
   264cc:			; <UNDEFINED> instruction: 0xf8d9a805
   264d0:	stmib	sp, {ip, sp}^
   264d4:	bmi	1d02cdc <ftello64@plt+0x1cff160>
   264d8:			; <UNDEFINED> instruction: 0xf7dd447a
   264dc:			; <UNDEFINED> instruction: 0x4607e990
   264e0:	rsble	r2, sp, r0, lsl #16
   264e4:	strmi	r9, [r8], -r4, lsl #18
   264e8:	mrc	7, 1, APSR_nzcv, cr10, cr12, {6}
   264ec:			; <UNDEFINED> instruction: 0xf7dc9805
   264f0:			; <UNDEFINED> instruction: 0xe7d9ee38
   264f4:			; <UNDEFINED> instruction: 0x3700e9d9
   264f8:	bmi	1b10514 <ftello64@plt+0x1b0c998>
   264fc:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   26500:	ldmdb	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26504:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   26508:	bmi	1a5acc0 <ftello64@plt+0x1a57144>
   2650c:	ldrtmi	r4, [r3], -r1, lsl #12
   26510:	ldrbtmi	sl, [sl], #-2052	; 0xfffff7fc
   26514:	ldmdb	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26518:	stmdbls	r4, {r0, r1, r2, r9, sl, lr}
   2651c:	mvnle	r2, r0, lsl #30
   26520:	stmdage	r3, {r0, r2, r9, fp, ip, pc}
   26524:	svc	0x0048f7dc
   26528:	stmdals	r4, {r0, r1, r2, r9, sl, lr}
   2652c:	mrc	7, 0, APSR_nzcv, cr8, cr12, {6}
   26530:			; <UNDEFINED> instruction: 0xf7dc9805
   26534:	svccs	0x0000ee16
   26538:	ldfcsd	f5, [r2], {182}	; 0xb6
   2653c:			; <UNDEFINED> instruction: 0xf04f9803
   26540:	andle	r0, pc, r5, lsl #4
   26544:			; <UNDEFINED> instruction: 0x3c01495a
   26548:			; <UNDEFINED> instruction: 0xf7ff4479
   2654c:	stccs	13, cr15, [r2], {11}
   26550:	stmible	r9!, {r3, r5, sp, lr}
   26554:	andcs	r4, r5, #1425408	; 0x15c000
   26558:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
   2655c:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   26560:	str	r6, [r1, r8, rrx]!
   26564:	ldrbtmi	r4, [r9], #-2388	; 0xfffff6ac
   26568:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   2656c:	andcs	r4, r5, #1359872	; 0x14c000
   26570:	sxtab16mi	r4, r3, r9, ror #8
   26574:			; <UNDEFINED> instruction: 0xf7ff9803
   26578:			; <UNDEFINED> instruction: 0x4604fcf5
   2657c:			; <UNDEFINED> instruction: 0xf7dc9803
   26580:	blmi	1421d48 <ftello64@plt+0x141e1cc>
   26584:			; <UNDEFINED> instruction: 0xf85a9703
   26588:	ldmvs	fp, {r0, r1, ip, sp}
   2658c:	strble	r0, [r6], #-1883	; 0xfffff8a5
   26590:	bge	2121b8 <ftello64@plt+0x20e63c>
   26594:	movwcs	r4, #1600	; 0x640
   26598:	movwls	r4, #26169	; 0x6639
   2659c:	blx	ce4570 <ftello64@plt+0xce09f4>
   265a0:	blcs	54d1c4 <ftello64@plt+0x549648>
   265a4:	ldrbmi	sp, [r8], -r7, asr #32
   265a8:			; <UNDEFINED> instruction: 0xf7dd278b
   265ac:	vmul.i<illegal width 8>	d30, d16, d2[2]
   265b0:	strtmi	r2, [r0], -r0, lsl #14
   265b4:	stmia	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   265b8:			; <UNDEFINED> instruction: 0xf7dd9806
   265bc:	ldrb	lr, [r3, -r2, asr #17]!
   265c0:	strmi	r4, [r1], -r0, asr #20
   265c4:	stmdage	r4, {r0, r1, r4, r5, r9, sl, lr}
   265c8:			; <UNDEFINED> instruction: 0xf7dd447a
   265cc:			; <UNDEFINED> instruction: 0x4607e918
   265d0:	stmdbge	r7, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
   265d4:			; <UNDEFINED> instruction: 0xf0004648
   265d8:	strmi	pc, [r7], -fp, asr #25
   265dc:	orrsle	r2, ip, r0, lsl #16
   265e0:	ldrdeq	pc, [r0], -r9
   265e4:			; <UNDEFINED> instruction: 0xf878f011
   265e8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   265ec:			; <UNDEFINED> instruction: 0xf8d9d03a
   265f0:			; <UNDEFINED> instruction: 0xf0110000
   265f4:	bllt	fe464a10 <ftello64@plt+0xfe460e94>
   265f8:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
   265fc:	ldrdvc	pc, [r4], -r9
   26600:	ldrbmi	sl, [fp], -r5, lsl #16
   26604:	strls	r2, [r0, -r0, lsl #2]
   26608:	ldm	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2660c:	ldrbmi	r4, [r8], -r7, lsl #12
   26610:	stcl	7, cr15, [ip, #880]!	; 0x370
   26614:	stmdals	r7, {r0, r1, r2, r4, r5, r6, r8, r9, ip, sp, pc}
   26618:	ldm	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2661c:	stmdami	fp!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   26620:			; <UNDEFINED> instruction: 0xf0094478
   26624:			; <UNDEFINED> instruction: 0x4620f95f
   26628:	stmia	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2662c:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   26630:			; <UNDEFINED> instruction: 0xf9bcf009
   26634:	stmdage	r6, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   26638:	andls	r4, r1, sl, lsr r6
   2663c:			; <UNDEFINED> instruction: 0x46594633
   26640:			; <UNDEFINED> instruction: 0xf8cd2001
   26644:			; <UNDEFINED> instruction: 0xf0009000
   26648:			; <UNDEFINED> instruction: 0x4607f91f
   2664c:			; <UNDEFINED> instruction: 0xf7dd4658
   26650:	svccs	0x0000e878
   26654:	blls	1dad10 <ftello64@plt+0x1d7194>
   26658:	movwmi	lr, #2501	; 0x9c5
   2665c:	bmi	7a02f4 <ftello64@plt+0x79c778>
   26660:			; <UNDEFINED> instruction: 0xe7cb447a
   26664:	svc	0x00e2f7dc
   26668:	stmdals	r7, {r3, r5, r6, r8, fp, ip, sp, pc}
   2666c:	stmda	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26670:	ldrb	r9, [r5, -r4, lsl #18]
   26674:			; <UNDEFINED> instruction: 0x46394a18
   26678:	stmdage	r4, {r0, r1, r2, r8, r9, fp, ip, pc}
   2667c:			; <UNDEFINED> instruction: 0xf7dd447a
   26680:			; <UNDEFINED> instruction: 0x4607e8be
   26684:	addlt	lr, r0, #52166656	; 0x31c0000
   26688:	strvc	pc, [r0, -r0, asr #32]
   2668c:			; <UNDEFINED> instruction: 0xf7dce7c3
   26690:	svclt	0x0000edea
   26694:	andeq	lr, r2, r2, asr #14
   26698:	andeq	r0, r0, r8, lsl #8
   2669c:	andeq	lr, r2, r2, lsr r7
   266a0:	andeq	lr, r2, lr, ror #13
   266a4:	andeq	r7, r1, r4, lsr #1
   266a8:	andeq	r7, r1, r2, lsr #1
   266ac:	ldrdeq	sl, [r1], -r6
   266b0:	andeq	r8, r1, ip, lsl r8
   266b4:	andeq	sl, r1, sl, lsl r2
   266b8:			; <UNDEFINED> instruction: 0x0001a7b6
   266bc:			; <UNDEFINED> instruction: 0x000145b0
   266c0:	andeq	r0, r0, r4, asr r4
   266c4:	andeq	sl, r1, r0, lsr #32
   266c8:	andeq	sl, r1, r2, asr #2
   266cc:	andeq	sl, r1, r0, asr #2
   266d0:	andeq	ip, r1, lr, asr #18
   266d4:	andeq	sl, r1, r8, lsr #1
   266d8:	andeq	r9, r1, ip, ror #30
   266dc:	ldmdacs	r1, {r1, r2, r6, r9, fp, lr}
   266e0:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
   266e4:	addlt	fp, r8, r0, ror r5
   266e8:			; <UNDEFINED> instruction: 0x460c58d3
   266ec:	movwls	r6, #30747	; 0x781b
   266f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   266f4:			; <UNDEFINED> instruction: 0xf020d031
   266f8:	blcs	427310 <ftello64@plt+0x423794>
   266fc:	mcrne	0, 2, sp, cr3, cr5, {0}
   26700:	ldmdble	fp!, {r1, r8, r9, fp, sp}
   26704:	tsteq	r2, #160, 2	; 0x28	; <UNPREDICTABLE>
   26708:	ldmdble	pc, {r0, r8, r9, fp, sp}^	; <UNPREDICTABLE>
   2670c:	svclt	0x00182816
   26710:	suble	r2, r6, r4, lsl #8
   26714:	blmi	e79004 <ftello64@plt+0xe75488>
   26718:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2671c:	blls	20078c <ftello64@plt+0x1fcc10>
   26720:	qdsuble	r4, sl, r7
   26724:	andlt	r4, r8, r0, lsr #12
   26728:	stmiavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   2672c:	stmiavs	sp, {r1, r2, fp, sp, pc}^
   26730:	stmdavs	r3!, {r8, sp}^
   26734:	strcs	lr, [r1, #-2509]	; 0xfffff633
   26738:	movwls	r4, #2610	; 0xa32
   2673c:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   26740:	ldmda	ip, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26744:	stccs	6, cr4, [r0], {4}
   26748:	stmdals	r6, {r2, r5, r6, r7, r8, ip, lr, pc}
   2674c:	svc	0x00e0f7dc
   26750:	stmdals	r6, {r2, r9, sl, lr}
   26754:	stc	7, cr15, [r4, #-880]	; 0xfffffc90
   26758:	ldmib	r4, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2675c:	stmdage	r6, {r0, r9, ip, sp}
   26760:	tstcs	r0, lr, lsl #18
   26764:	stmib	sp, {r0, r2, r5, r6, r7, fp, sp, lr}^
   26768:	bmi	9f2f70 <ftello64@plt+0x9ef3f4>
   2676c:	strpl	lr, [r2], -sp, asr #19
   26770:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   26774:	stmda	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26778:	strb	r4, [r4, r4, lsl #12]!
   2677c:	stmdage	r6, {r0, r1, r3, r6, r8, fp, sp, lr}
   26780:	strcs	lr, [r2, #-2516]	; 0xfffff62c
   26784:	stmdbvs	r6!, {r8, sp}
   26788:	stmdavs	r3!, {r2, r8, r9, ip, pc}^
   2678c:	strpl	lr, [r2], -sp, asr #19
   26790:	andcc	lr, r0, #3358720	; 0x334000
   26794:	stmdavs	r3!, {r0, r2, r3, r4, r9, fp, lr}
   26798:			; <UNDEFINED> instruction: 0xf7dd447a
   2679c:			; <UNDEFINED> instruction: 0x4604e830
   267a0:	stmdavs	r0!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   267a4:			; <UNDEFINED> instruction: 0xff98f010
   267a8:	bicslt	r4, r8, r5, lsl #12
   267ac:			; <UNDEFINED> instruction: 0x462b4a18
   267b0:	smlatbcs	r0, r0, r8, r6
   267b4:	ldrbtmi	r6, [sl], #-2148	; 0xfffff79c
   267b8:	stmdage	r6, {r0, ip, pc}
   267bc:			; <UNDEFINED> instruction: 0xf7dd9400
   267c0:			; <UNDEFINED> instruction: 0x4604e81e
   267c4:			; <UNDEFINED> instruction: 0xf7dc4628
   267c8:			; <UNDEFINED> instruction: 0xe7bced12
   267cc:			; <UNDEFINED> instruction: 0xf0106808
   267d0:	strmi	pc, [r5], -r3, lsl #31
   267d4:	bmi	412c9c <ftello64@plt+0x40f120>
   267d8:	stmiavs	r0!, {r0, r1, r3, r5, r9, sl, lr}
   267dc:	stmdavs	r4!, {r8, sp}^
   267e0:			; <UNDEFINED> instruction: 0xe7e9447a
   267e4:	svc	0x0022f7dc
   267e8:	adcle	r2, lr, r0, lsl #16
   267ec:			; <UNDEFINED> instruction: 0xf040b280
   267f0:	str	r7, [pc, r0, lsl #8]
   267f4:	ldc	7, cr15, [r6, #-880]!	; 0xfffffc90
   267f8:			; <UNDEFINED> instruction: 0x0002e4be
   267fc:	andeq	r0, r0, r8, lsl #8
   26800:	andeq	lr, r2, r8, lsl #9
   26804:	andeq	sl, r1, r8, rrx
   26808:	andeq	sl, r1, r8
   2680c:	andeq	sl, r1, r4, lsr r0
   26810:	andeq	sl, r1, r2, ror r0
   26814:	andeq	sl, r1, r0, lsr #32
   26818:			; <UNDEFINED> instruction: 0x4605b538
   2681c:			; <UNDEFINED> instruction: 0xf7dc2004
   26820:	bmi	5e16f8 <ftello64@plt+0x5ddb7c>
   26824:	movtlt	r4, #1146	; 0x47a
   26828:	svcvc	0x0080f5b5
   2682c:	tsteq	r3, pc, asr #32	; <UNPREDICTABLE>
   26830:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   26834:	andvc	r4, r1, r4, lsl #12
   26838:	ldmdble	fp, {r0, r1, r6, ip, sp, lr}
   2683c:	svcvc	0x00c0f5b5
   26840:			; <UNDEFINED> instruction: 0x2108bf95
   26844:	andcs	r2, r9, r9, lsl #2
   26848:	blmi	36e878 <ftello64@plt+0x36acfc>
   2684c:	rscvc	r7, r1, r0, lsr #1
   26850:	ldmvs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26854:	strle	r0, [r6], #-1883	; 0xfffff8a5
   26858:	eorcs	r4, r0, #34603008	; 0x2100000
   2685c:	ldrhtmi	lr, [r8], -sp
   26860:			; <UNDEFINED> instruction: 0xf7dd2000
   26864:	stmdami	r7, {r0, r2, r5, r8, fp, ip, sp, pc}
   26868:	strtmi	r2, [r1], -r4, lsl #4
   2686c:			; <UNDEFINED> instruction: 0xf0094478
   26870:	ubfx	pc, r1, #17, #18
   26874:	andcs	r2, r8, r7, lsl #2
   26878:	ldclt	7, cr14, [r8, #-924]!	; 0xfffffc64
   2687c:	andeq	lr, r2, ip, ror r3
   26880:	andeq	r0, r0, r4, asr r4
   26884:	andeq	sl, r1, r0, lsl r0
   26888:	svcmi	0x00f0e92d
   2688c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   26890:	strmi	r8, [ip], -r2, lsl #22
   26894:			; <UNDEFINED> instruction: 0x0650f8df
   26898:			; <UNDEFINED> instruction: 0xf8df2700
   2689c:	ldrbtmi	r1, [r8], #-1616	; 0xfffff9b0
   268a0:			; <UNDEFINED> instruction: 0xa64cf8df
   268a4:	stmdapl	r1, {r0, r1, r2, r3, r6, r7, ip, sp, pc}^
   268a8:	mrcls	0, 2, r2, cr10, cr2, {0}
   268ac:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   268b0:	ldrdls	pc, [ip, #-141]!	; 0xffffff73
   268b4:	cmpls	sp, r9, lsl #16
   268b8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   268bc:	strcs	lr, [r2, #-2509]	; 0xfffff633
   268c0:			; <UNDEFINED> instruction: 0x463144fa
   268c4:			; <UNDEFINED> instruction: 0xf8c99304
   268c8:			; <UNDEFINED> instruction: 0xf7f07000
   268cc:			; <UNDEFINED> instruction: 0xf8c8fb25
   268d0:	stmdacs	r0, {}	; <UNPREDICTABLE>
   268d4:	adchi	pc, r8, r0
   268d8:	svcge	0x000c6870
   268dc:	bl	964854 <ftello64@plt+0x960cd8>
   268e0:	stmiaeq	r0, {r0, r1, r2, ip, sp}^
   268e4:			; <UNDEFINED> instruction: 0xf7dc6038
   268e8:			; <UNDEFINED> instruction: 0x4605edb4
   268ec:			; <UNDEFINED> instruction: 0xf0002800
   268f0:	strls	r8, [r0], #-658	; 0xfffffd6e
   268f4:	ldmdavs	sl!, {r0, r9, sl, lr}
   268f8:	andcs	r4, r5, fp, lsr r6
   268fc:	stc	7, cr15, [sl], #-880	; 0xfffffc90
   26900:	stmdacs	r0, {r2, r9, sl, lr}
   26904:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   26908:	ldrdcc	pc, [r0], -r8
   2690c:	movwcc	r6, #30780	; 0x783c
   26910:	svceq	0x00d3ebb4
   26914:	bleq	ff521258 <ftello64@plt+0xff51d6dc>
   26918:	addhi	pc, sl, r0, asr #1
   2691c:			; <UNDEFINED> instruction: 0xf10007e3
   26920:	strmi	r8, [r3, #318]!	; 0x13e
   26924:	bl	fe95a944 <ftello64@plt+0xfe956dc8>
   26928:	bl	16715c <ftello64@plt+0x1635e0>
   2692c:	tstcs	r0, fp
   26930:	mrc	7, 6, APSR_nzcv, cr6, cr12, {6}
   26934:	ldrcc	pc, [ip, #2271]!	; 0x8df
   26938:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2693c:	ldmvs	fp, {r0, r2, r8, r9, ip, pc}
   26940:			; <UNDEFINED> instruction: 0xf1000758
   26944:	ldmvs	r0!, {r0, r2, r5, r8, pc}
   26948:			; <UNDEFINED> instruction: 0xf7dc2102
   2694c:	stmdacs	r0, {r4, sl, fp, sp, lr, pc}
   26950:	teqhi	lr, r0	; <UNPREDICTABLE>
   26954:	ldmvs	r0!, {r0, r6, r9, sl, lr}
   26958:	stmda	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2695c:			; <UNDEFINED> instruction: 0xf8d89b05
   26960:	ldmvs	fp, {lr}
   26964:	ldrbeq	r3, [r9, -r7, lsl #8]
   26968:	ldrbeq	lr, [r4], #2639	; 0xa4f
   2696c:			; <UNDEFINED> instruction: 0xf1004682
   26970:	stfcsd	f0, [r4], {40}	; 0x28
   26974:			; <UNDEFINED> instruction: 0xf89ad141
   26978:	blcs	f2980 <ftello64@plt+0xeee04>
   2697c:			; <UNDEFINED> instruction: 0xf89ad13d
   26980:	blcs	7298c <ftello64@plt+0x6ee10>
   26984:			; <UNDEFINED> instruction: 0xf89ad139
   26988:	blls	16e998 <ftello64@plt+0x16ae1c>
   2698c:	bcs	4621b4 <ftello64@plt+0x45e638>
   26990:	mulcs	r3, sl, r8
   26994:	andls	r6, r6, #10158080	; 0x9b0000
   26998:			; <UNDEFINED> instruction: 0xf100075a
   2699c:	mrc	1, 0, r8, cr8, cr1, {1}
   269a0:	blcc	2351e8 <ftello64@plt+0x23166c>
   269a4:	stmdale	r8!, {r1, r8, r9, fp, sp}
   269a8:	blcc	20d5c8 <ftello64@plt+0x209a4c>
   269ac:	stmdale	r4!, {r1, r8, r9, fp, sp}
   269b0:			; <UNDEFINED> instruction: 0xf91ef00e
   269b4:			; <UNDEFINED> instruction: 0x46826831
   269b8:	mcr2	7, 2, pc, cr2, cr13, {6}	; <UNPREDICTABLE>
   269bc:			; <UNDEFINED> instruction: 0x46042112
   269c0:			; <UNDEFINED> instruction: 0xf00e4650
   269c4:	bicslt	pc, r4, #1600	; 0x640
   269c8:	strne	pc, [ip, #-2271]!	; 0xfffff721
   269cc:			; <UNDEFINED> instruction: 0x46502214
   269d0:			; <UNDEFINED> instruction: 0xf00e4479
   269d4:	stmdbls	r2, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   269d8:			; <UNDEFINED> instruction: 0x46502214
   269dc:	ldc2	0, cr15, [ip, #-56]!	; 0xffffffc8
   269e0:	vst2.8	{d26,d28}, [pc]!
   269e4:	ldrbmi	r7, [r0], -r0, lsl #5
   269e8:			; <UNDEFINED> instruction: 0xf8faf00f
   269ec:			; <UNDEFINED> instruction: 0xf00e4650
   269f0:			; <UNDEFINED> instruction: 0x4628f831
   269f4:	bl	ffee496c <ftello64@plt+0xffee0df0>
   269f8:	strtmi	lr, [r8], -r5
   269fc:			; <UNDEFINED> instruction: 0xf7dc2406
   26a00:			; <UNDEFINED> instruction: 0xf2c0ebf6
   26a04:			; <UNDEFINED> instruction: 0xf8df2400
   26a08:			; <UNDEFINED> instruction: 0xf8df24f4
   26a0c:	ldrbtmi	r3, [sl], #-1248	; 0xfffffb20
   26a10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26a14:	subsmi	r9, sl, sp, asr #22
   26a18:	mvnshi	pc, r0, asr #32
   26a1c:	sublt	r4, pc, r0, lsr #12
   26a20:	blhi	e1d1c <ftello64@plt+0xde1a0>
   26a24:	svchi	0x00f0e8bd
   26a28:	vmls.i<illegal width 8>	d18, d0, d2[0]
   26a2c:	strb	r2, [sl, r0, lsl #8]!
   26a30:	ldrbcs	r4, [r9], #-1576	; 0xfffff9d8
   26a34:	bl	ff6e49ac <ftello64@plt+0xff6e0e30>
   26a38:	strcs	pc, [r0], #-704	; 0xfffffd40
   26a3c:	ldmvs	r1!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26a40:			; <UNDEFINED> instruction: 0xf7dd4650
   26a44:			; <UNDEFINED> instruction: 0xf8dffdfd
   26a48:	andscs	r1, r4, #184, 8	; 0xb8000000
   26a4c:	ldrbtmi	sl, [r9], #-3597	; 0xfffff1f3
   26a50:	ldrbmi	r4, [r0], -r4, lsl #12
   26a54:	stc2	0, cr15, [r0, #-56]	; 0xffffffc8
   26a58:	andscs	r9, r4, #32768	; 0x8000
   26a5c:			; <UNDEFINED> instruction: 0xf00e4650
   26a60:			; <UNDEFINED> instruction: 0x4650fcfb
   26a64:	vst1.8	{d20-d22}, [pc :256], r1
   26a68:			; <UNDEFINED> instruction: 0xf00f7280
   26a6c:			; <UNDEFINED> instruction: 0x4603f8b9
   26a70:			; <UNDEFINED> instruction: 0x469a4650
   26a74:			; <UNDEFINED> instruction: 0xffeef00d
   26a78:			; <UNDEFINED> instruction: 0xd1ba2c00
   26a7c:	ldmvs	fp, {r0, r2, r8, r9, fp, ip, pc}
   26a80:			; <UNDEFINED> instruction: 0xf100075b
   26a84:	mrc	0, 0, r8, cr8, cr6, {5}
   26a88:	andcs	r1, r0, #16, 20	; 0x10000
   26a8c:			; <UNDEFINED> instruction: 0xf7dc4638
   26a90:	strmi	lr, [r4], -lr, lsl #23
   26a94:			; <UNDEFINED> instruction: 0xf0402800
   26a98:			; <UNDEFINED> instruction: 0xf8df80a2
   26a9c:	andcs	r3, r4, #104, 8	; 0x68000000
   26aa0:	ldrbtmi	r6, [fp], #-2104	; 0xfffff7c8
   26aa4:	ldrmi	r9, [r9], -r7, lsl #6
   26aa8:	bl	fe4e4a20 <ftello64@plt+0xfe4e0ea4>
   26aac:			; <UNDEFINED> instruction: 0x465a6838
   26ab0:			; <UNDEFINED> instruction: 0xf7dc4629
   26ab4:	ldmdavs	r8!, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
   26ab8:			; <UNDEFINED> instruction: 0x46314652
   26abc:	bl	fe264a34 <ftello64@plt+0xfe260eb8>
   26ac0:	strtmi	r4, [r2], -r3, lsr #12
   26ac4:	ldmdavs	r8!, {r0, r2, r8, sp}
   26ac8:	mrc	7, 7, APSR_nzcv, cr8, cr12, {6}
   26acc:	beq	462334 <ftello64@plt+0x45e7b8>
   26ad0:	b	fe5e4a48 <ftello64@plt+0xfe5e0ecc>
   26ad4:	vtst.8	d18, d0, d15
   26ad8:	mrc	1, 0, r8, cr8, cr13, {7}
   26adc:	ldmdavs	r8!, {r4, r9, fp, ip}
   26ae0:	bl	e4a58 <ftello64@plt+0xe0edc>
   26ae4:	cdp	0, 1, cr9, cr8, cr2, {0}
   26ae8:			; <UNDEFINED> instruction: 0xf7dc0a10
   26aec:	stmdbls	r2, {r1, r3, r7, r9, fp, sp, lr, pc}
   26af0:	strtmi	r4, [r8], -r2, lsl #12
   26af4:	bl	11e4a6c <ftello64@plt+0x11e0ef0>
   26af8:			; <UNDEFINED> instruction: 0xf7dc6838
   26afc:	stmdals	r6, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   26b00:	mrc	7, 4, APSR_nzcv, cr10, cr12, {6}
   26b04:			; <UNDEFINED> instruction: 0xf0c04583
   26b08:	stmdals	r6, {r0, r1, r3, r4, r6, r7, r8, pc}
   26b0c:	mrc	7, 4, APSR_nzcv, cr4, cr12, {6}
   26b10:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx6
   26b14:			; <UNDEFINED> instruction: 0xf7dc0a10
   26b18:	addmi	lr, r6, #116, 20	; 0x74000
   26b1c:			; <UNDEFINED> instruction: 0x81bbf200
   26b20:	bl	feaf83ac <ftello64@plt+0xfeaf4830>
   26b24:	stmibne	r8!, {r1, r2, r9}
   26b28:	ldcl	7, cr15, [sl, #880]	; 0x370
   26b2c:	ldmvs	fp, {r0, r2, r8, r9, fp, ip, pc}
   26b30:	ldrbtle	r0, [pc], #-1884	; 26b38 <ftello64@plt+0x22fbc>
   26b34:	bleq	a62f70 <ftello64@plt+0xa5f3f4>
   26b38:	movwcs	r9, #2310	; 0x906
   26b3c:	ldrbmi	r2, [r8], -r7, lsl #4
   26b40:	stcl	7, cr15, [sl], {220}	; 0xdc
   26b44:	stmdacs	r0, {r2, r9, sl, lr}
   26b48:			; <UNDEFINED> instruction: 0xf8dbd169
   26b4c:	ldrtmi	r0, [r2], -r0
   26b50:			; <UNDEFINED> instruction: 0xf7dc4629
   26b54:	strmi	lr, [r4], -lr, ror #21
   26b58:			; <UNDEFINED> instruction: 0xf7dc4628
   26b5c:			; <UNDEFINED> instruction: 0x2c00eb48
   26b60:	stmdals	r4, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}
   26b64:	stmib	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26b68:	blx	fed0d77c <ftello64@plt+0xfed09c00>
   26b6c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   26b70:	vaddl.u8	<illegal reg q9.5>, d0, d7
   26b74:	addsmi	r0, sl, #536870924	; 0x2000000c
   26b78:	ldrbeq	lr, [r0, #2639]	; 0xa4f
   26b7c:	stmiami	r2!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   26b80:	ldrbcs	r4, [r9], #-1577	; 0xfffff9d7
   26b84:	strcs	pc, [r0], #-704	; 0xfffffd40
   26b88:			; <UNDEFINED> instruction: 0xf0084478
   26b8c:	udiv	sl, r3, lr
   26b90:			; <UNDEFINED> instruction: 0x465a48de
   26b94:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   26b98:			; <UNDEFINED> instruction: 0xff3cf008
   26b9c:	stclne	6, cr14, [r9], #-844	; 0xfffffcb4
   26ba0:			; <UNDEFINED> instruction: 0x4628465a
   26ba4:	b	fe6e4b1c <ftello64@plt+0xfe6e0fa0>
   26ba8:			; <UNDEFINED> instruction: 0x4628e6bb
   26bac:	bl	7e4b24 <ftello64@plt+0x7e0fa8>
   26bb0:			; <UNDEFINED> instruction: 0xf7dc4620
   26bb4:			; <UNDEFINED> instruction: 0x4601eed0
   26bb8:	ldrbtmi	r4, [r8], #-2261	; 0xfffff72b
   26bbc:	ldc2l	0, cr15, [sl, #32]!
   26bc0:	strmi	lr, [r1], -r1, lsr #14
   26bc4:			; <UNDEFINED> instruction: 0x462248d3
   26bc8:			; <UNDEFINED> instruction: 0xf0084478
   26bcc:	ldrb	pc, [r0], r3, lsr #30	; <UNPREDICTABLE>
   26bd0:	ldrtcs	r4, [fp], #-1576	; 0xfffff9d8
   26bd4:	bl	2e4b4c <ftello64@plt+0x2e0fd0>
   26bd8:	strcs	pc, [r0], #-704	; 0xfffffd40
   26bdc:			; <UNDEFINED> instruction: 0xf7dce713
   26be0:	mrc	14, 0, lr, cr8, cr10, {5}
   26be4:			; <UNDEFINED> instruction: 0x46021a10
   26be8:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
   26bec:	stc2l	0, cr15, [r2, #32]!
   26bf0:	stmiami	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   26bf4:			; <UNDEFINED> instruction: 0x46314652
   26bf8:			; <UNDEFINED> instruction: 0xf0084478
   26bfc:	strb	pc, [r2, -fp, lsl #30]	; <UNPREDICTABLE>
   26c00:	beq	462468 <ftello64@plt+0x45e8ec>
   26c04:	blx	feae4bc8 <ftello64@plt+0xfeae104c>
   26c08:	stmdals	r6, {r0, r1, r2, ip, pc}
   26c0c:			; <UNDEFINED> instruction: 0xf95ef7ef
   26c10:	strmi	r9, [r2], -r7, lsl #18
   26c14:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
   26c18:	cdp2	0, 6, cr15, cr4, cr8, {0}
   26c1c:			; <UNDEFINED> instruction: 0xf7dce6bf
   26c20:			; <UNDEFINED> instruction: 0x4601ee9a
   26c24:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
   26c28:	stc2l	0, cr15, [r4, #32]
   26c2c:			; <UNDEFINED> instruction: 0xf7dc4628
   26c30:	usat	lr, #8, lr, asr #21
   26c34:			; <UNDEFINED> instruction: 0x463248bc
   26c38:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   26c3c:	cdp2	0, 14, cr15, cr10, cr8, {0}
   26c40:			; <UNDEFINED> instruction: 0xf8dbe778
   26c44:			; <UNDEFINED> instruction: 0xf7dc0000
   26c48:			; <UNDEFINED> instruction: 0x4620eefa
   26c4c:	mcr	7, 4, pc, cr2, cr12, {6}	; <UNPREDICTABLE>
   26c50:	ldmmi	r6!, {r0, r9, sl, lr}
   26c54:			; <UNDEFINED> instruction: 0xf0084478
   26c58:	ldrb	pc, [r4], sp, lsr #27	; <UNPREDICTABLE>
   26c5c:	andcc	r0, r9, r8, rrx
   26c60:	bl	ffde4bd8 <ftello64@plt+0xffde105c>
   26c64:	stmdacs	r0, {r1, r2, r9, sl, lr}
   26c68:	tsthi	pc, r0	; <UNPREDICTABLE>
   26c6c:	blcs	4d880 <ftello64@plt+0x49d04>
   26c70:	blls	15ad80 <ftello64@plt+0x157204>
   26c74:	beq	2a3090 <ftello64@plt+0x29f514>
   26c78:	strtmi	r4, [sl], -r2, lsl #9
   26c7c:	movwls	r2, #5
   26c80:	blge	2f85cc <ftello64@plt+0x2f4a50>
   26c84:	b	19e4bfc <ftello64@plt+0x19e1080>
   26c88:	stmdacs	r0, {r7, r9, sl, lr}
   26c8c:	addshi	pc, r9, r0, asr #32
   26c90:	ldmvs	fp, {r0, r2, r8, r9, fp, ip, pc}
   26c94:			; <UNDEFINED> instruction: 0xf1000758
   26c98:	ldclne	0, cr8, [r3], #-532	; 0xfffffdec
   26c9c:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
   26ca0:	ldrmi	r9, [r9], -r0, lsl #10
   26ca4:			; <UNDEFINED> instruction: 0xf8db4642
   26ca8:	cdp	0, 0, cr0, cr8, cr0, {0}
   26cac:			; <UNDEFINED> instruction: 0x46533a10
   26cb0:	b	fe564c28 <ftello64@plt+0xfe5610ac>
   26cb4:	tstcs	r0, sl, lsr #12
   26cb8:	ldrbmi	r4, [r0], -r3, lsl #12
   26cbc:			; <UNDEFINED> instruction: 0xf7dc461d
   26cc0:			; <UNDEFINED> instruction: 0xf8dbed10
   26cc4:			; <UNDEFINED> instruction: 0xf7dc0000
   26cc8:	stccs	14, cr14, [r0, #-744]	; 0xfffffd18
   26ccc:	addhi	pc, r9, r0, asr #32
   26cd0:	blx	180d8ec <ftello64@plt+0x1809d70>
   26cd4:	eorsvc	pc, r2, r8, lsl #5
   26cd8:			; <UNDEFINED> instruction: 0x0759689b
   26cdc:	andcc	sp, r1, #1761607680	; 0x69000000
   26ce0:	andcs	r4, r0, r1, lsr r6
   26ce4:			; <UNDEFINED> instruction: 0xf7dc00d2
   26ce8:	eorsvs	lr, r8, r6, ror #29
   26cec:			; <UNDEFINED> instruction: 0xf0002800
   26cf0:			; <UNDEFINED> instruction: 0xf8c980a2
   26cf4:	str	r0, [r6], r0
   26cf8:	stmdals	r4, {r0, r6, r9, sl, lr}
   26cfc:	mcr	7, 3, pc, cr14, cr12, {6}	; <UNPREDICTABLE>
   26d00:	ldrdcc	pc, [r0], -r8
   26d04:	b	13f3928 <ftello64@plt+0x13efdac>
   26d08:			; <UNDEFINED> instruction: 0xf8cd08d3
   26d0c:	blx	fee46dc4 <ftello64@plt+0xfee43248>
   26d10:	ldmdbeq	fp, {r3, r7, r8, r9, ip, sp, lr, pc}^
   26d14:	svclt	0x00384545
   26d18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   26d1c:	svclt	0x00082800
   26d20:	teqlt	r3, r1, lsl #6
   26d24:	ldrcs	r4, [lr], #-1584	; 0xfffff9d0
   26d28:	b	1864ca0 <ftello64@plt+0x1861124>
   26d2c:	strcs	pc, [r0], #-704	; 0xfffffd40
   26d30:	strmi	lr, [r1], -r9, ror #12
   26d34:	ldrtmi	r4, [r0], -r2, asr #12
   26d38:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   26d3c:	b	8e4cb4 <ftello64@plt+0x8e1138>
   26d40:	mulge	r0, r6, r8
   26d44:	cmple	fp, r2, asr #11
   26d48:	ldrtmi	r9, [r5], #-2821	; 0xfffff4fb
   26d4c:	ldclne	8, cr6, [r3], #-616	; 0xfffffd98
   26d50:	strbtle	r0, [r7], #-1874	; 0xfffff8ae
   26d54:	andge	pc, r0, sp, asr #17
   26d58:			; <UNDEFINED> instruction: 0xf8db4652
   26d5c:	strtmi	r0, [r9], -r0
   26d60:	ldc	7, cr15, [sl, #880]	; 0x370
   26d64:			; <UNDEFINED> instruction: 0xf8db4680
   26d68:			; <UNDEFINED> instruction: 0xf7dc0000
   26d6c:			; <UNDEFINED> instruction: 0xf1b8ee68
   26d70:	cmnle	r9, r0, lsl #30
   26d74:			; <UNDEFINED> instruction: 0xf1aa9b05
   26d78:	ldmvs	fp, {r3, r9, fp}
   26d7c:	strbtle	r0, [ip], #-1883	; 0xfffff8a5
   26d80:	andcs	r4, r0, sl, lsr #12
   26d84:	andls	r4, r0, r3, asr r6
   26d88:	ldrtmi	r2, [r8], -r5, lsl #2
   26d8c:	stcl	7, cr15, [lr, #-880]	; 0xfffffc90
   26d90:	ldrtmi	r4, [r0], -r5, lsl #12
   26d94:	b	ae4d0c <ftello64@plt+0xae1190>
   26d98:	cmnle	r2, r0, lsl #26
   26d9c:			; <UNDEFINED> instruction: 0xf8c9683b
   26da0:	ldrt	r3, [r0], -r0
   26da4:	strtmi	r4, [sl], -r2, ror #16
   26da8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   26dac:	cdp2	0, 3, cr15, cr2, cr8, {0}
   26db0:	stmdami	r0!, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   26db4:	bne	46261c <ftello64@plt+0x45eaa0>
   26db8:			; <UNDEFINED> instruction: 0xf0084478
   26dbc:	ldmdavc	r2!, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   26dc0:			; <UNDEFINED> instruction: 0xf7dce78d
   26dc4:	strbmi	lr, [r4], -r8, asr #27
   26dc8:	ldmdami	fp, {r0, r9, sl, lr}^
   26dcc:			; <UNDEFINED> instruction: 0xf0084478
   26dd0:			; <UNDEFINED> instruction: 0xf8dbfcf1
   26dd4:			; <UNDEFINED> instruction: 0xf7dc0000
   26dd8:			; <UNDEFINED> instruction: 0x4630ee32
   26ddc:	b	1e4d54 <ftello64@plt+0x1e11d8>
   26de0:			; <UNDEFINED> instruction: 0x4628e611
   26de4:			; <UNDEFINED> instruction: 0xf7dc462c
   26de8:			; <UNDEFINED> instruction: 0x4601edb6
   26dec:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
   26df0:	stc2l	0, cr15, [r0], #32
   26df4:			; <UNDEFINED> instruction: 0xf7dc4630
   26df8:			; <UNDEFINED> instruction: 0xe604e9fa
   26dfc:	b	ce4d74 <ftello64@plt+0xce11f8>
   26e00:	ldrcs	r4, [lr], #-2127	; 0xfffff7b1
   26e04:	strcs	pc, [r0], #-704	; 0xfffffd40
   26e08:			; <UNDEFINED> instruction: 0xf0084478
   26e0c:			; <UNDEFINED> instruction: 0x4630fcd3
   26e10:	stmib	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26e14:			; <UNDEFINED> instruction: 0xf7dce5f7
   26e18:	strmi	lr, [r4], -sl, lsl #24
   26e1c:			; <UNDEFINED> instruction: 0xf43f2800
   26e20:			; <UNDEFINED> instruction: 0xe609adf2
   26e24:	ldrmi	r4, [r9], -r7, asr #16
   26e28:	movwls	r4, #9810	; 0x2652
   26e2c:			; <UNDEFINED> instruction: 0xf0084478
   26e30:	blls	e65fc <ftello64@plt+0xe2a80>
   26e34:			; <UNDEFINED> instruction: 0xf7dce78e
   26e38:			; <UNDEFINED> instruction: 0x4604ebfa
   26e3c:	vaddw.s8	<illegal reg q13.5>, q0, d8
   26e40:	ldrtmi	r2, [r0], -r0, lsl #8
   26e44:	ldmib	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26e48:			; <UNDEFINED> instruction: 0xf7dc4620
   26e4c:	strmi	lr, [r1], -r4, lsl #27
   26e50:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   26e54:	stc2	0, cr15, [lr], #32
   26e58:	ldmdami	ip!, {r0, r2, r4, r6, r7, r8, sl, sp, lr, pc}
   26e5c:			; <UNDEFINED> instruction: 0x46294652
   26e60:			; <UNDEFINED> instruction: 0xf0084478
   26e64:			; <UNDEFINED> instruction: 0xe78bfdd7
   26e68:	strbmi	r4, [r4], -r0, asr #12
   26e6c:	ldcl	7, cr15, [r2, #-880]!	; 0xfffffc90
   26e70:	ldmdami	r7!, {r0, r9, sl, lr}
   26e74:			; <UNDEFINED> instruction: 0xf0084478
   26e78:			; <UNDEFINED> instruction: 0x4630fc9d
   26e7c:	ldmib	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26e80:	strtmi	lr, [r8], -r1, asr #11
   26e84:			; <UNDEFINED> instruction: 0xf7dc462c
   26e88:	strmi	lr, [r1], -r6, ror #26
   26e8c:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   26e90:	ldc2	0, cr15, [r0], {8}
   26e94:	blls	220578 <ftello64@plt+0x21c9fc>
   26e98:	addvc	pc, r7, #1325400064	; 0x4f000000
   26e9c:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   26ea0:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   26ea4:			; <UNDEFINED> instruction: 0xf0084478
   26ea8:	pld	[ip, r3, lsl lr]
   26eac:	strmi	lr, [r4], -r0, asr #23
   26eb0:	vaddw.s8	<illegal reg q13.5>, q0, d8
   26eb4:			; <UNDEFINED> instruction: 0xf8db2400
   26eb8:			; <UNDEFINED> instruction: 0xf7dc0000
   26ebc:	str	lr, [r2, #3520]!	; 0xdc0
   26ec0:			; <UNDEFINED> instruction: 0xf44f9b07
   26ec4:	stmdbmi	r6!, {r1, r2, r7, r9, ip, sp, lr}
   26ec8:	movwcc	r4, #34854	; 0x8826
   26ecc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26ed0:	ldc2l	0, cr15, [lr, #32]!
   26ed4:	vqdmulh.s<illegal width 8>	d25, d0, d7
   26ed8:	stmdbmi	r3!, {r0, r2, r9, ip}
   26edc:	movwcc	r4, #34851	; 0x8823
   26ee0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26ee4:	ldc2l	0, cr15, [r4, #32]!
   26ee8:	andeq	lr, r2, r2, lsl #6
   26eec:	andeq	r0, r0, r8, lsl #8
   26ef0:	andeq	lr, r2, r0, ror #5
   26ef4:	andeq	r0, r0, r4, asr r4
   26ef8:	andeq	r9, r1, ip, asr #30
   26efc:	muleq	r2, r2, r1
   26f00:	andeq	r9, r1, lr, asr #29
   26f04:	andeq	sl, r1, lr, lsl #3
   26f08:	andeq	r9, r1, r0, lsl pc
   26f0c:	andeq	r9, r1, lr, lsr #26
   26f10:	ldrdeq	r9, [r1], -r6
   26f14:	andeq	r9, r1, r8, lsl sp
   26f18:	andeq	r9, r1, sl, ror #26
   26f1c:	andeq	r9, r1, ip, lsr sp
   26f20:	ldrdeq	r9, [r1], -lr
   26f24:	andeq	r9, r1, r2, lsr #28
   26f28:	strdeq	r9, [r1], -lr
   26f2c:	andeq	r9, r1, ip, lsl lr
   26f30:	andeq	r9, r1, lr, lsr sp
   26f34:	andeq	r9, r1, ip, ror #26
   26f38:	strdeq	r9, [r1], -ip
   26f3c:	andeq	r9, r1, lr, lsl #26
   26f40:	andeq	r9, r1, r4, asr sp
   26f44:	andeq	r9, r1, r8, asr #26
   26f48:	andeq	r9, r1, r6, ror #25
   26f4c:	andeq	r9, r1, r0, asr sp
   26f50:	andeq	r9, r1, r4, lsl sp
   26f54:	andeq	r9, r1, r6, lsr sp
   26f58:	andeq	r9, r1, r2, ror #21
   26f5c:	andeq	r9, r1, ip, asr fp
   26f60:			; <UNDEFINED> instruction: 0x00019ab8
   26f64:	strdeq	r9, [r1], -r6
   26f68:	andeq	r9, r1, r4, lsr #21
   26f6c:			; <UNDEFINED> instruction: 0x00019ab6
   26f70:	blmi	c79838 <ftello64@plt+0xc75cbc>
   26f74:	ldrblt	r4, [r0, #1146]!	; 0x47a
   26f78:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   26f7c:	strmi	fp, [r1], -r3, lsl #1
   26f80:	ldmdavs	fp, {r1, r4, sp}
   26f84:			; <UNDEFINED> instruction: 0xf04f9301
   26f88:	movwcs	r0, #768	; 0x300
   26f8c:			; <UNDEFINED> instruction: 0xf7ef602b
   26f90:	svcmi	0x002affc3
   26f94:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   26f98:			; <UNDEFINED> instruction: 0x4604d033
   26f9c:	stcl	7, cr15, [ip], #880	; 0x370
   26fa0:	ldmpl	pc!, {r0, r1, r2, r5, r9, fp, lr}	; <UNPREDICTABLE>
   26fa4:			; <UNDEFINED> instruction: 0x075a68bb
   26fa8:	strtle	r4, [r4], #-1542	; 0xfffff9fa
   26fac:	andcs	r1, r1, #1552	; 0x610
   26fb0:			; <UNDEFINED> instruction: 0xf7dc4630
   26fb4:	ldmvs	fp!, {r1, r4, r5, r7, fp, sp, lr, pc}
   26fb8:	strle	r0, [ip], #-1883	; 0xfffff8a5
   26fbc:	andcs	fp, r0, lr, lsr r3
   26fc0:	bmi	83f080 <ftello64@plt+0x83b504>
   26fc4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   26fc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26fcc:	subsmi	r9, sl, r1, lsl #22
   26fd0:	andlt	sp, r3, fp, lsl r1
   26fd4:			; <UNDEFINED> instruction: 0x4633bdf0
   26fd8:	strbtmi	r2, [r9], -r0, lsl #4
   26fdc:			; <UNDEFINED> instruction: 0xf7dc2004
   26fe0:	stmiblt	r8!, {r4, r6, sl, fp, sp, lr, pc}^
   26fe4:	stmdbls	r0, {r3, r4, fp, lr}
   26fe8:			; <UNDEFINED> instruction: 0xf0084478
   26fec:	stmdals	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   26ff0:	ldm	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26ff4:	ldmdami	r5, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26ff8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   26ffc:	ldc2l	0, cr15, [r2], #-32	; 0xffffffe0
   27000:	ldrdcs	lr, [r2], #-116	; 0xffffff8c
   27004:	andcs	pc, r0, r0, asr #5
   27008:			; <UNDEFINED> instruction: 0xf7dce7db
   2700c:	bmi	4614c4 <ftello64@plt+0x45d948>
   27010:	bicsne	pc, sp, r0, asr #4
   27014:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
   27018:	eorscc	r4, r4, #120, 8	; 0x78000000
   2701c:	stc2l	0, cr15, [r8, #-32]	; 0xffffffe0
   27020:	vst1.8	{d20-d21}, [pc]!
   27024:	stmdami	sp, {r1, r5, r6, r7, r8, ip, sp, lr}
   27028:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2702c:			; <UNDEFINED> instruction: 0xf008322c
   27030:	svclt	0x0000fd3f
   27034:	andeq	sp, r2, ip, lsr #24
   27038:	andeq	r0, r0, r8, lsl #8
   2703c:	andeq	sp, r2, ip, lsl #24
   27040:	andeq	r0, r0, r4, asr r4
   27044:	ldrdeq	sp, [r2], -sl
   27048:	andeq	r9, r1, r8, lsr #24
   2704c:	strdeq	r9, [r1], -r6
   27050:	andeq	r9, r1, sl, lsl ip
   27054:	andeq	r9, r1, ip, ror #18
   27058:	andeq	r9, r1, r8, lsl #24
   2705c:	andeq	r9, r1, sl, asr r9
   27060:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
   27064:	ldrmi	fp, [ip], -r2, lsl #1
   27068:	bls	1388bc <ftello64@plt+0x134d40>
   2706c:	andcs	r9, r0, r1
   27070:	strmi	r9, [sl], -r0, lsl #4
   27074:			; <UNDEFINED> instruction: 0xf7ff4621
   27078:	andlt	pc, r2, r7, lsl #24
   2707c:	andscs	fp, lr, r0, lsl sp
   27080:	andcs	pc, r0, r0, asr #5
   27084:	svclt	0x00004770
   27088:	svcmi	0x00f0e92d
   2708c:	bmi	1778ae0 <ftello64@plt+0x1774f64>
   27090:	blmi	17932b4 <ftello64@plt+0x178f738>
   27094:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
   27098:	cdpmi	6, 5, cr4, cr12, cr1, {4}
   2709c:	ldmpl	r3, {r1, r5, r7, r9, sl, lr}^
   270a0:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   270a4:			; <UNDEFINED> instruction: 0xf04f9305
   270a8:			; <UNDEFINED> instruction: 0xf7ee0300
   270ac:	strmi	pc, [r0], pc, ror #23
   270b0:			; <UNDEFINED> instruction: 0xf8dbb10c
   270b4:	ldrbmi	sl, [r0], -r0
   270b8:	ldc2l	0, cr15, [lr, #52]	; 0x34
   270bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   270c0:			; <UNDEFINED> instruction: 0xf00ed070
   270c4:			; <UNDEFINED> instruction: 0xf7eefed5
   270c8:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   270cc:	ldrbmi	sp, [r2], -r4, ror #2
   270d0:	strbmi	r4, [r0], -r9, lsr #12
   270d4:	stc2l	7, cr15, [lr], #-952	; 0xfffffc48
   270d8:	ldmpl	r3!, {r0, r2, r3, r6, r8, r9, fp, lr}^
   270dc:			; <UNDEFINED> instruction: 0x6090f8d3
   270e0:	eorsle	r2, pc, r0, lsl #28
   270e4:			; <UNDEFINED> instruction: 0xf04f2c01
   270e8:	strls	r0, [r4, -r0, lsl #14]
   270ec:	bl	31e6d0 <ftello64@plt+0x31ab54>
   270f0:	cdpge	4, 0, cr0, cr4, cr4, {4}
   270f4:	bleq	163528 <ftello64@plt+0x15f9ac>
   270f8:	stcne	8, cr15, [r4, #-336]	; 0xfffffeb0
   270fc:			; <UNDEFINED> instruction: 0xf0054630
   27100:	strmi	pc, [r3, #2505]!	; 0x9c9
   27104:	blls	15b8ec <ftello64@plt+0x157d70>
   27108:	tstcs	r0, sl, lsr #12
   2710c:			; <UNDEFINED> instruction: 0xf8cd4648
   27110:			; <UNDEFINED> instruction: 0xf7eca000
   27114:			; <UNDEFINED> instruction: 0x4604f8d7
   27118:			; <UNDEFINED> instruction: 0xf0059804
   2711c:			; <UNDEFINED> instruction: 0x4628f999
   27120:	ldc2	0, cr15, [r8], {13}
   27124:			; <UNDEFINED> instruction: 0xf1a4b14f
   27128:	ldmdbvs	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   2712c:			; <UNDEFINED> instruction: 0xf383fab3
   27130:	bcs	296a4 <ftello64@plt+0x25b28>
   27134:	movwcs	fp, #3848	; 0xf08
   27138:	adclt	fp, r3, #35840	; 0x8c00
   2713c:	eorle	r2, r1, sl, lsr fp
   27140:			; <UNDEFINED> instruction: 0xf7ed4638
   27144:			; <UNDEFINED> instruction: 0x4640f8bf
   27148:	blx	fee6510a <ftello64@plt+0xfee6158e>
   2714c:	blmi	bb9a18 <ftello64@plt+0xbb5e9c>
   27150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27154:	blls	1811c4 <ftello64@plt+0x17d648>
   27158:	cmple	r0, sl, asr r0
   2715c:	andlt	r4, r7, r0, lsr #12
   27160:	svchi	0x00f0e8bd
   27164:			; <UNDEFINED> instruction: 0xf7ed4628
   27168:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   2716c:			; <UNDEFINED> instruction: 0xf7edd0ba
   27170:	strtmi	pc, [r9], -r1, lsr #17
   27174:			; <UNDEFINED> instruction: 0xf7ed4607
   27178:	stccs	14, cr15, [r1], {19}
   2717c:	ldcle	6, cr9, [r6], #16
   27180:			; <UNDEFINED> instruction: 0xe7c14633
   27184:	andcs	r4, r5, #36, 18	; 0x90000
   27188:	ldrbtmi	r2, [r9], #-0
   2718c:			; <UNDEFINED> instruction: 0xf7dc4604
   27190:			; <UNDEFINED> instruction: 0xf008e852
   27194:	ldrb	pc, [r3, pc, lsl #22]	; <UNPREDICTABLE>
   27198:			; <UNDEFINED> instruction: 0xf00d4628
   2719c:	andcs	pc, r1, fp, asr ip	; <UNPREDICTABLE>
   271a0:	bl	ff1e5118 <ftello64@plt+0xff1e159c>
   271a4:	b	10e511c <ftello64@plt+0x10e15a0>
   271a8:	strmi	r4, [r4], -r5, lsl #12
   271ac:	vorr.i32	d27, #0	; 0x00000000
   271b0:	strtmi	r2, [ip], -r0, lsl #10
   271b4:	andcs	r4, r5, #409600	; 0x64000
   271b8:	ldrbtmi	r2, [r9], #-0
   271bc:			; <UNDEFINED> instruction: 0xf7dc4607
   271c0:			; <UNDEFINED> instruction: 0x4606e83a
   271c4:			; <UNDEFINED> instruction: 0xf00c4650
   271c8:	andls	pc, r3, r1, lsr #18
   271cc:			; <UNDEFINED> instruction: 0xf7dc4628
   271d0:	stmdbls	r3, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   271d4:	ldrtmi	r4, [r0], -r2, lsl #12
   271d8:	blx	ffb63200 <ftello64@plt+0xffb5f684>
   271dc:			; <UNDEFINED> instruction: 0x463be7b0
   271e0:	ldrtmi	r4, [r9], -sl, lsr #12
   271e4:			; <UNDEFINED> instruction: 0xf8cd4648
   271e8:			; <UNDEFINED> instruction: 0xf7eca000
   271ec:	strmi	pc, [r4], -fp, ror #16
   271f0:			; <UNDEFINED> instruction: 0xf0059804
   271f4:	strtmi	pc, [r8], -sp, lsr #18
   271f8:	stc2	0, cr15, [ip], #-52	; 0xffffffcc
   271fc:			; <UNDEFINED> instruction: 0xf7dce79d
   27200:	svclt	0x0000e832
   27204:	andeq	sp, r2, sl, lsl #22
   27208:	andeq	r0, r0, r8, lsl #8
   2720c:	andeq	sp, r2, r0, lsl #22
   27210:	andeq	r0, r0, r4, asr r4
   27214:	andeq	sp, r2, r0, asr sl
   27218:	strdeq	r9, [r1], -sl
   2721c:	andeq	r3, r1, lr, lsr pc
   27220:			; <UNDEFINED> instruction: 0x4606b570
   27224:	strmi	fp, [r8], -r2, lsl #1
   27228:	ldrmi	r4, [r4], -sp, lsl #12
   2722c:	ldmib	r8, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27230:			; <UNDEFINED> instruction: 0xf7db300a
   27234:	blmi	2e2c3c <ftello64@plt+0x2df0c0>
   27238:	rscscc	pc, pc, #79	; 0x4f
   2723c:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
   27240:	strls	r2, [r1, #-257]	; 0xfffffeff
   27244:			; <UNDEFINED> instruction: 0xf7dc4604
   27248:			; <UNDEFINED> instruction: 0x4630ea30
   2724c:			; <UNDEFINED> instruction: 0xf7f84621
   27250:	strtmi	pc, [r0], -sp, lsr #20
   27254:	pop	{r1, ip, sp, pc}
   27258:			; <UNDEFINED> instruction: 0xf7db4070
   2725c:	svclt	0x0000bfc5
   27260:	ldrdeq	r9, [r1], -sl
   27264:	mvnsmi	lr, sp, lsr #18
   27268:	strmi	fp, [ip], -r4, lsl #1
   2726c:			; <UNDEFINED> instruction: 0xf7ee4680
   27270:	strtmi	pc, [r1], -sp, lsl #22
   27274:	cdpmi	2, 3, cr2, cr9, cr1, {0}
   27278:			; <UNDEFINED> instruction: 0x4607447e
   2727c:			; <UNDEFINED> instruction: 0xf7ff2025
   27280:	strtmi	pc, [r0], -pc, asr #31
   27284:	ldc2l	0, cr15, [r8], #52	; 0x34
   27288:	suble	r2, r3, r0, lsl #16
   2728c:	movwcs	r4, #1541	; 0x605
   27290:	tstcs	r3, r1, lsl #4
   27294:	ldc2l	0, cr15, [r2, #-52]!	; 0xffffffcc
   27298:			; <UNDEFINED> instruction: 0xf00e4628
   2729c:			; <UNDEFINED> instruction: 0xf7eefde9
   272a0:	bllt	fe266254 <ftello64@plt+0xfe2626d8>
   272a4:	strtmi	r4, [r9], -r2, lsr #12
   272a8:			; <UNDEFINED> instruction: 0xf7ee4638
   272ac:	blmi	b660c0 <ftello64@plt+0xb62544>
   272b0:			; <UNDEFINED> instruction: 0xf8d358f3
   272b4:			; <UNDEFINED> instruction: 0xb1db3090
   272b8:	movwcs	r2, #1536	; 0x600
   272bc:	ldrmi	r4, [r9], -sl, lsr #12
   272c0:	strls	r4, [r0], #-1600	; 0xfffff9c0
   272c4:			; <UNDEFINED> instruction: 0xfffef7eb
   272c8:	strtmi	r4, [r8], -r3, lsl #12
   272cc:			; <UNDEFINED> instruction: 0xf00d461d
   272d0:	eorcs	pc, r6, r1, asr #23
   272d4:			; <UNDEFINED> instruction: 0xf954f7f8
   272d8:	blx	196528a <ftello64@plt+0x196170e>
   272dc:			; <UNDEFINED> instruction: 0xf7ec4630
   272e0:	shsub8mi	pc, r8, r1	; <UNPREDICTABLE>
   272e4:	blx	ffae52a4 <ftello64@plt+0xffae1728>
   272e8:	andlt	r4, r4, r8, lsr #12
   272ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   272f0:			; <UNDEFINED> instruction: 0xf7ed4628
   272f4:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   272f8:			; <UNDEFINED> instruction: 0xf7ecd0de
   272fc:			; <UNDEFINED> instruction: 0x4629ffdb
   27300:			; <UNDEFINED> instruction: 0xf7ed4606
   27304:	ldrb	pc, [r8, sp, asr #26]	; <UNPREDICTABLE>
   27308:			; <UNDEFINED> instruction: 0xf00d4628
   2730c:	andcs	pc, r1, r3, lsr #23
   27310:	bl	3e5288 <ftello64@plt+0x3e170c>
   27314:	stmib	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27318:	tstlt	r0, r5, lsl #12
   2731c:			; <UNDEFINED> instruction: 0xf045b285
   27320:	ldmdbmi	r0, {r8, sl, ip, sp, lr}
   27324:	andcs	r2, r0, r5, lsl #4
   27328:			; <UNDEFINED> instruction: 0x46064479
   2732c:	svc	0x0082f7db
   27330:	strtmi	r4, [r0], -r0, lsl #13
   27334:			; <UNDEFINED> instruction: 0xf86af00c
   27338:			; <UNDEFINED> instruction: 0xf7dc9003
   2733c:	stmdavs	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
   27340:	ldm	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27344:	strmi	r9, [r2], -r3, lsl #18
   27348:			; <UNDEFINED> instruction: 0xf0084640
   2734c:			; <UNDEFINED> instruction: 0x4621fa33
   27350:	eorcs	r2, r7, r1, lsl #4
   27354:			; <UNDEFINED> instruction: 0xff64f7ff
   27358:	svclt	0x0000e7c0
   2735c:	andeq	sp, r2, r8, lsr #18
   27360:	andeq	r0, r0, r4, asr r4
   27364:	ldrdeq	r3, [r1], -r0
   27368:	mvnsmi	lr, sp, lsr #18
   2736c:	stmdami	sl!, {r1, r2, r9, sl, lr}
   27370:	stceq	6, cr15, [r8, #-692]	; 0xfffffd4c
   27374:	vmlane.f64	d4, d13, d25
   27378:	stmiapl	r3, {r3, r4, r5, r6, sl, lr}^
   2737c:			; <UNDEFINED> instruction: 0xf8cd681b
   27380:			; <UNDEFINED> instruction: 0xf04f3804
   27384:	blmi	9a7f8c <ftello64@plt+0x9a4410>
   27388:	andsle	r4, r9, fp, ror r4
   2738c:	ldrmi	fp, [r4], -r4, asr #31
   27390:	streq	lr, [r5, #2820]	; 0xb04
   27394:			; <UNDEFINED> instruction: 0xf854dd06
   27398:	ldrtmi	r1, [r0], -r4, lsl #22
   2739c:			; <UNDEFINED> instruction: 0xff62f7ff
   273a0:	mvnsle	r4, ip, lsr #5
   273a4:	bmi	7ef3ac <ftello64@plt+0x7eb830>
   273a8:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   273ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   273b0:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   273b4:	qsuble	r4, sl, ip
   273b8:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
   273bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   273c0:			; <UNDEFINED> instruction: 0xac014a19
   273c4:	ldmpl	pc, {r3, r5, r7, r9, sl, lr}	; <UNPREDICTABLE>
   273c8:	strtmi	lr, [r0], -ip
   273cc:	stmdb	r8, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   273d0:	stclpl	14, cr1, [r2], #268	; 0x10c
   273d4:	tstle	r1, sl, lsl #20
   273d8:	ldrtmi	r4, [r0], -r1, lsr #12
   273dc:	andhi	pc, r3, r4, lsl #16
   273e0:			; <UNDEFINED> instruction: 0xff40f7ff
   273e4:	vst2.8	{d22-d23}, [pc :256], sl
   273e8:	strtmi	r6, [r0], -r0, lsl #2
   273ec:	mcr	7, 4, pc, cr14, cr11, {6}	; <UNPREDICTABLE>
   273f0:	sbcsle	r2, r8, r0, lsl #16
   273f4:	strcc	r7, [r1, #-2083]	; 0xfffff7dd
   273f8:	mvnle	r2, r0, lsl #22
   273fc:	andcs	r4, r5, #180224	; 0x2c000
   27400:	ldrbtmi	r2, [r9], #-0
   27404:	svc	0x0016f7db
   27408:			; <UNDEFINED> instruction: 0xf0084629
   2740c:	ldrdcs	pc, [r1], -r3
   27410:			; <UNDEFINED> instruction: 0xf7dbe7c9
   27414:	svclt	0x0000ef28
   27418:	andeq	sp, r2, r8, lsr #16
   2741c:	andeq	r0, r0, r8, lsl #8
   27420:	andeq	sp, r2, r8, lsl r8
   27424:	strdeq	sp, [r2], -r6
   27428:	andeq	r0, r0, ip, lsr #8
   2742c:	andeq	r9, r1, lr, lsl r9
   27430:	ldrbmi	lr, [r0, sp, lsr #18]!
   27434:	strmi	fp, [lr], -r2, lsl #1
   27438:			; <UNDEFINED> instruction: 0x46054691
   2743c:	blx	9e53fc <ftello64@plt+0x9e1880>
   27440:	ldrsbtge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   27444:			; <UNDEFINED> instruction: 0x460744fa
   27448:			; <UNDEFINED> instruction: 0xf7ee4630
   2744c:	ldmiblt	r0, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
   27450:			; <UNDEFINED> instruction: 0x4604493b
   27454:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   27458:	ldc2	0, cr15, [sl], #-52	; 0xffffffcc
   2745c:			; <UNDEFINED> instruction: 0xb1a84680
   27460:	strtmi	r4, [r2], -r1, lsl #12
   27464:			; <UNDEFINED> instruction: 0xf7ee4638
   27468:	blmi	de5f04 <ftello64@plt+0xde2388>
   2746c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   27470:			; <UNDEFINED> instruction: 0x6090f8d3
   27474:			; <UNDEFINED> instruction: 0x4628b396
   27478:	strbmi	r4, [r2], -fp, asr #12
   2747c:			; <UNDEFINED> instruction: 0xf7eb4621
   27480:	strmi	pc, [r5], -pc, ror #30
   27484:	andcs	lr, r1, r9, lsl r0
   27488:	b	14e5400 <ftello64@plt+0x14e1884>
   2748c:	stmia	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27490:	ldmiblt	r8!, {r0, r2, r9, sl, lr}^
   27494:	andcs	r4, r5, #44, 18	; 0xb0000
   27498:	ldrbtmi	r2, [r9], #-0
   2749c:			; <UNDEFINED> instruction: 0xf7db4680
   274a0:	strbmi	lr, [r4], -sl, asr #29
   274a4:			; <UNDEFINED> instruction: 0xf7dc4681
   274a8:	stmdavs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   274ac:	stmda	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   274b0:			; <UNDEFINED> instruction: 0x46024631
   274b4:			; <UNDEFINED> instruction: 0xf0084648
   274b8:			; <UNDEFINED> instruction: 0x4640f97d
   274bc:	blx	ff2e34f8 <ftello64@plt+0xff2df97c>
   274c0:			; <UNDEFINED> instruction: 0xf7ee4638
   274c4:			; <UNDEFINED> instruction: 0x4620f9fb
   274c8:	cdp2	7, 15, cr15, cr12, cr12, {7}
   274cc:	andlt	r4, r2, r8, lsr #12
   274d0:			; <UNDEFINED> instruction: 0x87f0e8bd
   274d4:			; <UNDEFINED> instruction: 0xf045b285
   274d8:	ldrb	r7, [fp, r0, lsl #10]
   274dc:			; <UNDEFINED> instruction: 0xf7ed4640
   274e0:			; <UNDEFINED> instruction: 0x4604fc71
   274e4:	strtmi	fp, [r8], -r0, asr #18
   274e8:	strbmi	r4, [r2], -fp, asr #12
   274ec:			; <UNDEFINED> instruction: 0xf7eb4621
   274f0:			; <UNDEFINED> instruction: 0x4605ff37
   274f4:	strb	r9, [r0, r1]!
   274f8:	cdp2	7, 13, cr15, cr12, cr12, {7}
   274fc:	strmi	r4, [r4], -r1, asr #12
   27500:	mcrr2	7, 14, pc, lr, cr13	; <UNPREDICTABLE>
   27504:	strbmi	r4, [fp], -r8, lsr #12
   27508:	ldrtmi	r4, [r1], -r2, asr #12
   2750c:			; <UNDEFINED> instruction: 0xff28f7eb
   27510:	stccs	6, cr4, [r0], {5}
   27514:	stmdbvs	r3!, {r0, r4, r6, r7, ip, lr, pc}
   27518:	sbcle	r2, lr, r0, lsl #22
   2751c:	andle	r1, r9, r3, asr #24
   27520:	teqcs	sl, #268435464	; 0x10000008
   27524:	movwcs	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   27528:	rscsvc	pc, pc, #70254592	; 0x4300000
   2752c:	svclt	0x00084291
   27530:	bfi	r4, sp, (invalid: 12:2)
   27534:	vbic.i32	d18, #655360	; 0x000a0000
   27538:	ldr	r2, [lr, r0, lsl #10]!
   2753c:	andeq	sp, r2, ip, asr r7
   27540:	andeq	r3, r1, r6, lsr r3
   27544:	andeq	r0, r0, r4, asr r4
   27548:	andeq	r9, r1, lr, lsr #17
   2754c:	mvnsmi	lr, #737280	; 0xb4000
   27550:	andsvs	r2, r4, r0, lsl #8
   27554:	mulsvs	ip, r0, r6
   27558:			; <UNDEFINED> instruction: 0x4605461f
   2755c:	stmda	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27560:			; <UNDEFINED> instruction: 0xf7db3002
   27564:	movwlt	lr, #36114	; 0x8d12
   27568:	strmi	r4, [r6], -r9, lsr #12
   2756c:	mrc	7, 2, APSR_nzcv, cr4, cr11, {6}
   27570:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   27574:			; <UNDEFINED> instruction: 0x4602881b
   27578:	andshi	r4, r3, r8, lsr #12
   2757c:	ldmda	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27580:			; <UNDEFINED> instruction: 0xf7db3005
   27584:	strmi	lr, [r1], r2, lsl #26
   27588:	strtmi	fp, [r9], -r0, asr #3
   2758c:	mcr	7, 2, pc, cr4, cr11, {6}	; <UNPREDICTABLE>
   27590:			; <UNDEFINED> instruction: 0xf8c84a10
   27594:	ldrbtmi	r6, [sl], #-0
   27598:	andls	pc, r0, r7, asr #17
   2759c:	ldmdavs	r0, {r0, r1, r9, sl, lr}
   275a0:	andsvs	r7, r8, r2, lsl r9
   275a4:			; <UNDEFINED> instruction: 0x4620711a
   275a8:	mvnshi	lr, #12386304	; 0xbd0000
   275ac:	ldmda	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   275b0:	stmdacs	r0, {r2, r9, sl, lr}
   275b4:			; <UNDEFINED> instruction: 0xf6c0d0f7
   275b8:	ldrb	r0, [r4, r0, lsl #8]!
   275bc:	ldmda	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   275c0:	tstlt	r8, r4, lsl #12
   275c4:	streq	pc, [r0], #-1728	; 0xfffff940
   275c8:			; <UNDEFINED> instruction: 0xf7db4630
   275cc:			; <UNDEFINED> instruction: 0xe7eaee10
   275d0:	andeq	fp, r1, r6, lsl #6
   275d4:	andeq	r9, r1, sl, asr #15
   275d8:	mvnsmi	lr, sp, lsr #18
   275dc:	rsble	r2, fp, r0, lsl #16
   275e0:	stmdavs	r2, {r0, r2, r4, r9, sl, lr}^
   275e4:			; <UNDEFINED> instruction: 0xf381fab1
   275e8:	bcc	38e20 <ftello64@plt+0x352a4>
   275ec:	b	13f8e10 <ftello64@plt+0x13f5294>
   275f0:	svclt	0x00181353
   275f4:	addsmi	r2, sl, #268435456	; 0x10000000
   275f8:	teqcs	ip, lr, asr r0
   275fc:			; <UNDEFINED> instruction: 0xf7dc2001
   27600:			; <UNDEFINED> instruction: 0x4606e876
   27604:	ldmvs	r8!, {r3, r5, r6, r7, r8, ip, sp, pc}
   27608:			; <UNDEFINED> instruction: 0x61b53c00
   2760c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   27610:	strvc	lr, [r0], #-2502	; 0xfffff63a
   27614:	ldmvs	sp!, {r7, r8, r9, ip, sp, pc}^
   27618:	eorsle	r2, ip, r0, lsl #26
   2761c:	strtmi	r4, [r8], r3, lsl #12
   27620:	and	r2, r2, r0, lsl #8
   27624:	adcmi	r3, ip, #16777216	; 0x1000000
   27628:	ldrmi	sp, [sl], -lr
   2762c:	ldmdavs	r1, {r2, r8, r9, ip, sp}
   27630:	mvnsle	r2, r0, lsl #18
   27634:	andsvs	r4, r6, r5, lsr #5
   27638:	strcc	fp, [r5, #-3998]	; 0xfffff062
   2763c:	adceq	r4, r9, r0, lsr #13
   27640:	ldrtmi	sp, [r0], -r4, lsl #18
   27644:	ldrhhi	lr, [r0, #141]!	; 0x8d
   27648:	adceq	r1, r9, r5, ror #26
   2764c:	stmia	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27650:			; <UNDEFINED> instruction: 0xf108b368
   27654:	stmib	r7, {r0, r8, r9}^
   27658:	addsmi	r0, sp, #8388608	; 0x800000
   2765c:	eorvs	pc, r4, r0, asr #16
   27660:	bl	5de24 <ftello64@plt+0x5a2a8>
   27664:	smlabbcs	r0, r8, r2, r0
   27668:			; <UNDEFINED> instruction: 0xf8423301
   2766c:	adcmi	r1, fp, #4, 30
   27670:			; <UNDEFINED> instruction: 0x4630d3fa
   27674:	ldrhhi	lr, [r0, #141]!	; 0x8d
   27678:	tstcs	r4, r3
   2767c:			; <UNDEFINED> instruction: 0xf7dc60f8
   27680:			; <UNDEFINED> instruction: 0x4604e836
   27684:	stmdacs	r0, {r3, r4, r5, r7, sp, lr}
   27688:	rscsvs	sp, r8, r5, asr #3
   2768c:			; <UNDEFINED> instruction: 0xf7db4630
   27690:	strtmi	lr, [r6], -lr, lsr #27
   27694:			; <UNDEFINED> instruction: 0x2114e7d5
   27698:	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2769c:	movwcs	fp, #20792	; 0x5138
   276a0:	rscsvs	r4, fp, r8, lsr #13
   276a4:	adcsvs	r4, r8, sp, lsl r6
   276a8:	andvs	r2, r6, r1, lsl #6
   276ac:			; <UNDEFINED> instruction: 0x4630e7d9
   276b0:			; <UNDEFINED> instruction: 0xf7db2600
   276b4:	bfi	lr, ip, (invalid: 27:4)
   276b8:	subscs	r4, lr, #4, 22	; 0x1000
   276bc:	stmdami	r5, {r2, r8, fp, lr}
   276c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   276c4:			; <UNDEFINED> instruction: 0xf7dc4478
   276c8:	svclt	0x0000ea4e
   276cc:	strdeq	r9, [r1], -r4
   276d0:	andeq	r9, r1, r6, lsr #13
   276d4:			; <UNDEFINED> instruction: 0x000196bc
   276d8:			; <UNDEFINED> instruction: 0x4616b5f8
   276dc:			; <UNDEFINED> instruction: 0x46054b1e
   276e0:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
   276e4:	movwcs	r6, #2076	; 0x81c
   276e8:	ldmdblt	r4, {r0, r1, r4, sp, lr}
   276ec:	stmdavs	r4!, {r1, r2, r3, sp, lr, pc}
   276f0:			; <UNDEFINED> instruction: 0xf104b164
   276f4:			; <UNDEFINED> instruction: 0x4629001c
   276f8:			; <UNDEFINED> instruction: 0xf9fcf008
   276fc:	rscsle	r2, r6, r0, lsl #16
   27700:	eoreq	pc, r3, r8, asr #4
   27704:	andeq	pc, r0, r0, asr #13
   27708:	ldcllt	0, cr6, [r8, #208]!	; 0xd0
   2770c:			; <UNDEFINED> instruction: 0xf7db4628
   27710:	eorcc	lr, r0, r8, ror #30
   27714:	ldc	7, cr15, [r8], #-876	; 0xfffffc94
   27718:			; <UNDEFINED> instruction: 0xb1a84604
   2771c:	andscc	r4, ip, r9, lsr #12
   27720:	mrc	7, 1, APSR_nzcv, cr14, cr11, {6}
   27724:	movwcs	r4, #2573	; 0xa0d
   27728:	ldrbtmi	r1, [sl], #-2815	; 0xfffff501
   2772c:	svclt	0x00184618
   27730:	eorsvs	r2, r4, r1, lsl #14
   27734:	rsbvs	r6, r7, r1, lsl r8
   27738:	eorvs	r6, r1, r4, lsl r0
   2773c:	movwcc	lr, #10692	; 0x29c4
   27740:	movwcc	lr, #18884	; 0x49c4
   27744:	ldflte	f6, [r8, #652]!	; 0x28c
   27748:	svc	0x0070f7db
   2774c:	sbcsle	r2, ip, r0, lsl #16
   27750:	andeq	pc, r0, r0, asr #13
   27754:	svclt	0x0000bdf8
   27758:	andeq	lr, r2, sl, lsr #17
   2775c:	andeq	lr, r2, r2, ror #16
   27760:	tstcs	r2, r0, asr #2
   27764:	strlt	r3, [r8, #-28]	; 0xffffffe4
   27768:	stmda	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2776c:			; <UNDEFINED> instruction: 0xf080fab0
   27770:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   27774:	svclt	0x00004770
   27778:	str	r2, [sp, -r1, lsl #4]!
   2777c:	str	r2, [fp, -r0, lsl #4]!
   27780:	stmdavs	r2, {r6, r8, r9, ip, sp, pc}
   27784:			; <UNDEFINED> instruction: 0x4604b510
   27788:			; <UNDEFINED> instruction: 0xb1636893
   2778c:	ldrsblt	r6, [r1, #-129]	; 0xffffff7f
   27790:	orreq	lr, r1, r3, lsl #22
   27794:			; <UNDEFINED> instruction: 0xf8532000
   27798:	adcmi	r2, r2, #4, 22	; 0x1000
   2779c:			; <UNDEFINED> instruction: 0xf843bf08
   277a0:	addmi	r0, fp, #4, 24	; 0x400
   277a4:	stmibvs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   277a8:			; <UNDEFINED> instruction: 0xf9a0f000
   277ac:			; <UNDEFINED> instruction: 0xf0006aa0
   277b0:	stmiavs	r0!, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   277b4:			; <UNDEFINED> instruction: 0xf7dcb118
   277b8:	movwcs	lr, #2068	; 0x814
   277bc:	blvs	183fa50 <ftello64@plt+0x183bed4>
   277c0:	ldc	7, cr15, [r4, #-876]	; 0xfffffc94
   277c4:			; <UNDEFINED> instruction: 0xf7db6ba0
   277c8:			; <UNDEFINED> instruction: 0x4620ed12
   277cc:			; <UNDEFINED> instruction: 0x4010e8bd
   277d0:	stclt	7, cr15, [sl, #-876]	; 0xfffffc94
   277d4:	svclt	0x00004770
   277d8:			; <UNDEFINED> instruction: 0x4604b538
   277dc:	smlabblt	r8, r0, sl, r6
   277e0:			; <UNDEFINED> instruction: 0xf984f000
   277e4:	andseq	pc, ip, #4, 2
   277e8:	msreq	CPSR_f, #4, 2
   277ec:	bgt	1f0bf4 <ftello64@plt+0x1ed078>
   277f0:	andeq	lr, r7, r3, lsl #17
   277f4:	ldflts	f6, [r8, #-916]!	; 0xfffffc6c
   277f8:			; <UNDEFINED> instruction: 0x4604b538
   277fc:	smlabtlt	r8, r0, r9, r6
   27800:			; <UNDEFINED> instruction: 0xf974f000
   27804:	eoreq	pc, r8, #4, 2
   27808:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
   2780c:	bgt	1f0c14 <ftello64@plt+0x1ed098>
   27810:	andeq	lr, r7, r3, lsl #17
   27814:	lfmlt	f6, 4, [r8, #-660]!	; 0xfffffd6c
   27818:	stmdavs	r0, {r4, r8, ip, sp, pc}
   2781c:	andscc	fp, ip, r0, lsl #2
   27820:	svclt	0x00004770
   27824:	cmpvs	r1, r0, lsl r1
   27828:	ldrbmi	r2, [r0, -r0]!
   2782c:			; <UNDEFINED> instruction: 0xf6c02049
   27830:	ldrbmi	r0, [r0, -r0]!
   27834:	ldrblt	fp, [r8, #472]!	; 0x1d8
   27838:	stmdavs	r3, {r1, r2, r9, sl, lr}
   2783c:	ldmvs	sl, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   27840:	ldmvs	r9, {r1, r5, r7, r8, ip, sp, pc}^
   27844:	strcs	fp, [r0], #-385	; 0xfffffe7f
   27848:	and	r4, r0, r7, lsr #12
   2784c:			; <UNDEFINED> instruction: 0xf852689a
   27850:			; <UNDEFINED> instruction: 0xb12d5024
   27854:	tstlt	r8, r8, lsr #17
   27858:	svc	0x00c2f7db
   2785c:	adcvs	r6, pc, r3, lsr r8	; <UNPREDICTABLE>
   27860:	strcc	r6, [r1], #-2266	; 0xfffff726
   27864:	ldmle	r1!, {r1, r5, r7, r9, lr}^
   27868:	stmdblt	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   2786c:			; <UNDEFINED> instruction: 0x4770bdf8
   27870:	vqdmulh.s<illegal width 8>	d20, d0, d5
   27874:	stmdbmi	r5, {r0, r1, r9, ip}
   27878:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   2787c:	tstcc	r0, #2030043136	; 0x79000000
   27880:			; <UNDEFINED> instruction: 0xf7dc4478
   27884:	svclt	0x0000e970
   27888:	andeq	r9, r1, sl, lsr r5
   2788c:	andeq	r9, r1, ip, ror #9
   27890:	andeq	r9, r1, ip, lsr #10
   27894:	mvnsmi	lr, sp, lsr #18
   27898:			; <UNDEFINED> instruction: 0xb1b46804
   2789c:	ldmdaeq	ip, {r2, r8, ip, sp, lr, pc}
   278a0:	tstcs	r2, lr, lsl #12
   278a4:			; <UNDEFINED> instruction: 0x46404617
   278a8:	svc	0x008ef7db
   278ac:	stmdbvs	r1!, {r3, r5, r6, r8, fp, ip, sp, pc}
   278b0:	stmdbvs	r3!, {r0, r6, r7, r8, ip, sp, pc}^
   278b4:	stmdblt	r3, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   278b8:	ldrtmi	r6, [r9], -r0, lsr #18
   278bc:	stc2	7, cr15, [r8], {220}	; 0xdc
   278c0:	movwcs	fp, #6928	; 0x1b10
   278c4:	cmnvs	r3, r5, lsl #12
   278c8:	strcs	lr, [r0, #-0]
   278cc:	pop	{r3, r5, r9, sl, lr}
   278d0:	blcs	48098 <ftello64@plt+0x4451c>
   278d4:	stmdbvs	r0!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   278d8:	blx	fff65852 <ftello64@plt+0xfff61cd6>
   278dc:			; <UNDEFINED> instruction: 0x4635bb30
   278e0:	ldrb	r6, [r3, r6, ror #2]!
   278e4:			; <UNDEFINED> instruction: 0xf7dc4640
   278e8:	msrvs	LR_irq, pc
   278ec:	mvnle	r2, r0, lsl #16
   278f0:	mrc	7, 4, APSR_nzcv, cr12, cr11, {6}
   278f4:	tstlt	r8, r5, lsl #12
   278f8:	streq	pc, [r0, #-1728]	; 0xfffff940
   278fc:			; <UNDEFINED> instruction: 0x46414811
   27900:			; <UNDEFINED> instruction: 0xf0074478
   27904:	strb	pc, [r1, r5, lsr #30]!	; <UNPREDICTABLE>
   27908:	mrc	7, 4, APSR_nzcv, cr0, cr11, {6}
   2790c:	teqlt	r8, r5, lsl #12
   27910:			; <UNDEFINED> instruction: 0xf043b283
   27914:	ldmdblt	pc, {r8, sl, sp, lr}	; <UNPREDICTABLE>
   27918:	andeq	pc, r1, #72, 4	; 0x80000004
   2791c:	smullsle	r4, r5, r3, r2
   27920:	strbmi	r4, [r1], -r9, lsl #16
   27924:			; <UNDEFINED> instruction: 0xf0074478
   27928:	bfi	pc, r3, (invalid: 30:15)	; <UNPREDICTABLE>
   2792c:	mrc	7, 3, APSR_nzcv, cr14, cr11, {6}
   27930:	tstlt	r8, r5, lsl #12
   27934:	streq	pc, [r0, #-1728]	; 0xfffff940
   27938:	strbmi	r4, [r1], -r4, lsl #16
   2793c:			; <UNDEFINED> instruction: 0xf0074478
   27940:	strb	pc, [r3, r7, lsl #30]	; <UNPREDICTABLE>
   27944:	andeq	r3, r1, r0, lsl #17
   27948:	andeq	r3, r1, ip, ror r8
   2794c:	andeq	r3, r1, r8, ror r8
   27950:			; <UNDEFINED> instruction: 0x4604b5f8
   27954:	andcs	r4, r1, pc, lsl #12
   27958:	ldrmi	r2, [r6], -ip, lsl #2
   2795c:			; <UNDEFINED> instruction: 0xf7db461d
   27960:	smlawtlt	r8, r6, lr, lr
   27964:	stmib	r0, {r0, r1, r5, fp, sp, lr}^
   27968:	eorvs	r6, r0, r1, lsl #10
   2796c:	ldcllt	0, cr6, [r8, #12]!
   27970:	eorsvs	r2, fp, r1, lsl #6
   27974:	svclt	0x0000bdf8
   27978:			; <UNDEFINED> instruction: 0x4606b5f0
   2797c:	addlt	r6, r3, r7, asr sl
   27980:	cmpeq	ip, r0, lsl #20
   27984:	sadd16mi	r2, r5, r4
   27988:	ldrtmi	r4, [sl], -r0, lsr #8
   2798c:	msreq	CPSR_f, r5, lsl #2
   27990:	andscs	fp, r4, #40, 30	; 0xa0
   27994:			; <UNDEFINED> instruction: 0xf7db9201
   27998:	svccs	0x0013ebf6
   2799c:	stmdble	r6, {r0, r4, r5, r9, fp, sp, lr}
   279a0:	movwcs	r4, #1036	; 0x40c
   279a4:	andcs	r6, r0, r3, ror #2
   279a8:	andlt	r8, r3, r0, lsr #7
   279ac:	bls	97174 <ftello64@plt+0x935f8>
   279b0:			; <UNDEFINED> instruction: 0xf1c24421
   279b4:	stmibne	r8, {r2, r4, r8, r9, sl}^
   279b8:	bl	fe46592c <ftello64@plt+0xfe461db0>
   279bc:			; <UNDEFINED> instruction: 0x463a6a30
   279c0:	strtmi	r2, [r0], #-256	; 0xffffff00
   279c4:	mcr	7, 4, pc, cr12, cr11, {6}	; <UNPREDICTABLE>
   279c8:			; <UNDEFINED> instruction: 0xf7db2010
   279cc:			; <UNDEFINED> instruction: 0xb198eade
   279d0:	svcvc	0x001cf855
   279d4:	blvs	ffcf01e0 <ftello64@plt+0xffcec664>
   279d8:	andvs	r6, r3, r9, ror #16
   279dc:	mvnsvs	r6, #135	; 0x87
   279e0:	and	r6, r1, r1, asr #1
   279e4:			; <UNDEFINED> instruction: 0x460a681b
   279e8:	blcs	2eb34 <ftello64@plt+0x2afb8>
   279ec:	bvs	c9c1dc <ftello64@plt+0xc98660>
   279f0:	strmi	r6, [ip], #-66	; 0xffffffbe
   279f4:	ldrb	r6, [r6, r2, ror #2]
   279f8:	mrc	7, 0, APSR_nzcv, cr8, cr11, {6}
   279fc:	sbcsle	r2, r4, r0, lsl #16
   27a00:	andeq	pc, r0, r0, asr #13
   27a04:	svclt	0x0000e7d1
   27a08:	bllt	501d1c <ftello64@plt+0x4fe1a0>
   27a0c:			; <UNDEFINED> instruction: 0x460eb570
   27a10:	ldrdcc	lr, [r0, -r0]
   27a14:			; <UNDEFINED> instruction: 0x46044615
   27a18:	ldmne	sl, {r7, fp, sp, lr}
   27a1c:	andle	r4, r9, #-1610612728	; 0xa0000008
   27a20:			; <UNDEFINED> instruction: 0x46314418
   27a24:			; <UNDEFINED> instruction: 0xb1ae462a
   27a28:	bl	feb6599c <ftello64@plt+0xfeb61e20>
   27a2c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
   27a30:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
   27a34:	orrvs	pc, r0, #20971520	; 0x1400000
   27a38:	rsbvs	r4, r1, r9, lsl r4
   27a3c:	mcr	7, 6, pc, cr10, cr11, {6}	; <UNPREDICTABLE>
   27a40:	stmdavs	r3!, {r3, r4, r6, r8, ip, sp, pc}
   27a44:	adcvs	r4, r0, r1, lsr r6
   27a48:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   27a4c:	mvnle	r2, r0, lsl #28
   27a50:	ldrbmi	lr, [r0, -r0]!
   27a54:	mcr	7, 2, pc, cr4, cr11, {6}	; <UNPREDICTABLE>
   27a58:	movwcs	lr, #6120	; 0x17e8
   27a5c:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
   27a60:	addlt	fp, r3, r0, lsl #10
   27a64:	ldrd	pc, [r0], #-143	; 0xffffff71
   27a68:			; <UNDEFINED> instruction: 0xf8df460b
   27a6c:	andcs	ip, r4, #64	; 0x40
   27a70:			; <UNDEFINED> instruction: 0x466944fe
   27a74:			; <UNDEFINED> instruction: 0xf85eba1b
   27a78:			; <UNDEFINED> instruction: 0xf8dcc00c
   27a7c:			; <UNDEFINED> instruction: 0xf8cdc000
   27a80:			; <UNDEFINED> instruction: 0xf04fc004
   27a84:	movwls	r0, #3072	; 0xc00
   27a88:			; <UNDEFINED> instruction: 0xffbef7ff
   27a8c:	blmi	1fa2b4 <ftello64@plt+0x1f6738>
   27a90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27a94:	blls	81b04 <ftello64@plt+0x7df88>
   27a98:	qaddle	r4, sl, r2
   27a9c:			; <UNDEFINED> instruction: 0xf85db003
   27aa0:	pld	[fp, r4, lsl #22]
   27aa4:	svclt	0x0000ebe0
   27aa8:	andeq	sp, r2, r0, lsr r1
   27aac:	andeq	r0, r0, r8, lsl #8
   27ab0:	andeq	sp, r2, r0, lsl r1
   27ab4:			; <UNDEFINED> instruction: 0x460fb5f8
   27ab8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
   27abc:	andvs	r2, r4, r8, asr r1
   27ac0:	ldrmi	r2, [r6], -r1
   27ac4:	mrc	7, 0, APSR_nzcv, cr2, cr11, {6}
   27ac8:	ldmib	sp, {r3, r6, r8, ip, sp, pc}^
   27acc:	strmi	r1, [r3], -r6, lsl #4
   27ad0:	stmib	r3, {r5, r9, sl, lr}^
   27ad4:	eorvs	r7, fp, r0, lsl #12
   27ad8:	andne	lr, r2, #3194880	; 0x30c000
   27adc:			; <UNDEFINED> instruction: 0xf7dbbdf8
   27ae0:	stmdacs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
   27ae4:			; <UNDEFINED> instruction: 0xf6c0d0fa
   27ae8:	ldcllt	0, cr0, [r8]
   27aec:	ldrblt	fp, [r0, #-888]!	; 0xfffffc88
   27af0:	stcvs	6, cr4, [r5, #-16]
   27af4:	ldmib	r5, {r0, r2, r3, r4, r5, r8, ip, sp, pc}^
   27af8:	bllt	12e8708 <ftello64@plt+0x12e4b8c>
   27afc:	movwcs	r6, #4267	; 0x10ab
   27b00:			; <UNDEFINED> instruction: 0xf7db60eb
   27b04:	bvs	8628dc <ftello64@plt+0x85ed60>
   27b08:	bl	1c65a7c <ftello64@plt+0x1c61f00>
   27b0c:			; <UNDEFINED> instruction: 0xf7db6920
   27b10:	bvs	19228d0 <ftello64@plt+0x191ed54>
   27b14:	svclt	0x00c42b00
   27b18:	strtmi	r2, [lr], -r0, lsl #10
   27b1c:	bvs	fe91ef48 <ftello64@plt+0xfe91b3cc>
   27b20:	strtmi	r3, [fp], #-1537	; 0xfffff9ff
   27b24:	ldmvs	r8, {r2, r4, r8, sl, ip, sp}
   27b28:	bl	1865a9c <ftello64@plt+0x1861f20>
   27b2c:	addsmi	r6, lr, #405504	; 0x63000
   27b30:	bvs	fe85eb0c <ftello64@plt+0xfe85af90>
   27b34:	bl	16e5aa8 <ftello64@plt+0x16e1f2c>
   27b38:			; <UNDEFINED> instruction: 0xf7db6b20
   27b3c:	stmdavs	r0!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
   27b40:	bl	1565ab4 <ftello64@plt+0x1561f38>
   27b44:	pop	{r5, r9, sl, lr}
   27b48:			; <UNDEFINED> instruction: 0xf7db4070
   27b4c:	ldrbmi	fp, [r0, -sp, asr #22]!
   27b50:	bl	1365ac4 <ftello64@plt+0x1361f48>
   27b54:	ldrmi	r2, [r8], -r0, lsl #6
   27b58:	ldrb	r6, [r2, fp, lsr #1]
   27b5c:	svcmi	0x00f0e92d
   27b60:	strmi	fp, [r4], -r9, lsl #1
   27b64:	andls	r4, r1, sp, lsl #12
   27b68:			; <UNDEFINED> instruction: 0x0634f8df
   27b6c:			; <UNDEFINED> instruction: 0x1634f8df
   27b70:	stmdapl	r1, {r3, r4, r5, r6, sl, lr}^
   27b74:	stmdavs	r9, {sp}
   27b78:			; <UNDEFINED> instruction: 0xf04f9107
   27b7c:	eorvs	r0, r0, r0, lsl #2
   27b80:	andcs	r2, r1, r8, asr r1
   27b84:	movwcs	lr, #10701	; 0x29cd
   27b88:	ldc	7, cr15, [r0, #876]!	; 0x36c
   27b8c:			; <UNDEFINED> instruction: 0xf0002800
   27b90:			; <UNDEFINED> instruction: 0x460482f3
   27b94:			; <UNDEFINED> instruction: 0x21206868
   27b98:	mvnvs	r3, r1
   27b9c:	stc	7, cr15, [r6, #876]!	; 0x36c
   27ba0:	stmdacs	r0, {r5, r9, sp, lr}
   27ba4:	eorhi	pc, r9, #0
   27ba8:	rsbvs	r6, r0, #168, 16	; 0xa80000
   27bac:			; <UNDEFINED> instruction: 0xf0402800
   27bb0:	stmiavs	r8!, {r0, r2, r6, r9, pc}^
   27bb4:	stmdacs	r0, {r5, r6, r7, r9, sp, lr}
   27bb8:	andshi	pc, r8, #64	; 0x40
   27bbc:	andseq	pc, r0, #1073741825	; 0x40000001
   27bc0:	strtmi	r2, [r0], -r0, lsl #2
   27bc4:	mrc2	7, 6, pc, cr8, cr15, {7}
   27bc8:	stmdacs	r0, {r7, r9, sl, lr}
   27bcc:	andhi	pc, r7, #64	; 0x40
   27bd0:	blcs	41d84 <ftello64@plt+0x3e208>
   27bd4:	mvnshi	pc, r0, asr #32
   27bd8:	stmibvs	r3!, {r0, r9, sl, sp}^
   27bdc:			; <UNDEFINED> instruction: 0xf04042b3
   27be0:	stmiavs	sl!, {r2, r4, r6, r7, r9, pc}
   27be4:	orrslt	r6, sl, r6, ror #20
   27be8:	andcs	r6, r0, #667648	; 0xa3000
   27bec:	orreq	pc, r8, r5, lsl #2
   27bf0:	stmdavs	r8, {r0, r2, r4, r9, sl, lr}^
   27bf4:	tstcc	r4, #268435456	; 0x10000000
   27bf8:	ldceq	8, cr15, [r4], {67}	; 0x43
   27bfc:			; <UNDEFINED> instruction: 0xf8036888
   27c00:	stmdavs	r9, {r1, sl, fp, ip, lr}
   27c04:	stceq	8, cr15, [r8], {67}	; 0x43
   27c08:	stcpl	8, cr15, [r4], {35}	; 0x23
   27c0c:	mvnsle	r2, r0, lsl #18
   27c10:			; <UNDEFINED> instruction: 0xf0404296
   27c14:	bvs	ff908650 <ftello64@plt+0xff904ad4>
   27c18:	vstrle	d2, [r9, #-0]
   27c1c:	movwcs	r6, #2850	; 0xb22
   27c20:	bcc	139488 <ftello64@plt+0x13590c>
   27c24:	svceq	0x0004f842
   27c28:	bvs	ff874834 <ftello64@plt+0xff870cb8>
   27c2c:	blle	ffe78660 <ftello64@plt+0xffe74ae4>
   27c30:	vst2.8	{d18-d21}, [pc], r0
   27c34:	strbtvs	r6, [r3], #128	; 0x80
   27c38:	strbeq	pc, [r0, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
   27c3c:	andscc	lr, r0, r4, asr #19
   27c40:	stmib	r2!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27c44:	stmdacs	r0, {r5, r7, sl, sp, lr}
   27c48:	rsbshi	pc, sp, #0
   27c4c:			; <UNDEFINED> instruction: 0xf10dae06
   27c50:	andcs	r0, r4, #376832	; 0x5c000
   27c54:	ldrtmi	r4, [r1], -r8, lsr #12
   27c58:	strcs	r6, [r0, -r5, lsr #10]
   27c5c:			; <UNDEFINED> instruction: 0xf7ff9706
   27c60:			; <UNDEFINED> instruction: 0x4649fed3
   27c64:	strtmi	r2, [r8], -r1, lsl #4
   27c68:	beq	e3dac <ftello64@plt+0xe0230>
   27c6c:	andsge	pc, r7, sp, lsl #17
   27c70:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   27c74:	strbmi	r2, [r9], -r1, lsl #4
   27c78:			; <UNDEFINED> instruction: 0xf88d4628
   27c7c:			; <UNDEFINED> instruction: 0xf7ff2017
   27c80:	blls	4e7794 <ftello64@plt+0x4e3c18>
   27c84:			; <UNDEFINED> instruction: 0x46314652
   27c88:	adcsmi	r4, fp, #40, 12	; 0x2800000
   27c8c:	andsvc	pc, r8, sp, lsl #17
   27c90:	uadd16mi	fp, r3, r4
   27c94:			; <UNDEFINED> instruction: 0xf88d463b
   27c98:			; <UNDEFINED> instruction: 0xf7ff3019
   27c9c:			; <UNDEFINED> instruction: 0x4631feb5
   27ca0:	strtmi	r2, [r8], -r4, lsl #4
   27ca4:			; <UNDEFINED> instruction: 0xf7ff9706
   27ca8:	ldrtmi	pc, [r1], -pc, lsr #29	; <UNPREDICTABLE>
   27cac:	strtmi	r2, [r8], -r4, lsl #4
   27cb0:			; <UNDEFINED> instruction: 0xf7ff9706
   27cb4:	blhi	fe927760 <ftello64@plt+0xfe923be4>
   27cb8:			; <UNDEFINED> instruction: 0x46314652
   27cbc:	blt	16f9564 <ftello64@plt+0x16f59e8>
   27cc0:	andscc	pc, r8, sp, lsr #17
   27cc4:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   27cc8:			; <UNDEFINED> instruction: 0x46314652
   27ccc:	vst1.8	{d20-d22}, [pc :128], r8
   27cd0:			; <UNDEFINED> instruction: 0xf8ad53e0
   27cd4:			; <UNDEFINED> instruction: 0xf7ff3018
   27cd8:	stmibvs	r3!, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   27cdc:	svclt	0x00c842bb
   27ce0:	stcle	6, cr4, [r8, #-744]!	; 0xfffffd18
   27ce4:	b	1402570 <ftello64@plt+0x13fe9f4>
   27ce8:	andscs	r1, r4, #72704	; 0x11c00
   27cec:	ldrbmi	r4, [r9], #-1576	; 0xfffff9d8
   27cf0:			; <UNDEFINED> instruction: 0xf7ff3701
   27cf4:	bvs	927720 <ftello64@plt+0x923ba4>
   27cf8:	andcs	r6, r4, #32, 24	; 0x2000
   27cfc:			; <UNDEFINED> instruction: 0x4631445b
   27d00:			; <UNDEFINED> instruction: 0x46286198
   27d04:	andsge	pc, r8, sp, asr #17
   27d08:	mrc2	7, 3, pc, cr14, cr15, {7}
   27d0c:	andcs	r6, r2, #143360	; 0x23000
   27d10:			; <UNDEFINED> instruction: 0x46284631
   27d14:	blhi	fe6f8e88 <ftello64@plt+0xfe6f530c>
   27d18:			; <UNDEFINED> instruction: 0xf8adba5b
   27d1c:			; <UNDEFINED> instruction: 0xf7ff3018
   27d20:	andcs	pc, r2, #1840	; 0x730
   27d24:			; <UNDEFINED> instruction: 0x46284631
   27d28:	andsge	pc, r8, sp, lsr #17
   27d2c:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   27d30:	addsmi	r6, pc, #3719168	; 0x38c000
   27d34:	blhi	91ec94 <ftello64@plt+0x91b118>
   27d38:	andcs	r4, r2, #51380224	; 0x3100000
   27d3c:	blt	16f95e4 <ftello64@plt+0x16f5a68>
   27d40:	andscc	pc, r8, sp, lsr #17
   27d44:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   27d48:	tstlt	r9, r1, ror #18
   27d4c:	strtmi	r6, [r8], -r2, lsr #19
   27d50:	mrc2	7, 2, pc, cr10, cr15, {7}
   27d54:	andcs	r8, r2, #41728	; 0xa300
   27d58:			; <UNDEFINED> instruction: 0x46284631
   27d5c:			; <UNDEFINED> instruction: 0xf8adba5b
   27d60:			; <UNDEFINED> instruction: 0xf7ff3018
   27d64:	andcs	pc, r2, #1296	; 0x510
   27d68:			; <UNDEFINED> instruction: 0x46284631
   27d6c:	movtvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   27d70:	andscc	pc, r8, sp, lsr #17
   27d74:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   27d78:	blcs	4270c <ftello64@plt+0x3eb90>
   27d7c:	strcs	fp, [r0, -r2, asr #31]
   27d80:			; <UNDEFINED> instruction: 0x46ba46bb
   27d84:	bvs	fe89f248 <ftello64@plt+0xfe89b6cc>
   27d88:	sfmvs	f2, 4, [r3], #-16
   27d8c:	bleq	a41c0 <ftello64@plt+0xa0644>
   27d90:	ldrtmi	r1, [r1], -r8, asr #19
   27d94:	strtmi	r6, [r8], -r3, asr #32
   27d98:	andsge	pc, r8, sp, asr #17
   27d9c:	mrc2	7, 1, pc, cr4, cr15, {7}
   27da0:	strtmi	r6, [r8], -r3, lsr #21
   27da4:	ldmvs	r9, {r0, r1, r3, r4, r5, sl, lr}^
   27da8:	mrc2	7, 2, pc, cr10, cr15, {7}
   27dac:	andcs	r6, r2, #667648	; 0xa3000
   27db0:	ldrtmi	r4, [fp], #-1585	; 0xfffff9cf
   27db4:	ldrcc	r4, [r4, -r8, lsr #12]
   27db8:	blt	170a62c <ftello64@plt+0x1706ab0>
   27dbc:	andscc	pc, r8, sp, lsr #17
   27dc0:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   27dc4:	strbmi	r2, [r9], -r1, lsl #4
   27dc8:			; <UNDEFINED> instruction: 0xf88d4628
   27dcc:			; <UNDEFINED> instruction: 0xf7ffa017
   27dd0:	andcs	pc, r1, #432	; 0x1b0
   27dd4:	strtmi	r4, [r8], -r9, asr #12
   27dd8:	andsge	pc, r7, sp, lsl #17
   27ddc:	mrc2	7, 0, pc, cr4, cr15, {7}
   27de0:	ldrmi	r6, [fp, #2659]	; 0xa63
   27de4:			; <UNDEFINED> instruction: 0x8da3dbcf
   27de8:	ldrtmi	r2, [r1], -r2, lsl #4
   27dec:	blt	16f9694 <ftello64@plt+0x16f5b18>
   27df0:	andscc	pc, r8, sp, lsr #17
   27df4:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   27df8:	ldrtmi	r2, [r1], -r2, lsl #4
   27dfc:	vst1.8	{d20-d22}, [pc :128], r8
   27e00:			; <UNDEFINED> instruction: 0xf8ad6380
   27e04:			; <UNDEFINED> instruction: 0xf7ff3018
   27e08:	bvs	ff92760c <ftello64@plt+0xff923a90>
   27e0c:	svclt	0x00c82b00
   27e10:	stcle	7, cr2, [r9, #-0]
   27e14:	strtmi	r6, [r8], -r3, lsr #22
   27e18:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   27e1c:			; <UNDEFINED> instruction: 0xf7ff3701
   27e20:	bvs	ff9276a4 <ftello64@plt+0xff923b28>
   27e24:	blle	ffd788a8 <ftello64@plt+0xffd74d2c>
   27e28:	andcs	r4, r1, #76546048	; 0x4900000
   27e2c:	strcs	r4, [r0, -r8, lsr #12]
   27e30:	andsvc	pc, r7, sp, lsl #17
   27e34:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
   27e38:	andcs	r4, r1, #76546048	; 0x4900000
   27e3c:			; <UNDEFINED> instruction: 0xf88d4628
   27e40:			; <UNDEFINED> instruction: 0xf7ff7017
   27e44:	andcs	pc, r2, #14400	; 0x3840
   27e48:			; <UNDEFINED> instruction: 0x46284631
   27e4c:	andsvc	pc, r8, sp, lsr #17
   27e50:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   27e54:	ldrtmi	r2, [r1], -r4, lsl #4
   27e58:	strls	r4, [r6, -r8, lsr #12]
   27e5c:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
   27e60:	ldrtmi	r2, [r1], -r4, lsl #4
   27e64:	strls	r4, [r6, -r8, lsr #12]
   27e68:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   27e6c:	stc2	0, cr15, [sl], {9}
   27e70:	ldmdbeq	r4!, {r2, r8, ip, sp, lr, pc}
   27e74:	beq	e6428c <ftello64@plt+0xe60710>
   27e78:	strtmi	r4, [r8], -r1, lsl #12
   27e7c:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   27e80:			; <UNDEFINED> instruction: 0x46284631
   27e84:	strls	r2, [r6, -r4, lsl #4]
   27e88:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
   27e8c:	adcsmi	r6, r9, #3686400	; 0x384000
   27e90:	msrhi	ELR_hyp, r0
   27e94:	ldrtmi	r6, [sp], -r2, lsr #23
   27e98:	movwlt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
   27e9c:	svcmi	0x00c3468c
   27ea0:			; <UNDEFINED> instruction: 0x461144fb
   27ea4:	bvs	8f90a8 <ftello64@plt+0x8f552c>
   27ea8:	ldrtmi	r0, [r3], #-366	; 0xfffffe92
   27eac:	andeq	lr, r5, #3457024	; 0x34c000
   27eb0:			; <UNDEFINED> instruction: 0xf0002800
   27eb4:	ldmdblt	r9!, {r2, r3, r5, r7, pc}
   27eb8:	strbmi	r6, [r8], -r3, lsr #24
   27ebc:			; <UNDEFINED> instruction: 0xf7ff4651
   27ec0:	bvs	9273e4 <ftello64@plt+0x923868>
   27ec4:	ldmdbvs	r0!, {r1, r2, r3, r4, sl, lr}^
   27ec8:	stmdblt	r1!, {r0, r5, r6, r7, r8, r9, fp, sp, lr}
   27ecc:	stmdavs	r9, {r2, r3, r5, r7, sp, lr, pc}
   27ed0:			; <UNDEFINED> instruction: 0xf0002900
   27ed4:	stmdavs	fp, {r0, r3, r5, r7, pc}^
   27ed8:			; <UNDEFINED> instruction: 0xd1f84298
   27edc:	stfvss	f3, [r0, #-32]!	; 0xffffffe0
   27ee0:			; <UNDEFINED> instruction: 0xf7ff2208
   27ee4:	blvs	fe8a7530 <ftello64@plt+0xfe8a39b4>
   27ee8:			; <UNDEFINED> instruction: 0xc01cf8d4
   27eec:	strbmi	r3, [r5, #-1281]!	; 0xfffffaff
   27ef0:			; <UNDEFINED> instruction: 0x460adbd9
   27ef4:	ldrsblt	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   27ef8:	ldrdvs	pc, [r0], -fp
   27efc:			; <UNDEFINED> instruction: 0xf0002a00
   27f00:	bvs	18c81c0 <ftello64@plt+0x18c4644>
   27f04:	svclt	0x00c42a00
   27f08:	ldrcs	r2, [r4, -r0, lsl #10]
   27f0c:	blvs	fe91f35c <ftello64@plt+0xfe91b7e0>
   27f10:	blx	2164c6 <ftello64@plt+0x21294a>
   27f14:	bvs	fe8e4b30 <ftello64@plt+0xfe8e0fb4>
   27f18:			; <UNDEFINED> instruction: 0x46484651
   27f1c:			; <UNDEFINED> instruction: 0x0c03eb02
   27f20:			; <UNDEFINED> instruction: 0xf8dc58d3
   27f24:	ldrtmi	r2, [r3], #-4
   27f28:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   27f2c:	strcc	r6, [r1, #-2658]	; 0xfffff59e
   27f30:	blle	ffb3898c <ftello64@plt+0xffb34e10>
   27f34:	andne	lr, r2, #3620864	; 0x374000
   27f38:			; <UNDEFINED> instruction: 0xf7ff4658
   27f3c:	blvs	fe9274d8 <ftello64@plt+0xfe92395c>
   27f40:			; <UNDEFINED> instruction: 0xf0002b00
   27f44:	stcvs	0, cr8, [r6, #-524]!	; 0xfffffdf4
   27f48:	tstcs	r0, r4, lsl r2
   27f4c:			; <UNDEFINED> instruction: 0xf7ff4630
   27f50:	ldmvs	r3!, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   27f54:			; <UNDEFINED> instruction: 0xf0402b00
   27f58:	ldmvs	r5!, {r0, r2, r3, r6, r7, pc}
   27f5c:	stmib	r6, {r0, r9, sp}^
   27f60:	ldmdavs	r6!, {r1, r9, ip, sp}
   27f64:	mnfcssm	f3, f5
   27f68:	rscshi	pc, fp, r0, asr #4
   27f6c:	bcs	42dfc <ftello64@plt+0x3f280>
   27f70:			; <UNDEFINED> instruction: 0x4628d07c
   27f74:	ldmdb	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27f78:	vqdmulh.s<illegal width 8>	q11, q12, <illegal reg q10.5>
   27f7c:			; <UNDEFINED> instruction: 0xf6c00856
   27f80:	stccs	8, cr0, [r0, #-0]
   27f84:	strtmi	sp, [r8], -lr, lsr #32
   27f88:			; <UNDEFINED> instruction: 0xf7db682d
   27f8c:	vstrcs.16	s28, [r0, #-96]	; 0xffffffa0	; <UNPREDICTABLE>
   27f90:	mvnvs	sp, #1073741886	; 0x4000003e
   27f94:	svceq	0x0000f1b8
   27f98:	blls	9c430 <ftello64@plt+0x988b4>
   27f9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27fa0:	bmi	fe100018 <ftello64@plt+0xfe0fc49c>
   27fa4:	ldrbtmi	r4, [sl], #-2943	; 0xfffff481
   27fa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27fac:	subsmi	r9, sl, r7, lsl #22
   27fb0:	adcshi	pc, r9, r0, asr #32
   27fb4:	andlt	r4, r9, r0, asr #12
   27fb8:	svchi	0x00f0e8bd
   27fbc:	strbeq	pc, [ip, -r5, lsl #2]	; <UNPREDICTABLE>
   27fc0:	and	r2, r3, r1, lsl #12
   27fc4:	svccs	0x0000683f
   27fc8:	cfmvdhrge	mvd7, pc
   27fcc:			; <UNDEFINED> instruction: 0x463a4631
   27fd0:	strcc	r4, [r1], -r0, lsr #12
   27fd4:	ldc2l	7, cr15, [r0], {255}	; 0xff
   27fd8:	rscsle	r2, r3, r0, lsl #16
   27fdc:	blvs	ff9799e4 <ftello64@plt+0xff975e68>
   27fe0:	bicsle	r2, r0, r0, lsl #26
   27fe4:			; <UNDEFINED> instruction: 0xf7ff4620
   27fe8:	ldrb	pc, [sl, r1, lsl #27]	; <UNPREDICTABLE>
   27fec:			; <UNDEFINED> instruction: 0xf7db2104
   27ff0:			; <UNDEFINED> instruction: 0x6320eb7e
   27ff4:			; <UNDEFINED> instruction: 0xf47f2800
   27ff8:			; <UNDEFINED> instruction: 0xf7dbade1
   27ffc:	pkhbtmi	lr, r0, r8, lsl #22
   28000:			; <UNDEFINED> instruction: 0xf0402800
   28004:	blvs	ff988254 <ftello64@plt+0xff9846d8>
   28008:			; <UNDEFINED> instruction: 0xd1bc2d00
   2800c:	stmdbcs	r0, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   28010:	svcge	0x006cf47f
   28014:			; <UNDEFINED> instruction: 0xf1a24651
   28018:	strbmi	r0, [r8], -r8, lsl #6
   2801c:	ldc2	7, cr15, [r8], {255}	; 0xff
   28020:			; <UNDEFINED> instruction: 0xf8d46ba1
   28024:			; <UNDEFINED> instruction: 0xe761c01c
   28028:	vmin.s8	q10, q0, <illegal reg q4.5>
   2802c:	ldrtmi	r2, [r8], -r7, lsl #4
   28030:	mrrc2	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
   28034:			; <UNDEFINED> instruction: 0xf8d46ba1
   28038:	smmla	r7, ip, r0, ip
   2803c:			; <UNDEFINED> instruction: 0xf7db2114
   28040:	adcvs	lr, r0, #88064	; 0x15800
   28044:			; <UNDEFINED> instruction: 0xf47f2800
   28048:			; <UNDEFINED> instruction: 0xe7d6adb4
   2804c:	ldrdcc	pc, [r0], -fp
   28050:	ldrbmi	r2, [r1], -ip, lsl #4
   28054:	blne	fe6f997c <ftello64@plt+0xfe6f5e00>
   28058:	ldc2l	7, cr15, [sl], #-1020	; 0xfffffc04
   2805c:			; <UNDEFINED> instruction: 0x4633e773
   28060:	ldrbmi	r2, [r1], -r8, lsl #4
   28064:			; <UNDEFINED> instruction: 0xf7ff4648
   28068:	smlsldx	pc, sl, r3, ip	; <UNPREDICTABLE>
   2806c:			; <UNDEFINED> instruction: 0x46514633
   28070:			; <UNDEFINED> instruction: 0xf7ff4648
   28074:	blvs	fe927230 <ftello64@plt+0xfe9236b4>
   28078:			; <UNDEFINED> instruction: 0xf47f2b00
   2807c:	blvs	1853e6c <ftello64@plt+0x18502f0>
   28080:	ands	fp, r8, r8, lsl #18
   28084:	stmdavs	r3, {r3, r4, r5, r9, sl, lr}^
   28088:	addsmi	r1, r6, #1664	; 0x680
   2808c:	bvc	ff0dcd94 <ftello64@plt+0xff0d9218>
   28090:	stmdavs	r3, {r1, r3, r5, r6, r7, sl, ip, lr}^
   28094:	strtmi	r8, [fp], #-2370	; 0xfffff6be
   28098:	ldmib	r0, {r1, r3, r4, r6, ip, sp, lr}^
   2809c:	strtmi	r3, [fp], #-513	; 0xfffffdff
   280a0:	addsvc	r0, sl, r2, lsl sl
   280a4:	andcc	lr, r1, #208, 18	; 0x340000
   280a8:	sbcsvc	r4, sl, fp, lsr #8
   280ac:			; <UNDEFINED> instruction: 0xf7db6807
   280b0:	svccs	0x0000e89e
   280b4:			; <UNDEFINED> instruction: 0xf1a6d1e6
   280b8:	andcs	r0, r0, #20, 6	; 0x50000000
   280bc:	andcs	r1, r2, r9, ror #17
   280c0:	strtmi	r6, [sl], -r2, ror #6
   280c4:	bl	ff466038 <ftello64@plt+0xff4624bc>
   280c8:			; <UNDEFINED> instruction: 0xf7da4630
   280cc:			; <UNDEFINED> instruction: 0x4607ef5e
   280d0:	eorsle	r2, fp, r0, lsl #16
   280d4:	ldrtmi	r4, [r2], -r9, lsr #12
   280d8:	ldmda	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   280dc:			; <UNDEFINED> instruction: 0xf7db4628
   280e0:	blvs	ff9a2300 <ftello64@plt+0xff99e784>
   280e4:	strvc	lr, [r0], -r4, asr #19
   280e8:			; <UNDEFINED> instruction: 0xf47f2d00
   280ec:	ldrb	sl, [r4, -ip, asr #30]
   280f0:	ldrbt	r6, [pc], r2, lsr #23
   280f4:	vtst.8	d22, d24, d16
   280f8:			; <UNDEFINED> instruction: 0xf7db0856
   280fc:	blvs	ff9a22e4 <ftello64@plt+0xff99e768>
   28100:			; <UNDEFINED> instruction: 0xf6c02300
   28104:	adcsvs	r0, r3, r0, lsl #16
   28108:			; <UNDEFINED> instruction: 0xf47f2d00
   2810c:			; <UNDEFINED> instruction: 0xe769af3c
   28110:	vqdmulh.s<illegal width 8>	d20, d0, d24
   28114:	stmdbmi	r8!, {r0, r1, r5, r7, r9, sp}
   28118:	ldrbtmi	r4, [fp], #-2088	; 0xfffff7d8
   2811c:			; <UNDEFINED> instruction: 0x33284479
   28120:			; <UNDEFINED> instruction: 0xf7db4478
   28124:			; <UNDEFINED> instruction: 0xf7dbed20
   28128:			; <UNDEFINED> instruction: 0xf6c0e89e
   2812c:	ldrb	r0, [r6, -r0, lsl #16]
   28130:			; <UNDEFINED> instruction: 0xf44f4b23
   28134:	stmdbmi	r3!, {r2, r3, r4, r6, r7, r9, ip, sp, lr}
   28138:	ldrbtmi	r4, [fp], #-2083	; 0xfffff7dd
   2813c:	tstcc	r4, #2030043136	; 0x79000000
   28140:			; <UNDEFINED> instruction: 0xf7db4478
   28144:	movwcs	lr, #7440	; 0x1d10
   28148:	ldrb	r6, [pc, #-1251]!	; 27c6d <ftello64@plt+0x240f1>
   2814c:			; <UNDEFINED> instruction: 0xf7db4628
   28150:			; <UNDEFINED> instruction: 0xf7dbe84e
   28154:	blvs	ff9a2b0c <ftello64@plt+0xff99ef90>
   28158:	stmdacs	r0, {r7, r9, sl, lr}
   2815c:	svcge	0x000ff47f
   28160:	blmi	6e2070 <ftello64@plt+0x6de4f4>
   28164:	addscs	pc, r3, #64, 4
   28168:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   2816c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28170:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
   28174:	ldcl	7, cr15, [r6], #876	; 0x36c
   28178:	b	16660ec <ftello64@plt+0x1662570>
   2817c:	stmdacs	r0, {r7, r9, sl, lr}
   28180:	svcge	0x000ff43f
   28184:	stmdaeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   28188:	blmi	521dbc <ftello64@plt+0x51e240>
   2818c:	adcne	pc, r1, #64, 4
   28190:	ldmdami	r3, {r1, r4, r8, fp, lr}
   28194:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28198:			; <UNDEFINED> instruction: 0xf7db4478
   2819c:	svclt	0x0000ece4
   281a0:	andeq	sp, r2, r0, lsr r0
   281a4:	andeq	r0, r0, r8, lsl #8
   281a8:	andeq	r8, r1, r8, lsr pc
   281ac:	andeq	r8, r1, r4, ror pc
   281b0:	strdeq	ip, [r2], -sl
   281b4:	andeq	r8, r1, lr, lsr sp
   281b8:			; <UNDEFINED> instruction: 0x00018cbc
   281bc:	andeq	r8, r1, r8, lsr #26
   281c0:	andeq	r8, r1, lr, lsl sp
   281c4:	muleq	r1, ip, ip
   281c8:	andeq	r8, r1, r4, asr #25
   281cc:	andeq	r8, r1, ip, ror #25
   281d0:	andeq	r8, r1, sl, ror #24
   281d4:	andeq	r8, r1, lr, asr #25
   281d8:	andeq	r8, r1, r4, asr #25
   281dc:	andeq	r8, r1, r2, asr #24
   281e0:	andeq	r8, r1, r8, asr ip
   281e4:	movweq	lr, #2512	; 0x9d0
   281e8:	ldrbmi	r6, [r0, -fp]!
   281ec:	ldrdeq	lr, [r2, -r0]
   281f0:	svclt	0x00004770
   281f4:	blcs	802308 <ftello64@plt+0x7fe78c>
   281f8:	stmdavs	r3, {r1, r2, r8, fp, ip, lr, pc}
   281fc:			; <UNDEFINED> instruction: 0x4604b570
   28200:	blcs	86674 <ftello64@plt+0x82af8>
   28204:	ldcllt	0, cr13, [r0, #-4]!
   28208:			; <UNDEFINED> instruction: 0x460e4770
   2820c:	blx	ee4238 <ftello64@plt+0xee06bc>
   28210:	cdpeq	8, 0, cr6, cr2, cr3, {1}
   28214:	stmdavs	r3!, {r1, r3, r4, r8, sl, ip, sp, lr}
   28218:	beq	ab234 <ftello64@plt+0xa76b8>
   2821c:	stmdavs	r3!, {r0, r2, r3, r4, r6, r8, sl, ip, sp, lr}
   28220:	stmdavs	r3!, {r1, r3, r4, r7, r8, sl, ip, sp, lr}
   28224:	mcrcs	5, 0, r7, cr0, cr8, {6}
   28228:	stmdavs	r2!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   2822c:			; <UNDEFINED> instruction: 0xf04379d3
   28230:	bicsvc	r0, r3, r2, lsl #6
   28234:	svclt	0x0000bd70
   28238:	svcmi	0x00f0e92d
   2823c:	strmi	fp, [ip], -r7, lsl #1
   28240:	andls	r9, r4, #3
   28244:	movwcs	fp, #266	; 0x10a
   28248:	blls	10029c <ftello64@plt+0xfc720>
   2824c:	andcs	fp, r0, #-1073741822	; 0xc0000002
   28250:			; <UNDEFINED> instruction: 0x4620601a
   28254:	ldc	7, cr15, [r4], {219}	; 0xdb
   28258:	svccc	0x00fff1b1
   2825c:	svclt	0x00084680
   28260:	svccc	0x00fff1b0
   28264:	subsle	r4, r4, r9, lsl #13
   28268:			; <UNDEFINED> instruction: 0xf7db4620
   2826c:			; <UNDEFINED> instruction: 0x4606ec3c
   28270:			; <UNDEFINED> instruction: 0x46201c71
   28274:			; <UNDEFINED> instruction: 0xf7dbd034
   28278:	mcrrne	12, 3, lr, r2, cr6
   2827c:	eorsle	r4, r3, r7, lsl #12
   28280:			; <UNDEFINED> instruction: 0xf7db4620
   28284:			; <UNDEFINED> instruction: 0xf1b0ec30
   28288:			; <UNDEFINED> instruction: 0x46823fff
   2828c:	strtmi	sp, [r0], -ip, lsr #32
   28290:	stc	7, cr15, [r8], #-876	; 0xfffffc94
   28294:	svccc	0x00fff1b0
   28298:	eorle	r4, r5, r3, lsl #13
   2829c:			; <UNDEFINED> instruction: 0xf7db4620
   282a0:	mcrrne	12, 2, lr, r3, cr2
   282a4:	andsle	r4, pc, r5, lsl #12
   282a8:	b	10e939c <ftello64@plt+0x10e5820>
   282ac:	b	1100ecc <ftello64@plt+0x10fd350>
   282b0:	b	10f0ee0 <ftello64@plt+0x10ed364>
   282b4:	movwls	r0, #21259	; 0x530b
   282b8:	ldmdble	r9, {r2, r8, r9, fp, sp}
   282bc:	teqle	r4, r0, lsl #16
   282c0:	andcs	r1, r1, #356	; 0x164
   282c4:			; <UNDEFINED> instruction: 0xf7db4620
   282c8:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   282cc:	blls	15c82c <ftello64@plt+0x158cb0>
   282d0:	adcsle	r2, sl, r0, lsl #22
   282d4:	andsvs	r2, sl, r1, lsl #4
   282d8:	blcs	4eeec <ftello64@plt+0x4b370>
   282dc:			; <UNDEFINED> instruction: 0xe7b8d1b7
   282e0:	svc	0x0032f7da
   282e4:	subsle	r2, fp, r0, lsl #16
   282e8:			; <UNDEFINED> instruction: 0xf7da4620
   282ec:	stmiblt	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   282f0:			; <UNDEFINED> instruction: 0xf6c02542
   282f4:	strtmi	r0, [r8], -r0, lsl #10
   282f8:	pop	{r0, r1, r2, ip, sp, pc}
   282fc:	svcne	0x00598ff0
   28300:	andcs	r4, r1, #32, 12	; 0x2000000
   28304:			; <UNDEFINED> instruction: 0xf7db2543
   28308:			; <UNDEFINED> instruction: 0xf6c0ebba
   2830c:	stmdacs	r0, {r8, sl}
   28310:			; <UNDEFINED> instruction: 0xf7dbd0f1
   28314:	addlt	lr, r5, #140, 18	; 0x230000
   28318:	strvs	pc, [r0, #-69]	; 0xffffffbb
   2831c:	mvnle	r2, r0, lsl #16
   28320:	strtmi	r4, [r8], -r5, lsl #12
   28324:	pop	{r0, r1, r2, ip, sp, pc}
   28328:	blls	18c2f0 <ftello64@plt+0x188774>
   2832c:	svceq	0x00a0f5b3
   28330:	blls	11e6cc <ftello64@plt+0x11ab50>
   28334:	stmdals	r5, {r0, r1, r4, r6, r8, r9, ip, sp, pc}
   28338:	mcr	7, 1, pc, cr6, cr10, {6}	; <UNPREDICTABLE>
   2833c:	stmdacs	r0, {r2, ip, pc}
   28340:	stmdals	r4, {r1, r3, r4, r5, ip, lr, pc}
   28344:	stmdbls	r5, {r0, r1, r5, r9, sl, lr}
   28348:	strmi	r2, [r4], -r1, lsl #4
   2834c:	subvc	r7, r7, r6
   28350:			; <UNDEFINED> instruction: 0xf8803905
   28354:	andcc	sl, r5, r2
   28358:	stclt	8, cr15, [r2], {-0}
   2835c:			; <UNDEFINED> instruction: 0xf7db7125
   28360:	stmdacs	r1, {r1, r2, r5, fp, sp, lr, pc}
   28364:			; <UNDEFINED> instruction: 0xf7dbd01e
   28368:	addlt	lr, r5, #1605632	; 0x188000
   2836c:	strvs	pc, [r0, #-69]	; 0xffffffbb
   28370:	strmi	fp, [r5], -r0, lsl #18
   28374:			; <UNDEFINED> instruction: 0xf7da9804
   28378:			; <UNDEFINED> instruction: 0xe7bcef3a
   2837c:	ldmdb	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28380:	adcsle	r2, r8, r0, lsl #16
   28384:			; <UNDEFINED> instruction: 0xf040b280
   28388:	ldr	r6, [r4, r0, lsl #10]!
   2838c:	strtmi	r9, [r0], -r5, lsl #22
   28390:	svcne	0x00592201
   28394:	bl	1ce6308 <ftello64@plt+0x1ce278c>
   28398:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2839c:	ldr	sp, [r8, fp, lsr #1]!
   283a0:			; <UNDEFINED> instruction: 0xe7a84635
   283a4:	stmib	sp, {r0, r1, fp, sp, pc}^
   283a8:	stmdagt	r7, {r8, fp, pc}
   283ac:	blx	fe0e63b2 <ftello64@plt+0xfe0e2836>
   283b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   283b4:	bfc	sp, #1, #29
   283b8:	ldmdb	r8!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   283bc:	adcle	r2, pc, r0, lsl #16
   283c0:	andeq	pc, r0, r0, asr #13
   283c4:	str	r4, [ip, r5, lsl #12]!
   283c8:	blmi	67ac30 <ftello64@plt+0x6770b4>
   283cc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   283d0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   283d4:	strbtmi	r4, [r9], -ip, lsl #12
   283d8:	movwls	r6, #6171	; 0x181b
   283dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   283e0:			; <UNDEFINED> instruction: 0xff00f7ff
   283e4:			; <UNDEFINED> instruction: 0xf5b19900
   283e8:	ldmdale	r9, {r5, r7, r8, r9, sl, fp}
   283ec:	andcs	r4, r1, #36700160	; 0x2300000
   283f0:	svc	0x00b2f7da
   283f4:	svclt	0x00082801
   283f8:	mrsle	r2, (UNDEF: 9)
   283fc:	blmi	33ac38 <ftello64@plt+0x3370bc>
   28400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28404:	blls	82474 <ftello64@plt+0x7e8f8>
   28408:	qaddle	r4, sl, sp
   2840c:	ldclt	0, cr11, [r0, #-8]
   28410:	stmdb	ip, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28414:	rscsle	r2, r1, r0, lsl #16
   28418:			; <UNDEFINED> instruction: 0xf040b280
   2841c:	strb	r6, [sp, r0]!
   28420:			; <UNDEFINED> instruction: 0xf6c02043
   28424:	strb	r0, [r9, r0]!
   28428:	svc	0x001cf7da
   2842c:	ldrdeq	ip, [r2], -r4
   28430:	andeq	r0, r0, r8, lsl #8
   28434:	andeq	ip, r2, r0, lsr #15
   28438:			; <UNDEFINED> instruction: 0xc090f8df
   2843c:	ldrblt	r4, [r0, #2852]!	; 0xb24
   28440:	strdlt	r4, [fp], ip
   28444:	cdpge	7, 0, cr2, cr1, cr0, {1}
   28448:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   2844c:	strmi	r4, [r5], -ip, lsl #12
   28450:			; <UNDEFINED> instruction: 0x4630463a
   28454:	ldmdavs	fp, {r8, sp}
   28458:			; <UNDEFINED> instruction: 0xf04f9309
   2845c:			; <UNDEFINED> instruction: 0xf7db0300
   28460:	vmla.i8	q15, q0, q0
   28464:			; <UNDEFINED> instruction: 0xf88d1301
   28468:			; <UNDEFINED> instruction: 0xf8ad7007
   2846c:	tstlt	r4, r8
   28470:			; <UNDEFINED> instruction: 0xf88d2302
   28474:	andcs	r3, r0, fp
   28478:	movtcs	pc, #45636	; 0xb244	; <UNPREDICTABLE>
   2847c:	cmpvs	r8, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
   28480:			; <UNDEFINED> instruction: 0xf7da9303
   28484:	strtmi	lr, [fp], -r0, lsr #29
   28488:			; <UNDEFINED> instruction: 0x21202201
   2848c:	ldrtmi	r4, [r0], -r4, lsl #12
   28490:	stmib	sp, {r2, r5, r9, fp, ip, sp, pc}^
   28494:			; <UNDEFINED> instruction: 0xf7da4405
   28498:	stmdacs	r1, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2849c:	andcs	fp, r0, r8, lsl #30
   284a0:	bmi	35c8cc <ftello64@plt+0x358d50>
   284a4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   284a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   284ac:	subsmi	r9, sl, r9, lsl #22
   284b0:	andlt	sp, fp, r9, lsl #2
   284b4:			; <UNDEFINED> instruction: 0xf7dbbdf0
   284b8:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
   284bc:	addlt	sp, r0, #241	; 0xf1
   284c0:	andvs	pc, r0, r0, asr #32
   284c4:			; <UNDEFINED> instruction: 0xf7dae7ed
   284c8:	svclt	0x0000eece
   284cc:	andeq	ip, r2, r0, ror #14
   284d0:	andeq	r0, r0, r8, lsl #8
   284d4:	strdeq	ip, [r2], -sl
   284d8:			; <UNDEFINED> instruction: 0x4606b570
   284dc:	bl	549e8 <ftello64@plt+0x50e6c>
   284e0:	strmi	r0, [r4], -r1, asr #11
   284e4:	strcc	r6, [r8], #-2144	; 0xfffff7a0
   284e8:	mcr	7, 4, pc, cr0, cr10, {6}	; <UNPREDICTABLE>
   284ec:	mvnsle	r4, ip, lsr #5
   284f0:	pop	{r4, r5, r9, sl, lr}
   284f4:			; <UNDEFINED> instruction: 0xf7da4070
   284f8:	svclt	0x0000be77
   284fc:	svcmi	0x00f0e92d
   28500:	bmi	1679d60 <ftello64@plt+0x16761e4>
   28504:	blmi	1679d80 <ftello64@plt+0x1676204>
   28508:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   2850c:	strbtmi	r4, [r9], -pc, lsl #12
   28510:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28514:			; <UNDEFINED> instruction: 0xf04f9301
   28518:			; <UNDEFINED> instruction: 0xf7ff0300
   2851c:	bls	67eb0 <ftello64@plt+0x64334>
   28520:	ldmdble	sp, {r0, r1, r2, r5, r9, fp, sp}^
   28524:	strmi	r8, [r4], -r3, asr #20
   28528:	addslt	fp, fp, #372736	; 0x5b000
   2852c:	ldmdble	r7, {r0, r1, r3, r4, r8, r9, fp, sp}^
   28530:	tstcs	r0, r0, lsl #20
   28534:	bleq	64678 <ftello64@plt+0x60afc>
   28538:	blt	1039f88 <ftello64@plt+0x103640c>
   2853c:	blx	114f46 <ftello64@plt+0x1113ca>
   28540:	tstcc	r4, #0, 6	; <UNPREDICTABLE>
   28544:	stmdaeq	r2, {r0, r1, r4, r8, ip, sp, lr, pc}
   28548:	stmdbeq	r1, {r0, r6, r8, r9, fp, sp, lr, pc}
   2854c:	svclt	0x000845cb
   28550:	movtle	r4, #21826	; 0x5542
   28554:	blt	127f0e0 <ftello64@plt+0x127b564>
   28558:	vmov.i16	d15, #37632	; 0x9300
   2855c:	addmi	r1, sl, #9792	; 0x2640
   28560:	strtmi	sp, [r3], #-830	; 0xfffffcc2
   28564:			; <UNDEFINED> instruction: 0x8004f8b3
   28568:			; <UNDEFINED> instruction: 0xf898fa98
   2856c:			; <UNDEFINED> instruction: 0xf888fa1f
   28570:	svceq	0x000bf1b8
   28574:			; <UNDEFINED> instruction: 0xf8b3d934
   28578:	blx	fe68c588 <ftello64@plt+0xfe688a0c>
   2857c:	blx	826be8 <ftello64@plt+0x82306c>
   28580:	blx	2a6bae <ftello64@plt+0x2a3032>
   28584:	addsmi	r1, sl, #8, 6	; 0x20000000
   28588:	ldclne	3, cr13, [fp], #-168	; 0xffffff58
   2858c:	strbmi	sp, [pc, #-52]	; 28560 <ftello64@plt+0x249e4>
   28590:	blx	25e632 <ftello64@plt+0x25aab6>
   28594:	bl	12e5b8 <ftello64@plt+0x12aa3c>
   28598:	ldmdavs	r9, {r3, r8, r9}^
   2859c:	andeq	pc, r8, r4, asr r8	; <UNPREDICTABLE>
   285a0:	blx	fec96dcc <ftello64@plt+0xfec93250>
   285a4:	blt	653b0 <ftello64@plt+0x61834>
   285a8:			; <UNDEFINED> instruction: 0x0c00eb01
   285ac:	strbmi	r0, [r2, #-2395]!	; 0xfffff6a5
   285b0:	ldrmi	fp, [sl], -ip, lsr #30
   285b4:	andeq	pc, r1, #67	; 0x43
   285b8:	blls	356c08 <ftello64@plt+0x35308c>
   285bc:	addmi	fp, sp, #1228800	; 0x12c000
   285c0:	strtmi	sp, [r0], #-270	; 0xfffffef2
   285c4:	ldrtmi	r4, [r1], -sl, lsr #12
   285c8:	mrc	7, 0, APSR_nzcv, cr8, cr10, {6}
   285cc:			; <UNDEFINED> instruction: 0x1c78b940
   285d0:	strtmi	lr, [r0], #-7
   285d4:	ldrtmi	r4, [r2], -fp, lsr #12
   285d8:	mrrc2	0, 0, pc, sl, cr3	; <UNPREDICTABLE>
   285dc:	mvnsle	r2, r0, lsl #16
   285e0:	bmi	8f05e8 <ftello64@plt+0x8eca6c>
   285e4:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   285e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   285ec:	subsmi	r9, sl, r1, lsl #22
   285f0:	andlt	sp, r3, r8, lsr r1
   285f4:	svchi	0x00f0e8bd
   285f8:	ldrmi	r9, [r9, #2829]	; 0xb0d
   285fc:	blx	11edc6 <ftello64@plt+0x11b24a>
   28600:	strtmi	r1, [r7], #-1800	; 0xfffff8f8
   28604:	addmi	lr, sp, #11
   28608:	blls	39c6a0 <ftello64@plt+0x398b24>
   2860c:	movwcc	r4, #5191	; 0x1447
   28610:	strbmi	r9, [fp, #-781]	; 0xfffffcf3
   28614:	bls	5d1ac <ftello64@plt+0x59630>
   28618:	bleq	6475c <ftello64@plt+0x60be0>
   2861c:	ldmdavs	r9!, {r1, r4, r7, r9, sl, lr}^
   28620:	ldmdavs	r8!, {r8, r9, sp}
   28624:	blt	56e50 <ftello64@plt+0x532d4>
   28628:			; <UNDEFINED> instruction: 0xf143180a
   2862c:	ldrmi	r0, [fp, #768]	; 0x300
   28630:	ldrmi	fp, [r2, #3848]	; 0xf08
   28634:	stmdbcs	r0, {r2, r4, r6, r7, r8, r9, ip, lr, pc}
   28638:	blls	35c9dc <ftello64@plt+0x358e60>
   2863c:	rscle	r2, r2, r0, lsl #22
   28640:	strtmi	r4, [fp], -r0, lsr #8
   28644:			; <UNDEFINED> instruction: 0xf0034632
   28648:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   2864c:	blls	39c9c8 <ftello64@plt+0x398e4c>
   28650:			; <UNDEFINED> instruction: 0xe7c61c58
   28654:	strtmi	r4, [sl], -r0, lsr #8
   28658:			; <UNDEFINED> instruction: 0xf7da4631
   2865c:	stmdacs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   28660:	ubfx	sp, r3, #3, #21
   28664:	ldcl	7, cr15, [lr, #872]!	; 0x368
   28668:	muleq	r2, r6, r6
   2866c:	andeq	r0, r0, r8, lsl #8
   28670:			; <UNDEFINED> instruction: 0x0002c5ba
   28674:			; <UNDEFINED> instruction: 0x4614b570
   28678:	addlt	r4, r2, lr, lsl sl
   2867c:			; <UNDEFINED> instruction: 0x460d4b1e
   28680:			; <UNDEFINED> instruction: 0x4669447a
   28684:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28688:			; <UNDEFINED> instruction: 0xf04f9301
   2868c:			; <UNDEFINED> instruction: 0xf7ff0300
   28690:	stmdbls	r0, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   28694:	ldmdble	pc, {r0, r1, r2, r5, r8, fp, sp}	; <UNPREDICTABLE>
   28698:	blt	170afac <ftello64@plt+0x1707430>
   2869c:	blcs	715110 <ftello64@plt+0x711594>
   286a0:	bhi	deb10 <ftello64@plt+0xdaf94>
   286a4:	addslt	fp, r2, #335872	; 0x52000
   286a8:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   286ac:	ldreq	pc, [r6], -r3, lsl #2
   286b0:	tstle	r1, #268435467	; 0x1000000b
   286b4:	bhi	fe6b96c8 <ftello64@plt+0xfe6b5b4c>
   286b8:	blx	5d7008 <ftello64@plt+0x5d348c>
   286bc:	addslt	pc, r2, #134217730	; 0x8000002
   286c0:	movwle	r4, #37529	; 0x9299
   286c4:	smlatble	r7, r2, r2, r4
   286c8:			; <UNDEFINED> instruction: 0x46294430
   286cc:	ldc	7, cr15, [r6, #872]	; 0x368
   286d0:			; <UNDEFINED> instruction: 0xf080fab0
   286d4:	and	r0, r0, r0, asr #18
   286d8:	bmi	2306e0 <ftello64@plt+0x22cb64>
   286dc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   286e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   286e4:	subsmi	r9, sl, r1, lsl #22
   286e8:	andlt	sp, r2, r1, lsl #2
   286ec:			; <UNDEFINED> instruction: 0xf7dabd70
   286f0:	svclt	0x0000edba
   286f4:	andeq	ip, r2, r0, lsr #10
   286f8:	andeq	r0, r0, r8, lsl #8
   286fc:	andeq	ip, r2, r2, asr #9
   28700:	svcmi	0x00f0e92d
   28704:	bmi	8fa14c <ftello64@plt+0x8f65d0>
   28708:	blmi	8f9f88 <ftello64@plt+0x8f640c>
   2870c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   28710:	strbtmi	r4, [r9], -sp, lsl #12
   28714:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28718:			; <UNDEFINED> instruction: 0xf04f9301
   2871c:			; <UNDEFINED> instruction: 0xf7ff0300
   28720:	stmdbls	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   28724:	stmdble	r2!, {r0, r1, r2, r5, r8, fp, sp}
   28728:	blt	194b040 <ftello64@plt+0x19474c4>
   2872c:	lfmcs	f3, 1, [fp], {164}	; 0xa4
   28730:	bhi	21ebac <ftello64@plt+0x21b030>
   28734:	movwcs	r2, #532	; 0x214
   28738:	bleq	6487c <ftello64@plt+0x60d00>
   2873c:	adcslt	fp, pc, #520192	; 0x7f000
   28740:	movwcs	pc, #19431	; 0x4be7	; <UNPREDICTABLE>
   28744:	svclt	0x0008459b
   28748:	tstle	r0, #268435465	; 0x10000009
   2874c:			; <UNDEFINED> instruction: 0xf108b1ef
   28750:			; <UNDEFINED> instruction: 0xf04f0814
   28754:	strmi	r0, [r0], #2304	; 0x900
   28758:			; <UNDEFINED> instruction: 0x46294632
   2875c:			; <UNDEFINED> instruction: 0xf1094640
   28760:			; <UNDEFINED> instruction: 0xf7da0901
   28764:			; <UNDEFINED> instruction: 0xb120ed4c
   28768:	strtmi	r4, [r0], #1359	; 0x54f
   2876c:			; <UNDEFINED> instruction: 0xf04fd1f4
   28770:	bmi	2aab78 <ftello64@plt+0x2a6ffc>
   28774:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   28778:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2877c:	subsmi	r9, sl, r1, lsl #22
   28780:	strbmi	sp, [r8], -r5, lsl #2
   28784:	pop	{r0, r1, ip, sp, pc}
   28788:			; <UNDEFINED> instruction: 0x46b98ff0
   2878c:			; <UNDEFINED> instruction: 0xf7dae7f1
   28790:	svclt	0x0000ed6a
   28794:	muleq	r2, r2, r4
   28798:	andeq	r0, r0, r8, lsl #8
   2879c:	andeq	ip, r2, sl, lsr #8
   287a0:			; <UNDEFINED> instruction: 0x4604b510
   287a4:	stmdavs	r0, {r3, r8, fp, lr}
   287a8:	andscc	r4, ip, r9, ror r4
   287ac:	ldm	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   287b0:	smlatblt	r8, r0, r0, r6
   287b4:	ldclt	0, cr2, [r0, #-0]
   287b8:	svc	0x0038f7da
   287bc:			; <UNDEFINED> instruction: 0xf6c0b108
   287c0:			; <UNDEFINED> instruction: 0x61200000
   287c4:	svclt	0x0000bd10
   287c8:	andeq	r1, r1, r4, ror #31
   287cc:	bhi	1155b94 <ftello64@plt+0x1152018>
   287d0:	blt	194afec <ftello64@plt+0x1947470>
   287d4:	lfmcs	f3, 1, [fp], {164}	; 0xa4
   287d8:	blt	1b9ece0 <ftello64@plt+0x1b9b164>
   287dc:	blx	15529a <ftello64@plt+0x15171e>
   287e0:			; <UNDEFINED> instruction: 0xf104f405
   287e4:	ldrcc	r0, [r4], #-1302	; 0xfffffaea
   287e8:	ldmdale	r7!, {r0, r2, r3, r7, r9, lr}
   287ec:	blt	1b7f408 <ftello64@plt+0x1b7b88c>
   287f0:	vst3.32			; <UNDEFINED> instruction: 0xf485fa14
   287f4:	stcne	13, cr1, [r5], #668	; 0x29c
   287f8:			; <UNDEFINED> instruction: 0xd32f42b9
   287fc:	blpl	11b9814 <ftello64@plt+0x11b5c98>
   28800:	blt	1d4aa9c <ftello64@plt+0x1d46f20>
   28804:	adclt	fp, r4, #446464	; 0x6d000
   28808:	sfmcs	f3, 1, [fp, #-692]	; 0xfffffd4c
   2880c:	blx	19ecae <ftello64@plt+0x19b132>
   28810:	cfstrsne	mvf7, [r5, #-16]!
   28814:			; <UNDEFINED> instruction: 0xd32142a9
   28818:	blpl	1aec3c <ftello64@plt+0x1ab0c0>
   2881c:	blt	1dcaa04 <ftello64@plt+0x1dc6e88>
   28820:	adcslt	fp, r6, #64, 20	; 0x40000
   28824:	stmdacs	r3, {r7, r9, ip, sp, pc}
   28828:	blx	5ec92 <ftello64@plt+0x5b116>
   2882c:	strmi	pc, [r5], #-6
   28830:	ldreq	pc, [r4], -r5, lsl #2
   28834:	tstle	r1, #268435467	; 0x1000000b
   28838:	bcs	1d0050 <ftello64@plt+0x1cc4d4>
   2883c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   28840:	andsvs	r6, sp, r1, lsr r0
   28844:	bcs	21c880 <ftello64@plt+0x218d04>
   28848:	addmi	sp, sl, #19
   2884c:	stmdane	sp!, {r1, r8, r9, sl, fp, ip, sp, pc}^
   28850:	andcs	r6, r0, sp, lsl r0
   28854:	andcs	sp, r0, r3
   28858:			; <UNDEFINED> instruction: 0x4770bcf0
   2885c:	ldcllt	0, cr2, [r0], #260	; 0x104
   28860:	stmdbls	r4, {r4, r5, r6, r8, r9, sl, lr}
   28864:	andcs	r2, r0, r4, lsl #4
   28868:	ldmdavs	sl, {r1, r3, sp, lr}
   2886c:	andsvs	r3, sl, pc, lsl #4
   28870:	bls	16284c <ftello64@plt+0x15ecd0>
   28874:	andcs	r6, r0, r0, lsl r0
   28878:			; <UNDEFINED> instruction: 0xe7f0601c
   2887c:	ldrtlt	r2, [r0], #-2562	; 0xfffff5fe
   28880:	stcle	13, cr9, [fp], {2}
   28884:			; <UNDEFINED> instruction: 0xdc0c2a00
   28888:	stmdbcs	r7, {r4, r8, ip, lr, pc}
   2888c:			; <UNDEFINED> instruction: 0x4610d911
   28890:	andcs	r2, r2, #-2147483647	; 0x80000001
   28894:	eorvs	r6, sl, r9, lsl r0
   28898:			; <UNDEFINED> instruction: 0x4770bc30
   2889c:	stccs	15, cr1, [r1], {148}	; 0x94
   288a0:	ldmdbcs	r3, {r2, fp, ip, lr, pc}
   288a4:	strls	sp, [r2, #-2309]	; 0xfffff6fb
   288a8:			; <UNDEFINED> instruction: 0xe78fbc30
   288ac:	ldclt	0, cr2, [r0], #-288	; 0xfffffee0
   288b0:	subcs	r4, r1, r0, ror r7
   288b4:			; <UNDEFINED> instruction: 0x4770bc30
   288b8:	ldrlt	fp, [r0, #-504]!	; 0xfffffe08
   288bc:	stmibvs	r0, {r2, r9, sl, lr}^
   288c0:	tstlt	r8, r3, lsl #1
   288c4:			; <UNDEFINED> instruction: 0xf912f7ff
   288c8:	mvnvs	r2, r0, lsl #6
   288cc:	teqlt	r0, r0, lsr #17
   288d0:	andcs	r2, r0, #0, 10
   288d4:	strls	r2, [r0, #-768]	; 0xfffffd00
   288d8:	svc	0x0096f7da
   288dc:	andcs	fp, r0, r0, lsr #18
   288e0:	andeq	lr, r3, r4, asr #19
   288e4:	ldclt	0, cr11, [r0, #-12]!
   288e8:			; <UNDEFINED> instruction: 0xf7da68a0
   288ec:	andcs	lr, r0, sl, ror pc
   288f0:	stmib	r4, {r0, r2, r5, r7, sp, lr}^
   288f4:	andlt	r0, r3, r3
   288f8:	eorscs	fp, r7, r0, lsr sp
   288fc:	andeq	pc, r0, r0, asr #13
   28900:	svclt	0x00004770
   28904:	svcmi	0x00f0e92d
   28908:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   2890c:	strcs	r8, [r0], -r2, lsl #22
   28910:	stccs	8, cr15, [r4], #-892	; 0xfffffc84
   28914:	sbclt	r4, r3, sl, ror r4
   28918:			; <UNDEFINED> instruction: 0xf8df9302
   2891c:	tstls	r3, r0, lsr #24
   28920:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28924:			; <UNDEFINED> instruction: 0xf04f9341
   28928:	blls	13a9530 <ftello64@plt+0x13a59b4>
   2892c:	movwls	r9, #42520	; 0xa618
   28930:	movwls	r9, #39759	; 0x9b4f
   28934:			; <UNDEFINED> instruction: 0xf0002800
   28938:	strmi	r8, [r1], pc, asr #10
   2893c:	strmi	r6, [r4], -r0, asr #19
   28940:	cmplt	r8, r5, lsl #12
   28944:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   28948:			; <UNDEFINED> instruction: 0xf8d94604
   2894c:			; <UNDEFINED> instruction: 0x460d001c
   28950:			; <UNDEFINED> instruction: 0xf8ccf7ff
   28954:	andsvs	pc, ip, r9, asr #17
   28958:			; <UNDEFINED> instruction: 0x7010f8d9
   2895c:			; <UNDEFINED> instruction: 0xf0402f00
   28960:			; <UNDEFINED> instruction: 0xf8d981f8
   28964:	blcs	3499c <ftello64@plt+0x30e20>
   28968:	ldrhi	pc, [r2, #-64]	; 0xffffffc0
   2896c:	svceq	0x0000f1ba
   28970:	strhi	pc, [r2], -r0
   28974:	ldrmi	r9, [fp], r3, lsl #28
   28978:			; <UNDEFINED> instruction: 0x461f4698
   2897c:	ldmdavs	r2!, {r0, r1, r2, r3, sp, lr, pc}^
   28980:	bcs	42e54 <ftello64@plt+0x3f2d8>
   28984:			; <UNDEFINED> instruction: 0xf04fbf18
   28988:			; <UNDEFINED> instruction: 0xf1b30b01
   2898c:	svclt	0x00083fff
   28990:	svceq	0x0000f1b8
   28994:	strcc	sp, [r1, -ip]
   28998:	ldrmi	r3, [sl, #1584]!	; 0x630
   2899c:	ldmdavs	r3!, {r0, r1, r3, r4, ip, lr, pc}
   289a0:	mvnle	r2, r1, lsl fp
   289a4:	strcs	r4, [r0], #-1608	; 0xfffff9b8
   289a8:			; <UNDEFINED> instruction: 0xff86f7ff
   289ac:	strb	r4, [r6, r5, lsr #12]!
   289b0:	ldrbmi	r2, [r0], -r8, lsl #2
   289b4:	mrc	7, 4, APSR_nzcv, cr10, cr10, {6}
   289b8:	stmdacs	r0, {r7, r9, sl, lr}
   289bc:			; <UNDEFINED> instruction: 0xf7dad1eb
   289c0:			; <UNDEFINED> instruction: 0x4603ee36
   289c4:	tstlt	r0, r4
   289c8:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   289cc:	blls	14d5e4 <ftello64@plt+0x149a68>
   289d0:	andscc	pc, r0, r9, asr #17
   289d4:			; <UNDEFINED> instruction: 0xf8d9e0ec
   289d8:			; <UNDEFINED> instruction: 0xf8cd3008
   289dc:	blcs	48a44 <ftello64@plt+0x44ec8>
   289e0:	strhi	pc, [r0, #-0]
   289e4:	blcs	4f604 <ftello64@plt+0x4ba88>
   289e8:	addhi	pc, r3, r0
   289ec:	strcs	r9, [r0], #-3846	; 0xfffff0fa
   289f0:	ldcne	14, cr9, [sp, #-12]!
   289f4:	andsls	pc, r0, sp, asr #17
   289f8:			; <UNDEFINED> instruction: 0x4648e011
   289fc:	b	ff16696c <ftello64@plt+0xff162df0>
   28a00:	eorseq	pc, r4, r5, asr #16
   28a04:			; <UNDEFINED> instruction: 0xf0002800
   28a08:			; <UNDEFINED> instruction: 0x464a8656
   28a0c:			; <UNDEFINED> instruction: 0xf8474641
   28a10:			; <UNDEFINED> instruction: 0xf7da9034
   28a14:	strcc	lr, [r1], #-3000	; 0xfffff448
   28a18:	strmi	r3, [r2, #1584]!	; 0x630
   28a1c:			; <UNDEFINED> instruction: 0xf8d6d967
   28a20:			; <UNDEFINED> instruction: 0xf1b8800c
   28a24:	rscsle	r0, r6, r0, lsl #30
   28a28:			; <UNDEFINED> instruction: 0x9010f8d6
   28a2c:	svccc	0x00fff1b9
   28a30:			; <UNDEFINED> instruction: 0xf898d1e3
   28a34:	stmdacs	pc!, {}	; <UNPREDICTABLE>
   28a38:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   28a3c:	movwcs	fp, #7956	; 0x1f14
   28a40:			; <UNDEFINED> instruction: 0xf0002300
   28a44:			; <UNDEFINED> instruction: 0x464184ba
   28a48:			; <UNDEFINED> instruction: 0xf8112300
   28a4c:	ldrmi	r2, [r8], -r1, lsl #30
   28a50:	bcs	3565c <ftello64@plt+0x31ae0>
   28a54:	bcs	c186bc <ftello64@plt+0xc14b40>
   28a58:	strdcc	sp, [r2], -r7
   28a5c:	stmdaeq	r1, {r0, r1, ip, sp, lr, pc}
   28a60:	stmdbeq	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   28a64:			; <UNDEFINED> instruction: 0xf7da4648
   28a68:			; <UNDEFINED> instruction: 0xf845ea90
   28a6c:	stmdacs	r0, {r2, r4, r5}
   28a70:	strthi	pc, [r1], -r0
   28a74:			; <UNDEFINED> instruction: 0xf84768f2
   28a78:			; <UNDEFINED> instruction: 0xf1b89034
   28a7c:	andle	r0, sp, r0, lsl #30
   28a80:	blcs	e86ad4 <ftello64@plt+0xe82f58>
   28a84:	blcc	c588fc <ftello64@plt+0xc54d80>
   28a88:	stmdble	r4, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   28a8c:	svclt	0x00942b46
   28a90:	blcc	15f7774 <ftello64@plt+0x15f3bf8>
   28a94:	andcc	fp, r1, #-1342177267	; 0xb000000d
   28a98:	blcc	a6aa0 <ftello64@plt+0xa2f24>
   28a9c:	blcs	c06af0 <ftello64@plt+0xc02f74>
   28aa0:	blcs	58708 <ftello64@plt+0x54b8c>
   28aa4:	blcs	e9cd88 <ftello64@plt+0xe9920c>
   28aa8:			; <UNDEFINED> instruction: 0x011bbf9c
   28aac:	mvnseq	pc, #3
   28ab0:	blcs	11deecc <ftello64@plt+0x11db350>
   28ab4:	blcc	e1890c <ftello64@plt+0xe14d90>
   28ab8:	tsteq	fp, r7, asr fp
   28abc:	ldmdavc	r1, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}^
   28ac0:	svclt	0x009c2939
   28ac4:	sbclt	r3, r9, #48, 18	; 0xc0000
   28ac8:	stmdbcs	r6, {r2, r8, fp, ip, lr, pc}^
   28acc:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   28ad0:	sbclt	r3, r9, #1425408	; 0x15c000
   28ad4:			; <UNDEFINED> instruction: 0xf800440b
   28ad8:			; <UNDEFINED> instruction: 0xf8123b01
   28adc:	blcs	386ec <ftello64@plt+0x34b70>
   28ae0:	blcs	c18748 <ftello64@plt+0xc14bcc>
   28ae4:	strcc	sp, [r1], #-479	; 0xfffffe21
   28ae8:	strmi	r3, [r2, #1584]!	; 0x630
   28aec:			; <UNDEFINED> instruction: 0xf8ddd897
   28af0:	movwcs	r9, #16
   28af4:	movwls	r9, #49928	; 0xc308
   28af8:			; <UNDEFINED> instruction: 0xf8dfaf18
   28afc:	ldmdals	r8, {r2, r6, r9, fp, ip, sp}
   28b00:	ldrbtmi	r4, [fp], #-1720	; 0xfffff948
   28b04:			; <UNDEFINED> instruction: 0xf8df930e
   28b08:	ldrbtmi	r3, [fp], #-2620	; 0xfffff5c4
   28b0c:			; <UNDEFINED> instruction: 0xf8df930f
   28b10:	ldrbtmi	r3, [fp], #-2616	; 0xfffff5c8
   28b14:			; <UNDEFINED> instruction: 0x46539310
   28b18:			; <UNDEFINED> instruction: 0x46cb46da
   28b1c:			; <UNDEFINED> instruction: 0xf7fe4699
   28b20:	andcs	pc, r0, #916	; 0x394
   28b24:	ldrdne	pc, [r8], -fp
   28b28:	andsls	r4, r8, #64, 12	; 0x4000000
   28b2c:	blx	fe166b32 <ftello64@plt+0xfe162fb6>
   28b30:	strmi	fp, [r7], -r3, lsl #5
   28b34:	eorle	r2, r6, r3, asr #22
   28b38:	svccs	0x00009818
   28b3c:	strbhi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
   28b40:			; <UNDEFINED> instruction: 0x4631ae19
   28b44:	blx	13e6b4a <ftello64@plt+0x13e2fce>
   28b48:	blcs	80f7b4 <ftello64@plt+0x80bc38>
   28b4c:	ldmdals	r8, {r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   28b50:	mvnscc	pc, #79	; 0x4f
   28b54:	stmdbvc	r3, {r0, r1, r8, fp, ip, lr, pc}
   28b58:	blcs	8ebc0 <ftello64@plt+0x8b044>
   28b5c:	bls	dcee0 <ftello64@plt+0xd9364>
   28b60:	svclt	0x00182a00
   28b64:			; <UNDEFINED> instruction: 0xd1da429a
   28b68:			; <UNDEFINED> instruction: 0xf7ff4631
   28b6c:	blls	6a7860 <ftello64@plt+0x6a3ce4>
   28b70:	stmdble	lr!, {r0, r1, r2, r8, r9, fp, sp}
   28b74:			; <UNDEFINED> instruction: 0x2014f8db
   28b78:	bllt	14cae8c <ftello64@plt+0x14c7310>
   28b7c:			; <UNDEFINED> instruction: 0x079bba5b
   28b80:	ldmdals	r8, {r0, r1, r2, r5, r8, sl, ip, lr, pc}
   28b84:			; <UNDEFINED> instruction: 0xf3c0e7cb
   28b88:	ldmdals	r8, {r1, r2, r8, r9, sp, lr}
   28b8c:			; <UNDEFINED> instruction: 0xf0002b08
   28b90:			; <UNDEFINED> instruction: 0x46ca80d3
   28b94:			; <UNDEFINED> instruction: 0x46d946b8
   28b98:	andshi	pc, r0, sp, asr #17
   28b9c:			; <UNDEFINED> instruction: 0xffa6f7fe
   28ba0:	andshi	pc, r0, r9, asr #17
   28ba4:	tstlt	fp, r6, lsl #22
   28ba8:			; <UNDEFINED> instruction: 0x46184651
   28bac:	ldc2	7, cr15, [r4], {255}	; 0xff
   28bb0:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28bb4:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28bb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28bbc:	blls	1082c2c <ftello64@plt+0x107f0b0>
   28bc0:			; <UNDEFINED> instruction: 0xf040405a
   28bc4:	stmdals	r4, {r4, r5, r7, r8, sl, pc}
   28bc8:	ldc	0, cr11, [sp], #268	; 0x10c
   28bcc:	pop	{r1, r8, r9, fp, pc}
   28bd0:			; <UNDEFINED> instruction: 0xf1b98ff0
   28bd4:	sbcsle	r0, r4, r0, lsl #30
   28bd8:	vmla.f64	d9, d8, d3
   28bdc:	strcs	r8, [r0, #-2704]	; 0xfffff570
   28be0:	tstcc	r4, #208, 12	; 0xd000000
   28be4:	movwls	r9, #46855	; 0xb707
   28be8:			; <UNDEFINED> instruction: 0xf854461c
   28bec:	blcs	4b7c44 <ftello64@plt+0x4b40c8>
   28bf0:	bicshi	pc, r2, #0, 4
   28bf4:			; <UNDEFINED> instruction: 0xf013e8df
   28bf8:			; <UNDEFINED> instruction: 0x001302bc
   28bfc:	mvneq	r0, r0, lsr r0
   28c00:	eoreq	r0, r8, fp, lsl r1
   28c04:	tsteq	r4, r8, lsr #32
   28c08:	bicseq	r0, r0, #-1073741824	; 0xc0000000
   28c0c:	adceq	r0, pc, pc, lsr #1
   28c10:	cmneq	pc, #-1946157054	; 0x8c000002
   28c14:			; <UNDEFINED> instruction: 0x0328034b
   28c18:	subseq	r0, r8, r5, asr #5
   28c1c:	stmdavs	r7!, {r3, r4, r6}
   28c20:			; <UNDEFINED> instruction: 0xf0002f00
   28c24:			; <UNDEFINED> instruction: 0xf8dd84e4
   28c28:	ldrtmi	sl, [r1], -r0, rrx
   28c2c:			; <UNDEFINED> instruction: 0xf7ff4650
   28c30:	blls	6a779c <ftello64@plt+0x6a3c20>
   28c34:	stmdble	r5, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   28c38:	vdivne.f16	s14, s22, s2	; <UNPREDICTABLE>
   28c3c:	tstls	r4, r1, lsl #22
   28c40:	strthi	pc, [r9], #-576	; 0xfffffdc0
   28c44:	movwls	r2, #33536	; 0x8300
   28c48:	ldrtcc	r3, [r0], #-1281	; 0xfffffaff
   28c4c:	bicle	r4, ip, r9, lsr #11
   28c50:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx2
   28c54:			; <UNDEFINED> instruction: 0xe7948a90
   28c58:	svccs	0x00006827
   28c5c:	ldrbhi	pc, [pc], #-0	; 28c64 <ftello64@plt+0x250e8>	; <UNPREDICTABLE>
   28c60:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   28c64:			; <UNDEFINED> instruction: 0x46504631
   28c68:	blx	fef66c6c <ftello64@plt+0xfef630f0>
   28c6c:	blcs	80f8d8 <ftello64@plt+0x80bd5c>
   28c70:	stmdbvc	r1, {r3, r5, r6, r7, r8, fp, ip, lr, pc}
   28c74:	blcs	706a8 <ftello64@plt+0x6cb2c>
   28c78:	stmiale	r3!, {r2, r8, ip, pc}^
   28c7c:			; <UNDEFINED> instruction: 0xf7da4638
   28c80:	stmdbls	r4, {r4, r5, r7, sl, fp, sp, lr, pc}
   28c84:			; <UNDEFINED> instruction: 0xf1a1463a
   28c88:	blx	fec6909c <ftello64@plt+0xfec65520>
   28c8c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   28c90:	tstcs	r1, r1, lsl #2
   28c94:			; <UNDEFINED> instruction: 0xf04f9100
   28c98:			; <UNDEFINED> instruction: 0x460331ff
   28c9c:			; <UNDEFINED> instruction: 0xf7ff4650
   28ca0:	andls	pc, r8, sp, lsr #24
   28ca4:	sbcle	r2, pc, r0, lsl #16
   28ca8:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx2
   28cac:	svcls	0x00078a90
   28cb0:	movwls	r2, #17152	; 0x4300
   28cb4:	tstlt	r3, sl, lsl #22
   28cb8:	ldmdals	r8, {r0, r2, r3, r4, sp, lr}
   28cbc:	svceq	0x0000f1ba
   28cc0:	cdp	0, 0, cr13, cr8, cr11, {1}
   28cc4:	vstrls	s16, [r3, #-64]	; 0xffffffc0
   28cc8:	svcls	0x000846b8
   28ccc:	stmdavs	fp!, {r1, r3, r4, sl, fp, sp, pc}^
   28cd0:			; <UNDEFINED> instruction: 0x4631b1f3
   28cd4:	blx	fe1e6cd8 <ftello64@plt+0xfe1e315c>
   28cd8:	blcs	c0f944 <ftello64@plt+0xc0bdc8>
   28cdc:	bhi	111f140 <ftello64@plt+0x111b5c4>
   28ce0:	blt	170b4f0 <ftello64@plt+0x1707974>
   28ce4:	bcs	55758 <ftello64@plt+0x51bdc>
   28ce8:	blcs	718950 <ftello64@plt+0x714dd4>
   28cec:			; <UNDEFINED> instruction: 0xf8d0d90f
   28cf0:	ldrtmi	ip, [sl], -r0, lsr #32
   28cf4:	blx	fe73a580 <ftello64@plt+0xfe736a04>
   28cf8:	tstls	sl, #140, 6	; 0x30000002	; <UNPREDICTABLE>
   28cfc:	ldrdgt	pc, [r4], -r0	; <UNPREDICTABLE>
   28d00:	blx	fe742fa8 <ftello64@plt+0xfe73f42c>
   28d04:	tstls	fp, #140, 6	; 0x30000002	; <UNPREDICTABLE>
   28d08:	ldrmi	r6, [r8, fp, ror #16]
   28d0c:	ldmdals	r8, {r3, r6, r7, r8, fp, ip, sp, pc}
   28d10:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   28d14:	strbmi	r3, [r1, #1328]	; 0x530
   28d18:	blls	15d484 <ftello64@plt+0x159908>
   28d1c:	ldrbmi	r4, [r9], sl, asr #13
   28d20:			; <UNDEFINED> instruction: 0xf0402b00
   28d24:	blls	349ca4 <ftello64@plt+0x346128>
   28d28:	andseq	pc, ip, r9, asr #17
   28d2c:	eorcc	pc, r0, r9, asr #17
   28d30:			; <UNDEFINED> instruction: 0xf8c99b08
   28d34:	ldr	r3, [r5, -r4, lsr #32]!
   28d38:	ldmdavs	r3, {r0, r3, r9, fp, ip, pc}
   28d3c:	andsvs	r3, r3, r1, lsl #6
   28d40:	strbmi	lr, [r7], -sp, ror #13
   28d44:	cfmac32	mvfx4, mvfx8, mvfx15
   28d48:	ldmdals	r8, {r4, r9, fp, pc}
   28d4c:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   28d50:	strls	lr, [r4, -r3, ror #15]
   28d54:	ldmdals	r8, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   28d58:			; <UNDEFINED> instruction: 0xf7ff4631
   28d5c:	bls	6a7670 <ftello64@plt+0x6a3af4>
   28d60:	strmi	r2, [r4], r7, lsr #20
   28d64:	msrhi	CPSR_sx, #64, 4
   28d68:	blt	200b68c <ftello64@plt+0x2007b10>
   28d6c:	svccs	0x001bb2bf
   28d70:	msrhi	CPSR_, #64, 4
   28d74:			; <UNDEFINED> instruction: 0xa010f8b0
   28d78:	ldrmi	r2, [r0], -r0, lsl #2
   28d7c:	smlabteq	ip, sp, r9, lr
   28d80:	blx	fe6e77f0 <ftello64@plt+0xfe6e3c74>
   28d84:	movwcs	r2, #532	; 0x214
   28d88:			; <UNDEFINED> instruction: 0xf18afa1f
   28d8c:	blx	ff88d1a6 <ftello64@plt+0xff88962a>
   28d90:	ldrmi	r2, [r0], -r7, lsl #6
   28d94:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
   28d98:	addmi	r2, fp, #12, 6	; 0x30000000
   28d9c:	addmi	fp, r2, #8, 30
   28da0:	movwhi	pc, #32960	; 0x80c0	; <UNPREDICTABLE>
   28da4:	stmdbcs	r0, {r2, r8, fp, ip, pc}
   28da8:	movwhi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
   28dac:	teqcs	r0, fp, lsl #22
   28db0:	beq	5651e8 <ftello64@plt+0x56166c>
   28db4:	bvs	4645dc <ftello64@plt+0x460a60>
   28db8:	blx	8ddf2 <ftello64@plt+0x8a276>
   28dbc:	movwcs	r3, #261	; 0x105
   28dc0:			; <UNDEFINED> instruction: 0xf8cd4656
   28dc4:	ldrtmi	r9, [sl], r4, asr #32
   28dc8:	svcls	0x0004461c
   28dcc:	and	r4, r3, r9, lsl #13
   28dd0:	ldrbmi	r4, [r6], #-679	; 0xfffffd59
   28dd4:	rschi	pc, r9, #0
   28dd8:			; <UNDEFINED> instruction: 0x46492214
   28ddc:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   28de0:	b	366d50 <ftello64@plt+0x3631d4>
   28de4:	mvnsle	r2, r0, lsl #16
   28de8:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx2
   28dec:	vmov	r6, s16
   28df0:	svcls	0x00078a90
   28df4:	ldrdls	pc, [r4], #-141	; 0xffffff73
   28df8:	andls	r9, r4, ip, lsl #8
   28dfc:	stmdavs	r0!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   28e00:	stmdavs	r7!, {r0, r1, r2, r3, r4, r5, r8, fp, sp, pc}
   28e04:	blt	31a2c <ftello64@plt+0x2deb0>
   28e08:	ldmdals	r8, {r6, ip, pc}
   28e0c:	andcs	fp, ip, #258048	; 0x3f000
   28e10:			; <UNDEFINED> instruction: 0xf7ff973f
   28e14:	andls	pc, ip, r5, ror ip	; <UNPREDICTABLE>
   28e18:			; <UNDEFINED> instruction: 0xf43f2800
   28e1c:	smlald	sl, r3, r5, pc	; <UNPREDICTABLE>
   28e20:	ldmdbge	pc!, {r0, r1, r2, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
   28e24:	movwcs	r9, #18456	; 0x4818
   28e28:	andscs	fp, r0, #258048	; 0x3f000
   28e2c:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   28e30:	blcs	4da48 <ftello64@plt+0x49ecc>
   28e34:			; <UNDEFINED> instruction: 0x83b6f000
   28e38:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   28e3c:			; <UNDEFINED> instruction: 0x46504631
   28e40:			; <UNDEFINED> instruction: 0xf9d0f7ff
   28e44:	blcs	80fab0 <ftello64@plt+0x80bf34>
   28e48:	mrcge	6, 7, APSR_nzcv, cr12, cr15, {3}
   28e4c:	vfnmsne.f16	s14, s20, s6	; <UNPREDICTABLE>
   28e50:			; <UNDEFINED> instruction: 0xf63f2a01
   28e54:	blcs	d4a38 <ftello64@plt+0xd0ebc>
   28e58:	movwhi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
   28e5c:	strcs	r2, [r1, -r3, lsl #6]
   28e60:	ldrcc	lr, [r1, -sp, asr #19]
   28e64:			; <UNDEFINED> instruction: 0xf7da9804
   28e68:			; <UNDEFINED> instruction: 0x4601ebbc
   28e6c:	teqlt	r0, r8
   28e70:	vmlane.f32	s19, s6, s8
   28e74:	bcs	fc01c4 <ftello64@plt+0xfbc648>
   28e78:	ldrmi	fp, [r9], -r8, lsl #30
   28e7c:	ldrbmi	r9, [r0], -r8, lsl #2
   28e80:			; <UNDEFINED> instruction: 0xf7ff4631
   28e84:	bls	6a7548 <ftello64@plt+0x6a39cc>
   28e88:	strmi	r2, [r2], r7, lsr #20
   28e8c:	mrcge	6, 6, APSR_nzcv, cr10, cr15, {3}
   28e90:	blt	170b7a4 <ftello64@plt+0x1707c28>
   28e94:	blcs	715908 <ftello64@plt+0x711d8c>
   28e98:	mrcge	6, 6, APSR_nzcv, cr4, cr15, {3}
   28e9c:	blt	128b6a8 <ftello64@plt+0x1287b2c>
   28ea0:	blx	1158ce <ftello64@plt+0x111d52>
   28ea4:			; <UNDEFINED> instruction: 0xf103f301
   28ea8:	addmi	r0, sl, #-2147483643	; 0x80000005
   28eac:	mcrge	4, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   28eb0:	bpl	ff075b08 <ftello64@plt+0xff071f8c>
   28eb4:	blx	5177e0 <ftello64@plt+0x513c64>
   28eb8:	ldcne	3, cr15, [r9, #516]	; 0x204
   28ebc:	addmi	r9, sl, #-1073741820	; 0xc0000004
   28ec0:	mcrge	4, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   28ec4:	ldmhi	r9, {r0, r1, sl, lr}
   28ec8:	addlt	fp, r9, #299008	; 0x49000
   28ecc:	stmdbcs	fp, {r2, r4, r8, ip, pc}
   28ed0:	mrcge	6, 5, APSR_nzcv, cr8, cr15, {3}
   28ed4:	ldmib	sp, {r0, r1, r3, r4, r6, fp, pc}^
   28ed8:	blt	16e932c <ftello64@plt+0x16e57b0>
   28edc:	tstls	r5, #-1342177271	; 0xb0000009
   28ee0:	movweq	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   28ee4:			; <UNDEFINED> instruction: 0xf4ff429a
   28ee8:	blls	2549a4 <ftello64@plt+0x250e28>
   28eec:			; <UNDEFINED> instruction: 0xf43f2b00
   28ef0:	blls	5949a4 <ftello64@plt+0x590e28>
   28ef4:	adcsmi	r4, fp, #59768832	; 0x3900000
   28ef8:	mcrge	6, 5, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   28efc:	movweq	pc, #4554	; 0x11ca	; <UNPREDICTABLE>
   28f00:	ldmdapl	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   28f04:	bhi	1a649cc <ftello64@plt+0x1a60e50>
   28f08:	ldrmi	r4, [r0], -r0, lsr #13
   28f0c:			; <UNDEFINED> instruction: 0x461d9c12
   28f10:	svccs	0x0001e022
   28f14:			; <UNDEFINED> instruction: 0xf81ad919
   28f18:	blcs	f34f50 <ftello64@plt+0xf313d4>
   28f1c:	mrcne	1, 3, sp, cr11, cr5, {0}
   28f20:	ldmdble	r2, {r1, r8, r9, fp, sp}
   28f24:	andeq	lr, ip, #10240	; 0x2800
   28f28:	blcs	fc027c <ftello64@plt+0xfbc700>
   28f2c:			; <UNDEFINED> instruction: 0xf10cd10d
   28f30:	svccc	0x00020c01
   28f34:	movweq	lr, #51978	; 0xcb0a
   28f38:	bls	13a7a0 <ftello64@plt+0x136c24>
   28f3c:	ldrtmi	r9, [r9], -r8, lsl #22
   28f40:			; <UNDEFINED> instruction: 0xffa6f002
   28f44:			; <UNDEFINED> instruction: 0xf0402800
   28f48:	blls	589ed8 <ftello64@plt+0x58635c>
   28f4c:	addsmi	r3, ip, #16777216	; 0x1000000
   28f50:			; <UNDEFINED> instruction: 0xf0804621
   28f54:	ldmdals	r9, {r0, r1, r2, r3, r7, r8, r9, pc}
   28f58:	tstcs	r3, #3620864	; 0x374000
   28f5c:			; <UNDEFINED> instruction: 0x2c03fb01
   28f60:	bl	2b1368 <ftello64@plt+0x2ad7ec>
   28f64:			; <UNDEFINED> instruction: 0xf85a030c
   28f68:	ldmdavs	pc, {r2, r3, lr, pc}^	; <UNPREDICTABLE>
   28f6c:	blx	fe731b74 <ftello64@plt+0xfe72dff8>
   28f70:	blt	10281a8 <ftello64@plt+0x102462c>
   28f74:	andeq	lr, ip, #23552	; 0x5c00
   28f78:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   28f7c:	svclt	0x00084299
   28f80:			; <UNDEFINED> instruction: 0xf0c04290
   28f84:	blls	489d68 <ftello64@plt+0x4861ec>
   28f88:	sbcle	r2, r2, r3, lsl #22
   28f8c:			; <UNDEFINED> instruction: 0xf0002f00
   28f90:			; <UNDEFINED> instruction: 0xf10c835b
   28f94:			; <UNDEFINED> instruction: 0x463a33ff
   28f98:	and	r4, r2, r3, asr r4
   28f9c:			; <UNDEFINED> instruction: 0xf0003a01
   28fa0:	stmiane	r8!, {r0, r1, r4, r6, r8, r9, pc}^
   28fa4:	svcne	0x0001f813
   28fa8:	mvnsle	r2, ip, lsr r9
   28fac:			; <UNDEFINED> instruction: 0xf0002a01
   28fb0:	mcrrne	3, 4, r8, r3, cr11
   28fb4:	ldrbmi	r4, [r0], #-1026	; 0xfffffbfe
   28fb8:	and	r4, r2, pc, lsl r6
   28fbc:	adcsmi	r3, sl, #262144	; 0x40000
   28fc0:			; <UNDEFINED> instruction: 0xf810d0c3
   28fc4:	ldmdbcs	lr!, {r0, r8, r9, sl, fp, ip}
   28fc8:	adcsmi	sp, fp, #248, 2	; 0x3e
   28fcc:	bne	1d2c8 <ftello64@plt+0x1974c>
   28fd0:	sbfx	r4, r3, #8, #18
   28fd4:	movwls	r6, #18467	; 0x4823
   28fd8:			; <UNDEFINED> instruction: 0xf0002b00
   28fdc:	svcls	0x001882fa
   28fe0:			; <UNDEFINED> instruction: 0x46384631
   28fe4:			; <UNDEFINED> instruction: 0xf8fef7ff
   28fe8:	blcs	80fc54 <ftello64@plt+0x80c0d8>
   28fec:	mcrge	6, 1, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   28ff0:	vfnmsne.f16	s14, s20, s6	; <UNPREDICTABLE>
   28ff4:			; <UNDEFINED> instruction: 0xf63f2a01
   28ff8:	blcs	d4894 <ftello64@plt+0xd0d18>
   28ffc:	eorhi	pc, ip, #0
   29000:	andcs	r2, r3, #67108864	; 0x4000000
   29004:	tstls	r5, #161480704	; 0x9a00000
   29008:	stmdals	r4, {r0, r4, r9, ip, pc}
   2900c:	b	ffa66f7c <ftello64@plt+0xffa63400>
   29010:	andls	r4, r8, r1, lsl #12
   29014:	bls	1554dc <ftello64@plt+0x151960>
   29018:	ldclpl	14, cr1, [r2], {67}	; 0x43
   2901c:	svclt	0x00082a3e
   29020:	tstls	r8, r9, lsl r6
   29024:			; <UNDEFINED> instruction: 0x46314638
   29028:			; <UNDEFINED> instruction: 0xf8dcf7ff
   2902c:	bcs	a0f898 <ftello64@plt+0xa0bd1c>
   29030:			; <UNDEFINED> instruction: 0xf67f4607
   29034:	bhi	1114858 <ftello64@plt+0x1110cdc>
   29038:	addslt	fp, fp, #372736	; 0x5b000
   2903c:			; <UNDEFINED> instruction: 0xf67f2b1b
   29040:	bhi	9484c <ftello64@plt+0x90cd0>
   29044:	addlt	fp, r9, #299008	; 0x49000
   29048:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   2904c:	tsteq	r6, r3, lsl #2	; <UNPREDICTABLE>
   29050:			; <UNDEFINED> instruction: 0xf4ff428a
   29054:	tstcc	r4, #15808	; 0x3dc0
   29058:	blt	127fb64 <ftello64@plt+0x127bfe8>
   2905c:	vmov.i16	d15, #37632	; 0x9300
   29060:			; <UNDEFINED> instruction: 0x91121d99
   29064:			; <UNDEFINED> instruction: 0xf4ff428a
   29068:	strmi	sl, [r3], #-3565	; 0xfffff213
   2906c:	blt	128b2d8 <ftello64@plt+0x128775c>
   29070:	tstls	r4, r9, lsl #5
   29074:			; <UNDEFINED> instruction: 0xf67f290b
   29078:	ldmdahi	fp, {r0, r2, r5, r6, r7, r8, sl, fp, sp, pc}^
   2907c:	blt	170f4d4 <ftello64@plt+0x170b958>
   29080:	addslt	r9, fp, #1179648	; 0x120000
   29084:	blx	8dcda <ftello64@plt+0x8a15e>
   29088:	addsmi	r0, sl, #201326592	; 0xc000000
   2908c:	cfldrdge	mvd15, [sl, #1020]	; 0x3fc
   29090:	blcs	4fcb8 <ftello64@plt+0x4c13c>
   29094:	cfldrdge	mvd15, [r8, #252]	; 0xfc
   29098:			; <UNDEFINED> instruction: 0x46519b13
   2909c:			; <UNDEFINED> instruction: 0xf4bf459a
   290a0:			; <UNDEFINED> instruction: 0xf1c7add1
   290a4:	stmib	sp, {r0, r8, r9}^
   290a8:	mrc	8, 5, r5, cr0, cr6, {0}
   290ac:	vldrls	s16, [r5, #-416]	; 0xfffffe60
   290b0:	ldrmi	r4, [r8], sl, asr #13
   290b4:	ands	r9, ip, r5, lsl r4
   290b8:	svceq	0x0001f1b9
   290bc:			; <UNDEFINED> instruction: 0x5d3bd912
   290c0:	tstle	pc, ip, lsr fp	; <UNPREDICTABLE>
   290c4:	mvnscc	pc, #1073741826	; 0x40000002
   290c8:	stmdble	fp, {r1, r8, r9, fp, sp}
   290cc:			; <UNDEFINED> instruction: 0x5cd3193a
   290d0:	svclt	0x00042b3e
   290d4:			; <UNDEFINED> instruction: 0xf1a93401
   290d8:	tstle	r3, r2, lsl #18
   290dc:	strbmi	r9, [fp, #-2824]	; 0xfffff4f8
   290e0:	sbcshi	pc, r4, #0
   290e4:	strcc	r9, [r1, #-2835]	; 0xfffff4ed
   290e8:	strtmi	r4, [r9], -fp, lsr #5
   290ec:	sbchi	pc, r8, #64, 4
   290f0:	blls	54f95c <ftello64@plt+0x54bde0>
   290f4:	blx	10f146 <ftello64@plt+0x10b5ca>
   290f8:	movwcs	r0, #257	; 0x101
   290fc:	ldmdapl	ip!, {r3, r4, r5, r6, fp, ip}^
   29100:			; <UNDEFINED> instruction: 0xf8d02100
   29104:	blt	94d11c <ftello64@plt+0x9495a0>
   29108:			; <UNDEFINED> instruction: 0xf989fa99
   2910c:	andeq	lr, r4, r9, lsl fp
   29110:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   29114:	svclt	0x0008428b
   29118:			; <UNDEFINED> instruction: 0xf0c04282
   2911c:	blls	489be8 <ftello64@plt+0x48606c>
   29120:	sbcle	r2, r9, r3, lsl #22
   29124:	svceq	0x0000f1b9
   29128:	rsbshi	pc, sl, #0
   2912c:	strbmi	r1, [sl], -r3, ror #28
   29130:	and	r4, r2, fp, lsr r4
   29134:			; <UNDEFINED> instruction: 0xf0003a01
   29138:	bl	249b0c <ftello64@plt+0x245f90>
   2913c:			; <UNDEFINED> instruction: 0xf8130003
   29140:	ldmdbcs	ip!, {r0, r8, r9, sl, fp, ip}
   29144:	bcs	9d924 <ftello64@plt+0x99da8>
   29148:	rsbhi	pc, sl, #0
   2914c:	strmi	r1, [r2], #-3140	; 0xfffff3bc
   29150:			; <UNDEFINED> instruction: 0x46a14438
   29154:			; <UNDEFINED> instruction: 0xf109e003
   29158:	strbmi	r0, [sl, #-2305]	; 0xfffff6ff
   2915c:			; <UNDEFINED> instruction: 0xf810d0c2
   29160:	blcs	fb8d6c <ftello64@plt+0xfb51f0>
   29164:	strbmi	sp, [ip, #-503]	; 0xfffffe09
   29168:	bl	fea9d460 <ftello64@plt+0xfea998e4>
   2916c:	ldr	r0, [r5, r4, lsl #18]!
   29170:	vmul.i8	q10, q8, <illegal reg q11.5>
   29174:	ldmmi	r7!, {r0, r1, r9, lr}^
   29178:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2917c:	blx	fece519e <ftello64@plt+0xfece1622>
   29180:	svcls	0x0018e562
   29184:			; <UNDEFINED> instruction: 0x46384631
   29188:			; <UNDEFINED> instruction: 0xf82cf7ff
   2918c:	blcs	80fdf8 <ftello64@plt+0x80c27c>
   29190:	ldclge	6, cr15, [sl, #-508]	; 0xfffffe04
   29194:	blcs	c75a8 <ftello64@plt+0xc3a2c>
   29198:	cfldrdge	mvd15, [r6, #-508]	; 0xfffffe04
   2919c:			; <UNDEFINED> instruction: 0x46314638
   291a0:			; <UNDEFINED> instruction: 0xf820f7ff
   291a4:	svccs	0x00279f19
   291a8:			; <UNDEFINED> instruction: 0xf67f4686
   291ac:	stmiavs	r1, {r0, r2, r3, r6, r8, sl, fp, sp, pc}^
   291b0:			; <UNDEFINED> instruction: 0xf8d0463a
   291b4:	movwcs	ip, #8
   291b8:	blx	fe0a7c04 <ftello64@plt+0xfe0a4088>
   291bc:	movwcs	lr, #18893	; 0x49cd
   291c0:	stc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
   291c4:	ldrdeq	lr, [r4, -sp]
   291c8:	andeq	lr, ip, #26624	; 0x6800
   291cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   291d0:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   291d4:	svclt	0x00084299
   291d8:			; <UNDEFINED> instruction: 0xf4ff4290
   291dc:	svcge	0x001aad35
   291e0:	andeq	lr, ip, lr, lsl #22
   291e4:	andcs	r4, r0, #84934656	; 0x5100000
   291e8:			; <UNDEFINED> instruction: 0xf001463b
   291ec:	andls	pc, r4, r7, asr #26
   291f0:			; <UNDEFINED> instruction: 0xf47f2800
   291f4:	blls	3146a0 <ftello64@plt+0x310b24>
   291f8:	stmdage	r0!, {r4, r5, r8, sp}
   291fc:	blx	71a56 <ftello64@plt+0x6deda>
   29200:	tstls	r1, r5, lsl #2
   29204:	svc	0x00faf7d9
   29208:	blls	7158d0 <ftello64@plt+0x711d54>
   2920c:			; <UNDEFINED> instruction: 0xf0002b00
   29210:	ldmdbls	r1, {r0, r3, r4, r5, r6, r9, pc}
   29214:	beq	fed65650 <ftello64@plt+0xfed61ad4>
   29218:			; <UNDEFINED> instruction: 0xf8dae006
   2921c:	ldmdbls	r1, {sp, pc}
   29220:	svceq	0x0000f1ba
   29224:	rsbhi	pc, lr, #0
   29228:	andeq	pc, r8, sl, lsl #2
   2922c:	tstls	r1, r4, lsl r2
   29230:	svc	0x00e4f7d9
   29234:	mvnsle	r2, r0, lsl #16
   29238:			; <UNDEFINED> instruction: 0x46c24638
   2923c:	cdp	15, 1, cr9, cr8, cr7, {0}
   29240:			; <UNDEFINED> instruction: 0xf0018a90
   29244:	ldr	pc, [r5, #-3317]!	; 0xfffff30b
   29248:	ldrdge	pc, [r0], -r4
   2924c:	svceq	0x0000f1ba
   29250:			; <UNDEFINED> instruction: 0x81b6f000
   29254:	shadd16mi	r9, r1, r8
   29258:			; <UNDEFINED> instruction: 0xf7fe4638
   2925c:	blls	6a9170 <ftello64@plt+0x6a55f4>
   29260:			; <UNDEFINED> instruction: 0xf67f2b1f
   29264:	stmdbvc	r3, {r0, r4, r5, r6, r7, sl, fp, sp, pc}
   29268:			; <UNDEFINED> instruction: 0xf47f2b03
   2926c:	ldrbmi	sl, [r0], -sp, ror #25
   29270:	ldmib	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29274:	ldrbmi	r2, [r2], -r1, lsl #2
   29278:	strmi	r9, [r3], -r1, lsl #2
   2927c:	smladxcs	r0, r8, r6, r4
   29280:			; <UNDEFINED> instruction: 0xf7ff9700
   29284:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   29288:	cfldrdge	mvd15, [lr], {63}	; 0x3f
   2928c:	bls	1e26c4 <ftello64@plt+0x1deb48>
   29290:			; <UNDEFINED> instruction: 0xf0002a00
   29294:	ldfned	f0, [r3, #-192]	; 0xffffff40
   29298:	eorscs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   2929c:	eorsvc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   292a0:	svccs	0x00009204
   292a4:	cmnhi	r2, r0	; <UNPREDICTABLE>
   292a8:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   292ac:			; <UNDEFINED> instruction: 0x46504631
   292b0:			; <UNDEFINED> instruction: 0xff98f7fe
   292b4:	bcs	80fb20 <ftello64@plt+0x80bfa4>
   292b8:	stclge	6, cr15, [r6], {127}	; 0x7f
   292bc:	bcs	1076cc <ftello64@plt+0x103b50>
   292c0:	cfstrdge	mvd15, [r2], {127}	; 0x7f
   292c4:	ldrtmi	r9, [r9], -r4, lsl #20
   292c8:			; <UNDEFINED> instruction: 0xf7ff4650
   292cc:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   292d0:	cfldrsge	mvf15, [sl], #252	; 0xfc
   292d4:	bls	1e267c <ftello64@plt+0x1deb00>
   292d8:	bcs	4337c <ftello64@plt+0x3f800>
   292dc:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   292e0:			; <UNDEFINED> instruction: 0xf8521d13
   292e4:			; <UNDEFINED> instruction: 0xf8532035
   292e8:	andsls	r3, r1, #53	; 0x35
   292ec:			; <UNDEFINED> instruction: 0xf0002f00
   292f0:	blcs	49974 <ftello64@plt+0x45df8>
   292f4:	orrhi	pc, r8, r0
   292f8:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   292fc:	movwls	r4, #17969	; 0x4631
   29300:			; <UNDEFINED> instruction: 0xf7fe4650
   29304:	bls	6a90c8 <ftello64@plt+0x6a554c>
   29308:			; <UNDEFINED> instruction: 0xf67f2a1f
   2930c:	stmdbvc	r2, {r0, r2, r3, r4, r7, sl, fp, sp, pc}
   29310:			; <UNDEFINED> instruction: 0xf47f2a03
   29314:			; <UNDEFINED> instruction: 0x4638ac99
   29318:	stmdb	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2931c:	bls	48ff34 <ftello64@plt+0x48c3b8>
   29320:	pkhbtmi	r4, r4, r9, lsl #12
   29324:			; <UNDEFINED> instruction: 0xf8cd4650
   29328:			; <UNDEFINED> instruction: 0xf7ffc010
   2932c:	blls	1679c0 <ftello64@plt+0x163e44>
   29330:			; <UNDEFINED> instruction: 0xf43f2800
   29334:	smlabbcs	r0, r9, ip, sl
   29338:			; <UNDEFINED> instruction: 0x4650463a
   2933c:			; <UNDEFINED> instruction: 0xf8d4e019
   29340:			; <UNDEFINED> instruction: 0xf1baa000
   29344:			; <UNDEFINED> instruction: 0xf0000f00
   29348:	svcls	0x001880de
   2934c:			; <UNDEFINED> instruction: 0x46384631
   29350:			; <UNDEFINED> instruction: 0xff48f7fe
   29354:	blcs	80ffc0 <ftello64@plt+0x80c444>
   29358:	ldclge	6, cr15, [r6], #-508	; 0xfffffe04
   2935c:	blcs	107770 <ftello64@plt+0x103bf4>
   29360:	cfldrdge	mvd15, [r2], #-508	; 0xfffffe04
   29364:			; <UNDEFINED> instruction: 0xf7da4650
   29368:			; <UNDEFINED> instruction: 0x4652e93c
   2936c:	strmi	r2, [r3], -r0, lsl #2
   29370:	tstls	r0, r8, lsr r6
   29374:	strls	r2, [r1, -r1, lsl #14]
   29378:			; <UNDEFINED> instruction: 0xf8c0f7ff
   2937c:	stmdacs	r0, {r8, sp}
   29380:	cfstrdge	mvd15, [r2], #-252	; 0xffffff04
   29384:	svcls	0x000746c2
   29388:	bhi	fe464bf0 <ftello64@plt+0xfe461074>
   2938c:	ldr	r9, [r1], #260	; 0x104
   29390:	mvnscc	pc, #79	; 0x4f
   29394:	str	r9, [fp], #-772	; 0xfffffcfc
   29398:	teqcs	r7, #203423744	; 0xc200000
   2939c:	bhi	fe464c04 <ftello64@plt+0xfe461088>
   293a0:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   293a4:	movwls	r9, #20231	; 0x4f07
   293a8:	cdp	4, 1, cr14, cr8, cr4, {4}
   293ac:			; <UNDEFINED> instruction: 0x9c0c6a10
   293b0:	ldrdls	pc, [r4], #-141	; 0xffffff73
   293b4:	movwls	r2, #49920	; 0xc300
   293b8:	ldrmi	lr, [r8], -r6, asr #8
   293bc:			; <UNDEFINED> instruction: 0xf7d99307
   293c0:	blls	224b58 <ftello64@plt+0x220fdc>
   293c4:	eorseq	pc, r4, r5, asr #16
   293c8:			; <UNDEFINED> instruction: 0xf0002800
   293cc:	ldmvs	r2!, {r2, r4, r5, r6, r8, pc}^
   293d0:	eorscc	pc, r4, r7, asr #16
   293d4:	bllt	18e73d8 <ftello64@plt+0x18e385c>
   293d8:			; <UNDEFINED> instruction: 0xf6c02337
   293dc:	movwls	r0, #17152	; 0x4300
   293e0:	bllt	ff9e73e4 <ftello64@plt+0xff9e3868>
   293e4:			; <UNDEFINED> instruction: 0xf7ff4648
   293e8:	ldrdls	pc, [r4], -fp
   293ec:	stmdals	r6, {r5, r8, ip, sp, pc}
   293f0:	mrc	7, 7, APSR_nzcv, cr12, cr9, {6}
   293f4:	bllt	ff7673f8 <ftello64@plt+0xff76387c>
   293f8:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
   293fc:	movweq	lr, #23108	; 0x5a44
   29400:	svclt	0x00182a11
   29404:			; <UNDEFINED> instruction: 0xf43f2b00
   29408:	blls	153fc4 <ftello64@plt+0x150448>
   2940c:	movwls	r4, #1570	; 0x622
   29410:			; <UNDEFINED> instruction: 0xf8d9462b
   29414:			; <UNDEFINED> instruction: 0xf7da0008
   29418:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2941c:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   29420:			; <UNDEFINED> instruction: 0xf8d99a04
   29424:			; <UNDEFINED> instruction: 0xf7fe1008
   29428:	stmdacs	r0, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   2942c:	bge	ff6e6530 <ftello64@plt+0xff6e29b4>
   29430:	b	fe4673a0 <ftello64@plt+0xfe463824>
   29434:	cmncs	lr, #72, 18	; 0x120000
   29438:			; <UNDEFINED> instruction: 0x461c4479
   2943c:	stmdami	r7, {r1, r9, sl, lr}^
   29440:			; <UNDEFINED> instruction: 0xf0064478
   29444:	stmdals	r6, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   29448:	mrc	7, 6, APSR_nzcv, cr0, cr9, {6}
   2944c:			; <UNDEFINED> instruction: 0xf6c04623
   29450:	movwls	r0, #17152	; 0x4300
   29454:	bllt	feb67458 <ftello64@plt+0xfeb638dc>
   29458:	ldmdavc	r2, {r2, r9, fp, ip, pc}
   2945c:			; <UNDEFINED> instruction: 0xf04f2a3c
   29460:	svclt	0x001c0200
   29464:			; <UNDEFINED> instruction: 0x46929311
   29468:			; <UNDEFINED> instruction: 0xf47f9215
   2946c:	stmdbls	r4, {r1, r2, r3, r6, r7, r8, sl, fp, sp, pc}
   29470:	tstls	r1, #153092096	; 0x9200000
   29474:	tstls	r4, r1, lsl #2
   29478:	bls	162b9c <ftello64@plt+0x15f020>
   2947c:	ldrls	r2, [r2, -r0, lsl #14]
   29480:	bcs	f474d0 <ftello64@plt+0xf43954>
   29484:	tstls	r1, #24, 30	; 0x60
   29488:	cfstrdge	mvd15, [ip], #508	; 0x1fc
   2948c:	tstls	r1, #4, 20	; 0x4000
   29490:	andls	r3, r4, #268435456	; 0x10000000
   29494:	ldrtmi	lr, [r8], -r6, ror #9
   29498:	stmia	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2949c:	ldrtmi	r9, [sl], -r4, lsl #18
   294a0:	smlatbeq	r3, r1, r1, pc	; <UNPREDICTABLE>
   294a4:			; <UNDEFINED> instruction: 0xf181fab1
   294a8:	tstls	r1, r9, asr #18
   294ac:	mrsls	r2, (UNDEF: 16)
   294b0:	mvnscc	pc, pc, asr #32
   294b4:	ldrbmi	r4, [r0], -r3, lsl #12
   294b8:			; <UNDEFINED> instruction: 0xf820f7ff
   294bc:	stmdacs	r0, {r3, ip, pc}
   294c0:	blge	ff0e65c4 <ftello64@plt+0xff0e2a48>
   294c4:	bllt	ffc674c8 <ftello64@plt+0xffc6394c>
   294c8:	svccc	0x00fff1b7
   294cc:	strls	r4, [r4, -sl, asr #13]
   294d0:	ldrdle	r4, [r8, -r9]
   294d4:	blx	2e74d6 <ftello64@plt+0x2e395a>
   294d8:			; <UNDEFINED> instruction: 0xf8c92301
   294dc:			; <UNDEFINED> instruction: 0xf7ff300c
   294e0:			; <UNDEFINED> instruction: 0xf8bdbb61
   294e4:			; <UNDEFINED> instruction: 0xf6433010
   294e8:	addsmi	r7, r3, #-268435441	; 0xf000000f
   294ec:			; <UNDEFINED> instruction: 0xf8ddd0f2
   294f0:			; <UNDEFINED> instruction: 0xf7ff8010
   294f4:	ldmdb	r4, {r0, r4, r6, r8, r9, fp, ip, sp, pc}^
   294f8:	movwls	r7, #17154	; 0x4302
   294fc:	ldmdb	r4, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
   29500:	andsls	r3, r1, #536870912	; 0x20000000
   29504:	blmi	5e30d4 <ftello64@plt+0x5df558>
   29508:	eorvc	pc, r9, #1325400064	; 0x4f000000
   2950c:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
   29510:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29514:			; <UNDEFINED> instruction: 0xf0064478
   29518:			; <UNDEFINED> instruction: 0xf7fff9e5
   2951c:	blmi	518378 <ftello64@plt+0x5147fc>
   29520:	sbcscs	pc, lr, #64, 4
   29524:	ldmdami	r3, {r1, r4, r8, fp, lr}
   29528:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2952c:	ldrbtmi	r9, [r8], #-1800	; 0xfffff8f8
   29530:			; <UNDEFINED> instruction: 0xf9d8f006
   29534:	bllt	fe267538 <ftello64@plt+0xfe2639bc>
   29538:	andeq	ip, r2, ip, lsl #5
   2953c:	andeq	r0, r0, r8, lsl #8
   29540:	andeq	r2, r1, sl, asr #18
   29544:	andeq	r8, r1, r6, ror #7
   29548:	strdeq	r8, [r1], -sl
   2954c:	andeq	fp, r2, r8, ror #31
   29550:	andeq	r7, r1, r8, ror sp
   29554:	muleq	r1, lr, ip
   29558:	strdeq	r7, [r1], -r8
   2955c:	andeq	r7, r1, r4, lsl #21
   29560:	andeq	r1, r1, ip, lsr pc
   29564:	ldrdeq	r7, [r1], -lr
   29568:	strdeq	r7, [r1], -r8
   2956c:	andeq	r1, r1, r4, lsr #30
   29570:	andeq	r7, r1, r6, asr #19
   29574:	ldrdeq	r7, [r1], -lr
   29578:	ldrdcc	pc, [r8], -r9
   2957c:	blcs	4e19c <ftello64@plt+0x4a620>
   29580:	ldrbmi	sp, [r3], lr, rrx
   29584:	andsge	pc, r8, sp, asr #17
   29588:	blt	fed2758c <ftello64@plt+0xfed23a10>
   2958c:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q11.5>
   29590:	stmdbmi	r7!, {r1, r6, r7, r9, sp}^
   29594:	ldrbtmi	r4, [fp], #-2151	; 0xfffff799
   29598:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2959c:			; <UNDEFINED> instruction: 0xf9a2f006
   295a0:	bllt	14e75a4 <ftello64@plt+0x14e3a28>
   295a4:	vst2.8	{d25-d26}, [pc], r4
   295a8:	blmi	1905ea0 <ftello64@plt+0x1902324>
   295ac:	andls	r4, r8, r3, ror #18
   295b0:	stmdami	r3!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   295b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   295b8:			; <UNDEFINED> instruction: 0xf994f006
   295bc:	bllt	11675c0 <ftello64@plt+0x1163a44>
   295c0:	vqdmulh.s<illegal width 8>	d25, d0, d14
   295c4:	ldmib	sp, {r1, r2, r3, r6, r7, r9, sp}^
   295c8:			; <UNDEFINED> instruction: 0xf006100f
   295cc:			; <UNDEFINED> instruction: 0xf7fff98b
   295d0:	stmdals	r4, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}
   295d4:	eorsvc	pc, ip, #1325400064	; 0x4f000000
   295d8:	ldmdbmi	fp, {r1, r3, r4, r6, r8, r9, fp, lr}^
   295dc:	ldrbtmi	r9, [fp], #-8
   295e0:	ldrbtmi	r4, [r9], #-2138	; 0xfffff7a6
   295e4:			; <UNDEFINED> instruction: 0xf0064478
   295e8:			; <UNDEFINED> instruction: 0xf7fff97d
   295ec:	blmi	16582a8 <ftello64@plt+0x165472c>
   295f0:	sbcscs	pc, lr, #64, 4
   295f4:	ldmdami	r8, {r0, r1, r2, r4, r6, r8, fp, lr}^
   295f8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   295fc:	ldrbtmi	r9, [r8], #-1800	; 0xfffff8f8
   29600:			; <UNDEFINED> instruction: 0xf970f006
   29604:	bllt	867608 <ftello64@plt+0x863a8c>
   29608:			; <UNDEFINED> instruction: 0xf44f4b54
   2960c:	ldmdbmi	r4, {r0, r2, r3, r5, r9, ip, sp, lr}^
   29610:	ldrbtmi	r4, [fp], #-2132	; 0xfffff7ac
   29614:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   29618:			; <UNDEFINED> instruction: 0xf964f006
   2961c:	bllt	567620 <ftello64@plt+0x563aa4>
   29620:			; <UNDEFINED> instruction: 0x46491938
   29624:	stc2	0, cr15, [r2], {9}
   29628:			; <UNDEFINED> instruction: 0xf47f2800
   2962c:	ldrb	sl, [r9, #-3415]	; 0xfffff2a9
   29630:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q6.5>
   29634:	stmdbmi	sp, {r0, r1, r4, r5, r7, r9, sp}^
   29638:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
   2963c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   29640:			; <UNDEFINED> instruction: 0xf950f006
   29644:	bllt	67648 <ftello64@plt+0x63acc>
   29648:	movweq	lr, #51978	; 0xcb0a
   2964c:	tstls	r2, #59768832	; 0x3900000
   29650:			; <UNDEFINED> instruction: 0xf0094618
   29654:	blls	4e8808 <ftello64@plt+0x4e4c8c>
   29658:			; <UNDEFINED> instruction: 0xf47f2800
   2965c:	ldrbt	sl, [r4], #-3181	; 0xfffff393
   29660:			; <UNDEFINED> instruction: 0xf7ff4648
   29664:	mulls	r4, sp, r8
   29668:			; <UNDEFINED> instruction: 0xf47f2800
   2966c:	ldrbmi	sl, [r3], r0, asr #29
   29670:	blt	1027674 <ftello64@plt+0x1023af8>
   29674:	ldcls	6, cr4, [r6, #-272]	; 0xfffffef0
   29678:	ldrsbhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2967c:	blt	ff8e7680 <ftello64@plt+0xff8e3b04>
   29680:	ldmdapl	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   29684:	ldcls	6, cr4, [r5], {209}	; 0xd1
   29688:	blt	ff76768c <ftello64@plt+0xff763b10>
   2968c:	ldmdbne	r8!, {r2, r8, fp, ip, pc}
   29690:			; <UNDEFINED> instruction: 0xf002461a
   29694:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   29698:	cfstrsge	mvf15, [r4, #-508]!	; 0xfffffe04
   2969c:	ldrbmi	r4, [r1], fp, lsr #12
   296a0:	cdp	3, 1, cr3, cr8, cr1, {0}
   296a4:	svcls	0x00078a10
   296a8:			; <UNDEFINED> instruction: 0xf8dd9d16
   296ac:	movwls	sl, #32860	; 0x805c
   296b0:			; <UNDEFINED> instruction: 0xf7ff9004
   296b4:			; <UNDEFINED> instruction: 0xf8ddbaff
   296b8:			; <UNDEFINED> instruction: 0xf7d99010
   296bc:			; <UNDEFINED> instruction: 0xb108efb8
   296c0:	andeq	pc, r0, r0, asr #13
   296c4:	andseq	pc, r0, r9, asr #17
   296c8:	stmdals	r6, {r0, r5, r9, sl, lr}
   296cc:			; <UNDEFINED> instruction: 0xff04f7fe
   296d0:			; <UNDEFINED> instruction: 0x3010f8d9
   296d4:			; <UNDEFINED> instruction: 0xf7ff9304
   296d8:			; <UNDEFINED> instruction: 0xf7d9ba6b
   296dc:	smlatblt	r8, r8, pc, lr	; <UNPREDICTABLE>
   296e0:	andeq	pc, r0, r0, asr #13
   296e4:			; <UNDEFINED> instruction: 0x461c237e
   296e8:	ldmdb	r4!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   296ec:	strtmi	r4, [r3], -r1, lsr #18
   296f0:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   296f4:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   296f8:	ldmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
   296fc:			; <UNDEFINED> instruction: 0xf0064478
   29700:			; <UNDEFINED> instruction: 0xe674f8f1
   29704:			; <UNDEFINED> instruction: 0xf0014638
   29708:			; <UNDEFINED> instruction: 0xf7fffa93
   2970c:			; <UNDEFINED> instruction: 0x4623ba9d
   29710:	bhi	464f78 <ftello64@plt+0x4613fc>
   29714:	svcls	0x00073301
   29718:	movwcs	r9, #776	; 0x308
   2971c:	bpl	5e3e98 <ftello64@plt+0x5e031c>
   29720:			; <UNDEFINED> instruction: 0xf7ff9304
   29724:			; <UNDEFINED> instruction: 0xf7d9bac7
   29728:	svclt	0x0000ed9e
   2972c:	muleq	r1, r6, r9
   29730:	andeq	r7, r1, r8, asr r9
   29734:	andeq	r7, r1, r2, ror r9
   29738:	muleq	r1, ip, lr
   2973c:	andeq	r7, r1, ip, lsr r9
   29740:	andeq	r7, r1, r6, asr r9
   29744:	andeq	r1, r1, lr, ror #28
   29748:	andeq	r7, r1, lr, lsl #18
   2974c:	andeq	r7, r1, r8, lsr #18
   29750:	andeq	r1, r1, r4, asr lr
   29754:	strdeq	r7, [r1], -r6
   29758:	andeq	r7, r1, lr, lsl #18
   2975c:	andeq	r7, r1, sl, lsl r9
   29760:	ldrdeq	r7, [r1], -ip
   29764:	strdeq	r7, [r1], -r6
   29768:	andeq	r1, r1, r2, lsl lr
   2976c:			; <UNDEFINED> instruction: 0x000178b4
   29770:	andeq	r7, r1, lr, asr #17
   29774:	andeq	r7, r1, sl, lsr r8
   29778:	muleq	r1, r8, r7
   2977c:	svcmi	0x00f0e92d
   29780:	bmi	e3afe4 <ftello64@plt+0xe37468>
   29784:	blmi	e3b004 <ftello64@plt+0xe37488>
   29788:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   2978c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   29790:			; <UNDEFINED> instruction: 0xf04f9307
   29794:	movwcs	r0, #768	; 0x300
   29798:	stmdacs	r0, {r0, r1, r3, sp, lr}
   2979c:			; <UNDEFINED> instruction: 0x4604d05a
   297a0:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   297a4:			; <UNDEFINED> instruction: 0xf10dd051
   297a8:			; <UNDEFINED> instruction: 0x460d0918
   297ac:			; <UNDEFINED> instruction: 0xf7fe4649
   297b0:	blls	1e8c1c <ftello64@plt+0x1e50a0>
   297b4:	stmdble	r2, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   297b8:	blcs	c7bcc <ftello64@plt+0xc4050>
   297bc:			; <UNDEFINED> instruction: 0xf04fd00f
   297c0:			; <UNDEFINED> instruction: 0xf6c0097f
   297c4:	bmi	a6bbcc <ftello64@plt+0xa68050>
   297c8:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   297cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   297d0:	subsmi	r9, sl, r7, lsl #22
   297d4:	strbmi	sp, [r8], -r3, asr #2
   297d8:	pop	{r0, r3, ip, sp, pc}
   297dc:	stmdbge	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   297e0:			; <UNDEFINED> instruction: 0xf7fe69e0
   297e4:	stmdbls	r4, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   297e8:	strmi	r2, [r0], r7, lsr #18
   297ec:			; <UNDEFINED> instruction: 0xf8d0d928
   297f0:			; <UNDEFINED> instruction: 0xf04fb00c
   297f4:			; <UNDEFINED> instruction: 0xf8d00c00
   297f8:	blx	fe711820 <ftello64@plt+0xfe70dca4>
   297fc:	movwls	pc, #13195	; 0x338b	; <UNPREDICTABLE>
   29800:	blx	fe2e8270 <ftello64@plt+0xfe2e46f4>
   29804:	andeq	lr, sl, #19456	; 0x4c00
   29808:	movweq	pc, #332	; 0x14c	; <UNPREDICTABLE>
   2980c:	movwcs	r4, #1692	; 0x69c
   29810:	svclt	0x00084563
   29814:	tstle	r3, #268435465	; 0x10000009
   29818:	andls	pc, r0, sp, asr #17
   2981c:	andcs	sl, r7, #5120	; 0x1400
   29820:			; <UNDEFINED> instruction: 0xffd4f7fe
   29824:	stmdacs	r0, {r0, r7, r9, sl, lr}
   29828:	bvs	91df64 <ftello64@plt+0x91a3e8>
   2982c:	andeq	lr, sl, r8, lsl #22
   29830:	eorsvs	r9, fp, r3, lsl #18
   29834:	eorsvs	r6, r3, r3, ror #20
   29838:			; <UNDEFINED> instruction: 0xf9e0f00b
   2983c:	strb	r6, [r2, r8, lsr #32]
   29840:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   29844:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   29848:			; <UNDEFINED> instruction: 0xf04fe7bd
   2984c:			; <UNDEFINED> instruction: 0xf6c0097e
   29850:	ldr	r0, [r8, r0, lsl #18]!
   29854:	ldmdbeq	r7!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   29858:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2985c:			; <UNDEFINED> instruction: 0xf7d9e7b3
   29860:	svclt	0x0000ed02
   29864:	andeq	fp, r2, r6, lsl r4
   29868:	andeq	r0, r0, r8, lsl #8
   2986c:	ldrdeq	fp, [r2], -r6
   29870:	ldrlt	r4, [r0, #-2599]!	; 0xfffff5d9
   29874:	blmi	9fb0ec <ftello64@plt+0x9f7570>
   29878:	addlt	r4, r7, sl, ror r4
   2987c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   29880:			; <UNDEFINED> instruction: 0xf04f9305
   29884:	stmdacs	r0, {r8, r9}
   29888:	stmibvs	r0, {r4, r5, ip, lr, pc}^
   2988c:			; <UNDEFINED> instruction: 0x460db350
   29890:			; <UNDEFINED> instruction: 0xf7fea902
   29894:	movwcs	pc, #3239	; 0xca7	; <UNPREDICTABLE>
   29898:	eorvs	r4, r3, sl, lsr #12
   2989c:	blge	14fcac <ftello64@plt+0x14c130>
   298a0:	blge	10e4a8 <ftello64@plt+0x10a92c>
   298a4:			; <UNDEFINED> instruction: 0xf7fe4605
   298a8:	ldmdblt	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   298ac:	blcs	d04c4 <ftello64@plt+0xcc948>
   298b0:	blcs	15d94c <ftello64@plt+0x159dd0>
   298b4:	blcs	9d934 <ftello64@plt+0x99db8>
   298b8:	blls	1194f4 <ftello64@plt+0x115978>
   298bc:			; <UNDEFINED> instruction: 0xf6c0203b
   298c0:	stclpl	0, cr0, [fp]
   298c4:	eorvs	fp, r3, r8, lsl #30
   298c8:	addlt	lr, r0, #2
   298cc:	andvs	pc, r0, r0, asr #32
   298d0:	blmi	43c11c <ftello64@plt+0x4385a0>
   298d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   298d8:	blls	183948 <ftello64@plt+0x17fdcc>
   298dc:	tstle	r4, sl, asr r0
   298e0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   298e4:			; <UNDEFINED> instruction: 0xf6c0207e
   298e8:	ldrb	r0, [r1, r0]!
   298ec:			; <UNDEFINED> instruction: 0xf6c02037
   298f0:	strb	r0, [sp, r0]!
   298f4:	stmiapl	fp!, {r0, r1, r8, r9, fp, ip, pc}^
   298f8:	eorvs	fp, r3, fp, lsl sl
   298fc:	blls	1238a4 <ftello64@plt+0x11fd28>
   29900:	blt	17004b4 <ftello64@plt+0x16fc938>
   29904:	mlavs	r3, fp, r2, fp
   29908:			; <UNDEFINED> instruction: 0xf7d9e7e2
   2990c:	svclt	0x0000ecac
   29910:	andeq	fp, r2, r8, lsr #6
   29914:	andeq	r0, r0, r8, lsl #8
   29918:	andeq	fp, r2, ip, asr #5
   2991c:	smlabblt	r8, r0, r8, r6
   29920:	stmdblt	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29924:	mrscs	r2, (UNDEF: 0)
   29928:	svclt	0x00004770
   2992c:	strdlt	fp, [r3], r0
   29930:	bllt	183d4c <ftello64@plt+0x1801d0>
   29934:	strmi	r6, [r4], -r1, lsl #17
   29938:			; <UNDEFINED> instruction: 0x461f4616
   2993c:	ldrtmi	fp, [r2], -r1, lsl #3
   29940:			; <UNDEFINED> instruction: 0x4608463b
   29944:	mrsls	r2, (UNDEF: 16)
   29948:	svc	0x005ef7d9
   2994c:	ldcl	7, cr15, [lr], #868	; 0x364
   29950:	addlt	fp, r3, #24, 2
   29954:	strvs	pc, [r0, #-67]	; 0xffffffbd
   29958:			; <UNDEFINED> instruction: 0x61254628
   2995c:	ldcllt	0, cr11, [r0, #12]!
   29960:	movweq	lr, #31318	; 0x7a56
   29964:	strmi	fp, [r8], -r8, lsl #30
   29968:			; <UNDEFINED> instruction: 0xf7fed0f8
   2996c:	stmdacs	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   29970:	stmiavs	r1!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   29974:	strtmi	lr, [r8], -r3, ror #15
   29978:	ldcllt	0, cr11, [r0, #12]!
   2997c:			; <UNDEFINED> instruction: 0x4615b5f8
   29980:	strmi	r4, [sl], -lr, lsl #12
   29984:	tstcs	r0, pc, lsl r6
   29988:			; <UNDEFINED> instruction: 0xf7fd462b
   2998c:			; <UNDEFINED> instruction: 0x4604fddf
   29990:	strtmi	fp, [r0], -r8, lsl #2
   29994:	stmdbmi	ip, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   29998:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   2999c:	stmda	r6, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   299a0:	stmdacs	r0, {r3, r4, r5, sp, lr}
   299a4:			; <UNDEFINED> instruction: 0xf7d9d1f5
   299a8:	addlt	lr, r4, #1056	; 0x420
   299ac:	strvs	pc, [r0], #-68	; 0xffffffbc
   299b0:	strmi	fp, [r4], -r0, lsl #18
   299b4:	strcs	r6, [r0, -r8, lsr #16]
   299b8:	ldc	7, cr15, [r8], {217}	; 0xd9
   299bc:	ldmdavs	r0!, {r0, r1, r2, r3, r5, sp, lr}
   299c0:	ldc	7, cr15, [r4], {217}	; 0xd9
   299c4:			; <UNDEFINED> instruction: 0xe7e46037
   299c8:	andeq	r0, r1, r6, ror lr
   299cc:			; <UNDEFINED> instruction: 0x460eb570
   299d0:			; <UNDEFINED> instruction: 0x46154918
   299d4:	addlt	r4, r2, r8, lsl sl
   299d8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   299dc:	andls	r6, r1, #1179648	; 0x120000
   299e0:	andeq	pc, r0, #79	; 0x4f
   299e4:	movwcs	fp, #419	; 0x1a3
   299e8:	strtmi	r9, [r9], -r0, lsl #6
   299ec:	andcs	r4, r0, #48, 12	; 0x3000000
   299f0:	ldc2	0, cr15, [r8], #-24	; 0xffffffe8
   299f4:	strmi	r9, [r4], -r0, lsl #22
   299f8:	bmi	4580ec <ftello64@plt+0x454570>
   299fc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   29a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29a04:	subsmi	r9, sl, r1, lsl #22
   29a08:			; <UNDEFINED> instruction: 0x4620d112
   29a0c:	ldcllt	0, cr11, [r0, #-8]!
   29a10:	strbtmi	r4, [sl], -r1, lsl #12
   29a14:	movwcs	r4, #5672	; 0x1628
   29a18:			; <UNDEFINED> instruction: 0xf0069300
   29a1c:	strmi	pc, [r4], -r3, lsr #24
   29a20:	rscle	r2, r2, r0, lsl #16
   29a24:	blcs	5062c <ftello64@plt+0x4cab0>
   29a28:			; <UNDEFINED> instruction: 0xf00dd0e7
   29a2c:			; <UNDEFINED> instruction: 0xe7e4f99d
   29a30:	ldc	7, cr15, [r8], {217}	; 0xd9
   29a34:	andeq	fp, r2, r8, asr #3
   29a38:	andeq	r0, r0, r8, lsl #8
   29a3c:	andeq	fp, r2, r2, lsr #3
   29a40:	svcmi	0x00f0e92d
   29a44:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   29a48:	strmi	r8, [r0], r2, lsl #22
   29a4c:			; <UNDEFINED> instruction: 0x46084cdf
   29a50:	ldrbtmi	r2, [ip], #-258	; 0xfffffefe
   29a54:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   29a58:	stcge	0, cr11, [lr, #-540]	; 0xfffffde4
   29a5c:	movwcs	lr, #14797	; 0x39cd
   29a60:	orrpl	pc, r1, #54525952	; 0x3400000
   29a64:	tstcc	r4, #892928	; 0xda000
   29a68:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   29a6c:			; <UNDEFINED> instruction: 0xf04f601a
   29a70:	movwcs	r0, #512	; 0x200
   29a74:	movwcc	lr, #14661	; 0x3945
   29a78:	mcr	7, 5, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   29a7c:	cmnle	fp, r0, lsl #16
   29a80:			; <UNDEFINED> instruction: 0x460449d4
   29a84:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   29a88:	svc	0x0090f7d9
   29a8c:	svceq	0x0001f1b8
   29a90:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   29a94:	subsle	r4, r2, r6, lsl #12
   29a98:	subsle	r2, r5, r0, lsl #16
   29a9c:	streq	pc, [ip, -r5, lsr #3]
   29aa0:	bleq	26613c <ftello64@plt+0x2625c0>
   29aa4:	tsteq	r0, #1073741865	; 0x40000029	; <UNPREDICTABLE>
   29aa8:	ldrbmi	r4, [sl], -r8, asr #12
   29aac:	movwls	r4, #9785	; 0x2639
   29ab0:			; <UNDEFINED> instruction: 0xff64f7ff
   29ab4:	stmdacs	r0, {r2, r9, sl, lr}
   29ab8:	rscshi	pc, r9, r0, asr #32
   29abc:	svceq	0x0001f1b8
   29ac0:	sbchi	pc, r9, r0
   29ac4:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   29ac8:	ldmdble	r4!, {r0, r8, r9, fp, sp}^
   29acc:			; <UNDEFINED> instruction: 0xf8559803
   29ad0:			; <UNDEFINED> instruction: 0xf7fe1c10
   29ad4:			; <UNDEFINED> instruction: 0x4603fc79
   29ad8:			; <UNDEFINED> instruction: 0xf0402800
   29adc:	ldrtmi	r8, [r0], -r5, ror #2
   29ae0:	mrc	7, 3, APSR_nzcv, cr14, cr9, {6}
   29ae4:			; <UNDEFINED> instruction: 0xf0402800
   29ae8:			; <UNDEFINED> instruction: 0xf8558142
   29aec:			; <UNDEFINED> instruction: 0xf7d90c10
   29af0:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   29af4:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   29af8:	strbmi	r9, [sl], -r4, lsl #22
   29afc:	tsteq	r3, r5, asr r9
   29b00:			; <UNDEFINED> instruction: 0xff64f7ff
   29b04:			; <UNDEFINED> instruction: 0xf8554604
   29b08:			; <UNDEFINED> instruction: 0xf7d90c0c
   29b0c:			; <UNDEFINED> instruction: 0xf855eb70
   29b10:			; <UNDEFINED> instruction: 0xf7d90c08
   29b14:	ldmibmi	r0!, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   29b18:	orrpl	pc, r1, #54525952	; 0x3400000
   29b1c:	tstcc	r4, #172, 20	; 0xac000
   29b20:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   29b24:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   29b28:			; <UNDEFINED> instruction: 0xf0404051
   29b2c:	strtmi	r8, [r0], -ip, asr #2
   29b30:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
   29b34:	ldc	0, cr11, [sp], #28
   29b38:	pop	{r1, r8, r9, fp, pc}
   29b3c:			; <UNDEFINED> instruction: 0xf7d98ff0
   29b40:	stmdavs	r3, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
   29b44:	andle	r2, lr, r2, lsl #22
   29b48:	ldcl	7, cr15, [r0, #-868]!	; 0xfffffc9c
   29b4c:	sbcsle	r2, sl, r0, lsl #16
   29b50:			; <UNDEFINED> instruction: 0xf040b280
   29b54:	ldrb	r6, [r6, r0, lsl #8]
   29b58:	stcl	7, cr15, [r8, #-868]!	; 0xfffffc9c
   29b5c:	addlt	fp, r0, #72, 6	; 0x20000001
   29b60:	strvs	pc, [r0], #-64	; 0xffffffc0
   29b64:	ldmibmi	sp, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   29b68:	ldccc	6, cr4, [r0, #-288]	; 0xfffffee0
   29b6c:			; <UNDEFINED> instruction: 0xf7d94479
   29b70:	eorvs	lr, r8, lr, lsl pc
   29b74:			; <UNDEFINED> instruction: 0xf0002800
   29b78:	tstcs	r1, r0, lsr #2
   29b7c:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   29b80:	stmdacs	r0, {r2, r9, sl, lr}
   29b84:	sbcshi	pc, ip, r0, asr #32
   29b88:	stmdavs	r9!, {r0, r1, fp, ip, pc}
   29b8c:	ldc2	7, cr15, [ip], {254}	; 0xfe
   29b90:	stmdavs	r8!, {r2, r9, sl, lr}
   29b94:			; <UNDEFINED> instruction: 0xf0402c00
   29b98:			; <UNDEFINED> instruction: 0xf7d9810d
   29b9c:	strmi	lr, [r4], -r2, lsr #28
   29ba0:	adcsle	r2, r8, r0, lsl #16
   29ba4:	stcl	7, cr15, [r2, #-868]	; 0xfffffc9c
   29ba8:			; <UNDEFINED> instruction: 0xf044b284
   29bac:	stmdacs	r0, {sl, sp, lr}
   29bb0:			; <UNDEFINED> instruction: 0x4604d1b1
   29bb4:			; <UNDEFINED> instruction: 0xf50de7af
   29bb8:	cdp	3, 0, cr5, cr8, cr3, {4}
   29bbc:	movwcc	r9, #35344	; 0x8a10
   29bc0:	andshi	pc, ip, sp, asr #17
   29bc4:			; <UNDEFINED> instruction: 0xf04f1f2f
   29bc8:	ldmib	r3, {r9, fp}^
   29bcc:			; <UNDEFINED> instruction: 0xf04f8900
   29bd0:	andls	r0, r5, r0, lsl #22
   29bd4:	strbmi	r9, [r2, #1286]	; 0x506
   29bd8:	movweq	lr, #39803	; 0x9b7b
   29bdc:			; <UNDEFINED> instruction: 0xf51ada6b
   29be0:			; <UNDEFINED> instruction: 0xf14b5480
   29be4:	strmi	r0, [r0, #1280]!	; 0x500
   29be8:	movweq	lr, #23417	; 0x5b79
   29bec:	ldrtmi	sp, [r3], -r8, lsr #22
   29bf0:	addpl	pc, r0, #1325400064	; 0x4f000000
   29bf4:	ldrtmi	r2, [r8], -r1, lsl #2
   29bf8:	bl	ff667b64 <ftello64@plt+0xff663fe8>
   29bfc:			; <UNDEFINED> instruction: 0xf1bc4684
   29c00:	subsle	r0, r8, r0, lsl #30
   29c04:	bl	6d0814 <ftello64@plt+0x6ccc98>
   29c08:	strbtmi	r0, [r1], -ip, lsl #20
   29c0c:	andeq	pc, r1, #79	; 0x4f
   29c10:	bl	12fb4f8 <ftello64@plt+0x12f797c>
   29c14:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr}
   29c18:	bl	fe7e7b84 <ftello64@plt+0xfe7e4008>
   29c1c:	sbcsle	r2, sl, r1, lsl #16
   29c20:	strmi	lr, [r5, #-2525]	; 0xfffff623
   29c24:	stc	7, cr15, [r2, #-868]	; 0xfffffc9c
   29c28:	addlt	fp, r0, #16, 2
   29c2c:	strvs	pc, [r0], #-64	; 0xffffffc0
   29c30:			; <UNDEFINED> instruction: 0xf7d94630
   29c34:			; <UNDEFINED> instruction: 0xf855edd6
   29c38:			; <UNDEFINED> instruction: 0xf7d90c10
   29c3c:			; <UNDEFINED> instruction: 0xe762edd2
   29c40:	movweq	lr, #43944	; 0xaba8
   29c44:	vst1.8	{d18-d21}, [pc], r1
   29c48:	ldrtmi	r5, [r8], -r0, lsl #3
   29c4c:			; <UNDEFINED> instruction: 0xf7d99600
   29c50:			; <UNDEFINED> instruction: 0x4684edfa
   29c54:			; <UNDEFINED> instruction: 0x4644e7d3
   29c58:			; <UNDEFINED> instruction: 0xf8ddaf0d
   29c5c:	strmi	r8, [r2], r8
   29c60:	teqlt	ip, r0, lsl r0
   29c64:	blcs	88158 <ftello64@plt+0x845dc>
   29c68:	ldmibvc	fp!, {r0, r8, r9, sl, fp, ip, sp, pc}^
   29c6c:			; <UNDEFINED> instruction: 0xf0432400
   29c70:	mvnsvc	r0, r2, lsl #6
   29c74:	ldrdcc	pc, [r0], -r8
   29c78:	ldrtmi	r2, [r8], -r1, lsl #4
   29c7c:	bl	1b67be8 <ftello64@plt+0x1b6406c>
   29c80:	cmple	r6, r1, lsl #16
   29c84:	ldrtmi	r2, [r3], -r1, lsl #2
   29c88:	addpl	pc, r0, #1325400064	; 0x4f000000
   29c8c:			; <UNDEFINED> instruction: 0xf7d94638
   29c90:	vmlane.f64	d14, d17, d14
   29c94:	ldrtmi	sp, [r0], -r5, ror #25
   29c98:			; <UNDEFINED> instruction: 0xf7d94654
   29c9c:	stmdacs	r0, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   29ca0:	svcge	0x0014f43f
   29ca4:	stcl	7, cr15, [r2], {217}	; 0xd9
   29ca8:	sbcle	r2, r1, r0, lsl #16
   29cac:			; <UNDEFINED> instruction: 0x4630e7bd
   29cb0:	ldc	7, cr15, [r6, #868]	; 0x364
   29cb4:	ldrtmi	lr, [r0], -r7, lsr #14
   29cb8:			; <UNDEFINED> instruction: 0xf8dd9c05
   29cbc:	stcls	0, cr8, [r6, #-112]	; 0xffffff90
   29cc0:	b	10e7c2c <ftello64@plt+0x10e40b0>
   29cc4:	bls	46552c <ftello64@plt+0x4619b0>
   29cc8:	stmdacs	r0, {r1, r9, sl, lr}
   29ccc:	ldrtmi	sp, [r1], -sl, ror #3
   29cd0:	blx	fece7cd0 <ftello64@plt+0xfece4154>
   29cd4:	bllt	fee3b6e8 <ftello64@plt+0xfee37b6c>
   29cd8:	svceq	0x0002f1b8
   29cdc:			; <UNDEFINED> instruction: 0xf8ddd15c
   29ce0:	svcge	0x000d8008
   29ce4:			; <UNDEFINED> instruction: 0xf8d8e007
   29ce8:	andcs	r3, r1, #0
   29cec:			; <UNDEFINED> instruction: 0xf7d94638
   29cf0:	stmdacs	r1, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
   29cf4:	tstcs	r1, r1, lsr r1
   29cf8:	vst1.8	{d20-d22}, [pc :256], r3
   29cfc:	ldrtmi	r5, [r8], -r0, lsl #5
   29d00:	bl	1567c6c <ftello64@plt+0x15640f0>
   29d04:	stclle	14, cr1, [lr], #4
   29d08:			; <UNDEFINED> instruction: 0xf7d94630
   29d0c:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   29d10:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   29d14:	stc	7, cr15, [sl], {217}	; 0xd9
   29d18:	addlt	fp, r0, #16, 2
   29d1c:	blvs	65e24 <ftello64@plt+0x622a8>
   29d20:			; <UNDEFINED> instruction: 0x465c4630
   29d24:	ldcl	7, cr15, [ip, #-868]	; 0xfffffc9c
   29d28:	ldceq	8, cr15, [r0], {85}	; 0x55
   29d2c:	ldcl	7, cr15, [r8, #-868]	; 0xfffffc9c
   29d30:	ldrbmi	lr, [r4], -r9, ror #13
   29d34:	ldcl	7, cr15, [sl], #-868	; 0xfffffc9c
   29d38:			; <UNDEFINED> instruction: 0xf43f2800
   29d3c:			; <UNDEFINED> instruction: 0xe774af79
   29d40:			; <UNDEFINED> instruction: 0xf7d96828
   29d44:	strbt	lr, [r6], lr, asr #26
   29d48:			; <UNDEFINED> instruction: 0x465c4630
   29d4c:	stcl	7, cr15, [r8, #-868]	; 0xfffffc9c
   29d50:	ldceq	8, cr15, [r0], {85}	; 0x55
   29d54:	stcl	7, cr15, [r4, #-868]	; 0xfffffc9c
   29d58:			; <UNDEFINED> instruction: 0xf7d9e6dd
   29d5c:	addlt	lr, r4, #104, 24	; 0x6800
   29d60:	strvs	pc, [r0], #-68	; 0xffffffbc
   29d64:			; <UNDEFINED> instruction: 0xf47f2800
   29d68:	strmi	sl, [r4], -r3, ror #30
   29d6c:			; <UNDEFINED> instruction: 0xf7d9e760
   29d70:	tstlt	r0, lr, asr ip
   29d74:			; <UNDEFINED> instruction: 0xf040b280
   29d78:			; <UNDEFINED> instruction: 0xf8556400
   29d7c:			; <UNDEFINED> instruction: 0xf7d90c10
   29d80:			; <UNDEFINED> instruction: 0xe6c0ed30
   29d84:	mrrc	7, 13, pc, r2, cr9	; <UNPREDICTABLE>
   29d88:			; <UNDEFINED> instruction: 0xf044b284
   29d8c:	stmdacs	r0, {sl, sp, lr}
   29d90:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {3}
   29d94:	ldrt	r4, [r6], r4, lsl #12
   29d98:			; <UNDEFINED> instruction: 0xf8559803
   29d9c:			; <UNDEFINED> instruction: 0xf7fe1c10
   29da0:			; <UNDEFINED> instruction: 0x4603fb13
   29da4:	addsle	r2, sl, r0, lsl #16
   29da8:			; <UNDEFINED> instruction: 0x461c4630
   29dac:	ldc	7, cr15, [r8, #-868]	; 0xfffffc9c
   29db0:	ldceq	8, cr15, [r0], {85}	; 0x55
   29db4:	ldc	7, cr15, [r4, #-868]	; 0xfffffc9c
   29db8:			; <UNDEFINED> instruction: 0xf7d9e6ad
   29dbc:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
   29dc0:	mcrge	4, 5, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   29dc4:			; <UNDEFINED> instruction: 0xf7d9e6cb
   29dc8:	svclt	0x0000ea4e
   29dcc:	andeq	fp, r2, lr, asr #2
   29dd0:	andeq	r0, r0, r8, lsl #8
   29dd4:	andeq	r0, r1, r6, lsl #26
   29dd8:	andeq	fp, r2, r0, lsl #1
   29ddc:	andeq	r0, r1, r4, lsr #25
   29de0:	mvnsmi	lr, #737280	; 0xb4000
   29de4:	bmi	b3b644 <ftello64@plt+0xb37ac8>
   29de8:	blmi	b5609c <ftello64@plt+0xb52520>
   29dec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29df0:			; <UNDEFINED> instruction: 0x9329681b
   29df4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29df8:			; <UNDEFINED> instruction: 0xf8d0b368
   29dfc:	strmi	r8, [r5], -r0
   29e00:	svceq	0x0000f1b8
   29e04:	svcge	0x0004d027
   29e08:			; <UNDEFINED> instruction: 0xf7fd4689
   29e0c:	bge	129260 <ftello64@plt+0x1256e4>
   29e10:			; <UNDEFINED> instruction: 0x463b4631
   29e14:			; <UNDEFINED> instruction: 0xf0004648
   29e18:			; <UNDEFINED> instruction: 0x4604ff31
   29e1c:	blls	118404 <ftello64@plt+0x114888>
   29e20:	stmdale	lr!, {r0, r1, r4, r5, r7, r9, lr}
   29e24:	stmdage	r2, {r2, r3, r5, r6, r8, fp, sp, lr}
   29e28:			; <UNDEFINED> instruction: 0x464a4633
   29e2c:	strls	r4, [r0], #-1593	; 0xfffff9c7
   29e30:	mrc2	7, 4, pc, cr4, cr13, {7}
   29e34:	ldrtmi	r4, [r8], -r4, lsl #12
   29e38:	cdp2	0, 15, cr15, cr10, cr0, {0}
   29e3c:	bmi	656434 <ftello64@plt+0x6528b8>
   29e40:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   29e44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29e48:	subsmi	r9, sl, r9, lsr #22
   29e4c:			; <UNDEFINED> instruction: 0x4620d117
   29e50:	pop	{r0, r1, r3, r5, ip, sp, pc}
   29e54:	strbcs	r8, [r9], #-1008	; 0xfffffc10
   29e58:	streq	pc, [r0], #-1728	; 0xfffff940
   29e5c:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   29e60:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
   29e64:	strcs	r9, [r0], #-2562	; 0xfffff5fe
   29e68:	andcs	r2, r1, r0, lsl #10
   29e6c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   29e70:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
   29e74:	stmdals	r2, {r2, r9, sl, lr}
   29e78:	mrc2	7, 1, pc, cr8, cr13, {7}
   29e7c:			; <UNDEFINED> instruction: 0xf7d9e7df
   29e80:	blmi	264650 <ftello64@plt+0x260ad4>
   29e84:	rsbsne	pc, pc, #64, 4
   29e88:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   29e8c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29e90:			; <UNDEFINED> instruction: 0xf7d94478
   29e94:	svclt	0x0000ee68
   29e98:			; <UNDEFINED> instruction: 0x0002adb4
   29e9c:	andeq	r0, r0, r8, lsl #8
   29ea0:	andeq	sl, r2, lr, asr sp
   29ea4:	andeq	r7, r1, r8, ror #1
   29ea8:	strheq	r7, [r1], -r2
   29eac:	andeq	r7, r1, ip, asr #1
   29eb0:	svcmi	0x00f0e92d
   29eb4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
   29eb8:	adclt	r4, fp, r0, asr #26
   29ebc:	stmdbeq	r4!, {r6, r8, r9, fp, lr}^
   29ec0:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   29ec4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   29ec8:	svclt	0x00082800
   29ecc:	stmiapl	fp!, {r0, sl, sp}^
   29ed0:			; <UNDEFINED> instruction: 0x9329681b
   29ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29ed8:	cmple	r7, r0, lsl #24
   29edc:	stmibvs	r0, {r0, r2, r9, sl, lr}^
   29ee0:	subsle	r2, r6, r0, lsl #16
   29ee4:	strmi	sl, [pc], -r3, lsl #24
   29ee8:			; <UNDEFINED> instruction: 0x46214616
   29eec:			; <UNDEFINED> instruction: 0xf97af7fe
   29ef0:	blcs	810b04 <ftello64@plt+0x80cf88>
   29ef4:	stmdbvc	r3, {r0, r3, r6, r8, fp, ip, lr, pc}
   29ef8:	cmple	r6, r2, lsl #22
   29efc:			; <UNDEFINED> instruction: 0xf8d569e8
   29f00:			; <UNDEFINED> instruction: 0xf7feb000
   29f04:			; <UNDEFINED> instruction: 0xf1b1f973
   29f08:			; <UNDEFINED> instruction: 0x46803fff
   29f0c:			; <UNDEFINED> instruction: 0xf1b0bf08
   29f10:			; <UNDEFINED> instruction: 0x46893fff
   29f14:			; <UNDEFINED> instruction: 0xf10dd041
   29f18:			; <UNDEFINED> instruction: 0x46280a10
   29f1c:	stc2	7, cr15, [sl], {253}	; 0xfd
   29f20:	ldrbmi	r4, [r3], -r2, lsr #12
   29f24:			; <UNDEFINED> instruction: 0x46384631
   29f28:	cdp2	0, 10, cr15, cr8, cr0, {0}
   29f2c:	bllt	3b744 <ftello64@plt+0x37bc8>
   29f30:	adcsmi	r9, r3, #3072	; 0xc00
   29f34:	stmdbvs	ip!, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^
   29f38:	ldrtmi	sl, [r3], -r2, lsl #16
   29f3c:			; <UNDEFINED> instruction: 0x4651463a
   29f40:			; <UNDEFINED> instruction: 0xf7fd9400
   29f44:	strmi	pc, [r4], -fp, lsl #28
   29f48:			; <UNDEFINED> instruction: 0xf0004650
   29f4c:	stmiblt	r4, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   29f50:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   29f54:	tsteq	ip, fp, lsl #2	; <UNPREDICTABLE>
   29f58:	andcs	r6, r3, fp, ror #16
   29f5c:			; <UNDEFINED> instruction: 0xf7ff9a02
   29f60:	strmi	pc, [r4], -pc, ror #26
   29f64:			; <UNDEFINED> instruction: 0xf7fd9802
   29f68:	and	pc, r2, r1, asr #27
   29f6c:			; <UNDEFINED> instruction: 0xf6c02437
   29f70:	bmi	52af78 <ftello64@plt+0x5273fc>
   29f74:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   29f78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29f7c:	subsmi	r9, sl, r9, lsr #22
   29f80:	strtmi	sp, [r0], -pc, lsl #2
   29f84:	pop	{r0, r1, r3, r5, ip, sp, pc}
   29f88:	ldrbtcs	r8, [pc], #-4080	; 29f90 <ftello64@plt+0x26414>
   29f8c:	streq	pc, [r0], #-1728	; 0xfffff940
   29f90:	ldrbtcs	lr, [lr], #-2031	; 0xfffff811
   29f94:	streq	pc, [r0], #-1728	; 0xfffff940
   29f98:	strcs	lr, [r1], #-2027	; 0xfffff815
   29f9c:	streq	pc, [r0], #-1728	; 0xfffff940
   29fa0:			; <UNDEFINED> instruction: 0xf7d9e7e7
   29fa4:	blmi	26452c <ftello64@plt+0x2609b0>
   29fa8:	sbcsvc	pc, r9, #1325400064	; 0x4f000000
   29fac:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   29fb0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29fb4:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
   29fb8:	ldcl	7, cr15, [r4, #868]	; 0x364
   29fbc:	andeq	sl, r2, r0, ror #25
   29fc0:	andeq	r0, r0, r8, lsl #8
   29fc4:	andeq	sl, r2, sl, lsr #24
   29fc8:	andeq	r6, r1, r4, asr #31
   29fcc:	andeq	r6, r1, lr, lsl #31
   29fd0:	andeq	r6, r1, r6, lsr #31
   29fd4:	push	{r0, r2, r3, r6, r9, fp, lr}
   29fd8:			; <UNDEFINED> instruction: 0x469843f0
   29fdc:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   29fe0:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   29fe4:	movwls	r6, #38939	; 0x981b
   29fe8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29fec:	rsble	r2, sp, r0, lsl #16
   29ff0:	stmibvs	r0, {r2, r9, sl, lr}^
   29ff4:	rsble	r2, sp, r0, lsl #16
   29ff8:	blcs	4408c <ftello64@plt+0x40510>
   29ffc:	strmi	sp, [sp], -sp, asr #32
   2a000:			; <UNDEFINED> instruction: 0xf8f4f7fe
   2a004:	strmi	r1, [r6], -fp, asr #24
   2a008:			; <UNDEFINED> instruction: 0xf1b0bf08
   2a00c:			; <UNDEFINED> instruction: 0x460f3fff
   2a010:	stmdbge	r7, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   2a014:			; <UNDEFINED> instruction: 0xf7fe69e0
   2a018:	stmdbge	r6, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   2a01c:	tstls	r0, sl, lsr #12
   2a020:	stmdbls	r7, {r0, r2, r8, r9, fp, sp, pc}
   2a024:	stc2	7, cr15, [sl], #-1016	; 0xfffffc08
   2a028:	addlt	r4, r0, #5242880	; 0x500000
   2a02c:	andvs	pc, r0, r0, asr #32
   2a030:	blls	198ccc <ftello64@plt+0x195150>
   2a034:	ldmne	r6!, {r5, r9, sl, lr}^
   2a038:	streq	pc, [r0, -r7, asr #2]
   2a03c:	blx	ffee803a <ftello64@plt+0xffee44be>
   2a040:	ldmdbmi	r4!, {r5, fp, sp, lr}
   2a044:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
   2a048:	ldc	7, cr15, [r0], #868	; 0x364
   2a04c:	andls	r4, r3, r1, lsl #13
   2a050:	subsle	r2, r1, r0, lsl #16
   2a054:			; <UNDEFINED> instruction: 0x463b4632
   2a058:			; <UNDEFINED> instruction: 0xf7d99500
   2a05c:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   2a060:	stmdbls	r6, {r2, r3, r4, r5, r8, ip, lr, pc}
   2a064:			; <UNDEFINED> instruction: 0xf388fa98
   2a068:	stmdbcs	r2, {r3, r8, r9, ip, pc}
   2a06c:	ldmiblt	r1, {r0, r3, r4, fp, ip, lr, pc}^
   2a070:			; <UNDEFINED> instruction: 0xf7d94648
   2a074:	ldrhtcs	lr, [fp], -r6
   2a078:	andeq	pc, r0, r0, asr #13
   2a07c:	blmi	93c91c <ftello64@plt+0x938da0>
   2a080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a084:	blls	2840f4 <ftello64@plt+0x280578>
   2a088:	teqle	sp, sl, asr r0
   2a08c:	pop	{r0, r1, r3, ip, sp, pc}
   2a090:	strdcs	r8, [r1], -r0
   2a094:	andeq	pc, r0, r0, asr #13
   2a098:	strdcs	lr, [r9], #-112	; 0xffffff90
   2a09c:	andeq	pc, r0, r0, asr #13
   2a0a0:	stmdbcs	r4, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2a0a4:	blge	2de83c <ftello64@plt+0x2dacc0>
   2a0a8:	bne	16328b4 <ftello64@plt+0x162ed38>
   2a0ac:	stmdacc	r4, {r0, r1, r3, r6, r9, sl, lr}
   2a0b0:	ldmdb	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a0b4:	tstle	r1, r1, lsl #16
   2a0b8:			; <UNDEFINED> instruction: 0xf7d94648
   2a0bc:			; <UNDEFINED> instruction: 0xb118eb92
   2a0c0:	b	fed6802c <ftello64@plt+0xfed644b0>
   2a0c4:	ldmiblt	ip, {r2, r9, sl, lr}
   2a0c8:	ldrb	r2, [r7, r0]
   2a0cc:			; <UNDEFINED> instruction: 0xf6c02037
   2a0d0:	ldrb	r0, [r3, r0]
   2a0d4:			; <UNDEFINED> instruction: 0xf6c0207e
   2a0d8:	strb	r0, [pc, r0]
   2a0dc:	b	fe9e8048 <ftello64@plt+0xfe9e44cc>
   2a0e0:	strbmi	r4, [r8], -r4, lsl #12
   2a0e4:	bl	1f68050 <ftello64@plt+0x1f644d4>
   2a0e8:	rscle	r2, ip, r0, lsl #16
   2a0ec:	rscle	r2, r7, r0, lsl #24
   2a0f0:			; <UNDEFINED> instruction: 0xf040b2a0
   2a0f4:	strb	r6, [r1, r0]
   2a0f8:	b	fe668064 <ftello64@plt+0xfe6644e8>
   2a0fc:	adcsle	r2, sp, r0, lsl #16
   2a100:			; <UNDEFINED> instruction: 0xf040b280
   2a104:	ldr	r6, [r9, r0]!
   2a108:	stmia	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a10c:	andeq	sl, r2, r2, asr #23
   2a110:	andeq	r0, r0, r8, lsl #8
   2a114:	andeq	r6, r1, sl, lsr #30
   2a118:	andeq	sl, r2, r0, lsr #22
   2a11c:	mvnsmi	lr, sp, lsr #18
   2a120:	stmdacs	r0, {r1, r7, ip, sp, pc}
   2a124:			; <UNDEFINED> instruction: 0x4604d056
   2a128:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   2a12c:	stmdavs	r3!, {r0, r3, r4, r6, ip, lr, pc}
   2a130:	suble	r2, r8, r0, lsl #22
   2a134:			; <UNDEFINED> instruction: 0xf85af7fe
   2a138:	svclt	0x00081c4b
   2a13c:	svccc	0x00fff1b0
   2a140:			; <UNDEFINED> instruction: 0xf110d031
   2a144:	strtmi	r0, [r0], -r4, lsl #16
   2a148:	streq	pc, [r0], -r1, asr #2
   2a14c:	blx	1ce814a <ftello64@plt+0x1ce45ce>
   2a150:	stmdbmi	r6!, {r5, fp, sp, lr}
   2a154:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
   2a158:	stc	7, cr15, [r8], #-868	; 0xfffffc9c
   2a15c:	movtlt	r4, #34309	; 0x8605
   2a160:	strbmi	r2, [r2], -r0, lsl #2
   2a164:	tstls	r0, r3, lsr r6
   2a168:	bl	13e80d4 <ftello64@plt+0x13e4558>
   2a16c:	strtmi	fp, [r9], -r8, ror #18
   2a170:	bl	fff680dc <ftello64@plt+0xfff64560>
   2a174:	andle	r3, r8, r1
   2a178:			; <UNDEFINED> instruction: 0xf7d94628
   2a17c:			; <UNDEFINED> instruction: 0x4604eb32
   2a180:	strtmi	fp, [r0], -r0, asr #19
   2a184:	pop	{r1, ip, sp, pc}
   2a188:			; <UNDEFINED> instruction: 0xf7d981f0
   2a18c:	stmdacs	r0, {r4, r6, r9, fp, sp, lr, pc}
   2a190:	addlt	sp, r4, #242	; 0xf2
   2a194:			; <UNDEFINED> instruction: 0xf7d94628
   2a198:			; <UNDEFINED> instruction: 0xf044eb24
   2a19c:	strtmi	r6, [r0], -r0, lsl #8
   2a1a0:	pop	{r1, ip, sp, pc}
   2a1a4:	strcs	r8, [r1], #-496	; 0xfffffe10
   2a1a8:	streq	pc, [r0], #-1728	; 0xfffff940
   2a1ac:	andlt	r4, r2, r0, lsr #12
   2a1b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2a1b4:	b	ee8120 <ftello64@plt+0xee45a4>
   2a1b8:	stmdacs	r0, {r2, r9, sl, lr}
   2a1bc:	addlt	sp, r4, #225	; 0xe1
   2a1c0:	strvs	pc, [r0], #-68	; 0xffffffbc
   2a1c4:	strbcs	lr, [r9], #-2013	; 0xfffff823
   2a1c8:	streq	pc, [r0], #-1728	; 0xfffff940
   2a1cc:	andlt	r4, r2, r0, lsr #12
   2a1d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2a1d4:			; <UNDEFINED> instruction: 0xf6c02437
   2a1d8:	strtmi	r0, [r0], -r0, lsl #8
   2a1dc:	pop	{r1, ip, sp, pc}
   2a1e0:	ldrbtcs	r8, [lr], #-496	; 0xfffffe10
   2a1e4:	streq	pc, [r0], #-1728	; 0xfffff940
   2a1e8:	svclt	0x0000e7cb
   2a1ec:	andeq	r6, r1, sl, lsl lr
   2a1f0:	svcmi	0x00f0e92d
   2a1f4:	vpush	{s8-s217}
   2a1f8:	blmi	ff4cce08 <ftello64@plt+0xff4c928c>
   2a1fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a200:	ldmdavs	fp, {r0, r4, r7, ip, sp, pc}
   2a204:			; <UNDEFINED> instruction: 0xf04f930f
   2a208:	movwcs	r0, #768	; 0x300
   2a20c:	movwcc	lr, #35277	; 0x89cd
   2a210:	stmdacs	r0, {r1, r3, r8, r9, ip, pc}
   2a214:	sbchi	pc, r9, r0
   2a218:	strmi	r6, [r5], -r7, lsl #16
   2a21c:			; <UNDEFINED> instruction: 0xf0002f00
   2a220:	stmdavs	r6, {r2, r6, r7, pc}^
   2a224:			; <UNDEFINED> instruction: 0xf0402e00
   2a228:			; <UNDEFINED> instruction: 0xf10780ae
   2a22c:			; <UNDEFINED> instruction: 0x461c031c
   2a230:	bcc	465a58 <ftello64@plt+0x461edc>
   2a234:	blx	fffe8230 <ftello64@plt+0xfffe46b4>
   2a238:	tstcs	r2, r0, lsr #12
   2a23c:	b	ff1681a8 <ftello64@plt+0xff16462c>
   2a240:	stmdacs	r0, {r2, r9, sl, lr}
   2a244:	adcshi	pc, r5, r0, asr #32
   2a248:			; <UNDEFINED> instruction: 0xee1849bf
   2a24c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   2a250:	bl	feb681bc <ftello64@plt+0xfeb64640>
   2a254:	stmdacs	r0, {r7, r9, sl, lr}
   2a258:	sbchi	pc, r0, r0
   2a25c:	bleq	a66698 <ftello64@plt+0xa62b1c>
   2a260:			; <UNDEFINED> instruction: 0x46014632
   2a264:			; <UNDEFINED> instruction: 0xf7fd4658
   2a268:	strmi	pc, [r6], -r7, ror #31
   2a26c:	stmdals	sl, {r3, r5, r7, r8, fp, ip, sp, pc}
   2a270:			; <UNDEFINED> instruction: 0xf7fda90e
   2a274:	blls	3ea158 <ftello64@plt+0x3e65dc>
   2a278:	stmdble	r3, {r2, r8, r9, fp, sp}
   2a27c:	blcs	88690 <ftello64@plt+0x84b14>
   2a280:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   2a284:			; <UNDEFINED> instruction: 0xf7fd980a
   2a288:	andcs	pc, r0, #12544	; 0x3100
   2a28c:			; <UNDEFINED> instruction: 0x46404611
   2a290:	bl	ffd681fc <ftello64@plt+0xffd64680>
   2a294:			; <UNDEFINED> instruction: 0xf7d94640
   2a298:	vnmla.f64	d14, d8, d6
   2a29c:	blge	1ecae4 <ftello64@plt+0x1e8f68>
   2a2a0:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   2a2a4:	blx	1ae82aa <ftello64@plt+0x1ae472e>
   2a2a8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2a2ac:	addhi	pc, r9, r0, asr #32
   2a2b0:			; <UNDEFINED> instruction: 0xf9e8f007
   2a2b4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a2b8:	svcge	0x000baa0e
   2a2bc:	strcs	lr, [r3, #-2509]	; 0xfffff633
   2a2c0:	beq	d666fc <ftello64@plt+0xd62b80>
   2a2c4:	strls	r4, [fp], -sp, asr #12
   2a2c8:			; <UNDEFINED> instruction: 0x33a8f5a0
   2a2cc:	bicvc	pc, r0, #683671552	; 0x28c00000
   2a2d0:	blge	34eeec <ftello64@plt+0x34b370>
   2a2d4:	mlas	fp, r9, r6, r4
   2a2d8:	bls	150f10 <ftello64@plt+0x14d394>
   2a2dc:	ldmibvs	r1, {r2, r8, r9, fp, sp}
   2a2e0:	stmdbvc	r3, {r0, r1, r8, fp, ip, lr, pc}
   2a2e4:			; <UNDEFINED> instruction: 0xf0002b01
   2a2e8:	stmdals	r7, {r1, r2, r7, pc}
   2a2ec:			; <UNDEFINED> instruction: 0xf8a4f7fe
   2a2f0:			; <UNDEFINED> instruction: 0xf0402800
   2a2f4:	stmdbls	ip, {r0, r3, r7, pc}
   2a2f8:	blls	fbbb8 <ftello64@plt+0xf803c>
   2a2fc:	strtmi	r2, [r0], -r0, lsl #4
   2a300:	ldrbmi	r9, [r3], -r0, lsl #6
   2a304:	blx	feee8304 <ftello64@plt+0xfeee4788>
   2a308:			; <UNDEFINED> instruction: 0xf0402800
   2a30c:	blls	3ca58c <ftello64@plt+0x3c6a10>
   2a310:			; <UNDEFINED> instruction: 0xf0402b02
   2a314:	blls	38a584 <ftello64@plt+0x386a08>
   2a318:	blt	1700eac <ftello64@plt+0x16fd330>
   2a31c:	strle	r0, [fp, #-1946]	; 0xfffff866
   2a320:	andcs	r9, r6, #3072	; 0xc00
   2a324:	strtmi	r9, [r0], -ip, lsl #18
   2a328:	ldrbmi	r9, [r3], -r0, lsl #6
   2a32c:	blx	fe9e832c <ftello64@plt+0xfe9e47b0>
   2a330:	blls	3d8778 <ftello64@plt+0x3d4bfc>
   2a334:	suble	r2, r8, r4, lsl #22
   2a338:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
   2a33c:			; <UNDEFINED> instruction: 0xf844f7fe
   2a340:	cmnle	r1, r0, lsl #16
   2a344:			; <UNDEFINED> instruction: 0xf7fd980a
   2a348:	movwcs	pc, #3025	; 0xbd1	; <UNPREDICTABLE>
   2a34c:	movwls	r4, #42525	; 0xa61d
   2a350:			; <UNDEFINED> instruction: 0x4641463a
   2a354:			; <UNDEFINED> instruction: 0xf7fd4658
   2a358:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2a35c:	adchi	pc, ip, r0, asr #32
   2a360:	strbmi	r9, [r9], -fp, lsl #22
   2a364:	blcs	50394 <ftello64@plt+0x4c818>
   2a368:			; <UNDEFINED> instruction: 0x2601bf18
   2a36c:			; <UNDEFINED> instruction: 0xff3af7fd
   2a370:	stccs	6, cr4, [r0, #-16]
   2a374:	stmdbls	ip, {r4, r5, r7, r8, ip, lr, pc}
   2a378:	ldmible	lr!, {r2, r8, fp, sp}
   2a37c:	blcs	88790 <ftello64@plt+0x84c14>
   2a380:			; <UNDEFINED> instruction: 0x2601d1bb
   2a384:			; <UNDEFINED> instruction: 0x2645e7de
   2a388:	streq	pc, [r0], -r0, asr #13
   2a38c:	blmi	1b7cd50 <ftello64@plt+0x1b791d4>
   2a390:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a394:	blls	404404 <ftello64@plt+0x400888>
   2a398:			; <UNDEFINED> instruction: 0xf040405a
   2a39c:	ldrtmi	r8, [r0], -ip, asr #1
   2a3a0:	ldc	0, cr11, [sp], #68	; 0x44
   2a3a4:	pop	{r1, r8, r9, fp, pc}
   2a3a8:			; <UNDEFINED> instruction: 0x26498ff0
   2a3ac:	streq	pc, [r0], -r0, asr #13
   2a3b0:			; <UNDEFINED> instruction: 0xf7d9e7ec
   2a3b4:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   2a3b8:	addlt	sp, r6, #232	; 0xe8
   2a3bc:	strvs	pc, [r0], -r6, asr #32
   2a3c0:	strbmi	lr, [r0], -r4, ror #15
   2a3c4:	b	368330 <ftello64@plt+0x3647b4>
   2a3c8:	blls	3a4350 <ftello64@plt+0x3a07d4>
   2a3cc:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   2a3d0:	blcs	58c40 <ftello64@plt+0x550c4>
   2a3d4:	addsmi	fp, r1, #24, 30	; 0x60
   2a3d8:	sbfx	sp, r3, #17, #14
   2a3dc:	ldmdb	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a3e0:	blcs	c43f4 <ftello64@plt+0xc0878>
   2a3e4:			; <UNDEFINED> instruction: 0xf7d9d0d2
   2a3e8:	tstlt	r0, r2, lsr #18
   2a3ec:			; <UNDEFINED> instruction: 0xf040b280
   2a3f0:	strtmi	r6, [r6], -r0, lsl #8
   2a3f4:	stmdals	sl, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2a3f8:	mrc2	7, 7, pc, cr12, cr13, {7}
   2a3fc:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
   2a400:			; <UNDEFINED> instruction: 0xffe2f7fd
   2a404:	addsle	r2, sp, r0, lsl #16
   2a408:	strmi	r9, [r2], -r4, lsl #26
   2a40c:	streq	lr, [sl], #-2525	; 0xfffff623
   2a410:	andls	fp, r3, #4, 22	; 0x1000
   2a414:	blx	1ae8412 <ftello64@plt+0x1ae4896>
   2a418:	strls	r9, [sl], #-2563	; 0xfffff5fd
   2a41c:	andls	r4, r3, #64, 12	; 0x4000000
   2a420:	ldmib	lr, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a424:	tstlt	r0, #12288	; 0x3000
   2a428:	andls	r9, r3, #458752	; 0x70000
   2a42c:	ldmib	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a430:	stmdbls	r9, {r0, r1, r9, fp, ip, pc}
   2a434:			; <UNDEFINED> instruction: 0x46084616
   2a438:			; <UNDEFINED> instruction: 0xff12f005
   2a43c:			; <UNDEFINED> instruction: 0xf7d89808
   2a440:	stmdals	r9, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   2a444:	mrc	7, 6, APSR_nzcv, cr2, cr8, {6}
   2a448:	eorscs	lr, fp, #160, 14	; 0x2800000
   2a44c:			; <UNDEFINED> instruction: 0xf6c09d04
   2a450:	ldrb	r0, [fp, r0, lsl #4]
   2a454:	strcs	r9, [r1], -r3, lsl #4
   2a458:	blx	1268456 <ftello64@plt+0x12648da>
   2a45c:	bls	f3064 <ftello64@plt+0xef4e8>
   2a460:	ldrb	r9, [fp, sl, lsl #6]
   2a464:	ldmib	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a468:	stmdacs	r0, {r1, r5, r9, sl, lr}
   2a46c:	stmdals	r7, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
   2a470:			; <UNDEFINED> instruction: 0xf7d99203
   2a474:	bls	124b54 <ftello64@plt+0x120fd8>
   2a478:	stmdbls	r9, {r5, r6, r8, ip, sp, pc}
   2a47c:	bfi	r4, r6, #12, #15
   2a480:	stmdals	r7, {r1, r7, r9, ip, sp, pc}
   2a484:	andvs	pc, r0, #66	; 0x42
   2a488:			; <UNDEFINED> instruction: 0xf7d99203
   2a48c:	bls	124b3c <ftello64@plt+0x120fc0>
   2a490:	mvnsle	r2, r0, lsl #16
   2a494:	svclt	0x00181e13
   2a498:			; <UNDEFINED> instruction: 0xf0862301
   2a49c:	stmdbls	r9, {r0, r9, sl}
   2a4a0:	streq	pc, [r1], -r6
   2a4a4:	cmple	r8, r3, lsr r3
   2a4a8:	bcs	465d10 <ftello64@plt+0x462194>
   2a4ac:	stmdals	r8, {r0, r1, r3, r5, r6, fp, sp, lr}
   2a4b0:	blx	fe3684b4 <ftello64@plt+0xfe364938>
   2a4b4:	strb	r4, [r1, r6, lsl #12]
   2a4b8:	ldmib	sp, {r2, r9, sl, lr}^
   2a4bc:	stcls	3, cr0, [r4, #-40]	; 0xffffffd8
   2a4c0:	svclt	0x00182b00
   2a4c4:			; <UNDEFINED> instruction: 0xf7fd2601
   2a4c8:	movwcs	pc, #2833	; 0xb11	; <UNPREDICTABLE>
   2a4cc:	stclne	3, cr9, [r3], #-40	; 0xffffffd8
   2a4d0:	bicle	r4, r7, r0, asr #12
   2a4d4:	stmib	r4, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a4d8:			; <UNDEFINED> instruction: 0xf7d9b188
   2a4dc:	stmdacs	r0, {r3, r5, r7, fp, sp, lr, pc}
   2a4e0:	stmdals	r7, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
   2a4e4:	ldmdb	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a4e8:	stmdacs	r0, {r1, r9, sl, lr}
   2a4ec:			; <UNDEFINED> instruction: 0xf7d9d0d2
   2a4f0:			; <UNDEFINED> instruction: 0xb1e8e89e
   2a4f4:	stmdbls	r9, {r1, r2, r7, r9, ip, sp, pc}
   2a4f8:	strvs	pc, [r0], -r6, asr #32
   2a4fc:	stmdals	r7, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2a500:	stmdb	lr!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a504:	stmdacs	r0, {r1, r9, sl, lr}
   2a508:			; <UNDEFINED> instruction: 0x4613d1f1
   2a50c:	stmdbvs	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   2a510:			; <UNDEFINED> instruction: 0xf007ba1c
   2a514:			; <UNDEFINED> instruction: 0xf504f8b7
   2a518:	teqcc	r0, #40, 6	; 0xa0000000
   2a51c:			; <UNDEFINED> instruction: 0xf67f4283
   2a520:			; <UNDEFINED> instruction: 0x4640aeb1
   2a524:	ldmdb	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a528:			; <UNDEFINED> instruction: 0xf7fd980a
   2a52c:			; <UNDEFINED> instruction: 0xe72dfadf
   2a530:	ldrmi	r4, [r3], -r2, lsl #12
   2a534:			; <UNDEFINED> instruction: 0xf7d8e7b1
   2a538:			; <UNDEFINED> instruction: 0x4616ee96
   2a53c:	svclt	0x0000e77b
   2a540:	andeq	sl, r2, r4, lsr #19
   2a544:	andeq	r0, r0, r8, lsl #8
   2a548:	andeq	r0, r1, lr, lsr r5
   2a54c:	andeq	sl, r2, r0, lsl r8
   2a550:	mvnsmi	lr, #737280	; 0xb4000
   2a554:	stccs	8, cr6, [r0], {12}
   2a558:	addshi	pc, r1, r0
   2a55c:	stmdavs	r0, {r2, r7, r9, sl, lr}
   2a560:	ldrteq	r7, [sp], -r7, lsl #16
   2a564:	addhi	pc, r1, r0, asr #2
   2a568:			; <UNDEFINED> instruction: 0x0640f017
   2a56c:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2a570:			; <UNDEFINED> instruction: 0xf007d03f
   2a574:			; <UNDEFINED> instruction: 0xf1b80e3f
   2a578:	rsbsle	r0, r6, r0, lsl #30
   2a57c:	svceq	0x0008f1be
   2a580:			; <UNDEFINED> instruction: 0xf1a47846
   2a584:	rsbsle	r0, r5, r2, lsl #10
   2a588:			; <UNDEFINED> instruction: 0x46772ebf
   2a58c:			; <UNDEFINED> instruction: 0xf100bfd8
   2a590:	vstrle.16	s1, [r6, #-4]	; <UNPREDICTABLE>
   2a594:	vacge.f32	q9, q8, <illegal reg q7.5>
   2a598:	mrccs	0, 7, r8, cr15, cr10, {4}
   2a59c:	stfcsd	f5, [r3, #-424]	; 0xfffffe58
   2a5a0:			; <UNDEFINED> instruction: 0xf8d0d963
   2a5a4:			; <UNDEFINED> instruction: 0xf1ae6002
   2a5a8:	blt	dab9b8 <ftello64@plt+0xda7e3c>
   2a5ac:	stmdale	r1!, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
   2a5b0:			; <UNDEFINED> instruction: 0xf005e8df
   2a5b4:	bvs	1842764 <ftello64@plt+0x183ebe8>
   2a5b8:	rsbvs	r6, r0, sl, ror #20
   2a5bc:	bvs	1ac276c <ftello64@plt+0x1abebf0>
   2a5c0:	bvs	1ac2770 <ftello64@plt+0x1abebf4>
   2a5c4:	rsbvs	r6, r0, r0, rrx
   2a5c8:	rsbvs	r6, r0, r0, rrx
   2a5cc:	rsbvs	r6, r0, r0, rrx
   2a5d0:	rsbvs	r6, r0, r0, rrx
   2a5d4:	rsbvs	r6, r0, r0, rrx
   2a5d8:	rsbvs	r6, r0, r0, rrx
   2a5dc:	rsbvs	r6, r0, r0, rrx
   2a5e0:	rsbvs	r6, r0, r0, rrx
   2a5e4:	rsbvs	r6, r0, r0, rrx
   2a5e8:	rsbvs	r6, r0, r0, rrx
   2a5ec:	bvs	1842774 <ftello64@plt+0x183ebf8>
   2a5f0:			; <UNDEFINED> instruction: 0xf0076a60
   2a5f4:	cfstrscs	mvf0, [r3], {3}
   2a5f8:	strcs	sp, [r1, #-60]	; 0xffffffc4
   2a5fc:	strbmi	r4, [r5, #-165]	; 0xffffff5b
   2a600:			; <UNDEFINED> instruction: 0xf100d833
   2a604:			; <UNDEFINED> instruction: 0x1c6c0901
   2a608:	strbmi	r4, [ip], -r0, lsr #8
   2a60c:	bl	a8664 <ftello64@plt+0xa4ae8>
   2a610:	b	13bb028 <ftello64@plt+0x13b74ac>
   2a614:	mvnsle	r2, r6, lsl #12
   2a618:	vraddhn.i16	d20, <illegal reg q11.5>, <illegal reg q12.5>
   2a61c:	bl	fea2c430 <ftello64@plt+0xfea288b4>
   2a620:	cdpne	5, 11, cr0, cr8, cr5, {0}
   2a624:	stmdale	r5!, {r0, r2, r3, r4, r5, fp, sp}
   2a628:			; <UNDEFINED> instruction: 0xf000e8df
   2a62c:			; <UNDEFINED> instruction: 0x37242437
   2a630:	strtcs	r3, [r4], #-1847	; 0xfffff8c9
   2a634:			; <UNDEFINED> instruction: 0x37372437
   2a638:			; <UNDEFINED> instruction: 0x37372437
   2a63c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a640:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a644:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a648:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a64c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a650:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a654:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a658:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a65c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a660:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2a664:	strcc	r2, [r4, -r4, lsr #8]!
   2a668:	andcs	r3, lr, r4, lsr #14
   2a66c:	andeq	pc, r0, r0, asr #13
   2a670:	mvnshi	lr, #12386304	; 0xbd0000
   2a674:			; <UNDEFINED> instruction: 0xf6c02026
   2a678:	pop	{}	; <UNPREDICTABLE>
   2a67c:	ldrshtcs	r8, [sl], -r0
   2a680:	andeq	pc, r0, r0, asr #13
   2a684:	mvnshi	lr, #12386304	; 0xbd0000
   2a688:	svceq	0x003ff1be
   2a68c:			; <UNDEFINED> instruction: 0xf1b6bf08
   2a690:	strdle	r3, [sl], #255	; 0xff	; <UNPREDICTABLE>
   2a694:	stmdbeq	r6, {r8, ip, sp, lr, pc}
   2a698:	adcsmi	r1, r5, #660	; 0x294
   2a69c:			; <UNDEFINED> instruction: 0xf8c2d3e5
   2a6a0:	blne	fea4e6a8 <ftello64@plt+0xfea4ab2c>
   2a6a4:	ldrdcs	pc, [r0], -ip
   2a6a8:	streq	lr, [r6], #-2825	; 0xfffff4f7
   2a6ac:	blls	20272c <ftello64@plt+0x1febb0>
   2a6b0:	vmlaeq.f64	d14, d18, d25
   2a6b4:	andsvs	r4, pc, r6, ror r4	; <UNPREDICTABLE>
   2a6b8:	andsvs	r9, lr, r8, lsl #22
   2a6bc:	andmi	pc, r0, ip, asr #17
   2a6c0:	ldmdblt	r0, {r3, sp, lr}
   2a6c4:	andeq	pc, r0, ip, asr #17
   2a6c8:	ldrdcs	lr, [r0], -r2
   2a6cc:	mcrcc	7, 6, lr, cr0, cr0, {6}
   2a6d0:	sfmcs	f0, 4, [r0, #-216]	; 0xffffff28
   2a6d4:			; <UNDEFINED> instruction: 0xf890d0c9
   2a6d8:			; <UNDEFINED> instruction: 0xf1008002
   2a6dc:	vfmane.f16	s1, s10, s6	; <UNPREDICTABLE>
   2a6e0:	sbceq	pc, r0, r8, lsl #2
   2a6e4:	ldr	r4, [ip, r6, lsl #8]
   2a6e8:	svcmi	0x00f0e92d
   2a6ec:	cfstr64vc	mvdx15, [r5, #-692]!	; 0xfffffd4c
   2a6f0:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   2a6f4:	andls	sl, r9, #20, 30	; 0x50
   2a6f8:			; <UNDEFINED> instruction: 0xf8df2904
   2a6fc:	ldrbtmi	r2, [sl], #-1296	; 0xfffffaf0
   2a700:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a704:			; <UNDEFINED> instruction: 0xf04f93e3
   2a708:			; <UNDEFINED> instruction: 0xf04f0300
   2a70c:	stmib	r7, {r8, r9}^
   2a710:	stmib	r7, {r8, r9, ip, sp}^
   2a714:	teqvs	fp, r2, lsl #6
   2a718:	pkhtbmi	sp, r3, sl, asr #18
   2a71c:	cdpne	8, 8, cr7, cr3, cr0, {0}
   2a720:	andls	r2, sl, r2, lsl #22
   2a724:	stmdacs	r3, {r2, r4, r6, fp, ip, lr, pc}
   2a728:	andeq	pc, r5, #1073741864	; 0x40000028
   2a72c:			; <UNDEFINED> instruction: 0xf10bbfc8
   2a730:	cfstrsle	mvf0, [r4], {5}
   2a734:	stmdble	fp, {r0, r9, fp, sp}^
   2a738:			; <UNDEFINED> instruction: 0xf10b1fca
   2a73c:	bcs	2b760 <ftello64@plt+0x27be4>
   2a740:			; <UNDEFINED> instruction: 0xf814d046
   2a744:	bcc	79350 <ftello64@plt+0x757d4>
   2a748:	blcc	8f37c <ftello64@plt+0x8b800>
   2a74c:	blcs	58f388 <ftello64@plt+0x58b80c>
   2a750:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2a754:	bleq	326768 <ftello64@plt+0x322bec>
   2a758:	cmppl	r1, fp, lsl #2
   2a75c:	cmppl	r1, r1, asr r1
   2a760:	cmppl	r1, r1, asr r1
   2a764:	blpl	1855cb0 <ftello64@plt+0x1852134>
   2a768:			; <UNDEFINED> instruction: 0x5651ad56
   2a76c:	stceq	0, cr15, [r0], {79}	; 0x4f
   2a770:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a774:	blge	690ba0 <ftello64@plt+0x68d024>
   2a778:	strcs	r4, [r0], -r5, ror #12
   2a77c:	movwls	r4, #50844	; 0xc69c
   2a780:	stmdbls	fp, {r3, r9, sl, lr}
   2a784:	ldrmi	r6, [r8], -r1, asr #32
   2a788:			; <UNDEFINED> instruction: 0xf036e013
   2a78c:	tstle	r4, r2, lsl #6
   2a790:	cdpne	8, 8, cr7, cr11, cr1, {1}
   2a794:	ldmdale	fp, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
   2a798:	addsmi	r3, r1, #1073741824	; 0x40000000
   2a79c:			; <UNDEFINED> instruction: 0x3601d818
   2a7a0:	smlabtmi	r0, r0, r9, lr
   2a7a4:	strmi	r4, [ip], #-1456	; 0xfffffa50
   2a7a8:	andeq	lr, r1, #165888	; 0x28800
   2a7ac:	andeq	pc, r8, r0, lsl #2
   2a7b0:	bcs	9e890 <ftello64@plt+0x9ad14>
   2a7b4:	vstrcs.16	s26, [r0, #-24]	; 0xffffffe8	; <UNPREDICTABLE>
   2a7b8:			; <UNDEFINED> instruction: 0xf834d1e7
   2a7bc:	bcc	b93cc <ftello64@plt+0xb5850>
   2a7c0:	addslt	fp, fp, #372736	; 0x5b000
   2a7c4:	bl	fecb73e8 <ftello64@plt+0xfecb386c>
   2a7c8:	b	13ee71c <ftello64@plt+0x13eaba0>
   2a7cc:	rscle	r0, r6, #-1073741772	; 0xc0000034
   2a7d0:	stmdbeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a7d4:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2a7d8:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2a7dc:	strtcc	pc, [r8], #-2271	; 0xfffff721
   2a7e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a7e4:	blls	ff904854 <ftello64@plt+0xff900cd8>
   2a7e8:			; <UNDEFINED> instruction: 0xf040405a
   2a7ec:	strbmi	r8, [r8], -r0, lsl #4
   2a7f0:	cfstr64vc	mvdx15, [r5, #-52]!	; 0xffffffcc
   2a7f4:	svchi	0x00f0e8bd
   2a7f8:	ldmibeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a7fc:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2a800:			; <UNDEFINED> instruction: 0xf04fe7ea
   2a804:			; <UNDEFINED> instruction: 0xf04f0c01
   2a808:	ldr	r0, [r3, r2, lsl #16]!
   2a80c:	stceq	0, cr15, [r1], {79}	; 0x4f
   2a810:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a814:			; <UNDEFINED> instruction: 0xf04fe7ae
   2a818:			; <UNDEFINED> instruction: 0xf04f0c00
   2a81c:	str	r0, [r9, r4, lsl #16]!
   2a820:	strbtmi	r9, [r5], -ip, lsl #22
   2a824:			; <UNDEFINED> instruction: 0x971046ba
   2a828:	biceq	lr, r8, #3072	; 0xc00
   2a82c:	strls	r9, [lr, -pc, lsl #8]
   2a830:	mul	r9, r9, r6
   2a834:			; <UNDEFINED> instruction: 0xf9916829
   2a838:	stmdbcs	r0, {ip}
   2a83c:	strcc	sp, [r8, #-2823]	; 0xfffff4f9
   2a840:	beq	166c70 <ftello64@plt+0x1630f4>
   2a844:	andsle	r4, fp, r9, lsr #11
   2a848:	svccs	0x0000686f
   2a84c:	ldfnep	f5, [ip], #-968	; 0xfffffc38
   2a850:			; <UNDEFINED> instruction: 0xf7d84620
   2a854:			; <UNDEFINED> instruction: 0x4606eb9a
   2a858:	andeq	pc, r0, sl, asr #17
   2a85c:			; <UNDEFINED> instruction: 0xf0002800
   2a860:	stmdavs	r9!, {r3, r6, r7, r8, pc}
   2a864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a868:			; <UNDEFINED> instruction: 0xf800463a
   2a86c:			; <UNDEFINED> instruction: 0xf7d83b01
   2a870:	stmib	r5, {r1, r3, r7, sl, fp, sp, lr, pc}^
   2a874:	strcc	r6, [r8, #-1024]	; 0xfffffc00
   2a878:	beq	166ca8 <ftello64@plt+0x16312c>
   2a87c:	mvnle	r4, r9, lsr #11
   2a880:	movwcs	sl, #3347	; 0xd13
   2a884:	eorvs	r9, fp, r9, lsl #20
   2a888:	andcc	r9, r8, #13312	; 0x3400
   2a88c:	strvc	lr, [lr], #-2525	; 0xfffff623
   2a890:	blcs	58f0d0 <ftello64@plt+0x58b554>
   2a894:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2a898:	ldmibls	r9, {r0, r1, ip, sp, lr, pc}
   2a89c:	mulsne	r0, r9, r0
   2a8a0:	andsne	r1, r0, r0, lsl r0
   2a8a4:	andsne	r1, r0, r0, lsl r0
   2a8a8:	stmibcs	r5, {r4, r8, r9, fp, sp, pc}^
   2a8ac:	ldmdbcs	r0, {r0, r3, r5, r8, r9, fp, sp, pc}
   2a8b0:	stceq	0, cr15, [r0], {79}	; 0x4f
   2a8b4:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a8b8:	andcs	lr, r0, ip, asr r7
   2a8bc:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a8c0:	mcrr	7, 13, pc, lr, cr8	; <UNPREDICTABLE>
   2a8c4:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2a8c8:	movwcs	r9, #2569	; 0xa09
   2a8cc:	bls	3c2b20 <ftello64@plt+0x3befa4>
   2a8d0:	addsvs	r6, r3, r3, asr r0
   2a8d4:	ldrsbvs	r6, [r3, -r3]
   2a8d8:	bl	211920 <ftello64@plt+0x20dda4>
   2a8dc:			; <UNDEFINED> instruction: 0xf8540788
   2a8e0:			; <UNDEFINED> instruction: 0xf7d80b04
   2a8e4:	adcsmi	lr, ip, #132, 24	; 0x8400
   2a8e8:			; <UNDEFINED> instruction: 0xe775d1f9
   2a8ec:			; <UNDEFINED> instruction: 0xf8d39b0c
   2a8f0:	ldmdavs	r9, {ip, pc}^
   2a8f4:	tstls	pc, r8, asr #12
   2a8f8:	cdp2	0, 3, cr15, cr4, cr12, {0}
   2a8fc:	strmi	r9, [r2], pc, lsl #18
   2a900:			; <UNDEFINED> instruction: 0xf0002800
   2a904:	blls	30abd8 <ftello64@plt+0x30705c>
   2a908:			; <UNDEFINED> instruction: 0xf0002b16
   2a90c:	blcs	4cadd8 <ftello64@plt+0x4c725c>
   2a910:	msrhi	SPSR_s, r0
   2a914:	ldrbtmi	r4, [sl], #-2751	; 0xfffff541
   2a918:	tstcs	r0, ip, lsl #22
   2a91c:	ldmvs	fp, {r3, r4, r7, fp, sp, lr}^
   2a920:	strtmi	r9, [r8], -r1
   2a924:			; <UNDEFINED> instruction: 0x4653461e
   2a928:			; <UNDEFINED> instruction: 0xf7d89600
   2a92c:	strmi	lr, [r1], r8, ror #30
   2a930:			; <UNDEFINED> instruction: 0xf7d84650
   2a934:			; <UNDEFINED> instruction: 0xf1b9ec5c
   2a938:			; <UNDEFINED> instruction: 0xf0400f00
   2a93c:	stmdbls	lr, {r0, r1, r2, r3, r4, r7, pc}
   2a940:			; <UNDEFINED> instruction: 0xf7d86828
   2a944:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2a948:	tsthi	pc, r0	; <UNPREDICTABLE>
   2a94c:			; <UNDEFINED> instruction: 0xf7d86828
   2a950:	blls	2e5978 <ftello64@plt+0x2e1dfc>
   2a954:	vqrdmulh.s<illegal width 8>	d2, d0, d3
   2a958:	blls	38abb4 <ftello64@plt+0x387038>
   2a95c:	vqdmulh.s<illegal width 8>	d2, d0, d2
   2a960:	andcs	r8, r0, #-2147483648	; 0x80000000
   2a964:	strtmi	r2, [r8], -r1, lsl #2
   2a968:	stc	7, cr15, [r0], #-864	; 0xfffffca0
   2a96c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2a970:	svcge	0x0032f47f
   2a974:	stmdavs	r8!, {r2, r3, r9, sl, fp, ip, pc}
   2a978:	strge	lr, [r0], #-2518	; 0xfffff62a
   2a97c:			; <UNDEFINED> instruction: 0x46224651
   2a980:	stc	7, cr15, [r6], #-864	; 0xfffffca0
   2a984:	ldmvs	r1!, {r1, r4, r5, r6, r7, fp, sp, lr}
   2a988:			; <UNDEFINED> instruction: 0xf7d86828
   2a98c:	stmdavs	r8!, {r1, r5, sl, fp, sp, lr, pc}
   2a990:			; <UNDEFINED> instruction: 0xf7d84649
   2a994:	vmlals.f64	d14, d25, d26
   2a998:	stmdavs	r8!, {r0, r1, r9, sl, lr}
   2a99c:	ldmdavs	sp, {r1, r3, r4, r7, fp, sp, lr}
   2a9a0:	ldmvs	fp, {r0, r3, r4, r6, fp, sp, lr}^
   2a9a4:	adcsvs	r6, r5, #-939524096	; 0xc8000000
   2a9a8:	rscsvs	r6, r1, #-872415231	; 0xcc000001
   2a9ac:	bl	1768914 <ftello64@plt+0x1764d98>
   2a9b0:			; <UNDEFINED> instruction: 0xf04f2c07
   2a9b4:			; <UNDEFINED> instruction: 0x46330210
   2a9b8:			; <UNDEFINED> instruction: 0xf1036272
   2a9bc:	vcge.u8	d0, d0, d12
   2a9c0:			; <UNDEFINED> instruction: 0xf8c680da
   2a9c4:			; <UNDEFINED> instruction: 0xf8c3901c
   2a9c8:	str	r9, [r5, r4]
   2a9cc:	tstcs	r0, ip, lsl #28
   2a9d0:	ldmvs	r3!, {r3, r5, r9, sl, lr}^
   2a9d4:	movwls	r6, #47282	; 0xb8b2
   2a9d8:	andls	r6, r2, #3342336	; 0x330000
   2a9dc:	stmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
   2a9e0:	bmi	fe3771e8 <ftello64@plt+0xfe37366c>
   2a9e4:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
   2a9e8:	svc	0x0008f7d8
   2a9ec:	str	r4, [r2, r1, lsl #13]!
   2a9f0:	tstcs	r0, ip, lsl #28
   2a9f4:	ldmdbvs	r3!, {r3, r5, r9, sl, lr}^
   2a9f8:	movwls	r6, #47410	; 0xb932
   2a9fc:	movwls	r6, #63667	; 0xf8b3
   2aa00:	andls	r6, r4, #15925248	; 0xf30000
   2aa04:	tstls	r1, #3276800	; 0x320000
   2aa08:	movwls	r9, #15115	; 0x3b0b
   2aa0c:	movwls	r9, #11023	; 0x2b0f
   2aa10:	stmib	sp, {r0, r4, r8, r9, fp, ip, pc}^
   2aa14:	bmi	fe07361c <ftello64@plt+0xfe06faa0>
   2aa18:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
   2aa1c:	mcr	7, 7, pc, cr14, cr8, {6}	; <UNPREDICTABLE>
   2aa20:	str	r4, [r8, r1, lsl #13]
   2aa24:	tstcs	r0, ip, lsl #28
   2aa28:	ldmibvs	r2!, {r3, r5, r9, sl, lr}
   2aa2c:	ldmdbvs	r6!, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   2aa30:	cfmadd32ls	mvax0, mvfx9, mvfx12, mvfx11
   2aa34:	ldmdbvs	r6!, {r2, r4, r5, r7, r9, sl, lr}^
   2aa38:			; <UNDEFINED> instruction: 0xf8dc9206
   2aa3c:	strls	r2, [pc], -r8
   2aa40:	movwls	r9, #24075	; 0x5e0b
   2aa44:	ldrdcc	pc, [ip], -ip
   2aa48:			; <UNDEFINED> instruction: 0xf8dc9604
   2aa4c:	movwls	r6, #4096	; 0x1000
   2aa50:	cfmadd32ls	mvax0, mvfx9, mvfx15, mvfx11
   2aa54:	strcs	lr, [r2], -sp, asr #19
   2aa58:	andls	r9, r0, #45056	; 0xb000
   2aa5c:			; <UNDEFINED> instruction: 0xf8dc4a70
   2aa60:	ldrbtmi	r3, [sl], #-4
   2aa64:	mcr	7, 6, pc, cr10, cr8, {6}	; <UNPREDICTABLE>
   2aa68:	strb	r4, [r4, -r1, lsl #13]!
   2aa6c:	ldcl	7, cr15, [lr, #864]	; 0x360
   2aa70:			; <UNDEFINED> instruction: 0xf43f2800
   2aa74:	addlt	sl, r0, #100, 30	; 0x190
   2aa78:	stmdbvs	r0, {r6, ip, sp, lr, pc}
   2aa7c:			; <UNDEFINED> instruction: 0xf7d86828
   2aa80:			; <UNDEFINED> instruction: 0xe721eb70
   2aa84:	streq	lr, [fp], #-2980	; 0xfffff45c
   2aa88:			; <UNDEFINED> instruction: 0xf5b61ce6
   2aa8c:	eorle	r7, r3, #64, 30	; 0x100
   2aa90:	ldrbmi	r4, [r9], -r2, lsr #12
   2aa94:	mvnscs	pc, #64, 4
   2aa98:			; <UNDEFINED> instruction: 0xf88d2099
   2aa9c:			; <UNDEFINED> instruction: 0xf10d008c
   2aaa0:			; <UNDEFINED> instruction: 0xf88d008f
   2aaa4:	stcge	0, cr4, [r3, #-568]!	; 0xfffffdc8
   2aaa8:			; <UNDEFINED> instruction: 0xf88d0a24
   2aaac:			; <UNDEFINED> instruction: 0xf7d8408d
   2aab0:	stmdbls	r9, {r3, r6, sl, fp, sp, lr, pc}
   2aab4:			; <UNDEFINED> instruction: 0x462a4633
   2aab8:	andcs	r3, r2, r8, lsr #2
   2aabc:	mrc	7, 6, APSR_nzcv, cr4, cr8, {6}
   2aac0:	andscs	r9, r4, #147456	; 0x24000
   2aac4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2aac8:	subvs	r4, sl, #11534336	; 0xb00000
   2aacc:	svccs	0x0034f853
   2aad0:	bicvs	r6, sl, fp, asr r8
   2aad4:	ldrbt	r6, [pc], fp, lsl #4
   2aad8:	mrscs	r2, R10_usr
   2aadc:			; <UNDEFINED> instruction: 0xf7d84628
   2aae0:	strmi	lr, [r1], r6, ror #22
   2aae4:			; <UNDEFINED> instruction: 0xf47f2800
   2aae8:	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp, pc}
   2aaec:	andcc	lr, r1, #3506176	; 0x358000
   2aaf0:	svclt	0x00184293
   2aaf4:	ldrhle	r4, [lr], #-97	; 0xffffff9f
   2aaf8:	movwcc	r1, #6385	; 0x18f1
   2aafc:	orrscs	r6, r9, #115	; 0x73
   2ab00:			; <UNDEFINED> instruction: 0xf8d9730b
   2ab04:	addsmi	r3, r3, #4
   2ab08:			; <UNDEFINED> instruction: 0x464ebf18
   2ab0c:	bl	29ec38 <ftello64@plt+0x29b0bc>
   2ab10:	movwcc	r0, #4355	; 0x1103
   2ab14:	andcc	pc, r4, r9, asr #17
   2ab18:	movwvc	r0, #47651	; 0xba23
   2ab1c:	addsmi	r6, r3, #7536640	; 0x730000
   2ab20:	shadd16mi	fp, r0, r8
   2ab24:	bl	1dec74 <ftello64@plt+0x1db0f8>
   2ab28:	strtmi	r0, [r2], -r3, lsl #24
   2ab2c:	ldrbmi	r3, [r9], -r1, lsl #6
   2ab30:			; <UNDEFINED> instruction: 0xf88c6073
   2ab34:			; <UNDEFINED> instruction: 0xf7d8400c
   2ab38:	stmdavs	r8!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
   2ab3c:			; <UNDEFINED> instruction: 0xf7d82100
   2ab40:			; <UNDEFINED> instruction: 0x9e09ead4
   2ab44:	stmdavs	r8!, {r0, r1, r9, sl, lr}
   2ab48:	ldmdavs	sp, {r1, r3, r4, fp, sp, lr}^
   2ab4c:			; <UNDEFINED> instruction: 0xf8d3689c
   2ab50:	adcsvs	ip, r2, #12
   2ab54:	teqvs	r4, #1342177295	; 0x5000000f
   2ab58:	eorsgt	pc, r4, r6, asr #17
   2ab5c:			; <UNDEFINED> instruction: 0x63b2691a
   2ab60:	b	fe0e8ac8 <ftello64@plt+0xfe0e4f4c>
   2ab64:			; <UNDEFINED> instruction: 0xf04fe7ac
   2ab68:			; <UNDEFINED> instruction: 0xf6c00954
   2ab6c:	ldrt	r0, [r3], -r0, lsl #18
   2ab70:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
   2ab74:	stccc	6, cr14, [r8], {208}	; 0xd0
   2ab78:	bl	2d0ba4 <ftello64@plt+0x2cd028>
   2ab7c:			; <UNDEFINED> instruction: 0xf85a0204
   2ab80:	ldmdavs	r2, {r2, ip}^
   2ab84:	subsvs	r6, sl, r1, asr #3
   2ab88:	stmdami	r7!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
   2ab8c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ab90:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2ab94:			; <UNDEFINED> instruction: 0xf0044478
   2ab98:	stmdavs	r8!, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2ab9c:	b	ff868b04 <ftello64@plt+0xff864f88>
   2aba0:	andcs	lr, r0, #153092096	; 0x9200000
   2aba4:	ldrmi	r4, [r1], -r8, asr #12
   2aba8:	bl	4e8b10 <ftello64@plt+0x4e4f94>
   2abac:			; <UNDEFINED> instruction: 0xf8d9682e
   2abb0:	ldmvs	r2!, {r2, ip, sp}
   2abb4:	strbmi	lr, [sl], -fp, lsr #15
   2abb8:	ldrtmi	r4, [r0], -r9, asr #12
   2abbc:	bl	268b24 <ftello64@plt+0x264fa8>
   2abc0:	ldrdls	pc, [r0], -r5
   2abc4:			; <UNDEFINED> instruction: 0xf8d96873
   2abc8:	ldr	r2, [r5, r8]
   2abcc:	ldrtmi	r2, [r0], -r0, lsl #4
   2abd0:			; <UNDEFINED> instruction: 0xf7d84611
   2abd4:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
   2abd8:	str	r6, [r4, r8, lsr #16]!
   2abdc:			; <UNDEFINED> instruction: 0xf00c4648
   2abe0:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2abe4:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {1}
   2abe8:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   2abec:			; <UNDEFINED> instruction: 0xf7d8e694
   2abf0:	svcls	0x000eeb3a
   2abf4:	ldc	7, cr15, [sl, #-864]	; 0xfffffca0
   2abf8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2abfc:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   2ac00:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2ac04:	svclt	0x0000e668
   2ac08:	andeq	r0, r0, r8, lsl #8
   2ac0c:	andeq	sl, r2, r2, lsr #9
   2ac10:	andeq	sl, r2, r0, asr #7
   2ac14:	andeq	r6, r1, lr, lsl #13
   2ac18:	andeq	r6, r1, lr, lsl #13
   2ac1c:	andeq	r6, r1, r6, lsr r6
   2ac20:	andeq	r6, r1, r6, asr #11
   2ac24:	andeq	r6, r1, r2, asr r4
   2ac28:	strdeq	r6, [r1], -ip
   2ac2c:	andeq	r6, r1, sl, lsl #8
   2ac30:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   2ac34:			; <UNDEFINED> instruction: 0x6cc4b993
   2ac38:			; <UNDEFINED> instruction: 0xb12c4605
   2ac3c:	stmdavs	r4!, {r5, r9, sl, lr}
   2ac40:	b	ff568ba8 <ftello64@plt+0xff56502c>
   2ac44:	mvnsle	r2, r0, lsl #24
   2ac48:	ldrdmi	pc, [r8], r5
   2ac4c:	strtmi	fp, [r0], -ip, lsr #2
   2ac50:			; <UNDEFINED> instruction: 0xf7d86824
   2ac54:			; <UNDEFINED> instruction: 0x2c00eacc
   2ac58:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
   2ac5c:	vqdmulh.s<illegal width 8>	d20, d0, d4
   2ac60:	stmdbmi	r4, {r0, r1, r2, r3, r5, r6, r9, sp}
   2ac64:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   2ac68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2ac6c:	svc	0x007af7d8
   2ac70:	andeq	r6, r1, sl, ror r4
   2ac74:	andeq	r6, r1, r8, asr #8
   2ac78:	andeq	r6, r1, r2, ror #8
   2ac7c:	svcmi	0x00f0e92d
   2ac80:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   2ac84:	ldrmi	r8, [r5], -r2, lsl #22
   2ac88:	addscs	r4, r4, #144, 24	; 0x9000
   2ac8c:	addslt	r4, r1, ip, ror r4
   2ac90:	ldrmi	r9, [r8], -r9
   2ac94:	smlabbls	r8, lr, fp, r4
   2ac98:	stmiapl	r3!, {r8, sp}^
   2ac9c:	movwls	r6, #63515	; 0xf81b
   2aca0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2aca4:	ldc	7, cr15, [ip, #-864]	; 0xfffffca0
   2aca8:	movwcs	fp, #269	; 0x10d
   2acac:	blls	282d60 <ftello64@plt+0x27f1e4>
   2acb0:	blcs	4f8c8 <ftello64@plt+0x4bd4c>
   2acb4:	bge	3dedb0 <ftello64@plt+0x3db234>
   2acb8:			; <UNDEFINED> instruction: 0xf1069202
   2acbc:			; <UNDEFINED> instruction: 0xf10d0210
   2acc0:			; <UNDEFINED> instruction: 0xf10d0b34
   2acc4:			; <UNDEFINED> instruction: 0xf10d0a2c
   2acc8:			; <UNDEFINED> instruction: 0xf10d0820
   2accc:	vmla.f16	s0, s16, s9
   2acd0:	smladcs	r1, r0, sl, r2
   2acd4:	stcge	3, cr2, [ip], {-0}
   2acd8:	strls	r9, [r6], #-771	; 0xfffffcfd
   2acdc:	bls	cf8f8 <ftello64@plt+0xcbd7c>
   2ace0:			; <UNDEFINED> instruction: 0x4641465b
   2ace4:	strls	r4, [r1], #-1608	; 0xfffff9b8
   2ace8:	ldrbmi	r9, [r2], -r0, lsl #4
   2acec:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
   2acf0:			; <UNDEFINED> instruction: 0xf0402800
   2acf4:	stmdbls	lr, {r1, r5, r7, pc}
   2acf8:	stmdbcs	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, pc}
   2acfc:	stmdbcs	r5, {r2, ip, lr, pc}
   2ad00:	adchi	pc, r0, r0, asr #32
   2ad04:	eorsvs	r2, r3, r1, lsl #6
   2ad08:	subsle	r2, r9, r0, lsl #26
   2ad0c:	stmdbcs	r2, {r1, r3, r5, fp, sp, lr}
   2ad10:	strmi	r9, [r2], #-2060	; 0xfffff7f4
   2ad14:	eorle	r6, r3, sl, lsr #32
   2ad18:	eorle	r2, r5, sp, lsl #18
   2ad1c:	bcs	72a4c <ftello64@plt+0x6eed0>
   2ad20:	stmdbcs	lr, {r1, r2, r3, r6, r8, fp, ip, lr, pc}
   2ad24:	stmdbcs	r7, {r0, r1, r2, r3, r5, ip, lr, pc}
   2ad28:	bls	29edfc <ftello64@plt+0x29b280>
   2ad2c:	bcs	34934 <ftello64@plt+0x30db8>
   2ad30:	strcs	sp, [r0], #-469	; 0xfffffe2b
   2ad34:	blmi	19bd6d8 <ftello64@plt+0x19b9b5c>
   2ad38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ad3c:	blls	404dac <ftello64@plt+0x401230>
   2ad40:			; <UNDEFINED> instruction: 0xf040405a
   2ad44:	strtmi	r8, [r0], -r0, asr #1
   2ad48:	ldc	0, cr11, [sp], #68	; 0x44
   2ad4c:	pop	{r1, r8, r9, fp, pc}
   2ad50:	svcne	0x004a8ff0
   2ad54:	stmible	ip!, {r0, r9, fp, sp}^
   2ad58:	bicsle	r2, r7, r0, lsl #26
   2ad5c:	bicsle	r2, fp, r2, lsl #18
   2ad60:	andcc	r6, r1, #15859712	; 0xf20000
   2ad64:			; <UNDEFINED> instruction: 0xe7e060f2
   2ad68:	andcc	r6, r1, #11665408	; 0xb20000
   2ad6c:	bcs	8303c <ftello64@plt+0x7f4c0>
   2ad70:	stmdbls	sp, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
   2ad74:	orreq	pc, r8, #-2147483647	; 0x80000001
   2ad78:	movwls	r9, #14859	; 0x3a0b
   2ad7c:	bne	ff4d1994 <ftello64@plt+0xff4cde18>
   2ad80:	smlawtcs	r3, r6, r9, lr
   2ad84:	bls	3a4cd0 <ftello64@plt+0x3a1154>
   2ad88:	bls	3171f8 <ftello64@plt+0x31367c>
   2ad8c:	bcs	908ddc <ftello64@plt+0x905260>
   2ad90:	ldmdavs	r2!, {r0, r1, r3, r6, r7, ip, lr, pc}^
   2ad94:	rsbsvs	r3, r2, r1, lsl #4
   2ad98:	eorsle	r2, r2, r1, lsl #20
   2ad9c:	andcs	r2, r1, ip, lsr r1
   2ada0:	stc	7, cr15, [r4], #864	; 0x360
   2ada4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2ada8:			; <UNDEFINED> instruction: 0x4602d07e
   2adac:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
   2adb0:	ldc2	7, cr15, [sl], {255}	; 0xff
   2adb4:			; <UNDEFINED> instruction: 0xd12f2800
   2adb8:	strls	r9, [r5, -r5, lsl #22]
   2adbc:			; <UNDEFINED> instruction: 0xe7b4601f
   2adc0:	bcs	466628 <ftello64@plt+0x462aac>
   2adc4:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
   2adc8:	stc2	7, cr15, [lr], {255}	; 0xff
   2adcc:	stmdacs	r0, {r1, r9, sl, lr}
   2add0:	ldrtmi	sp, [r0], -fp, lsr #1
   2add4:			; <UNDEFINED> instruction: 0xf7ff4614
   2add8:	svcls	0x0006ff2b
   2addc:	strbmi	r9, [r1], -r2, lsl #28
   2ade0:	tstcs	ip, lr, lsr r0
   2ade4:			; <UNDEFINED> instruction: 0xf7d82001
   2ade8:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
   2adec:	blls	15ef64 <ftello64@plt+0x15b3e8>
   2adf0:	stmdbls	sp, {r0, r1, r3, r9, fp, ip, pc}
   2adf4:	blls	f1944 <ftello64@plt+0xeddc8>
   2adf8:	addvs	r6, r1, r2, asr #32
   2adfc:	andsvs	r9, r8, r3
   2ae00:			; <UNDEFINED> instruction: 0xf106e793
   2ae04:	stmdbls	sp, {r2, r3, r6, r8, r9, sl}
   2ae08:	ldrtmi	r9, [sl], -fp, lsl #16
   2ae0c:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   2ae10:	orrlt	r4, r0, r2, lsl #12
   2ae14:	and	r6, r5, r0, ror r8
   2ae18:	ldrtmi	r9, [r8], -r7
   2ae1c:	stmib	r6!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ae20:	bls	204fe8 <ftello64@plt+0x20146c>
   2ae24:	stmdacc	r1, {r0, r4, r7, r9, ip, sp, pc}
   2ae28:	svclt	0x00182995
   2ae2c:	rsbsvs	r2, r0, r4, asr r9
   2ae30:	svcge	0x007bf43f
   2ae34:	strls	lr, [r5, -sp, asr #15]
   2ae38:			; <UNDEFINED> instruction: 0x4604e777
   2ae3c:			; <UNDEFINED> instruction: 0xf7ff4630
   2ae40:			; <UNDEFINED> instruction: 0xe777fef7
   2ae44:	stmdavs	sl!, {r0, r2, r4, r5, r8, r9, ip, sp, pc}
   2ae48:	stmdbls	ip, {r4, r5, r9, sl, lr}
   2ae4c:			; <UNDEFINED> instruction: 0xf6c02426
   2ae50:	strmi	r0, [sl], #-1024	; 0xfffffc00
   2ae54:			; <UNDEFINED> instruction: 0xf7ff602a
   2ae58:	svcls	0x0006feeb
   2ae5c:	strbmi	r9, [r1], -r2, lsl #28
   2ae60:	blcs	51a8c <ftello64@plt+0x4df10>
   2ae64:	svcge	0x0066f43f
   2ae68:			; <UNDEFINED> instruction: 0x4652465b
   2ae6c:	strls	r4, [r1, -r8, asr #12]
   2ae70:			; <UNDEFINED> instruction: 0xf7ff9600
   2ae74:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2ae78:	svcge	0x005cf47f
   2ae7c:	blcc	191abc <ftello64@plt+0x18df40>
   2ae80:			; <UNDEFINED> instruction: 0xf67f2b01
   2ae84:	stccs	15, cr10, [r0, #-348]	; 0xfffffea4
   2ae88:	stmdavs	sl!, {r1, r3, r5, r6, r7, ip, lr, pc}
   2ae8c:	strmi	r9, [r2], #-2060	; 0xfffff7f4
   2ae90:	strb	r6, [r5, sl, lsr #32]!
   2ae94:	strtcs	r4, [r6], #-1584	; 0xfffff9d0
   2ae98:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   2ae9c:	streq	pc, [r0], #-1728	; 0xfffff940
   2aea0:	strbmi	r9, [r1], -r6, lsl #30
   2aea4:	ldrb	r9, [fp, r2, lsl #28]
   2aea8:	bl	ff068e10 <ftello64@plt+0xff065294>
   2aeac:			; <UNDEFINED> instruction: 0xf43f2800
   2aeb0:	addlt	sl, r4, #64, 30	; 0x100
   2aeb4:			; <UNDEFINED> instruction: 0xf7ff4630
   2aeb8:			; <UNDEFINED> instruction: 0xf044febb
   2aebc:	svcls	0x00066400
   2aec0:	cfmadd32ls	mvax2, mvfx4, mvfx2, mvfx1
   2aec4:			; <UNDEFINED> instruction: 0xf7d8e7cc
   2aec8:	svclt	0x0000e9ce
   2aecc:	andeq	r9, r2, r4, lsl pc
   2aed0:	andeq	r0, r0, r8, lsl #8
   2aed4:	andeq	r9, r2, r8, ror #28
   2aed8:	andcs	r4, r6, r8, lsl #18
   2aedc:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   2aee0:			; <UNDEFINED> instruction: 0xf7d84c07
   2aee4:	stmdbmi	r7, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   2aee8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   2aeec:			; <UNDEFINED> instruction: 0xf7d84620
   2aef0:			; <UNDEFINED> instruction: 0x4620ed90
   2aef4:			; <UNDEFINED> instruction: 0x4010e8bd
   2aef8:	stmiblt	r6!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2aefc:	andeq	r1, r1, lr, ror #25
   2af00:	andeq	r6, r1, ip, lsr #4
   2af04:	andeq	r6, r1, r6, lsl r2
   2af08:	tstcs	r0, r1, lsl r8
   2af0c:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
   2af10:	b	17e8e78 <ftello64@plt+0x17e52fc>
   2af14:	cmnlt	r8, r4, lsl #12
   2af18:			; <UNDEFINED> instruction: 0xf7d84620
   2af1c:	stmdbmi	sp, {r1, r3, r6, sl, fp, sp, lr, pc}
   2af20:			; <UNDEFINED> instruction: 0x46044479
   2af24:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   2af28:	b	14e8e90 <ftello64@plt+0x14e5314>
   2af2c:	cmplt	r8, r3, lsl #12
   2af30:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2af34:			; <UNDEFINED> instruction: 0xf7d8200e
   2af38:			; <UNDEFINED> instruction: 0x4604ecde
   2af3c:	mvnle	r2, r0, lsl #16
   2af40:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2af44:	ldrmi	r4, [ip], -r0, lsr #12
   2af48:	ldmdb	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2af4c:	svclt	0x0000e7f0
   2af50:	andeq	r6, r1, r6, lsl #4
   2af54:	strdeq	r6, [r1], -ip
   2af58:	andeq	r6, r1, lr, ror #3
   2af5c:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
   2af60:	strmi	r4, [r4], -r1, lsl #12
   2af64:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   2af68:	b	ce8ed0 <ftello64@plt+0xce5354>
   2af6c:	pop	{r5, r9, sl, lr}
   2af70:			; <UNDEFINED> instruction: 0xf7d84010
   2af74:			; <UNDEFINED> instruction: 0x4770b939
   2af78:	andeq	r6, r1, lr, lsr #3
   2af7c:	addlt	fp, r3, r0, lsr r5
   2af80:			; <UNDEFINED> instruction: 0xf7ff9001
   2af84:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2af88:	strmi	r2, [r4], -r5, lsl #4
   2af8c:			; <UNDEFINED> instruction: 0xf7d82000
   2af90:			; <UNDEFINED> instruction: 0x4605e952
   2af94:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
   2af98:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2af9c:	b	668f04 <ftello64@plt+0x665388>
   2afa0:			; <UNDEFINED> instruction: 0xf7d84620
   2afa4:	strtmi	lr, [r8], -r4, lsr #18
   2afa8:	ldclt	0, cr11, [r0, #-12]!
   2afac:	andeq	r6, r1, sl, ror r1
   2afb0:	ldrbmi	lr, [r0, sp, lsr #18]!
   2afb4:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
   2afb8:	blmi	f1f10c <ftello64@plt+0xf1b590>
   2afbc:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   2afc0:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   2afc4:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
   2afc8:			; <UNDEFINED> instruction: 0xf104b1c4
   2afcc:	strtmi	r0, [r9], -r8
   2afd0:	ldmda	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2afd4:	mvnsle	r2, r0, lsl #16
   2afd8:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
   2afdc:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
   2afe0:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
   2afe4:	ldrhle	r4, [sl, #34]!	; 0x22
   2afe8:			; <UNDEFINED> instruction: 0xf04f689f
   2afec:	strbmi	r0, [r0], -r0, lsl #16
   2aff0:	ldm	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2aff4:	ldrtmi	fp, [r8], -r7, asr #7
   2aff8:			; <UNDEFINED> instruction: 0x87f0e8bd
   2affc:	andcs	r2, r5, r0, lsl #2
   2b000:	mcrr	7, 13, pc, r4, cr8	; <UNPREDICTABLE>
   2b004:			; <UNDEFINED> instruction: 0xf7d8b368
   2b008:	pkhbtmi	lr, r0, r0, lsl #27
   2b00c:	strtmi	fp, [r9], -r8, asr #6
   2b010:			; <UNDEFINED> instruction: 0xf7d82005
   2b014:	stmdacs	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
   2b018:			; <UNDEFINED> instruction: 0xf8dfd042
   2b01c:			; <UNDEFINED> instruction: 0xf8dfa090
   2b020:	ldrbtmi	r9, [sl], #144	; 0x90
   2b024:			; <UNDEFINED> instruction: 0x465144f9
   2b028:			; <UNDEFINED> instruction: 0xf7d84648
   2b02c:	andcs	lr, r5, #61952	; 0xf200
   2b030:	andcs	r4, r0, r1, lsr r6
   2b034:	ldm	lr!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b038:	strmi	r4, [r7], -r1, asr #12
   2b03c:			; <UNDEFINED> instruction: 0xf7d82005
   2b040:	ldrbmi	lr, [r1], -r6, lsr #24
   2b044:			; <UNDEFINED> instruction: 0xf7d84648
   2b048:			; <UNDEFINED> instruction: 0xb1a4ece4
   2b04c:			; <UNDEFINED> instruction: 0xf7d7200c
   2b050:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   2b054:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
   2b058:	strvs	lr, [r1, -r0, asr #19]
   2b05c:	rsbvs	r6, r0, r3
   2b060:	andcs	lr, r0, r5, asr #15
   2b064:	stmia	r2, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b068:	andcs	r4, r5, #51380224	; 0x3100000
   2b06c:			; <UNDEFINED> instruction: 0x47f0e8bd
   2b070:			; <UNDEFINED> instruction: 0xf7d82000
   2b074:			; <UNDEFINED> instruction: 0x4628b8dd
   2b078:	b	fece8fe0 <ftello64@plt+0xfece5464>
   2b07c:			; <UNDEFINED> instruction: 0xf7d7300c
   2b080:	strmi	lr, [r4], -r4, lsl #31
   2b084:	adcsle	r2, r2, r0, lsl #16
   2b088:	strtmi	r3, [r9], -r8
   2b08c:	stmib	r8, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b090:	andcs	r4, r0, #8, 22	; 0x2000
   2b094:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
   2b098:	andsvs	r6, ip, sl, lsl r8
   2b09c:	ldrb	r6, [r5, r2, lsr #32]
   2b0a0:			; <UNDEFINED> instruction: 0xf7d84640
   2b0a4:	ldrb	lr, [pc, r4, lsr #17]
   2b0a8:	ldrdeq	sl, [r2], -r2
   2b0ac:	ldrdeq	r6, [r1], -lr
   2b0b0:	strdeq	r6, [r1], -r0
   2b0b4:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   2b0b8:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   2b0bc:	eorsle	r2, lr, r0, lsr ip
   2b0c0:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   2b0c4:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   2b0c8:	svclt	0x00882c09
   2b0cc:	ldmdale	r3, {r8, r9, sl, sp}
   2b0d0:			; <UNDEFINED> instruction: 0xf1a47844
   2b0d4:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   2b0d8:			; <UNDEFINED> instruction: 0xf04f2700
   2b0dc:	and	r0, r3, sl, lsl #28
   2b0e0:	svcmi	0x0001f816
   2b0e4:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   2b0e8:	ldrtmi	fp, [r0], -sp, ror #5
   2b0ec:	blx	3b651a <ftello64@plt+0x3b299e>
   2b0f0:			; <UNDEFINED> instruction: 0xf1a4c707
   2b0f4:	ldmible	r3!, {r4, r5, sl, fp}^
   2b0f8:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   2b0fc:			; <UNDEFINED> instruction: 0xd127292e
   2b100:	mcrrne	8, 4, r7, r4, cr5
   2b104:	eorle	r2, r6, r0, lsr sp
   2b108:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   2b10c:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   2b110:	andcs	fp, r0, r8, lsl #31
   2b114:	andcs	sp, r0, sl, lsl #16
   2b118:			; <UNDEFINED> instruction: 0xf814260a
   2b11c:	blx	1c2d2a <ftello64@plt+0x1bf1ae>
   2b120:			; <UNDEFINED> instruction: 0xf1a51000
   2b124:	sbclt	r0, sp, #48, 2
   2b128:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   2b12c:	stmdavc	r2!, {r4, sp, lr}
   2b130:	svclt	0x001c2a2e
   2b134:	andsvs	r2, sl, r0, lsl #4
   2b138:			; <UNDEFINED> instruction: 0x4620d013
   2b13c:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   2b140:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   2b144:	cdpcs	2, 0, cr11, cr9, cr14, {7}
   2b148:			; <UNDEFINED> instruction: 0xf04fbf88
   2b14c:	stmiale	r2, {sl, fp}^
   2b150:	strtmi	r2, [r0], -r0, lsl #8
   2b154:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2b158:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   2b15c:	strdcs	sp, [r0, -r8]
   2b160:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2b164:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
   2b168:			; <UNDEFINED> instruction: 0xf1a1d016
   2b16c:	sbcslt	r0, r1, #48, 4
   2b170:	svclt	0x00842909
   2b174:	andcs	r4, r0, r4, lsl #12
   2b178:	strmi	sp, [r4], -fp, lsl #16
   2b17c:	andcs	r2, r0, sl, lsl #10
   2b180:	svcne	0x0001f814
   2b184:	andcs	pc, r0, r5, lsl #22
   2b188:	eorseq	pc, r0, #1073741864	; 0x40000028
   2b18c:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   2b190:			; <UNDEFINED> instruction: 0x6018d9f6
   2b194:	ldcllt	6, cr4, [r0, #128]!	; 0x80
   2b198:	bcc	c49428 <ftello64@plt+0xc458ac>
   2b19c:	ldmible	r7, {r0, r3, r9, fp, sp}^
   2b1a0:	strb	r2, [sl, r0, lsl #4]!
   2b1a4:			; <UNDEFINED> instruction: 0x4604b510
   2b1a8:	strmi	fp, [r8], -r9, ror #2
   2b1ac:	svc	0x000cf7d7
   2b1b0:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
   2b1b4:	pop	{r2, r3, r4, r8, ip, sp, pc}
   2b1b8:			; <UNDEFINED> instruction: 0xf7d84010
   2b1bc:	pop	{r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}
   2b1c0:			; <UNDEFINED> instruction: 0xf7d84010
   2b1c4:			; <UNDEFINED> instruction: 0xf7d7bcaf
   2b1c8:			; <UNDEFINED> instruction: 0xf7d7ef7c
   2b1cc:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
   2b1d0:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
   2b1d4:	blmi	93da68 <ftello64@plt+0x939eec>
   2b1d8:	push	{r1, r3, r4, r5, r6, sl, lr}
   2b1dc:	ldrshtlt	r4, [r2], r0
   2b1e0:			; <UNDEFINED> instruction: 0x460d58d3
   2b1e4:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   2b1e8:			; <UNDEFINED> instruction: 0xf04f9331
   2b1ec:			; <UNDEFINED> instruction: 0xf7d80300
   2b1f0:			; <UNDEFINED> instruction: 0xf855e9f8
   2b1f4:	movwls	r3, #11012	; 0x2b04
   2b1f8:	orrslt	r4, r3, r6, lsl #12
   2b1fc:	stcge	6, cr4, [r3], {24}
   2b200:	stmib	lr!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b204:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2b208:	and	r4, r4, r6, lsl #8
   2b20c:	stmib	r8!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b210:	strmi	r4, [r6], #-1440	; 0xfffffa60
   2b214:			; <UNDEFINED> instruction: 0xf855d01e
   2b218:			; <UNDEFINED> instruction: 0xf8440b04
   2b21c:	stmdacs	r0, {r2, r8, r9, fp}
   2b220:	ldfnep	f5, [r0], #-976	; 0xfffffc30
   2b224:	mrc	7, 5, APSR_nzcv, cr0, cr7, {6}
   2b228:	teqlt	r8, r5, lsl #12
   2b22c:	ldrtmi	sl, [r9], -r2, lsl #24
   2b230:	svc	0x00f2f7d7
   2b234:	blvc	16938c <ftello64@plt+0x165810>
   2b238:	mvnsle	r2, r0, lsl #30
   2b23c:	blmi	2bda70 <ftello64@plt+0x2b9ef4>
   2b240:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b244:	blls	c852b4 <ftello64@plt+0xc81738>
   2b248:	qaddle	r4, sl, r8
   2b24c:	eorslt	r4, r2, r8, lsr #12
   2b250:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b254:	strcs	r2, [r0, #-22]	; 0xffffffea
   2b258:	bl	1ae91c0 <ftello64@plt+0x1ae5644>
   2b25c:			; <UNDEFINED> instruction: 0xf7d8e7ee
   2b260:	svclt	0x0000e802
   2b264:	andeq	r9, r2, r8, asr #19
   2b268:	andeq	r0, r0, r8, lsl #8
   2b26c:	andeq	r9, r2, r0, ror #18
   2b270:	svcmi	0x00f0e92d
   2b274:	bmi	fef7ccc0 <ftello64@plt+0xfef79144>
   2b278:	blmi	fef97514 <ftello64@plt+0xfef93998>
   2b27c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   2b280:	strmi	r4, [lr], -r8, lsl #12
   2b284:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
   2b288:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b28c:			; <UNDEFINED> instruction: 0xf04f9323
   2b290:			; <UNDEFINED> instruction: 0xf7d80300
   2b294:			; <UNDEFINED> instruction: 0xf859e9a6
   2b298:	blmi	fedbdeb0 <ftello64@plt+0xfedba334>
   2b29c:	movwls	r4, #1147	; 0x47b
   2b2a0:	stccs	6, cr4, [r0], {131}	; 0x83
   2b2a4:	tsthi	sp, r0	; <UNPREDICTABLE>
   2b2a8:			; <UNDEFINED> instruction: 0xf10b4620
   2b2ac:			; <UNDEFINED> instruction: 0xf7d80b02
   2b2b0:			; <UNDEFINED> instruction: 0xf10de998
   2b2b4:	vstmdbge	r3!, {s0-s15}
   2b2b8:	and	r4, r7, r3, lsl #9
   2b2bc:	ldmib	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b2c0:			; <UNDEFINED> instruction: 0xf10045aa
   2b2c4:	strmi	r0, [r3], #1
   2b2c8:	addshi	pc, ip, r0
   2b2cc:	bleq	169438 <ftello64@plt+0x1658bc>
   2b2d0:	bleq	169400 <ftello64@plt+0x165884>
   2b2d4:	mvnsle	r2, r0, lsl #16
   2b2d8:			; <UNDEFINED> instruction: 0xf10b7832
   2b2dc:	bcs	1fabee8 <ftello64@plt+0x1fa836c>
   2b2e0:			; <UNDEFINED> instruction: 0xf04fbf1e
   2b2e4:	strcs	r0, [r1, #-2304]	; 0xfffff700
   2b2e8:	suble	r4, fp, fp, asr #13
   2b2ec:			; <UNDEFINED> instruction: 0xf1b84618
   2b2f0:	eorsle	r0, lr, r0, lsl #30
   2b2f4:	mrc	7, 0, APSR_nzcv, cr14, cr7, {6}
   2b2f8:			; <UNDEFINED> instruction: 0xf1b94682
   2b2fc:			; <UNDEFINED> instruction: 0xf0000f00
   2b300:			; <UNDEFINED> instruction: 0x464980d5
   2b304:			; <UNDEFINED> instruction: 0xf7d74650
   2b308:	ldmdbne	r1!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}^
   2b30c:	svc	0x0084f7d7
   2b310:	ldrbmi	r4, [r8], -r5, lsl #12
   2b314:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2b318:	svc	0x0068f7d7
   2b31c:	bleq	67460 <ftello64@plt+0x638e4>
   2b320:	orrslt	r2, ip, pc, lsr #12
   2b324:	svceq	0x0000f1bb
   2b328:			; <UNDEFINED> instruction: 0xf89ad103
   2b32c:	bcs	bf3334 <ftello64@plt+0xbef7b8>
   2b330:			; <UNDEFINED> instruction: 0x4628d05e
   2b334:			; <UNDEFINED> instruction: 0xf8004621
   2b338:			; <UNDEFINED> instruction: 0xf7d76b01
   2b33c:	strmi	lr, [r5], -lr, ror #30
   2b340:	blmi	1694ac <ftello64@plt+0x165930>
   2b344:	bleq	a7778 <ftello64@plt+0xa3bfc>
   2b348:	mvnle	r2, r0, lsl #24
   2b34c:	strle	r0, [r3, #-1979]	; 0xfffff845
   2b350:	mulcc	r0, sl, r8
   2b354:	cmple	lr, pc, lsr #22
   2b358:	blmi	fe17dd7c <ftello64@plt+0xfe17a200>
   2b35c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b360:	blls	9053d0 <ftello64@plt+0x901854>
   2b364:			; <UNDEFINED> instruction: 0xf040405a
   2b368:	ldrbmi	r8, [r0], -ip, ror #1
   2b36c:	pop	{r0, r2, r5, ip, sp, pc}
   2b370:			; <UNDEFINED> instruction: 0xf7d78ff0
   2b374:	strmi	lr, [r2], sl, lsl #28
   2b378:			; <UNDEFINED> instruction: 0xd1be2800
   2b37c:			; <UNDEFINED> instruction: 0xf7d74658
   2b380:			; <UNDEFINED> instruction: 0xe7e9ef36
   2b384:	bcs	49554 <ftello64@plt+0x459d8>
   2b388:	bcs	c1aff0 <ftello64@plt+0xc17474>
   2b38c:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
   2b390:			; <UNDEFINED> instruction: 0xf1b89301
   2b394:			; <UNDEFINED> instruction: 0xf0000f00
   2b398:			; <UNDEFINED> instruction: 0xf7d8808f
   2b39c:	blls	a5bcc <ftello64@plt+0xa2050>
   2b3a0:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
   2b3a4:	movwls	r4, #5712	; 0x1650
   2b3a8:	stmdb	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b3ac:	tstlt	r8, r1, lsl #22
   2b3b0:	andvc	r2, r2, r0, lsl #4
   2b3b4:	movwls	r4, #5712	; 0x1650
   2b3b8:	ldmdb	r2, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b3bc:			; <UNDEFINED> instruction: 0x46054651
   2b3c0:			; <UNDEFINED> instruction: 0xf7ff4640
   2b3c4:	strcc	pc, [r1, #-3823]	; 0xfffff111
   2b3c8:	ldrbmi	r4, [r0], -r3, lsl #13
   2b3cc:	svc	0x000ef7d7
   2b3d0:			; <UNDEFINED> instruction: 0xf1bb9b01
   2b3d4:			; <UNDEFINED> instruction: 0xf0000f00
   2b3d8:	ldrbmi	r8, [r8], -r7, lsl #1
   2b3dc:			; <UNDEFINED> instruction: 0xf7d846d9
   2b3e0:	blls	a57e8 <ftello64@plt+0xa1c6c>
   2b3e4:	ldrmi	r4, [r8], -r3, lsl #8
   2b3e8:	svceq	0x0000f1b8
   2b3ec:	str	sp, [r1, r1, asr #1]
   2b3f0:	mulcs	r1, sl, r8
   2b3f4:	orrsle	r2, ip, r0, lsl #20
   2b3f8:	strtmi	r4, [r1], -r8, lsr #12
   2b3fc:	svc	0x000cf7d7
   2b400:	ldr	r4, [sp, r5, lsl #12]
   2b404:	svceq	0x0000f1b8
   2b408:	addshi	pc, r3, r0, asr #32
   2b40c:			; <UNDEFINED> instruction: 0x46c22016
   2b410:	b	fe3e9378 <ftello64@plt+0xfe3e57fc>
   2b414:			; <UNDEFINED> instruction: 0xf005e7a0
   2b418:			; <UNDEFINED> instruction: 0x4604f871
   2b41c:	rsbsle	r2, r6, r0, lsl #16
   2b420:	ldm	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b424:	ldrbmi	r4, [r0], -r5, lsl #12
   2b428:	ldm	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b42c:	andcc	r4, r2, r8, lsr #8
   2b430:	svceq	0x0000f1b8
   2b434:			; <UNDEFINED> instruction: 0xf7d7d048
   2b438:			; <UNDEFINED> instruction: 0x4605ed7e
   2b43c:	blcs	c094d0 <ftello64@plt+0xc05954>
   2b440:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
   2b444:	subsle	r2, r2, r0, lsl #20
   2b448:	strtmi	r4, [r8], -r1, lsr #12
   2b44c:	mcr	7, 7, pc, cr4, cr7, {6}	; <UNPREDICTABLE>
   2b450:	ldrbmi	r2, [r1], -pc, lsr #6
   2b454:	blcc	a945c <ftello64@plt+0xa58e0>
   2b458:	svc	0x00a2f7d7
   2b45c:			; <UNDEFINED> instruction: 0xf7d74620
   2b460:	ldrbmi	lr, [r0], -r6, asr #29
   2b464:	mcr	7, 6, pc, cr2, cr7, {6}	; <UNPREDICTABLE>
   2b468:			; <UNDEFINED> instruction: 0xf7d84628
   2b46c:	stmdacs	r2, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
   2b470:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
   2b474:	stclpl	8, cr1, [fp], #936	; 0x3a8
   2b478:	eorsle	r2, pc, pc, lsr #22
   2b47c:	strb	r4, [fp, -sl, lsr #13]!
   2b480:			; <UNDEFINED> instruction: 0xf04f483e
   2b484:	movwls	r0, #6912	; 0x1b00
   2b488:			; <UNDEFINED> instruction: 0xf7d74478
   2b48c:	blls	a7404 <ftello64@plt+0xa3888>
   2b490:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2b494:			; <UNDEFINED> instruction: 0xf899d043
   2b498:	teqlt	r2, #0
   2b49c:	movwls	r4, #5704	; 0x1648
   2b4a0:	ldm	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b4a4:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
   2b4a8:	ldr	r4, [pc, -r3, lsl #8]
   2b4ac:			; <UNDEFINED> instruction: 0x46504631
   2b4b0:	mrc	7, 5, APSR_nzcv, cr2, cr7, {6}
   2b4b4:	str	r4, [ip, -r5, lsl #12]!
   2b4b8:	bl	de9420 <ftello64@plt+0xde58a4>
   2b4bc:	strmi	r9, [r2], r1, lsl #22
   2b4c0:			; <UNDEFINED> instruction: 0xf47f2800
   2b4c4:	strb	sl, [r7, -lr, ror #30]
   2b4c8:	ldcl	7, cr15, [lr, #-860]	; 0xfffffca4
   2b4cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2b4d0:			; <UNDEFINED> instruction: 0x4620d1b4
   2b4d4:	mcr	7, 4, pc, cr10, cr7, {6}	; <UNPREDICTABLE>
   2b4d8:			; <UNDEFINED> instruction: 0xf7d74650
   2b4dc:	strbmi	lr, [r2], r8, lsl #29
   2b4e0:			; <UNDEFINED> instruction: 0xf100e73a
   2b4e4:	ldrbt	r0, [r7], r1, lsl #22
   2b4e8:	strcs	r4, [r1, #-1753]	; 0xfffff927
   2b4ec:			; <UNDEFINED> instruction: 0x4628e6fe
   2b4f0:			; <UNDEFINED> instruction: 0xf8004651
   2b4f4:			; <UNDEFINED> instruction: 0xf7d73b01
   2b4f8:	sbfx	lr, r4, #30, #16
   2b4fc:	strtmi	r4, [sl], r8, lsr #8
   2b500:	stccc	8, cr15, [r1], {16}
   2b504:	svclt	0x00042b2e
   2b508:	andsvc	r2, r3, r0, lsl #6
   2b50c:			; <UNDEFINED> instruction: 0xf1b8e724
   2b510:	tstle	r8, r0, lsl #30
   2b514:			; <UNDEFINED> instruction: 0x46c24650
   2b518:	mcr	7, 3, pc, cr8, cr7, {6}	; <UNPREDICTABLE>
   2b51c:			; <UNDEFINED> instruction: 0x4601e71c
   2b520:			; <UNDEFINED> instruction: 0xf7ff4640
   2b524:	blls	aae28 <ftello64@plt+0xa72ac>
   2b528:	strmi	r4, [r1], r3, lsl #13
   2b52c:	sbcsle	r2, ip, r0, lsl #16
   2b530:	bmi	5253fc <ftello64@plt+0x521880>
   2b534:	bicsvc	pc, r8, pc, asr #8
   2b538:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
   2b53c:			; <UNDEFINED> instruction: 0xf0044478
   2b540:	pld	[r7, r7	; <illegal shifter operand>]
   2b544:	bls	66f8c <ftello64@plt+0x63410>
   2b548:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
   2b54c:			; <UNDEFINED> instruction: 0xf7d8681c
   2b550:	stmdavs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   2b554:	svc	0x00aef7d7
   2b558:	tstcs	r1, ip, lsl #20
   2b55c:			; <UNDEFINED> instruction: 0x4603447a
   2b560:			; <UNDEFINED> instruction: 0xf7d84620
   2b564:	andcs	lr, r2, lr, lsl r9
   2b568:	stmda	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b56c:	andeq	r9, r2, r2, lsr #18
   2b570:	andeq	r0, r0, r8, lsl #8
   2b574:	andeq	r9, r2, r4, lsl #18
   2b578:	andeq	r9, r2, r4, asr #16
   2b57c:			; <UNDEFINED> instruction: 0x00015cb8
   2b580:	muleq	r1, r2, ip
   2b584:	andeq	r5, r1, r8, ror #23
   2b588:	andeq	r0, r0, r8, lsl r4
   2b58c:	andeq	r5, r1, ip, ror #23
   2b590:	svcmi	0x00f0e92d
   2b594:	stmdavc	r3, {r1, r2, r9, sl, lr}
   2b598:	strmi	fp, [sl], r3, lsl #1
   2b59c:	blcs	3ce00 <ftello64@plt+0x39284>
   2b5a0:	addshi	pc, fp, r0
   2b5a4:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
   2b5a8:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
   2b5ac:	and	r4, r5, r9, lsl r6
   2b5b0:	bl	2389bc <ftello64@plt+0x234e40>
   2b5b4:			; <UNDEFINED> instruction: 0xf8140004
   2b5b8:	biclt	r1, r9, r1, lsl #30
   2b5bc:	svclt	0x00182925
   2b5c0:	svclt	0x000c293a
   2b5c4:	movwcs	r2, #769	; 0x301
   2b5c8:	svclt	0x0008290a
   2b5cc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2b5d0:	mvnle	r2, r0, lsl #22
   2b5d4:			; <UNDEFINED> instruction: 0xf1ba4650
   2b5d8:	rscle	r0, sl, r0, lsl #30
   2b5dc:	ldmda	r2, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b5e0:	mvnle	r2, r0, lsl #16
   2b5e4:	andeq	lr, r4, r8, lsl #22
   2b5e8:	svcne	0x0001f814
   2b5ec:	mvnle	r2, r0, lsl #18
   2b5f0:	subeq	lr, r5, r0, lsl #22
   2b5f4:	svccs	0x00003001
   2b5f8:			; <UNDEFINED> instruction: 0xf7d7d065
   2b5fc:	ldmdavc	r1!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
   2b600:	stmdbcs	r0, {r0, r2, r9, sl, lr}
   2b604:	strcs	sp, [r0], #-103	; 0xffffff99
   2b608:	bleq	9a774c <ftello64@plt+0x9a3bd0>
   2b60c:	eorscs	r2, r3, #-2080374783	; 0x84000001
   2b610:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
   2b614:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
   2b618:			; <UNDEFINED> instruction: 0xf1bad047
   2b61c:	suble	r0, lr, r0, lsl #30
   2b620:	tstls	r1, r0, asr r6
   2b624:	svc	0x00eef7d7
   2b628:	cmncs	r1, #16384	; 0x4000
   2b62c:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
   2b630:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
   2b634:	svclt	0x0094299f
   2b638:	subscc	r3, r7, r0, lsr r0
   2b63c:	andlt	pc, r0, r9, lsl #17
   2b640:	tsteq	pc, r1	; <UNPREDICTABLE>
   2b644:	stcne	0, cr7, [r0], #224	; 0xe0
   2b648:	stmdbcs	r9, {r0, r1, sl, ip, sp}
   2b64c:	streq	lr, [r4, -r5, lsl #22]
   2b650:	teqcc	r0, r4	; <illegal shifter operand>
   2b654:	strtpl	r3, [r9], #-343	; 0xfffffea9
   2b658:	svcne	0x0001f816
   2b65c:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
   2b660:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   2b664:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
   2b668:	streq	lr, [r8, -r5, lsl #22]
   2b66c:	stfned	f5, [r1], #836	; 0x344
   2b670:	andlt	pc, r4, r5, lsl #16
   2b674:	andcs	pc, r8, r5, lsl #16
   2b678:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
   2b67c:			; <UNDEFINED> instruction: 0xf816192f
   2b680:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   2b684:	movwcs	sp, #491	; 0x1eb
   2b688:			; <UNDEFINED> instruction: 0x4628703b
   2b68c:	pop	{r0, r1, ip, sp, pc}
   2b690:	stcne	15, cr8, [r0], #960	; 0x3c0
   2b694:			; <UNDEFINED> instruction: 0xf8893403
   2b698:			; <UNDEFINED> instruction: 0xf04f1000
   2b69c:	eorsvc	r0, r9, r2, lsr r1
   2b6a0:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
   2b6a4:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
   2b6a8:	stcne	7, cr14, [r1], #856	; 0x358
   2b6ac:			; <UNDEFINED> instruction: 0xf8893403
   2b6b0:			; <UNDEFINED> instruction: 0xf04fb000
   2b6b4:	eorsvc	r0, r8, r0, lsr r0
   2b6b8:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
   2b6bc:	strbmi	lr, [r4], -ip, asr #15
   2b6c0:	andne	pc, r0, r9, lsl #17
   2b6c4:			; <UNDEFINED> instruction: 0xf7d7e7c8
   2b6c8:	strmi	lr, [r5], -r0, ror #24
   2b6cc:	sbcsle	r2, ip, r0, lsl #16
   2b6d0:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
   2b6d4:			; <UNDEFINED> instruction: 0x462fd197
   2b6d8:	ldrdcs	lr, [r1], -r5
   2b6dc:	svclt	0x0000e78b
   2b6e0:	cmnlt	fp, r3, lsl #16
   2b6e4:			; <UNDEFINED> instruction: 0xf0032200
   2b6e8:	blcs	fe02c5f0 <ftello64@plt+0xfe028a74>
   2b6ec:	andcc	fp, r1, #24, 30	; 0x60
   2b6f0:	andle	r1, r1, fp, asr #24
   2b6f4:	andle	r3, r3, r1, lsl #18
   2b6f8:	svccc	0x0001f810
   2b6fc:	mvnsle	r2, r0, lsl #22
   2b700:			; <UNDEFINED> instruction: 0x47704610
   2b704:			; <UNDEFINED> instruction: 0xe7fb461a
   2b708:	strmi	fp, [r2], #-794	; 0xfffffce6
   2b70c:	ldrbtlt	r1, [r0], #3651	; 0xe43
   2b710:	mcrne	14, 2, r1, cr13, cr6, {2}
   2b714:	svcmi	0x0001f813
   2b718:	svcne	0x0001f815
   2b71c:	stfeqp	f7, [r1], #-656	; 0xfffffd70
   2b720:			; <UNDEFINED> instruction: 0xf1a1428c
   2b724:	strtmi	r0, [r2], -r1, ror #14
   2b728:	andle	r4, sl, r8, lsl #12
   2b72c:	svceq	0x0019f1bc
   2b730:			; <UNDEFINED> instruction: 0xf024bf98
   2b734:	svccs	0x00190220
   2b738:			; <UNDEFINED> instruction: 0xf021bf98
   2b73c:	addsmi	r0, r0, #32
   2b740:	adcsmi	sp, r3, #4, 2
   2b744:	andcs	sp, r0, r6, ror #3
   2b748:			; <UNDEFINED> instruction: 0x4770bcf0
   2b74c:	vldmialt	r0!, {s3-s18}
   2b750:			; <UNDEFINED> instruction: 0x46104770
   2b754:	svclt	0x00004770
   2b758:	addlt	fp, r3, r0, lsr r5
   2b75c:	strmi	r4, [r8], -r4, lsl #12
   2b760:			; <UNDEFINED> instruction: 0xf7d79101
   2b764:	stmdbls	r1, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   2b768:	strmi	r4, [r2], -r5, lsl #12
   2b76c:			; <UNDEFINED> instruction: 0xf7d84620
   2b770:	ldmiblt	r0!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}^
   2b774:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
   2b778:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
   2b77c:	svceq	0x00dff012
   2b780:			; <UNDEFINED> instruction: 0xf383fab3
   2b784:	tstcs	r1, r8, lsl #30
   2b788:	cmpne	r3, #323584	; 0x4f000
   2b78c:	sadd16mi	fp, r9, r8
   2b790:	bcs	857d1c <ftello64@plt+0x8541a0>
   2b794:			; <UNDEFINED> instruction: 0xf043bf08
   2b798:			; <UNDEFINED> instruction: 0xb12b0301
   2b79c:	svccc	0x0001f810
   2b7a0:	svclt	0x00182b09
   2b7a4:	rscsle	r2, r9, r0, lsr #22
   2b7a8:	ldclt	0, cr11, [r0, #-12]!
   2b7ac:	andlt	r4, r3, r8, lsl #12
   2b7b0:	andcs	fp, r0, r0, lsr sp
   2b7b4:	ldclt	0, cr11, [r0, #-12]!
   2b7b8:	svcmi	0x00f8e92d
   2b7bc:			; <UNDEFINED> instruction: 0xb1a1460e
   2b7c0:	pkhbtmi	r4, r0, r1, lsl #13
   2b7c4:	mcr	7, 5, pc, cr12, cr7, {6}	; <UNPREDICTABLE>
   2b7c8:			; <UNDEFINED> instruction: 0xf81e46ce
   2b7cc:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
   2b7d0:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2b7d4:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
   2b7d8:	blcc	a9834 <ftello64@plt+0xa5cb8>
   2b7dc:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2b7e0:	mulle	r5, fp, r5
   2b7e4:	strtmi	fp, [r8], lr, lsl #2
   2b7e8:			; <UNDEFINED> instruction: 0x4630e7f4
   2b7ec:	svchi	0x00f8e8bd
   2b7f0:	mulne	r1, r9, r8
   2b7f4:			; <UNDEFINED> instruction: 0xb1a64673
   2b7f8:	beq	1e6438 <ftello64@plt+0x1e28bc>
   2b7fc:	and	r4, r3, r7, asr #12
   2b800:	svcne	0x0001f813
   2b804:	andle	r4, r7, r3, asr r5
   2b808:	svcgt	0x0001f817
   2b80c:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   2b810:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   2b814:	rscsle	r4, r3, r2, lsl #5
   2b818:	mvnle	r2, r0, lsl #18
   2b81c:	pop	{r6, r9, sl, lr}
   2b820:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b824:	strbmi	fp, [r0], -ip, lsl #30
   2b828:	ldmfd	sp!, {sp}
   2b82c:	svclt	0x00008ff8
   2b830:	suble	r2, r8, r0, lsl #18
   2b834:	svcmi	0x00f0e92d
   2b838:			; <UNDEFINED> instruction: 0xf81b4693
   2b83c:	addlt	sl, r3, r1, lsl #22
   2b840:			; <UNDEFINED> instruction: 0xf1aa1843
   2b844:	movwls	r0, #5217	; 0x1461
   2b848:	nopeq	{42}	; 0x2a
   2b84c:	svclt	0x00982c19
   2b850:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
   2b854:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
   2b858:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
   2b85c:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
   2b860:			; <UNDEFINED> instruction: 0xf024bf98
   2b864:	strmi	r0, [r2, #1056]!	; 0x420
   2b868:	tstlt	r9, #2
   2b86c:	ldrb	r4, [r0, r0, asr #12]!
   2b870:	ldrbmi	r9, [lr], -r1, lsl #24
   2b874:	addsmi	r7, ip, #5570560	; 0x550000
   2b878:	bl	31f900 <ftello64@plt+0x31bd84>
   2b87c:	and	r0, r3, r1, lsl #18
   2b880:	svcpl	0x0001f816
   2b884:	andsle	r4, r2, lr, asr #10
   2b888:			; <UNDEFINED> instruction: 0xf1a5781c
   2b88c:	strtmi	r0, [pc], -r1, ror #24
   2b890:			; <UNDEFINED> instruction: 0xf1a43301
   2b894:			; <UNDEFINED> instruction: 0xf1be0e61
   2b898:	svclt	0x00980f19
   2b89c:	strteq	pc, [r0], #-36	; 0xffffffdc
   2b8a0:	svceq	0x0019f1bc
   2b8a4:			; <UNDEFINED> instruction: 0xf025bf98
   2b8a8:	adcmi	r0, r7, #32, 14	; 0x800000
   2b8ac:	tstlt	r5, r8, ror #1
   2b8b0:	strb	r4, [lr, r0, asr #12]
   2b8b4:	andlt	r2, r3, r0
   2b8b8:	svchi	0x00f0e8bd
   2b8bc:	rscsle	r2, sl, r0, lsl #26
   2b8c0:	bicsle	r2, r3, r0, lsl #18
   2b8c4:	strdcs	lr, [r0], -r6
   2b8c8:	svclt	0x00004770
   2b8cc:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
   2b8d0:	orrslt	fp, r0, r2, lsl #1
   2b8d4:	andsle	r3, r8, r1, lsl #20
   2b8d8:	stmne	r4, {r0, r8, fp, ip, sp}
   2b8dc:	and	r4, r3, r3, lsl #12
   2b8e0:	blcs	a98f4 <ftello64@plt+0xa5d78>
   2b8e4:	andle	r4, r3, r3, lsr #5
   2b8e8:	svccs	0x0001f811
   2b8ec:	mvnsle	r2, r0, lsl #20
   2b8f0:	andsvc	r2, sl, r0, lsl #4
   2b8f4:	ldclt	0, cr11, [r0, #-8]
   2b8f8:			; <UNDEFINED> instruction: 0x46104770
   2b8fc:	andls	r9, r0, #1073741824	; 0x40000000
   2b900:	bl	669864 <ftello64@plt+0x665ce8>
   2b904:	ldrdcs	lr, [r0, -sp]
   2b908:	strmi	lr, [r3], -r4, ror #15
   2b90c:	svclt	0x0000e7f0
   2b910:			; <UNDEFINED> instruction: 0x4605b570
   2b914:			; <UNDEFINED> instruction: 0xb3247804
   2b918:	mrc	7, 0, APSR_nzcv, cr10, cr7, {6}
   2b91c:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
   2b920:			; <UNDEFINED> instruction: 0xf812e002
   2b924:	mvnslt	r4, r1, lsl #30
   2b928:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
   2b92c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
   2b930:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2b934:	eorvc	r4, r9, ip, lsr #12
   2b938:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
   2b93c:			; <UNDEFINED> instruction: 0xf8316801
   2b940:			; <UNDEFINED> instruction: 0xf4111016
   2b944:	svclt	0x00085100
   2b948:	andle	r4, r2, fp, lsl #12
   2b94c:	svclt	0x00082b00
   2b950:			; <UNDEFINED> instruction: 0xf8124623
   2b954:			; <UNDEFINED> instruction: 0xf8041f01
   2b958:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   2b95c:	smlattlt	r3, sp, r1, sp
   2b960:			; <UNDEFINED> instruction: 0x46287019
   2b964:			; <UNDEFINED> instruction: 0x4628bd70
   2b968:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
   2b96c:			; <UNDEFINED> instruction: 0x4606b570
   2b970:			; <UNDEFINED> instruction: 0xb1a47804
   2b974:	stcl	7, cr15, [ip, #860]!	; 0x35c
   2b978:	tstcs	r0, r2, lsr r6
   2b97c:			; <UNDEFINED> instruction: 0xf8356805
   2b980:			; <UNDEFINED> instruction: 0xf4133014
   2b984:	svclt	0x00085300
   2b988:	andle	r4, r2, r9, lsl r6
   2b98c:	svclt	0x00082900
   2b990:			; <UNDEFINED> instruction: 0xf8124611
   2b994:	stccs	15, cr4, [r0], {1}
   2b998:	strdlt	sp, [r1, -r1]
   2b99c:	ldrtmi	r7, [r0], -ip
   2b9a0:	svclt	0x0000bd70
   2b9a4:	ldrbmi	lr, [r0, sp, lsr #18]!
   2b9a8:	mvnlt	r4, r8, lsl #13
   2b9ac:	strmi	r1, [r1], r7, asr #16
   2b9b0:			; <UNDEFINED> instruction: 0x46044616
   2b9b4:	and	r2, r4, r0, lsl #10
   2b9b8:	svclt	0x00082d00
   2b9bc:	adcsmi	r4, ip, #89128960	; 0x5500000
   2b9c0:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   2b9c4:			; <UNDEFINED> instruction: 0x46a24630
   2b9c8:			; <UNDEFINED> instruction: 0xf7d73401
   2b9cc:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   2b9d0:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
   2b9d4:	mvnsle	r4, r5, lsl #12
   2b9d8:	movwcs	fp, #301	; 0x12d
   2b9dc:	andeq	lr, r9, r5, lsr #23
   2b9e0:	pop	{r0, r1, r3, r5, ip, sp, lr}
   2b9e4:			; <UNDEFINED> instruction: 0x464087f0
   2b9e8:			; <UNDEFINED> instruction: 0x87f0e8bd
   2b9ec:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   2b9f0:	svclt	0x00d8f7ff
   2b9f4:	ldrdeq	r1, [r1], -sl
   2b9f8:	ldrbmi	lr, [r0, sp, lsr #18]!
   2b9fc:	mvnslt	r4, r8, lsl #13
   2ba00:	strmi	r1, [r1], r7, asr #16
   2ba04:			; <UNDEFINED> instruction: 0x46044616
   2ba08:	beq	67b4c <ftello64@plt+0x63fd0>
   2ba0c:			; <UNDEFINED> instruction: 0xf1bae005
   2ba10:	svclt	0x00080f00
   2ba14:	adcsmi	r4, ip, #178257920	; 0xaa00000
   2ba18:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   2ba1c:			; <UNDEFINED> instruction: 0x46254630
   2ba20:			; <UNDEFINED> instruction: 0xf7d73401
   2ba24:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2ba28:	adcsmi	sp, ip, #1073741884	; 0x4000003c
   2ba2c:	mvnsle	r4, r2, lsl #13
   2ba30:	andeq	lr, r9, sl, lsr #23
   2ba34:	svceq	0x0000f1ba
   2ba38:	pop	{r0, ip, lr, pc}
   2ba3c:			; <UNDEFINED> instruction: 0x464087f0
   2ba40:			; <UNDEFINED> instruction: 0x87f0e8bd
   2ba44:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   2ba48:	svclt	0x00d6f7ff
   2ba4c:	andeq	r1, r1, r2, lsl #3
   2ba50:			; <UNDEFINED> instruction: 0x212fb510
   2ba54:			; <UNDEFINED> instruction: 0xf7d74604
   2ba58:			; <UNDEFINED> instruction: 0xb120ef40
   2ba5c:			; <UNDEFINED> instruction: 0x4010e8bd
   2ba60:			; <UNDEFINED> instruction: 0xf7d73001
   2ba64:	strtmi	fp, [r0], -r3, lsr #29
   2ba68:			; <UNDEFINED> instruction: 0x4010e8bd
   2ba6c:	mrclt	7, 4, APSR_nzcv, cr14, cr7, {6}
   2ba70:			; <UNDEFINED> instruction: 0x212fb538
   2ba74:			; <UNDEFINED> instruction: 0xf7d74605
   2ba78:	cmnlt	r0, r0, lsr pc
   2ba7c:			; <UNDEFINED> instruction: 0x1c601b44
   2ba80:	b	16699e4 <ftello64@plt+0x1665e68>
   2ba84:	strtmi	r4, [r2], -r9, lsr #12
   2ba88:			; <UNDEFINED> instruction: 0xf7d74605
   2ba8c:	movwcs	lr, #3638	; 0xe36
   2ba90:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
   2ba94:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   2ba98:	ldrhtmi	lr, [r8], -sp
   2ba9c:			; <UNDEFINED> instruction: 0xf7d74478
   2baa0:	svclt	0x0000be85
   2baa4:	andeq	r5, r1, r8, lsl sp
   2baa8:	andcs	fp, r1, pc, lsl #8
   2baac:	addlt	fp, r3, r0, lsl #10
   2bab0:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   2bab4:	blmi	4162cc <ftello64@plt+0x412750>
   2bab8:			; <UNDEFINED> instruction: 0xf85244fc
   2babc:			; <UNDEFINED> instruction: 0xf85c1b04
   2bac0:	ldmdavs	fp, {r0, r1, ip, sp}
   2bac4:			; <UNDEFINED> instruction: 0xf04f9301
   2bac8:	andls	r0, r0, #0, 6
   2bacc:	blx	ff469ad2 <ftello64@plt+0xff465f56>
   2bad0:	blmi	23e2fc <ftello64@plt+0x23a780>
   2bad4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bad8:	blls	85b48 <ftello64@plt+0x81fcc>
   2badc:	qaddle	r4, sl, r4
   2bae0:			; <UNDEFINED> instruction: 0xf85db003
   2bae4:	andlt	lr, r4, r4, lsl #22
   2bae8:			; <UNDEFINED> instruction: 0xf7d74770
   2baec:	svclt	0x0000ebbc
   2baf0:	andeq	r9, r2, r8, ror #1
   2baf4:	andeq	r0, r0, r8, lsl #8
   2baf8:	andeq	r9, r2, ip, asr #1
   2bafc:	andcs	fp, r0, pc, lsl #8
   2bb00:	addlt	fp, r3, r0, lsl #10
   2bb04:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   2bb08:	blmi	416320 <ftello64@plt+0x4127a4>
   2bb0c:			; <UNDEFINED> instruction: 0xf85244fc
   2bb10:			; <UNDEFINED> instruction: 0xf85c1b04
   2bb14:	ldmdavs	fp, {r0, r1, ip, sp}
   2bb18:			; <UNDEFINED> instruction: 0xf04f9301
   2bb1c:	andls	r0, r0, #0, 6
   2bb20:	blx	fe9e9b26 <ftello64@plt+0xfe9e5faa>
   2bb24:	blmi	23e350 <ftello64@plt+0x23a7d4>
   2bb28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bb2c:	blls	85b9c <ftello64@plt+0x82020>
   2bb30:	qaddle	r4, sl, r4
   2bb34:			; <UNDEFINED> instruction: 0xf85db003
   2bb38:	andlt	lr, r4, r4, lsl #22
   2bb3c:			; <UNDEFINED> instruction: 0xf7d74770
   2bb40:	svclt	0x0000eb92
   2bb44:	muleq	r2, r4, r0
   2bb48:	andeq	r0, r0, r8, lsl #8
   2bb4c:	andeq	r9, r2, r8, ror r0
   2bb50:	andcs	fp, r3, pc, lsl #8
   2bb54:	addlt	fp, r3, r0, lsl #10
   2bb58:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   2bb5c:	blmi	416374 <ftello64@plt+0x4127f8>
   2bb60:			; <UNDEFINED> instruction: 0xf85244fc
   2bb64:			; <UNDEFINED> instruction: 0xf85c1b04
   2bb68:	ldmdavs	fp, {r0, r1, ip, sp}
   2bb6c:			; <UNDEFINED> instruction: 0xf04f9301
   2bb70:	andls	r0, r0, #0, 6
   2bb74:	blx	1f69b7a <ftello64@plt+0x1f65ffe>
   2bb78:	blmi	23e3a4 <ftello64@plt+0x23a828>
   2bb7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bb80:	blls	85bf0 <ftello64@plt+0x82074>
   2bb84:	qaddle	r4, sl, r4
   2bb88:			; <UNDEFINED> instruction: 0xf85db003
   2bb8c:	andlt	lr, r4, r4, lsl #22
   2bb90:			; <UNDEFINED> instruction: 0xf7d74770
   2bb94:	svclt	0x0000eb68
   2bb98:	andeq	r9, r2, r0, asr #32
   2bb9c:	andeq	r0, r0, r8, lsl #8
   2bba0:	andeq	r9, r2, r4, lsr #32
   2bba4:	andcs	fp, r2, pc, lsl #8
   2bba8:	addlt	fp, r3, r0, lsl #10
   2bbac:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   2bbb0:	blmi	4163c8 <ftello64@plt+0x41284c>
   2bbb4:			; <UNDEFINED> instruction: 0xf85244fc
   2bbb8:			; <UNDEFINED> instruction: 0xf85c1b04
   2bbbc:	ldmdavs	fp, {r0, r1, ip, sp}
   2bbc0:			; <UNDEFINED> instruction: 0xf04f9301
   2bbc4:	andls	r0, r0, #0, 6
   2bbc8:	blx	14e9bce <ftello64@plt+0x14e6052>
   2bbcc:	blmi	23e3f8 <ftello64@plt+0x23a87c>
   2bbd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bbd4:	blls	85c44 <ftello64@plt+0x820c8>
   2bbd8:	qaddle	r4, sl, r4
   2bbdc:			; <UNDEFINED> instruction: 0xf85db003
   2bbe0:	andlt	lr, r4, r4, lsl #22
   2bbe4:			; <UNDEFINED> instruction: 0xf7d74770
   2bbe8:	svclt	0x0000eb3e
   2bbec:	andeq	r8, r2, ip, ror #31
   2bbf0:	andeq	r0, r0, r8, lsl #8
   2bbf4:	ldrdeq	r8, [r2], -r0
   2bbf8:	blt	269b5c <ftello64@plt+0x265fe0>
   2bbfc:			; <UNDEFINED> instruction: 0x4607b4f0
   2bc00:	cdpcs	8, 0, cr7, cr9, cr6, {0}
   2bc04:	mcrcs	15, 1, fp, cr0, cr8, {0}
   2bc08:			; <UNDEFINED> instruction: 0xf817d105
   2bc0c:	cdpcs	15, 0, cr6, cr9, cr1, {0}
   2bc10:	mcrcs	15, 1, fp, cr0, cr8, {0}
   2bc14:			; <UNDEFINED> instruction: 0xf1a6d0f9
   2bc18:	andcs	r0, r0, r0, lsr ip
   2bc1c:	blx	17f4024 <ftello64@plt+0x17f04a8>
   2bc20:	blcs	2a8a58 <ftello64@plt+0x2a4edc>
   2bc24:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
   2bc28:	svcvs	0x0001f817
   2bc2c:	andeq	lr, r1, #66560	; 0x10400
   2bc30:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   2bc34:	bl	1071ca8 <ftello64@plt+0x106e12c>
   2bc38:	ldmne	ip, {r1, r9}^
   2bc3c:	streq	lr, [r2, #-2882]	; 0xfffff4be
   2bc40:	andeq	lr, ip, r4, lsl fp
   2bc44:	mvnvc	lr, r5, asr #22
   2bc48:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
   2bc4c:			; <UNDEFINED> instruction: 0xf38cfa5f
   2bc50:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
   2bc54:			; <UNDEFINED> instruction: 0x4770bcf0
   2bc58:			; <UNDEFINED> instruction: 0xf1a27802
   2bc5c:	sbcslt	r0, r9, #48, 6	; 0xc0000000
   2bc60:	stmdble	sp, {r0, r3, r8, fp, sp}
   2bc64:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
   2bc68:	svclt	0x009c2b05
   2bc6c:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   2bc70:	stmdble	r6, {r0, r1, r3, r4, r8}
   2bc74:	msreq	SPSR_c, #-2147483608	; 0x80000028
   2bc78:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
   2bc7c:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   2bc80:	stmdavc	r2, {r0, r1, r3, r4, r8}^
   2bc84:	eorseq	pc, r0, r2, lsr #3
   2bc88:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
   2bc8c:			; <UNDEFINED> instruction: 0xf1a2d905
   2bc90:	stmdbcs	r5, {r0, r6, r8}
   2bc94:			; <UNDEFINED> instruction: 0xf1a2d803
   2bc98:	ldrmi	r0, [r8], #-55	; 0xffffffc9
   2bc9c:			; <UNDEFINED> instruction: 0xf1a24770
   2bca0:	stmdbcs	r5, {r0, r5, r6, r8}
   2bca4:			; <UNDEFINED> instruction: 0xf1a2d803
   2bca8:	ldrmi	r0, [r8], #-87	; 0xffffffa9
   2bcac:			; <UNDEFINED> instruction: 0xf04f4770
   2bcb0:			; <UNDEFINED> instruction: 0x477030ff
   2bcb4:	ldr	fp, [r3, #-257]	; 0xfffffeff
   2bcb8:	ldrbmi	r4, [r0, -r8, lsl #12]!
   2bcbc:	ldmdacs	r9, {r0, r6, fp, ip, sp}
   2bcc0:	andcs	fp, r0, ip, lsl #31
   2bcc4:	ldrbmi	r2, [r0, -r1]!
   2bcc8:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
   2bccc:	andcs	fp, r0, ip, lsl #31
   2bcd0:	ldrbmi	r2, [r0, -r1]!
   2bcd4:	msreq	SPSR_c, #160, 2	; 0x28
   2bcd8:	svclt	0x00982b19
   2bcdc:	eoreq	pc, r0, r0, lsr #32
   2bce0:	svclt	0x00004770
   2bce4:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   2bce8:	svclt	0x00982b19
   2bcec:	eoreq	pc, r0, r0, asr #32
   2bcf0:	svclt	0x00004770
   2bcf4:	mvnlt	r7, r3, lsl #16
   2bcf8:			; <UNDEFINED> instruction: 0x4604b410
   2bcfc:			; <UNDEFINED> instruction: 0xf814e002
   2bd00:			; <UNDEFINED> instruction: 0xb1a33f01
   2bd04:	svceq	0x0080f013
   2bd08:	subeq	pc, r1, #-1073741784	; 0xc0000028
   2bd0c:	tstcs	r1, ip, lsl #30
   2bd10:	bcs	674118 <ftello64@plt+0x67059c>
   2bd14:	andcs	fp, r0, #140, 30	; 0x230
   2bd18:	andeq	pc, r1, #1
   2bd1c:	rscle	r2, lr, r0, lsl #20
   2bd20:	nopeq	{67}	; 0x43
   2bd24:			; <UNDEFINED> instruction: 0xf8147023
   2bd28:	blcs	3b934 <ftello64@plt+0x37db8>
   2bd2c:			; <UNDEFINED> instruction: 0xf85dd1ea
   2bd30:	ldrbmi	r4, [r0, -r4, lsl #22]!
   2bd34:	svclt	0x00004770
   2bd38:	mvnlt	r7, r3, lsl #16
   2bd3c:			; <UNDEFINED> instruction: 0x4604b410
   2bd40:			; <UNDEFINED> instruction: 0xf814e002
   2bd44:			; <UNDEFINED> instruction: 0xb1a33f01
   2bd48:	svceq	0x0080f013
   2bd4c:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   2bd50:	tstcs	r1, ip, lsl #30
   2bd54:	bcs	67415c <ftello64@plt+0x6705e0>
   2bd58:	andcs	fp, r0, #140, 30	; 0x230
   2bd5c:	andeq	pc, r1, #1
   2bd60:	rscle	r2, lr, r0, lsl #20
   2bd64:	nopeq	{35}	; 0x23
   2bd68:			; <UNDEFINED> instruction: 0xf8147023
   2bd6c:	blcs	3b978 <ftello64@plt+0x37dfc>
   2bd70:			; <UNDEFINED> instruction: 0xf85dd1ea
   2bd74:	ldrbmi	r4, [r0, -r4, lsl #22]!
   2bd78:	svclt	0x00004770
   2bd7c:	eorsle	r4, r9, r8, lsl #5
   2bd80:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
   2bd84:	strmi	fp, [sl], -fp, lsr #6
   2bd88:	ands	r4, r3, r4, lsl #12
   2bd8c:	mulle	sp, r8, r2
   2bd90:			; <UNDEFINED> instruction: 0xf1a02919
   2bd94:	ldrmi	r0, [sp], -r1, ror #14
   2bd98:			; <UNDEFINED> instruction: 0xf023bf98
   2bd9c:	svccs	0x00190520
   2bda0:	svclt	0x00984606
   2bda4:	strteq	pc, [r0], -r0, lsr #32
   2bda8:	tstle	lr, lr, lsr #5
   2bdac:	svccc	0x0001f814
   2bdb0:	cmnlt	r3, r1, lsl r6
   2bdb4:	bleq	a9e04 <ftello64@plt+0xa6288>
   2bdb8:	msreq	SPSR_c, r3, lsr #3
   2bdbc:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
   2bdc0:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
   2bdc4:			; <UNDEFINED> instruction: 0xf02cbf98
   2bdc8:	bl	feb2ee50 <ftello64@plt+0xfeb2b2d4>
   2bdcc:	ldcllt	0, cr0, [r0]
   2bdd0:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
   2bdd4:	stceq	0, cr15, [r0], {79}	; 0x4f
   2bdd8:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
   2bddc:	rscsle	r2, r6, r0, lsl #16
   2bde0:	svclt	0x00982f19
   2bde4:	eoreq	pc, r0, r0, lsr #32
   2bde8:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2bdec:			; <UNDEFINED> instruction: 0xf023bf98
   2bdf0:	ldrb	r0, [r5, r0, lsr #24]!
   2bdf4:	ldrbmi	r2, [r0, -r0]!
   2bdf8:	svclt	0x00182a00
   2bdfc:	andsle	r4, sp, r8, lsl #5
   2be00:	stmdbcc	r1, {r0, r9, fp, ip, sp}
   2be04:	stmne	r4, {r4, r5, sl, ip, sp, pc}
   2be08:			; <UNDEFINED> instruction: 0xb1a3e002
   2be0c:			; <UNDEFINED> instruction: 0xd1124293
   2be10:			; <UNDEFINED> instruction: 0xf1a37803
   2be14:	bcs	66c720 <ftello64@plt+0x668ba4>
   2be18:	svccs	0x0001f811
   2be1c:			; <UNDEFINED> instruction: 0xf043bf98
   2be20:			; <UNDEFINED> instruction: 0xf1a20320
   2be24:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
   2be28:			; <UNDEFINED> instruction: 0xf042bf98
   2be2c:	adcmi	r0, r0, #32, 4
   2be30:	andeq	pc, r1, r0, lsl #2
   2be34:	bne	fe6605e0 <ftello64@plt+0xfe65ca64>
   2be38:			; <UNDEFINED> instruction: 0x4770bc30
   2be3c:	ldrbmi	r2, [r0, -r0]!
   2be40:	andle	r4, r0, r1, lsl #5
   2be44:	andcs	lr, r0, r0, ror #8
   2be48:	svclt	0x00004770
   2be4c:	andsle	r4, ip, r8, lsl #5
   2be50:	stmdavc	r2, {r4, sl, ip, sp, pc}
   2be54:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
   2be58:			; <UNDEFINED> instruction: 0xf810e00d
   2be5c:			; <UNDEFINED> instruction: 0xf8112f01
   2be60:	cmplt	r2, r1, lsl #30
   2be64:			; <UNDEFINED> instruction: 0xf384fab4
   2be68:	adcmi	r0, r2, #1490944	; 0x16c000
   2be6c:			; <UNDEFINED> instruction: 0xf043bf18
   2be70:	blcs	2ca7c <ftello64@plt+0x28f00>
   2be74:	adcmi	sp, r2, #241	; 0xf1
   2be78:	andcs	fp, r0, r8, lsl #30
   2be7c:	subslt	sp, r2, #2
   2be80:	bne	458808 <ftello64@plt+0x454c8c>
   2be84:	blmi	16a000 <ftello64@plt+0x166484>
   2be88:	andcs	r4, r0, r0, ror r7
   2be8c:	svclt	0x00004770
   2be90:			; <UNDEFINED> instruction: 0x4604b5f8
   2be94:	addmi	fp, fp, #-1073741778	; 0xc000002e
   2be98:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
   2be9c:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
   2bea0:	addsmi	sp, r0, #-268435456	; 0xf0000000
   2bea4:	andle	r4, lr, r6, lsl r6
   2bea8:			; <UNDEFINED> instruction: 0x4631463a
   2beac:			; <UNDEFINED> instruction: 0xf7ff4620
   2beb0:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
   2beb4:	adcmi	r3, r5, #16777216	; 0x1000000
   2beb8:	adcmi	sp, r6, #201326592	; 0xc000000
   2bebc:			; <UNDEFINED> instruction: 0x4630d1f4
   2bec0:	strdcs	fp, [r0], -r8
   2bec4:			; <UNDEFINED> instruction: 0x4620bdf8
   2bec8:	svclt	0x0000bdf8
   2becc:			; <UNDEFINED> instruction: 0x4605b538
   2bed0:	cmplt	ip, r4, lsl #16
   2bed4:	bl	7e9e38 <ftello64@plt+0x7e62bc>
   2bed8:	strmi	r4, [r1], -fp, lsr #12
   2bedc:			; <UNDEFINED> instruction: 0xf852680a
   2bee0:	andsvc	r2, sl, r4, lsr #32
   2bee4:	svcmi	0x0001f813
   2bee8:	mvnsle	r2, r0, lsl #24
   2beec:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2bef0:	bcc	986a0 <ftello64@plt+0x94b24>
   2bef4:	mvnsmi	lr, sp, lsr #18
   2bef8:	bl	33814 <ftello64@plt+0x2fc98>
   2befc:	cdpne	8, 4, cr0, cr15, cr2, {0}
   2bf00:	svcmi	0x0001f815
   2bf04:	svcvs	0x0001f817
   2bf08:			; <UNDEFINED> instruction: 0xd00842b4
   2bf0c:	bl	269e70 <ftello64@plt+0x2662f4>
   2bf10:			; <UNDEFINED> instruction: 0xf8536803
   2bf14:			; <UNDEFINED> instruction: 0xf8532026
   2bf18:	addsmi	r3, sl, #36	; 0x24
   2bf1c:	strmi	sp, [r8, #260]!	; 0x104
   2bf20:	andcs	sp, r0, lr, ror #3
   2bf24:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2bf28:	pop	{r5, r7, r8, r9, fp, ip}
   2bf2c:			; <UNDEFINED> instruction: 0x461081f0
   2bf30:	svclt	0x00004770
   2bf34:	andcs	fp, r1, #16, 2
   2bf38:	bllt	ae9f3c <ftello64@plt+0xae63c0>
   2bf3c:	svclt	0x00004770
   2bf40:	andcs	fp, r0, #16, 2
   2bf44:	bllt	969f48 <ftello64@plt+0x9663cc>
   2bf48:	svclt	0x00004770
   2bf4c:	bmi	4d8f90 <ftello64@plt+0x4d5414>
   2bf50:	addlt	fp, r3, r0, lsl #10
   2bf54:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2bf58:	ldmpl	r3, {r2, fp, ip, pc}^
   2bf5c:	movwls	r6, #6171	; 0x181b
   2bf60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bf64:	stmdbge	r5, {r7, r8, ip, sp, pc}
   2bf68:			; <UNDEFINED> instruction: 0xf7ff9100
   2bf6c:	bmi	36a440 <ftello64@plt+0x3668c4>
   2bf70:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2bf74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bf78:	subsmi	r9, sl, r1, lsl #22
   2bf7c:	andlt	sp, r3, r9, lsl #2
   2bf80:	bl	16a0fc <ftello64@plt+0x166580>
   2bf84:	ldrbmi	fp, [r0, -r4]!
   2bf88:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   2bf8c:	stcl	7, cr15, [ip, #860]	; 0x35c
   2bf90:			; <UNDEFINED> instruction: 0xf7d7e7ed
   2bf94:	svclt	0x0000e968
   2bf98:	andeq	r8, r2, sl, asr #24
   2bf9c:	andeq	r0, r0, r8, lsl #8
   2bfa0:	andeq	r8, r2, lr, lsr #24
   2bfa4:	andeq	r0, r1, r2, asr #24
   2bfa8:	bmi	818fec <ftello64@plt+0x815470>
   2bfac:	addlt	fp, r2, r0, lsl r5
   2bfb0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   2bfb4:	ldcmi	8, cr9, [lr], {4}
   2bfb8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2bfbc:	movwls	r6, #6171	; 0x181b
   2bfc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bfc4:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
   2bfc8:			; <UNDEFINED> instruction: 0xf7ff9100
   2bfcc:	orrslt	pc, r8, r3, lsl #18
   2bfd0:	blmi	5be838 <ftello64@plt+0x5bacbc>
   2bfd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bfd8:	blls	86048 <ftello64@plt+0x824cc>
   2bfdc:	qaddle	r4, sl, r9
   2bfe0:	pop	{r1, ip, sp, pc}
   2bfe4:	andlt	r4, r4, r0, lsl r0
   2bfe8:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   2bfec:			; <UNDEFINED> instruction: 0xf7d74478
   2bff0:	strb	lr, [ip, r0, ror #23]!
   2bff4:	ldmdb	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bff8:	bl	1169f5c <ftello64@plt+0x11663e0>
   2bffc:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   2c000:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   2c004:	andle	r2, r8, r6, lsl sl
   2c008:	andscs	r4, r6, #851968	; 0xd0000
   2c00c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2c010:	stmib	r2!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c014:			; <UNDEFINED> instruction: 0xf7d72002
   2c018:	stmdami	sl, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   2c01c:	tstcs	r1, r5, lsr #4
   2c020:			; <UNDEFINED> instruction: 0xf7d74478
   2c024:			; <UNDEFINED> instruction: 0xe7f5e99a
   2c028:	andeq	r8, r2, lr, ror #23
   2c02c:	andeq	r0, r0, r8, lsl #8
   2c030:	andeq	r8, r2, r6, ror #23
   2c034:	andeq	r8, r2, ip, asr #23
   2c038:	andeq	r0, r1, r0, ror #23
   2c03c:	andeq	r0, r0, r8, lsl r4
   2c040:	andeq	r5, r1, lr, ror r1
   2c044:	andeq	r5, r1, r4, asr #2
   2c048:	mvnsmi	lr, #737280	; 0xb4000
   2c04c:	ldrmi	fp, [lr], -r3, lsl #1
   2c050:	pkhbtmi	r4, r0, r5, lsl #12
   2c054:	andls	r4, r1, #12, 12	; 0xc00000
   2c058:	b	ff569fbc <ftello64@plt+0xff566440>
   2c05c:	smlsdcs	r1, r8, r3, fp
   2c060:	strtmi	r3, [r1], -r1
   2c064:	b	ff3e9fc8 <ftello64@plt+0xff3e644c>
   2c068:	smladxcc	r1, fp, r6, r4
   2c06c:	mvnsle	r2, r0, lsl #16
   2c070:			; <UNDEFINED> instruction: 0x21041c98
   2c074:	bl	ee9fd8 <ftello64@plt+0xee645c>
   2c078:	biclt	r4, r0, r7, lsl #12
   2c07c:	andhi	pc, r0, r0, asr #17
   2c080:	strbmi	r4, [r0], -r1, lsr #12
   2c084:	b	fefe9fe8 <ftello64@plt+0xfefe646c>
   2c088:			; <UNDEFINED> instruction: 0x46b9b1b8
   2c08c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c090:	andvc	r1, r5, r3, asr #24
   2c094:			; <UNDEFINED> instruction: 0xf8494621
   2c098:	ldrmi	r3, [r8], -r4, lsl #30
   2c09c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2c0a0:	b	fec6a004 <ftello64@plt+0xfec66488>
   2c0a4:	mvnsle	r2, r0, lsl #16
   2c0a8:			; <UNDEFINED> instruction: 0xf8c6b10e
   2c0ac:	ldrtmi	r8, [r8], -r0
   2c0b0:	pop	{r0, r1, ip, sp, pc}
   2c0b4:	strdcs	r8, [r2], -r0
   2c0b8:			; <UNDEFINED> instruction: 0xf04fe7db
   2c0bc:	ldrb	r0, [r3, r1, lsl #16]!
   2c0c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c0c4:	strmi	r4, [sp], -r4, lsl #12
   2c0c8:	stc	7, cr15, [r2], {215}	; 0xd7
   2c0cc:			; <UNDEFINED> instruction: 0xf0002800
   2c0d0:	strcs	r8, [r1], -r3, lsl #1
   2c0d4:	strtmi	r3, [r9], -r1
   2c0d8:	ldcl	7, cr15, [sl], #-860	; 0xfffffca4
   2c0dc:			; <UNDEFINED> instruction: 0x36014633
   2c0e0:	mvnsle	r2, r0, lsl #16
   2c0e4:			; <UNDEFINED> instruction: 0xf0133302
   2c0e8:	b	13ffdf0 <ftello64@plt+0x13fc274>
   2c0ec:	smulbble	fp, r3, r9
   2c0f0:			; <UNDEFINED> instruction: 0xf7d74620
   2c0f4:	andcc	lr, r1, r6, ror sl
   2c0f8:	andeq	lr, r0, r9, lsl fp
   2c0fc:	strcs	fp, [r1], -ip, lsr #30
   2c100:	rsble	r2, r1, #0, 12
   2c104:	svc	0x0040f7d6
   2c108:	stmdacs	r0, {r7, r9, sl, lr}
   2c10c:	strmi	sp, [r1], #89	; 0x59
   2c110:	svcne	0x00074621
   2c114:			; <UNDEFINED> instruction: 0x464846b2
   2c118:			; <UNDEFINED> instruction: 0xf7d7464c
   2c11c:	strtmi	lr, [r9], -r2, asr #18
   2c120:			; <UNDEFINED> instruction: 0xf7d74620
   2c124:			; <UNDEFINED> instruction: 0xb328ec56
   2c128:	andge	pc, r0, r0, lsl #17
   2c12c:	blcs	28a1c0 <ftello64@plt+0x286644>
   2c130:	blcs	85bd98 <ftello64@plt+0x85821c>
   2c134:			; <UNDEFINED> instruction: 0xf814d105
   2c138:	blcs	27bd44 <ftello64@plt+0x2781c8>
   2c13c:	blcs	85bda4 <ftello64@plt+0x858228>
   2c140:	mcrne	0, 2, sp, cr3, cr9, {7}
   2c144:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
   2c148:	and	r4, r3, r3, lsl #12
   2c14c:			; <UNDEFINED> instruction: 0xf883429c
   2c150:	andle	sl, r5, r0
   2c154:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   2c158:	svclt	0x00182a09
   2c15c:	rscsle	r2, r5, r0, lsr #20
   2c160:	svcmi	0x0004f847
   2c164:	strtmi	r1, [r9], -r4, asr #24
   2c168:	strtmi	r3, [r0], -r1, lsl #12
   2c16c:	ldc	7, cr15, [r0], #-860	; 0xfffffca4
   2c170:	bicsle	r2, r9, r0, lsl #16
   2c174:	blcs	28a208 <ftello64@plt+0x28668c>
   2c178:	blcs	85bde0 <ftello64@plt+0x858264>
   2c17c:			; <UNDEFINED> instruction: 0xf814d105
   2c180:	blcs	27bd8c <ftello64@plt+0x278210>
   2c184:	blcs	85bdec <ftello64@plt+0x858270>
   2c188:			; <UNDEFINED> instruction: 0x4620d0f9
   2c18c:	b	a6a0f0 <ftello64@plt+0xa66574>
   2c190:	stmdane	r3!, {r0, fp, ip, sp}
   2c194:	tstcs	r0, sl, lsl #4
   2c198:	addsmi	lr, ip, #2
   2c19c:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
   2c1a0:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   2c1a4:	svclt	0x00182a09
   2c1a8:	rscsle	r2, r6, r0, lsr #20
   2c1ac:	strhcs	r0, [r0, -r3]
   2c1b0:	andeq	lr, r3, #8, 22	; 0x2000
   2c1b4:	strbmi	r3, [r3], #-776	; 0xfffffcf8
   2c1b8:	eormi	pc, r6, r8, asr #16
   2c1bc:			; <UNDEFINED> instruction: 0x60514599
   2c1c0:	strbmi	sp, [r0], -sp, lsl #2
   2c1c4:			; <UNDEFINED> instruction: 0x87f0e8bd
   2c1c8:			; <UNDEFINED> instruction: 0xf04f200c
   2c1cc:			; <UNDEFINED> instruction: 0xf7d70800
   2c1d0:			; <UNDEFINED> instruction: 0x4640ebb0
   2c1d4:			; <UNDEFINED> instruction: 0x87f0e8bd
   2c1d8:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c1dc:	blmi	1a6004 <ftello64@plt+0x1a2488>
   2c1e0:	andspl	pc, pc, #64, 4
   2c1e4:	stmdami	r5, {r2, r8, fp, lr}
   2c1e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2c1ec:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   2c1f0:	ldc	7, cr15, [r8], #860	; 0x35c
   2c1f4:	andeq	r4, r1, r4, ror #31
   2c1f8:	andeq	r4, r1, sl, lsr pc
   2c1fc:			; <UNDEFINED> instruction: 0x00014fb6
   2c200:			; <UNDEFINED> instruction: 0x4616b5f8
   2c204:	blcs	84a218 <ftello64@plt+0x84669c>
   2c208:			; <UNDEFINED> instruction: 0xf810d103
   2c20c:	blcs	83be18 <ftello64@plt+0x83829c>
   2c210:	strcs	sp, [r0], #-251	; 0xffffff05
   2c214:	strtmi	r1, [r7], -sp, lsl #30
   2c218:			; <UNDEFINED> instruction: 0xd01242b4
   2c21c:			; <UNDEFINED> instruction: 0xf8452120
   2c220:			; <UNDEFINED> instruction: 0xf7d70f04
   2c224:	strcc	lr, [r1], #-2544	; 0xfffff610
   2c228:	cmplt	r0, r3, lsl #12
   2c22c:	blvc	aa234 <ftello64@plt+0xa66b8>
   2c230:	blcs	84a3a4 <ftello64@plt+0x846828>
   2c234:			; <UNDEFINED> instruction: 0xf810d103
   2c238:	blcs	83be44 <ftello64@plt+0x8382c8>
   2c23c:	blcs	60630 <ftello64@plt+0x5cab4>
   2c240:	strtmi	sp, [r0], -sl, ror #3
   2c244:	svclt	0x0000bdf8
   2c248:	strcs	fp, [r0], #-1528	; 0xfffffa08
   2c24c:	strmi	r1, [r3], -sp, lsl #30
   2c250:			; <UNDEFINED> instruction: 0x46274616
   2c254:			; <UNDEFINED> instruction: 0xf845e00a
   2c258:	strcc	r3, [r1], #-3844	; 0xfffff0fc
   2c25c:	ldmib	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c260:	strmi	fp, [r3], -r8, asr #2
   2c264:	blvc	aa278 <ftello64@plt+0xa66fc>
   2c268:			; <UNDEFINED> instruction: 0xb1217841
   2c26c:			; <UNDEFINED> instruction: 0x461842b4
   2c270:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
   2c274:	strtmi	sp, [r0], -pc, ror #3
   2c278:	svclt	0x0000bdf8
   2c27c:	blmi	8feb0c <ftello64@plt+0x8faf90>
   2c280:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2c284:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   2c288:	movwls	r6, #30747	; 0x781b
   2c28c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c290:	eorsle	r2, r3, r0, lsl #16
   2c294:	bge	d6ea8 <ftello64@plt+0xd332c>
   2c298:	stmdbge	r1, {r2, r3, r9, sl, lr}
   2c29c:			; <UNDEFINED> instruction: 0xff0cf7fe
   2c2a0:	cmplt	r8, #5242880	; 0x500000
   2c2a4:	blge	1d8fbc <ftello64@plt+0x1d5440>
   2c2a8:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   2c2ac:			; <UNDEFINED> instruction: 0xf7fe4620
   2c2b0:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
   2c2b4:	bls	152ec0 <ftello64@plt+0x14f344>
   2c2b8:	mulle	pc, r3, r2	; <UNPREDICTABLE>
   2c2bc:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
   2c2c0:			; <UNDEFINED> instruction: 0xf04fbfb4
   2c2c4:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   2c2c8:	blmi	43eb14 <ftello64@plt+0x43af98>
   2c2cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c2d0:	blls	206340 <ftello64@plt+0x2027c4>
   2c2d4:	tstle	r4, sl, asr r0
   2c2d8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   2c2dc:	bls	192eec <ftello64@plt+0x18f370>
   2c2e0:			; <UNDEFINED> instruction: 0xd1eb4293
   2c2e4:	bls	1d2ef8 <ftello64@plt+0x1cf37c>
   2c2e8:			; <UNDEFINED> instruction: 0xd1e74293
   2c2ec:	strtmi	r4, [r8], -r1, lsl #12
   2c2f0:	mcr	7, 4, pc, cr14, cr6, {6}	; <UNPREDICTABLE>
   2c2f4:	mvnle	r2, r0, lsl #16
   2c2f8:	strb	r2, [r5, r0]!
   2c2fc:	andmi	pc, r0, pc, asr #32
   2c300:			; <UNDEFINED> instruction: 0xf7d6e7e2
   2c304:	svclt	0x0000efb0
   2c308:	andeq	r8, r2, r0, lsr #18
   2c30c:	andeq	r0, r0, r8, lsl #8
   2c310:	ldrdeq	r8, [r2], -r4
   2c314:	svcmi	0x00f0e92d
   2c318:	strmi	fp, [lr], -r3, lsl #1
   2c31c:			; <UNDEFINED> instruction: 0xf7d79200
   2c320:	andls	lr, r1, r4, lsl #24
   2c324:			; <UNDEFINED> instruction: 0xf0002800
   2c328:			; <UNDEFINED> instruction: 0xf8df8088
   2c32c:	smladcs	r0, ip, r1, r9
   2c330:	ldrtmi	r4, [sp], -r4, lsl #12
   2c334:			; <UNDEFINED> instruction: 0x46b844f9
   2c338:	ldrbmi	r4, [r8], -r3, lsl #13
   2c33c:			; <UNDEFINED> instruction: 0xf7d64649
   2c340:	bl	327d80 <ftello64@plt+0x324204>
   2c344:	rfeda	fp
   2c348:			; <UNDEFINED> instruction: 0xf1bbb000
   2c34c:	eorsle	r0, pc, sl, lsl #30
   2c350:			; <UNDEFINED> instruction: 0x0004ebba
   2c354:	strmi	sp, [r1], -r3
   2c358:			; <UNDEFINED> instruction: 0xf7ff4620
   2c35c:	addmi	pc, r6, #3162112	; 0x304000
   2c360:	blls	63400 <ftello64@plt+0x5f884>
   2c364:	bl	fe9b317c <ftello64@plt+0xfe9af600>
   2c368:	addmi	r0, r3, #1280	; 0x500
   2c36c:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
   2c370:	bne	ff05c268 <ftello64@plt+0xff0586ec>
   2c374:	streq	lr, [r0], #2820	; 0xb04
   2c378:	svclt	0x00b44564
   2c37c:	strcs	r2, [r1], #-1024	; 0xfffffc00
   2c380:	svclt	0x00142d00
   2c384:	strcs	r4, [r0, #-1573]	; 0xfffff9db
   2c388:			; <UNDEFINED> instruction: 0xf898b115
   2c38c:	strbmi	fp, [r2], r0
   2c390:	svceq	0x0000f1bb
   2c394:			; <UNDEFINED> instruction: 0x46d3d03b
   2c398:			; <UNDEFINED> instruction: 0xf80b210a
   2c39c:			; <UNDEFINED> instruction: 0xf89a1b01
   2c3a0:	stmdbcs	r0!, {r0, ip}
   2c3a4:	smladcs	r0, fp, r0, sp
   2c3a8:			; <UNDEFINED> instruction: 0x463d465c
   2c3ac:			; <UNDEFINED> instruction: 0xe7c446b8
   2c3b0:	svceq	0x0000f1bb
   2c3b4:			; <UNDEFINED> instruction: 0xf89ad02b
   2c3b8:			; <UNDEFINED> instruction: 0xf10a1001
   2c3bc:	stmdbcs	r0!, {r0, r8, r9, fp}
   2c3c0:			; <UNDEFINED> instruction: 0xf81bd103
   2c3c4:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
   2c3c8:			; <UNDEFINED> instruction: 0x4605d0fb
   2c3cc:	sbfx	r4, r0, #13, #21
   2c3d0:	bleq	a8800 <ftello64@plt+0xa4c84>
   2c3d4:	strtmi	r2, [r8], r0, lsl #10
   2c3d8:	ldrbmi	r2, [ip], -r1, lsl #14
   2c3dc:			; <UNDEFINED> instruction: 0xf89ae7ad
   2c3e0:	stmdbcs	r0!, {r1, ip}
   2c3e4:			; <UNDEFINED> instruction: 0xf10ad12d
   2c3e8:	ldrmi	r0, [r4], -r3, lsl #4
   2c3ec:	stmdavc	r1!, {r0, r9, ip, sp}
   2c3f0:	rscsle	r2, sl, r0, lsr #18
   2c3f4:	strcs	r4, [r0, -r0, lsr #12]
   2c3f8:	ldm	r2!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c3fc:	ldrtmi	r4, [sp], -r1, lsr #12
   2c400:			; <UNDEFINED> instruction: 0x465c46b8
   2c404:	ldrbmi	r1, [r8], -r2, asr #24
   2c408:	mcr	7, 3, pc, cr8, cr6, {6}	; <UNPREDICTABLE>
   2c40c:	stcls	7, cr14, [r1], {149}	; 0x95
   2c410:			; <UNDEFINED> instruction: 0xf7d74620
   2c414:	bmi	3a67b4 <ftello64@plt+0x3a2c38>
   2c418:			; <UNDEFINED> instruction: 0x4601447a
   2c41c:			; <UNDEFINED> instruction: 0xf7ff4620
   2c420:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
   2c424:	cmplt	r3, r3, lsr #16
   2c428:			; <UNDEFINED> instruction: 0xf7d74620
   2c42c:	stmdacc	r1, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
   2c430:	blcs	2c34c4 <ftello64@plt+0x2bf948>
   2c434:	blls	9c04c <ftello64@plt+0x984d0>
   2c438:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
   2c43c:	pop	{r0, r1, ip, sp, pc}
   2c440:			; <UNDEFINED> instruction: 0xf10a8ff0
   2c444:	ldrb	r0, [r5, r2, lsl #8]
   2c448:	muleq	r1, r4, lr
   2c44c:	andeq	r0, r1, r8, lsr #14
   2c450:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   2c454:	strtmi	r4, [r0], -r4, lsl #12
   2c458:			; <UNDEFINED> instruction: 0xf7d66824
   2c45c:	stccs	14, cr14, [r0], {200}	; 0xc8
   2c460:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   2c464:	svclt	0x00004770
   2c468:	ldrlt	fp, [r8, #-400]!	; 0xfffffe70
   2c46c:	strtmi	r4, [r5], -r4, lsl #12
   2c470:	andeq	pc, r8, r5, lsl #2
   2c474:	ldm	r4!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c478:	strmi	r6, [r1], -r4, lsr #16
   2c47c:	tstcc	ip, r8, lsr #12
   2c480:	blx	d68496 <ftello64@plt+0xd6491a>
   2c484:			; <UNDEFINED> instruction: 0xf7d64628
   2c488:	stccs	14, cr14, [r0], {178}	; 0xb2
   2c48c:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
   2c490:	svclt	0x00004770
   2c494:	addlt	fp, r3, r0, lsr r5
   2c498:	strmi	r4, [r8], -r5, lsl #12
   2c49c:			; <UNDEFINED> instruction: 0xf7d79101
   2c4a0:	andcc	lr, ip, r0, lsr #17
   2c4a4:	stcl	7, cr15, [r6, #-856]	; 0xfffffca8
   2c4a8:	movwcs	r9, #2305	; 0x901
   2c4ac:	andcc	r4, r8, r4, lsl #12
   2c4b0:			; <UNDEFINED> instruction: 0xf7d66063
   2c4b4:	stmdavs	fp!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2c4b8:	eorvs	r4, ip, r0, lsr #12
   2c4bc:	andlt	r6, r3, r3, lsr #32
   2c4c0:	svclt	0x0000bd30
   2c4c4:	addlt	fp, r3, r0, lsr r5
   2c4c8:	strmi	r4, [r8], -r5, lsl #12
   2c4cc:			; <UNDEFINED> instruction: 0xf7d79101
   2c4d0:	andcc	lr, ip, r8, lsl #17
   2c4d4:	ldcl	7, cr15, [r8, #-856]	; 0xfffffca8
   2c4d8:	cmplt	r0, r4, lsl #12
   2c4dc:	stmdbls	r1, {r8, r9, sp}
   2c4e0:	andcc	r6, r8, r3, rrx
   2c4e4:	svc	0x005cf7d6
   2c4e8:	eorvs	r6, ip, fp, lsr #16
   2c4ec:	strtmi	r6, [r0], -r3, lsr #32
   2c4f0:	ldclt	0, cr11, [r0, #-12]!
   2c4f4:			; <UNDEFINED> instruction: 0xf7ffb10a
   2c4f8:	ldrlt	fp, [r8, #-4045]!	; 0xfffff033
   2c4fc:	strmi	r4, [r8], -r4, lsl #12
   2c500:	ldc2	0, cr15, [r4]
   2c504:	strtmi	r4, [r0], -r5, lsl #12
   2c508:			; <UNDEFINED> instruction: 0xf7ff4629
   2c50c:	strmi	pc, [r4], -r3, asr #31
   2c510:			; <UNDEFINED> instruction: 0xf7d64628
   2c514:	strtmi	lr, [r0], -ip, ror #28
   2c518:	svclt	0x0000bd38
   2c51c:	addlt	fp, r2, r0, ror r5
   2c520:	strmi	r4, [r8], -r5, lsl #12
   2c524:			; <UNDEFINED> instruction: 0xf7d79101
   2c528:	andcc	lr, ip, ip, asr r8
   2c52c:	stc	7, cr15, [ip, #-856]!	; 0xfffffca8
   2c530:	cmnlt	r8, r4, lsl #12
   2c534:	stmdbls	r1, {r9, sl, sp}
   2c538:	rsbvs	r3, r6, r8
   2c53c:	svc	0x0030f7d6
   2c540:	eorvs	r6, r6, fp, lsr #16
   2c544:			; <UNDEFINED> instruction: 0x461ab13b
   2c548:	blcs	465bc <ftello64@plt+0x42a40>
   2c54c:			; <UNDEFINED> instruction: 0x6014d1fb
   2c550:	andlt	r4, r2, r0, lsr #12
   2c554:			; <UNDEFINED> instruction: 0x4620bd70
   2c558:	andlt	r6, r2, ip, lsr #32
   2c55c:	svclt	0x0000bd70
   2c560:	addlt	fp, r3, r0, lsl #10
   2c564:			; <UNDEFINED> instruction: 0xffdaf7ff
   2c568:	andlt	fp, r3, r0, lsl r1
   2c56c:	blx	16a6ea <ftello64@plt+0x166b6e>
   2c570:			; <UNDEFINED> instruction: 0xf0069001
   2c574:	stmdals	r1, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2c578:			; <UNDEFINED> instruction: 0xf85db003
   2c57c:	svclt	0x0000fb04
   2c580:			; <UNDEFINED> instruction: 0xb12ab538
   2c584:			; <UNDEFINED> instruction: 0xffcaf7ff
   2c588:	lsllt	r4, r4, #12
   2c58c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2c590:	strmi	r4, [r8], -r4, lsl #12
   2c594:	stc2l	0, cr15, [sl], #-0
   2c598:	strtmi	r4, [r0], -r5, lsl #12
   2c59c:			; <UNDEFINED> instruction: 0xf7ff4629
   2c5a0:			; <UNDEFINED> instruction: 0x4604ffbd
   2c5a4:	strtmi	fp, [r8], -r0, lsr #2
   2c5a8:	mcr	7, 1, pc, cr0, cr6, {6}	; <UNPREDICTABLE>
   2c5ac:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2c5b0:	cdp2	0, 12, cr15, cr8, cr6, {0}
   2c5b4:			; <UNDEFINED> instruction: 0xf006e7f7
   2c5b8:	strb	pc, [r7, r5, asr #29]!	; <UNPREDICTABLE>
   2c5bc:	blmi	73ee30 <ftello64@plt+0x73b2b4>
   2c5c0:	push	{r1, r3, r4, r5, r6, sl, lr}
   2c5c4:	strdlt	r4, [r6], r0
   2c5c8:			; <UNDEFINED> instruction: 0x270058d3
   2c5cc:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   2c5d0:			; <UNDEFINED> instruction: 0xf04f9305
   2c5d4:	strls	r0, [r3, -r0, lsl #6]
   2c5d8:	fltgedm	f3, fp
   2c5dc:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c5e0:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   2c5e4:	strmi	r9, [r8], -r1, lsl #2
   2c5e8:	svc	0x00faf7d6
   2c5ec:			; <UNDEFINED> instruction: 0xf7d6300c
   2c5f0:	stmdavs	fp!, {r1, r5, r7, sl, fp, sp, lr, pc}^
   2c5f4:	strmi	r9, [r4], -r1, lsl #18
   2c5f8:	strls	r3, [r4], #-8
   2c5fc:			; <UNDEFINED> instruction: 0xf7d66063
   2c600:	ldrdvs	lr, [r7], -r0	; <UNPREDICTABLE>
   2c604:	eorsvs	r6, r4, sp, lsr #16
   2c608:	stccs	6, cr4, [r0, #-280]	; 0xfffffee8
   2c60c:	stmdals	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
   2c610:	blmi	1fee38 <ftello64@plt+0x1fb2bc>
   2c614:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c618:	blls	186688 <ftello64@plt+0x182b0c>
   2c61c:	qaddle	r4, sl, r2
   2c620:	pop	{r1, r2, ip, sp, pc}
   2c624:			; <UNDEFINED> instruction: 0xf7d681f0
   2c628:	svclt	0x0000ee1e
   2c62c:	andeq	r8, r2, r0, ror #11
   2c630:	andeq	r0, r0, r8, lsl #8
   2c634:	andeq	r8, r2, ip, lsl #11
   2c638:	svclt	0x00181a43
   2c63c:	stmdacs	r0, {r0, r8, r9, sp}
   2c640:	movwcs	fp, #3848	; 0xf08
   2c644:	strmi	fp, [r3], -fp, lsr #2
   2c648:	stmdacs	r0, {fp, sp, lr}
   2c64c:	addmi	fp, r1, #24, 30	; 0x60
   2c650:			; <UNDEFINED> instruction: 0x4618d1f9
   2c654:	svclt	0x00004770
   2c658:	tstlt	r8, r3, lsl #12
   2c65c:	stmdavs	r0, {r0, r1, r9, sl, lr}
   2c660:	mvnsle	r2, r0, lsl #16
   2c664:			; <UNDEFINED> instruction: 0x47704618
   2c668:	addlt	fp, r2, r0, ror r5
   2c66c:	strtmi	r6, [lr], -r5, lsl #16
   2c670:			; <UNDEFINED> instruction: 0xf105b195
   2c674:	strmi	r0, [r4], -r8, lsl #2
   2c678:	strmi	r9, [r8], -r1, lsl #2
   2c67c:	svc	0x00b0f7d6
   2c680:			; <UNDEFINED> instruction: 0xf7d63001
   2c684:	stmdbls	r1, {r3, r4, r6, sl, fp, sp, lr, pc}
   2c688:			; <UNDEFINED> instruction: 0xf7d64606
   2c68c:	stmdavs	fp!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
   2c690:	eorvs	r4, r3, r8, lsr #12
   2c694:	stc	7, cr15, [sl, #856]!	; 0x358
   2c698:	andlt	r4, r2, r0, lsr r6
   2c69c:	svclt	0x0000bd70
   2c6a0:			; <UNDEFINED> instruction: 0x4604b538
   2c6a4:			; <UNDEFINED> instruction: 0x460db150
   2c6a8:	stmdavs	r4!, {r0, sp, lr, pc}
   2c6ac:			; <UNDEFINED> instruction: 0xf104b134
   2c6b0:	strtmi	r0, [r9], -r8
   2c6b4:	stc	7, cr15, [ip], #856	; 0x358
   2c6b8:	mvnsle	r2, r0, lsl #16
   2c6bc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2c6c0:	movwcs	fp, #304	; 0x130
   2c6c4:	movwcc	r6, #6144	; 0x1800
   2c6c8:	mvnsle	r2, r0, lsl #16
   2c6cc:			; <UNDEFINED> instruction: 0x47704618
   2c6d0:	ldrmi	r4, [r8], -r3, lsl #12
   2c6d4:	svclt	0x00004770
   2c6d8:	stmdavs	r0, {r0, r9, sl, lr}
   2c6dc:	andcs	fp, r0, #56, 2
   2c6e0:	ldrmi	lr, [r8], -r0
   2c6e4:	andvs	r6, r2, r3, lsl #16
   2c6e8:	blcs	3def8 <ftello64@plt+0x3a37c>
   2c6ec:	strdvs	sp, [r8], -r9
   2c6f0:	svclt	0x00004770
   2c6f4:			; <UNDEFINED> instruction: 0x4607b5f8
   2c6f8:	ldrmi	r4, [r5], -lr, lsl #12
   2c6fc:	svc	0x00c2f7d6
   2c700:	blcs	5c6714 <ftello64@plt+0x5c2b98>
   2c704:	blmi	8a0794 <ftello64@plt+0x89cc18>
   2c708:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   2c70c:			; <UNDEFINED> instruction: 0xb1786898
   2c710:	andcs	r4, r1, #31744	; 0x7c00
   2c714:	addsvs	r4, sl, fp, ror r4
   2c718:	bmi	7d8c54 <ftello64@plt+0x7d50d8>
   2c71c:	blmi	7b4724 <ftello64@plt+0x7b0ba8>
   2c720:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   2c724:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2c728:	stmib	r3, {r0, r4, sp, lr}^
   2c72c:	ldcllt	0, cr0, [r8, #12]!
   2c730:	andcs	r4, r5, #442368	; 0x6c000
   2c734:			; <UNDEFINED> instruction: 0xf7d64479
   2c738:			; <UNDEFINED> instruction: 0x4606ed7e
   2c73c:			; <UNDEFINED> instruction: 0xf7d66820
   2c740:			; <UNDEFINED> instruction: 0x4601eeba
   2c744:			; <UNDEFINED> instruction: 0xf0034630
   2c748:	strb	pc, [r1, r3, lsl #16]!	; <UNPREDICTABLE>
   2c74c:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
   2c750:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2c754:	mrrc	7, 13, pc, ip, cr6	; <UNPREDICTABLE>
   2c758:	blmi	51ad60 <ftello64@plt+0x5171e4>
   2c75c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   2c760:	andsvs	r6, sl, r8, lsl r8
   2c764:	bicsle	r2, r7, r0, lsl #16
   2c768:	andcs	r4, r5, #16, 18	; 0x40000
   2c76c:			; <UNDEFINED> instruction: 0xf7d64479
   2c770:	ldrtmi	lr, [sl], -r2, ror #26
   2c774:			; <UNDEFINED> instruction: 0xf0024631
   2c778:	strb	pc, [sp, fp, ror #31]	; <UNPREDICTABLE>
   2c77c:	andcs	r4, r1, #12, 22	; 0x3000
   2c780:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2c784:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
   2c788:	strb	sp, [sp, r6, asr #3]!
   2c78c:	andeq	r9, r2, sl, lsl #17
   2c790:	andeq	r9, r2, r0, lsl #17
   2c794:	andeq	r8, r2, sl, asr #21
   2c798:	andeq	r9, r2, r0, ror r8
   2c79c:	strdeq	r4, [r1], -r6
   2c7a0:	andeq	r4, r1, r4, ror #21
   2c7a4:	andeq	r4, r1, sl, asr #19
   2c7a8:	andeq	r9, r2, r6, lsr r8
   2c7ac:	andeq	r4, r1, r0, lsl #21
   2c7b0:	andeq	r9, r2, r4, lsl r8
   2c7b4:	svcmi	0x00f0e92d
   2c7b8:	stc	7, cr2, [sp, #-0]
   2c7bc:	ldrtmi	r8, [r8], r2, lsl #22
   2c7c0:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2c7c4:	addslt	r4, r3, ip, ror r4
   2c7c8:			; <UNDEFINED> instruction: 0xf8df9204
   2c7cc:	movwls	r2, #38116	; 0x94e4
   2c7d0:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2c7d4:	strls	r4, [r8], #-1146	; 0xfffffb86
   2c7d8:	andne	lr, r6, sp, asr #19
   2c7dc:	strvc	lr, [r2, -sp, asr #19]
   2c7e0:			; <UNDEFINED> instruction: 0xf8df58d3
   2c7e4:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
   2c7e8:			; <UNDEFINED> instruction: 0xf04f9311
   2c7ec:	blls	1ad3f4 <ftello64@plt+0x1a9878>
   2c7f0:	mcr	4, 0, r4, cr8, cr12, {3}
   2c7f4:	blcs	3f03c <ftello64@plt+0x3b4c0>
   2c7f8:	bls	220928 <ftello64@plt+0x21cdac>
   2c7fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c800:	strbmi	r9, [lr], -r3, lsl #24
   2c804:	beq	127414 <ftello64@plt+0x123898>
   2c808:			; <UNDEFINED> instruction: 0x46431e55
   2c80c:	bcc	28c3c <ftello64@plt+0x250c0>
   2c810:	ldrmi	r4, [pc], -r8, asr #13
   2c814:	svccc	0x0001f815
   2c818:			; <UNDEFINED> instruction: 0xf103b157
   2c81c:	ldmibeq	sl, {r6, r8}^
   2c820:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
   2c824:	andcs	fp, r0, #148, 30	; 0x250
   2c828:	andeq	pc, r1, #2
   2c82c:	cmple	ip, r0, lsl #20
   2c830:	svceq	0x0000f1b8
   2c834:	ldreq	sp, [pc], -r1, ror #2
   2c838:	addhi	pc, fp, r0, lsl #2
   2c83c:	mrrcne	10, 0, r9, r0, cr4
   2c840:	andsle	r4, r1, r1, lsl r6
   2c844:	svclt	0x00182b7f
   2c848:	vpadd.i8	d18, d0, d15
   2c84c:	addsmi	r8, r3, #170	; 0xaa
   2c850:	adchi	pc, r7, r0
   2c854:	subseq	pc, ip, #-1073741784	; 0xc0000028
   2c858:			; <UNDEFINED> instruction: 0xf282fab2
   2c85c:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   2c860:	andcs	fp, r0, #8, 30
   2c864:	cmple	r0, r0, lsl #20
   2c868:			; <UNDEFINED> instruction: 0xf804b10c
   2c86c:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
   2c870:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2c874:	streq	pc, [r0, -pc, asr #32]
   2c878:	blls	120fb0 <ftello64@plt+0x11d434>
   2c87c:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
   2c880:	andeq	pc, r1, r9, lsl #2
   2c884:	bl	15ea7e4 <ftello64@plt+0x15e6c68>
   2c888:	andls	r9, r3, r6, lsl #22
   2c88c:			; <UNDEFINED> instruction: 0xd1b42b00
   2c890:			; <UNDEFINED> instruction: 0x9c039b03
   2c894:			; <UNDEFINED> instruction: 0x9018f8dd
   2c898:	rscsle	r2, r1, r0, lsl #22
   2c89c:	blcs	534c8 <ftello64@plt+0x4f94c>
   2c8a0:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   2c8a4:	eorvc	r9, r3, r9, lsl #22
   2c8a8:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   2c8ac:	strcc	pc, [r4], #-2271	; 0xfffff721
   2c8b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c8b4:	blls	486924 <ftello64@plt+0x482da8>
   2c8b8:			; <UNDEFINED> instruction: 0xf040405a
   2c8bc:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
   2c8c0:	ldc	0, cr11, [sp], #76	; 0x4c
   2c8c4:	pop	{r1, r8, r9, fp, pc}
   2c8c8:	strdlt	r8, [ip, #-240]	; 0xffffff10
   2c8cc:	strtmi	r9, [r0], -r0, lsl #6
   2c8d0:			; <UNDEFINED> instruction: 0xf04f4bfb
   2c8d4:	strdcs	r3, [r1, -pc]
   2c8d8:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   2c8dc:	mcr	7, 7, pc, cr4, cr6, {6}	; <UNPREDICTABLE>
   2c8e0:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   2c8e4:	orrsle	r4, r5, r5, asr r5
   2c8e8:	stccs	7, cr14, [r0], {199}	; 0xc7
   2c8ec:	teqhi	r7, r0	; <UNPREDICTABLE>
   2c8f0:	cmpcs	ip, #32, 12	; 0x2000000
   2c8f4:	blcc	aa8fc <ftello64@plt+0xa6d80>
   2c8f8:			; <UNDEFINED> instruction: 0xf083e137
   2c8fc:			; <UNDEFINED> instruction: 0xf1060280
   2c900:	bcs	fef50c <ftello64@plt+0xfeb990>
   2c904:			; <UNDEFINED> instruction: 0x2c00d908
   2c908:	addshi	pc, r4, r0, asr #32
   2c90c:	bl	276114 <ftello64@plt+0x272598>
   2c910:	ldrtmi	r0, [r0], fp, lsl #19
   2c914:	strb	r2, [r5, r1, lsl #14]!
   2c918:			; <UNDEFINED> instruction: 0xf0039902
   2c91c:			; <UNDEFINED> instruction: 0xf1b8023f
   2c920:	b	10ae92c <ftello64@plt+0x10aadb0>
   2c924:	andls	r1, r2, #268435464	; 0x10000008
   2c928:	svclt	0x0018aa12
   2c92c:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
   2c930:	uadd16mi	fp, lr, r8
   2c934:	stccc	8, cr15, [ip], {2}
   2c938:	blls	261090 <ftello64@plt+0x25d514>
   2c93c:	svccs	0x000068df
   2c940:	adchi	pc, fp, r0
   2c944:			; <UNDEFINED> instruction: 0xf0402c00
   2c948:			; <UNDEFINED> instruction: 0x270080d5
   2c94c:			; <UNDEFINED> instruction: 0x463e44d9
   2c950:			; <UNDEFINED> instruction: 0xf003e7c8
   2c954:	bcs	ff02d4dc <ftello64@plt+0xff029960>
   2c958:	addshi	pc, r6, r0
   2c95c:	rscseq	pc, r0, #3
   2c960:			; <UNDEFINED> instruction: 0xf0002ae0
   2c964:			; <UNDEFINED> instruction: 0xf00380a2
   2c968:	bcs	ffc2d550 <ftello64@plt+0xffc299d4>
   2c96c:	adcshi	pc, r8, r0
   2c970:	rscseq	pc, ip, #3
   2c974:			; <UNDEFINED> instruction: 0xf0002af8
   2c978:			; <UNDEFINED> instruction: 0xf00380c8
   2c97c:	bcs	fff2d57c <ftello64@plt+0xfff29a00>
   2c980:	rschi	pc, r1, r0
   2c984:	movwls	fp, #332	; 0x14c
   2c988:	blmi	ff3be210 <ftello64@plt+0xff3ba694>
   2c98c:	rscscc	pc, pc, #79	; 0x4f
   2c990:	strcc	r2, [r4], #-257	; 0xfffffeff
   2c994:			; <UNDEFINED> instruction: 0xf7d6447b
   2c998:			; <UNDEFINED> instruction: 0xf109ee88
   2c99c:	strcs	r0, [r1, -r4, lsl #18]
   2c9a0:			; <UNDEFINED> instruction: 0xb3bce7a0
   2c9a4:	eorvc	r2, r2, ip, asr r2
   2c9a8:	vqdmulh.s<illegal width 8>	d2, d0, d13
   2c9ac:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   2c9b0:	blle	ae89c4 <ftello64@plt+0xae4e48>
   2c9b4:	blle	ff723928 <ftello64@plt+0xff71fdac>
   2c9b8:	blle	92392c <ftello64@plt+0x91fdb0>
   2c9bc:	smladeq	lr, ip, r5, r1
   2c9c0:			; <UNDEFINED> instruction: 0xf1092372
   2c9c4:	rsbvc	r0, r3, r2, lsl #18
   2c9c8:	strcc	r2, [r2], #-1792	; 0xfffff900
   2c9cc:	cmncs	r6, #36175872	; 0x2280000
   2c9d0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2c9d4:	strcs	r7, [r0, -r3, rrx]
   2c9d8:	str	r3, [r3, r2, lsl #8]
   2c9dc:			; <UNDEFINED> instruction: 0xf1092376
   2c9e0:	rsbvc	r0, r3, r2, lsl #18
   2c9e4:	strcc	r2, [r2], #-1792	; 0xfffff900
   2c9e8:	cmncs	lr, #124, 14	; 0x1f00000
   2c9ec:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2c9f0:	strcs	r7, [r0, -r3, rrx]
   2c9f4:	ldrb	r3, [r5, -r2, lsl #8]!
   2c9f8:			; <UNDEFINED> instruction: 0xf1092362
   2c9fc:	rsbvc	r0, r3, r2, lsl #18
   2ca00:	strcc	r2, [r2], #-1792	; 0xfffff900
   2ca04:	teqcs	r0, #28835840	; 0x1b80000
   2ca08:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2ca0c:	strcs	r7, [r0, -r3, rrx]
   2ca10:	strb	r3, [r7, -r2, lsl #8]!
   2ca14:	vqdmulh.s<illegal width 8>	d2, d0, d13
   2ca18:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   2ca1c:	andge	pc, r7, r3
   2ca20:	adcge	sl, r0, r0, lsr #1
   2ca24:	andge	sl, r7, r0, lsr #1
   2ca28:	streq	r0, [r7, -r7, lsl #14]
   2ca2c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2ca30:	ldrb	r2, [r7, -r0, lsl #14]
   2ca34:			; <UNDEFINED> instruction: 0xf0002e00
   2ca38:			; <UNDEFINED> instruction: 0xf8df8090
   2ca3c:	bl	14d474 <ftello64@plt+0x1498f8>
   2ca40:	svcge	0x000f0686
   2ca44:	andslt	pc, r4, sp, asr #17
   2ca48:			; <UNDEFINED> instruction: 0x46d344f8
   2ca4c:			; <UNDEFINED> instruction: 0xf81746aa
   2ca50:	strtmi	r5, [r0], -r1, lsl #22
   2ca54:	strcc	r4, [r4], #-1603	; 0xfffff9bd
   2ca58:	rscscc	pc, pc, #79	; 0x4f
   2ca5c:	strls	r2, [r0, #-257]	; 0xfffffeff
   2ca60:	mcr	7, 1, pc, cr2, cr6, {6}	; <UNPREDICTABLE>
   2ca64:	ldrhle	r4, [r2, #36]!	; 0x24
   2ca68:			; <UNDEFINED> instruction: 0x46da4655
   2ca6c:			; <UNDEFINED> instruction: 0xf8dd782b
   2ca70:	movwls	fp, #20
   2ca74:	blmi	fe57e33c <ftello64@plt+0xfe57a7c0>
   2ca78:	rscscc	pc, pc, #79	; 0x4f
   2ca7c:	ldfnes	f2, [r4, #-4]!
   2ca80:			; <UNDEFINED> instruction: 0xf7d6447b
   2ca84:	smlald	lr, r1, r2, lr
   2ca88:	strbmi	r2, [r7], -r1, lsl #12
   2ca8c:	eorscc	pc, ip, sp, lsl #17
   2ca90:			; <UNDEFINED> instruction: 0xf00346b0
   2ca94:	movwls	r0, #8991	; 0x231f
   2ca98:	blls	2a6730 <ftello64@plt+0x2a2bb4>
   2ca9c:	stfcsd	f3, [r0], {123}	; 0x7b
   2caa0:	strcs	sp, [r0], -r6, asr #2
   2caa4:	ssatmi	r4, #17, r9, asr #9
   2caa8:			; <UNDEFINED> instruction: 0x4647e71c
   2caac:	eorscc	pc, ip, sp, lsl #17
   2cab0:			; <UNDEFINED> instruction: 0xf0032601
   2cab4:			; <UNDEFINED> instruction: 0xf04f030f
   2cab8:	movwls	r0, #10242	; 0x2802
   2cabc:	bls	e670c <ftello64@plt+0xe2b90>
   2cac0:	orreq	pc, r0, #-2147483608	; 0x80000028
   2cac4:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   2cac8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2cacc:	stccs	6, cr4, [r0], {94}	; 0x5e
   2cad0:	adchi	pc, pc, r0
   2cad4:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   2cad8:	blcs	aaaf0 <ftello64@plt+0xa6f74>
   2cadc:	str	r4, [r1, -r7, asr #12]
   2cae0:			; <UNDEFINED> instruction: 0xf88d4647
   2cae4:			; <UNDEFINED> instruction: 0x2601303c
   2cae8:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   2caec:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2caf0:	ldrbt	r9, [r7], r2, lsl #6
   2caf4:	bge	3fdb94 <ftello64@plt+0x3fa018>
   2caf8:			; <UNDEFINED> instruction: 0xf8121e63
   2cafc:			; <UNDEFINED> instruction: 0xf8031b01
   2cb00:	addsmi	r1, lr, #1, 30
   2cb04:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   2cb08:			; <UNDEFINED> instruction: 0x4647e71f
   2cb0c:	eorscc	pc, ip, sp, lsl #17
   2cb10:			; <UNDEFINED> instruction: 0xf0032601
   2cb14:			; <UNDEFINED> instruction: 0xf04f0303
   2cb18:	movwls	r0, #10244	; 0x2804
   2cb1c:	b	14266ac <ftello64@plt+0x1422b30>
   2cb20:			; <UNDEFINED> instruction: 0x2c000b8b
   2cb24:	strcs	sp, [r0, -pc, ror #2]
   2cb28:			; <UNDEFINED> instruction: 0x463e44d9
   2cb2c:			; <UNDEFINED> instruction: 0xe6d946b8
   2cb30:	bge	3fdbd0 <ftello64@plt+0x3fa054>
   2cb34:			; <UNDEFINED> instruction: 0xf8121e63
   2cb38:			; <UNDEFINED> instruction: 0xf8031b01
   2cb3c:	adcsmi	r1, r3, #1, 30
   2cb40:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   2cb44:	strbmi	lr, [r7], -sp, lsr #15
   2cb48:	eorscc	pc, ip, sp, lsl #17
   2cb4c:			; <UNDEFINED> instruction: 0xf0032601
   2cb50:			; <UNDEFINED> instruction: 0xf04f0301
   2cb54:	movwls	r0, #10245	; 0x2805
   2cb58:	strtmi	lr, [r6], -r4, asr #13
   2cb5c:	strcs	lr, [r0, -r9, lsl #15]
   2cb60:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   2cb64:			; <UNDEFINED> instruction: 0xe6bd463c
   2cb68:	movwls	r1, #3168	; 0xc60
   2cb6c:	rscscc	pc, pc, #79	; 0x4f
   2cb70:	tstcs	r1, r7, asr fp
   2cb74:			; <UNDEFINED> instruction: 0xf1091cc4
   2cb78:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
   2cb7c:			; <UNDEFINED> instruction: 0xf7d62700
   2cb80:	ssat	lr, #16, r4, lsl #27
   2cb84:			; <UNDEFINED> instruction: 0x26004f53
   2cb88:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   2cb8c:	eorvc	r4, r6, pc, ror r4
   2cb90:			; <UNDEFINED> instruction: 0x463944f8
   2cb94:	ldrdeq	pc, [r0], -r8
   2cb98:	stc	7, cr15, [r0], {214}	; 0xd6
   2cb9c:	strmi	r1, [r5], -r3, asr #24
   2cba0:	blls	120d40 <ftello64@plt+0x11d1c4>
   2cba4:	strls	r1, [sp], #-2788	; 0xfffff51c
   2cba8:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
   2cbac:	andls	r0, lr, r8, lsl r1
   2cbb0:	svcne	0x0010ebb3
   2cbb4:			; <UNDEFINED> instruction: 0xf7d6d171
   2cbb8:	bge	3e72b8 <ftello64@plt+0x3e373c>
   2cbbc:	andls	sl, r0, #12, 22	; 0x3000
   2cbc0:	bge	396ff4 <ftello64@plt+0x393478>
   2cbc4:	strtmi	r4, [r8], -r4, lsl #12
   2cbc8:			; <UNDEFINED> instruction: 0xf7d6940c
   2cbcc:	andcc	lr, r1, r4, lsl sl
   2cbd0:	blmi	10e10a0 <ftello64@plt+0x10dd524>
   2cbd4:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2cbd8:	eorsle	r2, r4, r0, lsl #16
   2cbdc:	andcs	r4, r1, #64, 22	; 0x10000
   2cbe0:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
   2cbe4:			; <UNDEFINED> instruction: 0xf7d6615a
   2cbe8:	strtmi	lr, [r0], -r2, lsl #22
   2cbec:	b	fffeab4c <ftello64@plt+0xfffe6fd0>
   2cbf0:	ldmib	sp, {r2, r9, fp, ip, pc}^
   2cbf4:	movwcs	r1, #6
   2cbf8:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   2cbfc:	strtmi	r9, [r8], -r3
   2cc00:	ldmib	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cc04:	strls	lr, [r5, #-1616]	; 0xfffff9b0
   2cc08:	streq	lr, [fp, -r4, lsl #22]
   2cc0c:	bpl	468474 <ftello64@plt+0x4648f8>
   2cc10:	ldrtmi	sl, [r8], pc, lsl #28
   2cc14:	blvc	aac74 <ftello64@plt+0xa70f8>
   2cc18:	strtmi	r4, [fp], -r0, lsr #12
   2cc1c:			; <UNDEFINED> instruction: 0xf04f3404
   2cc20:	strdcs	r3, [r1, -pc]
   2cc24:			; <UNDEFINED> instruction: 0xf7d69700
   2cc28:	strbmi	lr, [r4, #-3392]	; 0xfffff2c0
   2cc2c:	stflsd	f5, [r5, #-968]	; 0xfffffc38
   2cc30:			; <UNDEFINED> instruction: 0x4627e779
   2cc34:	ldrb	r4, [r5], -r0, lsr #13
   2cc38:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
   2cc3c:	andsvc	r9, lr, r3, lsl #8
   2cc40:	b	ff56aba0 <ftello64@plt+0xff567024>
   2cc44:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2cc48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2cc4c:	b	ffceabac <ftello64@plt+0xffce7030>
   2cc50:			; <UNDEFINED> instruction: 0xf7d64606
   2cc54:			; <UNDEFINED> instruction: 0xf8d8ed18
   2cc58:	andls	r2, r2, #0
   2cc5c:			; <UNDEFINED> instruction: 0xf7d66800
   2cc60:	bls	e7d10 <ftello64@plt+0xe4194>
   2cc64:			; <UNDEFINED> instruction: 0x46034639
   2cc68:			; <UNDEFINED> instruction: 0xf0024630
   2cc6c:			; <UNDEFINED> instruction: 0xe7b5fd71
   2cc70:	andcs	r4, r1, #59768832	; 0x3900000
   2cc74:	ldrdeq	pc, [r0], -r8
   2cc78:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   2cc7c:			; <UNDEFINED> instruction: 0xf7d69803
   2cc80:	blmi	6a7760 <ftello64@plt+0x6a3be4>
   2cc84:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   2cc88:	ldrdne	lr, [r6], -sp
   2cc8c:			; <UNDEFINED> instruction: 0xf7ff691b
   2cc90:	mulls	r3, r1, sp
   2cc94:			; <UNDEFINED> instruction: 0xf7d6e608
   2cc98:	bmi	567838 <ftello64@plt+0x563cbc>
   2cc9c:	orrcs	pc, r3, r0, asr #4
   2cca0:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   2cca4:			; <UNDEFINED> instruction: 0xf0024478
   2cca8:	svclt	0x0000ff03
   2ccac:	ldrdeq	r9, [r2], -r0
   2ccb0:	andeq	r8, r2, ip, asr #7
   2ccb4:	andeq	r0, r0, r8, lsl #8
   2ccb8:	andeq	r1, r1, r0, lsl r5
   2ccbc:	strdeq	r8, [r2], -r0
   2ccc0:	andeq	r1, r1, r6, lsr #8
   2ccc4:	andeq	r1, r1, ip, ror #6
   2ccc8:			; <UNDEFINED> instruction: 0x000112b8
   2cccc:	andeq	r1, r1, r0, lsl #5
   2ccd0:			; <UNDEFINED> instruction: 0x000146b6
   2ccd4:	muleq	r1, r0, r5
   2ccd8:	andeq	r8, r2, ip, asr r6
   2ccdc:	andeq	r9, r2, r0, asr #7
   2cce0:			; <UNDEFINED> instruction: 0x000293b2
   2cce4:	andeq	r4, r1, r6, lsl #12
   2cce8:	andeq	r9, r2, lr, lsl #6
   2ccec:	andeq	r4, r1, lr, lsl #12
   2ccf0:	muleq	r1, r4, r5
   2ccf4:			; <UNDEFINED> instruction: 0x4604b570
   2ccf8:	subsle	r2, r4, r0, lsl #16
   2ccfc:			; <UNDEFINED> instruction: 0xf7d64620
   2cd00:	stmdacs	r3, {r4, r5, r6, sl, fp, sp, lr, pc}
   2cd04:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
   2cd08:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
   2cd0c:	andcs	r4, r0, #1081344	; 0x108000
   2cd10:	ldrmi	r4, [r0], -r2, asr #22
   2cd14:	cfstrdmi	mvd4, [r2], {121}	; 0x79
   2cd18:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   2cd1c:	stmib	r3, {r2, r3, sp, lr}^
   2cd20:	lfmlt	f2, 2, [r0, #-12]!
   2cd24:	andcs	r4, r3, #1032192	; 0xfc000
   2cd28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2cd2c:			; <UNDEFINED> instruction: 0xf888f7ff
   2cd30:	mvnle	r2, r0, lsl #16
   2cd34:	blcs	180b0c8 <ftello64@plt+0x180754c>
   2cd38:	blcs	b9c9a0 <ftello64@plt+0xb98e24>
   2cd3c:	stclne	15, cr11, [r5], #72	; 0x48
   2cd40:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
   2cd44:	rscle	r2, r1, r0, lsl #22
   2cd48:			; <UNDEFINED> instruction: 0x46284937
   2cd4c:			; <UNDEFINED> instruction: 0xf7ff4479
   2cd50:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
   2cd54:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
   2cd58:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2cd5c:			; <UNDEFINED> instruction: 0xf80ef7ff
   2cd60:	sbcsle	r2, r3, r0, lsl #16
   2cd64:			; <UNDEFINED> instruction: 0x46284932
   2cd68:			; <UNDEFINED> instruction: 0xf7ff4479
   2cd6c:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   2cd70:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
   2cd74:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2cd78:			; <UNDEFINED> instruction: 0xf800f7ff
   2cd7c:	sbcle	r2, r5, r0, lsl #16
   2cd80:	strtmi	r4, [r8], -sp, lsr #18
   2cd84:			; <UNDEFINED> instruction: 0xf7fe4479
   2cd88:	stmiblt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2cd8c:	strcs	r4, [r0], #-2603	; 0xfffff5d5
   2cd90:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
   2cd94:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
   2cd98:			; <UNDEFINED> instruction: 0x4620447b
   2cd9c:	andsvs	r4, r1, r9, ror r4
   2cda0:	strpl	lr, [r3], #-2499	; 0xfffff63d
   2cda4:	andcs	fp, lr, r0, ror sp
   2cda8:	stc	7, cr15, [r4, #856]!	; 0x358
   2cdac:	str	r4, [r5, r4, lsl #12]!
   2cdb0:	strtmi	r4, [r8], -r5, lsr #28
   2cdb4:			; <UNDEFINED> instruction: 0x4631447e
   2cdb8:			; <UNDEFINED> instruction: 0xffe0f7fe
   2cdbc:	rscle	r2, r5, r0, lsl #16
   2cdc0:			; <UNDEFINED> instruction: 0x46204631
   2cdc4:	bl	1aead24 <ftello64@plt+0x1ae71a8>
   2cdc8:	strmi	r1, [r5], -r2, asr #24
   2cdcc:			; <UNDEFINED> instruction: 0xf7d6d015
   2cdd0:	strtmi	lr, [r1], -sl, lsl #18
   2cdd4:			; <UNDEFINED> instruction: 0xf7d64630
   2cdd8:	mcrrne	11, 6, lr, r3, cr2
   2cddc:	andsle	r4, r3, r5, lsl #12
   2cde0:	stmdb	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cde4:	blmi	6bf650 <ftello64@plt+0x6bbad4>
   2cde8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   2cdec:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   2cdf0:	andsvs	r4, r4, r8, lsl #12
   2cdf4:	strne	lr, [r3, #-2499]	; 0xfffff63d
   2cdf8:			; <UNDEFINED> instruction: 0x4620bd70
   2cdfc:	andcs	r4, r0, #51380224	; 0x3100000
   2ce00:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   2ce04:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   2ce08:			; <UNDEFINED> instruction: 0x46214630
   2ce0c:			; <UNDEFINED> instruction: 0xf7ff2200
   2ce10:			; <UNDEFINED> instruction: 0x4628fc71
   2ce14:	svclt	0x0000bd70
   2ce18:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2ce1c:	andeq	r9, r2, ip, ror r2
   2ce20:	andeq	r4, r1, r6, ror #10
   2ce24:	andeq	r4, r1, r2, asr r5
   2ce28:	andeq	r4, r1, r8, lsr r5
   2ce2c:	andeq	r4, r1, r2, lsr r5
   2ce30:	andeq	r4, r1, r8, lsr #10
   2ce34:	andeq	r4, r1, r2, lsr #10
   2ce38:	andeq	r4, r1, r4, lsr #10
   2ce3c:	andeq	r8, r2, r8, asr r4
   2ce40:	strdeq	r9, [r2], -ip
   2ce44:	andeq	r4, r1, r0, lsl #7
   2ce48:	andeq	r4, r1, r8, ror #6
   2ce4c:	andeq	r8, r2, r2, lsl #8
   2ce50:	andeq	r9, r2, r6, lsr #3
   2ce54:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2ce58:			; <UNDEFINED> instruction: 0x47706818
   2ce5c:	muleq	r2, r6, r3
   2ce60:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2ce64:			; <UNDEFINED> instruction: 0x477068d8
   2ce68:	andeq	r9, r2, r2, lsr r1
   2ce6c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   2ce70:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
   2ce74:	push	{r0, r3, r4, r5, r6, sl, lr}
   2ce78:	strdlt	r4, [sl], r0
   2ce7c:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
   2ce80:	andls	r6, r9, #1179648	; 0x120000
   2ce84:	andeq	pc, r0, #79	; 0x4f
   2ce88:	cmnle	r1, r0, lsl #28
   2ce8c:	ldmdbvs	r8, {r2, r9, sl, lr}
   2ce90:	teqle	r7, r0, lsl #16
   2ce94:	blcs	4af28 <ftello64@plt+0x473ac>
   2ce98:	addshi	pc, sp, r0
   2ce9c:	ldreq	r4, [r9], -r2, lsr #12
   2cea0:	svccc	0x0001f812
   2cea4:	andcc	fp, r1, r4, asr pc
   2cea8:	blcs	38eb8 <ftello64@plt+0x3533c>
   2ceac:	strdcc	sp, [r1], -r7
   2ceb0:	stmda	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ceb4:	strmi	r7, [r5], -r3, lsr #16
   2ceb8:			; <UNDEFINED> instruction: 0xb1ab4602
   2cebc:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
   2cec0:			; <UNDEFINED> instruction: 0xf802bfa8
   2cec4:	ble	2fbad0 <ftello64@plt+0x2f7f54>
   2cec8:	ldmibeq	fp, {r4, r9, sl, lr}
   2cecc:	teqeq	pc, r1	; <UNPREDICTABLE>
   2ced0:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   2ced4:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   2ced8:	blcc	eaee0 <ftello64@plt+0xe7364>
   2cedc:			; <UNDEFINED> instruction: 0x46027051
   2cee0:	svccc	0x0001f814
   2cee4:	mvnle	r2, r0, lsl #22
   2cee8:	andsvc	r2, r3, r0, lsl #6
   2ceec:	blmi	fff7f4 <ftello64@plt+0xffbc78>
   2cef0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cef4:	blls	286f64 <ftello64@plt+0x2833e8>
   2cef8:	cmnle	r1, sl, asr r0
   2cefc:	andlt	r4, sl, r8, lsr #12
   2cf00:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2cf04:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2cf08:	ldrbtmi	r4, [r8], #3387	; 0xd3b
   2cf0c:			; <UNDEFINED> instruction: 0xf8d8447d
   2cf10:	strtmi	r1, [r8], -r0
   2cf14:	b	ff0eae74 <ftello64@plt+0xff0e72f8>
   2cf18:	strmi	r1, [r7], -r2, asr #24
   2cf1c:	stmdavc	r3!, {r4, r6, ip, lr, pc}
   2cf20:	blcs	3e7b0 <ftello64@plt+0x3ac34>
   2cf24:			; <UNDEFINED> instruction: 0x061bd059
   2cf28:	svccc	0x0001f812
   2cf2c:			; <UNDEFINED> instruction: 0x3601bf54
   2cf30:	blcs	3a750 <ftello64@plt+0x36bd4>
   2cf34:	ldfnep	f5, [r0], #-988	; 0xfffffc24
   2cf38:	svc	0x00fcf7d5
   2cf3c:	strmi	r9, [r5], -r5, lsl #8
   2cf40:			; <UNDEFINED> instruction: 0xf7d64620
   2cf44:	bge	267c84 <ftello64@plt+0x264108>
   2cf48:	andls	sl, r0, #6144	; 0x1800
   2cf4c:	bge	217368 <ftello64@plt+0x2137ec>
   2cf50:	strmi	r9, [r4], r6, lsl #10
   2cf54:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2cf58:			; <UNDEFINED> instruction: 0xf7d6c607
   2cf5c:	andcc	lr, r1, ip, asr #16
   2cf60:	blls	1e0f90 <ftello64@plt+0x1dd414>
   2cf64:	andsvc	r2, sl, r0, lsl #4
   2cf68:			; <UNDEFINED> instruction: 0xf7d64638
   2cf6c:			; <UNDEFINED> instruction: 0xe7bde83c
   2cf70:	ldc	7, cr15, [lr], {214}	; 0xd6
   2cf74:	ldr	r4, [r9, r5, lsl #12]!
   2cf78:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   2cf7c:			; <UNDEFINED> instruction: 0xb1406998
   2cf80:			; <UNDEFINED> instruction: 0x46214b1f
   2cf84:	andcs	r4, r1, #40, 12	; 0x2800000
   2cf88:	orrsvs	r4, sl, fp, ror r4
   2cf8c:	b	26aeec <ftello64@plt+0x267370>
   2cf90:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2cf94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2cf98:	stmdb	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf9c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   2cfa0:	tstls	r3, r9, lsl r8
   2cfa4:			; <UNDEFINED> instruction: 0xf7d64606
   2cfa8:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   2cfac:	b	fe0eaf0c <ftello64@plt+0xfe0e7390>
   2cfb0:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
   2cfb4:			; <UNDEFINED> instruction: 0x4603447a
   2cfb8:			; <UNDEFINED> instruction: 0xf0024630
   2cfbc:	ldrb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
   2cfc0:			; <UNDEFINED> instruction: 0xf8d84628
   2cfc4:	andcs	r1, r1, #0
   2cfc8:	blx	fe56afce <ftello64@plt+0xfe567452>
   2cfcc:			; <UNDEFINED> instruction: 0xf7ff4620
   2cfd0:	strmi	pc, [r5], -sp, asr #30
   2cfd4:	andcs	lr, r1, sl, lsl #15
   2cfd8:	ldrmi	lr, [lr], -sl, ror #14
   2cfdc:	str	r2, [fp, r1]!
   2cfe0:	stmdb	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cfe4:	andeq	r9, r2, r2, lsr #2
   2cfe8:	andeq	r7, r2, ip, lsr #26
   2cfec:	andeq	r0, r0, r8, lsl #8
   2cff0:			; <UNDEFINED> instruction: 0x00027cb0
   2cff4:	andeq	r8, r2, r2, ror #5
   2cff8:	andeq	r4, r1, r0, lsl r2
   2cffc:	andeq	r9, r2, sl, lsl r0
   2d000:	andeq	r9, r2, ip
   2d004:			; <UNDEFINED> instruction: 0x000142ba
   2d008:	andeq	r8, r2, lr, asr #4
   2d00c:	andeq	r4, r1, r8, ror #2
   2d010:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   2d014:			; <UNDEFINED> instruction: 0xf7ff691b
   2d018:	svclt	0x0000bbcd
   2d01c:	andeq	r8, r2, r2, lsl #31
   2d020:	blt	eeaf80 <ftello64@plt+0xee7404>
   2d024:	svclt	0x00e4f7d5
   2d028:	svclt	0x00daf7d5
   2d02c:			; <UNDEFINED> instruction: 0x4604b570
   2d030:			; <UNDEFINED> instruction: 0xf4106880
   2d034:	tstle	r1, r0, lsl #6
   2d038:	vst2.8	{d22-d23}, [r0 :128], r2
   2d03c:	mvnvs	r4, r0
   2d040:	stmib	r4, {r5, r7, sp, lr}^
   2d044:	rscvs	r3, r3, r8, lsl #6
   2d048:	stmib	r4, {r1, r4, fp, sp, lr}^
   2d04c:	bcs	39c7c <ftello64@plt+0x36100>
   2d050:	movwcc	lr, #51652	; 0xc9c4
   2d054:	movwcs	sp, #2939	; 0xb7b
   2d058:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
   2d05c:	blcs	473f0 <ftello64@plt+0x43874>
   2d060:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   2d064:	mvnlt	r4, lr, lsl #12
   2d068:			; <UNDEFINED> instruction: 0x46151d99
   2d06c:	andeq	pc, r5, #79	; 0x4f
   2d070:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
   2d074:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
   2d078:	ldclne	0, cr13, [r8], {82}	; 0x52
   2d07c:			; <UNDEFINED> instruction: 0xf113d06e
   2d080:	rsbsle	r0, fp, ip, lsl #30
   2d084:			; <UNDEFINED> instruction: 0xf0001dd9
   2d088:			; <UNDEFINED> instruction: 0xf1138089
   2d08c:			; <UNDEFINED> instruction: 0xf0000f0a
   2d090:	movwcc	r8, #45205	; 0xb095
   2d094:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
   2d098:	ldrbtmi	r2, [r9], #-0
   2d09c:	stmia	sl, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d0a0:	eor	r4, r7, r3, lsl #12
   2d0a4:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
   2d0a8:	ldclne	0, cr13, [lr], {85}	; 0x55
   2d0ac:	andeq	pc, r5, #79	; 0x4f
   2d0b0:			; <UNDEFINED> instruction: 0xf113d05b
   2d0b4:	rsble	r0, r8, ip, lsl #30
   2d0b8:			; <UNDEFINED> instruction: 0xd0761d98
   2d0bc:			; <UNDEFINED> instruction: 0xf0001dd9
   2d0c0:			; <UNDEFINED> instruction: 0xf1138084
   2d0c4:	eorsle	r0, r9, r8, lsl #30
   2d0c8:	svceq	0x0009f113
   2d0cc:	addshi	pc, r1, r0
   2d0d0:			; <UNDEFINED> instruction: 0xf000330b
   2d0d4:	stmdbmi	ip, {r0, r1, r7, pc}^
   2d0d8:	ldrbtmi	r2, [r9], #-0
   2d0dc:	stmia	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d0e0:			; <UNDEFINED> instruction: 0xf0024629
   2d0e4:	and	pc, fp, r7, ror #22
   2d0e8:	andcs	r4, r0, r8, asr #18
   2d0ec:			; <UNDEFINED> instruction: 0xf7d64479
   2d0f0:	strmi	lr, [r3], -r2, lsr #17
   2d0f4:	ldrtmi	r4, [r1], -r6, asr #16
   2d0f8:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
   2d0fc:	blx	16e910e <ftello64@plt+0x16e5592>
   2d100:	blcs	87494 <ftello64@plt+0x83918>
   2d104:	movwcs	fp, #3844	; 0xf04
   2d108:	adcle	r6, r4, r3, ror #1
   2d10c:			; <UNDEFINED> instruction: 0xf7d62002
   2d110:	stmdbmi	r0, {r3, r4, r5, r9, fp, sp, lr, pc}^
   2d114:	ldrbtmi	r2, [r9], #-0
   2d118:	stm	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d11c:	strb	r4, [r9, r3, lsl #12]!
   2d120:	andcs	r4, r0, sp, lsr r9
   2d124:			; <UNDEFINED> instruction: 0xf7d64479
   2d128:	strmi	lr, [r3], -r6, lsl #17
   2d12c:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d130:	ldrbtmi	r2, [r9], #-0
   2d134:	ldmda	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d138:	ldrb	r4, [fp, r3, lsl #12]
   2d13c:	andcs	r4, r0, r8, lsr r9
   2d140:			; <UNDEFINED> instruction: 0xf7d64479
   2d144:			; <UNDEFINED> instruction: 0x4629e878
   2d148:	blx	d6915a <ftello64@plt+0xd655de>
   2d14c:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2d150:			; <UNDEFINED> instruction: 0xf0024478
   2d154:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
   2d158:			; <UNDEFINED> instruction: 0xe7a6447d
   2d15c:	andcs	r4, r0, r3, lsr r9
   2d160:			; <UNDEFINED> instruction: 0xf7d64479
   2d164:	strmi	lr, [r3], -r8, ror #16
   2d168:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2d16c:	ldrbtmi	r2, [r9], #-0
   2d170:	stmda	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d174:			; <UNDEFINED> instruction: 0xf0024629
   2d178:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
   2d17c:	andcs	r4, r0, sp, lsr #18
   2d180:			; <UNDEFINED> instruction: 0xf7d64479
   2d184:			; <UNDEFINED> instruction: 0x4603e858
   2d188:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2d18c:	ldrbtmi	r2, [r9], #-0
   2d190:	ldmda	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d194:			; <UNDEFINED> instruction: 0xf0024629
   2d198:	ldr	pc, [r1, sp, lsl #22]!
   2d19c:	andcs	r4, r0, r7, lsr #18
   2d1a0:			; <UNDEFINED> instruction: 0xf7d64479
   2d1a4:	strmi	lr, [r3], -r8, asr #16
   2d1a8:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   2d1ac:	ldrbtmi	r2, [r9], #-0
   2d1b0:	stmda	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d1b4:			; <UNDEFINED> instruction: 0xf0024629
   2d1b8:			; <UNDEFINED> instruction: 0xe7a1fafd
   2d1bc:	andcs	r4, r0, r1, lsr #18
   2d1c0:			; <UNDEFINED> instruction: 0xf7d64479
   2d1c4:			; <UNDEFINED> instruction: 0x4603e838
   2d1c8:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2d1cc:	ldrbtmi	r2, [r9], #-0
   2d1d0:	ldmda	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d1d4:			; <UNDEFINED> instruction: 0xf0024629
   2d1d8:	ldr	pc, [r1, sp, ror #21]
   2d1dc:	andcs	r4, r0, fp, lsl r9
   2d1e0:			; <UNDEFINED> instruction: 0xf7d64479
   2d1e4:	strmi	lr, [r1], -r8, lsr #16
   2d1e8:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2d1ec:	blx	ff8e91fc <ftello64@plt+0xff8e5680>
   2d1f0:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   2d1f4:	ldrbtmi	r2, [r9], #-0
   2d1f8:	ldmda	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d1fc:			; <UNDEFINED> instruction: 0xf0024629
   2d200:			; <UNDEFINED> instruction: 0xe77dfad9
   2d204:	strdeq	r4, [r1], -sl
   2d208:			; <UNDEFINED> instruction: 0x000143be
   2d20c:	andeq	r4, r1, ip, lsl r2
   2d210:	andeq	r4, r1, sl, lsr #5
   2d214:	andeq	r4, r1, sl, lsl #4
   2d218:	andeq	r4, r1, r8, lsl #4
   2d21c:	andeq	ip, r0, lr, lsr #14
   2d220:	andeq	r4, r1, r8, lsl #6
   2d224:	muleq	r1, r8, r1
   2d228:	andeq	r4, r1, r8, lsl #3
   2d22c:	andeq	r4, r1, r0, ror #3
   2d230:	andeq	r4, r1, r2, asr #4
   2d234:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   2d238:	andeq	r4, r1, sl, asr #4
   2d23c:	andeq	r4, r1, r8, asr #3
   2d240:	andeq	r4, r1, r2, asr r2
   2d244:			; <UNDEFINED> instruction: 0x000141b8
   2d248:	andeq	r4, r1, lr, asr r2
   2d24c:	andeq	r4, r1, r8, lsr #5
   2d250:	andeq	sp, r0, lr, lsl r9
   2d254:	andeq	r4, r1, r2, ror r2
   2d258:	svceq	0x0010f011
   2d25c:	tsteq	r7, r1	; <UNPREDICTABLE>
   2d260:	mvnsmi	lr, sp, lsr #18
   2d264:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
   2d268:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
   2d26c:	ldrmi	r4, [r4], -r6, lsl #12
   2d270:	andle	r6, r8, r1, asr #2
   2d274:	andsle	r2, fp, r4, lsl #18
   2d278:	svclt	0x001c2901
   2d27c:	andcs	r6, r1, r2, lsl #3
   2d280:	pop	{r0, ip, lr, pc}
   2d284:			; <UNDEFINED> instruction: 0xf7d681f0
   2d288:	strdcs	lr, [r0, -lr]
   2d28c:			; <UNDEFINED> instruction: 0x4605463a
   2d290:	eorvs	r4, r9, r0, lsr #12
   2d294:	mrc	7, 6, APSR_nzcv, cr0, cr5, {6}
   2d298:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
   2d29c:	movwcc	r3, #15105	; 0x3b01
   2d2a0:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
   2d2a4:	eorle	r2, r9, r2, lsr #22
   2d2a8:			; <UNDEFINED> instruction: 0x200061b0
   2d2ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2d2b0:			; <UNDEFINED> instruction: 0x06297815
   2d2b4:			; <UNDEFINED> instruction: 0xf7d6d40b
   2d2b8:	stmdavs	r1, {r2, r3, r6, r8, fp, sp, lr, pc}
   2d2bc:			; <UNDEFINED> instruction: 0xf814e003
   2d2c0:	strteq	r5, [sl], -r1, lsl #30
   2d2c4:			; <UNDEFINED> instruction: 0xf831d403
   2d2c8:	ldreq	r3, [fp], #21
   2d2cc:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
   2d2d0:			; <UNDEFINED> instruction: 0xf7d6d01a
   2d2d4:	strcs	lr, [r0, #-2520]	; 0xfffff628
   2d2d8:			; <UNDEFINED> instruction: 0x4629463a
   2d2dc:	strtmi	r4, [r0], -r0, lsl #13
   2d2e0:	andpl	pc, r0, r8, asr #17
   2d2e4:	ldmdb	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d2e8:			; <UNDEFINED> instruction: 0x300161b0
   2d2ec:	strtmi	sp, [r8], -r2
   2d2f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2d2f4:	ldrdcc	pc, [r0], -r8
   2d2f8:	mvnsle	r2, r2, lsr #22
   2d2fc:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
   2d300:	rscscc	pc, pc, pc, asr #32
   2d304:			; <UNDEFINED> instruction: 0xe7bc6133
   2d308:			; <UNDEFINED> instruction: 0xf06f2200
   2d30c:			; <UNDEFINED> instruction: 0xf04f030b
   2d310:	ldrshvs	r3, [r2, pc]!
   2d314:	pop	{r0, r1, r4, r5, r8, sp, lr}
   2d318:	svclt	0x000081f0
   2d31c:	bmi	99a35c <ftello64@plt+0x9967e0>
   2d320:	ldrbmi	lr, [r0, sp, lsr #18]!
   2d324:	blmi	959538 <ftello64@plt+0x9559bc>
   2d328:	cfstrsls	mvf4, [fp], {122}	; 0x7a
   2d32c:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   2d330:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   2d334:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
   2d338:			; <UNDEFINED> instruction: 0xf04f9301
   2d33c:	tstlt	ip, #0, 6
   2d340:	svcmi	0x001fab0c
   2d344:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   2d348:	ldrbtmi	r4, [pc], #-1664	; 2d350 <ftello64@plt+0x297d4>
   2d34c:	ldrmi	r2, [sp], -r0, lsl #12
   2d350:	and	r9, fp, r0, lsl #6
   2d354:	strbmi	r4, [r8], -r1, lsr #12
   2d358:			; <UNDEFINED> instruction: 0x46204798
   2d35c:			; <UNDEFINED> instruction: 0xf7d63504
   2d360:	strls	lr, [r0, #-2368]	; 0xfffff6c0
   2d364:	stcmi	8, cr15, [r4], {85}	; 0x55
   2d368:	cmnlt	ip, r6, lsl #8
   2d36c:	blcs	47460 <ftello64@plt+0x438e4>
   2d370:			; <UNDEFINED> instruction: 0xf1b8d1f0
   2d374:	andsle	r0, r5, r0, lsl #30
   2d378:			; <UNDEFINED> instruction: 0xf85a4b12
   2d37c:	ldmdavs	r9, {r0, r1, ip, sp}
   2d380:			; <UNDEFINED> instruction: 0xf7d64620
   2d384:			; <UNDEFINED> instruction: 0xe7e8eb9e
   2d388:	blmi	2ffbcc <ftello64@plt+0x2fc050>
   2d38c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d390:	blls	87400 <ftello64@plt+0x83884>
   2d394:	qaddle	r4, sl, sl
   2d398:	andlt	r4, r3, r0, lsr r6
   2d39c:			; <UNDEFINED> instruction: 0x47f0e8bd
   2d3a0:	ldrbmi	fp, [r0, -r3]!
   2d3a4:			; <UNDEFINED> instruction: 0xf85a4b09
   2d3a8:	ldmdavs	r9, {r0, r1, ip, sp}
   2d3ac:			; <UNDEFINED> instruction: 0xf7d5e7e8
   2d3b0:	svclt	0x0000ef5a
   2d3b4:	andeq	r7, r2, r8, ror r8
   2d3b8:	andeq	r0, r0, r8, lsl #8
   2d3bc:	andeq	r7, r2, lr, ror #16
   2d3c0:	andeq	r8, r2, r6, ror #24
   2d3c4:	andeq	r0, r0, r8, lsl r4
   2d3c8:	andeq	r7, r2, r4, lsl r8
   2d3cc:	andeq	r0, r0, r8, lsr r4
   2d3d0:	bmi	2bfffc <ftello64@plt+0x2bc480>
   2d3d4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2d3d8:	tstlt	r3, fp, lsl r8
   2d3dc:	tstcs	r0, r1
   2d3e0:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
   2d3e4:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   2d3e8:			; <UNDEFINED> instruction: 0xf7d56818
   2d3ec:	blmi	19cd78 <ftello64@plt+0x1991fc>
   2d3f0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d3f4:	mrclt	7, 2, APSR_nzcv, cr12, cr5, {6}
   2d3f8:	ldrdeq	r8, [r2], -ip
   2d3fc:	andeq	r7, r2, sl, asr #15
   2d400:	andeq	r0, r0, r8, lsr r4
   2d404:	andeq	r0, r0, r8, lsl r4
   2d408:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2d40c:			; <UNDEFINED> instruction: 0x47706018
   2d410:	andeq	r8, r2, r6, lsr #23
   2d414:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
   2d418:			; <UNDEFINED> instruction: 0x4604447b
   2d41c:	tstlt	fp, fp, asr r8
   2d420:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
   2d424:	andeq	pc, sl, r4, lsr #3
   2d428:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
   2d42c:			; <UNDEFINED> instruction: 0xf000e8df
   2d430:			; <UNDEFINED> instruction: 0x1c101928
   2d434:	eorne	r2, r5, pc, lsl r2
   2d438:	andsne	r1, r0, r0, lsl r0
   2d43c:	andsne	r1, r0, r0, lsl r0
   2d440:	andsne	r1, r0, r0, lsl r0
   2d444:	andsne	r1, r0, r0, lsl r0
   2d448:	andsne	r1, r0, r0, lsl r0
   2d44c:			; <UNDEFINED> instruction: 0x16161010
   2d450:	ldclt	0, cr2, [r0, #-0]
   2d454:			; <UNDEFINED> instruction: 0x4010e8bd
   2d458:	cdplt	0, 11, cr15, cr14, cr10, {0}
   2d45c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   2d460:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   2d464:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2d468:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2d46c:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
   2d470:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2d474:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   2d478:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
   2d47c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2d480:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2d484:	svclt	0x0000bd10
   2d488:	muleq	r2, r8, fp
   2d48c:	andeq	pc, r0, lr, ror #14
   2d490:	andeq	r4, r1, ip, asr #32
   2d494:	andeq	r4, r1, lr, asr #6
   2d498:	andeq	r4, r1, r4, lsl r3
   2d49c:	muleq	r1, r2, r2
   2d4a0:	andeq	r4, r1, r8, lsr r0
   2d4a4:	andeq	r4, r1, sl, lsr r3
   2d4a8:	andcs	fp, fp, r0, lsr r5
   2d4ac:			; <UNDEFINED> instruction: 0xf7ffb083
   2d4b0:	andcs	pc, r0, #708	; 0x2c4
   2d4b4:	ldrmi	r4, [r0], -r1, lsl #12
   2d4b8:			; <UNDEFINED> instruction: 0xff30f7ff
   2d4bc:			; <UNDEFINED> instruction: 0xf7ff200c
   2d4c0:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
   2d4c4:	strmi	r4, [r2], -lr, lsr #22
   2d4c8:	andcs	r4, r0, lr, lsr #18
   2d4cc:	andls	r4, r0, fp, ror r4
   2d4d0:			; <UNDEFINED> instruction: 0xf7ff4479
   2d4d4:	andcs	pc, sp, r3, lsr #30
   2d4d8:			; <UNDEFINED> instruction: 0xf7ff4d2b
   2d4dc:	blmi	b2d350 <ftello64@plt+0xb297d4>
   2d4e0:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
   2d4e4:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
   2d4e8:			; <UNDEFINED> instruction: 0x46024479
   2d4ec:	andls	r2, r0, r0
   2d4f0:			; <UNDEFINED> instruction: 0xff14f7ff
   2d4f4:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   2d4f8:			; <UNDEFINED> instruction: 0xff8cf7ff
   2d4fc:	strtmi	r2, [sl], -r0, lsl #6
   2d500:	ldrmi	r4, [r8], -r1, lsl #12
   2d504:			; <UNDEFINED> instruction: 0xf7ffb109
   2d508:	ldccs	15, cr15, [lr], {9}
   2d50c:	strdcs	sp, [lr], -r2
   2d510:			; <UNDEFINED> instruction: 0xff80f7ff
   2d514:			; <UNDEFINED> instruction: 0xb1284601
   2d518:	movwcs	r4, #2590	; 0xa1e
   2d51c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   2d520:	mrc2	7, 7, pc, cr12, cr15, {7}
   2d524:			; <UNDEFINED> instruction: 0xf7ff200a
   2d528:			; <UNDEFINED> instruction: 0x4601ff75
   2d52c:	bmi	6d99d4 <ftello64@plt+0x6d5e58>
   2d530:	ldrmi	r2, [r8], -r0, lsl #6
   2d534:			; <UNDEFINED> instruction: 0xf7ff447a
   2d538:	strdcs	pc, [pc], -r1
   2d53c:			; <UNDEFINED> instruction: 0xff6af7ff
   2d540:	tstlt	r8, r1, lsl #12
   2d544:	ldrmi	r2, [r0], -r0, lsl #4
   2d548:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   2d54c:			; <UNDEFINED> instruction: 0xf7ff2012
   2d550:	strmi	pc, [r1], -r1, ror #30
   2d554:	andcs	fp, r0, #24, 2
   2d558:			; <UNDEFINED> instruction: 0xf7ff4610
   2d55c:			; <UNDEFINED> instruction: 0x4620fedf
   2d560:			; <UNDEFINED> instruction: 0xf7ff3401
   2d564:	andcs	pc, r0, #348	; 0x15c
   2d568:	ldrmi	r4, [r0], -r1, lsl #12
   2d56c:			; <UNDEFINED> instruction: 0xf7ffb109
   2d570:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
   2d574:	strdcs	sp, [r0], -r3
   2d578:	pop	{r0, r1, ip, sp, pc}
   2d57c:			; <UNDEFINED> instruction: 0xe7274030
   2d580:	andeq	r3, r1, r0, lsl #23
   2d584:	andeq	r0, r1, ip, ror #30
   2d588:	muleq	r1, sl, sl
   2d58c:	muleq	r1, r8, sl
   2d590:	andeq	pc, r0, r8, asr r6	; <UNPREDICTABLE>
   2d594:	andeq	r5, r1, lr, asr sl
   2d598:	andeq	r5, r1, r8, asr #20
   2d59c:	svcmi	0x00f0e92d
   2d5a0:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   2d5a4:			; <UNDEFINED> instruction: 0xf8df8b02
   2d5a8:			; <UNDEFINED> instruction: 0xf8df2420
   2d5ac:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
   2d5b0:	ldrmi	pc, [ip], #-2271	; 0xfffff721
   2d5b4:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   2d5b8:	ldmpl	r3, {r0, r1, r8, ip, pc}^
   2d5bc:	movwls	r6, #30747	; 0x781b
   2d5c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d5c4:			; <UNDEFINED> instruction: 0xff70f7ff
   2d5c8:	strtmi	r2, [r1], -r0, lsl #4
   2d5cc:			; <UNDEFINED> instruction: 0xf7ff4610
   2d5d0:	eorcs	pc, sl, r5, lsr #29
   2d5d4:			; <UNDEFINED> instruction: 0xff1ef7ff
   2d5d8:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   2d5dc:			; <UNDEFINED> instruction: 0xf0002b31
   2d5e0:	strhtcs	r8, [r9], -r4
   2d5e4:			; <UNDEFINED> instruction: 0xff16f7ff
   2d5e8:	movwcs	r4, #2810	; 0xafa
   2d5ec:			; <UNDEFINED> instruction: 0x4601447a
   2d5f0:			; <UNDEFINED> instruction: 0xf7ff4618
   2d5f4:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   2d5f8:	eorsle	r2, r4, r0, lsl #22
   2d5fc:			; <UNDEFINED> instruction: 0xb32a683a
   2d600:			; <UNDEFINED> instruction: 0x2600463c
   2d604:			; <UNDEFINED> instruction: 0xf893e018
   2d608:			; <UNDEFINED> instruction: 0xf1b88000
   2d60c:	andsle	r0, r0, r0, asr #30
   2d610:	svc	0x00e6f7d5
   2d614:	svceq	0x007cf1b8
   2d618:			; <UNDEFINED> instruction: 0xf0004605
   2d61c:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
   2d620:	movwcs	fp, #8148	; 0x1fd4
   2d624:	adcsmi	r2, r5, #0, 6
   2d628:	movwcs	fp, #4056	; 0xfd8
   2d62c:	svclt	0x00182b00
   2d630:			; <UNDEFINED> instruction: 0xf854462e
   2d634:	cmnlt	r3, #16, 30	; 0x40
   2d638:	stmdacs	r0, {r5, r6, fp, sp, lr}
   2d63c:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   2d640:	mvnle	r2, r0, lsl #22
   2d644:	svc	0x00ccf7d5
   2d648:	strb	r4, [r8, r5, lsl #12]!
   2d64c:	blcs	104b6c0 <ftello64@plt+0x1047b44>
   2d650:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   2d654:	ldreq	r9, [fp], r3, lsl #22
   2d658:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
   2d65c:	ldrmi	r2, [r0], -r0, lsl #4
   2d660:			; <UNDEFINED> instruction: 0xf7ff4479
   2d664:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
   2d668:	mrc2	7, 6, pc, cr4, cr15, {7}
   2d66c:	cmplt	r0, r4, lsl #12
   2d670:	andcs	r4, r0, #3571712	; 0x368000
   2d674:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   2d678:	mrc2	7, 2, pc, cr0, cr15, {7}
   2d67c:	strtmi	r2, [r1], -r0, lsl #4
   2d680:			; <UNDEFINED> instruction: 0xf7ff4610
   2d684:	andcs	pc, r0, fp, asr #28
   2d688:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   2d68c:			; <UNDEFINED> instruction: 0xf7d52000
   2d690:	ldmvs	fp!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   2d694:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
   2d698:			; <UNDEFINED> instruction: 0xf0402b40
   2d69c:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
   2d6a0:	sbcsle	r2, r7, r0, lsl #22
   2d6a4:	ldrcc	r4, [r0, -lr, asr #23]
   2d6a8:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2d6ac:	movwls	r4, #17531	; 0x447b
   2d6b0:	ldrbtmi	r4, [fp], #3021	; 0xbcd
   2d6b4:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2d6b8:	ldrbtmi	r4, [sl], #1147	; 0x47b
   2d6bc:	bcc	468ee4 <ftello64@plt+0x465368>
   2d6c0:	stcne	8, cr15, [r4], {87}	; 0x57
   2d6c4:	andcs	r2, r0, r5, lsl #4
   2d6c8:	ldc	7, cr15, [r4, #852]!	; 0x354
   2d6cc:	stc2	0, cr15, [r4, #40]	; 0x28
   2d6d0:	tstlt	r8, r4, lsl #12
   2d6d4:	blcs	104b6e8 <ftello64@plt+0x1047b6c>
   2d6d8:	addshi	pc, r4, r0
   2d6dc:	ldcne	8, cr15, [r0], {87}	; 0x57
   2d6e0:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
   2d6e4:	andsne	pc, r8, sp, lsl #17
   2d6e8:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2d6ec:	movwcs	r4, #2496	; 0x9c0
   2d6f0:			; <UNDEFINED> instruction: 0x464a4618
   2d6f4:			; <UNDEFINED> instruction: 0xf88d4479
   2d6f8:			; <UNDEFINED> instruction: 0xf7ff3019
   2d6fc:			; <UNDEFINED> instruction: 0xf857fe0f
   2d700:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
   2d704:			; <UNDEFINED> instruction: 0xf0002b00
   2d708:			; <UNDEFINED> instruction: 0xf85780a3
   2d70c:			; <UNDEFINED> instruction: 0xf04f2c10
   2d710:	strbmi	r0, [r0], -r0, lsl #16
   2d714:			; <UNDEFINED> instruction: 0xf5b24649
   2d718:	bmi	fedcd520 <ftello64@plt+0xfedc99a4>
   2d71c:	andhi	pc, r0, sp, asr #17
   2d720:	svclt	0x00b4447a
   2d724:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
   2d728:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   2d72c:	andshi	pc, r9, sp, lsl #17
   2d730:	andsgt	pc, r8, sp, lsl #17
   2d734:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
   2d738:	tstlt	ip, r5, lsl #8
   2d73c:	blcs	1f4b7d0 <ftello64@plt+0x1f47c54>
   2d740:	adcshi	pc, r3, r0
   2d744:	andcs	r4, r0, #172, 18	; 0x2b0000
   2d748:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
   2d74c:			; <UNDEFINED> instruction: 0xf7ff4479
   2d750:	adcsmi	pc, r5, #14656	; 0x3940
   2d754:			; <UNDEFINED> instruction: 0xf8dfda0a
   2d758:	ldrbtmi	r8, [r8], #676	; 0x2a4
   2d75c:	strcc	r2, [r1, #-512]	; 0xfffffe00
   2d760:			; <UNDEFINED> instruction: 0x46414610
   2d764:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   2d768:	ldrhle	r4, [r7, #37]!	; 0x25
   2d76c:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
   2d770:	ldrmi	r2, [r0], -r0, lsl #4
   2d774:			; <UNDEFINED> instruction: 0xf7ff4479
   2d778:			; <UNDEFINED> instruction: 0xf857fdd1
   2d77c:	blcs	3c3c4 <ftello64@plt+0x38848>
   2d780:			; <UNDEFINED> instruction: 0xe767d19e
   2d784:	andcs	r4, r0, #2605056	; 0x27c000
   2d788:			; <UNDEFINED> instruction: 0xf10d4610
   2d78c:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
   2d790:			; <UNDEFINED> instruction: 0xf7ff2503
   2d794:			; <UNDEFINED> instruction: 0xf857fdc3
   2d798:	blcs	3c7d0 <ftello64@plt+0x38c54>
   2d79c:			; <UNDEFINED> instruction: 0xe7dad1b5
   2d7a0:	blcs	4b834 <ftello64@plt+0x47cb8>
   2d7a4:	adcsmi	fp, r5, #24, 30	; 0x60
   2d7a8:	adcshi	pc, sp, r0, lsl #6
   2d7ac:	sbcsle	r2, lr, r0, lsl #22
   2d7b0:			; <UNDEFINED> instruction: 0xf04f2b0a
   2d7b4:	tstle	r7, r0, lsl #10
   2d7b8:	blcs	4b94c <ftello64@plt+0x47dd0>
   2d7bc:	andcs	sp, r0, #215	; 0xd7
   2d7c0:			; <UNDEFINED> instruction: 0x46104659
   2d7c4:			; <UNDEFINED> instruction: 0xf7ff4690
   2d7c8:	andcs	pc, r0, #10816	; 0x2a40
   2d7cc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2d7d0:			; <UNDEFINED> instruction: 0x46514610
   2d7d4:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   2d7d8:	ldrhle	r4, [r6, #80]!	; 0x50
   2d7dc:	strcc	r7, [r1], #-2147	; 0xfffff79d
   2d7e0:	sbcle	r2, r4, r0, lsl #22
   2d7e4:	rscle	r2, r7, sl, lsl #22
   2d7e8:	stmdbge	r6, {r9, sp}
   2d7ec:			; <UNDEFINED> instruction: 0xf88d4610
   2d7f0:			; <UNDEFINED> instruction: 0xf88d3018
   2d7f4:			; <UNDEFINED> instruction: 0xf7ff5019
   2d7f8:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   2d7fc:	blcs	3a808 <ftello64@plt+0x36c8c>
   2d800:			; <UNDEFINED> instruction: 0xe7b4d1f0
   2d804:	blcs	4b918 <ftello64@plt+0x47d9c>
   2d808:			; <UNDEFINED> instruction: 0xf8dfd0b7
   2d80c:	blcs	2d2004 <ftello64@plt+0x2ce488>
   2d810:	streq	pc, [r1], #-260	; 0xfffffefc
   2d814:	ldrbtmi	sl, [r9], #3334	; 0xd06
   2d818:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d81c:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
   2d820:	adcle	r2, r4, r0, lsl #22
   2d824:	strbmi	r2, [r9], -r0, lsl #4
   2d828:			; <UNDEFINED> instruction: 0xf7ff4610
   2d82c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   2d830:	blcs	3a83c <ftello64@plt+0x36cc0>
   2d834:	blcs	2e1aa8 <ftello64@plt+0x2ddf2c>
   2d838:	andcs	sp, r0, #241	; 0xf1
   2d83c:	ldrmi	r4, [r0], -r9, lsr #12
   2d840:	andscc	pc, r8, sp, lsl #17
   2d844:	andshi	pc, r9, sp, lsl #17
   2d848:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   2d84c:	strb	r7, [pc, r3, ror #16]!
   2d850:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
   2d854:			; <UNDEFINED> instruction: 0xf0002a7c
   2d858:	strcs	r8, [r3, #-139]	; 0xffffff75
   2d85c:			; <UNDEFINED> instruction: 0x260ae77b
   2d860:	movwcs	r4, #2666	; 0xa6a
   2d864:	ldrmi	r4, [r8], -sl, ror #18
   2d868:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2d86c:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   2d870:			; <UNDEFINED> instruction: 0xf7ffe715
   2d874:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2d878:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
   2d87c:	andle	r2, r7, sp, lsr fp
   2d880:			; <UNDEFINED> instruction: 0xf1052b7c
   2d884:			; <UNDEFINED> instruction: 0xf43f0501
   2d888:	blcs	593b8 <ftello64@plt+0x5583c>
   2d88c:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   2d890:			; <UNDEFINED> instruction: 0xf003b120
   2d894:	blcs	fe02e79c <ftello64@plt+0xfe02ac20>
   2d898:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
   2d89c:	svccc	0x0001f812
   2d8a0:	svclt	0x00182b00
   2d8a4:	mvnsle	r2, ip, ror fp
   2d8a8:			; <UNDEFINED> instruction: 0xf894e6b9
   2d8ac:	stclne	0, cr12, [r3], #-4
   2d8b0:			; <UNDEFINED> instruction: 0xf1bc9305
   2d8b4:			; <UNDEFINED> instruction: 0xd1200f3d
   2d8b8:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
   2d8bc:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
   2d8c0:	andcs	r2, r0, #0, 10
   2d8c4:	ldrmi	r4, [r0], -r9, asr #12
   2d8c8:	andsgt	pc, r8, sp, lsl #17
   2d8cc:	andspl	pc, r9, sp, lsl #17
   2d8d0:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   2d8d4:	andeq	lr, r8, r4, lsl #22
   2d8d8:			; <UNDEFINED> instruction: 0xf8184643
   2d8dc:			; <UNDEFINED> instruction: 0xf1bccb01
   2d8e0:	svclt	0x00180f00
   2d8e4:	svceq	0x007cf1bc
   2d8e8:	strmi	sp, [r5], -fp, ror #3
   2d8ec:			; <UNDEFINED> instruction: 0xf1bc461c
   2d8f0:			; <UNDEFINED> instruction: 0xf43f0f00
   2d8f4:	strcc	sl, [r1], #-3879	; 0xfffff0d9
   2d8f8:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
   2d8fc:	strbmi	r4, [r0], -r2, asr #12
   2d900:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
   2d904:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   2d908:	mulgt	r1, r4, r8
   2d90c:			; <UNDEFINED> instruction: 0xf1bc9b05
   2d910:	andle	r0, r2, ip, ror pc
   2d914:	svceq	0x0000f1bc
   2d918:	ldrmi	sp, [ip], -lr, asr #3
   2d91c:	svceq	0x0000f1bc
   2d920:	svcge	0x0010f43f
   2d924:	andcs	lr, r0, #60555264	; 0x39c0000
   2d928:	ldrmi	r9, [r0], -r4, lsl #18
   2d92c:			; <UNDEFINED> instruction: 0xf7ff4615
   2d930:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
   2d934:	andcs	r8, r0, #16, 20	; 0x10000
   2d938:	ldrmi	r3, [r0], -r1, lsl #10
   2d93c:			; <UNDEFINED> instruction: 0xf7ff4641
   2d940:	adcsmi	pc, r5, #60672	; 0xed00
   2d944:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2d948:	eorcs	lr, r8, r0, lsr r7
   2d94c:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   2d950:	strmi	r2, [r5], -r0, lsl #4
   2d954:	andcs	r4, r1, r1, lsl #12
   2d958:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   2d95c:	blcs	4ba10 <ftello64@plt+0x47e94>
   2d960:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
   2d964:	andcs	r4, r0, #34603008	; 0x2100000
   2d968:			; <UNDEFINED> instruction: 0xf7ff2001
   2d96c:			; <UNDEFINED> instruction: 0xe638fcd7
   2d970:	ldrmi	r4, [sl], -r9, lsr #18
   2d974:			; <UNDEFINED> instruction: 0xf1044618
   2d978:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
   2d97c:	streq	pc, [r3], #-452	; 0xfffffe3c
   2d980:	stc2l	7, cr15, [ip], {255}	; 0xff
   2d984:	blcs	1f659bc <ftello64@plt+0x1f61e40>
   2d988:	andcs	sp, r0, #24
   2d98c:	ldrmi	r4, [r0], -r9, asr #12
   2d990:	andscc	pc, r8, sp, lsl #17
   2d994:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d998:	andscc	pc, r9, sp, lsl #17
   2d99c:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   2d9a0:	streq	lr, [r8, #-2820]	; 0xfffff4fc
   2d9a4:			; <UNDEFINED> instruction: 0xf8184642
   2d9a8:	blcs	3c5b4 <ftello64@plt+0x38a38>
   2d9ac:	ldrmi	sp, [r4], -fp, ror #3
   2d9b0:	stccc	8, cr15, [ip], {87}	; 0x57
   2d9b4:			; <UNDEFINED> instruction: 0xf47f2b00
   2d9b8:	strb	sl, [sl], r8, lsr #29
   2d9bc:	blcs	3f434 <ftello64@plt+0x3b8b8>
   2d9c0:			; <UNDEFINED> instruction: 0x4644d0f5
   2d9c4:	svclt	0x0000e7f4
   2d9c8:	strdeq	r7, [r2], -r2
   2d9cc:	andeq	r0, r0, r8, lsl #8
   2d9d0:	andeq	r5, r1, r6, asr #19
   2d9d4:	muleq	r1, r0, r9
   2d9d8:	andeq	r4, r1, r4, asr #3
   2d9dc:	andeq	r5, r1, r6, lsl #18
   2d9e0:	ldrdeq	r5, [r1], -r0
   2d9e4:	andeq	r5, r1, sl, asr #17
   2d9e8:	andeq	pc, r0, r8, lsl #9
   2d9ec:	andeq	pc, r0, r6, lsl #9
   2d9f0:	andeq	r4, r1, r4, lsr #2
   2d9f4:	andeq	r4, r1, r0, lsl #2
   2d9f8:	ldrdeq	r4, [r1], -r0
   2d9fc:	andeq	pc, r0, r6, ror #7
   2da00:	andeq	r5, r1, r8, lsl #16
   2da04:	andeq	r4, r1, lr, lsl #1
   2da08:	andeq	r5, r1, r6, ror #14
   2da0c:	andeq	r5, r1, r4, lsl r7
   2da10:	andeq	r3, r1, r2, lsr #31
   2da14:	andeq	pc, r0, lr, lsr r2	; <UNPREDICTABLE>
   2da18:	andeq	pc, r0, r6, asr #3
   2da1c:	svcmi	0x00f0e92d
   2da20:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
   2da24:	strmi	r8, [r4], -r2, lsl #22
   2da28:			; <UNDEFINED> instruction: 0x56c8f8df
   2da2c:	addslt	r4, sp, sp, ror r4
   2da30:	ldreq	pc, [r0, -r5, lsl #2]
   2da34:	bge	45866c <ftello64@plt+0x454af0>
   2da38:			; <UNDEFINED> instruction: 0xf1059307
   2da3c:	andls	r0, r8, #32, 16	; 0x200000
   2da40:	logeqs	f7, #5.0
   2da44:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   2da48:	cfmv64hrls	mvdx7, r3
   2da4c:	eor	pc, r4, sp, asr #17
   2da50:	andsgt	pc, r0, sp, asr #17
   2da54:	andeq	lr, pc, r6, lsl #17
   2da58:	muleq	pc, r7, r8	; <UNPREDICTABLE>
   2da5c:	mcrls	15, 0, sl, cr8, cr8, {0}
   2da60:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
   2da64:	ldm	r8, {r0, r1, r2, r3}
   2da68:	cdpls	0, 0, cr0, cr9, cr15, {0}
   2da6c:	andeq	lr, pc, r6, lsl #17
   2da70:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   2da74:	ldrdls	pc, [r0], -ip
   2da78:	andeq	lr, pc, r7, lsl #17
   2da7c:	svceq	0x0000f1b9
   2da80:	cmnhi	ip, r0	; <UNPREDICTABLE>
   2da84:	movwls	r2, #21248	; 0x5300
   2da88:			; <UNDEFINED> instruction: 0x4699461d
   2da8c:			; <UNDEFINED> instruction: 0xf10c9306
   2da90:	movwls	r0, #14864	; 0x3a10
   2da94:			; <UNDEFINED> instruction: 0x3660f8df
   2da98:			; <UNDEFINED> instruction: 0x8660f8df
   2da9c:			; <UNDEFINED> instruction: 0xf8df447b
   2daa0:	ldrbtmi	fp, [r8], #1632	; 0x660
   2daa4:	bcc	4692cc <ftello64@plt+0x465750>
   2daa8:			; <UNDEFINED> instruction: 0x3658f8df
   2daac:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   2dab0:	ands	r9, sp, sl, lsl #6
   2dab4:			; <UNDEFINED> instruction: 0x46384659
   2dab8:	b	feaeba14 <ftello64@plt+0xfeae7e98>
   2dabc:			; <UNDEFINED> instruction: 0xf0002800
   2dac0:	mrc	0, 0, r8, cr8, cr7, {4}
   2dac4:			; <UNDEFINED> instruction: 0x46381a10
   2dac8:	b	fe8eba24 <ftello64@plt+0xfe8e7ea8>
   2dacc:			; <UNDEFINED> instruction: 0xf0002800
   2dad0:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
   2dad4:			; <UNDEFINED> instruction: 0xf7d54638
   2dad8:	blls	1a8550 <ftello64@plt+0x1a49d4>
   2dadc:	svclt	0x00082800
   2dae0:	movwls	r2, #21249	; 0x5301
   2dae4:	blcs	46bc54 <ftello64@plt+0x4680d8>
   2dae8:	stfeqd	f7, [r1], {5}
   2daec:			; <UNDEFINED> instruction: 0x4665b19a
   2daf0:	stcvc	8, cr15, [ip], {90}	; 0x5a
   2daf4:	svccs	0x00004656
   2daf8:			; <UNDEFINED> instruction: 0x4641d0f4
   2dafc:			; <UNDEFINED> instruction: 0xf7d54638
   2db00:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
   2db04:			; <UNDEFINED> instruction: 0xf85ad1d6
   2db08:	movwcs	r2, #6928	; 0x1b10
   2db0c:	stfeqd	f7, [r1], {5}
   2db10:	bcs	52724 <ftello64@plt+0x4eba8>
   2db14:	blls	1222c8 <ftello64@plt+0x11e74c>
   2db18:			; <UNDEFINED> instruction: 0xf0002b00
   2db1c:			; <UNDEFINED> instruction: 0xf1b980cb
   2db20:	tstle	ip, r0, lsl #30
   2db24:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2db28:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   2db2c:	blls	252778 <ftello64@plt+0x24ebfc>
   2db30:	strne	lr, [ip, #-2818]	; 0xfffff4fe
   2db34:	stfeqd	f7, [r1], {12}
   2db38:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2db3c:	blls	1adb80 <ftello64@plt+0x1aa004>
   2db40:			; <UNDEFINED> instruction: 0xf8dfb963
   2db44:	bls	13b26c <ftello64@plt+0x1376f0>
   2db48:	tstls	r5, #2063597568	; 0x7b000000
   2db4c:	bl	d4778 <ftello64@plt+0xd0bfc>
   2db50:			; <UNDEFINED> instruction: 0xf10c150c
   2db54:	blgt	3f0b60 <ftello64@plt+0x3ecfe4>
   2db58:	andeq	lr, pc, r5, lsl #17
   2db5c:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
   2db60:	strcc	pc, [ip, #2271]!	; 0x8df
   2db64:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   2db68:	blls	3127d4 <ftello64@plt+0x30ec58>
   2db6c:			; <UNDEFINED> instruction: 0x1c0ceb02
   2db70:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2db74:	andcs	r0, r0, #15
   2db78:			; <UNDEFINED> instruction: 0x46204611
   2db7c:	blx	15ebb80 <ftello64@plt+0x15e8004>
   2db80:	ldrdlt	pc, [r0], -r4
   2db84:			; <UNDEFINED> instruction: 0x901cf8d4
   2db88:			; <UNDEFINED> instruction: 0xf8db6863
   2db8c:			; <UNDEFINED> instruction: 0xf8cd8000
   2db90:			; <UNDEFINED> instruction: 0xf1b8b00c
   2db94:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
   2db98:	svclt	0x00189305
   2db9c:			; <UNDEFINED> instruction: 0xf1b92201
   2dba0:	svclt	0x00180f00
   2dba4:	mrslt	r2, (UNDEF: 98)
   2dba8:	ldrbeq	r6, [r2], r2, lsr #17
   2dbac:	addhi	pc, sp, r0, lsl #2
   2dbb0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2dbb4:			; <UNDEFINED> instruction: 0xf04f3704
   2dbb8:			; <UNDEFINED> instruction: 0xf1b80901
   2dbbc:	rsbsle	r0, r2, r0, lsl #30
   2dbc0:	ldmdavs	sp!, {r0, r8, sp}
   2dbc4:	adcvs	r6, r5, #417792	; 0x66000
   2dbc8:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
   2dbcc:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   2dbd0:			; <UNDEFINED> instruction: 0x6123bf08
   2dbd4:	blls	1221cc <ftello64@plt+0x11e650>
   2dbd8:	andhi	pc, r0, r3, asr #17
   2dbdc:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
   2dbe0:			; <UNDEFINED> instruction: 0xf8c4601f
   2dbe4:	andslt	r9, sp, ip, lsl r0
   2dbe8:	blhi	e8ee4 <ftello64@plt+0xe5368>
   2dbec:	svchi	0x00f0e8bd
   2dbf0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2dbf4:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2dbf8:	andle	r2, r7, sp, lsr #20
   2dbfc:	bcs	4848c <ftello64@plt+0x44910>
   2dc00:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
   2dc04:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
   2dc08:	ldrb	r6, [sl, r1, ror #4]
   2dc0c:	bcs	b8bdbc <ftello64@plt+0xb88240>
   2dc10:	bcs	61cec <ftello64@plt+0x5e170>
   2dc14:	bls	161fe4 <ftello64@plt+0x15e468>
   2dc18:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
   2dc1c:	tstls	r7, r1, lsl r8
   2dc20:	svceq	0x0000f1ba
   2dc24:	subshi	pc, lr, #64	; 0x40
   2dc28:			; <UNDEFINED> instruction: 0xf04f68a2
   2dc2c:	bl	170c38 <ftello64@plt+0x16d0bc>
   2dc30:			; <UNDEFINED> instruction: 0xf8c4000c
   2dc34:	ldreq	ip, [r2], r0, lsr #32
   2dc38:			; <UNDEFINED> instruction: 0xf1409006
   2dc3c:	stmdbls	r7, {r0, r2, r5, r7, pc}
   2dc40:			; <UNDEFINED> instruction: 0xf0002900
   2dc44:	bls	14e3a4 <ftello64@plt+0x14a828>
   2dc48:	strmi	r9, [r6], -r9, lsl #12
   2dc4c:	ldrbmi	r9, [r5], -sl, lsl #10
   2dc50:	ldrmi	r9, [sl], r8, lsl #8
   2dc54:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
   2dc58:	ldrtmi	fp, [r1], -r8, lsr #2
   2dc5c:	ldmib	r8, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dc60:			; <UNDEFINED> instruction: 0xf0002800
   2dc64:			; <UNDEFINED> instruction: 0xf85480c9
   2dc68:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
   2dc6c:	mvnsle	r2, r0, lsl #18
   2dc70:	strvs	lr, [r9, #-2525]	; 0xfffff623
   2dc74:	stcls	6, cr4, [r8], {83}	; 0x53
   2dc78:	stmdavc	r8!, {r0, r9, sp}^
   2dc7c:	eorvs	lr, r6, #62	; 0x3e
   2dc80:	bcs	4bf30 <ftello64@plt+0x483b4>
   2dc84:	orrhi	pc, r5, r0, asr #32
   2dc88:	ldreq	r6, [r6, -r2, lsr #17]
   2dc8c:	adcshi	pc, sl, r0, lsl #2
   2dc90:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   2dc94:	addvc	pc, r0, #1107296256	; 0x42000000
   2dc98:	streq	pc, [r4, -r7, lsl #2]
   2dc9c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2dca0:	adcvs	r6, r2, r1, ror #4
   2dca4:	movwcs	sp, #397	; 0x18d
   2dca8:	ldrmi	r6, [r8], r3, lsr #2
   2dcac:	movwcs	lr, #6035	; 0x1793
   2dcb0:	ldr	r9, [r7, -r6, lsl #6]
   2dcb4:	stfeqd	f7, [r2], {5}
   2dcb8:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2dcbc:	movwls	r4, #54395	; 0xd47b
   2dcc0:	blgt	4148e4 <ftello64@plt+0x410d68>
   2dcc4:	andeq	lr, pc, r6, lsl #17
   2dcc8:			; <UNDEFINED> instruction: 0xf04fe729
   2dccc:	ldrb	r0, [r7, -r0, lsl #18]!
   2dcd0:	rscscc	pc, pc, #79	; 0x4f
   2dcd4:			; <UNDEFINED> instruction: 0xf1082302
   2dcd8:			; <UNDEFINED> instruction: 0x370438ff
   2dcdc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2dce0:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
   2dce4:	ldrb	r2, [r6, -r4, lsl #6]!
   2dce8:	stmdavs	r9, {r2, r8, fp, ip, pc}
   2dcec:	stmib	sp, {r3, r5, r7, fp, ip}^
   2dcf0:	stmdals	r6, {r1, r2, r8}
   2dcf4:	stmdbcs	r0, {fp, ip, sp, lr}
   2dcf8:	cmnhi	sp, r0	; <UNPREDICTABLE>
   2dcfc:			; <UNDEFINED> instruction: 0xf04f9904
   2dd00:	vstrls	s0, [r7, #-0]
   2dd04:	stmdbvs	sp, {r0, r2, sp, lr, pc}
   2dd08:			; <UNDEFINED> instruction: 0xf10a3110
   2dd0c:	vstrcs	s0, [r0, #-4]
   2dd10:	adcmi	sp, r8, #105	; 0x69
   2dd14:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2dd18:	bne	2e865c <ftello64@plt+0x2e4ae0>
   2dd1c:	streq	lr, [sl, #-2817]	; 0xfffff4ff
   2dd20:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
   2dd24:	suble	r2, r6, r0, lsl #16
   2dd28:			; <UNDEFINED> instruction: 0x612068a9
   2dd2c:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
   2dd30:	bls	1e1de8 <ftello64@plt+0x1de26c>
   2dd34:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
   2dd38:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   2dd3c:	bcs	4be8c <ftello64@plt+0x48310>
   2dd40:	movwcs	fp, #3848	; 0xf08
   2dd44:			; <UNDEFINED> instruction: 0xf0402b00
   2dd48:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
   2dd4c:	suble	r2, ip, r0, lsl #20
   2dd50:	stmdacs	sp!, {r4, fp, ip, sp, lr}
   2dd54:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
   2dd58:	smladeq	sp, r8, r1, fp
   2dd5c:	cmnvs	r3, r8, asr #30
   2dd60:			; <UNDEFINED> instruction: 0xf108d421
   2dd64:			; <UNDEFINED> instruction: 0x370438ff
   2dd68:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2dd6c:			; <UNDEFINED> instruction: 0xf7ff4620
   2dd70:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2dd74:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
   2dd78:	ands	r9, r4, r5, lsl #6
   2dd7c:			; <UNDEFINED> instruction: 0xf04f9e04
   2dd80:	stmib	sp, {r0, sl, fp}^
   2dd84:	ldr	r9, [r7, r5, lsl #18]
   2dd88:	ldr	r4, [r2, r2, ror #12]!
   2dd8c:	cmnvs	r3, r1, lsl #4
   2dd90:	blls	1c6620 <ftello64@plt+0x1c2aa4>
   2dd94:	streq	pc, [r1], -r6
   2dd98:	blcs	4bf0c <ftello64@plt+0x48390>
   2dd9c:	strcs	fp, [r1], -r8, lsl #30
   2dda0:			; <UNDEFINED> instruction: 0xf43f2e00
   2dda4:	movwcs	sl, #3864	; 0xf18
   2dda8:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2ddac:			; <UNDEFINED> instruction: 0xf1093704
   2ddb0:	eorvs	r0, r3, #16384	; 0x4000
   2ddb4:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   2ddb8:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
   2ddbc:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   2ddc0:	orrshi	pc, r2, r0
   2ddc4:	andcc	r6, r1, #11075584	; 0xa90000
   2ddc8:			; <UNDEFINED> instruction: 0xf0119806
   2ddcc:	movwls	r0, #24448	; 0x5f80
   2ddd0:	andlt	pc, ip, sp, asr #17
   2ddd4:			; <UNDEFINED> instruction: 0xf06fbf14
   2ddd8:			; <UNDEFINED> instruction: 0xf06f0306
   2dddc:	lslvs	r0, r1, #6
   2dde0:			; <UNDEFINED> instruction: 0x61236222
   2dde4:			; <UNDEFINED> instruction: 0x460de7d5
   2dde8:	streq	lr, [lr, -r7, ror #15]
   2ddec:	cmnvs	r2, lr, asr #30
   2ddf0:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   2ddf4:	ldrb	r6, [r6, r3, lsr #2]
   2ddf8:	ldrbmi	r2, [r3], -r1, lsl #12
   2ddfc:	strtmi	r9, [sl], r8, lsl #24
   2de00:			; <UNDEFINED> instruction: 0xe7884632
   2de04:	teqcs	sp, lr, lsr #25
   2de08:	ldrtmi	r9, [r0], -r5, lsl #6
   2de0c:	bl	ffeebd68 <ftello64@plt+0xffee81ec>
   2de10:	andls	r9, r3, r5, lsl #22
   2de14:	eorsle	r2, lr, r0, lsl #16
   2de18:	movwcs	r9, #2563	; 0xa03
   2de1c:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
   2de20:			; <UNDEFINED> instruction: 0xf0002b00
   2de24:	blls	14e394 <ftello64@plt+0x14a818>
   2de28:	movwls	r6, #22555	; 0x581b
   2de2c:	blls	15ac00 <ftello64@plt+0x157084>
   2de30:	bleq	69f74 <ftello64@plt+0x663f8>
   2de34:	movwls	r4, #26266	; 0x669a
   2de38:	ldrdeq	pc, [r4], -sl
   2de3c:	ldrtmi	fp, [r1], -r0, lsr #2
   2de40:	stmia	r6!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2de44:	rsble	r2, sp, r0, lsl #16
   2de48:	svcpl	0x0010f85a
   2de4c:	bleq	aa280 <ftello64@plt+0xa6704>
   2de50:	mvnsle	r2, r0, lsl #26
   2de54:			; <UNDEFINED> instruction: 0x46a34630
   2de58:	bl	ff0ebdb4 <ftello64@plt+0xff0e8238>
   2de5c:			; <UNDEFINED> instruction: 0xa010f8dd
   2de60:	strls	r9, [r7, -r5, lsl #24]
   2de64:			; <UNDEFINED> instruction: 0xf8da4607
   2de68:			; <UNDEFINED> instruction: 0xb1200004
   2de6c:			; <UNDEFINED> instruction: 0x4631463a
   2de70:	mcr	7, 1, pc, cr12, cr5, {6}	; <UNPREDICTABLE>
   2de74:			; <UNDEFINED> instruction: 0xf85ab1e0
   2de78:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
   2de7c:	mvnsle	r2, r0, lsl #24
   2de80:	ldrbmi	r9, [ip], -r3, lsl #22
   2de84:	blcs	55aa8 <ftello64@plt+0x51f2c>
   2de88:	rschi	pc, r0, r0
   2de8c:	teqcs	sp, #12288	; 0x3000
   2de90:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   2de94:			; <UNDEFINED> instruction: 0xf06fb300
   2de98:			; <UNDEFINED> instruction: 0x61a60201
   2de9c:			; <UNDEFINED> instruction: 0xf1086122
   2dea0:			; <UNDEFINED> instruction: 0x370438ff
   2dea4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2dea8:	andlt	pc, ip, sp, asr #17
   2deac:	ldr	r9, [r2], r5, lsl #6
   2deb0:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
   2deb4:			; <UNDEFINED> instruction: 0x46a4463a
   2deb8:			; <UNDEFINED> instruction: 0x465c011b
   2debc:	bl	95ae0 <ftello64@plt+0x91f64>
   2dec0:	stmiapl	r8, {r0, r1, r8, r9, fp}^
   2dec4:			; <UNDEFINED> instruction: 0xf0002800
   2dec8:	blcc	44e31c <ftello64@plt+0x44a7a0>
   2decc:	andshi	pc, r4, sp, asr #17
   2ded0:			; <UNDEFINED> instruction: 0xf8cd440b
   2ded4:	strls	r9, [r9, #-28]	; 0xffffffe4
   2ded8:	strls	r4, [r8], #-1721	; 0xfffff947
   2dedc:			; <UNDEFINED> instruction: 0x461f4690
   2dee0:	strmi	r4, [r4], -r5, ror #12
   2dee4:	ldrdeq	pc, [r4], -fp
   2dee8:			; <UNDEFINED> instruction: 0x4642b170
   2deec:			; <UNDEFINED> instruction: 0xf7d54631
   2def0:	stmdblt	r8, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   2def4:			; <UNDEFINED> instruction: 0xf04042ac
   2def8:			; <UNDEFINED> instruction: 0xf8db80c7
   2defc:			; <UNDEFINED> instruction: 0xf8da2008
   2df00:	addsmi	r3, sl, #8
   2df04:	sbchi	pc, r0, r0, asr #32
   2df08:			; <UNDEFINED> instruction: 0xf10b6a3c
   2df0c:			; <UNDEFINED> instruction: 0x37100b10
   2df10:	mvnle	r2, r0, lsl #24
   2df14:	strmi	lr, [r8, #-2525]	; 0xfffff623
   2df18:			; <UNDEFINED> instruction: 0xf8dd464f
   2df1c:			; <UNDEFINED> instruction: 0xf8dd8014
   2df20:	ssatmi	r9, #12, ip
   2df24:	bcs	54738 <ftello64@plt+0x50bbc>
   2df28:			; <UNDEFINED> instruction: 0xf1bbd05d
   2df2c:			; <UNDEFINED> instruction: 0xf04f0f00
   2df30:	andsvc	r0, r3, sp, lsr r3
   2df34:	blls	1654c0 <ftello64@plt+0x161944>
   2df38:	blne	32887c <ftello64@plt+0x324d00>
   2df3c:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   2df40:	svcmi	0x0000f5b3
   2df44:	sbcshi	pc, r0, r0
   2df48:	andeq	pc, r1, #72, 4	; 0x80000004
   2df4c:	mlasle	ip, r3, r2, r4
   2df50:	andeq	pc, r2, #72, 4	; 0x80000004
   2df54:			; <UNDEFINED> instruction: 0xf0004293
   2df58:	vhadd.s8	d24, d24, d10
   2df5c:	addsmi	r0, r3, #805306368	; 0x30000000
   2df60:	blls	1620bc <ftello64@plt+0x15e540>
   2df64:	andeq	lr, fp, #3072	; 0xc00
   2df68:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   2df6c:			; <UNDEFINED> instruction: 0x61236891
   2df70:	eorle	r0, r0, fp, asr #14
   2df74:	blcs	54b88 <ftello64@plt+0x5100c>
   2df78:	addshi	pc, r7, r0
   2df7c:	blcs	4c0f0 <ftello64@plt+0x48574>
   2df80:	bls	122124 <ftello64@plt+0x11e5a8>
   2df84:	andcc	r4, r1, #32, 12	; 0x2000000
   2df88:			; <UNDEFINED> instruction: 0xf966f7ff
   2df8c:	movwlt	lr, #2516	; 0x9d4
   2df90:	stcne	7, cr14, [lr], #532	; 0x214
   2df94:	movwls	r2, #20797	; 0x513d
   2df98:			; <UNDEFINED> instruction: 0xf7d54630
   2df9c:	blls	1a8c74 <ftello64@plt+0x1a50f8>
   2dfa0:	stmdacs	r0, {r0, r1, ip, pc}
   2dfa4:	svcge	0x0038f47f
   2dfa8:	ldmdavs	r2, {r2, r9, fp, ip, pc}
   2dfac:	bcs	527c8 <ftello64@plt+0x4ec4c>
   2dfb0:	svcge	0x003df47f
   2dfb4:	blls	127d78 <ftello64@plt+0x1241fc>
   2dfb8:	rsbsle	r2, r1, r0, lsl #22
   2dfbc:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
   2dfc0:	ldrdlt	pc, [r0], -r4
   2dfc4:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   2dfc8:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   2dfcc:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   2dfd0:	andls	sp, r3, r7, asr #3
   2dfd4:	blx	1a6bfd8 <ftello64@plt+0x1a6845c>
   2dfd8:			; <UNDEFINED> instruction: 0xf7d59803
   2dfdc:	bls	1e8b2c <ftello64@plt+0x1e4fb0>
   2dfe0:	andcc	r4, r1, #32, 12	; 0x2000000
   2dfe4:			; <UNDEFINED> instruction: 0xf1bbe6c3
   2dfe8:			; <UNDEFINED> instruction: 0xd1a40f00
   2dfec:	bleq	6a130 <ftello64@plt+0x665b4>
   2dff0:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   2dff4:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
   2dff8:			; <UNDEFINED> instruction: 0xf11be6df
   2dffc:			; <UNDEFINED> instruction: 0xd1220f02
   2e000:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   2e004:	ldrdlt	pc, [r0], -r4
   2e008:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
   2e00c:	blls	167d30 <ftello64@plt+0x1641b4>
   2e010:			; <UNDEFINED> instruction: 0xb1ab681b
   2e014:	mcrrmi	13, 4, r4, r1, cr0
   2e018:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
   2e01c:	and	r4, r2, ip, ror r4
   2e020:	svccs	0x0010f856
   2e024:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
   2e028:	rscsle	r2, r9, r0, lsl #20
   2e02c:			; <UNDEFINED> instruction: 0xf01068b0
   2e030:	mvnsle	r0, r0, asr #32
   2e034:	strtmi	r4, [r1], -fp, lsr #12
   2e038:			; <UNDEFINED> instruction: 0xf7ff9000
   2e03c:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
   2e040:			; <UNDEFINED> instruction: 0xf7d52000
   2e044:			; <UNDEFINED> instruction: 0xf1bbea9e
   2e048:	strdle	r3, [pc, #255]	; 2e14f <ftello64@plt+0x2a5d3>
   2e04c:	movwlt	lr, #2516	; 0x9d4
   2e050:	streq	lr, [sp, -r1, lsr #14]
   2e054:	movwcs	fp, #3915	; 0xf4b
   2e058:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   2e05c:			; <UNDEFINED> instruction: 0x61236163
   2e060:			; <UNDEFINED> instruction: 0xf8d4bf4c
   2e064:			; <UNDEFINED> instruction: 0xf8d4b000
   2e068:	stmdavs	r3!, {ip, sp, pc}^
   2e06c:	andscs	lr, r0, r7, lsl r7
   2e070:			; <UNDEFINED> instruction: 0xf9d0f7ff
   2e074:	movwcs	r4, #2602	; 0xa2a
   2e078:			; <UNDEFINED> instruction: 0x4601447a
   2e07c:			; <UNDEFINED> instruction: 0xf7ff4618
   2e080:	andcs	pc, r0, sp, asr #18
   2e084:	b	1f6bfe0 <ftello64@plt+0x1f68464>
   2e088:	strbmi	r9, [pc], -r3, lsl #22
   2e08c:			; <UNDEFINED> instruction: 0x8014f8dd
   2e090:	strls	lr, [r7], #-2525	; 0xfffff623
   2e094:	adcsle	r2, r3, r0, lsl #22
   2e098:	teqcs	sp, #12288	; 0x3000
   2e09c:			; <UNDEFINED> instruction: 0xe7af7013
   2e0a0:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
   2e0a4:	cmnvs	r2, r0, lsl #6
   2e0a8:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   2e0ac:	sbcsle	r2, r0, r0, lsl #20
   2e0b0:	blcs	b8c104 <ftello64@plt+0xb88588>
   2e0b4:	strtmi	sp, [r0], -sl
   2e0b8:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2e0bc:			; <UNDEFINED> instruction: 0xf8ccf7ff
   2e0c0:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
   2e0c4:			; <UNDEFINED> instruction: 0xf109b300
   2e0c8:	strbt	r0, [r8], r1, lsl #18
   2e0cc:	ldrble	r0, [r2, #1800]!	; 0x708
   2e0d0:	cmnvs	r3, r3, lsl #22
   2e0d4:	movwlt	lr, #2516	; 0x9d4
   2e0d8:	teqcs	sp, #235929600	; 0xe100000
   2e0dc:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   2e0e0:	ldrb	fp, [r8], r0, lsl #6
   2e0e4:			; <UNDEFINED> instruction: 0xe6014652
   2e0e8:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
   2e0ec:	blx	15ec0f0 <ftello64@plt+0x15e8574>
   2e0f0:	ldr	r4, [r7, -fp, lsr #13]
   2e0f4:	andeq	r7, r2, r4, asr #15
   2e0f8:	andeq	r3, r1, r8, lsr #16
   2e0fc:	andeq	ip, r0, lr, lsl #22
   2e100:	andeq	fp, r0, ip, lsr #27
   2e104:	andeq	r3, r1, r2, lsr #16
   2e108:	andeq	fp, r0, lr, lsr #26
   2e10c:	andeq	r3, r1, ip, ror r7
   2e110:	andeq	r3, r1, sl, ror #14
   2e114:	strdeq	ip, [r0], -r4
   2e118:	andeq	r4, r1, r2, ror #30
   2e11c:	strdeq	pc, [r0], -r4
   2e120:	andeq	r4, r1, r4, lsl #30
   2e124:	svcmi	0x00f0e92d
   2e128:	blhi	e95e4 <ftello64@plt+0xe5a68>
   2e12c:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   2e130:	sbclt	r4, r1, ip, ror r4
   2e134:			; <UNDEFINED> instruction: 0xf8df9300
   2e138:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
   2e13c:	teqls	pc, #1769472	; 0x1b0000
   2e140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e144:	movwls	r9, #6988	; 0x1b4c
   2e148:			; <UNDEFINED> instruction: 0xf0002800
   2e14c:			; <UNDEFINED> instruction: 0x46928174
   2e150:	beq	469978 <ftello64@plt+0x465dfc>
   2e154:			; <UNDEFINED> instruction: 0xf7fe9800
   2e158:			; <UNDEFINED> instruction: 0xf8daff69
   2e15c:	blcs	3a164 <ftello64@plt+0x365e8>
   2e160:	tsthi	sp, r0	; <UNPREDICTABLE>
   2e164:	bleq	6a2a8 <ftello64@plt+0x6672c>
   2e168:	movwls	r2, #17152	; 0x4300
   2e16c:			; <UNDEFINED> instruction: 0x4698461c
   2e170:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
   2e174:			; <UNDEFINED> instruction: 0xf8df3302
   2e178:			; <UNDEFINED> instruction: 0xf64636a0
   2e17c:	vmlal.s<illegal width 8>	q10, d6, d1[4]
   2e180:	andls	r1, r5, #-1879048186	; 0x90000006
   2e184:	movwls	r4, #25723	; 0x647b
   2e188:			; <UNDEFINED> instruction: 0x3690f8df
   2e18c:	mcr	4, 0, r4, cr8, cr11, {3}
   2e190:			; <UNDEFINED> instruction: 0xf1bb3a90
   2e194:	eorle	r0, r8, r0, lsl #30
   2e198:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
   2e19c:			; <UNDEFINED> instruction: 0xf10baa40
   2e1a0:	bl	bd1a4 <ftello64@plt+0xb9628>
   2e1a4:			; <UNDEFINED> instruction: 0xf8530383
   2e1a8:			; <UNDEFINED> instruction: 0xf1b77cd8
   2e1ac:	svclt	0x00183fff
   2e1b0:			; <UNDEFINED> instruction: 0xd1242f0a
   2e1b4:	svclt	0x001e1c7a
   2e1b8:	ldrdcc	pc, [r0], -sl
   2e1bc:			; <UNDEFINED> instruction: 0xf8ca3301
   2e1c0:	stclne	0, cr3, [r3], #-0
   2e1c4:	teqhi	r4, r0	; <UNPREDICTABLE>
   2e1c8:	suble	r2, r6, r2, lsl #24
   2e1cc:			; <UNDEFINED> instruction: 0xf0002c03
   2e1d0:	stfcsd	f0, [r4], {56}	; 0x38
   2e1d4:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   2e1d8:			; <UNDEFINED> instruction: 0xf0003701
   2e1dc:			; <UNDEFINED> instruction: 0xf04f816b
   2e1e0:	strbmi	r0, [ip], -r0, lsl #18
   2e1e4:	svceq	0x0000f1bb
   2e1e8:	mrc	1, 0, sp, cr8, cr6, {6}
   2e1ec:			; <UNDEFINED> instruction: 0xf7d50a10
   2e1f0:			; <UNDEFINED> instruction: 0x4607ec7a
   2e1f4:	svccc	0x00fff1b7
   2e1f8:	svccs	0x000abf18
   2e1fc:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
   2e200:	orrlt	sp, r4, r7, asr #1
   2e204:	sbcle	r2, r4, r1, lsl #24
   2e208:	suble	r2, pc, r2, lsl #24
   2e20c:			; <UNDEFINED> instruction: 0xf0402c03
   2e210:			; <UNDEFINED> instruction: 0xf03780b6
   2e214:			; <UNDEFINED> instruction: 0xf000037f
   2e218:			; <UNDEFINED> instruction: 0xf04f80a4
   2e21c:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   2e220:	eorsvc	pc, r4, sp, lsl #17
   2e224:			; <UNDEFINED> instruction: 0xf037e7b5
   2e228:	andle	r0, fp, pc, ror r4
   2e22c:	svceq	0x0062f1b9
   2e230:	addshi	pc, r0, r0, lsl #6
   2e234:	blge	1037244 <ftello64@plt+0x10336c8>
   2e238:			; <UNDEFINED> instruction: 0xf109444b
   2e23c:			; <UNDEFINED> instruction: 0xf8030901
   2e240:	str	r7, [r6, ip, asr #25]!
   2e244:	stmib	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e248:			; <UNDEFINED> instruction: 0xf8336803
   2e24c:	ldreq	r3, [sp], #23
   2e250:	svccs	0x0023d49f
   2e254:	strcs	sp, [r1], #-490	; 0xfffffe16
   2e258:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
   2e25c:	ldrmi	sl, [r9], #2880	; 0xb40
   2e260:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e264:			; <UNDEFINED> instruction: 0xf809682c
   2e268:	stccs	12, cr8, [r0], {204}	; 0xcc
   2e26c:	cmphi	r7, r0	; <UNPREDICTABLE>
   2e270:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
   2e274:	ldrtmi	fp, [r1], -r0, lsr #2
   2e278:	mcr	7, 6, pc, cr10, cr4, {6}	; <UNPREDICTABLE>
   2e27c:	suble	r2, sl, r0, lsl #16
   2e280:	svcmi	0x0010f855
   2e284:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2e288:	mvnsle	r2, r0, lsl #24
   2e28c:	stmiavs	sp!, {r8, r9, fp, ip, pc}
   2e290:			; <UNDEFINED> instruction: 0x066b611c
   2e294:	svcge	0x000dd408
   2e298:	bne	fe469b00 <ftello64@plt+0xfe465f84>
   2e29c:			; <UNDEFINED> instruction: 0xf7d44638
   2e2a0:			; <UNDEFINED> instruction: 0x4604eeb8
   2e2a4:	cmple	r5, r0, lsl #16
   2e2a8:	ldrb	r4, [r2, -r1, lsr #13]!
   2e2ac:	ldrbeq	pc, [pc, #-55]!	; 2e27d <ftello64@plt+0x2a701>	; <UNPREDICTABLE>
   2e2b0:			; <UNDEFINED> instruction: 0xf7d5d1bc
   2e2b4:	stmdavs	r3, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   2e2b8:			; <UNDEFINED> instruction: 0xf8334606
   2e2bc:	ldreq	r3, [r8], #23
   2e2c0:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
   2e2c4:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
   2e2c8:	ldrdls	pc, [r0], -r4
   2e2cc:	stclpl	8, cr15, [ip], {3}
   2e2d0:	svceq	0x0000f1b9
   2e2d4:	subhi	pc, r0, #0
   2e2d8:	ldrtmi	sl, [r0], sp, lsl #30
   2e2dc:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
   2e2e0:	ldrtmi	fp, [r9], -r8, lsr #2
   2e2e4:	mrc	7, 4, APSR_nzcv, cr4, cr4, {6}
   2e2e8:			; <UNDEFINED> instruction: 0xf0002800
   2e2ec:			; <UNDEFINED> instruction: 0xf854813f
   2e2f0:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
   2e2f4:	mvnsle	r2, r0, lsl #28
   2e2f8:			; <UNDEFINED> instruction: 0x464646b1
   2e2fc:	ldrdhi	pc, [r8], -r4
   2e300:			; <UNDEFINED> instruction: 0xf0189b00
   2e304:			; <UNDEFINED> instruction: 0xf8c30f40
   2e308:			; <UNDEFINED> instruction: 0xf0009010
   2e30c:			; <UNDEFINED> instruction: 0x46a8813c
   2e310:	strtmi	r2, [r9], r1, lsl #8
   2e314:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   2e318:	blls	3fd24 <ftello64@plt+0x3c1a8>
   2e31c:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
   2e320:			; <UNDEFINED> instruction: 0xf47f611c
   2e324:			; <UNDEFINED> instruction: 0xf012af5e
   2e328:			; <UNDEFINED> instruction: 0xf0400307
   2e32c:	bls	4eaa0 <ftello64@plt+0x4af24>
   2e330:	rsb	r6, sp, r3, asr r1
   2e334:	blvs	17d4f3c <ftello64@plt+0x17d13c0>
   2e338:	rsb	fp, r0, lr, lsl r9
   2e33c:	mcrcs	8, 0, r6, cr0, cr6, {1}
   2e340:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
   2e344:			; <UNDEFINED> instruction: 0xf7d44639
   2e348:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
   2e34c:			; <UNDEFINED> instruction: 0x4604d1f6
   2e350:	ldr	r4, [lr, -r1, lsr #13]
   2e354:			; <UNDEFINED> instruction: 0xf06f9a00
   2e358:			; <UNDEFINED> instruction: 0xf04f0303
   2e35c:			; <UNDEFINED> instruction: 0x611334ff
   2e360:			; <UNDEFINED> instruction: 0xf7d5e717
   2e364:	stmdavs	r3, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   2e368:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   2e36c:			; <UNDEFINED> instruction: 0xf53f049a
   2e370:			; <UNDEFINED> instruction: 0xf04faf10
   2e374:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   2e378:	eorsvc	pc, r4, sp, lsl #17
   2e37c:	stccs	7, cr14, [r4], {9}
   2e380:	svcge	0x0054f47f
   2e384:	strbmi	r9, [sp], -r2, lsl #20
   2e388:			; <UNDEFINED> instruction: 0xf0002a00
   2e38c:	blls	10e640 <ftello64@plt+0x10aac4>
   2e390:	ldrmi	r3, [r9, #2817]	; 0xb01
   2e394:			; <UNDEFINED> instruction: 0xf109d224
   2e398:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
   2e39c:	mrc	6, 0, lr, cr8, cr9, {7}
   2e3a0:			; <UNDEFINED> instruction: 0xf04f0a10
   2e3a4:			; <UNDEFINED> instruction: 0xf7d50b03
   2e3a8:			; <UNDEFINED> instruction: 0x4604eb9e
   2e3ac:	beq	469c14 <ftello64@plt+0x466098>
   2e3b0:			; <UNDEFINED> instruction: 0xf7d5940a
   2e3b4:			; <UNDEFINED> instruction: 0x4605eb98
   2e3b8:	beq	469c20 <ftello64@plt+0x4660a4>
   2e3bc:			; <UNDEFINED> instruction: 0xf7d5950b
   2e3c0:			; <UNDEFINED> instruction: 0x2dbbeb92
   2e3c4:	stclcs	15, cr11, [pc], #32	; 2e3ec <ftello64@plt+0x2a870>
   2e3c8:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   2e3cc:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
   2e3d0:			; <UNDEFINED> instruction: 0xf044bf18
   2e3d4:	andls	r0, ip, r1, lsl #8
   2e3d8:			; <UNDEFINED> instruction: 0xf47f2c00
   2e3dc:	strb	sl, [r1], r5, asr #29
   2e3e0:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
   2e3e4:	movwls	r3, #13106	; 0x3332
   2e3e8:			; <UNDEFINED> instruction: 0xf7d54619
   2e3ec:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2e3f0:	bicshi	pc, r9, r0
   2e3f4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2e3f8:	andls	r5, r2, r7, asr #10
   2e3fc:			; <UNDEFINED> instruction: 0xf015e6c9
   2e400:	svclt	0x00140f80
   2e404:	streq	pc, [r6], #-111	; 0xffffff91
   2e408:	streq	pc, [r1], #-111	; 0xffffff91
   2e40c:	tstvs	ip, r0, lsl #22
   2e410:	strcs	pc, [ip], #-2271	; 0xfffff721
   2e414:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
   2e418:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e41c:	subsmi	r9, sl, pc, lsr fp
   2e420:	bicshi	pc, fp, r0, asr #32
   2e424:	sublt	r4, r1, r0, lsr #12
   2e428:	blhi	e9724 <ftello64@plt+0xe5ba8>
   2e42c:	svchi	0x00f0e8bd
   2e430:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
   2e434:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2e438:			; <UNDEFINED> instruction: 0xf7ff0100
   2e43c:	strmi	pc, [r4], -pc, ror #21
   2e440:	blls	1683e0 <ftello64@plt+0x164864>
   2e444:	cmnle	r5, r0, lsl #22
   2e448:	bl	115054 <ftello64@plt+0x1114d8>
   2e44c:			; <UNDEFINED> instruction: 0xf8d81808
   2e450:	ldrbeq	r3, [sl, -r8]
   2e454:	bls	629cc <ftello64@plt+0x5ee50>
   2e458:	ldmdbvs	r4, {r8, r9, sp}
   2e45c:			; <UNDEFINED> instruction: 0xe7d76153
   2e460:	bicslt	r9, fp, r4, lsl #22
   2e464:	movwlt	r9, #15106	; 0x3b02
   2e468:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
   2e46c:			; <UNDEFINED> instruction: 0xf80049ed
   2e470:	ldrbtmi	r5, [r9], #-9
   2e474:	b	feb6c3d0 <ftello64@plt+0xfeb68854>
   2e478:	teqlt	r0, r4, lsl #12
   2e47c:	blpl	ac484 <ftello64@plt+0xa8908>
   2e480:	blx	11ec47c <ftello64@plt+0x11e8900>
   2e484:	blcs	4c618 <ftello64@plt+0x48a9c>
   2e488:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
   2e48c:	mcr	7, 5, pc, cr14, cr4, {6}	; <UNPREDICTABLE>
   2e490:			; <UNDEFINED> instruction: 0xf06f9a00
   2e494:	ldrmi	r0, [ip], -r9, lsl #6
   2e498:			; <UNDEFINED> instruction: 0xe7b96113
   2e49c:	bl	1150a8 <ftello64@plt+0x11152c>
   2e4a0:			; <UNDEFINED> instruction: 0xf8d81808
   2e4a4:	ldrbeq	r3, [pc, -r8]
   2e4a8:	blls	629b8 <ftello64@plt+0x5ee3c>
   2e4ac:	streq	pc, [r5], #-111	; 0xffffff91
   2e4b0:			; <UNDEFINED> instruction: 0xe7ad611c
   2e4b4:	blvs	17550bc <ftello64@plt+0x1751540>
   2e4b8:	strtmi	fp, [r0], -ip, lsr #2
   2e4bc:			; <UNDEFINED> instruction: 0xf7d46824
   2e4c0:	stccs	14, cr14, [r0], {150}	; 0x96
   2e4c4:	bls	62cb0 <ftello64@plt+0x5f134>
   2e4c8:	cdp	3, 1, cr2, cr8, cr0, {0}
   2e4cc:	cmpvs	r3, #16, 20	; 0x10000
   2e4d0:	mrc	7, 1, APSR_nzcv, cr10, cr4, {6}
   2e4d4:	stmdacs	r0, {r2, r9, sl, lr}
   2e4d8:	blls	62740 <ftello64@plt+0x5ebc4>
   2e4dc:	streq	pc, [r4], #-111	; 0xffffff91
   2e4e0:			; <UNDEFINED> instruction: 0xe795611c
   2e4e4:	svceq	0x0062f1b9
   2e4e8:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   2e4ec:			; <UNDEFINED> instruction: 0xf7d42096
   2e4f0:	strmi	lr, [r6], -ip, asr #26
   2e4f4:	stmdacs	r0, {r1, ip, pc}
   2e4f8:	tsthi	pc, r0	; <UNPREDICTABLE>
   2e4fc:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
   2e500:	mcr	7, 2, pc, cr0, cr4, {6}	; <UNPREDICTABLE>
   2e504:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2e508:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
   2e50c:	strb	r9, [r0], -r3, lsl #4
   2e510:	strtle	r0, [r0], #1819	; 0x71b
   2e514:			; <UNDEFINED> instruction: 0xf06f9b00
   2e518:	tstvs	ip, r2, lsl #8
   2e51c:	blls	a8304 <ftello64@plt+0xa4788>
   2e520:	ldmvs	sp, {r5, r7, r9, sl, lr}
   2e524:	strbteq	r9, [lr], -r0, lsl #22
   2e528:			; <UNDEFINED> instruction: 0xf53f611c
   2e52c:			; <UNDEFINED> instruction: 0xe6b2aebd
   2e530:	blcs	55140 <ftello64@plt+0x515c4>
   2e534:	rscshi	pc, r5, r0
   2e538:	ldrmi	r9, [sl], -r2, lsl #22
   2e53c:			; <UNDEFINED> instruction: 0xf8029b04
   2e540:	stcls	0, cr3, [r2], {9}
   2e544:			; <UNDEFINED> instruction: 0xf7fd4620
   2e548:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2e54c:	svclt	0x00182b22
   2e550:			; <UNDEFINED> instruction: 0xf0004622
   2e554:	stcls	0, cr8, [r0], {211}	; 0xd3
   2e558:	ldrdne	pc, [r8], -r8
   2e55c:			; <UNDEFINED> instruction: 0xf7fe4620
   2e560:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2e564:	sbchi	pc, r4, r0
   2e568:	ldrb	r6, [r1, -r4, lsr #18]
   2e56c:	strtmi	r6, [r9], r3, lsr #17
   2e570:	ldrbeq	r9, [r9], -r0, lsl #20
   2e574:	svclt	0x00446116
   2e578:	strtmi	r2, [r8], r1, lsl #8
   2e57c:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   2e580:	strbmi	r2, [r8], r3, lsl #8
   2e584:	blls	3a7da0 <ftello64@plt+0x3a4224>
   2e588:	bls	19a1c4 <ftello64@plt+0x196648>
   2e58c:			; <UNDEFINED> instruction: 0xf0004293
   2e590:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
   2e594:			; <UNDEFINED> instruction: 0xf7d44638
   2e598:			; <UNDEFINED> instruction: 0x4604ed3c
   2e59c:			; <UNDEFINED> instruction: 0xf0402800
   2e5a0:	cdp	0, 1, cr8, cr8, cr7, {7}
   2e5a4:			; <UNDEFINED> instruction: 0xf7d50a10
   2e5a8:	ldmdavs	r3!, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
   2e5ac:	stmdacs	sl, {r0, r3, sl, ip, pc}
   2e5b0:			; <UNDEFINED> instruction: 0xf1b0bf18
   2e5b4:			; <UNDEFINED> instruction: 0x46073fff
   2e5b8:	strcs	fp, [sl, -r6, lsl #30]
   2e5bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e5c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e5c4:	movwhi	lr, #31181	; 0x79cd
   2e5c8:			; <UNDEFINED> instruction: 0xf0379b08
   2e5cc:			; <UNDEFINED> instruction: 0xf833027f
   2e5d0:	vst4.8	{d3-d6}, [r3 :64], r7
   2e5d4:	cmnle	sp, r0, lsl #6
   2e5d8:	teqle	r9, r0, lsl #22
   2e5dc:	ldrmi	r2, [ip], -r1, lsl #6
   2e5e0:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
   2e5e4:			; <UNDEFINED> instruction: 0xf8029b07
   2e5e8:	blcs	4d790 <ftello64@plt+0x49c14>
   2e5ec:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   2e5f0:	beq	469e58 <ftello64@plt+0x4662dc>
   2e5f4:	b	1dec550 <ftello64@plt+0x1de89d4>
   2e5f8:	strmi	r1, [r7], -r1, asr #24
   2e5fc:	rscshi	pc, r9, r0
   2e600:			; <UNDEFINED> instruction: 0xf000280a
   2e604:			; <UNDEFINED> instruction: 0xf8dd80f6
   2e608:	subeq	r9, r2, ip, lsl r0
   2e60c:	bpl	fe6c86e0 <ftello64@plt+0xfe6c4b64>
   2e610:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
   2e614:			; <UNDEFINED> instruction: 0xf0402c63
   2e618:			; <UNDEFINED> instruction: 0xf1b980e7
   2e61c:			; <UNDEFINED> instruction: 0xf0400f00
   2e620:	cdp	0, 1, cr8, cr8, cr13, {7}
   2e624:			; <UNDEFINED> instruction: 0xf7d50a10
   2e628:	mcrrne	10, 5, lr, r4, cr14
   2e62c:	sbcshi	pc, r7, r0
   2e630:			; <UNDEFINED> instruction: 0xf000280a
   2e634:	ldrdeq	r8, [r3], #-4
   2e638:	andcs	r4, r0, #7340032	; 0x700000
   2e63c:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
   2e640:	ldreq	r5, [fp], #2771	; 0xad3
   2e644:	adcshi	pc, r8, r0, asr #2
   2e648:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
   2e64c:	tstle	r7, r8, lsl #4
   2e650:	blcs	55274 <ftello64@plt+0x516f8>
   2e654:	sbcshi	pc, r2, r0, asr #32
   2e658:	beq	469ec0 <ftello64@plt+0x466344>
   2e65c:	b	10ec5b8 <ftello64@plt+0x10e8a3c>
   2e660:	movwls	r6, #34867	; 0x8833
   2e664:	svclt	0x0018280a
   2e668:	svccc	0x00fff1b0
   2e66c:			; <UNDEFINED> instruction: 0xd1ab4607
   2e670:	strcs	r2, [sl, -r1, lsl #6]
   2e674:	str	r9, [r7, r7, lsl #6]!
   2e678:	andsls	pc, ip, sp, asr #17
   2e67c:	movwls	r4, #34465	; 0x86a1
   2e680:	blvs	1755288 <ftello64@plt+0x175170c>
   2e684:	bl	11938c <ftello64@plt+0x115810>
   2e688:			; <UNDEFINED> instruction: 0xf04f0209
   2e68c:			; <UNDEFINED> instruction: 0xf8020300
   2e690:	cmplt	r4, r8, ror #24
   2e694:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2e698:	strbmi	r1, [r1], -r0, lsr #26
   2e69c:	ldc	7, cr15, [r8], #848	; 0x350
   2e6a0:	addsle	r2, r1, r0, lsl #16
   2e6a4:	stccs	8, cr6, [r0], {36}	; 0x24
   2e6a8:			; <UNDEFINED> instruction: 0xf109d1f6
   2e6ac:			; <UNDEFINED> instruction: 0xf7d40008
   2e6b0:	strmi	lr, [r1], ip, ror #24
   2e6b4:	suble	r2, r0, r0, lsl #16
   2e6b8:			; <UNDEFINED> instruction: 0xf109a926
   2e6bc:			; <UNDEFINED> instruction: 0xf7d40004
   2e6c0:	bls	6a088 <ftello64@plt+0x6650c>
   2e6c4:			; <UNDEFINED> instruction: 0xf8c26b53
   2e6c8:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
   2e6cc:	andcc	pc, r0, r9, asr #17
   2e6d0:	ldrb	r9, [r9, -r8, lsl #4]!
   2e6d4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e6d8:	bicsle	r2, r1, r0, lsl #22
   2e6dc:	movwcs	r4, #5658	; 0x161a
   2e6e0:			; <UNDEFINED> instruction: 0xe77d461c
   2e6e4:			; <UNDEFINED> instruction: 0xf57f0710
   2e6e8:	blls	5a344 <ftello64@plt+0x567c8>
   2e6ec:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
   2e6f0:			; <UNDEFINED> instruction: 0xf7d49802
   2e6f4:	blls	69cec <ftello64@plt+0x66170>
   2e6f8:	pkhbt	r6, r9, ip, lsl #18
   2e6fc:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
   2e700:	andcc	r4, r1, #20, 12	; 0x1400000
   2e704:			; <UNDEFINED> instruction: 0xf43f2b00
   2e708:	ldrmi	sl, [r0], -r6, lsr #30
   2e70c:			; <UNDEFINED> instruction: 0xf7d49201
   2e710:	bls	aa4b8 <ftello64@plt+0xa693c>
   2e714:	blcs	8c57a8 <ftello64@plt+0x8c1c2c>
   2e718:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
   2e71c:	strpl	r2, [fp], #-768	; 0xfffffd00
   2e720:	blge	106838c <ftello64@plt+0x1064810>
   2e724:	ldrmi	sl, [r9], #2061	; 0x80d
   2e728:			; <UNDEFINED> instruction: 0xf8099b02
   2e72c:			; <UNDEFINED> instruction: 0xf7d53ccc
   2e730:	strdls	lr, [r2], -ip
   2e734:			; <UNDEFINED> instruction: 0xf47f2800
   2e738:	blls	5a350 <ftello64@plt+0x567d4>
   2e73c:	streq	pc, [sl], #-111	; 0xffffff91
   2e740:			; <UNDEFINED> instruction: 0xe665611c
   2e744:	blcs	1d10a38 <ftello64@plt+0x1d0cebc>
   2e748:	svcge	0x0023f47f
   2e74c:	strtmi	r2, [r8], r1, lsl #6
   2e750:	strcs	r4, [r3], #-1705	; 0xfffff957
   2e754:	ldr	r9, [ip, #-772]	; 0xfffffcfc
   2e758:			; <UNDEFINED> instruction: 0xf8d39b01
   2e75c:	blls	4e784 <ftello64@plt+0x4ac08>
   2e760:	svceq	0x0040f018
   2e764:	andsls	pc, r0, r3, asr #17
   2e768:	svcge	0x000df43f
   2e76c:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
   2e770:	blvs	1755378 <ftello64@plt+0x17517fc>
   2e774:	stfned	f3, [r0, #-304]!	; 0xfffffed0
   2e778:			; <UNDEFINED> instruction: 0xf7d44639
   2e77c:	stmdacs	r0, {r1, r3, r6, sl, fp, sp, lr, pc}
   2e780:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   2e784:	stccs	8, cr6, [r0], {36}	; 0x24
   2e788:	bls	62f64 <ftello64@plt+0x5f3e8>
   2e78c:	svceq	0x0080f018
   2e790:	strtmi	r4, [r8], r9, lsr #13
   2e794:			; <UNDEFINED> instruction: 0xf06fbf14
   2e798:			; <UNDEFINED> instruction: 0xf06f0306
   2e79c:			; <UNDEFINED> instruction: 0xf04f0301
   2e7a0:			; <UNDEFINED> instruction: 0x611334ff
   2e7a4:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   2e7a8:	stc	7, cr15, [r0, #-848]!	; 0xfffffcb0
   2e7ac:			; <UNDEFINED> instruction: 0xf06f9a00
   2e7b0:	ldrmi	r0, [ip], -sl, lsl #6
   2e7b4:			; <UNDEFINED> instruction: 0xe62b6113
   2e7b8:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   2e7bc:	beq	46a024 <ftello64@plt+0x4664a8>
   2e7c0:			; <UNDEFINED> instruction: 0xf7d5270a
   2e7c4:	movwcs	lr, #6544	; 0x1990
   2e7c8:	tstcs	r4, #469762048	; 0x1c000000
   2e7cc:	svccc	0x00fff1b0
   2e7d0:	adcsmi	fp, r8, #24, 30	; 0x60
   2e7d4:	svcge	0x0033f43f
   2e7d8:			; <UNDEFINED> instruction: 0xf7d4e72d
   2e7dc:	andcs	lr, r1, #68, 26	; 0x1100
   2e7e0:	smladcs	sl, r4, r3, r2
   2e7e4:	str	r9, [sl, -r7, lsl #4]!
   2e7e8:			; <UNDEFINED> instruction: 0xf8cd4622
   2e7ec:	strcc	r9, [r1], #-28	; 0xffffffe4
   2e7f0:	andscs	lr, r4, #257949696	; 0xf600000
   2e7f4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e7f8:	str	r2, [r7, -sl, lsl #14]
   2e7fc:	ldrdcc	pc, [r0], -sl
   2e800:	stcls	6, cr4, [r9], {168}	; 0xa8
   2e804:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e808:			; <UNDEFINED> instruction: 0xf8ca3301
   2e80c:	strb	r3, [r0], #0
   2e810:	andeq	r6, r2, r0, ror sl
   2e814:	andeq	r0, r0, r8, lsl #8
   2e818:	ldrdeq	r3, [r1], -ip
   2e81c:	ldrdeq	r3, [r1], -r4
   2e820:	andeq	r6, r2, sl, lsl #15
   2e824:	andeq	r3, r1, r6, lsl #8
   2e828:			; <UNDEFINED> instruction: 0x4604b530
   2e82c:	smlawblt	r8, r7, r0, fp
   2e830:	suble	r2, ip, r1, lsl #16
   2e834:	eorle	r2, r3, r2, lsl #16
   2e838:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   2e83c:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
   2e840:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
   2e844:			; <UNDEFINED> instruction: 0x4601447d
   2e848:	tstls	r5, sp
   2e84c:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
   2e850:	andcs	r4, lr, r3, lsl #12
   2e854:			; <UNDEFINED> instruction: 0xf7fe9304
   2e858:	bmi	a6dfd4 <ftello64@plt+0xa6a458>
   2e85c:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
   2e860:	bmi	a13068 <ftello64@plt+0xa0f4ec>
   2e864:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   2e868:	strpl	lr, [r2], #-2509	; 0xfffff633
   2e86c:	andcs	r9, r1, r1
   2e870:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   2e874:	andlt	r2, r7, r1
   2e878:	ldrhtmi	lr, [r0], -sp
   2e87c:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
   2e880:			; <UNDEFINED> instruction: 0xf7fe202a
   2e884:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
   2e888:	blcs	c8c89c <ftello64@plt+0xc88d20>
   2e88c:	eorcs	sp, r9, ip
   2e890:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
   2e894:	movwcs	r4, #2587	; 0xa1b
   2e898:			; <UNDEFINED> instruction: 0x4601447a
   2e89c:			; <UNDEFINED> instruction: 0xf7fe4618
   2e8a0:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
   2e8a4:	mcr	7, 3, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   2e8a8:			; <UNDEFINED> instruction: 0xf7fe2028
   2e8ac:	andcs	pc, r0, #11456	; 0x2cc0
   2e8b0:	strmi	r4, [r1], -r4, lsl #12
   2e8b4:			; <UNDEFINED> instruction: 0xf7fe2001
   2e8b8:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   2e8bc:	rscle	r2, r6, r0, lsl #22
   2e8c0:	andcs	r4, r0, #278528	; 0x44000
   2e8c4:	ldrbtmi	r2, [r9], #-1
   2e8c8:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   2e8cc:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
   2e8d0:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
   2e8d4:	strmi	r2, [r5], -r0, lsl #4
   2e8d8:	strtmi	r4, [r0], -r1, lsl #12
   2e8dc:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   2e8e0:			; <UNDEFINED> instruction: 0xb12b782b
   2e8e4:	strtmi	r4, [r0], -r9, lsl #18
   2e8e8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   2e8ec:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   2e8f0:			; <UNDEFINED> instruction: 0xf7d42002
   2e8f4:	svclt	0x0000ee46
   2e8f8:	andeq	r4, r1, r8, lsr r7
   2e8fc:	andeq	r3, r1, r6, lsr #32
   2e900:	ldrdeq	lr, [r0], -sl
   2e904:	andeq	r4, r1, r4, ror #13
   2e908:			; <UNDEFINED> instruction: 0x000146b6
   2e90c:	muleq	r1, r2, r6
   2e910:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2e914:			; <UNDEFINED> instruction: 0x47706058
   2e918:	muleq	r2, lr, r6
   2e91c:			; <UNDEFINED> instruction: 0x4604b510
   2e920:			; <UNDEFINED> instruction: 0xf1b06800
   2e924:	svclt	0x00183fff
   2e928:	tstle	r9, r2, lsl #16
   2e92c:			; <UNDEFINED> instruction: 0xf7d44620
   2e930:	blmi	1a9ab0 <ftello64@plt+0x1a5f34>
   2e934:	rscscc	pc, pc, #79	; 0x4f
   2e938:	ldrbtmi	r2, [fp], #-0
   2e93c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
   2e940:	stmia	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e944:	svclt	0x0000e7f2
   2e948:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   2e94c:			; <UNDEFINED> instruction: 0x4606b5f0
   2e950:	addlt	r4, r7, r0, asr sp
   2e954:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
   2e958:	cmnlt	r3, fp, lsr #16
   2e95c:			; <UNDEFINED> instruction: 0xf7d42002
   2e960:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2e964:	andle	r4, r2, r3, lsl #5
   2e968:			; <UNDEFINED> instruction: 0xf7d44618
   2e96c:	blmi	12e9ebc <ftello64@plt+0x12e6340>
   2e970:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2e974:	cmplt	lr, sl, lsl r0
   2e978:	blcs	b8ca4c <ftello64@plt+0xb88ed0>
   2e97c:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
   2e980:	teqle	r9, r0, lsl #22
   2e984:			; <UNDEFINED> instruction: 0xf7d42002
   2e988:			; <UNDEFINED> instruction: 0xf7d5edea
   2e98c:			; <UNDEFINED> instruction: 0x4604e8b4
   2e990:			; <UNDEFINED> instruction: 0xf7d42014
   2e994:	movwcs	lr, #2768	; 0xad0
   2e998:			; <UNDEFINED> instruction: 0x4605461f
   2e99c:	strvc	r6, [r3], #-4
   2e9a0:	stmib	r0, {r0, r1, r6, sp, lr}^
   2e9a4:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
   2e9a8:	bmi	f781b0 <ftello64@plt+0xf74634>
   2e9ac:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
   2e9b0:	smlabtvs	r4, sp, r9, lr
   2e9b4:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
   2e9b8:	andeq	lr, r3, r1, lsl r9
   2e9bc:	andvs	lr, r2, #3358720	; 0x334000
   2e9c0:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
   2e9c4:	strtmi	r0, [r8], -r3
   2e9c8:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
   2e9cc:	eorsvs	ip, r4, ip, lsl #22
   2e9d0:			; <UNDEFINED> instruction: 0xf7d44479
   2e9d4:	strmi	lr, [r4], -r6, asr #31
   2e9d8:	subsle	r2, r5, r0, lsl #16
   2e9dc:	andcs	r2, r1, #0, 6
   2e9e0:			; <UNDEFINED> instruction: 0x46204619
   2e9e4:	ldc	7, cr15, [sl, #-848]	; 0xfffffcb0
   2e9e8:	andcs	r4, r0, #48, 22	; 0xc000
   2e9ec:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2e9f0:	addsvs	r4, sl, r0, lsl #14
   2e9f4:	ldcllt	0, cr11, [r0, #28]!
   2e9f8:	andcs	r4, r6, #737280	; 0xb4000
   2e9fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2ea00:	stmda	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ea04:	ldrtmi	r4, [r0], -r5, lsl #12
   2ea08:	stcl	7, cr15, [sl, #848]!	; 0x350
   2ea0c:	ldreq	pc, [r4], #-256	; 0xffffff00
   2ea10:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
   2ea14:	strcs	fp, [r1, -r3, lsl #3]
   2ea18:			; <UNDEFINED> instruction: 0xf04f4620
   2ea1c:			; <UNDEFINED> instruction: 0xf7d434ff
   2ea20:	ldrtmi	lr, [r1], -sl, lsl #21
   2ea24:	andscc	r4, r0, r5, lsl #12
   2ea28:	ldc	7, cr15, [sl], #848	; 0x350
   2ea2c:	adcvs	r2, pc, r0, lsl #6
   2ea30:	movwmi	lr, #2501	; 0x9c5
   2ea34:	ldr	r6, [r6, fp, ror #1]!
   2ea38:	andcs	r4, r9, #491520	; 0x78000
   2ea3c:	smladxcs	r2, r0, r6, r4
   2ea40:			; <UNDEFINED> instruction: 0xf7d54479
   2ea44:	stmdacs	r0, {r2, r6, fp, sp, lr, pc}
   2ea48:	strtmi	sp, [r0], -r6, ror #1
   2ea4c:	b	1cec9a4 <ftello64@plt+0x1ce8e28>
   2ea50:			; <UNDEFINED> instruction: 0x46054631
   2ea54:			; <UNDEFINED> instruction: 0xf7d43010
   2ea58:	movwcs	lr, #3236	; 0xca4
   2ea5c:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
   2ea60:	and	r3, r4, r2, lsl #6
   2ea64:	mcr	7, 0, pc, cr14, cr4, {6}	; <UNPREDICTABLE>
   2ea68:	blcs	148a7c <ftello64@plt+0x144f00>
   2ea6c:	vst4.8	{d29,d31,d33,d35}, [pc], sl
   2ea70:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
   2ea74:	ldrtmi	r4, [r0], -r1, asr #2
   2ea78:	ldcl	7, cr15, [lr], {212}	; 0xd4
   2ea7c:	strmi	r1, [r4], -r3, asr #24
   2ea80:	rscle	r6, pc, r8, lsr #32
   2ea84:	str	r2, [lr, r0, lsl #14]
   2ea88:			; <UNDEFINED> instruction: 0xf7d42002
   2ea8c:	strmi	lr, [r4], -r8, ror #26
   2ea90:	svclt	0x0000e7a4
   2ea94:	andeq	r7, r2, r2, ror #12
   2ea98:	andeq	r7, r2, r6, asr #12
   2ea9c:			; <UNDEFINED> instruction: 0xffffff6b
   2eaa0:	andeq	r0, r0, r3, asr #13
   2eaa4:	andeq	r6, r2, r6, ror #16
   2eaa8:	andeq	ip, r0, r4, lsr r2
   2eaac:	andeq	r7, r2, ip, asr #11
   2eab0:	andeq	r2, r1, sl, lsl #29
   2eab4:	andeq	r2, r1, r0, asr lr
   2eab8:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
   2eabc:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
   2eac0:	strdlt	fp, [r9], r0
   2eac4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2eac8:			; <UNDEFINED> instruction: 0xf04f9307
   2eacc:	eorsle	r0, lr, r0, lsl #6
   2ead0:			; <UNDEFINED> instruction: 0x46044e71
   2ead4:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   2ead8:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
   2eadc:	cmple	r1, r0, lsl #22
   2eae0:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
   2eae4:	tstmi	r8, #311296	; 0x4c000
   2eae8:	sbchi	pc, r5, r0, asr #32
   2eaec:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
   2eaf0:	movwmi	r6, #15987	; 0x3e73
   2eaf4:	addhi	pc, r4, r0, asr #32
   2eaf8:	blcs	48ecc <ftello64@plt+0x45350>
   2eafc:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
   2eb00:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
   2eb04:	ldrdcc	lr, [r3, -r2]
   2eb08:	movwmi	r6, #48720	; 0xbe50
   2eb0c:	movwmi	r6, #14417	; 0x3851
   2eb10:	andle	r4, ip, fp, lsl #6
   2eb14:	stmvc	fp, {r0, r4, fp, sp, lr}
   2eb18:	strle	r0, [lr, #-2011]!	; 0xfffff825
   2eb1c:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   2eb20:	eorle	r4, sl, #805306377	; 0x30000009
   2eb24:	mrrcne	8, 4, r6, r8, cr10
   2eb28:			; <UNDEFINED> instruction: 0x21206108
   2eb2c:	cfstrscs	mvf5, [r7], {209}	; 0xd1
   2eb30:	adchi	pc, r5, r0, lsl #4
   2eb34:			; <UNDEFINED> instruction: 0xf004e8df
   2eb38:	bleq	2f176c <ftello64@plt+0x2edbf0>
   2eb3c:	strteq	r2, [r5], #-3339	; 0xfffff2f5
   2eb40:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
   2eb44:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   2eb48:			; <UNDEFINED> instruction: 0xf7d46819
   2eb4c:	bmi	1669af4 <ftello64@plt+0x1665f78>
   2eb50:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   2eb54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2eb58:	subsmi	r9, sl, r7, lsl #22
   2eb5c:	addhi	pc, sp, r0, asr #32
   2eb60:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   2eb64:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
   2eb68:	cdpmi	0, 5, cr13, cr2, cr3, {3}
   2eb6c:			; <UNDEFINED> instruction: 0xf106447e
   2eb70:			; <UNDEFINED> instruction: 0xf7d40014
   2eb74:	ldmdavs	r0!, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   2eb78:	strhtcs	lr, [r0], -r8
   2eb7c:	b	ff4ecad4 <ftello64@plt+0xff4e8f58>
   2eb80:	blmi	13a8adc <ftello64@plt+0x13a4f60>
   2eb84:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
   2eb88:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   2eb8c:	bl	ff1ecae4 <ftello64@plt+0xff1e8f68>
   2eb90:	blmi	1328b0c <ftello64@plt+0x1324f90>
   2eb94:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
   2eb98:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   2eb9c:	bl	fefecaf4 <ftello64@plt+0xfefe8f78>
   2eba0:	blmi	12a8afc <ftello64@plt+0x12a4f80>
   2eba4:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   2eba8:	stcl	7, cr15, [r4], #848	; 0x350
   2ebac:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   2ebb0:	ldrtmi	r4, [r0], -r2, lsl #12
   2ebb4:	stc	7, cr15, [r2, #-848]	; 0xfffffcb0
   2ebb8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   2ebbc:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
   2ebc0:	bmi	114a534 <ftello64@plt+0x11469b8>
   2ebc4:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
   2ebc8:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
   2ebcc:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   2ebd0:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
   2ebd4:	strle	r0, [pc, #-2010]	; 2e402 <ftello64@plt+0x2a886>
   2ebd8:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   2ebdc:	andle	r4, fp, #805306377	; 0x30000009
   2ebe0:	mrrcne	8, 4, r6, r8, cr10
   2ebe4:	teqcs	sl, r8, lsl #2
   2ebe8:			; <UNDEFINED> instruction: 0xe78854d1
   2ebec:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   2ebf0:	blcs	48d64 <ftello64@plt+0x451e8>
   2ebf4:	str	sp, [r2, sl, ror #3]
   2ebf8:			; <UNDEFINED> instruction: 0xf7d4203a
   2ebfc:			; <UNDEFINED> instruction: 0xe77eea94
   2ec00:	blcs	4a6d4 <ftello64@plt+0x46b58>
   2ec04:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
   2ec08:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   2ec0c:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
   2ec10:	andle	r6, fp, r6, lsr r8
   2ec14:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   2ec18:			; <UNDEFINED> instruction: 0xf7d49105
   2ec1c:	stmdbls	r5, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
   2ec20:	strmi	r9, [r2], -r6, lsl #22
   2ec24:			; <UNDEFINED> instruction: 0xf7d44630
   2ec28:	strb	lr, [r5, sl, asr #25]
   2ec2c:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
   2ec30:	strdls	lr, [r5, -r2]
   2ec34:	b	ff1ecb8c <ftello64@plt+0xff1e9010>
   2ec38:	stmdage	r6, {r0, r1, r9, sl, lr}
   2ec3c:			; <UNDEFINED> instruction: 0xf7d49306
   2ec40:	stmdbls	r5, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   2ec44:	strmi	r4, [r8], -r4, lsl #13
   2ec48:	ldrdne	pc, [r0], -ip
   2ec4c:	andcc	lr, r4, #220, 18	; 0x370000
   2ec50:	movwcc	r9, #4355	; 0x1103
   2ec54:	ldrdvc	pc, [r4], -ip
   2ec58:	rsbvc	pc, ip, #536870912	; 0x20000000
   2ec5c:	strls	r4, [r2, -r2, lsr #18]
   2ec60:			; <UNDEFINED> instruction: 0xf8dc4479
   2ec64:	strls	r7, [r1, -r8]
   2ec68:	ldrdvc	pc, [ip], -ip
   2ec6c:			; <UNDEFINED> instruction: 0xf7d49700
   2ec70:	ldmdavs	r0!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}^
   2ec74:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   2ec78:			; <UNDEFINED> instruction: 0xf7d4e777
   2ec7c:	blmi	729854 <ftello64@plt+0x725cd8>
   2ec80:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
   2ec84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2ec88:			; <UNDEFINED> instruction: 0xf7d46818
   2ec8c:			; <UNDEFINED> instruction: 0xe75eec98
   2ec90:	andeq	r6, r2, r2, ror #1
   2ec94:	andeq	r0, r0, r8, lsl #8
   2ec98:	andeq	r7, r2, r2, ror #9
   2ec9c:	ldrdeq	r7, [r2], -r6
   2eca0:	andeq	r7, r2, sl, asr #9
   2eca4:			; <UNDEFINED> instruction: 0x000274b6
   2eca8:	andeq	r7, r2, r4, ror r4
   2ecac:	andeq	r2, r1, lr, lsr #27
   2ecb0:	andeq	r6, r2, lr, asr #32
   2ecb4:	andeq	r7, r2, ip, asr #8
   2ecb8:	andeq	r7, r2, r2, lsr r4
   2ecbc:	andeq	r2, r1, ip, asr sp
   2ecc0:	andeq	r7, r2, r2, lsr #8
   2ecc4:	andeq	r2, r1, r4, asr #26
   2ecc8:	andeq	r7, r2, r4, lsl r4
   2eccc:	andeq	r2, r1, r6, lsr #26
   2ecd0:	strdeq	r7, [r2], -lr
   2ecd4:	strdeq	r7, [r2], -r4
   2ecd8:	andeq	r7, r2, sl, ror #7
   2ecdc:	andeq	r7, r2, sl, asr #7
   2ece0:	muleq	r1, r2, ip
   2ece4:	andeq	r2, r1, lr, ror #24
   2ece8:	andeq	r2, r1, r4, asr ip
   2ecec:	andeq	r7, r2, r4, lsr r3
   2ecf0:	andeq	r2, r1, r6, ror ip
   2ecf4:	svcmi	0x00f0e92d
   2ecf8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   2ecfc:	strmi	r8, [r8], r2, lsl #22
   2ed00:	addlt	r4, r5, ip, lsl r6
   2ed04:			; <UNDEFINED> instruction: 0xf8dd9e10
   2ed08:	andls	sl, r3, #68	; 0x44
   2ed0c:	teqlt	lr, r1	; <illegal shifter operand>
   2ed10:	mulls	r0, r6, r8
   2ed14:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   2ed18:			; <UNDEFINED> instruction: 0xf989fab9
   2ed1c:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2ed20:	addlt	pc, r8, #14614528	; 0xdf0000
   2ed24:			; <UNDEFINED> instruction: 0xf8db44fb
   2ed28:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2ed2c:	rschi	pc, lr, r0
   2ed30:	bl	1a6cc88 <ftello64@plt+0x1a6910c>
   2ed34:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
   2ed38:	bcs	48fa8 <ftello64@plt+0x4542c>
   2ed3c:	svccs	0x0001bf18
   2ed40:	rscshi	pc, r9, r0, asr #32
   2ed44:			; <UNDEFINED> instruction: 0x46494b9b
   2ed48:	andcs	r4, r0, #56, 12	; 0x3800000
   2ed4c:	addsvs	r4, sl, fp, ror r4
   2ed50:	mrc2	7, 5, pc, cr2, cr15, {7}
   2ed54:	svceq	0x0000f1b9
   2ed58:	mcrcs	1, 0, sp, cr0, cr2, {2}
   2ed5c:	blls	1232a8 <ftello64@plt+0x11f72c>
   2ed60:			; <UNDEFINED> instruction: 0xf0002b00
   2ed64:	blmi	fe54f164 <ftello64@plt+0xfe54b5e8>
   2ed68:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ed6c:			; <UNDEFINED> instruction: 0xf0402b00
   2ed70:	ldcmi	0, cr8, [r2], {164}	; 0xa4
   2ed74:	ldrtmi	r4, [r8], -r9, asr #12
   2ed78:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
   2ed7c:	mrc2	7, 4, pc, cr12, cr15, {7}
   2ed80:	strcs	r4, [r1], -pc, lsl #17
   2ed84:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   2ed88:	eorshi	pc, r8, #14614528	; 0xdf0000
   2ed8c:	b	ff1ecce4 <ftello64@plt+0xff1e9168>
   2ed90:	blcc	acdec <ftello64@plt+0xa9270>
   2ed94:	ldrbtmi	r6, [r8], #2081	; 0x821
   2ed98:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
   2ed9c:	blcs	3a6e40 <ftello64@plt+0x3a32c4>
   2eda0:	addshi	pc, sl, r0
   2eda4:			; <UNDEFINED> instruction: 0xf0002b0a
   2eda8:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
   2edac:			; <UNDEFINED> instruction: 0xf14007d2
   2edb0:	stmdbvs	r8, {r0, r2, r3, r7, pc}
   2edb4:	addsmi	r6, r0, #9043968	; 0x8a0000
   2edb8:	addhi	pc, r8, r0, lsl #1
   2edbc:	tstvs	sl, r2, asr #24
   2edc0:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
   2edc4:	blcc	ace20 <ftello64@plt+0xa92a4>
   2edc8:	blcs	175b33c <ftello64@plt+0x17577c0>
   2edcc:	mvnle	r6, r6, lsr #1
   2edd0:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   2edd4:	b	fe8ecd2c <ftello64@plt+0xfe8e91b0>
   2edd8:	blcc	ace34 <ftello64@plt+0xa92b8>
   2eddc:	blcs	48e68 <ftello64@plt+0x452ec>
   2ede0:	blmi	1ee35b4 <ftello64@plt+0x1edfa38>
   2ede4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ede8:			; <UNDEFINED> instruction: 0xf0002b00
   2edec:	andcs	r8, sl, r3, lsl #1
   2edf0:	ldmib	r8, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2edf4:	andcs	r4, r0, #120832	; 0x1d800
   2edf8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2edfc:			; <UNDEFINED> instruction: 0xe079609a
   2ee00:			; <UNDEFINED> instruction: 0xf8df3601
   2ee04:	ldrbtmi	fp, [fp], #464	; 0x1d0
   2ee08:	ldrdpl	pc, [r0], -fp
   2ee0c:	strtmi	fp, [r9], -ip, lsr #2
   2ee10:			; <UNDEFINED> instruction: 0xf7d44620
   2ee14:			; <UNDEFINED> instruction: 0xf8dbea84
   2ee18:			; <UNDEFINED> instruction: 0xf1b85000
   2ee1c:			; <UNDEFINED> instruction: 0xf0000f00
   2ee20:			; <UNDEFINED> instruction: 0xf8df809a
   2ee24:			; <UNDEFINED> instruction: 0x46b381b4
   2ee28:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   2ee2c:			; <UNDEFINED> instruction: 0xf10844f8
   2ee30:	ldrbtmi	r0, [sl], #788	; 0x314
   2ee34:	bcc	46a65c <ftello64@plt+0x466ae0>
   2ee38:	ldrmi	lr, [r3, #32]!
   2ee3c:	andcs	fp, r0, #8, 30
   2ee40:			; <UNDEFINED> instruction: 0xf8d8d00b
   2ee44:			; <UNDEFINED> instruction: 0xf8d80010
   2ee48:	b	1432e60 <ftello64@plt+0x142f2e4>
   2ee4c:	andle	r0, r4, r1, lsl #4
   2ee50:	beq	46a6b8 <ftello64@plt+0x466b3c>
   2ee54:	bl	ff16cdac <ftello64@plt+0xff169230>
   2ee58:	bl	fe936068 <ftello64@plt+0xfe9324ec>
   2ee5c:	strtmi	r0, [r8], -fp, lsl #2
   2ee60:	tstls	r0, r1, lsl #2
   2ee64:			; <UNDEFINED> instruction: 0x4653495e
   2ee68:	andlt	pc, r4, sp, asr #17
   2ee6c:	bleq	ab284 <ftello64@plt+0xa7708>
   2ee70:			; <UNDEFINED> instruction: 0xf7d44479
   2ee74:	blmi	1729d0c <ftello64@plt+0x1726190>
   2ee78:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ee7c:	ldrbmi	r2, [r8], -sl, lsl #2
   2ee80:	bl	ff06cdd8 <ftello64@plt+0xff06925c>
   2ee84:	stmdacs	r0, {r2, r9, sl, lr}
   2ee88:			; <UNDEFINED> instruction: 0x4629d1d7
   2ee8c:			; <UNDEFINED> instruction: 0xf7d44658
   2ee90:	ldmdavc	r3!, {r1, r2, r6, r9, fp, sp, lr, pc}
   2ee94:			; <UNDEFINED> instruction: 0xf43f2b00
   2ee98:	ldrtmi	sl, [r0], -r2, ror #30
   2ee9c:	bl	fe86cdf4 <ftello64@plt+0xfe869278>
   2eea0:			; <UNDEFINED> instruction: 0xf8104430
   2eea4:	blcs	2bdeb0 <ftello64@plt+0x2ba334>
   2eea8:	svcge	0x0059f43f
   2eeac:	andcs	r4, r1, #79872	; 0x13800
   2eeb0:	addsvs	r4, sl, fp, ror r4
   2eeb4:	bcs	556c8 <ftello64@plt+0x51b4c>
   2eeb8:	mcrrmi	0, 6, sp, ip, cr5
   2eebc:	ldrbtmi	r2, [ip], #-10
   2eec0:			; <UNDEFINED> instruction: 0xf7d46821
   2eec4:	movwcs	lr, #2352	; 0x930
   2eec8:	ldrb	r6, [r2, -r3, lsr #1]
   2eecc:			; <UNDEFINED> instruction: 0xf7d44618
   2eed0:			; <UNDEFINED> instruction: 0xf8d8e92a
   2eed4:	ldrb	r1, [r5, -r0]!
   2eed8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   2eedc:	b	7ece34 <ftello64@plt+0x7e92b8>
   2eee0:	strb	r6, [pc, -r1, lsr #16]!
   2eee4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   2eee8:	b	66ce40 <ftello64@plt+0x6692c4>
   2eeec:	bllt	f0cfa0 <ftello64@plt+0xf09424>
   2eef0:	adcvs	r6, r3, r1, lsr #16
   2eef4:	eorsle	r2, lr, r5, lsl #30
   2eef8:	suble	r2, r8, r6, lsl #30
   2eefc:	andlt	r4, r5, r8, lsl #12
   2ef00:	blhi	ea1fc <ftello64@plt+0xe6680>
   2ef04:	svcmi	0x00f0e8bd
   2ef08:	ldmdalt	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ef0c:			; <UNDEFINED> instruction: 0xf04f483a
   2ef10:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   2ef14:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   2ef18:	ldrdeq	pc, [r0], -fp
   2ef1c:			; <UNDEFINED> instruction: 0xf47f2800
   2ef20:	blmi	ddab44 <ftello64@plt+0xdd6fc8>
   2ef24:	rscscs	pc, r1, #64, 4
   2ef28:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   2ef2c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2ef30:			; <UNDEFINED> instruction: 0xf7d44478
   2ef34:	ldmdavs	r9, {r3, r4, r9, sl, fp, sp, lr, pc}
   2ef38:			; <UNDEFINED> instruction: 0xf7d4200a
   2ef3c:			; <UNDEFINED> instruction: 0xe701e8f4
   2ef40:	ldrtmi	r4, [r8], -r9, asr #12
   2ef44:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   2ef48:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
   2ef4c:			; <UNDEFINED> instruction: 0xf7d44478
   2ef50:	stmdavs	r1!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
   2ef54:			; <UNDEFINED> instruction: 0x4652e736
   2ef58:	ldrtmi	r4, [r1], -r8, lsr #12
   2ef5c:	stmda	r4!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ef60:	blmi	ae8dc4 <ftello64@plt+0xae5248>
   2ef64:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
   2ef68:	bicle	r6, r5, r9, lsl r8
   2ef6c:			; <UNDEFINED> instruction: 0xb113689b
   2ef70:			; <UNDEFINED> instruction: 0xf7d4200a
   2ef74:	blmi	9e92dc <ftello64@plt+0x9e5760>
   2ef78:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ef7c:	svc	0x00fef7d3
   2ef80:			; <UNDEFINED> instruction: 0xf7d42002
   2ef84:	svccs	0x0005eafe
   2ef88:			; <UNDEFINED> instruction: 0xd1b56819
   2ef8c:	blmi	8a8f54 <ftello64@plt+0x8a53d8>
   2ef90:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ef94:	blmi	85d468 <ftello64@plt+0x8598ec>
   2ef98:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ef9c:	svc	0x00eef7d3
   2efa0:	ldc	7, cr15, [sl, #848]	; 0x350
   2efa4:			; <UNDEFINED> instruction: 0xf7d4200a
   2efa8:			; <UNDEFINED> instruction: 0xe7f4e8be
   2efac:	muleq	r2, r4, r2
   2efb0:	andeq	r7, r2, r2, lsl #5
   2efb4:	andeq	r7, r2, ip, ror #4
   2efb8:	andeq	r7, r2, r0, asr r2
   2efbc:	andeq	r7, r2, lr, lsr r2
   2efc0:			; <UNDEFINED> instruction: 0x00012bbe
   2efc4:	andeq	r7, r2, r2, lsr #4
   2efc8:	andeq	r2, r1, r6, ror fp
   2efcc:	ldrdeq	r7, [r2], -r4
   2efd0:	andeq	r7, r2, r0, asr #3
   2efd4:			; <UNDEFINED> instruction: 0x000271b2
   2efd8:	andeq	r7, r2, ip, lsl #3
   2efdc:	muleq	r0, sl, sp
   2efe0:	andeq	r2, r1, ip, asr #21
   2efe4:	andeq	r7, r2, r0, asr #2
   2efe8:	andeq	r7, r2, r8, lsl #2
   2efec:	strdeq	r7, [r2], -sl
   2eff0:	muleq	r0, sl, sp
   2eff4:	andeq	r2, r1, r6, ror #20
   2eff8:	andeq	sp, r0, r2, lsr lr
   2effc:	andeq	r2, r1, ip, lsr #22
   2f000:	andeq	r2, r1, sl, ror #19
   2f004:	andeq	r2, r1, r0, lsl #20
   2f008:	strdeq	r2, [r1], -r8
   2f00c:	andeq	r7, r2, r2, asr r0
   2f010:	andeq	r7, r2, r0, asr #32
   2f014:	andeq	r7, r2, r8, lsr #32
   2f018:	andeq	r7, r2, r0, lsr #32
   2f01c:	movwcs	fp, #1038	; 0x40e
   2f020:	addlt	fp, r4, r0, lsr r5
   2f024:	ldrd	pc, [r8], #-143	; 0xffffff71
   2f028:			; <UNDEFINED> instruction: 0xf8dfac07
   2f02c:	ldrmi	ip, [sl], -r8, asr #32
   2f030:			; <UNDEFINED> instruction: 0xf85444fe
   2f034:	tstcs	r1, r4, lsl #22
   2f038:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2f03c:	ldrdgt	pc, [r0], -ip
   2f040:	andgt	pc, ip, sp, asr #17
   2f044:	stceq	0, cr15, [r0], {79}	; 0x4f
   2f048:	strpl	lr, [r0], #-2509	; 0xfffff633
   2f04c:			; <UNDEFINED> instruction: 0xf7ff9402
   2f050:	bmi	2ae99c <ftello64@plt+0x2aae20>
   2f054:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2f058:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f05c:	subsmi	r9, sl, r3, lsl #22
   2f060:	andlt	sp, r4, r4, lsl #2
   2f064:	ldrhtmi	lr, [r0], -sp
   2f068:	ldrbmi	fp, [r0, -r3]!
   2f06c:	ldm	sl!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f070:	andeq	r5, r2, r0, ror fp
   2f074:	andeq	r0, r0, r8, lsl #8
   2f078:	andeq	r5, r2, sl, asr #22
   2f07c:	svcmi	0x00f0e92d
   2f080:			; <UNDEFINED> instruction: 0xf8df460d
   2f084:	ldrmi	r1, [r6], -r4, asr #8
   2f088:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f08c:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
   2f090:			; <UNDEFINED> instruction: 0xf8d06883
   2f094:	strmi	r8, [r4], -r0
   2f098:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2f09c:			; <UNDEFINED> instruction: 0xf04f922b
   2f0a0:	blcs	2f8a8 <ftello64@plt+0x2bd2c>
   2f0a4:	adcshi	pc, sp, r0
   2f0a8:	svccc	0x00fff1b8
   2f0ac:			; <UNDEFINED> instruction: 0xf8dfd056
   2f0b0:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
   2f0b4:	andhi	pc, r0, r3, asr #17
   2f0b8:	suble	r2, r2, r0, lsl #28
   2f0bc:	and	r4, r2, r7, lsr r6
   2f0c0:	strmi	r1, [r5], #-2623	; 0xfffff5c1
   2f0c4:			; <UNDEFINED> instruction: 0x463ad03d
   2f0c8:	strbmi	r4, [r0], -r9, lsr #12
   2f0cc:	bl	116d024 <ftello64@plt+0x11694a8>
   2f0d0:	ble	ffd790d8 <ftello64@plt+0xffd7555c>
   2f0d4:	b	ff5ed02c <ftello64@plt+0xff5e94b0>
   2f0d8:	blcs	1490ec <ftello64@plt+0x145570>
   2f0dc:	blmi	fffa34b0 <ftello64@plt+0xfff9f934>
   2f0e0:	svcvs	0x001b447b
   2f0e4:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
   2f0e8:	eorle	r3, sl, r1, lsl #6
   2f0ec:			; <UNDEFINED> instruction: 0xf7d42002
   2f0f0:			; <UNDEFINED> instruction: 0xf7d4ea36
   2f0f4:			; <UNDEFINED> instruction: 0xf7d4ed00
   2f0f8:			; <UNDEFINED> instruction: 0xb1a8ecce
   2f0fc:	b	ff0ed054 <ftello64@plt+0xff0e94d8>
   2f100:	strmi	r7, [r5], -r3, lsr #24
   2f104:	blcs	37114 <ftello64@plt+0x33598>
   2f108:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   2f10c:	b	9ed064 <ftello64@plt+0x9e94e8>
   2f110:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
   2f114:	stmib	lr, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f118:			; <UNDEFINED> instruction: 0xf10449ef
   2f11c:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
   2f120:	ldrtmi	r4, [r8], -r3, lsl #12
   2f124:	stcl	7, cr15, [lr], #-848	; 0xfffffcb0
   2f128:	cmplt	r3, r3, ror #17
   2f12c:	mcrrne	8, 2, r6, r3, cr0
   2f130:			; <UNDEFINED> instruction: 0xf7d4d007
   2f134:	blmi	ffaaa4ec <ftello64@plt+0xffaa6970>
   2f138:	rscscc	pc, pc, #79	; 0x4f
   2f13c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   2f140:	bmi	ffa071b0 <ftello64@plt+0xffa03634>
   2f144:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
   2f148:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f14c:	subsmi	r9, sl, fp, lsr #22
   2f150:			; <UNDEFINED> instruction: 0x81aef040
   2f154:	eorlt	r4, sp, r0, lsr r6
   2f158:	svchi	0x00f0e8bd
   2f15c:			; <UNDEFINED> instruction: 0xf10049e1
   2f160:	movwcs	r0, #1808	; 0x710
   2f164:	sbcvs	r2, r3, r6, lsl #4
   2f168:			; <UNDEFINED> instruction: 0x46384479
   2f16c:	stc	7, cr15, [lr], #848	; 0x350
   2f170:			; <UNDEFINED> instruction: 0x7da3b910
   2f174:	cmple	sp, r0, lsl #22
   2f178:	andcs	r4, r9, #3588096	; 0x36c000
   2f17c:			; <UNDEFINED> instruction: 0xf1044638
   2f180:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
   2f184:	stc	7, cr15, [r2], #848	; 0x350
   2f188:	ldrtmi	fp, [r8], r0, lsl #2
   2f18c:	mulge	r0, r8, r8
   2f190:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2f194:	eorsls	pc, ip, sp, lsr #17
   2f198:	svceq	0x0000f1ba
   2f19c:	sbchi	pc, r9, r0, asr #32
   2f1a0:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   2f1a4:			; <UNDEFINED> instruction: 0x47986edb
   2f1a8:	strmi	r7, [r0], r3, lsl #16
   2f1ac:			; <UNDEFINED> instruction: 0xf0002800
   2f1b0:	blcs	4f740 <ftello64@plt+0x4bbc4>
   2f1b4:	addshi	pc, r8, r0
   2f1b8:	b	4ed110 <ftello64@plt+0x4e9594>
   2f1bc:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
   2f1c0:	addshi	pc, r2, r0, lsl #4
   2f1c4:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   2f1c8:	rsbcs	r4, fp, #68157440	; 0x4100000
   2f1cc:			; <UNDEFINED> instruction: 0xf7d44618
   2f1d0:	stmibmi	r7, {r2, r4, r7, r9, fp, sp, lr, pc}^
   2f1d4:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
   2f1d8:	b	16ed130 <ftello64@plt+0x16e95b4>
   2f1dc:	adcge	pc, r9, sp, lsl #17
   2f1e0:	beq	f6b61c <ftello64@plt+0xf67aa0>
   2f1e4:			; <UNDEFINED> instruction: 0xf7d44680
   2f1e8:			; <UNDEFINED> instruction: 0xf100e9fc
   2f1ec:	strbmi	r0, [r8], -r2, lsl #22
   2f1f0:	mrscs	r2, R9_usr
   2f1f4:	bl	fffed14c <ftello64@plt+0xfffe95d0>
   2f1f8:	movwcc	r4, #5635	; 0x1603
   2f1fc:	rsbsle	r6, r6, r0, lsr #32
   2f200:			; <UNDEFINED> instruction: 0x4651465a
   2f204:	ldc	7, cr15, [r6], {212}	; 0xd4
   2f208:			; <UNDEFINED> instruction: 0xf0003001
   2f20c:			; <UNDEFINED> instruction: 0xf8d480c5
   2f210:			; <UNDEFINED> instruction: 0xf1b88000
   2f214:			; <UNDEFINED> instruction: 0xf0003fff
   2f218:	movwcs	r8, #339	; 0x153
   2f21c:	movwcs	r6, #4195	; 0x1063
   2f220:	blmi	fed475b4 <ftello64@plt+0xfed43a38>
   2f224:	svccc	0x00fff1b8
   2f228:			; <UNDEFINED> instruction: 0xf8c3447b
   2f22c:			; <UNDEFINED> instruction: 0xf43f8000
   2f230:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
   2f234:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
   2f238:			; <UNDEFINED> instruction: 0xf7d44648
   2f23c:	ldrdcc	lr, [r1], -r2
   2f240:	mcr	7, 5, pc, cr2, cr3, {6}	; <UNPREDICTABLE>
   2f244:	stmdacs	r0, {r7, r9, sl, lr}
   2f248:	stcvc	0, cr13, [r3, #276]!	; 0x114
   2f24c:			; <UNDEFINED> instruction: 0xf0002b5b
   2f250:	strbmi	r8, [r9], -r5, asr #1
   2f254:	stmia	r4!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f258:			; <UNDEFINED> instruction: 0x4640213a
   2f25c:	ldmib	r2, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f260:	eorsle	r2, fp, r0, lsl #16
   2f264:			; <UNDEFINED> instruction: 0xf1007843
   2f268:	blcc	c31674 <ftello64@plt+0xc2daf8>
   2f26c:	bcs	29bddc <ftello64@plt+0x298260>
   2f270:			; <UNDEFINED> instruction: 0xf04fd834
   2f274:	and	r0, r4, sl, lsl #28
   2f278:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   2f27c:	svccc	0x0080f5b3
   2f280:			; <UNDEFINED> instruction: 0xf819d22c
   2f284:			; <UNDEFINED> instruction: 0xf1a11f01
   2f288:	blx	17efb50 <ftello64@plt+0x17ebfd4>
   2f28c:			; <UNDEFINED> instruction: 0xf1bcfc82
   2f290:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
   2f294:	svclt	0x00183900
   2f298:	blcs	376a4 <ftello64@plt+0x33b28>
   2f29c:	tstcs	r1, r8, lsl #30
   2f2a0:	blt	171da2c <ftello64@plt+0x1719eb0>
   2f2a4:	andscc	pc, r2, sp, lsr #17
   2f2a8:			; <UNDEFINED> instruction: 0xf04fab05
   2f2ac:			; <UNDEFINED> instruction: 0xf10d0c02
   2f2b0:	usatmi	r0, #1, r0, lsl #20
   2f2b4:			; <UNDEFINED> instruction: 0xf04f461a
   2f2b8:	andvc	r0, r1, r0, lsl fp
   2f2bc:	stmib	sp, {r0, r2, r8, ip, pc}^
   2f2c0:			; <UNDEFINED> instruction: 0xf8ad1106
   2f2c4:			; <UNDEFINED> instruction: 0x4641c010
   2f2c8:			; <UNDEFINED> instruction: 0xf7d34648
   2f2cc:	stmdacs	r1, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   2f2d0:			; <UNDEFINED> instruction: 0xf0004640
   2f2d4:			; <UNDEFINED> instruction: 0xf7d380ef
   2f2d8:	and	lr, r5, sl, lsl #31
   2f2dc:			; <UNDEFINED> instruction: 0xf7d42016
   2f2e0:	strbmi	lr, [r0], -r8, lsr #22
   2f2e4:	svc	0x0082f7d3
   2f2e8:	mvnscc	pc, #79	; 0x4f
   2f2ec:	blmi	fe0c7380 <ftello64@plt+0xfe0c3804>
   2f2f0:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
   2f2f4:	bcs	4af68 <ftello64@plt+0x473ec>
   2f2f8:	adcshi	pc, r8, r0, asr #32
   2f2fc:			; <UNDEFINED> instruction: 0xf8d4b393
   2f300:			; <UNDEFINED> instruction: 0xf1b88000
   2f304:	strdle	r3, [r8, pc]
   2f308:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
   2f30c:	andhi	pc, r0, r3, asr #17
   2f310:			; <UNDEFINED> instruction: 0xf7d4e6e5
   2f314:	stmdavs	r2!, {r2, r5, r8, fp, sp, lr, pc}
   2f318:	strmi	r9, [r7], -r3, lsl #4
   2f31c:			; <UNDEFINED> instruction: 0xf7d46828
   2f320:	ldmdbmi	r7!, {r1, r3, r6, r7, fp, sp, lr, pc}^
   2f324:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   2f328:	ldrtmi	r4, [r8], -r3, lsl #12
   2f32c:	bl	1aed284 <ftello64@plt+0x1ae9708>
   2f330:			; <UNDEFINED> instruction: 0x4640e6fa
   2f334:	ldmdb	r4, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f338:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
   2f33c:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   2f340:	rsbcs	r4, fp, #68157440	; 0x4100000
   2f344:			; <UNDEFINED> instruction: 0x81bcf8df
   2f348:			; <UNDEFINED> instruction: 0xf10d4618
   2f34c:			; <UNDEFINED> instruction: 0xf7d40a3c
   2f350:	movwcs	lr, #2516	; 0x9d4
   2f354:	adccc	pc, r9, sp, lsl #17
   2f358:	stmdb	r2, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f35c:			; <UNDEFINED> instruction: 0xf10044f8
   2f360:	strb	r0, [r4, -r2, lsl #22]
   2f364:			; <UNDEFINED> instruction: 0xf7d42002
   2f368:			; <UNDEFINED> instruction: 0xf7d4e8fa
   2f36c:			; <UNDEFINED> instruction: 0xf7d4ebc4
   2f370:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   2f374:	svcge	0x004bf43f
   2f378:			; <UNDEFINED> instruction: 0xf7d42002
   2f37c:			; <UNDEFINED> instruction: 0x4607e8f0
   2f380:	stmib	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f384:			; <UNDEFINED> instruction: 0xf7d46800
   2f388:	ldmdbmi	pc, {r1, r2, r4, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   2f38c:			; <UNDEFINED> instruction: 0x46024479
   2f390:			; <UNDEFINED> instruction: 0xf7d44638
   2f394:			; <UNDEFINED> instruction: 0xe73aeb38
   2f398:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
   2f39c:	svcvs	0x001b447b
   2f3a0:	rsble	r4, r9, r3, lsl r3
   2f3a4:			; <UNDEFINED> instruction: 0xf7d46820
   2f3a8:	blmi	16aa278 <ftello64@plt+0x16a66fc>
   2f3ac:	rscscc	pc, pc, #79	; 0x4f
   2f3b0:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   2f3b4:	blcs	4b028 <ftello64@plt+0x474ac>
   2f3b8:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
   2f3bc:	movwcs	fp, #6411	; 0x190b
   2f3c0:	bmi	1547554 <ftello64@plt+0x15439d8>
   2f3c4:	mvnscc	pc, pc, asr #32
   2f3c8:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   2f3cc:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
   2f3d0:	andsvs	r6, r9, r2, lsl pc
   2f3d4:			; <UNDEFINED> instruction: 0xf47f2a00
   2f3d8:	ldrt	sl, [r2], r7, lsr #29
   2f3dc:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
   2f3e0:	svc	0x00def7d3
   2f3e4:			; <UNDEFINED> instruction: 0x4640215d
   2f3e8:	stmdb	ip, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f3ec:			; <UNDEFINED> instruction: 0xf43f2800
   2f3f0:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   2f3f4:			; <UNDEFINED> instruction: 0xf47f2b3a
   2f3f8:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   2f3fc:	stmdbeq	r2, {r8, ip, sp, lr, pc}
   2f400:	sbcslt	r3, sl, #48, 22	; 0xc000
   2f404:			; <UNDEFINED> instruction: 0xf63f2a09
   2f408:			; <UNDEFINED> instruction: 0xf04faf69
   2f40c:	and	r0, r5, sl, lsl #28
   2f410:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   2f414:	svccc	0x0080f5b3
   2f418:	svcge	0x0060f4bf
   2f41c:	svcne	0x0001f819
   2f420:	eorseq	pc, r0, #1073741864	; 0x40000028
   2f424:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   2f428:	svceq	0x0009f1bc
   2f42c:	blx	fed25bf4 <ftello64@plt+0xfed22078>
   2f430:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   2f434:	svclt	0x000c2900
   2f438:	tstcs	r1, r1, lsl r6
   2f43c:			; <UNDEFINED> instruction: 0xf47f2900
   2f440:			; <UNDEFINED> instruction: 0xf04faf4d
   2f444:	blt	16f2474 <ftello64@plt+0x16ee8f8>
   2f448:	beq	86b884 <ftello64@plt+0x867d08>
   2f44c:	strbtmi	sl, [r1], sl, lsl #20
   2f450:	bleq	76b594 <ftello64@plt+0x767a18>
   2f454:			; <UNDEFINED> instruction: 0xf8ad7001
   2f458:	tstls	r9, r2, lsr #32
   2f45c:	smlabtne	sl, sp, r9, lr
   2f460:	smlabtne	ip, sp, r9, lr
   2f464:			; <UNDEFINED> instruction: 0xf8ad910e
   2f468:	str	ip, [ip, -r0, lsr #32]!
   2f46c:	adcle	r2, r8, r0, lsl #22
   2f470:	ldrdhi	pc, [r0], -r4
   2f474:	mrcle	6, 7, lr, cr15, cr5, {6}
   2f478:			; <UNDEFINED> instruction: 0xf7d42002
   2f47c:			; <UNDEFINED> instruction: 0xf7d4e870
   2f480:			; <UNDEFINED> instruction: 0xf7d4eb3a
   2f484:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
   2f488:	andcs	sp, r2, ip, lsl #1
   2f48c:	stmda	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f490:			; <UNDEFINED> instruction: 0xf7d44681
   2f494:	stmdavs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   2f498:	stmda	ip, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f49c:			; <UNDEFINED> instruction: 0x4643491f
   2f4a0:			; <UNDEFINED> instruction: 0x46024479
   2f4a4:	andls	r4, r0, #72, 12	; 0x4800000
   2f4a8:			; <UNDEFINED> instruction: 0xf7d4463a
   2f4ac:	ldrb	lr, [r9, -ip, lsr #21]!
   2f4b0:	mrc	7, 6, APSR_nzcv, cr8, cr3, {6}
   2f4b4:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2f4b8:			; <UNDEFINED> instruction: 0xf7d344f8
   2f4bc:			; <UNDEFINED> instruction: 0xe696ee98
   2f4c0:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   2f4c4:			; <UNDEFINED> instruction: 0xe7766f1b
   2f4c8:	andeq	r5, r2, r2, lsl fp
   2f4cc:	andeq	r0, r0, r8, lsl #8
   2f4d0:	andeq	r6, r2, lr, ror r1
   2f4d4:	ldrdeq	r6, [r2], -r8
   2f4d8:			; <UNDEFINED> instruction: 0x000103b2
   2f4dc:	strdeq	r6, [r2], -r2
   2f4e0:	andeq	r5, r2, sl, asr sl
   2f4e4:	andeq	r2, r1, r0, lsr #14
   2f4e8:	andeq	r2, r1, lr, lsl #14
   2f4ec:	andeq	r6, r2, r6, lsl lr
   2f4f0:	andeq	r2, r1, sl, ror r7
   2f4f4:	andeq	r6, r2, r8
   2f4f8:	andeq	r6, r2, r6, asr #25
   2f4fc:	andeq	r5, r2, r6, lsr #30
   2f500:	andeq	r2, r1, lr, ror r6
   2f504:	andeq	sp, r0, r0, ror r8
   2f508:	andeq	r2, r1, ip, asr #11
   2f50c:	andeq	r6, r2, ip, lsl ip
   2f510:	andeq	r6, r2, r6, lsl #24
   2f514:	andeq	r6, r2, lr, ror #23
   2f518:	andeq	r5, r2, r2, ror #28
   2f51c:	andeq	r2, r1, r4, ror #9
   2f520:	andeq	sp, r0, r4, lsl r7
   2f524:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   2f528:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2f52c:	tstlt	r8, sl, asr pc
   2f530:	ldrbvs	r2, [r9, -r0, lsl #2]
   2f534:			; <UNDEFINED> instruction: 0x47704610
   2f538:	andeq	r6, r2, lr, lsl #21
   2f53c:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   2f540:	movwcc	r6, #8019	; 0x1f53
   2f544:			; <UNDEFINED> instruction: 0x47706753
   2f548:	andeq	r6, r2, sl, ror sl
   2f54c:			; <UNDEFINED> instruction: 0xf04fb118
   2f550:			; <UNDEFINED> instruction: 0xf7ff31ff
   2f554:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   2f558:	mvnscc	pc, pc, asr #32
   2f55c:			; <UNDEFINED> instruction: 0xf7ff4478
   2f560:	svclt	0x0000b9f5
   2f564:	andeq	sp, r0, r8, ror #15
   2f568:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2f56c:			; <UNDEFINED> instruction: 0x477066d8
   2f570:	andeq	r6, r2, lr, asr #20
   2f574:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2f578:			; <UNDEFINED> instruction: 0x47706698
   2f57c:	andeq	r6, r2, r2, asr #20
   2f580:			; <UNDEFINED> instruction: 0x460cb538
   2f584:	stfmid	f3, [sp, #-320]	; 0xfffffec0
   2f588:	subcs	r4, pc, #1048576	; 0x100000
   2f58c:			; <UNDEFINED> instruction: 0xf105447d
   2f590:			; <UNDEFINED> instruction: 0xf7d40014
   2f594:	movwcs	lr, #2226	; 0x8b2
   2f598:	rsbcc	pc, r3, r5, lsl #17
   2f59c:			; <UNDEFINED> instruction: 0xf0044b08
   2f5a0:			; <UNDEFINED> instruction: 0xf0040001
   2f5a4:			; <UNDEFINED> instruction: 0xf0040102
   2f5a8:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
   2f5ac:	strvc	pc, [r0], #1028	; 0x404
   2f5b0:	andne	lr, r3, r3, asr #19
   2f5b4:			; <UNDEFINED> instruction: 0x671c665a
   2f5b8:	svclt	0x0000bd38
   2f5bc:	andeq	r6, r2, ip, lsr #20
   2f5c0:	andeq	r6, r2, lr, lsl #20
   2f5c4:	blmi	45bd2c <ftello64@plt+0x4581b0>
   2f5c8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2f5cc:	blcc	381e0 <ftello64@plt+0x34664>
   2f5d0:	movwcs	fp, #7960	; 0x1f18
   2f5d4:	tstlt	r2, r3
   2f5d8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   2f5dc:	blmi	3075f0 <ftello64@plt+0x303a74>
   2f5e0:	mrcvs	4, 2, r4, cr11, cr11, {3}
   2f5e4:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   2f5e8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   2f5ec:	blmi	247600 <ftello64@plt+0x243a84>
   2f5f0:	svcvs	0x001b447b
   2f5f4:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   2f5f8:	orrvc	pc, r0, #1124073472	; 0x43000000
   2f5fc:	stmdami	r5, {r0, r1, sp, lr}
   2f600:	andscc	r4, r4, r8, ror r4
   2f604:	svclt	0x00004770
   2f608:	strdeq	r6, [r2], -r0
   2f60c:	ldrdeq	r6, [r2], -r8
   2f610:	andeq	r6, r2, r8, asr #19
   2f614:			; <UNDEFINED> instruction: 0x000269b8
   2f618:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
   2f61c:			; <UNDEFINED> instruction: 0x4604447b
   2f620:	cmplt	r0, r8, lsl r8
   2f624:	b	19ed57c <ftello64@plt+0x19e9a00>
   2f628:	svclt	0x00181c43
   2f62c:	adcmi	r2, r0, #67108864	; 0x4000000
   2f630:	movwcs	fp, #3864	; 0xf18
   2f634:	blmi	21db68 <ftello64@plt+0x219fec>
   2f638:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f63c:	svclt	0x00181c58
   2f640:	adcmi	r2, r3, #1
   2f644:	andcs	fp, r0, r8, lsl pc
   2f648:	andcs	fp, r1, r0, lsl sp
   2f64c:	svclt	0x0000bd10
   2f650:	muleq	r2, ip, r9
   2f654:	strdeq	r5, [r2], -r8
   2f658:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   2f65c:	tstlt	r8, r8, lsl r8
   2f660:	blt	11ed5b8 <ftello64@plt+0x11e9a3c>
   2f664:	rscscc	pc, pc, pc, asr #32
   2f668:	svclt	0x00004770
   2f66c:	andeq	r6, r2, lr, asr r9
   2f670:	cfstr32mi	mvfx11, [ip], {16}
   2f674:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   2f678:	ldfltd	f3, [r0, #-0]
   2f67c:			; <UNDEFINED> instruction: 0xf04f480a
   2f680:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   2f684:			; <UNDEFINED> instruction: 0xf962f7ff
   2f688:	stmdacs	r0, {r5, fp, sp, lr}
   2f68c:	blmi	223e68 <ftello64@plt+0x2202ec>
   2f690:	eorvc	pc, r8, #1325400064	; 0x4f000000
   2f694:	stmdami	r7, {r1, r2, r8, fp, lr}
   2f698:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2f69c:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
   2f6a0:	b	186d5f8 <ftello64@plt+0x1869a7c>
   2f6a4:	andeq	r6, r2, r4, asr #18
   2f6a8:	andeq	sp, r0, r2, asr #13
   2f6ac:	andeq	r2, r1, r0, asr #7
   2f6b0:	andeq	r2, r1, lr, ror r2
   2f6b4:	muleq	r1, r2, r2
   2f6b8:	movwcs	fp, #1038	; 0x40e
   2f6bc:	addlt	fp, r4, r0, lsr r5
   2f6c0:	ldrd	pc, [r8], #-143	; 0xffffff71
   2f6c4:			; <UNDEFINED> instruction: 0xf8dfac07
   2f6c8:	ldrmi	ip, [sl], -r8, asr #32
   2f6cc:			; <UNDEFINED> instruction: 0xf85444fe
   2f6d0:	ldrmi	r5, [r9], -r4, lsl #22
   2f6d4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2f6d8:	ldrdgt	pc, [r0], -ip
   2f6dc:	andgt	pc, ip, sp, asr #17
   2f6e0:	stceq	0, cr15, [r0], {79}	; 0x4f
   2f6e4:	strpl	lr, [r0], #-2509	; 0xfffff633
   2f6e8:			; <UNDEFINED> instruction: 0xf7ff9402
   2f6ec:	bmi	2ae300 <ftello64@plt+0x2aa784>
   2f6f0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2f6f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f6f8:	subsmi	r9, sl, r3, lsl #22
   2f6fc:	andlt	sp, r4, r4, lsl #2
   2f700:	ldrhtmi	lr, [r0], -sp
   2f704:	ldrbmi	fp, [r0, -r3]!
   2f708:	stc	7, cr15, [ip, #844]!	; 0x34c
   2f70c:	ldrdeq	r5, [r2], -r4
   2f710:	andeq	r0, r0, r8, lsl #8
   2f714:	andeq	r5, r2, lr, lsr #9
   2f718:	addlt	fp, r3, r0, lsl #10
   2f71c:	stmib	sp, {r8, r9, sp}^
   2f720:	ldrmi	r1, [sl], -r0, lsl #4
   2f724:			; <UNDEFINED> instruction: 0xf7ff4619
   2f728:	andlt	pc, r3, r5, ror #21
   2f72c:	blx	16d8aa <ftello64@plt+0x169d2e>
   2f730:	addlt	fp, r3, r0, lsr r5
   2f734:			; <UNDEFINED> instruction: 0x460c4615
   2f738:	movwls	r2, #4608	; 0x1200
   2f73c:			; <UNDEFINED> instruction: 0x46234611
   2f740:			; <UNDEFINED> instruction: 0xf7ff9500
   2f744:	ldrdlt	pc, [r3], -r7
   2f748:	svclt	0x0000bd30
   2f74c:	svclt	0x0000e466
   2f750:	movwcs	fp, #1039	; 0x40f
   2f754:	addlt	fp, r5, r0, lsr r5
   2f758:	ldrd	pc, [ip], #-143	; 0xffffff71
   2f75c:			; <UNDEFINED> instruction: 0xf8dfac08
   2f760:	ldrmi	ip, [sl], -ip, asr #32
   2f764:			; <UNDEFINED> instruction: 0xf85444fe
   2f768:	ldrmi	r5, [r9], -r4, lsl #22
   2f76c:			; <UNDEFINED> instruction: 0xf85e2002
   2f770:			; <UNDEFINED> instruction: 0xf8dcc00c
   2f774:			; <UNDEFINED> instruction: 0xf8cdc000
   2f778:			; <UNDEFINED> instruction: 0xf04fc00c
   2f77c:	stmib	sp, {sl, fp}^
   2f780:	strls	r5, [r2], #-1024	; 0xfffffc00
   2f784:	blx	feded788 <ftello64@plt+0xfede9c0c>
   2f788:	blmi	241fb4 <ftello64@plt+0x23e438>
   2f78c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f790:	blls	109800 <ftello64@plt+0x105c84>
   2f794:	qaddle	r4, sl, r4
   2f798:	pop	{r0, r2, ip, sp, pc}
   2f79c:	andlt	r4, r4, r0, lsr r0
   2f7a0:			; <UNDEFINED> instruction: 0xf7d34770
   2f7a4:	svclt	0x0000ed60
   2f7a8:	andeq	r5, r2, ip, lsr r4
   2f7ac:	andeq	r0, r0, r8, lsl #8
   2f7b0:	andeq	r5, r2, r4, lsl r4
   2f7b4:	movwcs	fp, #1039	; 0x40f
   2f7b8:	addlt	fp, r5, r0, lsr r5
   2f7bc:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2f7c0:			; <UNDEFINED> instruction: 0xf8dfac08
   2f7c4:			; <UNDEFINED> instruction: 0x461ac05c
   2f7c8:			; <UNDEFINED> instruction: 0xf85444fe
   2f7cc:	ldrmi	r5, [r9], -r4, lsl #22
   2f7d0:			; <UNDEFINED> instruction: 0xf85e2004
   2f7d4:			; <UNDEFINED> instruction: 0xf8dcc00c
   2f7d8:			; <UNDEFINED> instruction: 0xf8cdc000
   2f7dc:			; <UNDEFINED> instruction: 0xf04fc00c
   2f7e0:	stmib	sp, {sl, fp}^
   2f7e4:	strls	r5, [r2], #-1024	; 0xfffffc00
   2f7e8:	blx	fe16d7ec <ftello64@plt+0xfe169c70>
   2f7ec:	vpmax.s8	d20, d7, d13
   2f7f0:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
   2f7f4:	addmi	r6, fp, #332	; 0x14c
   2f7f8:	movwcc	fp, #8156	; 0x1fdc
   2f7fc:	bmi	2c9550 <ftello64@plt+0x2c59d4>
   2f800:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2f804:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f808:	subsmi	r9, sl, r3, lsl #22
   2f80c:	andlt	sp, r5, r4, lsl #2
   2f810:	ldrhtmi	lr, [r0], -sp
   2f814:	ldrbmi	fp, [r0, -r4]!
   2f818:	stc	7, cr15, [r4, #-844]!	; 0xfffffcb4
   2f81c:	ldrdeq	r5, [r2], -r8
   2f820:	andeq	r0, r0, r8, lsl #8
   2f824:	andeq	r6, r2, r6, asr #15
   2f828:	muleq	r2, lr, r3
   2f82c:	movwcs	fp, #1039	; 0x40f
   2f830:	addlt	fp, r5, r0, lsl #10
   2f834:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   2f838:			; <UNDEFINED> instruction: 0xf8dfac06
   2f83c:			; <UNDEFINED> instruction: 0x461ac030
   2f840:			; <UNDEFINED> instruction: 0xf85444fe
   2f844:	ldrmi	r5, [r9], -r4, lsl #22
   2f848:			; <UNDEFINED> instruction: 0xf85e2005
   2f84c:			; <UNDEFINED> instruction: 0xf8dcc00c
   2f850:			; <UNDEFINED> instruction: 0xf8cdc000
   2f854:			; <UNDEFINED> instruction: 0xf04fc00c
   2f858:	stmib	sp, {sl, fp}^
   2f85c:	strls	r5, [r2], #-1024	; 0xfffffc00
   2f860:	blx	126d864 <ftello64@plt+0x1269ce8>
   2f864:	ldmdb	r8!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f868:	andeq	r5, r2, r0, ror #6
   2f86c:	andeq	r0, r0, r8, lsl #8
   2f870:			; <UNDEFINED> instruction: 0x4604b510
   2f874:			; <UNDEFINED> instruction: 0xff9ef000
   2f878:	strtmi	fp, [r1], -r8, lsr #2
   2f87c:	ldmfd	sp!, {sp}
   2f880:			; <UNDEFINED> instruction: 0xf7ff4010
   2f884:			; <UNDEFINED> instruction: 0xf7d3b863
   2f888:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   2f88c:	mrc	7, 0, APSR_nzcv, cr2, cr3, {6}
   2f890:	stmdami	r2, {r0, r9, sl, lr}
   2f894:			; <UNDEFINED> instruction: 0xf7ff4478
   2f898:	svclt	0x0000ffc9
   2f89c:	andeq	r2, r1, ip, lsr r1
   2f8a0:	movwcs	fp, #1039	; 0x40f
   2f8a4:	addlt	fp, r5, r0, lsl #10
   2f8a8:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   2f8ac:			; <UNDEFINED> instruction: 0xf8dfac06
   2f8b0:			; <UNDEFINED> instruction: 0x461ac030
   2f8b4:			; <UNDEFINED> instruction: 0xf85444fe
   2f8b8:	ldrmi	r5, [r9], -r4, lsl #22
   2f8bc:			; <UNDEFINED> instruction: 0xf85e2006
   2f8c0:			; <UNDEFINED> instruction: 0xf8dcc00c
   2f8c4:			; <UNDEFINED> instruction: 0xf8cdc000
   2f8c8:			; <UNDEFINED> instruction: 0xf04fc00c
   2f8cc:	stmib	sp, {sl, fp}^
   2f8d0:	strls	r5, [r2], #-1024	; 0xfffffc00
   2f8d4:	blx	3ed8d8 <ftello64@plt+0x3e9d5c>
   2f8d8:	ldm	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f8dc:	andeq	r5, r2, ip, ror #5
   2f8e0:	andeq	r0, r0, r8, lsl #8
   2f8e4:	movwcs	fp, #1039	; 0x40f
   2f8e8:	addlt	fp, r5, r0, lsr r5
   2f8ec:	ldrd	pc, [ip], #-143	; 0xffffff71
   2f8f0:			; <UNDEFINED> instruction: 0xf8dfac08
   2f8f4:	ldrmi	ip, [sl], -ip, asr #32
   2f8f8:			; <UNDEFINED> instruction: 0xf85444fe
   2f8fc:	ldrmi	r5, [r9], -r4, lsl #22
   2f900:			; <UNDEFINED> instruction: 0xf85e2007
   2f904:			; <UNDEFINED> instruction: 0xf8dcc00c
   2f908:			; <UNDEFINED> instruction: 0xf8cdc000
   2f90c:			; <UNDEFINED> instruction: 0xf04fc00c
   2f910:	stmib	sp, {sl, fp}^
   2f914:	strls	r5, [r2], #-1024	; 0xfffffc00
   2f918:			; <UNDEFINED> instruction: 0xf9ecf7ff
   2f91c:	blmi	242148 <ftello64@plt+0x23e5cc>
   2f920:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f924:	blls	109994 <ftello64@plt+0x105e18>
   2f928:	qaddle	r4, sl, r4
   2f92c:	pop	{r0, r2, ip, sp, pc}
   2f930:	andlt	r4, r4, r0, lsr r0
   2f934:			; <UNDEFINED> instruction: 0xf7d34770
   2f938:	svclt	0x0000ec96
   2f93c:	andeq	r5, r2, r8, lsr #5
   2f940:	andeq	r0, r0, r8, lsl #8
   2f944:	andeq	r5, r2, r0, lsl #5
   2f948:	movwcs	fp, #1038	; 0x40e
   2f94c:	addlt	fp, r4, r0, lsr r5
   2f950:	ldrd	pc, [ip], #-143	; 0xffffff71
   2f954:			; <UNDEFINED> instruction: 0xf8dfac07
   2f958:	strmi	ip, [r2], -ip, asr #32
   2f95c:			; <UNDEFINED> instruction: 0xf85444fe
   2f960:	ldrmi	r5, [r9], -r4, lsl #22
   2f964:			; <UNDEFINED> instruction: 0xf85e2007
   2f968:			; <UNDEFINED> instruction: 0xf8dcc00c
   2f96c:			; <UNDEFINED> instruction: 0xf8cdc000
   2f970:			; <UNDEFINED> instruction: 0xf04fc00c
   2f974:	stmib	sp, {sl, fp}^
   2f978:	strls	r5, [r2], #-1024	; 0xfffffc00
   2f97c:			; <UNDEFINED> instruction: 0xf9baf7ff
   2f980:	blmi	2421ac <ftello64@plt+0x23e630>
   2f984:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f988:	blls	1099f8 <ftello64@plt+0x105e7c>
   2f98c:	qaddle	r4, sl, r4
   2f990:	pop	{r2, ip, sp, pc}
   2f994:	andlt	r4, r3, r0, lsr r0
   2f998:			; <UNDEFINED> instruction: 0xf7d34770
   2f99c:	svclt	0x0000ec64
   2f9a0:	andeq	r5, r2, r4, asr #4
   2f9a4:	andeq	r0, r0, r8, lsl #8
   2f9a8:	andeq	r5, r2, ip, lsl r2
   2f9ac:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2f9b0:	ldrbtmi	fp, [ip], #1039	; 0x40f
   2f9b4:	addlt	fp, r5, r0, lsr r5
   2f9b8:	stcge	8, cr4, [r8], {18}
   2f9bc:			; <UNDEFINED> instruction: 0xf8542300
   2f9c0:	ldrmi	r5, [sl], -r4, lsl #22
   2f9c4:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   2f9c8:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
   2f9cc:			; <UNDEFINED> instruction: 0xf04f9003
   2f9d0:	bne	ffa2f9d8 <ftello64@plt+0xffa2be5c>
   2f9d4:	strpl	lr, [r0], #-2509	; 0xfffff633
   2f9d8:	andcs	fp, r1, r8, lsl pc
   2f9dc:			; <UNDEFINED> instruction: 0xf7ff9402
   2f9e0:	bmi	2ae00c <ftello64@plt+0x2aa490>
   2f9e4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2f9e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f9ec:	subsmi	r9, sl, r3, lsl #22
   2f9f0:	andlt	sp, r5, r4, lsl #2
   2f9f4:	ldrhtmi	lr, [r0], -sp
   2f9f8:	ldrbmi	fp, [r0, -r4]!
   2f9fc:	ldc	7, cr15, [r2], #-844	; 0xfffffcb4
   2fa00:	andeq	r5, r2, lr, ror #3
   2fa04:	andeq	r0, r0, r8, lsl #8
   2fa08:			; <UNDEFINED> instruction: 0x000251ba
   2fa0c:	andcs	r2, r1, r0, lsl #2
   2fa10:	bllt	16da14 <ftello64@plt+0x169e98>
   2fa14:			; <UNDEFINED> instruction: 0x460cb5f8
   2fa18:			; <UNDEFINED> instruction: 0x46054616
   2fa1c:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
   2fa20:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   2fa24:	pop	{r0, r3, r4, fp, lr}
   2fa28:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
   2fa2c:	svclt	0x00bef7ff
   2fa30:			; <UNDEFINED> instruction: 0xf8144817
   2fa34:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   2fa38:			; <UNDEFINED> instruction: 0xffb8f7ff
   2fa3c:			; <UNDEFINED> instruction: 0xf1a62e01
   2fa40:	rscle	r0, pc, r2, lsl #6
   2fa44:	mrrcne	15, 1, r4, lr, cr3
   2fa48:	ldrbtmi	r4, [pc], #-1062	; 2fa50 <ftello64@plt+0x2bed4>
   2fa4c:	blne	adaa4 <ftello64@plt+0xa9f28>
   2fa50:			; <UNDEFINED> instruction: 0xf7ff4638
   2fa54:	adcsmi	pc, r4, #684	; 0x2ac
   2fa58:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
   2fa5c:	ldfltp	f5, [r8, #904]!	; 0x388
   2fa60:	stmdami	sp, {r0, r9, sl, lr}
   2fa64:			; <UNDEFINED> instruction: 0xf7ff4478
   2fa68:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
   2fa6c:			; <UNDEFINED> instruction: 0xe7dfd0da
   2fa70:	rscsle	r2, r4, r0, lsl #20
   2fa74:			; <UNDEFINED> instruction: 0xf8144809
   2fa78:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   2fa7c:			; <UNDEFINED> instruction: 0xff96f7ff
   2fa80:			; <UNDEFINED> instruction: 0xf1a62e01
   2fa84:	bicsle	r0, sp, r2, lsl #6
   2fa88:	svclt	0x0000bdf8
   2fa8c:	andeq	r3, r1, r2, asr r5
   2fa90:	andeq	sp, r0, lr, lsl #17
   2fa94:	andeq	lr, r0, r2, lsr #19
   2fa98:	andeq	r1, r1, r8, lsl #31
   2fa9c:	andeq	sp, r0, sl, asr #16
   2faa0:	stmdami	r2, {r0, r9, sl, lr}
   2faa4:			; <UNDEFINED> instruction: 0xf7ff4478
   2faa8:	svclt	0x0000bf1d
   2faac:	andeq	r1, r1, ip, asr #30
   2fab0:	strmi	fp, [fp], -r0, lsl #10
   2fab4:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
   2fab8:			; <UNDEFINED> instruction: 0x46024614
   2fabc:	andcs	r4, r6, r9, ror r4
   2fac0:			; <UNDEFINED> instruction: 0xf7ff9400
   2fac4:	pld	[r4, r9	; <illegal shifter operand>]
   2fac8:	svclt	0x0000e808
   2facc:	andeq	r1, r1, r4, asr pc
   2fad0:	addlt	fp, r3, r0, lsl #10
   2fad4:	andne	lr, r0, #3358720	; 0x334000
   2fad8:	stmdbmi	r3, {r1, r9, sl, lr}
   2fadc:	ldrbtmi	r2, [r9], #-6
   2fae0:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
   2fae4:	svc	0x00f8f7d3
   2fae8:	andeq	r1, r1, r2, asr pc
   2faec:	rscscc	pc, pc, #79	; 0x4f
   2faf0:	mcrlt	7, 7, pc, cr10, cr3, {6}	; <UNPREDICTABLE>
   2faf4:	blmi	802374 <ftello64@plt+0x7fe7f8>
   2faf8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2fafc:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
   2fb00:	strmi	r4, [sp], -r4, lsl #12
   2fb04:	teqls	r5, #1769472	; 0x1b0000
   2fb08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fb0c:			; <UNDEFINED> instruction: 0xf874f7fc
   2fb10:	andcs	fp, r1, r0, asr r9
   2fb14:	blmi	60237c <ftello64@plt+0x5fe800>
   2fb18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fb1c:	blls	d89b8c <ftello64@plt+0xd86010>
   2fb20:	qsuble	r4, sl, r2
   2fb24:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
   2fb28:	strbtmi	r4, [sl], -r1, lsr #12
   2fb2c:			; <UNDEFINED> instruction: 0xf7d32003
   2fb30:	smlatblt	r8, ip, pc, lr	; <UNPREDICTABLE>
   2fb34:	strb	r2, [sp, r0]!
   2fb38:			; <UNDEFINED> instruction: 0x4629aa1a
   2fb3c:			; <UNDEFINED> instruction: 0xf7d32003
   2fb40:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   2fb44:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2fb48:	ldmib	sp, {r8}^
   2fb4c:	addsmi	r2, r9, #1744830464	; 0x68000000
   2fb50:	addsmi	fp, r0, #8, 30
   2fb54:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   2fb58:	ldmib	sp, {r3, r4, r8}^
   2fb5c:	addsmi	r2, r9, #-939524096	; 0xc8000000
   2fb60:	addsmi	fp, r0, #6, 30
   2fb64:	andcs	r2, r0, r1
   2fb68:			; <UNDEFINED> instruction: 0xf7d3e7d4
   2fb6c:	svclt	0x0000eb7c
   2fb70:	andeq	r5, r2, r8, lsr #1
   2fb74:	andeq	r0, r0, r8, lsl #8
   2fb78:	andeq	r5, r2, r8, lsl #1
   2fb7c:	stmdale	r7, {r2, r5, r6, fp, sp}
   2fb80:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   2fb84:	orreq	lr, r0, #2048	; 0x800
   2fb88:	ldrbeq	pc, [ip], #2259	; 0x8d3	; <UNPREDICTABLE>
   2fb8c:			; <UNDEFINED> instruction: 0x47704410
   2fb90:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   2fb94:	svclt	0x00004770
   2fb98:	strdeq	r1, [r1], -r6
   2fb9c:	andeq	sl, r0, lr, ror #16
   2fba0:	ldmdacs	sp!, {r7, r9, ip, sp, pc}^
   2fba4:	ldmdacs	r5!, {r0, r2, r3, r4, r5, fp, ip, lr, pc}
   2fba8:	ldmdacc	r6!, {r2, r4, r5, r8, fp, ip, lr, pc}
   2fbac:	stmdale	lr!, {r0, r1, r2, r6, fp, sp}
   2fbb0:			; <UNDEFINED> instruction: 0xf000e8df
   2fbb4:	strmi	r2, [sp, #-3370]!	; 0xfffff2d6
   2fbb8:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbbc:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbc0:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbc4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbc8:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbcc:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbd0:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbd4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbd8:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbdc:	vstrcs	d20, [lr, #-288]	; 0xfffffee0
   2fbe0:	strtpl	r2, [sp], #-3409	; 0xfffff2af
   2fbe4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbe8:	stccs	7, cr2, [sp, #-180]!	; 0xffffff4c
   2fbec:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbf0:	stclcs	13, cr2, [r2, #-180]	; 0xffffff4c
   2fbf4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2fbf8:	strtcs	r2, [sp], #-3373	; 0xfffff2d3
   2fbfc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   2fc00:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   2fc04:			; <UNDEFINED> instruction: 0x47704478
   2fc08:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2fc0c:	ldmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
   2fc10:			; <UNDEFINED> instruction: 0x47704478
   2fc14:	andle	r2, r9, r9, lsl #16
   2fc18:			; <UNDEFINED> instruction: 0xd1222811
   2fc1c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   2fc20:	ldmcs	r9!, {r4, r5, r6, r8, r9, sl, lr}
   2fc24:	ldmdami	r5, {r0, r2, r8, ip, lr, pc}
   2fc28:			; <UNDEFINED> instruction: 0x47704478
   2fc2c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   2fc30:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   2fc34:			; <UNDEFINED> instruction: 0x47704478
   2fc38:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2fc3c:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   2fc40:			; <UNDEFINED> instruction: 0x47704478
   2fc44:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2fc48:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   2fc4c:			; <UNDEFINED> instruction: 0x47704478
   2fc50:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   2fc54:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
   2fc58:			; <UNDEFINED> instruction: 0x47704478
   2fc5c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   2fc60:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
   2fc64:			; <UNDEFINED> instruction: 0x47704478
   2fc68:	andeq	r4, r1, sl, lsl #1
   2fc6c:	andeq	r3, r1, r4, asr #23
   2fc70:	andeq	r1, r1, r6, ror #28
   2fc74:	strdeq	fp, [r0], -r0
   2fc78:	andeq	r1, r1, r2, asr lr
   2fc7c:	andeq	ip, r0, r0, lsr #29
   2fc80:	strdeq	fp, [r0], -sl
   2fc84:	andeq	fp, r0, ip, asr #27
   2fc88:	andeq	r1, r1, r6, ror #9
   2fc8c:	andeq	r9, r0, r0, asr #24
   2fc90:	strdeq	r9, [r0], -r2
   2fc94:	andeq	r4, r1, r0, asr #3
   2fc98:	andeq	r4, r1, lr, asr #3
   2fc9c:	andeq	r1, r1, ip, lsl lr
   2fca0:	andeq	sp, r0, r2, lsr #11
   2fca4:	muleq	r0, ip, sp
   2fca8:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   2fcac:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2fcb0:	strtmi	fp, [r3], -ip, asr #2
   2fcb4:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
   2fcb8:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
   2fcbc:	b	6edc10 <ftello64@plt+0x6ea094>
   2fcc0:	stccs	0, cr6, [r0], {44}	; 0x2c
   2fcc4:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
   2fcc8:	andeq	r6, r2, r4, lsl #7
   2fccc:	bcs	775dc <ftello64@plt+0x73a60>
   2fcd0:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
   2fcd4:	cmplt	r1, ip, lsl #12
   2fcd8:	svclt	0x00182801
   2fcdc:			; <UNDEFINED> instruction: 0xf7d32002
   2fce0:			; <UNDEFINED> instruction: 0x4601ec3e
   2fce4:	pop	{r5, r9, sl, lr}
   2fce8:			; <UNDEFINED> instruction: 0xf7d34010
   2fcec:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, pc}
   2fcf0:	andcs	fp, r2, r8, lsl pc
   2fcf4:	ldc	7, cr15, [r2], #-844	; 0xfffffcb4
   2fcf8:			; <UNDEFINED> instruction: 0x4010e8bd
   2fcfc:	blt	ff46dc50 <ftello64@plt+0xff46a0d4>
   2fd00:	rscscc	pc, pc, pc, asr #32
   2fd04:	svclt	0x00004770
   2fd08:			; <UNDEFINED> instruction: 0x4604b538
   2fd0c:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   2fd10:	teqlt	sp, sp, lsl r8
   2fd14:	and	r4, r1, fp, lsr #12
   2fd18:	tstlt	fp, fp, lsl r8
   2fd1c:	adcmi	r6, r2, #5898240	; 0x5a0000
   2fd20:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
   2fd24:			; <UNDEFINED> instruction: 0xf7d32008
   2fd28:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2fd2c:	blmi	164118 <ftello64@plt+0x16059c>
   2fd30:	strpl	lr, [r0], #-2496	; 0xfffff640
   2fd34:	andsvs	r4, r8, fp, ror r4
   2fd38:	svclt	0x0000bd38
   2fd3c:	andeq	r6, r2, r2, lsr #6
   2fd40:	strdeq	r6, [r2], -ip
   2fd44:	svclt	0x00004770
   2fd48:			; <UNDEFINED> instruction: 0x46024b1e
   2fd4c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   2fd50:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
   2fd54:	subsvs	r4, sl, lr, ror r4
   2fd58:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
   2fd5c:			; <UNDEFINED> instruction: 0xff9af008
   2fd60:			; <UNDEFINED> instruction: 0xf7fc2000
   2fd64:	ldrtmi	pc, [r0], -r7, asr #31	; <UNPREDICTABLE>
   2fd68:			; <UNDEFINED> instruction: 0xf7d3447d
   2fd6c:	biclt	lr, r0, r8, lsl #22
   2fd70:	mcr	7, 0, pc, cr14, cr3, {6}	; <UNPREDICTABLE>
   2fd74:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   2fd78:	b	1eedccc <ftello64@plt+0x1eea150>
   2fd7c:			; <UNDEFINED> instruction: 0xf7d32000
   2fd80:	andcs	lr, r1, lr, ror #23
   2fd84:	bl	ffaedcd8 <ftello64@plt+0xffaea15c>
   2fd88:			; <UNDEFINED> instruction: 0xf7d32002
   2fd8c:	ldmdami	r2, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2fd90:			; <UNDEFINED> instruction: 0xf7fd4478
   2fd94:	blmi	4aea80 <ftello64@plt+0x4aaf04>
   2fd98:	pop	{r3, r5, r6, r7, fp, ip, lr}
   2fd9c:			; <UNDEFINED> instruction: 0xf7ff4070
   2fda0:	stmdbmi	pc, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2fda4:	strmi	r2, [r4], -r5, lsl #4
   2fda8:			; <UNDEFINED> instruction: 0xf7d34479
   2fdac:	strmi	lr, [r5], -r4, asr #20
   2fdb0:			; <UNDEFINED> instruction: 0xf7d34620
   2fdb4:	stmdbmi	fp, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
   2fdb8:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   2fdbc:	strtmi	r4, [r8], -r3, lsl #12
   2fdc0:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   2fdc4:	andeq	r6, r2, r2, ror #5
   2fdc8:	muleq	r1, r4, r3
   2fdcc:			; <UNDEFINED> instruction: 0xffffff4d
   2fdd0:	andeq	r4, r2, r8, lsr lr
   2fdd4:	andeq	r0, r0, ip, lsr r4
   2fdd8:			; <UNDEFINED> instruction: 0xffffff39
   2fddc:	andeq	r0, r0, r8, asr r4
   2fde0:	andeq	r2, r1, r8, asr #6
   2fde4:			; <UNDEFINED> instruction: 0x00008fb2
   2fde8:	orrslt	r7, fp, #4390912	; 0x430000
   2fdec:	blcs	1ccdffc <ftello64@plt+0x1cca480>
   2fdf0:	movwcs	fp, #3860	; 0xf14
   2fdf4:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2fdf8:	bcs	1e1cb88 <ftello64@plt+0x1e1900c>
   2fdfc:	svclt	0x000878c2
   2fe00:	orreq	pc, r0, #67	; 0x43
   2fe04:	bcs	1e5cad4 <ftello64@plt+0x1e58f58>
   2fe08:	svclt	0x00087902
   2fe0c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   2fe10:	bcs	1cdca20 <ftello64@plt+0x1cd8ea4>
   2fe14:	svclt	0x00087942
   2fe18:	nopeq	{67}	; 0x43
   2fe1c:	bcs	1e1c56c <ftello64@plt+0x1e189f0>
   2fe20:	svclt	0x00087982
   2fe24:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   2fe28:	bcs	1e5c4b8 <ftello64@plt+0x1e5893c>
   2fe2c:	svclt	0x000879c2
   2fe30:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   2fe34:	bcs	1cdc404 <ftello64@plt+0x1cd8888>
   2fe38:	svclt	0x00087a02
   2fe3c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   2fe40:	bcs	1e1c350 <ftello64@plt+0x1e187d4>
   2fe44:	svclt	0x00087a42
   2fe48:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   2fe4c:	svclt	0x00082a78
   2fe50:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2fe54:			; <UNDEFINED> instruction: 0x47704618
   2fe58:	svclt	0x00004770
   2fe5c:	andcs	r4, r4, r0, lsr #20
   2fe60:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   2fe64:	addlt	fp, r9, r0, lsr r5
   2fe68:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fe6c:	movwls	r6, #30747	; 0x781b
   2fe70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fe74:			; <UNDEFINED> instruction: 0xf7d39101
   2fe78:	stmdbls	r1, {r3, r9, fp, sp, lr, pc}
   2fe7c:	andcs	fp, r0, #24, 2
   2fe80:	stmib	sp, {r8, r9, sp}^
   2fe84:	andcs	r2, r4, r4, lsl #6
   2fe88:	movwcs	r2, #512	; 0x200
   2fe8c:	movwcs	lr, #10701	; 0x29cd
   2fe90:	ldm	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fe94:			; <UNDEFINED> instruction: 0xf7d3b148
   2fe98:	stmdavs	r3, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2fe9c:	blcc	5c16b4 <ftello64@plt+0x5bdb38>
   2fea0:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
   2fea4:	andcs	fp, r1, r8, lsl #30
   2fea8:	bmi	4242dc <ftello64@plt+0x420760>
   2feac:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2feb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2feb4:	subsmi	r9, sl, r7, lsl #22
   2feb8:	andlt	sp, r9, r1, lsl #2
   2febc:			; <UNDEFINED> instruction: 0xf7d3bd30
   2fec0:	stmdbmi	sl, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   2fec4:	andcs	r2, r0, r5, lsl #4
   2fec8:			; <UNDEFINED> instruction: 0xf7d34479
   2fecc:			; <UNDEFINED> instruction: 0x4605e9b4
   2fed0:			; <UNDEFINED> instruction: 0xf7d36820
   2fed4:			; <UNDEFINED> instruction: 0x4601eaf0
   2fed8:			; <UNDEFINED> instruction: 0xf7ff4628
   2fedc:	svclt	0x0000fca7
   2fee0:	andeq	r4, r2, lr, lsr sp
   2fee4:	andeq	r0, r0, r8, lsl #8
   2fee8:	strdeq	r4, [r2], -r2
   2feec:	andeq	r2, r1, ip, asr #4
   2fef0:	andcs	r4, r4, r2, lsl sl
   2fef4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   2fef8:	addlt	fp, r9, r0, lsl #10
   2fefc:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ff00:	movwls	r6, #30747	; 0x781b
   2ff04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ff08:			; <UNDEFINED> instruction: 0xf7d39101
   2ff0c:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   2ff10:	movwcs	lr, #18909	; 0x49dd
   2ff14:	stmdbls	r1, {r2, sp}
   2ff18:	movwcs	lr, #10701	; 0x29cd
   2ff1c:	ldm	r0!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ff20:	blmi	202748 <ftello64@plt+0x1febcc>
   2ff24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ff28:	blls	209f98 <ftello64@plt+0x20641c>
   2ff2c:	qaddle	r4, sl, r3
   2ff30:	andlt	r2, r9, r1
   2ff34:	blx	16e0b2 <ftello64@plt+0x16a536>
   2ff38:	ldmib	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ff3c:	andeq	r4, r2, sl, lsr #25
   2ff40:	andeq	r0, r0, r8, lsl #8
   2ff44:	andeq	r4, r2, ip, ror ip
   2ff48:	andcs	r4, r1, #2048	; 0x800
   2ff4c:	andsvs	r4, sl, fp, ror r4
   2ff50:	svclt	0x00004770
   2ff54:	andeq	r6, r2, ip, ror #1
   2ff58:			; <UNDEFINED> instruction: 0x4604b538
   2ff5c:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
   2ff60:			; <UNDEFINED> instruction: 0xb12b686b
   2ff64:	andcs	r4, r8, #7168	; 0x1c00
   2ff68:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   2ff6c:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
   2ff70:	stmdane	r8!, {r3, r8, sp}^
   2ff74:	stc	7, cr15, [r0, #-844]!	; 0xfffffcb4
   2ff78:	rsbvs	r2, fp, r1, lsl #6
   2ff7c:	svclt	0x0000e7f2
   2ff80:	ldrdeq	r6, [r2], -sl
   2ff84:	andeq	r6, r2, lr, asr #1
   2ff88:	tstcs	r4, sp, lsl #20
   2ff8c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2ff90:	addlt	fp, r3, r0, lsl #10
   2ff94:			; <UNDEFINED> instruction: 0x466858d3
   2ff98:	movwls	r6, #6171	; 0x181b
   2ff9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ffa0:	stc	7, cr15, [sl, #-844]	; 0xfffffcb4
   2ffa4:	blmi	2027cc <ftello64@plt+0x1fec50>
   2ffa8:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   2ffac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ffb0:	subsmi	r9, sl, r1, lsl #22
   2ffb4:	andlt	sp, r3, r2, lsl #2
   2ffb8:	blx	16e136 <ftello64@plt+0x16a5ba>
   2ffbc:	ldmdb	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ffc0:	andeq	r4, r2, r2, lsl ip
   2ffc4:	andeq	r0, r0, r8, lsl #8
   2ffc8:	strdeq	r4, [r2], -r8
   2ffcc:	ldmdblt	ip, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ffd0:	blmi	7c284c <ftello64@plt+0x7becd0>
   2ffd4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2ffd8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   2ffdc:	movwls	r6, #22555	; 0x581b
   2ffe0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ffe4:			; <UNDEFINED> instruction: 0xf64db320
   2ffe8:	vsubl.s8	q11, d20, d3
   2ffec:	vqsub.s8	d19, d4, d11
   2fff0:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
   2fff4:	blx	fe8b183a <ftello64@plt+0xfe8adcbe>
   2fff8:	vst1.8	{d19-d22}, [pc], r0
   2fffc:	stfges	f7, [r3, #-488]	; 0xfffffe18
   30000:	ldceq	12, cr10, [r3], {1}
   30004:	blx	1d4c12 <ftello64@plt+0x1d1096>
   30008:	blx	70c5e <ftello64@plt+0x6d0e2>
   3000c:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
   30010:			; <UNDEFINED> instruction: 0xf7d3e008
   30014:	stmdavs	r3, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
   30018:	tstle	r9, r4, lsl #22
   3001c:	muleq	r3, r5, r8
   30020:	andeq	lr, r3, r4, lsl #17
   30024:	strtmi	r4, [r0], -r9, lsr #12
   30028:	stm	r8, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3002c:	blle	ffc3a034 <ftello64@plt+0xffc364b8>
   30030:	blmi	1c2854 <ftello64@plt+0x1becd8>
   30034:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30038:	blls	18a0a8 <ftello64@plt+0x18652c>
   3003c:	qaddle	r4, sl, r1
   30040:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   30044:	stmdb	lr, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30048:	andeq	r4, r2, ip, asr #23
   3004c:	andeq	r0, r0, r8, lsl #8
   30050:	andeq	r4, r2, ip, ror #22
   30054:	svclt	0x00004770
   30058:	svclt	0x00004770
   3005c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   30060:	blcs	4a0d4 <ftello64@plt+0x46558>
   30064:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   30068:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
   3006c:			; <UNDEFINED> instruction: 0xd12a2b2d
   30070:	blcs	9ce184 <ftello64@plt+0x9ca608>
   30074:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
   30078:			; <UNDEFINED> instruction: 0xf1a33002
   3007c:	stmdbcs	r9, {r4, r5, r8}
   30080:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
   30084:			; <UNDEFINED> instruction: 0xf8144604
   30088:			; <UNDEFINED> instruction: 0xf1a33f01
   3008c:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
   30090:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
   30094:	ldfltd	f3, [r0], #-136	; 0xffffff78
   30098:	andcs	r4, sl, #26214400	; 0x1900000
   3009c:	svclt	0x00caf7d2
   300a0:	andcs	r4, sl, #17825792	; 0x1100000
   300a4:			; <UNDEFINED> instruction: 0xf7d2bc30
   300a8:			; <UNDEFINED> instruction: 0xf04fbfc5
   300ac:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
   300b0:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
   300b4:			; <UNDEFINED> instruction: 0x4619b11a
   300b8:			; <UNDEFINED> instruction: 0xf7d2220a
   300bc:			; <UNDEFINED> instruction: 0x4611bfbb
   300c0:			; <UNDEFINED> instruction: 0xf7d2220a
   300c4:			; <UNDEFINED> instruction: 0xf04fbfb7
   300c8:			; <UNDEFINED> instruction: 0x477030ff
   300cc:	ldrdeq	r5, [r2], -sl
   300d0:	stmdblt	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   300d4:	mvnsmi	lr, #737280	; 0xb4000
   300d8:	strmi	r2, [r4], -r1, lsl #2
   300dc:			; <UNDEFINED> instruction: 0xf7d32000
   300e0:	vmovmi.8	d30[1], lr
   300e4:	andcc	r4, r1, lr, ror r4
   300e8:	strcs	sp, [r0, -sl, rrx]
   300ec:	strmi	r2, [r8], -r1, lsl #2
   300f0:	bl	fed6e044 <ftello64@plt+0xfed6a4c8>
   300f4:	rsbsle	r3, r2, r1
   300f8:	tstcs	r1, r0, lsl #10
   300fc:			; <UNDEFINED> instruction: 0xf7d32002
   30100:	andcc	lr, r1, lr, lsr #23
   30104:	blmi	11e41a4 <ftello64@plt+0x11e0628>
   30108:	svclt	0x00182d02
   3010c:			; <UNDEFINED> instruction: 0xf04f2f02
   30110:	svclt	0x000c0900
   30114:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30118:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3011c:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   30120:	svccs	0x0001b19e
   30124:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
   30128:			; <UNDEFINED> instruction: 0xf1b9d035
   3012c:	eorsle	r0, ip, r1, lsl #30
   30130:	svceq	0x0000f1b8
   30134:	bmi	f2416c <ftello64@plt+0xf205f0>
   30138:	ldrtmi	r4, [r0], -r3, lsr #12
   3013c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   30140:	bl	bee094 <ftello64@plt+0xbea518>
   30144:			; <UNDEFINED> instruction: 0xf7d32003
   30148:			; <UNDEFINED> instruction: 0xf1b8ea1c
   3014c:	mvnsle	r0, r0, lsl #30
   30150:	mvnshi	lr, #12386304	; 0xbd0000
   30154:	b	fe5ee0a8 <ftello64@plt+0xfe5ea52c>
   30158:	blcs	28a16c <ftello64@plt+0x2865f0>
   3015c:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   30160:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   30164:	stmdb	r8!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30168:	suble	r2, r7, r2, lsl #16
   3016c:	mvnle	r2, r0, lsl #26
   30170:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   30174:	mcrcs	8, 0, r6, cr0, cr14, {0}
   30178:	svccs	0x0001d0e4
   3017c:	ssatmi	sp, #25, fp, asr #3
   30180:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30184:	strtmi	r4, [r3], -sl, lsr #20
   30188:	ldrtmi	r2, [r0], -r1, lsl #2
   3018c:			; <UNDEFINED> instruction: 0xf7d3447a
   30190:	vstrcs	d14, [r1, #-32]	; 0xffffffe0
   30194:	bmi	a248c0 <ftello64@plt+0xa20d44>
   30198:	strtmi	r4, [r3], -r9, lsr #12
   3019c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   301a0:	b	fffee0f4 <ftello64@plt+0xfffea578>
   301a4:	svceq	0x0001f1b9
   301a8:	bmi	9248b8 <ftello64@plt+0x920d3c>
   301ac:	strtmi	r4, [r3], -r9, asr #12
   301b0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   301b4:	b	ffd6e108 <ftello64@plt+0xffd6a58c>
   301b8:	svceq	0x0000f1b8
   301bc:			; <UNDEFINED> instruction: 0xe7c7d1bb
   301c0:	b	186e114 <ftello64@plt+0x186a598>
   301c4:	blcs	28a1d8 <ftello64@plt+0x28665c>
   301c8:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   301cc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   301d0:	ldmdb	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   301d4:	svclt	0x000c2800
   301d8:	strcs	r2, [r2, -r1, lsl #14]
   301dc:			; <UNDEFINED> instruction: 0xf7d3e786
   301e0:	stmdavs	r3, {r1, r4, r6, r9, fp, sp, lr, pc}
   301e4:	orrle	r2, r7, r9, lsl #22
   301e8:	tstcs	r1, r5, lsl r8
   301ec:			; <UNDEFINED> instruction: 0xf7d34478
   301f0:	stmdacs	r1, {r2, r5, r8, fp, sp, lr, pc}
   301f4:	svclt	0x00184605
   301f8:	ldrb	r2, [lr, -r2, lsl #10]!
   301fc:	svclt	0x00182d02
   30200:	svclt	0x000c2f02
   30204:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30208:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3020c:	orrsle	r2, ip, r0, lsl #26
   30210:			; <UNDEFINED> instruction: 0xf04f4b06
   30214:	ldmpl	r3!, {r0, r8, fp}^
   30218:	usada8	r1, lr, r8, r6
   3021c:			; <UNDEFINED> instruction: 0x00024abc
   30220:	andeq	r0, r0, r8, lsl r4
   30224:	andeq	r2, r1, lr, rrx
   30228:	andeq	sp, r0, r6, lsl #14
   3022c:	andeq	r0, r0, r8, lsr r4
   30230:	andeq	r1, r1, r8, lsr #31
   30234:			; <UNDEFINED> instruction: 0x00011fbe
   30238:	ldrdeq	r1, [r1], -r2
   3023c:	muleq	r0, sl, r6
   30240:	andeq	sp, r0, ip, ror r6
   30244:	ldrbmi	fp, [r0, -r0, lsl #2]!
   30248:	strmi	r4, [r2], -r3, lsl #18
   3024c:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
   30250:			; <UNDEFINED> instruction: 0xf7ff4478
   30254:	svclt	0x0000ba7d
   30258:	muleq	r1, lr, pc	; <UNPREDICTABLE>
   3025c:	andeq	r1, r1, r0, asr #31
   30260:	bllt	fe76e1b4 <ftello64@plt+0xfe76a638>
   30264:			; <UNDEFINED> instruction: 0x4606b5f8
   30268:	strmi	r4, [pc], -r8, lsr #26
   3026c:	bcs	41468 <ftello64@plt+0x3d8ec>
   30270:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
   30274:	bllt	1b01acc <ftello64@plt+0x1afdf50>
   30278:			; <UNDEFINED> instruction: 0x46304639
   3027c:	stmdb	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30280:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
   30284:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   30288:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
   3028c:			; <UNDEFINED> instruction: 0xf7d3681d
   30290:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   30294:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   30298:			; <UNDEFINED> instruction: 0xf005062d
   3029c:	addlt	r4, r0, #1065353216	; 0x3f800000
   302a0:	orrlt	r4, r3, #335544320	; 0x14000000
   302a4:	rscle	r2, ip, r0, lsl #26
   302a8:	ldc2l	0, cr15, [lr, #-24]	; 0xffffffe8
   302ac:	eorvs	r2, r3, r0, lsl #6
   302b0:	andcs	r4, r5, #24, 18	; 0x60000
   302b4:	ldrbtmi	r2, [r9], #-0
   302b8:	svc	0x00bcf7d2
   302bc:	strtmi	r4, [r8], -r4, lsl #12
   302c0:	bl	126e214 <ftello64@plt+0x126a698>
   302c4:			; <UNDEFINED> instruction: 0x4631463a
   302c8:	strtmi	r4, [r0], -r3, lsl #12
   302cc:	blx	1cee2d0 <ftello64@plt+0x1cea754>
   302d0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   302d4:	ldc2	0, cr15, [r2, #-24]	; 0xffffffe8
   302d8:			; <UNDEFINED> instruction: 0x46304639
   302dc:	ldmdb	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   302e0:	sbcle	r2, lr, r0, lsl #16
   302e4:			; <UNDEFINED> instruction: 0xf7d3e7d0
   302e8:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
   302ec:	blmi	264618 <ftello64@plt+0x260a9c>
   302f0:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   302f4:	ldmib	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   302f8:	sbcle	r2, r2, r0, lsl #16
   302fc:	addlt	r0, r0, #47185920	; 0x2d00000
   30300:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   30304:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
   30308:	sbfx	sp, r2, #3, #27
   3030c:	andeq	r4, r2, r4, lsr r9
   30310:	andeq	r0, r0, r8, asr #8
   30314:	andeq	r1, r1, sl, ror pc
   30318:			; <UNDEFINED> instruction: 0x4604b510
   3031c:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   30320:	strmi	fp, [r8], -r3, asr #2
   30324:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   30328:	strtmi	r4, [r0], -r1, lsl #12
   3032c:			; <UNDEFINED> instruction: 0x4010e8bd
   30330:	stmiblt	r8, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30334:	ldrmi	r4, [r9], -r0, lsr #12
   30338:			; <UNDEFINED> instruction: 0x4010e8bd
   3033c:	stmiblt	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30340:	svclt	0x00d2f7d2
   30344:			; <UNDEFINED> instruction: 0x4604b510
   30348:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   3034c:	strmi	fp, [r8], -r3, asr #2
   30350:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   30354:	strtmi	r4, [r0], -r1, lsl #12
   30358:			; <UNDEFINED> instruction: 0x4010e8bd
   3035c:	bllt	fe1ee2b0 <ftello64@plt+0xfe1ea734>
   30360:	ldrmi	r4, [r9], -r0, lsr #12
   30364:			; <UNDEFINED> instruction: 0x4010e8bd
   30368:	bllt	fe06e2bc <ftello64@plt+0xfe06a740>
   3036c:	blmi	1742ce0 <ftello64@plt+0x173f164>
   30370:	push	{r1, r3, r4, r5, r6, sl, lr}
   30374:	strdlt	r4, [r7], r0
   30378:	pkhtbmi	r5, r1, r3, asr #17
   3037c:	movwls	r6, #22555	; 0x581b
   30380:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30384:	stmdb	ip!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30388:	vadd.i8	d18, d0, d5
   3038c:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
   30390:	bl	2828e8 <ftello64@plt+0x27ed6c>
   30394:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
   30398:			; <UNDEFINED> instruction: 0xf7d24628
   3039c:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   303a0:	addshi	pc, r3, r0, asr #32
   303a4:	stmdb	lr!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   303a8:			; <UNDEFINED> instruction: 0xf8df4e4f
   303ac:	tstcs	r8, r0, asr #2
   303b0:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   303b4:	ldrbtmi	r4, [fp], #1150	; 0x47e
   303b8:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
   303bc:	bl	381dcc <ftello64@plt+0x37e250>
   303c0:			; <UNDEFINED> instruction: 0xf8da0001
   303c4:	movwls	r3, #4096	; 0x1000
   303c8:	b	ffdee31c <ftello64@plt+0xffdea7a0>
   303cc:	svcls	0x00039c02
   303d0:			; <UNDEFINED> instruction: 0xf8dae010
   303d4:	ldmdacs	r1, {}	; <UNPREDICTABLE>
   303d8:	blls	e49d0 <ftello64@plt+0xe0e54>
   303dc:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
   303e0:	strcs	r9, [r0, -r3, lsl #20]
   303e4:	strls	r1, [r2], #-2276	; 0xfffff71c
   303e8:	streq	lr, [r7, -r2, asr #22]
   303ec:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   303f0:	rsble	r9, fp, r3, lsl #14
   303f4:	ldrtmi	r4, [r9], -r0, lsr #12
   303f8:	movwcs	r2, #574	; 0x23e
   303fc:	blx	1f6c426 <ftello64@plt+0x1f688aa>
   30400:	ldrtmi	r4, [r9], -r0, lsr #12
   30404:			; <UNDEFINED> instruction: 0xf8162300
   30408:	eorscs	ip, lr, #2
   3040c:	andgt	pc, r0, r5, lsl #17
   30410:	blx	1cec43a <ftello64@plt+0x1ce88be>
   30414:	movwcs	r2, #574	; 0x23e
   30418:	strmi	r4, [ip], -r7, lsl #12
   3041c:	blx	1b6c446 <ftello64@plt+0x1b688ca>
   30420:			; <UNDEFINED> instruction: 0x46214638
   30424:			; <UNDEFINED> instruction: 0xf8162300
   30428:	eorscs	ip, lr, #2
   3042c:	andgt	pc, r1, r5, lsl #17
   30430:	blx	18ec45a <ftello64@plt+0x18e88de>
   30434:	movwcs	r2, #574	; 0x23e
   30438:	strmi	r4, [ip], -r7, lsl #12
   3043c:	blx	176c466 <ftello64@plt+0x17688ea>
   30440:			; <UNDEFINED> instruction: 0x46214638
   30444:			; <UNDEFINED> instruction: 0xf8162300
   30448:	eorscs	ip, lr, #2
   3044c:	andgt	pc, r2, r5, lsl #17
   30450:	blx	14ec47a <ftello64@plt+0x14e88fe>
   30454:	movwcs	r2, #574	; 0x23e
   30458:	strmi	r4, [ip], -r7, lsl #12
   3045c:	blx	136c486 <ftello64@plt+0x136890a>
   30460:			; <UNDEFINED> instruction: 0x46214638
   30464:			; <UNDEFINED> instruction: 0xf8162300
   30468:	eorscs	ip, lr, #2
   3046c:	andgt	pc, r3, r5, lsl #17
   30470:	blx	10ec49a <ftello64@plt+0x10e891e>
   30474:	movwcs	r2, #574	; 0x23e
   30478:	strmi	r4, [ip], -r7, lsl #12
   3047c:	blx	f6c4a6 <ftello64@plt+0xf6892a>
   30480:	ldrtmi	r2, [r8], -r0, lsl #6
   30484:			; <UNDEFINED> instruction: 0xf8164621
   30488:	eorscs	ip, lr, #2
   3048c:	andgt	pc, r4, r5, lsl #17
   30490:	blx	cec4ba <ftello64@plt+0xce893e>
   30494:	movwcs	r2, #574	; 0x23e
   30498:	blx	bec4c2 <ftello64@plt+0xbe8946>
   3049c:			; <UNDEFINED> instruction: 0x46484659
   304a0:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
   304a4:			; <UNDEFINED> instruction: 0xff38f7ff
   304a8:	orrsle	r2, r2, r0, lsl #16
   304ac:			; <UNDEFINED> instruction: 0xf7d39801
   304b0:	strbmi	lr, [r8], -r0, asr #20
   304b4:	blmi	2c2cf4 <ftello64@plt+0x2bf178>
   304b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   304bc:	blls	18a52c <ftello64@plt+0x1869b0>
   304c0:	qaddle	r4, sl, r9
   304c4:	pop	{r0, r1, r2, ip, sp, pc}
   304c8:			; <UNDEFINED> instruction: 0x20168ff0
   304cc:	b	c6e420 <ftello64@plt+0xc6a8a4>
   304d0:	strb	r2, [pc, r0]!
   304d4:	strb	r2, [sp, r0]!
   304d8:	mcr	7, 6, pc, cr4, cr2, {6}	; <UNPREDICTABLE>
   304dc:	andeq	r4, r2, r0, lsr r8
   304e0:	andeq	r0, r0, r8, lsl #8
   304e4:			; <UNDEFINED> instruction: 0x00011ebe
   304e8:	andeq	r1, r1, ip, lsr #31
   304ec:	ldrdeq	sp, [r0], -r2
   304f0:	andeq	r4, r2, r8, ror #13
   304f4:	ldmlt	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   304f8:	blt	ff4ee44c <ftello64@plt+0xff4ea8d0>
   304fc:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
   30500:			; <UNDEFINED> instruction: 0xf7d2e006
   30504:			; <UNDEFINED> instruction: 0xf7d3ee74
   30508:	stmdavs	r3, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   3050c:	tstle	lr, r2, lsr #22
   30510:			; <UNDEFINED> instruction: 0xf7d21c68
   30514:			; <UNDEFINED> instruction: 0x4629ed3a
   30518:	cmplt	r0, r4, lsl #12
   3051c:	stmda	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30520:	strmi	r0, [r3], -sp, rrx
   30524:			; <UNDEFINED> instruction: 0x4620429c
   30528:	ldrmi	sp, [r8], -fp, ror #3
   3052c:	movwcs	fp, #3384	; 0xd38
   30530:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   30534:			; <UNDEFINED> instruction: 0xf04fb5f8
   30538:	svcmi	0x001f33ff
   3053c:	ldrbtmi	r6, [pc], #-3	; 30544 <ftello64@plt+0x2c9c8>
   30540:			; <UNDEFINED> instruction: 0x4605b191
   30544:			; <UNDEFINED> instruction: 0xf7d3460c
   30548:	mcrrne	8, 5, lr, r3, cr2
   3054c:	eorle	r4, r5, r6, lsl #12
   30550:	vst1.8	{d20-d22}, [pc :128], r1
   30554:			; <UNDEFINED> instruction: 0xf7d36280
   30558:	andcc	lr, r1, sl, lsl #17
   3055c:	eorvs	fp, lr, ip, lsl pc
   30560:	andle	r2, fp, r0, lsl #8
   30564:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   30568:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
   3056c:			; <UNDEFINED> instruction: 0x0624681c
   30570:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   30574:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   30578:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   3057c:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   30580:			; <UNDEFINED> instruction: 0xf7d3681d
   30584:			; <UNDEFINED> instruction: 0x4604e854
   30588:	strteq	fp, [sp], -r0, lsr #2
   3058c:			; <UNDEFINED> instruction: 0xf005b284
   30590:	movwmi	r4, #16638	; 0x40fe
   30594:			; <UNDEFINED> instruction: 0xf7d34630
   30598:			; <UNDEFINED> instruction: 0xe7e3eaba
   3059c:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   305a0:			; <UNDEFINED> instruction: 0xf7d3681d
   305a4:	strmi	lr, [r4], -r4, asr #16
   305a8:	sbcsle	r2, fp, r0, lsl #16
   305ac:	addlt	r0, r4, #47185920	; 0x2d00000
   305b0:	rscsmi	pc, lr, r5
   305b4:	ldrb	r4, [r5, r4, lsl #6]
   305b8:	andeq	r4, r2, r2, ror #12
   305bc:	andeq	r0, r0, r8, asr #8
   305c0:			; <UNDEFINED> instruction: 0xf04fb5f8
   305c4:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
   305c8:	andvs	r4, r3, r6, lsl #12
   305cc:	tstlt	r1, #124, 8	; 0x7c000000
   305d0:			; <UNDEFINED> instruction: 0xf7d34608
   305d4:	strmi	lr, [r5], -sl, lsr #21
   305d8:	suble	r2, r8, r0, lsl #16
   305dc:	stmda	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   305e0:	strmi	r1, [r7], -r3, asr #24
   305e4:			; <UNDEFINED> instruction: 0x212fd035
   305e8:			; <UNDEFINED> instruction: 0xf7d34628
   305ec:	tstlt	r8, r6, ror r9
   305f0:	andvc	r2, r3, r0, lsl #6
   305f4:	sbcvs	pc, r0, #1325400064	; 0x4f000000
   305f8:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   305fc:	ldrtmi	r4, [r8], -r0, lsl #4
   30600:	ldmda	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30604:	andsle	r3, r0, r1
   30608:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   3060c:	stcl	7, cr15, [lr, #840]!	; 0x348
   30610:			; <UNDEFINED> instruction: 0x46206037
   30614:	blmi	7dfdfc <ftello64@plt+0x7dc280>
   30618:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   3061c:			; <UNDEFINED> instruction: 0xf0040624
   30620:			; <UNDEFINED> instruction: 0xf04444fe
   30624:			; <UNDEFINED> instruction: 0x46200437
   30628:	blmi	69fe10 <ftello64@plt+0x69c294>
   3062c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   30630:	svc	0x00fcf7d2
   30634:			; <UNDEFINED> instruction: 0xb1204604
   30638:	addlt	r0, r4, #56623104	; 0x3600000
   3063c:	rscsmi	pc, lr, r6
   30640:	ldrtmi	r4, [r8], -r4, lsl #6
   30644:	b	18ee598 <ftello64@plt+0x18eaa1c>
   30648:			; <UNDEFINED> instruction: 0xf7d24628
   3064c:			; <UNDEFINED> instruction: 0x4620edd0
   30650:	blmi	41fe38 <ftello64@plt+0x41c2bc>
   30654:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   30658:	svc	0x00e8f7d2
   3065c:	stmdacs	r0, {r2, r9, sl, lr}
   30660:			; <UNDEFINED> instruction: 0x0636d0f2
   30664:			; <UNDEFINED> instruction: 0xf006b284
   30668:	movwmi	r4, #16638	; 0x40fe
   3066c:	blmi	26a624 <ftello64@plt+0x266aa8>
   30670:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   30674:	svc	0x00daf7d2
   30678:	stmdacs	r0, {r2, r9, sl, lr}
   3067c:	strteq	sp, [fp], -r9, asr #1
   30680:			; <UNDEFINED> instruction: 0xf003b284
   30684:	tstmi	ip, #-134217725	; 0xf8000003
   30688:	svclt	0x0000e7c3
   3068c:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   30690:	andeq	r0, r0, r8, asr #8
   30694:	ldrbmi	r2, [r0, -r0]!
   30698:	mvnsmi	lr, sp, lsr #18
   3069c:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
   306a0:	blmi	f1aaac <ftello64@plt+0xf16f30>
   306a4:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   306a8:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
   306ac:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
   306b0:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   306b4:			; <UNDEFINED> instruction: 0xf04f931d
   306b8:	strls	r0, [r0, #-768]	; 0xfffffd00
   306bc:	stmdb	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   306c0:			; <UNDEFINED> instruction: 0xf8bdbb80
   306c4:	strmi	r3, [r4], -r4
   306c8:	tstle	sp, r1, lsl #22
   306cc:	blcs	d72d4 <ftello64@plt+0xd3758>
   306d0:	blcs	1be6b5c <ftello64@plt+0x1be2fe0>
   306d4:	mrcne	8, 2, sp, cr8, cr11, {1}
   306d8:			; <UNDEFINED> instruction: 0xf7d21e9d
   306dc:			; <UNDEFINED> instruction: 0x4606ec56
   306e0:	eorsle	r2, lr, r0, lsl #16
   306e4:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
   306e8:			; <UNDEFINED> instruction: 0xf7d2462a
   306ec:	ldrbpl	lr, [r4, #-3404]!	; 0xfffff2b4
   306f0:	blmi	a02f9c <ftello64@plt+0x9ff420>
   306f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   306f8:	blls	78a768 <ftello64@plt+0x786bec>
   306fc:	qsuble	r4, sl, lr
   30700:	andslt	r4, lr, r0, lsr r6
   30704:	ldrhhi	lr, [r0, #141]!	; 0x8d
   30708:	strbmi	r4, [r1], -r4, lsr #16
   3070c:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   30710:			; <UNDEFINED> instruction: 0xf850f7ff
   30714:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   30718:	strtmi	r4, [r6], -r1, asr #12
   3071c:			; <UNDEFINED> instruction: 0xf7ff4478
   30720:	strb	pc, [r5, r9, asr #16]!	; <UNPREDICTABLE>
   30724:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   30728:			; <UNDEFINED> instruction: 0xf7d2681c
   3072c:	smlawblt	r0, r0, pc, lr	; <UNPREDICTABLE>
   30730:	addlt	r0, r0, #36, 12	; 0x2400000
   30734:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   30738:			; <UNDEFINED> instruction: 0xf7d34320
   3073c:	strbmi	lr, [r1], -ip, lsl #18
   30740:	strmi	r2, [r2], -r0, lsl #12
   30744:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   30748:			; <UNDEFINED> instruction: 0xf834f7ff
   3074c:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   30750:	strbmi	r4, [r1], -sl, lsr #12
   30754:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   30758:			; <UNDEFINED> instruction: 0xf82cf7ff
   3075c:			; <UNDEFINED> instruction: 0xf7d2e7c8
   30760:	blmi	46bd70 <ftello64@plt+0x4681f4>
   30764:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30768:	svc	0x0060f7d2
   3076c:	strteq	fp, [r4], -r0, lsr #2
   30770:			; <UNDEFINED> instruction: 0xf004b280
   30774:			; <UNDEFINED> instruction: 0x432044fe
   30778:	stmia	ip!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3077c:	strmi	r4, [r2], -r1, asr #12
   30780:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   30784:			; <UNDEFINED> instruction: 0xf816f7ff
   30788:	svclt	0x0000e7b2
   3078c:	strdeq	r4, [r2], -sl
   30790:	andeq	r0, r0, r8, lsl #8
   30794:	strdeq	r4, [r2], -r0
   30798:	andeq	r4, r2, ip, lsr #9
   3079c:	andeq	r1, r1, lr, ror #22
   307a0:	muleq	r1, r0, fp
   307a4:	andeq	r0, r0, r8, asr #8
   307a8:	andeq	r1, r1, r6, lsl fp
   307ac:	andeq	r1, r1, r6, lsl #23
   307b0:	andeq	r1, r1, sl, lsr #23
   307b4:			; <UNDEFINED> instruction: 0xf7d2b508
   307b8:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   307bc:			; <UNDEFINED> instruction: 0x2000bfb8
   307c0:			; <UNDEFINED> instruction: 0xf7d3db02
   307c4:	andcs	lr, r1, r4, lsr #19
   307c8:	svclt	0x0000bd08
   307cc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   307d0:	svclt	0x00004770
   307d4:	ldrdeq	r1, [r1], -r2
   307d8:	tstcs	r0, r8, lsr r5
   307dc:			; <UNDEFINED> instruction: 0xf9b8f7fb
   307e0:	strmi	r2, [r4], -r0, lsl #2
   307e4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   307e8:			; <UNDEFINED> instruction: 0xf9b2f7fb
   307ec:	strtmi	r4, [r0], -r5, lsl #12
   307f0:			; <UNDEFINED> instruction: 0xf7fb4629
   307f4:	strmi	pc, [r3], -r1, lsl #20
   307f8:	ldrmi	r4, [sp], -r8, lsr #12
   307fc:	ldcl	7, cr15, [r6], #840	; 0x348
   30800:			; <UNDEFINED> instruction: 0xf7d24620
   30804:	blx	fedabbdc <ftello64@plt+0xfeda8060>
   30808:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
   3080c:	svclt	0x0000bd38
   30810:	andeq	r1, r1, r6, asr #23
   30814:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
   30818:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   3081c:	teqlt	r4, r0, lsl r9
   30820:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   30824:			; <UNDEFINED> instruction: 0xf7d24620
   30828:	movwcs	lr, #3298	; 0xce2
   3082c:			; <UNDEFINED> instruction: 0xf7ff602b
   30830:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   30834:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   30838:			; <UNDEFINED> instruction: 0xf7fb4605
   3083c:			; <UNDEFINED> instruction: 0x2100fbb5
   30840:			; <UNDEFINED> instruction: 0xf7d24604
   30844:	orrslt	lr, r8, r2, asr #31
   30848:	strtmi	r4, [r8], -pc, lsl #28
   3084c:	andcs	r4, r0, #245760	; 0x3c000
   30850:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   30854:			; <UNDEFINED> instruction: 0xf7fb6034
   30858:	smlatbcs	r0, r7, fp, pc	; <UNPREDICTABLE>
   3085c:			; <UNDEFINED> instruction: 0xf7d24604
   30860:			; <UNDEFINED> instruction: 0xb128efb4
   30864:			; <UNDEFINED> instruction: 0xf7d24620
   30868:	ldmdavs	r4!, {r1, r6, r7, sl, fp, sp, lr, pc}
   3086c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   30870:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
   30874:			; <UNDEFINED> instruction: 0xf7d26828
   30878:	strhtvs	lr, [ip], -sl
   3087c:	svclt	0x0000e7d0
   30880:	andeq	r5, r2, r0, lsr r8
   30884:	andeq	r1, r1, r2, lsl #23
   30888:	strdeq	r5, [r2], -r8
   3088c:	andeq	r1, r1, r2, ror fp
   30890:	ldrdeq	r5, [r2], -r6
   30894:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   30898:	strmi	fp, [r5], -ip, asr #2
   3089c:	mcr	7, 5, pc, cr0, cr2, {6}	; <UNPREDICTABLE>
   308a0:			; <UNDEFINED> instruction: 0xf8104428
   308a4:	blcs	bff8b0 <ftello64@plt+0xbfbd34>
   308a8:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   308ac:	strtmi	sp, [r0], -r1
   308b0:			; <UNDEFINED> instruction: 0x4628bd38
   308b4:	svc	0x007cf7d2
   308b8:			; <UNDEFINED> instruction: 0xf7d24604
   308bc:	mcrne	14, 2, lr, cr3, cr2, {4}
   308c0:	addsmi	r4, ip, #587202560	; 0x23000000
   308c4:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
   308c8:	stfnee	f2, [r0], #-0
   308cc:	addmi	lr, r3, #2
   308d0:	rscle	r7, ip, r9, lsl r0
   308d4:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   308d8:	rscsle	r2, r8, pc, lsr #20
   308dc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   308e0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   308e4:	svclt	0x00004770
   308e8:	andeq	r1, r1, sl, asr #21
   308ec:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
   308f0:			; <UNDEFINED> instruction: 0xf7d24478
   308f4:	lsrslt	lr, r8, #27
   308f8:	strmi	r7, [r4], -r3, lsl #16
   308fc:			; <UNDEFINED> instruction: 0x4c0db91b
   30900:			; <UNDEFINED> instruction: 0x4620447c
   30904:			; <UNDEFINED> instruction: 0xf7ffbd10
   30908:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3090c:			; <UNDEFINED> instruction: 0x4604bf18
   30910:			; <UNDEFINED> instruction: 0xf7ff4620
   30914:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   30918:	blmi	2250ec <ftello64@plt+0x221570>
   3091c:	strtmi	r2, [r0], -r1, lsl #4
   30920:	tstvc	sl, fp, ror r4
   30924:	stcmi	13, cr11, [r5], {16}
   30928:			; <UNDEFINED> instruction: 0x4620447c
   3092c:	svclt	0x0000bd10
   30930:	andeq	r1, r1, r4, ror #21
   30934:	andeq	r1, r1, ip, lsr #21
   30938:	andeq	r5, r2, r8, lsr #14
   3093c:	andeq	r1, r1, r4, lsl #21
   30940:	tstlt	r0, r0, ror r5
   30944:	strmi	r7, [r4], -r3, lsl #16
   30948:			; <UNDEFINED> instruction: 0xf7ffb99b
   3094c:	strcs	pc, [r0, #-4047]	; 0xfffff031
   30950:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
   30954:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   30958:	mcrr	7, 13, pc, r8, cr2	; <UNPREDICTABLE>
   3095c:	tstcs	r0, r0, lsr #12
   30960:			; <UNDEFINED> instruction: 0xf8f6f7fb
   30964:	strtmi	r4, [r8], -r3, lsl #12
   30968:	pop	{r0, r1, r4, r5, r7, sp, lr}
   3096c:			; <UNDEFINED> instruction: 0xf7d24070
   30970:			; <UNDEFINED> instruction: 0xf7ffbc3b
   30974:	cdpne	15, 0, cr15, cr5, cr15, {4}
   30978:	qadd16mi	fp, ip, r8
   3097c:			; <UNDEFINED> instruction: 0xf7ff4620
   30980:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   30984:	blmi	125120 <ftello64@plt+0x1215a4>
   30988:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3098c:			; <UNDEFINED> instruction: 0xe7e0711a
   30990:	strdeq	r5, [r2], -r4
   30994:			; <UNDEFINED> instruction: 0x000256be
   30998:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   3099c:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   309a0:	strtmi	fp, [r0], -ip, lsl #2
   309a4:			; <UNDEFINED> instruction: 0xf7ffbd38
   309a8:	strtmi	pc, [r1], -r1, lsr #31
   309ac:			; <UNDEFINED> instruction: 0xf8d0f7fb
   309b0:	adcvs	r4, r8, r4, lsl #12
   309b4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   309b8:	andeq	r5, r2, ip, lsr #13
   309bc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   309c0:	blx	fec4ee28 <ftello64@plt+0xfec4b2ac>
   309c4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   309c8:	svclt	0x00004770
   309cc:	andeq	r5, r2, sl, lsl #13
   309d0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   309d4:	svclt	0x00004770
   309d8:	andeq	r0, r1, r6, asr #29
   309dc:	blmi	fe90346c <ftello64@plt+0xfe8ff8f0>
   309e0:	push	{r1, r3, r4, r5, r6, sl, lr}
   309e4:	ldrshtlt	r4, [r0], r0
   309e8:	pkhtbmi	r5, r9, r3, asr #17
   309ec:	stcmi	6, cr4, [r0, #520]!	; 0x208
   309f0:			; <UNDEFINED> instruction: 0x932f681b
   309f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   309f8:	andvs	r2, fp, r0, lsl #6
   309fc:			; <UNDEFINED> instruction: 0xf7ff447d
   30a00:	ldcmi	15, cr15, [ip], {203}	; 0xcb
   30a04:	rsbshi	pc, r0, #14614528	; 0xdf0000
   30a08:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
   30a0c:	ldrbtmi	sl, [r8], #3844	; 0xf04
   30a10:			; <UNDEFINED> instruction: 0xf7d23504
   30a14:			; <UNDEFINED> instruction: 0x4642eb56
   30a18:	strtmi	r2, [r3], -pc, lsr #2
   30a1c:	ldrtmi	r9, [r0], -r0
   30a20:	mrc	7, 7, APSR_nzcv, cr8, cr2, {6}
   30a24:			; <UNDEFINED> instruction: 0x4631463a
   30a28:			; <UNDEFINED> instruction: 0xf7d32003
   30a2c:	stmdblt	r8!, {r1, r2, r3, r5, fp, sp, lr, pc}
   30a30:			; <UNDEFINED> instruction: 0xf4039b08
   30a34:			; <UNDEFINED> instruction: 0xf5b34370
   30a38:	andsle	r4, sp, r0, lsl #31
   30a3c:	blmi	16eb98 <ftello64@plt+0x16b01c>
   30a40:	mvnle	r2, r0, lsl #24
   30a44:	ldrdcc	pc, [r0], -r9
   30a48:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   30a4c:	orreq	pc, r0, #67	; 0x43
   30a50:	andcc	pc, r0, r9, asr #17
   30a54:			; <UNDEFINED> instruction: 0xffa0f7ff
   30a58:	mcr	7, 5, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   30a5c:	bmi	fe202274 <ftello64@plt+0xfe1fe6f8>
   30a60:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
   30a64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30a68:	subsmi	r9, sl, pc, lsr #22
   30a6c:	rschi	pc, r7, r0, asr #32
   30a70:	eorslt	r4, r0, r0, lsr #12
   30a74:			; <UNDEFINED> instruction: 0x87f0e8bd
   30a78:			; <UNDEFINED> instruction: 0xf7d29c0a
   30a7c:	addmi	lr, r4, #34816	; 0x8800
   30a80:			; <UNDEFINED> instruction: 0xf8d9d008
   30a84:			; <UNDEFINED> instruction: 0xf0433000
   30a88:			; <UNDEFINED> instruction: 0xf8c90304
   30a8c:			; <UNDEFINED> instruction: 0xf1ba3000
   30a90:	sbcsle	r0, fp, r0, lsl #30
   30a94:			; <UNDEFINED> instruction: 0xf7d24630
   30a98:	stclne	13, cr14, [r3, #656]	; 0x290
   30a9c:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
   30aa0:	ldrdcc	pc, [r0], -r9
   30aa4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   30aa8:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   30aac:	msreq	CPSR_fsxc, #192, 2	; 0x30
   30ab0:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
   30ab4:			; <UNDEFINED> instruction: 0xf7d24479
   30ab8:	ldrtmi	lr, [sl], -r4, asr #24
   30abc:	andcs	r4, r3, r1, lsr r6
   30ac0:	svc	0x00e2f7d2
   30ac4:	cmple	r6, r0, lsl #16
   30ac8:			; <UNDEFINED> instruction: 0xf4039b08
   30acc:			; <UNDEFINED> instruction: 0xf5b34370
   30ad0:	rsble	r4, sl, r0, lsl #31
   30ad4:	ldrdcc	pc, [r0], -r9
   30ad8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   30adc:	andcc	pc, r0, r9, asr #17
   30ae0:	svceq	0x0000f1ba
   30ae4:	blmi	1a24db4 <ftello64@plt+0x1a21238>
   30ae8:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30aec:	subsle	r2, r2, r0, lsl #22
   30af0:	ldrdcc	pc, [r0], -r9
   30af4:			; <UNDEFINED> instruction: 0xf043ac1e
   30af8:			; <UNDEFINED> instruction: 0xf8c90320
   30afc:			; <UNDEFINED> instruction: 0xf7ff3000
   30b00:	andls	pc, r3, fp, asr #30
   30b04:	stcl	7, cr15, [ip, #-840]!	; 0xfffffcb8
   30b08:	strtmi	r9, [r1], -r3, lsl #20
   30b0c:	andcs	r4, r2, r3, lsl #12
   30b10:	mcr	7, 5, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   30b14:	cmncs	r8, r0, lsr #12
   30b18:	cdp2	0, 5, cr15, cr6, cr1, {0}
   30b1c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   30b20:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
   30b24:	movwcs	r4, #1538	; 0x602
   30b28:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   30b2c:	blx	3eeb20 <ftello64@plt+0x3eafa4>
   30b30:	strtmi	r4, [r8], -r4, lsl #12
   30b34:	bl	16eea84 <ftello64@plt+0x16eaf08>
   30b38:	subsle	r2, r9, r0, lsl #24
   30b3c:			; <UNDEFINED> instruction: 0x4621463a
   30b40:			; <UNDEFINED> instruction: 0xf7d22003
   30b44:	stmdacs	r0, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   30b48:			; <UNDEFINED> instruction: 0xf7d2d041
   30b4c:	stmdavs	r3, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   30b50:	blcs	c236c <ftello64@plt+0xbe7f0>
   30b54:			; <UNDEFINED> instruction: 0xf8d9d053
   30b58:			; <UNDEFINED> instruction: 0xf0433000
   30b5c:			; <UNDEFINED> instruction: 0xf8c90301
   30b60:			; <UNDEFINED> instruction: 0xf1ba3000
   30b64:			; <UNDEFINED> instruction: 0xf47f0f00
   30b68:	qsub16mi	sl, r0, sl
   30b6c:	bl	feeabc <ftello64@plt+0xfeaf40>
   30b70:	ldrdcc	pc, [r0], -r9
   30b74:			; <UNDEFINED> instruction: 0xf7d2e76a
   30b78:	stmdavs	r3, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
   30b7c:	orrle	r2, pc, r2, lsl #22
   30b80:	ldrtmi	r4, [r0], -r2, asr #18
   30b84:			; <UNDEFINED> instruction: 0xf7ff4479
   30b88:			; <UNDEFINED> instruction: 0xb1b8fbc7
   30b8c:	ldrdcc	pc, [r0], -r9
   30b90:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   30b94:			; <UNDEFINED> instruction: 0x4630e75a
   30b98:	mcr	7, 0, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   30b9c:	stccs	6, cr4, [r0], {4}
   30ba0:	svcge	0x005df47f
   30ba4:	ldrdcc	pc, [r0], -r9
   30ba8:	stcls	7, cr14, [sl], {80}	; 0x50
   30bac:	b	fe26eafc <ftello64@plt+0xfe26af80>
   30bb0:	orrle	r4, pc, r4, lsl #5
   30bb4:	ldreq	r9, [sl], r8, lsl #22
   30bb8:	ldr	sp, [r4, ip, lsl #3]
   30bbc:			; <UNDEFINED> instruction: 0x4631463a
   30bc0:			; <UNDEFINED> instruction: 0xf7d22003
   30bc4:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   30bc8:	svcge	0x007ef43f
   30bcc:	blls	26a974 <ftello64@plt+0x266df8>
   30bd0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   30bd4:	svcmi	0x0080f5b3
   30bd8:			; <UNDEFINED> instruction: 0xf8d9d01b
   30bdc:			; <UNDEFINED> instruction: 0xf0433000
   30be0:			; <UNDEFINED> instruction: 0xf8c90308
   30be4:			; <UNDEFINED> instruction: 0xf1ba3000
   30be8:			; <UNDEFINED> instruction: 0xf47f0f00
   30bec:			; <UNDEFINED> instruction: 0xe7bcaf38
   30bf0:	ldrdcc	pc, [r0], -r9
   30bf4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   30bf8:	andcc	pc, r0, r9, asr #17
   30bfc:			; <UNDEFINED> instruction: 0xf1bae726
   30c00:	andle	r0, pc, r0, lsl #30
   30c04:	ldrdcc	pc, [r0], -r9
   30c08:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   30c0c:	andcc	pc, r0, r9, asr #17
   30c10:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
   30c14:	b	156eb64 <ftello64@plt+0x156afe8>
   30c18:	bicsle	r4, lr, r5, lsl #5
   30c1c:	ldreq	r9, [fp], r8, lsl #22
   30c20:			; <UNDEFINED> instruction: 0xe71cd1db
   30c24:			; <UNDEFINED> instruction: 0x4620491a
   30c28:			; <UNDEFINED> instruction: 0xf7ff4479
   30c2c:	hvclt	4021	; 0xfb5
   30c30:	ldrdcc	pc, [r0], -r9
   30c34:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   30c38:	andcc	pc, r0, r9, asr #17
   30c3c:			; <UNDEFINED> instruction: 0xf7d2e795
   30c40:			; <UNDEFINED> instruction: 0x463aeb12
   30c44:	andcs	r4, r3, r1, lsr r6
   30c48:	svc	0x001ef7d2
   30c4c:	adcle	r2, r6, r0, lsl #16
   30c50:	ldrdcc	pc, [r0], -r9
   30c54:	bcs	cad04 <ftello64@plt+0xc7188>
   30c58:			; <UNDEFINED> instruction: 0xf043bf14
   30c5c:			; <UNDEFINED> instruction: 0xf0430301
   30c60:			; <UNDEFINED> instruction: 0xf8c90340
   30c64:	str	r3, [r0, r0]
   30c68:	andeq	r4, r2, r0, asr #3
   30c6c:	andeq	r0, r0, r8, lsl #8
   30c70:	andeq	r3, r2, r0, ror #30
   30c74:	ldrdeq	r1, [r1], -sl
   30c78:	ldrdeq	r1, [r1], -r2
   30c7c:	andeq	r4, r2, lr, lsr r1
   30c80:	andeq	r1, r1, r0, asr r9
   30c84:	andeq	r5, r2, r0, ror #10
   30c88:	andeq	r1, r1, r2, asr #17
   30c8c:	andeq	ip, r0, r4, lsl #28
   30c90:	andeq	ip, r0, r0, ror #26
   30c94:	addlt	fp, r2, r0, lsl r5
   30c98:	bmi	403cd8 <ftello64@plt+0x40015c>
   30c9c:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
   30ca0:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   30ca4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   30ca8:			; <UNDEFINED> instruction: 0xf04f9301
   30cac:	mrslt	r0, (UNDEF: 120)
   30cb0:	blmi	2c34e4 <ftello64@plt+0x2bf968>
   30cb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30cb8:	blls	8ad28 <ftello64@plt+0x871ac>
   30cbc:	qaddle	r4, sl, r6
   30cc0:	ldclt	0, cr11, [r0, #-8]
   30cc4:			; <UNDEFINED> instruction: 0xf7ff4669
   30cc8:	rscvs	pc, r0, r9, lsl #29
   30ccc:			; <UNDEFINED> instruction: 0xf7d2e7f0
   30cd0:	svclt	0x0000eaca
   30cd4:	andeq	r5, r2, sl, lsr #7
   30cd8:	andeq	r3, r2, r0, lsl #30
   30cdc:	andeq	r0, r0, r8, lsl #8
   30ce0:	andeq	r3, r2, ip, ror #29
   30ce4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30ce8:	svclt	0x00004770
   30cec:	andeq	r1, r1, sl, lsl #14
   30cf0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30cf4:	svclt	0x00004770
   30cf8:	andeq	r1, r1, sl, lsl #14
   30cfc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30d00:	svclt	0x00004770
   30d04:	andeq	r1, r1, lr, lsl #14
   30d08:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30d0c:	svclt	0x00004770
   30d10:	andeq	r1, r1, r6, lsr #14
   30d14:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30d18:	svclt	0x00004770
   30d1c:	andeq	r0, r1, sl, ror #7
   30d20:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30d24:	svclt	0x00004770
   30d28:	andeq	r1, r1, r2, lsr #14
   30d2c:	addlt	fp, r2, r0, lsl r5
   30d30:	bmi	543d84 <ftello64@plt+0x540208>
   30d34:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   30d38:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   30d3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   30d40:			; <UNDEFINED> instruction: 0xf04f9301
   30d44:	mrslt	r0, (UNDEF: 120)
   30d48:	blmi	403590 <ftello64@plt+0x3ffa14>
   30d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30d50:	blls	8adc0 <ftello64@plt+0x87244>
   30d54:	tstle	r1, sl, asr r0
   30d58:	ldclt	0, cr11, [r0, #-8]
   30d5c:	smlalttlt	r6, r0, r0, r8
   30d60:	andcs	r4, r0, #180224	; 0x2c000
   30d64:			; <UNDEFINED> instruction: 0xf7fa4479
   30d68:	blmi	2f07ec <ftello64@plt+0x2ecc70>
   30d6c:	tstvs	r8, fp, ror r4
   30d70:	strbtmi	lr, [r9], -sl, ror #15
   30d74:	mrc2	7, 1, pc, cr2, cr15, {7}
   30d78:	ldrb	r6, [r1, r0, ror #1]!
   30d7c:	b	1ceeccc <ftello64@plt+0x1ceb150>
   30d80:	andeq	r5, r2, r2, lsl r3
   30d84:	andeq	r3, r2, r8, ror #28
   30d88:	andeq	r0, r0, r8, lsl #8
   30d8c:	andeq	r3, r2, r4, asr lr
   30d90:	strdeq	r1, [r1], -r4
   30d94:	ldrdeq	r5, [r2], -ip
   30d98:	cfstr32mi	mvfx11, [pc], {16}
   30d9c:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   30da0:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   30da4:			; <UNDEFINED> instruction: 0xf7d2b96b
   30da8:	asrvs	lr, r0, #29
   30dac:	blmi	3201f4 <ftello64@plt+0x31c678>
   30db0:	andmi	pc, sp, #64, 4
   30db4:	stmdami	fp, {r1, r3, r8, fp, lr}
   30db8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   30dbc:			; <UNDEFINED> instruction: 0xf7fe4478
   30dc0:	blmi	2b07e4 <ftello64@plt+0x2acc68>
   30dc4:	andmi	pc, lr, #64, 4
   30dc8:	stmdami	r9, {r3, r8, fp, lr}
   30dcc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   30dd0:			; <UNDEFINED> instruction: 0xf7fe4478
   30dd4:	svclt	0x0000fe7d
   30dd8:	andeq	r5, r2, ip, lsr #5
   30ddc:	andeq	r1, r1, r4, lsr r8
   30de0:	andeq	r1, r1, sl, lsr #13
   30de4:	andeq	r1, r1, r0, asr #13
   30de8:	andeq	r1, r1, r0, lsr #16
   30dec:	muleq	r1, r6, r6
   30df0:	andeq	r1, r1, r8, asr #13
   30df4:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
   30df8:	andcs	r4, r1, #162816	; 0x27c00
   30dfc:	cmpvs	sl, fp, ror r4
   30e00:	vadd.i8	d2, d0, d11
   30e04:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
   30e08:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
   30e0c:	eoreq	r0, sl, r6, lsr #32
   30e10:	subseq	r0, r0, sp, lsr r0
   30e14:	rsbseq	r0, r6, r3, rrx
   30e18:	addseq	r0, fp, r9, lsl #1
   30e1c:	sbceq	r0, r1, lr, lsr #1
   30e20:	blmi	fe5b0e58 <ftello64@plt+0xfe5ad2dc>
   30e24:	blvs	ff642018 <ftello64@plt+0xff63e49c>
   30e28:			; <UNDEFINED> instruction: 0xf0002800
   30e2c:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
   30e30:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   30e34:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   30e38:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   30e3c:	blcs	4264c <ftello64@plt+0x3ead0>
   30e40:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   30e44:	ldrmi	r4, [r8], -pc, lsl #19
   30e48:			; <UNDEFINED> instruction: 0xf7fb4479
   30e4c:	blmi	fe3ef108 <ftello64@plt+0xfe3eb58c>
   30e50:	bicsvs	r4, r8, fp, ror r4
   30e54:	pop	{r3, r8, sl, fp, ip, sp, pc}
   30e58:	andcs	r4, r0, r8
   30e5c:	blmi	fe32a1cc <ftello64@plt+0xfe326650>
   30e60:	bvs	642054 <ftello64@plt+0x63e4d8>
   30e64:	mvnle	r2, r0, lsl #16
   30e68:			; <UNDEFINED> instruction: 0x4602699b
   30e6c:			; <UNDEFINED> instruction: 0xf0002b00
   30e70:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
   30e74:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30e78:			; <UNDEFINED> instruction: 0xf896f7fb
   30e7c:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
   30e80:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
   30e84:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
   30e88:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
   30e8c:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   30e90:	blcs	426a0 <ftello64@plt+0x3eb24>
   30e94:	adchi	pc, r0, r0
   30e98:	ldrmi	r4, [r8], -r0, lsl #19
   30e9c:			; <UNDEFINED> instruction: 0xf7fb4479
   30ea0:	blmi	202f0b4 <ftello64@plt+0x202b538>
   30ea4:	subsvs	r4, r8, #2063597568	; 0x7b000000
   30ea8:	blmi	1fe02d0 <ftello64@plt+0x1fdc754>
   30eac:	bvs	fe6420a0 <ftello64@plt+0xfe63e524>
   30eb0:			; <UNDEFINED> instruction: 0xd1bc2800
   30eb4:			; <UNDEFINED> instruction: 0x4602699b
   30eb8:			; <UNDEFINED> instruction: 0xf0002b00
   30ebc:	ldmdbmi	sl!, {r1, r5, r7, pc}^
   30ec0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30ec4:			; <UNDEFINED> instruction: 0xf870f7fb
   30ec8:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
   30ecc:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
   30ed0:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   30ed4:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
   30ed8:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
   30edc:	blcs	426ec <ftello64@plt+0x3eb70>
   30ee0:	addshi	pc, sp, r0
   30ee4:			; <UNDEFINED> instruction: 0x46184973
   30ee8:			; <UNDEFINED> instruction: 0xf7fb4479
   30eec:	blmi	1cef068 <ftello64@plt+0x1ceb4ec>
   30ef0:	tstvs	r8, #2063597568	; 0x7b000000
   30ef4:	blmi	1ca031c <ftello64@plt+0x1c9c7a0>
   30ef8:	blvs	16420ec <ftello64@plt+0x163e570>
   30efc:	orrsle	r2, r6, r0, lsl #16
   30f00:			; <UNDEFINED> instruction: 0x4602699b
   30f04:			; <UNDEFINED> instruction: 0xf0002b00
   30f08:	stmdbmi	sp!, {r0, r1, r7, pc}^
   30f0c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30f10:			; <UNDEFINED> instruction: 0xf84af7fb
   30f14:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   30f18:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
   30f1c:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   30f20:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
   30f24:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
   30f28:	blcs	42738 <ftello64@plt+0x3ebbc>
   30f2c:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   30f30:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30f34:			; <UNDEFINED> instruction: 0xf838f7fb
   30f38:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   30f3c:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
   30f40:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
   30f44:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
   30f48:	svcge	0x0071f47f
   30f4c:			; <UNDEFINED> instruction: 0x4602699b
   30f50:	suble	r2, pc, r0, lsl #22
   30f54:	ldrmi	r4, [r8], -r0, ror #18
   30f58:			; <UNDEFINED> instruction: 0xf7fb4479
   30f5c:	blmi	182eff8 <ftello64@plt+0x182b47c>
   30f60:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
   30f64:	blmi	17e038c <ftello64@plt+0x17dc810>
   30f68:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
   30f6c:			; <UNDEFINED> instruction: 0xf47f2800
   30f70:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   30f74:	blcs	42784 <ftello64@plt+0x3ec08>
   30f78:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
   30f7c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30f80:			; <UNDEFINED> instruction: 0xf812f7fb
   30f84:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   30f88:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
   30f8c:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
   30f90:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
   30f94:	svcge	0x004bf47f
   30f98:			; <UNDEFINED> instruction: 0x4602699b
   30f9c:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
   30fa0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30fa4:			; <UNDEFINED> instruction: 0xf800f7fb
   30fa8:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
   30fac:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
   30fb0:			; <UNDEFINED> instruction: 0x4602699b
   30fb4:	suble	r2, r0, r0, lsl #22
   30fb8:	ldrmi	r4, [r8], -pc, asr #18
   30fbc:			; <UNDEFINED> instruction: 0xf7fa4479
   30fc0:	blmi	13f0f94 <ftello64@plt+0x13ed418>
   30fc4:	bicsvs	r4, r8, #2063597568	; 0x7b000000
   30fc8:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
   30fcc:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
   30fd0:			; <UNDEFINED> instruction: 0xf7fa4478
   30fd4:	strb	pc, [r7, r9, ror #31]!	; <UNPREDICTABLE>
   30fd8:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
   30fdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30fe0:			; <UNDEFINED> instruction: 0xffe2f7fa
   30fe4:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   30fe8:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
   30fec:			; <UNDEFINED> instruction: 0xf7fa4478
   30ff0:			; <UNDEFINED> instruction: 0xe7c7ffdb
   30ff4:	stmdami	r9, {r3, r6, r8, fp, lr}^
   30ff8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30ffc:			; <UNDEFINED> instruction: 0xffd4f7fa
   31000:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   31004:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
   31008:			; <UNDEFINED> instruction: 0xf7fa4478
   3100c:	ldrb	pc, [fp, -sp, asr #31]	; <UNPREDICTABLE>
   31010:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   31014:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   31018:			; <UNDEFINED> instruction: 0xffc6f7fa
   3101c:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   31020:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
   31024:			; <UNDEFINED> instruction: 0xf7fa4478
   31028:			; <UNDEFINED> instruction: 0xe760ffbf
   3102c:	stmdami	r3, {r1, r6, r8, fp, lr}^
   31030:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   31034:			; <UNDEFINED> instruction: 0xffb8f7fa
   31038:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   3103c:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
   31040:			; <UNDEFINED> instruction: 0xf7fa4478
   31044:			; <UNDEFINED> instruction: 0xe7bcffb1
   31048:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   3104c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   31050:			; <UNDEFINED> instruction: 0xffaaf7fa
   31054:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
   31058:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
   3105c:			; <UNDEFINED> instruction: 0xf7fa4478
   31060:	ldrbt	pc, [r4], r3, lsr #31	; <UNPREDICTABLE>
   31064:	vpmin.s8	d20, d0, d28
   31068:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
   3106c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   31070:			; <UNDEFINED> instruction: 0xf7fe3214
   31074:	svclt	0x0000fd1d
   31078:	andeq	r5, r2, ip, asr #4
   3107c:	andeq	r5, r2, r4, lsr #4
   31080:	andeq	r5, r2, r6, lsl r2
   31084:	andeq	r1, r1, r8, ror #12
   31088:	strdeq	r5, [r2], -r8
   3108c:	andeq	r5, r2, r8, ror #3
   31090:	andeq	r1, r1, sl, asr r6
   31094:	andeq	r5, r2, sl, asr #3
   31098:	andeq	r5, r2, r2, asr #3
   3109c:	andeq	r1, r1, r4, asr #12
   310a0:	andeq	r5, r2, r4, lsr #3
   310a4:	muleq	r2, ip, r1
   310a8:	andeq	r1, r1, r2, lsr r6
   310ac:	andeq	r5, r2, lr, ror r1
   310b0:	andeq	r5, r2, r6, ror r1
   310b4:	andeq	r1, r1, r0, asr r6
   310b8:	andeq	r5, r2, r8, asr r1
   310bc:	andeq	r5, r2, r0, asr r1
   310c0:	andeq	r1, r1, sl, asr r6
   310c4:	andeq	r5, r2, r2, lsr r1
   310c8:	andeq	r5, r2, sl, lsr #2
   310cc:	andeq	r1, r1, sl, asr #12
   310d0:	andeq	r5, r2, lr, lsl #2
   310d4:	andeq	r5, r2, r6, lsl #2
   310d8:	andeq	r1, r1, ip, lsr r6
   310dc:	andeq	r5, r2, r8, ror #1
   310e0:	andeq	r5, r2, r0, ror #1
   310e4:	andeq	r1, r1, r6, asr #12
   310e8:	andeq	r5, r2, r2, asr #1
   310ec:	strheq	r5, [r2], -sl
   310f0:	andeq	r1, r1, lr, ror r5
   310f4:	muleq	r2, lr, r0
   310f8:	andeq	r1, r1, ip, asr #11
   310fc:	andeq	r5, r2, r4, lsl #1
   31100:	andeq	r1, r1, sl, asr r5
   31104:	andeq	r1, r1, ip, lsr #8
   31108:	andeq	r1, r1, ip, lsl #10
   3110c:	andeq	r1, r1, r2, asr #7
   31110:	andeq	r1, r1, sl, ror #11
   31114:			; <UNDEFINED> instruction: 0x000113b4
   31118:			; <UNDEFINED> instruction: 0x000115b8
   3111c:	andeq	r1, r1, r6, lsr #7
   31120:	andeq	r1, r1, r6, lsl #10
   31124:	strdeq	r1, [r1], -r4
   31128:	andeq	r1, r1, r0, ror #10
   3112c:	andeq	r1, r1, sl, lsl #7
   31130:	andeq	r1, r1, r2, lsr r5
   31134:	ldrdeq	r1, [r1], -r8
   31138:	andeq	r1, r1, r0, asr r5
   3113c:	andeq	r1, r1, lr, ror #6
   31140:	andeq	r1, r1, lr, asr #10
   31144:	andeq	r1, r1, r0, ror #6
   31148:	andeq	r1, r1, r8, lsl #9
   3114c:	andeq	r1, r1, lr, lsr #7
   31150:	andeq	r1, r1, sl, ror #8
   31154:	andeq	r1, r1, r4, asr #6
   31158:	andeq	r1, r1, r0, lsl #11
   3115c:	strdeq	r1, [r1], -r6
   31160:			; <UNDEFINED> instruction: 0xf7ff2001
   31164:	svclt	0x0000bb57
   31168:	mcrne	4, 2, fp, cr12, cr0, {0}
   3116c:	msrne	SPSR_fsc, #64, 4
   31170:	bl	ff13b580 <ftello64@plt+0xff137a04>
   31174:	svclt	0x00c41444
   31178:	tstcc	r7, r9, lsl #1
   3117c:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
   31180:			; <UNDEFINED> instruction: 0xf100bfd8
   31184:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
   31188:	vmov.i32	d21, #6225920	; 0x005f0000
   3118c:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
   31190:			; <UNDEFINED> instruction: 0xf64cbfc4
   31194:			; <UNDEFINED> instruction: 0xf6cc43cd
   31198:			; <UNDEFINED> instruction: 0xf50243cc
   3119c:	blx	fe135cee <ftello64@plt+0xfe132172>
   311a0:			; <UNDEFINED> instruction: 0xf502c400
   311a4:	svclt	0x00c87239
   311a8:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
   311ac:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
   311b0:	bl	fe8e10d8 <ftello64@plt+0xfe8dd55c>
   311b4:			; <UNDEFINED> instruction: 0x17c102d1
   311b8:	cmnne	r4, r1, asr #23
   311bc:	eoreq	lr, r0, r0, lsr sl
   311c0:	ldrmi	fp, [r8], -r8, lsr #30
   311c4:			; <UNDEFINED> instruction: 0xf85d3101
   311c8:	addne	r4, r3, r4, lsl #22
   311cc:	cmpeq	r1, r1, lsl #22
   311d0:	b	c784f8 <ftello64@plt+0xc7497c>
   311d4:	svclt	0x00280121
   311d8:	bl	fe9029e4 <ftello64@plt+0xfe8fee68>
   311dc:	ldrmi	r0, [r0], #-161	; 0xffffff5f
   311e0:	svclt	0x00004770
   311e4:	svcmi	0x00f0e92d
   311e8:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
   311ec:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
   311f0:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
   311f4:	strcc	pc, [pc], -fp, asr #5
   311f8:	addlt	r4, r5, r5, lsl #12
   311fc:	strmi	pc, [r9, -r5, asr #12]!
   31200:	streq	pc, [r4], #-2982	; 0xfffff45a
   31204:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   31208:	strtmi	pc, [r8], -r5, asr #12
   3120c:	strcs	pc, [pc, ip, asr #5]
   31210:	strcs	pc, [pc], r0, asr #5
   31214:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
   31218:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
   3121c:	andne	lr, r1, #3358720	; 0x334000
   31220:	beq	955e34 <ftello64@plt+0x9522b8>
   31224:	strcc	lr, [r1], #-0
   31228:	strtmi	r2, [r0], -r1, lsl #4
   3122c:			; <UNDEFINED> instruction: 0xf7ff4611
   31230:	blx	2310a6 <ftello64@plt+0x22d52a>
   31234:			; <UNDEFINED> instruction: 0xf004f304
   31238:	bl	fedb1a4c <ftello64@plt+0xfedaded0>
   3123c:	bl	fe975110 <ftello64@plt+0xfe971594>
   31240:	movwle	r0, #20480	; 0x5000
   31244:	svcne	0x0033ebb9
   31248:	vrecps.f32	d27, d0, d24
   3124c:	movwle	r1, #17261	; 0x436d
   31250:	svclt	0x000c2a00
   31254:			; <UNDEFINED> instruction: 0x73b7f44f
   31258:	addsmi	r4, r8, #70254592	; 0x4300000
   3125c:			; <UNDEFINED> instruction: 0xf640dce3
   31260:	vmlal.s<illegal width 8>	q8, d8, d3[0]
   31264:	strbne	r4, [r3, r1, lsr #4]
   31268:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   3126c:	andne	pc, r0, #133120	; 0x20800
   31270:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
   31274:	bl	ff1022bc <ftello64@plt+0xff0fe740>
   31278:	movwcc	r1, #4896	; 0x1320
   3127c:	strcs	pc, [r4], -r9, lsr #23
   31280:	bleq	ad694 <ftello64@plt+0xa9b18>
   31284:			; <UNDEFINED> instruction: 0xf0042364
   31288:	ldmdbeq	r7!, {r0, r1, fp}^
   3128c:	blx	f3a6e <ftello64@plt+0xefef2>
   31290:	vst1.8	{d20}, [pc :64], r7
   31294:	blx	10e1be <ftello64@plt+0x10a642>
   31298:			; <UNDEFINED> instruction: 0xf10b4616
   3129c:	andcs	r3, r1, #1044480	; 0xff000
   312a0:	ldrbmi	r4, [r1], -r0, lsr #12
   312a4:			; <UNDEFINED> instruction: 0xff60f7ff
   312a8:	mvnscc	pc, #-2147483646	; 0x80000002
   312ac:	blcs	2f7b54 <ftello64@plt+0x2f3fd8>
   312b0:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   312b4:	blmi	1ed2c8 <ftello64@plt+0x1e974c>
   312b8:	svceq	0x00060f06
   312bc:	streq	r0, [pc], -r6, lsl #12
   312c0:	andscs	r0, pc, #15728640	; 0xf00000
   312c4:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
   312c8:	svceq	0x000df1bb
   312cc:			; <UNDEFINED> instruction: 0xf10bd050
   312d0:	strb	r0, [r2, r1, lsl #22]!
   312d4:	addsmi	r2, r0, #-536870911	; 0xe0000001
   312d8:	strdcc	sp, [r1], -r6
   312dc:	lfmle	f4, 4, [pc, #-576]!	; 310a4 <ftello64@plt+0x2d528>
   312e0:	svceq	0x000df1bb
   312e4:	svclt	0x000146da
   312e8:	beq	ad42c <ftello64@plt+0xa98b0>
   312ec:	ldrbmi	r4, [r0], -r2, lsr #12
   312f0:	cmple	r2, r4, asr r4
   312f4:	ldrpl	pc, [pc], -r8, asr #4
   312f8:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
   312fc:	blx	fe1d7f0a <ftello64@plt+0xfe1d438e>
   31300:	andsvs	r1, ip, r2, lsl #14
   31304:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   31308:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
   3130c:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
   31310:	andge	pc, r0, r1, asr #17
   31314:	cmnne	r7, #199680	; 0x30c00
   31318:	movwcc	r9, #7427	; 0x1d03
   3131c:	b	cb8668 <ftello64@plt+0xcb4aec>
   31320:	svclt	0x00280222
   31324:	bl	102b54 <ftello64@plt+0xfefd8>
   31328:	eorvs	r0, r8, r3, asr #6
   3132c:			; <UNDEFINED> instruction: 0xf5a41cd9
   31330:	b	cf5680 <ftello64@plt+0xcf1b04>
   31334:	svclt	0x00280323
   31338:	addsne	r4, r2, fp, lsl #12
   3133c:	eorsvc	pc, r9, r0, lsr #11
   31340:			; <UNDEFINED> instruction: 0x03a3eba2
   31344:	andlt	r1, r5, r0, asr #21
   31348:	svchi	0x00f0e8bd
   3134c:	cmplt	lr, r7, asr r9
   31350:	addsmi	r2, r0, #28, 4	; 0xc0000001
   31354:			; <UNDEFINED> instruction: 0x3001dcbb
   31358:	sfmle	f4, 4, [ip], {144}	; 0x90
   3135c:	beq	ed4a0 <ftello64@plt+0xe9924>
   31360:	strb	r1, [r7, r2, ror #28]
   31364:	svceq	0x0000f1b8
   31368:	andscs	fp, sp, #12, 30	; 0x30
   3136c:			; <UNDEFINED> instruction: 0xe7f0221c
   31370:	movwcs	r3, #5121	; 0x1401
   31374:			; <UNDEFINED> instruction: 0xf04fe782
   31378:	vmulne.f32	s1, s4, s6
   3137c:	ldr	r2, [r9, r1]!
   31380:	vpmax.s8	d20, d0, d3
   31384:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
   31388:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3138c:	blx	fe46f38e <ftello64@plt+0xfe46b812>
   31390:	andeq	r1, r1, r0, ror #7
   31394:	andeq	r1, r1, sl, lsl #5
   31398:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   3139c:			; <UNDEFINED> instruction: 0xf8104602
   313a0:	blcc	c3ffac <ftello64@plt+0xc3c430>
   313a4:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
   313a8:	mvnsle	r4, r8, lsl #5
   313ac:	blcs	154f3c0 <ftello64@plt+0x154b844>
   313b0:	ldrlt	sp, [r0, #-290]	; 0xfffffede
   313b4:			; <UNDEFINED> instruction: 0xf1021c93
   313b8:	ldrmi	r0, [r8], -r8, lsl #8
   313bc:	stmdavc	r1, {r0, r8, r9, ip, sp}
   313c0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   313c4:	addsmi	sp, ip, #28, 16	; 0x1c0000
   313c8:	bvc	565bac <ftello64@plt+0x562030>
   313cc:	svclt	0x00082c5a
   313d0:	orrslt	r7, ip, r4, lsl #17
   313d4:	strle	r0, [r6], #-1570	; 0xfffff9de
   313d8:	ldm	sl!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   313dc:			; <UNDEFINED> instruction: 0xf8336803
   313e0:	ldreq	r3, [fp], #20
   313e4:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
   313e8:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
   313ec:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   313f0:			; <UNDEFINED> instruction: 0xf0842400
   313f4:	ldclt	0, cr0, [r0, #-4]
   313f8:	ldrbmi	r2, [r0, -r0]!
   313fc:	ldclt	0, cr2, [r0, #-4]
   31400:	ldclt	0, cr2, [r0, #-0]
   31404:			; <UNDEFINED> instruction: 0xf8101d02
   31408:	blcc	c40014 <ftello64@plt+0xc3c498>
   3140c:	vqdmulh.s<illegal width 8>	d2, d0, d9
   31410:	addsmi	r8, r0, #131	; 0x83
   31414:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   31418:	cmnle	sp, sp, lsr #22
   3141c:	blcc	c4f530 <ftello64@plt+0xc4b9b4>
   31420:	bcs	29df90 <ftello64@plt+0x29a414>
   31424:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
   31428:	bcc	c4f638 <ftello64@plt+0xc4babc>
   3142c:	sfmcs	f3, 1, [r9], {212}	; 0xd4
   31430:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
   31434:	cmnle	r1, sp, lsr #24
   31438:	blx	13a46a <ftello64@plt+0x1368ee>
   3143c:	blcc	7a050 <ftello64@plt+0x764d4>
   31440:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
   31444:	blcc	c4f858 <ftello64@plt+0xc4bcdc>
   31448:	bcs	29dfb8 <ftello64@plt+0x29a43c>
   3144c:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
   31450:	sbcslt	r3, r5, #48, 20	; 0x30000
   31454:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
   31458:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   3145c:	blcs	7c0068 <ftello64@plt+0x7bc4ec>
   31460:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
   31464:	msreq	CPSR_fs, #-2147483608	; 0x80000028
   31468:			; <UNDEFINED> instruction: 0xf383fab3
   3146c:	bcs	339e0 <ftello64@plt+0x2fe64>
   31470:	movwcs	fp, #7944	; 0x1f08
   31474:	cmple	r4, r0, lsl #22
   31478:	svclt	0x00182a20
   3147c:	cmple	sp, r9, lsl #20
   31480:	cmple	lr, r0, lsl #18
   31484:	blcs	28fb98 <ftello64@plt+0x28c01c>
   31488:	blcs	8610f0 <ftello64@plt+0x85d574>
   3148c:	blcc	c655b8 <ftello64@plt+0xc61a3c>
   31490:	bcs	29e000 <ftello64@plt+0x29a484>
   31494:	bvc	e75a4 <ftello64@plt+0xe3a28>
   31498:	sbcslt	r3, r4, #48, 20	; 0x30000
   3149c:	ldmdale	sp!, {r0, r3, sl, fp, sp}
   314a0:	blx	13a4d2 <ftello64@plt+0x136956>
   314a4:	blcs	5fa0b8 <ftello64@plt+0x5f653c>
   314a8:	bvc	1128590 <ftello64@plt+0x1124a14>
   314ac:	eorsle	r2, r8, r0, lsl #22
   314b0:	eorsle	r2, r6, ip, lsr #22
   314b4:	teqle	r1, sl, lsr fp
   314b8:	blcc	c4fecc <ftello64@plt+0xc4c350>
   314bc:	bcs	29e02c <ftello64@plt+0x29a4b0>
   314c0:	bvc	ff0e7578 <ftello64@plt+0xff0e39fc>
   314c4:	sbcslt	r3, r1, #48, 20	; 0x30000
   314c8:	stmdale	r7!, {r0, r3, r8, fp, sp}
   314cc:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   314d0:			; <UNDEFINED> instruction: 0xdc232b3b
   314d4:			; <UNDEFINED> instruction: 0xb3227b02
   314d8:	msreq	CPSR_fs, r2, lsr #3
   314dc:	cmpmi	fp, fp, asr #4
   314e0:	bcs	edfcd4 <ftello64@plt+0xedc158>
   314e4:	blvc	10e5954 <ftello64@plt+0x10e1dd8>
   314e8:	sbcslt	r3, r1, #48, 20	; 0x30000
   314ec:	ldmdale	r5, {r0, r3, r8, fp, sp}
   314f0:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
   314f4:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
   314f8:	blx	167542 <ftello64@plt+0x1639c6>
   314fc:	bcs	f35d0c <ftello64@plt+0xf32190>
   31500:	blvc	ff068538 <ftello64@plt+0xff0649bc>
   31504:	svceq	0x00dff010
   31508:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
   3150c:			; <UNDEFINED> instruction: 0xf1a0d009
   31510:	subsmi	r0, r8, #603979776	; 0x24000000
   31514:	and	r4, r2, r8, asr r1
   31518:	ldrbmi	r2, [r0, -r0]!
   3151c:	ldclt	0, cr2, [r0], #-0
   31520:	andcs	r4, r1, r0, ror r7
   31524:	svclt	0x0000e7fb
   31528:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   3152c:	andcc	r4, r1, r2, lsl #12
   31530:	blcc	c4f584 <ftello64@plt+0xc4ba08>
   31534:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   31538:	mvnsle	r4, r8, lsl #5
   3153c:	blcs	154f550 <ftello64@plt+0x154b9d4>
   31540:	andcc	sp, r7, #-2147483646	; 0x80000002
   31544:			; <UNDEFINED> instruction: 0xf8114601
   31548:	blcc	c41154 <ftello64@plt+0xc3d5d8>
   3154c:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
   31550:	mvnsle	r4, sl, lsl #5
   31554:	ldrbmi	r2, [r0, -r0]!
   31558:	ldrbmi	r2, [r0, -r1, lsr #1]!
   3155c:	andcs	fp, r0, r8, lsl #10
   31560:	mrc	7, 1, APSR_nzcv, cr0, cr1, {6}
   31564:	andle	r1, sp, r3, asr #24
   31568:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   3156c:	cmplt	r3, r3, lsl r8
   31570:	blcs	8b6c0 <ftello64@plt+0x87b44>
   31574:	ldrmi	fp, [r0], -r8, lsl #30
   31578:	blcs	e558c <ftello64@plt+0xe1a10>
   3157c:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
   31580:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
   31584:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   31588:			; <UNDEFINED> instruction: 0xf950f7fe
   3158c:	andeq	r4, r2, r6, lsr #22
   31590:	andeq	r1, r1, r6, lsr #1
   31594:	ldcllt	7, cr15, [lr], #836	; 0x344
   31598:	blmi	743e0c <ftello64@plt+0x740290>
   3159c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   315a0:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
   315a4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   315a8:			; <UNDEFINED> instruction: 0xf04f9313
   315ac:			; <UNDEFINED> instruction: 0xf7ff0300
   315b0:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   315b4:	stmdage	r7, {r0, r1, r9, sl, lr}
   315b8:			; <UNDEFINED> instruction: 0xf7d19307
   315bc:	strmi	lr, [r4], -lr, ror #25
   315c0:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
   315c4:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
   315c8:	bmi	479a10 <ftello64@plt+0x475e94>
   315cc:	vmax.s8	d9, d3, d4
   315d0:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   315d4:	strls	r4, [r3, #-1146]	; 0xfffffb86
   315d8:	strls	r6, [r2, #-2213]	; 0xfffff75b
   315dc:	strls	r6, [r1, #-2277]	; 0xfffff71b
   315e0:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   315e4:			; <UNDEFINED> instruction: 0xf7d29400
   315e8:	bmi	2eba48 <ftello64@plt+0x2e7ecc>
   315ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   315f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   315f4:	subsmi	r9, sl, r3, lsl fp
   315f8:	andslt	sp, r4, r3, lsl #2
   315fc:	eorvc	fp, r8, r0, ror sp
   31600:			; <UNDEFINED> instruction: 0xf7d1e7f3
   31604:	svclt	0x0000ee30
   31608:	andeq	r3, r2, r4, lsl #12
   3160c:	andeq	r0, r0, r8, lsl #8
   31610:	andeq	r1, r1, r8, rrx
   31614:			; <UNDEFINED> instruction: 0x000235b2
   31618:			; <UNDEFINED> instruction: 0x4604b538
   3161c:	strmi	r2, [sp], -r0
   31620:	ldcl	7, cr15, [r0, #836]	; 0x344
   31624:	svclt	0x001842a0
   31628:	svccc	0x00fff1b4
   3162c:	blmi	3e5a48 <ftello64@plt+0x3e1ecc>
   31630:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   31634:	andcs	lr, r0, #3194880	; 0x30c000
   31638:			; <UNDEFINED> instruction: 0xb12dbd38
   3163c:	andcs	r4, r1, #11264	; 0x2c00
   31640:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   31644:	cfldrslt	mvf2, [r8, #-0]
   31648:	ble	1c20d0 <ftello64@plt+0x1be554>
   3164c:	bne	944274 <ftello64@plt+0x9406f8>
   31650:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   31654:	strcs	lr, [r0], #-2499	; 0xfffff63d
   31658:	blmi	1e0b40 <ftello64@plt+0x1dcfc4>
   3165c:	andcs	r1, r3, #4, 22	; 0x1000
   31660:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   31664:	cfldrslt	mvf2, [r8, #-0]
   31668:	andeq	r4, r2, lr, asr sl
   3166c:	andeq	r4, r2, r0, asr sl
   31670:	andeq	r4, r2, lr, lsr sl
   31674:	andeq	r4, r2, r0, lsr sl
   31678:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   3167c:			; <UNDEFINED> instruction: 0x47706818
   31680:	andeq	r4, r2, r6, lsl sl
   31684:	svclt	0x006af7ff
   31688:	blmi	e83f70 <ftello64@plt+0xe803f4>
   3168c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   31690:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   31694:	ldmdavs	fp, {r2, r9, sl, lr}
   31698:			; <UNDEFINED> instruction: 0xf04f930b
   3169c:			; <UNDEFINED> instruction: 0xf7d10300
   316a0:	stmdacs	sl, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   316a4:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
   316a8:	andle	r2, sl, sp, lsr #22
   316ac:	bmi	c796b4 <ftello64@plt+0xc75b38>
   316b0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   316b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   316b8:	subsmi	r9, sl, fp, lsl #22
   316bc:	andlt	sp, ip, r4, asr r1
   316c0:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   316c4:	mvnsle	r2, sp, lsr #22
   316c8:	stclne	14, cr1, [r1], #392	; 0x188
   316cc:	svccc	0x0001f812
   316d0:	blcs	280398 <ftello64@plt+0x27c81c>
   316d4:	addmi	sp, sl, #15335424	; 0xea0000
   316d8:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   316dc:	blcs	2803a4 <ftello64@plt+0x27c828>
   316e0:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
   316e4:	blcs	2803ac <ftello64@plt+0x27c830>
   316e8:	bvc	927a70 <ftello64@plt+0x923ef4>
   316ec:	blcs	2803b4 <ftello64@plt+0x27c838>
   316f0:	bvc	1927a68 <ftello64@plt+0x1923eec>
   316f4:	blcs	2803bc <ftello64@plt+0x27c840>
   316f8:	andcs	sp, sl, #216, 16	; 0xd80000
   316fc:	strtmi	r2, [r0], -r0, lsl #2
   31700:	ldc	7, cr15, [sl], {209}	; 0xd1
   31704:	tstcs	r0, sl, lsl #4
   31708:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
   3170c:	ldc	7, cr15, [r4], {209}	; 0xd1
   31710:	andcs	r2, sl, #0, 2
   31714:			; <UNDEFINED> instruction: 0xf1044603
   31718:	ldrmi	r0, [ip], -r8
   3171c:	stc	7, cr15, [ip], {209}	; 0xd1
   31720:			; <UNDEFINED> instruction: 0x71b1f240
   31724:			; <UNDEFINED> instruction: 0xf104428d
   31728:	svclt	0x00cc34ff
   3172c:	mrscs	r2, (UNDEF: 17)
   31730:	svclt	0x00882c0b
   31734:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   31738:	stmdbcs	r0, {r1, r2, r9, sl, lr}
   3173c:	mcrne	1, 2, sp, cr3, cr6, {5}
   31740:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
   31744:	eorcs	r4, ip, #112197632	; 0x6b00000
   31748:			; <UNDEFINED> instruction: 0xf2a54618
   3174c:			; <UNDEFINED> instruction: 0xf7d1756c
   31750:			; <UNDEFINED> instruction: 0xf04fefc8
   31754:			; <UNDEFINED> instruction: 0x960333ff
   31758:	strls	r9, [r5, #-776]	; 0xfffffcf8
   3175c:			; <UNDEFINED> instruction: 0xf7d19404
   31760:	mcrrne	12, 10, lr, r3, cr2
   31764:	str	sp, [r1, r3, lsr #3]!
   31768:	ldcl	7, cr15, [ip, #-836]!	; 0xfffffcbc
   3176c:	andeq	r3, r2, r4, lsl r5
   31770:	andeq	r0, r0, r8, lsl #8
   31774:	andeq	r3, r2, lr, ror #9
   31778:	tstlt	r3, r3, lsl #16
   3177c:	ldrmi	lr, [r8], -ip, lsl #12
   31780:	svclt	0x00004770
   31784:	tstlt	r3, r3, lsl #16
   31788:			; <UNDEFINED> instruction: 0x4618e63c
   3178c:	svclt	0x00004770
   31790:	blmi	11c40ac <ftello64@plt+0x11c0530>
   31794:	push	{r1, r3, r4, r5, r6, sl, lr}
   31798:	strdlt	r4, [r6], r0
   3179c:	stcge	8, cr5, [r1], {211}	; 0xd3
   317a0:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   317a4:			; <UNDEFINED> instruction: 0xf04f9305
   317a8:	mrslt	r0, LR_irq
   317ac:	strcs	r4, [r0, -r4, lsl #12]
   317b0:			; <UNDEFINED> instruction: 0xf8987027
   317b4:	strtmi	r5, [r8], -r0
   317b8:			; <UNDEFINED> instruction: 0x4640b155
   317bc:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   317c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   317c4:			; <UNDEFINED> instruction: 0x4601d15c
   317c8:			; <UNDEFINED> instruction: 0xf7ff4640
   317cc:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   317d0:	blmi	dc40b4 <ftello64@plt+0xdc0538>
   317d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   317d8:	blls	18b848 <ftello64@plt+0x187ccc>
   317dc:	qdsuble	r4, sl, r1
   317e0:	pop	{r1, r2, ip, sp, pc}
   317e4:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
   317e8:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
   317ec:	mulcs	r1, r8, r8
   317f0:	rsbvc	r2, r2, r4, asr r1
   317f4:	mulcs	r2, r8, r8
   317f8:			; <UNDEFINED> instruction: 0xf89870a2
   317fc:	rscvc	r2, r2, r3
   31800:	mulcs	r5, r8, r8
   31804:			; <UNDEFINED> instruction: 0xf8987122
   31808:	cmnvc	r2, r6
   3180c:	mulcs	r8, r8, r8
   31810:			; <UNDEFINED> instruction: 0xf89871a2
   31814:	mvnvc	r2, #9
   31818:	mvnvc	r7, r1, lsr #4
   3181c:	andcc	pc, r9, r4, asr #17
   31820:	andcc	pc, sp, r4, lsr #17
   31824:	mulcc	sl, r8, r8
   31828:	svclt	0x00182b20
   3182c:	svclt	0x00182b09
   31830:	bicle	r2, sp, sl
   31834:	mulcc	fp, r8, r8
   31838:	svclt	0x00182b09
   3183c:	svclt	0x00082b20
   31840:	sbcle	r2, r5, fp
   31844:			; <UNDEFINED> instruction: 0xf8987263
   31848:	adcvc	r3, r3, #12
   3184c:	mulcc	sp, r8, r8
   31850:	svclt	0x00182b3a
   31854:			; <UNDEFINED> instruction: 0xd1bb200d
   31858:	mulcc	lr, r8, r8
   3185c:			; <UNDEFINED> instruction: 0xf89872e3
   31860:			; <UNDEFINED> instruction: 0x7323300f
   31864:	mulscc	r0, r8, r8
   31868:	svclt	0x00052b3a
   3186c:	mulscc	r1, r8, r8
   31870:	andscs	r2, r0, r3, lsl r0
   31874:	svclt	0x00047363
   31878:	mulscc	r2, r8, r8
   3187c:	str	r7, [r7, r3, lsr #7]!
   31880:	ldrdcs	pc, [r4], -r8
   31884:			; <UNDEFINED> instruction: 0xf8d8200f
   31888:			; <UNDEFINED> instruction: 0xf8d83008
   3188c:	rsbvs	r1, r2, r0
   31890:	eorvs	r6, r1, r3, lsr #1
   31894:			; <UNDEFINED> instruction: 0x200cf8b8
   31898:	mulcc	lr, r8, r8
   3189c:			; <UNDEFINED> instruction: 0x81a273e7
   318a0:	ldr	r7, [r5, r3, lsr #7]
   318a4:	ldcl	7, cr15, [lr], {209}	; 0xd1
   318a8:	andeq	r3, r2, ip, lsl #8
   318ac:	andeq	r0, r0, r8, lsl #8
   318b0:	andeq	r3, r2, ip, asr #7
   318b4:	blmi	11441c8 <ftello64@plt+0x114064c>
   318b8:	push	{r1, r3, r4, r5, r6, sl, lr}
   318bc:	strdlt	r4, [sp], r0
   318c0:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
   318c4:	movwls	r6, #47131	; 0xb81b
   318c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   318cc:	rsbsle	r2, r3, r0, lsl #26
   318d0:			; <UNDEFINED> instruction: 0xf7ff4604
   318d4:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   318d8:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   318dc:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
   318e0:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
   318e4:	blcc	c3f9ac <ftello64@plt+0xc3be30>
   318e8:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
   318ec:	blx	1cfe92 <ftello64@plt+0x1cc316>
   318f0:	bcc	c32d0c <ftello64@plt+0xc2f190>
   318f4:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   318f8:	blx	1b9e92 <ftello64@plt+0x1b6316>
   318fc:			; <UNDEFINED> instruction: 0xf8947202
   31900:			; <UNDEFINED> instruction: 0xf8949006
   31904:	vhadd.s8	d28, d0, d7
   31908:			; <UNDEFINED> instruction: 0xf1a970b1
   3190c:			; <UNDEFINED> instruction: 0xf8940930
   31910:	blx	9193e <ftello64@plt+0x8ddc2>
   31914:			; <UNDEFINED> instruction: 0xf1ac3505
   31918:	bvc	fe8725e0 <ftello64@plt+0xfe86ea64>
   3191c:	ldreq	pc, [r1, -r2, lsr #3]!
   31920:	mul	fp, r4, r8
   31924:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   31928:	blvc	8c2344 <ftello64@plt+0x8be7c8>
   3192c:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   31930:	blvc	fe9506c4 <ftello64@plt+0xfe94cb48>
   31934:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
   31938:	rndeqdp	f7, #0.5
   3193c:	eorseq	pc, r0, #-2147483608	; 0x80000028
   31940:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   31944:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
   31948:	andcs	fp, r0, ip, asr #31
   3194c:	svccs	0x000b2001
   31950:			; <UNDEFINED> instruction: 0xf040bf88
   31954:	blx	1b1962 <ftello64@plt+0x1adde6>
   31958:	blx	1b5d82 <ftello64@plt+0x1b2206>
   3195c:	blx	1ba19e <ftello64@plt+0x1b6622>
   31960:	bllt	1242574 <ftello64@plt+0x123e9f8>
   31964:	rscscc	pc, pc, r9, lsl #2
   31968:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
   3196c:			; <UNDEFINED> instruction: 0xdc232917
   31970:	svclt	0x00d82b3d
   31974:	svclt	0x00cc2a3b
   31978:	strcs	r2, [r0], #-1025	; 0xfffffbff
   3197c:			; <UNDEFINED> instruction: 0x4668dc1c
   31980:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
   31984:	strls	r9, [r5, #-1030]	; 0xfffffbfa
   31988:	ldrbcc	pc, [pc, #79]!	; 319df <ftello64@plt+0x2de63>	; <UNPREDICTABLE>
   3198c:	stmib	sp, {r8, r9, ip, pc}^
   31990:	stmib	sp, {r0, r8, sp}^
   31994:	strls	r9, [r7], #-1795	; 0xfffff8fd
   31998:	strmi	lr, [r9], #-2509	; 0xfffff633
   3199c:			; <UNDEFINED> instruction: 0xf7d19508
   319a0:	bmi	2ed8f8 <ftello64@plt+0x2e9d7c>
   319a4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   319a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   319ac:	subsmi	r9, sl, fp, lsl #22
   319b0:	andlt	sp, sp, r5, lsl #2
   319b4:	mvnshi	lr, #12386304	; 0xbd0000
   319b8:	rscscc	pc, pc, pc, asr #32
   319bc:			; <UNDEFINED> instruction: 0xf7d1e7f1
   319c0:	svclt	0x0000ec52
   319c4:	andeq	r3, r2, r8, ror #5
   319c8:	andeq	r0, r0, r8, lsl #8
   319cc:	strdeq	r3, [r2], -sl
   319d0:	blmi	704240 <ftello64@plt+0x7006c4>
   319d4:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   319d8:			; <UNDEFINED> instruction: 0x4605b095
   319dc:	tstcc	r1, r7, lsl #2
   319e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   319e4:			; <UNDEFINED> instruction: 0xf04f9313
   319e8:	svclt	0x00040300
   319ec:	andvc	r2, r3, r0, lsl #6
   319f0:	stmdbge	r8, {r3, r4, ip, lr, pc}
   319f4:			; <UNDEFINED> instruction: 0xf7d1a807
   319f8:	bmi	4ec540 <ftello64@plt+0x4e89c4>
   319fc:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   31a00:	strtmi	r4, [r8], -r4, lsl #12
   31a04:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
   31a08:	vrshl.s8	d9, d4, d3
   31a0c:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   31a10:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
   31a14:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
   31a18:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
   31a1c:	strls	r3, [r0], #-1025	; 0xfffffbff
   31a20:	mrc	7, 7, APSR_nzcv, cr8, cr1, {6}
   31a24:	blmi	1c424c <ftello64@plt+0x1c06d0>
   31a28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31a2c:	blls	50ba9c <ftello64@plt+0x507f20>
   31a30:	qaddle	r4, sl, r1
   31a34:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   31a38:	ldc	7, cr15, [r4], {209}	; 0xd1
   31a3c:	andeq	r3, r2, sl, asr #3
   31a40:	andeq	r0, r0, r8, lsl #8
   31a44:	andeq	r0, r1, lr, lsr ip
   31a48:	andeq	r3, r2, r8, ror r1
   31a4c:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   31a50:	suble	r2, r2, r0, lsl #28
   31a54:	tstcs	r1, ip, lsl #12
   31a58:			; <UNDEFINED> instruction: 0xf7ff4605
   31a5c:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   31a60:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   31a64:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
   31a68:	stmiavc	r9!, {r1, r3, sp}^
   31a6c:	blcc	c40334 <ftello64@plt+0xc3c7b8>
   31a70:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
   31a74:	strcs	pc, [r6], -r0, lsl #22
   31a78:	blx	5002a <ftello64@plt+0x4c4ae>
   31a7c:	bcc	c36690 <ftello64@plt+0xc32b14>
   31a80:	blx	3a01a <ftello64@plt+0x3649e>
   31a84:	blx	8e296 <ftello64@plt+0x8a71a>
   31a88:	vmax.s8	d19, d0, d6
   31a8c:	bvc	a8e958 <ftello64@plt+0xa8addc>
   31a90:	bvc	1b8035c <ftello64@plt+0x1b7c7e0>
   31a94:			; <UNDEFINED> instruction: 0xf1a1429e
   31a98:			; <UNDEFINED> instruction: 0xf1a50130
   31a9c:	svclt	0x00cc0530
   31aa0:	movwcs	r2, #4864	; 0x1300
   31aa4:	svclt	0x00882a0b
   31aa8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   31aac:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
   31ab0:			; <UNDEFINED> instruction: 0x1e48b99b
   31ab4:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
   31ab8:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
   31abc:	ldrbcc	pc, [pc, #79]!	; 31b13 <ftello64@plt+0x2df97>	; <UNPREDICTABLE>
   31ac0:			; <UNDEFINED> instruction: 0x61a34618
   31ac4:	mvnvs	r6, r6, ror #2
   31ac8:	adcvs	r6, r3, #805306374	; 0x30000006
   31acc:	movwcc	lr, #2500	; 0x9c4
   31ad0:	smlabtcc	r2, r4, r9, lr
   31ad4:	eorvs	r6, r5, #-2147483640	; 0x80000008
   31ad8:			; <UNDEFINED> instruction: 0xf04fbdf8
   31adc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   31ae0:	blmi	11443f4 <ftello64@plt+0x1140878>
   31ae4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   31ae8:	addlt	r7, sp, r4, lsl #16
   31aec:			; <UNDEFINED> instruction: 0x460558d3
   31af0:	strmi	r2, [lr], -r0, lsr #24
   31af4:	movwls	r6, #47131	; 0xb81b
   31af8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31afc:			; <UNDEFINED> instruction: 0xf815d103
   31b00:	stccs	15, cr4, [r0], #-4
   31b04:			; <UNDEFINED> instruction: 0x4620d0fb
   31b08:	subsle	r2, pc, r0, lsl #24
   31b0c:			; <UNDEFINED> instruction: 0xf7d14628
   31b10:	stmdacs	lr, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
   31b14:	bvc	b280ac <ftello64@plt+0xb24530>
   31b18:	cmnle	r1, r4, asr fp
   31b1c:			; <UNDEFINED> instruction: 0xf1a47868
   31b20:	stmiavc	sl!, {r4, r5, r8, r9}
   31b24:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
   31b28:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
   31b2c:	rsbcs	r3, r4, r0, lsr sl
   31b30:	blx	1ffffa <ftello64@plt+0x1fc47e>
   31b34:	blx	20274a <ftello64@plt+0x1febce>
   31b38:	vhsub.s8	d17, d0, d2
   31b3c:	blx	4e0f2 <ftello64@plt+0x4a576>
   31b40:	addmi	r2, fp, #201326592	; 0xc000000
   31b44:			; <UNDEFINED> instruction: 0xf04fbfd8
   31b48:	ldcle	0, cr3, [pc, #-1020]!	; 31754 <ftello64@plt+0x2dbd8>
   31b4c:			; <UNDEFINED> instruction: 0xf105b116
   31b50:	eorsvs	r0, r2, pc, lsl #4
   31b54:	rscsvc	pc, r5, #64, 4
   31b58:	svclt	0x00c44293
   31b5c:	rscvs	pc, fp, r0, asr #12
   31b60:	rscvc	pc, r8, r7, asr #13
   31b64:	bvc	feaa8c34 <ftello64@plt+0xfeaa50b8>
   31b68:	msrvc	SPSR_fs, #805306378	; 0x3000000a
   31b6c:	andcs	r7, sl, pc, lsr #19
   31b70:	bvc	1bd0328 <ftello64@plt+0x1bcc7ac>
   31b74:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
   31b78:	movwls	r3, #23600	; 0x5c30
   31b7c:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   31b80:	bcc	c5012c <ftello64@plt+0xc4c5b0>
   31b84:			; <UNDEFINED> instruction: 0xf8953e30
   31b88:	blx	61bc2 <ftello64@plt+0x5e046>
   31b8c:	bvc	ffb437b0 <ftello64@plt+0xffb3fc34>
   31b90:	strcc	pc, [r6], -r0, lsl #22
   31b94:	blx	40c5e <ftello64@plt+0x3d0e2>
   31b98:	blvc	1a767a8 <ftello64@plt+0x1a72c2c>
   31b9c:			; <UNDEFINED> instruction: 0xf1ac7baa
   31ba0:	ldmdbcc	r0!, {r4, r5, sl, fp}
   31ba4:	bcc	c577b8 <ftello64@plt+0xc53c3c>
   31ba8:	blx	40876 <ftello64@plt+0x3ccfa>
   31bac:	movwls	ip, #17412	; 0x4404
   31bb0:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   31bb4:	andcs	r4, r0, #104, 12	; 0x6800000
   31bb8:	andls	r9, r7, #2097152	; 0x200000
   31bbc:	andls	r9, r6, #16777216	; 0x1000000
   31bc0:	stmib	sp, {r8, ip, pc}^
   31bc4:	andls	r2, sl, #8, 4	; 0x80000000
   31bc8:	mrc	7, 5, APSR_nzcv, cr14, cr1, {6}
   31bcc:	blmi	2843fc <ftello64@plt+0x280880>
   31bd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31bd4:	blls	30bc44 <ftello64@plt+0x3080c8>
   31bd8:	qaddle	r4, sl, r7
   31bdc:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   31be0:			; <UNDEFINED> instruction: 0x46284631
   31be4:			; <UNDEFINED> instruction: 0xf7d1220a
   31be8:			; <UNDEFINED> instruction: 0xe7efecf6
   31bec:	bl	eefb38 <ftello64@plt+0xeebfbc>
   31bf0:	strheq	r3, [r2], -sl
   31bf4:	andeq	r0, r0, r8, lsl #8
   31bf8:	ldrdeq	r2, [r2], -r0
   31bfc:			; <UNDEFINED> instruction: 0x43a3f44f
   31c00:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   31c04:	andeq	pc, r1, r3, lsl #22
   31c08:	svclt	0x00004770
   31c0c:	mvnsmi	lr, #737280	; 0xb4000
   31c10:	streq	pc, [r9, #1608]	; 0x648
   31c14:	streq	pc, [r8, #1736]	; 0x6c8
   31c18:			; <UNDEFINED> instruction: 0x21abf64a
   31c1c:			; <UNDEFINED> instruction: 0x21aaf6ca
   31c20:	rsbcc	pc, r1, #-268435452	; 0xf0000004
   31c24:	vmlacc.f64	d15, d16, d21
   31c28:	andsvc	pc, r9, #1610612748	; 0x6000000c
   31c2c:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   31c30:	ldceq	0, cr15, [r8], {79}	; 0x4f
   31c34:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   31c38:	addlt	r4, r5, lr, lsl ip
   31c3c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   31c40:	vnmlane.f32	s29, s28, s30
   31c44:	blx	fe97ec6e <ftello64@plt+0xfe97b0f2>
   31c48:	blmi	6ff088 <ftello64@plt+0x6fb50c>
   31c4c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   31c50:	blx	fe87420e <ftello64@plt+0xfe870692>
   31c54:	blx	256072 <ftello64@plt+0x2524f6>
   31c58:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
   31c5c:	andhi	pc, r1, #165888	; 0x28800
   31c60:	and	pc, ip, sp, asr #17
   31c64:			; <UNDEFINED> instruction: 0x5c11fb0c
   31c68:	bl	b86a4 <ftello64@plt+0xb4b28>
   31c6c:	beq	5725c8 <ftello64@plt+0x56ea4c>
   31c70:	andgt	pc, r8, sp, asr #17
   31c74:	andls	r4, r0, #44040192	; 0x2a00000
   31c78:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
   31c7c:	tstcs	r1, lr, lsl r2
   31c80:			; <UNDEFINED> instruction: 0xf7d19501
   31c84:	vmla.f32	d30, d3, d2
   31c88:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
   31c8c:	strtmi	r1, [r0], -r1, ror #7
   31c90:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
   31c94:	cmncs	r4, r5, lsr r9
   31c98:	ldc	7, cr15, [r4], #836	; 0x344
   31c9c:	andlt	r3, r5, r1
   31ca0:	mvnshi	lr, #12386304	; 0xbd0000
   31ca4:			; <UNDEFINED> instruction: 0xf7d12179
   31ca8:	andcc	lr, r1, lr, lsr #25
   31cac:	pop	{r0, r2, ip, sp, pc}
   31cb0:	svclt	0x000083f0
   31cb4:	andeq	r4, r2, r2, asr r4
   31cb8:	andeq	r0, r1, sl, lsl #20
   31cbc:	strmi	r4, [r1], -fp, lsl #12
   31cc0:			; <UNDEFINED> instruction: 0x4618b5f0
   31cc4:	blcs	5dee0 <ftello64@plt+0x5a364>
   31cc8:			; <UNDEFINED> instruction: 0xf7d1d046
   31ccc:	mrc	13, 5, lr, cr5, cr14, {2}
   31cd0:	vsqrt.f64	d16, d0
   31cd4:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   31cd8:	blvs	e2d35c <ftello64@plt+0xe297e0>
   31cdc:	streq	pc, [r9], #1608	; 0x648
   31ce0:	streq	pc, [r8], #1736	; 0x6c8
   31ce4:	strcs	pc, [fp, #1610]!	; 0x64a
   31ce8:	strcs	pc, [sl, #1738]!	; 0x6ca
   31cec:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   31cf0:	rsbcc	pc, r1, pc, asr #4
   31cf4:	andsvc	pc, r9, r6, asr #5
   31cf8:	blvc	1ed700 <ftello64@plt+0x1e9b84>
   31cfc:	ldceq	0, cr15, [r8], {79}	; 0x4f
   31d00:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   31d04:	blvs	ff06d8fc <ftello64@plt+0xff069d80>
   31d08:	bvs	fe46d568 <ftello64@plt+0xfe4699ec>
   31d0c:	andcc	pc, r6, #164, 22	; 0x29000
   31d10:	blx	3b4262 <ftello64@plt+0x3b06e6>
   31d14:	mrc	2, 7, r6, cr12, cr2, {0}
   31d18:	vnmla.f64	d7, d23, d7
   31d1c:	blx	fe940766 <ftello64@plt+0xfe93cbea>
   31d20:	stmdbeq	r1!, {r0, r1, sl, ip}^
   31d24:	strvs	pc, [r1, #-2981]	; 0xfffff45b
   31d28:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
   31d2c:	blx	fe8341e2 <ftello64@plt+0xfe830666>
   31d30:	blx	349d46 <ftello64@plt+0x3461ca>
   31d34:	bne	677188 <ftello64@plt+0x67360c>
   31d38:	subseq	lr, r1, r0, lsl #22
   31d3c:	blx	1f454a <ftello64@plt+0x1f09ce>
   31d40:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
   31d44:	tstlt	r4, #95232	; 0x17400
   31d48:			; <UNDEFINED> instruction: 0x4621481d
   31d4c:	andlt	r4, r5, r8, ror r4
   31d50:	ldrhtmi	lr, [r0], #141	; 0x8d
   31d54:	cdplt	0, 9, cr15, cr8, cr1, {0}
   31d58:			; <UNDEFINED> instruction: 0xf7ff9103
   31d5c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   31d60:	ldc	7, cr15, [r2, #-836]	; 0xfffffcbc
   31d64:	bleq	ff06d840 <ftello64@plt+0xff069cc4>
   31d68:	blx	46d934 <ftello64@plt+0x469db8>
   31d6c:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
   31d70:	andlt	r4, r5, r8, ror r4
   31d74:	ldrhtmi	lr, [r0], #141	; 0x8d
   31d78:	mrclt	7, 6, APSR_nzcv, cr4, cr1, {6}
   31d7c:			; <UNDEFINED> instruction: 0x46234812
   31d80:	strtmi	r9, [sl], -r0, lsl #4
   31d84:			; <UNDEFINED> instruction: 0xf0014478
   31d88:	andlt	pc, r5, pc, ror lr	; <UNPREDICTABLE>
   31d8c:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   31d90:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
   31d94:	pop	{r0, r2, ip, sp, pc}
   31d98:			; <UNDEFINED> instruction: 0xf00140f0
   31d9c:	stmdami	ip, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, pc}
   31da0:			; <UNDEFINED> instruction: 0x46294613
   31da4:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   31da8:	pop	{r0, r2, ip, sp, pc}
   31dac:			; <UNDEFINED> instruction: 0xf00140f0
   31db0:	svclt	0x0000be6b
   31db4:	andhi	pc, r0, pc, lsr #7
   31db8:	andeq	r0, r0, r0
   31dbc:	submi	r0, lr, r0
   31dc0:	andeq	r0, r1, r4, asr #18
   31dc4:	strdeq	r0, [r1], -r8
   31dc8:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   31dcc:	andeq	r0, r1, r6, lsl #18
   31dd0:	ldrdeq	r0, [r1], -lr
   31dd4:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
   31dd8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   31ddc:	addlt	fp, r5, r0, lsr r5
   31de0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31de4:			; <UNDEFINED> instruction: 0xf04f9303
   31de8:	andls	r0, r2, r0, lsl #6
   31dec:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
   31df0:	ldc	7, cr15, [sl], {209}	; 0xd1
   31df4:	tstcs	r0, r7, lsl sl
   31df8:			; <UNDEFINED> instruction: 0x4604447a
   31dfc:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
   31e00:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   31e04:	strls	r3, [r1, #-40]	; 0xffffffd8
   31e08:	msrvc	SPSR_fs, #805306368	; 0x30000000
   31e0c:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   31e10:			; <UNDEFINED> instruction: 0xf7d19400
   31e14:	bmi	4ad21c <ftello64@plt+0x4a96a0>
   31e18:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   31e1c:	ldmpl	r3, {r4, fp, lr}^
   31e20:	eorcc	r4, r8, r8, ror r4
   31e24:	blls	10be94 <ftello64@plt+0x108318>
   31e28:	qaddle	r4, sl, sp
   31e2c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   31e30:	blmi	384668 <ftello64@plt+0x380aec>
   31e34:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   31e38:			; <UNDEFINED> instruction: 0x3328ca07
   31e3c:	movwgt	r0, #15380	; 0x3c14
   31e40:	blcs	efed4 <ftello64@plt+0xec358>
   31e44:			; <UNDEFINED> instruction: 0xe7e6701c
   31e48:	b	36fd94 <ftello64@plt+0x36c218>
   31e4c:	andeq	r2, r2, r6, asr #27
   31e50:	andeq	r0, r0, r8, lsl #8
   31e54:	muleq	r0, r4, ip
   31e58:	andeq	r4, r2, lr, lsl #5
   31e5c:	andeq	r2, r2, r6, lsl #27
   31e60:	andeq	r4, r2, r0, ror r2
   31e64:	andeq	fp, r0, ip, asr #24
   31e68:	andeq	r4, r2, sl, asr r2
   31e6c:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
   31e70:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   31e74:	addlt	fp, r9, r0, lsr r5
   31e78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31e7c:			; <UNDEFINED> instruction: 0xf04f9307
   31e80:	andls	r0, r6, r0, lsl #6
   31e84:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
   31e88:	mcrr	7, 13, pc, lr, cr1	; <UNPREDICTABLE>
   31e8c:	tstcs	lr, r9, lsl sl
   31e90:			; <UNDEFINED> instruction: 0x4604447a
   31e94:	stmdavs	r5!, {r3, r4, fp, lr}
   31e98:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   31e9c:	strls	r3, [r4, #-56]	; 0xffffffc8
   31ea0:	msrvc	SPSR_fs, #805306368	; 0x30000000
   31ea4:	strls	r6, [r3, #-2149]	; 0xfffff79b
   31ea8:	strls	r6, [r2, #-2213]	; 0xfffff75b
   31eac:	strls	r6, [r1, #-2277]	; 0xfffff71b
   31eb0:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   31eb4:			; <UNDEFINED> instruction: 0xf7d19400
   31eb8:	bmi	46d178 <ftello64@plt+0x4695fc>
   31ebc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   31ec0:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
   31ec4:	eorscc	r4, r8, r8, ror r4
   31ec8:	blls	20bf38 <ftello64@plt+0x2083bc>
   31ecc:	qaddle	r4, sl, fp
   31ed0:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   31ed4:	stcmi	13, cr4, [ip], {11}
   31ed8:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   31edc:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
   31ee0:	strgt	r6, [pc], #-2093	; 31ee8 <ftello64@plt+0x2e36c>
   31ee4:	strb	r6, [r8, r5, lsr #32]!
   31ee8:	ldmib	ip!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31eec:	andeq	r2, r2, lr, lsr #26
   31ef0:	andeq	r0, r0, r8, lsl #8
   31ef4:	andeq	r0, r1, r0, lsr #16
   31ef8:	strdeq	r4, [r2], -r6
   31efc:	andeq	r2, r2, r2, ror #25
   31f00:	andeq	r4, r2, ip, asr #3
   31f04:	andeq	r0, r1, r4, asr #15
   31f08:			; <UNDEFINED> instruction: 0x000241b6
   31f0c:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
   31f10:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   31f14:	addlt	fp, r4, r0, lsl r5
   31f18:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31f1c:			; <UNDEFINED> instruction: 0xf04f9303
   31f20:	andls	r0, r2, r0, lsl #6
   31f24:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
   31f28:			; <UNDEFINED> instruction: 0xf7d14c25
   31f2c:	ldrbtmi	lr, [ip], #-2792	; 0xfffff518
   31f30:	strmi	r3, [r3], -ip, lsl #9
   31f34:	vaddl.s8	q9, d0, d24
   31f38:	movwls	r0, #4098	; 0x1002
   31f3c:	ldcl	7, cr15, [sl], {209}	; 0xd1
   31f40:	strmi	r2, [r1], -pc, lsr #4
   31f44:			; <UNDEFINED> instruction: 0xf7f94620
   31f48:	ldmdbmi	lr, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
   31f4c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   31f50:	svc	0x00fcf7d0
   31f54:			; <UNDEFINED> instruction: 0xb3209b01
   31f58:	teqcs	r1, fp, lsl ip
   31f5c:			; <UNDEFINED> instruction: 0xf104447c
   31f60:			; <UNDEFINED> instruction: 0xf104028c
   31f64:			; <UNDEFINED> instruction: 0xf7d10058
   31f68:	movwcs	lr, #2732	; 0xaac
   31f6c:	addcc	pc, r9, r4, lsl #17
   31f70:	blmi	4c47d0 <ftello64@plt+0x4c0c54>
   31f74:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
   31f78:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   31f7c:	ldmdavs	sl, {r3, r4, r6, ip, sp}
   31f80:	subsmi	r9, sl, r3, lsl #22
   31f84:	andlt	sp, r4, r5, lsl r1
   31f88:	bmi	4e13d0 <ftello64@plt+0x4dd854>
   31f8c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   31f90:	bgt	203184 <ftello64@plt+0x1ff608>
   31f94:	ldceq	3, cr3, [r4], {88}	; 0x58
   31f98:			; <UNDEFINED> instruction: 0xf823c303
   31f9c:	andsvc	r2, ip, r2, lsl #22
   31fa0:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   31fa4:	eorscs	r4, r2, #32, 12	; 0x2000000
   31fa8:			; <UNDEFINED> instruction: 0xf7d14479
   31fac:	blls	acd7c <ftello64@plt+0xa9200>
   31fb0:			; <UNDEFINED> instruction: 0xf7d1e7d2
   31fb4:	svclt	0x0000e958
   31fb8:	andeq	r2, r2, lr, lsl #25
   31fbc:	andeq	r0, r0, r8, lsl #8
   31fc0:	andeq	r4, r2, r2, ror #2
   31fc4:	andeq	r0, r1, r2, lsl #15
   31fc8:	andeq	r4, r2, r4, lsr r1
   31fcc:	andeq	r2, r2, ip, lsr #24
   31fd0:	andeq	r4, r2, r6, lsl r1
   31fd4:	strdeq	fp, [r0], -r2
   31fd8:	andeq	r4, r2, r0, lsl #2
   31fdc:	andeq	r0, r1, ip, lsr #14
   31fe0:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
   31fe4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   31fe8:			; <UNDEFINED> instruction: 0xb093b5f0
   31fec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31ff0:			; <UNDEFINED> instruction: 0xf04f9311
   31ff4:	andls	r0, r5, r0, lsl #6
   31ff8:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
   31ffc:			; <UNDEFINED> instruction: 0xf7d0a805
   32000:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   32004:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
   32008:	strtcs	pc, [fp], #1610	; 0x64a
   3200c:	strtcs	pc, [sl], #1730	; 0x6c2
   32010:	vmla.i8	d22, d18, d1
   32014:	vshl.s64	d20, d3, #9
   32018:	blx	fe13b546 <ftello64@plt+0xfe1379ca>
   3201c:	ldrbne	r4, [r4, r2, lsl #6]
   32020:	strvs	pc, [r1, #-2949]	; 0xfffff47b
   32024:	bl	ff14c048 <ftello64@plt+0xff1484cc>
   32028:	stmdane	lr!, {r0, r1, r5, r6, sl}^
   3202c:	strbne	r2, [sp, ip, lsl #6]
   32030:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
   32034:	streq	lr, [r6, #3013]!	; 0xbc5
   32038:	strls	r6, [r3, -r2, asr #17]
   3203c:	strbeq	lr, [r5, #3013]	; 0xbc5
   32040:	blne	128c160 <ftello64@plt+0x12885e4>
   32044:	bl	144c9c <ftello64@plt+0x141120>
   32048:	bl	73160 <ftello64@plt+0x6f5e4>
   3204c:	strls	r0, [r2], -r1, asr #2
   32050:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   32054:	cfmuldmi	mvd4, mvd1, mvd3
   32058:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
   3205c:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
   32060:	vadd.i8	d4, d4, d15
   32064:	strls	r7, [r0], #-1132	; 0xfffffb94
   32068:			; <UNDEFINED> instruction: 0xf0014478
   3206c:	bmi	3b14a8 <ftello64@plt+0x3ad92c>
   32070:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   32074:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   32078:	subsmi	r9, sl, r1, lsl fp
   3207c:	andslt	sp, r3, r6, lsl #2
   32080:			; <UNDEFINED> instruction: 0x2016bdf0
   32084:	mrrc	7, 13, pc, r4, cr1	; <UNPREDICTABLE>
   32088:	ldrb	r2, [r0, r0]!
   3208c:	stmia	sl!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32090:			; <UNDEFINED> instruction: 0x00022bba
   32094:	andeq	r0, r0, r8, lsl #8
   32098:	andeq	r0, r1, r8, lsl #13
   3209c:	andeq	r0, r1, r6, lsr #13
   320a0:			; <UNDEFINED> instruction: 0x000106b0
   320a4:	andeq	r2, r2, lr, lsr #22
   320a8:	tstlt	fp, r3, lsl #16
   320ac:	blt	f700b0 <ftello64@plt+0xf6c534>
   320b0:			; <UNDEFINED> instruction: 0x4770201a
   320b4:	addlt	fp, r5, r0, lsl #10
   320b8:	stmdavc	r3, {r3, r8, ip, sp, pc}
   320bc:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   320c0:	andcs	r2, r0, r5, lsl #4
   320c4:			; <UNDEFINED> instruction: 0xf7d14479
   320c8:			; <UNDEFINED> instruction: 0x4601e8b6
   320cc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   320d0:			; <UNDEFINED> instruction: 0xf85db005
   320d4:			; <UNDEFINED> instruction: 0xf7fdeb04
   320d8:			; <UNDEFINED> instruction: 0xf100bc69
   320dc:			; <UNDEFINED> instruction: 0xf100020d
   320e0:	strmi	r0, [r1], -fp, lsl #6
   320e4:	movwls	r9, #4610	; 0x1202
   320e8:	andeq	pc, r9, #0, 2
   320ec:	andls	r1, r0, #8384	; 0x20c0
   320f0:	stmdami	r5, {r1, r8, sl, fp, ip}
   320f4:			; <UNDEFINED> instruction: 0xf7fd4478
   320f8:	andlt	pc, r5, r9, asr ip	; <UNPREDICTABLE>
   320fc:	blx	17027a <ftello64@plt+0x16c6fe>
   32100:	andeq	r0, r1, r0, lsl #13
   32104:	ldrdeq	r8, [r0], -lr
   32108:	andeq	r0, r1, r8, asr r6
   3210c:			; <UNDEFINED> instruction: 0x4605b538
   32110:			; <UNDEFINED> instruction: 0xb1ab780b
   32114:	strmi	r4, [ip], -r8, lsl #12
   32118:	b	18f0064 <ftello64@plt+0x18ec4e8>
   3211c:	tstle	r1, pc, lsl #16
   32120:	blcs	15509b4 <ftello64@plt+0x154ce38>
   32124:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
   32128:	stmiavs	r3!, {r8, sp}
   3212c:	rsbvs	r6, sl, r0, lsr #16
   32130:	eorvs	r6, r8, fp, lsr #1
   32134:	blvc	fe9147c4 <ftello64@plt+0xfe910c48>
   32138:			; <UNDEFINED> instruction: 0x81aa73e9
   3213c:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
   32140:	ldclt	0, cr7, [r8, #-12]!
   32144:	vpmax.s8	d20, d0, d4
   32148:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
   3214c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   32150:			; <UNDEFINED> instruction: 0xf7fd3210
   32154:	svclt	0x0000fcad
   32158:	andeq	r0, r1, ip, lsl r6
   3215c:	andeq	r0, r1, r6, asr #9
   32160:	blmi	1ec4b4c <ftello64@plt+0x1ec0fd0>
   32164:	push	{r1, r3, r4, r5, r6, sl, lr}
   32168:	strdlt	r4, [sp], r0
   3216c:	ldrcs	r7, [sl], -r7, lsl #16
   32170:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   32174:			; <UNDEFINED> instruction: 0xf04f930b
   32178:	svccs	0x00000300
   3217c:	sbcshi	pc, r4, r0
   32180:	strmi	r4, [sp], -r4, lsl #12
   32184:			; <UNDEFINED> instruction: 0xf9d0f7ff
   32188:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3218c:	sbchi	pc, ip, r0, asr #32
   32190:	bicvc	pc, r1, #82837504	; 0x4f00000
   32194:	mvnsvc	pc, #208666624	; 0xc700000
   32198:	vqsub.s8	d4, d16, d13
   3219c:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
   321a0:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   321a4:	mul	r2, r4, r8
   321a8:			; <UNDEFINED> instruction: 0xf894200a
   321ac:			; <UNDEFINED> instruction: 0xf1a2c003
   321b0:			; <UNDEFINED> instruction: 0xf1ae0730
   321b4:			; <UNDEFINED> instruction: 0xf8940e30
   321b8:			; <UNDEFINED> instruction: 0xf1ac9004
   321bc:	stmdbvc	r1!, {r4, r5, sl, fp}^
   321c0:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   321c4:	mulhi	r6, r4, r8
   321c8:			; <UNDEFINED> instruction: 0xcc0efb00
   321cc:			; <UNDEFINED> instruction: 0xf1a979e2
   321d0:			; <UNDEFINED> instruction: 0xf1a80730
   321d4:	ldmdbcc	r0!, {r4, r5, fp}
   321d8:			; <UNDEFINED> instruction: 0xf04f3a30
   321dc:			; <UNDEFINED> instruction: 0xf8940964
   321e0:	blx	5a216 <ftello64@plt+0x5669a>
   321e4:			; <UNDEFINED> instruction: 0xf8941107
   321e8:	blx	2aa216 <ftello64@plt+0x2a669a>
   321ec:			; <UNDEFINED> instruction: 0xf894c303
   321f0:	blx	5e222 <ftello64@plt+0x5a6a6>
   321f4:			; <UNDEFINED> instruction: 0xf8942208
   321f8:			; <UNDEFINED> instruction: 0xf894800c
   321fc:			; <UNDEFINED> instruction: 0xf1aac00d
   32200:			; <UNDEFINED> instruction: 0xf1a80a30
   32204:			; <UNDEFINED> instruction: 0xf8940830
   32208:			; <UNDEFINED> instruction: 0xf1ae900e
   3220c:			; <UNDEFINED> instruction: 0xf1ab0e30
   32210:	blx	34eda <ftello64@plt+0x3135e>
   32214:			; <UNDEFINED> instruction: 0xf1ac870a
   32218:			; <UNDEFINED> instruction: 0xf1a90c30
   3221c:	vmul.i8	d16, d0, d16
   32220:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
   32224:	blx	56e4e <ftello64@plt+0x532d2>
   32228:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
   3222c:	blx	36a5a <ftello64@plt+0x32ede>
   32230:	vhadd.u8	d25, d0, d12
   32234:	strmi	r8, [r5], #-133	; 0xffffff7b
   32238:	stceq	6, cr15, [r9], {72}	; 0x48
   3223c:	stceq	6, cr15, [r8], {200}	; 0xc8
   32240:	b	1416e64 <ftello64@plt+0x14132e8>
   32244:	blx	fe3511e2 <ftello64@plt+0xfe34d666>
   32248:	ldrmi	r0, [r8], -r5, lsl #16
   3224c:	bl	ff3034f4 <ftello64@plt+0xff2ff978>
   32250:	ldrtmi	r1, [r8], #2152	; 0x868
   32254:	strcc	pc, [r8, -ip, lsl #23]
   32258:	bvc	ffa6cb9c <ftello64@plt+0xffa69020>
   3225c:	bl	ff2c3380 <ftello64@plt+0xff2bf804>
   32260:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
   32264:			; <UNDEFINED> instruction: 0xff80f7fe
   32268:	adccs	pc, fp, #77594624	; 0x4a00000
   3226c:	adccs	pc, sl, #203423744	; 0xc200000
   32270:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   32274:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
   32278:	andcc	pc, r7, #133120	; 0x20800
   3227c:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
   32280:	orrvs	pc, sl, #1862270976	; 0x6f000000
   32284:	adceq	lr, r2, #205824	; 0x32400
   32288:			; <UNDEFINED> instruction: 0xf5a04410
   3228c:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
   32290:	addmi	r9, sl, #7168	; 0x1c00
   32294:	blge	2e82b0 <ftello64@plt+0x2e4734>
   32298:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   3229c:			; <UNDEFINED> instruction: 0xffa2f7fe
   322a0:	vqdmulh.s<illegal width 8>	d25, d2, d8
   322a4:	addsmi	r7, r3, #-268435456	; 0xf0000000
   322a8:	bls	2a93d8 <ftello64@plt+0x2a585c>
   322ac:	mcrrle	10, 0, r2, r7, cr12
   322b0:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
   322b4:			; <UNDEFINED> instruction: 0xf10e2a00
   322b8:	svclt	0x00cc30ff
   322bc:	mrscs	r2, (UNDEF: 17)
   322c0:	svclt	0x0088281e
   322c4:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   322c8:	bicsvc	lr, r3, r1, asr sl
   322cc:			; <UNDEFINED> instruction: 0xf64ad138
   322d0:			; <UNDEFINED> instruction: 0xf6c221ab
   322d4:			; <UNDEFINED> instruction: 0xf64821aa
   322d8:			; <UNDEFINED> instruction: 0xf6c80c89
   322dc:	blx	fe075506 <ftello64@plt+0xfe07198a>
   322e0:			; <UNDEFINED> instruction: 0xf8cd0107
   322e4:	andls	lr, r0, #4
   322e8:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   322ec:	blx	fe356712 <ftello64@plt+0xfe352b96>
   322f0:	stmdbls	r7, {r0, r2, ip}
   322f4:			; <UNDEFINED> instruction: 0xec08fb8c
   322f8:	bl	ff2833a0 <ftello64@plt+0xff27f824>
   322fc:	teqcs	ip, r1, lsr #19
   32300:	bl	ff303618 <ftello64@plt+0xff2ffa9c>
   32304:	strtmi	r1, [r0], -r0, ror #22
   32308:	bne	1b6d238 <ftello64@plt+0x1b696bc>
   3230c:	ldceq	0, cr15, [r8], {79}	; 0x4f
   32310:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
   32314:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
   32318:	blx	33a762 <ftello64@plt+0x336be6>
   3231c:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
   32320:	strls	r4, [r2, -r3, lsl #10]
   32324:	b	1df0270 <ftello64@plt+0x1dec6f4>
   32328:	blmi	244b58 <ftello64@plt+0x240fdc>
   3232c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32330:	blls	30c3a0 <ftello64@plt+0x308824>
   32334:	qaddle	r4, sl, r5
   32338:	andlt	r4, sp, r0, lsr r6
   3233c:	svchi	0x00f0e8bd
   32340:			; <UNDEFINED> instruction: 0xe7f12637
   32344:	svc	0x008ef7d0
   32348:	andeq	r2, r2, ip, lsr sl
   3234c:	andeq	r0, r0, r8, lsl #8
   32350:	andeq	r0, r1, r2, asr r3
   32354:	andeq	r2, r2, r4, ror r8
   32358:	blmi	1584cb0 <ftello64@plt+0x1581134>
   3235c:	push	{r1, r3, r4, r5, r6, sl, lr}
   32360:	strdlt	r4, [sp], r0
   32364:	ldrcs	r7, [sl, -r6, lsl #16]
   32368:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3236c:			; <UNDEFINED> instruction: 0xf04f930b
   32370:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   32374:	addhi	pc, r9, r0
   32378:	strmi	r4, [sp], -r4, lsl #12
   3237c:			; <UNDEFINED> instruction: 0xf8d4f7ff
   32380:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   32384:	addhi	pc, r1, r0, asr #32
   32388:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
   3238c:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
   32390:	vqsub.s8	d4, d16, d13
   32394:	stmdavc	r3!, {r1, r2, r7, pc}^
   32398:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
   3239c:	stceq	0, cr15, [sl], {79}	; 0x4f
   323a0:	blcc	c50730 <ftello64@plt+0xc4cbb4>
   323a4:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
   323a8:			; <UNDEFINED> instruction: 0xf8943a30
   323ac:	blx	36a3ca <ftello64@plt+0x36684e>
   323b0:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
   323b4:	strcs	pc, [r0], -ip, lsl #22
   323b8:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
   323bc:	rndeqdp	f7, #0.5
   323c0:			; <UNDEFINED> instruction: 0xf04f3a30
   323c4:	ldmdacc	r0!, {r2, r5, r6, fp}
   323c8:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
   323cc:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   323d0:	strtvs	pc, [lr], -r0, asr #4
   323d4:	andeq	pc, r2, #12, 22	; 0x3000
   323d8:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
   323dc:	andls	r3, sl, #8, 2
   323e0:			; <UNDEFINED> instruction: 0x4618dd5f
   323e4:			; <UNDEFINED> instruction: 0xf7fe9307
   323e8:			; <UNDEFINED> instruction: 0xf46ffebf
   323ec:			; <UNDEFINED> instruction: 0xf641638a
   323f0:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
   323f4:			; <UNDEFINED> instruction: 0xf8940111
   323f8:			; <UNDEFINED> instruction: 0xf8948009
   323fc:			; <UNDEFINED> instruction: 0xf894b00a
   32400:	blvc	9d6434 <ftello64@plt+0x9d28b8>
   32404:	mulge	sp, r4, r8
   32408:	blvc	fe9834b0 <ftello64@plt+0xfe97f934>
   3240c:	sbcsne	pc, r2, #160, 10	; 0x28000000
   32410:	blls	203480 <ftello64@plt+0x1ff904>
   32414:	stmdale	r5, {r1, r3, r7, r9, lr}
   32418:	bge	29d048 <ftello64@plt+0x2994cc>
   3241c:			; <UNDEFINED> instruction: 0xf7fea908
   32420:	blls	271fac <ftello64@plt+0x26e430>
   32424:	andvc	pc, pc, #536870916	; 0x20000004
   32428:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
   3242c:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
   32430:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
   32434:			; <UNDEFINED> instruction: 0xf1002900
   32438:	svclt	0x00cc3cff
   3243c:	andcs	r2, r1, #0, 4
   32440:	svceq	0x001ef1bc
   32444:			; <UNDEFINED> instruction: 0xf042bf88
   32448:	b	14b2c54 <ftello64@plt+0x14af0d8>
   3244c:	ldrdle	r7, [r8, -r3]!
   32450:			; <UNDEFINED> instruction: 0xf1aa3d30
   32454:			; <UNDEFINED> instruction: 0xf1a90a30
   32458:			; <UNDEFINED> instruction: 0x3e300930
   3245c:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   32460:	bleq	c6eb14 <ftello64@plt+0xc6af98>
   32464:	andls	r2, r1, sl, lsl #4
   32468:	bpl	2f1078 <ftello64@plt+0x2ed4fc>
   3246c:	blx	d6876 <ftello64@plt+0xd2cfa>
   32470:	strtmi	r6, [r0], -r9, lsl #12
   32474:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
   32478:	tstcs	r0, lr, lsl #20
   3247c:	andsge	pc, r0, sp, asr #17
   32480:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   32484:			; <UNDEFINED> instruction: 0xf7d15602
   32488:	bmi	32cba8 <ftello64@plt+0x32902c>
   3248c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   32490:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   32494:	subsmi	r9, sl, fp, lsl #22
   32498:	ldrtmi	sp, [r8], -r5, lsl #2
   3249c:	pop	{r0, r2, r3, ip, sp, pc}
   324a0:			; <UNDEFINED> instruction: 0x27378ff0
   324a4:			; <UNDEFINED> instruction: 0xf7d0e7f1
   324a8:	svclt	0x0000eede
   324ac:	andeq	r2, r2, r4, asr #16
   324b0:	andeq	r0, r0, r8, lsl #8
   324b4:			; <UNDEFINED> instruction: 0x000101bc
   324b8:	andeq	r2, r2, r2, lsl r7
   324bc:	mvnsmi	lr, #737280	; 0xb4000
   324c0:	stmdbmi	r7!, {r0, r1, r2, r3, r9, sl, lr}
   324c4:	andcs	r4, r5, #4, 12	; 0x400000
   324c8:	ldrbtmi	r2, [r9], #-0
   324cc:	mrc	7, 5, APSR_nzcv, cr2, cr0, {6}
   324d0:	andcs	r4, r5, #36, 18	; 0x90000
   324d4:			; <UNDEFINED> instruction: 0x46054479
   324d8:			; <UNDEFINED> instruction: 0xf7d02000
   324dc:	stmdbmi	r2!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   324e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   324e4:	andcs	r4, r0, r0, lsl #13
   324e8:	mcr	7, 5, pc, cr4, cr0, {6}	; <UNPREDICTABLE>
   324ec:	andcs	r4, r5, #507904	; 0x7c000
   324f0:			; <UNDEFINED> instruction: 0x46064479
   324f4:			; <UNDEFINED> instruction: 0xf7d02000
   324f8:			; <UNDEFINED> instruction: 0x4621ee9e
   324fc:	strtmi	r4, [r8], -r1, lsl #13
   32500:			; <UNDEFINED> instruction: 0xf92cf001
   32504:	stmdavc	r1!, {r6, r8, r9, fp, ip, sp, pc}
   32508:			; <UNDEFINED> instruction: 0xb1294605
   3250c:			; <UNDEFINED> instruction: 0xf7d14640
   32510:	tstlt	r8, sl, ror r8
   32514:	mvnslt	r7, r3, ror #16
   32518:			; <UNDEFINED> instruction: 0x46214630
   3251c:			; <UNDEFINED> instruction: 0xf91ef001
   32520:	stmdavc	r1!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   32524:	strbmi	fp, [r8], -r9, lsr #2
   32528:	stmda	ip!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3252c:	stmdavc	r5!, {r3, r8, ip, sp, pc}^
   32530:	stmdbmi	pc, {r0, r2, r3, r4, r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   32534:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   32538:	stc2	7, cr15, [r0], #-996	; 0xfffffc1c
   3253c:	stmdavc	r1!, {r5, r6, r8, ip, sp, pc}
   32540:	stmdami	ip, {r0, r4, r5, r8, ip, sp, pc}
   32544:			; <UNDEFINED> instruction: 0xf7d14478
   32548:	tstlt	r8, lr, asr r8
   3254c:	tstlt	fp, r3, ror #16
   32550:			; <UNDEFINED> instruction: 0x4628463d
   32554:	mvnshi	lr, #12386304	; 0xbd0000
   32558:	strtmi	r2, [r8], -r1, lsl #10
   3255c:	mvnshi	lr, #12386304	; 0xbd0000
   32560:			; <UNDEFINED> instruction: 0x000102be
   32564:			; <UNDEFINED> instruction: 0x000102b8
   32568:	andeq	r0, r1, lr, lsr #5
   3256c:	andeq	r0, r1, r4, lsr #5
   32570:	andeq	r0, r1, r2, asr r2
   32574:	andeq	r0, r1, r8, asr #4
   32578:			; <UNDEFINED> instruction: 0xf7ff2100
   3257c:	svclt	0x0000bf9f
   32580:	andcs	r4, r5, #1130496	; 0x114000
   32584:	mvnsmi	lr, #737280	; 0xb4000
   32588:			; <UNDEFINED> instruction: 0x46044479
   3258c:			; <UNDEFINED> instruction: 0xf7d02000
   32590:	stmdbmi	r2, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
   32594:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   32598:	andcs	r4, r0, r6, lsl #12
   3259c:	mcr	7, 2, pc, cr10, cr0, {6}	; <UNPREDICTABLE>
   325a0:	andcs	r4, r5, #1032192	; 0xfc000
   325a4:			; <UNDEFINED> instruction: 0x46054479
   325a8:			; <UNDEFINED> instruction: 0xf7d02000
   325ac:	ldmdbmi	sp!, {r2, r6, r9, sl, fp, sp, lr, pc}
   325b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   325b4:	andcs	r4, r0, r7, lsl #12
   325b8:	mrc	7, 1, APSR_nzcv, cr12, cr0, {6}
   325bc:	andcs	r4, r5, #950272	; 0xe8000
   325c0:	sxtab16mi	r4, r1, r9, ror #8
   325c4:			; <UNDEFINED> instruction: 0xf7d02000
   325c8:	ldmdbmi	r8!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   325cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   325d0:	andcs	r4, r0, r0, lsl #13
   325d4:	mcr	7, 1, pc, cr14, cr0, {6}	; <UNPREDICTABLE>
   325d8:	strmi	r4, [r3], -r1, lsr #12
   325dc:	ldrmi	r4, [sp], -r8, lsr #12
   325e0:			; <UNDEFINED> instruction: 0xf8bcf001
   325e4:	andcs	fp, r0, r0, lsl r1
   325e8:	mvnshi	lr, #12386304	; 0xbd0000
   325ec:			; <UNDEFINED> instruction: 0x46214630
   325f0:			; <UNDEFINED> instruction: 0xf8b4f001
   325f4:			; <UNDEFINED> instruction: 0x4638bb30
   325f8:			; <UNDEFINED> instruction: 0xf0014621
   325fc:	stmiblt	r8!, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   32600:	tstlt	r6, #2490368	; 0x260000
   32604:	ldrtmi	r4, [r1], -r0, asr #12
   32608:	svc	0x00fcf7d0
   3260c:	stmdavc	r3!, {r4, r7, r8, ip, sp, pc}^
   32610:	rscle	r2, r8, r0, lsl #22
   32614:	ldrtmi	r4, [r1], -r8, asr #12
   32618:	svc	0x00f4f7d0
   3261c:	ldrtmi	fp, [r1], -r8, lsr #19
   32620:			; <UNDEFINED> instruction: 0xf7d04628
   32624:	strdlt	lr, [r0, r0]
   32628:	ldmdblt	r3!, {r0, r1, r5, r6, fp, ip, sp, lr}^
   3262c:	rscscc	pc, pc, pc, asr #32
   32630:	mvnshi	lr, #12386304	; 0xbd0000
   32634:	ldrtmi	r4, [r1], -r8, asr #12
   32638:	svc	0x00e4f7d0
   3263c:	rscle	r2, lr, r0, lsl #16
   32640:	ldmdblt	r3, {r0, r1, r5, r6, fp, ip, sp, lr}
   32644:	pop	{r0, sp}
   32648:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r8, r9, pc}
   3264c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   32650:	blx	fe57063e <ftello64@plt+0xfe56cac2>
   32654:	rscsle	r2, r5, r0, lsl #16
   32658:			; <UNDEFINED> instruction: 0x46204916
   3265c:			; <UNDEFINED> instruction: 0xf7f94479
   32660:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   32664:	stmdavc	r5!, {r1, r5, r6, r7, ip, lr, pc}
   32668:	adcsle	r2, ip, r0, lsl #26
   3266c:			; <UNDEFINED> instruction: 0x46294812
   32670:			; <UNDEFINED> instruction: 0xf7d04478
   32674:	tstlt	r0, r8, asr #31
   32678:	blcs	5080c <ftello64@plt+0x4cc90>
   3267c:	stmdami	pc, {r1, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   32680:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   32684:	svc	0x00bef7d0
   32688:	adcle	r2, ip, r0, lsl #16
   3268c:	blx	fec50814 <ftello64@plt+0xfec4cc98>
   32690:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32694:	str	r4, [r7, r0, asr #4]!
   32698:	andeq	r0, r1, r0, lsl #4
   3269c:	strdeq	r0, [r1], -sl
   326a0:	strdeq	r0, [r1], -r4
   326a4:	ldrdeq	r0, [r1], -sl
   326a8:	ldrdeq	r0, [r1], -r4
   326ac:	ldrdeq	r0, [r1], -r2
   326b0:	andeq	r0, r1, sl, lsr r1
   326b4:	andeq	r0, r1, ip, lsr r1
   326b8:	andeq	r0, r1, ip, lsl r1
   326bc:	andeq	r0, r1, lr, lsl r1
   326c0:	mvnsmi	lr, #737280	; 0xb4000
   326c4:	ldmdbmi	r7!, {r3, r7, r9, sl, lr}
   326c8:	andcs	r4, r5, #5242880	; 0x500000
   326cc:	ldrbtmi	r2, [r9], #-0
   326d0:	ldc	7, cr15, [r0, #832]!	; 0x340
   326d4:	andcs	r4, r5, #52, 18	; 0xd0000
   326d8:			; <UNDEFINED> instruction: 0x46044479
   326dc:			; <UNDEFINED> instruction: 0xf7d02000
   326e0:	ldmdbmi	r2!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   326e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   326e8:	andcs	r4, r0, r6, lsl #12
   326ec:	stc	7, cr15, [r2, #832]!	; 0x340
   326f0:	andcs	r4, r5, #770048	; 0xbc000
   326f4:			; <UNDEFINED> instruction: 0x46074479
   326f8:			; <UNDEFINED> instruction: 0xf7d02000
   326fc:			; <UNDEFINED> instruction: 0x4629ed9c
   32700:	strtmi	r4, [r0], -r1, lsl #13
   32704:			; <UNDEFINED> instruction: 0xf82af001
   32708:	strcs	fp, [r1], #-280	; 0xfffffee8
   3270c:	pop	{r5, r9, sl, lr}
   32710:			; <UNDEFINED> instruction: 0x460483f8
   32714:	ldrtmi	r4, [r0], -r9, lsr #12
   32718:			; <UNDEFINED> instruction: 0xf820f001
   3271c:	mvnsle	r2, r0, lsl #16
   32720:	teqlt	lr, lr, lsr #16
   32724:			; <UNDEFINED> instruction: 0x46314638
   32728:	svc	0x006cf7d0
   3272c:	stmdavc	fp!, {r5, r8, r9, ip, sp, pc}^
   32730:	rscle	r2, sl, r0, lsl #22
   32734:			; <UNDEFINED> instruction: 0x4628491f
   32738:			; <UNDEFINED> instruction: 0xf7f94479
   3273c:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   32740:	ldmdbmi	sp, {r0, r1, r5, r6, r7, ip, lr, pc}
   32744:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   32748:	blx	670736 <ftello64@plt+0x66cbba>
   3274c:	sbcsle	r2, ip, r0, lsl #16
   32750:			; <UNDEFINED> instruction: 0x4628491a
   32754:			; <UNDEFINED> instruction: 0xf7f94479
   32758:	stmdacs	r0, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
   3275c:	stmdavc	lr!, {r1, r2, r4, r6, r7, ip, lr, pc}
   32760:	ldmdami	r7, {r1, r2, r6, r8, ip, sp, pc}
   32764:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   32768:	svc	0x004cf7d0
   3276c:	stmdavc	fp!, {r4, r5, r6, r8, ip, sp, pc}^
   32770:	sbcle	r2, sl, r0, lsl #22
   32774:	strb	r4, [r9, r4, asr #12]
   32778:			; <UNDEFINED> instruction: 0x46484631
   3277c:	svc	0x0042f7d0
   32780:	sbcsle	r2, r7, r0, lsl #16
   32784:	blcs	50938 <ftello64@plt+0x4cdbc>
   32788:	ldrb	sp, [r3, r0, asr #1]
   3278c:	ldrtmi	r4, [r1], -sp, lsl #16
   32790:			; <UNDEFINED> instruction: 0xf7d04478
   32794:	stmdacs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   32798:	stmdavc	fp!, {r2, r3, r5, r6, r7, ip, lr, pc}^
   3279c:	svclt	0x00182b00
   327a0:	ldr	r4, [r3, r4, asr #12]!
   327a4:	ldrdeq	r0, [r1], -r6
   327a8:	ldrdeq	r0, [r1], -r8
   327ac:	ldrdeq	r0, [r1], -sl
   327b0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   327b4:	muleq	r1, r0, r0
   327b8:	andeq	r0, r1, sl, lsl #1
   327bc:	andeq	r0, r1, r0, lsl #1
   327c0:	andeq	r0, r1, sl, asr r0
   327c4:	andeq	r0, r1, r4, lsr r0
   327c8:	svcmi	0x00f0e92d
   327cc:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
   327d0:			; <UNDEFINED> instruction: 0xf1b8b083
   327d4:	tstls	r1, r8, lsl #30
   327d8:	sbchi	pc, sl, r0, lsl #1
   327dc:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   327e0:	bicmi	pc, sp, #76, 12	; 0x4c00000
   327e4:	bicmi	pc, ip, #204, 12	; 0xcc00000
   327e8:	blx	fe9041f6 <ftello64@plt+0xfe90067a>
   327ec:	ldmeq	fp, {r3, r8, r9, sp}
   327f0:	strmi	r0, [r3], #-152	; 0xffffff68
   327f4:	movweq	lr, #15272	; 0x3ba8
   327f8:	blcs	c3860 <ftello64@plt+0xbfce4>
   327fc:	movwcs	fp, #3980	; 0xf8c
   32800:	bl	fb40c <ftello64@plt+0xf7890>
   32804:			; <UNDEFINED> instruction: 0xf7d00040
   32808:	strmi	lr, [r3], -r0, asr #23
   3280c:	stmdacs	r0, {ip, pc}
   32810:	adchi	pc, sl, r0
   32814:	svceq	0x0004f1b8
   32818:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   3281c:			; <UNDEFINED> instruction: 0xf1094c89
   32820:	movwcc	r0, #33029	; 0x8105
   32824:			; <UNDEFINED> instruction: 0xf811447c
   32828:			; <UNDEFINED> instruction: 0xf1a86c04
   3282c:			; <UNDEFINED> instruction: 0xf8110805
   32830:			; <UNDEFINED> instruction: 0xf1b80c02
   32834:			; <UNDEFINED> instruction: 0xf8110f04
   32838:	strmi	ip, [r9], r5, lsl #24
   3283c:	stccs	8, cr15, [r3], {17}
   32840:	strne	lr, [r6, #-2639]	; 0xfffff5b1
   32844:	stcvc	8, cr15, [r1], {17}
   32848:	ldreq	pc, [r0, #-5]
   3284c:			; <UNDEFINED> instruction: 0x0e8cea4f
   32850:	beq	ff06d194 <ftello64@plt+0xff069618>
   32854:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
   32858:	subeq	lr, r2, #323584	; 0x4f000
   3285c:	cdpeq	0, 1, cr15, cr12, cr14, {0}
   32860:	andseq	pc, lr, #2
   32864:	beq	66e894 <ftello64@plt+0x66ad18>
   32868:	vfnmane.f32	s28, s12, s28
   3286c:	sbcsne	lr, r0, #270336	; 0x42000
   32870:	bne	162d1a0 <ftello64@plt+0x1629624>
   32874:	vldmiaeq	ip, {s29-s107}
   32878:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
   3287c:	addeq	pc, r4, r0, asr #7
   32880:	ldreq	pc, [pc, -r7]
   32884:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
   32888:			; <UNDEFINED> instruction: 0xf814469b
   3288c:			; <UNDEFINED> instruction: 0xf101e00e
   32890:	stfpls	f0, [r6, #20]!
   32894:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   32898:	stcpl	13, cr5, [r2], #404	; 0x194
   3289c:			; <UNDEFINED> instruction: 0xf8145c20
   328a0:	stclpl	0, cr10, [r7, #40]!	; 0x28
   328a4:	ldcgt	8, cr15, [r0], {3}
   328a8:	stc	8, cr15, [pc], {3}
   328ac:	stcvs	8, cr15, [lr], {3}
   328b0:	stcpl	8, cr15, [sp], {3}
   328b4:	stccs	8, cr15, [ip], {3}
   328b8:	stceq	8, cr15, [fp], {3}
   328bc:	stcge	8, cr15, [sl], {3}
   328c0:	stcvc	8, cr15, [r9], {3}
   328c4:			; <UNDEFINED> instruction: 0xf108d8af
   328c8:			; <UNDEFINED> instruction: 0xf1b838ff
   328cc:	vmax.f32	d0, d0, d3
   328d0:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   328d4:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
   328d8:			; <UNDEFINED> instruction: 0xf8990287
   328dc:			; <UNDEFINED> instruction: 0xf10b6000
   328e0:			; <UNDEFINED> instruction: 0xf8990007
   328e4:			; <UNDEFINED> instruction: 0xf8995001
   328e8:	adcseq	r2, r4, r2
   328ec:			; <UNDEFINED> instruction: 0xf8994b56
   328f0:			; <UNDEFINED> instruction: 0x012f1003
   328f4:	ldreq	pc, [ip], #-4
   328f8:	b	1143aec <ftello64@plt+0x113ff70>
   328fc:			; <UNDEFINED> instruction: 0xf0071495
   32900:	vorr.i32	d16, #-805306368	; 0xd0000000
   32904:	b	11f3e1c <ftello64@plt+0x11f02a0>
   32908:	subseq	r1, r2, r2, lsl r7
   3290c:			; <UNDEFINED> instruction: 0xf81308f6
   32910:			; <UNDEFINED> instruction: 0xf002c005
   32914:	sbceq	r0, sp, lr, lsl r2
   32918:	sbcsne	lr, r1, #270336	; 0x42000
   3291c:	ldreq	pc, [r8, #-5]
   32920:	orreq	pc, r4, r1, asr #7
   32924:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   32928:	ldcpl	13, cr5, [lr, #112]	; 0x70
   3292c:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
   32930:			; <UNDEFINED> instruction: 0xf88b5c5b
   32934:			; <UNDEFINED> instruction: 0xf88b4001
   32938:			; <UNDEFINED> instruction: 0xf88b6000
   3293c:			; <UNDEFINED> instruction: 0xf88bc002
   32940:			; <UNDEFINED> instruction: 0xf88b7003
   32944:			; <UNDEFINED> instruction: 0xf88be004
   32948:			; <UNDEFINED> instruction: 0xf88b2006
   3294c:	blls	7e968 <ftello64@plt+0x7adec>
   32950:	bicmi	pc, sp, ip, asr #12
   32954:	bicmi	pc, ip, ip, asr #13
   32958:	movwcc	r2, #16896	; 0x4200
   3295c:	blx	fe88e96e <ftello64@plt+0xfe88adf2>
   32960:	stmdbls	r0, {r0, r1, r8, r9, ip}
   32964:	strbpl	r0, [sl], #2203	; 0x89b
   32968:	andlt	r9, r3, r0, lsl #16
   3296c:	svchi	0x00f0e8bd
   32970:	mcr	7, 4, pc, cr8, cr0, {6}	; <UNPREDICTABLE>
   32974:	andls	r2, r0, #0, 4
   32978:	andvs	r2, r3, r6, lsl r3
   3297c:	andlt	r9, r3, r0, lsl #16
   32980:	svchi	0x00f0e8bd
   32984:	mulcs	r0, r9, r8
   32988:	blmi	c442f0 <ftello64@plt+0xc40774>
   3298c:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
   32990:			; <UNDEFINED> instruction: 0xf00108d2
   32994:	ldfpls	f0, [sl], {28}
   32998:			; <UNDEFINED> instruction: 0xf8005c5b
   3299c:			; <UNDEFINED> instruction: 0xf88b2b02
   329a0:	ldrb	r3, [r4, r1]
   329a4:	mulmi	r0, r9, r8
   329a8:	andeq	pc, r4, fp, lsl #2
   329ac:	mulcs	r1, r9, r8
   329b0:	adceq	r4, r1, r7, lsr #22
   329b4:	tsteq	r5, r4, ror #17
   329b8:	tsteq	ip, r1	; <UNPREDICTABLE>
   329bc:	b	1083bb0 <ftello64@plt+0x1080034>
   329c0:			; <UNDEFINED> instruction: 0xf0051192
   329c4:	vorr.i32	d16, #10485760	; 0x00a00000
   329c8:	lfmpl	f0, 2, [lr], {68}	; 0x44
   329cc:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
   329d0:			; <UNDEFINED> instruction: 0xf88b5c9b
   329d4:			; <UNDEFINED> instruction: 0xf88b6001
   329d8:			; <UNDEFINED> instruction: 0xf88b4000
   329dc:			; <UNDEFINED> instruction: 0xf88b1003
   329e0:	ldr	r3, [r4, r2]!
   329e4:	mulne	r1, r9, r8
   329e8:	andeq	pc, r5, fp, lsl #2
   329ec:	mulvs	r0, r9, r8
   329f0:	mulcs	r2, r9, r8
   329f4:	blmi	5f2e2c <ftello64@plt+0x5ef2b0>
   329f8:			; <UNDEFINED> instruction: 0xf00400b5
   329fc:	b	1133a44 <ftello64@plt+0x112fec8>
   32a00:			; <UNDEFINED> instruction: 0xf0051412
   32a04:	subseq	r0, r2, ip, lsl r5
   32a08:	b	1183bfc <ftello64@plt+0x1180080>
   32a0c:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
   32a10:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
   32a14:	andseq	pc, lr, #2
   32a18:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
   32a1c:	ldcpl	13, cr5, [sl], {157}	; 0x9d
   32a20:			; <UNDEFINED> instruction: 0xf88b5c5b
   32a24:			; <UNDEFINED> instruction: 0xf88b7001
   32a28:			; <UNDEFINED> instruction: 0xf88b5000
   32a2c:			; <UNDEFINED> instruction: 0xf88b4003
   32a30:			; <UNDEFINED> instruction: 0xf88b2004
   32a34:	str	r3, [sl, r2]
   32a38:	ldrdlt	pc, [r0], -sp
   32a3c:	ldrbmi	lr, [r8], -r3, asr #14
   32a40:	svclt	0x0000e785
   32a44:			; <UNDEFINED> instruction: 0x0000ffb8
   32a48:	andeq	pc, r0, r4, ror #29
   32a4c:	andeq	pc, r0, lr, asr #28
   32a50:	andeq	pc, r0, r0, lsr #28
   32a54:	ldrdeq	pc, [r0], -r4
   32a58:	mvnsmi	lr, sp, lsr #18
   32a5c:	strmi	r4, [ip], -r6, lsl #12
   32a60:			; <UNDEFINED> instruction: 0x4617461d
   32a64:	stmdbcs	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
   32a68:			; <UNDEFINED> instruction: 0xf005d04b
   32a6c:	ldmdbne	r2!, {r0, sl, fp}
   32a70:			; <UNDEFINED> instruction: 0x46344639
   32a74:	cdpeq	0, 3, cr15, cr10, cr15, {2}
   32a78:	blcc	b0ad0 <ftello64@plt+0xacf54>
   32a7c:	blcs	fe7f9ca4 <ftello64@plt+0xfe7f6128>
   32a80:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
   32a84:	teqeq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   32a88:			; <UNDEFINED> instruction: 0xf105bf98
   32a8c:	andvc	r0, fp, r0, lsr r3
   32a90:	stccc	8, cr15, [r1], {20}
   32a94:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   32a98:			; <UNDEFINED> instruction: 0xf1032b09
   32a9c:	svclt	0x00980537
   32aa0:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   32aa4:	subvc	r4, sp, r2, lsr #5
   32aa8:	adcmi	sp, r6, #16
   32aac:	movwcs	fp, #3852	; 0xf0c
   32ab0:	movweq	pc, #4108	; 0x100c	; <UNPREDICTABLE>
   32ab4:			; <UNDEFINED> instruction: 0xf881b11b
   32ab8:	tstcc	r3, r2
   32abc:			; <UNDEFINED> instruction: 0x4601e7dc
   32ac0:			; <UNDEFINED> instruction: 0x4640e7da
   32ac4:	b	1870a0c <ftello64@plt+0x186ce90>
   32ac8:			; <UNDEFINED> instruction: 0x4607b110
   32acc:	andvc	r2, r3, r0, lsl #6
   32ad0:	pop	{r3, r4, r5, r9, sl, lr}
   32ad4:	ldfned	f0, [r9], {240}	; 0xf0
   32ad8:			; <UNDEFINED> instruction: 0xf004fb01
   32adc:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   32ae0:	rscle	r2, lr, r0, lsl #24
   32ae4:	stc2	0, cr15, [r4, #-20]!	; 0xffffffec
   32ae8:	smlatble	r6, r0, r2, r4
   32aec:			; <UNDEFINED> instruction: 0xf7d04640
   32af0:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
   32af4:	strmi	sp, [r7], -ip, ror #1
   32af8:			; <UNDEFINED> instruction: 0x200ce7b7
   32afc:	svc	0x0018f7d0
   32b00:	ldrmi	lr, [r0], -r6, ror #15
   32b04:	svclt	0x0000e7e2
   32b08:	mvnsmi	lr, #737280	; 0xb4000
   32b0c:			; <UNDEFINED> instruction: 0xf8904606
   32b10:	ldrmi	r9, [r0], r0
   32b14:	rsble	r2, fp, r0, lsl #20
   32b18:	ldcne	8, cr1, [r5], #544	; 0x220
   32b1c:	cdpne	8, 4, cr3, cr10, cr1, {0}
   32b20:	teqeq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   32b24:	strteq	pc, [r0], #-41	; 0xffffffd7
   32b28:	sbcslt	r3, fp, #16640	; 0x4100
   32b2c:	svclt	0x00882c05
   32b30:	stmdble	r3, {r0, r3, r8, r9, fp, sp}
   32b34:	rscscc	pc, pc, pc, asr #32
   32b38:	mvnshi	lr, #12386304	; 0xbd0000
   32b3c:	stcgt	8, cr15, [r1], {21}
   32b40:			; <UNDEFINED> instruction: 0xf1ac462f
   32b44:			; <UNDEFINED> instruction: 0xf02c0430
   32b48:			; <UNDEFINED> instruction: 0xf1ae0e20
   32b4c:	rsclt	r0, r4, #1040	; 0x410
   32b50:	svceq	0x0005f1be
   32b54:	stccs	15, cr11, [r9], {136}	; 0x88
   32b58:			; <UNDEFINED> instruction: 0xf1b9d8ec
   32b5c:	stmdble	r3!, {r0, r3, r4, r5, r8, r9, sl, fp}
   32b60:	svceq	0x0046f1b9
   32b64:			; <UNDEFINED> instruction: 0xf1a9d81e
   32b68:	tsteq	fp, r7, lsr r3
   32b6c:			; <UNDEFINED> instruction: 0xf1bcb2db
   32b70:	stmdble	r7, {r0, r3, r4, r5, r8, r9, sl, fp}
   32b74:	svceq	0x0046f1bc
   32b78:			; <UNDEFINED> instruction: 0xf1acbf94
   32b7c:			; <UNDEFINED> instruction: 0xf1ac0437
   32b80:	rsclt	r0, r4, #1459617792	; 0x57000000
   32b84:	stfeqd	f7, [r1], {2}
   32b88:	mvfeqs	f7, f2
   32b8c:	strtmi	r4, [r3], #-1412	; 0xfffffa7c
   32b90:	streq	pc, [r2, #-261]	; 0xfffffefb
   32b94:	streq	lr, [r1], #-2990	; 0xfffff452
   32b98:	andle	r7, r8, r3, asr r0
   32b9c:	stcls	8, cr15, [r2], {21}
   32ba0:	ldr	r4, [sp, r2, ror #12]!
   32ba4:	cmpeq	r7, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   32ba8:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   32bac:			; <UNDEFINED> instruction: 0xf897e7df
   32bb0:			; <UNDEFINED> instruction: 0xf1b99000
   32bb4:	andsle	r0, r6, r0, lsl #30
   32bb8:	svceq	0x0080f019
   32bbc:			; <UNDEFINED> instruction: 0xf7d0d1ba
   32bc0:	stmdavs	r3, {r3, r6, r7, sl, fp, sp, lr, pc}
   32bc4:	ands	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   32bc8:	cdppl	4, 0, cr15, cr0, cr14, {4}
   32bcc:	cdpcc	3, 4, cr15, cr0, cr14, {6}
   32bd0:	svclt	0x000c45a0
   32bd4:			; <UNDEFINED> instruction: 0xf04e4674
   32bd8:	cfstrscs	mvf0, [r0], {1}
   32bdc:	strcc	sp, [r1, -sl, lsr #3]
   32be0:	pop	{r3, r4, r5, r7, r8, r9, fp, ip}
   32be4:	strbmi	r8, [r4, #-1016]	; 0xfffffc08
   32be8:	blne	fee67280 <ftello64@plt+0xfee63704>
   32bec:	mvnshi	lr, #12386304	; 0xbd0000
   32bf0:	svceq	0x0000f1b9
   32bf4:	strbmi	sp, [r8], -r1, lsl #2
   32bf8:			; <UNDEFINED> instruction: 0x4644e79e
   32bfc:			; <UNDEFINED> instruction: 0xe7db4637
   32c00:	mvnsmi	lr, #737280	; 0xb4000
   32c04:	ldrmi	r4, [r1], r5, lsl #12
   32c08:	rsble	r2, pc, r0, lsl #20
   32c0c:	cdpne	6, 4, cr2, cr8, cr0, {0}
   32c10:	ldrtmi	r4, [r1], -ip, lsr #12
   32c14:			; <UNDEFINED> instruction: 0xf8942901
   32c18:	subsle	lr, r8, r0
   32c1c:			; <UNDEFINED> instruction: 0xf1beb156
   32c20:	subsle	r0, sl, sl, lsr pc
   32c24:	rscscc	pc, pc, pc, asr #32
   32c28:	mvnshi	lr, #12386304	; 0xbd0000
   32c2c:	mul	r1, r4, r8
   32c30:	strmi	r3, [lr], -r1, lsl #8
   32c34:	teqeq	r0, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   32c38:	streq	pc, [r0, -lr, lsr #32]!
   32c3c:	sbcslt	r3, fp, #260	; 0x104
   32c40:	svclt	0x00882f05
   32c44:	stmiale	sp!, {r0, r3, r8, r9, fp, sp}^
   32c48:	mulgt	r1, r4, r8
   32c4c:	ldreq	pc, [r0, -ip, lsr #3]!
   32c50:	stmdaeq	r0!, {r2, r3, r5, ip, sp, lr, pc}
   32c54:	stmdaeq	r1, {r3, r5, r7, r8, ip, sp, lr, pc}^
   32c58:			; <UNDEFINED> instruction: 0xf1b8b2ff
   32c5c:	svclt	0x00880f05
   32c60:	ldmle	pc, {r0, r3, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   32c64:	svceq	0x0039f1be
   32c68:			; <UNDEFINED> instruction: 0xf1bed92e
   32c6c:	stmdale	r9!, {r1, r2, r6, r8, r9, sl, fp}
   32c70:	teqeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   32c74:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   32c78:	svceq	0x0039f1bc
   32c7c:			; <UNDEFINED> instruction: 0xf1bcd907
   32c80:	svclt	0x00940f46
   32c84:	ldreq	pc, [r7, -ip, lsr #3]!
   32c88:	ldrbeq	pc, [r7, -ip, lsr #3]	; <UNPREDICTABLE>
   32c8c:	strdcc	fp, [r1, -pc]
   32c90:	strmi	r4, [r9, #1083]	; 0x43b
   32c94:	streq	pc, [r2], #-260	; 0xfffffefc
   32c98:			; <UNDEFINED> instruction: 0xf800460f
   32c9c:			; <UNDEFINED> instruction: 0xd1b93f01
   32ca0:	cdpcs	8, 3, cr7, cr10, cr6, {1}
   32ca4:	strhlt	sp, [r6, #14]!
   32ca8:	ldrtle	r0, [fp], #1586	; 0x632
   32cac:	mrrc	7, 13, pc, r0, cr0	; <UNPREDICTABLE>
   32cb0:			; <UNDEFINED> instruction: 0xf8336803
   32cb4:	ldreq	r3, [fp], #22
   32cb8:	ldrmi	sp, [r9, #1460]!	; 0x5b4
   32cbc:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   32cc0:			; <UNDEFINED> instruction: 0xe7afd011
   32cc4:	cmpeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   32cc8:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   32ccc:			; <UNDEFINED> instruction: 0xf1bee7d4
   32cd0:	adcle	r0, fp, sl, lsr pc
   32cd4:			; <UNDEFINED> instruction: 0xd1a52e00
   32cd8:			; <UNDEFINED> instruction: 0xf894e7ac
   32cdc:	strcc	lr, [r1], #-1
   32ce0:	ldrmi	lr, [r9, #1960]!	; 0x7a8
   32ce4:	blne	1867364 <ftello64@plt+0x18637e8>
   32ce8:	mvnshi	lr, #12386304	; 0xbd0000
   32cec:	ldrmi	r4, [r7], -r4, lsl #12
   32cf0:	svclt	0x0000e7d6
   32cf4:	strt	r2, [pc], r0, lsl #6
   32cf8:	strt	r2, [sp], r1, lsl #6
   32cfc:	svcmi	0x00f8e92d
   32d00:	strmi	r4, [sl], r0, lsl #13
   32d04:			; <UNDEFINED> instruction: 0x46994693
   32d08:	movwcs	fp, #275	; 0x113
   32d0c:	andcc	pc, r0, r9, asr #17
   32d10:	strcs	r4, [r0, -r5, asr #12]
   32d14:	andsvs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   32d18:	strteq	pc, [r0], #-38	; 0xffffffda
   32d1c:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   32d20:	blcs	281e2c <ftello64@plt+0x27e2b0>
   32d24:	stccs	15, cr11, [r5], {136}	; 0x88
   32d28:	stmdavc	ip!, {r0, r1, r3, fp, ip, lr, pc}^
   32d2c:	nopeq	{36}	; 0x24
   32d30:	blcc	1081df8 <ftello64@plt+0x107e27c>
   32d34:	svclt	0x00882c09
   32d38:	stmdale	r2, {r0, r2, r8, r9, fp, sp}
   32d3c:	strcc	r3, [r1, -r2, lsl #10]
   32d40:	smlalttlt	lr, r6, r8, r7
   32d44:	strbtle	r0, [r4], #-1586	; 0xfffff9ce
   32d48:	stc	7, cr15, [r2], {208}	; 0xd0
   32d4c:			; <UNDEFINED> instruction: 0xf8336803
   32d50:	ldreq	r3, [fp], #22
   32d54:	strbmi	sp, [r5, #-1373]	; 0xfffffaa3
   32d58:			; <UNDEFINED> instruction: 0xf815d003
   32d5c:	blcs	c41d6c <ftello64@plt+0xc3e1f0>
   32d60:	strcc	sp, [r1, -lr, asr #32]
   32d64:			; <UNDEFINED> instruction: 0xf1ba2001
   32d68:	eorsle	r0, fp, r0, lsl #30
   32d6c:	ldmdale	r0, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   32d70:	ldrbtcc	pc, [pc], #266	; 32d78 <ftello64@plt+0x2f1fc>	; <UNPREDICTABLE>
   32d74:	tstcs	r0, r5, asr #12
   32d78:	andsgt	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   32d7c:	eorseq	pc, r0, #172, 2	; 0x2b
   32d80:	nopeq	{44}	; 0x2c
   32d84:	sbcslt	r3, r2, #66560	; 0x10400
   32d88:	svclt	0x00882a09
   32d8c:	stmdale	r5!, {r0, r2, r8, r9, fp, sp}
   32d90:			; <UNDEFINED> instruction: 0xf1a6786e
   32d94:			; <UNDEFINED> instruction: 0xf0260330
   32d98:			; <UNDEFINED> instruction: 0xf1ae0e20
   32d9c:	sbcslt	r0, fp, #1040	; 0x410
   32da0:	svclt	0x00882b09
   32da4:	svceq	0x0005f1be
   32da8:			; <UNDEFINED> instruction: 0xf1bcd818
   32dac:	stmdble	r4!, {r0, r3, r4, r5, r8, r9, sl, fp}
   32db0:	svceq	0x0046f1bc
   32db4:			; <UNDEFINED> instruction: 0xf1acd81f
   32db8:	tsteq	r2, r7, lsr r2
   32dbc:	mrccs	2, 1, fp, cr9, cr2, {6}
   32dc0:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
   32dc4:			; <UNDEFINED> instruction: 0xf1a6bf94
   32dc8:			; <UNDEFINED> instruction: 0xf1a60337
   32dcc:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   32dd0:	tstcc	r1, sl, lsl r4
   32dd4:			; <UNDEFINED> instruction: 0xf8043502
   32dd8:	strb	r2, [sp, r1, lsl #30]
   32ddc:	movwcs	fp, #272	; 0x110
   32de0:	andcc	pc, r1, sl, lsl #16
   32de4:	svceq	0x0000f1b9
   32de8:	bne	1026df8 <ftello64@plt+0x102327c>
   32dec:	andvc	pc, r0, r9, asr #17
   32df0:	pop	{r3, r5, r9, sl, lr}
   32df4:			; <UNDEFINED> instruction: 0xf1ac8ff8
   32df8:	tsteq	r2, r7, asr r2
   32dfc:			; <UNDEFINED> instruction: 0xe7deb2d2
   32e00:	stccc	8, cr15, [r1], {21}
   32e04:	svclt	0x00082b30
   32e08:	adcle	r2, ip, r0
   32e0c:	andcs	r3, r1, r1, lsl #14
   32e10:	andscs	lr, r6, r9, lsr #15
   32e14:			; <UNDEFINED> instruction: 0xf7d02500
   32e18:	strtmi	lr, [r8], -ip, lsl #27
   32e1c:	svchi	0x00f8e8bd
   32e20:	addlt	fp, r2, r0, ror r5
   32e24:	andcs	r4, r0, #464	; 0x1d0
   32e28:			; <UNDEFINED> instruction: 0x460d4c1d
   32e2c:			; <UNDEFINED> instruction: 0x4611447e
   32e30:	ldmdbpl	r4!, {r0, r1, r3, r5, r6, r9, sl, lr}
   32e34:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   32e38:			; <UNDEFINED> instruction: 0xf04f9401
   32e3c:			; <UNDEFINED> instruction: 0xf7ff0400
   32e40:			; <UNDEFINED> instruction: 0x4604ff5d
   32e44:	ldrdlt	fp, [sp, -r8]
   32e48:	eorvs	r1, ip, r4, lsl #23
   32e4c:	andcc	r9, r1, r0, lsl #16
   32e50:	ldm	sl, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32e54:	strmi	r4, [r4], -r1, lsl #12
   32e58:	bls	5f4e0 <ftello64@plt+0x5b964>
   32e5c:	movwcs	r4, #1584	; 0x630
   32e60:			; <UNDEFINED> instruction: 0xf7ff3201
   32e64:	orrlt	pc, r8, fp, asr #30
   32e68:	blmi	3856a8 <ftello64@plt+0x381b2c>
   32e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32e70:	blls	8cee0 <ftello64@plt+0x89364>
   32e74:	qaddle	r4, sl, r7
   32e78:	andlt	r4, r2, r0, lsr #12
   32e7c:	tstlt	sp, r0, ror sp
   32e80:	ldrb	r6, [r1, r8, lsr #32]!
   32e84:	strb	r2, [pc, r0, lsl #8]!
   32e88:	stmib	ip!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e8c:	vst1.8	{d20-d21}, [pc], r6
   32e90:	stmdami	r6, {r2, r7, r8, ip, sp, lr}
   32e94:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   32e98:	mcr2	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   32e9c:	andeq	r1, r2, r4, ror sp
   32ea0:	andeq	r0, r0, r8, lsl #8
   32ea4:	andeq	r1, r2, r4, lsr sp
   32ea8:	andeq	pc, r0, r0, lsl #19
   32eac:	andeq	pc, r0, r6, ror #18
   32eb0:	ldrbmi	lr, [r0, sp, lsr #18]!
   32eb4:			; <UNDEFINED> instruction: 0xf8dfb301
   32eb8:	stmdbcc	r1, {r3, r5, r6, ip, pc}
   32ebc:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   32ec0:			; <UNDEFINED> instruction: 0xf8df1e45
   32ec4:	stmdane	r7, {r2, r5, r6, sp, pc}^
   32ec8:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   32ecc:			; <UNDEFINED> instruction: 0x260044fa
   32ed0:	strtmi	lr, [r1], -r7
   32ed4:	ldmiblt	lr, {r6, r9, sl, lr}
   32ed8:	bl	fe570e20 <ftello64@plt+0xfe56d2a4>
   32edc:	adcsmi	fp, sp, #192, 2	; 0x30
   32ee0:			; <UNDEFINED> instruction: 0xf815d00a
   32ee4:	teqlt	ip, r1, lsl #30
   32ee8:	ldrbtle	r0, [r8], #1571	; 0x623
   32eec:	mvnsle	r2, r0, asr #24
   32ef0:			; <UNDEFINED> instruction: 0xf04f42bd
   32ef4:	mvnsle	r0, r1, lsl #12
   32ef8:	ldrtmi	r2, [r0], -r0, lsl #12
   32efc:			; <UNDEFINED> instruction: 0x87f0e8bd
   32f00:			; <UNDEFINED> instruction: 0xf7d04648
   32f04:	stmdacs	r0, {r7, r8, r9, fp, sp, lr, pc}
   32f08:	ldrtmi	sp, [r0], -r9, ror #3
   32f0c:			; <UNDEFINED> instruction: 0x87f0e8bd
   32f10:	ldrbmi	r4, [r0], -r1, lsr #12
   32f14:	bl	1df0e5c <ftello64@plt+0x1ded2e0>
   32f18:	mvnle	r2, r0, lsl #16
   32f1c:	strb	r2, [ip, r1, lsl #12]!
   32f20:	andeq	pc, r0, ip, asr r9	; <UNPREDICTABLE>
   32f24:	andeq	pc, r0, sl, asr r9	; <UNPREDICTABLE>
   32f28:	muleq	r0, ip, r9
   32f2c:	svclt	0x00181e0b
   32f30:	stmdacs	r0, {r0, r8, r9, sp}
   32f34:	movwcs	fp, #3848	; 0xf08
   32f38:	eorsle	r2, ip, r0, lsl #22
   32f3c:	mvnsmi	lr, sp, lsr #18
   32f40:	strmi	r4, [r4], -sp, lsl #12
   32f44:			; <UNDEFINED> instruction: 0xffb4f7ff
   32f48:	vmovne.8	d30[5], fp
   32f4c:	stmibne	r1!, {r0, r1, r5, r6, r9, sl, fp, ip}
   32f50:			; <UNDEFINED> instruction: 0xf8134607
   32f54:	bcs	103eb60 <ftello64@plt+0x103afe4>
   32f58:	strcc	fp, [r1, -r8, lsl #30]
   32f5c:	mvnsle	r4, fp, lsl #5
   32f60:			; <UNDEFINED> instruction: 0xd12b2f01
   32f64:	bcs	1050ff4 <ftello64@plt+0x104d478>
   32f68:	stcpl	0, cr13, [r3, #160]!	; 0xa0
   32f6c:	svclt	0x00182b2e
   32f70:	eorle	r2, r3, r0, asr #22
   32f74:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   32f78:	strd	r4, [r5], -r8
   32f7c:			; <UNDEFINED> instruction: 0xf89cb306
   32f80:	ldrtmi	r2, [r5], -r0
   32f84:	strbtmi	r3, [r4], -r1, lsl #28
   32f88:			; <UNDEFINED> instruction: 0xf1042a2e
   32f8c:	mvnsle	r0, r1, lsl #24
   32f90:	blne	fe41f670 <ftello64@plt+0xfe41baf4>
   32f94:	mvfeqs	f7, #0.0
   32f98:	rscmi	lr, r3, #3
   32f9c:	svccs	0x0001f81e
   32fa0:			; <UNDEFINED> instruction: 0xf817d006
   32fa4:	addsmi	r3, r3, #1, 30
   32fa8:	movweq	lr, #31343	; 0x7a6f
   32fac:	rscsle	r4, r4, fp, lsr #8
   32fb0:	mvnle	r2, r0, lsl #20
   32fb4:	ldrmi	lr, [r8], -r2
   32fb8:	andcs	r4, r0, r0, ror r7
   32fbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   32fc0:	ldrb	r2, [fp, r1]!
   32fc4:	andeq	pc, r0, r4, lsl #18
   32fc8:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   32fcc:			; <UNDEFINED> instruction: 0xf7d04604
   32fd0:	strmi	lr, [r1], -r8, lsl #22
   32fd4:	pop	{r5, r9, sl, lr}
   32fd8:			; <UNDEFINED> instruction: 0xf7ff4010
   32fdc:	ldrbmi	fp, [r0, -r7, lsr #31]!
   32fe0:	teqcs	ip, r0, ror r5
   32fe4:			; <UNDEFINED> instruction: 0xf7d04604
   32fe8:	bicslt	lr, r0, #14336	; 0x3800
   32fec:	teqcs	lr, r4, asr #24
   32ff0:			; <UNDEFINED> instruction: 0xf7d04620
   32ff4:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
   32ff8:	addmi	fp, r4, #24, 30	; 0x60
   32ffc:	blne	1a78d8 <ftello64@plt+0x1a3d5c>
   33000:			; <UNDEFINED> instruction: 0xf7cf1c68
   33004:	strmi	lr, [r6], -r2, asr #31
   33008:			; <UNDEFINED> instruction: 0x462ab398
   3300c:			; <UNDEFINED> instruction: 0xf7d04621
   33010:	andcs	lr, r0, r4, ror fp
   33014:	ldmdavc	r2!, {r4, r5, r6, r8, sl, ip, lr}
   33018:			; <UNDEFINED> instruction: 0x4631b1d2
   3301c:	blcs	1044870 <ftello64@plt+0x1040cf4>
   33020:	svccc	0x0001f811
   33024:	andcc	fp, r1, r8, lsl #30
   33028:	mvnsle	r2, r0, lsl #22
   3302c:	tstle	pc, r1, lsl #16
   33030:	andle	r2, sp, r0, asr #20
   33034:			; <UNDEFINED> instruction: 0xf8154435
   33038:	blcs	1042044 <ftello64@plt+0x103e4c8>
   3303c:	blcs	be2ca4 <ftello64@plt+0xbdf128>
   33040:	ldrtmi	sp, [r3], -r6
   33044:			; <UNDEFINED> instruction: 0xf813e002
   33048:	mvnslt	r2, r1, lsl #30
   3304c:	ldmle	sl!, {r5, r9, fp, sp}^
   33050:			; <UNDEFINED> instruction: 0xf7d04630
   33054:			; <UNDEFINED> instruction: 0xf7d0e8cc
   33058:	tstcs	r6, #22528	; 0x5800
   3305c:	andcs	r6, r0, r3
   33060:			; <UNDEFINED> instruction: 0x4620bd70
   33064:			; <UNDEFINED> instruction: 0xffb0f7ff
   33068:			; <UNDEFINED> instruction: 0xf7d0b928
   3306c:	tstcs	r6, #12, 22	; 0x3000
   33070:	andcs	r6, r0, r3
   33074:			; <UNDEFINED> instruction: 0x4620bd70
   33078:	ldcl	7, cr15, [r6, #-832]	; 0xfffffcc0
   3307c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   33080:			; <UNDEFINED> instruction: 0x4630d0f7
   33084:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   33088:	mrclt	7, 1, APSR_nzcv, cr4, cr8, {7}
   3308c:	ldrtmi	r2, [r0], -r0, asr #2
   33090:	b	fee70fd8 <ftello64@plt+0xfee6d45c>
   33094:	rscsle	r2, r4, r0, lsl #16
   33098:	andcc	r4, r1, r3, lsl #18
   3309c:			; <UNDEFINED> instruction: 0xf7cf4479
   330a0:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   330a4:	ldrb	sp, [r3, sp, ror #1]
   330a8:	andeq	pc, r0, r0, ror #15
   330ac:	stmdavc	r0, {r3, r4, r8, ip, sp, pc}
   330b0:	svclt	0x00183800
   330b4:	ldrbmi	r2, [r0, -r1]!
   330b8:	mvnsmi	lr, sp, lsr #18
   330bc:	mulhi	r0, r0, r8
   330c0:	svceq	0x0000f1b8
   330c4:	cdpmi	0, 1, cr13, cr7, cr8, {1}
   330c8:	strmi	r4, [r5], -r7, lsl #12
   330cc:	ldrbtmi	r4, [lr], #-1604	; 0xfffff9bc
   330d0:			; <UNDEFINED> instruction: 0xf7d0e007
   330d4:			; <UNDEFINED> instruction: 0xb170ea98
   330d8:	andle	r2, lr, sp, lsr #24
   330dc:	svcmi	0x0001f815
   330e0:	stfcsd	f3, [lr], #-848	; 0xfffffcb0
   330e4:	ldrtmi	r4, [r0], -r1, lsr #12
   330e8:	adcmi	sp, pc, #-1073741764	; 0xc000003c
   330ec:	stmdavc	fp!, {r1, ip, lr, pc}^
   330f0:	mvnsle	r2, lr, lsr #22
   330f4:	ldmfd	sp!, {sp}
   330f8:	adcmi	r8, pc, #240, 2	; 0x3c
   330fc:			; <UNDEFINED> instruction: 0xf815d0fa
   33100:	blcs	bc210c <ftello64@plt+0xbbe590>
   33104:	stmdavc	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   33108:	svclt	0x00182b00
   3310c:	rscsle	r2, r1, lr, lsr #22
   33110:	svcmi	0x0001f815
   33114:	mvnle	r2, r0, lsl #24
   33118:			; <UNDEFINED> instruction: 0x0000f1b8
   3311c:	andcs	fp, r1, r8, lsl pc
   33120:	ldrhhi	lr, [r0, #141]!	; 0x8d
   33124:			; <UNDEFINED> instruction: 0x0000f7b2
   33128:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3312c:	subsle	r2, r1, r0, lsr ip
   33130:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   33134:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   33138:	svclt	0x00882c09
   3313c:	ldmdale	r3, {r8, r9, sl, sp}
   33140:			; <UNDEFINED> instruction: 0xf1a47844
   33144:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   33148:			; <UNDEFINED> instruction: 0xf04f2700
   3314c:	and	r0, r3, sl, lsl #28
   33150:	svcmi	0x0001f816
   33154:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   33158:	ldrtmi	fp, [r0], -sp, ror #5
   3315c:	blx	3be58a <ftello64@plt+0x3baa0e>
   33160:			; <UNDEFINED> instruction: 0xf1a4c707
   33164:	ldmible	r3!, {r4, r5, sl, fp}^
   33168:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   3316c:	teqle	sl, lr, lsr #18
   33170:	mcrrne	8, 4, r7, r4, cr5
   33174:	eorsle	r2, r8, r0, lsr sp
   33178:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   3317c:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   33180:	andcs	fp, r0, r8, lsl #31
   33184:	andcs	sp, r0, sl, lsl #16
   33188:			; <UNDEFINED> instruction: 0xf814260a
   3318c:	blx	1cad9a <ftello64@plt+0x1c721e>
   33190:			; <UNDEFINED> instruction: 0xf1a51000
   33194:	sbclt	r0, sp, #48, 2
   33198:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   3319c:	stmdavc	r2!, {r4, sp, lr}
   331a0:			; <UNDEFINED> instruction: 0xd1202a2e
   331a4:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
   331a8:	eorle	r2, r4, r0, lsr r9
   331ac:	eorseq	pc, r0, #1073741864	; 0x40000028
   331b0:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   331b4:	strcs	fp, [r0], #-3976	; 0xfffff078
   331b8:	strcs	sp, [r0], #-2058	; 0xfffff7f6
   331bc:			; <UNDEFINED> instruction: 0xf810250a
   331c0:	blx	17adce <ftello64@plt+0x177252>
   331c4:			; <UNDEFINED> instruction: 0xf1a12404
   331c8:	sbcslt	r0, r1, #48, 4
   331cc:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   331d0:	ldcllt	0, cr6, [r0, #112]!	; 0x70
   331d4:			; <UNDEFINED> instruction: 0xf1a47844
   331d8:	rsclt	r0, lr, #48, 10	; 0xc000000
   331dc:	svclt	0x00882e09
   331e0:	stceq	0, cr15, [r0], {79}	; 0x4f
   331e4:	andcs	sp, r0, pc, lsr #17
   331e8:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   331ec:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   331f0:	strdcs	sp, [r0, -r9]
   331f4:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   331f8:	bcs	281ac0 <ftello64@plt+0x27df44>
   331fc:	andcs	sp, r0, #3981312	; 0x3cc000
   33200:	svclt	0x0000e7db
   33204:			; <UNDEFINED> instruction: 0xb122b508
   33208:	ldrmi	r4, [r1], -r4, lsl #16
   3320c:			; <UNDEFINED> instruction: 0xf7fc4478
   33210:	strmi	pc, [r8], -sp, lsl #22
   33214:	bl	fe7f115c <ftello64@plt+0xfe7ed5e0>
   33218:	ldrb	r4, [r5, r2, lsl #12]!
   3321c:			; <UNDEFINED> instruction: 0x0000f6b8
   33220:	stmdacs	r8!, {r3, r9, sl, lr}
   33224:			; <UNDEFINED> instruction: 0x461a4611
   33228:	stcle	0, cr13, [sp], {24}
   3322c:	svclt	0x0008280a
   33230:	andle	r2, r7, r2
   33234:	svclt	0x00082814
   33238:	andle	r2, r3, r3
   3323c:	svclt	0x00142800
   33240:	andcs	r2, r1, r4
   33244:	blt	1a7123c <ftello64@plt+0x1a6d6c0>
   33248:	svclt	0x00082832
   3324c:	rscsle	r2, r9, r6
   33250:	svclt	0x00142864
   33254:	andcs	r2, r7, r4
   33258:	blt	17f1250 <ftello64@plt+0x17ed6d4>
   3325c:	ldrb	r2, [r1, r5]!
   33260:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   33264:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
   33268:			; <UNDEFINED> instruction: 0x460cb510
   3326c:	andmi	r2, sl, r1, lsl #2
   33270:	andle	r6, r9, r9, lsl r0
   33274:	andcs	r4, r5, #163840	; 0x28000
   33278:			; <UNDEFINED> instruction: 0xf7cf4479
   3327c:			; <UNDEFINED> instruction: 0x4621efdc
   33280:	blx	ff571278 <ftello64@plt+0xff56d6fc>
   33284:	ldrbmi	r2, [r0, -r0]!
   33288:	ldrmi	r4, [r0], -r6, lsl #18
   3328c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   33290:	svc	0x00d0f7cf
   33294:			; <UNDEFINED> instruction: 0xf7fc4621
   33298:	svclt	0x0000fac9
   3329c:	andeq	r2, r2, lr, ror #29
   332a0:	andeq	pc, r0, r4, ror #12
   332a4:	andeq	pc, r0, r6, lsl #13
   332a8:	mvnsmi	lr, #737280	; 0xb4000
   332ac:	addlt	r4, r3, r1, lsl #13
   332b0:	ldrmi	r4, [r1], -r8, lsl #12
   332b4:	cdpne	3, 5, cr11, cr6, cr10, {0}
   332b8:	strmi	r1, [r6], #-3652	; 0xfffff1bc
   332bc:	streq	pc, [r1, -r0, asr #3]
   332c0:	adcsmi	lr, r4, #1
   332c4:	bl	227330 <ftello64@plt+0x2237b4>
   332c8:			; <UNDEFINED> instruction: 0xf9140804
   332cc:	stccs	15, cr5, [r0, #-4]
   332d0:			; <UNDEFINED> instruction: 0x461adaf7
   332d4:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
   332d8:	mrc2	7, 4, pc, cr10, cr9, {7}
   332dc:	strmi	r4, [r5], -r9, asr #12
   332e0:	b	fe1f1228 <ftello64@plt+0xfe1ed6ac>
   332e4:	strtmi	r4, [r8], -r4, lsl #12
   332e8:	svc	0x0080f7cf
   332ec:	svclt	0x00181c63
   332f0:	strtmi	r4, [r0], -r4, asr #12
   332f4:	pop	{r0, r1, ip, sp, pc}
   332f8:			; <UNDEFINED> instruction: 0x460a83f0
   332fc:	strmi	r2, [r1], -r0, lsl #8
   33300:	strbmi	r9, [r8], -r0, lsl #8
   33304:	b	5f124c <ftello64@plt+0x5ed6d0>
   33308:	strtmi	r4, [r0], -r4, lsl #12
   3330c:	pop	{r0, r1, ip, sp, pc}
   33310:	svclt	0x000083f0
   33314:	tstcs	r0, r8, lsl #16
   33318:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   3331c:	bl	fe571264 <ftello64@plt+0xfe56d6e8>
   33320:	tstcs	r0, r6, lsl #16
   33324:			; <UNDEFINED> instruction: 0xf7d04478
   33328:	stmdami	r5, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   3332c:			; <UNDEFINED> instruction: 0x4008e8bd
   33330:	tstcs	r0, r8, ror r4
   33334:	blt	ff5f127c <ftello64@plt+0xff5ed700>
   33338:			; <UNDEFINED> instruction: 0xffffff03
   3333c:			; <UNDEFINED> instruction: 0xfffffedd
   33340:			; <UNDEFINED> instruction: 0xffffff2d
   33344:			; <UNDEFINED> instruction: 0xf7d0b538
   33348:			; <UNDEFINED> instruction: 0x4604e972
   3334c:	addlt	fp, r4, #0, 2
   33350:	andcs	r4, r5, #98304	; 0x18000
   33354:	ldrbtmi	r2, [r9], #-0
   33358:	svc	0x006cf7cf
   3335c:	strtmi	r4, [r0], -r5, lsl #12
   33360:	b	ffe712a8 <ftello64@plt+0xffe6d72c>
   33364:	strtmi	r4, [r8], -r1, lsl #12
   33368:	blx	1871360 <ftello64@plt+0x186d7e4>
   3336c:	andeq	pc, r0, r6, ror #11
   33370:			; <UNDEFINED> instruction: 0xf7d0b510
   33374:	stmdbmi	r5, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   33378:			; <UNDEFINED> instruction: 0x46044479
   3337c:	cdp	7, 4, cr15, cr8, cr15, {6}
   33380:			; <UNDEFINED> instruction: 0x4c03b908
   33384:			; <UNDEFINED> instruction: 0x4620447c
   33388:	svclt	0x0000bd10
   3338c:	muleq	r0, r8, lr
   33390:	ldrdeq	pc, [r0], -ip
   33394:	addlt	fp, r3, r0, lsr r5
   33398:	strmi	fp, [sp], -r0, lsl #3
   3339c:	strmi	r4, [r4], -pc, lsl #18
   333a0:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   333a4:	andcs	r2, r0, r5, lsl #4
   333a8:	svc	0x0044f7cf
   333ac:	strtmi	r9, [sl], -r1, lsl #22
   333b0:	andlt	r4, r3, r1, lsr #12
   333b4:	ldrhtmi	lr, [r0], -sp
   333b8:	stmiblt	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   333bc:	andls	r4, r1, #8, 18	; 0x20000
   333c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   333c4:	svc	0x0036f7cf
   333c8:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
   333cc:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   333d0:	pop	{r0, r1, ip, sp, pc}
   333d4:			; <UNDEFINED> instruction: 0xf7fc4030
   333d8:	svclt	0x0000b9bb
   333dc:	andeq	pc, r0, r6, asr #11
   333e0:	ldrdeq	pc, [r0], -r6
   333e4:	andeq	sl, r0, r2, asr #32
   333e8:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   333ec:	andle	r2, r0, sp, lsr #22
   333f0:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   333f4:	mvnsle	r2, r0, lsl #22
   333f8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   333fc:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   33400:			; <UNDEFINED> instruction: 0x47704478
   33404:	andeq	sl, r0, lr, asr #10
   33408:	andeq	sl, r0, r8, asr #10
   3340c:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   33410:	andle	r2, r0, sp, lsr #22
   33414:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   33418:	mvnsle	r2, r0, lsl #22
   3341c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   33420:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   33424:			; <UNDEFINED> instruction: 0x47704478
   33428:			; <UNDEFINED> instruction: 0x0000f5b6
   3342c:			; <UNDEFINED> instruction: 0x0000f5b0
   33430:	svclt	0x0000e73a
   33434:	addlt	fp, r2, r0, lsl r5
   33438:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   3343c:			; <UNDEFINED> instruction: 0xf88d461c
   33440:	strbtmi	r4, [fp], -r0
   33444:	ldrbtmi	r4, [ip], #3085	; 0xc0d
   33448:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   3344c:	strls	r6, [r1], #-2084	; 0xfffff7dc
   33450:	streq	pc, [r0], #-79	; 0xffffffb1
   33454:			; <UNDEFINED> instruction: 0xf88d2400
   33458:			; <UNDEFINED> instruction: 0xf7ff4001
   3345c:	bmi	2730f8 <ftello64@plt+0x26f57c>
   33460:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   33464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33468:	subsmi	r9, sl, r1, lsl #22
   3346c:	andlt	sp, r2, r1, lsl #2
   33470:			; <UNDEFINED> instruction: 0xf7cfbd10
   33474:	svclt	0x0000eef8
   33478:	andeq	r1, r2, sl, asr r7
   3347c:	andeq	r0, r0, r8, lsl #8
   33480:	andeq	r1, r2, lr, lsr r7
   33484:	str	r2, [pc, -r0, lsl #6]
   33488:			; <UNDEFINED> instruction: 0x4605b570
   3348c:	cmplt	r9, ip, lsl #12
   33490:			; <UNDEFINED> instruction: 0xf7d04608
   33494:	strtmi	lr, [r1], -r6, lsr #17
   33498:	strmi	r2, [r2], -r0, lsl #6
   3349c:	pop	{r3, r5, r9, sl, lr}
   334a0:	smlsdx	r1, r0, r0, r4
   334a4:	strmi	r4, [sl], -r4, lsl #24
   334a8:	movwcs	r4, #1576	; 0x628
   334ac:			; <UNDEFINED> instruction: 0x4621447c
   334b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   334b4:	svclt	0x0000e6f8
   334b8:	andeq	r9, r0, r0, lsr #14
   334bc:	bcc	a00cc <ftello64@plt+0x9c550>
   334c0:	mcrne	5, 2, fp, cr12, cr0, {3}
   334c4:	strmi	r1, [r6], -sp, lsl #17
   334c8:	svccc	0x0001f814
   334cc:	blcs	fe804d98 <ftello64@plt+0xfe80121c>
   334d0:	andsne	lr, r3, #323584	; 0x4f000
   334d4:	eorseq	pc, r7, r2, lsl #2
   334d8:			; <UNDEFINED> instruction: 0xf102bf98
   334dc:			; <UNDEFINED> instruction: 0xf7d00030
   334e0:	stmdavc	r3!, {r1, r2, r6, r9, fp, sp, lr, pc}
   334e4:			; <UNDEFINED> instruction: 0xf0034631
   334e8:	blcs	27412c <ftello64@plt+0x2705b0>
   334ec:	eorseq	pc, r7, r3, lsl #2
   334f0:			; <UNDEFINED> instruction: 0xf103bf98
   334f4:			; <UNDEFINED> instruction: 0xf7d00030
   334f8:	adcmi	lr, ip, #237568	; 0x3a000
   334fc:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
   33500:	svclt	0x00004770
   33504:	mvnsmi	lr, #737280	; 0xb4000
   33508:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   3350c:	addhi	pc, r7, r0
   33510:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
   33514:	ldrmi	r1, [r7], -r6, asr #16
   33518:	strtmi	r2, [r9], -r1
   3351c:	adcsmi	lr, fp, #15
   33520:			; <UNDEFINED> instruction: 0xf1a3d04f
   33524:	svccs	0x0000035c
   33528:			; <UNDEFINED> instruction: 0xf383fab3
   3352c:	cmpne	r3, #323584	; 0x4f000
   33530:	movwcs	fp, #3848	; 0xf08
   33534:	cmple	r4, r0, lsl #22
   33538:	adcsmi	r3, r1, #1
   3353c:			; <UNDEFINED> instruction: 0xf811d00d
   33540:	blcs	200314c <ftello64@plt+0x1fff5d0>
   33544:	blcs	8231ac <ftello64@plt+0x81f630>
   33548:	andeq	pc, sl, #-1073741784	; 0xc0000028
   3354c:	bcs	1298f0 <ftello64@plt+0x125d74>
   33550:	adcsmi	sp, r1, #52, 16	; 0x340000
   33554:	andeq	pc, r2, r0, lsl #2
   33558:			; <UNDEFINED> instruction: 0xf7cfd1f1
   3355c:			; <UNDEFINED> instruction: 0xf8dfed16
   33560:	ldrbtmi	r9, [r9], #212	; 0xd4
   33564:	strmi	r4, [r4], -r0, lsl #13
   33568:	adcsmi	lr, fp, #14
   3356c:			; <UNDEFINED> instruction: 0xf1a3d03d
   33570:	blx	fecb3ee8 <ftello64@plt+0xfecb036c>
   33574:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   33578:	svclt	0x00082f00
   3357c:	bllt	fe8bbd84 <ftello64@plt+0xfe8b8208>
   33580:	strmi	r7, [r4], -r3, lsr #32
   33584:			; <UNDEFINED> instruction: 0xd01342b5
   33588:	svccc	0x0001f815
   3358c:	blcs	1ffa714 <ftello64@plt+0x1ff6b98>
   33590:	blcs	8231f8 <ftello64@plt+0x81f67c>
   33594:	blcs	2e9940 <ftello64@plt+0x2e5dc4>
   33598:	subseq	pc, ip, #79	; 0x4f
   3359c:	tstle	r2, r2, lsr #32
   335a0:			; <UNDEFINED> instruction: 0xf04f42b5
   335a4:			; <UNDEFINED> instruction: 0xf104036e
   335a8:			; <UNDEFINED> instruction: 0xf8040402
   335ac:	mvnle	r3, r1, lsl #24
   335b0:	strbmi	r2, [r0], -r0, lsl #6
   335b4:	andlt	r7, r3, r3, lsr #32
   335b8:	mvnshi	lr, #12386304	; 0xbd0000
   335bc:	svceq	0x00f7f013
   335c0:	andcc	sp, r5, r7, asr #1
   335c4:	blcs	3ad4b0 <ftello64@plt+0x3a9934>
   335c8:	cmncs	r2, #2, 30
   335cc:	strcc	r7, [r2], #-99	; 0xffffff9d
   335d0:	blcs	367938 <ftello64@plt+0x363dbc>
   335d4:	blcs	32762c <ftello64@plt+0x323ab0>
   335d8:	blcs	26763c <ftello64@plt+0x263ac0>
   335dc:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
   335e0:	strcc	r2, [r2], #-816	; 0xfffffcd0
   335e4:	stccc	8, cr15, [r1], {4}
   335e8:	subscs	lr, ip, #204, 14	; 0x3300000
   335ec:	movwls	r7, #34	; 0x22
   335f0:	rscscc	pc, pc, #79	; 0x4f
   335f4:	tstcs	r1, fp, asr #12
   335f8:			; <UNDEFINED> instruction: 0xf7d03404
   335fc:			; <UNDEFINED> instruction: 0xe7c1e856
   33600:	strcc	r2, [r2], #-870	; 0xfffffc9a
   33604:	stccc	8, cr15, [r1], {4}
   33608:	cmncs	r6, #188, 14	; 0x2f00000
   3360c:			; <UNDEFINED> instruction: 0xf8043402
   33610:	ldr	r3, [r7, r1, lsl #24]!
   33614:	strcc	r2, [r2], #-866	; 0xfffffc9e
   33618:	stccc	8, cr15, [r1], {4}
   3361c:			; <UNDEFINED> instruction: 0x2001e7b2
   33620:	ldc	7, cr15, [r2], #828	; 0x33c
   33624:	strmi	r2, [r4], -r0, lsl #6
   33628:	strbmi	r4, [r0], -r0, lsl #13
   3362c:	andlt	r7, r3, r3, lsr #32
   33630:	mvnshi	lr, #12386304	; 0xbd0000
   33634:	andeq	sp, r0, lr, asr #25
   33638:			; <UNDEFINED> instruction: 0xf7ffb508
   3363c:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
   33640:			; <UNDEFINED> instruction: 0xf7ffbd08
   33644:	svclt	0x0000fe7f
   33648:			; <UNDEFINED> instruction: 0x4606b5f0
   3364c:			; <UNDEFINED> instruction: 0x460f4d3f
   33650:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   33654:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
   33658:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   3365c:	cfstrsge	mvf4, [r1], {254}	; 0xfe
   33660:			; <UNDEFINED> instruction: 0xf85ecd0f
   33664:			; <UNDEFINED> instruction: 0xf8dcc00c
   33668:			; <UNDEFINED> instruction: 0xf8cdc000
   3366c:			; <UNDEFINED> instruction: 0xf04fc024
   33670:	strgt	r0, [pc], #-3072	; 33678 <ftello64@plt+0x2fafc>
   33674:	muleq	r3, r5, r8
   33678:	andeq	lr, r3, r4, lsl #17
   3367c:			; <UNDEFINED> instruction: 0xf0014630
   33680:	vmlsne.f32	s30, s9, s15
   33684:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   33688:	svclt	0x00082f00
   3368c:	cmplt	ip, r1, lsl #8
   33690:	bmi	c7c698 <ftello64@plt+0xc78b1c>
   33694:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   33698:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3369c:	subsmi	r9, sl, r9, lsl #22
   336a0:			; <UNDEFINED> instruction: 0x4620d152
   336a4:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   336a8:			; <UNDEFINED> instruction: 0xf0014630
   336ac:	strmi	pc, [r5], -r5, ror #21
   336b0:	eorsle	r2, pc, r0, lsl #16
   336b4:	andcs	r4, r1, #36700160	; 0x2300000
   336b8:			; <UNDEFINED> instruction: 0xf0012103
   336bc:			; <UNDEFINED> instruction: 0x4669fb5f
   336c0:			; <UNDEFINED> instruction: 0xf0024628
   336c4:	stmdacs	r6, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   336c8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   336cc:			; <UNDEFINED> instruction: 0x9c00da01
   336d0:	stcge	3, cr11, [r7], {100}	; 0x64
   336d4:	strtmi	r2, [r8], -r6, lsl #4
   336d8:			; <UNDEFINED> instruction: 0xf0014621
   336dc:			; <UNDEFINED> instruction: 0x3001fdb7
   336e0:	bls	a77a0 <ftello64@plt+0xa3c24>
   336e4:	strtmi	sl, [r0], -r2, lsl #18
   336e8:	stc	7, cr15, [r8, #828]	; 0x33c
   336ec:	bls	11fdd4 <ftello64@plt+0x11c258>
   336f0:	strtmi	sl, [r0], -r4, lsl #18
   336f4:	stc	7, cr15, [r2, #828]	; 0x33c
   336f8:	bls	19fd20 <ftello64@plt+0x19c1a4>
   336fc:	strtmi	sl, [r0], -r6, lsl #18
   33700:	ldcl	7, cr15, [ip, #-828]!	; 0xfffffcc4
   33704:			; <UNDEFINED> instruction: 0xf89db158
   33708:			; <UNDEFINED> instruction: 0x0619301c
   3370c:			; <UNDEFINED> instruction: 0x065ad510
   33710:			; <UNDEFINED> instruction: 0xf003bf4c
   33714:	vbic.i32	d16, #48896	; 0x0000bf00
   33718:	blcs	23452c <ftello64@plt+0x2309b0>
   3371c:	strcs	sp, [r1], #-264	; 0xfffffef8
   33720:	eorsvs	r2, fp, r0, lsl #6
   33724:			; <UNDEFINED> instruction: 0xf0014628
   33728:			; <UNDEFINED> instruction: 0xe7b2f995
   3372c:			; <UNDEFINED> instruction: 0xe7f9603c
   33730:	ldrb	r2, [r7, r0, lsl #8]!
   33734:	svc	0x007af7cf
   33738:	addlt	r4, r0, #44, 12	; 0x2c00000
   3373c:			; <UNDEFINED> instruction: 0xe7a86038
   33740:	strcs	r6, [r0], #-2987	; 0xfffff455
   33744:			; <UNDEFINED> instruction: 0xe7ed603b
   33748:	stc	7, cr15, [ip, #828]	; 0x33c
   3374c:	andeq	pc, r0, sl, ror #7
   33750:	andeq	r1, r2, r4, asr #10
   33754:	andeq	r0, r0, r8, lsl #8
   33758:	andeq	r1, r2, sl, lsl #10
   3375c:			; <UNDEFINED> instruction: 0x4604b570
   33760:	strmi	r4, [sp], -sp, lsl #28
   33764:	and	r4, r8, lr, ror r4
   33768:	svc	0x0098f7cf
   3376c:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
   33770:	svclt	0x0004287c
   33774:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   33778:			; <UNDEFINED> instruction: 0x4631b150
   3377c:			; <UNDEFINED> instruction: 0xf7cf4620
   33780:	strtmi	lr, [r9], -lr, ror #24
   33784:	strtmi	r4, [r0], -r2, lsl #12
   33788:	bcs	447e0 <ftello64@plt+0x40c64>
   3378c:	ldrmi	sp, [r0], -ip, ror #3
   33790:	andcs	fp, r1, r0, ror sp
   33794:	svclt	0x0000bd70
   33798:	andeq	pc, r0, r8, ror r2	; <UNPREDICTABLE>
   3379c:	stmdbcs	r0, {r0, r5, r9, fp, lr}
   337a0:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   337a4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   337a8:	addlt	fp, r9, r0, lsr r5
   337ac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   337b0:			; <UNDEFINED> instruction: 0xf04f9307
   337b4:	mrsle	r0, (UNDEF: 58)
   337b8:	bmi	73b7c0 <ftello64@plt+0x737c44>
   337bc:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   337c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   337c4:	subsmi	r9, sl, r7, lsl #22
   337c8:	andlt	sp, r9, sl, lsr #2
   337cc:	blge	122c94 <ftello64@plt+0x11f118>
   337d0:	strmi	sl, [ip], -r2, lsl #20
   337d4:			; <UNDEFINED> instruction: 0xf7ffa901
   337d8:	strmi	pc, [r5], -r7, lsr #25
   337dc:	rscle	r2, fp, r0, lsl #16
   337e0:	bge	19e400 <ftello64@plt+0x19a884>
   337e4:	strtmi	sl, [r0], -r4, lsl #18
   337e8:	ldc2	7, cr15, [lr], {255}	; 0xff
   337ec:	rscle	r2, r3, r0, lsl #16
   337f0:	blls	159ffc <ftello64@plt+0x156480>
   337f4:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
   337f8:	ldrb	r2, [lr, r1]
   337fc:	bls	e7f74 <ftello64@plt+0xe43f8>
   33800:	addsmi	r9, sl, #5120	; 0x1400
   33804:	ldrshle	sp, [r7, #200]	; 0xc8
   33808:	blls	1da01c <ftello64@plt+0x1d64a0>
   3380c:	lfmle	f4, 2, [r3], #616	; 0x268
   33810:			; <UNDEFINED> instruction: 0x4601d1d2
   33814:			; <UNDEFINED> instruction: 0xf7cf4628
   33818:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   3381c:	strb	sp, [fp, ip, ror #21]
   33820:	stc	7, cr15, [r0, #-828]!	; 0xfffffcc4
   33824:	strdeq	r1, [r2], -sl
   33828:	andeq	r0, r0, r8, lsl #8
   3382c:	andeq	r1, r2, r2, ror #7
   33830:	svcmi	0x00f0e92d
   33834:	addlt	r4, r3, pc, lsl #12
   33838:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
   3383c:	addhi	pc, pc, r0
   33840:	strmi	r7, [r5], -r4, lsl #16
   33844:	svclt	0x00182c20
   33848:	tstle	r5, r9, lsl #24
   3384c:	svcmi	0x0001f815
   33850:	svclt	0x00182c09
   33854:	rscsle	r2, r9, r0, lsr #24
   33858:			; <UNDEFINED> instruction: 0xf0002c2d
   3385c:	stmdavc	fp!, {r0, r6, r7, pc}
   33860:	eorle	r2, r4, pc, lsr fp
   33864:	strtmi	r4, [r8], -r2, ror #18
   33868:			; <UNDEFINED> instruction: 0xf7cf4479
   3386c:	bllt	46e7bc <ftello64@plt+0x46ac40>
   33870:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   33874:			; <UNDEFINED> instruction: 0xff6cf7fb
   33878:	cmnlt	r2, r2, ror r8
   3387c:			; <UNDEFINED> instruction: 0xf1064d5e
   33880:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
   33884:	stcne	8, cr15, [r8], {84}	; 0x54
   33888:	strcc	r4, [r8], #-1574	; 0xfffff9da
   3388c:			; <UNDEFINED> instruction: 0xf7fb4628
   33890:			; <UNDEFINED> instruction: 0xf854ff5f
   33894:	bcs	3e8ac <ftello64@plt+0x3ad30>
   33898:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3389c:	svclt	0x00082b4d
   338a0:	cmple	sl, sp, lsr r8
   338a4:	andcs	r6, r0, sp, lsr r0
   338a8:	pop	{r0, r1, ip, sp, pc}
   338ac:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   338b0:	sbcsle	r2, sp, r0, lsl #22
   338b4:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
   338b8:	stmdble	r1, {r0, r3, sl, fp, sp}^
   338bc:	strtmi	r4, [r8], -pc, asr #18
   338c0:			; <UNDEFINED> instruction: 0xf7f84479
   338c4:			; <UNDEFINED> instruction: 0x4680fbfd
   338c8:	rsbsle	r2, fp, r0, lsl #16
   338cc:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
   338d0:	addhi	pc, r4, r0
   338d4:			; <UNDEFINED> instruction: 0xf8df2300
   338d8:			; <UNDEFINED> instruction: 0xf8df9128
   338dc:	strmi	sl, [r4], -r8, lsr #2
   338e0:	ldrbtmi	r9, [r9], #768	; 0x300
   338e4:	ldrbtmi	r4, [sl], #2888	; 0xb48
   338e8:	movwls	r4, #5243	; 0x147b
   338ec:			; <UNDEFINED> instruction: 0xf854e002
   338f0:	bicslt	r5, sp, r4, lsl #30
   338f4:	blcs	519a8 <ftello64@plt+0x4de2c>
   338f8:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   338fc:	suble	r2, ip, r0, lsl #18
   33900:			; <UNDEFINED> instruction: 0xe00546b3
   33904:	ldrdne	pc, [ip], -fp
   33908:	bleq	26fd3c <ftello64@plt+0x26c1c0>
   3390c:	suble	r2, r4, r0, lsl #18
   33910:			; <UNDEFINED> instruction: 0xf7cf4628
   33914:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   33918:			; <UNDEFINED> instruction: 0xf854d1f4
   3391c:	bls	4b534 <ftello64@plt+0x479b8>
   33920:	ldrdcc	pc, [r0], -fp
   33924:	andls	r4, r0, #1744830464	; 0x68000000
   33928:	mvnle	r2, r0, lsl #26
   3392c:			; <UNDEFINED> instruction: 0xf7cf4640
   33930:	ldmdavs	r8!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   33934:	movwmi	r9, #23808	; 0x5d00
   33938:			; <UNDEFINED> instruction: 0x2000e7b4
   3393c:	cdp	7, 2, cr15, cr0, cr15, {6}
   33940:	cdp	7, 10, cr15, cr0, cr15, {6}
   33944:	ldrmi	r2, [r1], -r0, lsl #4
   33948:	strtmi	r4, [r8], -r4, lsl #12
   3394c:			; <UNDEFINED> instruction: 0xf7cf6022
   33950:	mcrrne	14, 4, lr, r3, cr2
   33954:	eorsle	r4, r1, r5, lsl #12
   33958:	tstmi	sp, #3866624	; 0x3b0000
   3395c:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   33960:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
   33964:			; <UNDEFINED> instruction: 0xf7fb4478
   33968:	ldmdavs	r1!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   3396c:	stfmid	f3, [r8], #-484	; 0xfffffe1c
   33970:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
   33974:	ldmdavs	r1!, {r1, sp, lr, pc}^
   33978:	cmplt	r1, r8, lsl #12
   3397c:			; <UNDEFINED> instruction: 0xf856683a
   33980:	andsmi	r3, sl, #8, 24	; 0x800
   33984:			; <UNDEFINED> instruction: 0x4620d0f7
   33988:			; <UNDEFINED> instruction: 0xf810f7fc
   3398c:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33990:			; <UNDEFINED> instruction: 0xf7fc4478
   33994:	andcs	pc, r0, fp, lsl #16
   33998:	strbmi	lr, [r9], -r6, lsl #15
   3399c:			; <UNDEFINED> instruction: 0xf7cf4628
   339a0:	cmplt	r0, r8, lsr fp
   339a4:	ldrbmi	r4, [r1], -r8, lsr #12
   339a8:	bl	cf18ec <ftello64@plt+0xcedd70>
   339ac:			; <UNDEFINED> instruction: 0xf04fb968
   339b0:	movwls	r3, #1023	; 0x3ff
   339b4:	mlasvs	r8, fp, r7, lr
   339b8:	ldr	r9, [r8, r0]
   339bc:	blcs	8cda50 <ftello64@plt+0x8c9ed4>
   339c0:	svcge	0x0070f47f
   339c4:	rscscc	pc, pc, pc, asr #32
   339c8:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   339cc:	andcs	r2, r0, r5, lsl #4
   339d0:	ldc	7, cr15, [r0], #-828	; 0xfffffcc4
   339d4:			; <UNDEFINED> instruction: 0xf7fb6821
   339d8:			; <UNDEFINED> instruction: 0xe788febb
   339dc:	str	r9, [r5, r0, lsl #10]!
   339e0:	cdp	7, 5, cr15, cr0, cr15, {6}
   339e4:			; <UNDEFINED> instruction: 0x46032216
   339e8:	rscscc	pc, pc, pc, asr #32
   339ec:	smmla	fp, sl, r0, r6
   339f0:	andeq	r6, r0, r8, asr #26
   339f4:	andeq	pc, r0, r6, lsl #3
   339f8:	andeq	pc, r0, lr, lsl #3
   339fc:	andeq	fp, r0, r4, rrx
   33a00:	andeq	r9, r0, sl, ror fp
   33a04:	andeq	r6, r0, lr, asr #7
   33a08:	andeq	pc, r0, r4, lsr r1	; <UNPREDICTABLE>
   33a0c:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
   33a10:	andeq	ip, r0, r6, asr #20
   33a14:	andeq	pc, r0, ip, ror #11
   33a18:			; <UNDEFINED> instruction: 0xf8dfb40f
   33a1c:	strlt	ip, [r0, #-92]	; 0xffffffa4
   33a20:	bge	1dfc3c <ftello64@plt+0x1dc0c0>
   33a24:	ldrbtmi	r4, [ip], #2837	; 0xb15
   33a28:			; <UNDEFINED> instruction: 0xf852a802
   33a2c:			; <UNDEFINED> instruction: 0xf85c1b04
   33a30:	ldmdavs	fp, {r0, r1, ip, sp}
   33a34:			; <UNDEFINED> instruction: 0xf04f9303
   33a38:	andls	r0, r1, #0, 6
   33a3c:	cdp	7, 6, cr15, cr2, cr15, {6}
   33a40:	blle	37da48 <ftello64@plt+0x379ecc>
   33a44:	blmi	386284 <ftello64@plt+0x382708>
   33a48:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   33a4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33a50:	subsmi	r9, sl, r3, lsl #22
   33a54:	andlt	sp, r5, lr, lsl #2
   33a58:	bl	171bd4 <ftello64@plt+0x16e058>
   33a5c:	ldrbmi	fp, [r0, -r4]!
   33a60:	cdp	7, 1, cr15, cr0, cr15, {6}
   33a64:			; <UNDEFINED> instruction: 0xf7cf6800
   33a68:	strmi	lr, [r1], -r6, lsr #26
   33a6c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   33a70:	mrc2	7, 6, pc, cr12, cr11, {7}
   33a74:	bl	ffdf19b8 <ftello64@plt+0xffdede3c>
   33a78:	andeq	r1, r2, sl, ror r1
   33a7c:	andeq	r0, r0, r8, lsl #8
   33a80:	andeq	r1, r2, r8, asr r1
   33a84:	andeq	lr, r0, sl, ror #31
   33a88:			; <UNDEFINED> instruction: 0xf8dfb40f
   33a8c:	strlt	ip, [r0, #-76]	; 0xffffffb4
   33a90:	bge	1dfcac <ftello64@plt+0x1dc130>
   33a94:	ldrbtmi	r4, [ip], #2833	; 0xb11
   33a98:			; <UNDEFINED> instruction: 0xf852a802
   33a9c:			; <UNDEFINED> instruction: 0xf85c1b04
   33aa0:	ldmdavs	fp, {r0, r1, ip, sp}
   33aa4:			; <UNDEFINED> instruction: 0xf04f9303
   33aa8:	andls	r0, r1, #0, 6
   33aac:	cdp	7, 2, cr15, cr10, cr15, {6}
   33ab0:	blmi	2c62e4 <ftello64@plt+0x2c2768>
   33ab4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33ab8:	svclt	0x00ac2800
   33abc:	andcs	r9, r0, r2, lsl #16
   33ac0:	blls	10db30 <ftello64@plt+0x109fb4>
   33ac4:	qaddle	r4, sl, r4
   33ac8:			; <UNDEFINED> instruction: 0xf85db005
   33acc:	andlt	lr, r4, r4, lsl #22
   33ad0:			; <UNDEFINED> instruction: 0xf7cf4770
   33ad4:	svclt	0x0000ebc8
   33ad8:	andeq	r1, r2, sl, lsl #2
   33adc:	andeq	r0, r0, r8, lsl #8
   33ae0:	andeq	r1, r2, ip, ror #1
   33ae4:	blmi	b06394 <ftello64@plt+0xb02818>
   33ae8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   33aec:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   33af0:	bmi	a85308 <ftello64@plt+0xa8178c>
   33af4:	movwls	r6, #14363	; 0x381b
   33af8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33afc:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   33b00:	eorle	r2, r5, r3, lsl #22
   33b04:	teqle	pc, r2, lsl #22
   33b08:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   33b0c:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   33b10:	bge	b4744 <ftello64@plt+0xb0bc8>
   33b14:	andls	r2, r0, #4, 2
   33b18:	andls	r6, r2, r2, ror #25
   33b1c:	strmi	r6, [r8, r0, lsr #24]!
   33b20:	movvs	fp, #96, 2
   33b24:	rscvs	r2, r3, #0, 6
   33b28:	blmi	6c63a0 <ftello64@plt+0x6c2824>
   33b2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33b30:	blls	10dba0 <ftello64@plt+0x10a024>
   33b34:	qsuble	r4, sl, r1
   33b38:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   33b3c:	blls	ce6cc <ftello64@plt+0xcab50>
   33b40:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   33b44:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   33b48:	mcr2	7, 0, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   33b4c:			; <UNDEFINED> instruction: 0xe7e9203f
   33b50:	bvs	10867a8 <ftello64@plt+0x1082c2c>
   33b54:			; <UNDEFINED> instruction: 0xf50158d3
   33b58:	ldmdavs	fp, {r8, sl, ip, lr}
   33b5c:	blvs	862070 <ftello64@plt+0x85e4f4>
   33b60:			; <UNDEFINED> instruction: 0xf7cf4629
   33b64:	rsbvs	lr, r5, #136, 24	; 0x8800
   33b68:	andcs	r4, r0, r3, lsl #12
   33b6c:	ldrb	r6, [fp, r3, lsr #6]
   33b70:	strtmi	r4, [sl], -sp, lsl #16
   33b74:			; <UNDEFINED> instruction: 0xf7fb4478
   33b78:			; <UNDEFINED> instruction: 0xe7f0feb5
   33b7c:	bl	1cf1ac0 <ftello64@plt+0x1cedf44>
   33b80:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   33b84:	mcr2	7, 4, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
   33b88:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   33b8c:	mcr2	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   33b90:	strheq	r1, [r2], -r8
   33b94:	andeq	r0, r0, r8, lsl #8
   33b98:	andeq	r1, r2, r2, lsr #1
   33b9c:	andeq	r1, r2, r4, ror r0
   33ba0:	muleq	r0, r2, pc	; <UNPREDICTABLE>
   33ba4:	andeq	r0, r0, r0, asr r4
   33ba8:	andeq	lr, r0, r4, lsl #30
   33bac:	andeq	lr, r0, sl, lsr pc
   33bb0:	andeq	lr, r0, r6, lsl pc
   33bb4:	mvnsmi	lr, #737280	; 0xb4000
   33bb8:	ldrmi	fp, [sp], -r3, lsl #1
   33bbc:	svcls	0x000a2903
   33bc0:	blmi	fe0c53e0 <ftello64@plt+0xfe0c1864>
   33bc4:	ldrdhi	pc, [r0], -r0
   33bc8:			; <UNDEFINED> instruction: 0xf8d7447b
   33bcc:	eorle	r9, r3, r0
   33bd0:	andle	r2, sp, r4, lsl #18
   33bd4:	rsbsle	r2, ip, r1, lsl #18
   33bd8:			; <UNDEFINED> instruction: 0xf0002905
   33bdc:	stmdbcs	r2, {r3, r4, r7, pc}
   33be0:	movwcs	fp, #3868	; 0xf1c
   33be4:	eorsle	r9, pc, r1, lsl #6
   33be8:	andlt	r9, r3, r1, lsl #16
   33bec:	mvnshi	lr, #12386304	; 0xbd0000
   33bf0:	svceq	0x0000f1b9
   33bf4:			; <UNDEFINED> instruction: 0x462cd030
   33bf8:	strtmi	r4, [r1], -sl, asr #12
   33bfc:			; <UNDEFINED> instruction: 0xf7cf4640
   33c00:	mcrrne	13, 10, lr, r3, cr12
   33c04:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   33c08:	bl	feeab3e8 <ftello64@plt+0xfeea786c>
   33c0c:	strmi	r0, [r4], #-2304	; 0xfffff700
   33c10:			; <UNDEFINED> instruction: 0xf8cdd1f2
   33c14:	subs	r9, r9, r4
   33c18:	svceq	0x0000f1b9
   33c1c:	sbchi	pc, ip, r0
   33c20:	movwls	r6, #6339	; 0x18c3
   33c24:	adcs	fp, fp, r3, lsr r1
   33c28:	stc	7, cr15, [ip, #-828]!	; 0xfffffcc4
   33c2c:	strmi	r6, [r4], -r3, lsl #16
   33c30:	cmple	r7, r4, lsl #22
   33c34:	strtmi	r4, [r9], -sl, asr #12
   33c38:			; <UNDEFINED> instruction: 0xf7cf4640
   33c3c:	mcrrne	10, 2, lr, r2, cr14
   33c40:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   33c44:	mvnscc	pc, #79	; 0x4f
   33c48:	movwls	r2, #4609	; 0x1201
   33c4c:	ldrshtvs	r6, [r8], -r2
   33c50:	andlt	r9, r3, r1, lsl #16
   33c54:	mvnshi	lr, #12386304	; 0xbd0000
   33c58:	andls	pc, r4, sp, asr #17
   33c5c:			; <UNDEFINED> instruction: 0xf8c79801
   33c60:	andlt	r9, r3, r0
   33c64:	mvnshi	lr, #12386304	; 0xbd0000
   33c68:	svceq	0x0001f1b8
   33c6c:	bmi	166a0c0 <ftello64@plt+0x1666544>
   33c70:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   33c74:	cmnle	r4, r0, lsl #22
   33c78:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   33c7c:	blcs	4df50 <ftello64@plt+0x4a3d4>
   33c80:	strbmi	sp, [r0], -lr, asr #32
   33c84:	svc	0x0042f7cf
   33c88:			; <UNDEFINED> instruction: 0xb123682b
   33c8c:			; <UNDEFINED> instruction: 0x46414851
   33c90:			; <UNDEFINED> instruction: 0xf7fb4478
   33c94:	ldrtmi	pc, [r0], -r7, lsr #28	; <UNPREDICTABLE>
   33c98:	movwls	r2, #4864	; 0x1300
   33c9c:	b	fe9f1be0 <ftello64@plt+0xfe9ee064>
   33ca0:			; <UNDEFINED> instruction: 0xf7cfe7a2
   33ca4:	stmdavs	r3, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   33ca8:	adcle	r2, r5, r4, lsl #22
   33cac:	ldc	7, cr15, [lr], #828	; 0x33c
   33cb0:	movwls	fp, #4739	; 0x1283
   33cb4:	stcl	7, cr15, [r6], #828	; 0x33c
   33cb8:			; <UNDEFINED> instruction: 0xf7cf6800
   33cbc:			; <UNDEFINED> instruction: 0xf106ebfc
   33cc0:			; <UNDEFINED> instruction: 0x46020114
   33cc4:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   33cc8:	ldc2l	7, cr15, [r4, #-1004]!	; 0xfffffc14
   33ccc:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   33cd0:	movwcs	lr, #1988	; 0x7c4
   33cd4:	sbcvs	r9, r3, r1, lsl #6
   33cd8:	addvs	r6, r3, r3, asr #32
   33cdc:	andlt	r9, r3, r1, lsl #16
   33ce0:	mvnshi	lr, #12386304	; 0xbd0000
   33ce4:	svclt	0x00082b20
   33ce8:	adcsle	r2, r0, r0
   33cec:	ldc	7, cr15, [lr], {207}	; 0xcf
   33cf0:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   33cf4:	movwls	fp, #4763	; 0x129b
   33cf8:	bl	ff771c3c <ftello64@plt+0xff76e0c0>
   33cfc:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   33d00:	ldmdami	r6!, {r1, r9, sl, lr}
   33d04:			; <UNDEFINED> instruction: 0xf7fb4478
   33d08:	andcs	pc, r0, r5, asr sp	; <UNPREDICTABLE>
   33d0c:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   33d10:	strtmi	r4, [r8], -sl, asr #12
   33d14:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   33d18:			; <UNDEFINED> instruction: 0xf7f79301
   33d1c:			; <UNDEFINED> instruction: 0xe763fdd7
   33d20:	blcs	531f4 <ftello64@plt+0x4f678>
   33d24:	blmi	c27fe0 <ftello64@plt+0xc24464>
   33d28:	ldreq	pc, [r4, -r6, lsl #2]
   33d2c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   33d30:	ands	fp, lr, r4, lsl r9
   33d34:	mvnlt	r6, r4, lsr #16
   33d38:	movwcc	r6, #6243	; 0x1863
   33d3c:			; <UNDEFINED> instruction: 0xf104d1fa
   33d40:	ldrtmi	r0, [r9], -r8
   33d44:	stmdb	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33d48:	mvnsle	r2, r0, lsl #16
   33d4c:			; <UNDEFINED> instruction: 0xf8c4682b
   33d50:	blcs	53d68 <ftello64@plt+0x501ec>
   33d54:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   33d58:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   33d5c:	stc2l	7, cr15, [r2, #1004]	; 0x3ec
   33d60:			; <UNDEFINED> instruction: 0xf100e799
   33d64:	stmdami	r1!, {r2, r4, r8}
   33d68:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   33d6c:	ldc2	7, cr15, [sl, #1004]!	; 0x3ec
   33d70:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   33d74:			; <UNDEFINED> instruction: 0x4638b9d3
   33d78:	ldc	7, cr15, [r2], #-828	; 0xfffffcc4
   33d7c:	andcs	r4, r1, r1, lsl #12
   33d80:			; <UNDEFINED> instruction: 0xf7cf310c
   33d84:	ldrtmi	lr, [r9], -lr, asr #28
   33d88:	andcc	r4, r8, r4, lsl #12
   33d8c:	bl	271cd0 <ftello64@plt+0x26e154>
   33d90:			; <UNDEFINED> instruction: 0xf8c44b17
   33d94:	ldrbtmi	r8, [fp], #-4
   33d98:	andsvs	r6, ip, sl, lsl r8
   33d9c:	ldrb	r6, [sl, -r2, lsr #32]!
   33da0:	mvnscc	pc, #79	; 0x4f
   33da4:	movwcs	r9, #769	; 0x301
   33da8:			; <UNDEFINED> instruction: 0xe71d603b
   33dac:			; <UNDEFINED> instruction: 0x46394811
   33db0:			; <UNDEFINED> instruction: 0xf7fb4478
   33db4:	bfi	pc, r7, #27, #4	; <UNPREDICTABLE>
   33db8:			; <UNDEFINED> instruction: 0xf44f4b0f
   33dbc:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   33dc0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   33dc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   33dc8:	cdp	7, 12, cr15, cr12, cr15, {6}
   33dcc:	ldrdeq	r0, [r2], -r8
   33dd0:	andeq	r0, r0, r0, asr r4
   33dd4:	andeq	lr, r0, r0, asr #29
   33dd8:	strdeq	lr, [r0], -r6
   33ddc:	andeq	lr, r0, r0, lsl lr
   33de0:	andeq	lr, r0, r2, lsl lr
   33de4:	andeq	r2, r2, r8, lsr #8
   33de8:	andeq	lr, r0, r2, lsl lr
   33dec:	andeq	lr, r0, lr, asr #27
   33df0:			; <UNDEFINED> instruction: 0x000223be
   33df4:	andeq	lr, r0, r4, ror #27
   33df8:	andeq	pc, r0, r6, lsl sl	; <UNPREDICTABLE>
   33dfc:	andeq	lr, r0, r8, lsr sp
   33e00:	andeq	pc, r0, r2, lsr #11
   33e04:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   33e08:	svcmi	0x00f0e92d
   33e0c:	addlt	r4, r5, pc, lsl r6
   33e10:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   33e14:			; <UNDEFINED> instruction: 0xf8dd4c5d
   33e18:			; <UNDEFINED> instruction: 0xf04f9038
   33e1c:	ldmpl	r3, {r9, sl}^
   33e20:			; <UNDEFINED> instruction: 0xf8d0447c
   33e24:	strmi	sl, [r5], -r0
   33e28:	movwls	r6, #14363	; 0x381b
   33e2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33e30:	ldrdcs	pc, [r0], -r9
   33e34:	suble	r9, r4, r1, lsl #12
   33e38:	andsle	r2, r8, r4, lsl #18
   33e3c:	svclt	0x00022901
   33e40:	addvs	r6, r6, r6, asr #1
   33e44:	andle	r4, r5, r4, lsr r6
   33e48:	rsble	r2, r1, r5, lsl #18
   33e4c:	svclt	0x00182902
   33e50:	rsble	r4, r4, r4, lsr r6
   33e54:	blmi	1346794 <ftello64@plt+0x1342c18>
   33e58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33e5c:	blls	10decc <ftello64@plt+0x10a350>
   33e60:			; <UNDEFINED> instruction: 0xf040405a
   33e64:	strtmi	r8, [r0], -r2, lsl #1
   33e68:	pop	{r0, r2, ip, sp, pc}
   33e6c:	ssub8mi	r8, r4, r0
   33e70:			; <UNDEFINED> instruction: 0xf10db322
   33e74:	ldrtmi	r0, [r8], r8, lsl #22
   33e78:	and	r9, r5, r1, lsl #4
   33e7c:	movwcs	lr, #6621	; 0x19dd
   33e80:	ldrmi	r1, [r8], #2770	; 0xad2
   33e84:			; <UNDEFINED> instruction: 0xb1ba9201
   33e88:			; <UNDEFINED> instruction: 0x4641465b
   33e8c:			; <UNDEFINED> instruction: 0x96024650
   33e90:	stm	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33e94:	stmdacs	r0, {r2, r9, sl, lr}
   33e98:			; <UNDEFINED> instruction: 0xf7cfd0f0
   33e9c:	addlt	lr, r4, #200, 22	; 0x32000
   33ea0:	bl	ffc71de4 <ftello64@plt+0xffc6e268>
   33ea4:			; <UNDEFINED> instruction: 0xf7cf6800
   33ea8:			; <UNDEFINED> instruction: 0xf105eb06
   33eac:			; <UNDEFINED> instruction: 0x46020114
   33eb0:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   33eb4:	ldc2l	7, cr15, [lr], #-1004	; 0xfffffc14
   33eb8:	andeq	lr, r7, #168, 22	; 0x2a000
   33ebc:	andcs	pc, r0, r9, asr #17
   33ec0:	bcs	6dde8 <ftello64@plt+0x6a26c>
   33ec4:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   33ec8:	teqle	sp, r0, lsl #22
   33ecc:	ldrtmi	sl, [r9], -r1, lsl #22
   33ed0:			; <UNDEFINED> instruction: 0xf7cf4650
   33ed4:	mcrrne	9, 7, lr, r3, cr2	; <UNPREDICTABLE>
   33ed8:	andle	r4, r8, r4, lsl #12
   33edc:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   33ee0:	ldrbtcc	pc, [pc], #79	; 33ee8 <ftello64@plt+0x3036c>	; <UNPREDICTABLE>
   33ee4:	rscvs	r2, sl, r1, lsl #4
   33ee8:	andcc	pc, r0, r9, asr #17
   33eec:			; <UNDEFINED> instruction: 0xf7cfe7b2
   33ef0:	addlt	lr, r4, #161792	; 0x27800
   33ef4:	bl	ff1f1e38 <ftello64@plt+0xff1ee2bc>
   33ef8:			; <UNDEFINED> instruction: 0xf7cf6800
   33efc:			; <UNDEFINED> instruction: 0xf105eadc
   33f00:			; <UNDEFINED> instruction: 0x46020114
   33f04:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   33f08:	mrrc2	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
   33f0c:	strb	r9, [fp, r1, lsl #22]!
   33f10:	ldrtmi	r4, [r8], -r2, lsr #18
   33f14:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   33f18:	ldc2l	7, cr15, [r8], {247}	; 0xf7
   33f1c:			; <UNDEFINED> instruction: 0x4630e79a
   33f20:	bl	771e64 <ftello64@plt+0x76e2e8>
   33f24:	andle	r4, sl, r2, lsl #11
   33f28:			; <UNDEFINED> instruction: 0xf7cf2001
   33f2c:	strmi	lr, [r2, #2840]	; 0xb18
   33f30:	blmi	727f4c <ftello64@plt+0x7243d0>
   33f34:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   33f38:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   33f3c:	strtmi	fp, [r8], -fp, asr #2
   33f40:			; <UNDEFINED> instruction: 0xf7cf2400
   33f44:			; <UNDEFINED> instruction: 0xe785e954
   33f48:	ldrbtcc	pc, [pc], #79	; 33f50 <ftello64@plt+0x303d4>	; <UNPREDICTABLE>
   33f4c:	andvs	pc, r0, r9, asr #17
   33f50:	ldrbmi	lr, [r0], -r0, lsl #15
   33f54:	b	1771e98 <ftello64@plt+0x176e31c>
   33f58:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33f5c:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   33f60:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   33f64:	ldc2	7, cr15, [lr], #1004	; 0x3ec
   33f68:			; <UNDEFINED> instruction: 0xf7cfe7e7
   33f6c:	blmi	3ee564 <ftello64@plt+0x3ea9e8>
   33f70:	rsbcs	pc, r2, #64, 4
   33f74:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   33f78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   33f7c:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   33f80:	ldcl	7, cr15, [r0, #828]!	; 0x33c
   33f84:	andeq	r0, r2, lr, lsl #27
   33f88:	andeq	r0, r0, r8, lsl #8
   33f8c:	andeq	r0, r2, r0, lsl #27
   33f90:	andeq	r0, r2, r8, asr #26
   33f94:	andeq	lr, r0, sl, lsl #26
   33f98:	andeq	lr, r0, lr, lsl #24
   33f9c:			; <UNDEFINED> instruction: 0x0000ecbe
   33fa0:	andeq	r0, r0, r0, asr r4
   33fa4:	andeq	lr, r0, r2, lsl #25
   33fa8:	andeq	pc, r0, r0, ror #16
   33fac:	andeq	lr, r0, r2, lsl #23
   33fb0:	andeq	pc, r0, sl, ror #7
   33fb4:	blmi	546808 <ftello64@plt+0x542c8c>
   33fb8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   33fbc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   33fc0:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   33fc4:			; <UNDEFINED> instruction: 0xf04f9303
   33fc8:	nopcs	{0}	; <UNPREDICTABLE>
   33fcc:	orrslt	r9, r8, r2, lsl #6
   33fd0:	orrlt	r6, sp, r5, asr #23
   33fd4:			; <UNDEFINED> instruction: 0x6c00aa02
   33fd8:	andls	r4, r0, #11534336	; 0xb00000
   33fdc:	andcs	r2, r0, #1073741825	; 0x40000001
   33fe0:	bmi	2c5e88 <ftello64@plt+0x2c230c>
   33fe4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   33fe8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33fec:	subsmi	r9, sl, r3, lsl #22
   33ff0:	strtmi	sp, [r0], -r5, lsl #2
   33ff4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   33ff8:	eorhi	r2, r3, pc, lsr r3
   33ffc:			; <UNDEFINED> instruction: 0xf7cfe7f1
   34000:	svclt	0x0000e932
   34004:	andeq	r0, r2, r8, ror #23
   34008:	andeq	r0, r0, r8, lsl #8
   3400c:			; <UNDEFINED> instruction: 0x00020bba
   34010:	blmi	686878 <ftello64@plt+0x682cfc>
   34014:	ldrblt	r4, [r0, #1146]!	; 0x47a
   34018:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   3401c:	movwls	r6, #63515	; 0xf81b
   34020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34024:	svcmi	0x0015b1c8
   34028:	strmi	sl, [r4], -r7, lsl #28
   3402c:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   34030:			; <UNDEFINED> instruction: 0x46315214
   34034:	andls	r4, r5, #32, 12	; 0x2000000
   34038:			; <UNDEFINED> instruction: 0xffbcf7ff
   3403c:	bvs	ff9858e8 <ftello64@plt+0xff981d6c>
   34040:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   34044:	strls	r6, [r1, #-2725]	; 0xfffff55b
   34048:	strls	r6, [r0, #-2917]	; 0xfffff49b
   3404c:	ldrtmi	r4, [r8], -r3, lsl #12
   34050:	mcrr2	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
   34054:	stccs	12, cr6, [r0], {228}	; 0xe4
   34058:	bmi	2a8804 <ftello64@plt+0x2a4c88>
   3405c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   34060:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34064:	subsmi	r9, sl, pc, lsl #22
   34068:	andslt	sp, r1, r1, lsl #2
   3406c:			; <UNDEFINED> instruction: 0xf7cfbdf0
   34070:	svclt	0x0000e8fa
   34074:	andeq	r0, r2, ip, lsl #23
   34078:	andeq	r0, r0, r8, lsl #8
   3407c:	andeq	lr, r0, ip, asr #23
   34080:	andeq	r0, r2, r2, asr #22
   34084:	mvnsmi	lr, sp, lsr #18
   34088:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   3408c:	ldcmi	6, cr4, [sp], #56	; 0x38
   34090:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   34094:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   34098:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   3409c:	strls	r6, [r7], #-2084	; 0xfffff7dc
   340a0:	streq	pc, [r0], #-79	; 0xffffffb1
   340a4:			; <UNDEFINED> instruction: 0xf8534604
   340a8:			; <UNDEFINED> instruction: 0xf8d88005
   340ac:	blcs	400b4 <ftello64@plt+0x3c538>
   340b0:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   340b4:	eorsle	r2, r7, r1, lsl #26
   340b8:			; <UNDEFINED> instruction: 0xf0402d00
   340bc:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   340c0:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   340c4:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   340c8:	bne	14ced50 <ftello64@plt+0x14cb1d4>
   340cc:	strmi	r6, [r1], #-738	; 0xfffffd1e
   340d0:	stmda	r4, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   340d4:	adcvs	r6, r5, #925696	; 0xe2000
   340d8:			; <UNDEFINED> instruction: 0x461042ba
   340dc:	blvs	1928980 <ftello64@plt+0x1924e04>
   340e0:			; <UNDEFINED> instruction: 0xf8d8b32b
   340e4:	blcs	400ec <ftello64@plt+0x3c570>
   340e8:	addshi	pc, sl, r0, asr #32
   340ec:	stfvsp	f3, [r5], #920	; 0x398
   340f0:			; <UNDEFINED> instruction: 0xf0002d00
   340f4:			; <UNDEFINED> instruction: 0xf8d880e0
   340f8:	blcs	40100 <ftello64@plt+0x3c584>
   340fc:	rschi	pc, r6, r0, asr #32
   34100:			; <UNDEFINED> instruction: 0xf7cf6b20
   34104:	stcvs	8, cr14, [r0], #464	; 0x1d0
   34108:	ldmda	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3410c:			; <UNDEFINED> instruction: 0x46292258
   34110:			; <UNDEFINED> instruction: 0xf7cf4620
   34114:			; <UNDEFINED> instruction: 0x4628e838
   34118:	stmda	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3411c:	ldrdcc	pc, [r0], -r8
   34120:			; <UNDEFINED> instruction: 0x4620b113
   34124:			; <UNDEFINED> instruction: 0xff74f7ff
   34128:	rscscc	pc, pc, pc, asr #32
   3412c:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   34130:	blcs	4efc4 <ftello64@plt+0x4b448>
   34134:	rschi	pc, fp, r0, asr #32
   34138:	svccs	0x00006be7
   3413c:	blvs	1928514 <ftello64@plt+0x1924998>
   34140:	blvs	fe922574 <ftello64@plt+0xfe91e9f8>
   34144:	addmi	fp, r5, #-1946157056	; 0x8c000000
   34148:	blvs	928d08 <ftello64@plt+0x92518c>
   3414c:	adcvs	r1, r2, #27136	; 0x6a00
   34150:	bmi	fe40b6b8 <ftello64@plt+0xfe407b3c>
   34154:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   34158:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3415c:	subsmi	r9, sl, r7, lsl #22
   34160:	rschi	pc, fp, r0, asr #32
   34164:	pop	{r3, ip, sp, pc}
   34168:	blvs	ffa14930 <ftello64@plt+0xffa10db4>
   3416c:	rscle	r2, sl, r0, lsl #30
   34170:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   34174:	bvs	ff8c01a0 <ftello64@plt+0xff8bc624>
   34178:	bne	fe27a1e4 <ftello64@plt+0xfe276668>
   3417c:	stmmi	r5, {r1, r4, r9, fp, ip}
   34180:	smlabtcs	r0, sp, r9, lr
   34184:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   34188:			; <UNDEFINED> instruction: 0xf7fb1214
   3418c:	ldr	pc, [r0, fp, lsr #23]
   34190:	ldrdne	pc, [r0], -r8
   34194:	bne	fe70eb28 <ftello64@plt+0xfe70afac>
   34198:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   3419c:	blcs	68770 <ftello64@plt+0x64bf4>
   341a0:	addshi	pc, r2, r0
   341a4:	tstcs	r3, r3, lsr #22
   341a8:	strmi	r6, [r3], #-3298	; 0xfffff31e
   341ac:	andls	sl, r0, r5, lsl #16
   341b0:	ldrmi	r6, [r8, r0, lsr #24]!
   341b4:	ldrdcs	pc, [r0], -r8
   341b8:	svcls	0x00056ae3
   341bc:	rscvs	r4, r3, #989855744	; 0x3b000000
   341c0:	bcs	459dc <ftello64@plt+0x41e60>
   341c4:	stfnep	f5, [r2], {54}	; 0x36
   341c8:	bge	1e87b4 <ftello64@plt+0x1e4c38>
   341cc:	andls	r2, r0, #0, 6
   341d0:	blvs	ff97c5e0 <ftello64@plt+0xff978a64>
   341d4:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   341d8:	strmi	r9, [r8, r6, lsl #6]!
   341dc:			; <UNDEFINED> instruction: 0xf0402800
   341e0:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   341e4:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   341e8:			; <UNDEFINED> instruction: 0xf0402b00
   341ec:	movwcs	r8, #141	; 0x8d
   341f0:	bvs	ff83c9fc <ftello64@plt+0xff838e80>
   341f4:	movwcc	lr, #63940	; 0xf9c4
   341f8:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   341fc:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   34200:	stfvsp	f5, [r5], #200	; 0xc8
   34204:	addle	r2, pc, r0, lsl #26
   34208:	ldrdcc	pc, [r0], -r8
   3420c:			; <UNDEFINED> instruction: 0xf43f2b00
   34210:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   34214:	andsne	lr, r4, #212, 18	; 0x350000
   34218:			; <UNDEFINED> instruction: 0xf7fb4478
   3421c:	strb	pc, [pc, -r3, ror #22]!	; <UNPREDICTABLE>
   34220:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   34224:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   34228:	blx	177221e <ftello64@plt+0x176e6a2>
   3422c:			; <UNDEFINED> instruction: 0xf43f2e00
   34230:			; <UNDEFINED> instruction: 0xe75caf7b
   34234:	andsne	lr, r4, #212, 18	; 0x350000
   34238:			; <UNDEFINED> instruction: 0xf0002800
   3423c:	mcrrne	0, 9, r8, r3, cr6
   34240:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   34244:			; <UNDEFINED> instruction: 0xf7cf1202
   34248:	vmlals.f64	d14, d21, d6
   3424c:	bls	105b00 <ftello64@plt+0x101f84>
   34250:	strls	r9, [r1], -r2, lsl #18
   34254:	ldmdami	r2, {ip, pc}^
   34258:			; <UNDEFINED> instruction: 0xf7fb4478
   3425c:	bvs	ff872f70 <ftello64@plt+0xff86f3f4>
   34260:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   34264:	svcge	0x0060f43f
   34268:	addmi	r6, r5, #675840	; 0xa5000
   3426c:	svcge	0x006bf67f
   34270:	vqdmulh.s<illegal width 8>	q10, q0, q6
   34274:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   34278:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   3427c:	tstcc	ip, #2030043136	; 0x79000000
   34280:			; <UNDEFINED> instruction: 0xf7cf4478
   34284:	stmdami	sl, {r4, r5, r6, sl, fp, sp, lr, pc}^
   34288:	andsne	lr, r4, #212, 18	; 0x350000
   3428c:			; <UNDEFINED> instruction: 0xf7fb4478
   34290:	blls	1b2f3c <ftello64@plt+0x1af3c0>
   34294:	teqle	r4, r0, lsl #22
   34298:	ldrdcs	pc, [r0], -r8
   3429c:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   342a0:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   342a4:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   342a8:	tstls	r0, r2, ror #26
   342ac:			; <UNDEFINED> instruction: 0xf7fb6d21
   342b0:	bvs	ff872f1c <ftello64@plt+0xff86f3a0>
   342b4:			; <UNDEFINED> instruction: 0xf04fe7d8
   342b8:	cmnvs	r5, #255	; 0xff
   342bc:	ldrmi	lr, [r8], -r9, asr #14
   342c0:	bicle	r2, sp, r0, lsl #26
   342c4:	bvs	ff8ee20c <ftello64@plt+0xff8ea690>
   342c8:	bfi	r4, r0, #12, #2
   342cc:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   342d0:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   342d4:	blx	1f22ca <ftello64@plt+0x1ee74e>
   342d8:			; <UNDEFINED> instruction: 0x4603e712
   342dc:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   342e0:	ldrbtmi	r4, [ip], #2104	; 0x838
   342e4:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   342e8:	andgt	pc, r0, sp, asr #17
   342ec:	blx	ffef22e0 <ftello64@plt+0xffeee764>
   342f0:			; <UNDEFINED> instruction: 0xf7cfe76b
   342f4:			; <UNDEFINED> instruction: 0x4601eb30
   342f8:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   342fc:	blx	16f22f0 <ftello64@plt+0x16ee774>
   34300:	blvs	ffa2e0c4 <ftello64@plt+0xffa2a548>
   34304:	strb	r6, [sp, -r0, ror #21]
   34308:	svc	0x0070f7ce
   3430c:			; <UNDEFINED> instruction: 0xf8d8e76f
   34310:	bcs	3c318 <ftello64@plt+0x3879c>
   34314:	svcge	0x0008f43f
   34318:	ldrmi	r6, [r8], -r1, lsr #26
   3431c:	tstls	r3, r2, ror #26
   34320:			; <UNDEFINED> instruction: 0xf7cf9202
   34324:	ldmib	sp, {r3, r4, r8, r9, fp, sp, lr, pc}^
   34328:	strmi	r2, [r3], -r2, lsl #2
   3432c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   34330:	blx	ff672324 <ftello64@plt+0xff66e7a8>
   34334:	rscscc	pc, pc, pc, asr #32
   34338:			; <UNDEFINED> instruction: 0xf7cee70b
   3433c:	blmi	970194 <ftello64@plt+0x96c618>
   34340:	rscsvs	pc, r4, #64, 4
   34344:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   34348:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3434c:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   34350:	stc	7, cr15, [r8], {207}	; 0xcf
   34354:	vqdmulh.s<illegal width 8>	d20, d0, d17
   34358:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   3435c:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   34360:	tstcc	ip, #2030043136	; 0x79000000
   34364:			; <UNDEFINED> instruction: 0xf7cf4478
   34368:			; <UNDEFINED> instruction: 0x4603ebfe
   3436c:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   34370:	smlsdxls	r1, lr, r4, r4
   34374:			; <UNDEFINED> instruction: 0x96004478
   34378:	blx	fed7236c <ftello64@plt+0xfed6e7f0>
   3437c:	svclt	0x0000e799
   34380:	andeq	r0, r2, lr, lsl #22
   34384:	andeq	r0, r0, r8, lsl #8
   34388:	andeq	r0, r2, r8, lsl #22
   3438c:	andeq	r0, r0, r0, asr r4
   34390:	andeq	r0, r2, sl, asr #20
   34394:	andeq	lr, r0, ip, lsr #21
   34398:			; <UNDEFINED> instruction: 0x0000ebb4
   3439c:	andeq	lr, r0, lr, lsl #21
   343a0:	andeq	lr, r0, r8, lsl fp
   343a4:	andeq	pc, r0, lr, asr r5	; <UNPREDICTABLE>
   343a8:	andeq	lr, r0, r0, lsl #17
   343ac:	andeq	lr, r0, ip, lsl sl
   343b0:			; <UNDEFINED> instruction: 0x0000eab4
   343b4:	andeq	lr, r0, lr, lsr #10
   343b8:	andeq	lr, r0, sl, asr #21
   343bc:	andeq	lr, r0, lr, lsl #20
   343c0:			; <UNDEFINED> instruction: 0x00006abe
   343c4:	andeq	lr, r0, sl, lsl #21
   343c8:			; <UNDEFINED> instruction: 0x0000eab6
   343cc:	andeq	lr, r0, r6, ror #19
   343d0:	muleq	r0, r0, r4
   343d4:			; <UNDEFINED> instruction: 0x0000e7b2
   343d8:	andeq	lr, r0, lr, asr #18
   343dc:	andeq	pc, r0, sl, ror r4	; <UNPREDICTABLE>
   343e0:	muleq	r0, ip, r7
   343e4:	andeq	lr, r0, r0, lsr #18
   343e8:	andeq	lr, r0, r0, ror #8
   343ec:	strdeq	lr, [r0], -ip
   343f0:	svcmi	0x00f8e92d
   343f4:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   343f8:	eorsle	r2, r9, r0, lsl #16
   343fc:	strmi	r4, [r0], r2, lsr #20
   34400:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   34404:	ldrdcc	pc, [r0], -r9
   34408:	blmi	86311c <ftello64@plt+0x85f5a0>
   3440c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   34410:			; <UNDEFINED> instruction: 0xf8dfb354
   34414:	smlsdxcs	r0, ip, r0, fp
   34418:	bcc	3055c <ftello64@plt+0x2c9e0>
   3441c:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   34420:	andle	r1, pc, fp, ror #24
   34424:	streq	pc, [r8], -r4, lsl #2
   34428:	ldrtmi	r4, [r0], -r1, asr #12
   3442c:	ldcl	7, cr15, [r0, #824]!	; 0x338
   34430:			; <UNDEFINED> instruction: 0xf8d9b940
   34434:	ldmdblt	fp, {ip, sp}^
   34438:			; <UNDEFINED> instruction: 0xf7cf4628
   3443c:			; <UNDEFINED> instruction: 0xf8c4eb68
   34440:	strmi	sl, [r7], -r4
   34444:	stccs	8, cr6, [r0], {36}	; 0x24
   34448:	ldrtmi	sp, [r8], -r9, ror #3
   3444c:	svchi	0x00f8e8bd
   34450:			; <UNDEFINED> instruction: 0x46584631
   34454:	blx	11f2448 <ftello64@plt+0x11ee8cc>
   34458:	strb	r6, [sp, r5, ror #16]!
   3445c:	stmdami	sp, {r0, r9, sl, lr}
   34460:			; <UNDEFINED> instruction: 0xf7fb4478
   34464:			; <UNDEFINED> instruction: 0xe7d0fa3f
   34468:	ldrtmi	r4, [r8], -r7, lsr #12
   3446c:	svchi	0x00f8e8bd
   34470:	sbccs	r4, ip, #9216	; 0x2400
   34474:	stmdami	sl, {r0, r3, r8, fp, lr}
   34478:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3447c:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   34480:	bl	1c723c4 <ftello64@plt+0x1c6e848>
   34484:	andeq	r0, r2, sl, lsr #15
   34488:	andeq	r0, r0, r0, asr r4
   3448c:	andeq	r1, r2, r8, asr #26
   34490:	andeq	lr, r0, r0, lsl sl
   34494:			; <UNDEFINED> instruction: 0x0000e9b0
   34498:	andeq	pc, r0, r0, ror #6
   3449c:	andeq	lr, r0, r2, lsl #13
   344a0:	andeq	lr, r0, sl, lsl #19
   344a4:	bcs	61a6c <ftello64@plt+0x5def0>
   344a8:	strmi	r4, [r4], -sp, lsl #12
   344ac:	msreq	CPSR_fxc, pc, asr #32
   344b0:	svclt	0x00144628
   344b4:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   344b8:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   344bc:	stmia	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   344c0:			; <UNDEFINED> instruction: 0x4620b150
   344c4:			; <UNDEFINED> instruction: 0xff94f7ff
   344c8:	stmiblt	r8!, {r1, r8, sp}^
   344cc:			; <UNDEFINED> instruction: 0x46204632
   344d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   344d4:	svclt	0x00aef7ce
   344d8:	cmncs	r7, r8, lsr #12
   344dc:	ldm	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   344e0:			; <UNDEFINED> instruction: 0x4620b158
   344e4:			; <UNDEFINED> instruction: 0xff84f7ff
   344e8:			; <UNDEFINED> instruction: 0x4632b970
   344ec:	vmax.s8	d20, d0, d16
   344f0:	pop	{r0, r6, r8, sp}
   344f4:			; <UNDEFINED> instruction: 0xf7ce4070
   344f8:			; <UNDEFINED> instruction: 0x4601bf9d
   344fc:			; <UNDEFINED> instruction: 0x46204632
   34500:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   34504:	svclt	0x0096f7ce
   34508:	rscscc	pc, pc, pc, asr #32
   3450c:	svclt	0x0000bd70
   34510:	ldrbmi	lr, [r0, sp, lsr #18]!
   34514:	bmi	1845d74 <ftello64@plt+0x18421f8>
   34518:	blmi	1845d9c <ftello64@plt+0x1842220>
   3451c:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   34520:	strmi	r2, [r4], -r2, lsl #18
   34524:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   34528:			; <UNDEFINED> instruction: 0xf04f930d
   3452c:	blmi	1735134 <ftello64@plt+0x17315b8>
   34530:	rsble	r4, fp, fp, ror r4
   34534:	suble	r2, r9, r3, lsl #18
   34538:	cmnle	r4, r4, lsl #18
   3453c:	b	1446ea8 <ftello64@plt+0x144332c>
   34540:	svclt	0x000c0106
   34544:	tstcs	r0, r1, lsl #2
   34548:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   3454c:	svclt	0x00142f00
   34550:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   34554:	ldrdcc	pc, [r0], -r9
   34558:	rsbsle	r2, r8, r0, lsl #22
   3455c:			; <UNDEFINED> instruction: 0xf0002f00
   34560:	ldmdami	r1, {r2, r3, r7, pc}^
   34564:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   34568:			; <UNDEFINED> instruction: 0xf9bcf7fb
   3456c:	suble	r2, sl, r0, lsl #24
   34570:	ldrdcc	pc, [r0], -r9
   34574:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   34578:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   3457c:			; <UNDEFINED> instruction: 0xf9b2f7fb
   34580:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   34584:	stccs	8, cr6, [r0], {28}
   34588:			; <UNDEFINED> instruction: 0xf8dfd07e
   3458c:	strcs	sl, [r0, #-296]	; 0xfffffed8
   34590:	strd	r4, [r6], -sl
   34594:			; <UNDEFINED> instruction: 0xf7ce4630
   34598:			; <UNDEFINED> instruction: 0x4605ed1e
   3459c:	stccs	8, cr6, [r0], {36}	; 0x24
   345a0:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   345a4:	rscsle	r1, r9, r3, ror ip
   345a8:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   345ac:			; <UNDEFINED> instruction: 0x46404639
   345b0:	stc	7, cr15, [lr, #-824]!	; 0xfffffcc8
   345b4:	mvnsle	r2, r0, lsl #16
   345b8:	ldrdcc	pc, [r0], -r9
   345bc:	rscle	r2, r9, r0, lsl #22
   345c0:	ldrbmi	r4, [r0], -r1, asr #12
   345c4:			; <UNDEFINED> instruction: 0xf98ef7fb
   345c8:	strb	r6, [r3, r6, ror #16]!
   345cc:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   345d0:	orrlt	r6, r3, fp, lsl r8
   345d4:	subsle	r2, r9, r0, lsl #16
   345d8:	andspl	lr, r4, #208, 18	; 0x340000
   345dc:	strtmi	sl, [r0], -r5, lsl #18
   345e0:			; <UNDEFINED> instruction: 0xf7ff9203
   345e4:	bls	133988 <ftello64@plt+0x12fe0c>
   345e8:	strls	r4, [r0], -r9, lsr #12
   345ec:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   345f0:			; <UNDEFINED> instruction: 0xf7fb4478
   345f4:	bmi	cb2bd8 <ftello64@plt+0xcaf05c>
   345f8:			; <UNDEFINED> instruction: 0xb124447a
   345fc:	movtlt	r6, #56549	; 0xdce5
   34600:	stccs	6, cr4, [r0], {44}	; 0x2c
   34604:			; <UNDEFINED> instruction: 0xf04fd1fa
   34608:			; <UNDEFINED> instruction: 0xe01435ff
   3460c:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   34610:	bllt	110e684 <ftello64@plt+0x110ab08>
   34614:	movweq	lr, #27220	; 0x6a54
   34618:	movwcs	fp, #7948	; 0x1f0c
   3461c:	svccs	0x00002300
   34620:	movwcs	fp, #3848	; 0xf08
   34624:	rscle	r2, lr, r0, lsl #22
   34628:			; <UNDEFINED> instruction: 0xf7ff4638
   3462c:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   34630:	andcs	fp, r1, r8, lsl pc
   34634:	bmi	8c4f50 <ftello64@plt+0x8c13d4>
   34638:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   3463c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34640:	subsmi	r9, sl, sp, lsl #22
   34644:	strtmi	sp, [r8], -r6, lsr #2
   34648:	pop	{r1, r2, r3, ip, sp, pc}
   3464c:	stccs	7, cr8, [r0], {240}	; 0xf0
   34650:	bfi	sp, r6, #3, #22
   34654:	addsmi	r6, r1, #230400	; 0x38400
   34658:	stcvs	15, cr11, [r2], #-16
   3465c:	smlalle	r6, sl, r6, r0
   34660:	ldrbcc	pc, [pc, #79]!	; 346b7 <ftello64@plt+0x30b3b>	; <UNPREDICTABLE>
   34664:	ldrtmi	lr, [r9], -r7, ror #15
   34668:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   3466c:			; <UNDEFINED> instruction: 0xf7fb4478
   34670:			; <UNDEFINED> instruction: 0xe7cff939
   34674:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   34678:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3467c:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   34680:			; <UNDEFINED> instruction: 0xf7fb4478
   34684:	ldr	pc, [lr, pc, lsr #18]!
   34688:	ldrb	r4, [r4, r5, lsr #12]
   3468c:	ldrbcc	pc, [pc, #79]!	; 346e3 <ftello64@plt+0x30b67>	; <UNPREDICTABLE>
   34690:	str	r4, [r3, sl, lsr #12]!
   34694:	stcl	7, cr15, [r6, #824]!	; 0x338
   34698:	andeq	r0, r2, r2, lsl #13
   3469c:	andeq	r0, r0, r8, lsl #8
   346a0:	andeq	r0, r2, r0, ror r6
   346a4:	andeq	r0, r0, r0, asr r4
   346a8:	andeq	lr, r0, lr, lsr #18
   346ac:	andeq	lr, r0, sl, lsr r9
   346b0:	ldrdeq	r1, [r2], -r2
   346b4:	andeq	lr, r0, r0, asr #18
   346b8:	andeq	lr, r0, ip, ror r8
   346bc:			; <UNDEFINED> instruction: 0xfffff5b9
   346c0:	andeq	r0, r2, r6, ror #10
   346c4:	ldrdeq	lr, [r0], -ip
   346c8:	andeq	r5, r0, sl, lsl #27
   346cc:	andeq	lr, r0, lr, ror #16
   346d0:	andeq	lr, r0, r4, lsl r8
   346d4:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   346d8:	stfvsp	f3, [r3], {32}
   346dc:			; <UNDEFINED> instruction: 0x4618b11b
   346e0:	mvnsle	r2, r0, lsl #16
   346e4:	blvs	ff0864ac <ftello64@plt+0xff082930>
   346e8:	mulle	r1, r1, r2
   346ec:			; <UNDEFINED> instruction: 0x47704618
   346f0:	stmdbvs	r2, {sl, fp, sp, lr}
   346f4:	mvnsle	r2, r0, lsl #20
   346f8:			; <UNDEFINED> instruction: 0x47703014
   346fc:			; <UNDEFINED> instruction: 0xfffff4db
   34700:	blmi	1a1b28 <ftello64@plt+0x19dfac>
   34704:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   34708:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3470c:			; <UNDEFINED> instruction: 0xf7ffb10b
   34710:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   34714:	svclt	0x0000bd08
   34718:	muleq	r2, sl, r4
   3471c:	andeq	r0, r0, r0, asr r4
   34720:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   34724:			; <UNDEFINED> instruction: 0x460dd818
   34728:	strmi	fp, [r6], -r9, lsl #6
   3472c:	andcs	r2, r1, r8, asr r1
   34730:	ldmdb	r6!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34734:	strtmi	r4, [r8], -r4, lsl #12
   34738:			; <UNDEFINED> instruction: 0xf7ce6026
   3473c:	bmi	3ef734 <ftello64@plt+0x3ebbb8>
   34740:	rsbvs	r2, r5, #0, 2
   34744:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   34748:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   3474c:	subsvs	r3, r3, r1, lsl #6
   34750:			; <UNDEFINED> instruction: 0x63206523
   34754:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   34758:	vqdmulh.s<illegal width 8>	d20, d0, d8
   3475c:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   34760:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   34764:	movtcc	r4, #17529	; 0x4479
   34768:			; <UNDEFINED> instruction: 0xf7cf4478
   3476c:	stmdami	r6, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   34770:			; <UNDEFINED> instruction: 0xf7fb4478
   34774:	svclt	0x0000f895
   34778:	andeq	r1, r2, r0, lsl sl
   3477c:	andeq	pc, r0, r6, ror r0	; <UNPREDICTABLE>
   34780:	muleq	r0, r8, r3
   34784:	andeq	lr, r0, ip, lsl #15
   34788:	andeq	lr, r0, r8, ror #15
   3478c:	mvnsmi	lr, sp, lsr #18
   34790:	ldrmi	fp, [r7], -r4, lsl #1
   34794:	strmi	r9, [r8], -r3
   34798:	mcrls	1, 0, r2, cr3, cr7, {3}
   3479c:	svc	0x0032f7ce
   347a0:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   347a4:	svclt	0x00142800
   347a8:	andcs	r2, r0, r2
   347ac:			; <UNDEFINED> instruction: 0xffb8f7ff
   347b0:	eorcs	r4, ip, r5, lsl #12
   347b4:	bl	feff26f4 <ftello64@plt+0xfefeeb78>
   347b8:	tstcs	r1, sl, lsl fp
   347bc:	rscscc	pc, pc, #79	; 0x4f
   347c0:			; <UNDEFINED> instruction: 0x9600447b
   347c4:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   347c8:			; <UNDEFINED> instruction: 0x61214604
   347cc:	stmib	r4, {r6, r9, sl, lr}^
   347d0:			; <UNDEFINED> instruction: 0xf7ce6700
   347d4:	blmi	570584 <ftello64@plt+0x56ca08>
   347d8:	tstcs	r0, r4, lsl sl
   347dc:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   347e0:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   347e4:	rscvs	r0, r1, pc, lsl #8
   347e8:	smlabtne	r1, r4, r9, lr
   347ec:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   347f0:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   347f4:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   347f8:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   347fc:			; <UNDEFINED> instruction: 0xf8cd480e
   34800:	ldrbtmi	r8, [r8], #-0
   34804:			; <UNDEFINED> instruction: 0xf86ef7fb
   34808:	andcs	r2, r1, #0, 6
   3480c:	strtmi	r2, [r8], -r3, lsl #2
   34810:	mrc2	7, 3, pc, cr14, cr15, {7}
   34814:	andlt	r4, r4, r8, lsr #12
   34818:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3481c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   34820:	svclt	0x0000e7ec
   34824:	andeq	r9, r0, ip, ror #2
   34828:	andeq	r0, r2, r4, asr #7
   3482c:	andeq	r0, r0, r0, asr r4
   34830:			; <UNDEFINED> instruction: 0xfffff3d1
   34834:	ldrdeq	r8, [r0], -r2
   34838:	andeq	lr, r0, r2, lsl #15
   3483c:	andeq	lr, r0, r2, ror #14
   34840:	ldrbmi	lr, [r0, sp, lsr #18]!
   34844:	bmi	1dc60a4 <ftello64@plt+0x1dc2528>
   34848:	blmi	1dc62b4 <ftello64@plt+0x1dc2738>
   3484c:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   34850:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   34854:	ldmpl	r3, {r2, r9, sl, lr}^
   34858:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   3485c:			; <UNDEFINED> instruction: 0xf04f930d
   34860:	stmdbcs	r0, {r8, r9}
   34864:			; <UNDEFINED> instruction: 0x460fd052
   34868:	eorsle	r2, r0, r0, lsl #16
   3486c:	blcs	b92880 <ftello64@plt+0xb8ed04>
   34870:	tstcs	r0, sl, lsr #32
   34874:	strtmi	r2, [r0], -r1, lsl #4
   34878:	blx	ffc7286e <ftello64@plt+0xffc6ecf2>
   3487c:			; <UNDEFINED> instruction: 0xf0401c41
   34880:	mcrcs	0, 0, r8, cr0, cr9, {4}
   34884:	blmi	1aa8da4 <ftello64@plt+0x1aa5228>
   34888:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3488c:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   34890:	andle	r1, r7, sl, ror ip
   34894:	andeq	pc, r8, r5, lsl #2
   34898:			; <UNDEFINED> instruction: 0xf7ce4621
   3489c:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   348a0:	addhi	pc, lr, r0
   348a4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   348a8:	blmi	18a9074 <ftello64@plt+0x18a54f8>
   348ac:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   348b0:	ldrdcc	pc, [r0], -sl
   348b4:			; <UNDEFINED> instruction: 0xf0402b00
   348b8:	strbmi	r8, [r9], -r5, lsr #1
   348bc:	strtmi	r2, [r0], -r0, lsl #4
   348c0:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   348c4:	eor	r4, fp, r7, lsl #12
   348c8:	blcs	529dc <ftello64@plt+0x4ee60>
   348cc:	mcrcs	1, 0, sp, cr0, cr1, {6}
   348d0:	mrrcmi	0, 6, sp, r8, cr12
   348d4:	vst3.16	{d20-d22}, [pc :256], ip
   348d8:	ldrtmi	r5, [r0], -r0, lsl #2
   348dc:			; <UNDEFINED> instruction: 0xff20f7ff
   348e0:	strtmi	r4, [r0], -r6, lsl #12
   348e4:	cdp	7, 7, cr15, cr12, cr14, {6}
   348e8:	andscc	r4, r8, r1, lsl #13
   348ec:	bl	8f282c <ftello64@plt+0x8eecb0>
   348f0:			; <UNDEFINED> instruction: 0xf1092301
   348f4:	strtmi	r0, [r1], -r1, lsl #4
   348f8:	andvs	r4, r7, r5, lsl #12
   348fc:	andscc	r6, r4, fp, lsr #2
   34900:	mcrr	7, 12, pc, r0, cr14	; <UNPREDICTABLE>
   34904:			; <UNDEFINED> instruction: 0xf8584b4a
   34908:	eor	sl, r6, r3
   3490c:			; <UNDEFINED> instruction: 0xd1b82800
   34910:	eor	r2, sp, r0, lsl #12
   34914:			; <UNDEFINED> instruction: 0x46499a16
   34918:			; <UNDEFINED> instruction: 0xf7ff4620
   3491c:	strmi	pc, [r7], -r3, asr #27
   34920:	rscsle	r1, r5, fp, ror ip
   34924:			; <UNDEFINED> instruction: 0xf8584b42
   34928:	vst4.8	{d26-d29}, [pc], r3
   3492c:	ldrtmi	r5, [r0], -r0, lsl #2
   34930:	mrc2	7, 7, pc, cr6, cr15, {7}
   34934:	strtmi	r4, [r0], -r6, lsl #12
   34938:	cdp	7, 5, cr15, cr2, cr14, {6}
   3493c:			; <UNDEFINED> instruction: 0xf7ce3018
   34940:	movwcs	lr, #2810	; 0xafa
   34944:	strmi	r4, [r5], -r1, lsr #12
   34948:			; <UNDEFINED> instruction: 0x612b6007
   3494c:			; <UNDEFINED> instruction: 0xf7ce3014
   34950:	strtmi	lr, [r0], -r8, lsr #26
   34954:	svc	0x002cf7ce
   34958:			; <UNDEFINED> instruction: 0xf8da64b0
   3495c:	movwcs	r1, #0
   34960:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   34964:	strcs	lr, [pc, #-2502]	; 33fa6 <ftello64@plt+0x3042a>
   34968:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   3496c:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   34970:	blmi	b47240 <ftello64@plt+0xb436c4>
   34974:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34978:	blls	38e9e8 <ftello64@plt+0x38ae6c>
   3497c:	qdaddle	r4, sl, sp
   34980:	andlt	r4, lr, r0, lsr r6
   34984:			; <UNDEFINED> instruction: 0x87f0e8bd
   34988:	andsvc	lr, r4, #3506176	; 0x358000
   3498c:	ldrtmi	sl, [r0], -r5, lsl #18
   34990:			; <UNDEFINED> instruction: 0xf7ff9203
   34994:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   34998:	bls	106284 <ftello64@plt+0x102708>
   3499c:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   349a0:	stmdami	r7!, {ip, pc}
   349a4:			; <UNDEFINED> instruction: 0xf7fa4478
   349a8:			; <UNDEFINED> instruction: 0xe7e1ff9d
   349ac:	ldrtmi	r4, [r7], -r5, lsr #24
   349b0:			; <UNDEFINED> instruction: 0xe790447c
   349b4:	andcs	r4, r0, #76546048	; 0x4900000
   349b8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   349bc:	ldrb	r4, [r7, r6, lsl #12]
   349c0:			; <UNDEFINED> instruction: 0xf04f4b1b
   349c4:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   349c8:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   349cc:	ldrdcc	pc, [r0], -sl
   349d0:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   349d4:	movwcs	r2, #512	; 0x200
   349d8:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   349dc:	stcl	7, cr15, [r8], {206}	; 0xce
   349e0:	svclt	0x00083101
   349e4:	svccc	0x00fff1b0
   349e8:			; <UNDEFINED> instruction: 0xf7ced19f
   349ec:	strtmi	lr, [lr], -ip, asr #28
   349f0:			; <UNDEFINED> instruction: 0xf7ce6800
   349f4:	ldrtmi	lr, [r9], -r0, ror #26
   349f8:	ldmdami	r3, {r1, r9, sl, lr}
   349fc:			; <UNDEFINED> instruction: 0xf7fa4478
   34a00:	sbfx	pc, r9, #29, #22
   34a04:			; <UNDEFINED> instruction: 0x46214811
   34a08:			; <UNDEFINED> instruction: 0xf7fa4478
   34a0c:	ldrb	pc, [r4, -fp, ror #30]	; <UNPREDICTABLE>
   34a10:	strtmi	r4, [r1], -pc, lsl #16
   34a14:			; <UNDEFINED> instruction: 0xf7fa4478
   34a18:	ldrb	pc, [sl, r5, ror #30]	; <UNPREDICTABLE>
   34a1c:	stc	7, cr15, [r2], #-824	; 0xfffffcc8
   34a20:	andeq	r0, r2, r2, asr r3
   34a24:	andeq	r0, r0, r8, lsl #8
   34a28:	andeq	r0, r2, r8, asr #6
   34a2c:	andeq	r1, r2, ip, asr #17
   34a30:	andeq	r0, r0, r0, asr r4
   34a34:	andeq	r9, r0, r4, ror r0
   34a38:			; <UNDEFINED> instruction: 0xfffff24f
   34a3c:	andeq	r0, r2, ip, lsr #4
   34a40:	andeq	lr, r0, r8, asr r6
   34a44:	andeq	lr, r0, r4, lsr #32
   34a48:	andeq	lr, r0, r8, asr #11
   34a4c:	ldrdeq	lr, [r0], -r4
   34a50:	andeq	lr, r0, ip, lsl #11
   34a54:	blmi	f8734c <ftello64@plt+0xf837d0>
   34a58:	push	{r1, r3, r4, r5, r6, sl, lr}
   34a5c:	strdlt	r4, [pc], r0
   34a60:			; <UNDEFINED> instruction: 0x260058d3
   34a64:			; <UNDEFINED> instruction: 0x46054a3a
   34a68:	movwls	r6, #55323	; 0xd81b
   34a6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34a70:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   34a74:	subsle	r2, r7, r0, lsl #16
   34a78:			; <UNDEFINED> instruction: 0xf8df4b36
   34a7c:			; <UNDEFINED> instruction: 0xf8dfa0dc
   34a80:			; <UNDEFINED> instruction: 0xf8df90dc
   34a84:	ldrbtmi	r8, [sl], #220	; 0xdc
   34a88:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   34a8c:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   34a90:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   34a94:	svceq	0x0000f1bb
   34a98:	stclvs	0, cr13, [r2], #72	; 0x48
   34a9c:			; <UNDEFINED> instruction: 0x6c20a904
   34aa0:	mrsls	r2, LR_irq
   34aa4:	ldrbmi	r2, [r8, r2, lsl #2]
   34aa8:	cmplt	r8, r3, lsl #12
   34aac:	mcrcs	6, 0, r4, cr0, cr0, {1}
   34ab0:	ldrmi	fp, [lr], -r8, lsl #30
   34ab4:	svc	0x004ef7ce
   34ab8:	strbmi	r4, [r0], -r1, lsl #12
   34abc:	mrc2	7, 3, pc, cr10, cr10, {7}
   34ac0:			; <UNDEFINED> instruction: 0xf7ce6ca0
   34ac4:	blvs	86f91c <ftello64@plt+0x86bda0>
   34ac8:	bvs	18e0f90 <ftello64@plt+0x18dd414>
   34acc:			; <UNDEFINED> instruction: 0xf7ce2100
   34ad0:	blvs	8702f8 <ftello64@plt+0x86c77c>
   34ad4:	bl	fe2f2a14 <ftello64@plt+0xfe2eee98>
   34ad8:			; <UNDEFINED> instruction: 0xf7ce4620
   34adc:			; <UNDEFINED> instruction: 0xb325eb88
   34ae0:	stclvs	6, cr4, [sp], #176	; 0xb0
   34ae4:	blcs	ceb78 <ftello64@plt+0xcaffc>
   34ae8:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   34aec:	sbcle	r2, pc, r0, lsl #22
   34af0:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   34af4:			; <UNDEFINED> instruction: 0xf8d44620
   34af8:	andls	fp, r3, #80	; 0x50
   34afc:	blx	16f2b00 <ftello64@plt+0x16eef84>
   34b00:	ldrbmi	r9, [r9], -r3, lsl #20
   34b04:	strbmi	r4, [r8], -r3, lsl #12
   34b08:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   34b0c:	strtmi	lr, [r0], -r0, asr #15
   34b10:			; <UNDEFINED> instruction: 0xffe8f7fe
   34b14:	stmdacs	r0, {r1, r2, r9, sl, lr}
   34b18:			; <UNDEFINED> instruction: 0xf7ced0e7
   34b1c:			; <UNDEFINED> instruction: 0x4601ef1c
   34b20:			; <UNDEFINED> instruction: 0xf7fa4650
   34b24:	strb	pc, [r0, r7, asr #28]!	; <UNPREDICTABLE>
   34b28:	bmi	3c6348 <ftello64@plt+0x3c27cc>
   34b2c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   34b30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34b34:	subsmi	r9, sl, sp, lsl #22
   34b38:	ldrtmi	sp, [r0], -r3, lsl #2
   34b3c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   34b40:			; <UNDEFINED> instruction: 0xf7ce8ff0
   34b44:	svclt	0x0000eb90
   34b48:	andeq	r0, r2, r8, asr #2
   34b4c:	andeq	r0, r0, r8, lsl #8
   34b50:	andeq	r0, r2, lr, lsr #2
   34b54:	andeq	r0, r0, r0, asr r4
   34b58:	muleq	r0, lr, r5
   34b5c:			; <UNDEFINED> instruction: 0x0000e5be
   34b60:	ldrdeq	lr, [r0], -r8
   34b64:	andeq	r0, r2, r2, ror r0
   34b68:	blmi	8073e8 <ftello64@plt+0x80386c>
   34b6c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   34b70:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   34b74:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   34b78:			; <UNDEFINED> instruction: 0xf04f9303
   34b7c:	cmnlt	r8, r0, lsl #6
   34b80:	blcs	ceb94 <ftello64@plt+0xcb018>
   34b84:	svcge	0x0002d01d
   34b88:	blvs	ff986460 <ftello64@plt+0xff9828e4>
   34b8c:			; <UNDEFINED> instruction: 0xb1a56ce2
   34b90:	movwcs	r6, #3104	; 0xc20
   34b94:	strls	r2, [r0, -r6, lsl #2]
   34b98:	stclvs	7, cr4, [r4], #672	; 0x2a0
   34b9c:	mvnsle	r2, r0, lsl #24
   34ba0:			; <UNDEFINED> instruction: 0xf7ff4630
   34ba4:	bmi	4b4908 <ftello64@plt+0x4b0d8c>
   34ba8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   34bac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34bb0:	subsmi	r9, sl, r3, lsl #22
   34bb4:	andlt	sp, r5, r4, lsl r1
   34bb8:			; <UNDEFINED> instruction: 0x4614bdf0
   34bbc:	mvnle	r2, r0, lsl #24
   34bc0:	stcvs	7, cr14, [r3], {238}	; 0xee
   34bc4:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   34bc8:	sbcsle	r2, ip, r0, lsl #20
   34bcc:			; <UNDEFINED> instruction: 0xf7ce4618
   34bd0:	ldrb	lr, [r8, r8, ror #29]
   34bd4:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   34bd8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   34bdc:	ubfx	sp, r3, #1, #19
   34be0:	bl	1072b20 <ftello64@plt+0x106efa4>
   34be4:	andeq	r0, r2, r4, lsr r0
   34be8:	andeq	r0, r0, r8, lsl #8
   34bec:	strdeq	pc, [r1], -r6
   34bf0:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   34bf4:			; <UNDEFINED> instruction: 0xf7ff2003
   34bf8:	svclt	0x0000bd93
   34bfc:			; <UNDEFINED> instruction: 0x4606b5f8
   34c00:	strmi	r2, [ip], -r1
   34c04:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   34c08:	adcmi	r6, r3, #274432	; 0x43000
   34c0c:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   34c10:	svccc	0x00011e73
   34c14:	streq	pc, [r1], -r6, asr #3
   34c18:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   34c1c:	svcpl	0x0001f813
   34c20:	adcsmi	r6, fp, #1024	; 0x400
   34c24:	mvnsle	r5, sp, lsl #9
   34c28:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   34c2c:	vqdmulh.s<illegal width 8>	d20, d0, d5
   34c30:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   34c34:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   34c38:	cmpcc	r0, #2030043136	; 0x79000000
   34c3c:			; <UNDEFINED> instruction: 0xf7ce4478
   34c40:	svclt	0x0000ef92
   34c44:	andeq	lr, r0, r2, lsr #23
   34c48:	andeq	sp, r0, r4, asr #29
   34c4c:	andeq	lr, r0, ip, asr #8
   34c50:	strlt	fp, [r8, #-376]	; 0xfffffe88
   34c54:	blcs	b92c68 <ftello64@plt+0xb8f0ec>
   34c58:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   34c5c:	andcs	fp, r1, #-1073741810	; 0xc000000e
   34c60:			; <UNDEFINED> instruction: 0xf7fb2100
   34c64:	strdcc	pc, [r1], -fp
   34c68:	andcs	fp, r1, r8, lsl pc
   34c6c:	andcs	fp, r1, r8, lsl #26
   34c70:	andcs	fp, r1, r8, lsl #26
   34c74:	svclt	0x00004770
   34c78:	addlt	fp, r3, r0, lsl #10
   34c7c:	andcs	r4, r0, #4, 22	; 0x1000
   34c80:	andls	r2, r0, #1073741824	; 0x40000000
   34c84:			; <UNDEFINED> instruction: 0xf7ff447b
   34c88:	ldrdlt	pc, [r3], -fp
   34c8c:	blx	172e0a <ftello64@plt+0x16f28e>
   34c90:	andeq	r5, r0, r8, lsl #22
   34c94:	addlt	fp, r3, r0, lsl #10
   34c98:	andcs	r4, r2, #4, 22	; 0x1000
   34c9c:	mrscs	r9, (UNDEF: 17)
   34ca0:			; <UNDEFINED> instruction: 0xf7ff447b
   34ca4:	andlt	pc, r3, sp, asr #27
   34ca8:	blx	172e26 <ftello64@plt+0x16f2aa>
   34cac:	andeq	r5, r0, r0, ror fp
   34cb0:	addlt	fp, r3, r0, lsl #10
   34cb4:	tstcs	r0, r4, lsl #22
   34cb8:	tstls	r0, r2, lsl #4
   34cbc:			; <UNDEFINED> instruction: 0xf7ff447b
   34cc0:			; <UNDEFINED> instruction: 0xb003fdbf
   34cc4:	blx	172e42 <ftello64@plt+0x16f2c6>
   34cc8:			; <UNDEFINED> instruction: 0x0000c2b4
   34ccc:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   34cd0:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   34cd4:	mvnsmi	lr, sp, lsr #18
   34cd8:	addlt	r4, r2, r6, lsl #12
   34cdc:	cmncs	r7, r8, lsl #12
   34ce0:			; <UNDEFINED> instruction: 0xf7ce4617
   34ce4:			; <UNDEFINED> instruction: 0xf44fec90
   34ce8:	stmdacs	r0, {r8, ip, lr}
   34cec:	andcs	fp, r2, r4, lsl pc
   34cf0:			; <UNDEFINED> instruction: 0xf7ff2000
   34cf4:			; <UNDEFINED> instruction: 0x4605fd15
   34cf8:			; <UNDEFINED> instruction: 0xf7ce2036
   34cfc:	blmi	62f21c <ftello64@plt+0x62b6a0>
   34d00:			; <UNDEFINED> instruction: 0xf04f2101
   34d04:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   34d08:			; <UNDEFINED> instruction: 0xf1009600
   34d0c:			; <UNDEFINED> instruction: 0x46040814
   34d10:	strbmi	r6, [r0], -r1, lsr #2
   34d14:	strvs	lr, [r0, -r4, asr #19]
   34d18:	stcl	7, cr15, [r6], {206}	; 0xce
   34d1c:	bmi	487964 <ftello64@plt+0x483de8>
   34d20:	ldrbtmi	r2, [fp], #-0
   34d24:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   34d28:	strne	lr, [pc], #-2501	; 34d30 <ftello64@plt+0x311b4>
   34d2c:	andeq	lr, r2, r4, asr #19
   34d30:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   34d34:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   34d38:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   34d3c:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   34d40:			; <UNDEFINED> instruction: 0xf8cd480b
   34d44:	ldrbtmi	r8, [r8], #-0
   34d48:	stc2l	7, cr15, [ip, #1000]	; 0x3e8
   34d4c:	andlt	r4, r2, r8, lsr #12
   34d50:	ldrhhi	lr, [r0, #141]!	; 0x8d
   34d54:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   34d58:	svclt	0x0000e7f2
   34d5c:	muleq	r0, r6, r3
   34d60:	andeq	pc, r1, lr, ror lr	; <UNPREDICTABLE>
   34d64:	andeq	r0, r0, r0, asr r4
   34d68:			; <UNDEFINED> instruction: 0xfffff0db
   34d6c:	andeq	r7, r0, lr, lsl #29
   34d70:	andeq	lr, r0, lr, asr r3
   34d74:	andeq	lr, r0, sl, lsr #4
   34d78:	svclt	0x00a8f7ff
   34d7c:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   34d80:	addlt	r4, lr, r3, lsr #26
   34d84:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   34d88:			; <UNDEFINED> instruction: 0x4d23592c
   34d8c:	strls	r6, [sp], #-2084	; 0xfffff7dc
   34d90:	streq	pc, [r0], #-79	; 0xffffffb1
   34d94:	andle	r4, fp, sp, ror r4
   34d98:	blx	feef2d9e <ftello64@plt+0xfeeef222>
   34d9c:	blmi	787620 <ftello64@plt+0x783aa4>
   34da0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34da4:	blls	38ee14 <ftello64@plt+0x38b298>
   34da8:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   34dac:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   34db0:			; <UNDEFINED> instruction: 0x46044b1b
   34db4:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   34db8:	cmnlt	fp, fp, lsl r8
   34dbc:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   34dc0:	stmdbge	r5, {r2, r4, r9, ip, lr}
   34dc4:	andls	r4, r3, #32, 12	; 0x2000000
   34dc8:			; <UNDEFINED> instruction: 0xf8f4f7ff
   34dcc:	strtmi	r9, [r9], -r3, lsl #20
   34dd0:	strmi	r9, [r3], -r0, lsl #12
   34dd4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   34dd8:	stc2	7, cr15, [r4, #1000]	; 0x3e8
   34ddc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   34de0:	stfvsp	f3, [r0], #144	; 0x90
   34de4:	strmi	fp, [r4], -r8, lsr #2
   34de8:	mvnsle	r2, r0, lsl #24
   34dec:	rscscc	pc, pc, pc, asr #32
   34df0:	blvs	ff8eed48 <ftello64@plt+0xff8eb1cc>
   34df4:	svclt	0x0004429a
   34df8:	subsvs	r6, lr, r3, lsr #24
   34dfc:			; <UNDEFINED> instruction: 0xf04fd0ce
   34e00:			; <UNDEFINED> instruction: 0xe7cb30ff
   34e04:	ldrbcc	pc, [pc, #79]!	; 34e5b <ftello64@plt+0x312df>	; <UNPREDICTABLE>
   34e08:	ldrb	r4, [sl, sl, lsr #12]
   34e0c:	b	af2d4c <ftello64@plt+0xaef1d0>
   34e10:	andeq	pc, r1, sl, lsl lr	; <UNPREDICTABLE>
   34e14:	andeq	r0, r0, r8, lsl #8
   34e18:	andeq	pc, r1, ip, lsl #28
   34e1c:	andeq	pc, r1, r0, lsl #28
   34e20:	andeq	r0, r0, r0, asr r4
   34e24:	andeq	lr, r0, sl, ror #5
   34e28:			; <UNDEFINED> instruction: 0xffffedd3
   34e2c:	mvnsmi	lr, #737280	; 0xb4000
   34e30:	bmi	1446878 <ftello64@plt+0x1442cfc>
   34e34:	blmi	14466b8 <ftello64@plt+0x1442b3c>
   34e38:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   34e3c:			; <UNDEFINED> instruction: 0xf8df6805
   34e40:			; <UNDEFINED> instruction: 0x4604913c
   34e44:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   34e48:			; <UNDEFINED> instruction: 0x460e44f9
   34e4c:	movwls	r6, #47131	; 0xb81b
   34e50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34e54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34e58:	rsbsle	r9, r3, r2, lsl #6
   34e5c:	blcs	10103f0 <ftello64@plt+0x100c874>
   34e60:	subscs	sp, r8, r8, ror ip
   34e64:	stmda	r6!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34e68:			; <UNDEFINED> instruction: 0x46212258
   34e6c:			; <UNDEFINED> instruction: 0xf7ce4605
   34e70:			; <UNDEFINED> instruction: 0x6ca0e98a
   34e74:			; <UNDEFINED> instruction: 0xf7ceb108
   34e78:	stmdavs	r2!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
   34e7c:	strtvs	r2, [r8], #768	; 0x300
   34e80:	stmib	r4, {r0, r1, r9, fp, sp}^
   34e84:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   34e88:	suble	r6, r2, r3, ror #6
   34e8c:	svclt	0x00092a01
   34e90:	bvs	184cf24 <ftello64@plt+0x18493a8>
   34e94:	andpl	pc, r0, #1325400064	; 0x4f000000
   34e98:	svclt	0x00084610
   34e9c:			; <UNDEFINED> instruction: 0xf7ce6262
   34ea0:	stmdbvs	fp!, {r1, r3, r6, fp, sp, lr, pc}
   34ea4:	andcs	r6, r0, #2768896	; 0x2a4000
   34ea8:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   34eac:			; <UNDEFINED> instruction: 0x61a14b34
   34eb0:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   34eb4:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   34eb8:	adcvs	r6, r2, #536870926	; 0x2000000e
   34ebc:			; <UNDEFINED> instruction: 0x63206222
   34ec0:			; <UNDEFINED> instruction: 0x6d6d69e8
   34ec4:	tsteq	r1, r0, asr #22
   34ec8:	mvnvs	r2, r0
   34ecc:	tstcs	r0, r1, lsl #10
   34ed0:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   34ed4:	stmib	r4, {r2, r8}^
   34ed8:			; <UNDEFINED> instruction: 0xf8590102
   34edc:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   34ee0:	ldrtmi	fp, [r5], -fp, ror #19
   34ee4:	bge	e1424 <ftello64@plt+0xdd8a8>
   34ee8:	andls	r2, r0, #0, 6
   34eec:	stfvse	f2, [r2], #4
   34ef0:	ldrmi	r6, [r0, r0, lsr #24]!
   34ef4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   34ef8:	bmi	8e93c8 <ftello64@plt+0x8e584c>
   34efc:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   34f00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34f04:	subsmi	r9, sl, fp, lsl #22
   34f08:			; <UNDEFINED> instruction: 0x4628d132
   34f0c:	pop	{r0, r2, r3, ip, sp, pc}
   34f10:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   34f14:	movwcs	r5, #8192	; 0x2000
   34f18:	eorvs	r6, r3, r0, ror #4
   34f1c:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   34f20:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   34f24:			; <UNDEFINED> instruction: 0xf846f7ff
   34f28:	ldrtmi	r4, [r1], -sl, lsr #12
   34f2c:	ldmdami	r6, {r0, r1, r9, sl, lr}
   34f30:			; <UNDEFINED> instruction: 0xf7fa4478
   34f34:	ldmdavs	fp!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   34f38:			; <UNDEFINED> instruction: 0x4620b113
   34f3c:			; <UNDEFINED> instruction: 0xf868f7ff
   34f40:	strb	r6, [lr, r6, ror #23]
   34f44:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   34f48:	stmdacs	r0, {r0, r2, r9, sl, lr}
   34f4c:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   34f50:	vstrle	d2, [r6, #252]	; 0xfc
   34f54:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   34f58:			; <UNDEFINED> instruction: 0xf7fa4478
   34f5c:	strb	pc, [ip, fp, lsr #24]	; <UNPREDICTABLE>
   34f60:	ldcl	7, cr15, [r8], #824	; 0x338
   34f64:	stmdami	sl, {r0, r9, sl, lr}
   34f68:			; <UNDEFINED> instruction: 0xf7fa4478
   34f6c:	strb	pc, [r4, r3, lsr #24]	; <UNPREDICTABLE>
   34f70:	ldmdb	r8!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34f74:	andeq	pc, r1, r6, ror #26
   34f78:	andeq	r0, r0, r8, lsl #8
   34f7c:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
   34f80:	andeq	r0, r0, r0, asr r4
   34f84:	andeq	pc, r1, r2, lsr #25
   34f88:	andeq	lr, r0, r8, ror #3
   34f8c:	muleq	r0, r0, r1
   34f90:	andeq	lr, r0, r8, asr #3
   34f94:			; <UNDEFINED> instruction: 0xf7ff2300
   34f98:	svclt	0x0000bf49
   34f9c:	mvnsmi	lr, #737280	; 0xb4000
   34fa0:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   34fa4:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   34fa8:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   34fac:	strmi	r4, [r7], -r9, ror #22
   34fb0:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   34fb4:	stmdavs	r4!, {r8, sl, sp}
   34fb8:			; <UNDEFINED> instruction: 0xf04f940d
   34fbc:	cfstrdmi	mvd0, [r6], #-0
   34fc0:			; <UNDEFINED> instruction: 0xf8539504
   34fc4:			; <UNDEFINED> instruction: 0xf8d88004
   34fc8:	blcs	40fd0 <ftello64@plt+0x3d454>
   34fcc:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   34fd0:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   34fd4:	tstle	r1, r1, lsl #22
   34fd8:	blcs	503cc <ftello64@plt+0x4c850>
   34fdc:	addshi	pc, r9, r0, asr #32
   34fe0:	bmi	17be3e8 <ftello64@plt+0x17ba86c>
   34fe4:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   34fe8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34fec:	subsmi	r9, sl, sp, lsl #22
   34ff0:	addshi	pc, sl, r0, asr #32
   34ff4:	andlt	r4, pc, r8, lsr #12
   34ff8:	mvnshi	lr, #12386304	; 0xbd0000
   34ffc:			; <UNDEFINED> instruction: 0x463c6bfd
   35000:			; <UNDEFINED> instruction: 0x6cfcb9dd
   35004:			; <UNDEFINED> instruction: 0xf0002c00
   35008:	blvs	e55254 <ftello64@plt+0xe516d8>
   3500c:	stmia	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35010:			; <UNDEFINED> instruction: 0xf7ce6cb8
   35014:	ldrtmi	lr, [r8], -ip, ror #17
   35018:			; <UNDEFINED> instruction: 0x46212258
   3501c:	ldm	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35020:			; <UNDEFINED> instruction: 0xf7ce4620
   35024:	ldrb	lr, [ip, r4, ror #17]
   35028:	svceq	0x0000f1b9
   3502c:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   35030:	andle	r4, fp, fp, asr #10
   35034:			; <UNDEFINED> instruction: 0xb12c6ce4
   35038:	adcmi	r6, lr, #234496	; 0x39400
   3503c:	stclvs	0, cr13, [r4], #976	; 0x3d0
   35040:	mvnsle	r2, r0, lsl #24
   35044:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   35048:	stc2	7, cr15, [sl], #-1000	; 0xfffffc18
   3504c:	suble	r2, r9, r2, lsl #20
   35050:	cmplt	sp, r0, lsr #24
   35054:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   35058:	mrsls	r2, LR_irq
   3505c:	strmi	r2, [r8, r2, lsl #2]!
   35060:	stmdacs	r0, {r0, r2, r9, sl, lr}
   35064:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   35068:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   3506c:	adcmi	fp, r7, #3325952	; 0x32c000
   35070:	andsle	r6, fp, r5, ror #25
   35074:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   35078:			; <UNDEFINED> instruction: 0xf7fa4478
   3507c:	stclvs	12, cr15, [r2, #-68]	; 0xffffffbc
   35080:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   35084:			; <UNDEFINED> instruction: 0xf7fe9203
   35088:	bls	134ee4 <ftello64@plt+0x131368>
   3508c:	strmi	r4, [r3], -r1, lsr #12
   35090:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   35094:	stc2	7, cr15, [r6], #-1000	; 0xfffffc18
   35098:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   3509c:			; <UNDEFINED> instruction: 0xf7fa4478
   350a0:			; <UNDEFINED> instruction: 0xf7cefbff
   350a4:	movwcs	lr, #2212	; 0x8a4
   350a8:	strb	r6, [r0, r3, lsr #8]!
   350ac:	suble	r2, r8, r0, lsl #26
   350b0:			; <UNDEFINED> instruction: 0xf7ce6b38
   350b4:	ldcvs	8, cr14, [r8], #624	; 0x270
   350b8:	ldm	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   350bc:			; <UNDEFINED> instruction: 0x46292258
   350c0:			; <UNDEFINED> instruction: 0xf7ce4638
   350c4:	strtmi	lr, [r8], -r0, ror #16
   350c8:	ldm	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   350cc:	ldrdcc	pc, [r0], -r8
   350d0:	addle	r2, r5, r0, lsl #22
   350d4:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   350d8:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   350dc:			; <UNDEFINED> instruction: 0xf7fa4478
   350e0:	ldrb	pc, [lr, -r1, lsl #24]!	; <UNPREDICTABLE>
   350e4:			; <UNDEFINED> instruction: 0xf7fe4620
   350e8:			; <UNDEFINED> instruction: 0x4605fcfd
   350ec:	blvs	ff9a3614 <ftello64@plt+0xff99fa98>
   350f0:			; <UNDEFINED> instruction: 0xf7cee7ae
   350f4:			; <UNDEFINED> instruction: 0x4601ec30
   350f8:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   350fc:	blx	16f30ee <ftello64@plt+0x16ef572>
   35100:			; <UNDEFINED> instruction: 0xf7cee76f
   35104:	strmi	lr, [r1], -r8, lsr #24
   35108:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   3510c:	blx	14f30fe <ftello64@plt+0x14ef582>
   35110:	blmi	6eeeb4 <ftello64@plt+0x6eb338>
   35114:	addvs	pc, sl, #64, 4
   35118:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   3511c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35120:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   35124:	ldc	7, cr15, [lr, #-824]	; 0xfffffcc8
   35128:	ldm	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3512c:			; <UNDEFINED> instruction: 0xf44f4b16
   35130:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   35134:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   35138:	cmncc	r8, #2030043136	; 0x79000000
   3513c:			; <UNDEFINED> instruction: 0xf7ce4478
   35140:	ldmdami	r4, {r1, r4, r8, sl, fp, sp, lr, pc}
   35144:			; <UNDEFINED> instruction: 0xf7fa4478
   35148:	svclt	0x0000fbab
   3514c:	strdeq	pc, [r1], -r6
   35150:	andeq	r0, r0, r8, lsl #8
   35154:	andeq	pc, r1, lr, ror #23
   35158:	andeq	r0, r0, r0, asr r4
   3515c:			; <UNDEFINED> instruction: 0x0001fbba
   35160:	andeq	lr, r0, r6, lsl #4
   35164:	andeq	lr, r0, r0, lsr #3
   35168:	strheq	lr, [r0], -sl
   3516c:	andeq	lr, r0, r0, asr r1
   35170:	strdeq	lr, [r0], -r4
   35174:			; <UNDEFINED> instruction: 0x0000dcb6
   35178:	andeq	lr, r0, r6, rrx
   3517c:			; <UNDEFINED> instruction: 0x0000e6bc
   35180:	ldrdeq	sp, [r0], -lr
   35184:	andeq	lr, r0, r2, asr #32
   35188:	andeq	lr, r0, r2, lsr #13
   3518c:	andeq	sp, r0, r4, asr #19
   35190:	andeq	fp, r0, r8, lsr r6
   35194:	andeq	lr, r0, ip, asr r0
   35198:	ldrblt	r6, [r0, #2051]	; 0x803
   3519c:	blcs	83dac <ftello64@plt+0x80230>
   351a0:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   351a4:	strmi	r3, [r4], -sl, lsl #4
   351a8:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   351ac:			; <UNDEFINED> instruction: 0x6702e9d0
   351b0:	tsteq	r7, r6, asr sl
   351b4:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   351b8:	blvs	869a14 <ftello64@plt+0x865e98>
   351bc:	adcvs	r1, r1, #22784	; 0x5900
   351c0:	addmi	r5, sl, #192, 24	; 0xc000
   351c4:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   351c8:	movwcc	r3, #4612	; 0x1204
   351cc:			; <UNDEFINED> instruction: 0xf1426123
   351d0:	cmnvs	r2, r0, lsl #4
   351d4:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   351d8:	adcsmi	r0, r0, #4, 2
   351dc:	blle	ffac58c8 <ftello64@plt+0xffac1d4c>
   351e0:	rscscc	pc, pc, pc, asr #32
   351e4:	andcs	fp, r1, #208, 26	; 0x3400
   351e8:	ldrmi	r4, [r1], -r0, lsr #12
   351ec:			; <UNDEFINED> instruction: 0xff4af7fe
   351f0:	rscsle	r1, r5, r3, asr #24
   351f4:	andne	lr, sl, #212, 18	; 0x350000
   351f8:	blmi	3af18c <ftello64@plt+0x3ab610>
   351fc:	adcsvc	pc, r9, #64, 4
   35200:	stmdami	sp, {r2, r3, r8, fp, lr}
   35204:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35208:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   3520c:	stc	7, cr15, [sl], #824	; 0x338
   35210:	vqdmulh.s<illegal width 8>	d20, d0, d10
   35214:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   35218:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   3521c:	cmncc	ip, #2030043136	; 0x79000000
   35220:			; <UNDEFINED> instruction: 0xf7ce4478
   35224:	stmdami	r8, {r5, r7, sl, fp, sp, lr, pc}
   35228:			; <UNDEFINED> instruction: 0xf7fa4478
   3522c:	svclt	0x0000fb39
   35230:	ldrdeq	lr, [r0], -r4
   35234:	strdeq	sp, [r0], -r6
   35238:	muleq	r0, r2, sl
   3523c:			; <UNDEFINED> instruction: 0x0000e5be
   35240:	andeq	sp, r0, r0, ror #17
   35244:	andeq	sp, r0, ip, ror sl
   35248:	andeq	lr, r0, r4, asr r0
   3524c:	push	{r0, r1, fp, sp, lr}
   35250:	blcc	c5a18 <ftello64@plt+0xc1e9c>
   35254:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   35258:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   3525c:	strmi	r2, [r6], -r2, lsl #6
   35260:	tstmi	r3, #13631488	; 0xd00000
   35264:	svccs	0x0000d012
   35268:	strcs	sp, [r0], #-80	; 0xffffffb0
   3526c:	tstlt	sp, r5
   35270:	bleq	b328c <ftello64@plt+0xaf710>
   35274:	adcsmi	r3, ip, #16777216	; 0x1000000
   35278:			; <UNDEFINED> instruction: 0x4630d012
   3527c:			; <UNDEFINED> instruction: 0xff8cf7ff
   35280:	mvnsle	r1, r2, asr #24
   35284:			; <UNDEFINED> instruction: 0xf04fb964
   35288:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   3528c:	adcmi	r2, r7, #0, 8
   35290:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   35294:	ldmdbne	r2, {r2, r8, r9, sp}
   35298:	mvnvc	lr, #68608	; 0x10c00
   3529c:	movwcs	lr, #18886	; 0x49c6
   352a0:	pop	{r5, r9, sl, lr}
   352a4:	blvs	c95a6c <ftello64@plt+0xc91ef0>
   352a8:	strtmi	r4, [r8], -r2, asr #12
   352ac:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   352b0:	svc	0x0068f7cd
   352b4:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   352b8:	adcmi	r6, r7, #536870923	; 0x2000000b
   352bc:	andcs	sp, r1, #3817472	; 0x3a4000
   352c0:			; <UNDEFINED> instruction: 0x46114630
   352c4:	mrc2	7, 6, pc, cr14, cr14, {7}
   352c8:	andsle	r1, r5, r3, asr #24
   352cc:			; <UNDEFINED> instruction: 0xf805b10d
   352d0:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   352d4:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   352d8:	andcc	lr, sl, #3506176	; 0x358000
   352dc:	rscle	r4, lr, #805306377	; 0x30000009
   352e0:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   352e4:	ldrmi	r1, [r0, #2770]	; 0xad2
   352e8:	ldrmi	fp, [r0], r8, lsr #30
   352ec:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   352f0:	strbmi	sp, [r3], #-473	; 0xfffffe27
   352f4:			; <UNDEFINED> instruction: 0xe7e062b3
   352f8:	movwcs	lr, #18902	; 0x49d6
   352fc:	bl	10fb74c <ftello64@plt+0x10f7bd0>
   35300:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   35304:	stccs	3, cr2, [r0], {4}
   35308:	ldr	sp, [ip, sl, asr #3]!
   3530c:			; <UNDEFINED> instruction: 0xe7c7463c
   35310:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   35314:	blx	ff173304 <ftello64@plt+0xff16f788>
   35318:	muleq	r0, sl, pc	; <UNPREDICTABLE>
   3531c:	bcs	62b04 <ftello64@plt+0x5ef88>
   35320:	stmdavs	r3, {r0, r6, ip, lr, pc}
   35324:	blcs	86b3c <ftello64@plt+0x82fc0>
   35328:	strmi	sp, [pc], -r8, asr #16
   3532c:	ldrdpl	lr, [r9, -r0]
   35330:	addsmi	r6, r5, #798720	; 0xc3000
   35334:	ldrmi	fp, [r5], -r8, lsr #30
   35338:	addsmi	r1, r5, #368640	; 0x5a000
   3533c:			; <UNDEFINED> instruction: 0x2600d912
   35340:	bvs	fe92d360 <ftello64@plt+0xfe9297e4>
   35344:			; <UNDEFINED> instruction: 0xd1232b01
   35348:	adcvs	r6, r6, #925696	; 0xe2000
   3534c:	andsle	r4, r5, #-1610612726	; 0xa000000a
   35350:	tstcs	r0, sl, lsr #12
   35354:			; <UNDEFINED> instruction: 0xf7fe4620
   35358:	mulcc	r1, r5, lr
   3535c:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   35360:	bne	14b9b90 <ftello64@plt+0x14b6014>
   35364:	svclt	0x002842aa
   35368:	ldrmi	r4, [r5], -sl, lsr #12
   3536c:	blvs	92191c <ftello64@plt+0x91dda0>
   35370:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   35374:	svc	0x0006f7cd
   35378:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3537c:			; <UNDEFINED> instruction: 0xf04f42aa
   35380:	svclt	0x00280100
   35384:	ldrmi	r4, [r5], -sl, lsr #12
   35388:			; <UNDEFINED> instruction: 0xf04fe7f1
   3538c:	udf	#13151	; 0x335f
   35390:			; <UNDEFINED> instruction: 0xf6404b10
   35394:	ldmdbmi	r0, {r1, r5, r9}
   35398:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   3539c:	orrcc	r4, ip, #2030043136	; 0x79000000
   353a0:			; <UNDEFINED> instruction: 0xf7ce4478
   353a4:	blmi	3f032c <ftello64@plt+0x3ec7b0>
   353a8:	andseq	pc, r1, #64, 12	; 0x4000000
   353ac:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   353b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   353b4:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   353b8:	bl	ff5732f8 <ftello64@plt+0xff56f77c>
   353bc:			; <UNDEFINED> instruction: 0xf6404b0b
   353c0:	stmdbmi	fp, {r1, r4, r9}
   353c4:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   353c8:	orrcc	r4, ip, #2030043136	; 0x79000000
   353cc:			; <UNDEFINED> instruction: 0xf7ce4478
   353d0:	svclt	0x0000ebca
   353d4:	andeq	lr, r0, lr, lsr r4
   353d8:	andeq	sp, r0, r0, ror #14
   353dc:	andeq	sp, r0, r8, ror pc
   353e0:	andeq	lr, r0, r8, lsr #8
   353e4:	andeq	sp, r0, sl, asr #14
   353e8:	andeq	sp, r0, r2, lsr #30
   353ec:	andeq	lr, r0, r2, lsl r4
   353f0:	andeq	sp, r0, r4, lsr r7
   353f4:	andeq	sp, r0, r8, lsl pc
   353f8:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   353fc:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   35400:	strmi	r6, [r4], -r3, asr #21
   35404:	strmi	r6, [sp], -r2, asr #20
   35408:	mulle	r7, r3, r2
   3540c:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   35410:	andcs	r6, r0, r2, lsr #22
   35414:	rscvs	r1, r1, #22784	; 0x5900
   35418:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   3541c:	blx	18f341e <ftello64@plt+0x18ef8a2>
   35420:	mvnsle	r2, r0, lsl #16
   35424:	bvs	18cffb8 <ftello64@plt+0x18cc43c>
   35428:	blmi	22f3f0 <ftello64@plt+0x22b874>
   3542c:	subeq	pc, r5, #64, 12	; 0x4000000
   35430:	stmdami	r7, {r1, r2, r8, fp, lr}
   35434:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35438:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   3543c:	bl	fe4f337c <ftello64@plt+0xfe4ef800>
   35440:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   35444:	blx	b73434 <ftello64@plt+0xb6f8b8>
   35448:	andeq	lr, r0, r4, lsr #7
   3544c:	andeq	sp, r0, r6, asr #13
   35450:	andeq	sp, r0, lr, lsl pc
   35454:	andeq	sp, r0, r6, ror #29
   35458:	ldrblt	r6, [r0, #2051]!	; 0x803
   3545c:	addlt	r2, r3, r1, lsl #22
   35460:	strmi	fp, [r5], -r2, lsl #31
   35464:			; <UNDEFINED> instruction: 0x460f4616
   35468:	ldmdble	sp, {r0, r8, ip, pc}
   3546c:	bvs	ffae1bac <ftello64@plt+0xffade030>
   35470:	adcmi	r6, r2, #108, 20	; 0x6c000
   35474:	strtmi	sp, [r8], -r6, lsl #6
   35478:	blx	d7347a <ftello64@plt+0xd6f8fe>
   3547c:	rscsle	r2, r5, r0, lsl #16
   35480:	ldcllt	0, cr11, [r0, #12]!
   35484:	blvs	a3bf1c <ftello64@plt+0xa383a0>
   35488:			; <UNDEFINED> instruction: 0x463942b4
   3548c:	svclt	0x00284410
   35490:			; <UNDEFINED> instruction: 0x46224634
   35494:	cdp	7, 7, cr15, cr6, cr13, {6}
   35498:	blne	dd004c <ftello64@plt+0xdcc4d0>
   3549c:	rscvs	r4, fp, #587202560	; 0x23000000
   354a0:	andcs	sp, r0, r6, lsl #2
   354a4:	ldcllt	0, cr11, [r0, #12]!
   354a8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   354ac:			; <UNDEFINED> instruction: 0xf9f8f7fa
   354b0:	strb	r4, [r0, r7, lsr #8]!
   354b4:	andeq	sp, r0, r6, asr #29
   354b8:	svcmi	0x00f8e92d
   354bc:			; <UNDEFINED> instruction: 0xf8dd2903
   354c0:	strmi	r8, [r5], -r8, lsr #32
   354c4:			; <UNDEFINED> instruction: 0x765cf8df
   354c8:			; <UNDEFINED> instruction: 0x461e4692
   354cc:			; <UNDEFINED> instruction: 0xf8d8447f
   354d0:			; <UNDEFINED> instruction: 0xf0004000
   354d4:	stmdbcs	r4, {r0, r2, r7, pc}
   354d8:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   354dc:	andshi	pc, r9, #0
   354e0:			; <UNDEFINED> instruction: 0xf0002905
   354e4:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   354e8:			; <UNDEFINED> instruction: 0xf04fbf18
   354ec:			; <UNDEFINED> instruction: 0xf0000900
   354f0:			; <UNDEFINED> instruction: 0x464880d6
   354f4:	svchi	0x00f8e8bd
   354f8:	blcs	4f80c <ftello64@plt+0x4bc90>
   354fc:	sbcshi	pc, sp, #0
   35500:			; <UNDEFINED> instruction: 0xf5b36943
   35504:	bl	11510c <ftello64@plt+0x111590>
   35508:	vabd.s8	d0, d0, d4
   3550c:			; <UNDEFINED> instruction: 0xf5b78300
   35510:	svclt	0x00287f00
   35514:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35518:	adcshi	pc, r0, r0, asr #1
   3551c:	svcvs	0x0080f5b7
   35520:	addshi	pc, r0, r0, asr #1
   35524:	orrvs	pc, r0, #1325400064	; 0x4f000000
   35528:	subseq	r2, fp, sl, lsl #4
   3552c:	addsmi	r4, pc, #17825792	; 0x1100000
   35530:	andeq	pc, r1, #-2147483648	; 0x80000000
   35534:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   35538:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   3553c:	sbchi	pc, r6, #0, 6
   35540:	mvneq	pc, r1, asr #32
   35544:			; <UNDEFINED> instruction: 0xf7ff4650
   35548:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   3554c:	adcsmi	fp, ip, #124928	; 0x1e800
   35550:	svclt	0x00284691
   35554:			; <UNDEFINED> instruction: 0x4622463c
   35558:			; <UNDEFINED> instruction: 0x46504631
   3555c:			; <UNDEFINED> instruction: 0xff7cf7ff
   35560:	cmnle	sl, r0, lsl #16
   35564:	blx	fee7c268 <ftello64@plt+0xfee786ec>
   35568:			; <UNDEFINED> instruction: 0xf5b7f389
   3556c:	svclt	0x00287f00
   35570:	svceq	0x0000f1b9
   35574:	b	1406614 <ftello64@plt+0x1402a98>
   35578:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   3557c:	svclt	0x00082f00
   35580:	blcs	3e188 <ftello64@plt+0x3a60c>
   35584:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   35588:			; <UNDEFINED> instruction: 0xf0402b00
   3558c:			; <UNDEFINED> instruction: 0xf5b78282
   35590:			; <UNDEFINED> instruction: 0xf0807f00
   35594:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   35598:			; <UNDEFINED> instruction: 0xf0002800
   3559c:	ldrtmi	r8, [r1], -r2, ror #3
   355a0:			; <UNDEFINED> instruction: 0xf7cd463a
   355a4:			; <UNDEFINED> instruction: 0xf04fedf0
   355a8:	cmnvs	pc, r0, lsl #18
   355ac:			; <UNDEFINED> instruction: 0xf5b2e7a1
   355b0:			; <UNDEFINED> instruction: 0xf0407f00
   355b4:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   355b8:			; <UNDEFINED> instruction: 0xf7ff4650
   355bc:	strmi	pc, [r1], sp, asr #30
   355c0:			; <UNDEFINED> instruction: 0xf5a7b948
   355c4:			; <UNDEFINED> instruction: 0xf8c57700
   355c8:	adcsmi	r8, ip, #20
   355cc:	ldrtmi	fp, [ip], -r8, lsr #30
   355d0:	sbcle	r2, r7, r0, lsl #24
   355d4:			; <UNDEFINED> instruction: 0xf7cee7bf
   355d8:	blx	82f688 <ftello64@plt+0x82bb0c>
   355dc:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   355e0:			; <UNDEFINED> instruction: 0xf0002c00
   355e4:			; <UNDEFINED> instruction: 0xf8d08289
   355e8:			; <UNDEFINED> instruction: 0xf1b9901c
   355ec:	cmple	r1, r0, lsl #30
   355f0:	ldrmi	r6, [r7], -r2, asr #16
   355f4:			; <UNDEFINED> instruction: 0x464fb352
   355f8:	adcmi	fp, r2, #134217729	; 0x8000001
   355fc:			; <UNDEFINED> instruction: 0x46504631
   35600:	strtmi	fp, [r2], -r8, lsr #30
   35604:			; <UNDEFINED> instruction: 0xf7ff4693
   35608:	strmi	pc, [r3, #3617]	; 0xe21
   3560c:	mcrrne	13, 5, sp, r3, cr11
   35610:	strtmi	r6, [r9], -lr, ror #16
   35614:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   35618:			; <UNDEFINED> instruction: 0x4603bf18
   3561c:	streq	pc, [r8, #-2271]	; 0xfffff721
   35620:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   35624:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   35628:			; <UNDEFINED> instruction: 0x46224433
   3562c:			; <UNDEFINED> instruction: 0xf8c2f7fa
   35630:			; <UNDEFINED> instruction: 0xf8c84648
   35634:	pop	{ip, sp, lr}
   35638:			; <UNDEFINED> instruction: 0xf7cd8ff8
   3563c:	blx	831624 <ftello64@plt+0x82daa8>
   35640:	str	pc, [pc, r0, lsl #19]
   35644:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   35648:	ldrb	r7, [fp, -r0, lsl #8]!
   3564c:	blcs	cfa00 <ftello64@plt+0xcbe84>
   35650:	adchi	pc, ip, r0
   35654:			; <UNDEFINED> instruction: 0xf0002b00
   35658:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   3565c:	eorsle	r2, fp, r0, lsl #16
   35660:			; <UNDEFINED> instruction: 0xf04f28bf
   35664:			; <UNDEFINED> instruction: 0x61ab0300
   35668:	movwcs	sp, #11352	; 0x2c58
   3566c:	rsbvs	r4, r8, r2, lsl #12
   35670:	strb	r6, [r1, fp, ror #1]
   35674:			; <UNDEFINED> instruction: 0xf04f2700
   35678:			; <UNDEFINED> instruction: 0xe7d939ff
   3567c:	stmdacs	r0, {r8, fp, sp, lr}
   35680:			; <UNDEFINED> instruction: 0x81aff000
   35684:			; <UNDEFINED> instruction: 0x46314418
   35688:			; <UNDEFINED> instruction: 0xf04f4622
   3568c:			; <UNDEFINED> instruction: 0xf7cd0900
   35690:	stmdbvs	fp!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   35694:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   35698:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   3569c:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   356a0:			; <UNDEFINED> instruction: 0xf0002b02
   356a4:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   356a8:	blcs	47114 <ftello64@plt+0x43598>
   356ac:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   356b0:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   356b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   356b8:			; <UNDEFINED> instruction: 0xf0402b00
   356bc:			; <UNDEFINED> instruction: 0x4628815e
   356c0:	ldc	7, cr15, [r4, #820]	; 0x334
   356c4:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   356c8:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   356cc:	bl	fe8c66f0 <ftello64@plt+0xfe8c2b74>
   356d0:	rsbvs	r0, sl, r0, lsl #4
   356d4:			; <UNDEFINED> instruction: 0xe7abd190
   356d8:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   356dc:	cmple	r2, r0, lsl #22
   356e0:	movwne	lr, #43482	; 0xa9da
   356e4:	eorsle	r4, lr, #-1879048183	; 0x90000009
   356e8:			; <UNDEFINED> instruction: 0x3010f8da
   356ec:			; <UNDEFINED> instruction: 0xf8da1c48
   356f0:	movwcc	r2, #4144	; 0x1030
   356f4:	andscc	pc, r0, sl, asr #17
   356f8:			; <UNDEFINED> instruction: 0x3014f8da
   356fc:	eoreq	pc, r8, sl, asr #17
   35700:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   35704:	andscc	pc, r4, sl, asr #17
   35708:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   3570c:	movwcs	sp, #11270	; 0x2c06
   35710:	rscvs	r6, fp, r8, rrx
   35714:	suble	r2, r9, r0, lsl #16
   35718:	strb	r4, [sp, -r2, lsl #12]!
   3571c:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   35720:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   35724:	biceq	pc, r0, #160, 2	; 0x28
   35728:	rsbvs	r0, fp, fp, lsl r2
   3572c:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   35730:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   35734:			; <UNDEFINED> instruction: 0xf8dad22b
   35738:	mcrrne	0, 1, r2, r1, cr0
   3573c:	eorne	pc, r8, sl, asr #17
   35740:	andcc	r3, r1, #192, 6
   35744:	andscs	pc, r0, sl, asr #17
   35748:			; <UNDEFINED> instruction: 0x2014f8da
   3574c:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   35750:	andeq	pc, r0, #-2147483632	; 0x80000010
   35754:	andscs	pc, r4, sl, asr #17
   35758:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   3575c:	rscvs	r5, r9, r2, lsl ip
   35760:	rsbvs	r4, sl, sl, lsl r4
   35764:	ldrbmi	lr, [r0], -r8, asr #14
   35768:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   3576c:	bicle	r1, ip, r3, asr #24
   35770:			; <UNDEFINED> instruction: 0xf04f48ef
   35774:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   35778:			; <UNDEFINED> instruction: 0xf81cf7fa
   3577c:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   35780:			; <UNDEFINED> instruction: 0xf000d01d
   35784:	andcs	r0, r1, #31
   35788:	rsbvs	r4, sl, r2, lsl #1
   3578c:			; <UNDEFINED> instruction: 0x4650e734
   35790:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   35794:			; <UNDEFINED> instruction: 0xf0001c41
   35798:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   3579c:	rscvs	r2, fp, r2, lsl #6
   357a0:	strmi	r3, [r2], #-704	; 0xfffffd40
   357a4:	bcs	4d954 <ftello64@plt+0x49dd8>
   357a8:	svcge	0x0026f47f
   357ac:			; <UNDEFINED> instruction: 0xf987fab7
   357b0:	mvnvs	r2, r1, lsl #6
   357b4:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   357b8:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   357bc:			; <UNDEFINED> instruction: 0xf8dae738
   357c0:	blcs	41848 <ftello64@plt+0x3dccc>
   357c4:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   357c8:	addmi	r1, r1, #10
   357cc:			; <UNDEFINED> instruction: 0xf8dad262
   357d0:	mcrrne	0, 1, r3, sl, cr0
   357d4:	eorcs	pc, r8, sl, asr #17
   357d8:			; <UNDEFINED> instruction: 0xf8ca3301
   357dc:			; <UNDEFINED> instruction: 0xf8da3010
   357e0:			; <UNDEFINED> instruction: 0xf1433014
   357e4:			; <UNDEFINED> instruction: 0xf8ca0300
   357e8:			; <UNDEFINED> instruction: 0xf8da3014
   357ec:	mrrcpl	0, 3, r3, sl, cr0
   357f0:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   357f4:	b	1406200 <ftello64@plt+0x1402684>
   357f8:	rsbvs	r6, sl, r2, lsl #4
   357fc:			; <UNDEFINED> instruction: 0xf8dad258
   35800:			; <UNDEFINED> instruction: 0xf1013010
   35804:			; <UNDEFINED> instruction: 0xf8ca0e01
   35808:	movwcc	lr, #4136	; 0x1028
   3580c:	andscc	pc, r0, sl, asr #17
   35810:			; <UNDEFINED> instruction: 0x3014f8da
   35814:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   35818:	andscc	pc, r4, sl, asr #17
   3581c:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   35820:			; <UNDEFINED> instruction: 0xf8da5c5b
   35824:	addmi	r1, r1, #40	; 0x28
   35828:	andmi	lr, r3, #270336	; 0x42000
   3582c:	subsle	r6, r1, #106	; 0x6a
   35830:			; <UNDEFINED> instruction: 0x3010f8da
   35834:	mvfeqs	f7, f1
   35838:	eor	pc, r8, sl, asr #17
   3583c:			; <UNDEFINED> instruction: 0xf8ca3301
   35840:			; <UNDEFINED> instruction: 0xf8da3010
   35844:			; <UNDEFINED> instruction: 0xf1433014
   35848:			; <UNDEFINED> instruction: 0xf8ca0300
   3584c:			; <UNDEFINED> instruction: 0xf8da3014
   35850:	mrrcpl	0, 3, r3, fp, cr0
   35854:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   35858:	b	10c6264 <ftello64@plt+0x10c26e8>
   3585c:	rsbvs	r2, sl, r3, lsl #4
   35860:			; <UNDEFINED> instruction: 0xf8dad249
   35864:	mcrrne	0, 1, r3, r8, cr0
   35868:	eoreq	pc, r8, sl, asr #17
   3586c:			; <UNDEFINED> instruction: 0xf8ca3301
   35870:			; <UNDEFINED> instruction: 0xf8da3010
   35874:			; <UNDEFINED> instruction: 0xf1433014
   35878:			; <UNDEFINED> instruction: 0xf8ca0300
   3587c:			; <UNDEFINED> instruction: 0xf8da3014
   35880:	mrrcpl	0, 3, r3, r8, cr0
   35884:	movwcs	r4, #8962	; 0x2302
   35888:	rscvs	r6, fp, sl, rrx
   3588c:			; <UNDEFINED> instruction: 0xf47f2a00
   35890:			; <UNDEFINED> instruction: 0xe78baeb3
   35894:			; <UNDEFINED> instruction: 0xf7ff4650
   35898:			; <UNDEFINED> instruction: 0xf8dafc7f
   3589c:	streq	r3, [r2], -r0, lsr #32
   358a0:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   358a4:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   358a8:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   358ac:			; <UNDEFINED> instruction: 0xd3a64281
   358b0:			; <UNDEFINED> instruction: 0xf7ff4650
   358b4:			; <UNDEFINED> instruction: 0xf8dafc71
   358b8:	stmdavs	fp!, {r5, ip}^
   358bc:	vst3.8	{d0-d2}, [r2], r2
   358c0:	tstmi	sl, #-268435449	; 0xf0000007
   358c4:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   358c8:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   358cc:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   358d0:			; <UNDEFINED> instruction: 0xd3ad4281
   358d4:			; <UNDEFINED> instruction: 0xf7ff4650
   358d8:			; <UNDEFINED> instruction: 0xf8dafc5f
   358dc:	stmdavs	fp!, {r5, ip}^
   358e0:	addslt	r0, r2, #536870912	; 0x20000000
   358e4:	rsbvs	r4, sl, sl, lsl r3
   358e8:			; <UNDEFINED> instruction: 0xf8dab929
   358ec:			; <UNDEFINED> instruction: 0xf8da002c
   358f0:	addmi	r1, r1, #40	; 0x28
   358f4:			; <UNDEFINED> instruction: 0x4650d3b5
   358f8:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   358fc:	svclt	0x00181c42
   35900:			; <UNDEFINED> instruction: 0xd1bf686a
   35904:			; <UNDEFINED> instruction: 0xf04f488b
   35908:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   3590c:			; <UNDEFINED> instruction: 0xff52f7f9
   35910:	blmi	fe1ef350 <ftello64@plt+0xfe1eb7d4>
   35914:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   35918:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   3591c:	movwcs	fp, #331	; 0x14b
   35920:	movwcs	r6, #171	; 0xab
   35924:	ldrmi	r6, [r9], fp, ror #3
   35928:	strbmi	r6, [r8], -fp, lsr #2
   3592c:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   35930:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35934:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   35938:	ldrb	r3, [r2, r1, lsl #6]!
   3593c:			; <UNDEFINED> instruction: 0x4622497e
   35940:			; <UNDEFINED> instruction: 0xf04f4618
   35944:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   35948:			; <UNDEFINED> instruction: 0xffc0f7f5
   3594c:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   35950:	strb	r6, [r6, fp, lsr #1]!
   35954:			; <UNDEFINED> instruction: 0xf04f4879
   35958:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   3595c:			; <UNDEFINED> instruction: 0xff2af7f9
   35960:	vst1.32	{d30-d32}, [pc :128], r6
   35964:			; <UNDEFINED> instruction: 0xf7cd7000
   35968:			; <UNDEFINED> instruction: 0x6128eae6
   3596c:			; <UNDEFINED> instruction: 0x4601e617
   35970:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   35974:			; <UNDEFINED> instruction: 0xffb6f7f9
   35978:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   3597c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   35980:			; <UNDEFINED> instruction: 0xffb0f7f9
   35984:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   35988:	rsble	r2, lr, r0, lsl #22
   3598c:			; <UNDEFINED> instruction: 0x2cbf6944
   35990:			; <UNDEFINED> instruction: 0xf5b4d95f
   35994:	eorle	r5, fp, #3, 30
   35998:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   3599c:	beq	c871e4 <ftello64@plt+0xc83668>
   359a0:			; <UNDEFINED> instruction: 0xf7ff31c0
   359a4:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   359a8:			; <UNDEFINED> instruction: 0xf7cdd059
   359ac:	stmdavs	r0, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   359b0:	stc	7, cr15, [r0, #820]	; 0x334
   359b4:	stmdami	r4!, {r0, r9, sl, lr}^
   359b8:			; <UNDEFINED> instruction: 0xf7f94478
   359bc:			; <UNDEFINED> instruction: 0xf7cdfefb
   359c0:	blx	8312a0 <ftello64@plt+0x82d724>
   359c4:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   359c8:	ldc	7, cr15, [r0], {205}	; 0xcd
   359cc:	stmib	r5, {r8, r9, sp}^
   359d0:	strbt	r3, [sp], -r4, lsl #6
   359d4:			; <UNDEFINED> instruction: 0xf04f485d
   359d8:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   359dc:	mcr2	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
   359e0:	vst1.8	{d30-d32}, [pc :128], r6
   359e4:			; <UNDEFINED> instruction: 0xf7cd7000
   359e8:	stmdbvs	fp!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}^
   359ec:	strb	r6, [r9], -r8, lsr #2
   359f0:			; <UNDEFINED> instruction: 0x461021ff
   359f4:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   359f8:	bicsle	r2, r6, r0, lsl #16
   359fc:	ldrbmi	r0, [r0], -r1, lsr #28
   35a00:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   35a04:	bicsle	r2, r0, r0, lsl #16
   35a08:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   35a0c:			; <UNDEFINED> instruction: 0xf7ff4650
   35a10:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   35a14:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   35a18:	ldrbmi	r2, [r0], -r7, lsl #2
   35a1c:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   35a20:	bicle	r2, r2, r0, lsl #16
   35a24:	ldrbmi	fp, [r0], -r1, ror #5
   35a28:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   35a2c:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   35a30:	movwcs	fp, #7960	; 0x1f18
   35a34:	svceq	0x0000f1b9
   35a38:	movwcs	fp, #3864	; 0xf18
   35a3c:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   35a40:	ldrbmi	r4, [r0], -r2, lsr #12
   35a44:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   35a48:			; <UNDEFINED> instruction: 0xf1b94681
   35a4c:	adcsle	r0, sl, r0, lsl #30
   35a50:	strtmi	lr, [r1], -fp, lsr #15
   35a54:			; <UNDEFINED> instruction: 0xf7ff4610
   35a58:	strmi	pc, [r1], pc, asr #25
   35a5c:	rscslt	lr, r1, #60555264	; 0x39c0000
   35a60:			; <UNDEFINED> instruction: 0xf7ff4650
   35a64:	strmi	pc, [r1], r9, asr #25
   35a68:	bmi	eaf9f4 <ftello64@plt+0xeabe78>
   35a6c:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   35a70:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   35a74:	adcscc	r4, r8, #120, 8	; 0x78000000
   35a78:			; <UNDEFINED> instruction: 0xf81af7fa
   35a7c:	vpadd.i8	d20, d0, d22
   35a80:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   35a84:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   35a88:			; <UNDEFINED> instruction: 0x33a84479
   35a8c:			; <UNDEFINED> instruction: 0xf7ce4478
   35a90:	blmi	d6fc40 <ftello64@plt+0xd6c0c4>
   35a94:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   35a98:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   35a9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35aa0:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   35aa4:	ldmda	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35aa8:	vpmin.s8	d20, d0, d17
   35aac:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   35ab0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   35ab4:			; <UNDEFINED> instruction: 0xf7f932b8
   35ab8:	bmi	c35aac <ftello64@plt+0xc31f30>
   35abc:	biccc	pc, lr, r0, asr #4
   35ac0:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   35ac4:	adcscc	r4, r8, #120, 8	; 0x78000000
   35ac8:			; <UNDEFINED> instruction: 0xfff2f7f9
   35acc:	vqdmulh.s<illegal width 8>	d20, d0, d28
   35ad0:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   35ad4:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   35ad8:			; <UNDEFINED> instruction: 0x33a84479
   35adc:			; <UNDEFINED> instruction: 0xf7ce4478
   35ae0:	blmi	aefbf0 <ftello64@plt+0xaec074>
   35ae4:	adcscc	pc, r3, #64, 4
   35ae8:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   35aec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35af0:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   35af4:	ldmda	r6!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35af8:			; <UNDEFINED> instruction: 0xf44f4b27
   35afc:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   35b00:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   35b04:			; <UNDEFINED> instruction: 0x33a84479
   35b08:			; <UNDEFINED> instruction: 0xf7ce4478
   35b0c:	blmi	9afbc4 <ftello64@plt+0x9ac048>
   35b10:	addscc	pc, r6, #64, 4
   35b14:	stmdami	r5!, {r2, r5, r8, fp, lr}
   35b18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35b1c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   35b20:	stmda	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35b24:	ldrdeq	pc, [r1], -r4
   35b28:	andeq	sp, r0, lr, ror #27
   35b2c:	andeq	r0, r0, r0, asr r4
   35b30:	andeq	sp, r0, r6, lsr #24
   35b34:	andeq	sp, r0, r2, ror #21
   35b38:	muleq	r0, r2, fp
   35b3c:	andeq	sp, r0, lr, lsl #23
   35b40:	andeq	sp, r0, lr, asr #22
   35b44:	andeq	sp, r0, sl, lsl #23
   35b48:	andeq	sp, r0, r8, ror #22
   35b4c:	andeq	sp, r0, sl, ror #19
   35b50:	andeq	sp, r0, r6, ror #26
   35b54:	andeq	sp, r0, r8, lsl #1
   35b58:	andeq	sp, r0, r2, asr sp
   35b5c:	andeq	sp, r0, r4, ror r0
   35b60:	andeq	sp, r0, r4, lsl sl
   35b64:	andeq	sp, r0, ip, lsr sp
   35b68:	andeq	sp, r0, lr, asr r0
   35b6c:	strdeq	sp, [r0], -r2
   35b70:	andeq	sp, r0, r8, lsr #26
   35b74:	andeq	sp, r0, sl, asr #32
   35b78:	andeq	sp, r0, r6, lsl sp
   35b7c:	andeq	sp, r0, r8, lsr r0
   35b80:	andeq	sp, r0, r2, lsl #26
   35b84:	andeq	sp, r0, r4, lsr #32
   35b88:	muleq	r0, r0, r9
   35b8c:	andeq	sp, r0, ip, ror #25
   35b90:	andeq	sp, r0, lr
   35b94:	andeq	sp, r0, r6, lsl #19
   35b98:	ldrdeq	sp, [r0], -r6
   35b9c:	strdeq	ip, [r0], -r8
   35ba0:	andeq	sp, r0, r0, ror #16
   35ba4:	andeq	sp, r0, r0, asr #25
   35ba8:	andeq	ip, r0, r2, ror #31
   35bac:	andeq	sp, r0, sl, lsr #18
   35bb0:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   35bb4:	addlt	r2, r2, r1, lsl #22
   35bb8:	strmi	sp, [r4], -ip, lsl #18
   35bbc:	tstls	r1, r8, lsl #12
   35bc0:	stc	7, cr15, [lr, #-820]	; 0xfffffccc
   35bc4:	strmi	r9, [r2], -r1, lsl #18
   35bc8:	andlt	r4, r2, r0, lsr #12
   35bcc:			; <UNDEFINED> instruction: 0x4010e8bd
   35bd0:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   35bd4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   35bd8:	mcr2	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
   35bdc:	andeq	sp, r0, sl, ror #18
   35be0:			; <UNDEFINED> instruction: 0x4615b570
   35be4:	addlt	r4, ip, fp, lsl sl
   35be8:			; <UNDEFINED> instruction: 0x46044b1b
   35bec:			; <UNDEFINED> instruction: 0x460e447a
   35bf0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   35bf4:			; <UNDEFINED> instruction: 0xf04f930b
   35bf8:	and	r0, r0, r0, lsl #6
   35bfc:			; <UNDEFINED> instruction: 0x4620461c
   35c00:			; <UNDEFINED> instruction: 0xff70f7fd
   35c04:			; <UNDEFINED> instruction: 0x6ce3b9b0
   35c08:	mvnsle	r2, r0, lsl #22
   35c0c:	ldrtmi	r6, [r0], -r3, ror #21
   35c10:	addsmi	r6, sp, #33792	; 0x8400
   35c14:	ldrmi	fp, [sp], -r8, lsr #30
   35c18:			; <UNDEFINED> instruction: 0xf7cd462a
   35c1c:	bmi	4306f4 <ftello64@plt+0x42cb78>
   35c20:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   35c24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35c28:	subsmi	r9, sl, fp, lsl #22
   35c2c:			; <UNDEFINED> instruction: 0x4628d110
   35c30:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   35c34:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   35c38:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   35c3c:			; <UNDEFINED> instruction: 0xf7fe9201
   35c40:	bls	b432c <ftello64@plt+0xb07b0>
   35c44:	strmi	r4, [r3], -r9, lsr #12
   35c48:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   35c4c:	mcr2	7, 1, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   35c50:	bl	273b8c <ftello64@plt+0x270010>
   35c54:			; <UNDEFINED> instruction: 0x0001efb4
   35c58:	andeq	r0, r0, r8, lsl #8
   35c5c:	andeq	lr, r1, lr, ror pc
   35c60:	andeq	sp, r0, r6, lsr #18
   35c64:	mvnsmi	lr, #737280	; 0xb4000
   35c68:	blcs	8fc9c <ftello64@plt+0x8c120>
   35c6c:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   35c70:	blcs	c7678 <ftello64@plt+0xc3afc>
   35c74:	blvs	fe1aa124 <ftello64@plt+0xfe1a65a8>
   35c78:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   35c7c:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   35c80:	strmi	r4, [r9], r0
   35c84:	ldmdb	r6, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35c88:	strmi	r4, [r6], -pc, lsr #12
   35c8c:	adcmi	lr, r5, #9
   35c90:	ldrtmi	r4, [r1], -r2, lsl #12
   35c94:	svclt	0x00384640
   35c98:			; <UNDEFINED> instruction: 0xf7ff4625
   35c9c:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   35ca0:	vst3.8	{d20-d22}, [pc :128], r7
   35ca4:	ldrtmi	r4, [r1], -r0, lsl #4
   35ca8:			; <UNDEFINED> instruction: 0xf7ff4648
   35cac:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   35cb0:	mvnle	r4, r4, lsl #12
   35cb4:	ldrtmi	fp, [r0], -sp, lsr #18
   35cb8:	b	fe673bf4 <ftello64@plt+0xfe670078>
   35cbc:	pop	{r3, r4, r5, r9, sl, lr}
   35cc0:			; <UNDEFINED> instruction: 0x462983f8
   35cc4:			; <UNDEFINED> instruction: 0xf7f94630
   35cc8:			; <UNDEFINED> instruction: 0xe7f4ff11
   35ccc:			; <UNDEFINED> instruction: 0xf6404b0a
   35cd0:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   35cd4:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   35cd8:	biccc	r4, r8, #2030043136	; 0x79000000
   35cdc:			; <UNDEFINED> instruction: 0xf7cd4478
   35ce0:	blmi	2719f0 <ftello64@plt+0x26de74>
   35ce4:	adceq	pc, lr, #64, 12	; 0x4000000
   35ce8:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   35cec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35cf0:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   35cf4:	svc	0x0036f7cd
   35cf8:	andeq	sp, r0, r2, lsl #22
   35cfc:	andeq	ip, r0, r4, lsr #28
   35d00:	andeq	sp, r0, ip, lsl r9
   35d04:	andeq	sp, r0, ip, ror #21
   35d08:	andeq	ip, r0, lr, lsl #28
   35d0c:	andeq	sp, r0, r6, asr #17
   35d10:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   35d14:	stmdble	fp, {r0, r8, r9, fp, sp}
   35d18:	strmi	r6, [r4], -r3, asr #25
   35d1c:	blvs	ff8a2210 <ftello64@plt+0xff89e694>
   35d20:	strtmi	r2, [r0], -r0, lsl #4
   35d24:			; <UNDEFINED> instruction: 0xf93af7ff
   35d28:	blcs	510bc <ftello64@plt+0x4d540>
   35d2c:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   35d30:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   35d34:	ldc2	7, cr15, [r4, #996]!	; 0x3e4
   35d38:	andeq	sp, r0, r6, lsl #18
   35d3c:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   35d40:	blcs	84950 <ftello64@plt+0x80dd4>
   35d44:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   35d48:	blcc	c7564 <ftello64@plt+0xc39e8>
   35d4c:	ldmdale	r5, {r0, r8, r9, fp, sp}
   35d50:	strmi	r4, [r8], -ip, lsl #12
   35d54:			; <UNDEFINED> instruction: 0xffdcf7ff
   35d58:	ldrdcs	lr, [fp, -r4]
   35d5c:	pop	{r3, r5, r9, sl, lr}
   35d60:			; <UNDEFINED> instruction: 0xf7ff4038
   35d64:	blmi	324b50 <ftello64@plt+0x320fd4>
   35d68:	andvs	pc, r8, #1325400064	; 0x4f000000
   35d6c:	stmdami	fp, {r1, r3, r8, fp, lr}
   35d70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35d74:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   35d78:	cdp	7, 15, cr15, cr4, cr13, {6}
   35d7c:			; <UNDEFINED> instruction: 0xf6404b08
   35d80:	stmdbmi	r8, {r0, r7, r9}
   35d84:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   35d88:	bicscc	r4, r4, #2030043136	; 0x79000000
   35d8c:			; <UNDEFINED> instruction: 0xf7cd4478
   35d90:	svclt	0x0000eeea
   35d94:	andeq	sp, r0, r8, ror #20
   35d98:	andeq	ip, r0, sl, lsl #27
   35d9c:	strdeq	sp, [r0], -r2
   35da0:	andeq	sp, r0, r2, asr sl
   35da4:	andeq	ip, r0, r4, ror sp
   35da8:	andeq	sp, r0, ip, lsl r9
   35dac:	b	14e2f74 <ftello64@plt+0x14df3f8>
   35db0:	stmdbvs	r5, {r0, r1, sl}
   35db4:	svclt	0x00186981
   35db8:	stmibvs	r4, {r0, r9, sl, sp}^
   35dbc:	strcs	fp, [r0], -r8, lsl #30
   35dc0:	stmdbne	r9, {r1, r7, sp, lr}^
   35dc4:	sbcvs	r6, r3, r2, asr #18
   35dc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35dcc:	streq	lr, [r4], #-2882	; 0xfffff4be
   35dd0:	andcs	r6, r0, #1610612736	; 0x60000000
   35dd4:	orrvs	r6, r1, r4, asr #3
   35dd8:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   35ddc:	ldrbmi	r2, [r0, -r4, lsl #6]!
   35de0:	blmi	808660 <ftello64@plt+0x804ae4>
   35de4:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   35de8:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   35dec:	tstls	fp, #1769472	; 0x1b0000
   35df0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35df4:	movwcs	fp, #265	; 0x109
   35df8:	strmi	r6, [r3], -fp
   35dfc:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   35e00:	bmi	66a5f4 <ftello64@plt+0x666a78>
   35e04:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   35e08:	svclt	0x001c4291
   35e0c:	mrscs	r2, (UNDEF: 0)
   35e10:	bmi	5a9e40 <ftello64@plt+0x5a62c4>
   35e14:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   35e18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35e1c:	subsmi	r9, sl, fp, lsl fp
   35e20:	andslt	sp, sp, r9, lsl r1
   35e24:	blx	173fa2 <ftello64@plt+0x170426>
   35e28:			; <UNDEFINED> instruction: 0x466a6c1b
   35e2c:	ldmdavs	r9, {r0, r1, sp}
   35e30:	b	1ef3d6c <ftello64@plt+0x1ef01f0>
   35e34:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   35e38:	strb	r0, [sl, ip, lsl #2]!
   35e3c:	stc	7, cr15, [r2], #-820	; 0xfffffccc
   35e40:			; <UNDEFINED> instruction: 0xf7cd6800
   35e44:			; <UNDEFINED> instruction: 0x4601eb38
   35e48:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   35e4c:	ldc2	7, cr15, [r2], #996	; 0x3e4
   35e50:	mrscs	r2, (UNDEF: 0)
   35e54:			; <UNDEFINED> instruction: 0xf7cde7dd
   35e58:	svclt	0x0000ea06
   35e5c:			; <UNDEFINED> instruction: 0x0001edbc
   35e60:	andeq	r0, r0, r8, lsl #8
   35e64:			; <UNDEFINED> instruction: 0xffffddab
   35e68:	andeq	lr, r1, sl, lsl #27
   35e6c:	muleq	r0, sl, r8
   35e70:	stclvs	6, cr4, [r0], {3}
   35e74:	mvnsle	r2, r0, lsl #16
   35e78:	blvs	ff688690 <ftello64@plt+0xff684b14>
   35e7c:	addsmi	r4, r1, #2046820352	; 0x7a000000
   35e80:	ldcvs	15, cr11, [fp], {6}
   35e84:			; <UNDEFINED> instruction: 0xf04f6818
   35e88:			; <UNDEFINED> instruction: 0x477030ff
   35e8c:			; <UNDEFINED> instruction: 0xffffdd35
   35e90:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   35e94:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   35e98:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   35e9c:	tsteq	r1, r4, asr #22
   35ea0:	blmi	17401c <ftello64@plt+0x1704a0>
   35ea4:	svclt	0x00004770
   35ea8:	ldrblt	r6, [r0, #2049]!	; 0x801
   35eac:			; <UNDEFINED> instruction: 0xf031461e
   35eb0:	addlt	r0, r3, r2, lsl #6
   35eb4:	ldrmi	r4, [r7], -r4, lsl #12
   35eb8:	stclvs	0, cr13, [r2], #120	; 0x78
   35ebc:	andcs	r2, r0, r0, lsl #6
   35ec0:			; <UNDEFINED> instruction: 0x61a72100
   35ec4:	adcvs	r6, r3, #-2147483591	; 0x80000039
   35ec8:			; <UNDEFINED> instruction: 0x63a36223
   35ecc:	smlabteq	r4, r4, r9, lr
   35ed0:	smlabteq	r2, r4, r9, lr
   35ed4:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   35ed8:			; <UNDEFINED> instruction: 0xf7f94478
   35edc:	stclvs	13, cr15, [r3], #12
   35ee0:	blvs	ff8a23d4 <ftello64@plt+0xff89e858>
   35ee4:	strtmi	r2, [r0], -r0, lsl #4
   35ee8:			; <UNDEFINED> instruction: 0xf858f7ff
   35eec:	blcs	51280 <ftello64@plt+0x4d704>
   35ef0:	strdcs	sp, [r0], -r7
   35ef4:	ldcllt	0, cr11, [r0, #12]!
   35ef8:	stclvs	6, cr4, [r4], #148	; 0x94
   35efc:	mvnsle	r2, r0, lsl #24
   35f00:	blvs	ffac8b50 <ftello64@plt+0xffac4fd4>
   35f04:	addsmi	r4, sl, #2063597568	; 0x7b000000
   35f08:	stfvsd	f5, [r9], #-104	; 0xffffff98
   35f0c:			; <UNDEFINED> instruction: 0x4633463a
   35f10:	strls	r6, [r0], #-2056	; 0xfffff7f8
   35f14:	b	b73e50 <ftello64@plt+0xb702d4>
   35f18:	svclt	0x000e3101
   35f1c:	svccc	0x00fff1b0
   35f20:	strtmi	r6, [ip], -ip, ror #5
   35f24:			; <UNDEFINED> instruction: 0xf7cdd1c9
   35f28:	stmdavs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   35f2c:	b	ff0f3e68 <ftello64@plt+0xff0f02ec>
   35f30:	stmdami	r7, {r0, r9, sl, lr}
   35f34:			; <UNDEFINED> instruction: 0xf7f94478
   35f38:			; <UNDEFINED> instruction: 0xf04ffc3d
   35f3c:			; <UNDEFINED> instruction: 0xe7d930ff
   35f40:	rscscc	pc, pc, pc, asr #32
   35f44:	svclt	0x0000e7d6
   35f48:	andeq	sp, r0, r4, lsr r8
   35f4c:			; <UNDEFINED> instruction: 0xffffdcad
   35f50:	andeq	sp, r0, r4, asr #15
   35f54:	smlabblt	fp, r3, ip, r6
   35f58:			; <UNDEFINED> instruction: 0x47704618
   35f5c:	bllt	feef3f5c <ftello64@plt+0xfeef03e0>
   35f60:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   35f64:	stfvsp	f3, [r3], {32}
   35f68:			; <UNDEFINED> instruction: 0x4618b11b
   35f6c:	mvnsle	r2, r0, lsl #16
   35f70:	blvs	ff087d38 <ftello64@plt+0xff0841bc>
   35f74:	svclt	0x00064291
   35f78:	andscc	r6, r4, r0, lsl #24
   35f7c:			; <UNDEFINED> instruction: 0x47704618
   35f80:			; <UNDEFINED> instruction: 0xffffdc4f
   35f84:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   35f88:	stfvsp	f3, [r3], {32}
   35f8c:	ldrmi	fp, [r8], -fp, lsr #2
   35f90:	mvnsle	r2, r0, lsl #16
   35f94:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   35f98:	blvs	ff107d60 <ftello64@plt+0xff1041e4>
   35f9c:			; <UNDEFINED> instruction: 0xd1f94293
   35fa0:	andscc	r6, r4, r0, lsl #24
   35fa4:	svclt	0x00004770
   35fa8:			; <UNDEFINED> instruction: 0xffffdc2b
   35fac:	andeq	r5, r0, sl, ror lr
   35fb0:			; <UNDEFINED> instruction: 0x4604b570
   35fb4:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   35fb8:	blmi	62250c <ftello64@plt+0x61e990>
   35fbc:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   35fc0:			; <UNDEFINED> instruction: 0xd11e4299
   35fc4:	andcs	r4, r0, #32, 12	; 0x2000000
   35fc8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   35fcc:	svclt	0x00e6f7fe
   35fd0:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   35fd4:	stc2	7, cr15, [r6], {249}	; 0xf9
   35fd8:	strmi	lr, [sp], -pc, ror #15
   35fdc:			; <UNDEFINED> instruction: 0x21202001
   35fe0:	ldc	7, cr15, [lr, #-820]	; 0xfffffccc
   35fe4:	tstcs	r1, r6, lsr #16
   35fe8:	strmi	r2, [r2], -r0, lsl #6
   35fec:	sbcsvs	r4, r1, r0, lsr #12
   35ff0:	orrsvs	r4, r5, fp, lsl #18
   35ff4:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   35ff8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   35ffc:			; <UNDEFINED> instruction: 0xf7fe6053
   36000:	blmi	265c5c <ftello64@plt+0x2620e0>
   36004:	andsvs	pc, lr, #1325400064	; 0x4f000000
   36008:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   3600c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36010:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   36014:	ldc2l	7, cr15, [ip, #-996]	; 0xfffffc1c
   36018:			; <UNDEFINED> instruction: 0xfffff4f7
   3601c:	andeq	sp, r0, r2, ror r7
   36020:			; <UNDEFINED> instruction: 0xfffff4bf
   36024:	andeq	sp, r0, ip, asr #15
   36028:	andeq	ip, r0, lr, ror #21
   3602c:	andeq	sp, r0, r6, ror r7
   36030:	svcmi	0x00f0e92d
   36034:			; <UNDEFINED> instruction: 0xf8d1b083
   36038:	ldrmi	fp, [r1], r0
   3603c:	ldrdge	pc, [r0], -r2
   36040:	movwls	r4, #5658	; 0x161a
   36044:			; <UNDEFINED> instruction: 0xf38bfabb
   36048:			; <UNDEFINED> instruction: 0x46046817
   3604c:	tstls	r0, fp, asr r9
   36050:	svceq	0x0001f1ba
   36054:	sadd8mi	fp, sl, r4
   36058:	andeq	pc, r1, #67	; 0x43
   3605c:	svccs	0x0001b992
   36060:	adchi	pc, r0, r0, asr #4
   36064:	svcvc	0x0080f5b7
   36068:			; <UNDEFINED> instruction: 0x465846ba
   3606c:			; <UNDEFINED> instruction: 0xf44fbf28
   36070:	ldrbmi	r7, [r1], -r0, lsl #21
   36074:	ldmib	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36078:	strmi	r9, [r3], r0, lsl #22
   3607c:			; <UNDEFINED> instruction: 0xf8c96018
   36080:	and	sl, r6, r0
   36084:	svceq	0x0001f1ba
   36088:			; <UNDEFINED> instruction: 0xf043bf98
   3608c:	blcs	36c98 <ftello64@plt+0x3311c>
   36090:	bvs	92a838 <ftello64@plt+0x926cbc>
   36094:	ldrbmi	r2, [r8], r0, lsl #10
   36098:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   3609c:	addsmi	r1, r9, #671088640	; 0x28000000
   360a0:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   360a4:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   360a8:	movwcc	r3, #5377	; 0x1501
   360ac:	blvs	90e540 <ftello64@plt+0x90a9c4>
   360b0:	streq	pc, [r0], -r6, asr #2
   360b4:	cmnvs	r6, r0, lsr #5
   360b8:	mrrcpl	6, 4, r4, fp, cr6
   360bc:	stmdacs	sl, {r3, r4, r9, sl, lr}
   360c0:	blcc	b40e0 <ftello64@plt+0xb0564>
   360c4:			; <UNDEFINED> instruction: 0xf10ad014
   360c8:	adcmi	r3, fp, #-67108861	; 0xfc000003
   360cc:	ssatmi	sp, #17, r6
   360d0:	blcs	50964 <ftello64@plt+0x4cde8>
   360d4:	strtmi	sp, [r0], -r1, ror #1
   360d8:			; <UNDEFINED> instruction: 0xf85ef7ff
   360dc:	suble	r1, r0, r3, asr #24
   360e0:	strbmi	r2, [r6], -sl, lsl #16
   360e4:			; <UNDEFINED> instruction: 0xf105b2c3
   360e8:			; <UNDEFINED> instruction: 0xf8060501
   360ec:	mvnle	r3, r1, lsl #22
   360f0:	strtmi	r2, [r8], -r0, lsl #6
   360f4:	andlt	r7, r3, r3, lsr r0
   360f8:	svchi	0x00f0e8bd
   360fc:			; <UNDEFINED> instruction: 0xd01d45ba
   36100:	svcvs	0x0080f5ba
   36104:	svclt	0x00344658
   36108:	orrvc	pc, r0, pc, asr #8
   3610c:	orrvs	pc, r0, pc, asr #8
   36110:	ldrmi	r4, [sl, #1162]!	; 0x48a
   36114:	ldrtmi	fp, [sl], r8, lsr #30
   36118:			; <UNDEFINED> instruction: 0xf7cd4651
   3611c:	blls	707d4 <ftello64@plt+0x6cc58>
   36120:	andsvs	r1, r8, r6, asr #18
   36124:			; <UNDEFINED> instruction: 0xf8c94683
   36128:	ldrtmi	sl, [r0], r0
   3612c:			; <UNDEFINED> instruction: 0x4620e7d0
   36130:			; <UNDEFINED> instruction: 0xf832f7ff
   36134:	andsle	r1, fp, r2, asr #24
   36138:	andsle	r2, r9, sl, lsl #16
   3613c:	blcs	509d0 <ftello64@plt+0x4ce54>
   36140:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   36144:	addsmi	r0, r8, #671088640	; 0x28000000
   36148:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   3614c:	blvs	87d270 <ftello64@plt+0x8796f4>
   36150:			; <UNDEFINED> instruction: 0x61233301
   36154:	adcvs	r6, r7, #1622016	; 0x18c000
   36158:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   3615c:	stfpls	f6, [r8], {99}	; 0x63
   36160:	strbmi	lr, [r6], -sl, ror #15
   36164:	strtmi	r2, [r8], -r0, lsl #6
   36168:	andlt	r7, r3, r3, lsr r0
   3616c:	svchi	0x00f0e8bd
   36170:	andle	r4, fp, #750780416	; 0x2cc00000
   36174:	tstcs	sl, r1, lsl #20
   36178:			; <UNDEFINED> instruction: 0xf8882300
   3617c:	strtmi	r1, [r8], -r0
   36180:	movwcs	r6, #19
   36184:	andlt	r7, r3, r3, lsr r0
   36188:	svchi	0x00f0e8bd
   3618c:			; <UNDEFINED> instruction: 0xf6404b0b
   36190:	stmdbmi	fp, {r0, r5, r9, sp}
   36194:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   36198:			; <UNDEFINED> instruction: 0xf5034479
   3619c:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   361a0:	stcl	7, cr15, [r0], #820	; 0x334
   361a4:			; <UNDEFINED> instruction: 0xf44f4b08
   361a8:	stmdbmi	r8, {r5, r9, sp, lr}
   361ac:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   361b0:			; <UNDEFINED> instruction: 0xf5034479
   361b4:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   361b8:	ldcl	7, cr15, [r4], {205}	; 0xcd
   361bc:	andeq	sp, r0, r2, asr #12
   361c0:	andeq	ip, r0, r4, ror #18
   361c4:	andeq	sp, r0, lr, lsr #12
   361c8:	andeq	sp, r0, sl, lsr #12
   361cc:	andeq	ip, r0, ip, asr #18
   361d0:	andeq	sp, r0, lr, ror #11
   361d4:			; <UNDEFINED> instruction: 0x4604b538
   361d8:			; <UNDEFINED> instruction: 0x460dbb9a
   361dc:	bvs	9228e8 <ftello64@plt+0x91ed6c>
   361e0:	bllt	fe507a68 <ftello64@plt+0xfe503eec>
   361e4:	andne	lr, sl, #212, 18	; 0x350000
   361e8:	bl	fe8c6c34 <ftello64@plt+0xfe8c30b8>
   361ec:	eorle	r0, ip, #67108864	; 0x4000000
   361f0:	svclt	0x002842ab
   361f4:	ldrmi	r4, [r8], -fp, lsr #12
   361f8:	movwcs	lr, #18900	; 0x49d4
   361fc:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   36200:	adcvs	r1, r1, #1179648	; 0x120000
   36204:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   36208:	movwcs	lr, #18884	; 0x49c4
   3620c:	mvnle	r2, r0, lsl #26
   36210:	bvs	ff8e56f8 <ftello64@plt+0xff8e1b7c>
   36214:	addsmi	r6, r3, #667648	; 0xa3000
   36218:	movweq	lr, #15266	; 0x3ba2
   3621c:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   36220:	adcvs	r0, r2, #4, 2
   36224:	bvs	fe8fc52c <ftello64@plt+0xfe8f89b0>
   36228:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   3622c:	smlabteq	r4, r4, r9, lr
   36230:	bl	fe8c6c84 <ftello64@plt+0xfe8c3108>
   36234:	mvnsle	r0, #201326592	; 0xc000000
   36238:			; <UNDEFINED> instruction: 0xf7fe4620
   3623c:	andcc	pc, r1, sp, lsr #31
   36240:	bvs	92a5e0 <ftello64@plt+0x926a64>
   36244:	mvnsle	r2, r0, lsl #22
   36248:			; <UNDEFINED> instruction: 0xf7fee7e3
   3624c:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   36250:	sbcsle	r3, sp, r1
   36254:	bicle	r2, r2, r0, lsl #26
   36258:	svclt	0x0000e7da
   3625c:	cfstr32mi	mvfx11, [lr], {16}
   36260:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   36264:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   36268:	movwcs	r6, #2144	; 0x860
   3626c:			; <UNDEFINED> instruction: 0xf7cd6023
   36270:			; <UNDEFINED> instruction: 0xf104ea7a
   36274:	tstcs	r2, r8, lsl #4
   36278:	stm	r6, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3627c:	rscsle	r2, r2, r0, lsl #16
   36280:	b	741bc <ftello64@plt+0x70640>
   36284:			; <UNDEFINED> instruction: 0xf7cd6800
   36288:	pop	{r1, r2, r4, r8, fp, sp, lr, pc}
   3628c:			; <UNDEFINED> instruction: 0x46014010
   36290:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   36294:	blt	fe3f4280 <ftello64@plt+0xfe3f0704>
   36298:	strdeq	pc, [r1], -ip
   3629c:	andeq	sp, r0, r2, ror #12
   362a0:	blmi	608b00 <ftello64@plt+0x604f84>
   362a4:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   362a8:	addlt	r4, r4, r6, lsl ip
   362ac:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   362b0:	movwls	r6, #14363	; 0x381b
   362b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   362b8:	cmplt	fp, r3, ror #24
   362bc:	lsrslt	r6, r0, #25
   362c0:	blmi	408b0c <ftello64@plt+0x404f90>
   362c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   362c8:	blls	110338 <ftello64@plt+0x10c7bc>
   362cc:	tstle	r3, sl, asr r0
   362d0:	ldclt	0, cr11, [r0, #-16]
   362d4:			; <UNDEFINED> instruction: 0xf7cd4668
   362d8:	cmplt	r8, r4, lsr ip
   362dc:	svc	0x00b0f7cc
   362e0:	blmi	2cf568 <ftello64@plt+0x2cb9ec>
   362e4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   362e8:	stmdacs	r0, {r1, r3, r4, r6, sl, sp, lr}
   362ec:	stmdami	r8, {r3, r5, r6, r7, r8, ip, lr, pc}
   362f0:			; <UNDEFINED> instruction: 0xe7e54478
   362f4:	ldrb	r6, [r4, r0, lsr #25]!
   362f8:	svc	0x00b4f7cc
   362fc:	strdeq	lr, [r1], -sl
   36300:	andeq	r0, r0, r8, lsl #8
   36304:	andeq	pc, r1, lr, lsr #29
   36308:	ldrdeq	lr, [r1], -ip
   3630c:	andeq	pc, r1, r6, ror lr	; <UNPREDICTABLE>
   36310:	andeq	sp, r0, ip, lsl r6
   36314:	bmi	748f88 <ftello64@plt+0x74540c>
   36318:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   3631c:	ldmiblt	r9!, {r0, r3, r4, r6, r7, sl, fp, sp, lr}^
   36320:	strlt	r6, [r0, #-3355]	; 0xfffff2e5
   36324:			; <UNDEFINED> instruction: 0xb1a3b083
   36328:	ldmpl	r3, {r3, r4, r8, r9, fp, lr}^
   3632c:	blmi	650394 <ftello64@plt+0x64c818>
   36330:	subsvs	r4, r8, fp, ror r4
   36334:	ldfvsp	f3, [fp, #-672]	; 0xfffffd60
   36338:	ldrmi	fp, [r8, r3, lsl #2]
   3633c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   36340:	stc2	0, cr15, [r8], #8
   36344:	andcs	r4, r1, #20, 22	; 0x5000
   36348:	ldrbvs	r4, [sl], #1147	; 0x47b
   3634c:			; <UNDEFINED> instruction: 0xf85db003
   36350:			; <UNDEFINED> instruction: 0xf7fffb04
   36354:	ldmdbmi	r1, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36358:			; <UNDEFINED> instruction: 0xf7cd4479
   3635c:	strb	lr, [r6, r8, lsr #22]!
   36360:			; <UNDEFINED> instruction: 0xf7ff4770
   36364:	mulls	r1, sp, pc	; <UNPREDICTABLE>
   36368:	stmib	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3636c:			; <UNDEFINED> instruction: 0xf7cd6800
   36370:	stmdbls	r1, {r1, r5, r7, fp, sp, lr, pc}
   36374:	stmdami	sl, {r1, r9, sl, lr}
   36378:			; <UNDEFINED> instruction: 0xf7f94478
   3637c:	andcs	pc, r2, fp, lsl sl	; <UNPREDICTABLE>
   36380:	ldm	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36384:	andeq	pc, r1, r4, asr #28
   36388:	andeq	lr, r1, r6, lsl #17
   3638c:	andeq	r0, r0, r8, lsl r4
   36390:	andeq	pc, r1, ip, lsr #28
   36394:			; <UNDEFINED> instruction: 0xffffff1b
   36398:	andeq	pc, r1, r4, lsl lr	; <UNPREDICTABLE>
   3639c:	andeq	sp, r0, r0, asr #11
   363a0:	andeq	sp, r0, r4, lsr #11
   363a4:	strmi	r4, [r3], -r3, lsl #20
   363a8:	ldrbtmi	r1, [sl], #-3161	; 0xfffff3a7
   363ac:	svclt	0x00186d10
   363b0:			; <UNDEFINED> instruction: 0x47706513
   363b4:			; <UNDEFINED> instruction: 0x0001fdb2
   363b8:	vmlane.f64	d4, d2, d3
   363bc:	svclt	0x0018447b
   363c0:	lfmvs	f2, 4, [r8, #4]
   363c4:			; <UNDEFINED> instruction: 0x4770659a
   363c8:	andeq	pc, r1, r0, lsr #27
   363cc:	blmi	6a3410 <ftello64@plt+0x69f894>
   363d0:	bmi	6c883c <ftello64@plt+0x6c4cc0>
   363d4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   363d8:	addlt	fp, r3, r0, lsr r5
   363dc:	ldcvs	8, cr5, [r9, #552]	; 0x228
   363e0:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
   363e4:			; <UNDEFINED> instruction: 0xf04f9201
   363e8:	stmiblt	r9, {r9}
   363ec:	ldrdlt	r6, [r3, #203]!	; 0xcb
   363f0:	blge	209444 <ftello64@plt+0x2058c8>
   363f4:	tstcs	r1, sl, lsr #12
   363f8:	movwls	r4, #1148	; 0x47c
   363fc:			; <UNDEFINED> instruction: 0xf7cd6860
   36400:	stclvs	8, cr14, [r3, #480]!	; 0x1e0
   36404:	stmdavs	r0!, {r1, r9, sl, lr}^
   36408:	strbvs	r4, [r3, #1043]!	; 0x413
   3640c:	cdp	7, 5, cr15, cr2, cr12, {6}
   36410:	blmi	2c8c48 <ftello64@plt+0x2c50cc>
   36414:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36418:	blls	90488 <ftello64@plt+0x8c90c>
   3641c:	qaddle	r4, sl, r7
   36420:	pop	{r0, r1, ip, sp, pc}
   36424:	andlt	r4, r4, r0, lsr r0
   36428:			; <UNDEFINED> instruction: 0xf7ff4770
   3642c:			; <UNDEFINED> instruction: 0xe7dfff73
   36430:	svc	0x0018f7cc
   36434:	andeq	pc, r1, r8, lsl #27
   36438:	andeq	lr, r1, sl, asr #15
   3643c:	andeq	r0, r0, r8, lsl #8
   36440:	andeq	pc, r1, r4, ror #26
   36444:	andeq	lr, r1, ip, lsl #15
   36448:	svcmi	0x00f0e92d
   3644c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   36450:	ldmdbmi	lr!, {r1, r8, r9, fp, pc}^
   36454:	ldrbtmi	r4, [r9], #-2686	; 0xfffff582
   36458:	addslt	r4, r3, lr, ror fp
   3645c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   36460:	andsls	r6, r1, #1179648	; 0x120000
   36464:	andeq	pc, r0, #79	; 0x4f
   36468:	bcs	518d8 <ftello64@plt+0x4dd5c>
   3646c:	rschi	pc, r7, r0, asr #32
   36470:	stccs	13, cr6, [r0], {156}	; 0x9c
   36474:	sbcshi	pc, ip, r0, asr #32
   36478:			; <UNDEFINED> instruction: 0x46056cdb
   3647c:	rsbsle	r2, r4, r0, lsl #22
   36480:	ldrsbls	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   36484:	ldmdami	r5!, {r0, r3, r5, r9, sl, lr}^
   36488:	ldrbtmi	r2, [r9], #768	; 0x300
   3648c:			; <UNDEFINED> instruction: 0xf8c94478
   36490:			; <UNDEFINED> instruction: 0xf7ff305c
   36494:	mlascs	r2, fp, pc, pc	; <UNPREDICTABLE>
   36498:	stcl	7, cr15, [ip, #-816]	; 0xfffffcd0
   3649c:	ldrdvs	pc, [r4], -r9
   364a0:			; <UNDEFINED> instruction: 0xf1b84605
   364a4:	cmnle	r4, r0, lsl #30
   364a8:			; <UNDEFINED> instruction: 0xf10d4b6d
   364ac:			; <UNDEFINED> instruction: 0xf8df0940
   364b0:			; <UNDEFINED> instruction: 0x2732b1b4
   364b4:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   364b8:	ldrbtmi	r4, [fp], #1147	; 0x47b
   364bc:	bcc	471ce4 <ftello64@plt+0x46e168>
   364c0:	strd	r4, [r8], -sl
   364c4:	stcle	14, cr2, [lr, #-640]!	; 0xfffffd80
   364c8:	adcmi	r1, r3, #1968	; 0x7b0
   364cc:	strpl	sp, [lr, #-3360]!	; 0xfffff2e0
   364d0:			; <UNDEFINED> instruction: 0xf8da3401
   364d4:	ldrtmi	r6, [r0], -r4
   364d8:	stmdb	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   364dc:	strbmi	r2, [r9], -r1, lsl #4
   364e0:	ldcl	7, cr15, [sl, #816]	; 0x330
   364e4:			; <UNDEFINED> instruction: 0xd1262801
   364e8:	umaalvs	pc, r0, sp, r8	; <UNPREDICTABLE>
   364ec:	eorle	r2, r9, sl, lsl #28
   364f0:	svceq	0x0000f1b8
   364f4:			; <UNDEFINED> instruction: 0xf8dbd104
   364f8:	movwcc	r3, #4188	; 0x105c
   364fc:	subscc	pc, ip, fp, asr #17
   36500:	andle	r2, ip, r4, lsl #28
   36504:	bicsle	r2, sp, r9, lsl #28
   36508:			; <UNDEFINED> instruction: 0x26201e7b
   3650c:	lfmle	f4, 2, [lr], {163}	; 0xa3
   36510:			; <UNDEFINED> instruction: 0x46283732
   36514:			; <UNDEFINED> instruction: 0xf7cc4639
   36518:	strmi	lr, [r5], -lr, lsr #31
   3651c:	mrc	7, 0, lr, cr8, cr7, {6}
   36520:			; <UNDEFINED> instruction: 0xf7f90a10
   36524:			; <UNDEFINED> instruction: 0xf7cdf915
   36528:	stmdavs	r3, {r2, r4, fp, sp, lr, pc}
   3652c:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
   36530:	strble	r0, [r9, #1947]	; 0x79b
   36534:			; <UNDEFINED> instruction: 0xf89de7cd
   36538:	blcs	2c2640 <ftello64@plt+0x2beac4>
   3653c:	strcs	fp, [r1], #-3870	; 0xfffff0e2
   36540:	eorvc	r2, fp, r4, lsl #6
   36544:	svceq	0x0000f1b8
   36548:	bmi	126a998 <ftello64@plt+0x1266e1c>
   3654c:	strpl	r2, [fp, #-768]!	; 0xfffffd00
   36550:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
   36554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36558:	subsmi	r9, sl, r1, lsl fp
   3655c:			; <UNDEFINED> instruction: 0x4628d15c
   36560:	ldc	0, cr11, [sp], #76	; 0x4c
   36564:	pop	{r1, r8, r9, fp, pc}
   36568:			; <UNDEFINED> instruction: 0xf7ff8ff0
   3656c:			; <UNDEFINED> instruction: 0xe787fed3
   36570:	ldrbtmi	r4, [lr], #-3647	; 0xfffff1c1
   36574:			; <UNDEFINED> instruction: 0xf7cd6870
   36578:			; <UNDEFINED> instruction: 0xf106e8f6
   3657c:	tstcs	r2, r8, lsl #4
   36580:	svc	0x0002f7cc
   36584:	teqle	ip, r0, lsl #16
   36588:	andcs	r4, r0, #59392	; 0xe800
   3658c:	andsvs	r4, sl, fp, ror r4
   36590:			; <UNDEFINED> instruction: 0xf109e7db
   36594:	ldrtmi	r0, [r0], -r8, lsl #14
   36598:	stmia	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3659c:			; <UNDEFINED> instruction: 0xf7cd4639
   365a0:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
   365a4:			; <UNDEFINED> instruction: 0x46bcd13a
   365a8:	mvfeqs	f7, #5.0
   365ac:			; <UNDEFINED> instruction: 0x000fe8bc
   365b0:			; <UNDEFINED> instruction: 0xf8c92701
   365b4:	stmia	lr!, {ip, sp, lr}
   365b8:	ldm	ip!, {r0, r1, r2, r3}
   365bc:	svcls	0x0004000f
   365c0:	ldrbeq	pc, [r8, -r7, lsr #32]!	; <UNPREDICTABLE>
   365c4:	andeq	lr, pc, lr, lsr #17
   365c8:			; <UNDEFINED> instruction: 0x000fe8bc
   365cc:	andeq	lr, pc, lr, lsr #17
   365d0:	muleq	r7, ip, r8
   365d4:	andeq	lr, r7, lr, lsl #17
   365d8:	smladxls	r4, r0, r6, r4
   365dc:	stmia	r2, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   365e0:	tstcs	r2, r1, lsl #20
   365e4:	cdp	7, 13, cr15, cr0, cr12, {6}
   365e8:			; <UNDEFINED> instruction: 0xf43f2800
   365ec:			; <UNDEFINED> instruction: 0xf7cdaf5d
   365f0:	stmdavs	r0, {r1, r3, r6, fp, sp, lr, pc}
   365f4:	svc	0x005ef7cc
   365f8:	ldmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   365fc:			; <UNDEFINED> instruction: 0xf7f94478
   36600:			; <UNDEFINED> instruction: 0xf7cdf915
   36604:	stmdavs	r0, {r6, fp, sp, lr, pc}
   36608:	svc	0x0054f7cc
   3660c:	ldmdami	fp, {r0, r9, sl, lr}
   36610:			; <UNDEFINED> instruction: 0xf7f94478
   36614:	ldr	pc, [r7, pc, asr #17]!
   36618:	cdp	7, 2, cr15, cr4, cr12, {6}
   3661c:	ldmda	r2!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36620:			; <UNDEFINED> instruction: 0xf7cc6800
   36624:	strmi	lr, [r1], -r8, asr #30
   36628:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   3662c:			; <UNDEFINED> instruction: 0xf8fef7f9
   36630:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   36634:			; <UNDEFINED> instruction: 0xf8bef7f9
   36638:			; <UNDEFINED> instruction: 0xf7cc2002
   3663c:	ldmdami	r2, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   36640:			; <UNDEFINED> instruction: 0xf7f94478
   36644:			; <UNDEFINED> instruction: 0x2002f8b7
   36648:	svc	0x009af7cc
   3664c:	andeq	lr, r1, sl, asr #14
   36650:	andeq	r0, r0, r8, lsl #8
   36654:	strdeq	pc, [r1], -lr
   36658:	ldrdeq	pc, [r1], -r2
   3665c:	andeq	r4, r0, r0, lsr #24
   36660:	strdeq	sp, [r0], -ip
   36664:	andeq	pc, r1, r2, lsr #25
   36668:	muleq	r1, ip, ip
   3666c:	andeq	lr, r1, lr, asr #12
   36670:	andeq	pc, r1, sl, ror #23
   36674:	ldrdeq	pc, [r1], -r0
   36678:	strdeq	sp, [r0], -r8
   3667c:	andeq	sp, r0, r4, ror #5
   36680:	andeq	sp, r0, r2, ror r3
   36684:	andeq	sp, r0, r2, lsr r3
   36688:	strdeq	sp, [r0], -r4
   3668c:	bmi	7a36cc <ftello64@plt+0x79fb50>
   36690:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   36694:	addlt	fp, r2, r0, lsr r5
   36698:	stcls	8, cr5, [r5, #-844]	; 0xfffffcb4
   3669c:	movwls	r6, #6171	; 0x181b
   366a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   366a4:	blmi	6a52ec <ftello64@plt+0x6a1770>
   366a8:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
   366ac:			; <UNDEFINED> instruction: 0x6cdbb98a
   366b0:	ldcmi	3, cr11, [r7], {19}
   366b4:	strtmi	sl, [sl], -r6, lsl #22
   366b8:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
   366bc:	stmdavs	r0!, {r8, r9, ip, pc}^
   366c0:	svc	0x0016f7cc
   366c4:	strmi	r6, [r2], -r3, ror #27
   366c8:	ldrmi	r6, [r3], #-2144	; 0xfffff7a0
   366cc:			; <UNDEFINED> instruction: 0xf7cc65e3
   366d0:	bmi	471aa0 <ftello64@plt+0x46df24>
   366d4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   366d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   366dc:	subsmi	r9, sl, r1, lsl #22
   366e0:	andlt	sp, r2, sp, lsl #2
   366e4:	ldrhtmi	lr, [r0], -sp
   366e8:	ldrbmi	fp, [r0, -r3]!
   366ec:	strtmi	sl, [r9], -r6, lsl #20
   366f0:			; <UNDEFINED> instruction: 0xf7cc9200
   366f4:	strb	lr, [ip, r0, asr #25]!
   366f8:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   366fc:			; <UNDEFINED> instruction: 0xf7cce7d9
   36700:	svclt	0x0000edb2
   36704:	andeq	lr, r1, lr, lsl #10
   36708:	andeq	r0, r0, r8, lsl #8
   3670c:			; <UNDEFINED> instruction: 0x0001fab4
   36710:	andeq	pc, r1, r2, lsr #21
   36714:	andeq	lr, r1, sl, asr #9
   36718:	mvnsmi	lr, #737280	; 0xb4000
   3671c:	stclmi	6, cr4, [r3, #-544]	; 0xfffffde0
   36720:	ldrbtmi	r4, [sp], #-1567	; 0xfffff9e1
   36724:	cdpne	13, 0, cr6, cr11, cr9, {5}
   36728:	movwcs	fp, #7960	; 0x1f18
   3672c:	svclt	0x00182800
   36730:	blcs	3f338 <ftello64@plt+0x3b7bc>
   36734:	strmi	sp, [r1], r7, ror #2
   36738:	rsbsle	r2, r3, r0, lsl #20
   3673c:	streq	lr, [r2], -r8, lsl #22
   36740:	ldrbtcc	pc, [pc], #264	; 36748 <ftello64@plt+0x32bcc>	; <UNPREDICTABLE>
   36744:	and	r3, r1, r1, lsl #28
   36748:	andsle	r4, fp, r6, lsr #5
   3674c:	svcpl	0x0001f914
   36750:	ble	ffe81b58 <ftello64@plt+0xffe7dfdc>
   36754:			; <UNDEFINED> instruction: 0x46404611
   36758:			; <UNDEFINED> instruction: 0xf7f62200
   3675c:			; <UNDEFINED> instruction: 0x4604fc59
   36760:			; <UNDEFINED> instruction: 0xf7ccb12f
   36764:	addmi	lr, r7, #62, 30	; 0xf8
   36768:	movwcs	fp, #3900	; 0xf3c
   3676c:	ldmdbmi	r0!, {r0, r1, r5, r6, r7, r8, sl, ip, lr}
   36770:	strtmi	r4, [r2], -r8, asr #12
   36774:			; <UNDEFINED> instruction: 0xf7ff4479
   36778:	strtmi	pc, [r0], -r9, lsl #31
   3677c:	mvnsmi	lr, #12386304	; 0xbd0000
   36780:	ldclt	7, cr15, [r2, #-816]!	; 0xfffffcd0
   36784:	svclt	0x00182f00
   36788:	svclt	0x009842ba
   3678c:	teqlt	r1, r7, lsl r6
   36790:			; <UNDEFINED> instruction: 0x4641463a
   36794:	pop	{r3, r6, r9, sl, lr}
   36798:			; <UNDEFINED> instruction: 0xf7fc43f8
   3679c:	blmi	9a6170 <ftello64@plt+0x9a25f4>
   367a0:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
   367a4:			; <UNDEFINED> instruction: 0xf1b9bb8b
   367a8:	mvnsle	r0, r0, lsl #30
   367ac:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
   367b0:			; <UNDEFINED> instruction: 0xf7ccb34f
   367b4:			; <UNDEFINED> instruction: 0xf108eece
   367b8:	cfldrsmi	mvf3, [pc, #-1020]	; 363c4 <ftello64@plt+0x32848>
   367bc:			; <UNDEFINED> instruction: 0xf8df4427
   367c0:	ldrbtmi	r8, [sp], #-124	; 0xffffff84
   367c4:			; <UNDEFINED> instruction: 0x460644f8
   367c8:			; <UNDEFINED> instruction: 0xf7cde00f
   367cc:	stmdavc	r3!, {r4, r6, r7, fp, sp, lr, pc}
   367d0:	eorle	r2, r2, sl, lsl #22
   367d4:	ldrdgt	pc, [r4], -r5
   367d8:	tstcs	r1, r2, asr #12
   367dc:	stmiblt	r3, {r4, r5, sp}^
   367e0:			; <UNDEFINED> instruction: 0xf7cd4661
   367e4:	adcmi	lr, r7, #196, 16	; 0xc40000
   367e8:			; <UNDEFINED> instruction: 0xf814d00d
   367ec:	subscs	r3, ip, r1, lsl #30
   367f0:	stmdavs	r9!, {r1, r4, r5, fp, sp, lr}^
   367f4:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   367f8:	strbtle	r0, [r6], #1938	; 0x792
   367fc:			; <UNDEFINED> instruction: 0xf7cd4618
   36800:	adcmi	lr, r7, #11927552	; 0xb60000
   36804:	pop	{r0, r4, r5, r6, r7, r8, ip, lr, pc}
   36808:			; <UNDEFINED> instruction: 0xf1b983f8
   3680c:	sbcle	r0, pc, r0, lsl #30
   36810:			; <UNDEFINED> instruction: 0x4660e7be
   36814:	svc	0x00c4f7cc
   36818:	stmdavs	r9!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3681c:			; <UNDEFINED> instruction: 0xf7cd206e
   36820:	strb	lr, [r0, r6, lsr #17]!
   36824:	stmdbcs	r0, {r0, r1, r2, r4, r9, sl, lr}
   36828:			; <UNDEFINED> instruction: 0xe7b8d1b2
   3682c:	andeq	pc, r1, sl, lsr sl	; <UNPREDICTABLE>
   36830:	andeq	r4, r0, r8, lsr r9
   36834:			; <UNDEFINED> instruction: 0x0001f9bc
   36838:	muleq	r1, sl, r9
   3683c:	andeq	sl, r0, ip, ror #20
   36840:	strmi	r2, [sl], -r0, lsl #6
   36844:	ldrmi	r4, [r8], -r1, lsl #12
   36848:	svclt	0x0066f7ff
   3684c:	addlt	fp, r3, r0, lsr r5
   36850:	ldrbtmi	r4, [ip], #-3108	; 0xfffff3dc
   36854:	stcvs	13, cr6, [r3, #136]!	; 0x88
   36858:			; <UNDEFINED> instruction: 0xd1244313
   3685c:	tstlt	r3, #560	; 0x230
   36860:	movwlt	r6, #11874	; 0x2e62
   36864:	orrslt	r6, sl, #57856	; 0xe200
   36868:	tstcs	r0, pc, lsl sl
   3686c:	ldrbvs	r4, [r1, #1146]	; 0x47a
   36870:	ldrmi	fp, [r8, r0, lsr #7]
   36874:	movwlt	r4, #34309	; 0x8605
   36878:	cdp	7, 11, cr15, cr2, cr12, {6}
   3687c:			; <UNDEFINED> instruction: 0xf7cc3001
   36880:			; <UNDEFINED> instruction: 0x4629eb5a
   36884:			; <UNDEFINED> instruction: 0xf7cc4604
   36888:	strtmi	lr, [r0], -ip, lsl #27
   3688c:			; <UNDEFINED> instruction: 0xf840f7f5
   36890:			; <UNDEFINED> instruction: 0xf7cc4620
   36894:	stmdacs	r2, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   36898:	strtmi	sp, [r8], -sl, lsl #16
   3689c:	stc	7, cr15, [sl], #-816	; 0xfffffcd0
   368a0:	andlt	r4, r3, r0, lsr #12
   368a4:	tstcs	r0, r0, lsr sp
   368a8:	pop	{r0, r1, ip, sp, pc}
   368ac:	strb	r4, [fp, #48]	; 0x30
   368b0:	strtmi	r4, [r8], -lr, lsl #22
   368b4:	mrcvs	4, 2, r4, cr11, cr11, {3}
   368b8:			; <UNDEFINED> instruction: 0xe7ee4798
   368bc:			; <UNDEFINED> instruction: 0xf7cc2002
   368c0:	movwcs	lr, #19258	; 0x4b3a
   368c4:	subvc	r4, r5, r4, lsl #12
   368c8:	strtmi	r7, [r0], -r3
   368cc:	ldclt	0, cr11, [r0, #-12]!
   368d0:			; <UNDEFINED> instruction: 0xf7ff9001
   368d4:	mcrvs	13, 1, pc, cr3, cr15, {0}	; <UNPREDICTABLE>
   368d8:	strb	r9, [r5, r1, lsl #16]
   368dc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   368e0:	svclt	0x0000e7c7
   368e4:	andeq	pc, r1, sl, lsl #18
   368e8:	strdeq	pc, [r1], -r0
   368ec:	andeq	pc, r1, r8, lsr #17
   368f0:	andeq	r6, r0, lr, ror #5
   368f4:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
   368f8:	ldcmi	0, cr11, [r9], {132}	; 0x84
   368fc:	blmi	6a111c <ftello64@plt+0x69d5a0>
   36900:	ldrbtmi	sl, [ip], #-2050	; 0xfffff7fe
   36904:	blne	174a54 <ftello64@plt+0x170ed8>
   36908:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3690c:			; <UNDEFINED> instruction: 0xf04f9303
   36910:	andls	r0, r1, #0, 6
   36914:	cdp	7, 15, cr15, cr6, cr12, {6}
   36918:	blle	540920 <ftello64@plt+0x53cda4>
   3691c:			; <UNDEFINED> instruction: 0xf7ff9802
   36920:			; <UNDEFINED> instruction: 0x4604ff95
   36924:			; <UNDEFINED> instruction: 0xf7cc9802
   36928:	bmi	431ab8 <ftello64@plt+0x42df3c>
   3692c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   36930:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36934:	subsmi	r9, sl, r3, lsl #22
   36938:	strtmi	sp, [r0], -pc, lsl #2
   3693c:	pop	{r2, ip, sp, pc}
   36940:	andlt	r4, r4, r0, lsl r0
   36944:			; <UNDEFINED> instruction: 0xf7cc4770
   36948:	stmdavs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   3694c:	ldc	7, cr15, [r2, #816]!	; 0x330
   36950:	stmdami	r6, {r0, r9, sl, lr}
   36954:			; <UNDEFINED> instruction: 0xf7f84478
   36958:			; <UNDEFINED> instruction: 0xf7ccff69
   3695c:	svclt	0x0000ec84
   36960:	muleq	r1, lr, r2
   36964:	andeq	r0, r0, r8, lsl #8
   36968:	andeq	lr, r1, r2, ror r2
   3696c:	andeq	sp, r0, r4, ror r0
   36970:	strb	r2, [r9, #-257]!	; 0xfffffeff
   36974:	blmi	5e3e5c <ftello64@plt+0x5e02e0>
   36978:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
   3697c:	vldmiavs	fp, {d27-d31}
   36980:	ldcmi	3, cr11, [r4, #-108]	; 0xffffff94
   36984:	cfstrsvs	mvf4, [ip, #-500]!	; 0xfffffe0c
   36988:			; <UNDEFINED> instruction: 0x6debb9e4
   3698c:	stmdavs	r9!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   36990:			; <UNDEFINED> instruction: 0xf7cc200d
   36994:	stclvs	15, cr14, [fp, #944]!	; 0x3b0
   36998:	vstrle	d2, [r7, #-0]
   3699c:	eorcs	r6, r0, r9, ror #16
   369a0:	svc	0x00e4f7cc
   369a4:	strcc	r6, [r1], #-3563	; 0xfffff215
   369a8:	blle	ffe07420 <ftello64@plt+0xffe038a4>
   369ac:	andcs	r4, sp, sl, lsl #24
   369b0:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}^
   369b4:	svc	0x00daf7cc
   369b8:			; <UNDEFINED> instruction: 0xf7cc6860
   369bc:	movwcs	lr, #2940	; 0xb7c
   369c0:	cfldr32lt	mvfx6, [r8, #-908]!	; 0xfffffc74
   369c4:	strbvs	r2, [fp, #768]!	; 0x300
   369c8:			; <UNDEFINED> instruction: 0xf7ffbd38
   369cc:	ldrb	pc, [r8, r3, lsr #25]	; <UNPREDICTABLE>
   369d0:	andeq	pc, r1, r4, ror #15
   369d4:	ldrdeq	pc, [r1], -r8
   369d8:	andeq	pc, r1, ip, lsr #15
   369dc:			; <UNDEFINED> instruction: 0xf7ffb538
   369e0:			; <UNDEFINED> instruction: 0x4604ff35
   369e4:			; <UNDEFINED> instruction: 0xffc6f7ff
   369e8:			; <UNDEFINED> instruction: 0xf7fb4620
   369ec:	strmi	pc, [r5], -r5, asr #27
   369f0:			; <UNDEFINED> instruction: 0xf7cc4620
   369f4:			; <UNDEFINED> instruction: 0x4628ebfc
   369f8:	svclt	0x0000bd38
   369fc:	cfstrsmi	mvf11, [r6], {112}	; 0x70
   36a00:	strvs	lr, [r3, #-2525]	; 0xfffff623
   36a04:	strbvs	r4, [r0, #-1148]!	; 0xfffffb84
   36a08:	andsne	lr, sl, #196, 18	; 0x310000
   36a0c:	stmib	r4, {r0, r1, r5, r8, r9, sl, sp, lr}^
   36a10:	cfldr64lt	mvdx6, [r0], #-96	; 0xffffffa0
   36a14:	svclt	0x00004770
   36a18:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
   36a1c:	addlt	fp, r2, r0, lsl r5
   36a20:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   36a24:	ldmdblt	fp!, {r0, r1, r5, r7, r8, sl, fp, sp, lr}
   36a28:			; <UNDEFINED> instruction: 0xb12b6ea3
   36a2c:			; <UNDEFINED> instruction: 0xb12a6ce2
   36a30:	pop	{r1, ip, sp, pc}
   36a34:			; <UNDEFINED> instruction: 0x47184010
   36a38:	ldclt	0, cr11, [r0, #-8]
   36a3c:			; <UNDEFINED> instruction: 0xf7ff9001
   36a40:	cdpvs	12, 10, cr15, cr3, cr9, {3}
   36a44:	andlt	r9, r2, r1, lsl #16
   36a48:			; <UNDEFINED> instruction: 0x4010e8bd
   36a4c:	svclt	0x00004718
   36a50:	andeq	pc, r1, sl, lsr r7	; <UNPREDICTABLE>
   36a54:	cfstr32mi	mvfx11, [sl], {16}
   36a58:	cfstrsvs	mvf4, [r3, #496]!	; 0x1f0
   36a5c:			; <UNDEFINED> instruction: 0x6ee3b93b
   36a60:	stfvsp	f3, [r2], #172	; 0xac
   36a64:	pop	{r1, r5, r8, ip, sp, pc}
   36a68:	andcs	r4, r1, r0, lsl r0
   36a6c:	ldclt	7, cr4, [r0, #-96]	; 0xffffffa0
   36a70:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   36a74:	andcs	r6, r1, r3, ror #29
   36a78:			; <UNDEFINED> instruction: 0x4010e8bd
   36a7c:	svclt	0x00004718
   36a80:	andeq	pc, r1, r4, lsl #14
   36a84:	bllt	ffaf4a88 <ftello64@plt+0xffaf0f0c>
   36a88:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   36a8c:	tstlt	r3, fp, lsl pc
   36a90:			; <UNDEFINED> instruction: 0x47704718
   36a94:	ldrdeq	pc, [r1], -r2
   36a98:	andcs	r4, r1, #2048	; 0x800
   36a9c:	andsvs	r4, sl, fp, ror r4
   36aa0:	svclt	0x00004770
   36aa4:	andeq	pc, r1, r4, lsr r7	; <UNPREDICTABLE>
   36aa8:			; <UNDEFINED> instruction: 0x460db570
   36aac:	sbclt	r4, r8, r4, lsl r9
   36ab0:			; <UNDEFINED> instruction: 0x46044b14
   36ab4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   36ab8:	movtls	r6, #30747	; 0x781b
   36abc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36ac0:	mcrge	1, 0, fp, cr1, cr10, {1}
   36ac4:	ldrtmi	r2, [r2], -r0, lsl #2
   36ac8:	ldc	7, cr15, [r4], #-816	; 0xfffffcd0
   36acc:	blcs	90ba0 <ftello64@plt+0x8d024>
   36ad0:	stmdage	r5!, {r0, r3, ip, lr, pc}
   36ad4:			; <UNDEFINED> instruction: 0xf7cc9524
   36ad8:	andcs	lr, r0, #236, 28	; 0xec0
   36adc:	strtmi	sl, [r0], -r4, lsr #18
   36ae0:			; <UNDEFINED> instruction: 0xf7cc9245
   36ae4:	bmi	271b8c <ftello64@plt+0x26e010>
   36ae8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   36aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36af0:	subsmi	r9, sl, r7, asr #22
   36af4:	sublt	sp, r8, r1, lsl #2
   36af8:			; <UNDEFINED> instruction: 0xf7ccbd70
   36afc:	svclt	0x0000ebb4
   36b00:	andeq	lr, r1, ip, ror #1
   36b04:	andeq	r0, r0, r8, lsl #8
   36b08:	strheq	lr, [r1], -r6
   36b0c:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   36b10:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   36b14:	addlt	r4, r3, sp, asr #28
   36b18:			; <UNDEFINED> instruction: 0x4605685b
   36b1c:	blcs	47d1c <ftello64@plt+0x441a0>
   36b20:	addhi	pc, r7, r0, asr #32
   36b24:	tstcs	r1, sl, asr #22
   36b28:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   36b2c:	qaddlt	r6, r9, r2
   36b30:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
   36b34:	andcs	r2, r2, r1, lsl #4
   36b38:			; <UNDEFINED> instruction: 0xf7cc4479
   36b3c:	andcs	lr, r0, lr, lsl #28
   36b40:	stc2l	7, cr15, [r0, #-992]	; 0xfffffc20
   36b44:	teqlt	r0, r4, lsl #12
   36b48:	stcl	7, cr15, [sl, #-816]	; 0xfffffcd0
   36b4c:	strmi	r4, [r2], -r1, lsr #12
   36b50:			; <UNDEFINED> instruction: 0xf7cc2002
   36b54:	stmdbmi	r0, {r1, r9, sl, fp, sp, lr, pc}^
   36b58:	andcs	r2, r2, r9, lsl #4
   36b5c:			; <UNDEFINED> instruction: 0xf7cc4479
   36b60:	stclcs	13, cr14, [r0, #-1008]	; 0xfffffc10
   36b64:	blmi	facc9c <ftello64@plt+0xfa9120>
   36b68:			; <UNDEFINED> instruction: 0xf85358f3
   36b6c:	stmdbcs	r0, {r0, r2, r5, ip}
   36b70:	blmi	f2b100 <ftello64@plt+0xf27584>
   36b74:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
   36b78:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   36b7c:	adcsmi	r4, r4, #48234496	; 0x2e00000
   36b80:	vqshl.s8	q10, <illegal reg q13.5>, q3
   36b84:	strmi	r6, [pc], -r7, ror #18
   36b88:	ldrbtmi	r9, [sl], #769	; 0x301
   36b8c:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
   36b90:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   36b94:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36b98:	stccs	13, cr13, [r1], {34}	; 0x22
   36b9c:			; <UNDEFINED> instruction: 0xf043bf08
   36ba0:	strtmi	r0, [r1], -r1, lsl #6
   36ba4:	blcs	4846c <ftello64@plt+0x448f0>
   36ba8:			; <UNDEFINED> instruction: 0xf001d041
   36bac:	andcs	pc, r1, #16192	; 0x3f40
   36bb0:			; <UNDEFINED> instruction: 0x46034651
   36bb4:	ldmdblt	r3!, {r1, sp}
   36bb8:	stcl	7, cr15, [lr, #816]	; 0x330
   36bbc:			; <UNDEFINED> instruction: 0x46214630
   36bc0:			; <UNDEFINED> instruction: 0xff3cf001
   36bc4:	blx	fe288406 <ftello64@plt+0xfe28488a>
   36bc8:			; <UNDEFINED> instruction: 0xf1b82304
   36bcc:	b	13f8bd8 <ftello64@plt+0x13f505c>
   36bd0:	bl	ff153f68 <ftello64@plt+0xff1503ec>
   36bd4:	andsle	r0, r9, r3, lsr #9
   36bd8:			; <UNDEFINED> instruction: 0xf00742b4
   36bdc:	ldclle	3, cr0, [ip], {1}
   36be0:	ldrtmi	r4, [r0], -r1, lsr #12
   36be4:	stc2l	0, cr15, [r0, #4]!
   36be8:	andcs	r9, r1, #1024	; 0x400
   36bec:	pkhbtmi	r1, r3, r9, lsl #16
   36bf0:			; <UNDEFINED> instruction: 0xf7cc2002
   36bf4:			; <UNDEFINED> instruction: 0xf1bbedb2
   36bf8:	svclt	0x00180f00
   36bfc:	ldrb	r2, [sp, r1, lsl #14]
   36c00:	andcs	r4, r1, #409600	; 0x64000
   36c04:	andcs	r4, r2, r9, ror r4
   36c08:	stc	7, cr15, [r6, #816]!	; 0x330
   36c0c:	andscs	r4, r4, #376832	; 0x5c000
   36c10:	ldrbtmi	r2, [r9], #-2
   36c14:	stc	7, cr15, [r0, #816]!	; 0x330
   36c18:	strtmi	r2, [r8], -r0, lsl #4
   36c1c:			; <UNDEFINED> instruction: 0xf7ff4611
   36c20:	strtmi	pc, [r8], -r3, asr #30
   36c24:	pop	{r0, r1, ip, sp, pc}
   36c28:			; <UNDEFINED> instruction: 0xf7cc4ff0
   36c2c:			; <UNDEFINED> instruction: 0x461fb99d
   36c30:			; <UNDEFINED> instruction: 0xf7cce7c9
   36c34:			; <UNDEFINED> instruction: 0xe775e99c
   36c38:	tstls	r1, r8, lsl #12
   36c3c:	ldcl	7, cr15, [r0], {204}	; 0xcc
   36c40:	strmi	r9, [r2], -r1, lsl #18
   36c44:	svclt	0x0000e7df
   36c48:			; <UNDEFINED> instruction: 0x0001f6be
   36c4c:	andeq	lr, r1, r4, lsl #1
   36c50:	andeq	pc, r1, r8, lsr #13
   36c54:	andeq	ip, r0, r4, asr #8
   36c58:	andeq	ip, r0, ip, lsl #29
   36c5c:	andeq	r0, r0, r0, lsr #8
   36c60:	andeq	ip, r0, r4, ror lr
   36c64:	andeq	ip, r0, sl, ror #28
   36c68:	strdeq	r3, [r0], -ip
   36c6c:	andeq	ip, r0, lr, ror #27
   36c70:	addlt	fp, r2, r0, ror r5
   36c74:	blmi	725a1c <ftello64@plt+0x721ea0>
   36c78:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
   36c7c:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   36c80:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   36c84:	ldrmi	r2, [r9], -r2
   36c88:	adcsvs	r9, r5, r1, lsl #6
   36c8c:			; <UNDEFINED> instruction: 0xff0cf7ff
   36c90:	stmdbls	r1, {r0, r9, sp}
   36c94:			; <UNDEFINED> instruction: 0xf7ff4610
   36c98:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   36c9c:	andcs	r2, pc, r1, lsl #4
   36ca0:			; <UNDEFINED> instruction: 0xff02f7ff
   36ca4:	andcs	r9, r1, #16384	; 0x4000
   36ca8:			; <UNDEFINED> instruction: 0xf7ff2003
   36cac:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   36cb0:	andcs	r2, fp, r1, lsl #4
   36cb4:	mrc2	7, 7, pc, cr8, cr15, {7}
   36cb8:	strtmi	r4, [r2], -ip, lsl #18
   36cbc:	ldrbtmi	r2, [r9], #-10
   36cc0:	mrc2	7, 7, pc, cr2, cr15, {7}
   36cc4:	tstcs	r1, r2, lsr #12
   36cc8:	andlt	r2, r2, sp
   36ccc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   36cd0:	blmi	230880 <ftello64@plt+0x22cd04>
   36cd4:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
   36cd8:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   36cdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   36ce0:	svc	0x0040f7cc
   36ce4:			; <UNDEFINED> instruction: 0xfffffe8b
   36ce8:	andeq	pc, r1, lr, asr #10
   36cec:			; <UNDEFINED> instruction: 0xfffffdd7
   36cf0:	muleq	r0, sl, sp
   36cf4:	andeq	ip, r0, ip, lsr sp
   36cf8:	andeq	ip, r0, r2, asr sp
   36cfc:	adclt	fp, r5, r0, lsr r5
   36d00:	bmi	589d58 <ftello64@plt+0x5861dc>
   36d04:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
   36d08:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   36d0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   36d10:			; <UNDEFINED> instruction: 0xf04f9323
   36d14:	ldmiblt	r5!, {r8, r9}
   36d18:	tstls	r1, r3, lsl #18
   36d1c:			; <UNDEFINED> instruction: 0xf7cc4608
   36d20:			; <UNDEFINED> instruction: 0xf104eca0
   36d24:	stmdbls	r1, {r4, r9}
   36d28:			; <UNDEFINED> instruction: 0xf7cc4628
   36d2c:	bmi	371474 <ftello64@plt+0x36d8f8>
   36d30:	rscvs	r2, r3, r1, lsl #6
   36d34:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   36d38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36d3c:	subsmi	r9, sl, r3, lsr #22
   36d40:	eorlt	sp, r5, r5, lsl #2
   36d44:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   36d48:			; <UNDEFINED> instruction: 0xf7f84478
   36d4c:			; <UNDEFINED> instruction: 0xf7ccfda9
   36d50:	svclt	0x0000ea8a
   36d54:	andeq	pc, r1, sl, asr #9
   36d58:	muleq	r1, r8, lr
   36d5c:	andeq	r0, r0, r8, lsl #8
   36d60:	andeq	sp, r1, sl, ror #28
   36d64:	strdeq	ip, [r0], -r0
   36d68:	cfstr32mi	mvfx11, [r8], {16}
   36d6c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   36d70:			; <UNDEFINED> instruction: 0xf104b143
   36d74:	andcs	r0, r0, #16, 2
   36d78:			; <UNDEFINED> instruction: 0xf7cc2002
   36d7c:	movwcs	lr, #2472	; 0x9a8
   36d80:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   36d84:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   36d88:	stc2	7, cr15, [sl, #992]	; 0x3e0
   36d8c:	andeq	pc, r1, r4, ror #8
   36d90:	ldrdeq	ip, [r0], -r2
   36d94:	svcmi	0x00f0e92d
   36d98:			; <UNDEFINED> instruction: 0xf8df4617
   36d9c:	addslt	r2, r3, r4, ror r5
   36da0:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   36da4:	ldrbtmi	sl, [sl], #-3586	; 0xfffff1fe
   36da8:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   36dac:	tstls	r1, #1769472	; 0x1b0000
   36db0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36db4:	strmi	fp, [lr], -r1, lsl #2
   36db8:	tstcs	r0, r0, lsr r2
   36dbc:			; <UNDEFINED> instruction: 0xf7cc4630
   36dc0:	stmdavc	ip!, {r4, r7, sl, fp, sp, lr, pc}
   36dc4:	rsb	fp, r2, r4, lsr #18
   36dc8:	svcmi	0x0001f815
   36dcc:	subsle	r2, lr, r0, lsl #24
   36dd0:	svclt	0x00182c09
   36dd4:	rscsle	r2, r7, r0, lsr #24
   36dd8:			; <UNDEFINED> instruction: 0xf7cc4628
   36ddc:	strtmi	lr, [r8], #-3074	; 0xfffff3fe
   36de0:	stccc	8, cr15, [r1], {16}
   36de4:	svclt	0x00182b09
   36de8:	svclt	0x00162b20
   36dec:	movwcs	r2, #4864	; 0x1300
   36df0:	subsle	r4, pc, ip, lsl r6	; <UNPREDICTABLE>
   36df4:	blcs	1054ea8 <ftello64@plt+0x105132c>
   36df8:	ldm	pc, {r0, r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   36dfc:	subeq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   36e00:	rsbeq	r0, r6, r6, rrx
   36e04:	rsbeq	r0, r6, r6, rrx
   36e08:	rsbeq	r0, r6, r6, rrx
   36e0c:	rsbeq	r0, r6, r6, rrx
   36e10:	rsbeq	r0, r6, r6, rrx
   36e14:	rsbeq	r0, r6, r6, rrx
   36e18:	rsbeq	r0, r6, r6, rrx
   36e1c:	rsbeq	r0, r6, r6, rrx
   36e20:	rsbeq	r0, r6, r6, rrx
   36e24:	rsbeq	r0, r6, r6, rrx
   36e28:	rsbeq	r0, r6, r6, rrx
   36e2c:	rsbeq	r0, r6, r6, rrx
   36e30:	rsbeq	r0, r6, r6, rrx
   36e34:	rsbeq	r0, r6, r6, rrx
   36e38:	rsbeq	r0, r6, r6, rrx
   36e3c:	rsbeq	r0, r6, r6, rrx
   36e40:	rsbeq	r0, r6, r6, rrx
   36e44:	ldrdeq	r0, [r6], #-3	; <UNPREDICTABLE>
   36e48:	rsceq	r0, sp, r6, rrx
   36e4c:	rsbeq	r0, r6, r6, rrx
   36e50:	rscseq	r0, sl, r6, rrx
   36e54:	strdeq	r0, [r6], #-14	; <UNPREDICTABLE>
   36e58:	tsteq	r2, r6, rrx
   36e5c:	rsbeq	r0, r6, r1, asr #32
   36e60:	rsbeq	r0, r6, r6, rrx
   36e64:	rsbeq	r0, r6, r6, rrx
   36e68:	rsbeq	r0, r6, r6, rrx
   36e6c:	rsbeq	r0, r6, r6, rrx
   36e70:	tsteq	r6, r6, rrx
   36e74:			; <UNDEFINED> instruction: 0x01270066
   36e78:	rsbeq	r0, r6, ip, lsr #2
   36e7c:	teqeq	r0, r6, rrx
   36e80:			; <UNDEFINED> instruction: 0xf013786b
   36e84:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   36e88:			; <UNDEFINED> instruction: 0xf0402b09
   36e8c:	strcs	r8, [r5, #-256]!	; 0xffffff00
   36e90:			; <UNDEFINED> instruction: 0xf7cc4620
   36e94:			; <UNDEFINED> instruction: 0xf8dfe9ac
   36e98:			; <UNDEFINED> instruction: 0xf8df2480
   36e9c:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
   36ea0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36ea4:	subsmi	r9, sl, r1, lsl fp
   36ea8:	eorhi	pc, pc, #64	; 0x40
   36eac:	andslt	r4, r3, r8, lsr #12
   36eb0:	svchi	0x00f0e8bd
   36eb4:			; <UNDEFINED> instruction: 0xf7cc4628
   36eb8:			; <UNDEFINED> instruction: 0x4605ee38
   36ebc:			; <UNDEFINED> instruction: 0xf0002800
   36ec0:			; <UNDEFINED> instruction: 0xf7f4821f
   36ec4:			; <UNDEFINED> instruction: 0x462cfd53
   36ec8:	blcs	c70d20 <ftello64@plt+0xc6d1a4>
   36ecc:	cmphi	r7, r0	; <UNPREDICTABLE>
   36ed0:			; <UNDEFINED> instruction: 0xf8df2700
   36ed4:	strtmi	r1, [r8], -r8, asr #8
   36ed8:			; <UNDEFINED> instruction: 0xf7cc4479
   36edc:	stmdacs	r7, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   36ee0:	sbchi	pc, r1, r0, lsl #6
   36ee4:			; <UNDEFINED> instruction: 0xf0402800
   36ee8:	bvs	ffc576d0 <ftello64@plt+0xffc53b54>
   36eec:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   36ef0:			; <UNDEFINED> instruction: 0xf0402800
   36ef4:	stmdacs	r9!, {r0, r1, r2, r6, r7, pc}
   36ef8:	movwcs	fp, #3860	; 0xf14
   36efc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   36f00:	stmdavc	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}
   36f04:			; <UNDEFINED> instruction: 0xf0002b30
   36f08:	svccs	0x000080e9
   36f0c:			; <UNDEFINED> instruction: 0xf8dfd1bf
   36f10:	movwcs	r1, #1040	; 0x410
   36f14:	rscsvs	r4, r3, #40, 12	; 0x2800000
   36f18:			; <UNDEFINED> instruction: 0xf7cc4479
   36f1c:	ldmdacs	fp!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
   36f20:	cmnhi	sp, r0	; <UNPREDICTABLE>
   36f24:			; <UNDEFINED> instruction: 0x462849ff
   36f28:			; <UNDEFINED> instruction: 0xf7cc4479
   36f2c:	stcpl	14, cr14, [fp], #-88	; 0xffffffa8
   36f30:			; <UNDEFINED> instruction: 0xf013182a
   36f34:			; <UNDEFINED> instruction: 0xf0400fdf
   36f38:	strmi	r8, [r3], -pc, ror #2
   36f3c:	cmn	fp, r8, lsl r9
   36f40:			; <UNDEFINED> instruction: 0xf0003b01
   36f44:			; <UNDEFINED> instruction: 0xf8128169
   36f48:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
   36f4c:			; <UNDEFINED> instruction: 0xf1a3d0f8
   36f50:	bcs	7781c <ftello64@plt+0x73ca0>
   36f54:	msrhi	(UNDEF: 96), r0
   36f58:			; <UNDEFINED> instruction: 0xf0135ceb
   36f5c:			; <UNDEFINED> instruction: 0xf04003df
   36f60:			; <UNDEFINED> instruction: 0xf106815b
   36f64:			; <UNDEFINED> instruction: 0x461f0814
   36f68:			; <UNDEFINED> instruction: 0xf0002f00
   36f6c:	ldrbeq	r8, [r9, sl, asr #2]!
   36f70:	stmdavc	fp!, {r0, r3, sl, ip, lr, pc}
   36f74:			; <UNDEFINED> instruction: 0xf0402b20
   36f78:	stfnep	f0, [fp], #-316	; 0xfffffec4
   36f7c:	svclt	0x00182f0a
   36f80:			; <UNDEFINED> instruction: 0xf000461d
   36f84:			; <UNDEFINED> instruction: 0x46288138
   36f88:	mcr2	7, 3, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   36f8c:			; <UNDEFINED> instruction: 0xf0001c42
   36f90:	svccs	0x00138143
   36f94:	streq	pc, [r2, #-261]	; 0xfffffefb
   36f98:	andeq	pc, r7, r8, lsl #16
   36f9c:	teqhi	sl, r0	; <UNPREDICTABLE>
   36fa0:	strb	r3, [r1, r1, lsl #14]!
   36fa4:	stmdbcs	pc!, {r0, r3, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
   36fa8:	sbcshi	pc, sp, r0
   36fac:	strtmi	r3, [pc], -r1, lsl #10
   36fb0:			; <UNDEFINED> instruction: 0xf0002900
   36fb4:			; <UNDEFINED> instruction: 0xf8df80ec
   36fb8:	ldrbtmi	r8, [r8], #880	; 0x370
   36fbc:			; <UNDEFINED> instruction: 0xf817e006
   36fc0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   36fc4:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   36fc8:	rschi	pc, r1, r0
   36fcc:			; <UNDEFINED> instruction: 0xf7cc4640
   36fd0:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
   36fd4:	smmlsr	sl, r3, r1, sp
   36fd8:	sfmne	f2, 2, [r8], #-80	; 0xffffffb0
   36fdc:			; <UNDEFINED> instruction: 0xf7fb18b1
   36fe0:	stmdacs	r0, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   36fe4:	tstcs	r0, #168, 30	; 0x2a0
   36fe8:	svcge	0x0051f6ff
   36fec:	eorsvs	r2, r3, r0, lsl #10
   36ff0:	strcc	lr, [r1, #-1870]	; 0xfffff8b2
   36ff4:	cmnvs	r5, r2, lsl #6
   36ff8:	strcc	lr, [r1, #-2040]	; 0xfffff808
   36ffc:	cmnvs	r5, r6, lsl #6
   37000:	strcc	lr, [r1, #-2036]	; 0xfffff80c
   37004:	cmnvs	r5, r5, lsl #6
   37008:			; <UNDEFINED> instruction: 0xf105e7f0
   3700c:	teqcs	sl, r1, lsl #16
   37010:			; <UNDEFINED> instruction: 0xf7cc4640
   37014:			; <UNDEFINED> instruction: 0x4607eaf8
   37018:			; <UNDEFINED> instruction: 0xf43f2800
   3701c:	strmi	sl, [r0, #3896]	; 0xf38
   37020:	svcge	0x0035f4bf
   37024:	movwlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
   37028:	b	1c08b38 <ftello64@plt+0x1c04fbc>
   3702c:	ldrbtmi	r0, [fp], #2309	; 0x905
   37030:	ldrbmi	lr, [r7, #-1]
   37034:	bl	2ab1cc <ftello64@plt+0x2a7650>
   37038:	ldrbmi	r0, [r8], -sl, lsl #6
   3703c:	blne	b50ac <ftello64@plt+0xb1530>
   37040:			; <UNDEFINED> instruction: 0xf7cc9301
   37044:	stmdacs	r0, {r5, r6, r7, r9, fp, sp, lr, pc}
   37048:			; <UNDEFINED> instruction: 0xe720d1f3
   3704c:	strcc	fp, [r1, #-2311]	; 0xfffff6f9
   37050:	cmnvs	r5, r3, lsl #6
   37054:	strcc	lr, [r1, #-1994]	; 0xfffff836
   37058:	cmnvs	r5, r1, lsl #6
   3705c:	strcc	lr, [r1, #-1990]	; 0xfffff83a
   37060:	cmnvs	r5, r4, lsl #6
   37064:	stcpl	7, cr14, [fp], #-776	; 0xfffffcf8
   37068:	andsle	r2, r4, r1, lsr #22
   3706c:	blcs	863ec0 <ftello64@plt+0x860344>
   37070:	blcs	2a6cd8 <ftello64@plt+0x2a315c>
   37074:	svccs	0x0000d02e
   37078:	svcge	0x0009f47f
   3707c:	blcs	51c50 <ftello64@plt+0x4e0d4>
   37080:	svcge	0x0045f43f
   37084:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   37088:	rscscc	pc, pc, pc, asr #32
   3708c:	strcc	lr, [r1, #-1843]	; 0xfffff8cd
   37090:	cmnvs	r5, pc, lsl #6
   37094:	mcrrne	7, 10, lr, r2, cr10
   37098:	rscsvs	r2, r3, #67108864	; 0x4000000
   3709c:	teqlt	r3, fp, lsr #25
   370a0:	svclt	0x00182b09
   370a4:	svclt	0x00082b20
   370a8:	mvnle	r4, r0, lsl r6
   370ac:	stmdacs	r8, {r0, fp, ip, sp}
   370b0:	bvc	b2b5e4 <ftello64@plt+0xb27a68>
   370b4:	blcs	8a3588 <ftello64@plt+0x89fa0c>
   370b8:	svcge	0x0027f47f
   370bc:	blcs	55a70 <ftello64@plt+0x51ef4>
   370c0:	svcge	0x0023f47f
   370c4:	andscs	r4, r0, #40, 12	; 0x2800000
   370c8:			; <UNDEFINED> instruction: 0xf7cc2100
   370cc:	movwcs	lr, #31364	; 0x7a84
   370d0:			; <UNDEFINED> instruction: 0xe78b61b0
   370d4:	blcs	51ca8 <ftello64@plt+0x4e12c>
   370d8:	strb	sp, [r7, r9, ror #1]!
   370dc:			; <UNDEFINED> instruction: 0xf1063501
   370e0:			; <UNDEFINED> instruction: 0xf1050713
   370e4:	and	r0, r5, r8, lsr #16
   370e8:			; <UNDEFINED> instruction: 0xf8073502
   370ec:	strbmi	r0, [r5, #-3841]	; 0xfffff0ff
   370f0:	addshi	pc, r0, r0
   370f4:			; <UNDEFINED> instruction: 0xf7f44628
   370f8:	mcrrne	13, 10, pc, r2, cr15	; <UNPREDICTABLE>
   370fc:			; <UNDEFINED> instruction: 0xe6c6d1f4
   37100:			; <UNDEFINED> instruction: 0xf1a39b01
   37104:			; <UNDEFINED> instruction: 0xf039091f
   37108:			; <UNDEFINED> instruction: 0xf47f0308
   3710c:			; <UNDEFINED> instruction: 0xf106aec0
   37110:			; <UNDEFINED> instruction: 0x46400913
   37114:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   37118:	ldc2	7, cr15, [lr, #976]	; 0x3d0
   3711c:			; <UNDEFINED> instruction: 0xf8094547
   37120:	ldmle	r6!, {r0, r8, r9, sl, fp}^
   37124:	movweq	lr, #23466	; 0x5baa
   37128:	blcs	985d38 <ftello64@plt+0x9821bc>
   3712c:	subseq	lr, r3, #323584	; 0x4f000
   37130:			; <UNDEFINED> instruction: 0xf102d809
   37134:			; <UNDEFINED> instruction: 0xf1060315
   37138:	ldrtmi	r0, [r3], #-296	; 0xfffffed8
   3713c:			; <UNDEFINED> instruction: 0xf8032200
   37140:	addsmi	r2, r9, #1024	; 0x400
   37144:	movwcs	sp, #45563	; 0xb1fb
   37148:			; <UNDEFINED> instruction: 0xf087e750
   3714c:	stmdacs	r9, {r0, r8, r9}
   37150:	andcs	fp, r0, #20, 30	; 0x50
   37154:	andeq	pc, r1, #3
   37158:	stmdavc	fp!, {r1, r3, r5, r6, r8, r9, ip, sp, pc}
   3715c:			; <UNDEFINED> instruction: 0xf47f2b30
   37160:	strcc	sl, [r1, #-3796]	; 0xfffff12c
   37164:	stmiavc	fp!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   37168:	svceq	0x00dff013
   3716c:	mcrge	4, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   37170:			; <UNDEFINED> instruction: 0xf43f2b09
   37174:	strcc	sl, [r2, #-3724]	; 0xfffff174
   37178:	cmnvs	r5, ip, lsl #6
   3717c:	stmdavc	fp!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   37180:	svclt	0x00042b78
   37184:	strcs	r3, [r1, -r2, lsl #10]
   37188:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   3718c:			; <UNDEFINED> instruction: 0xf04fe6a1
   37190:	ldrshtvs	r3, [r5], #63	; 0x3f
   37194:	ldmdavc	fp!, {r0, r1, r4, r5, r8, sp, lr}
   37198:	ldmdavc	fp!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   3719c:	svceq	0x00dff013
   371a0:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
   371a4:			; <UNDEFINED> instruction: 0xf43f2b09
   371a8:	smlsdxcc	r1, r2, lr, sl
   371ac:	cmnvs	r7, sp, lsl #6
   371b0:	movwcs	lr, #59164	; 0xe71c
   371b4:	ldmdacs	r0, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   371b8:	stfvcd	f5, [sl], #-372	; 0xfffffe8c
   371bc:	bcs	8a368c <ftello64@plt+0x89fb10>
   371c0:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {3}
   371c4:	bcs	56374 <ftello64@plt+0x527f8>
   371c8:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {3}
   371cc:	andcs	sl, r9, #14, 30	; 0x38
   371d0:	ldrtmi	r4, [r8], -r9, lsr #12
   371d4:	blx	1ef51ae <ftello64@plt+0x1ef1632>
   371d8:	tstcs	r0, r0, lsl r2
   371dc:			; <UNDEFINED> instruction: 0xf7cc4638
   371e0:	andscs	lr, r0, #4096000	; 0x3e8000
   371e4:	cmnvs	r0, r0, lsl #2
   371e8:	andeq	pc, r8, r5, lsl #2
   371ec:	ldmib	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   371f0:	lslsvs	r2, r8, #6
   371f4:	stmdavc	sl!, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   371f8:	svclt	0x00082a20
   371fc:	andle	r3, r0, r2, lsl #10
   37200:			; <UNDEFINED> instruction: 0x4628461d
   37204:	stc2	7, cr15, [r8, #-976]!	; 0xfffffc30
   37208:	andle	r1, r5, r3, asr #24
   3720c:			; <UNDEFINED> instruction: 0xf8083502
   37210:	strb	r0, [r5], r7
   37214:	strbt	r2, [r9], sl, lsl #6
   37218:	cmnvs	r5, r2, lsl #6
   3721c:			; <UNDEFINED> instruction: 0xf895e6e6
   37220:			; <UNDEFINED> instruction: 0xf013303b
   37224:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   37228:			; <UNDEFINED> instruction: 0xf47f2b09
   3722c:			; <UNDEFINED> instruction: 0xf64fae7b
   37230:			; <UNDEFINED> instruction: 0xf6cf7bed
   37234:	bl	feb16238 <ftello64@plt+0xfeb126bc>
   37238:			; <UNDEFINED> instruction: 0xf1060b06
   3723c:			; <UNDEFINED> instruction: 0xf1050a13
   37240:			; <UNDEFINED> instruction: 0xf105093c
   37244:	and	r0, r8, r9, lsr r8
   37248:	blcs	ed54fc <ftello64@plt+0xed1980>
   3724c:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   37250:			; <UNDEFINED> instruction: 0xf80a3503
   37254:	strbmi	r0, [sp, #-3841]	; 0xfffff0ff
   37258:			; <UNDEFINED> instruction: 0x4628d0dc
   3725c:	streq	lr, [sl, -fp, lsl #22]
   37260:	ldc2l	7, cr15, [sl], #976	; 0x3d0
   37264:			; <UNDEFINED> instruction: 0xf43f1c43
   37268:	strmi	sl, [r8, #3677]!	; 0xe5d
   3726c:	ldrtmi	sp, [r7], #-492	; 0xfffffe14
   37270:	ldrvc	r2, [r8, #-778]!	; 0xfffffcf6
   37274:	ldmdacs	r1, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   37278:			; <UNDEFINED> instruction: 0xb12bd106
   3727c:	blcs	c55330 <ftello64@plt+0xc517b4>
   37280:	mcrge	4, 2, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   37284:	str	r3, [r1, r1, lsl #10]!
   37288:	tstle	sp, r0, lsr #16
   3728c:	mlacc	r0, r5, r8, pc	; <UNPREDICTABLE>
   37290:	blcs	8a3784 <ftello64@plt+0x89fc08>
   37294:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {3}
   37298:	mlacc	r1, r5, r8, pc	; <UNPREDICTABLE>
   3729c:			; <UNDEFINED> instruction: 0xf47f2b00
   372a0:			; <UNDEFINED> instruction: 0xf106ae34
   372a4:			; <UNDEFINED> instruction: 0xf1050713
   372a8:	movwcs	r0, #2080	; 0x820
   372ac:			; <UNDEFINED> instruction: 0x46286273
   372b0:	ldc2l	7, cr15, [r2], {244}	; 0xf4
   372b4:			; <UNDEFINED> instruction: 0xf43f1c41
   372b8:	strcc	sl, [r2, #-3562]	; 0xfffff216
   372bc:	svceq	0x0001f807
   372c0:	mvnsle	r4, r8, lsr #11
   372c4:	ldr	r2, [r1], r9, lsl #6
   372c8:	tstle	r8, r1, lsr #16
   372cc:	stmdavc	fp!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   372d0:			; <UNDEFINED> instruction: 0xf47f2b30
   372d4:	strcc	sl, [r1, #-3610]	; 0xfffff1e6
   372d8:	stcpl	7, cr14, [fp], #-908	; 0xfffffc74
   372dc:	stmdacs	r8!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   372e0:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   372e4:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
   372e8:			; <UNDEFINED> instruction: 0xf43f2b00
   372ec:	blcs	8a2ed4 <ftello64@plt+0x89f358>
   372f0:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   372f4:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
   372f8:			; <UNDEFINED> instruction: 0xf43f2b00
   372fc:			; <UNDEFINED> instruction: 0xe604aef0
   37300:	ldmib	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37304:	addlt	r4, r5, #44, 12	; 0x2c00000
   37308:			; <UNDEFINED> instruction: 0xf7cbe5c2
   3730c:	svclt	0x0000efac
   37310:	strdeq	sp, [r1], -sl
   37314:	andeq	r0, r0, r8, lsl #8
   37318:	andeq	sp, r1, r2, lsl #26
   3731c:	andeq	ip, r0, r8, asr #23
   37320:	andeq	ip, r0, r0, lsr #23
   37324:	andeq	ip, r0, r8, lsr #23
   37328:	andeq	ip, r0, lr, asr #21
   3732c:	andeq	ip, r0, sl, asr sl
   37330:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37334:	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
   37338:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   3733c:	bmi	5e354c <ftello64@plt+0x5df9d0>
   37340:	strbtmi	r2, [r8], -r0, lsl #2
   37344:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   37348:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
   3734c:			; <UNDEFINED> instruction: 0xf04f9401
   37350:			; <UNDEFINED> instruction: 0xf7cc0400
   37354:	strcs	lr, [r0], #-2644	; 0xfffff5ac
   37358:	bmi	4638a0 <ftello64@plt+0x45fd24>
   3735c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   37360:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37364:	subsmi	r9, sl, r1, lsl #22
   37368:	strtmi	sp, [r0], -pc, lsl #2
   3736c:	ldclt	0, cr11, [r0, #-8]
   37370:	strmi	r4, [r1], -r2, lsl #12
   37374:			; <UNDEFINED> instruction: 0xf7cb9800
   37378:	strmi	lr, [r4], -lr, lsl #31
   3737c:	stmdals	r0, {sl, fp, ip, sp}
   37380:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   37384:	cdp	7, 14, cr15, cr12, cr11, {6}
   37388:			; <UNDEFINED> instruction: 0xf7cbe7e7
   3738c:	svclt	0x0000ef6c
   37390:	andeq	sp, r1, r8, ror #16
   37394:	andeq	r0, r0, r8, lsl #8
   37398:	andeq	ip, r0, r0, lsr #15
   3739c:	andeq	sp, r1, r2, asr #16
   373a0:	svcmi	0x00f0e92d
   373a4:	strmi	fp, [fp], -r5, lsl #1
   373a8:	tstls	r1, fp, ror #20
   373ac:	stmdbmi	fp!, {sl, sp}^
   373b0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   373b4:	andls	r6, r3, #1179648	; 0x120000
   373b8:	andeq	pc, r0, #79	; 0x4f
   373bc:	stmdacs	r0, {r2, r3, r4, sp, lr}
   373c0:	adcshi	pc, r3, r0
   373c4:	strmi	r7, [r6], -r3, lsl #16
   373c8:			; <UNDEFINED> instruction: 0xf0002b00
   373cc:			; <UNDEFINED> instruction: 0xf7cc80ae
   373d0:	andcc	lr, r3, r8, lsl #18
   373d4:	ldcl	7, cr15, [r8, #812]	; 0x32c
   373d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   373dc:	adcshi	pc, r6, r0
   373e0:	ldmibpl	r7!, {r1, r2, r6, r9, sl, ip, sp, lr, pc}
   373e4:	beq	273820 <ftello64@plt+0x26fca4>
   373e8:	ldmibvs	fp, {r0, r1, r3, r6, r7, r9, ip, sp, lr, pc}^
   373ec:	strcs	r4, [r1, #-1696]	; 0xfffff960
   373f0:	stccs	0, cr14, [r2], {16}
   373f4:			; <UNDEFINED> instruction: 0xf1b8d141
   373f8:	rsble	r0, r6, r2, lsl #30
   373fc:	vadd.i8	d2, d0, d23
   37400:	bl	25761c <ftello64@plt+0x253aa0>
   37404:	bl	3822c <ftello64@plt+0x346b0>
   37408:	ldrbpl	r0, [r8, #-195]!	; 0xffffff3d
   3740c:	strcc	r7, [r1, #-2059]	; 0xfffff7f5
   37410:	tstle	r9, lr, lsr #22
   37414:	ldrbmi	r2, [r1], -sl, lsl #4
   37418:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   3741c:	ldm	sl, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37420:	blcc	c554f4 <ftello64@plt+0xc51978>
   37424:	ldmdale	r1!, {r0, r3, r8, r9, fp, sp}^
   37428:	stmdavc	fp, {r1, r8, fp, ip, pc}
   3742c:	svclt	0x00182b2e
   37430:	cmnle	fp, r0, lsl #22
   37434:	svclt	0x00082b2e
   37438:	stccs	12, cr1, [r1], {78}	; 0x4e
   3743c:	stmdacs	r2, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   37440:	blcs	bed5d8 <ftello64@plt+0xbe9a5c>
   37444:	rscle	r4, r5, r0, lsl #13
   37448:	streq	pc, [r1], #-420	; 0xfffffe5c
   3744c:	blx	fed3eef4 <ftello64@plt+0xfed3b378>
   37450:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   37454:	svclt	0x008828fc
   37458:	streq	pc, [r1], #-68	; 0xffffffbc
   3745c:	cmple	r5, r0, lsl #24
   37460:	rsceq	r1, sl, fp, ror #28
   37464:			; <UNDEFINED> instruction: 0x4639703b
   37468:			; <UNDEFINED> instruction: 0xf7cc4620
   3746c:	blls	b2104 <ftello64@plt+0xae588>
   37470:	stmdacs	r0, {r3, r4, sp, lr}
   37474:	strtmi	sp, [r0], -r7, rrx
   37478:			; <UNDEFINED> instruction: 0xf1b0e04c
   3747c:	andle	r5, fp, #128, 30	; 0x200
   37480:	svcne	0x0000f5b0
   37484:			; <UNDEFINED> instruction: 0xf5b0d236
   37488:	subsle	r4, r0, #128, 30	; 0x200
   3748c:	svclt	0x0088287f
   37490:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   37494:	ands	sp, r4, r2, lsl #16
   37498:	cdpeq	0, 1, cr15, cr12, cr15, {2}
   3749c:			; <UNDEFINED> instruction: 0x0c05eb07
   374a0:	blx	848e74 <ftello64@plt+0x8452f8>
   374a4:			; <UNDEFINED> instruction: 0xf062f203
   374a8:			; <UNDEFINED> instruction: 0xf80c0b7f
   374ac:	addsmi	fp, sl, r1, lsl #22
   374b0:	bl	fe8460d4 <ftello64@plt+0xfe842558>
   374b4:	mvnsle	r0, r2
   374b8:	mvfeqdp	f7, #0.5
   374bc:	blx	2848ca <ftello64@plt+0x280d4e>
   374c0:	ldrbpl	r5, [r8, #-1294]!	; 0xfffffaf2
   374c4:	stmdavc	fp, {r0, r8, sl, ip, sp}
   374c8:	subscc	lr, r0, r2, lsr #15
   374cc:	svcpl	0x0080f1b0
   374d0:			; <UNDEFINED> instruction: 0xf04fd313
   374d4:	bl	1fad4c <ftello64@plt+0x1f71d0>
   374d8:	ldrbtmi	r0, [r3], -r5, lsl #24
   374dc:	vpmax.s8	d15, d3, d16
   374e0:	bleq	2033670 <ftello64@plt+0x202faf4>
   374e4:	bllt	b551c <ftello64@plt+0xb19a0>
   374e8:	blcc	207758 <ftello64@plt+0x203bdc>
   374ec:	andeq	lr, r2, r0, lsr #23
   374f0:			; <UNDEFINED> instruction: 0xe7e1d1f4
   374f4:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   374f8:			; <UNDEFINED> instruction: 0xf5b0e7d0
   374fc:	andsle	r1, r9, #0, 30
   37500:	svcmi	0x0080f5b0
   37504:			; <UNDEFINED> instruction: 0xf04fd319
   37508:	strb	r0, [r4, lr, lsl #28]!
   3750c:			; <UNDEFINED> instruction: 0xf7cb4638
   37510:	adccs	lr, r0, lr, ror #28
   37514:	blmi	449d64 <ftello64@plt+0x4461e8>
   37518:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3751c:	blls	11158c <ftello64@plt+0x10da10>
   37520:	tstle	r7, sl, asr r0
   37524:	pop	{r0, r2, ip, sp, pc}
   37528:	ldrshtcs	r8, [r7], -r0
   3752c:			; <UNDEFINED> instruction: 0xf04fe7f2
   37530:	ldr	r0, [r3, lr, lsl #28]!
   37534:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   37538:	ldmdacs	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   3753c:			; <UNDEFINED> instruction: 0xf04fbf88
   37540:	stmiale	r8, {r0, r1, r2, r9, sl, fp}^
   37544:			; <UNDEFINED> instruction: 0x4638e7bd
   37548:	cdp	7, 5, cr15, cr0, cr11, {6}
   3754c:	stmda	lr!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37550:	ldrb	fp, [pc, r0, lsl #5]
   37554:	cdp	7, 8, cr15, cr6, cr11, {6}
   37558:	andeq	r0, r0, r8, lsl #8
   3755c:	strdeq	sp, [r1], -r0
   37560:	andeq	sp, r1, r8, lsl #13
   37564:	svcmi	0x00f0e92d
   37568:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   3756c:	stmdavc	r4, {r3, r4, r5, ip, lr, pc}
   37570:	strmi	r1, [r7], -sp, asr #28
   37574:	teqle	r3, ip, lsr #5
   37578:	andcc	r0, r3, r0, lsr #1
   3757c:	stc	7, cr15, [r4, #-812]	; 0xfffffcd4
   37580:	orrslt	r4, r0, #128, 12	; 0x8000000
   37584:	rsbsle	r2, sl, r0, lsl #24
   37588:			; <UNDEFINED> instruction: 0xf107787a
   3758c:	bcs	9f9d98 <ftello64@plt+0x9f621c>
   37590:	bcs	142db80 <ftello64@plt+0x142a004>
   37594:	ldreq	sp, [r4], -sp, lsr #18
   37598:	cmneq	pc, #2	; <UNPREDICTABLE>
   3759c:	addhi	pc, pc, r0, asr #2
   375a0:			; <UNDEFINED> instruction: 0xf0002d01
   375a4:	ldrbmi	r8, [r1], -sl, lsl #1
   375a8:	and	r2, r5, r1, lsl #12
   375ac:	adcmi	r3, lr, #1048576	; 0x100000
   375b0:			; <UNDEFINED> instruction: 0xf013d00a
   375b4:	tstle	r9, lr, ror pc
   375b8:	svccs	0x0001f811
   375bc:	rsbseq	pc, pc, r2
   375c0:	bicne	lr, r3, #64, 20	; 0x40000
   375c4:	ldrbtle	r0, [r1], #1552	; 0x610
   375c8:	stmdale	r3!, {r0, r1, r2, r3, r6, r8, r9, fp, sp}^
   375cc:			; <UNDEFINED> instruction: 0xf7cb4640
   375d0:	ldmdami	ip!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
   375d4:	andlt	r4, r3, r8, ror r4
   375d8:	svcmi	0x00f0e8bd
   375dc:	blt	fe8f5514 <ftello64@plt+0xfe8f1998>
   375e0:			; <UNDEFINED> instruction: 0xf04f2016
   375e4:			; <UNDEFINED> instruction: 0xf7cc0800
   375e8:	strbmi	lr, [r0], -r4, lsr #19
   375ec:	pop	{r0, r1, ip, sp, pc}
   375f0:	blmi	d9b5b8 <ftello64@plt+0xd97a3c>
   375f4:	andls	r3, r0, #40, 20	; 0x28000
   375f8:	rscscc	pc, pc, #79	; 0x4f
   375fc:	tstcs	r1, fp, ror r4
   37600:			; <UNDEFINED> instruction: 0xf7cc460c
   37604:			; <UNDEFINED> instruction: 0x4626e852
   37608:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   3760c:	stmdble	pc!, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   37610:	ldrsbtlt	pc, [r8], pc	; <UNPREDICTABLE>
   37614:			; <UNDEFINED> instruction: 0xf91a44fb
   37618:	ldclne	0, cr1, [r2], #-24	; 0xffffffe8
   3761c:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
   37620:	ldrmi	r2, [r4], -r0, lsl #18
   37624:	cmneq	pc, #3	; <UNPREDICTABLE>
   37628:	addsmi	sp, r5, #77824	; 0x13000
   3762c:	ldmne	r8!, {r2, r5, r8, fp, ip, lr, pc}
   37630:	adcmi	lr, r5, #4
   37634:			; <UNDEFINED> instruction: 0xf013d920
   37638:	bicle	r4, r7, lr, ror pc
   3763c:	svcne	0x0001f810
   37640:			; <UNDEFINED> instruction: 0x46161c54
   37644:	ldcleq	0, cr15, [pc], #-4	; 37648 <ftello64@plt+0x33acc>
   37648:	b	1338e74 <ftello64@plt+0x13352f8>
   3764c:	strtmi	r1, [r2], -r3, asr #7
   37650:	strtmi	sp, [r6], -pc, ror #9
   37654:	rscscc	pc, pc, #79	; 0x4f
   37658:	strbmi	r2, [r8], -r1, lsl #2
   3765c:	ldrbmi	r9, [fp], -r0, lsl #6
   37660:	stmda	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37664:			; <UNDEFINED> instruction: 0xf7cb4648
   37668:	adcmi	lr, r5, #188, 30	; 0x2f0
   3766c:	ldmle	r2, {r0, r7, sl, lr}^
   37670:			; <UNDEFINED> instruction: 0xf8892300
   37674:	ldr	r3, [r8, r0]!
   37678:	ldrtmi	r3, [r4], -r2, lsl #12
   3767c:	andvc	lr, r4, sl, ror #15
   37680:	andlt	r4, r3, r0, asr #12
   37684:	svchi	0x00f0e8bd
   37688:	andls	r4, r0, #17408	; 0x4400
   3768c:	rscscc	pc, pc, #79	; 0x4f
   37690:			; <UNDEFINED> instruction: 0xe7b4447b
   37694:	subseq	pc, r0, #-1073741784	; 0xc0000028
   37698:	tstcs	r1, lr, lsl #22
   3769c:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   376a0:	rscscc	pc, pc, #79	; 0x4f
   376a4:	strmi	r4, [lr], #-1600	; 0xfffff9c0
   376a8:	svc	0x00fef7cb
   376ac:			; <UNDEFINED> instruction: 0xf7cb4640
   376b0:	shadd8mi	lr, r4, r8
   376b4:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   376b8:	strtmi	lr, [lr], -r8, lsr #15
   376bc:	strcs	lr, [r0], -r4, lsl #15
   376c0:	svclt	0x0000e782
   376c4:	andeq	ip, r0, r0, asr r5
   376c8:	andeq	ip, r0, r0, lsl r5
   376cc:	andeq	ip, r0, r8, lsl #10
   376d0:	andeq	ip, r0, r4, ror r4
   376d4:	andeq	ip, r0, r6, ror r4
   376d8:	blmi	649f3c <ftello64@plt+0x6463c0>
   376dc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   376e0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   376e4:	movwls	r6, #14363	; 0x381b
   376e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   376ec:	smlattcs	r2, r8, r1, fp
   376f0:			; <UNDEFINED> instruction: 0xf7cb4604
   376f4:	biclt	lr, r0, ip, lsr sp
   376f8:	strtmi	sl, [r0], -r2, lsl #18
   376fc:			; <UNDEFINED> instruction: 0xf7cc9101
   37700:	orrslt	lr, r0, lr, ror #18
   37704:	strtmi	r9, [r0], -r1, lsl #18
   37708:	stmdb	r8!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3770c:	tstcc	r7, r2, lsl #18
   37710:			; <UNDEFINED> instruction: 0xf7ff08c9
   37714:	bmi	2f73b8 <ftello64@plt+0x2f383c>
   37718:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3771c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37720:	subsmi	r9, sl, r3, lsl #22
   37724:	andlt	sp, r4, r6, lsl #2
   37728:	andscs	fp, r6, r0, lsl sp
   3772c:	stmdb	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37730:	ldrb	r2, [r0, r0]!
   37734:	ldc	7, cr15, [r6, #812]	; 0x32c
   37738:	andeq	sp, r1, r4, asr #9
   3773c:	andeq	r0, r0, r8, lsl #8
   37740:	andeq	sp, r1, r6, lsl #9
   37744:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   37748:			; <UNDEFINED> instruction: 0xf181fab1
   3774c:	stmdacs	r0, {r0, r3, r6, r8, fp}
   37750:	tstcs	r0, r8, lsl #30
   37754:	stmdbmi	r6, {r0, r3, r6, r8, ip, sp, pc}
   37758:	strlt	r2, [r8, #-522]	; 0xfffffdf6
   3775c:			; <UNDEFINED> instruction: 0xf7cb4479
   37760:	blx	fec72ca0 <ftello64@plt+0xfec6f124>
   37764:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   37768:	strmi	fp, [r8], -r8, lsl #26
   3776c:	svclt	0x00004770
   37770:	andeq	ip, r0, ip, asr #10
   37774:	blmi	549fc8 <ftello64@plt+0x54644c>
   37778:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3777c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   37780:	movwls	r6, #6171	; 0x181b
   37784:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37788:	tstcs	r2, r0, lsr #2
   3778c:			; <UNDEFINED> instruction: 0xf7cb4604
   37790:	ldmdblt	r0, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
   37794:	bmi	37f79c <ftello64@plt+0x37bc20>
   37798:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3779c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   377a0:	subsmi	r9, sl, r1, lsl #22
   377a4:	andlt	sp, r2, fp, lsl #2
   377a8:			; <UNDEFINED> instruction: 0x4669bd10
   377ac:			; <UNDEFINED> instruction: 0xf7cc4620
   377b0:	stmdbls	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
   377b4:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   377b8:			; <UNDEFINED> instruction: 0xffc4f7ff
   377bc:			; <UNDEFINED> instruction: 0xf7cbe7eb
   377c0:	svclt	0x0000ed52
   377c4:	andeq	sp, r1, r8, lsr #8
   377c8:	andeq	r0, r0, r8, lsl #8
   377cc:	andeq	sp, r1, r6, lsl #8
   377d0:	smlatbeq	fp, r1, r1, pc	; <UNPREDICTABLE>
   377d4:			; <UNDEFINED> instruction: 0xf181fab1
   377d8:	stmdacs	r0, {r0, r3, r6, r8, fp}
   377dc:	tstcs	r0, r8, lsl #30
   377e0:	stmdbmi	r6, {r0, r4, r6, r8, ip, sp, pc}
   377e4:	strlt	r2, [r8, #-523]	; 0xfffffdf5
   377e8:	tstcc	ip, r9, ror r4
   377ec:	stc	7, cr15, [r6, #-812]	; 0xfffffcd4
   377f0:			; <UNDEFINED> instruction: 0xf080fab0
   377f4:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   377f8:	ldrbmi	r4, [r0, -r8, lsl #12]!
   377fc:	andeq	ip, r0, r0, asr #9
   37800:	blmi	54a054 <ftello64@plt+0x5464d8>
   37804:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   37808:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3780c:	movwls	r6, #6171	; 0x181b
   37810:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37814:	tstcs	r2, r0, lsr #2
   37818:			; <UNDEFINED> instruction: 0xf7cb4604
   3781c:	ldmdblt	r0, {r3, r5, r7, sl, fp, sp, lr, pc}^
   37820:	bmi	37f828 <ftello64@plt+0x37bcac>
   37824:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   37828:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3782c:	subsmi	r9, sl, r1, lsl #22
   37830:	andlt	sp, r2, fp, lsl #2
   37834:			; <UNDEFINED> instruction: 0x4669bd10
   37838:			; <UNDEFINED> instruction: 0xf7cc4620
   3783c:	stmdbls	r0, {r4, r6, r7, fp, sp, lr, pc}
   37840:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   37844:			; <UNDEFINED> instruction: 0xffc4f7ff
   37848:			; <UNDEFINED> instruction: 0xf7cbe7eb
   3784c:	svclt	0x0000ed0c
   37850:	muleq	r1, ip, r3
   37854:	andeq	r0, r0, r8, lsl #8
   37858:	andeq	sp, r1, sl, ror r3
   3785c:	mvnsmi	lr, sp, lsr #18
   37860:	strmi	r4, [r5], -pc, lsl #12
   37864:	eorsle	r2, r9, r0, lsl #16
   37868:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3786c:	ldmdami	pc, {r9, sl, sp}	; <UNPREDICTABLE>
   37870:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   37874:	and	r4, r8, r4, asr #12
   37878:	tstlt	r0, r0, ror #17
   3787c:	bl	ff2757b0 <ftello64@plt+0xff271c34>
   37880:			; <UNDEFINED> instruction: 0xf854b148
   37884:			; <UNDEFINED> instruction: 0x36010f14
   37888:	strtmi	fp, [r9], -r8, lsl #3
   3788c:	bl	ff0757c0 <ftello64@plt+0xff071c44>
   37890:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
   37894:	blmi	5ec05c <ftello64@plt+0x5e84e0>
   37898:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   3789c:	movwcc	pc, #27394	; 0x6b02	; <UNPREDICTABLE>
   378a0:	movwvs	lr, #6611	; 0x19d3
   378a4:	eorsvs	fp, fp, r7, lsl #2
   378a8:	pop	{r4, r5, r9, sl, lr}
   378ac:	mrcmi	1, 0, r8, cr1, cr0, {7}
   378b0:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   378b4:			; <UNDEFINED> instruction: 0xf858e005
   378b8:	strcc	r6, [r1], #-3860	; 0xfffff0ec
   378bc:			; <UNDEFINED> instruction: 0xf8d8b18e
   378c0:	ldrtmi	r6, [r1], -r4
   378c4:			; <UNDEFINED> instruction: 0xf7cb4628
   378c8:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   378cc:	stmdami	sl, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   378d0:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
   378d4:	andeq	pc, r4, r3, lsl #22
   378d8:	strb	r6, [r3, r3, lsl #17]!
   378dc:	strmi	r4, [r3], -r6, lsl #12
   378e0:	ldrtmi	lr, [r3], -r0, ror #15
   378e4:	svclt	0x0000e7de
   378e8:	strdeq	sp, [r1], -r8
   378ec:	ldrdeq	ip, [r0], -r2
   378f0:	andeq	sp, r1, lr, asr #1
   378f4:	muleq	r0, lr, r2
   378f8:	muleq	r1, r6, r0
   378fc:	mvnsmi	lr, sp, lsr #18
   37900:	movwlt	r4, #34311	; 0x8607
   37904:	pkhbtmi	r4, r8, r1, lsl #24
   37908:			; <UNDEFINED> instruction: 0x26004811
   3790c:	ldrbtmi	r4, [ip], #-3345	; 0xfffff2ef
   37910:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   37914:			; <UNDEFINED> instruction: 0xf854e004
   37918:			; <UNDEFINED> instruction: 0x36015f14
   3791c:	stmdavs	r0!, {r0, r2, r3, r7, r8, ip, sp, pc}^
   37920:			; <UNDEFINED> instruction: 0xf7cb4639
   37924:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   37928:			; <UNDEFINED> instruction: 0xf1b8d1f5
   3792c:	tstle	r8, r0, lsl #30
   37930:	andscs	r4, r4, #9216	; 0x2400
   37934:	blx	c8b2a <ftello64@plt+0xc4fae>
   37938:	ldmvs	r3!, {r1, r2, r9, sl, ip, sp}^
   3793c:	svclt	0x00182b00
   37940:			; <UNDEFINED> instruction: 0x4628461d
   37944:	ldrhhi	lr, [r0, #141]!	; 0x8d
   37948:	ldrb	r4, [sl, r5, lsl #12]!
   3794c:	andeq	sp, r1, sl, asr r0
   37950:	andeq	ip, r0, r0, asr #4
   37954:	andeq	ip, r0, r2, lsr r2
   37958:	andeq	sp, r1, r4, lsr r0
   3795c:			; <UNDEFINED> instruction: 0x4607b5f8
   37960:	cdpcs	8, 0, cr6, cr9, cr6, {0}
   37964:	ldcmi	8, cr13, [r0], {17}
   37968:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
   3796c:	strmi	pc, [r6], #-2819	; 0xfffff4fd
   37970:			; <UNDEFINED> instruction: 0xf7ffe006
   37974:	ldclne	12, cr15, [r3], #-884	; 0xfffffc8c
   37978:	blcs	2e5ec0 <ftello64@plt+0x2e2344>
   3797c:	andle	r4, r4, lr, lsl r6
   37980:	ldrcc	r6, [r4], #-2085	; 0xfffff7db
   37984:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   37988:	strdcs	sp, [r0], -r3
   3798c:	ldcllt	0, cr6, [r8, #248]!	; 0xf8
   37990:	andscs	r4, r4, #98304	; 0x18000
   37994:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
   37998:	strne	pc, [r6], -r2, lsl #22
   3799c:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
   379a0:	strtmi	fp, [r8], -r8, lsl #30
   379a4:	svclt	0x0000bdf8
   379a8:	strdeq	ip, [r1], -lr
   379ac:	ldrdeq	ip, [r1], -r2
   379b0:	mvnsmi	lr, #737280	; 0xb4000
   379b4:	ldrmi	r4, [r0], r7, lsl #12
   379b8:	smlabblt	r9, r9, r6, r4
   379bc:	andvs	r2, fp, r0, lsl #6
   379c0:	svceq	0x0000f1b8
   379c4:	movwcs	sp, #2
   379c8:	andcc	pc, r0, r8, asr #17
   379cc:	strcs	r4, [r0, #-3611]	; 0xfffff1e5
   379d0:	ldrbtmi	r4, [lr], #-3099	; 0xfffff3e5
   379d4:	and	r4, r2, ip, ror r4
   379d8:	svcmi	0x0014f856
   379dc:			; <UNDEFINED> instruction: 0x4621b19c
   379e0:			; <UNDEFINED> instruction: 0xf7cb4638
   379e4:			; <UNDEFINED> instruction: 0x4603eb16
   379e8:			; <UNDEFINED> instruction: 0xb1234638
   379ec:	teqlt	r1, r1	; <illegal shifter operand>
   379f0:	bl	3f5924 <ftello64@plt+0x3f1da8>
   379f4:			; <UNDEFINED> instruction: 0x4620b918
   379f8:	ldc2	7, cr15, [sl], {255}	; 0xff
   379fc:	strcc	fp, [r1, #-2352]	; 0xfffff6d0
   37a00:	mvnle	r2, sl, lsl #26
   37a04:	strtmi	r2, [r0], -r0, lsl #8
   37a08:	mvnshi	lr, #12386304	; 0xbd0000
   37a0c:	svceq	0x0000f1b9
   37a10:	blmi	36ba34 <ftello64@plt+0x367eb8>
   37a14:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   37a18:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
   37a1c:			; <UNDEFINED> instruction: 0xf8c9691b
   37a20:			; <UNDEFINED> instruction: 0xf1b83000
   37a24:	rscle	r0, lr, r0, lsl #30
   37a28:	andscs	r4, r4, #7168	; 0x1c00
   37a2c:	blx	c8c22 <ftello64@plt+0xc50a6>
   37a30:	stmiavs	fp!, {r0, r2, r8, sl, ip, sp}
   37a34:	andcc	pc, r0, r8, asr #17
   37a38:	svclt	0x0000e7e5
   37a3c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   37a40:	andeq	ip, r0, r0, ror r1
   37a44:	andeq	ip, r1, r2, asr pc
   37a48:	andeq	ip, r1, ip, lsr pc
   37a4c:	blmi	3e4e74 <ftello64@plt+0x3e12f8>
   37a50:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   37a54:	svcne	0x00c2b932
   37a58:	stmdale	ip, {r0, r9, fp, sp}
   37a5c:	subsvs	r2, r8, r1, lsl #4
   37a60:	stclt	0, cr6, [r8, #-104]	; 0xffffff98
   37a64:	eorscs	r4, r1, #9216	; 0x2400
   37a68:	stmdami	sl, {r0, r3, r8, fp, lr}
   37a6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37a70:			; <UNDEFINED> instruction: 0xf7f84478
   37a74:	blmi	275b30 <ftello64@plt+0x271fb4>
   37a78:	stmdbmi	r8, {r2, r4, r6, r9, sp}
   37a7c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   37a80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   37a84:			; <UNDEFINED> instruction: 0xf824f7f8
   37a88:	andeq	lr, r1, r0, lsl r8
   37a8c:	andeq	ip, r0, r4, ror #7
   37a90:	andeq	ip, r0, r2, asr r2
   37a94:	andeq	ip, r0, ip, ror #4
   37a98:	ldrdeq	ip, [r0], -r2
   37a9c:	andeq	ip, r0, r0, asr #4
   37aa0:	andeq	ip, r0, sl, ror #4
   37aa4:	addlt	fp, r2, r0, ror r5
   37aa8:	ldrbtmi	r4, [ip], #-3136	; 0xfffff3c0
   37aac:	orrlt	r6, ip, r4, lsr #16
   37ab0:	stmdbcc	r1, {r0, r2, r3, r9, sl, lr}
   37ab4:	stmdale	ip, {r0, r2, r4, r8, fp, sp}
   37ab8:			; <UNDEFINED> instruction: 0xf001e8df
   37abc:	bleq	57cf18 <ftello64@plt+0x57939c>
   37ac0:	bleq	2fa6f4 <ftello64@plt+0x2f6b78>
   37ac4:	bleq	2fa6f8 <ftello64@plt+0x2f6b7c>
   37ac8:	movwcs	r0, #47883	; 0xbb0b
   37acc:	bleq	3fb788 <ftello64@plt+0x3f7c0c>
   37ad0:	strcs	r0, [r0], #-3851	; 0xfffff0f5
   37ad4:	andlt	r4, r2, r0, lsr #12
   37ad8:	stmdacs	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   37adc:	strcs	sp, [r1], #-52	; 0xffffffcc
   37ae0:	andlt	r4, r2, r0, lsr #12
   37ae4:	stmdacs	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   37ae8:	vld4.<illegal width 64>	{d13,d15,d17,d19}, [r3 :256], r9
   37aec:	strcs	r6, [r0], -r0, lsl #9
   37af0:	svcpl	0x0080f5b3
   37af4:			; <UNDEFINED> instruction: 0xf5b4bf18
   37af8:	svclt	0x000c6f00
   37afc:	strcs	r2, [r0], #-1025	; 0xfffffbff
   37b00:	stmdacs	r6, {r0, r1, sp, lr, pc}
   37b04:	strcs	sp, [r0], -fp, ror #3
   37b08:			; <UNDEFINED> instruction: 0x46304634
   37b0c:	bl	1bf5a40 <ftello64@plt+0x1bf1ec4>
   37b10:	andlt	r4, r2, r0, lsr #12
   37b14:	stmdacs	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   37b18:	bcs	6c2a4 <ftello64@plt+0x68728>
   37b1c:	ldmdavs	r0, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   37b20:			; <UNDEFINED> instruction: 0xf7cb9201
   37b24:	bls	b2334 <ftello64@plt+0xae7b8>
   37b28:	ldmdavs	r0, {r2, r9, sl, lr}^
   37b2c:	ldmib	ip!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37b30:	svcvc	0x0080f5b0
   37b34:	vld4.<illegal width 64>	{d13,d15,d17,d19}, [r4 :128], r7
   37b38:			; <UNDEFINED> instruction: 0xf5b36380
   37b3c:	svclt	0x00046f00
   37b40:	strcs	r2, [r1], #-1536	; 0xfffffa00
   37b44:	ldrb	sp, [lr, r1, ror #1]
   37b48:	blls	1bf3a8 <ftello64@plt+0x1bb82c>
   37b4c:			; <UNDEFINED> instruction: 0x2601bf18
   37b50:	svclt	0x00182b00
   37b54:	ldmdblt	r6!, {r9, sl, sp}
   37b58:	tstlt	r3, r6, lsl #22
   37b5c:	stccs	13, cr3, [r1, #-72]	; 0xffffffb8
   37b60:	strcs	sp, [r0], #-2317	; 0xfffff6f3
   37b64:	ldmdavs	r0, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   37b68:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
   37b6c:	strmi	r2, [r6], -r0, lsl #2
   37b70:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   37b74:	stmdacs	r0, {r1, r2, ip, pc}
   37b78:			; <UNDEFINED> instruction: 0x9606d1f0
   37b7c:	stmdbmi	ip, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   37b80:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   37b84:	b	1175ab8 <ftello64@plt+0x1171f3c>
   37b88:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   37b8c:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   37b90:	b	ff5ac4 <ftello64@plt+0xff1f48>
   37b94:	stmdbmi	r8, {r6, r8, ip, sp, pc}
   37b98:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   37b9c:	b	e75ad0 <ftello64@plt+0xe71f54>
   37ba0:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   37ba4:	ldr	r0, [r0, r4, ror #18]!
   37ba8:	str	r2, [lr, r1, lsl #8]!
   37bac:			; <UNDEFINED> instruction: 0x0001e7b6
   37bb0:	muleq	r0, r2, r0
   37bb4:	andeq	ip, r0, lr, lsr #1
   37bb8:	andeq	ip, r0, sl, asr #1
   37bbc:			; <UNDEFINED> instruction: 0xf1a0b570
   37bc0:	cdpmi	5, 6, cr0, cr15, cr6, {0}
   37bc4:			; <UNDEFINED> instruction: 0xf585fab5
   37bc8:	ldrbtmi	fp, [lr], #-130	; 0xffffff7e
   37bcc:	ldmdavs	r6!, {r0, r2, r3, r5, r6, r8, fp}
   37bd0:	svclt	0x00082e00
   37bd4:	ldmdblt	sp, {r8, sl, sp}
   37bd8:	strtmi	r2, [r0], -r1, lsl #8
   37bdc:	ldcllt	0, cr11, [r0, #-8]!
   37be0:	strmi	r3, [ip], -r1, lsl #20
   37be4:	ldmdale	r8!, {r0, r1, r4, r9, fp, sp}
   37be8:			; <UNDEFINED> instruction: 0xf002e8df
   37bec:	strcc	r0, [sl, -sl, lsl #20]
   37bf0:			; <UNDEFINED> instruction: 0x37373737
   37bf4:			; <UNDEFINED> instruction: 0x37373737
   37bf8:	teqls	r7, #14417920	; 0xdc0000
   37bfc:	teqls	fp, #6656	; 0x1a00
   37c00:			; <UNDEFINED> instruction: 0xf2002c03
   37c04:	movwge	r8, #8371	; 0x20b3
   37c08:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   37c0c:			; <UNDEFINED> instruction: 0x47184413
   37c10:	andeq	r0, r0, pc, lsl #2
   37c14:			; <UNDEFINED> instruction: 0xffffffc9
   37c18:	andeq	r0, r0, pc, lsl #2
   37c1c:			; <UNDEFINED> instruction: 0xffffffc9
   37c20:	sbcsle	r2, r9, r3, lsl #24
   37c24:	streq	pc, [r2], #-420	; 0xfffffe5c
   37c28:	blx	fed42830 <ftello64@plt+0xfed3ecb4>
   37c2c:	b	1434e44 <ftello64@plt+0x14312c8>
   37c30:	svclt	0x00081454
   37c34:	orrlt	r2, r4, r0, lsl #8
   37c38:	movwls	r6, #6168	; 0x1818
   37c3c:	ldmdb	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37c40:	strmi	r9, [r4], -r1, lsl #22
   37c44:			; <UNDEFINED> instruction: 0xf7cb6858
   37c48:			; <UNDEFINED> instruction: 0xf5b0e970
   37c4c:	smlabble	r4, r0, pc, r7	; <UNPREDICTABLE>
   37c50:	addvs	pc, r0, #36, 8	; 0x24000000
   37c54:	svcvs	0x0000f5b2
   37c58:	strcs	sp, [r0], #-190	; 0xffffff42
   37c5c:	andlt	r4, r2, r0, lsr #12
   37c60:	stccs	13, cr11, [r3], {112}	; 0x70
   37c64:	mrcne	0, 0, sp, cr8, cr8, {5}
   37c68:	svclt	0x00189a07
   37c6c:	bcs	3fc78 <ftello64@plt+0x3c0fc>
   37c70:	strmi	fp, [r5], -ip, lsl #30
   37c74:	cfstr32cs	mvfx2, [r0, #-0]
   37c78:	blls	22c1fc <ftello64@plt+0x228680>
   37c7c:	streq	pc, [r2], #-420	; 0xfffffe5c
   37c80:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   37c84:	b	140288c <ftello64@plt+0x13fed10>
   37c88:	svclt	0x00081454
   37c8c:			; <UNDEFINED> instruction: 0xb1ac2400
   37c90:			; <UNDEFINED> instruction: 0x4618493c
   37c94:			; <UNDEFINED> instruction: 0xf7cb4479
   37c98:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   37c9c:	ldmdbmi	sl!, {r0, r1, r3, r6, ip, lr, pc}
   37ca0:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   37ca4:	ldmib	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37ca8:	suble	r2, r4, r0, lsl #16
   37cac:	stmdals	r7, {r0, r1, r2, r4, r5, r8, fp, lr}
   37cb0:			; <UNDEFINED> instruction: 0xf7cb4479
   37cb4:	blx	fec72374 <ftello64@plt+0xfec6e7f8>
   37cb8:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   37cbc:			; <UNDEFINED> instruction: 0xf7cb4628
   37cc0:			; <UNDEFINED> instruction: 0xe78aea96
   37cc4:	addle	r2, r7, r1, lsl #24
   37cc8:	bicle	r2, r6, r0, lsl #24
   37ccc:	stmdbls	r7, {r1, r3, r4, r9, sl, fp, ip}
   37cd0:	svclt	0x00184625
   37cd4:	stmdbcs	r0, {r0, r9, sp}
   37cd8:	andcs	fp, r0, #24, 30	; 0x60
   37cdc:	teqle	r9, r0, lsl #20
   37ce0:			; <UNDEFINED> instruction: 0x9c079b07
   37ce4:	rscle	r2, r9, r0, lsl #22
   37ce8:	stmdals	r7, {r0, r3, r5, r8, fp, lr}
   37cec:			; <UNDEFINED> instruction: 0xf7cb4479
   37cf0:	movwlt	lr, #2448	; 0x990
   37cf4:	stmdals	r7, {r0, r1, r2, r5, r8, fp, lr}
   37cf8:			; <UNDEFINED> instruction: 0xf7cb4479
   37cfc:	bicslt	lr, r0, sl, lsl #19
   37d00:	stmdals	r7, {r0, r2, r5, r8, fp, lr}
   37d04:			; <UNDEFINED> instruction: 0xf7cb4479
   37d08:	blx	fec72320 <ftello64@plt+0xfec6e7a4>
   37d0c:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   37d10:			; <UNDEFINED> instruction: 0xf1a4e7d4
   37d14:	blx	fed38d20 <ftello64@plt+0xfed351a4>
   37d18:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   37d1c:	blls	1f1a98 <ftello64@plt+0x1edf1c>
   37d20:	strvs	pc, [r0], #1059	; 0x423
   37d24:	svcpl	0x0080f5b3
   37d28:			; <UNDEFINED> instruction: 0xf5b4bf18
   37d2c:	svclt	0x000c6f00
   37d30:	strcs	r2, [r0], #-1025	; 0xfffffbff
   37d34:	strcs	lr, [r1], #-1873	; 0xfffff8af
   37d38:	ldmdavs	r8, {r6, r7, r8, r9, sl, sp, lr, pc}
   37d3c:	stc2l	7, cr15, [ip], {255}	; 0xff
   37d40:	strmi	r2, [r5], -r0, lsl #2
   37d44:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   37d48:	stmdacs	r0, {r0, r1, r9, sl, lr}
   37d4c:	strtmi	fp, [fp], -r8, lsl #30
   37d50:	ldr	r9, [r2, r7, lsl #6]
   37d54:			; <UNDEFINED> instruction: 0xf7ff6818
   37d58:			; <UNDEFINED> instruction: 0x4621fcbf
   37d5c:			; <UNDEFINED> instruction: 0xf7ff4605
   37d60:	andls	pc, r7, sp, asr #27
   37d64:			; <UNDEFINED> instruction: 0xd1bf2800
   37d68:	ldr	r9, [r9, r7, lsl #10]!
   37d6c:	rsccs	r4, r5, #11264	; 0x2c00
   37d70:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   37d74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37d78:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   37d7c:	mcr2	7, 5, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   37d80:	muleq	r1, r6, r6
   37d84:	andeq	fp, r0, r0, lsl #31
   37d88:	muleq	r0, sl, pc	; <UNPREDICTABLE>
   37d8c:			; <UNDEFINED> instruction: 0x0000bfb4
   37d90:	andeq	fp, r0, r8, lsr #30
   37d94:	andeq	fp, r0, r4, asr #30
   37d98:	andeq	fp, r0, r0, ror #30
   37d9c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   37da0:	andeq	fp, r0, sl, asr #30
   37da4:	muleq	r0, r2, pc	; <UNPREDICTABLE>
   37da8:			; <UNDEFINED> instruction: 0xf1a0b510
   37dac:	ldcmi	3, cr0, [r8], {6}
   37db0:			; <UNDEFINED> instruction: 0xf383fab3
   37db4:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
   37db8:	stmdacs	r0, {r5, fp, sp, lr}
   37dbc:	sadd16mi	fp, r8, r4
   37dc0:	stmdblt	r0, {sp}
   37dc4:	stmdbcs	r2, {r4, r8, sl, fp, ip, sp, pc}
   37dc8:	stmdbcc	r7, {r1, ip, lr, pc}
   37dcc:	stmdale	sl, {r1, r8, fp, sp}
   37dd0:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   37dd4:	blcs	211f48 <ftello64@plt+0x20e3cc>
   37dd8:			; <UNDEFINED> instruction: 0xf1a2d107
   37ddc:	blx	fec37df0 <ftello64@plt+0xfec34274>
   37de0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   37de4:	andcs	fp, r0, r0, lsl sp
   37de8:	blcs	267230 <ftello64@plt+0x2636b4>
   37dec:			; <UNDEFINED> instruction: 0xf1a2d105
   37df0:	blx	fec37e00 <ftello64@plt+0xfec34284>
   37df4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   37df8:	blmi	227240 <ftello64@plt+0x2236c4>
   37dfc:	adcvc	pc, sl, #1325400064	; 0x4f000000
   37e00:	stmdami	r7, {r1, r2, r8, fp, lr}
   37e04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37e08:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   37e0c:	mcr2	7, 3, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
   37e10:	andeq	lr, r1, ip, lsr #9
   37e14:	andeq	lr, r1, lr, lsl #9
   37e18:	andeq	ip, r0, ip, asr #32
   37e1c:			; <UNDEFINED> instruction: 0x0000beba
   37e20:	andeq	fp, r0, r2, lsl #30
   37e24:			; <UNDEFINED> instruction: 0xf1a0b510
   37e28:	stcmi	0, cr0, [r3], #-24	; 0xffffffe8
   37e2c:			; <UNDEFINED> instruction: 0xf080fab0
   37e30:	stmdbeq	r0, {r2, r3, r4, r5, r6, sl, lr}^
   37e34:	stccs	8, cr6, [r0], {36}	; 0x24
   37e38:	andcs	fp, r0, r8, lsl #30
   37e3c:	andcs	fp, r1, r8, lsl #18
   37e40:	bcc	a7288 <ftello64@plt+0xa370c>
   37e44:	stmdale	sp, {r2, r3, r9, fp, sp}
   37e48:			; <UNDEFINED> instruction: 0xf002e8df
   37e4c:	streq	r0, [r7, -r7, lsl #28]
   37e50:	cdpeq	12, 0, cr0, cr14, cr12, {0}
   37e54:	streq	r0, [r7, -lr, lsl #14]
   37e58:	bmi	637e7c <ftello64@plt+0x634300>
   37e5c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   37e60:	andsle	r2, r7, r8, lsl #20
   37e64:	ldclt	0, cr2, [r0, #-0]
   37e68:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   37e6c:	bcs	211fbc <ftello64@plt+0x20e440>
   37e70:	bcs	26be94 <ftello64@plt+0x268318>
   37e74:			; <UNDEFINED> instruction: 0xf033d115
   37e78:	svclt	0x000c0302
   37e7c:	andcs	r2, r0, r1
   37e80:			; <UNDEFINED> instruction: 0xf1a3bd10
   37e84:	blx	fec37e98 <ftello64@plt+0xfec3431c>
   37e88:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   37e8c:	svclt	0x00082b00
   37e90:	ldclt	0, cr2, [r0, #-4]
   37e94:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   37e98:	svclt	0x000c430b
   37e9c:	andcs	r2, r0, r1
   37ea0:	blmi	2672e8 <ftello64@plt+0x26376c>
   37ea4:	addne	pc, r1, #64, 4
   37ea8:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   37eac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37eb0:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
   37eb4:	mcr2	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
   37eb8:	andeq	lr, r1, r0, lsr r4
   37ebc:	andeq	lr, r1, r4, lsl #8
   37ec0:	strdeq	lr, [r1], -r6
   37ec4:	andeq	fp, r0, r4, lsr #31
   37ec8:	andeq	fp, r0, r2, lsl lr
   37ecc:	andeq	fp, r0, sl, asr lr
   37ed0:			; <UNDEFINED> instruction: 0xf1a04b09
   37ed4:	blx	fec37ef4 <ftello64@plt+0xfec34378>
   37ed8:	ldrbtmi	pc, [fp], #-128	; 0xffffff80	; <UNPREDICTABLE>
   37edc:	ldmdavs	fp, {r6, r8, fp}
   37ee0:	svclt	0x00082b00
   37ee4:	stmdblt	r0, {sp}
   37ee8:			; <UNDEFINED> instruction: 0xf1a14770
   37eec:	stmdacs	r2, {r3}
   37ef0:	andcs	fp, r0, ip, lsl #31
   37ef4:	ldrbmi	r2, [r0, -r1]!
   37ef8:	andeq	lr, r1, r6, lsl #7
   37efc:			; <UNDEFINED> instruction: 0xf1a04b1d
   37f00:	blx	fec37f20 <ftello64@plt+0xfec343a4>
   37f04:	ldrbtmi	pc, [fp], #-128	; 0xffffff80	; <UNPREDICTABLE>
   37f08:	ldmdavs	fp, {r6, r8, fp}
   37f0c:	svclt	0x00082b00
   37f10:	stmdblt	r8, {sp}
   37f14:	ldrbmi	r2, [r0, -r1]!
   37f18:	bcs	2c6724 <ftello64@plt+0x2c2ba8>
   37f1c:	movwge	sp, #10267	; 0x281b
   37f20:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   37f24:			; <UNDEFINED> instruction: 0x47184413
   37f28:	andeq	r0, r0, sp, lsr #32
   37f2c:	andeq	r0, r0, r3, lsr r0
   37f30:	andeq	r0, r0, r3, lsr r0
   37f34:	andeq	r0, r0, pc, lsr #32
   37f38:	andeq	r0, r0, pc, lsr #32
   37f3c:	andeq	r0, r0, pc, lsr #32
   37f40:	andeq	r0, r0, pc, lsr #32
   37f44:			; <UNDEFINED> instruction: 0xffffffed
   37f48:			; <UNDEFINED> instruction: 0xffffffed
   37f4c:			; <UNDEFINED> instruction: 0xffffffed
   37f50:	andeq	r0, r0, r3, lsr r0
   37f54:	andcs	fp, r0, r9, lsr #2
   37f58:	blx	fec89d20 <ftello64@plt+0xfec861a4>
   37f5c:	stmdbeq	r0, {r0, r7, ip, sp, lr, pc}^
   37f60:	blmi	189d28 <ftello64@plt+0x1861ac>
   37f64:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37f68:	andeq	pc, r7, r0, lsr #3
   37f6c:			; <UNDEFINED> instruction: 0xf080fab0
   37f70:	ldrbmi	r0, [r0, -r0, asr #18]!
   37f74:	andeq	lr, r1, sl, asr r3
   37f78:	strdeq	lr, [r1], -ip
   37f7c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   37f80:	mcrrne	8, 1, r6, r2, cr8
   37f84:	andcs	fp, r1, r4, lsl #30
   37f88:			; <UNDEFINED> instruction: 0x47706018
   37f8c:			; <UNDEFINED> instruction: 0x0001d2b6
   37f90:	strlt	r2, [r8, #-2053]	; 0xfffff7fb
   37f94:	ldmdblt	r8!, {r0, r1, fp, ip, lr, pc}
   37f98:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   37f9c:	stmdacs	r6, {r3, r8, sl, fp, ip, sp, pc}
   37fa0:	stmdami	sp, {r0, r2, r3, r8, ip, lr, pc}
   37fa4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   37fa8:	vqdmulh.s<illegal width 8>	d20, d0, d12
   37fac:	stmdbmi	ip, {r1, r2, r4, r9, sp}
   37fb0:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   37fb4:	cmncc	r4, #2030043136	; 0x79000000
   37fb8:			; <UNDEFINED> instruction: 0xf7f74478
   37fbc:	blmi	2f75e8 <ftello64@plt+0x2f3a6c>
   37fc0:	andscs	pc, sl, #64, 4
   37fc4:	stmdami	sl, {r0, r3, r8, fp, lr}
   37fc8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37fcc:	ldrbtmi	r3, [r8], #-868	; 0xfffffc9c
   37fd0:	ldc2l	7, cr15, [lr, #-988]!	; 0xfffffc24
   37fd4:	andeq	r9, r0, r6, lsl #3
   37fd8:	andeq	fp, r0, r4, ror sp
   37fdc:	muleq	r0, lr, lr
   37fe0:	andeq	fp, r0, ip, lsl #26
   37fe4:	andeq	fp, r0, r4, ror #26
   37fe8:	andeq	fp, r0, r8, lsl #29
   37fec:	strdeq	fp, [r0], -r6
   37ff0:	andeq	fp, r0, r2, lsl #27
   37ff4:	mvnsmi	lr, sp, lsr #18
   37ff8:	stmdbmi	r5!, {r0, r2, r3, r9, sl, lr}
   37ffc:			; <UNDEFINED> instruction: 0x46984616
   38000:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   38004:	mrc2	7, 5, pc, cr10, cr3, {7}
   38008:	strcs	fp, [r0], #-856	; 0xfffffca8
   3800c:	and	fp, lr, r6, lsl r9
   38010:	andle	r4, ip, r6, lsr #5
   38014:	eorsne	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   38018:			; <UNDEFINED> instruction: 0xf7f34638
   3801c:	bl	1b7ae0 <ftello64@plt+0x1b3f64>
   38020:	strcc	r0, [r1], #-708	; 0xfffffd3c
   38024:	mvnsle	r2, r0, lsl #16
   38028:	pop	{r4, r6, fp, sp, lr}
   3802c:	ldmdbmi	r9, {r4, r5, r6, r7, r8, pc}
   38030:	andcs	r2, r0, r5, lsl #4
   38034:			; <UNDEFINED> instruction: 0xf7cb4479
   38038:	ldmdbmi	r7, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   3803c:			; <UNDEFINED> instruction: 0xf7f74479
   38040:			; <UNDEFINED> instruction: 0xf1b8fbb9
   38044:	andle	r0, r3, r0, lsl #30
   38048:	rscscc	pc, pc, pc, asr #32
   3804c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   38050:	andcs	r4, r5, #294912	; 0x48000
   38054:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   38058:	stmia	ip!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3805c:	blx	1e76042 <ftello64@plt+0x1e724c6>
   38060:	stmdbmi	pc, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   38064:	strmi	r2, [r4], -r5, lsl #4
   38068:	ldrbtmi	r4, [r9], #-3854	; 0xfffff0f2
   3806c:	stmia	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38070:	ldrbtmi	r4, [pc], #-2317	; 38078 <ftello64@plt+0x344fc>
   38074:			; <UNDEFINED> instruction: 0xf7f74479
   38078:	vmlscs.f64	d15, d0, d27
   3807c:			; <UNDEFINED> instruction: 0xf855d0e4
   38080:			; <UNDEFINED> instruction: 0x46381034
   38084:			; <UNDEFINED> instruction: 0xf7f73401
   38088:	adcmi	pc, r6, #101376	; 0x18c00
   3808c:			; <UNDEFINED> instruction: 0xe7dbd1f7
   38090:	andeq	r2, r0, lr, lsr #11
   38094:	andeq	fp, r0, r8, asr #26
   38098:	andeq	fp, r0, r0, lsr sp
   3809c:	andeq	fp, r0, r6, asr #26
   380a0:	andeq	r2, r0, lr, asr #10
   380a4:	andeq	r2, r0, r6, ror r5
   380a8:	strdeq	fp, [r0], -r8
   380ac:	stmdacs	r6, {r3, r8, sl, ip, sp, pc}
   380b0:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   380b4:	ldreq	pc, [r0, -r0]
   380b8:	movwne	r0, #55812	; 0xda04
   380bc:	ldmdami	r0, {r1, r2, r4}
   380c0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   380c4:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   380c8:	stmdami	pc, {r3, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   380cc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   380d0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   380d4:	stmdami	lr, {r3, r8, sl, fp, ip, sp, pc}
   380d8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   380dc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   380e0:	stmdami	sp, {r3, r8, sl, fp, ip, sp, pc}
   380e4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   380e8:	vqdmulh.s<illegal width 8>	d20, d0, d12
   380ec:	stmdbmi	ip, {r0, r2, r3, r6, r9, sp}
   380f0:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   380f4:	orrcc	r4, r4, #2030043136	; 0x79000000
   380f8:			; <UNDEFINED> instruction: 0xf7f74478
   380fc:	svclt	0x0000fce9
   38100:	andeq	fp, r0, r4, lsr #26
   38104:	andeq	fp, r0, r2, ror sp
   38108:	andeq	fp, r0, r0, lsr sp
   3810c:	andeq	fp, r0, lr, lsr sp
   38110:	strdeq	fp, [r0], -r8
   38114:	andeq	fp, r0, r6, asr #26
   38118:	ldrdeq	fp, [r0], -r8
   3811c:	andeq	fp, r0, lr, asr sp
   38120:	andeq	fp, r0, ip, asr #23
   38124:	andeq	fp, r0, r8, asr ip
   38128:	svcmi	0x00f0e92d
   3812c:	strmi	fp, [fp], r3, lsl #1
   38130:	stmib	sp, {r6, r8, sp}^
   38134:			; <UNDEFINED> instruction: 0xf7cbb200
   38138:			; <UNDEFINED> instruction: 0xf8dfea66
   3813c:			; <UNDEFINED> instruction: 0xf8df9088
   38140:	ldrbtmi	r8, [r9], #136	; 0x88
   38144:			; <UNDEFINED> instruction: 0x460544f8
   38148:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   3814c:	ldrtmi	r2, [r0], -r0, asr #2
   38150:	b	1676084 <ftello64@plt+0x1672508>
   38154:	blcc	1096308 <ftello64@plt+0x109278c>
   38158:			; <UNDEFINED> instruction: 0x46042b19
   3815c:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   38160:	andlt	r4, r3, r0, lsr #12
   38164:	svchi	0x00f0e8bd
   38168:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   3816c:	strtmi	sp, [ip], -sp, ror #3
   38170:	andlt	r4, r3, r0, lsr #12
   38174:	svchi	0x00f0e8bd
   38178:	strbmi	r1, [fp], r7, lsl #23
   3817c:			; <UNDEFINED> instruction: 0xf04f2005
   38180:	and	r0, r9, r0, lsl #20
   38184:	beq	b45b4 <ftello64@plt+0xb0a38>
   38188:	svceq	0x000af1ba
   3818c:			; <UNDEFINED> instruction: 0xf858d0ec
   38190:			; <UNDEFINED> instruction: 0x4658b03a
   38194:	b	9760c8 <ftello64@plt+0x97254c>
   38198:	mvnsle	r4, r7, lsl #5
   3819c:			; <UNDEFINED> instruction: 0x463a4658
   381a0:			; <UNDEFINED> instruction: 0xf7cb4631
   381a4:	stmdacs	r0, {r2, r3, r5, fp, sp, lr, pc}
   381a8:	blls	6c960 <ftello64@plt+0x68de4>
   381ac:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   381b0:	bl	d022c <ftello64@plt+0xcc6b0>
   381b4:	bls	790e4 <ftello64@plt+0x75568>
   381b8:	ldmdavs	ip, {r2, r4, sp, lr}^
   381bc:	andlt	r4, r3, r0, lsr #12
   381c0:	svchi	0x00f0e8bd
   381c4:			; <UNDEFINED> instruction: 0x0000bdb2
   381c8:	andeq	ip, r1, ip, ror #17
   381cc:	andeq	ip, r1, r2, lsl #17
   381d0:	str	fp, [r9, r0, lsl #2]!
   381d4:	svclt	0x00004770
   381d8:	bmi	f0a6c8 <ftello64@plt+0xf06b4c>
   381dc:	blmi	f093c8 <ftello64@plt+0xf0584c>
   381e0:	mvnsmi	lr, #737280	; 0xb4000
   381e4:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   381e8:			; <UNDEFINED> instruction: 0x4606447b
   381ec:	andls	r6, r7, #1179648	; 0x120000
   381f0:	andeq	pc, r0, #79	; 0x4f
   381f4:	orrlt	r6, r3, fp, lsl r8
   381f8:	addsmi	r6, r6, #5898240	; 0x5a0000
   381fc:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   38200:	bmi	d247b8 <ftello64@plt+0xd20c3c>
   38204:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   38208:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3820c:	subsmi	r9, sl, r7, lsl #22
   38210:	strtmi	sp, [r0], -ip, asr #2
   38214:	pop	{r0, r3, ip, sp, pc}
   38218:	mcrcs	3, 0, r8, cr0, cr0, {7}
   3821c:			; <UNDEFINED> instruction: 0xf10dd044
   38220:	svcge	0x00010808
   38224:			; <UNDEFINED> instruction: 0x46424630
   38228:			; <UNDEFINED> instruction: 0xf7ff4639
   3822c:			; <UNDEFINED> instruction: 0x4605ff7d
   38230:	eorsle	r2, r9, r0, lsl #16
   38234:			; <UNDEFINED> instruction: 0xf10d4630
   38238:			; <UNDEFINED> instruction: 0xf7cb090c
   3823c:			; <UNDEFINED> instruction: 0x4634e9d2
   38240:	strbmi	r4, [r8], -r1, lsl #12
   38244:			; <UNDEFINED> instruction: 0xf0003164
   38248:	bls	b63c4 <ftello64@plt+0xb2848>
   3824c:	strbmi	r4, [r8], -r1, lsr #12
   38250:			; <UNDEFINED> instruction: 0xf0001b12
   38254:	strtmi	pc, [r9], -fp, lsl #17
   38258:			; <UNDEFINED> instruction: 0xf0004648
   3825c:	stcls	8, cr15, [r2], {193}	; 0xc1
   38260:	ldrtmi	r4, [r9], -r2, asr #12
   38264:	strtmi	r3, [r0], -r1, lsl #8
   38268:			; <UNDEFINED> instruction: 0xff5ef7ff
   3826c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   38270:	strtmi	sp, [r1], -fp, ror #3
   38274:			; <UNDEFINED> instruction: 0xf0004648
   38278:	ldmdbmi	r6, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   3827c:	strbmi	r2, [r8], -r1, lsl #4
   38280:			; <UNDEFINED> instruction: 0xf0004479
   38284:			; <UNDEFINED> instruction: 0x4629f873
   38288:			; <UNDEFINED> instruction: 0xf0004648
   3828c:	strmi	pc, [r4], -r9, lsl #18
   38290:	andcs	fp, ip, r0, ror r1
   38294:	cdp	7, 4, cr15, cr14, cr10, {6}
   38298:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   3829c:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   382a0:	andsvs	r6, r8, r1, lsl #8
   382a4:	str	r6, [ip, r2]!
   382a8:			; <UNDEFINED> instruction: 0xe7aa4634
   382ac:	svc	0x00daf7ca
   382b0:	stmib	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   382b4:			; <UNDEFINED> instruction: 0xf7cb6800
   382b8:			; <UNDEFINED> instruction: 0x4601e8fe
   382bc:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   382c0:	blx	fed762a4 <ftello64@plt+0xfed72728>
   382c4:	andeq	ip, r1, r4, asr #19
   382c8:	andeq	r0, r0, r8, lsl #8
   382cc:	andeq	lr, r1, r0, lsl #1
   382d0:	muleq	r1, sl, r9
   382d4:	andeq	r4, r0, ip, asr #18
   382d8:	andeq	sp, r1, lr, asr #31
   382dc:	andeq	fp, r0, lr, lsr ip
   382e0:			; <UNDEFINED> instruction: 0x4604b510
   382e4:	teqlt	r8, r0, lsl #17
   382e8:			; <UNDEFINED> instruction: 0xf7f76821
   382ec:	stmiavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   382f0:	svc	0x007cf7ca
   382f4:	adcvs	r2, r3, r0, lsl #6
   382f8:			; <UNDEFINED> instruction: 0xf7cb68e0
   382fc:	andcs	lr, r0, sl, lsl fp
   38300:	svclt	0x0000bd10
   38304:			; <UNDEFINED> instruction: 0x4604b510
   38308:	strmi	r2, [r8], -r0, lsl #6
   3830c:	eorvs	r6, r3, r1, rrx
   38310:			; <UNDEFINED> instruction: 0xf7ca60e3
   38314:	adcvs	lr, r0, sl, lsr lr
   38318:	ldfltd	f3, [r0, #-0]
   3831c:	ldmib	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38320:	rscvs	r6, r3, r3, lsl #16
   38324:	svclt	0x0000bd10
   38328:			; <UNDEFINED> instruction: 0x4604b510
   3832c:	strmi	r2, [r8], -r0, lsl #6
   38330:	eorvs	r6, r3, r1, rrx
   38334:			; <UNDEFINED> instruction: 0xf7cb60e3
   38338:	adcvs	lr, r0, ip, lsl #17
   3833c:	ldfltd	f3, [r0, #-0]
   38340:	stmib	r0!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38344:	rscvs	r6, r3, r3, lsl #16
   38348:	svclt	0x0000bd10
   3834c:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   38350:	addmi	r6, sl, #131072	; 0x20000
   38354:	andvs	sp, r3, r2, lsl #16
   38358:			; <UNDEFINED> instruction: 0x47704770
   3835c:	bne	14d2570 <ftello64@plt+0x14ce9f4>
   38360:	ldrmi	r6, [r9], #-2
   38364:			; <UNDEFINED> instruction: 0xf7ca4618
   38368:	svclt	0x0000beb7
   3836c:			; <UNDEFINED> instruction: 0xf382fab2
   38370:			; <UNDEFINED> instruction: 0x4604b570
   38374:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   38378:	svclt	0x00182800
   3837c:	tstlt	r3, r1, lsl #6
   38380:			; <UNDEFINED> instruction: 0x4615bd70
   38384:	andcc	lr, r0, #212, 18	; 0x350000
   38388:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   3838c:	addsmi	r1, r1, #1458176	; 0x164000
   38390:			; <UNDEFINED> instruction: 0xf505d308
   38394:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   38398:			; <UNDEFINED> instruction: 0xf7cb6061
   3839c:	cmplt	r0, ip, lsl sl
   383a0:	adcvs	r6, r0, r3, lsr #16
   383a4:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   383a8:			; <UNDEFINED> instruction: 0xf7ca4631
   383ac:	stmdavs	r2!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   383b0:	eorvs	r4, r2, sl, lsr #8
   383b4:			; <UNDEFINED> instruction: 0xf7cbbd70
   383b8:	stmdavs	r1!, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   383bc:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   383c0:	svclt	0x00082b00
   383c4:	rscvs	r2, r3, ip, lsl #6
   383c8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   383cc:	bllt	fe3f63b0 <ftello64@plt+0xfe3f2834>
   383d0:	strlt	fp, [r8, #-289]	; 0xfffffedf
   383d4:			; <UNDEFINED> instruction: 0xffcaf7ff
   383d8:	stclt	0, cr2, [r8, #-0]
   383dc:	ldrbmi	r2, [r0, -r0]!
   383e0:	addlt	fp, r2, r0, lsl r5
   383e4:	strmi	r4, [r8], -r4, lsl #12
   383e8:			; <UNDEFINED> instruction: 0xf7cb9101
   383ec:	stmdbls	r1, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   383f0:	strtmi	r4, [r0], -r2, lsl #12
   383f4:	pop	{r1, ip, sp, pc}
   383f8:			; <UNDEFINED> instruction: 0xf7ff4010
   383fc:	svclt	0x0000bfb7
   38400:			; <UNDEFINED> instruction: 0xf8dfb40e
   38404:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   38408:	bge	2a462c <ftello64@plt+0x2a0ab0>
   3840c:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   38410:			; <UNDEFINED> instruction: 0xf8524604
   38414:	stmdage	r4, {r2, r8, r9, fp, ip}
   38418:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3841c:	movwls	r6, #22555	; 0x581b
   38420:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38424:			; <UNDEFINED> instruction: 0xf7cb9203
   38428:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
   3842c:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   38430:	tstls	r1, r8, lsl #12
   38434:	ldm	r4, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38438:	strmi	r9, [r2], -r1, lsl #18
   3843c:			; <UNDEFINED> instruction: 0xf7ff4620
   38440:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   38444:	cdp	7, 13, cr15, cr2, cr10, {6}
   38448:	blmi	34ac84 <ftello64@plt+0x347108>
   3844c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38450:	blls	1924c0 <ftello64@plt+0x18e944>
   38454:	qaddle	r4, sl, ip
   38458:	pop	{r0, r1, r2, ip, sp, pc}
   3845c:	andlt	r4, r3, r0, lsl r0
   38460:			; <UNDEFINED> instruction: 0xf7cb4770
   38464:	stmdavs	r3, {r4, r8, fp, sp, lr, pc}
   38468:	svclt	0x00082b00
   3846c:	rscvs	r2, r3, ip, lsl #6
   38470:			; <UNDEFINED> instruction: 0xf7cae7ea
   38474:	svclt	0x0000eef8
   38478:	muleq	r1, r2, r7
   3847c:	andeq	r0, r0, r8, lsl #8
   38480:	andeq	ip, r1, r4, asr r7
   38484:	strmi	r6, [r3], -r2, asr #17
   38488:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   3848c:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   38490:	tstcs	r0, sl
   38494:	stmib	r3, {r2, r3, r9, sp}^
   38498:	ldrbmi	r1, [r0, -r2, lsl #4]!
   3849c:	svclt	0x0000e720
   384a0:	blmi	6cad0c <ftello64@plt+0x6c7190>
   384a4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   384a8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   384ac:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   384b0:			; <UNDEFINED> instruction: 0xf04f9301
   384b4:	mvnlt	r0, r0, lsl #6
   384b8:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   384bc:	andcs	r6, ip, #65536	; 0x10000
   384c0:	eorvs	r6, r9, r4, lsl #17
   384c4:	andcc	lr, r2, #192, 18	; 0x300000
   384c8:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   384cc:	bmi	466a18 <ftello64@plt+0x462e9c>
   384d0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   384d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   384d8:	subsmi	r9, sl, r1, lsl #22
   384dc:			; <UNDEFINED> instruction: 0x4620d111
   384e0:	ldclt	0, cr11, [r0, #-12]!
   384e4:			; <UNDEFINED> instruction: 0xf7cb4620
   384e8:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
   384ec:			; <UNDEFINED> instruction: 0x4604bf18
   384f0:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   384f4:	blcs	49eb0 <ftello64@plt+0x46334>
   384f8:			; <UNDEFINED> instruction: 0xf7ffd0e0
   384fc:			; <UNDEFINED> instruction: 0x4604fef1
   38500:			; <UNDEFINED> instruction: 0xf7cae7e2
   38504:	svclt	0x0000eeb0
   38508:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   3850c:	andeq	r0, r0, r8, lsl #8
   38510:	andeq	ip, r1, lr, asr #13
   38514:	strmi	fp, [r3], -r8, lsl #10
   38518:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   3851c:			; <UNDEFINED> instruction: 0xb1096898
   38520:	andvs	r6, fp, fp, lsl r8
   38524:			; <UNDEFINED> instruction: 0xf7cbbd08
   38528:	andcs	lr, r0, r4, lsl #20
   3852c:	svclt	0x0000bd08
   38530:	svclt	0x00081e4a
   38534:			; <UNDEFINED> instruction: 0xf0c04770
   38538:	addmi	r8, r8, #36, 2
   3853c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   38540:			; <UNDEFINED> instruction: 0xf0004211
   38544:	blx	fec589a8 <ftello64@plt+0xfec54e2c>
   38548:	blx	fecb5350 <ftello64@plt+0xfecb17d4>
   3854c:	bl	fe8f4f58 <ftello64@plt+0xfe8f13dc>
   38550:			; <UNDEFINED> instruction: 0xf1c30303
   38554:	andge	r0, r4, #2080374784	; 0x7c000000
   38558:	movwne	lr, #15106	; 0x3b02
   3855c:	andeq	pc, r0, #79	; 0x4f
   38560:	svclt	0x0000469f
   38564:	andhi	pc, r0, pc, lsr #7
   38568:	svcvc	0x00c1ebb0
   3856c:	bl	10e8174 <ftello64@plt+0x10e45f8>
   38570:	svclt	0x00280202
   38574:	sbcvc	lr, r1, r0, lsr #23
   38578:	svcvc	0x0081ebb0
   3857c:	bl	10e8184 <ftello64@plt+0x10e4608>
   38580:	svclt	0x00280202
   38584:	addvc	lr, r1, r0, lsr #23
   38588:	svcvc	0x0041ebb0
   3858c:	bl	10e8194 <ftello64@plt+0x10e4618>
   38590:	svclt	0x00280202
   38594:	subvc	lr, r1, r0, lsr #23
   38598:	svcvc	0x0001ebb0
   3859c:	bl	10e81a4 <ftello64@plt+0x10e4628>
   385a0:	svclt	0x00280202
   385a4:	andvc	lr, r1, r0, lsr #23
   385a8:	svcvs	0x00c1ebb0
   385ac:	bl	10e81b4 <ftello64@plt+0x10e4638>
   385b0:	svclt	0x00280202
   385b4:	sbcvs	lr, r1, r0, lsr #23
   385b8:	svcvs	0x0081ebb0
   385bc:	bl	10e81c4 <ftello64@plt+0x10e4648>
   385c0:	svclt	0x00280202
   385c4:	addvs	lr, r1, r0, lsr #23
   385c8:	svcvs	0x0041ebb0
   385cc:	bl	10e81d4 <ftello64@plt+0x10e4658>
   385d0:	svclt	0x00280202
   385d4:	subvs	lr, r1, r0, lsr #23
   385d8:	svcvs	0x0001ebb0
   385dc:	bl	10e81e4 <ftello64@plt+0x10e4668>
   385e0:	svclt	0x00280202
   385e4:	andvs	lr, r1, r0, lsr #23
   385e8:	svcpl	0x00c1ebb0
   385ec:	bl	10e81f4 <ftello64@plt+0x10e4678>
   385f0:	svclt	0x00280202
   385f4:	sbcpl	lr, r1, r0, lsr #23
   385f8:	svcpl	0x0081ebb0
   385fc:	bl	10e8204 <ftello64@plt+0x10e4688>
   38600:	svclt	0x00280202
   38604:	addpl	lr, r1, r0, lsr #23
   38608:	svcpl	0x0041ebb0
   3860c:	bl	10e8214 <ftello64@plt+0x10e4698>
   38610:	svclt	0x00280202
   38614:	subpl	lr, r1, r0, lsr #23
   38618:	svcpl	0x0001ebb0
   3861c:	bl	10e8224 <ftello64@plt+0x10e46a8>
   38620:	svclt	0x00280202
   38624:	andpl	lr, r1, r0, lsr #23
   38628:	svcmi	0x00c1ebb0
   3862c:	bl	10e8234 <ftello64@plt+0x10e46b8>
   38630:	svclt	0x00280202
   38634:	sbcmi	lr, r1, r0, lsr #23
   38638:	svcmi	0x0081ebb0
   3863c:	bl	10e8244 <ftello64@plt+0x10e46c8>
   38640:	svclt	0x00280202
   38644:	addmi	lr, r1, r0, lsr #23
   38648:	svcmi	0x0041ebb0
   3864c:	bl	10e8254 <ftello64@plt+0x10e46d8>
   38650:	svclt	0x00280202
   38654:	submi	lr, r1, r0, lsr #23
   38658:	svcmi	0x0001ebb0
   3865c:	bl	10e8264 <ftello64@plt+0x10e46e8>
   38660:	svclt	0x00280202
   38664:	andmi	lr, r1, r0, lsr #23
   38668:	svccc	0x00c1ebb0
   3866c:	bl	10e8274 <ftello64@plt+0x10e46f8>
   38670:	svclt	0x00280202
   38674:	sbccc	lr, r1, r0, lsr #23
   38678:	svccc	0x0081ebb0
   3867c:	bl	10e8284 <ftello64@plt+0x10e4708>
   38680:	svclt	0x00280202
   38684:	addcc	lr, r1, r0, lsr #23
   38688:	svccc	0x0041ebb0
   3868c:	bl	10e8294 <ftello64@plt+0x10e4718>
   38690:	svclt	0x00280202
   38694:	subcc	lr, r1, r0, lsr #23
   38698:	svccc	0x0001ebb0
   3869c:	bl	10e82a4 <ftello64@plt+0x10e4728>
   386a0:	svclt	0x00280202
   386a4:	andcc	lr, r1, r0, lsr #23
   386a8:	svccs	0x00c1ebb0
   386ac:	bl	10e82b4 <ftello64@plt+0x10e4738>
   386b0:	svclt	0x00280202
   386b4:	sbccs	lr, r1, r0, lsr #23
   386b8:	svccs	0x0081ebb0
   386bc:	bl	10e82c4 <ftello64@plt+0x10e4748>
   386c0:	svclt	0x00280202
   386c4:	addcs	lr, r1, r0, lsr #23
   386c8:	svccs	0x0041ebb0
   386cc:	bl	10e82d4 <ftello64@plt+0x10e4758>
   386d0:	svclt	0x00280202
   386d4:	subcs	lr, r1, r0, lsr #23
   386d8:	svccs	0x0001ebb0
   386dc:	bl	10e82e4 <ftello64@plt+0x10e4768>
   386e0:	svclt	0x00280202
   386e4:	andcs	lr, r1, r0, lsr #23
   386e8:	svcne	0x00c1ebb0
   386ec:	bl	10e82f4 <ftello64@plt+0x10e4778>
   386f0:	svclt	0x00280202
   386f4:	sbcne	lr, r1, r0, lsr #23
   386f8:	svcne	0x0081ebb0
   386fc:	bl	10e8304 <ftello64@plt+0x10e4788>
   38700:	svclt	0x00280202
   38704:	addne	lr, r1, r0, lsr #23
   38708:	svcne	0x0041ebb0
   3870c:	bl	10e8314 <ftello64@plt+0x10e4798>
   38710:	svclt	0x00280202
   38714:	subne	lr, r1, r0, lsr #23
   38718:	svcne	0x0001ebb0
   3871c:	bl	10e8324 <ftello64@plt+0x10e47a8>
   38720:	svclt	0x00280202
   38724:	andne	lr, r1, r0, lsr #23
   38728:	svceq	0x00c1ebb0
   3872c:	bl	10e8334 <ftello64@plt+0x10e47b8>
   38730:	svclt	0x00280202
   38734:	sbceq	lr, r1, r0, lsr #23
   38738:	svceq	0x0081ebb0
   3873c:	bl	10e8344 <ftello64@plt+0x10e47c8>
   38740:	svclt	0x00280202
   38744:	addeq	lr, r1, r0, lsr #23
   38748:	svceq	0x0041ebb0
   3874c:	bl	10e8354 <ftello64@plt+0x10e47d8>
   38750:	svclt	0x00280202
   38754:	subeq	lr, r1, r0, lsr #23
   38758:	svceq	0x0001ebb0
   3875c:	bl	10e8364 <ftello64@plt+0x10e47e8>
   38760:	svclt	0x00280202
   38764:	andeq	lr, r1, r0, lsr #23
   38768:			; <UNDEFINED> instruction: 0x47704610
   3876c:	andcs	fp, r1, ip, lsl #30
   38770:	ldrbmi	r2, [r0, -r0]!
   38774:			; <UNDEFINED> instruction: 0xf281fab1
   38778:	andseq	pc, pc, #-2147483600	; 0x80000030
   3877c:			; <UNDEFINED> instruction: 0xf002fa20
   38780:	tstlt	r8, r0, ror r7
   38784:	rscscc	pc, pc, pc, asr #32
   38788:	stmiblt	lr, {ip, sp, lr, pc}^
   3878c:	rscsle	r2, r8, r0, lsl #18
   38790:	andmi	lr, r3, sp, lsr #18
   38794:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   38798:			; <UNDEFINED> instruction: 0x4006e8bd
   3879c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   387a0:	smlatbeq	r3, r1, fp, lr
   387a4:	svclt	0x00004770
   387a8:			; <UNDEFINED> instruction: 0xf0002900
   387ac:	b	fe058cac <ftello64@plt+0xfe055130>
   387b0:	svclt	0x00480c01
   387b4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   387b8:	tsthi	pc, r0	; <UNPREDICTABLE>
   387bc:	svclt	0x00480003
   387c0:	addmi	r4, fp, #805306372	; 0x30000004
   387c4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   387c8:			; <UNDEFINED> instruction: 0xf0004211
   387cc:	blx	fed18c60 <ftello64@plt+0xfed150e4>
   387d0:	blx	fecb51e4 <ftello64@plt+0xfecb1668>
   387d4:	bl	fe8749e0 <ftello64@plt+0xfe870e64>
   387d8:			; <UNDEFINED> instruction: 0xf1c20202
   387dc:	andge	r0, r4, pc, lsl r2
   387e0:	andne	lr, r2, #0, 22
   387e4:	andeq	pc, r0, pc, asr #32
   387e8:	svclt	0x00004697
   387ec:	andhi	pc, r0, pc, lsr #7
   387f0:	svcvc	0x00c1ebb3
   387f4:	bl	10683fc <ftello64@plt+0x1064880>
   387f8:	svclt	0x00280000
   387fc:	bicvc	lr, r1, #166912	; 0x28c00
   38800:	svcvc	0x0081ebb3
   38804:	bl	106840c <ftello64@plt+0x1064890>
   38808:	svclt	0x00280000
   3880c:	orrvc	lr, r1, #166912	; 0x28c00
   38810:	svcvc	0x0041ebb3
   38814:	bl	106841c <ftello64@plt+0x10648a0>
   38818:	svclt	0x00280000
   3881c:	movtvc	lr, #7075	; 0x1ba3
   38820:	svcvc	0x0001ebb3
   38824:	bl	106842c <ftello64@plt+0x10648b0>
   38828:	svclt	0x00280000
   3882c:	movwvc	lr, #7075	; 0x1ba3
   38830:	svcvs	0x00c1ebb3
   38834:	bl	106843c <ftello64@plt+0x10648c0>
   38838:	svclt	0x00280000
   3883c:	bicvs	lr, r1, #166912	; 0x28c00
   38840:	svcvs	0x0081ebb3
   38844:	bl	106844c <ftello64@plt+0x10648d0>
   38848:	svclt	0x00280000
   3884c:	orrvs	lr, r1, #166912	; 0x28c00
   38850:	svcvs	0x0041ebb3
   38854:	bl	106845c <ftello64@plt+0x10648e0>
   38858:	svclt	0x00280000
   3885c:	movtvs	lr, #7075	; 0x1ba3
   38860:	svcvs	0x0001ebb3
   38864:	bl	106846c <ftello64@plt+0x10648f0>
   38868:	svclt	0x00280000
   3886c:	movwvs	lr, #7075	; 0x1ba3
   38870:	svcpl	0x00c1ebb3
   38874:	bl	106847c <ftello64@plt+0x1064900>
   38878:	svclt	0x00280000
   3887c:	bicpl	lr, r1, #166912	; 0x28c00
   38880:	svcpl	0x0081ebb3
   38884:	bl	106848c <ftello64@plt+0x1064910>
   38888:	svclt	0x00280000
   3888c:	orrpl	lr, r1, #166912	; 0x28c00
   38890:	svcpl	0x0041ebb3
   38894:	bl	106849c <ftello64@plt+0x1064920>
   38898:	svclt	0x00280000
   3889c:	movtpl	lr, #7075	; 0x1ba3
   388a0:	svcpl	0x0001ebb3
   388a4:	bl	10684ac <ftello64@plt+0x1064930>
   388a8:	svclt	0x00280000
   388ac:	movwpl	lr, #7075	; 0x1ba3
   388b0:	svcmi	0x00c1ebb3
   388b4:	bl	10684bc <ftello64@plt+0x1064940>
   388b8:	svclt	0x00280000
   388bc:	bicmi	lr, r1, #166912	; 0x28c00
   388c0:	svcmi	0x0081ebb3
   388c4:	bl	10684cc <ftello64@plt+0x1064950>
   388c8:	svclt	0x00280000
   388cc:	orrmi	lr, r1, #166912	; 0x28c00
   388d0:	svcmi	0x0041ebb3
   388d4:	bl	10684dc <ftello64@plt+0x1064960>
   388d8:	svclt	0x00280000
   388dc:	movtmi	lr, #7075	; 0x1ba3
   388e0:	svcmi	0x0001ebb3
   388e4:	bl	10684ec <ftello64@plt+0x1064970>
   388e8:	svclt	0x00280000
   388ec:	movwmi	lr, #7075	; 0x1ba3
   388f0:	svccc	0x00c1ebb3
   388f4:	bl	10684fc <ftello64@plt+0x1064980>
   388f8:	svclt	0x00280000
   388fc:	biccc	lr, r1, #166912	; 0x28c00
   38900:	svccc	0x0081ebb3
   38904:	bl	106850c <ftello64@plt+0x1064990>
   38908:	svclt	0x00280000
   3890c:	orrcc	lr, r1, #166912	; 0x28c00
   38910:	svccc	0x0041ebb3
   38914:	bl	106851c <ftello64@plt+0x10649a0>
   38918:	svclt	0x00280000
   3891c:	movtcc	lr, #7075	; 0x1ba3
   38920:	svccc	0x0001ebb3
   38924:	bl	106852c <ftello64@plt+0x10649b0>
   38928:	svclt	0x00280000
   3892c:	movwcc	lr, #7075	; 0x1ba3
   38930:	svccs	0x00c1ebb3
   38934:	bl	106853c <ftello64@plt+0x10649c0>
   38938:	svclt	0x00280000
   3893c:	biccs	lr, r1, #166912	; 0x28c00
   38940:	svccs	0x0081ebb3
   38944:	bl	106854c <ftello64@plt+0x10649d0>
   38948:	svclt	0x00280000
   3894c:	orrcs	lr, r1, #166912	; 0x28c00
   38950:	svccs	0x0041ebb3
   38954:	bl	106855c <ftello64@plt+0x10649e0>
   38958:	svclt	0x00280000
   3895c:	movtcs	lr, #7075	; 0x1ba3
   38960:	svccs	0x0001ebb3
   38964:	bl	106856c <ftello64@plt+0x10649f0>
   38968:	svclt	0x00280000
   3896c:	movwcs	lr, #7075	; 0x1ba3
   38970:	svcne	0x00c1ebb3
   38974:	bl	106857c <ftello64@plt+0x1064a00>
   38978:	svclt	0x00280000
   3897c:	bicne	lr, r1, #166912	; 0x28c00
   38980:	svcne	0x0081ebb3
   38984:	bl	106858c <ftello64@plt+0x1064a10>
   38988:	svclt	0x00280000
   3898c:	orrne	lr, r1, #166912	; 0x28c00
   38990:	svcne	0x0041ebb3
   38994:	bl	106859c <ftello64@plt+0x1064a20>
   38998:	svclt	0x00280000
   3899c:	movtne	lr, #7075	; 0x1ba3
   389a0:	svcne	0x0001ebb3
   389a4:	bl	10685ac <ftello64@plt+0x1064a30>
   389a8:	svclt	0x00280000
   389ac:	movwne	lr, #7075	; 0x1ba3
   389b0:	svceq	0x00c1ebb3
   389b4:	bl	10685bc <ftello64@plt+0x1064a40>
   389b8:	svclt	0x00280000
   389bc:	biceq	lr, r1, #166912	; 0x28c00
   389c0:	svceq	0x0081ebb3
   389c4:	bl	10685cc <ftello64@plt+0x1064a50>
   389c8:	svclt	0x00280000
   389cc:	orreq	lr, r1, #166912	; 0x28c00
   389d0:	svceq	0x0041ebb3
   389d4:	bl	10685dc <ftello64@plt+0x1064a60>
   389d8:	svclt	0x00280000
   389dc:	movteq	lr, #7075	; 0x1ba3
   389e0:	svceq	0x0001ebb3
   389e4:	bl	10685ec <ftello64@plt+0x1064a70>
   389e8:	svclt	0x00280000
   389ec:	movweq	lr, #7075	; 0x1ba3
   389f0:	svceq	0x0000f1bc
   389f4:	submi	fp, r0, #72, 30	; 0x120
   389f8:	b	fe74a7c0 <ftello64@plt+0xfe746c44>
   389fc:	svclt	0x00480f00
   38a00:	ldrbmi	r4, [r0, -r0, asr #4]!
   38a04:	andcs	fp, r0, r8, lsr pc
   38a08:	b	1428620 <ftello64@plt+0x1424aa4>
   38a0c:			; <UNDEFINED> instruction: 0xf04070ec
   38a10:	ldrbmi	r0, [r0, -r1]!
   38a14:			; <UNDEFINED> instruction: 0xf281fab1
   38a18:	andseq	pc, pc, #-2147483600	; 0x80000030
   38a1c:	svceq	0x0000f1bc
   38a20:			; <UNDEFINED> instruction: 0xf002fa23
   38a24:	submi	fp, r0, #72, 30	; 0x120
   38a28:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   38a2c:			; <UNDEFINED> instruction: 0xf06fbfc8
   38a30:	svclt	0x00b84000
   38a34:	andmi	pc, r0, pc, asr #32
   38a38:	ldmdalt	r6!, {ip, sp, lr, pc}^
   38a3c:	rscsle	r2, r4, r0, lsl #18
   38a40:	andmi	lr, r3, sp, lsr #18
   38a44:	mrc2	7, 5, pc, cr3, cr15, {7}
   38a48:			; <UNDEFINED> instruction: 0x4006e8bd
   38a4c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   38a50:	smlatbeq	r3, r1, fp, lr
   38a54:	svclt	0x00004770
   38a58:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   38a5c:	svclt	0x00be2900
   38a60:			; <UNDEFINED> instruction: 0xf04f2000
   38a64:	and	r4, r6, r0, lsl #2
   38a68:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   38a6c:			; <UNDEFINED> instruction: 0xf06fbf1c
   38a70:			; <UNDEFINED> instruction: 0xf04f4100
   38a74:			; <UNDEFINED> instruction: 0xf00030ff
   38a78:			; <UNDEFINED> instruction: 0xf1adb857
   38a7c:	stmdb	sp!, {r3, sl, fp}^
   38a80:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   38a84:	blcs	6f6b0 <ftello64@plt+0x6bb34>
   38a88:			; <UNDEFINED> instruction: 0xf000db1a
   38a8c:			; <UNDEFINED> instruction: 0xf8ddf853
   38a90:	ldmib	sp, {r2, sp, lr, pc}^
   38a94:	andlt	r2, r4, r2, lsl #6
   38a98:	submi	r4, r0, #112, 14	; 0x1c00000
   38a9c:	cmpeq	r1, r1, ror #22
   38aa0:	blle	7036a8 <ftello64@plt+0x6ffb2c>
   38aa4:			; <UNDEFINED> instruction: 0xf846f000
   38aa8:	ldrd	pc, [r4], -sp
   38aac:	movwcs	lr, #10717	; 0x29dd
   38ab0:	submi	fp, r0, #4
   38ab4:	cmpeq	r1, r1, ror #22
   38ab8:	bl	1909408 <ftello64@plt+0x190588c>
   38abc:	ldrbmi	r0, [r0, -r3, asr #6]!
   38ac0:	bl	1909410 <ftello64@plt+0x1905894>
   38ac4:			; <UNDEFINED> instruction: 0xf0000343
   38ac8:			; <UNDEFINED> instruction: 0xf8ddf835
   38acc:	ldmib	sp, {r2, sp, lr, pc}^
   38ad0:	andlt	r2, r4, r2, lsl #6
   38ad4:	bl	18893dc <ftello64@plt+0x1885860>
   38ad8:	ldrbmi	r0, [r0, -r1, asr #2]!
   38adc:	bl	190942c <ftello64@plt+0x19058b0>
   38ae0:			; <UNDEFINED> instruction: 0xf0000343
   38ae4:			; <UNDEFINED> instruction: 0xf8ddf827
   38ae8:	ldmib	sp, {r2, sp, lr, pc}^
   38aec:	andlt	r2, r4, r2, lsl #6
   38af0:	bl	1909440 <ftello64@plt+0x19058c4>
   38af4:	ldrbmi	r0, [r0, -r3, asr #6]!
   38af8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   38afc:	svclt	0x00082900
   38b00:	svclt	0x001c2800
   38b04:	mvnscc	pc, pc, asr #32
   38b08:	rscscc	pc, pc, pc, asr #32
   38b0c:	stmdalt	ip, {ip, sp, lr, pc}
   38b10:	stfeqd	f7, [r8], {173}	; 0xad
   38b14:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   38b18:			; <UNDEFINED> instruction: 0xf80cf000
   38b1c:	ldrd	pc, [r4], -sp
   38b20:	movwcs	lr, #10717	; 0x29dd
   38b24:	ldrbmi	fp, [r0, -r4]!
   38b28:			; <UNDEFINED> instruction: 0xf04fb502
   38b2c:			; <UNDEFINED> instruction: 0xf7ca0008
   38b30:	vstrlt	s28, [r2, #-120]	; 0xffffff88
   38b34:	svclt	0x00084299
   38b38:	push	{r4, r7, r9, lr}
   38b3c:			; <UNDEFINED> instruction: 0x46044ff0
   38b40:	andcs	fp, r0, r8, lsr pc
   38b44:			; <UNDEFINED> instruction: 0xf8dd460d
   38b48:	svclt	0x0038c024
   38b4c:	cmnle	fp, #1048576	; 0x100000
   38b50:			; <UNDEFINED> instruction: 0x46994690
   38b54:			; <UNDEFINED> instruction: 0xf283fab3
   38b58:	rsbsle	r2, r0, r0, lsl #22
   38b5c:			; <UNDEFINED> instruction: 0xf385fab5
   38b60:	rsble	r2, r8, r0, lsl #26
   38b64:			; <UNDEFINED> instruction: 0xf1a21ad2
   38b68:	blx	27c3f0 <ftello64@plt+0x278874>
   38b6c:	blx	27777c <ftello64@plt+0x273c00>
   38b70:			; <UNDEFINED> instruction: 0xf1c2f30e
   38b74:	b	12fa7fc <ftello64@plt+0x12f6c80>
   38b78:	blx	a3b78c <ftello64@plt+0xa37c10>
   38b7c:	b	13357a0 <ftello64@plt+0x1331c24>
   38b80:	blx	23b794 <ftello64@plt+0x237c18>
   38b84:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   38b88:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   38b8c:	andcs	fp, r0, ip, lsr pc
   38b90:	movwle	r4, #42497	; 0xa601
   38b94:	bl	fed40ba0 <ftello64@plt+0xfed3d024>
   38b98:	blx	39bc8 <ftello64@plt+0x3604c>
   38b9c:	blx	874fdc <ftello64@plt+0x871460>
   38ba0:	bl	19b57c4 <ftello64@plt+0x19b1c48>
   38ba4:	tstmi	r9, #46137344	; 0x2c00000
   38ba8:	bcs	48df0 <ftello64@plt+0x45274>
   38bac:	b	142cca4 <ftello64@plt+0x1429128>
   38bb0:	b	13fad20 <ftello64@plt+0x13f71a4>
   38bb4:	b	123b128 <ftello64@plt+0x12375ac>
   38bb8:	ldrmi	r7, [r6], -fp, asr #17
   38bbc:	bl	fed70bf0 <ftello64@plt+0xfed6d074>
   38bc0:	bl	19797e8 <ftello64@plt+0x1975c6c>
   38bc4:	ldmne	fp, {r0, r3, r9, fp}^
   38bc8:	beq	2f38f8 <ftello64@plt+0x2efd7c>
   38bcc:			; <UNDEFINED> instruction: 0xf14a1c5c
   38bd0:	cfsh32cc	mvfx0, mvfx1, #0
   38bd4:	strbmi	sp, [sp, #-7]
   38bd8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   38bdc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   38be0:	adfccsz	f4, f1, #5.0
   38be4:	blx	1ad3c8 <ftello64@plt+0x1a984c>
   38be8:	blx	97680c <ftello64@plt+0x972c90>
   38bec:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   38bf0:	vseleq.f32	s30, s28, s11
   38bf4:	blx	97effc <ftello64@plt+0x97b480>
   38bf8:	b	1136c08 <ftello64@plt+0x113308c>
   38bfc:			; <UNDEFINED> instruction: 0xf1a2040e
   38c00:			; <UNDEFINED> instruction: 0xf1c20720
   38c04:	blx	23a48c <ftello64@plt+0x236910>
   38c08:	blx	175818 <ftello64@plt+0x171c9c>
   38c0c:	blx	176830 <ftello64@plt+0x172cb4>
   38c10:	b	1135420 <ftello64@plt+0x11318a4>
   38c14:	blx	939838 <ftello64@plt+0x935cbc>
   38c18:	bl	11b6438 <ftello64@plt+0x11b28bc>
   38c1c:	teqmi	r3, #1073741824	; 0x40000000
   38c20:	strbmi	r1, [r5], -r0, lsl #21
   38c24:	tsteq	r3, r1, ror #22
   38c28:	svceq	0x0000f1bc
   38c2c:	stmib	ip, {r0, ip, lr, pc}^
   38c30:	pop	{r8, sl, lr}
   38c34:	blx	fed5cbfc <ftello64@plt+0xfed59080>
   38c38:	msrcc	CPSR_, #132, 6	; 0x10000002
   38c3c:	blx	fee72a8c <ftello64@plt+0xfee6ef10>
   38c40:	blx	fedb5668 <ftello64@plt+0xfedb1aec>
   38c44:	eorcc	pc, r0, #335544322	; 0x14000002
   38c48:	orrle	r2, fp, r0, lsl #26
   38c4c:	svclt	0x0000e7f3
   38c50:	mvnsmi	lr, #737280	; 0xb4000
   38c54:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   38c58:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   38c5c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   38c60:	ldmdb	r2, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38c64:	blne	1dc9e60 <ftello64@plt+0x1dc62e4>
   38c68:	strhle	r1, [sl], -r6
   38c6c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   38c70:	svccc	0x0004f855
   38c74:	strbmi	r3, [sl], -r1, lsl #8
   38c78:	ldrtmi	r4, [r8], -r1, asr #12
   38c7c:	adcmi	r4, r6, #152, 14	; 0x2600000
   38c80:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   38c84:	svclt	0x000083f8
   38c88:	andeq	fp, r1, sl, lsr ip
   38c8c:	andeq	fp, r1, r0, lsr ip
   38c90:	svclt	0x00004770
   38c94:	tstcs	r0, r2, lsl #22
   38c98:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   38c9c:	stclt	7, cr15, [sl, #-808]	; 0xfffffcd8
   38ca0:	andeq	ip, r1, r8, ror #6

Disassembly of section .fini:

00038ca4 <.fini>:
   38ca4:	push	{r3, lr}
   38ca8:	pop	{r3, pc}
