==27783== Cachegrind, a cache and branch-prediction profiler
==27783== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27783== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27783== Command: ./mser .
==27783== 
--27783-- warning: L3 cache found, using its data for the LL simulation.
--27783-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27783-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27783== 
==27783== Process terminating with default action of signal 15 (SIGTERM)
==27783==    at 0x10D2D0: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27783==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27783== 
==27783== I   refs:      2,792,617,142
==27783== I1  misses:            1,212
==27783== LLi misses:            1,203
==27783== I1  miss rate:          0.00%
==27783== LLi miss rate:          0.00%
==27783== 
==27783== D   refs:      1,082,992,266  (731,414,717 rd   + 351,577,549 wr)
==27783== D1  misses:        5,741,588  (  4,232,682 rd   +   1,508,906 wr)
==27783== LLd misses:        2,581,632  (  1,272,406 rd   +   1,309,226 wr)
==27783== D1  miss rate:           0.5% (        0.6%     +         0.4%  )
==27783== LLd miss rate:           0.2% (        0.2%     +         0.4%  )
==27783== 
==27783== LL refs:           5,742,800  (  4,233,894 rd   +   1,508,906 wr)
==27783== LL misses:         2,582,835  (  1,273,609 rd   +   1,309,226 wr)
==27783== LL miss rate:            0.1% (        0.0%     +         0.4%  )
