Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fir_filter_behav xil_defaultlib.tb_fir_filter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/FIR_filter.sv" Line 1. Module fir_filter_3path_parallel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/adderTree.sv" Line 1. Module parallel_adder_tree(N=57) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/adderTree.sv" Line 1. Module parallel_adder_tree(N=57) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/adderTree.sv" Line 1. Module parallel_adder_tree(N=57) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/FIR_filter.sv" Line 1. Module fir_filter_3path_parallel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/adderTree.sv" Line 1. Module parallel_adder_tree(N=57) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/adderTree.sv" Line 1. Module parallel_adder_tree(N=57) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sources_1/new/adderTree.sv" Line 1. Module parallel_adder_tree(N=57) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_adder_tree(N=57)
Compiling module xil_defaultlib.fir_filter_3path_parallel_defaul...
Compiling module xil_defaultlib.tb_fir_filter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fir_filter_behav
