* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 5 2021 16:18:57

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP1K
    Package:       SWG16TR

Design statistics:
------------------
    FFs:                  99
    LUTs:                 142
    RAMs:                 0
    IOBs:                 2
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 169/1280
        Combinational Logic Cells: 70       out of   1280      5.46875%
        Sequential Logic Cells:    99       out of   1280      7.73438%
        Logic Tiles:               34       out of   160       21.25%
    Registers: 
        Logic Registers:           99       out of   1280      7.73438%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   10        10%
        Output Pins:               1        out of   10        10%
        InOut Pins:                0        out of   10        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   2         50%
    Bank 1: 0        out of   0         0%
    Bank 0: 1        out of   3         33.3333%
    Bank 2: 0        out of   5         0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input   CLK_27mhz  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    A2          Output     SB_LVCMOS    No       0        Simple Output  clk_2Hz    

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name        
    -------------  -------  ---------  ------  -----------        
    1              3        IO         99      CLK_27mhz_0_0_c_g  
    3              3                   32      clk_1Khz_cnv_0_g   
    7              1                   32      N_67_g             


Router Summary:
---------------
    Status:  Successful
    Runtime: 2 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      973 out of  28666      3.39426%
                          Span 4       55 out of   6944      0.792051%
                         Span 12        7 out of   1440      0.486111%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect        1 out of   1120      0.0892857%

