Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Mar  1 23:03:04 2021
| Host             : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command          : report_power -file bipolar_stepper_motor_top_power_routed.rpt -pb bipolar_stepper_motor_top_power_summary_routed.pb -rpx bipolar_stepper_motor_top_power_routed.rpx
| Design           : bipolar_stepper_motor_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.649        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.531        |
| Device Static (W)        | 0.118        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.0         |
| Junction Temperature (C) | 44.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      260 |       --- |             --- |
|   LUT as Logic |    <0.001 |       40 |     17600 |            0.23 |
|   Register     |    <0.001 |       46 |     35200 |            0.13 |
|   CARRY4       |    <0.001 |       13 |      4400 |            0.30 |
|   Others       |     0.000 |      144 |       --- |             --- |
| Signals        |    <0.001 |       73 |       --- |             --- |
| I/O            |     0.006 |       11 |       100 |           11.00 |
| PS7            |     1.524 |        1 |       --- |             --- |
| Static Power   |     0.118 |          |           |                 |
| Total          |     1.649 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.007 |       0.000 |      0.007 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.721 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                     | Constraint (ns) |
+------------+----------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| bipolar_stepper_motor_top  |     1.531 |
|   exp_iobuf_n[0].i_iobufn  |     0.000 |
|   exp_iobuf_n[1].i_iobufn  |    <0.001 |
|   exp_iobuf_n[2].i_iobufn  |     0.003 |
|   exp_iobuf_n[3].i_iobufn  |     0.001 |
|   exp_iobuf_n[4].i_iobufn  |    <0.001 |
|   exp_iobuf_n[5].i_iobufn  |    <0.001 |
|   exp_iobuf_p[0].i_iobufp  |     0.000 |
|   exp_iobuf_p[1].i_iobufp  |     0.000 |
|   exp_iobuf_p[2].i_iobufp  |     0.000 |
|   exp_iobuf_p[3].i_iobufp  |     0.000 |
|   exp_iobuf_p[4].i_iobufp  |     0.000 |
|   logic_ctrl_i             |    <0.001 |
|   rotary_encoder_i         |     0.000 |
|   speed_ctrl_i             |    <0.001 |
|   step_changer_i           |    <0.001 |
|   system_wrapper_i         |     1.524 |
|     system_i               |     1.524 |
|       processing_system7_0 |     1.524 |
|         inst               |     1.524 |
+----------------------------+-----------+


