// Seed: 720077945
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = -1'b0;
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  assign module_0.id_1 = 0;
endmodule
