module shifter (
    input alufn[6],
    input a[16],  
    input b[16],
    output out[16]
  ) {

  always {
  case(alufn[1:0]){
    b00:
    out = a << b[3:0]; //shift left
    b01:
    out = a >> b[3:0]; //shift right
    b11:
    out = $signed(a)>>>b[3:0]; // arithmetic right shift
    default:
    out = a;
  }
}
}
