[{"DBLP title": "Real Time Iris Segmentation on FPGA.", "DBLP authors": ["Hau T. Ngo", "Jennifer Shafer", "Robert W. Ives", "Ryan N. Rakvic", "Randy P. Broussard"], "year": 2012, "MAG papers": [{"PaperId": 2125850220, "PaperTitle": "real time iris segmentation on fpga", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["united states naval academy", "united states naval academy", "united states naval academy", "united states naval academy", "united states naval academy"]}], "source": "ES"}, {"DBLP title": "A Reconfigurable Computing Approach for Efficient and Scalable Parallel Graph Exploration.", "DBLP authors": ["Brahim Betkaoui", "Yu Wang", "David B. Thomas", "Wayne Luk"], "year": 2012, "MAG papers": [{"PaperId": 2123846711, "PaperTitle": "a reconfigurable computing approach for efficient and scalable parallel graph exploration", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "High Performance Parallel JPEG2000 Streaming Decoder Using GPGPU-CPU Heterogeneous System.", "DBLP authors": ["Roto Le", "Joseph L. Mundy", "R. Iris Bahar"], "year": 2012, "MAG papers": [{"PaperId": 2167722230, "PaperTitle": "high performance parallel jpeg2000 streaming decoder using gpgpu cpu heterogeneous system", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["brown university", "brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "A Performance Model for Memory Bandwidth Constrained Applications on Graphics Engines.", "DBLP authors": ["Lin Ma", "Roger D. Chamberlain"], "year": 2012, "MAG papers": [{"PaperId": 2118127549, "PaperTitle": "a performance model for memory bandwidth constrained applications on graphics engines", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["washington university in st louis", "washington university in st louis"]}], "source": "ES"}, {"DBLP title": "EU Collaborative Research on Application-Specific Systems.", "DBLP authors": ["Koen Bertels"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "(M, p, k)-Friendly Points: A Table-Based Method for Trigonometric Function Evaluation.", "DBLP authors": ["Nicolas Brisebarre", "Milos D. Ercegovac", "Jean-Michel Muller"], "year": 2012, "MAG papers": [{"PaperId": 2132413841, "PaperTitle": "m p k friendly points a table based method for trigonometric function evaluation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california los angeles", "ecole normale superieure", "ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "On-line Decimal Adder with RBCD Representation.", "DBLP authors": ["Carlos Garcia-Vega", "Sonia Gonzalez-Navarro", "Julio Villalba-Moreno", "Emilio L. Zapata"], "year": 2012, "MAG papers": [{"PaperId": 2071356919, "PaperTitle": "on line decimal adder with rbcd representation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of malaga", "university of malaga", "university of malaga", "university of malaga"]}], "source": "ES"}, {"DBLP title": "Virtual Floating-Point Units for Low-Power Embedded Processors.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2012, "MAG papers": [{"PaperId": 1990863278, "PaperTitle": "virtual floating point units for low power embedded processors", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Simultaneous Floating-Point Sine and Cosine for VLIW Integer Processors.", "DBLP authors": ["Claude-Pierre Jeannerod", "Jingyan Jourdan-Lu"], "year": 2012, "MAG papers": [{"PaperId": 2101319758, "PaperTitle": "simultaneous floating point sine and cosine for vliw integer processors", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "A High-Rate, Low-Power, ASIC Speech Decoder Using Finite State Transducers.", "DBLP authors": ["Jeffrey R. Johnston", "Rob A. Rutenbar"], "year": 2012, "MAG papers": [{"PaperId": 2049553000, "PaperTitle": "a high rate low power asic speech decoder using finite state transducers", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["carnegie mellon university", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications.", "DBLP authors": ["George F. Zaki", "William Plishker", "Shuvra S. Bhattacharyya", "Frank Fruth"], "year": 2012, "MAG papers": [{"PaperId": 2154985874, "PaperTitle": "partial expansion graphs exposing parallelism and dynamic scheduling opportunities for dsp applications", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "texas instruments"]}], "source": "ES"}, {"DBLP title": "SIMD/MIMD Dynamically-Reconfigurable Architecture for High-Performance Embedded Vision Systems.", "DBLP authors": ["Alejandro Nieto", "David L\u00f3pez Vilari\u00f1o", "Victor M. Brea"], "year": 2012, "MAG papers": [{"PaperId": 2018001226, "PaperTitle": "simd mimd dynamically reconfigurable architecture for high performance embedded vision systems", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of santiago de compostela", "university of santiago de compostela", "university of santiago de compostela"]}], "source": "ES"}, {"DBLP title": "A Speed Area Optimized Embedded Co-processor for McEliece Cryptosystem.", "DBLP authors": ["Santosh Ghosh", "Jeroen Delvaux", "Leif Uhsadel", "Ingrid Verbauwhede"], "year": 2012, "MAG papers": [{"PaperId": 2142475265, "PaperTitle": "a speed area optimized embedded co processor for mceliece cryptosystem", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Interface Design for Mapping a Variety of RSA Exponentiation Algorithms on a HW/SW Co-design Platform.", "DBLP authors": ["Leif Uhsadel", "Markus Ullrich", "Ingrid Verbauwhede", "Bart Preneel"], "year": 2012, "MAG papers": [{"PaperId": 1965041566, "PaperTitle": "interface design for mapping a variety of rsa exponentiation algorithms on a hw sw co design platform", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Instruction Set Extensions for Cryptographic Hash Functions on a Microcontroller Architecture.", "DBLP authors": ["Jeremy Constantin", "Andreas Burg", "Frank K. G\u00fcrkaynak"], "year": 2012, "MAG papers": [{"PaperId": 2010369341, "PaperTitle": "instruction set extensions for cryptographic hash functions on a microcontroller architecture", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["eth zurich", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Design Automation Framework for Application-Specific Logic-in-Memory Blocks.", "DBLP authors": ["Qiuling Zhu", "Kaushik Vaidyanathan", "Ofer Shacham", "Mark Horowitz", "Larry T. Pileggi", "Franz Franchetti"], "year": 2012, "MAG papers": [{"PaperId": 1986409410, "PaperTitle": "design automation framework for application specific logic in memory blocks", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["stanford university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "stanford university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Viterbi Accelerator for Embedded Processor Datapaths.", "DBLP authors": ["Muhammad Waqar Azhar", "Magnus Sj\u00e4lander", "Hasan Ali", "Akshay Vijayashekar", "Tung Thanh Hoang", "Kashan Khurshid Ansari", "Per Larsson-Edefors"], "year": 2012, "MAG papers": [{"PaperId": 2145251734, "PaperTitle": "viterbi accelerator for embedded processor datapaths", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Accelerating NoC-Based MPI Primitives via Communication Architecture Customization.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao"], "year": 2012, "MAG papers": [{"PaperId": 2043387309, "PaperTitle": "accelerating noc based mpi primitives via communication architecture customization", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "A Linear Algebra Core Design for Efficient Level-3 BLAS.", "DBLP authors": ["Ardavan Pedram", "Syed Zohaib Gilani", "Nam Sung Kim", "Robert A. van de Geijn", "Michael J. Schulte", "Andreas Gerstlauer"], "year": 2012, "MAG papers": [{"PaperId": 2030640282, "PaperTitle": "a linear algebra core design for efficient level 3 blas", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of wisconsin madison", "advanced micro devices", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs.", "DBLP authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad"], "year": 2012, "MAG papers": [{"PaperId": 1979633629, "PaperTitle": "reconfigurable cluster based networks on chip for application specific mpsocs", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of tehran", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Automated Synthesis of FSMD-Based Accelerators for Hardware Compilation.", "DBLP authors": ["Nikolaos Kavvadias", "Kostas Masselos"], "year": 2012, "MAG papers": [{"PaperId": 1994354385, "PaperTitle": "automated synthesis of fsmd based accelerators for hardware compilation", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "university of peloponnese"]}], "source": "ES"}, {"DBLP title": "Design Space Exploration for the Implementation of a Predictive Current Controller Based on FPGA.", "DBLP authors": ["Pedro Mart\u00edn", "Osmell Machado", "Francisco J. Rodriguez", "Emilio Jos\u00e9 Bueno"], "year": 2012, "MAG papers": [{"PaperId": 2117195326, "PaperTitle": "design space exploration for the implementation of a predictive current controller based on fpga", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of alcala", "university of alcala", "university of alcala", "university of alcala"]}], "source": "ES"}, {"DBLP title": "Design of Low Power On-chip Processor Arrays.", "DBLP authors": ["Vahid Lari", "Shravan Muddasani", "Srinivas Boppu", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2012, "MAG papers": [{"PaperId": 2167747774, "PaperTitle": "design of low power on chip processor arrays", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Novel Application of Genetic Sequencing Algorithms to Optimization of Hardware Resource Sharing for DSP.", "DBLP authors": ["Stephen McKeown", "Roger F. Woods"], "year": 2012, "MAG papers": [{"PaperId": 2055960771, "PaperTitle": "novel application of genetic sequencing algorithms to optimization of hardware resource sharing for dsp", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["queen s university belfast", null]}], "source": "ES"}, {"DBLP title": "Enabling Automatic Pipeline Utilization Improvement in Polyhedral Process Network Implementations.", "DBLP authors": ["Sven van Haastregt", "Bart Kienhuis"], "year": 2012, "MAG papers": [{"PaperId": 2063217670, "PaperTitle": "enabling automatic pipeline utilization improvement in polyhedral process network implementations", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["leiden university", "leiden university"]}], "source": "ES"}, {"DBLP title": "Long Residue Checking for Adders.", "DBLP authors": ["Michael B. Sullivan", "Earl E. Swartzlander Jr."], "year": 2012, "MAG papers": [{"PaperId": 1994577698, "PaperTitle": "long residue checking for adders", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "FPGA Based Particle Identification in High Energy Physics Experiments.", "DBLP authors": ["H. Fatih Ugurdag", "Ali Basaran", "Taylan Akdogan", "V. Ugur G\u00fcney", "Sezer G\u00f6ren"], "year": 2012, "MAG papers": [{"PaperId": 2020750772, "PaperTitle": "fpga based particle identification in high energy physics experiments", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yeditepe university", "bogazici university", "ozyegin university", "ericsson", "ericsson"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Design Automation by High-Level Exploration.", "DBLP authors": ["Tim Todman", "Wayne Luk"], "year": 2012, "MAG papers": [{"PaperId": 2031109708, "PaperTitle": "reconfigurable design automation by high level exploration", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}]