// Seed: 698365308
module module_0 ();
endmodule
module module_1 #(
    parameter id_12 = 32'd13,
    parameter id_2  = 32'd57
) (
    input wire id_0,
    output wire id_1,
    input wire _id_2,
    output wire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    output wand id_10
);
  assign #_id_12 id_8 = -1'h0;
  wire id_13;
  assign id_10 = id_2 % id_6;
  logic [-1  ?  1 'b0 : id_2 : 1 'h0] id_14;
  ;
  logic id_15;
  wire [(  id_12  ) : 1] id_16;
  module_0 modCall_1 ();
endmodule
