

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:29:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_14 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_316      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    5298|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   276|    2679|    5026|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     327|    -|
|Register         |        -|     -|    1975|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   276|    4654|   10651|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    10|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|  246|   424|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_316      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |        0|   0|   34|   127|    0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1  |        0|  54|  907|  2508|    0|
    |mem_m_axi_U                                               |mem_m_axi                                      |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_64_1_1_U99                                  |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U100                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U101                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U102                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U103                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U104                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U105                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U106                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U107                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U108                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U109                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U110                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U111                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U112                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U113                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U114                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U115                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U116                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U124                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U125                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U126                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U127                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U128                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U129                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U130                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U131                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U132                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U133                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U134                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U135                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U136                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U137                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U138                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U139                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U140                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U141                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U142                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U143                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U144                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U145                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U146                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U147                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U148                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U149                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U150                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U151                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U152                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U153                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U154                                  |mul_39ns_6ns_44_1_1                            |        0|   2|    0|    27|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                               |        4| 276| 2679|  5026|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln68_10_fu_1071_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_11_fu_1449_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_12_fu_1457_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln68_13_fu_1085_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_14_fu_1091_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_15_fu_1097_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_16_fu_1103_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_17_fu_1497_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_18_fu_1505_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln68_19_fu_1117_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_20_fu_1123_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_21_fu_1129_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_22_fu_1135_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_23_fu_1149_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_24_fu_1159_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln68_25_fu_1598_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_26_fu_1606_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln68_27_fu_1165_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_28_fu_1171_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_29_fu_1185_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_2_fu_977_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_30_fu_1191_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_31_fu_1197_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_32_fu_1211_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_33_fu_1636_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_34_fu_1217_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln68_35_fu_1223_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln68_36_fu_1644_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln68_37_fu_1229_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_38_fu_1235_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_39_fu_1249_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_3_fu_983_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_40_fu_1255_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_41_fu_1261_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_42_fu_1684_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_43_fu_1267_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_44_fu_1281_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_45_fu_1287_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln68_46_fu_1293_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln68_47_fu_1692_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln68_48_fu_1299_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_49_fu_1305_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_4_fu_1029_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln68_50_fu_1311_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_51_fu_1325_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_52_fu_1331_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_53_fu_1337_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_54_fu_1343_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln68_55_fu_1357_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln68_56_fu_1363_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln68_57_fu_1369_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln68_5_fu_1035_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln68_6_fu_1411_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln68_7_fu_1419_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln68_8_fu_1059_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln68_9_fu_1065_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln68_fu_927_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln74_10_fu_1007_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln74_11_fu_1423_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_12_fu_1471_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_13_fu_1519_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_14_fu_1610_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_15_fu_1658_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_16_fu_1706_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_17_fu_1746_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln74_1_fu_1013_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_2_fu_1429_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_3_fu_1477_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_4_fu_1525_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_5_fu_1616_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_6_fu_1664_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_7_fu_1712_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_8_fu_1750_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln74_9_fu_951_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln74_fu_957_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln75_1_fu_1375_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln75_2_fu_1381_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln75_fu_1834_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln76_1_fu_1393_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln76_2_fu_1387_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln76_fu_1867_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln77_fu_1551_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln78_fu_1562_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln79_fu_1574_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln80_fu_1766_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln81_fu_1777_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln82_fu_1789_p2     |         +|   0|  0|  33|          26|          26|
    |arr_2_fu_1732_p2        |         +|   0|  0|  64|          64|          64|
    |arr_fu_839_p2           |         +|   0|  0|  71|          64|          64|
    |out1_w_1_fu_1858_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1888_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1556_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1568_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1580_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_6_fu_1771_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_7_fu_1783_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_8_fu_1795_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_9_fu_1801_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_fu_1825_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|5298|        4969|        4969|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  155|         34|    1|         34|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  327|         70|  201|        791|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln68_10_reg_2195                                                   |  64|   0|   64|          0|
    |add_ln68_14_reg_2210                                                   |  64|   0|   64|          0|
    |add_ln68_16_reg_2215                                                   |  64|   0|   64|          0|
    |add_ln68_20_reg_2230                                                   |  64|   0|   64|          0|
    |add_ln68_23_reg_2235                                                   |  64|   0|   64|          0|
    |add_ln68_24_reg_2245                                                   |  26|   0|   26|          0|
    |add_ln68_29_reg_2250                                                   |  64|   0|   64|          0|
    |add_ln68_32_reg_2255                                                   |  64|   0|   64|          0|
    |add_ln68_34_reg_2260                                                   |  25|   0|   25|          0|
    |add_ln68_35_reg_2265                                                   |  25|   0|   25|          0|
    |add_ln68_39_reg_2270                                                   |  64|   0|   64|          0|
    |add_ln68_44_reg_2275                                                   |  64|   0|   64|          0|
    |add_ln68_45_reg_2280                                                   |  26|   0|   26|          0|
    |add_ln68_46_reg_2285                                                   |  26|   0|   26|          0|
    |add_ln68_4_reg_2165                                                    |  64|   0|   64|          0|
    |add_ln68_51_reg_2290                                                   |  64|   0|   64|          0|
    |add_ln68_55_reg_2295                                                   |  64|   0|   64|          0|
    |add_ln68_56_reg_2300                                                   |  25|   0|   25|          0|
    |add_ln68_57_reg_2305                                                   |  25|   0|   25|          0|
    |add_ln68_5_reg_2170                                                    |  64|   0|   64|          0|
    |add_ln68_8_reg_2190                                                    |  64|   0|   64|          0|
    |add_ln75_2_reg_2310                                                    |  25|   0|   25|          0|
    |add_ln76_1_reg_2316                                                    |  26|   0|   26|          0|
    |ap_CS_fsm                                                              |  33|   0|   33|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_316_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln74_2_reg_2160                                                   |  38|   0|   38|          0|
    |lshr_ln74_5_reg_2321                                                   |  39|   0|   39|          0|
    |out1_w_1_reg_2381                                                      |  25|   0|   25|          0|
    |out1_w_2_reg_2386                                                      |  27|   0|   27|          0|
    |out1_w_3_reg_2331                                                      |  25|   0|   25|          0|
    |out1_w_4_reg_2336                                                      |  26|   0|   26|          0|
    |out1_w_5_reg_2341                                                      |  25|   0|   25|          0|
    |out1_w_6_reg_2351                                                      |  26|   0|   26|          0|
    |out1_w_7_reg_2356                                                      |  25|   0|   25|          0|
    |out1_w_8_reg_2361                                                      |  26|   0|   26|          0|
    |out1_w_9_reg_2366                                                      |  25|   0|   25|          0|
    |out1_w_reg_2376                                                        |  26|   0|   26|          0|
    |trunc_ln24_1_reg_2069                                                  |  62|   0|   62|          0|
    |trunc_ln31_1_reg_2075                                                  |  62|   0|   62|          0|
    |trunc_ln68_10_reg_2220                                                 |  25|   0|   25|          0|
    |trunc_ln68_11_reg_2225                                                 |  25|   0|   25|          0|
    |trunc_ln68_15_reg_2240                                                 |  26|   0|   26|          0|
    |trunc_ln68_4_reg_2175                                                  |  25|   0|   25|          0|
    |trunc_ln68_5_reg_2180                                                  |  25|   0|   25|          0|
    |trunc_ln68_7_reg_2200                                                  |  26|   0|   26|          0|
    |trunc_ln68_8_reg_2205                                                  |  26|   0|   26|          0|
    |trunc_ln74_1_reg_2346                                                  |  39|   0|   39|          0|
    |trunc_ln74_4_reg_2185                                                  |  25|   0|   25|          0|
    |trunc_ln74_7_reg_2326                                                  |  26|   0|   26|          0|
    |trunc_ln74_reg_2154                                                    |  26|   0|   26|          0|
    |trunc_ln87_1_reg_2081                                                  |  62|   0|   62|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |1975|   0| 1975|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                   mem|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

