Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Thu Oct 19 22:13:54 2023
| Host             : r150008 running 64-bit major release  (build 9200)
| Command          : report_power -file risc_power_routed.rpt -pb risc_power_summary_routed.pb -rpx risc_power_routed.rpx
| Design           : risc
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 16.188       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 15.999       |
| Device Static (W)        | 0.189        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 22.6         |
| Junction Temperature (C) | 102.4        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.315 |      963 |       --- |             --- |
|   LUT as Logic           |     2.019 |      283 |     20800 |            1.36 |
|   LUT as Distributed RAM |     0.965 |      188 |      9600 |            1.96 |
|   F7/F8 Muxes            |     0.153 |      141 |     32600 |            0.43 |
|   Register               |     0.107 |      301 |     41600 |            0.72 |
|   CARRY4                 |     0.065 |       10 |      8150 |            0.12 |
|   BUFG                   |     0.005 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |     5.524 |      573 |       --- |             --- |
| I/O                      |     7.160 |       55 |       210 |           26.19 |
| Static Power             |     0.189 |          |           |                 |
| Total                    |    16.188 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     9.494 |       9.388 |      0.106 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.608 |       0.580 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     3.355 |       3.354 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| risc                        |    15.999 |
|   ex_inst                   |     1.670 |
|   id_inst                   |     3.002 |
|     dut                     |     0.882 |
|       gen[0].wr             |     0.026 |
|       gen[1].wr             |     0.012 |
|       gen[2].wr             |     0.011 |
|       gen[3].wr             |     0.477 |
|       gen[4].wr             |     0.007 |
|       gen[5].wr             |     0.003 |
|       gen[6].wr             |     0.002 |
|       gen[7].wr             |     0.182 |
|   if_inst                   |     1.322 |
|   mem_inst                  |     0.456 |
|   mymem                     |     2.153 |
|     myram_reg_0_127_0_0     |     0.029 |
|     myram_reg_0_127_10_10   |     0.026 |
|     myram_reg_0_127_11_11   |     0.030 |
|     myram_reg_0_127_12_12   |     0.034 |
|     myram_reg_0_127_13_13   |     0.032 |
|     myram_reg_0_127_14_14   |     0.029 |
|     myram_reg_0_127_1_1     |     0.031 |
|     myram_reg_0_127_2_2     |     0.038 |
|     myram_reg_0_127_3_3     |     0.034 |
|     myram_reg_0_127_4_4     |     0.033 |
|     myram_reg_0_127_5_5     |     0.029 |
|     myram_reg_0_127_6_6     |     0.033 |
|     myram_reg_0_127_7_7     |     0.029 |
|     myram_reg_0_127_8_8     |     0.032 |
|     myram_reg_0_127_9_9     |     0.028 |
|     myram_reg_256_383_0_0   |     0.026 |
|     myram_reg_256_383_10_10 |     0.024 |
|     myram_reg_256_383_11_11 |     0.024 |
|     myram_reg_256_383_12_12 |     0.028 |
|     myram_reg_256_383_13_13 |     0.026 |
|     myram_reg_256_383_14_14 |     0.026 |
|     myram_reg_256_383_15_15 |     0.025 |
|     myram_reg_256_383_1_1   |     0.037 |
|     myram_reg_256_383_2_2   |     0.025 |
|     myram_reg_256_383_3_3   |     0.030 |
|     myram_reg_256_383_4_4   |     0.029 |
|     myram_reg_256_383_5_5   |     0.030 |
|     myram_reg_256_383_6_6   |     0.029 |
|     myram_reg_256_383_7_7   |     0.029 |
|     myram_reg_256_383_8_8   |     0.028 |
|     myram_reg_256_383_9_9   |     0.026 |
|     myram_reg_384_511_0_0   |     0.028 |
|     myram_reg_384_511_10_10 |     0.021 |
|     myram_reg_384_511_11_11 |     0.027 |
|     myram_reg_384_511_12_12 |     0.029 |
|     myram_reg_384_511_13_13 |     0.027 |
|     myram_reg_384_511_14_14 |     0.025 |
|     myram_reg_384_511_15_15 |     0.023 |
|     myram_reg_384_511_1_1   |     0.027 |
|     myram_reg_384_511_2_2   |     0.027 |
|     myram_reg_384_511_3_3   |     0.030 |
|     myram_reg_384_511_4_4   |     0.031 |
|     myram_reg_384_511_5_5   |     0.032 |
|     myram_reg_384_511_6_6   |     0.028 |
|     myram_reg_384_511_7_7   |     0.029 |
|     myram_reg_384_511_8_8   |     0.027 |
|     myram_reg_384_511_9_9   |     0.022 |
+-----------------------------+-----------+


