// Seed: 824556007
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7
);
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_1 = 32'd36
) (
    input  tri1  _id_0,
    input  tri1  _id_1,
    output wire  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  logic [id_1 : {  id_0  ,  1 'b0 }] id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_5 = 0;
  logic [7:0] id_7;
  assign id_7[id_0 :-1] = -1 == -1;
endmodule
