{"Joe Rattner": [0, ["Intel's Tera-scale Computing Project: The first five years, the next five years", ["Joe Rattner"], "https://doi.org/10.1109/HPCA.2008.4658622", "hpca", 2008]], "Valentina Salapura": [0, ["Design and implementation of the blue gene/P snoop filter", ["Valentina Salapura", "Matthias A. Blumrich", "Alan Gara"], "https://doi.org/10.1109/HPCA.2008.4658623", "hpca", 2008]], "Matthias A. Blumrich": [0, ["Design and implementation of the blue gene/P snoop filter", ["Valentina Salapura", "Matthias A. Blumrich", "Alan Gara"], "https://doi.org/10.1109/HPCA.2008.4658623", "hpca", 2008]], "Alan Gara": [0, ["Design and implementation of the blue gene/P snoop filter", ["Valentina Salapura", "Matthias A. Blumrich", "Alan Gara"], "https://doi.org/10.1109/HPCA.2008.4658623", "hpca", 2008]], "Kevin Leigh": [0, ["Fabric convergence implications on systems architecture", ["Kevin Leigh", "Parthasarathy Ranganathan", "Jaspal Subhlok"], "https://doi.org/10.1109/HPCA.2008.4658624", "hpca", 2008]], "Parthasarathy Ranganathan": [0, ["Fabric convergence implications on systems architecture", ["Kevin Leigh", "Parthasarathy Ranganathan", "Jaspal Subhlok"], "https://doi.org/10.1109/HPCA.2008.4658624", "hpca", 2008]], "Jaspal Subhlok": [0, ["Fabric convergence implications on systems architecture", ["Kevin Leigh", "Parthasarathy Ranganathan", "Jaspal Subhlok"], "https://doi.org/10.1109/HPCA.2008.4658624", "hpca", 2008]], "Qian Diao": [0, ["Prediction of CPU idle-busy activity pattern", ["Qian Diao", "Justin J. Song"], "https://doi.org/10.1109/HPCA.2008.4658625", "hpca", 2008]], "Justin J. Song": [4.9373795052432e-09, ["Prediction of CPU idle-busy activity pattern", ["Qian Diao", "Justin J. Song"], "https://doi.org/10.1109/HPCA.2008.4658625", "hpca", 2008]], "Chang Joo Lee": [0.998660683631897, ["Performance-aware speculation control using wrong path usefulness prediction", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", "hpca", 2008]], "Hyesoon Kim": [0.997093603014946, ["Performance-aware speculation control using wrong path usefulness prediction", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", "hpca", 2008]], "Onur Mutlu": [0, ["Performance-aware speculation control using wrong path usefulness prediction", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", "hpca", 2008]], "Yale N. Patt": [0, ["Performance-aware speculation control using wrong path usefulness prediction", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", "hpca", 2008]], "Kshitiz Malik": [0, ["PaCo: Probability-based path confidence prediction", ["Kshitiz Malik", "Mayank Agarwal", "Vikram Dhar", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658627", "hpca", 2008], ["Branch-mispredict level parallelism (BLP) for control independence", ["Kshitiz Malik", "Mayank Agarwal", "Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658628", "hpca", 2008]], "Mayank Agarwal": [0, ["PaCo: Probability-based path confidence prediction", ["Kshitiz Malik", "Mayank Agarwal", "Vikram Dhar", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658627", "hpca", 2008], ["Branch-mispredict level parallelism (BLP) for control independence", ["Kshitiz Malik", "Mayank Agarwal", "Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658628", "hpca", 2008]], "Vikram Dhar": [0, ["PaCo: Probability-based path confidence prediction", ["Kshitiz Malik", "Mayank Agarwal", "Vikram Dhar", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658627", "hpca", 2008]], "Matthew I. Frank": [0, ["PaCo: Probability-based path confidence prediction", ["Kshitiz Malik", "Mayank Agarwal", "Vikram Dhar", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658627", "hpca", 2008], ["Branch-mispredict level parallelism (BLP) for control independence", ["Kshitiz Malik", "Mayank Agarwal", "Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658628", "hpca", 2008]], "Sam S. Stone": [0, ["Branch-mispredict level parallelism (BLP) for control independence", ["Kshitiz Malik", "Mayank Agarwal", "Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658628", "hpca", 2008]], "Kevin M. Woley": [0, ["Branch-mispredict level parallelism (BLP) for control independence", ["Kshitiz Malik", "Mayank Agarwal", "Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658628", "hpca", 2008]], "Hongliang Gao": [0, ["Address-branch correlation: A novel locality for long-latency hard-to-predict branches", ["Hongliang Gao", "Yi Ma", "Martin Dimitrov", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2008.4658629", "hpca", 2008]], "Yi Ma": [0, ["Address-branch correlation: A novel locality for long-latency hard-to-predict branches", ["Hongliang Gao", "Yi Ma", "Martin Dimitrov", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2008.4658629", "hpca", 2008]], "Martin Dimitrov": [0, ["Address-branch correlation: A novel locality for long-latency hard-to-predict branches", ["Hongliang Gao", "Yi Ma", "Martin Dimitrov", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2008.4658629", "hpca", 2008]], "Huiyang Zhou": [0, ["Address-branch correlation: A novel locality for long-latency hard-to-predict branches", ["Hongliang Gao", "Yi Ma", "Martin Dimitrov", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2008.4658629", "hpca", 2008]], "Luis Useche": [0, ["EXCES: External caching in energy saving storage systems", ["Luis Useche", "Jorge Guerra", "Medha Bhadkamkar", "Mauricio Alarcon", "Raju Rangaswami"], "https://doi.org/10.1109/HPCA.2008.4658630", "hpca", 2008]], "Jorge Guerra": [0, ["EXCES: External caching in energy saving storage systems", ["Luis Useche", "Jorge Guerra", "Medha Bhadkamkar", "Mauricio Alarcon", "Raju Rangaswami"], "https://doi.org/10.1109/HPCA.2008.4658630", "hpca", 2008]], "Medha Bhadkamkar": [0, ["EXCES: External caching in energy saving storage systems", ["Luis Useche", "Jorge Guerra", "Medha Bhadkamkar", "Mauricio Alarcon", "Raju Rangaswami"], "https://doi.org/10.1109/HPCA.2008.4658630", "hpca", 2008]], "Mauricio Alarcon": [0, ["EXCES: External caching in energy saving storage systems", ["Luis Useche", "Jorge Guerra", "Medha Bhadkamkar", "Mauricio Alarcon", "Raju Rangaswami"], "https://doi.org/10.1109/HPCA.2008.4658630", "hpca", 2008]], "Raju Rangaswami": [0, ["EXCES: External caching in energy saving storage systems", ["Luis Useche", "Jorge Guerra", "Medha Bhadkamkar", "Mauricio Alarcon", "Raju Rangaswami"], "https://doi.org/10.1109/HPCA.2008.4658630", "hpca", 2008]], "Xiaorui Wang": [8.41449110909609e-12, ["Cluster-level feedback power control for performance optimization", ["Xiaorui Wang", "Ming Chen"], "https://doi.org/10.1109/HPCA.2008.4658631", "hpca", 2008]], "Ming Chen": [0, ["Cluster-level feedback power control for performance optimization", ["Xiaorui Wang", "Ming Chen"], "https://doi.org/10.1109/HPCA.2008.4658631", "hpca", 2008]], "Luiz E. Ramos": [0, ["C-Oracle: Predictive thermal management for data centers", ["Luiz E. Ramos", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2008.4658632", "hpca", 2008]], "Ricardo Bianchini": [0, ["C-Oracle: Predictive thermal management for data centers", ["Luiz E. Ramos", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2008.4658632", "hpca", 2008]], "Wonyoung Kim": [0.9998257905244827, ["System level analysis of fast, per-core DVFS using on-chip switching regulators", ["Wonyoung Kim", "Meeta Sharma Gupta", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658633", "hpca", 2008]], "Meeta Sharma Gupta": [0, ["System level analysis of fast, per-core DVFS using on-chip switching regulators", ["Wonyoung Kim", "Meeta Sharma Gupta", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658633", "hpca", 2008], ["DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors", ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658654", "hpca", 2008]], "Gu-Yeon Wei": [0, ["System level analysis of fast, per-core DVFS using on-chip switching regulators", ["Wonyoung Kim", "Meeta Sharma Gupta", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658633", "hpca", 2008], ["DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors", ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658654", "hpca", 2008]], "David M. Brooks": [0, ["System level analysis of fast, per-core DVFS using on-chip switching regulators", ["Wonyoung Kim", "Meeta Sharma Gupta", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658633", "hpca", 2008], ["Roughness of microarchitectural design topologies and its implications for optimization", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658643", "hpca", 2008], ["DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors", ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658654", "hpca", 2008]], "Samantika Subramaniam": [0, ["PEEP: Exploiting predictability of memory dependences in SMT processors", ["Samantika Subramaniam", "Milos Prvulovic", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2008.4658634", "hpca", 2008]], "Milos Prvulovic": [0, ["PEEP: Exploiting predictability of memory dependences in SMT processors", ["Samantika Subramaniam", "Milos Prvulovic", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2008.4658634", "hpca", 2008], ["Single-level integrity and confidentiality protection for distributed shared memory multiprocessors", ["Brian Rogers", "Chenyu Yan", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2008.4658636", "hpca", 2008], ["FlexiTaint: A programmable accelerator for dynamic taint propagation", ["Guru Venkataramani", "Ioannis Doudalis", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2008.4658637", "hpca", 2008]], "Gabriel H. Loh": [0, ["PEEP: Exploiting predictability of memory dependences in SMT processors", ["Samantika Subramaniam", "Milos Prvulovic", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2008.4658634", "hpca", 2008]], "Tanausu Ramirez": [0, ["Runahead Threads to improve SMT performance", ["Tanausu Ramirez", "Alex Pajuelo", "Oliverio J. Santana", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2008.4658635", "hpca", 2008]], "Alex Pajuelo": [0, ["Runahead Threads to improve SMT performance", ["Tanausu Ramirez", "Alex Pajuelo", "Oliverio J. Santana", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2008.4658635", "hpca", 2008]], "Oliverio J. Santana": [0, ["Runahead Threads to improve SMT performance", ["Tanausu Ramirez", "Alex Pajuelo", "Oliverio J. Santana", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2008.4658635", "hpca", 2008]], "Mateo Valero": [0, ["Runahead Threads to improve SMT performance", ["Tanausu Ramirez", "Alex Pajuelo", "Oliverio J. Santana", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2008.4658635", "hpca", 2008]], "Brian Rogers": [0, ["Single-level integrity and confidentiality protection for distributed shared memory multiprocessors", ["Brian Rogers", "Chenyu Yan", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2008.4658636", "hpca", 2008]], "Chenyu Yan": [0, ["Single-level integrity and confidentiality protection for distributed shared memory multiprocessors", ["Brian Rogers", "Chenyu Yan", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2008.4658636", "hpca", 2008]], "Siddhartha Chhabra": [0, ["Single-level integrity and confidentiality protection for distributed shared memory multiprocessors", ["Brian Rogers", "Chenyu Yan", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2008.4658636", "hpca", 2008]], "Yan Solihin": [0, ["Single-level integrity and confidentiality protection for distributed shared memory multiprocessors", ["Brian Rogers", "Chenyu Yan", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2008.4658636", "hpca", 2008], ["FlexiTaint: A programmable accelerator for dynamic taint propagation", ["Guru Venkataramani", "Ioannis Doudalis", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2008.4658637", "hpca", 2008]], "Guru Venkataramani": [0, ["FlexiTaint: A programmable accelerator for dynamic taint propagation", ["Guru Venkataramani", "Ioannis Doudalis", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2008.4658637", "hpca", 2008]], "Ioannis Doudalis": [0, ["FlexiTaint: A programmable accelerator for dynamic taint propagation", ["Guru Venkataramani", "Ioannis Doudalis", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2008.4658637", "hpca", 2008]], "Mark D. Hill": [0, ["Amdahl's Law in the multicore era", ["Mark D. Hill"], "https://doi.org/10.1109/HPCA.2008.4658638", "hpca", 2008]], "M. Frank Chang": [0.0067706366535276175, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Jason Cong": [0, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Adam Kaplan": [0, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Mishali Naik": [0, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Glenn Reinman": [0, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Eran Socher": [0, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Sai-Wang Tam": [0, ["CMP network-on-chip overlaid with multi-band RF-interconnect", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", "hpca", 2008]], "Paul Gratz": [0, ["Regional congestion awareness for load balance in networks-on-chip", ["Paul Gratz", "Boris Grot", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2008.4658640", "hpca", 2008]], "Boris Grot": [0, ["Regional congestion awareness for load balance in networks-on-chip", ["Paul Gratz", "Boris Grot", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2008.4658640", "hpca", 2008]], "Stephen W. Keckler": [0, ["Regional congestion awareness for load balance in networks-on-chip", ["Paul Gratz", "Boris Grot", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2008.4658640", "hpca", 2008]], "Reetuparna Das": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Asit K. Mishra": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Chrysostomos Nicopoulos": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Dongkook Park": [0.9939965903759003, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Vijaykrishnan Narayanan": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Ravishankar R. Iyer": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Mazin S. Yousif": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Chita R. Das": [0, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", "hpca", 2008]], "Ajay M. Joshi": [0, ["Automated microprocessor stressmark generation", ["Ajay M. Joshi", "Lieven Eeckhout", "Lizy Kurian John", "Ciji Isen"], "https://doi.org/10.1109/HPCA.2008.4658642", "hpca", 2008]], "Lieven Eeckhout": [0, ["Automated microprocessor stressmark generation", ["Ajay M. Joshi", "Lieven Eeckhout", "Lizy Kurian John", "Ciji Isen"], "https://doi.org/10.1109/HPCA.2008.4658642", "hpca", 2008]], "Lizy Kurian John": [0, ["Automated microprocessor stressmark generation", ["Ajay M. Joshi", "Lieven Eeckhout", "Lizy Kurian John", "Ciji Isen"], "https://doi.org/10.1109/HPCA.2008.4658642", "hpca", 2008]], "Ciji Isen": [0, ["Automated microprocessor stressmark generation", ["Ajay M. Joshi", "Lieven Eeckhout", "Lizy Kurian John", "Ciji Isen"], "https://doi.org/10.1109/HPCA.2008.4658642", "hpca", 2008]], "Benjamin C. Lee": [4.366597204352729e-05, ["Roughness of microarchitectural design topologies and its implications for optimization", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658643", "hpca", 2008]], "Pierre Salverda": [0, ["Fundamental performance constraints in horizontal fusion of in-order cores", ["Pierre Salverda", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2008.4658644", "hpca", 2008]], "Craig B. Zilles": [0, ["Fundamental performance constraints in horizontal fusion of in-order cores", ["Pierre Salverda", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2008.4658644", "hpca", 2008]], "Philip M. Wells": [0, ["Serializing instructions in system-intensive workloads: Amdahl's Law strikes again", ["Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2008.4658645", "hpca", 2008]], "Gurindar S. Sohi": [0, ["Serializing instructions in system-intensive workloads: Amdahl's Law strikes again", ["Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2008.4658645", "hpca", 2008]], "JaeWoong Chung": [0.9996712952852249, ["Thread-safe dynamic binary translation using transactional memory", ["JaeWoong Chung", "Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2008.4658646", "hpca", 2008]], "Michael Dalton": [0, ["Thread-safe dynamic binary translation using transactional memory", ["JaeWoong Chung", "Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2008.4658646", "hpca", 2008]], "Hari Kannan": [0, ["Thread-safe dynamic binary translation using transactional memory", ["JaeWoong Chung", "Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2008.4658646", "hpca", 2008]], "Christos Kozyrakis": [0, ["Thread-safe dynamic binary translation using transactional memory", ["JaeWoong Chung", "Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2008.4658646", "hpca", 2008]], "Hongtao Zhong": [0, ["Uncovering hidden loop level parallelism in sequential applications", ["Hongtao Zhong", "Mojtaba Mehrara", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2008.4658647", "hpca", 2008]], "Mojtaba Mehrara": [0, ["Uncovering hidden loop level parallelism in sequential applications", ["Hongtao Zhong", "Mojtaba Mehrara", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2008.4658647", "hpca", 2008]], "Steven A. Lieberman": [0, ["Uncovering hidden loop level parallelism in sequential applications", ["Hongtao Zhong", "Mojtaba Mehrara", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2008.4658647", "hpca", 2008]], "Scott A. Mahlke": [0, ["Uncovering hidden loop level parallelism in sequential applications", ["Hongtao Zhong", "Mojtaba Mehrara", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2008.4658647", "hpca", 2008]], "Ibrahim Hur": [1.2643750046947844e-08, ["A comprehensive approach to DRAM power management", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2008.4658648", "hpca", 2008]], "Calvin Lin": [0, ["A comprehensive approach to DRAM power management", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2008.4658648", "hpca", 2008]], "Nidhi Aggarwal": [0, ["Power-Efficient DRAM Speculation", ["Nidhi Aggarwal", "Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2008.4658649", "hpca", 2008]], "Jason F. Cantin": [0, ["Power-Efficient DRAM Speculation", ["Nidhi Aggarwal", "Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2008.4658649", "hpca", 2008]], "Mikko H. Lipasti": [0, ["Power-Efficient DRAM Speculation", ["Nidhi Aggarwal", "Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2008.4658649", "hpca", 2008]], "James E. Smith": [0, ["Power-Efficient DRAM Speculation", ["Nidhi Aggarwal", "Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2008.4658649", "hpca", 2008]], "Richard H. Larson": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008]], "John K. Salmon": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008]], "Ron O. Dror": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008], ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "Martin M. Deneroff": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008], ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "Cliff Young": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008], ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "J. P. Grossman": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008], ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "Yibing Shan": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008]], "John L. Klepeis": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008]], "David E. Shaw": [0, ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", "hpca", 2008], ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "Jeffrey Kuskin": [0, ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "Brannon Batson": [0, ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", "hpca", 2008]], "Christian Fensch": [0, ["An OS-based alternative to full hardware coherence on tiled CMPs", ["Christian Fensch", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2008.4658652", "hpca", 2008]], "Marcelo Cintra": [0, ["An OS-based alternative to full hardware coherence on tiled CMPs", ["Christian Fensch", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2008.4658652", "hpca", 2008]], "Jiang Lin": [0, ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", "hpca", 2008]], "Qingda Lu": [0, ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", "hpca", 2008]], "Xiaoning Ding": [0, ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", "hpca", 2008]], "Zhao Zhang": [0, ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", "hpca", 2008]], "Xiaodong Zhang": [0, ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", "hpca", 2008]], "P. Sadayappan": [0, ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", "hpca", 2008]], "Krishna K. Rangan": [0, ["DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors", ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658654", "hpca", 2008]], "Michael D. Smith": [0, ["DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors", ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658654", "hpca", 2008]], "M. Wasiur Rashid": [0, ["Supporting highly-decoupled thread-level redundancy for parallel programs", ["M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2008.4658655", "hpca", 2008]], "Michael C. Huang": [0, ["Supporting highly-decoupled thread-level redundancy for parallel programs", ["M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2008.4658655", "hpca", 2008]], "Sumeet Kumar": [0, ["Speculative instruction validation for performance-reliability trade-off", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2008.4658656", "hpca", 2008]], "Aneesh Aggarwal": [0, ["Speculative instruction validation for performance-reliability trade-off", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2008.4658656", "hpca", 2008]], "Kaiyu Chen": [0, ["Runtime validation of memory ordering using constraint graph checking", ["Kaiyu Chen", "Sharad Malik", "Priyadarsan Patra"], "https://doi.org/10.1109/HPCA.2008.4658657", "hpca", 2008]], "Sharad Malik": [0, ["Runtime validation of memory ordering using constraint graph checking", ["Kaiyu Chen", "Sharad Malik", "Priyadarsan Patra"], "https://doi.org/10.1109/HPCA.2008.4658657", "hpca", 2008]], "Priyadarsan Patra": [0, ["Runtime validation of memory ordering using constraint graph checking", ["Kaiyu Chen", "Sharad Malik", "Priyadarsan Patra"], "https://doi.org/10.1109/HPCA.2008.4658657", "hpca", 2008]], "Frances E. Allen": [0, ["Compilers and parallel computing systems", ["Frances E. Allen"], "https://doi.org/10.1109/HPCA.2008.4658658", "hpca", 2008]]}