$date
	Thu Oct 10 16:57:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module n_full_adder_tb $end
$var wire 32 ! res [31:0] $end
$var wire 1 " c_out $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var reg 1 % c_in $end
$scope module uut $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 1 % c_in $end
$var wire 1 ( overflow $end
$var wire 32 ) res [31:0] $end
$var wire 1 " c_out $end
$var wire 33 * c [32:0] $end
$scope begin genblk1[0] $end
$scope module my_full_adder $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c_in $end
$var wire 1 . c_out $end
$var wire 1 / res $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module my_full_adder $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 c_in $end
$var wire 1 3 c_out $end
$var wire 1 4 res $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module my_full_adder $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 7 c_in $end
$var wire 1 8 c_out $end
$var wire 1 9 res $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module my_full_adder $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 < c_in $end
$var wire 1 = c_out $end
$var wire 1 > res $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module my_full_adder $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 A c_in $end
$var wire 1 B c_out $end
$var wire 1 C res $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module my_full_adder $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F c_in $end
$var wire 1 G c_out $end
$var wire 1 H res $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module my_full_adder $end
$var wire 1 I a $end
$var wire 1 J b $end
$var wire 1 K c_in $end
$var wire 1 L c_out $end
$var wire 1 M res $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module my_full_adder $end
$var wire 1 N a $end
$var wire 1 O b $end
$var wire 1 P c_in $end
$var wire 1 Q c_out $end
$var wire 1 R res $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope module my_full_adder $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 U c_in $end
$var wire 1 V c_out $end
$var wire 1 W res $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope module my_full_adder $end
$var wire 1 X a $end
$var wire 1 Y b $end
$var wire 1 Z c_in $end
$var wire 1 [ c_out $end
$var wire 1 \ res $end
$upscope $end
$upscope $end
$scope begin genblk1[10] $end
$scope module my_full_adder $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 _ c_in $end
$var wire 1 ` c_out $end
$var wire 1 a res $end
$upscope $end
$upscope $end
$scope begin genblk1[11] $end
$scope module my_full_adder $end
$var wire 1 b a $end
$var wire 1 c b $end
$var wire 1 d c_in $end
$var wire 1 e c_out $end
$var wire 1 f res $end
$upscope $end
$upscope $end
$scope begin genblk1[12] $end
$scope module my_full_adder $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 i c_in $end
$var wire 1 j c_out $end
$var wire 1 k res $end
$upscope $end
$upscope $end
$scope begin genblk1[13] $end
$scope module my_full_adder $end
$var wire 1 l a $end
$var wire 1 m b $end
$var wire 1 n c_in $end
$var wire 1 o c_out $end
$var wire 1 p res $end
$upscope $end
$upscope $end
$scope begin genblk1[14] $end
$scope module my_full_adder $end
$var wire 1 q a $end
$var wire 1 r b $end
$var wire 1 s c_in $end
$var wire 1 t c_out $end
$var wire 1 u res $end
$upscope $end
$upscope $end
$scope begin genblk1[15] $end
$scope module my_full_adder $end
$var wire 1 v a $end
$var wire 1 w b $end
$var wire 1 x c_in $end
$var wire 1 y c_out $end
$var wire 1 z res $end
$upscope $end
$upscope $end
$scope begin genblk1[16] $end
$scope module my_full_adder $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 } c_in $end
$var wire 1 ~ c_out $end
$var wire 1 !" res $end
$upscope $end
$upscope $end
$scope begin genblk1[17] $end
$scope module my_full_adder $end
$var wire 1 "" a $end
$var wire 1 #" b $end
$var wire 1 $" c_in $end
$var wire 1 %" c_out $end
$var wire 1 &" res $end
$upscope $end
$upscope $end
$scope begin genblk1[18] $end
$scope module my_full_adder $end
$var wire 1 '" a $end
$var wire 1 (" b $end
$var wire 1 )" c_in $end
$var wire 1 *" c_out $end
$var wire 1 +" res $end
$upscope $end
$upscope $end
$scope begin genblk1[19] $end
$scope module my_full_adder $end
$var wire 1 ," a $end
$var wire 1 -" b $end
$var wire 1 ." c_in $end
$var wire 1 /" c_out $end
$var wire 1 0" res $end
$upscope $end
$upscope $end
$scope begin genblk1[20] $end
$scope module my_full_adder $end
$var wire 1 1" a $end
$var wire 1 2" b $end
$var wire 1 3" c_in $end
$var wire 1 4" c_out $end
$var wire 1 5" res $end
$upscope $end
$upscope $end
$scope begin genblk1[21] $end
$scope module my_full_adder $end
$var wire 1 6" a $end
$var wire 1 7" b $end
$var wire 1 8" c_in $end
$var wire 1 9" c_out $end
$var wire 1 :" res $end
$upscope $end
$upscope $end
$scope begin genblk1[22] $end
$scope module my_full_adder $end
$var wire 1 ;" a $end
$var wire 1 <" b $end
$var wire 1 =" c_in $end
$var wire 1 >" c_out $end
$var wire 1 ?" res $end
$upscope $end
$upscope $end
$scope begin genblk1[23] $end
$scope module my_full_adder $end
$var wire 1 @" a $end
$var wire 1 A" b $end
$var wire 1 B" c_in $end
$var wire 1 C" c_out $end
$var wire 1 D" res $end
$upscope $end
$upscope $end
$scope begin genblk1[24] $end
$scope module my_full_adder $end
$var wire 1 E" a $end
$var wire 1 F" b $end
$var wire 1 G" c_in $end
$var wire 1 H" c_out $end
$var wire 1 I" res $end
$upscope $end
$upscope $end
$scope begin genblk1[25] $end
$scope module my_full_adder $end
$var wire 1 J" a $end
$var wire 1 K" b $end
$var wire 1 L" c_in $end
$var wire 1 M" c_out $end
$var wire 1 N" res $end
$upscope $end
$upscope $end
$scope begin genblk1[26] $end
$scope module my_full_adder $end
$var wire 1 O" a $end
$var wire 1 P" b $end
$var wire 1 Q" c_in $end
$var wire 1 R" c_out $end
$var wire 1 S" res $end
$upscope $end
$upscope $end
$scope begin genblk1[27] $end
$scope module my_full_adder $end
$var wire 1 T" a $end
$var wire 1 U" b $end
$var wire 1 V" c_in $end
$var wire 1 W" c_out $end
$var wire 1 X" res $end
$upscope $end
$upscope $end
$scope begin genblk1[28] $end
$scope module my_full_adder $end
$var wire 1 Y" a $end
$var wire 1 Z" b $end
$var wire 1 [" c_in $end
$var wire 1 \" c_out $end
$var wire 1 ]" res $end
$upscope $end
$upscope $end
$scope begin genblk1[29] $end
$scope module my_full_adder $end
$var wire 1 ^" a $end
$var wire 1 _" b $end
$var wire 1 `" c_in $end
$var wire 1 a" c_out $end
$var wire 1 b" res $end
$upscope $end
$upscope $end
$scope begin genblk1[30] $end
$scope module my_full_adder $end
$var wire 1 c" a $end
$var wire 1 d" b $end
$var wire 1 e" c_in $end
$var wire 1 f" c_out $end
$var wire 1 g" res $end
$upscope $end
$upscope $end
$scope begin genblk1[31] $end
$scope module my_full_adder $end
$var wire 1 h" a $end
$var wire 1 i" b $end
$var wire 1 j" c_in $end
$var wire 1 k" c_out $end
$var wire 1 l" res $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1l"
1k"
1j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1;"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1,"
1+"
1*"
1)"
1("
1'"
1&"
1%"
1$"
1#"
1""
1!"
1~
1}
1|
1{
1z
1y
1x
1w
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1D
0C
1B
0A
1@
1?
1>
0=
0<
0;
1:
19
08
17
06
05
04
13
12
01
10
0/
1.
0-
1,
1+
b111111111111111111111111111100110 *
b11111111111111111111111111101100 )
0(
b11111111111111111111111111110001 '
b11111111111111111111111111111011 &
0%
b11111111111111111111111111110001 $
b11111111111111111111111111111011 #
1"
b11111111111111111111111111101100 !
$end
#5
0(
1A
02
1F
1K
1P
1U
1Z
1_
1d
1i
1n
1s
1x
1}
1$"
1)"
1."
13"
18"
1="
1B"
1G"
1L"
1Q"
1V"
1["
1`"
1e"
1j"
1"
04
0>
1=
0.
0C
1B
0H
1G
0M
1L
0R
1Q
0W
1V
0\
1[
0a
1`
0f
1e
0k
1j
0p
1o
0u
1t
0z
1y
0!"
1~
0&"
1%"
0+"
1*"
00"
1/"
05"
14"
0:"
19"
0?"
1>"
0D"
1C"
0I"
1H"
0N"
1M"
0S"
1R"
0X"
1W"
0]"
1\"
0b"
1a"
0g"
1f"
b100 !
b100 )
0l"
b111111111111111111111111111110100 *
1k"
0,
11
1;
0+
0?
0D
0I
0N
0S
0X
0]
0b
0g
0l
0q
0v
0{
0""
0'"
0,"
01"
06"
0;"
0@"
0E"
0J"
0O"
0T"
0Y"
0^"
0c"
0h"
b11111111111111111111111111111010 $
b11111111111111111111111111111010 '
b1010 #
b1010 &
#10
0"
0k"
0(
1l"
0j"
0f"
1g"
0e"
0a"
1b"
0`"
0\"
1]"
0["
0W"
1X"
0V"
0R"
1S"
0Q"
0M"
1N"
0L"
0H"
1I"
0G"
0C"
1D"
0B"
0>"
1?"
0="
09"
1:"
08"
04"
15"
03"
0/"
10"
0."
0*"
1+"
0)"
0%"
1&"
0$"
0~
1!"
0}
0y
1z
0x
0t
1u
0s
0o
1p
0n
0j
1k
0i
0e
1f
0d
0`
1a
0_
0[
1\
0Z
0V
1W
0U
0Q
0F
1R
0B
0P
09
1C
0L
07
0A
1M
03
1>
b1000000 *
0=
b11111111111111111111111111011000 !
b11111111111111111111111111011000 )
0H
01
0@
0J
0O
0T
0Y
0^
0c
0h
0m
0r
0w
0|
0#"
0("
0-"
02"
07"
0<"
0A"
0F"
0K"
0P"
0U"
0Z"
0_"
0d"
0i"
00
0:
1?
1D
1N
1S
1X
1]
1b
1g
1l
1q
1v
1{
1""
1'"
1,"
11"
16"
1;"
1@"
1E"
1J"
1O"
1T"
1Y"
1^"
1c"
1h"
b101000 $
b101000 '
b11111111111111111111111110110000 #
b11111111111111111111111110110000 &
#15
