

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_182_6'
================================================================
* Date:           Wed Dec 20 21:42:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_182_6  |       87|       87|        25|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 28 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bias_norm_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bias_norm"   --->   Operation 30 'read' 'bias_norm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i_3"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc68"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i7 %i_3" [backprop.c:182]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%icmp_ln182 = icmp_eq  i7 %i, i7 64" [backprop.c:182]   --->   Operation 35 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.27ns)   --->   "%add_ln182 = add i7 %i, i7 1" [backprop.c:182]   --->   Operation 37 'add' 'add_ln182' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %for.inc68.split, void %for.inc97.preheader.exitStub" [backprop.c:182]   --->   Operation 38 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i" [backprop.c:182]   --->   Operation 39 'zext' 'i_3_cast' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %i_3_cast" [backprop.c:183]   --->   Operation 40 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.26ns)   --->   "%biases1_load = load i6 %biases1_addr" [backprop.c:183]   --->   Operation 41 'load' 'biases1_load' <Predicate = (!icmp_ln182)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%store_ln182 = store i7 %add_ln182, i7 %i_3" [backprop.c:182]   --->   Operation 42 'store' 'store_ln182' <Predicate = (!icmp_ln182)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 43 [1/2] (2.26ns)   --->   "%biases1_load = load i6 %biases1_addr" [backprop.c:183]   --->   Operation 43 'load' 'biases1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln183 = bitcast i64 %biases1_load" [backprop.c:183]   --->   Operation 44 'bitcast' 'bitcast_ln183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [22/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 45 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 46 [21/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 46 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 47 [20/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 47 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 48 [19/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 48 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 49 [18/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 49 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 50 [17/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 50 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 51 [16/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 51 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 52 [15/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 52 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 53 [14/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 53 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 54 [13/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 54 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 55 [12/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 55 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 56 [11/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 56 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 57 [10/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 57 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 58 [9/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 58 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 59 [8/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 59 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 60 [7/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 60 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 61 [6/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 61 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 62 [5/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 62 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 63 [4/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 63 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 64 [3/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 64 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 65 [2/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 65 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 66 [1/22] (6.28ns)   --->   "%div1 = ddiv i64 %bitcast_ln183, i64 %bias_norm_read" [backprop.c:183]   --->   Operation 66 'ddiv' 'div1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.26>
ST_25 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [backprop.c:158]   --->   Operation 67 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln183_1 = bitcast i64 %div1" [backprop.c:183]   --->   Operation 68 'bitcast' 'bitcast_ln183_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 69 [1/1] (2.26ns)   --->   "%store_ln183 = store i64 %bitcast_ln183_1, i6 %biases1_addr" [backprop.c:183]   --->   Operation 69 'store' 'store_ln183' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc68" [backprop.c:182]   --->   Operation 70 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', backprop.c:182) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('biases1_addr', backprop.c:183) [18]  (0 ns)
	'load' operation ('biases1_load', backprop.c:183) on array 'biases1' [19]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('biases1_load', backprop.c:183) on array 'biases1' [19]  (2.27 ns)

 <State 3>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 4>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 5>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 6>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 7>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 8>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 9>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 10>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 11>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 12>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 13>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 14>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 15>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 16>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 17>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 18>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 19>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 20>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 21>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 22>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 23>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 24>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('div1', backprop.c:183) [21]  (6.29 ns)

 <State 25>: 2.27ns
The critical path consists of the following:
	'store' operation ('store_ln183', backprop.c:183) of variable 'bitcast_ln183_1', backprop.c:183 on array 'biases1' [23]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
