$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Sun Nov 12 22:55:22 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # Cin $end
$var reg 2 $ s [1:0] $end
$var wire 1 % z [3] $end
$var wire 1 & z [2] $end
$var wire 1 ' z [1] $end
$var wire 1 ( z [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 z[3]~output_o $end
$var wire 1 1 z[2]~output_o $end
$var wire 1 2 z[1]~output_o $end
$var wire 1 3 z[0]~output_o $end
$var wire 1 4 s[1]~input_o $end
$var wire 1 5 b[3]~input_o $end
$var wire 1 6 s[0]~input_o $end
$var wire 1 7 a[3]~input_o $end
$var wire 1 8 inst5|inst3|inst3~3_combout $end
$var wire 1 9 b[2]~input_o $end
$var wire 1 : a[2]~input_o $end
$var wire 1 ; a[1]~input_o $end
$var wire 1 < a[0]~input_o $end
$var wire 1 = b[0]~input_o $end
$var wire 1 > Cin~input_o $end
$var wire 1 ? inst|inst|inst5~1_combout $end
$var wire 1 @ inst|inst|inst5~0_combout $end
$var wire 1 A inst|inst1|inst5~0_combout $end
$var wire 1 B inst5|inst3|inst3~2_combout $end
$var wire 1 C inst5|inst3|inst3~4_combout $end
$var wire 1 D inst5|inst2|inst3~2_combout $end
$var wire 1 E inst5|inst2|inst3~3_combout $end
$var wire 1 F inst5|inst1|inst3~1_combout $end
$var wire 1 G b[1]~input_o $end
$var wire 1 H inst5|inst1|inst3~0_combout $end
$var wire 1 I inst5|inst1|inst3~2_combout $end
$var wire 1 J inst5|inst|inst3~2_combout $end
$var wire 1 K inst5|inst|inst3~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b110 "
0#
b11 $
1(
0'
1&
0%
x)
0*
1+
x,
1-
1.
1/
00
11
02
13
14
05
16
17
08
19
0:
1;
0<
0=
0>
0?
0@
1A
1B
0C
1D
1E
1F
1G
0H
0I
1J
1K
$end
#1000000
