
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/stibaquira/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `SOC.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: SOC.v
Parsing Verilog input from `SOC.v' to AST representation.
Storing AST representation for module `$abstract\SOC'.
Successfully finished Verilog frontend.

-- Parsing `cores/cpu/femtorv32_quark.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: cores/cpu/femtorv32_quark.v
Parsing Verilog input from `cores/cpu/femtorv32_quark.v' to AST representation.
Storing AST representation for module `$abstract\FemtoRV32'.
Successfully finished Verilog frontend.

-- Parsing `chip_select.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: chip_select.v
Parsing Verilog input from `chip_select.v' to AST representation.
Storing AST representation for module `$abstract\chip_select'.
Successfully finished Verilog frontend.

-- Parsing `cores/memory/Memory.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: cores/memory/Memory.v
Parsing Verilog input from `cores/memory/Memory.v' to AST representation.
Storing AST representation for module `$abstract\Memory'.
Successfully finished Verilog frontend.

-- Parsing `cores/uart/perip_uart.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: cores/uart/perip_uart.v
Parsing Verilog input from `cores/uart/perip_uart.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_uart'.
Storing AST representation for module `$abstract\peripheral_uart_addr_decoder'.
Storing AST representation for module `$abstract\peripheral_uart_register_control'.
Successfully finished Verilog frontend.

-- Parsing `cores/uart/uart.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: cores/uart/uart.v
Parsing Verilog input from `cores/uart/uart.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Storing AST representation for module `$abstract\uart_rx'.
Storing AST representation for module `$abstract\uart_tx'.
Successfully finished Verilog frontend.

-- Parsing `cores/mult/perip_mult.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: cores/mult/perip_mult.v
Parsing Verilog input from `cores/mult/perip_mult.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_mult'.
Successfully finished Verilog frontend.

-- Parsing `cores/mult/mult.v' using frontend ` -vlog2k' --

8. Executing Verilog-2005 frontend: cores/mult/mult.v
Parsing Verilog input from `cores/mult/mult.v' to AST representation.
Storing AST representation for module `$abstract\mult'.
Successfully finished Verilog frontend.

-- Parsing `cores/dpRAM/dpram.v' using frontend ` -vlog2k' --

9. Executing Verilog-2005 frontend: cores/dpRAM/dpram.v
Parsing Verilog input from `cores/dpRAM/dpram.v' to AST representation.
Storing AST representation for module `$abstract\dp_ram'.
Successfully finished Verilog frontend.

-- Parsing `cores/dpRAM/perip_dpram.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: cores/dpRAM/perip_dpram.v
Parsing Verilog input from `cores/dpRAM/perip_dpram.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_dpram'.
Successfully finished Verilog frontend.

-- Parsing `cores/led_pwm/led_pwm.v' using frontend ` -vlog2k' --

11. Executing Verilog-2005 frontend: cores/led_pwm/led_pwm.v
Parsing Verilog input from `cores/led_pwm/led_pwm.v' to AST representation.
Storing AST representation for module `$abstract\led_pwm'.
Successfully finished Verilog frontend.

-- Parsing `cores/led_pwm/perip_led_pwm.v' using frontend ` -vlog2k' --

12. Executing Verilog-2005 frontend: cores/led_pwm/perip_led_pwm.v
Parsing Verilog input from `cores/led_pwm/perip_led_pwm.v' to AST representation.
Storing AST representation for module `$abstract\perip_led_pwm'.
Successfully finished Verilog frontend.

-- Parsing `cores/controladorderiego/controladorderiego.v' using frontend ` -vlog2k' --

13. Executing Verilog-2005 frontend: cores/controladorderiego/controladorderiego.v
Parsing Verilog input from `cores/controladorderiego/controladorderiego.v' to AST representation.
Storing AST representation for module `$abstract\controladorderiego'.
Successfully finished Verilog frontend.

-- Parsing `cores/controladorderiego/perip_controladorderiego.v' using frontend ` -vlog2k' --

14. Executing Verilog-2005 frontend: cores/controladorderiego/perip_controladorderiego.v
Parsing Verilog input from `cores/controladorderiego/perip_controladorderiego.v' to AST representation.
Storing AST representation for module `$abstract\perip_controladorderiego'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top SOC -json build/SOC.json' --

15. Executing SYNTH_ECP5 pass.

15.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

15.2. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

15.3. Executing HIERARCHY pass (managing design hierarchy).

15.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SOC'.
Generating RTLIL representation for module `\SOC'.

15.4.1. Analyzing design hierarchy..
Top module:  \SOC

15.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\perip_controladorderiego'.
Generating RTLIL representation for module `\perip_controladorderiego'.

15.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\perip_led_pwm'.
Generating RTLIL representation for module `\perip_led_pwm'.

15.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_mult'.
Generating RTLIL representation for module `\peripheral_mult'.
Parameter \clk_freq = 25000000
Parameter \baud = 57600

15.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart'.
Parameter \clk_freq = 25000000
Parameter \baud = 57600
Generating RTLIL representation for module `$paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart'.

15.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Memory'.
Generating RTLIL representation for module `\Memory'.

15.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\chip_select'.
Generating RTLIL representation for module `\chip_select'.

15.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Generating RTLIL representation for module `\FemtoRV32'.

15.4.9. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \perip_controladorderiego
Used module:     \perip_led_pwm
Used module:     \peripheral_mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:     \Memory
Used module:     \chip_select
Used module:     \FemtoRV32

15.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mult'.
Generating RTLIL representation for module `\mult'.

15.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\led_pwm'.
Generating RTLIL representation for module `\led_pwm'.

15.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\controladorderiego'.
Generating RTLIL representation for module `\controladorderiego'.
Parameter \freq_hz = 25000000
Parameter \baud = 57600

15.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 25000000
Parameter \baud = 57600
Generating RTLIL representation for module `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart'.

15.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart_register_control'.
Generating RTLIL representation for module `\peripheral_uart_register_control'.

15.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart_addr_decoder'.
Generating RTLIL representation for module `\peripheral_uart_addr_decoder'.

15.4.16. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \perip_controladorderiego
Used module:         \controladorderiego
Used module:     \perip_led_pwm
Used module:         \led_pwm
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:         $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart
Used module:         \peripheral_uart_register_control
Used module:         \peripheral_uart_addr_decoder
Used module:     \Memory
Used module:     \chip_select
Used module:     \FemtoRV32

15.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Generating RTLIL representation for module `\uart_tx'.

15.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Generating RTLIL representation for module `\uart_rx'.

15.4.19. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \perip_controladorderiego
Used module:         \controladorderiego
Used module:     \perip_led_pwm
Used module:         \led_pwm
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:         $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart
Used module:             \uart_tx
Used module:             \uart_rx
Used module:         \peripheral_uart_register_control
Used module:         \peripheral_uart_addr_decoder
Used module:     \Memory
Used module:     \chip_select
Used module:     \FemtoRV32

15.4.20. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \perip_controladorderiego
Used module:         \controladorderiego
Used module:     \perip_led_pwm
Used module:         \led_pwm
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:         $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart
Used module:             \uart_tx
Used module:             \uart_rx
Used module:         \peripheral_uart_register_control
Used module:         \peripheral_uart_addr_decoder
Used module:     \Memory
Used module:     \chip_select
Used module:     \FemtoRV32
Removing unused module `$abstract\perip_controladorderiego'.
Removing unused module `$abstract\controladorderiego'.
Removing unused module `$abstract\perip_led_pwm'.
Removing unused module `$abstract\led_pwm'.
Removing unused module `$abstract\peripheral_dpram'.
Removing unused module `$abstract\dp_ram'.
Removing unused module `$abstract\mult'.
Removing unused module `$abstract\peripheral_mult'.
Removing unused module `$abstract\uart_tx'.
Removing unused module `$abstract\uart_rx'.
Removing unused module `$abstract\uart'.
Removing unused module `$abstract\peripheral_uart_register_control'.
Removing unused module `$abstract\peripheral_uart_addr_decoder'.
Removing unused module `$abstract\peripheral_uart'.
Removing unused module `$abstract\Memory'.
Removing unused module `$abstract\chip_select'.
Removing unused module `$abstract\FemtoRV32'.
Removing unused module `$abstract\SOC'.
Removed 18 unused modules.
Warning: Resizing cell port perip_led_pwm.led_pwm0.freq from 32 bits to 17 bits.
Warning: Resizing cell port perip_controladorderiego.controladorderiego_inst.turbidez from 4 bits to 12 bits.

15.5. Executing PROC pass (convert processes to netlists).

15.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Removing empty process `Memory.$proc$cores/memory/Memory.v:0$283'.
Cleaned up 1 empty switch.

15.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 4 switch rules as full_case in process $proc$cores/uart/uart.v:77$469 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$cores/uart/uart.v:139$462 in module uart_tx.
Marked 1 switch rules as full_case in process $proc$cores/uart/perip_uart.v:133$459 in module peripheral_uart_addr_decoder.
Marked 1 switch rules as full_case in process $proc$cores/uart/perip_uart.v:165$458 in module peripheral_uart_register_control.
Marked 1 switch rules as full_case in process $proc$cores/uart/uart.v:23$451 in module $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.
Marked 4 switch rules as full_case in process $proc$cores/controladorderiego/controladorderiego.v:58$445 in module controladorderiego.
Removed 1 dead cases from process $proc$cores/controladorderiego/controladorderiego.v:34$443 in module controladorderiego.
Marked 3 switch rules as full_case in process $proc$cores/controladorderiego/controladorderiego.v:34$443 in module controladorderiego.
Marked 1 switch rules as full_case in process $proc$cores/controladorderiego/controladorderiego.v:26$442 in module controladorderiego.
Marked 1 switch rules as full_case in process $proc$cores/led_pwm/led_pwm.v:10$437 in module led_pwm.
Marked 5 switch rules as full_case in process $proc$cores/mult/mult.v:32$428 in module mult.
Marked 2 switch rules as full_case in process $proc$cores/cpu/femtorv32_quark.v:334$413 in module FemtoRV32.
Marked 2 switch rules as full_case in process $proc$cores/cpu/femtorv32_quark.v:102$298 in module FemtoRV32.
Marked 1 switch rules as full_case in process $proc$chip_select.v:47$285 in module chip_select.
Marked 1 switch rules as full_case in process $proc$chip_select.v:34$284 in module chip_select.
Marked 4 switch rules as full_case in process $proc$cores/memory/Memory.v:18$256 in module Memory.
Marked 3 switch rules as full_case in process $proc$cores/mult/perip_mult.v:62$250 in module peripheral_mult.
Marked 2 switch rules as full_case in process $proc$cores/mult/perip_mult.v:45$245 in module peripheral_mult.
Marked 2 switch rules as full_case in process $proc$cores/mult/perip_mult.v:29$244 in module peripheral_mult.
Marked 1 switch rules as full_case in process $proc$cores/led_pwm/perip_led_pwm.v:17$239 in module perip_led_pwm.
Marked 2 switch rules as full_case in process $proc$cores/controladorderiego/perip_controladorderiego.v:30$236 in module perip_controladorderiego.
Marked 1 switch rules as full_case in process $proc$cores/controladorderiego/perip_controladorderiego.v:21$233 in module perip_controladorderiego.
Removed a total of 1 dead cases.

15.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 82 assignments to connections.

15.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `\led_pwm.$proc$cores/led_pwm/led_pwm.v:8$441'.
  Set init value: \count = 17'00000000000000000
Found init rule in `\mult.$proc$cores/mult/mult.v:0$436'.
  Set init value: \result = 0
  Set init value: \done = 1'0
Found init rule in `\perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:13$243'.
  Set init value: \duty = 17'00000000000000000
Found init rule in `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:19$238'.
  Set init value: \turbidez_reg = 4'0000

15.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
Found async reset \reset in `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:26$442'.
Found async reset \reset in `\mult.$proc$cores/mult/mult.v:32$428'.

15.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

15.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
     1/7: $0\rxd_reg[7:0]
     2/7: $0\rx_bitcount[3:0]
     3/7: $0\rx_count16[3:0]
     4/7: $0\rx_busy[0:0]
     5/7: $0\rx_avail[0:0]
     6/7: $0\rx_error[0:0]
     7/7: $0\rx_data[7:0]
Creating decoders for process `\uart_tx.$proc$cores/uart/uart.v:139$462'.
     1/5: $0\txd_reg[7:0]
     2/5: $0\tx_count16[3:0]
     3/5: $0\tx_bitcount[3:0]
     4/5: $0\uart_txd[0:0]
     5/5: $0\tx_busy[0:0]
Creating decoders for process `\peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$459'.
     1/1: $1\sel[1:0]
Creating decoders for process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$458'.
     1/1: $0\d_out[31:0]
Creating decoders for process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$455'.
     1/2: $0\uart_ctrl[7:0]
     2/2: $0\d_in_uart[7:0]
Creating decoders for process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$454'.
Creating decoders for process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$451'.
     1/1: $0\enable16_counter[5:0]
Creating decoders for process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
     1/4: $0\target_time[31:0]
     2/4: $0\timer[31:0]
     3/4: $0\led_valvula[0:0]
     4/4: $0\enable_esp[0:0]
Creating decoders for process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:34$443'.
     1/3: $3\next_state[1:0]
     2/3: $2\next_state[1:0]
     3/3: $1\next_state[1:0]
Creating decoders for process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:26$442'.
     1/1: $0\current_state[1:0]
Creating decoders for process `\led_pwm.$proc$cores/led_pwm/led_pwm.v:8$441'.
Creating decoders for process `\led_pwm.$proc$cores/led_pwm/led_pwm.v:10$437'.
     1/2: $0\pwm[0:0]
     2/2: $0\count[16:0]
Creating decoders for process `\mult.$proc$cores/mult/mult.v:0$436'.
Creating decoders for process `\mult.$proc$cores/mult/mult.v:32$428'.
     1/15: $5\state[2:0]
     2/15: $4\state[2:0]
     3/15: $3\state[2:0]
     4/15: $2\state[2:0]
     5/15: $2\result[31:0]
     6/15: $2\done[0:0]
     7/15: $2\count[4:0]
     8/15: $2\B[15:0]
     9/15: $2\A[15:0]
    10/15: $1\count[4:0]
    11/15: $1\state[2:0]
    12/15: $1\done[0:0]
    13/15: $1\result[31:0]
    14/15: $1\B[15:0]
    15/15: $1\A[15:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$426'.
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
     1/5: $0\state[3:0]
     2/5: $0\instr[29:0]
     3/5: $0\PC[23:0]
     4/5: $0\rs2[31:0]
     5/5: $0\rs1[31:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$338'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$298'.
     1/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$308
     2/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_DATA[31:0]$307
     3/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_ADDR[4:0]$306
     4/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$304
     5/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_DATA[31:0]$303
     6/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_ADDR[4:0]$302
Creating decoders for process `\chip_select.$proc$chip_select.v:47$285'.
     1/1: $1\mem_rdata[31:0]
Creating decoders for process `\chip_select.$proc$chip_select.v:34$284'.
     1/1: $1\cs[6:0]
Creating decoders for process `\Memory.$proc$cores/memory/Memory.v:18$256'.
     1/13: $1$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$281
     2/13: $1$memwr$\MEM$cores/memory/Memory.v:25$255_DATA[31:0]$280
     3/13: $1$memwr$\MEM$cores/memory/Memory.v:25$255_ADDR[29:0]$279
     4/13: $1$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$278
     5/13: $1$memwr$\MEM$cores/memory/Memory.v:24$254_DATA[31:0]$277
     6/13: $1$memwr$\MEM$cores/memory/Memory.v:24$254_ADDR[29:0]$276
     7/13: $1$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$275
     8/13: $1$memwr$\MEM$cores/memory/Memory.v:23$253_DATA[31:0]$274
     9/13: $1$memwr$\MEM$cores/memory/Memory.v:23$253_ADDR[29:0]$273
    10/13: $1$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$272
    11/13: $1$memwr$\MEM$cores/memory/Memory.v:22$252_DATA[31:0]$271
    12/13: $1$memwr$\MEM$cores/memory/Memory.v:22$252_ADDR[29:0]$270
    13/13: $0\mem_rdata[31:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:62$250'.
     1/3: $3\d_out[31:0]
     2/3: $2\d_out[31:0]
     3/3: $1\d_out[31:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:45$245'.
     1/6: $2\init[0:0]
     2/6: $2\B[15:0]
     3/6: $2\A[15:0]
     4/6: $1\B[15:0]
     5/6: $1\A[15:0]
     6/6: $1\init[0:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:29$244'.
     1/2: $2\s[4:0]
     2/2: $1\s[4:0]
Creating decoders for process `\perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:13$243'.
Creating decoders for process `\perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:17$239'.
     1/1: $0\duty[16:0]
Creating decoders for process `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:19$238'.
Creating decoders for process `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:30$236'.
     1/2: $2\d_out[31:0]
     2/2: $1\d_out[31:0]
Creating decoders for process `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:21$233'.
     1/1: $0\turbidez_reg[3:0]

15.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\peripheral_uart_addr_decoder.\sel' from process `\peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$459'.
No latch inferred for signal `\controladorderiego.\next_state' from process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:34$443'.
No latch inferred for signal `\chip_select.\mem_rdata' from process `\chip_select.$proc$chip_select.v:47$285'.
No latch inferred for signal `\chip_select.\cs' from process `\chip_select.$proc$chip_select.v:34$284'.
No latch inferred for signal `\peripheral_mult.\s' from process `\peripheral_mult.$proc$cores/mult/perip_mult.v:29$244'.
No latch inferred for signal `\perip_controladorderiego.\d_out' from process `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:30$236'.

15.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$1021' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$1022' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$1024' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$1025' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\uart_rx.\rx_data' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `\uart_rx.\rx_error' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `\uart_rx.\rx_avail' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `\uart_rx.\rx_busy' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\uart_rx.\rx_count16' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\uart_rx.\rx_bitcount' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg' using process `\uart_rx.$proc$cores/uart/uart.v:77$469'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `\uart_tx.\tx_busy' using process `\uart_tx.$proc$cores/uart/uart.v:139$462'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\uart_tx.\uart_txd' using process `\uart_tx.$proc$cores/uart/uart.v:139$462'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\uart_tx.\tx_bitcount' using process `\uart_tx.$proc$cores/uart/uart.v:139$462'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\uart_tx.\tx_count16' using process `\uart_tx.$proc$cores/uart/uart.v:139$462'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\uart_tx.\txd_reg' using process `\uart_tx.$proc$cores/uart/uart.v:139$462'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\d_out' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$458'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\ledout' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$455'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\d_in_uart' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$455'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\uart_ctrl' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$455'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.\uart_rxd1' using process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$454'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.\uart_rxd2' using process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$454'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.\enable16_counter' using process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$451'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\controladorderiego.\enable_esp' using process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
  created $adff cell `$procdff$1046' with positive edge clock and positive level reset.
Creating register for signal `\controladorderiego.\led_valvula' using process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
  created $adff cell `$procdff$1047' with positive edge clock and positive level reset.
Creating register for signal `\controladorderiego.\timer' using process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
  created $adff cell `$procdff$1048' with positive edge clock and positive level reset.
Creating register for signal `\controladorderiego.\target_time' using process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
  created $adff cell `$procdff$1049' with positive edge clock and positive level reset.
Creating register for signal `\controladorderiego.\current_state' using process `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:26$442'.
  created $adff cell `$procdff$1050' with positive edge clock and positive level reset.
Creating register for signal `\led_pwm.\pwm' using process `\led_pwm.$proc$cores/led_pwm/led_pwm.v:10$437'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\led_pwm.\count' using process `\led_pwm.$proc$cores/led_pwm/led_pwm.v:10$437'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\mult.\A' using process `\mult.$proc$cores/mult/mult.v:32$428'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\mult.\B' using process `\mult.$proc$cores/mult/mult.v:32$428'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\mult.\result' using process `\mult.$proc$cores/mult/mult.v:32$428'.
  created $adff cell `$procdff$1059' with positive edge clock and positive level reset.
Creating register for signal `\mult.\done' using process `\mult.$proc$cores/mult/mult.v:32$428'.
  created $adff cell `$procdff$1060' with positive edge clock and positive level reset.
Creating register for signal `\mult.\state' using process `\mult.$proc$cores/mult/mult.v:32$428'.
  created $adff cell `$procdff$1061' with positive edge clock and positive level reset.
Creating register for signal `\mult.\count' using process `\mult.$proc$cores/mult/mult.v:32$428'.
  created $dff cell `$procdff$1064' with positive edge clock.
Creating register for signal `\FemtoRV32.\cycles' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$426'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs1' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs2' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\FemtoRV32.\PC' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\FemtoRV32.\instr' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\FemtoRV32.\state' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluReg' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$338'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluShamt' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$338'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_ADDR' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$298'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_DATA' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$298'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$298'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\Memory.\mem_rdata' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:22$252_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:22$252_DATA' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:22$252_EN' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:23$253_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:23$253_DATA' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:23$253_EN' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:24$254_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:24$254_DATA' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:24$254_EN' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:25$255_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:25$255_DATA' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:25$255_EN' using process `\Memory.$proc$cores/memory/Memory.v:18$256'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\peripheral_mult.\d_out' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:62$250'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\peripheral_mult.\A' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:45$245'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\peripheral_mult.\B' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:45$245'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\peripheral_mult.\init' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:45$245'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\perip_led_pwm.\duty' using process `\perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:17$239'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\perip_controladorderiego.\turbidez_reg' using process `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:21$233'.
  created $dff cell `$procdff$1094' with positive edge clock.

15.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 9 empty switches in `\uart_rx.$proc$cores/uart/uart.v:77$469'.
Removing empty process `uart_rx.$proc$cores/uart/uart.v:77$469'.
Found and cleaned up 5 empty switches in `\uart_tx.$proc$cores/uart/uart.v:139$462'.
Removing empty process `uart_tx.$proc$cores/uart/uart.v:139$462'.
Found and cleaned up 1 empty switch in `\peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$459'.
Removing empty process `peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$459'.
Found and cleaned up 1 empty switch in `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$458'.
Removing empty process `peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$458'.
Found and cleaned up 2 empty switches in `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$455'.
Removing empty process `peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$455'.
Removing empty process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$454'.
Found and cleaned up 1 empty switch in `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$451'.
Removing empty process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$451'.
Found and cleaned up 5 empty switches in `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
Removing empty process `controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:58$445'.
Found and cleaned up 3 empty switches in `\controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:34$443'.
Removing empty process `controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:34$443'.
Removing empty process `controladorderiego.$proc$cores/controladorderiego/controladorderiego.v:26$442'.
Removing empty process `led_pwm.$proc$cores/led_pwm/led_pwm.v:8$441'.
Found and cleaned up 2 empty switches in `\led_pwm.$proc$cores/led_pwm/led_pwm.v:10$437'.
Removing empty process `led_pwm.$proc$cores/led_pwm/led_pwm.v:10$437'.
Removing empty process `mult.$proc$cores/mult/mult.v:0$436'.
Found and cleaned up 4 empty switches in `\mult.$proc$cores/mult/mult.v:32$428'.
Removing empty process `mult.$proc$cores/mult/mult.v:32$428'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$426'.
Found and cleaned up 4 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$413'.
Found and cleaned up 3 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$338'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$338'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$298'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$298'.
Found and cleaned up 1 empty switch in `\chip_select.$proc$chip_select.v:47$285'.
Removing empty process `chip_select.$proc$chip_select.v:47$285'.
Found and cleaned up 1 empty switch in `\chip_select.$proc$chip_select.v:34$284'.
Removing empty process `chip_select.$proc$chip_select.v:34$284'.
Found and cleaned up 5 empty switches in `\Memory.$proc$cores/memory/Memory.v:18$256'.
Removing empty process `Memory.$proc$cores/memory/Memory.v:18$256'.
Found and cleaned up 3 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:62$250'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:62$250'.
Found and cleaned up 2 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:45$245'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:45$245'.
Found and cleaned up 2 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:29$244'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:29$244'.
Removing empty process `perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:13$243'.
Found and cleaned up 3 empty switches in `\perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:17$239'.
Removing empty process `perip_led_pwm.$proc$cores/led_pwm/perip_led_pwm.v:17$239'.
Removing empty process `perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:19$238'.
Found and cleaned up 2 empty switches in `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:30$236'.
Removing empty process `perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:30$236'.
Found and cleaned up 3 empty switches in `\perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:21$233'.
Removing empty process `perip_controladorderiego.$proc$cores/controladorderiego/perip_controladorderiego.v:21$233'.
Cleaned up 68 empty switches.

15.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_rx.
Optimizing module uart_tx.
Optimizing module peripheral_uart_addr_decoder.
Optimizing module peripheral_uart_register_control.
Optimizing module $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.
Optimizing module controladorderiego.
Optimizing module led_pwm.
Optimizing module mult.
Optimizing module FemtoRV32.
Optimizing module chip_select.
Optimizing module Memory.
Optimizing module $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart.
Optimizing module peripheral_mult.
Optimizing module perip_led_pwm.
Optimizing module perip_controladorderiego.
Optimizing module SOC.

15.6. Executing FLATTEN pass (flatten design).
Deleting now unused module uart_rx.
Deleting now unused module uart_tx.
Deleting now unused module peripheral_uart_addr_decoder.
Deleting now unused module peripheral_uart_register_control.
Deleting now unused module $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.
Deleting now unused module controladorderiego.
Deleting now unused module led_pwm.
Deleting now unused module mult.
Deleting now unused module FemtoRV32.
Deleting now unused module chip_select.
Deleting now unused module Memory.
Deleting now unused module $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart.
Deleting now unused module peripheral_mult.
Deleting now unused module perip_led_pwm.
Deleting now unused module perip_controladorderiego.

15.7. Executing TRIBUF pass.

15.8. Executing DEMINOUT pass (demote inout ports to input or output).

15.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 23 unused cells and 358 unused wires.

15.11. Executing CHECK pass (checking for obvious problems).
Checking module SOC...
Warning: Wire SOC.\chip_select.chip1_dout [31] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [30] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [29] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [28] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [27] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [26] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [25] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [24] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [23] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [22] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [21] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [20] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [19] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [18] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [17] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [16] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [15] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [14] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [13] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [12] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [11] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [10] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [9] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [8] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [7] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [6] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [5] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [4] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [3] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [2] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [1] is used but has no driver.
Warning: Wire SOC.\chip_select.chip1_dout [0] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [31] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [30] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [29] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [28] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [27] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [26] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [25] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [24] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [23] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [22] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [21] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [20] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [19] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [18] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [17] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [16] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [15] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [14] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [13] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [12] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [11] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [10] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [9] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [8] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [7] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [6] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [5] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [4] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [3] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [2] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [1] is used but has no driver.
Warning: Wire SOC.\chip_select.chip4_dout [0] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [31] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [30] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [29] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [28] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [27] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [26] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [25] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [24] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [23] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [22] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [21] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [20] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [19] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [18] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [17] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [16] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [15] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [14] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [13] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [12] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [11] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [10] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [9] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [8] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [7] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [6] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [5] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [4] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [3] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [2] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [1] is used but has no driver.
Warning: Wire SOC.\chip_select.chip5_dout [0] is used but has no driver.
Found and reported 96 problems.

15.12. Executing OPT pass (performing simple optimizations).

15.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 44 cells.

15.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\CPU.$procmux$795: \CPU.state -> { 3'100 \CPU.state [0] }
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$540: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$535: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$537: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$543: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\CPU.$procmux$859.
    dead port 2/2 on $mux $flatten\CPU.$procmux$865.
    dead port 2/2 on $mux $flatten\CPU.$procmux$871.
    dead port 2/2 on $mux $flatten\mult1.$procmux$942.
    dead port 2/2 on $mux $flatten\mult1.$procmux$945.
    dead port 2/2 on $mux $flatten\mult1.$procmux$951.
    dead port 2/2 on $mux $flatten\mult1.$procmux$960.
    dead port 2/2 on $mux $flatten\mult1.$procmux$966.
    dead port 2/2 on $mux $flatten\mult1.$procmux$972.
    dead port 2/2 on $mux $flatten\mult1.$procmux$991.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$735.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$744.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$755.
    dead port 2/2 on $mux $flatten\per_controladorderiego.$procmux$1008.
    dead port 2/2 on $mux $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$710.
    dead port 2/2 on $mux $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$717.
Removed 16 multiplexer ports.

15.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$857:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\CPU.$procmux$857_Y
      New ports: A=1'0, B=1'1, Y=$flatten\CPU.$procmux$857_Y [0]
      New connections: $flatten\CPU.$procmux$857_Y [31:1] = { $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] $flatten\CPU.$procmux$857_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$900:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [31:25] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [23:0] } = { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_EN[31:0]$268 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$909:
      Old ports: A=0, B=16711680, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [31:17] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [15:0] } = { 8'00000000 $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$918:
      Old ports: A=0, B=65280, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [31:9] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [7:0] } = { 16'0000000000000000 $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$927:
      Old ports: A=0, B=255, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0]
      New connections: $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [31:1] = { 24'000000000000000000000000 $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259 [0] }
    New ctrl vector for $pmux cell $flatten\mult1.\mult1.$procmux$767: { $auto$opt_reduce.cc:134:opt_pmux$1101 $flatten\mult1.\mult1.$procmux$760_CMP }
    New ctrl vector for $pmux cell $flatten\mult1.\mult1.$procmux$772: { $auto$opt_reduce.cc:134:opt_pmux$1103 $flatten\mult1.\mult1.$procmux$759_CMP }
    New ctrl vector for $pmux cell $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$686: { $auto$opt_reduce.cc:134:opt_pmux$1105 $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$687_CMP }
    New ctrl vector for $pmux cell $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$703: { $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$705_CMP $auto$opt_reduce.cc:134:opt_pmux$1107 }
    New ctrl vector for $pmux cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$499: $auto$opt_reduce.cc:134:opt_pmux$1109
    New ctrl vector for $pmux cell $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$607: $auto$opt_reduce.cc:134:opt_pmux$1111
    New ctrl vector for $pmux cell $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$635: { $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$610_CMP $auto$opt_reduce.cc:134:opt_pmux$1113 }
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$874:
      Old ports: A=0, B=$flatten\CPU.$2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$308, Y=$flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301
      New ports: A=1'0, B=$flatten\CPU.$procmux$857_Y [0], Y=$flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0]
      New connections: $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [31:1] = { $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$286_EN[31:0]$301 [0] }
  Optimizing cells in module \SOC.
Performed a total of 13 changes.

15.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 3 cells.

15.12.6. Executing OPT_DFF pass (perform DFF optimizations).

15.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 68 unused wires.

15.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.12.9. Rerunning OPT passes. (Maybe there is more to do..)

15.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.12.13. Executing OPT_DFF pass (perform DFF optimizations).

15.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.12.16. Finished OPT passes. (There is nothing left to do.)

15.13. Executing FSM pass (extract and optimize FSM).

15.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOC.mult1.mult1.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking SOC.per_controladorderiego.controladorderiego_inst.current_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking SOC.per_controladorderiego.controladorderiego_inst.target_time as FSM state register:
    Users of register don't seem to benefit from recoding.

15.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

15.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

15.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

15.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

15.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

15.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

15.14. Executing OPT pass (performing simple optimizations).

15.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1038 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$613_Y, Q = \per_uart.uart0.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1037 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$620_Y, Q = \per_uart.uart0.uart_tx_inst.tx_count16, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1115 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$620_Y, Q = \per_uart.uart0.uart_tx_inst.tx_count16).
Adding EN signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1036 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$629_Y, Q = \per_uart.uart0.uart_tx_inst.tx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1035 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$641_Y, Q = \per_uart.uart0.uart_tx_inst.uart_txd, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1120 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$635_Y, Q = \per_uart.uart0.uart_tx_inst.uart_txd).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1034 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$653_Y, Q = \per_uart.uart0.uart_tx_inst.tx_busy, rval = 1'0).
Adding EN signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1033 ($dff) from module SOC (D = { \per_uart.uart0.uart_rxd2 \per_uart.uart0.uart_rx_inst.rxd_reg [7:1] }, Q = \per_uart.uart0.uart_rx_inst.rxd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1032 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$519_Y, Q = \per_uart.uart0.uart_rx_inst.rx_bitcount, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1130 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$517_Y, Q = \per_uart.uart0.uart_rx_inst.rx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1031 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$529_Y, Q = \per_uart.uart0.uart_rx_inst.rx_count16, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1138 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$527_Y, Q = \per_uart.uart0.uart_rx_inst.rx_count16).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1030 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$547_Y, Q = \per_uart.uart0.uart_rx_inst.rx_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1144 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$545_Y, Q = \per_uart.uart0.uart_rx_inst.rx_busy).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1029 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$565_Y, Q = \per_uart.uart0.uart_rx_inst.rx_avail, rval = 1'0).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1028 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$583_Y, Q = \per_uart.uart0.uart_rx_inst.rx_error, rval = 1'0).
Adding EN signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1027 ($dff) from module SOC (D = \per_uart.uart0.uart_rx_inst.rxd_reg, Q = \per_uart.uart0.uart_rx_inst.rx_data).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1045 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$452_Y [5:0], Q = \per_uart.uart0.enable16_counter, rval = 6'011010).
Adding EN signal on $flatten\per_uart.\regs.$procdff$1042 ($dff) from module SOC (D = \CPU.rs2 [7:0], Q = \per_uart.regs.uart_ctrl).
Adding EN signal on $flatten\per_uart.\regs.$procdff$1041 ($dff) from module SOC (D = \CPU.rs2 [7:0], Q = \per_uart.regs.d_in_uart).
Adding SRST signal on $flatten\per_led_pwm.\led_pwm0.$procdff$1052 ($dff) from module SOC (D = $flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438_Y [16:0], Q = \per_led_pwm.led_pwm0.count, rval = 17'00000000000000000).
Adding SRST signal on $flatten\per_led_pwm.$procdff$1093 ($dff) from module SOC (D = $flatten\per_led_pwm.$procmux$998_Y, Q = \per_led_pwm.duty, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1159 ($sdff) from module SOC (D = { \CPU.rs2 [7:0] 9'000000000 }, Q = \per_led_pwm.duty).
Adding EN signal on $flatten\per_controladorderiego.\controladorderiego_inst.$procdff$1050 ($adff) from module SOC (D = \per_controladorderiego.controladorderiego_inst.next_state, Q = \per_controladorderiego.controladorderiego_inst.current_state).
Adding EN signal on $flatten\per_controladorderiego.\controladorderiego_inst.$procdff$1049 ($adff) from module SOC (D = $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$678_Y, Q = \per_controladorderiego.controladorderiego_inst.target_time).
Adding EN signal on $flatten\per_controladorderiego.\controladorderiego_inst.$procdff$1048 ($adff) from module SOC (D = $flatten\per_controladorderiego.\controladorderiego_inst.$0\timer[31:0], Q = \per_controladorderiego.controladorderiego_inst.timer).
Adding EN signal on $flatten\per_controladorderiego.\controladorderiego_inst.$procdff$1047 ($adff) from module SOC (D = $flatten\per_controladorderiego.\controladorderiego_inst.$0\led_valvula[0:0], Q = \per_controladorderiego.controladorderiego_inst.led_valvula).
Adding EN signal on $flatten\per_controladorderiego.\controladorderiego_inst.$procdff$1046 ($adff) from module SOC (D = $flatten\per_controladorderiego.\controladorderiego_inst.$0\enable_esp[0:0], Q = \per_controladorderiego.controladorderiego_inst.enable_esp).
Adding SRST signal on $flatten\per_controladorderiego.$procdff$1094 ($dff) from module SOC (D = $flatten\per_controladorderiego.$procmux$1015_Y, Q = \per_controladorderiego.turbidez_reg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1188 ($sdff) from module SOC (D = \CPU.rs2 [3:0], Q = \per_controladorderiego.turbidez_reg).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1064 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\count[4:0], Q = \mult1.mult1.count).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1060 ($adff) from module SOC (D = $flatten\mult1.\mult1.$0\done[0:0], Q = \mult1.mult1.done).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1059 ($adff) from module SOC (D = $flatten\mult1.\mult1.$0\result[31:0], Q = \mult1.mult1.result).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1058 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\B[15:0], Q = \mult1.mult1.B).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1055 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\A[15:0], Q = \mult1.mult1.A).
Adding SRST signal on $flatten\mult1.$procdff$1092 ($dff) from module SOC (D = $flatten\mult1.$2\init[0:0], Q = \mult1.init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1213 ($sdff) from module SOC (D = \CPU.rs2 [0], Q = \mult1.init).
Adding SRST signal on $flatten\mult1.$procdff$1091 ($dff) from module SOC (D = $flatten\mult1.$2\B[15:0], Q = \mult1.B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1217 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \mult1.B).
Adding SRST signal on $flatten\mult1.$procdff$1090 ($dff) from module SOC (D = $flatten\mult1.$2\A[15:0], Q = \mult1.A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1221 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \mult1.A).
Adding SRST signal on $flatten\mult1.$procdff$1089 ($dff) from module SOC (D = $flatten\mult1.$2\d_out[31:0], Q = \mult1.d_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1225 ($sdff) from module SOC (D = $flatten\mult1.$3\d_out[31:0], Q = \mult1.d_out).
Adding EN signal on $flatten\RAM.$procdff$1076 ($dff) from module SOC (D = $flatten\RAM.$memrd$\MEM$cores/memory/Memory.v:20$269_DATA, Q = \RAM.mem_rdata).
Adding EN signal on $flatten\CPU.$procdff$1072 ($dff) from module SOC (D = $flatten\CPU.$0\aluShamt[4:0], Q = \CPU.aluShamt).
Adding EN signal on $flatten\CPU.$procdff$1071 ($dff) from module SOC (D = $flatten\CPU.$0\aluReg[31:0], Q = \CPU.aluReg).
Adding SRST signal on $flatten\CPU.$procdff$1070 ($dff) from module SOC (D = $flatten\CPU.$procmux$797_Y, Q = \CPU.state, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$1246 ($sdff) from module SOC (D = $flatten\CPU.$procmux$797_Y [0], Q = \CPU.state [0]).
Adding EN signal on $flatten\CPU.$procdff$1069 ($dff) from module SOC (D = \CPU.mem_rdata [31:2], Q = \CPU.instr).
Adding SRST signal on $flatten\CPU.$procdff$1068 ($dff) from module SOC (D = $flatten\CPU.$procmux$818_Y, Q = \CPU.PC, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1254 ($sdff) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$419_Y, Q = \CPU.PC).
Adding EN signal on $flatten\CPU.$procdff$1067 ($dff) from module SOC (D = $flatten\CPU.$memrd$\registerFile$cores/cpu/femtorv32_quark.v:347$417_DATA, Q = \CPU.rs2).
Adding EN signal on $flatten\CPU.$procdff$1066 ($dff) from module SOC (D = $flatten\CPU.$memrd$\registerFile$cores/cpu/femtorv32_quark.v:346$416_DATA, Q = \CPU.rs1).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1160 ($sdffe) from module SOC.

15.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 62 unused cells and 62 unused wires.

15.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.14.9. Rerunning OPT passes. (Maybe there is more to do..)

15.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 9 cells.

15.14.13. Executing OPT_DFF pass (perform DFF optimizations).

15.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 9 unused wires.

15.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.14.16. Rerunning OPT passes. (Maybe there is more to do..)

15.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.14.20. Executing OPT_DFF pass (perform DFF optimizations).

15.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.14.23. Finished OPT passes. (There is nothing left to do.)

15.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1096 (RAM.MEM).
Removed top 16 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1097 (RAM.MEM).
Removed top 16 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1098 (RAM.MEM).
Removed top 16 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1099 (RAM.MEM).
Removed top 18 address bits (of 32) from memory init port SOC.$flatten\RAM.$meminit$\MEM$cores/memory/Memory.v:0$282 (RAM.MEM).
Removed top 16 address bits (of 30) from memory read port SOC.$flatten\RAM.$memrd$\MEM$cores/memory/Memory.v:20$269 (RAM.MEM).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$427 ($add).
Removed top 28 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$420 ($mux).
Removed top 2 bits (of 4) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:285$394 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:247$381 ($eq).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:230$376 ($mux).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:229$372 ($mux).
Removed top 19 bits (of 24) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:212$362 ($mux).
Removed top 29 bits (of 32) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$358 ($add).
Removed top 8 bits (of 32) from port Y of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$358 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$340 ($sub).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$340 ($sub).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:145$324 ($mux).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:144$322 ($mux).
Removed top 32 bits (of 33) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$315 ($add).
Removed top 1 bits (of 33) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$314 ($add).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:88$295 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:87$294 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:83$291 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:82$290 ($eq).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:81$289 ($eq).
Removed top 7 bits (of 8) from port A of cell SOC.$flatten\CPU.$shl$cores/cpu/femtorv32_quark.v:68$287 ($shl).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\chip_select.$procmux$898_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\chip_select.$procmux$897_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\chip_select.$procmux$896_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\chip_select.$procmux$895_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\chip_select.$procmux$894_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\chip_select.$procmux$893_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$890_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$889_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$888_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$887_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$886_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$885_CMP0 ($eq).
Removed top 16 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$933 ($mux).
Removed top 16 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$924 ($mux).
Removed top 16 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$915 ($mux).
Removed top 16 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$906 ($mux).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$452 ($sub).
Removed top 26 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$452 ($sub).
Removed top 5 bits (of 8) from FF cell SOC.$auto$ff.cc:266:slice$1156 ($dffe).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$474 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$474 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$472 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$472 ($add).
Removed top 1 bits (of 3) from port B of cell SOC.$auto$opt_dff.cc:195:make_patterns_logic$1234 ($ne).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$468 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$468 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$466 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$466 ($add).
Removed top 22 bits (of 32) from mux cell SOC.$flatten\per_uart.\regs.$procmux$663 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\per_uart.\regs.$procmux$665_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell SOC.$flatten\per_uart.\regs.$procdff$1039 ($dff).
Removed top 1 bits (of 2) from mux cell SOC.$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:135$460 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$auto$opt_dff.cc:195:make_patterns_logic$1133 ($ne).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$433 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$433 ($add).
Removed top 27 bits (of 32) from port B of cell SOC.$flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$434 ($gt).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$736_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell SOC.$flatten\mult1.\mult1.$procmux$742 ($mux).
Removed top 2 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$745_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$760_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$990_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$989_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$988_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$941_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438 ($add).
Removed top 15 bits (of 32) from port Y of cell SOC.$flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438 ($add).
Removed top 8 bits (of 12) from port A of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:80$446 ($ge).
Removed top 28 bits (of 32) from port B of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:80$446 ($ge).
Removed top 8 bits (of 12) from port A of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:83$447 ($ge).
Removed top 28 bits (of 32) from port B of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:83$447 ($ge).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$add$cores/controladorderiego/controladorderiego.v:96$448 ($add).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$procmux$675 ($mux).
Removed top 7 bits (of 32) from mux cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$procmux$678 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$procmux$705_CMP0 ($eq).
Removed top 7 bits (of 32) from FF cell SOC.$auto$ff.cc:266:slice$1170 ($adffe).
Removed top 3 bits (of 5) from port B of cell SOC.$flatten\per_controladorderiego.$procmux$1007_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\per_controladorderiego.$procmux$1005 ($pmux).
Removed top 7 bits (of 32) from port B of cell SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:51$444 ($ge).
Removed top 4 bits (of 5) from port B of cell SOC.$flatten\per_controladorderiego.$eq$cores/controladorderiego/perip_controladorderiego.v:25$235 ($eq).
Removed top 27 bits (of 32) from wire SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$340_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:144$322_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:145$324_Y.
Removed top 8 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:229$372_Y.
Removed top 8 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:230$376_Y.
Removed top 2 bits (of 4) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:285$394_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$420_Y.
Removed top 16 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_ADDR[29:0]$257.
Removed top 24 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:22$252_EN[31:0]$259.
Removed top 16 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_ADDR[29:0]$260.
Removed top 16 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$253_EN[31:0]$262.
Removed top 16 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_ADDR[29:0]$263.
Removed top 8 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$254_EN[31:0]$265.
Removed top 16 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$255_ADDR[29:0]$266.
Removed top 2 bits (of 3) from wire SOC.$flatten\mult1.\mult1.$4\state[2:0].
Removed top 27 bits (of 32) from wire SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$433_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\per_controladorderiego.$2\d_out[31:0].
Removed top 8 bits (of 32) from wire SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$procmux$675_Y.
Removed top 7 bits (of 32) from wire SOC.$flatten\per_controladorderiego.\controladorderiego_inst.$procmux$678_Y.
Removed top 15 bits (of 32) from wire SOC.$flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438_Y.
Removed top 30 bits (of 32) from wire SOC.mem_addr.
Removed top 24 bits (of 32) from wire SOC.mem_wdata.

15.16. Executing PEEPOPT pass (run peephole optimizers).

15.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 23 unused wires.

15.18. Executing SHARE pass (SAT-based resource sharing).

15.19. Executing TECHMAP pass (map to technology primitives).

15.19.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

15.19.2. Continuing TECHMAP pass.
Using template $paramod$065511f8341ee6d5139f2ee4b5ec003cfdd26c5d\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$62a947ff69aed6b25e12e46f5582449016fdd8d6\_90_lut_cmp_ for cells of type $ge.
No more expansions possible.

15.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 6 unused wires.

15.22. Executing TECHMAP pass (map to technology primitives).

15.22.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

15.22.2. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

15.22.3. Continuing TECHMAP pass.
No more expansions possible.

15.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOC:
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$312 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$314 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$315 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$358 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$361 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$363 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$427 ($add).
  creating $macc model for $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$340 ($sub).
  creating $macc model for $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$432 ($add).
  creating $macc model for $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$433 ($add).
  creating $macc model for $flatten\per_controladorderiego.\controladorderiego_inst.$add$cores/controladorderiego/controladorderiego.v:96$448 ($add).
  creating $macc model for $flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$452 ($sub).
  creating $macc model for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$474 ($add).
  creating $macc model for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$472 ($add).
  creating $macc model for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$466 ($add).
  creating $macc model for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$468 ($add).
  merging $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$314 into $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$315.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$466.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$472.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$474.
  creating $alu model for $macc $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$452.
  creating $alu model for $macc $flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438.
  creating $alu model for $macc $flatten\per_controladorderiego.\controladorderiego_inst.$add$cores/controladorderiego/controladorderiego.v:96$448.
  creating $alu model for $macc $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$433.
  creating $alu model for $macc $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$432.
  creating $alu model for $macc $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$340.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$427.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$363.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$361.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$358.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$315.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$468.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$312.
  creating $alu model for $flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$434 ($gt): new $alu
  creating $alu model for $flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:51$444 ($ge): new $alu
  creating $alu model for $flatten\per_led_pwm.\led_pwm0.$ge$cores/led_pwm/led_pwm.v:14$439 ($ge): new $alu
  creating $alu model for $flatten\per_led_pwm.\led_pwm0.$le$cores/led_pwm/led_pwm.v:18$440 ($le): new $alu
  creating $alu cell for $flatten\per_led_pwm.\led_pwm0.$le$cores/led_pwm/led_pwm.v:18$440: $auto$alumacc.cc:485:replace_alu$1294
  creating $alu cell for $flatten\per_led_pwm.\led_pwm0.$ge$cores/led_pwm/led_pwm.v:14$439: $auto$alumacc.cc:485:replace_alu$1303
  creating $alu cell for $flatten\per_controladorderiego.\controladorderiego_inst.$ge$cores/controladorderiego/controladorderiego.v:51$444: $auto$alumacc.cc:485:replace_alu$1316
  creating $alu cell for $flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$434: $auto$alumacc.cc:485:replace_alu$1325
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$312: $auto$alumacc.cc:485:replace_alu$1330
  creating $alu cell for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$468: $auto$alumacc.cc:485:replace_alu$1333
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$315: $auto$alumacc.cc:485:replace_alu$1336
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$358: $auto$alumacc.cc:485:replace_alu$1339
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$361: $auto$alumacc.cc:485:replace_alu$1342
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$363: $auto$alumacc.cc:485:replace_alu$1345
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$427: $auto$alumacc.cc:485:replace_alu$1348
  creating $alu cell for $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$340: $auto$alumacc.cc:485:replace_alu$1351
  creating $alu cell for $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$432: $auto$alumacc.cc:485:replace_alu$1354
  creating $alu cell for $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$433: $auto$alumacc.cc:485:replace_alu$1357
  creating $alu cell for $flatten\per_controladorderiego.\controladorderiego_inst.$add$cores/controladorderiego/controladorderiego.v:96$448: $auto$alumacc.cc:485:replace_alu$1360
  creating $alu cell for $flatten\per_led_pwm.\led_pwm0.$add$cores/led_pwm/led_pwm.v:12$438: $auto$alumacc.cc:485:replace_alu$1363
  creating $alu cell for $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$452: $auto$alumacc.cc:485:replace_alu$1366
  creating $alu cell for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$474: $auto$alumacc.cc:485:replace_alu$1369
  creating $alu cell for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$472: $auto$alumacc.cc:485:replace_alu$1372
  creating $alu cell for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$466: $auto$alumacc.cc:485:replace_alu$1375
  created 20 $alu and 0 $macc cells.

15.24. Executing OPT pass (performing simple optimizations).

15.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.24.6. Executing OPT_DFF pass (perform DFF optimizations).

15.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 2 unused cells and 6 unused wires.

15.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.24.9. Rerunning OPT passes. (Maybe there is more to do..)

15.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.24.13. Executing OPT_DFF pass (perform DFF optimizations).

15.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.24.16. Finished OPT passes. (There is nothing left to do.)

15.25. Executing MEMORY pass.

15.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 96 transformations.

15.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

15.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing SOC.CPU.registerFile write port 0.
  Analyzing SOC.RAM.MEM write port 0.
  Analyzing SOC.RAM.MEM write port 1.
  Analyzing SOC.RAM.MEM write port 2.
  Analyzing SOC.RAM.MEM write port 3.

15.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

15.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\CPU.registerFile'[0] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\CPU.registerFile'[1] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\RAM.MEM'[0] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.

15.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 3 unused cells and 99 unused wires.

15.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory SOC.CPU.registerFile by address:
Consolidating write ports of memory SOC.RAM.MEM by address:
  Merging ports 0, 1 (address \RAM.mem_addr [15:2]).
  Merging ports 0, 2 (address \RAM.mem_addr [15:2]).
  Merging ports 0, 3 (address \RAM.mem_addr [15:2]).

15.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

15.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 4 unused cells and 4 unused wires.

15.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

15.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory SOC.CPU.registerFile via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of SOC.CPU.registerFile: $\CPU.registerFile$rdreg[0]
Extracted data FF from read port 1 of SOC.CPU.registerFile: $\CPU.registerFile$rdreg[1]
mapping memory SOC.RAM.MEM via $__ECP5_DP16KD_

15.28. Executing TECHMAP pass (map to technology primitives).

15.28.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

15.28.2. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

15.28.3. Continuing TECHMAP pass.
Using template $paramod$8e17dd431ddfb1ef2a279f2109e120264614037e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$311b1cdda22352da93e3d1cc62b5ad47d0d9c839\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4acbbb68d87b4996d07ce5505b8e364cd121be62\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.

15.29. Executing OPT pass (performing simple optimizations).

15.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 5 cells.

15.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1255 ($sdffe) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$419_Y [1:0], Q = \CPU.PC [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$1208 ($dffe) from module SOC (D = \mult1.A [0], Q = \mult1.mult1.A [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1203 ($dffe) from module SOC (D = \mult1.B [15], Q = \mult1.mult1.B [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1192 ($dffe) from module SOC (D = $auto$wreduce.cc:461:run$1278 [4:0], Q = \mult1.mult1.count, rval = 5'00000).

15.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 6 unused cells and 678 unused wires.

15.29.5. Rerunning OPT passes. (Removed registers in this run.)

15.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.29.8. Executing OPT_DFF pass (perform DFF optimizations).

15.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 3 unused cells and 3 unused wires.

15.29.10. Finished fast OPT passes.

15.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

15.31. Executing OPT pass (performing simple optimizations).

15.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1669:emit_port$1525: \RAM.mem_wmask
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$795:
      Old ports: A=4'0001, B=4'100x, Y=$flatten\CPU.$procmux$795_Y
      New ports: A=2'01, B=2'1x, Y={ $flatten\CPU.$procmux$795_Y [3] $flatten\CPU.$procmux$795_Y [0] }
      New connections: $flatten\CPU.$procmux$795_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$359:
      Old ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] 1'0 }, B={ \CPU.instr [21:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$359_Y
      New ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] }, B={ \CPU.instr [21:10] 11'00000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$359_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$359_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$367:
      Old ports: A=0, B={ \CPU.instr [29:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$367_Y
      New ports: A=20'00000000000000000000, B=\CPU.instr [29:10], Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$367_Y [31:12]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$367_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$393:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$393_Y
      New ports: A=2'01, B=2'10, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$393_Y [3:2]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$393_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [0] }
      New connections: { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [3] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [1] } = { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$420:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:461:run$1269 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$1269 [3] $auto$wreduce.cc:461:run$1269 [0] }
      New connections: $auto$wreduce.cc:461:run$1269 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$procmux$733:
      Old ports: A=3'001, B=3'100, Y=$flatten\mult1.\mult1.$5\state[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\mult1.\mult1.$5\state[2:0] [2] $flatten\mult1.\mult1.$5\state[2:0] [0] }
      New connections: $flatten\mult1.\mult1.$5\state[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$procmux$753:
      Old ports: A=3'000, B=3'101, Y=$flatten\mult1.\mult1.$3\state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mult1.\mult1.$3\state[2:0] [0]
      New connections: $flatten\mult1.\mult1.$3\state[2:0] [2:1] = { $flatten\mult1.\mult1.$3\state[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$435:
      Old ports: A=3'000, B=3'100, Y=$flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$435_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$435_Y [2]
      New connections: $flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$435_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_controladorderiego.$procmux$1011:
      Old ports: A=0, B={ 31'0000000000000000000000000000000 $auto$wreduce.cc:461:run$1279 [0] }, Y=\chip_select.chip3_dout
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$1279 [0], Y=\chip_select.chip3_dout [0]
      New connections: \chip_select.chip3_dout [31:1] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$675:
      Old ports: A=24'000000000000000000000000, B=24'101111101011110000100000, Y=$auto$wreduce.cc:461:run$1280 [23:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1280 [5]
      New connections: { $auto$wreduce.cc:461:run$1280 [23:6] $auto$wreduce.cc:461:run$1280 [4:0] } = { $auto$wreduce.cc:461:run$1280 [5] 1'0 $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] 1'0 $auto$wreduce.cc:461:run$1280 [5] 1'0 $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] $auto$wreduce.cc:461:run$1280 [5] 9'000000000 }
    New ctrl vector for $pmux cell $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$692: $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$681_CMP
    Consolidated identical input bits for $mux cell $flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$461:
      Old ports: A=2'00, B=2'10, Y=$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$461_Y
      New ports: A=1'0, B=1'1, Y=$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$461_Y [1]
      New connections: $flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$461_Y [0] = 1'0
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$360:
      Old ports: A=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$359_Y, B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] 1'0 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$360_Y
      New ports: A=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$359_Y [23:1], B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$360_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$360_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397:
      Old ports: A=4'1111, B=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y
      New ports: A=2'11, B={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$396_Y [0] }, Y={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y [0] }
      New connections: { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y [3] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y [1] } = { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$397_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\per_controladorderiego.\controladorderiego_inst.$procmux$678:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$1280 [23:0] }, B=25'1011111010111100001000000, Y=$auto$wreduce.cc:461:run$1281 [24:0]
      New ports: A={ $auto$wreduce.cc:461:run$1280 [5] 1'0 $auto$wreduce.cc:461:run$1280 [5] }, B=3'110, Y={ $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [6:5] }
      New connections: { $auto$wreduce.cc:461:run$1281 [24:12] $auto$wreduce.cc:461:run$1281 [10:7] $auto$wreduce.cc:461:run$1281 [4:0] } = { $auto$wreduce.cc:461:run$1281 [6:5] $auto$wreduce.cc:461:run$1281 [6] $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [5] $auto$wreduce.cc:461:run$1281 [6:5] $auto$wreduce.cc:461:run$1281 [6] $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [11] $auto$wreduce.cc:461:run$1281 [5] 8'00000000 }
  Optimizing cells in module \SOC.
Performed a total of 19 changes.

15.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 1 cells.

15.31.6. Executing OPT_DFF pass (perform DFF optimizations).

15.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 1 unused wires.

15.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.31.9. Rerunning OPT passes. (Maybe there is more to do..)

15.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2027 ($sdffe) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$419_Y [0], Q = \CPU.PC [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1170 ($adffe) from module SOC.

15.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 1 unused wires.

15.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.31.16. Rerunning OPT passes. (Maybe there is more to do..)

15.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2045: { $auto$opt_dff.cc:194:make_patterns_logic$2028 $auto$opt_dff.cc:194:make_patterns_logic$2042 \CPU.state [2] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$418:
      Old ports: A={ \CPU.PCplus4 [23:2] 2'x }, B={ \CPU.PCplusImm [23:1] 1'x }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$418_Y
      New ports: A={ \CPU.PCplus4 [23:2] 1'x }, B=\CPU.PCplusImm [23:1], Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$418_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$418_Y [0] = 1'x
  Optimizing cells in module \SOC.
Performed a total of 2 changes.

15.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.31.20. Executing OPT_DFF pass (perform DFF optimizations).

15.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.31.23. Rerunning OPT passes. (Maybe there is more to do..)

15.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

15.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

15.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

15.31.27. Executing OPT_DFF pass (perform DFF optimizations).

15.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.31.30. Finished OPT passes. (There is nothing left to do.)

15.32. Executing TECHMAP pass (map to technology primitives).

15.32.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.32.2. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

15.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2bd81f420048247ff6903399c560fe0f8bd48ccc\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$400c7651a899d7a17809b04e69e36ebc18745d70\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_demux for cells of type $demux.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$63301a5e78ceb1f2c17a4ac1894f292ed5701c1f\_90_demux for cells of type $demux.
No more expansions possible.

15.33. Executing OPT pass (performing simple optimizations).

15.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 283 cells.

15.33.3. Executing OPT_DFF pass (perform DFF optimizations).

15.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 641 unused cells and 1865 unused wires.

15.33.5. Finished fast OPT passes.

15.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

15.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

15.36. Executing TECHMAP pass (map to technology primitives).

15.36.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

15.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
No more expansions possible.

15.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

15.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in SOC.

15.40. Executing ATTRMVCP pass (move or copy attributes).

15.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 2522 unused wires.

15.42. Executing TECHMAP pass (map to technology primitives).

15.42.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

15.42.2. Continuing TECHMAP pass.
No more expansions possible.

15.43. Executing ABC pass (technology mapping using ABC).

15.43.1. Extracting gate netlist of module `\SOC' to `<abc-temp-dir>/input.blif'..
Extracted 2775 gates and 3859 wires to a netlist network with 1082 inputs and 788 outputs.

15.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     800.
ABC: Participating nodes from both networks       =    2182.
ABC: Participating nodes from the first network   =    1031. (  76.20 % of nodes)
ABC: Participating nodes from the second network  =    1151. (  85.07 % of nodes)
ABC: Node pairs (any polarity)                    =    1031. (  76.20 % of names can be moved)
ABC: Node pairs (same polarity)                   =     976. (  72.14 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

15.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1352
ABC RESULTS:        internal signals:     1989
ABC RESULTS:           input signals:     1082
ABC RESULTS:          output signals:      788
Removing temp directory.
Removed 0 unused cells and 1751 unused wires.

15.44. Executing TECHMAP pass (map to technology primitives).

15.44.1. Executing Verilog-2005 frontend: /home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/stibaquira/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod$470ff919102341f6880078051430ae7ba3c03ca3\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$35492f7ebd488614934dd833b8d78af004e8100f\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$83742432610aaf62d589083aaaa3768096793be8\$lut for cells of type $lut.
Using template $paramod$8cb91cbdb27a134cadb0a6f504fee8b3a31c5a5c\$lut for cells of type $lut.
Using template $paramod$4426ba12ccc3d0cb9276205fadeed96da596c448\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$c103261b4aa14392c68e6ea0a0b92d995b7904b8\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$9bddc88c63eee58fc13243b82198124a232488e9\$lut for cells of type $lut.
Using template $paramod$e84def7035a68a2d18569f5f9c6d146d821daa01\$lut for cells of type $lut.
Using template $paramod$168de6622f91c0556d00010d5d5e794489bfc602\$lut for cells of type $lut.
Using template $paramod$764efe5c2ffc7ed4a8d646baef2e292af72a6bae\$lut for cells of type $lut.
Using template $paramod$cb68d31bdbb6d4b526804fb0221a806378272404\$lut for cells of type $lut.
Using template $paramod$d388caf9331d1c67a4a7fa86d33eb3b732255d14\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$ded94b1297a9e825c9250531085f1db513b73f27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$5ceba70eb088beae4faa74fc6b347b66663c56e1\$lut for cells of type $lut.
Using template $paramod$01c608da0c772a10858492e8ba4f65bc04f42266\$lut for cells of type $lut.
Using template $paramod$2a9277e4ec2b8ebc72f811876db7f415922a1094\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$fb125ecd182d9c56b2ad990428df04b256950a7c\$lut for cells of type $lut.
Using template $paramod$30e1ac1183d91190b531bad571bf822d64fb1abf\$lut for cells of type $lut.
Using template $paramod$940bde85b32efdf2cc7bb2c7f3eef7e523e7570c\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$fe4be41ca99978dcdb8f8c64fa471e60bfede3a5\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$4d91a7c2224d89b928425c0e08541c1c57169bf2\$lut for cells of type $lut.
Using template $paramod$b233ccc674ac6535f4d5b3a2192489ded5ad0a5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$97e78193e55cfe2785e76ef2b18242f530f7a3c7\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$85dceac7707b445fcb3c4b9faeee92f6615bbcfb\$lut for cells of type $lut.
Using template $paramod$a75fe641fc9e92a88e7f40223b21a5fdc0b6278c\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$e201d96a3f8ab678da24f833d6bbbc15ad9db992\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b56bd6d271cb0ade7c71e664f112251adcbb600d\$lut for cells of type $lut.
Using template $paramod$ac3105bdb7d0127fc2d0360cb50bfa8c234716f6\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod$987ce2fef311fcad968b312fac703bd98d6355ff\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$37d6dbccfcc3bb95d38d76340e668682a1032f69\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$c17001e40829b1c60b368b36d3563e4375afe867\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$eb59f5d5f39dbd5dadd7e8e97bc3f04f7b012620\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$03085bae834069772b9fed31c350c64bbd614377\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$35d201d5d13b0689930fb454a340191997b0e867\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$a2280512f80c783e53ab598de7cc957e97033112\$lut for cells of type $lut.
Using template $paramod$a654cc6d41109bce9ca0bb01ca2f8c1b8dffead6\$lut for cells of type $lut.
Using template $paramod$06f1777c468e1412afa5f6bc3d7637f5ef4355c6\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$0623e17b239149821fdbe2294e3bbba8e938900a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$ecd092ebace39f7d965bcc57f5e387767d47352b\$lut for cells of type $lut.
Using template $paramod$c7d96ac89337c5c5144731dda782f88dfdf542e7\$lut for cells of type $lut.
Using template $paramod$29658d38e82ea4d78dea47497c54162d2309c7ab\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$c67a2c0dbada2ba1761989a149cbc15a7d0fcd30\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$59517cfeb8b10cf1a45f2f054964e6ef0e9c3ada\$lut for cells of type $lut.
Using template $paramod$f965a8a283199d658f4f46a10e1521a7ced37815\$lut for cells of type $lut.
Using template $paramod$5e5b65277496168e99efacbe904f73087ccc5acd\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$9eefa5f94025a2ea603c364da630effd11b0ee5f\$lut for cells of type $lut.
Using template $paramod$12262143b2a32f6283cbf2769ed4b51cd7707985\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$cfc9cd1b93da8153139fea8195b21d2abd8525e1\$lut for cells of type $lut.
Using template $paramod$835428b4e8ebe392b8f14d1a3526215ddc05c6a9\$lut for cells of type $lut.
Using template $paramod$25f7a3e490ed338e49ec033791c6b01c7349107b\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$a506d142d44ed7ab04ed8062647d1189a18f30a3\$lut for cells of type $lut.
Using template $paramod$352ad23524231a18c7877bde2c8e897fedf6792a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$c600b4b1adc22857e1c1ba3b6aeb516fabe09da0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$f468769edf570146caaf312110c7e00e8d3441a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$06b5f7e5a17024622a77ecd9b5b6f113e0b34c96\$lut for cells of type $lut.
No more expansions possible.

15.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in SOC.
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12215.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12242.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$11660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$11396$auto$blifparse.cc:525:parse_blif$12260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 3202 unused wires.

15.46. Executing AUTONAME pass.
Renamed 61405 objects in module SOC (113 iterations).

15.47. Executing HIERARCHY pass (managing design hierarchy).

15.47.1. Analyzing design hierarchy..
Top module:  \SOC

15.47.2. Analyzing design hierarchy..
Top module:  \SOC
Removed 0 unused modules.

15.48. Printing statistics.

=== SOC ===

   Number of wires:               2258
   Number of wire bits:           7436
   Number of public wires:        2258
   Number of public wire bits:    7436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3097
     CCU2C                         160
     DP16KD                         18
     L6MUX21                       122
     LUT4                         1878
     PFUMX                         412
     TRELLIS_DPR16X4                32
     TRELLIS_FF                    475

15.49. Executing CHECK pass (checking for obvious problems).
Checking module SOC...
Found and reported 0 problems.

15.50. Executing JSON backend.

Warnings: 98 unique messages, 98 total
End of script. Logfile hash: b0c8d3126e, CPU: user 4.82s system 0.09s, MEM: 96.32 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/stibaquira/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 19% 7x techmap (1 sec), 17% 24x opt_clean (0 sec), ...
