<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element adc_val_sub
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element dec_fact
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element delay_nosig
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element delay_sig
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element delay_t1
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element echo_skip
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element echoes_per_scan
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element init_delay
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element pulse_180deg
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element pulse_90deg
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pulse_t1
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element rx_delay
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element samples_per_echo
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="adc_val_sub_clk"
   internal="adc_val_sub.clk"
   type="clock"
   dir="end" />
 <interface
   name="adc_val_sub_external_connection"
   internal="adc_val_sub.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="adc_val_sub_reset"
   internal="adc_val_sub.reset"
   type="reset"
   dir="end" />
 <interface
   name="adc_val_sub_s1"
   internal="adc_val_sub.s1"
   type="avalon"
   dir="end" />
 <interface name="dec_fact_clk" internal="dec_fact.clk" type="clock" dir="end" />
 <interface
   name="dec_fact_external_connection"
   internal="dec_fact.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dec_fact_reset"
   internal="dec_fact.reset"
   type="reset"
   dir="end" />
 <interface name="dec_fact_s1" internal="dec_fact.s1" type="avalon" dir="end" />
 <interface
   name="delay_nosig_clk"
   internal="delay_nosig.clk"
   type="clock"
   dir="end" />
 <interface
   name="delay_nosig_external_connection"
   internal="delay_nosig.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="delay_nosig_reset"
   internal="delay_nosig.reset"
   type="reset"
   dir="end" />
 <interface
   name="delay_nosig_s1"
   internal="delay_nosig.s1"
   type="avalon"
   dir="end" />
 <interface name="delay_sig_clk" internal="delay_sig.clk" type="clock" dir="end" />
 <interface
   name="delay_sig_external_connection"
   internal="delay_sig.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="delay_sig_reset"
   internal="delay_sig.reset"
   type="reset"
   dir="end" />
 <interface name="delay_sig_s1" internal="delay_sig.s1" type="avalon" dir="end" />
 <interface name="delay_t1_clk" internal="delay_t1.clk" type="clock" dir="end" />
 <interface
   name="delay_t1_external_connection"
   internal="delay_t1.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="delay_t1_reset"
   internal="delay_t1.reset"
   type="reset"
   dir="end" />
 <interface name="delay_t1_s1" internal="delay_t1.s1" type="avalon" dir="end" />
 <interface name="echo_skip_clk" internal="echo_skip.clk" type="clock" dir="end" />
 <interface
   name="echo_skip_external_connection"
   internal="echo_skip.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="echo_skip_reset"
   internal="echo_skip.reset"
   type="reset"
   dir="end" />
 <interface name="echo_skip_s1" internal="echo_skip.s1" type="avalon" dir="end" />
 <interface
   name="echoes_per_scan_clk"
   internal="echoes_per_scan.clk"
   type="clock"
   dir="end" />
 <interface
   name="echoes_per_scan_external_connection"
   internal="echoes_per_scan.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="echoes_per_scan_reset"
   internal="echoes_per_scan.reset"
   type="reset"
   dir="end" />
 <interface
   name="echoes_per_scan_s1"
   internal="echoes_per_scan.s1"
   type="avalon"
   dir="end" />
 <interface
   name="init_delay_clk"
   internal="init_delay.clk"
   type="clock"
   dir="end" />
 <interface
   name="init_delay_external_connection"
   internal="init_delay.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="init_delay_reset"
   internal="init_delay.reset"
   type="reset"
   dir="end" />
 <interface name="init_delay_s1" internal="init_delay.s1" type="avalon" dir="end" />
 <interface
   name="pulse_180deg_clk"
   internal="pulse_180deg.clk"
   type="clock"
   dir="end" />
 <interface
   name="pulse_180deg_external_connection"
   internal="pulse_180deg.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pulse_180deg_reset"
   internal="pulse_180deg.reset"
   type="reset"
   dir="end" />
 <interface
   name="pulse_180deg_s1"
   internal="pulse_180deg.s1"
   type="avalon"
   dir="end" />
 <interface
   name="pulse_90deg_clk"
   internal="pulse_90deg.clk"
   type="clock"
   dir="end" />
 <interface
   name="pulse_90deg_external_connection"
   internal="pulse_90deg.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pulse_90deg_reset"
   internal="pulse_90deg.reset"
   type="reset"
   dir="end" />
 <interface
   name="pulse_90deg_s1"
   internal="pulse_90deg.s1"
   type="avalon"
   dir="end" />
 <interface name="pulse_t1_clk" internal="pulse_t1.clk" type="clock" dir="end" />
 <interface
   name="pulse_t1_external_connection"
   internal="pulse_t1.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pulse_t1_reset"
   internal="pulse_t1.reset"
   type="reset"
   dir="end" />
 <interface name="pulse_t1_s1" internal="pulse_t1.s1" type="avalon" dir="end" />
 <interface name="rx_delay_clk" internal="rx_delay.clk" type="clock" dir="end" />
 <interface
   name="rx_delay_external_connection"
   internal="rx_delay.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rx_delay_reset"
   internal="rx_delay.reset"
   type="reset"
   dir="end" />
 <interface name="rx_delay_s1" internal="rx_delay.s1" type="avalon" dir="end" />
 <interface
   name="samples_per_echo_clk"
   internal="samples_per_echo.clk"
   type="clock"
   dir="end" />
 <interface
   name="samples_per_echo_external_connection"
   internal="samples_per_echo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="samples_per_echo_reset"
   internal="samples_per_echo.reset"
   type="reset"
   dir="end" />
 <interface
   name="samples_per_echo_s1"
   internal="samples_per_echo.s1"
   type="avalon"
   dir="end" />
 <module
   name="adc_val_sub"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="9732" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="dec_fact" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="delay_nosig"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="delay_sig" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="delay_t1" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="echo_skip" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="1" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="echoes_per_scan"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="init_delay" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pulse_180deg"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pulse_90deg"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="pulse_t1" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="rx_delay" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="samples_per_echo"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="255" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
