
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016428                       # Number of seconds simulated
sim_ticks                                 16428082500                       # Number of ticks simulated
final_tick                                16428082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197289                       # Simulator instruction rate (inst/s)
host_op_rate                                   361792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111763987                       # Simulator tick rate (ticks/s)
host_mem_usage                                 695472                       # Number of bytes of host memory used
host_seconds                                   146.99                       # Real time elapsed on the host
sim_insts                                    28999300                       # Number of instructions simulated
sim_ops                                      53179388                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          50880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              70784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1106                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3097136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1211584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4308720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3097136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3097136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3097136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1211584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4308720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  70784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   70784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   16427994000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.912281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.433490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.867950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81     35.53%     35.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     22.81%     58.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32     14.04%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      7.02%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.39%     83.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.63%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.19%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.88%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24     10.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          228                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        50880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3097135.651711025741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1211583.883876891807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27867500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11182000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35053.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35954.98                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     18312000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39049500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16556.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35306.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   14853520.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3655680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6756780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               204960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        19960260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3125760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3927148740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3966730680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.460358                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          16412685250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       311500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16360819000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      8140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12953500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     43778500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   546480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4241160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7764540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               276480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        21584760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3826560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3925280640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3970116240                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.666442                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          16410105000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       415000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16353035250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      9964750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14988750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     47338750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8946695                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8946695                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1268383                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7294731                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  193444                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 68                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7294731                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7293342                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1389                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          366                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8766568                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3369809                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           130                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            50                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12950418                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           356                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         32856166                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           13287680                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       52780971                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8946695                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7486786                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18242112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2537466                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1771                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          244                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  12950122                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                774884                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           32800847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.924440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.175174                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14575329     44.44%     44.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   247653      0.76%     45.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4193417     12.78%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99141      0.30%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3109615      9.48%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2716703      8.28%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   589315      1.80%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   723067      2.20%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6546607     19.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             32800847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272299                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.606425                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12465352                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2162925                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  16321160                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                582677                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1268733                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               92121611                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1268733                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13310519                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2152521                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1330                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15881793                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                185951                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               86414742                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    73                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     99                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  11017                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           114710609                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             184213834                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109008007                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4624                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              71597611                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 43112998                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 41                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1398084                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9291797                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4454955                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            773878                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15370                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   77244866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  72821069                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11202                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        24065611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     21941941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      32800847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.220097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.194180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12254279     37.36%     37.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2725921      8.31%     45.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4486803     13.68%     59.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2665086      8.13%     67.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4766476     14.53%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1857016      5.66%     87.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3572311     10.89%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              442206      1.35%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30749      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32800847                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  563486     99.98%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     45      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    15      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1088      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60103631     82.54%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    39      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  24      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  142      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 292      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9083636     12.47%     95.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3630875      4.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             169      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            482      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               72821069                       # Type of FU issued
system.cpu.iq.rate                           2.216359                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      563587                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007739                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          179013071                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         101307768                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     70136818                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4703                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2948                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2230                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               73381206                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2362                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1138947                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2473354                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2112854                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1268733                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2153073                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1731                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            77245000                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                82                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9291797                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4454955                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1721                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            119                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         969363                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       520955                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1490318                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              71007239                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8766557                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1813830                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     12136364                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6129662                       # Number of branches executed
system.cpu.iew.exec_stores                    3369807                       # Number of stores executed
system.cpu.iew.exec_rate                     2.161154                       # Inst execution rate
system.cpu.iew.wb_sent                       70357222                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      70139048                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  47700967                       # num instructions producing a value
system.cpu.iew.wb_consumers                  58030238                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.134730                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.822002                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        24065629                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1268646                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     29379183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.810104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.358044                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12456686     42.40%     42.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6184370     21.05%     63.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1709749      5.82%     69.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4029099     13.71%     82.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       923371      3.14%     86.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       964709      3.28%     89.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       550834      1.87%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       816730      2.78%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1743635      5.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29379183                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             28999300                       # Number of instructions committed
system.cpu.commit.committedOps               53179388                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9160544                       # Number of memory references committed
system.cpu.commit.loads                       6818443                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5313631                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2158                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  53177689                       # Number of committed integer instructions.
system.cpu.commit.function_calls               167120                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          127      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         44017555     82.77%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              16      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             104      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             140      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            288      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6818357     12.82%     95.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2341674      4.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           86      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          427      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          53179388                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1743635                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    104880565                       # The number of ROB reads
system.cpu.rob.rob_writes                   157917263                       # The number of ROB writes
system.cpu.timesIdled                             446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    28999300                       # Number of Instructions Simulated
system.cpu.committedOps                      53179388                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.132999                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.132999                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.882614                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.882614                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 85065519                       # number of integer regfile reads
system.cpu.int_regfile_writes                60854852                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4192                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1701                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  27299797                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 35292721                       # number of cc regfile writes
system.cpu.misc_regfile_reads                28325701                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           294.595018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9969443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          31749.818471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.595018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.287690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.287690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.304688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19939524                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19939524                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7627194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7627194                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2341935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2341935                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      9969129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9969129                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9969129                       # number of overall hits
system.cpu.dcache.overall_hits::total         9969129                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           309                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          476                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          476                       # number of overall misses
system.cpu.dcache.overall_misses::total           476                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25517000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14263500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14263500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     39780500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39780500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39780500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39780500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7627503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7627503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2342102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2342102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      9969605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9969605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9969605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9969605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82579.288026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82579.288026                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85410.179641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85410.179641                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83572.478992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83572.478992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83572.478992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83572.478992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          314                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13760000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13760000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13831500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13831500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27591500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27591500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27591500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27591500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91125.827815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91125.827815                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84855.828221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84855.828221                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87871.019108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87871.019108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87871.019108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87871.019108                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.500065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12949813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14168.285558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   439.500065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.858399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25901158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25901158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     12948899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12948899                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     12948899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12948899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12948899                       # number of overall hits
system.cpu.icache.overall_hits::total        12948899                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1223                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1223                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1223                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1223                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1223                       # number of overall misses
system.cpu.icache.overall_misses::total          1223                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     93249496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93249496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     93249496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93249496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     93249496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93249496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12950122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12950122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     12950122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12950122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12950122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12950122                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76246.521668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76246.521668                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76246.521668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76246.521668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76246.521668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76246.521668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1954                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          458                       # number of writebacks
system.cpu.icache.writebacks::total               458                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71167997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71167997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71167997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71167997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71167997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71167997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77779.231694                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77779.231694                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77779.231694                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77779.231694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77779.231694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77779.231694                       # average overall mshr miss latency
system.cpu.icache.replacements                    458                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.477353                       # Cycle average of tags in use
system.l2.tags.total_refs                        1687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.525316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       728.876085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       292.601267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.031173                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1023                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.033752                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     14610                       # Number of tag accesses
system.l2.tags.data_accesses                    14610                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          457                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              457                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                      122                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data                   3                       # number of overall hits
system.l2.overall_hits::total                     122                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 163                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              796                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                311                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1107                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               796                       # number of overall misses
system.l2.overall_misses::.cpu.data               311                       # number of overall misses
system.l2.overall_misses::total                  1107                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     13587000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13587000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68526500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     13491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13491000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     68526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     27078000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         95604500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68526500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     27078000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        95604500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          457                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          457                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1229                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1229                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869945                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.980132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.980132                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.869945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.900732                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.900732                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83355.828221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83355.828221                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86088.567839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86088.567839                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91155.405405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91155.405405                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86088.567839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87067.524116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86363.595303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86088.567839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87067.524116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86363.595303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            163                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1107                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11957000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11957000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60576500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60576500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     60576500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     23968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     84544500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60576500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     23968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     84544500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.980132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980132                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900732                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73355.828221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73355.828221                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76101.130653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76101.130653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81155.405405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81155.405405                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76101.130653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77067.524116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76372.628726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76101.130653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77067.524116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76372.628726                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          1106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                943                       # Transaction distribution
system.membus.trans_dist::ReadExReq               163                       # Transaction distribution
system.membus.trans_dist::ReadExResp              163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           943                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        70784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        70784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1106                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1106    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1106                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1352000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5868250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16428082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 107968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1229                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056980                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1225     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1229                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1303500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1371000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            471000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
