{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632837455651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632837455660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 15:57:35 2021 " "Processing started: Tue Sep 28 15:57:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632837455660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837455660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Telemetre_DE2115 -c Telemetre_DE2115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Telemetre_DE2115 -c Telemetre_DE2115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837455660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632837456358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632837456358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetre_de2115.v 1 1 " "Found 1 design units, including 1 entities, in source file telemetre_de2115.v" { { "Info" "ISGN_ENTITY_NAME" "1 Telemetre_DE2115 " "Found entity 1: Telemetre_DE2115" {  } { { "Telemetre_DE2115.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/Telemetre_DE2115.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetre.v 1 1 " "Found 1 design units, including 1 entities, in source file telemetre.v" { { "Info" "ISGN_ENTITY_NAME" "1 Telemetre " "Found entity 1: Telemetre" {  } { { "Telemetre.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/Telemetre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitbydectl.v 1 1 " "Found 1 design units, including 1 entities, in source file splitbydectl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SplitByDecTL " "Found entity 1: SplitByDecTL" {  } { { "SplitByDecTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/SplitByDecTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoire.v 1 1 " "Found 1 design units, including 1 entities, in source file memoire.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoire " "Found entity 1: Memoire" {  } { { "Memoire.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/Memoire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdividertl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdividertl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDividerTL " "Found entity 1: FreqDividerTL" {  } { { "FreqDividerTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/FreqDividerTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471372 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" CptNBitsNatTL.v(31) " "Verilog HDL syntax error at CptNBitsNatTL.v(31) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CptNBitsNatTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/CptNBitsNatTL.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1632837471372 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  CptNBitsNatTL.v(44) " "Verilog HDL syntax error at CptNBitsNatTL.v(44) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CptNBitsNatTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/CptNBitsNatTL.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1632837471372 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting an operand CptNBitsNatTL.v(48) " "Verilog HDL syntax error at CptNBitsNatTL.v(48) near text: \"assign\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CptNBitsNatTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/CptNBitsNatTL.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1632837471372 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CptNBitsNatTL CptNBitsNatTL.v(1) " "Ignored design unit \"CptNBitsNatTL\" at CptNBitsNatTL.v(1) due to previous errors" {  } { { "CptNBitsNatTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/CptNBitsNatTL.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1632837471402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cptnbitsnattl.v 0 0 " "Found 0 design units, including 0 entities, in source file cptnbitsnattl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateurtl.v 1 1 " "Found 1 design units, including 1 entities, in source file comparateurtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComparateurTL " "Found entity 1: ComparateurTL" {  } { { "ComparateurTL.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/ComparateurTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aff7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file aff7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aff7Seg " "Found entity 1: Aff7Seg" {  } { { "Aff7Seg.v" "" { Text "C:/Users/Administrateur/Desktop/Projet_HDL/Telemetre_DE2115/Aff7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632837471413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632837471571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 28 15:57:51 2021 " "Processing ended: Tue Sep 28 15:57:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632837471571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632837471571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632837471571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837471571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632837472253 ""}
