-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2_AR66788 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
-- Date        : Fri Oct 21 13:06:47 2016
-- Host        : jlarin7 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim C:/work/iris3/Ares_A7/mig_core/ddr2/ddr2_funcsim.vhdl
-- Design      : ddr2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_arb_select is
  port (
    col_periodic_rd_r : out STD_LOGIC;
    col_rd_wr_r : out STD_LOGIC;
    col_size_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rnk_config_r : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    col_size : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    wr_data_offset_ns : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_r_reg_0 : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_arb_select : entity is "mig_7series_v2_3_arb_select";
end ddr2_mig_7series_v2_3_arb_select;

architecture STRUCTURE of ddr2_mig_7series_v2_3_arb_select is
  signal \^col_rd_wr_r\ : STD_LOGIC;
  signal mc_aux_out_r : STD_LOGIC;
  signal mc_aux_out_r_1 : STD_LOGIC;
  signal mc_aux_out_r_2 : STD_LOGIC;
begin
  col_rd_wr_r <= \^col_rd_wr_r\;
cke_r_reg: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \maintenance_request.maint_srx_r_lcl_reg\(0),
      Q => D(0),
      S => SR(0)
    );
\cmd_pipe_plus.mc_odt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => granted_col_r_reg_0,
      I1 => rd_wr_r_lcl_reg_0,
      I2 => mc_aux_out_r,
      I3 => mc_aux_out_r_1,
      I4 => mc_aux_out_r_2,
      O => mc_odt_ns(0)
    );
\cmd_pipe_plus.wr_data_en_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^col_rd_wr_r\,
      I1 => wr_data_offset_ns,
      I2 => mc_cmd(0),
      O => wr_data_en_ns
    );
\col_mux.col_periodic_rd_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIA(0),
      Q => col_periodic_rd_r,
      R => '0'
    );
\col_mux.col_rd_wr_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => \^col_rd_wr_r\,
      R => '0'
    );
\col_mux.col_size_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_size,
      Q => col_size_r,
      R => '0'
    );
\mc_aux_out_r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_aux_out_r,
      Q => mc_aux_out_r_1,
      R => '0'
    );
\mc_aux_out_r_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_aux_out_r_1,
      Q => mc_aux_out_r_2,
      R => '0'
    );
\mc_aux_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => granted_col_r_reg,
      Q => mc_aux_out_r,
      R => '0'
    );
\rnk_config_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_2_in,
      Q => rnk_config_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_cmd_arbiter is
  port (
    \RD_PRI_REG.rnw_i_reg_0\ : out STD_LOGIC;
    \RD_PRI_REG.wr_starve_cnt_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_wren_r1_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \RD_PRI_REG.rd_starve_cnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axaddr_incr_reg[31]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    \axqos_reg[1]\ : in STD_LOGIC;
    int_next_pending_r_reg : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \gen_bc2.w_ignore_end_r_reg\ : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    int_next_pending_r_reg_0 : in STD_LOGIC;
    \next\ : in STD_LOGIC;
    \axaddr_reg[24]\ : in STD_LOGIC;
    axready_reg_0 : in STD_LOGIC;
    \axaddr_reg[23]\ : in STD_LOGIC;
    axready_reg_1 : in STD_LOGIC;
    \axaddr_reg[22]\ : in STD_LOGIC;
    axready_reg_2 : in STD_LOGIC;
    \axaddr_reg[21]\ : in STD_LOGIC;
    axready_reg_3 : in STD_LOGIC;
    \axaddr_reg[20]\ : in STD_LOGIC;
    axready_reg_4 : in STD_LOGIC;
    \axaddr_reg[19]\ : in STD_LOGIC;
    axready_reg_5 : in STD_LOGIC;
    \axaddr_reg[18]\ : in STD_LOGIC;
    axready_reg_6 : in STD_LOGIC;
    \axaddr_reg[17]\ : in STD_LOGIC;
    axready_reg_7 : in STD_LOGIC;
    \axaddr_reg[16]\ : in STD_LOGIC;
    axready_reg_8 : in STD_LOGIC;
    \axaddr_reg[15]\ : in STD_LOGIC;
    axready_reg_9 : in STD_LOGIC;
    \axaddr_reg[14]\ : in STD_LOGIC;
    axready_reg_10 : in STD_LOGIC;
    \axaddr_reg[13]\ : in STD_LOGIC;
    axready_reg_11 : in STD_LOGIC;
    \axaddr_reg[12]\ : in STD_LOGIC;
    axready_reg_12 : in STD_LOGIC;
    \axaddr_reg[11]\ : in STD_LOGIC;
    axready_reg_13 : in STD_LOGIC;
    \axaddr_reg[10]\ : in STD_LOGIC;
    axready_reg_14 : in STD_LOGIC;
    \axaddr_reg[9]\ : in STD_LOGIC;
    axready_reg_15 : in STD_LOGIC;
    \axaddr_reg[8]\ : in STD_LOGIC;
    axready_reg_16 : in STD_LOGIC;
    \axaddr_reg[7]\ : in STD_LOGIC;
    axready_reg_17 : in STD_LOGIC;
    \axaddr_reg[6]\ : in STD_LOGIC;
    axready_reg_18 : in STD_LOGIC;
    arvalid_int : in STD_LOGIC;
    awvalid_int : in STD_LOGIC;
    axready_reg_19 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.rd_starve_cnt_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_cmd_arbiter : entity is "mig_7series_v2_3_axi_mc_cmd_arbiter";
end ddr2_mig_7series_v2_3_axi_mc_cmd_arbiter;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_cmd_arbiter is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \^rd_pri_reg.rd_starve_cnt_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_wait_limit_reg_n_0_[1]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_wait_limit_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_wait_limit_reg_n_0_[3]\ : STD_LOGIC;
  signal \^rd_pri_reg.rnw_i_reg_0\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \^rd_pri_reg.wr_starve_cnt_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_wait_limit_reg_n_0_[1]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_wait_limit_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_wait_limit_reg_n_0_[3]\ : STD_LOGIC;
  signal \RD_PRI_REG.wr_wait_limit_reg_n_0_[4]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^app_wdf_wren_r1_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd_cmd_hold : STD_LOGIC;
  signal rd_cmd_hold0 : STD_LOGIC;
  signal rnw_i : STD_LOGIC;
  signal wr_cmd_hold : STD_LOGIC;
  signal wr_cmd_hold0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[1]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[3]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[4]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[5]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[7]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[8]_i_3\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_wait_limit[1]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_wait_limit[2]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_wait_limit[3]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_wait_limit[4]_i_2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[1]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[3]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[4]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[5]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[7]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[8]_i_3\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_wait_limit[1]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_wait_limit[2]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_wait_limit[3]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_wait_limit[4]_i_2\ : label is "soft_lutpair601";
begin
  Q(0) <= \^q\(0);
  \RD_PRI_REG.rd_starve_cnt_reg[8]_0\(0) <= \^rd_pri_reg.rd_starve_cnt_reg[8]_0\(0);
  \RD_PRI_REG.rnw_i_reg_0\ <= \^rd_pri_reg.rnw_i_reg_0\;
  \RD_PRI_REG.wr_starve_cnt_reg[1]_0\(0) <= \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0);
  SR(0) <= \^sr\(0);
  app_wdf_wren_r1_reg <= \^app_wdf_wren_r1_reg\;
\RD_PRI_REG.rd_cmd_hold_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEFEF00"
    )
        port map (
      I0 => axready_reg,
      I1 => int_next_pending_r_reg_0,
      I2 => \next\,
      I3 => rd_cmd_hold,
      I4 => \^rd_pri_reg.rnw_i_reg_0\,
      I5 => p_0_in,
      O => rd_cmd_hold0
    );
\RD_PRI_REG.rd_cmd_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_cmd_hold0,
      Q => rd_cmd_hold,
      R => SS(0)
    );
\RD_PRI_REG.rd_starve_cnt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\RD_PRI_REG.rd_starve_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      O => \p_0_in__5\(2)
    );
\RD_PRI_REG.rd_starve_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      I2 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\RD_PRI_REG.rd_starve_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      I2 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      I3 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\,
      O => \p_0_in__5\(4)
    );
\RD_PRI_REG.rd_starve_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\,
      I2 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      I3 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      I4 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\RD_PRI_REG.rd_starve_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4]\,
      I2 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      I3 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      I4 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\,
      I5 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5]\,
      O => \p_0_in__5\(6)
    );
\RD_PRI_REG.rd_starve_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7]\,
      I1 => \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0\,
      O => \p_0_in__5\(7)
    );
\RD_PRI_REG.rd_starve_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_cmd_hold,
      I1 => \^rd_pri_reg.rnw_i_reg_0\,
      O => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^rd_pri_reg.rd_starve_cnt_reg[8]_0\(0),
      I1 => \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0\,
      I2 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7]\,
      O => \p_0_in__5\(8)
    );
\RD_PRI_REG.rd_starve_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4]\,
      I2 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      I3 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      I4 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\,
      I5 => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5]\,
      O => \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0\
    );
\RD_PRI_REG.rd_starve_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(1),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(2),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2]\,
      S => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(3),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(4),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(5),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(6),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(7),
      Q => \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_starve_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      D => \p_0_in__5\(8),
      Q => \^rd_pri_reg.rd_starve_cnt_reg[8]_0\(0),
      R => \^sr\(0)
    );
\RD_PRI_REG.rd_wait_limit[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[1]\,
      O => \p_0_in__6\(1)
    );
\RD_PRI_REG.rd_wait_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[2]\,
      I1 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[1]\,
      O => \p_0_in__6\(2)
    );
\RD_PRI_REG.rd_wait_limit[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[3]\,
      I1 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[1]\,
      I2 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[2]\,
      O => \p_0_in__6\(3)
    );
\RD_PRI_REG.rd_wait_limit[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in,
      I1 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[2]\,
      I2 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[1]\,
      I3 => \RD_PRI_REG.rd_wait_limit_reg_n_0_[3]\,
      O => \p_0_in__6\(4)
    );
\RD_PRI_REG.rd_wait_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__6\(1),
      Q => \RD_PRI_REG.rd_wait_limit_reg_n_0_[1]\,
      R => app_rdy_r_reg(0)
    );
\RD_PRI_REG.rd_wait_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__6\(2),
      Q => \RD_PRI_REG.rd_wait_limit_reg_n_0_[2]\,
      R => app_rdy_r_reg(0)
    );
\RD_PRI_REG.rd_wait_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__6\(3),
      Q => \RD_PRI_REG.rd_wait_limit_reg_n_0_[3]\,
      R => app_rdy_r_reg(0)
    );
\RD_PRI_REG.rd_wait_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__6\(4),
      Q => p_0_in,
      R => app_rdy_r_reg(0)
    );
\RD_PRI_REG.rnw_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B0FCFC"
    )
        port map (
      I0 => rd_cmd_hold,
      I1 => rnw_i,
      I2 => arvalid_int,
      I3 => wr_cmd_hold,
      I4 => awvalid_int,
      O => \^rd_pri_reg.rnw_i_reg_0\
    );
\RD_PRI_REG.rnw_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^rd_pri_reg.rnw_i_reg_0\,
      Q => rnw_i,
      S => SS(0)
    );
\RD_PRI_REG.wr_cmd_hold_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F100F1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \axqos_reg[1]\,
      I2 => int_next_pending_r_reg,
      I3 => \^rd_pri_reg.rnw_i_reg_0\,
      I4 => wr_cmd_hold,
      I5 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[4]\,
      O => wr_cmd_hold0
    );
\RD_PRI_REG.wr_cmd_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_cmd_hold0,
      Q => wr_cmd_hold,
      R => SS(0)
    );
\RD_PRI_REG.wr_starve_cnt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\RD_PRI_REG.wr_starve_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      I1 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      O => \p_0_in__3\(2)
    );
\RD_PRI_REG.wr_starve_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\,
      I1 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      I2 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\RD_PRI_REG.wr_starve_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4]\,
      I1 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      I2 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      I3 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\RD_PRI_REG.wr_starve_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5]\,
      I1 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\,
      I2 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      I3 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      I4 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4]\,
      O => \p_0_in__3\(5)
    );
\RD_PRI_REG.wr_starve_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6]\,
      I1 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4]\,
      I2 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      I3 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      I4 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\,
      I5 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5]\,
      O => \p_0_in__3\(6)
    );
\RD_PRI_REG.wr_starve_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7]\,
      I1 => \RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0\,
      O => \p_0_in__3\(7)
    );
\RD_PRI_REG.wr_starve_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_pri_reg.rnw_i_reg_0\,
      I1 => wr_cmd_hold,
      O => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0\,
      I2 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7]\,
      O => \p_0_in__3\(8)
    );
\RD_PRI_REG.wr_starve_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6]\,
      I1 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4]\,
      I2 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      I3 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      I4 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\,
      I5 => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5]\,
      O => \RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0\
    );
\RD_PRI_REG.wr_starve_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1]\,
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2]\,
      S => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3]\,
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4]\,
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(5),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5]\,
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(6),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6]\,
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(7),
      Q => \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7]\,
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_starve_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__3\(8),
      Q => \^q\(0),
      R => \^rd_pri_reg.wr_starve_cnt_reg[1]_0\(0)
    );
\RD_PRI_REG.wr_wait_limit[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\RD_PRI_REG.wr_wait_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[2]\,
      I1 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[1]\,
      O => \p_0_in__4\(2)
    );
\RD_PRI_REG.wr_wait_limit[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[3]\,
      I1 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[1]\,
      I2 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[2]\,
      O => \p_0_in__4\(3)
    );
\RD_PRI_REG.wr_wait_limit[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[4]\,
      I1 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[2]\,
      I2 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[1]\,
      I3 => \RD_PRI_REG.wr_wait_limit_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\RD_PRI_REG.wr_wait_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__4\(1),
      Q => \RD_PRI_REG.wr_wait_limit_reg_n_0_[1]\,
      R => axvalid_reg(0)
    );
\RD_PRI_REG.wr_wait_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__4\(2),
      Q => \RD_PRI_REG.wr_wait_limit_reg_n_0_[2]\,
      R => axvalid_reg(0)
    );
\RD_PRI_REG.wr_wait_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__4\(3),
      Q => \RD_PRI_REG.wr_wait_limit_reg_n_0_[3]\,
      R => axvalid_reg(0)
    );
\RD_PRI_REG.wr_wait_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => app_rdy,
      D => \p_0_in__4\(4),
      Q => \RD_PRI_REG.wr_wait_limit_reg_n_0_[4]\,
      R => axvalid_reg(0)
    );
\app_addr_r1_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[10]\,
      I1 => axready_reg_14,
      O => D(4),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[11]\,
      I1 => axready_reg_13,
      O => D(5),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[12]\,
      I1 => axready_reg_12,
      O => D(6),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[13]\,
      I1 => axready_reg_11,
      O => D(7),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[14]\,
      I1 => axready_reg_10,
      O => D(8),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[15]\,
      I1 => axready_reg_9,
      O => D(9),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[16]\,
      I1 => axready_reg_8,
      O => D(10),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[17]\,
      I1 => axready_reg_7,
      O => D(11),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[18]\,
      I1 => axready_reg_6,
      O => D(12),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[19]\,
      I1 => axready_reg_5,
      O => D(13),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[20]\,
      I1 => axready_reg_4,
      O => D(14),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[21]\,
      I1 => axready_reg_3,
      O => D(15),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[22]\,
      I1 => axready_reg_2,
      O => D(16),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[23]\,
      I1 => axready_reg_1,
      O => D(17),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[24]\,
      I1 => axready_reg_0,
      O => D(18),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[6]\,
      I1 => axready_reg_18,
      O => D(0),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[7]\,
      I1 => axready_reg_17,
      O => D(1),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[8]\,
      I1 => axready_reg_16,
      O => D(2),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\app_addr_r1_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axaddr_reg[9]\,
      I1 => axready_reg_15,
      O => D(3),
      S => \^rd_pri_reg.rnw_i_reg_0\
    );
\axaddr_incr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^app_wdf_wren_r1_reg\,
      I1 => axready_reg_19,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      O => \axaddr_incr_reg[31]\
    );
wready_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^rd_pri_reg.rnw_i_reg_0\,
      I1 => app_rdy,
      I2 => \gen_bc2.w_ignore_end_r_reg\,
      O => \^app_wdf_wren_r1_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_cmd_fsm is
  port (
    s_axi_arready : out STD_LOGIC;
    sel_first_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_next_pending_r_reg : out STD_LOGIC;
    \axburst_reg[1]\ : out STD_LOGIC;
    axaddr_int : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sel_first_r_reg_0 : out STD_LOGIC;
    \int_addr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_next_pending_r_reg_0 : out STD_LOGIC;
    \axlen_cnt_reg[0]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axaddr_incr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_addr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \axlen_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axready_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.wr_cmd_hold_reg\ : out STD_LOGIC;
    arvalid_int : out STD_LOGIC;
    \axqos_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_ignore_begin : out STD_LOGIC;
    r_ignore_end : out STD_LOGIC;
    r_rlast_reg : out STD_LOGIC;
    \app_addr_r1_reg[24]\ : out STD_LOGIC;
    \app_addr_r1_reg[23]\ : out STD_LOGIC;
    \app_addr_r1_reg[22]\ : out STD_LOGIC;
    \app_addr_r1_reg[21]\ : out STD_LOGIC;
    \app_addr_r1_reg[20]\ : out STD_LOGIC;
    \app_addr_r1_reg[19]\ : out STD_LOGIC;
    \app_addr_r1_reg[18]\ : out STD_LOGIC;
    \app_addr_r1_reg[17]\ : out STD_LOGIC;
    \app_addr_r1_reg[16]\ : out STD_LOGIC;
    \app_addr_r1_reg[15]\ : out STD_LOGIC;
    \app_addr_r1_reg[14]\ : out STD_LOGIC;
    \app_addr_r1_reg[13]\ : out STD_LOGIC;
    \app_addr_r1_reg[12]\ : out STD_LOGIC;
    \app_addr_r1_reg[11]\ : out STD_LOGIC;
    \app_addr_r1_reg[10]\ : out STD_LOGIC;
    \app_addr_r1_reg[9]\ : out STD_LOGIC;
    \app_addr_r1_reg[8]\ : out STD_LOGIC;
    \app_addr_r1_reg[7]\ : out STD_LOGIC;
    \app_addr_r1_reg[6]\ : out STD_LOGIC;
    \app_addr_r1_reg[5]\ : out STD_LOGIC;
    \app_addr_r1_reg[4]\ : out STD_LOGIC;
    \app_addr_r1_reg[3]\ : out STD_LOGIC;
    \axaddr_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    areset_d1 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    sel_first_r_reg_1 : in STD_LOGIC;
    \next\ : in STD_LOGIC;
    int_next_pending_r : in STD_LOGIC;
    sel_first_r_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    int_next_pending_r_0 : in STD_LOGIC;
    axburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axlen_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \axlen_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_addr_reg[1]_0\ : in STD_LOGIC;
    \int_addr_reg[2]\ : in STD_LOGIC;
    \int_addr_reg[3]_0\ : in STD_LOGIC;
    \int_addr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axlen_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axvalid_reg : in STD_LOGIC;
    \RD_PRI_REG.rd_cmd_hold_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    \axqos_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axaddr_incr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[7]_1\ : in STD_LOGIC;
    \axlen_cnt_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_cmd_fsm : entity is "mig_7series_v2_3_axi_mc_cmd_fsm";
end ddr2_mig_7series_v2_3_axi_mc_cmd_fsm;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_cmd_fsm is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_PRI_REG.wr_cmd_hold_i_3_n_0\ : STD_LOGIC;
  signal \^arvalid_int\ : STD_LOGIC;
  signal \axaddr_incr[31]_i_3__0_n_0\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_11_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_12_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_13_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_14_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_15_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_16_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_17_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_18_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_19_n_0 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_1__0_n_3\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_20_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_21_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_22_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_23_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_24_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_25_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_26_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_27_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_28_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_29_n_0 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_2__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_2__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_2__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_2__0_n_3\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_30_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_31_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_32_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_33_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_34_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_35_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_36_n_0 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_37__0_n_0\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_38_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_39_n_0 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_3__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_3__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_3__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_3__0_n_3\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_41_n_0 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_4__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_4__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_4__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_4__0_n_3\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_5__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_5__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_5__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_5__0_n_3\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_6__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_6__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_6__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_6__0_n_3\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_7__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_7__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_7__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_7__0_n_3\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_8__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_8__0_n_1\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_8__0_n_2\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_8__0_n_3\ : STD_LOGIC;
  signal \^axaddr_int\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axburst_reg[1]\ : STD_LOGIC;
  signal \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\ : STD_LOGIC;
  signal \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\ : STD_LOGIC;
  signal \axlen_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \axlen_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \axlen_cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \axlen_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \^axlen_cnt_reg[0]\ : STD_LOGIC;
  signal \^axqos_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axready_i_1__0_n_0\ : STD_LOGIC;
  signal \axready_i_3__0_n_0\ : STD_LOGIC;
  signal \axready_i_4__0_n_0\ : STD_LOGIC;
  signal \axready_i_5__0_n_0\ : STD_LOGIC;
  signal \^axready_reg_0\ : STD_LOGIC;
  signal \int_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \int_addr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \^int_addr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_next_pending_r_i_2_n_0 : STD_LOGIC;
  signal r_rlast_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \NLW_axaddr_incr_p_inferred_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_axaddr_incr_p_inferred_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_cmd_hold_i_3\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \axaddr[0]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \axaddr[10]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \axaddr[11]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \axaddr[12]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \axaddr[13]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \axaddr[14]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \axaddr[15]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \axaddr[16]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \axaddr[17]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \axaddr[18]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \axaddr[19]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \axaddr[1]_i_1__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \axaddr[20]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \axaddr[21]_i_1__0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \axaddr[22]_i_1__0\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \axaddr[23]_i_1__0\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \axaddr[24]_i_1__0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \axaddr[25]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \axaddr[26]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \axaddr[27]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \axaddr[28]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \axaddr[29]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \axaddr[2]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \axaddr[30]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \axaddr[31]_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \axaddr[3]_i_1__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \axaddr[4]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \axaddr[5]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \axaddr[6]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \axaddr[7]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \axaddr[8]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \axaddr[9]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \axaddr_incr[0]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \axaddr_incr[10]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \axaddr_incr[11]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \axaddr_incr[12]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \axaddr_incr[13]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \axaddr_incr[14]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \axaddr_incr[15]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \axaddr_incr[16]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \axaddr_incr[17]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \axaddr_incr[18]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \axaddr_incr[19]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \axaddr_incr[1]_i_1__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \axaddr_incr[20]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \axaddr_incr[21]_i_1__0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \axaddr_incr[22]_i_1__0\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \axaddr_incr[23]_i_1__0\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \axaddr_incr[24]_i_1__0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \axaddr_incr[25]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \axaddr_incr[26]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \axaddr_incr[27]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \axaddr_incr[28]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \axaddr_incr[29]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \axaddr_incr[2]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \axaddr_incr[30]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \axaddr_incr[31]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \axaddr_incr[31]_i_2__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \axaddr_incr[3]_i_1__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \axaddr_incr[4]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \axaddr_incr[5]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \axaddr_incr[6]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \axaddr_incr[7]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \axaddr_incr[8]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \axaddr_incr[9]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of axaddr_incr_p_inferred_i_10 : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \axburst[1]_i_1__0\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \axlen[0]_i_1__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \axlen[1]_i_1__0\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \axlen[2]_i_1__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \axlen[3]_i_1__0\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \axlen[4]_i_1__0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \axlen[5]_i_1__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \axlen[6]_i_1__0\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \axlen[7]_i_1__0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \axqos[1]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \axqos[2]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \axqos[3]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \axready_i_1__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \axready_i_4__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \axvalid_i_1__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \int_addr[2]_i_2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \int_addr[3]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \int_addr[3]_i_3__0\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of int_next_pending_r_i_2 : label is "soft_lutpair539";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
  arvalid_int <= \^arvalid_int\;
  axaddr_int(3 downto 0) <= \^axaddr_int\(3 downto 0);
  \axburst_reg[1]\ <= \^axburst_reg[1]\;
  \axlen_cnt_reg[0]\ <= \^axlen_cnt_reg[0]\;
  \axqos_reg[3]\(3 downto 0) <= \^axqos_reg[3]\(3 downto 0);
  axready_reg_0 <= \^axready_reg_0\;
  \int_addr_reg[1]\(0) <= \^int_addr_reg[1]\(0);
  s_axi_arready <= \^s_axi_arready\;
\RD_PRI_REG.rd_wait_limit[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \RD_PRI_REG.rd_cmd_hold_reg\(0),
      I1 => app_rdy,
      I2 => axvalid_reg,
      I3 => \^s_axi_arready\,
      I4 => s_axi_arvalid,
      I5 => app_rdy_r_reg,
      O => SR(0)
    );
\RD_PRI_REG.wr_cmd_hold_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA888A8"
    )
        port map (
      I0 => \^arvalid_int\,
      I1 => \RD_PRI_REG.wr_cmd_hold_i_3_n_0\,
      I2 => \axqos_reg[3]_0\(1),
      I3 => \^s_axi_arready\,
      I4 => s_axi_arqos(1),
      I5 => \^axqos_reg[3]\(0),
      O => \RD_PRI_REG.wr_cmd_hold_reg\
    );
\RD_PRI_REG.wr_cmd_hold_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \axqos_reg[3]_0\(3),
      I1 => s_axi_arqos(3),
      I2 => \axqos_reg[3]_0\(2),
      I3 => \^s_axi_arready\,
      I4 => s_axi_arqos(2),
      O => \RD_PRI_REG.wr_cmd_hold_i_3_n_0\
    );
\app_addr_r1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(10),
      I2 => \^s_axi_arready\,
      I3 => Q(10),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(10),
      O => \app_addr_r1_reg[10]\
    );
\app_addr_r1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(11),
      I2 => \^s_axi_arready\,
      I3 => Q(11),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(11),
      O => \app_addr_r1_reg[11]\
    );
\app_addr_r1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(12),
      I2 => \^s_axi_arready\,
      I3 => Q(12),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(12),
      O => \app_addr_r1_reg[12]\
    );
\app_addr_r1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(13),
      I2 => \^s_axi_arready\,
      I3 => Q(13),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(13),
      O => \app_addr_r1_reg[13]\
    );
\app_addr_r1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(14),
      I2 => \^s_axi_arready\,
      I3 => Q(14),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(14),
      O => \app_addr_r1_reg[14]\
    );
\app_addr_r1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(15),
      I2 => \^s_axi_arready\,
      I3 => Q(15),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(15),
      O => \app_addr_r1_reg[15]\
    );
\app_addr_r1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(16),
      I2 => \^s_axi_arready\,
      I3 => Q(16),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(16),
      O => \app_addr_r1_reg[16]\
    );
\app_addr_r1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(17),
      I2 => \^s_axi_arready\,
      I3 => Q(17),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(17),
      O => \app_addr_r1_reg[17]\
    );
\app_addr_r1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(18),
      I2 => \^s_axi_arready\,
      I3 => Q(18),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(18),
      O => \app_addr_r1_reg[18]\
    );
\app_addr_r1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(19),
      I2 => \^s_axi_arready\,
      I3 => Q(19),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(19),
      O => \app_addr_r1_reg[19]\
    );
\app_addr_r1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(20),
      I2 => \^s_axi_arready\,
      I3 => Q(20),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(20),
      O => \app_addr_r1_reg[20]\
    );
\app_addr_r1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(21),
      I2 => \^s_axi_arready\,
      I3 => Q(21),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(21),
      O => \app_addr_r1_reg[21]\
    );
\app_addr_r1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(22),
      I2 => \^s_axi_arready\,
      I3 => Q(22),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(22),
      O => \app_addr_r1_reg[22]\
    );
\app_addr_r1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(23),
      I2 => \^s_axi_arready\,
      I3 => Q(23),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(23),
      O => \app_addr_r1_reg[23]\
    );
\app_addr_r1[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(24),
      I2 => \^s_axi_arready\,
      I3 => Q(24),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(24),
      O => \app_addr_r1_reg[24]\
    );
\app_addr_r1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \int_addr_reg[3]_1\(0),
      I1 => \int_addr[2]_i_2_n_0\,
      I2 => \^axburst_reg[1]\,
      I3 => \^axaddr_int\(1),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(3),
      O => \app_addr_r1_reg[3]\
    );
\app_addr_r1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \int_addr_reg[3]_1\(1),
      I1 => \int_addr[2]_i_2_n_0\,
      I2 => \^axburst_reg[1]\,
      I3 => \^axaddr_int\(2),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(4),
      O => \app_addr_r1_reg[4]\
    );
\app_addr_r1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \int_addr_reg[3]_1\(2),
      I1 => \int_addr[2]_i_2_n_0\,
      I2 => \^axburst_reg[1]\,
      I3 => \^axaddr_int\(3),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(5),
      O => \app_addr_r1_reg[5]\
    );
\app_addr_r1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(6),
      I2 => \^s_axi_arready\,
      I3 => Q(6),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(6),
      O => \app_addr_r1_reg[6]\
    );
\app_addr_r1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(7),
      I2 => \^s_axi_arready\,
      I3 => Q(7),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(7),
      O => \app_addr_r1_reg[7]\
    );
\app_addr_r1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(8),
      I2 => \^s_axi_arready\,
      I3 => Q(8),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(8),
      O => \app_addr_r1_reg[8]\
    );
\app_addr_r1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFD5CFC08A80"
    )
        port map (
      I0 => \^axburst_reg[1]\,
      I1 => s_axi_araddr(9),
      I2 => \^s_axi_arready\,
      I3 => Q(9),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \axaddr_incr_reg[31]_0\(9),
      O => \app_addr_r1_reg[9]\
    );
\axaddr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => \^s_axi_arready\,
      I2 => Q(0),
      O => \axaddr_reg[31]\(0)
    );
\axaddr[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => \^s_axi_arready\,
      I2 => Q(10),
      O => \axaddr_reg[31]\(6)
    );
\axaddr[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => \^s_axi_arready\,
      I2 => Q(11),
      O => \axaddr_reg[31]\(7)
    );
\axaddr[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => \^s_axi_arready\,
      I2 => Q(12),
      O => \axaddr_reg[31]\(8)
    );
\axaddr[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => \^s_axi_arready\,
      I2 => Q(13),
      O => \axaddr_reg[31]\(9)
    );
\axaddr[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => \^s_axi_arready\,
      I2 => Q(14),
      O => \axaddr_reg[31]\(10)
    );
\axaddr[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => \^s_axi_arready\,
      I2 => Q(15),
      O => \axaddr_reg[31]\(11)
    );
\axaddr[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(16),
      I1 => \^s_axi_arready\,
      I2 => Q(16),
      O => \axaddr_reg[31]\(12)
    );
\axaddr[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(17),
      I1 => \^s_axi_arready\,
      I2 => Q(17),
      O => \axaddr_reg[31]\(13)
    );
\axaddr[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(18),
      I1 => \^s_axi_arready\,
      I2 => Q(18),
      O => \axaddr_reg[31]\(14)
    );
\axaddr[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(19),
      I1 => \^s_axi_arready\,
      I2 => Q(19),
      O => \axaddr_reg[31]\(15)
    );
\axaddr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => \^s_axi_arready\,
      I2 => Q(1),
      O => \axaddr_reg[31]\(1)
    );
\axaddr[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(20),
      I1 => \^s_axi_arready\,
      I2 => Q(20),
      O => \axaddr_reg[31]\(16)
    );
\axaddr[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(21),
      I1 => \^s_axi_arready\,
      I2 => Q(21),
      O => \axaddr_reg[31]\(17)
    );
\axaddr[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(22),
      I1 => \^s_axi_arready\,
      I2 => Q(22),
      O => \axaddr_reg[31]\(18)
    );
\axaddr[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(23),
      I1 => \^s_axi_arready\,
      I2 => Q(23),
      O => \axaddr_reg[31]\(19)
    );
\axaddr[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(24),
      I1 => \^s_axi_arready\,
      I2 => Q(24),
      O => \axaddr_reg[31]\(20)
    );
\axaddr[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(25),
      I1 => \^s_axi_arready\,
      I2 => Q(25),
      O => \axaddr_reg[31]\(21)
    );
\axaddr[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(26),
      I1 => \^s_axi_arready\,
      I2 => Q(26),
      O => \axaddr_reg[31]\(22)
    );
\axaddr[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(27),
      I1 => \^s_axi_arready\,
      I2 => Q(27),
      O => \axaddr_reg[31]\(23)
    );
\axaddr[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(28),
      I1 => \^s_axi_arready\,
      I2 => Q(28),
      O => \axaddr_reg[31]\(24)
    );
\axaddr[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(29),
      I1 => \^s_axi_arready\,
      I2 => Q(29),
      O => \axaddr_reg[31]\(25)
    );
\axaddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => \^s_axi_arready\,
      I2 => Q(2),
      O => \^axaddr_int\(0)
    );
\axaddr[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(30),
      I1 => \^s_axi_arready\,
      I2 => Q(30),
      O => \axaddr_reg[31]\(26)
    );
\axaddr[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(31),
      I1 => \^s_axi_arready\,
      I2 => Q(31),
      O => \axaddr_reg[31]\(27)
    );
\axaddr[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \^s_axi_arready\,
      I2 => Q(3),
      O => \^axaddr_int\(1)
    );
\axaddr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => \^s_axi_arready\,
      I2 => Q(4),
      O => \^axaddr_int\(2)
    );
\axaddr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => \^s_axi_arready\,
      I2 => Q(5),
      O => \^axaddr_int\(3)
    );
\axaddr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => \^s_axi_arready\,
      I2 => Q(6),
      O => \axaddr_reg[31]\(2)
    );
\axaddr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => \^s_axi_arready\,
      I2 => Q(7),
      O => \axaddr_reg[31]\(3)
    );
\axaddr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => \^s_axi_arready\,
      I2 => Q(8),
      O => \axaddr_reg[31]\(4)
    );
\axaddr[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => \^s_axi_arready\,
      I2 => Q(9),
      O => \axaddr_reg[31]\(5)
    );
\axaddr_incr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => \^s_axi_arready\,
      I2 => Q(0),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(0),
      O => \axaddr_incr_reg[31]\(0)
    );
\axaddr_incr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => \^s_axi_arready\,
      I2 => Q(10),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(10),
      O => \axaddr_incr_reg[31]\(10)
    );
\axaddr_incr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => \^s_axi_arready\,
      I2 => Q(11),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(11),
      O => \axaddr_incr_reg[31]\(11)
    );
\axaddr_incr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => \^s_axi_arready\,
      I2 => Q(12),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(12),
      O => \axaddr_incr_reg[31]\(12)
    );
\axaddr_incr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => \^s_axi_arready\,
      I2 => Q(13),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(13),
      O => \axaddr_incr_reg[31]\(13)
    );
\axaddr_incr[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => \^s_axi_arready\,
      I2 => Q(14),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(14),
      O => \axaddr_incr_reg[31]\(14)
    );
\axaddr_incr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => \^s_axi_arready\,
      I2 => Q(15),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(15),
      O => \axaddr_incr_reg[31]\(15)
    );
\axaddr_incr[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(16),
      I1 => \^s_axi_arready\,
      I2 => Q(16),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(16),
      O => \axaddr_incr_reg[31]\(16)
    );
\axaddr_incr[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(17),
      I1 => \^s_axi_arready\,
      I2 => Q(17),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(17),
      O => \axaddr_incr_reg[31]\(17)
    );
\axaddr_incr[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(18),
      I1 => \^s_axi_arready\,
      I2 => Q(18),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(18),
      O => \axaddr_incr_reg[31]\(18)
    );
\axaddr_incr[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(19),
      I1 => \^s_axi_arready\,
      I2 => Q(19),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(19),
      O => \axaddr_incr_reg[31]\(19)
    );
\axaddr_incr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => \^s_axi_arready\,
      I2 => Q(1),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(1),
      O => \axaddr_incr_reg[31]\(1)
    );
\axaddr_incr[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(20),
      I1 => \^s_axi_arready\,
      I2 => Q(20),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(20),
      O => \axaddr_incr_reg[31]\(20)
    );
\axaddr_incr[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(21),
      I1 => \^s_axi_arready\,
      I2 => Q(21),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(21),
      O => \axaddr_incr_reg[31]\(21)
    );
\axaddr_incr[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(22),
      I1 => \^s_axi_arready\,
      I2 => Q(22),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(22),
      O => \axaddr_incr_reg[31]\(22)
    );
\axaddr_incr[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(23),
      I1 => \^s_axi_arready\,
      I2 => Q(23),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(23),
      O => \axaddr_incr_reg[31]\(23)
    );
\axaddr_incr[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(24),
      I1 => \^s_axi_arready\,
      I2 => Q(24),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(24),
      O => \axaddr_incr_reg[31]\(24)
    );
\axaddr_incr[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(25),
      I1 => \^s_axi_arready\,
      I2 => Q(25),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(25),
      O => \axaddr_incr_reg[31]\(25)
    );
\axaddr_incr[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(26),
      I1 => \^s_axi_arready\,
      I2 => Q(26),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(26),
      O => \axaddr_incr_reg[31]\(26)
    );
\axaddr_incr[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(27),
      I1 => \^s_axi_arready\,
      I2 => Q(27),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(27),
      O => \axaddr_incr_reg[31]\(27)
    );
\axaddr_incr[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(28),
      I1 => \^s_axi_arready\,
      I2 => Q(28),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(28),
      O => \axaddr_incr_reg[31]\(28)
    );
\axaddr_incr[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(29),
      I1 => \^s_axi_arready\,
      I2 => Q(29),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(29),
      O => \axaddr_incr_reg[31]\(29)
    );
\axaddr_incr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => \^s_axi_arready\,
      I2 => Q(2),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(2),
      O => \axaddr_incr_reg[31]\(2)
    );
\axaddr_incr[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(30),
      I1 => \^s_axi_arready\,
      I2 => Q(30),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(30),
      O => \axaddr_incr_reg[31]\(30)
    );
\axaddr_incr[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F2020"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_arburst(0),
      I2 => \^s_axi_arready\,
      I3 => axburst(0),
      I4 => \next\,
      O => \^e\(0)
    );
\axaddr_incr[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(31),
      I1 => \^s_axi_arready\,
      I2 => Q(31),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(31),
      O => \axaddr_incr_reg[31]\(31)
    );
\axaddr_incr[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_arburst(0),
      I2 => \^s_axi_arready\,
      I3 => \next\,
      O => \axaddr_incr[31]_i_3__0_n_0\
    );
\axaddr_incr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \^s_axi_arready\,
      I2 => Q(3),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(3),
      O => \axaddr_incr_reg[31]\(3)
    );
\axaddr_incr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => \^s_axi_arready\,
      I2 => Q(4),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(4),
      O => \axaddr_incr_reg[31]\(4)
    );
\axaddr_incr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => \^s_axi_arready\,
      I2 => Q(5),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(5),
      O => \axaddr_incr_reg[31]\(5)
    );
\axaddr_incr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => \^s_axi_arready\,
      I2 => Q(6),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(6),
      O => \axaddr_incr_reg[31]\(6)
    );
\axaddr_incr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => \^s_axi_arready\,
      I2 => Q(7),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(7),
      O => \axaddr_incr_reg[31]\(7)
    );
\axaddr_incr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => \^s_axi_arready\,
      I2 => Q(8),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(8),
      O => \axaddr_incr_reg[31]\(8)
    );
\axaddr_incr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => \^s_axi_arready\,
      I2 => Q(9),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \out\(9),
      O => \axaddr_incr_reg[31]\(9)
    );
axaddr_incr_p_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(0),
      O => in0(0)
    );
axaddr_incr_p_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(31),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(31),
      O => axaddr_incr_p_inferred_i_11_n_0
    );
axaddr_incr_p_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(30),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(30),
      O => axaddr_incr_p_inferred_i_12_n_0
    );
axaddr_incr_p_inferred_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(29),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(29),
      O => axaddr_incr_p_inferred_i_13_n_0
    );
axaddr_incr_p_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(28),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(28),
      O => axaddr_incr_p_inferred_i_14_n_0
    );
axaddr_incr_p_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(27),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(27),
      O => axaddr_incr_p_inferred_i_15_n_0
    );
axaddr_incr_p_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(26),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(26),
      O => axaddr_incr_p_inferred_i_16_n_0
    );
axaddr_incr_p_inferred_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(25),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(25),
      O => axaddr_incr_p_inferred_i_17_n_0
    );
axaddr_incr_p_inferred_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(24),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(24),
      O => axaddr_incr_p_inferred_i_18_n_0
    );
axaddr_incr_p_inferred_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(23),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(23),
      O => axaddr_incr_p_inferred_i_19_n_0
    );
\axaddr_incr_p_inferred_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_axaddr_incr_p_inferred_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \axaddr_incr_p_inferred_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_axaddr_incr_p_inferred_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in0(31 downto 30),
      S(3) => '0',
      S(2) => '0',
      S(1) => axaddr_incr_p_inferred_i_11_n_0,
      S(0) => axaddr_incr_p_inferred_i_12_n_0
    );
axaddr_incr_p_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(22),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(22),
      O => axaddr_incr_p_inferred_i_20_n_0
    );
axaddr_incr_p_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(21),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(21),
      O => axaddr_incr_p_inferred_i_21_n_0
    );
axaddr_incr_p_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(20),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(20),
      O => axaddr_incr_p_inferred_i_22_n_0
    );
axaddr_incr_p_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(19),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(19),
      O => axaddr_incr_p_inferred_i_23_n_0
    );
axaddr_incr_p_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(18),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(18),
      O => axaddr_incr_p_inferred_i_24_n_0
    );
axaddr_incr_p_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(17),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(17),
      O => axaddr_incr_p_inferred_i_25_n_0
    );
axaddr_incr_p_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(16),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(16),
      O => axaddr_incr_p_inferred_i_26_n_0
    );
axaddr_incr_p_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(15),
      O => axaddr_incr_p_inferred_i_27_n_0
    );
axaddr_incr_p_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(14),
      O => axaddr_incr_p_inferred_i_28_n_0
    );
axaddr_incr_p_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(13),
      O => axaddr_incr_p_inferred_i_29_n_0
    );
\axaddr_incr_p_inferred_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_3__0_n_0\,
      CO(3) => \axaddr_incr_p_inferred_i_2__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_2__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_2__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => in0(29 downto 26),
      S(3) => axaddr_incr_p_inferred_i_13_n_0,
      S(2) => axaddr_incr_p_inferred_i_14_n_0,
      S(1) => axaddr_incr_p_inferred_i_15_n_0,
      S(0) => axaddr_incr_p_inferred_i_16_n_0
    );
axaddr_incr_p_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(12),
      O => axaddr_incr_p_inferred_i_30_n_0
    );
axaddr_incr_p_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(11),
      O => axaddr_incr_p_inferred_i_31_n_0
    );
axaddr_incr_p_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(10),
      O => axaddr_incr_p_inferred_i_32_n_0
    );
axaddr_incr_p_inferred_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(9),
      O => axaddr_incr_p_inferred_i_33_n_0
    );
axaddr_incr_p_inferred_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(8),
      O => axaddr_incr_p_inferred_i_34_n_0
    );
axaddr_incr_p_inferred_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(7),
      O => axaddr_incr_p_inferred_i_35_n_0
    );
axaddr_incr_p_inferred_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(6),
      O => axaddr_incr_p_inferred_i_36_n_0
    );
\axaddr_incr_p_inferred_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(3),
      O => \axaddr_incr_p_inferred_i_37__0_n_0\
    );
axaddr_incr_p_inferred_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(5),
      O => axaddr_incr_p_inferred_i_38_n_0
    );
axaddr_incr_p_inferred_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(4),
      O => axaddr_incr_p_inferred_i_39_n_0
    );
\axaddr_incr_p_inferred_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_4__0_n_0\,
      CO(3) => \axaddr_incr_p_inferred_i_3__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_3__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_3__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => in0(25 downto 22),
      S(3) => axaddr_incr_p_inferred_i_17_n_0,
      S(2) => axaddr_incr_p_inferred_i_18_n_0,
      S(1) => axaddr_incr_p_inferred_i_19_n_0,
      S(0) => axaddr_incr_p_inferred_i_20_n_0
    );
axaddr_incr_p_inferred_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(2),
      O => axaddr_incr_p_inferred_i_41_n_0
    );
\axaddr_incr_p_inferred_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_5__0_n_0\,
      CO(3) => \axaddr_incr_p_inferred_i_4__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_4__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_4__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => in0(21 downto 18),
      S(3) => axaddr_incr_p_inferred_i_21_n_0,
      S(2) => axaddr_incr_p_inferred_i_22_n_0,
      S(1) => axaddr_incr_p_inferred_i_23_n_0,
      S(0) => axaddr_incr_p_inferred_i_24_n_0
    );
\axaddr_incr_p_inferred_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_6__0_n_0\,
      CO(3) => \axaddr_incr_p_inferred_i_5__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_5__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_5__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => in0(17 downto 14),
      S(3) => axaddr_incr_p_inferred_i_25_n_0,
      S(2) => axaddr_incr_p_inferred_i_26_n_0,
      S(1) => axaddr_incr_p_inferred_i_27_n_0,
      S(0) => axaddr_incr_p_inferred_i_28_n_0
    );
\axaddr_incr_p_inferred_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_7__0_n_0\,
      CO(3) => \axaddr_incr_p_inferred_i_6__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_6__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_6__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => in0(13 downto 10),
      S(3) => axaddr_incr_p_inferred_i_29_n_0,
      S(2) => axaddr_incr_p_inferred_i_30_n_0,
      S(1) => axaddr_incr_p_inferred_i_31_n_0,
      S(0) => axaddr_incr_p_inferred_i_32_n_0
    );
\axaddr_incr_p_inferred_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axaddr_incr_p_inferred_i_8__0_n_0\,
      CO(3) => \axaddr_incr_p_inferred_i_7__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_7__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_7__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_7__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => in0(9 downto 6),
      S(3) => axaddr_incr_p_inferred_i_33_n_0,
      S(2) => axaddr_incr_p_inferred_i_34_n_0,
      S(1) => axaddr_incr_p_inferred_i_35_n_0,
      S(0) => axaddr_incr_p_inferred_i_36_n_0
    );
\axaddr_incr_p_inferred_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axaddr_incr_p_inferred_i_8__0_n_0\,
      CO(2) => \axaddr_incr_p_inferred_i_8__0_n_1\,
      CO(1) => \axaddr_incr_p_inferred_i_8__0_n_2\,
      CO(0) => \axaddr_incr_p_inferred_i_8__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => \axaddr_incr_p_inferred_i_37__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => in0(5 downto 2),
      S(3) => axaddr_incr_p_inferred_i_38_n_0,
      S(2) => axaddr_incr_p_inferred_i_39_n_0,
      S(1) => S(0),
      S(0) => axaddr_incr_p_inferred_i_41_n_0
    );
axaddr_incr_p_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axaddr_incr_reg[31]_0\(1),
      O => in0(1)
    );
\axburst[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arburst(0),
      I1 => \^s_axi_arready\,
      I2 => axburst(0),
      O => \^axburst_reg[1]\
    );
\axlen[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(0),
      O => \^d\(0)
    );
\axlen[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(1),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(1),
      O => \^d\(1)
    );
\axlen[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(2),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(2),
      O => \^d\(2)
    );
\axlen[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(3),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(3),
      O => \^d\(3)
    );
\axlen[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(4),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(4),
      O => \^d\(4)
    );
\axlen[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(5),
      O => \^d\(5)
    );
\axlen[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(6),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(6),
      O => \^d\(6)
    );
\axlen[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(7),
      O => \^d\(7)
    );
\axlen_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAB515151AB51"
    )
        port map (
      I0 => \axaddr_incr[31]_i_3__0_n_0\,
      I1 => \axlen_cnt_reg[7]_0\(0),
      I2 => \^axlen_cnt_reg[0]\,
      I3 => \axlen_reg[7]\(1),
      I4 => \^s_axi_arready\,
      I5 => s_axi_arlen(1),
      O => \axlen_cnt_reg[7]\(0)
    );
\axlen_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAE151515AE15"
    )
        port map (
      I0 => \int_addr[3]_i_3__0_n_0\,
      I1 => \int_addr[2]_i_2_n_0\,
      I2 => \axlen_cnt_reg[3]_0\(0),
      I3 => \axlen_reg[7]\(1),
      I4 => \^s_axi_arready\,
      I5 => s_axi_arlen(1),
      O => \axlen_cnt_reg[3]\(0)
    );
\axlen_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEEBB05054411"
    )
        port map (
      I0 => \axaddr_incr[31]_i_3__0_n_0\,
      I1 => \axlen_cnt_reg[7]_0\(0),
      I2 => \^d\(1),
      I3 => \axlen_cnt_reg[7]_0\(1),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \^d\(2),
      O => \axlen_cnt_reg[7]\(1)
    );
\axlen_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8CC8DCCD8998D99"
    )
        port map (
      I0 => \int_addr[3]_i_3__0_n_0\,
      I1 => \^d\(2),
      I2 => \axlen_cnt_reg[3]_0\(1),
      I3 => \int_addr[2]_i_2_n_0\,
      I4 => \axlen_cnt_reg[3]_0\(0),
      I5 => \^d\(1),
      O => \axlen_cnt_reg[3]\(1)
    );
\axlen_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \axaddr_incr[31]_i_3__0_n_0\,
      I1 => \axlen_cnt[2]_i_2__0_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(2),
      I3 => \^axlen_cnt_reg[0]\,
      I4 => \^d\(3),
      O => \axlen_cnt_reg[7]\(2)
    );
\axlen_cnt[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B4E4B4"
    )
        port map (
      I0 => \int_addr[3]_i_3__0_n_0\,
      I1 => \axlen_cnt[2]_i_2__1_n_0\,
      I2 => \^d\(3),
      I3 => \int_addr[2]_i_2_n_0\,
      I4 => \axlen_cnt_reg[3]_0\(2),
      O => \axlen_cnt_reg[3]\(2)
    );
\axlen_cnt[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \axlen_cnt_reg[7]_0\(0),
      I1 => \^d\(1),
      I2 => \axlen_cnt_reg[7]_0\(1),
      I3 => \^axlen_cnt_reg[0]\,
      I4 => \^d\(2),
      O => \axlen_cnt[2]_i_2__0_n_0\
    );
\axlen_cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300535"
    )
        port map (
      I0 => \^d\(2),
      I1 => \axlen_cnt_reg[3]_0\(1),
      I2 => \int_addr[2]_i_2_n_0\,
      I3 => \axlen_cnt_reg[3]_0\(0),
      I4 => \^d\(1),
      O => \axlen_cnt[2]_i_2__1_n_0\
    );
\axlen_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \axaddr_incr[31]_i_3__0_n_0\,
      I1 => \axlen_cnt[3]_i_2__0_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(3),
      I3 => \^axlen_cnt_reg[0]\,
      I4 => \^d\(4),
      O => \axlen_cnt_reg[7]\(3)
    );
\axlen_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444451111111"
    )
        port map (
      I0 => \int_addr[3]_i_3__0_n_0\,
      I1 => \axlen_cnt_reg[3]_0\(3),
      I2 => s_axi_arburst(0),
      I3 => \^s_axi_arready\,
      I4 => s_axi_arvalid,
      I5 => \axlen_cnt[3]_i_2__1_n_0\,
      O => \axlen_cnt_reg[3]\(3)
    );
\axlen_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => \^d\(2),
      I1 => \axlen_cnt_reg[7]_0\(1),
      I2 => \axlen_cnt[3]_i_3__0_n_0\,
      I3 => \axlen_cnt_reg[7]_0\(2),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => \^d\(3),
      O => \axlen_cnt[3]_i_2__0_n_0\
    );
\axlen_cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \axlen_cnt_reg[3]_0\(2),
      I2 => \axlen_cnt_reg[0]_0\,
      I3 => \axlen_cnt_reg[3]_0\(1),
      I4 => \int_addr[2]_i_2_n_0\,
      I5 => \^d\(2),
      O => \axlen_cnt[3]_i_2__1_n_0\
    );
\axlen_cnt[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_arlen(1),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axlen_cnt_reg[7]_0\(0),
      O => \axlen_cnt[3]_i_3__0_n_0\
    );
\axlen_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(5),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \axlen_cnt[4]_i_2_n_0\,
      I5 => \axlen_cnt[4]_i_3_n_0\,
      O => \axlen_cnt_reg[7]\(4)
    );
\axlen_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \axlen_cnt[3]_i_2__0_n_0\,
      I1 => \axlen_cnt_reg[7]_0\(3),
      I2 => \^axlen_cnt_reg[0]\,
      I3 => \axlen_reg[7]\(4),
      I4 => \^s_axi_arready\,
      I5 => s_axi_arlen(4),
      O => \axlen_cnt[4]_i_2_n_0\
    );
\axlen_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axlen_cnt_reg[7]_0\(4),
      O => \axlen_cnt[4]_i_3_n_0\
    );
\axlen_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => s_axi_arlen(6),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(6),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \axlen_cnt[5]_i_2_n_0\,
      I5 => \axlen_cnt[5]_i_3_n_0\,
      O => \axlen_cnt_reg[7]\(5)
    );
\axlen_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \axlen_cnt[4]_i_2_n_0\,
      I1 => \axlen_cnt_reg[7]_0\(4),
      I2 => \^axlen_cnt_reg[0]\,
      I3 => \axlen_reg[7]\(5),
      I4 => \^s_axi_arready\,
      I5 => s_axi_arlen(5),
      O => \axlen_cnt[5]_i_2_n_0\
    );
\axlen_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_arlen(6),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axlen_cnt_reg[7]_0\(5),
      O => \axlen_cnt[5]_i_3_n_0\
    );
\axlen_cnt[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => \^s_axi_arready\,
      I2 => \axlen_reg[7]\(7),
      I3 => \axaddr_incr[31]_i_3__0_n_0\,
      I4 => \axlen_cnt[7]_i_2__0_n_0\,
      I5 => \axlen_cnt[7]_i_3_n_0\,
      O => \axlen_cnt_reg[7]\(6)
    );
\axlen_cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022D2"
    )
        port map (
      I0 => \axlen_cnt[7]_i_2__0_n_0\,
      I1 => \axlen_cnt[7]_i_3_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(7),
      I3 => \^axlen_cnt_reg[0]\,
      I4 => \axaddr_incr[31]_i_3__0_n_0\,
      O => \axlen_cnt_reg[7]\(7)
    );
\axlen_cnt[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \axlen_cnt[4]_i_3_n_0\,
      I1 => \axlen_cnt[4]_i_2_n_0\,
      I2 => \axlen_cnt[5]_i_3_n_0\,
      O => \axlen_cnt[7]_i_2__0_n_0\
    );
\axlen_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arvalid,
      I3 => \^s_axi_arready\,
      I4 => \axlen_cnt_reg[7]_0\(6),
      O => \axlen_cnt[7]_i_3_n_0\
    );
\axlen_cnt[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axi_arburst(0),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      O => \^axlen_cnt_reg[0]\
    );
\axqos[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arqos(0),
      I1 => \^s_axi_arready\,
      I2 => \axqos_reg[3]_0\(0),
      O => \^axqos_reg[3]\(0)
    );
\axqos[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arqos(1),
      I1 => \^s_axi_arready\,
      I2 => \axqos_reg[3]_0\(1),
      O => \^axqos_reg[3]\(1)
    );
\axqos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arqos(2),
      I1 => \^s_axi_arready\,
      I2 => \axqos_reg[3]_0\(2),
      O => \^axqos_reg[3]\(2)
    );
\axqos[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arqos(3),
      I1 => \^s_axi_arready\,
      I2 => \axqos_reg[3]_0\(3),
      O => \^axqos_reg[3]\(3)
    );
\axready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1DFF1D"
    )
        port map (
      I0 => axvalid_reg,
      I1 => \^s_axi_arready\,
      I2 => s_axi_arvalid,
      I3 => \next\,
      I4 => \^axready_reg_0\,
      O => \axready_i_1__0_n_0\
    );
\axready_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \axready_i_3__0_n_0\,
      I1 => \^axburst_reg[1]\,
      I2 => int_next_pending_r,
      I3 => \axready_i_4__0_n_0\,
      I4 => \axready_i_5__0_n_0\,
      I5 => \axlen_cnt[4]_i_2_n_0\,
      O => \^axready_reg_0\
    );
\axready_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => int_next_pending_r_0,
      I1 => \^axaddr_int\(0),
      I2 => \axlen_cnt[3]_i_2__1_n_0\,
      I3 => \int_addr[2]_i_2_n_0\,
      I4 => \axlen_cnt_reg[3]_0\(3),
      O => \axready_i_3__0_n_0\
    );
\axready_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \axlen_reg[7]\(0),
      I1 => s_axi_arlen(0),
      I2 => Q(2),
      I3 => \^s_axi_arready\,
      I4 => s_axi_araddr(2),
      O => \axready_i_4__0_n_0\
    );
\axready_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \axlen_cnt[7]_i_3_n_0\,
      I1 => \axlen_cnt_reg[7]_0\(7),
      I2 => \^axlen_cnt_reg[0]\,
      I3 => \axlen_cnt[5]_i_3_n_0\,
      I4 => \axlen_cnt[4]_i_3_n_0\,
      O => \axready_i_5__0_n_0\
    );
axready_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \axready_i_1__0_n_0\,
      Q => \^s_axi_arready\,
      R => areset_d1
    );
\axvalid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => axvalid_reg,
      O => \^arvalid_int\
    );
\int_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \^s_axi_arready\,
      I2 => Q(3),
      I3 => \int_addr[3]_i_3__0_n_0\,
      I4 => \^d\(1),
      I5 => \int_addr_reg[1]_0\,
      O => \int_addr_reg[3]\(0)
    );
\int_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89D9DC8CDC8CDC8C"
    )
        port map (
      I0 => \int_addr[3]_i_3__0_n_0\,
      I1 => \^axaddr_int\(2),
      I2 => \int_addr[2]_i_2_n_0\,
      I3 => \int_addr_reg[3]_1\(1),
      I4 => \int_addr_reg[1]_0\,
      I5 => \^d\(2),
      O => \int_addr_reg[3]\(1)
    );
\int_addr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => s_axi_arburst(0),
      O => \int_addr[2]_i_2_n_0\
    );
\int_addr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F088C088"
    )
        port map (
      I0 => axburst(0),
      I1 => \next\,
      I2 => s_axi_arburst(0),
      I3 => \^s_axi_arready\,
      I4 => s_axi_arvalid,
      O => \^int_addr_reg[1]\(0)
    );
\int_addr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \^axaddr_int\(3),
      I1 => \int_addr[3]_i_3__0_n_0\,
      I2 => \^d\(3),
      I3 => \int_addr_reg[1]_0\,
      I4 => \int_addr_reg[2]\,
      I5 => \int_addr_reg[3]_0\,
      O => \int_addr_reg[3]\(2)
    );
\int_addr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_arburst(0),
      I2 => \^s_axi_arready\,
      I3 => \next\,
      O => \int_addr[3]_i_3__0_n_0\
    );
\int_next_pending_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\,
      I1 => \^axburst_reg[1]\,
      I2 => \next\,
      I3 => \^axaddr_int\(0),
      I4 => \^d\(0),
      I5 => int_next_pending_r,
      O => int_next_pending_r_reg
    );
\int_next_pending_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFA8080000"
    )
        port map (
      I0 => \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\,
      I1 => Q(2),
      I2 => \^s_axi_arready\,
      I3 => s_axi_araddr(2),
      I4 => int_next_pending_r_i_2_n_0,
      I5 => int_next_pending_r_0,
      O => int_next_pending_r_reg_0
    );
int_next_pending_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \next\,
      I1 => axburst(0),
      I2 => \^s_axi_arready\,
      I3 => s_axi_arburst(0),
      O => int_next_pending_r_i_2_n_0
    );
r_ignore_begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF00B000"
    )
        port map (
      I0 => sel_first_r_reg_2,
      I1 => \int_addr[2]_i_2_n_0\,
      I2 => \^axburst_reg[1]\,
      I3 => \^axaddr_int\(0),
      I4 => \^axlen_cnt_reg[0]\,
      I5 => sel_first_r_reg_1,
      O => r_ignore_begin
    );
r_ignore_end_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440377004403"
    )
        port map (
      I0 => int_next_pending_r_0,
      I1 => \^axburst_reg[1]\,
      I2 => \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\,
      I3 => \^axaddr_int\(0),
      I4 => \^d\(0),
      I5 => int_next_pending_r,
      O => r_ignore_end
    );
r_ignore_end_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFF"
    )
        port map (
      I0 => \axlen_cnt[4]_i_3_n_0\,
      I1 => \axlen_cnt[5]_i_3_n_0\,
      I2 => \^axlen_cnt_reg[0]\,
      I3 => \axlen_cnt_reg[7]_0\(7),
      I4 => \axlen_cnt[7]_i_3_n_0\,
      I5 => \axlen_cnt[4]_i_2_n_0\,
      O => \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\
    );
r_rlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => r_rlast_i_2_n_0,
      I1 => \^axburst_reg[1]\,
      I2 => \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\,
      I3 => \^axaddr_int\(0),
      I4 => int_next_pending_r_0,
      O => r_rlast_reg
    );
r_rlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBBBBBBB"
    )
        port map (
      I0 => int_next_pending_r,
      I1 => \axready_i_4__0_n_0\,
      I2 => \axlen_cnt[4]_i_3_n_0\,
      I3 => \axlen_cnt[5]_i_3_n_0\,
      I4 => \axlen_cnt_reg[7]_1\,
      I5 => \axlen_cnt[4]_i_2_n_0\,
      O => r_rlast_i_2_n_0
    );
r_rlast_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \axlen_cnt[3]_i_2__1_n_0\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => s_axi_arburst(0),
      I4 => \axlen_cnt_reg[3]_0\(3),
      O => \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\
    );
\sel_first_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \axaddr_incr[31]_i_3__0_n_0\,
      I1 => areset_d1,
      I2 => \^e\(0),
      I3 => sel_first_r_reg_1,
      O => sel_first_r_reg
    );
\sel_first_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \int_addr[3]_i_3__0_n_0\,
      I1 => areset_d1,
      I2 => \^int_addr_reg[1]\(0),
      I3 => sel_first_r_reg_2,
      O => sel_first_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_fifo is
  port (
    bvalid_i_reg : out STD_LOGIC;
    \RD_PRI_REG.wr_starve_cnt_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    int_next_pending_r_reg : in STD_LOGIC;
    bvalid_i_reg_0 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    b_push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_rst : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_fifo : entity is "mig_7series_v2_3_axi_mc_fifo";
end ddr2_mig_7series_v2_3_axi_mc_fifo;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_fifo is
  signal \cnt_read[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_4_n_0\ : STD_LOGIC;
  signal cnt_read_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cnt_read_reg__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt_read_reg__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_PRI_REG.wr_starve_cnt[8]_i_6\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of bvalid_i_i_1 : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \cnt_read[0]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \cnt_read[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \cnt_read[2]_i_1__0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \cnt_read[3]_i_3\ : label is "soft_lutpair597";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \memory_reg[7][0]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \memory_reg[7][0]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8 ";
  attribute srl_bus_name of \memory_reg[7][1]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] ";
  attribute srl_name of \memory_reg[7][1]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8 ";
  attribute srl_bus_name of \memory_reg[7][2]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] ";
  attribute srl_name of \memory_reg[7][2]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8 ";
  attribute srl_bus_name of \memory_reg[7][3]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] ";
  attribute srl_name of \memory_reg[7][3]_srl8\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8 ";
begin
\RD_PRI_REG.wr_starve_cnt[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \cnt_read_reg__0\(3),
      I1 => \cnt_read_reg__1\(2),
      I2 => \cnt_read_reg__1\(0),
      I3 => \cnt_read_reg__1\(1),
      O => \RD_PRI_REG.wr_starve_cnt_reg[1]\
    );
bvalid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \cnt_read_reg__1\(0),
      I1 => \cnt_read_reg__1\(1),
      I2 => \cnt_read_reg__0\(3),
      I3 => \cnt_read_reg__1\(2),
      O => bvalid_i_reg
    );
\cnt_read[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_read_reg__1\(0),
      O => cnt_read_plus1(0)
    );
\cnt_read[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \cnt_read[3]_i_4_n_0\,
      I1 => int_next_pending_r_reg,
      I2 => \cnt_read_reg__1\(0),
      I3 => \cnt_read_reg__1\(1),
      O => cnt_read_plus1(1)
    );
\cnt_read[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAA56"
    )
        port map (
      I0 => \cnt_read_reg__1\(2),
      I1 => \cnt_read[3]_i_4_n_0\,
      I2 => int_next_pending_r_reg,
      I3 => \cnt_read_reg__1\(0),
      I4 => \cnt_read_reg__1\(1),
      O => \cnt_read[2]_i_1__0_n_0\
    );
\cnt_read[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A6A6A6A6A6"
    )
        port map (
      I0 => int_next_pending_r_reg,
      I1 => bvalid_i_reg_0,
      I2 => s_axi_bready,
      I3 => \cnt_read[3]_i_3_n_0\,
      I4 => \cnt_read_reg__0\(3),
      I5 => \cnt_read_reg__1\(2),
      O => \cnt_read[3]_i_1__0_n_0\
    );
\cnt_read[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAA56"
    )
        port map (
      I0 => \cnt_read_reg__0\(3),
      I1 => int_next_pending_r_reg,
      I2 => \cnt_read[3]_i_4_n_0\,
      I3 => \cnt_read_reg__1\(1),
      I4 => \cnt_read_reg__1\(0),
      I5 => \cnt_read_reg__1\(2),
      O => cnt_read_plus1(3)
    );
\cnt_read[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cnt_read_reg__1\(1),
      I1 => \cnt_read_reg__1\(0),
      O => \cnt_read[3]_i_3_n_0\
    );
\cnt_read[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00007FFF7FFF"
    )
        port map (
      I0 => \cnt_read_reg__1\(2),
      I1 => \cnt_read_reg__0\(3),
      I2 => \cnt_read_reg__1\(1),
      I3 => \cnt_read_reg__1\(0),
      I4 => s_axi_bready,
      I5 => bvalid_i_reg_0,
      O => \cnt_read[3]_i_4_n_0\
    );
\cnt_read_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[3]_i_1__0_n_0\,
      D => cnt_read_plus1(0),
      Q => \cnt_read_reg__1\(0),
      S => SS(0)
    );
\cnt_read_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[3]_i_1__0_n_0\,
      D => cnt_read_plus1(1),
      Q => \cnt_read_reg__1\(1),
      S => SS(0)
    );
\cnt_read_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[3]_i_1__0_n_0\,
      D => \cnt_read[2]_i_1__0_n_0\,
      Q => \cnt_read_reg__1\(2),
      S => SS(0)
    );
\cnt_read_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[3]_i_1__0_n_0\,
      D => cnt_read_plus1(3),
      Q => \cnt_read_reg__0\(3),
      S => SS(0)
    );
\memory_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \cnt_read_reg__1\(0),
      A1 => \cnt_read_reg__1\(1),
      A2 => \cnt_read_reg__1\(2),
      A3 => '0',
      CE => b_push,
      CLK => sys_rst,
      D => \in\(0),
      Q => \out\(0)
    );
\memory_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \cnt_read_reg__1\(0),
      A1 => \cnt_read_reg__1\(1),
      A2 => \cnt_read_reg__1\(2),
      A3 => '0',
      CE => b_push,
      CLK => sys_rst,
      D => \in\(1),
      Q => \out\(1)
    );
\memory_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \cnt_read_reg__1\(0),
      A1 => \cnt_read_reg__1\(1),
      A2 => \cnt_read_reg__1\(2),
      A3 => '0',
      CE => b_push,
      CLK => sys_rst,
      D => \in\(2),
      Q => \out\(2)
    );
\memory_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \cnt_read_reg__1\(0),
      A1 => \cnt_read_reg__1\(1),
      A2 => \cnt_read_reg__1\(2),
      A3 => '0',
      CE => b_push,
      CLK => sys_rst,
      D => \in\(3),
      Q => \out\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized0\ is
  port (
    rd_last_r_reg : out STD_LOGIC;
    rd_last_r_reg_0 : out STD_LOGIC;
    app_en_r1_reg : out STD_LOGIC;
    \next\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \app_addr_r1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.rd_starve_cnt_reg[8]\ : out STD_LOGIC;
    \RD_PRI_REG.rd_starve_cnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rresp[1]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    rd_last_r : in STD_LOGIC;
    app_rd_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    app_en_r1 : in STD_LOGIC;
    \cnt_read_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.rd_starve_cnt_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axvalid : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \cnt_read_reg[2]_0\ : in STD_LOGIC;
    \not_strict_mode.app_rd_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_rst : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.app_rd_data_valid_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized0\ : entity is "mig_7series_v2_3_axi_mc_fifo";
end \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized0\ is
  signal \^rd_pri_reg.rd_starve_cnt_reg[8]\ : STD_LOGIC;
  signal \cnt_read[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_read[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_read[6]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_read[6]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_read[6]_i_5_n_0\ : STD_LOGIC;
  signal cnt_read_plus1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cnt_read_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_read_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_read_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_read_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_read_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_read_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_read_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \cnt_read_reg__0__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \memory_reg[63][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][0]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][0]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][10]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][10]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][10]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][11]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][11]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][11]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][12]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][12]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][12]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][13]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][13]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][13]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][14]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][14]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][14]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][15]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][15]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][15]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][16]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][16]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][16]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][17]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][17]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][17]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][18]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][18]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][18]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][19]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][19]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][19]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][1]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][1]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][1]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][20]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][20]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][20]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][21]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][21]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][21]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][22]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][22]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][22]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][23]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][23]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][23]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][24]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][24]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][24]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][25]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][25]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][25]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][26]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][26]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][26]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][27]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][27]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][27]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][28]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][28]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][28]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][29]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][29]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][29]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][2]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][2]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][2]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][30]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][30]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][30]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][31]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][31]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][31]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][32]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][32]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][32]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][3]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][3]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][3]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][4]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][4]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][4]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][5]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][5]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][5]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][6]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][6]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][6]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][7]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][7]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][7]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][8]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][8]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][8]_srl32_n_1\ : STD_LOGIC;
  signal \memory_reg[63][9]_srl32__0_n_0\ : STD_LOGIC;
  signal \memory_reg[63][9]_srl32_n_0\ : STD_LOGIC;
  signal \memory_reg[63][9]_srl32_n_1\ : STD_LOGIC;
  signal \^next\ : STD_LOGIC;
  signal r_push_i_3_n_0 : STD_LOGIC;
  signal \^rd_last_r_reg_0\ : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal \NLW_cnt_read_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_read_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_memory_reg[63][0]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][10]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][11]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][12]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][13]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][14]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][15]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][16]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][17]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][18]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][19]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][1]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][20]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][21]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][22]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][23]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][24]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][25]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][26]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][27]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][28]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][29]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][2]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][30]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][31]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][32]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][3]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][4]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][5]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][6]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][7]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][8]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[63][9]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_starve_cnt[8]_i_2\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \app_addr_r1[24]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of app_en_r1_i_1 : label is "soft_lutpair610";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \memory_reg[63][0]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name : string;
  attribute srl_name of \memory_reg[63][0]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][0]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][0]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][0]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][0]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][10]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][10]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][10]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][10]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][10]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][10]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][11]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][11]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][11]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][11]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][11]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][11]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][12]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][12]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][12]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][12]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][12]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][12]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][13]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][13]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][13]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][13]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][13]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][13]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][14]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][14]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][14]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][14]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][14]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][14]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][15]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][15]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][15]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][15]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][15]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][15]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][16]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][16]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][16]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][16]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][16]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][16]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][17]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][17]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][17]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][17]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][17]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][17]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][18]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][18]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][18]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][18]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][18]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][18]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][19]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][19]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][19]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][19]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][19]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][19]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][1]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][1]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][1]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][1]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][1]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][1]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][20]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][20]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][20]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][20]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][20]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][20]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][21]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][21]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][21]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][21]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][21]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][21]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][22]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][22]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][22]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][22]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][22]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][22]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][23]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][23]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][23]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][23]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][23]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][23]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][24]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][24]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][24]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][24]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][24]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][24]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][25]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][25]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][25]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][25]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][25]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][25]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][26]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][26]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][26]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][26]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][26]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][26]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][27]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][27]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][27]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][27]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][27]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][27]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][28]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][28]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][28]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][28]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][28]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][28]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][29]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][29]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][29]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][29]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][29]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][29]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][2]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][2]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][2]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][2]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][2]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][2]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][30]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][30]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][30]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][30]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][30]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][30]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][31]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][31]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][31]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][31]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][31]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][31]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][32]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][32]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][32]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][32]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][32]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][32]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][3]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][3]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][3]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][3]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][3]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][3]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][4]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][4]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][4]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][4]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][4]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][4]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][5]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][5]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][5]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][5]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][5]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][5]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][6]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][6]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][6]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][6]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][6]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][6]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][7]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][7]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][7]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][7]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][7]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][7]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][8]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][8]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][8]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][8]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][8]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][8]_srl32__0 ";
  attribute srl_bus_name of \memory_reg[63][9]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][9]_srl32\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][9]_srl32 ";
  attribute srl_bus_name of \memory_reg[63][9]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] ";
  attribute srl_name of \memory_reg[63][9]_srl32__0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][9]_srl32__0 ";
  attribute SOFT_HLUTNM of r_push_i_1 : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of rd_last_r_i_1 : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \trans_buf_out_r[6]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \trans_buf_out_r[6]_i_3\ : label is "soft_lutpair609";
begin
  \RD_PRI_REG.rd_starve_cnt_reg[8]\ <= \^rd_pri_reg.rd_starve_cnt_reg[8]\;
  \next\ <= \^next\;
  rd_last_r_reg_0 <= \^rd_last_r_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFF8F0800080F"
    )
        port map (
      I0 => rd_last_r,
      I1 => \^rd_last_r_reg_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \cnt_read_reg[1]_0\,
      I5 => in0(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77FF7F000000070"
    )
        port map (
      I0 => rd_last_r,
      I1 => \^rd_last_r_reg_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \cnt_read_reg[1]_0\,
      I5 => in0(1),
      O => \FSM_sequential_state_reg[1]\
    );
\RD_PRI_REG.rd_starve_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rd_pri_reg.rd_starve_cnt_reg[8]\,
      I1 => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      O => \RD_PRI_REG.rd_starve_cnt_reg[8]_0\(0)
    );
\app_addr_r1[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^next\,
      I1 => app_rdy_r_reg,
      O => \app_addr_r1_reg[3]\(0)
    );
app_en_r1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => \^next\,
      I1 => app_rdy_r_reg,
      I2 => app_rdy,
      I3 => app_en_r1,
      O => app_en_r1_reg
    );
\cnt_read[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_last_r_reg_0\,
      I1 => app_rd_data_valid,
      O => \cnt_read[3]_i_3__0_n_0\
    );
\cnt_read[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_read_reg__0\(2),
      I1 => \cnt_read_reg__0\(3),
      O => \cnt_read[3]_i_4__0_n_0\
    );
\cnt_read[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \cnt_read_reg__0\(2),
      I1 => app_rd_data_valid,
      I2 => \^rd_last_r_reg_0\,
      O => \cnt_read[3]_i_5_n_0\
    );
\cnt_read[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^rd_last_r_reg_0\,
      I1 => app_rd_data_valid,
      I2 => \cnt_read_reg__0\(1),
      O => \cnt_read[3]_i_6_n_0\
    );
\cnt_read[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_read_reg__0\(0),
      O => \cnt_read[3]_i_7_n_0\
    );
\cnt_read[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_read_reg__0\(5),
      I1 => \cnt_read_reg__0__0\(6),
      O => \cnt_read[6]_i_3_n_0\
    );
\cnt_read[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_read_reg__0\(4),
      I1 => \cnt_read_reg__0\(5),
      O => \cnt_read[6]_i_4_n_0\
    );
\cnt_read[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_read_reg__0\(3),
      I1 => \cnt_read_reg__0\(4),
      O => \cnt_read[6]_i_5_n_0\
    );
\cnt_read_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(0),
      Q => \cnt_read_reg__0\(0),
      S => SS(0)
    );
\cnt_read_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(1),
      Q => \cnt_read_reg__0\(1),
      S => SS(0)
    );
\cnt_read_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(2),
      Q => \cnt_read_reg__0\(2),
      S => SS(0)
    );
\cnt_read_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(3),
      Q => \cnt_read_reg__0\(3),
      S => SS(0)
    );
\cnt_read_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_read_reg[3]_i_1_n_0\,
      CO(2) => \cnt_read_reg[3]_i_1_n_1\,
      CO(1) => \cnt_read_reg[3]_i_1_n_2\,
      CO(0) => \cnt_read_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cnt_read_reg__0\(2),
      DI(2) => DI(0),
      DI(1) => \cnt_read[3]_i_3__0_n_0\,
      DI(0) => \cnt_read_reg__0\(0),
      O(3 downto 0) => cnt_read_plus1(3 downto 0),
      S(3) => \cnt_read[3]_i_4__0_n_0\,
      S(2) => \cnt_read[3]_i_5_n_0\,
      S(1) => \cnt_read[3]_i_6_n_0\,
      S(0) => \cnt_read[3]_i_7_n_0\
    );
\cnt_read_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(4),
      Q => \cnt_read_reg__0\(4),
      S => SS(0)
    );
\cnt_read_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(5),
      Q => \cnt_read_reg__0\(5),
      S => SS(0)
    );
\cnt_read_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \not_strict_mode.app_rd_data_valid_reg\(0),
      D => cnt_read_plus1(6),
      Q => \cnt_read_reg__0__0\(6),
      S => SS(0)
    );
\cnt_read_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_read_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cnt_read_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_read_reg[6]_i_2_n_2\,
      CO(0) => \cnt_read_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => \cnt_read_reg__0\(4 downto 3),
      O(3) => \NLW_cnt_read_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => cnt_read_plus1(6 downto 4),
      S(3) => '0',
      S(2) => \cnt_read[6]_i_3_n_0\,
      S(1) => \cnt_read[6]_i_4_n_0\,
      S(0) => \cnt_read[6]_i_5_n_0\
    );
\memory_reg[63][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][0]_srl32_n_0\,
      I1 => \memory_reg[63][0]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(0),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(0),
      Q => \memory_reg[63][0]_srl32_n_0\,
      Q31 => \memory_reg[63][0]_srl32_n_1\
    );
\memory_reg[63][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][0]_srl32_n_1\,
      Q => \memory_reg[63][0]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][0]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][10]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][10]_srl32_n_0\,
      I1 => \memory_reg[63][10]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(10),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(10),
      Q => \memory_reg[63][10]_srl32_n_0\,
      Q31 => \memory_reg[63][10]_srl32_n_1\
    );
\memory_reg[63][10]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][10]_srl32_n_1\,
      Q => \memory_reg[63][10]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][10]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][11]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][11]_srl32_n_0\,
      I1 => \memory_reg[63][11]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(11),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(11),
      Q => \memory_reg[63][11]_srl32_n_0\,
      Q31 => \memory_reg[63][11]_srl32_n_1\
    );
\memory_reg[63][11]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][11]_srl32_n_1\,
      Q => \memory_reg[63][11]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][11]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][12]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][12]_srl32_n_0\,
      I1 => \memory_reg[63][12]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(12),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(12),
      Q => \memory_reg[63][12]_srl32_n_0\,
      Q31 => \memory_reg[63][12]_srl32_n_1\
    );
\memory_reg[63][12]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][12]_srl32_n_1\,
      Q => \memory_reg[63][12]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][12]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][13]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][13]_srl32_n_0\,
      I1 => \memory_reg[63][13]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(13),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(13),
      Q => \memory_reg[63][13]_srl32_n_0\,
      Q31 => \memory_reg[63][13]_srl32_n_1\
    );
\memory_reg[63][13]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][13]_srl32_n_1\,
      Q => \memory_reg[63][13]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][13]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][14]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][14]_srl32_n_0\,
      I1 => \memory_reg[63][14]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(14),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(14),
      Q => \memory_reg[63][14]_srl32_n_0\,
      Q31 => \memory_reg[63][14]_srl32_n_1\
    );
\memory_reg[63][14]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][14]_srl32_n_1\,
      Q => \memory_reg[63][14]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][14]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][15]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][15]_srl32_n_0\,
      I1 => \memory_reg[63][15]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(15),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(15),
      Q => \memory_reg[63][15]_srl32_n_0\,
      Q31 => \memory_reg[63][15]_srl32_n_1\
    );
\memory_reg[63][15]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][15]_srl32_n_1\,
      Q => \memory_reg[63][15]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][15]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][16]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][16]_srl32_n_0\,
      I1 => \memory_reg[63][16]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(16),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(16),
      Q => \memory_reg[63][16]_srl32_n_0\,
      Q31 => \memory_reg[63][16]_srl32_n_1\
    );
\memory_reg[63][16]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][16]_srl32_n_1\,
      Q => \memory_reg[63][16]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][16]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][17]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][17]_srl32_n_0\,
      I1 => \memory_reg[63][17]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(17),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(17),
      Q => \memory_reg[63][17]_srl32_n_0\,
      Q31 => \memory_reg[63][17]_srl32_n_1\
    );
\memory_reg[63][17]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][17]_srl32_n_1\,
      Q => \memory_reg[63][17]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][17]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][18]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][18]_srl32_n_0\,
      I1 => \memory_reg[63][18]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(18),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(18),
      Q => \memory_reg[63][18]_srl32_n_0\,
      Q31 => \memory_reg[63][18]_srl32_n_1\
    );
\memory_reg[63][18]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][18]_srl32_n_1\,
      Q => \memory_reg[63][18]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][18]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][19]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][19]_srl32_n_0\,
      I1 => \memory_reg[63][19]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(19),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(19),
      Q => \memory_reg[63][19]_srl32_n_0\,
      Q31 => \memory_reg[63][19]_srl32_n_1\
    );
\memory_reg[63][19]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][19]_srl32_n_1\,
      Q => \memory_reg[63][19]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][19]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][1]_srl32_n_0\,
      I1 => \memory_reg[63][1]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(1),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(1),
      Q => \memory_reg[63][1]_srl32_n_0\,
      Q31 => \memory_reg[63][1]_srl32_n_1\
    );
\memory_reg[63][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][1]_srl32_n_1\,
      Q => \memory_reg[63][1]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][1]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][20]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][20]_srl32_n_0\,
      I1 => \memory_reg[63][20]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(20),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(20),
      Q => \memory_reg[63][20]_srl32_n_0\,
      Q31 => \memory_reg[63][20]_srl32_n_1\
    );
\memory_reg[63][20]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][20]_srl32_n_1\,
      Q => \memory_reg[63][20]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][20]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][21]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][21]_srl32_n_0\,
      I1 => \memory_reg[63][21]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(21),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(21),
      Q => \memory_reg[63][21]_srl32_n_0\,
      Q31 => \memory_reg[63][21]_srl32_n_1\
    );
\memory_reg[63][21]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][21]_srl32_n_1\,
      Q => \memory_reg[63][21]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][21]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][22]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][22]_srl32_n_0\,
      I1 => \memory_reg[63][22]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(22),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(22),
      Q => \memory_reg[63][22]_srl32_n_0\,
      Q31 => \memory_reg[63][22]_srl32_n_1\
    );
\memory_reg[63][22]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][22]_srl32_n_1\,
      Q => \memory_reg[63][22]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][22]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][23]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][23]_srl32_n_0\,
      I1 => \memory_reg[63][23]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(23),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(23),
      Q => \memory_reg[63][23]_srl32_n_0\,
      Q31 => \memory_reg[63][23]_srl32_n_1\
    );
\memory_reg[63][23]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][23]_srl32_n_1\,
      Q => \memory_reg[63][23]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][23]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][24]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][24]_srl32_n_0\,
      I1 => \memory_reg[63][24]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(24),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(24),
      Q => \memory_reg[63][24]_srl32_n_0\,
      Q31 => \memory_reg[63][24]_srl32_n_1\
    );
\memory_reg[63][24]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][24]_srl32_n_1\,
      Q => \memory_reg[63][24]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][24]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][25]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][25]_srl32_n_0\,
      I1 => \memory_reg[63][25]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(25),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(25),
      Q => \memory_reg[63][25]_srl32_n_0\,
      Q31 => \memory_reg[63][25]_srl32_n_1\
    );
\memory_reg[63][25]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][25]_srl32_n_1\,
      Q => \memory_reg[63][25]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][25]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][26]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][26]_srl32_n_0\,
      I1 => \memory_reg[63][26]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(26),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(26),
      Q => \memory_reg[63][26]_srl32_n_0\,
      Q31 => \memory_reg[63][26]_srl32_n_1\
    );
\memory_reg[63][26]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][26]_srl32_n_1\,
      Q => \memory_reg[63][26]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][26]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][27]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][27]_srl32_n_0\,
      I1 => \memory_reg[63][27]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(27),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(27),
      Q => \memory_reg[63][27]_srl32_n_0\,
      Q31 => \memory_reg[63][27]_srl32_n_1\
    );
\memory_reg[63][27]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][27]_srl32_n_1\,
      Q => \memory_reg[63][27]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][27]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][28]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][28]_srl32_n_0\,
      I1 => \memory_reg[63][28]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(28),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(28),
      Q => \memory_reg[63][28]_srl32_n_0\,
      Q31 => \memory_reg[63][28]_srl32_n_1\
    );
\memory_reg[63][28]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][28]_srl32_n_1\,
      Q => \memory_reg[63][28]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][28]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][29]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][29]_srl32_n_0\,
      I1 => \memory_reg[63][29]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(29),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(29),
      Q => \memory_reg[63][29]_srl32_n_0\,
      Q31 => \memory_reg[63][29]_srl32_n_1\
    );
\memory_reg[63][29]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][29]_srl32_n_1\,
      Q => \memory_reg[63][29]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][29]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][2]_srl32_n_0\,
      I1 => \memory_reg[63][2]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(2),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(2),
      Q => \memory_reg[63][2]_srl32_n_0\,
      Q31 => \memory_reg[63][2]_srl32_n_1\
    );
\memory_reg[63][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][2]_srl32_n_1\,
      Q => \memory_reg[63][2]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][2]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][30]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][30]_srl32_n_0\,
      I1 => \memory_reg[63][30]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(30),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(30),
      Q => \memory_reg[63][30]_srl32_n_0\,
      Q31 => \memory_reg[63][30]_srl32_n_1\
    );
\memory_reg[63][30]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][30]_srl32_n_1\,
      Q => \memory_reg[63][30]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][30]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][31]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][31]_srl32_n_0\,
      I1 => \memory_reg[63][31]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(31),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(31),
      Q => \memory_reg[63][31]_srl32_n_0\,
      Q31 => \memory_reg[63][31]_srl32_n_1\
    );
\memory_reg[63][31]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][31]_srl32_n_1\,
      Q => \memory_reg[63][31]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][31]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][32]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][32]_srl32_n_0\,
      I1 => \memory_reg[63][32]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(32),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][32]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => '0',
      Q => \memory_reg[63][32]_srl32_n_0\,
      Q31 => \memory_reg[63][32]_srl32_n_1\
    );
\memory_reg[63][32]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][32]_srl32_n_1\,
      Q => \memory_reg[63][32]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][32]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][3]_srl32_n_0\,
      I1 => \memory_reg[63][3]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(3),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(3),
      Q => \memory_reg[63][3]_srl32_n_0\,
      Q31 => \memory_reg[63][3]_srl32_n_1\
    );
\memory_reg[63][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][3]_srl32_n_1\,
      Q => \memory_reg[63][3]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][3]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][4]_srl32_n_0\,
      I1 => \memory_reg[63][4]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(4),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(4),
      Q => \memory_reg[63][4]_srl32_n_0\,
      Q31 => \memory_reg[63][4]_srl32_n_1\
    );
\memory_reg[63][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][4]_srl32_n_1\,
      Q => \memory_reg[63][4]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][4]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][5]_srl32_n_0\,
      I1 => \memory_reg[63][5]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(5),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(5),
      Q => \memory_reg[63][5]_srl32_n_0\,
      Q31 => \memory_reg[63][5]_srl32_n_1\
    );
\memory_reg[63][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][5]_srl32_n_1\,
      Q => \memory_reg[63][5]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][5]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][6]_srl32_n_0\,
      I1 => \memory_reg[63][6]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(6),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(6),
      Q => \memory_reg[63][6]_srl32_n_0\,
      Q31 => \memory_reg[63][6]_srl32_n_1\
    );
\memory_reg[63][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][6]_srl32_n_1\,
      Q => \memory_reg[63][6]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][6]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][7]_srl32_n_0\,
      I1 => \memory_reg[63][7]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(7),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(7),
      Q => \memory_reg[63][7]_srl32_n_0\,
      Q31 => \memory_reg[63][7]_srl32_n_1\
    );
\memory_reg[63][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][7]_srl32_n_1\,
      Q => \memory_reg[63][7]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][7]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][8]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][8]_srl32_n_0\,
      I1 => \memory_reg[63][8]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(8),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(8),
      Q => \memory_reg[63][8]_srl32_n_0\,
      Q31 => \memory_reg[63][8]_srl32_n_1\
    );
\memory_reg[63][8]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][8]_srl32_n_1\,
      Q => \memory_reg[63][8]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][8]_srl32__0_Q31_UNCONNECTED\
    );
\memory_reg[63][9]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \memory_reg[63][9]_srl32_n_0\,
      I1 => \memory_reg[63][9]_srl32__0_n_0\,
      O => \s_axi_rresp[1]\(9),
      S => \cnt_read_reg__0\(5)
    );
\memory_reg[63][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \not_strict_mode.app_rd_data_reg[31]\(9),
      Q => \memory_reg[63][9]_srl32_n_0\,
      Q31 => \memory_reg[63][9]_srl32_n_1\
    );
\memory_reg[63][9]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => app_rd_data_valid,
      CLK => sys_rst,
      D => \memory_reg[63][9]_srl32_n_1\,
      Q => \memory_reg[63][9]_srl32__0_n_0\,
      Q31 => \NLW_memory_reg[63][9]_srl32__0_Q31_UNCONNECTED\
    );
r_push_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rd_pri_reg.rd_starve_cnt_reg[8]\,
      I1 => app_cmd(0),
      O => \^next\
    );
r_push_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400040"
    )
        port map (
      I0 => r_push_i_3_n_0,
      I1 => app_rdy,
      I2 => axvalid,
      I3 => axready_reg,
      I4 => s_axi_arvalid,
      I5 => \cnt_read_reg[2]_0\,
      O => \^rd_pri_reg.rd_starve_cnt_reg[8]\
    );
r_push_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \cnt_read_reg__0__0\(6),
      I1 => \cnt_read_reg__0\(2),
      I2 => \cnt_read_reg__0\(4),
      I3 => \cnt_read_reg__0\(3),
      I4 => \cnt_read_reg__0\(1),
      I5 => \cnt_read_reg__0\(5),
      O => r_push_i_3_n_0
    );
rd_last_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_last_r_reg_0\,
      I1 => rd_last_r,
      O => rd_last_r_reg
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => Q(1),
      I1 => rd_last_r,
      I2 => Q(0),
      I3 => s_axi_rvalid_INST_0_i_1_n_0,
      O => s_axi_rvalid
    );
s_axi_rvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \cnt_read_reg__0__0\(6),
      I1 => \cnt_read_reg__0\(0),
      I2 => \cnt_read_reg__0\(3),
      I3 => s_axi_rvalid_INST_0_i_2_n_0,
      I4 => \cnt_read_reg__0\(4),
      I5 => \cnt_read_reg__0\(2),
      O => s_axi_rvalid_INST_0_i_1_n_0
    );
s_axi_rvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cnt_read_reg__0\(1),
      I1 => \cnt_read_reg__0\(5),
      O => s_axi_rvalid_INST_0_i_2_n_0
    );
\trans_buf_out_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0088080F"
    )
        port map (
      I0 => rd_last_r,
      I1 => \^rd_last_r_reg_0\,
      I2 => \cnt_read_reg[1]_0\,
      I3 => \out\(0),
      I4 => \out\(1),
      O => E(0)
    );
\trans_buf_out_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFB8"
    )
        port map (
      I0 => Q(0),
      I1 => rd_last_r,
      I2 => Q(1),
      I3 => s_axi_rready,
      I4 => s_axi_rvalid_INST_0_i_1_n_0,
      O => \^rd_last_r_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trans_buf_out_r1_reg[6]\ : out STD_LOGIC;
    \RD_PRI_REG.rd_starve_cnt_reg[8]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trans_buf_out_r1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sys_rst : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized1\ : entity is "mig_7series_v2_3_axi_mc_fifo";
end \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized1\ is
  signal \cnt_read[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_read[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_read[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_read[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_read[5]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_read[5]_i_4_n_0\ : STD_LOGIC;
  signal cnt_read_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \cnt_read_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \cnt_read_reg__0__0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^trans_buf_out_r1_reg[6]\ : STD_LOGIC;
  signal \^trans_buf_out_r1_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[29][1]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[29][4]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[29][5]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_memory_reg[29][6]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_read[0]_i_1__0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \cnt_read[1]_i_1__0\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \cnt_read[2]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \cnt_read[3]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \cnt_read[5]_i_3\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \cnt_read[5]_i_4\ : label is "soft_lutpair613";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \memory_reg[29][0]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name : string;
  attribute srl_name of \memory_reg[29][0]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][0]_srl30 ";
  attribute srl_bus_name of \memory_reg[29][1]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name of \memory_reg[29][1]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][1]_srl30 ";
  attribute srl_bus_name of \memory_reg[29][2]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name of \memory_reg[29][2]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][2]_srl30 ";
  attribute srl_bus_name of \memory_reg[29][3]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name of \memory_reg[29][3]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][3]_srl30 ";
  attribute srl_bus_name of \memory_reg[29][4]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name of \memory_reg[29][4]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][4]_srl30 ";
  attribute srl_bus_name of \memory_reg[29][5]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name of \memory_reg[29][5]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][5]_srl30 ";
  attribute srl_bus_name of \memory_reg[29][6]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] ";
  attribute srl_name of \memory_reg[29][6]_srl30\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30 ";
  attribute SOFT_HLUTNM of \trans_buf_out_r1[6]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \trans_buf_out_r[2]_i_1\ : label is "soft_lutpair615";
begin
  \trans_buf_out_r1_reg[6]\ <= \^trans_buf_out_r1_reg[6]\;
  \trans_buf_out_r1_reg[6]_0\(6 downto 0) <= \^trans_buf_out_r1_reg[6]_0\(6 downto 0);
\cnt_read[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_read_reg__0\(0),
      O => cnt_read_plus1(0)
    );
\cnt_read[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57A8A857"
    )
        port map (
      I0 => r_push,
      I1 => \^trans_buf_out_r1_reg[6]\,
      I2 => \out\(1),
      I3 => \cnt_read_reg__0\(0),
      I4 => \cnt_read_reg__0\(1),
      O => cnt_read_plus1(1)
    );
\cnt_read[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \cnt_read_reg__0\(2),
      I1 => \cnt_read[4]_i_2_n_0\,
      I2 => \cnt_read_reg__0\(0),
      I3 => \cnt_read_reg__0\(1),
      O => \cnt_read[2]_i_1_n_0\
    );
\cnt_read[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \cnt_read_reg__0\(3),
      I1 => \cnt_read[4]_i_2_n_0\,
      I2 => \cnt_read_reg__0\(0),
      I3 => \cnt_read_reg__0\(1),
      I4 => \cnt_read_reg__0\(2),
      O => cnt_read_plus1(3)
    );
\cnt_read[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \cnt_read_reg__0\(4),
      I1 => \cnt_read_reg__0\(1),
      I2 => \cnt_read_reg__0\(0),
      I3 => \cnt_read[4]_i_2_n_0\,
      I4 => \cnt_read_reg__0\(2),
      I5 => \cnt_read_reg__0\(3),
      O => \cnt_read[4]_i_1_n_0\
    );
\cnt_read[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \out\(1),
      I1 => \^trans_buf_out_r1_reg[6]\,
      I2 => r_push,
      O => \cnt_read[4]_i_2_n_0\
    );
\cnt_read[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => r_push,
      I1 => \out\(1),
      I2 => \^trans_buf_out_r1_reg[6]\,
      O => \cnt_read[5]_i_1_n_0\
    );
\cnt_read[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFDFDFD000202"
    )
        port map (
      I0 => \cnt_read[5]_i_3_n_0\,
      I1 => \cnt_read_reg__0\(2),
      I2 => \cnt_read_reg__0\(3),
      I3 => \cnt_read[5]_i_4_n_0\,
      I4 => \cnt_read_reg__0\(4),
      I5 => \cnt_read_reg__0__0\(5),
      O => cnt_read_plus1(5)
    );
\cnt_read[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000057"
    )
        port map (
      I0 => r_push,
      I1 => \^trans_buf_out_r1_reg[6]\,
      I2 => \out\(1),
      I3 => \cnt_read_reg__0\(0),
      I4 => \cnt_read_reg__0\(1),
      O => \cnt_read[5]_i_3_n_0\
    );
\cnt_read[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_read_reg__0\(1),
      I1 => \cnt_read_reg__0\(0),
      I2 => \cnt_read_reg__0\(3),
      I3 => \cnt_read_reg__0\(2),
      I4 => \cnt_read[4]_i_2_n_0\,
      O => \cnt_read[5]_i_4_n_0\
    );
\cnt_read_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[5]_i_1_n_0\,
      D => cnt_read_plus1(0),
      Q => \cnt_read_reg__0\(0),
      S => SS(0)
    );
\cnt_read_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[5]_i_1_n_0\,
      D => cnt_read_plus1(1),
      Q => \cnt_read_reg__0\(1),
      S => SS(0)
    );
\cnt_read_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[5]_i_1_n_0\,
      D => \cnt_read[2]_i_1_n_0\,
      Q => \cnt_read_reg__0\(2),
      S => SS(0)
    );
\cnt_read_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[5]_i_1_n_0\,
      D => cnt_read_plus1(3),
      Q => \cnt_read_reg__0\(3),
      S => SS(0)
    );
\cnt_read_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[5]_i_1_n_0\,
      D => \cnt_read[4]_i_1_n_0\,
      Q => \cnt_read_reg__0\(4),
      S => SS(0)
    );
\cnt_read_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \cnt_read[5]_i_1_n_0\,
      D => cnt_read_plus1(5),
      Q => \cnt_read_reg__0__0\(5),
      S => SS(0)
    );
\memory_reg[29][0]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(0),
      Q => \^trans_buf_out_r1_reg[6]_0\(0),
      Q31 => \NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED\
    );
\memory_reg[29][1]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(1),
      Q => \^trans_buf_out_r1_reg[6]_0\(1),
      Q31 => \NLW_memory_reg[29][1]_srl30_Q31_UNCONNECTED\
    );
\memory_reg[29][2]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(2),
      Q => \^trans_buf_out_r1_reg[6]_0\(2),
      Q31 => \NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED\
    );
\memory_reg[29][3]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(3),
      Q => \^trans_buf_out_r1_reg[6]_0\(3),
      Q31 => \NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED\
    );
\memory_reg[29][4]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(4),
      Q => \^trans_buf_out_r1_reg[6]_0\(4),
      Q31 => \NLW_memory_reg[29][4]_srl30_Q31_UNCONNECTED\
    );
\memory_reg[29][5]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(5),
      Q => \^trans_buf_out_r1_reg[6]_0\(5),
      Q31 => \NLW_memory_reg[29][5]_srl30_Q31_UNCONNECTED\
    );
\memory_reg[29][6]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \cnt_read_reg__0\(4 downto 0),
      CE => r_push,
      CLK => sys_rst,
      D => \in\(6),
      Q => \^trans_buf_out_r1_reg[6]_0\(6),
      Q31 => \NLW_memory_reg[29][6]_srl30_Q31_UNCONNECTED\
    );
r_push_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \cnt_read_reg__0\(2),
      I1 => \cnt_read_reg__0\(3),
      I2 => \cnt_read_reg__0__0\(5),
      I3 => \cnt_read_reg__0\(4),
      I4 => \cnt_read_reg__0\(1),
      O => \RD_PRI_REG.rd_starve_cnt_reg[8]\
    );
\trans_buf_out_r1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      I1 => \^trans_buf_out_r1_reg[6]\,
      O => E(0)
    );
\trans_buf_out_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(0),
      O => D(0)
    );
\trans_buf_out_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(1),
      O => D(1)
    );
\trans_buf_out_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(2),
      O => D(2)
    );
\trans_buf_out_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(3),
      O => D(3)
    );
\trans_buf_out_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(4),
      O => D(4)
    );
\trans_buf_out_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(5),
      O => D(5)
    );
\trans_buf_out_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^trans_buf_out_r1_reg[6]_0\(6),
      O => D(6)
    );
\trans_buf_out_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_read_reg__0\(1),
      I1 => \cnt_read_reg__0\(0),
      I2 => \cnt_read_reg__0\(3),
      I3 => \cnt_read_reg__0\(2),
      I4 => \cnt_read_reg__0\(4),
      I5 => \cnt_read_reg__0__0\(5),
      O => \^trans_buf_out_r1_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_incr_cmd is
  port (
    Q : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r : out STD_LOGIC;
    wready_reg : out STD_LOGIC;
    axready_reg : out STD_LOGIC;
    \axlen_cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    areset_d1_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    int_next_pending_r_reg_0 : in STD_LOGIC;
    sel_first_r_reg_1 : in STD_LOGIC;
    axburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_0 : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    axready_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_incr_cmd : entity is "mig_7series_v2_3_axi_mc_incr_cmd";
end ddr2_mig_7series_v2_3_axi_mc_incr_cmd;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_incr_cmd is
  signal \^q\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal axaddr_incr : STD_LOGIC_VECTOR ( 31 downto 2 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of axaddr_incr : signal is "true";
  signal axaddr_incr_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of axaddr_incr_p : signal is "true";
  signal \axaddr_incr_p_inferred_i_10__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_11__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_12__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_13__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_14__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_15__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_16__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_17__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_18__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_19__0_n_0\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_1_n_3 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_20__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_21__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_22__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_23__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_24__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_25__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_26__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_27__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_28__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_29__0_n_0\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_2_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_2_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_2_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_2_n_3 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_30__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_31__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_32__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_33__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_34__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_35__0_n_0\ : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_36__0_n_0\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_37_n_0 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_38__0_n_0\ : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_3_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_3_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_3_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_3_n_3 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_4_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_4_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_4_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_4_n_3 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_5_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_5_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_5_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_5_n_3 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_6_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_6_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_6_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_6_n_3 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_7_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_7_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_7_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_7_n_3 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_8_n_0 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_8_n_1 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_8_n_2 : STD_LOGIC;
  signal axaddr_incr_p_inferred_i_8_n_3 : STD_LOGIC;
  signal \axaddr_incr_p_inferred_i_9__0_n_0\ : STD_LOGIC;
  signal \^axlen_cnt_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sel_first_r_reg_0\ : STD_LOGIC;
  signal NLW_axaddr_incr_p_inferred_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_axaddr_incr_p_inferred_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  Q(21 downto 0) <= \^q\(21 downto 0);
  \axlen_cnt_reg[7]_0\(7 downto 0) <= \^axlen_cnt_reg[7]_0\(7 downto 0);
  \out\(31 downto 0) <= axaddr_incr_p(31 downto 0);
  sel_first_r_reg_0 <= \^sel_first_r_reg_0\;
axaddr_incr_p_inferred_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_2_n_0,
      CO(3 downto 1) => NLW_axaddr_incr_p_inferred_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => axaddr_incr_p_inferred_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => NLW_axaddr_incr_p_inferred_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => axaddr_incr_p(31 downto 30),
      S(3) => '0',
      S(2) => '0',
      S(1) => \axaddr_incr_p_inferred_i_9__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_10__0_n_0\
    );
\axaddr_incr_p_inferred_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(30),
      O => \axaddr_incr_p_inferred_i_10__0_n_0\
    );
\axaddr_incr_p_inferred_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(29),
      O => \axaddr_incr_p_inferred_i_11__0_n_0\
    );
\axaddr_incr_p_inferred_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(28),
      O => \axaddr_incr_p_inferred_i_12__0_n_0\
    );
\axaddr_incr_p_inferred_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(27),
      O => \axaddr_incr_p_inferred_i_13__0_n_0\
    );
\axaddr_incr_p_inferred_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(26),
      O => \axaddr_incr_p_inferred_i_14__0_n_0\
    );
\axaddr_incr_p_inferred_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(25),
      O => \axaddr_incr_p_inferred_i_15__0_n_0\
    );
\axaddr_incr_p_inferred_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \axaddr_incr_p_inferred_i_16__0_n_0\
    );
\axaddr_incr_p_inferred_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \axaddr_incr_p_inferred_i_17__0_n_0\
    );
\axaddr_incr_p_inferred_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \axaddr_incr_p_inferred_i_18__0_n_0\
    );
\axaddr_incr_p_inferred_i_19__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \axaddr_incr_p_inferred_i_19__0_n_0\
    );
axaddr_incr_p_inferred_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_3_n_0,
      CO(3) => axaddr_incr_p_inferred_i_2_n_0,
      CO(2) => axaddr_incr_p_inferred_i_2_n_1,
      CO(1) => axaddr_incr_p_inferred_i_2_n_2,
      CO(0) => axaddr_incr_p_inferred_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(29 downto 26),
      S(3) => \axaddr_incr_p_inferred_i_11__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_12__0_n_0\,
      S(1) => \axaddr_incr_p_inferred_i_13__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_14__0_n_0\
    );
\axaddr_incr_p_inferred_i_20__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \axaddr_incr_p_inferred_i_20__0_n_0\
    );
\axaddr_incr_p_inferred_i_21__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \axaddr_incr_p_inferred_i_21__0_n_0\
    );
\axaddr_incr_p_inferred_i_22__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \axaddr_incr_p_inferred_i_22__0_n_0\
    );
\axaddr_incr_p_inferred_i_23__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \axaddr_incr_p_inferred_i_23__0_n_0\
    );
\axaddr_incr_p_inferred_i_24__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \axaddr_incr_p_inferred_i_24__0_n_0\
    );
\axaddr_incr_p_inferred_i_25__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \axaddr_incr_p_inferred_i_25__0_n_0\
    );
\axaddr_incr_p_inferred_i_26__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \axaddr_incr_p_inferred_i_26__0_n_0\
    );
\axaddr_incr_p_inferred_i_27__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \axaddr_incr_p_inferred_i_27__0_n_0\
    );
\axaddr_incr_p_inferred_i_28__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \axaddr_incr_p_inferred_i_28__0_n_0\
    );
\axaddr_incr_p_inferred_i_29__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \axaddr_incr_p_inferred_i_29__0_n_0\
    );
axaddr_incr_p_inferred_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_4_n_0,
      CO(3) => axaddr_incr_p_inferred_i_3_n_0,
      CO(2) => axaddr_incr_p_inferred_i_3_n_1,
      CO(1) => axaddr_incr_p_inferred_i_3_n_2,
      CO(0) => axaddr_incr_p_inferred_i_3_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(25 downto 22),
      S(3) => \axaddr_incr_p_inferred_i_15__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_16__0_n_0\,
      S(1) => \axaddr_incr_p_inferred_i_17__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_18__0_n_0\
    );
\axaddr_incr_p_inferred_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \axaddr_incr_p_inferred_i_30__0_n_0\
    );
\axaddr_incr_p_inferred_i_31__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \axaddr_incr_p_inferred_i_31__0_n_0\
    );
\axaddr_incr_p_inferred_i_32__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \axaddr_incr_p_inferred_i_32__0_n_0\
    );
\axaddr_incr_p_inferred_i_33__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \axaddr_incr_p_inferred_i_33__0_n_0\
    );
\axaddr_incr_p_inferred_i_34__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \axaddr_incr_p_inferred_i_34__0_n_0\
    );
\axaddr_incr_p_inferred_i_35__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \axaddr_incr_p_inferred_i_35__0_n_0\
    );
\axaddr_incr_p_inferred_i_36__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \axaddr_incr_p_inferred_i_36__0_n_0\
    );
axaddr_incr_p_inferred_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => axaddr_incr_p_inferred_i_37_n_0
    );
\axaddr_incr_p_inferred_i_38__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(2),
      O => \axaddr_incr_p_inferred_i_38__0_n_0\
    );
axaddr_incr_p_inferred_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_5_n_0,
      CO(3) => axaddr_incr_p_inferred_i_4_n_0,
      CO(2) => axaddr_incr_p_inferred_i_4_n_1,
      CO(1) => axaddr_incr_p_inferred_i_4_n_2,
      CO(0) => axaddr_incr_p_inferred_i_4_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(21 downto 18),
      S(3) => \axaddr_incr_p_inferred_i_19__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_20__0_n_0\,
      S(1) => \axaddr_incr_p_inferred_i_21__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_22__0_n_0\
    );
axaddr_incr_p_inferred_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_6_n_0,
      CO(3) => axaddr_incr_p_inferred_i_5_n_0,
      CO(2) => axaddr_incr_p_inferred_i_5_n_1,
      CO(1) => axaddr_incr_p_inferred_i_5_n_2,
      CO(0) => axaddr_incr_p_inferred_i_5_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(17 downto 14),
      S(3) => \axaddr_incr_p_inferred_i_23__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_24__0_n_0\,
      S(1) => \axaddr_incr_p_inferred_i_25__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_26__0_n_0\
    );
axaddr_incr_p_inferred_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_7_n_0,
      CO(3) => axaddr_incr_p_inferred_i_6_n_0,
      CO(2) => axaddr_incr_p_inferred_i_6_n_1,
      CO(1) => axaddr_incr_p_inferred_i_6_n_2,
      CO(0) => axaddr_incr_p_inferred_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(13 downto 10),
      S(3) => \axaddr_incr_p_inferred_i_27__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_28__0_n_0\,
      S(1) => \axaddr_incr_p_inferred_i_29__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_30__0_n_0\
    );
axaddr_incr_p_inferred_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => axaddr_incr_p_inferred_i_8_n_0,
      CO(3) => axaddr_incr_p_inferred_i_7_n_0,
      CO(2) => axaddr_incr_p_inferred_i_7_n_1,
      CO(1) => axaddr_incr_p_inferred_i_7_n_2,
      CO(0) => axaddr_incr_p_inferred_i_7_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(9 downto 6),
      S(3) => \axaddr_incr_p_inferred_i_31__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_32__0_n_0\,
      S(1) => \axaddr_incr_p_inferred_i_33__0_n_0\,
      S(0) => \axaddr_incr_p_inferred_i_34__0_n_0\
    );
axaddr_incr_p_inferred_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axaddr_incr_p_inferred_i_8_n_0,
      CO(2) => axaddr_incr_p_inferred_i_8_n_1,
      CO(1) => axaddr_incr_p_inferred_i_8_n_2,
      CO(0) => axaddr_incr_p_inferred_i_8_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => \^q\(0),
      DI(0) => '0',
      O(3 downto 0) => axaddr_incr_p(5 downto 2),
      S(3) => \axaddr_incr_p_inferred_i_35__0_n_0\,
      S(2) => \axaddr_incr_p_inferred_i_36__0_n_0\,
      S(1) => axaddr_incr_p_inferred_i_37_n_0,
      S(0) => \axaddr_incr_p_inferred_i_38__0_n_0\
    );
\axaddr_incr_p_inferred_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axaddr_incr(31),
      O => \axaddr_incr_p_inferred_i_9__0_n_0\
    );
\axaddr_incr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(0),
      Q => axaddr_incr_p(0),
      R => areset_d1
    );
\axaddr_incr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(10),
      Q => \^q\(7),
      R => areset_d1
    );
\axaddr_incr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(11),
      Q => \^q\(8),
      R => areset_d1
    );
\axaddr_incr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(12),
      Q => \^q\(9),
      R => areset_d1
    );
\axaddr_incr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(13),
      Q => \^q\(10),
      R => areset_d1
    );
\axaddr_incr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(14),
      Q => \^q\(11),
      R => areset_d1
    );
\axaddr_incr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(15),
      Q => \^q\(12),
      R => areset_d1
    );
\axaddr_incr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(16),
      Q => \^q\(13),
      R => areset_d1
    );
\axaddr_incr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(17),
      Q => \^q\(14),
      R => areset_d1
    );
\axaddr_incr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(18),
      Q => \^q\(15),
      R => areset_d1
    );
\axaddr_incr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(19),
      Q => \^q\(16),
      R => areset_d1
    );
\axaddr_incr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(1),
      Q => axaddr_incr_p(1),
      R => areset_d1
    );
\axaddr_incr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(20),
      Q => \^q\(17),
      R => areset_d1
    );
\axaddr_incr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(21),
      Q => \^q\(18),
      R => areset_d1
    );
\axaddr_incr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(22),
      Q => \^q\(19),
      R => areset_d1
    );
\axaddr_incr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(23),
      Q => \^q\(20),
      R => areset_d1
    );
\axaddr_incr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(24),
      Q => \^q\(21),
      R => areset_d1
    );
\axaddr_incr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(25),
      Q => axaddr_incr(25),
      R => areset_d1
    );
\axaddr_incr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(26),
      Q => axaddr_incr(26),
      R => areset_d1
    );
\axaddr_incr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(27),
      Q => axaddr_incr(27),
      R => areset_d1
    );
\axaddr_incr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(28),
      Q => axaddr_incr(28),
      R => areset_d1
    );
\axaddr_incr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(29),
      Q => axaddr_incr(29),
      R => areset_d1
    );
\axaddr_incr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(2),
      Q => axaddr_incr(2),
      R => areset_d1
    );
\axaddr_incr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(30),
      Q => axaddr_incr(30),
      R => areset_d1
    );
\axaddr_incr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(31),
      Q => axaddr_incr(31),
      R => areset_d1
    );
\axaddr_incr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(3),
      Q => \^q\(0),
      R => areset_d1
    );
\axaddr_incr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(4),
      Q => \^q\(1),
      R => areset_d1
    );
\axaddr_incr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(5),
      Q => \^q\(2),
      R => areset_d1
    );
\axaddr_incr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(6),
      Q => \^q\(3),
      R => areset_d1
    );
\axaddr_incr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(7),
      Q => \^q\(4),
      R => areset_d1
    );
\axaddr_incr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(8),
      Q => \^q\(5),
      R => areset_d1
    );
\axaddr_incr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => axready_reg_2(9),
      Q => \^q\(6),
      R => areset_d1
    );
\axlen_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(0),
      Q => \^axlen_cnt_reg[7]_0\(0),
      S => areset_d1
    );
\axlen_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(1),
      Q => \^axlen_cnt_reg[7]_0\(1),
      S => areset_d1
    );
\axlen_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(2),
      Q => \^axlen_cnt_reg[7]_0\(2),
      S => areset_d1
    );
\axlen_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(3),
      Q => \^axlen_cnt_reg[7]_0\(3),
      S => areset_d1
    );
\axlen_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(4),
      Q => \^axlen_cnt_reg[7]_0\(4),
      R => areset_d1
    );
\axlen_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(5),
      Q => \^axlen_cnt_reg[7]_0\(5),
      R => areset_d1
    );
\axlen_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(6),
      Q => \^axlen_cnt_reg[7]_0\(6),
      R => areset_d1
    );
\axlen_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => axready_reg_1(0),
      D => \axlen_cnt_reg[7]_1\(7),
      Q => \^axlen_cnt_reg[7]_0\(7),
      R => areset_d1
    );
axready_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^axlen_cnt_reg[7]_0\(7),
      I1 => axready_reg_0,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      O => axready_reg
    );
int_next_pending_r_reg: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => int_next_pending_r_reg_0,
      Q => int_next_pending_r,
      S => areset_d1
    );
sel_first_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => areset_d1_reg,
      Q => \^sel_first_r_reg_0\,
      R => '0'
    );
wready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035003533355535"
    )
        port map (
      I0 => \^sel_first_r_reg_0\,
      I1 => sel_first_r_reg_1,
      I2 => axburst(0),
      I3 => axready_reg_0,
      I4 => s_axi_awburst(0),
      I5 => s_axi_awvalid,
      O => wready_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_axi_mc_incr_cmd__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r : out STD_LOGIC;
    r_rlast_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axaddr_incr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    areset_d1_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    int_next_pending_r_reg_0 : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    \axlen_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_0 : in STD_LOGIC;
    s_axi_arlen : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_axi_mc_incr_cmd__parameterized0\ : entity is "mig_7series_v2_3_axi_mc_incr_cmd";
end \ddr2_mig_7series_v2_3_axi_mc_incr_cmd__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_axi_mc_incr_cmd__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axaddr_incr_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of axaddr_incr_p : signal is "true";
  signal \^axaddr_incr_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  axaddr_incr_p(31 downto 0) <= in0(31 downto 0);
  \axaddr_incr_reg[31]_0\(31 downto 0) <= \^axaddr_incr_reg[31]_0\(31 downto 0);
  \out\(31 downto 0) <= axaddr_incr_p(31 downto 0);
axaddr_incr_p_inferred_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => \^axaddr_incr_reg[31]_0\(3),
      I1 => axready_reg_0,
      I2 => s_axi_arvalid,
      I3 => s_axi_arburst(0),
      I4 => s_axi_araddr(0),
      O => S(0)
    );
\axaddr_incr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(0),
      Q => \^axaddr_incr_reg[31]_0\(0),
      R => areset_d1
    );
\axaddr_incr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(10),
      Q => \^axaddr_incr_reg[31]_0\(10),
      R => areset_d1
    );
\axaddr_incr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(11),
      Q => \^axaddr_incr_reg[31]_0\(11),
      R => areset_d1
    );
\axaddr_incr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(12),
      Q => \^axaddr_incr_reg[31]_0\(12),
      R => areset_d1
    );
\axaddr_incr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(13),
      Q => \^axaddr_incr_reg[31]_0\(13),
      R => areset_d1
    );
\axaddr_incr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(14),
      Q => \^axaddr_incr_reg[31]_0\(14),
      R => areset_d1
    );
\axaddr_incr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(15),
      Q => \^axaddr_incr_reg[31]_0\(15),
      R => areset_d1
    );
\axaddr_incr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(16),
      Q => \^axaddr_incr_reg[31]_0\(16),
      R => areset_d1
    );
\axaddr_incr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(17),
      Q => \^axaddr_incr_reg[31]_0\(17),
      R => areset_d1
    );
\axaddr_incr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(18),
      Q => \^axaddr_incr_reg[31]_0\(18),
      R => areset_d1
    );
\axaddr_incr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(19),
      Q => \^axaddr_incr_reg[31]_0\(19),
      R => areset_d1
    );
\axaddr_incr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(1),
      Q => \^axaddr_incr_reg[31]_0\(1),
      R => areset_d1
    );
\axaddr_incr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(20),
      Q => \^axaddr_incr_reg[31]_0\(20),
      R => areset_d1
    );
\axaddr_incr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(21),
      Q => \^axaddr_incr_reg[31]_0\(21),
      R => areset_d1
    );
\axaddr_incr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(22),
      Q => \^axaddr_incr_reg[31]_0\(22),
      R => areset_d1
    );
\axaddr_incr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(23),
      Q => \^axaddr_incr_reg[31]_0\(23),
      R => areset_d1
    );
\axaddr_incr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(24),
      Q => \^axaddr_incr_reg[31]_0\(24),
      R => areset_d1
    );
\axaddr_incr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(25),
      Q => \^axaddr_incr_reg[31]_0\(25),
      R => areset_d1
    );
\axaddr_incr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(26),
      Q => \^axaddr_incr_reg[31]_0\(26),
      R => areset_d1
    );
\axaddr_incr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(27),
      Q => \^axaddr_incr_reg[31]_0\(27),
      R => areset_d1
    );
\axaddr_incr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(28),
      Q => \^axaddr_incr_reg[31]_0\(28),
      R => areset_d1
    );
\axaddr_incr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(29),
      Q => \^axaddr_incr_reg[31]_0\(29),
      R => areset_d1
    );
\axaddr_incr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(2),
      Q => \^axaddr_incr_reg[31]_0\(2),
      R => areset_d1
    );
\axaddr_incr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(30),
      Q => \^axaddr_incr_reg[31]_0\(30),
      R => areset_d1
    );
\axaddr_incr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(31),
      Q => \^axaddr_incr_reg[31]_0\(31),
      R => areset_d1
    );
\axaddr_incr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(3),
      Q => \^axaddr_incr_reg[31]_0\(3),
      R => areset_d1
    );
\axaddr_incr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(4),
      Q => \^axaddr_incr_reg[31]_0\(4),
      R => areset_d1
    );
\axaddr_incr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(5),
      Q => \^axaddr_incr_reg[31]_0\(5),
      R => areset_d1
    );
\axaddr_incr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(6),
      Q => \^axaddr_incr_reg[31]_0\(6),
      R => areset_d1
    );
\axaddr_incr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(7),
      Q => \^axaddr_incr_reg[31]_0\(7),
      R => areset_d1
    );
\axaddr_incr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(8),
      Q => \^axaddr_incr_reg[31]_0\(8),
      R => areset_d1
    );
\axaddr_incr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => D(9),
      Q => \^axaddr_incr_reg[31]_0\(9),
      R => areset_d1
    );
\axlen_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(0),
      Q => \^q\(0),
      S => areset_d1
    );
\axlen_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(1),
      Q => \^q\(1),
      S => areset_d1
    );
\axlen_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(2),
      Q => \^q\(2),
      S => areset_d1
    );
\axlen_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(3),
      Q => \^q\(3),
      S => areset_d1
    );
\axlen_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(4),
      Q => \^q\(4),
      R => areset_d1
    );
\axlen_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(5),
      Q => \^q\(5),
      R => areset_d1
    );
\axlen_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(6),
      Q => \^q\(6),
      R => areset_d1
    );
\axlen_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[7]_0\(7),
      Q => \^q\(7),
      R => areset_d1
    );
int_next_pending_r_reg: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => int_next_pending_r_reg_0,
      Q => int_next_pending_r,
      S => areset_d1
    );
r_rlast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0E0E0EFE0E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => axready_reg,
      I3 => \axlen_reg[7]\(0),
      I4 => axready_reg_0,
      I5 => s_axi_arlen(0),
      O => r_rlast_reg
    );
sel_first_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => areset_d1_reg,
      Q => sel_first_r_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_w_channel is
  port (
    s_axi_wready : out STD_LOGIC;
    w_ignore_end_r : out STD_LOGIC;
    wvalid_int : out STD_LOGIC;
    state : out STD_LOGIC;
    app_wdf_wren_r1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.wr_starve_cnt_reg[1]\ : out STD_LOGIC;
    wr_buf_in_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \wdf_mask_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wdf_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wready0 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    w_ignore_end : in STD_LOGIC;
    app_wdf_wren_r1 : in STD_LOGIC;
    awvalid_int : in STD_LOGIC;
    app_wdf_rdy : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_read_reg[3]\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axaddr_reg[2]\ : in STD_LOGIC;
    app_wdf_mask_r1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_data_r1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_w_channel : entity is "mig_7series_v2_3_axi_mc_w_channel";
end ddr2_mig_7series_v2_3_axi_mc_w_channel;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_w_channel is
  signal \^rd_pri_reg.wr_starve_cnt_reg[1]\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal valid : STD_LOGIC;
  signal \^w_ignore_end_r\ : STD_LOGIC;
  signal wdf_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wdf_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wdf_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wdf_mask_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wvalid_int\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \app_wdf_mask_r1[0]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \app_wdf_mask_r1[1]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \app_wdf_mask_r1[2]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \app_wdf_mask_r1[3]_i_2\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of valid_i_1 : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \wdf_data[10]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \wdf_data[11]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \wdf_data[12]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \wdf_data[13]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \wdf_data[14]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \wdf_data[15]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \wdf_data[16]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \wdf_data[17]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \wdf_data[18]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \wdf_data[19]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \wdf_data[1]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \wdf_data[20]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \wdf_data[21]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \wdf_data[22]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \wdf_data[23]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \wdf_data[24]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \wdf_data[25]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \wdf_data[26]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \wdf_data[27]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \wdf_data[28]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \wdf_data[29]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \wdf_data[2]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \wdf_data[30]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \wdf_data[31]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \wdf_data[3]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \wdf_data[4]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \wdf_data[5]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \wdf_data[6]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \wdf_data[7]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \wdf_data[8]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \wdf_data[9]_i_1\ : label is "soft_lutpair629";
begin
  \RD_PRI_REG.wr_starve_cnt_reg[1]\ <= \^rd_pri_reg.wr_starve_cnt_reg[1]\;
  s_axi_wready <= \^s_axi_wready\;
  state <= \^state\;
  w_ignore_end_r <= \^w_ignore_end_r\;
  \wdf_data_reg[31]_0\(31 downto 0) <= \^wdf_data_reg[31]_0\(31 downto 0);
  \wdf_mask_reg[3]_0\(3 downto 0) <= \^wdf_mask_reg[3]_0\(3 downto 0);
  wvalid_int <= \^wvalid_int\;
\RD_PRI_REG.wr_starve_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^rd_pri_reg.wr_starve_cnt_reg[1]\,
      I1 => app_rdy,
      I2 => Q(0),
      O => E(0)
    );
\RD_PRI_REG.wr_starve_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cnt_read_reg[3]\,
      I1 => \^w_ignore_end_r\,
      I2 => \^wvalid_int\,
      I3 => \^state\,
      I4 => app_wdf_rdy,
      I5 => awvalid_int,
      O => \^rd_pri_reg.wr_starve_cnt_reg[1]\
    );
\app_wdf_mask_r1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => wdf_mask(0),
      I1 => s_axi_wstrb(0),
      I2 => \^s_axi_wready\,
      O => \^wdf_mask_reg[3]_0\(0)
    );
\app_wdf_mask_r1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => wdf_mask(1),
      I1 => s_axi_wstrb(1),
      I2 => \^s_axi_wready\,
      O => \^wdf_mask_reg[3]_0\(1)
    );
\app_wdf_mask_r1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => wdf_mask(2),
      I1 => s_axi_wstrb(2),
      I2 => \^s_axi_wready\,
      O => \^wdf_mask_reg[3]_0\(2)
    );
\app_wdf_mask_r1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => wdf_mask(3),
      I1 => s_axi_wstrb(3),
      I2 => \^s_axi_wready\,
      O => \^wdf_mask_reg[3]_0\(3)
    );
app_wdf_wren_r1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000AAAAFFFFFFFF"
    )
        port map (
      I0 => app_wdf_wren_r1,
      I1 => \^state\,
      I2 => \^wvalid_int\,
      I3 => awvalid_int,
      I4 => app_wdf_rdy,
      I5 => app_rdy_r_reg,
      O => app_wdf_wren_r1_reg
    );
\gen_bc2.state_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => app_wdf_rdy,
      I1 => awvalid_int,
      I2 => \^wvalid_int\,
      I3 => \^state\,
      I4 => app_rdy_r_reg,
      O => next_state
    );
\gen_bc2.state_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => next_state,
      Q => \^state\,
      R => SS(0)
    );
\gen_bc2.w_ignore_end_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => w_ignore_end,
      Q => \^w_ignore_end_r\,
      R => '0'
    );
valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^s_axi_wready\,
      I2 => valid,
      O => \^wvalid_int\
    );
valid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wvalid_int\,
      Q => valid,
      R => SS(0)
    );
\wdf_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(0),
      O => \^wdf_data_reg[31]_0\(0)
    );
\wdf_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(10),
      O => \^wdf_data_reg[31]_0\(10)
    );
\wdf_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(11),
      O => \^wdf_data_reg[31]_0\(11)
    );
\wdf_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(12),
      O => \^wdf_data_reg[31]_0\(12)
    );
\wdf_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(13),
      O => \^wdf_data_reg[31]_0\(13)
    );
\wdf_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(14),
      O => \^wdf_data_reg[31]_0\(14)
    );
\wdf_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(15),
      O => \^wdf_data_reg[31]_0\(15)
    );
\wdf_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(16),
      O => \^wdf_data_reg[31]_0\(16)
    );
\wdf_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(17),
      O => \^wdf_data_reg[31]_0\(17)
    );
\wdf_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(18),
      O => \^wdf_data_reg[31]_0\(18)
    );
\wdf_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(19),
      O => \^wdf_data_reg[31]_0\(19)
    );
\wdf_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(1),
      O => \^wdf_data_reg[31]_0\(1)
    );
\wdf_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(20),
      O => \^wdf_data_reg[31]_0\(20)
    );
\wdf_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(21),
      O => \^wdf_data_reg[31]_0\(21)
    );
\wdf_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(22),
      O => \^wdf_data_reg[31]_0\(22)
    );
\wdf_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(23),
      O => \^wdf_data_reg[31]_0\(23)
    );
\wdf_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(24),
      O => \^wdf_data_reg[31]_0\(24)
    );
\wdf_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(25),
      O => \^wdf_data_reg[31]_0\(25)
    );
\wdf_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(26),
      O => \^wdf_data_reg[31]_0\(26)
    );
\wdf_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(27),
      O => \^wdf_data_reg[31]_0\(27)
    );
\wdf_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(28),
      O => \^wdf_data_reg[31]_0\(28)
    );
\wdf_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(29),
      O => \^wdf_data_reg[31]_0\(29)
    );
\wdf_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(2),
      O => \^wdf_data_reg[31]_0\(2)
    );
\wdf_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(30),
      O => \^wdf_data_reg[31]_0\(30)
    );
\wdf_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(31),
      O => \^wdf_data_reg[31]_0\(31)
    );
\wdf_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(3),
      O => \^wdf_data_reg[31]_0\(3)
    );
\wdf_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(4),
      O => \^wdf_data_reg[31]_0\(4)
    );
\wdf_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(5),
      O => \^wdf_data_reg[31]_0\(5)
    );
\wdf_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(6),
      O => \^wdf_data_reg[31]_0\(6)
    );
\wdf_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(7),
      O => \^wdf_data_reg[31]_0\(7)
    );
\wdf_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(8),
      O => \^wdf_data_reg[31]_0\(8)
    );
\wdf_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(9),
      O => \^wdf_data_reg[31]_0\(9)
    );
\wdf_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(0),
      Q => wdf_data(0),
      R => '0'
    );
\wdf_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(10),
      Q => wdf_data(10),
      R => '0'
    );
\wdf_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(11),
      Q => wdf_data(11),
      R => '0'
    );
\wdf_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(12),
      Q => wdf_data(12),
      R => '0'
    );
\wdf_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(13),
      Q => wdf_data(13),
      R => '0'
    );
\wdf_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(14),
      Q => wdf_data(14),
      R => '0'
    );
\wdf_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(15),
      Q => wdf_data(15),
      R => '0'
    );
\wdf_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(16),
      Q => wdf_data(16),
      R => '0'
    );
\wdf_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(17),
      Q => wdf_data(17),
      R => '0'
    );
\wdf_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(18),
      Q => wdf_data(18),
      R => '0'
    );
\wdf_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(19),
      Q => wdf_data(19),
      R => '0'
    );
\wdf_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(1),
      Q => wdf_data(1),
      R => '0'
    );
\wdf_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(20),
      Q => wdf_data(20),
      R => '0'
    );
\wdf_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(21),
      Q => wdf_data(21),
      R => '0'
    );
\wdf_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(22),
      Q => wdf_data(22),
      R => '0'
    );
\wdf_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(23),
      Q => wdf_data(23),
      R => '0'
    );
\wdf_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(24),
      Q => wdf_data(24),
      R => '0'
    );
\wdf_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(25),
      Q => wdf_data(25),
      R => '0'
    );
\wdf_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(26),
      Q => wdf_data(26),
      R => '0'
    );
\wdf_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(27),
      Q => wdf_data(27),
      R => '0'
    );
\wdf_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(28),
      Q => wdf_data(28),
      R => '0'
    );
\wdf_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(29),
      Q => wdf_data(29),
      R => '0'
    );
\wdf_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(2),
      Q => wdf_data(2),
      R => '0'
    );
\wdf_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(30),
      Q => wdf_data(30),
      R => '0'
    );
\wdf_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(31),
      Q => wdf_data(31),
      R => '0'
    );
\wdf_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(3),
      Q => wdf_data(3),
      R => '0'
    );
\wdf_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(4),
      Q => wdf_data(4),
      R => '0'
    );
\wdf_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(5),
      Q => wdf_data(5),
      R => '0'
    );
\wdf_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(6),
      Q => wdf_data(6),
      R => '0'
    );
\wdf_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(7),
      Q => wdf_data(7),
      R => '0'
    );
\wdf_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(8),
      Q => wdf_data(8),
      R => '0'
    );
\wdf_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_data_reg[31]_0\(9),
      Q => wdf_data(9),
      R => '0'
    );
\wdf_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_mask_reg[3]_0\(0),
      Q => wdf_mask(0),
      R => '0'
    );
\wdf_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_mask_reg[3]_0\(1),
      Q => wdf_mask(1),
      R => '0'
    );
\wdf_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_mask_reg[3]_0\(2),
      Q => wdf_mask(2),
      R => '0'
    );
\wdf_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wdf_mask_reg[3]_0\(3),
      Q => wdf_mask(3),
      R => '0'
    );
wready_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wready0,
      Q => \^s_axi_wready\,
      R => SS(0)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(5),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(5),
      O => wr_buf_in_data(5)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(4),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(4),
      O => wr_buf_in_data(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(3),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(3),
      O => wr_buf_in_data(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(2),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(2),
      O => wr_buf_in_data(2)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(1),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(1),
      O => wr_buf_in_data(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(0),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(0),
      O => wr_buf_in_data(0)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(11),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(11),
      O => wr_buf_in_data(11)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(10),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(10),
      O => wr_buf_in_data(10)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(9),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(9),
      O => wr_buf_in_data(9)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(8),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(8),
      O => wr_buf_in_data(8)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(7),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(7),
      O => wr_buf_in_data(7)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(6),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(6),
      O => wr_buf_in_data(6)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(17),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(17),
      O => wr_buf_in_data(17)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(16),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(16),
      O => wr_buf_in_data(16)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(15),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(15),
      O => wr_buf_in_data(15)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(14),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(14),
      O => wr_buf_in_data(14)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(13),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(13),
      O => wr_buf_in_data(13)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(12),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(12),
      O => wr_buf_in_data(12)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(23),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(23),
      O => wr_buf_in_data(23)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(22),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(22),
      O => wr_buf_in_data(22)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(21),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(21),
      O => wr_buf_in_data(21)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(20),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(20),
      O => wr_buf_in_data(20)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(19),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(19),
      O => wr_buf_in_data(19)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(18),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(18),
      O => wr_buf_in_data(18)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(29),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(29),
      O => wr_buf_in_data(29)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(28),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(28),
      O => wr_buf_in_data(28)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(27),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(27),
      O => wr_buf_in_data(27)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(26),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(26),
      O => wr_buf_in_data(26)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(25),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(25),
      O => wr_buf_in_data(25)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(24),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(24),
      O => wr_buf_in_data(24)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72FFFFFF72FF0000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s_axi_wstrb(3),
      I2 => wdf_mask(3),
      I3 => \axaddr_reg[2]\,
      I4 => app_wdf_rdy,
      I5 => app_wdf_mask_r1(3),
      O => wr_buf_in_data(35)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72FFFFFF72FF0000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s_axi_wstrb(2),
      I2 => wdf_mask(2),
      I3 => \axaddr_reg[2]\,
      I4 => app_wdf_rdy,
      I5 => app_wdf_mask_r1(2),
      O => wr_buf_in_data(34)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72FFFFFF72FF0000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s_axi_wstrb(1),
      I2 => wdf_mask(1),
      I3 => \axaddr_reg[2]\,
      I4 => app_wdf_rdy,
      I5 => app_wdf_mask_r1(1),
      O => wr_buf_in_data(33)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72FFFFFF72FF0000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s_axi_wstrb(0),
      I2 => wdf_mask(0),
      I3 => \axaddr_reg[2]\,
      I4 => app_wdf_rdy,
      I5 => app_wdf_mask_r1(0),
      O => wr_buf_in_data(32)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(31),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(31),
      O => wr_buf_in_data(31)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \^s_axi_wready\,
      I2 => wdf_data(30),
      I3 => app_wdf_rdy,
      I4 => app_wdf_data_r1(30),
      O => wr_buf_in_data(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_wr_cmd_fsm is
  port (
    s_axi_awready : out STD_LOGIC;
    sel_first_r_reg : out STD_LOGIC;
    int_next_pending_r_reg : out STD_LOGIC;
    axaddr_int : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axlen_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_addr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axready_reg_0 : out STD_LOGIC;
    b_push : out STD_LOGIC;
    \axburst_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axlen_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axaddr_incr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wready0 : out STD_LOGIC;
    wready_reg : out STD_LOGIC;
    awvalid_int : out STD_LOGIC;
    \RD_PRI_REG.rd_cmd_hold_reg\ : out STD_LOGIC;
    w_ignore_end : out STD_LOGIC;
    \app_addr_r1_reg[24]\ : out STD_LOGIC;
    \app_addr_r1_reg[23]\ : out STD_LOGIC;
    \app_addr_r1_reg[22]\ : out STD_LOGIC;
    \app_addr_r1_reg[21]\ : out STD_LOGIC;
    \app_addr_r1_reg[20]\ : out STD_LOGIC;
    \app_addr_r1_reg[19]\ : out STD_LOGIC;
    \app_addr_r1_reg[18]\ : out STD_LOGIC;
    \app_addr_r1_reg[17]\ : out STD_LOGIC;
    \app_addr_r1_reg[16]\ : out STD_LOGIC;
    \app_addr_r1_reg[15]\ : out STD_LOGIC;
    \app_addr_r1_reg[14]\ : out STD_LOGIC;
    \app_addr_r1_reg[13]\ : out STD_LOGIC;
    \app_addr_r1_reg[12]\ : out STD_LOGIC;
    \app_addr_r1_reg[11]\ : out STD_LOGIC;
    \app_addr_r1_reg[10]\ : out STD_LOGIC;
    \app_addr_r1_reg[9]\ : out STD_LOGIC;
    \app_addr_r1_reg[8]\ : out STD_LOGIC;
    \app_addr_r1_reg[7]\ : out STD_LOGIC;
    \app_addr_r1_reg[6]\ : out STD_LOGIC;
    \axaddr_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \axqos_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    areset_d1 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    sel_first_r_reg_1 : in STD_LOGIC;
    int_next_pending_r : in STD_LOGIC;
    sel_first_r_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    int_next_pending_r_0 : in STD_LOGIC;
    \axlen_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axlen_cnt_reg[2]\ : in STD_LOGIC;
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \axlen_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axvalid : in STD_LOGIC;
    \gen_bc2.w_ignore_end_r_reg\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \int_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_addr_reg[3]_0\ : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    axburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_1 : in STD_LOGIC;
    \axlen_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_rdy : in STD_LOGIC;
    wvalid_int : in STD_LOGIC;
    state : in STD_LOGIC;
    \RD_PRI_REG.rd_starve_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_first_r_reg_3 : in STD_LOGIC;
    w_ignore_end_r : in STD_LOGIC;
    \axaddr_incr_reg[24]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \axlen_cnt_reg[7]_1\ : in STD_LOGIC;
    \axqos_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axid : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_wr_cmd_fsm : entity is "mig_7series_v2_3_axi_mc_wr_cmd_fsm";
end ddr2_mig_7series_v2_3_axi_mc_wr_cmd_fsm;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_wr_cmd_fsm is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RD_PRI_REG.rd_cmd_hold_i_3_n_0\ : STD_LOGIC;
  signal \RD_PRI_REG.rd_cmd_hold_i_4_n_0\ : STD_LOGIC;
  signal \^awvalid_int\ : STD_LOGIC;
  signal \axaddr_incr[31]_i_3_n_0\ : STD_LOGIC;
  signal \^axaddr_int\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axburst_reg[1]\ : STD_LOGIC;
  signal \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\ : STD_LOGIC;
  signal \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\ : STD_LOGIC;
  signal \axlen_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \axlen_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \axlen_cnt[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \axlen_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \axlen_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \axlen_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \axlen_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \axlen_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal axready_i_1_n_0 : STD_LOGIC;
  signal axready_i_3_n_0 : STD_LOGIC;
  signal axready_i_4_n_0 : STD_LOGIC;
  signal \^axready_reg_0\ : STD_LOGIC;
  signal \int_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \int_addr[3]_i_4_n_0\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^wready_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_cmd_hold_i_3\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \RD_PRI_REG.rd_cmd_hold_i_4\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \axaddr[0]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \axaddr[10]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \axaddr[11]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \axaddr[12]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \axaddr[13]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \axaddr[14]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \axaddr[15]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \axaddr[16]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \axaddr[17]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \axaddr[18]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \axaddr[19]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \axaddr[1]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \axaddr[20]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \axaddr[21]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \axaddr[22]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \axaddr[23]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \axaddr[24]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \axaddr[25]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \axaddr[26]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \axaddr[27]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \axaddr[28]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \axaddr[29]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \axaddr[2]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \axaddr[30]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \axaddr[31]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \axaddr[3]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \axaddr[4]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \axaddr[5]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \axaddr[6]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \axaddr[7]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \axaddr[8]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \axaddr[9]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \axaddr_incr[0]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \axaddr_incr[10]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \axaddr_incr[11]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \axaddr_incr[12]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \axaddr_incr[13]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \axaddr_incr[14]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \axaddr_incr[15]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \axaddr_incr[16]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \axaddr_incr[17]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \axaddr_incr[18]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \axaddr_incr[19]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \axaddr_incr[1]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \axaddr_incr[20]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \axaddr_incr[21]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \axaddr_incr[22]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \axaddr_incr[23]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \axaddr_incr[24]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \axaddr_incr[25]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \axaddr_incr[26]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \axaddr_incr[27]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \axaddr_incr[28]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \axaddr_incr[29]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \axaddr_incr[2]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \axaddr_incr[30]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \axaddr_incr[31]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \axaddr_incr[31]_i_2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \axaddr_incr[31]_i_3\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \axaddr_incr[3]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \axaddr_incr[4]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \axaddr_incr[5]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \axaddr_incr[6]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \axaddr_incr[7]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \axaddr_incr[8]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \axaddr_incr[9]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \axburst[1]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \axlen[0]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \axlen[1]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \axlen[2]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \axlen[3]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \axlen[4]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \axlen[5]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \axlen[6]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \axlen[7]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \axlen_cnt[1]_i_2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \axlen_cnt[2]_i_2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \axlen_cnt[3]_i_2__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \axlen_cnt[5]_i_2__0\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \axlen_cnt[5]_i_5\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \axlen_cnt[5]_i_6\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \axlen_cnt[7]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \axlen_cnt[7]_i_4\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \axqos[0]_i_1__0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \axqos[1]_i_1__0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \axqos[2]_i_1__0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \axqos[3]_i_1__0\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of axready_i_1 : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of axready_i_4 : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of axvalid_i_1 : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \gen_bc2.w_ignore_end_r_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \int_addr[3]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \int_addr[3]_i_3\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \int_addr[3]_i_4\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \memory_reg[7][0]_srl8_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \memory_reg[7][1]_srl8_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \memory_reg[7][2]_srl8_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \memory_reg[7][3]_srl8_i_1\ : label is "soft_lutpair592";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  awvalid_int <= \^awvalid_int\;
  axaddr_int(3 downto 0) <= \^axaddr_int\(3 downto 0);
  \axburst_reg[1]\ <= \^axburst_reg[1]\;
  axready_reg_0 <= \^axready_reg_0\;
  s_axi_awready <= \^s_axi_awready\;
  wready_reg <= \^wready_reg\;
\RD_PRI_REG.rd_cmd_hold_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747FF47"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => axvalid,
      I3 => \RD_PRI_REG.rd_cmd_hold_i_3_n_0\,
      I4 => \RD_PRI_REG.rd_cmd_hold_i_4_n_0\,
      I5 => \RD_PRI_REG.rd_starve_cnt_reg[8]\(0),
      O => \RD_PRI_REG.rd_cmd_hold_reg\
    );
\RD_PRI_REG.rd_cmd_hold_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \axqos_reg[3]_0\(1),
      I1 => s_axi_awqos(1),
      I2 => \axqos_reg[3]_0\(0),
      I3 => \^s_axi_awready\,
      I4 => s_axi_awqos(0),
      O => \RD_PRI_REG.rd_cmd_hold_i_3_n_0\
    );
\RD_PRI_REG.rd_cmd_hold_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \axqos_reg[3]_0\(3),
      I1 => s_axi_awqos(3),
      I2 => \axqos_reg[3]_0\(2),
      I3 => \^s_axi_awready\,
      I4 => s_axi_awqos(2),
      O => \RD_PRI_REG.rd_cmd_hold_i_4_n_0\
    );
\RD_PRI_REG.wr_wait_limit[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => SS(0),
      I1 => axvalid,
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => \gen_bc2.w_ignore_end_r_reg\,
      I5 => app_rdy,
      O => SR(0)
    );
\app_addr_r1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(10),
      I1 => Q(10),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(4),
      O => \app_addr_r1_reg[10]\
    );
\app_addr_r1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(11),
      I1 => Q(11),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(5),
      O => \app_addr_r1_reg[11]\
    );
\app_addr_r1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(12),
      I1 => Q(12),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(6),
      O => \app_addr_r1_reg[12]\
    );
\app_addr_r1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(13),
      I1 => Q(13),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(7),
      O => \app_addr_r1_reg[13]\
    );
\app_addr_r1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(14),
      I1 => Q(14),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(8),
      O => \app_addr_r1_reg[14]\
    );
\app_addr_r1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(15),
      I1 => Q(15),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(9),
      O => \app_addr_r1_reg[15]\
    );
\app_addr_r1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(16),
      I1 => Q(16),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(10),
      O => \app_addr_r1_reg[16]\
    );
\app_addr_r1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(17),
      I1 => Q(17),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(11),
      O => \app_addr_r1_reg[17]\
    );
\app_addr_r1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(18),
      I1 => Q(18),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(12),
      O => \app_addr_r1_reg[18]\
    );
\app_addr_r1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(19),
      I1 => Q(19),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(13),
      O => \app_addr_r1_reg[19]\
    );
\app_addr_r1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(20),
      I1 => Q(20),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(14),
      O => \app_addr_r1_reg[20]\
    );
\app_addr_r1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(21),
      I1 => Q(21),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(15),
      O => \app_addr_r1_reg[21]\
    );
\app_addr_r1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(22),
      I1 => Q(22),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(16),
      O => \app_addr_r1_reg[22]\
    );
\app_addr_r1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(23),
      I1 => Q(23),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(17),
      O => \app_addr_r1_reg[23]\
    );
\app_addr_r1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(24),
      I1 => Q(24),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(18),
      O => \app_addr_r1_reg[24]\
    );
\app_addr_r1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => Q(6),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(0),
      O => \app_addr_r1_reg[6]\
    );
\app_addr_r1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => Q(7),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(1),
      O => \app_addr_r1_reg[7]\
    );
\app_addr_r1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(8),
      I1 => Q(8),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(2),
      O => \app_addr_r1_reg[8]\
    );
\app_addr_r1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => Q(9),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => axburst(0),
      I5 => \axaddr_incr_reg[24]\(3),
      O => \app_addr_r1_reg[9]\
    );
\axaddr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => \^s_axi_awready\,
      I2 => Q(0),
      O => \axaddr_reg[31]\(0)
    );
\axaddr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(10),
      I1 => \^s_axi_awready\,
      I2 => Q(10),
      O => \axaddr_reg[31]\(6)
    );
\axaddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(11),
      I1 => \^s_axi_awready\,
      I2 => Q(11),
      O => \axaddr_reg[31]\(7)
    );
\axaddr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(12),
      I1 => \^s_axi_awready\,
      I2 => Q(12),
      O => \axaddr_reg[31]\(8)
    );
\axaddr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(13),
      I1 => \^s_axi_awready\,
      I2 => Q(13),
      O => \axaddr_reg[31]\(9)
    );
\axaddr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(14),
      I1 => \^s_axi_awready\,
      I2 => Q(14),
      O => \axaddr_reg[31]\(10)
    );
\axaddr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(15),
      I1 => \^s_axi_awready\,
      I2 => Q(15),
      O => \axaddr_reg[31]\(11)
    );
\axaddr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(16),
      I1 => \^s_axi_awready\,
      I2 => Q(16),
      O => \axaddr_reg[31]\(12)
    );
\axaddr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(17),
      I1 => \^s_axi_awready\,
      I2 => Q(17),
      O => \axaddr_reg[31]\(13)
    );
\axaddr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(18),
      I1 => \^s_axi_awready\,
      I2 => Q(18),
      O => \axaddr_reg[31]\(14)
    );
\axaddr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(19),
      I1 => \^s_axi_awready\,
      I2 => Q(19),
      O => \axaddr_reg[31]\(15)
    );
\axaddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => \^s_axi_awready\,
      I2 => Q(1),
      O => \axaddr_reg[31]\(1)
    );
\axaddr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(20),
      I1 => \^s_axi_awready\,
      I2 => Q(20),
      O => \axaddr_reg[31]\(16)
    );
\axaddr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(21),
      I1 => \^s_axi_awready\,
      I2 => Q(21),
      O => \axaddr_reg[31]\(17)
    );
\axaddr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(22),
      I1 => \^s_axi_awready\,
      I2 => Q(22),
      O => \axaddr_reg[31]\(18)
    );
\axaddr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(23),
      I1 => \^s_axi_awready\,
      I2 => Q(23),
      O => \axaddr_reg[31]\(19)
    );
\axaddr[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(24),
      I1 => \^s_axi_awready\,
      I2 => Q(24),
      O => \axaddr_reg[31]\(20)
    );
\axaddr[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(25),
      I1 => \^s_axi_awready\,
      I2 => Q(25),
      O => \axaddr_reg[31]\(21)
    );
\axaddr[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(26),
      I1 => \^s_axi_awready\,
      I2 => Q(26),
      O => \axaddr_reg[31]\(22)
    );
\axaddr[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(27),
      I1 => \^s_axi_awready\,
      I2 => Q(27),
      O => \axaddr_reg[31]\(23)
    );
\axaddr[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(28),
      I1 => \^s_axi_awready\,
      I2 => Q(28),
      O => \axaddr_reg[31]\(24)
    );
\axaddr[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(29),
      I1 => \^s_axi_awready\,
      I2 => Q(29),
      O => \axaddr_reg[31]\(25)
    );
\axaddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => \^s_axi_awready\,
      I2 => Q(2),
      O => \^axaddr_int\(0)
    );
\axaddr[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(30),
      I1 => \^s_axi_awready\,
      I2 => Q(30),
      O => \axaddr_reg[31]\(26)
    );
\axaddr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(31),
      I1 => \^s_axi_awready\,
      I2 => Q(31),
      O => \axaddr_reg[31]\(27)
    );
\axaddr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \^s_axi_awready\,
      I2 => Q(3),
      O => \^axaddr_int\(1)
    );
\axaddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => \^s_axi_awready\,
      I2 => Q(4),
      O => \^axaddr_int\(2)
    );
\axaddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => \^s_axi_awready\,
      I2 => Q(5),
      O => \^axaddr_int\(3)
    );
\axaddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => \^s_axi_awready\,
      I2 => Q(6),
      O => \axaddr_reg[31]\(2)
    );
\axaddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => \^s_axi_awready\,
      I2 => Q(7),
      O => \axaddr_reg[31]\(3)
    );
\axaddr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(8),
      I1 => \^s_axi_awready\,
      I2 => Q(8),
      O => \axaddr_reg[31]\(4)
    );
\axaddr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => \^s_axi_awready\,
      I2 => Q(9),
      O => \axaddr_reg[31]\(5)
    );
\axaddr_incr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => \^s_axi_awready\,
      I2 => Q(0),
      I3 => axready_reg_1,
      I4 => \out\(0),
      O => \axaddr_incr_reg[31]\(0)
    );
\axaddr_incr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(10),
      I1 => \^s_axi_awready\,
      I2 => Q(10),
      I3 => axready_reg_1,
      I4 => \out\(10),
      O => \axaddr_incr_reg[31]\(10)
    );
\axaddr_incr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(11),
      I1 => \^s_axi_awready\,
      I2 => Q(11),
      I3 => axready_reg_1,
      I4 => \out\(11),
      O => \axaddr_incr_reg[31]\(11)
    );
\axaddr_incr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(12),
      I1 => \^s_axi_awready\,
      I2 => Q(12),
      I3 => axready_reg_1,
      I4 => \out\(12),
      O => \axaddr_incr_reg[31]\(12)
    );
\axaddr_incr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(13),
      I1 => \^s_axi_awready\,
      I2 => Q(13),
      I3 => axready_reg_1,
      I4 => \out\(13),
      O => \axaddr_incr_reg[31]\(13)
    );
\axaddr_incr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(14),
      I1 => \^s_axi_awready\,
      I2 => Q(14),
      I3 => axready_reg_1,
      I4 => \out\(14),
      O => \axaddr_incr_reg[31]\(14)
    );
\axaddr_incr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(15),
      I1 => \^s_axi_awready\,
      I2 => Q(15),
      I3 => axready_reg_1,
      I4 => \out\(15),
      O => \axaddr_incr_reg[31]\(15)
    );
\axaddr_incr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(16),
      I1 => \^s_axi_awready\,
      I2 => Q(16),
      I3 => axready_reg_1,
      I4 => \out\(16),
      O => \axaddr_incr_reg[31]\(16)
    );
\axaddr_incr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(17),
      I1 => \^s_axi_awready\,
      I2 => Q(17),
      I3 => axready_reg_1,
      I4 => \out\(17),
      O => \axaddr_incr_reg[31]\(17)
    );
\axaddr_incr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(18),
      I1 => \^s_axi_awready\,
      I2 => Q(18),
      I3 => axready_reg_1,
      I4 => \out\(18),
      O => \axaddr_incr_reg[31]\(18)
    );
\axaddr_incr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(19),
      I1 => \^s_axi_awready\,
      I2 => Q(19),
      I3 => axready_reg_1,
      I4 => \out\(19),
      O => \axaddr_incr_reg[31]\(19)
    );
\axaddr_incr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => \^s_axi_awready\,
      I2 => Q(1),
      I3 => axready_reg_1,
      I4 => \out\(1),
      O => \axaddr_incr_reg[31]\(1)
    );
\axaddr_incr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(20),
      I1 => \^s_axi_awready\,
      I2 => Q(20),
      I3 => axready_reg_1,
      I4 => \out\(20),
      O => \axaddr_incr_reg[31]\(20)
    );
\axaddr_incr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(21),
      I1 => \^s_axi_awready\,
      I2 => Q(21),
      I3 => axready_reg_1,
      I4 => \out\(21),
      O => \axaddr_incr_reg[31]\(21)
    );
\axaddr_incr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(22),
      I1 => \^s_axi_awready\,
      I2 => Q(22),
      I3 => axready_reg_1,
      I4 => \out\(22),
      O => \axaddr_incr_reg[31]\(22)
    );
\axaddr_incr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(23),
      I1 => \^s_axi_awready\,
      I2 => Q(23),
      I3 => axready_reg_1,
      I4 => \out\(23),
      O => \axaddr_incr_reg[31]\(23)
    );
\axaddr_incr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(24),
      I1 => \^s_axi_awready\,
      I2 => Q(24),
      I3 => axready_reg_1,
      I4 => \out\(24),
      O => \axaddr_incr_reg[31]\(24)
    );
\axaddr_incr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(25),
      I1 => \^s_axi_awready\,
      I2 => Q(25),
      I3 => axready_reg_1,
      I4 => \out\(25),
      O => \axaddr_incr_reg[31]\(25)
    );
\axaddr_incr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(26),
      I1 => \^s_axi_awready\,
      I2 => Q(26),
      I3 => axready_reg_1,
      I4 => \out\(26),
      O => \axaddr_incr_reg[31]\(26)
    );
\axaddr_incr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(27),
      I1 => \^s_axi_awready\,
      I2 => Q(27),
      I3 => axready_reg_1,
      I4 => \out\(27),
      O => \axaddr_incr_reg[31]\(27)
    );
\axaddr_incr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(28),
      I1 => \^s_axi_awready\,
      I2 => Q(28),
      I3 => axready_reg_1,
      I4 => \out\(28),
      O => \axaddr_incr_reg[31]\(28)
    );
\axaddr_incr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(29),
      I1 => \^s_axi_awready\,
      I2 => Q(29),
      I3 => axready_reg_1,
      I4 => \out\(29),
      O => \axaddr_incr_reg[31]\(29)
    );
\axaddr_incr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => \^s_axi_awready\,
      I2 => Q(2),
      I3 => axready_reg_1,
      I4 => \out\(2),
      O => \axaddr_incr_reg[31]\(2)
    );
\axaddr_incr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(30),
      I1 => \^s_axi_awready\,
      I2 => Q(30),
      I3 => axready_reg_1,
      I4 => \out\(30),
      O => \axaddr_incr_reg[31]\(30)
    );
\axaddr_incr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      I2 => s_axi_awburst(0),
      I3 => \axaddr_incr[31]_i_3_n_0\,
      O => \axlen_cnt_reg[0]\(0)
    );
\axaddr_incr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(31),
      I1 => \^s_axi_awready\,
      I2 => Q(31),
      I3 => axready_reg_1,
      I4 => \out\(31),
      O => \axaddr_incr_reg[31]\(31)
    );
\axaddr_incr[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => app_rdy_r_reg,
      I1 => axburst(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awburst(0),
      O => \axaddr_incr[31]_i_3_n_0\
    );
\axaddr_incr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \^s_axi_awready\,
      I2 => Q(3),
      I3 => axready_reg_1,
      I4 => \out\(3),
      O => \axaddr_incr_reg[31]\(3)
    );
\axaddr_incr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => \^s_axi_awready\,
      I2 => Q(4),
      I3 => axready_reg_1,
      I4 => \out\(4),
      O => \axaddr_incr_reg[31]\(4)
    );
\axaddr_incr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => \^s_axi_awready\,
      I2 => Q(5),
      I3 => axready_reg_1,
      I4 => \out\(5),
      O => \axaddr_incr_reg[31]\(5)
    );
\axaddr_incr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => \^s_axi_awready\,
      I2 => Q(6),
      I3 => axready_reg_1,
      I4 => \out\(6),
      O => \axaddr_incr_reg[31]\(6)
    );
\axaddr_incr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => \^s_axi_awready\,
      I2 => Q(7),
      I3 => axready_reg_1,
      I4 => \out\(7),
      O => \axaddr_incr_reg[31]\(7)
    );
\axaddr_incr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(8),
      I1 => \^s_axi_awready\,
      I2 => Q(8),
      I3 => axready_reg_1,
      I4 => \out\(8),
      O => \axaddr_incr_reg[31]\(8)
    );
\axaddr_incr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => \^s_axi_awready\,
      I2 => Q(9),
      I3 => axready_reg_1,
      I4 => \out\(9),
      O => \axaddr_incr_reg[31]\(9)
    );
\axburst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awburst(0),
      I1 => \^s_axi_awready\,
      I2 => axburst(0),
      O => \^axburst_reg[1]\
    );
\axlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(0),
      O => \^d\(0)
    );
\axlen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(1),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(1),
      O => \^d\(1)
    );
\axlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(2),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(2),
      O => \^d\(2)
    );
\axlen[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(3),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(3),
      O => \^d\(3)
    );
\axlen[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(4),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(4),
      O => \^d\(4)
    );
\axlen[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(5),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(5),
      O => \^d\(5)
    );
\axlen[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(6),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(6),
      O => \^d\(6)
    );
\axlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(7),
      O => \^d\(7)
    );
\axlen_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00807FFF8000FF7F"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => s_axi_awburst(0),
      I3 => \int_addr[3]_i_3_n_0\,
      I4 => \axlen_cnt_reg[3]_0\(0),
      I5 => \^d\(1),
      O => \axlen_cnt_reg[3]\(0)
    );
\axlen_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAB515151AB51"
    )
        port map (
      I0 => axready_reg_1,
      I1 => \axlen_cnt_reg[7]_0\(0),
      I2 => \axlen_cnt[5]_i_2__0_n_0\,
      I3 => \axlen_reg[7]\(1),
      I4 => \^s_axi_awready\,
      I5 => s_axi_awlen(1),
      O => \axlen_cnt_reg[7]\(0)
    );
\axlen_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0808FB"
    )
        port map (
      I0 => \^d\(2),
      I1 => \int_addr[3]_i_4_n_0\,
      I2 => \int_addr[3]_i_3_n_0\,
      I3 => \axlen_cnt[1]_i_2_n_0\,
      I4 => \axlen_cnt[1]_i_3_n_0\,
      O => \axlen_cnt_reg[3]\(1)
    );
\axlen_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEEBB05054411"
    )
        port map (
      I0 => axready_reg_1,
      I1 => \axlen_cnt_reg[7]_0\(0),
      I2 => \^d\(1),
      I3 => \axlen_cnt_reg[7]_0\(1),
      I4 => \axlen_cnt[5]_i_2__0_n_0\,
      I5 => \^d\(2),
      O => \axlen_cnt_reg[7]\(1)
    );
\axlen_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_awlen(2),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awburst(0),
      I3 => s_axi_awvalid,
      I4 => \axlen_cnt_reg[3]_0\(1),
      O => \axlen_cnt[1]_i_2_n_0\
    );
\axlen_cnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_awlen(1),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awburst(0),
      I3 => s_axi_awvalid,
      I4 => \axlen_cnt_reg[3]_0\(0),
      O => \axlen_cnt[1]_i_3_n_0\
    );
\axlen_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44BB0004BF40FB"
    )
        port map (
      I0 => \axlen_cnt[2]_i_2_n_0\,
      I1 => s_axi_awburst(0),
      I2 => \int_addr[3]_i_3_n_0\,
      I3 => \axlen_cnt_reg[3]_0\(2),
      I4 => \^d\(3),
      I5 => \axlen_cnt[2]_i_3_n_0\,
      O => \axlen_cnt_reg[3]\(2)
    );
\axlen_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => axready_reg_1,
      I1 => \axlen_cnt[3]_i_3_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(2),
      I3 => \axlen_cnt[5]_i_2__0_n_0\,
      I4 => \^d\(3),
      O => \axlen_cnt_reg[7]\(2)
    );
\axlen_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      O => \axlen_cnt[2]_i_2_n_0\
    );
\axlen_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAA2AAA"
    )
        port map (
      I0 => \axlen_cnt_reg[3]_0\(1),
      I1 => s_axi_awvalid,
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => \^d\(2),
      I5 => \axlen_cnt[1]_i_3_n_0\,
      O => \axlen_cnt[2]_i_3_n_0\
    );
\axlen_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCCCCCA3333333"
    )
        port map (
      I0 => \int_addr[3]_i_3_n_0\,
      I1 => \axlen_cnt_reg[3]_0\(3),
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => s_axi_awburst(0),
      I5 => \axlen_cnt[3]_i_2_n_0\,
      O => \axlen_cnt_reg[3]\(3)
    );
\axlen_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE04AB51FE04FE04"
    )
        port map (
      I0 => axready_reg_1,
      I1 => \axlen_cnt_reg[7]_0\(3),
      I2 => \axlen_cnt[5]_i_2__0_n_0\,
      I3 => \^d\(4),
      I4 => \axlen_cnt[3]_i_2__2_n_0\,
      I5 => \axlen_cnt[3]_i_3_n_0\,
      O => \axlen_cnt_reg[7]\(3)
    );
\axlen_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \axlen_cnt[2]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => s_axi_awvalid,
      I5 => \axlen_cnt_reg[3]_0\(2),
      O => \axlen_cnt[3]_i_2_n_0\
    );
\axlen_cnt[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awlen(3),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      I4 => \axlen_cnt_reg[7]_0\(2),
      O => \axlen_cnt[3]_i_2__2_n_0\
    );
\axlen_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \axlen_cnt_reg[7]_0\(0),
      I1 => \^d\(1),
      I2 => \axlen_cnt_reg[7]_0\(1),
      I3 => \axlen_cnt[5]_i_2__0_n_0\,
      I4 => \^d\(2),
      O => \axlen_cnt[3]_i_3_n_0\
    );
\axlen_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => s_axi_awlen(5),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(5),
      I3 => axready_reg_1,
      I4 => \axlen_cnt[5]_i_4_n_0\,
      I5 => \axlen_cnt[5]_i_3__0_n_0\,
      O => \axlen_cnt_reg[7]\(4)
    );
\axlen_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE04AB51FE04FE04"
    )
        port map (
      I0 => axready_reg_1,
      I1 => \axlen_cnt_reg[7]_0\(5),
      I2 => \axlen_cnt[5]_i_2__0_n_0\,
      I3 => \^d\(6),
      I4 => \axlen_cnt[5]_i_3__0_n_0\,
      I5 => \axlen_cnt[5]_i_4_n_0\,
      O => \axlen_cnt_reg[7]\(5)
    );
\axlen_cnt[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      I2 => s_axi_awburst(0),
      O => \axlen_cnt[5]_i_2__0_n_0\
    );
\axlen_cnt[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awlen(5),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      I4 => \axlen_cnt_reg[7]_0\(4),
      O => \axlen_cnt[5]_i_3__0_n_0\
    );
\axlen_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000047"
    )
        port map (
      I0 => \^d\(2),
      I1 => \axlen_cnt[5]_i_2__0_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(1),
      I3 => \axlen_cnt[5]_i_5_n_0\,
      I4 => \axlen_cnt[3]_i_2__2_n_0\,
      I5 => \axlen_cnt[5]_i_6_n_0\,
      O => \axlen_cnt[5]_i_4_n_0\
    );
\axlen_cnt[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awlen(1),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      I4 => \axlen_cnt_reg[7]_0\(0),
      O => \axlen_cnt[5]_i_5_n_0\
    );
\axlen_cnt[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awlen(4),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      I4 => \axlen_cnt_reg[7]_0\(3),
      O => \axlen_cnt[5]_i_6_n_0\
    );
\axlen_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => \^s_axi_awready\,
      I2 => \axlen_reg[7]\(7),
      I3 => axready_reg_1,
      I4 => \axlen_cnt[7]_i_3__0_n_0\,
      I5 => \axlen_cnt[7]_i_2_n_0\,
      O => \axlen_cnt_reg[7]\(6)
    );
\axlen_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D222"
    )
        port map (
      I0 => \axlen_cnt[7]_i_2_n_0\,
      I1 => \axlen_cnt[7]_i_3__0_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(7),
      I3 => \axlen_cnt[7]_i_4_n_0\,
      I4 => axready_reg_1,
      O => \axlen_cnt_reg[7]\(7)
    );
\axlen_cnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axlen_cnt[5]_i_4_n_0\,
      I1 => \axlen_cnt[7]_i_5_n_0\,
      O => \axlen_cnt[7]_i_2_n_0\
    );
\axlen_cnt[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      I3 => s_axi_awburst(0),
      I4 => \axlen_cnt_reg[7]_0\(6),
      O => \axlen_cnt[7]_i_3__0_n_0\
    );
\axlen_cnt[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_axi_awburst(0),
      I1 => s_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => \axlen_cnt[7]_i_4_n_0\
    );
\axlen_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \axlen_cnt[5]_i_3__0_n_0\,
      I1 => \axlen_cnt_reg[7]_0\(5),
      I2 => \axlen_cnt[5]_i_2__0_n_0\,
      I3 => \axlen_reg[7]\(6),
      I4 => \^s_axi_awready\,
      I5 => s_axi_awlen(6),
      O => \axlen_cnt[7]_i_5_n_0\
    );
\axqos[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awqos(0),
      I1 => \^s_axi_awready\,
      I2 => \axqos_reg[3]_0\(0),
      O => \axqos_reg[3]\(0)
    );
\axqos[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awqos(1),
      I1 => \^s_axi_awready\,
      I2 => \axqos_reg[3]_0\(1),
      O => \axqos_reg[3]\(1)
    );
\axqos[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awqos(2),
      I1 => \^s_axi_awready\,
      I2 => \axqos_reg[3]_0\(2),
      O => \axqos_reg[3]\(2)
    );
\axqos[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awqos(3),
      I1 => \^s_axi_awready\,
      I2 => \axqos_reg[3]_0\(3),
      O => \axqos_reg[3]\(3)
    );
axready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => axvalid,
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      I3 => \^axready_reg_0\,
      O => axready_i_1_n_0
    );
axready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFC0AAAA"
    )
        port map (
      I0 => axready_i_3_n_0,
      I1 => int_next_pending_r_0,
      I2 => \^axaddr_int\(0),
      I3 => \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\,
      I4 => \^axburst_reg[1]\,
      I5 => app_rdy_r_reg,
      O => \^axready_reg_0\
    );
axready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBB8B"
    )
        port map (
      I0 => int_next_pending_r,
      I1 => axready_i_4_n_0,
      I2 => \axlen_cnt[5]_i_4_n_0\,
      I3 => \axlen_cnt_reg[7]_1\,
      I4 => \axlen_cnt[7]_i_3__0_n_0\,
      I5 => \axlen_cnt[7]_i_5_n_0\,
      O => axready_i_3_n_0
    );
axready_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \axlen_reg[7]\(0),
      I1 => s_axi_awlen(0),
      I2 => Q(2),
      I3 => \^s_axi_awready\,
      I4 => s_axi_awaddr(2),
      O => axready_i_4_n_0
    );
axready_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axready_i_1_n_0,
      Q => \^s_axi_awready\,
      R => areset_d1
    );
axvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => axvalid,
      O => \^awvalid_int\
    );
\gen_bc2.w_ignore_end_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4477000044440303"
    )
        port map (
      I0 => int_next_pending_r_0,
      I1 => \^axburst_reg[1]\,
      I2 => \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\,
      I3 => int_next_pending_r,
      I4 => \^axaddr_int\(0),
      I5 => \^d\(0),
      O => w_ignore_end
    );
\gen_bc2.w_ignore_end_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD5"
    )
        port map (
      I0 => \axlen_cnt[5]_i_4_n_0\,
      I1 => \axlen_cnt[7]_i_4_n_0\,
      I2 => \axlen_cnt_reg[7]_0\(7),
      I3 => \axlen_cnt[7]_i_3__0_n_0\,
      I4 => \axlen_cnt[7]_i_5_n_0\,
      O => \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\
    );
\int_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
        port map (
      I0 => \^axaddr_int\(1),
      I1 => \int_addr[3]_i_4_n_0\,
      I2 => \int_addr[3]_i_3_n_0\,
      I3 => \int_addr_reg[2]\(0),
      I4 => \^d\(1),
      O => \int_addr_reg[3]\(0)
    );
\int_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FBFB08FB08FB08"
    )
        port map (
      I0 => \^axaddr_int\(2),
      I1 => \int_addr[3]_i_4_n_0\,
      I2 => \int_addr[3]_i_3_n_0\,
      I3 => \int_addr_reg[2]\(1),
      I4 => \^d\(2),
      I5 => \int_addr_reg[2]\(0),
      O => \int_addr_reg[3]\(1)
    );
\int_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => s_axi_awburst(0),
      I3 => \int_addr[3]_i_3_n_0\,
      O => E(0)
    );
\int_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => \^s_axi_awready\,
      I2 => Q(5),
      I3 => \int_addr[3]_i_4_n_0\,
      I4 => \int_addr[3]_i_3_n_0\,
      I5 => \int_addr_reg[3]_0\,
      O => \int_addr_reg[3]\(2)
    );
\int_addr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => axburst(0),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awburst(0),
      I3 => app_rdy_r_reg,
      O => \int_addr[3]_i_3_n_0\
    );
\int_addr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_awburst(0),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awvalid,
      O => \int_addr[3]_i_4_n_0\
    );
int_next_pending_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending\,
      I1 => \^axaddr_int\(0),
      I2 => \^d\(0),
      I3 => \axaddr_incr[31]_i_3_n_0\,
      I4 => int_next_pending_r,
      O => int_next_pending_r_reg
    );
\int_next_pending_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFA8080000"
    )
        port map (
      I0 => \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\,
      I1 => Q(2),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awaddr(2),
      I4 => \int_addr[3]_i_3_n_0\,
      I5 => int_next_pending_r_0,
      O => int_next_pending_r_reg_0
    );
\int_next_pending_r_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \axlen_cnt_reg[3]_0\(3),
      I1 => \int_addr[3]_i_4_n_0\,
      I2 => \axlen_cnt[1]_i_2_n_0\,
      I3 => \axlen_cnt_reg[2]\,
      I4 => \axlen_cnt[1]_i_3_n_0\,
      O => \axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_next_pending\
    );
\memory_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axready_reg_0\,
      O => b_push
    );
\memory_reg[7][0]_srl8_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(0),
      I1 => \^s_axi_awready\,
      I2 => axid(0),
      O => \in\(0)
    );
\memory_reg[7][1]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(1),
      I1 => \^s_axi_awready\,
      I2 => axid(1),
      O => \in\(1)
    );
\memory_reg[7][2]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(2),
      I1 => \^s_axi_awready\,
      I2 => axid(2),
      O => \in\(2)
    );
\memory_reg[7][3]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(3),
      I1 => \^s_axi_awready\,
      I2 => axid(3),
      O => \in\(3)
    );
sel_first_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444404000000"
    )
        port map (
      I0 => areset_d1,
      I1 => \axaddr_incr[31]_i_3_n_0\,
      I2 => s_axi_awburst(0),
      I3 => s_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => sel_first_r_reg_1,
      O => sel_first_r_reg
    );
\sel_first_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110000000"
    )
        port map (
      I0 => areset_d1,
      I1 => \int_addr[3]_i_3_n_0\,
      I2 => s_axi_awburst(0),
      I3 => \^s_axi_awready\,
      I4 => s_axi_awvalid,
      I5 => sel_first_r_reg_2,
      O => sel_first_r_reg_0
    );
wready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFFA222FFFF"
    )
        port map (
      I0 => \^wready_reg\,
      I1 => app_rdy_r_reg,
      I2 => app_wdf_rdy,
      I3 => \^awvalid_int\,
      I4 => wvalid_int,
      I5 => state,
      O => wready0
    );
wready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFF1DFF1D"
    )
        port map (
      I0 => Q(2),
      I1 => \^s_axi_awready\,
      I2 => s_axi_awaddr(2),
      I3 => sel_first_r_reg_3,
      I4 => w_ignore_end_r,
      I5 => state,
      O => \^wready_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_wrap_cmd is
  port (
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_addr_reg[3]_0\ : out STD_LOGIC;
    int_next_pending_r_reg_0 : out STD_LOGIC;
    \axlen_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    areset_d1_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \axaddr_reg[2]\ : in STD_LOGIC;
    \int_addr_reg[3]_1\ : in STD_LOGIC;
    \RD_PRI_REG.rd_cmd_hold_reg\ : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_addr_reg[2]_0\ : in STD_LOGIC;
    \int_addr_reg[1]_0\ : in STD_LOGIC;
    s_axi_awlen : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_0 : in STD_LOGIC;
    \axlen_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axlen_cnt_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_wrap_cmd : entity is "mig_7series_v2_3_axi_mc_wrap_cmd";
end ddr2_mig_7series_v2_3_axi_mc_wrap_cmd;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_wrap_cmd is
  signal \^app_addr_r1_reg[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axlen_cnt_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \int_addr_reg_n_0_[3]\ : STD_LOGIC;
begin
  \app_addr_r1_reg[4]\(1 downto 0) <= \^app_addr_r1_reg[4]\(1 downto 0);
  \axlen_cnt_reg[3]_0\(3 downto 0) <= \^axlen_cnt_reg[3]_0\(3 downto 0);
\app_addr_r1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \int_addr_reg[1]_0\,
      I1 => \RD_PRI_REG.rd_cmd_hold_reg\,
      I2 => \^app_addr_r1_reg[4]\(0),
      I3 => axready_reg,
      I4 => Q(0),
      O => D(0)
    );
\app_addr_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \int_addr_reg[2]_0\,
      I1 => \RD_PRI_REG.rd_cmd_hold_reg\,
      I2 => \^app_addr_r1_reg[4]\(1),
      I3 => axready_reg,
      I4 => Q(1),
      O => D(1)
    );
\app_addr_r1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \int_addr_reg[3]_1\,
      I1 => \RD_PRI_REG.rd_cmd_hold_reg\,
      I2 => \int_addr_reg_n_0_[3]\,
      I3 => axready_reg,
      I4 => Q(2),
      O => D(2)
    );
\axlen_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[3]_1\(0),
      Q => \^axlen_cnt_reg[3]_0\(0),
      S => areset_d1
    );
\axlen_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[3]_1\(1),
      Q => \^axlen_cnt_reg[3]_0\(1),
      S => areset_d1
    );
\axlen_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[3]_1\(2),
      Q => \^axlen_cnt_reg[3]_0\(2),
      S => areset_d1
    );
\axlen_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \axlen_cnt_reg[3]_1\(3),
      Q => \^axlen_cnt_reg[3]_0\(3),
      S => areset_d1
    );
\int_addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A6AAAAAAA"
    )
        port map (
      I0 => \int_addr_reg_n_0_[3]\,
      I1 => \^app_addr_r1_reg[4]\(0),
      I2 => \^app_addr_r1_reg[4]\(1),
      I3 => s_axi_awlen(0),
      I4 => axready_reg_0,
      I5 => \axlen_reg[3]\(0),
      O => \int_addr_reg[3]_0\
    );
\int_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => axready_reg_1(0),
      Q => \^app_addr_r1_reg[4]\(0),
      R => areset_d1
    );
\int_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => axready_reg_1(1),
      Q => \^app_addr_r1_reg[4]\(1),
      R => areset_d1
    );
\int_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => axready_reg_1(2),
      Q => \int_addr_reg_n_0_[3]\,
      R => areset_d1
    );
int_next_pending_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \^axlen_cnt_reg[3]_0\(2),
      I1 => s_axi_awvalid,
      I2 => axready_reg_0,
      I3 => s_axi_awburst(0),
      I4 => s_axi_awlen(0),
      O => int_next_pending_r_reg_0
    );
int_next_pending_r_reg: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \axaddr_reg[2]\,
      Q => int_next_pending_r_0,
      S => areset_d1
    );
sel_first_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => areset_d1_reg,
      Q => sel_first_r_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0\ is
  port (
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r_0 : out STD_LOGIC;
    \axlen_cnt_reg[3]_0\ : out STD_LOGIC;
    \axlen_cnt_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_addr_reg[3]_0\ : out STD_LOGIC;
    \int_addr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_addr_reg[3]_2\ : out STD_LOGIC;
    \int_addr_reg[3]_3\ : out STD_LOGIC;
    areset_d1_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \axaddr_reg[2]\ : in STD_LOGIC;
    s_axi_arlen : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axburst_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axlen_cnt_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0\ : entity is "mig_7series_v2_3_axi_mc_wrap_cmd";
end \ddr2_mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0\ is
  signal \^axlen_cnt_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^int_addr_reg[3]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  \axlen_cnt_reg[3]_1\(3 downto 0) <= \^axlen_cnt_reg[3]_1\(3 downto 0);
  \int_addr_reg[3]_1\(2 downto 0) <= \^int_addr_reg[3]_1\(2 downto 0);
\axlen_cnt[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCCCCC"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => \^axlen_cnt_reg[3]_1\(0),
      I2 => s_axi_arvalid,
      I3 => axready_reg,
      I4 => s_axi_arburst(0),
      O => \axlen_cnt_reg[3]_0\
    );
\axlen_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => \axlen_cnt_reg[3]_2\(0),
      Q => \^axlen_cnt_reg[3]_1\(0),
      S => areset_d1
    );
\axlen_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => \axlen_cnt_reg[3]_2\(1),
      Q => \^axlen_cnt_reg[3]_1\(1),
      S => areset_d1
    );
\axlen_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => \axlen_cnt_reg[3]_2\(2),
      Q => \^axlen_cnt_reg[3]_1\(2),
      S => areset_d1
    );
\axlen_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => \axlen_cnt_reg[3]_2\(3),
      Q => \^axlen_cnt_reg[3]_1\(3),
      S => areset_d1
    );
\int_addr[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \^int_addr_reg[3]_1\(0),
      I1 => s_axi_arvalid,
      I2 => axready_reg,
      I3 => s_axi_arburst(0),
      I4 => s_axi_araddr(0),
      O => \int_addr_reg[3]_2\
    );
\int_addr[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \^int_addr_reg[3]_1\(1),
      I1 => s_axi_arvalid,
      I2 => axready_reg,
      I3 => s_axi_arburst(0),
      I4 => s_axi_araddr(1),
      O => \int_addr_reg[3]_3\
    );
\int_addr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \^int_addr_reg[3]_1\(2),
      I1 => s_axi_arvalid,
      I2 => axready_reg,
      I3 => s_axi_arburst(0),
      I4 => s_axi_araddr(2),
      O => \int_addr_reg[3]_0\
    );
\int_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => axready_reg_0(0),
      Q => \^int_addr_reg[3]_1\(0),
      R => areset_d1
    );
\int_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => axready_reg_0(1),
      Q => \^int_addr_reg[3]_1\(1),
      R => areset_d1
    );
\int_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \axburst_reg[1]\(0),
      D => axready_reg_0(2),
      Q => \^int_addr_reg[3]_1\(2),
      R => areset_d1
    );
int_next_pending_r_reg: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \axaddr_reg[2]\,
      Q => int_next_pending_r_0,
      S => areset_d1
    );
sel_first_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => areset_d1_reg,
      Q => sel_first_r_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_common is
  port (
    req_periodic_rd_r_lcl_reg : out STD_LOGIC;
    was_wr : out STD_LOGIC;
    insert_maint_r1_lcl_reg : out STD_LOGIC;
    maint_ref_zq_wip_r_reg : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_0 : out STD_LOGIC;
    was_priority : out STD_LOGIC;
    hi_priority : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_3\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_4\ : out STD_LOGIC;
    maint_ref_zq_wip_r_reg_0 : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC;
    \order_q_r_reg[0]\ : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC;
    q_has_rd_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ordered_r_lcl_reg_1 : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    req_wr_r_lcl_reg : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_1 : out STD_LOGIC;
    \maintenance_request.upd_last_master_r_reg\ : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    maint_rdy : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    tail_r_0 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    tail_r_1 : in STD_LOGIC;
    init_calib_complete_reg_rep_0 : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]\ : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    pre_bm_end_r_reg_4 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_0\ : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    p_128_out : in STD_LOGIC;
    p_129_out : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maint_zq_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_common : entity is "mig_7series_v2_3_bank_common";
end ddr2_mig_7series_v2_3_bank_common;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_common is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accept_internal_r : STD_LOGIC;
  signal accept_ns : STD_LOGIC;
  signal accept_r_reg_n_0 : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_2__1_n_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \^compute_tail.tail_r_lcl_reg_0\ : STD_LOGIC;
  signal \^compute_tail.tail_r_lcl_reg_2\ : STD_LOGIC;
  signal \^compute_tail.tail_r_lcl_reg_4\ : STD_LOGIC;
  signal \^hi_priority\ : STD_LOGIC;
  signal insert_maint_ns : STD_LOGIC;
  signal \^insert_maint_r1_lcl_reg\ : STD_LOGIC;
  signal \maint_controller.maint_wip_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \maint_controller.maint_wip_r_lcl_i_3_n_0\ : STD_LOGIC;
  signal maint_rdy_r1 : STD_LOGIC;
  signal \^maint_ref_zq_wip_r_reg\ : STD_LOGIC;
  signal maint_srx_r1 : STD_LOGIC;
  signal \^ordered_r_lcl_reg\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_0\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_1\ : STD_LOGIC;
  signal periodic_rd_ack_ns : STD_LOGIC;
  signal periodic_rd_cntr_r_i_1_n_0 : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal \^req_periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal \^req_periodic_rd_r_lcl_reg_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\ : STD_LOGIC;
  signal rfc_zq_xsdll_timer_ns : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rfc_zq_xsdll_timer_r : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^was_priority\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_r_i_1 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \pass_open_bank_r_lcl_i_2__1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of periodic_rd_ack_r_lcl_i_1 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of periodic_rd_cntr_r_i_1 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of q_has_priority_r_i_2 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of req_wr_r_lcl_i_2 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\ : label is "soft_lutpair481";
begin
  Q(0) <= \^q\(0);
  \compute_tail.tail_r_lcl_reg_0\ <= \^compute_tail.tail_r_lcl_reg_0\;
  \compute_tail.tail_r_lcl_reg_2\ <= \^compute_tail.tail_r_lcl_reg_2\;
  \compute_tail.tail_r_lcl_reg_4\ <= \^compute_tail.tail_r_lcl_reg_4\;
  hi_priority <= \^hi_priority\;
  insert_maint_r1_lcl_reg <= \^insert_maint_r1_lcl_reg\;
  maint_ref_zq_wip_r_reg <= \^maint_ref_zq_wip_r_reg\;
  ordered_r_lcl_reg <= \^ordered_r_lcl_reg\;
  ordered_r_lcl_reg_0 <= \^ordered_r_lcl_reg_0\;
  ordered_r_lcl_reg_1 <= \^ordered_r_lcl_reg_1\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  req_periodic_rd_r_lcl_reg <= \^req_periodic_rd_r_lcl_reg\;
  req_periodic_rd_r_lcl_reg_0 <= \^req_periodic_rd_r_lcl_reg_0\;
  was_priority <= \^was_priority\;
accept_internal_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_calib_complete_reg_rep,
      Q => accept_internal_r,
      R => '0'
    );
accept_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => init_calib_complete_reg_rep,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => \^req_periodic_rd_r_lcl_reg_0\,
      I3 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => accept_ns
    );
accept_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => accept_ns,
      Q => accept_r_reg_n_0,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_i_2_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => \^compute_tail.tail_r_lcl_reg_0\,
      I3 => p_90_out,
      I4 => pre_bm_end_r_reg,
      I5 => tail_r,
      O => \compute_tail.tail_r_lcl_reg\
    );
\compute_tail.tail_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_i_2__1_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => \^compute_tail.tail_r_lcl_reg_2\,
      I3 => p_51_out,
      I4 => pre_bm_end_r_reg_0,
      I5 => tail_r_0,
      O => \compute_tail.tail_r_lcl_reg_1\
    );
\compute_tail.tail_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_i_2__0_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => \^compute_tail.tail_r_lcl_reg_4\,
      I3 => p_12_out,
      I4 => pre_bm_end_r_reg_1,
      I5 => tail_r_1,
      O => \compute_tail.tail_r_lcl_reg_3\
    );
\compute_tail.tail_r_lcl_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555555"
    )
        port map (
      I0 => \^ordered_r_lcl_reg_1\,
      I1 => pre_bm_end_r_reg_3,
      I2 => p_130_out,
      I3 => pre_bm_end_r_reg_4,
      I4 => pre_bm_end_r_reg_2,
      O => \compute_tail.tail_r_lcl_i_2_n_0\
    );
\compute_tail.tail_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => \^ordered_r_lcl_reg_0\,
      I1 => pre_bm_end_r_reg_4,
      I2 => pre_bm_end_r_reg_3,
      I3 => pre_bm_end_r_reg_2,
      I4 => p_130_out,
      O => \compute_tail.tail_r_lcl_i_2__0_n_0\
    );
\compute_tail.tail_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555555"
    )
        port map (
      I0 => \^ordered_r_lcl_reg\,
      I1 => pre_bm_end_r_reg_2,
      I2 => p_130_out,
      I3 => pre_bm_end_r_reg_3,
      I4 => pre_bm_end_r_reg_4,
      O => \compute_tail.tail_r_lcl_i_2__1_n_0\
    );
\generate_maint_cmds.insert_maint_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => maint_srx_r1,
      I1 => maint_srx_r,
      I2 => \maint_controller.maint_wip_r_lcl_reg_0\,
      I3 => maint_rdy_r1,
      O => insert_maint_ns
    );
\generate_maint_cmds.insert_maint_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => insert_maint_ns,
      Q => \^insert_maint_r1_lcl_reg\,
      R => '0'
    );
\head_r_lcl_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8888888"
    )
        port map (
      I0 => p_90_out,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => accept_r_reg_n_0,
      I3 => app_rdy,
      I4 => app_en_r2,
      I5 => \^ordered_r_lcl_reg_1\,
      O => head_r_lcl_reg
    );
\maint_controller.maint_hit_busies_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(0),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(1),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(1),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(2),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(2),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(3),
      Q => \maint_controller.maint_hit_busies_r_reg[3]_0\(3),
      R => '0'
    );
\maint_controller.maint_rdy_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => maint_rdy,
      Q => maint_rdy_r1,
      R => '0'
    );
\maint_controller.maint_srx_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => maint_srx_r,
      Q => maint_srx_r1,
      R => '0'
    );
\maint_controller.maint_wip_r_lcl_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \maint_controller.maint_wip_r_lcl_i_3_n_0\,
      I1 => rfc_zq_xsdll_timer_r(3),
      I2 => rfc_zq_xsdll_timer_r(4),
      I3 => rfc_zq_xsdll_timer_r(5),
      O => \maint_controller.maint_wip_r_lcl_i_2_n_0\
    );
\maint_controller.maint_wip_r_lcl_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(8),
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => rfc_zq_xsdll_timer_r(7),
      I3 => \^q\(0),
      I4 => rfc_zq_xsdll_timer_r(1),
      I5 => rfc_zq_xsdll_timer_r(2),
      O => \maint_controller.maint_wip_r_lcl_i_3_n_0\
    );
\maint_controller.maint_wip_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \maint_controller.maint_wip_r_lcl_i_2_n_0\,
      Q => \^maint_ref_zq_wip_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__12\
    );
maint_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232222200300000"
    )
        port map (
      I0 => \^maint_ref_zq_wip_r_reg\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => init_calib_complete_reg_rep_0,
      I3 => \refresh_generation.refresh_bank_r_reg[0]\,
      I4 => insert_maint_r1,
      I5 => maint_ref_zq_wip,
      O => maint_ref_zq_wip_r_reg_0
    );
\maintenance_request.upd_last_master_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^maint_ref_zq_wip_r_reg\,
      I1 => maint_req_r,
      O => \maintenance_request.upd_last_master_r_reg\
    );
\order_q_r[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ordered_r_lcl_reg_0\,
      I1 => p_15_out,
      O => \order_q_r_reg[0]\
    );
ordered_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => \^req_periodic_rd_r_lcl_reg\,
      I1 => app_en_r2,
      I2 => app_rdy,
      I3 => accept_internal_r,
      I4 => p_89_out,
      I5 => p_90_out,
      O => \^ordered_r_lcl_reg_1\
    );
\ordered_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => \^req_periodic_rd_r_lcl_reg\,
      I1 => app_en_r2,
      I2 => app_rdy,
      I3 => accept_internal_r,
      I4 => p_50_out,
      I5 => p_51_out,
      O => \^ordered_r_lcl_reg\
    );
\ordered_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => \^req_periodic_rd_r_lcl_reg\,
      I1 => app_en_r2,
      I2 => app_rdy,
      I3 => accept_internal_r,
      I4 => p_11_out,
      I5 => p_12_out,
      O => \^ordered_r_lcl_reg_0\
    );
pass_open_bank_r_lcl_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => p_9_out,
      I1 => app_en_r2,
      I2 => app_rdy,
      I3 => accept_r_reg_n_0,
      I4 => \^req_periodic_rd_r_lcl_reg\,
      O => \^compute_tail.tail_r_lcl_reg_4\
    );
\pass_open_bank_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => p_48_out,
      I1 => app_en_r2,
      I2 => app_rdy,
      I3 => accept_r_reg_n_0,
      I4 => \^req_periodic_rd_r_lcl_reg\,
      O => \^compute_tail.tail_r_lcl_reg_2\
    );
\pass_open_bank_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => app_en_r2,
      I1 => app_rdy,
      I2 => accept_r_reg_n_0,
      I3 => \^req_periodic_rd_r_lcl_reg\,
      I4 => p_87_out,
      O => \^compute_tail.tail_r_lcl_reg_0\
    );
\pass_open_bank_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => app_en_r2,
      I1 => app_rdy,
      I2 => accept_r_reg_n_0,
      I3 => \^req_periodic_rd_r_lcl_reg\,
      I4 => p_126_out,
      O => q_has_rd_r_reg
    );
periodic_rd_ack_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => init_calib_complete_reg_rep,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => \^req_periodic_rd_r_lcl_reg_0\,
      I3 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => periodic_rd_ack_ns
    );
periodic_rd_ack_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => periodic_rd_ack_ns,
      Q => \^req_periodic_rd_r_lcl_reg\,
      R => '0'
    );
periodic_rd_cntr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => \^req_periodic_rd_r_lcl_reg_0\,
      O => periodic_rd_cntr_r_i_1_n_0
    );
periodic_rd_cntr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => periodic_rd_cntr_r_i_1_n_0,
      Q => \^req_periodic_rd_r_lcl_reg_0\,
      R => SR(0)
    );
\q_entry_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => \^req_periodic_rd_r_lcl_reg\,
      I1 => app_en_r2,
      I2 => app_rdy,
      I3 => accept_internal_r,
      I4 => p_128_out,
      I5 => p_129_out,
      O => \q_entry_r_reg[0]\
    );
\q_entry_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q_has_priority_r_reg\,
      I1 => p_12_out,
      I2 => p_51_out,
      I3 => p_90_out,
      I4 => p_129_out,
      O => \q_entry_r_reg[0]_0\
    );
q_has_priority_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^req_periodic_rd_r_lcl_reg\,
      I1 => accept_r_reg_n_0,
      I2 => app_rdy,
      I3 => app_en_r2,
      O => \^q_has_priority_r_reg\
    );
req_periodic_rd_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      I1 => \^req_periodic_rd_r_lcl_reg_0\,
      I2 => \^req_periodic_rd_r_lcl_reg\,
      O => req_periodic_rd_r_lcl_reg_1
    );
req_priority_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^was_priority\,
      I1 => app_rdy,
      O => \^hi_priority\
    );
req_wr_r_lcl_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004444"
    )
        port map (
      I0 => app_rdy,
      I1 => \app_cmd_r2_reg[1]\(0),
      I2 => \^req_periodic_rd_r_lcl_reg\,
      I3 => \^req_periodic_rd_r_lcl_reg_0\,
      I4 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => req_wr_r_lcl_reg
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12_0\,
      I1 => \^insert_maint_r1_lcl_reg\,
      I2 => rfc_zq_xsdll_timer_r(1),
      I3 => \^q\(0),
      O => rfc_zq_xsdll_timer_ns(1)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAAAAAB"
    )
        port map (
      I0 => \maintenance_request.maint_zq_r_lcl_reg\,
      I1 => \^insert_maint_r1_lcl_reg\,
      I2 => \rstdiv0_sync_r1_reg_rep__12_0\,
      I3 => rfc_zq_xsdll_timer_r(2),
      I4 => rfc_zq_xsdll_timer_r(1),
      I5 => \^q\(0),
      O => rfc_zq_xsdll_timer_ns(2)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAE"
    )
        port map (
      I0 => \maintenance_request.maint_zq_r_lcl_reg\,
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0\,
      I2 => rfc_zq_xsdll_timer_r(3),
      I3 => rfc_zq_xsdll_timer_r(2),
      I4 => \^q\(0),
      I5 => rfc_zq_xsdll_timer_r(1),
      O => rfc_zq_xsdll_timer_ns(3)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(2),
      I1 => \^q\(0),
      I2 => rfc_zq_xsdll_timer_r(1),
      I3 => rfc_zq_xsdll_timer_r(3),
      I4 => rfc_zq_xsdll_timer_r(4),
      I5 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^insert_maint_r1_lcl_reg\,
      I1 => \rstdiv0_sync_r1_reg_rep__12_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFC0CAAAA"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(5),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\,
      I2 => \^insert_maint_r1_lcl_reg\,
      I3 => maint_zq_r,
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(5),
      I1 => rfc_zq_xsdll_timer_r(3),
      I2 => rfc_zq_xsdll_timer_r(4),
      I3 => rfc_zq_xsdll_timer_r(1),
      I4 => \^q\(0),
      I5 => rfc_zq_xsdll_timer_r(2),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12_0\,
      I1 => \^insert_maint_r1_lcl_reg\,
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I3 => rfc_zq_xsdll_timer_r(6),
      O => rfc_zq_xsdll_timer_ns(6)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100001"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12_0\,
      I1 => \^insert_maint_r1_lcl_reg\,
      I2 => rfc_zq_xsdll_timer_r(6),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I4 => rfc_zq_xsdll_timer_r(7),
      O => rfc_zq_xsdll_timer_ns(7)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I1 => \^insert_maint_r1_lcl_reg\,
      I2 => \rstdiv0_sync_r1_reg_rep__12_0\,
      I3 => rfc_zq_xsdll_timer_r(7),
      I4 => rfc_zq_xsdll_timer_r(6),
      I5 => rfc_zq_xsdll_timer_r(8),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(2),
      I1 => \^q\(0),
      I2 => rfc_zq_xsdll_timer_r(1),
      I3 => rfc_zq_xsdll_timer_r(3),
      I4 => rfc_zq_xsdll_timer_r(4),
      I5 => rfc_zq_xsdll_timer_r(5),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(8),
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I3 => rfc_zq_xsdll_timer_r(7),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rstdiv0_sync_r1_reg_rep__12_1\(0),
      Q => \^q\(0),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(1),
      Q => rfc_zq_xsdll_timer_r(1),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(2),
      Q => rfc_zq_xsdll_timer_r(2),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(3),
      Q => rfc_zq_xsdll_timer_r(3),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\,
      Q => rfc_zq_xsdll_timer_r(4),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0\,
      Q => rfc_zq_xsdll_timer_r(5),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(6),
      Q => rfc_zq_xsdll_timer_r(6),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(7),
      Q => rfc_zq_xsdll_timer_r(7),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rstdiv0_sync_r1_reg_rep__12_1\(1),
      Q => rfc_zq_xsdll_timer_r(8),
      R => '0'
    );
was_priority_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^hi_priority\,
      Q => \^was_priority\,
      R => '0'
    );
was_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => was_wr0,
      Q => was_wr,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_compare is
  port (
    p_32_out : out STD_LOGIC;
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[3]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pass_open_bank_ns : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    ofs_rdy_r_reg : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pre_bm_end_r : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_compare : entity is "mig_7series_v2_3_bank_compare";
end ddr2_mig_7series_v2_3_bank_compare;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_compare is
  signal \^bm_end_r1_reg\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^maint_controller.maint_hit_busies_r_reg[3]\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal pass_open_bank_r_lcl_i_3_n_0 : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^req_bank_rdy_r_reg\ : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \row_hit_r_i_4__2_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_5__2_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_6__2_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_7__2_n_0\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__2_n_1\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_2 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__1\ : label is "soft_lutpair473";
begin
  bm_end_r1_reg <= \^bm_end_r1_reg\;
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \maint_controller.maint_hit_busies_r_reg[3]\ <= \^maint_controller.maint_hit_busies_r_reg[3]\;
  p_14_in <= \^p_14_in\;
  rb_hit_busy_r_reg_0(1 downto 0) <= \^rb_hit_busy_r_reg_0\(1 downto 0);
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  req_bank_rdy_r_reg <= \^req_bank_rdy_r_reg\;
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => pass_open_bank_r,
      I3 => Q(1),
      I4 => pre_bm_end_r,
      O => p_13_out
    );
\grant_r[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000000000"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => \wtr_timer.wtr_cnt_r_reg[1]\,
      I3 => override_demand_r_reg,
      I4 => \^p_14_in\,
      I5 => ofs_rdy_r_reg,
      O => \grant_r_reg[1]\
    );
\maint_controller.maint_hit_busies_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444544444444"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[3]\,
      I1 => \maint_controller.maint_hit_busies_r_reg[3]_0\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => idle_r_lcl_reg,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^bm_end_r1_reg\,
      I2 => \^rd_this_rank_r_reg[0]\,
      I3 => pass_open_bank_r,
      I4 => Q(1),
      I5 => pre_bm_end_r,
      O => \^maint_controller.maint_hit_busies_r_reg[3]\
    );
\pass_open_bank_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444444444"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[3]\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => rb_hit_busy_r_reg_1,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r_lcl_i_3_n_0,
      O => pass_open_bank_ns
    );
pass_open_bank_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I2 => maint_req_r,
      I3 => \maint_controller.maint_wip_r_lcl_reg\,
      I4 => wait_for_maint_r_lcl_reg,
      O => pass_open_bank_r_lcl_i_3_n_0
    );
ras_timer_zero_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(1),
      O => ras_timer_zero_r_reg
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_28_out,
      I1 => idle_r_lcl_reg_0,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_28_out,
      I1 => idle_r_lcl_reg_1,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_28_out,
      I1 => idle_r_lcl_reg_2,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\(0)
    );
\rb_hit_busy_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => idle_r_lcl_reg,
      I1 => \^rb_hit_busy_r_reg_0\(1),
      I2 => bank(1),
      I3 => \^rb_hit_busy_r_reg_0\(0),
      I4 => bank(0),
      O => p_28_out
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_28_out,
      Q => q_has_priority_r_reg,
      R => '0'
    );
\rd_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(1),
      I2 => idle_r_lcl_reg,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(0),
      Q => \^rb_hit_busy_r_reg_0\(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(1),
      Q => \^rb_hit_busy_r_reg_0\(1),
      R => '0'
    );
\req_bank_rdy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A888A8A8A8A8A"
    )
        port map (
      I0 => col_wait_r,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => \order_q_r_reg[1]\,
      I3 => \order_q_r_reg[0]\,
      I4 => rd_wr_r_lcl_reg_0,
      I5 => \^req_bank_rdy_r_reg\,
      O => \^p_14_in\
    );
req_bank_rdy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDFDFDFDF"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => Q(1),
      I3 => p_53_out,
      I4 => Q(0),
      I5 => p_54_out,
      O => \^req_bank_rdy_r_reg\
    );
\req_cmd_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => idle_r_lcl_reg,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1__1_n_0\
    );
\req_cmd_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => idle_r_lcl_reg,
      I2 => app_rdy,
      I3 => \app_cmd_r2_reg[1]\(0),
      I4 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => \req_cmd_r[1]_i_1__1_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[0]_i_1__1_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[1]_i_1__1_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \periodic_read_request.periodic_rd_r_lcl_reg\,
      Q => p_32_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => app_rdy_r_reg,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => idle_r_lcl_reg,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^bm_end_r1_reg\,
      R => '0'
    );
\row_hit_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I3 => row(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => \row_hit_r_i_4__2_n_0\
    );
\row_hit_r_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      I3 => row(7),
      I4 => row(6),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      O => \row_hit_r_i_5__2_n_0\
    );
\row_hit_r_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      I3 => row(3),
      I4 => row(4),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      O => \row_hit_r_i_6__2_n_0\
    );
\row_hit_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      I3 => row(0),
      I4 => row(1),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      O => \row_hit_r_i_7__2_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\row_hit_r_reg_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_hit_r_reg_i_2__2_n_0\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \app_addr_r2_reg[22]\(0)
    );
\row_hit_r_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_hit_r_reg_i_2__2_n_0\,
      CO(2) => \row_hit_r_reg_i_2__2_n_1\,
      CO(1) => \row_hit_r_reg_i_2__2_n_2\,
      CO(0) => \row_hit_r_reg_i_2__2_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \row_hit_r_i_4__2_n_0\,
      S(2) => \row_hit_r_i_5__2_n_0\,
      S(1) => \row_hit_r_i_6__2_n_0\,
      S(0) => \row_hit_r_i_7__2_n_0\
    );
\wr_this_rank_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_compare_0 is
  port (
    p_71_out : out STD_LOGIC;
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[2]\ : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    maint_rdy : out STD_LOGIC;
    \maint_controller.maint_rdy_r1_reg\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q : out STD_LOGIC;
    pass_open_bank_ns : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    \order_q_r_reg[0]\ : out STD_LOGIC;
    \order_q_r_reg[0]_0\ : out STD_LOGIC;
    \order_q_r_reg[1]\ : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    \order_q_r_reg[0]_1\ : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pre_bm_end_r : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_64_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q_has_priority : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_compare_0 : entity is "mig_7series_v2_3_bank_compare";
end ddr2_mig_7series_v2_3_bank_compare_0;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_compare_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bm_end_r1_reg\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^maint_controller.maint_hit_busies_r_reg[2]\ : STD_LOGIC;
  signal \^maint_controller.maint_rdy_r1_reg\ : STD_LOGIC;
  signal \^order_q_r_reg[0]_0\ : STD_LOGIC;
  signal \^order_q_r_reg[0]_1\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal \pass_open_bank_r_lcl_i_3__0_n_0\ : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \row_hit_r_i_4__1_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_5__1_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_6__1_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_7__1_n_0\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \grant_r[3]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \order_q_r[0]_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \order_q_r[1]_i_2__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \order_q_r[1]_i_5\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1__1\ : label is "soft_lutpair466";
begin
  D(0) <= \^d\(0);
  bm_end_r1_reg <= \^bm_end_r1_reg\;
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \maint_controller.maint_hit_busies_r_reg[2]\ <= \^maint_controller.maint_hit_busies_r_reg[2]\;
  \maint_controller.maint_rdy_r1_reg\ <= \^maint_controller.maint_rdy_r1_reg\;
  \order_q_r_reg[0]_0\ <= \^order_q_r_reg[0]_0\;
  \order_q_r_reg[0]_1\ <= \^order_q_r_reg[0]_1\;
  rb_hit_busy_r_reg_0(1 downto 0) <= \^rb_hit_busy_r_reg_0\(1 downto 0);
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_52_out
    );
\demand_priority_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544454445444FFFF"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => \^order_q_r_reg[0]_0\,
      I4 => q_has_priority,
      I5 => req_priority_r,
      O => demand_priority_r_reg
    );
\grant_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => rd_wr_r_lcl_reg_0,
      O => \grant_r_reg[1]\
    );
\maint_controller.maint_hit_busies_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444544444444"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[2]\,
      I1 => \maint_controller.maint_hit_busies_r_reg[2]_0\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => idle_r_lcl_reg,
      O => \^d\(0)
    );
\maint_controller.maint_hit_busies_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^bm_end_r1_reg\,
      I2 => \^rd_this_rank_r_reg[0]\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^maint_controller.maint_hit_busies_r_reg[2]\
    );
\maint_controller.maint_rdy_r1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^maint_controller.maint_rdy_r1_reg\,
      O => maint_rdy
    );
\maint_controller.maint_rdy_r1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \^d\(0),
      I1 => \maint_controller.maint_wip_r_lcl_reg\,
      I2 => maint_req_r,
      I3 => \maint_controller.maint_hit_busies_r_reg[3]\(1),
      I4 => \maint_controller.maint_hit_busies_r_reg[3]\(0),
      I5 => \maint_controller.maint_hit_busies_r_reg[3]\(2),
      O => \^maint_controller.maint_rdy_r1_reg\
    );
\order_q_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^order_q_r_reg[0]_0\,
      I1 => p_25_out,
      I2 => p_64_out,
      I3 => p_103_out,
      I4 => p_142_out,
      O => \order_q_r_reg[0]\
    );
\order_q_r[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => periodic_rd_ack_r_lcl_reg,
      O => set_order_q
    );
\order_q_r[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
        port map (
      I0 => \^order_q_r_reg[0]_0\,
      I1 => p_142_out,
      I2 => p_103_out,
      I3 => p_64_out,
      I4 => p_25_out,
      O => \order_q_r_reg[1]\
    );
\order_q_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DD0DDDDD"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => \^order_q_r_reg[0]_1\,
      I2 => Q(1),
      I3 => p_14_out,
      I4 => p_15_out,
      I5 => rd_wr_r_lcl_reg_1,
      O => \^order_q_r_reg[0]_0\
    );
\order_q_r[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      O => \^order_q_r_reg[0]_1\
    );
\pass_open_bank_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444444444"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[2]\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => rb_hit_busy_r_reg_1,
      I4 => pre_wait_r,
      I5 => \pass_open_bank_r_lcl_i_3__0_n_0\,
      O => pass_open_bank_ns
    );
\pass_open_bank_r_lcl_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I2 => maint_req_r,
      I3 => \maint_controller.maint_wip_r_lcl_reg\,
      I4 => wait_for_maint_r_lcl_reg,
      O => \pass_open_bank_r_lcl_i_3__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_67_out,
      I1 => idle_r_lcl_reg_0,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_67_out,
      I1 => idle_r_lcl_reg_1,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_67_out,
      I1 => idle_r_lcl_reg_2,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\(0)
    );
\rb_hit_busy_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => idle_r_lcl_reg,
      I1 => \^rb_hit_busy_r_reg_0\(1),
      I2 => bank(1),
      I3 => \^rb_hit_busy_r_reg_0\(0),
      I4 => bank(0),
      O => p_67_out
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_67_out,
      Q => p_48_out,
      R => '0'
    );
\rd_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      I2 => idle_r_lcl_reg,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(0),
      Q => \^rb_hit_busy_r_reg_0\(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(1),
      Q => \^rb_hit_busy_r_reg_0\(1),
      R => '0'
    );
\req_cmd_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => idle_r_lcl_reg,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1__0_n_0\
    );
\req_cmd_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => idle_r_lcl_reg,
      I2 => app_rdy,
      I3 => \app_cmd_r2_reg[1]\(0),
      I4 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => \req_cmd_r[1]_i_1__0_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[0]_i_1__0_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[1]_i_1__0_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \periodic_read_request.periodic_rd_r_lcl_reg\,
      Q => p_71_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => app_rdy_r_reg,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => idle_r_lcl_reg,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^bm_end_r1_reg\,
      R => '0'
    );
\row_hit_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I3 => row(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => \row_hit_r_i_4__1_n_0\
    );
\row_hit_r_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      I3 => row(7),
      I4 => row(6),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      O => \row_hit_r_i_5__1_n_0\
    );
\row_hit_r_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      I3 => row(4),
      I4 => row(3),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      O => \row_hit_r_i_6__1_n_0\
    );
\row_hit_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      I3 => row(1),
      I4 => row(0),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      O => \row_hit_r_i_7__1_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\row_hit_r_reg_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_hit_r_reg_i_2__1_n_0\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \app_addr_r2_reg[22]\(0)
    );
\row_hit_r_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_hit_r_reg_i_2__1_n_0\,
      CO(2) => \row_hit_r_reg_i_2__1_n_1\,
      CO(1) => \row_hit_r_reg_i_2__1_n_2\,
      CO(0) => \row_hit_r_reg_i_2__1_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \row_hit_r_i_4__1_n_0\,
      S(2) => \row_hit_r_i_5__1_n_0\,
      S(1) => \row_hit_r_i_6__1_n_0\,
      S(0) => \row_hit_r_i_7__1_n_0\
    );
\wr_this_rank_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_compare_1 is
  port (
    p_110_out : out STD_LOGIC;
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    p_93_out : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[1]\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_ns : out STD_LOGIC;
    rb_hit_busy_r_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    head_r_lcl_reg : out STD_LOGIC;
    p_91_out : out STD_LOGIC;
    set_order_q : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    \grant_r_reg[1]_1\ : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \grant_r_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pre_bm_end_r : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_130_out : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_compare_1 : entity is "mig_7series_v2_3_bank_compare";
end ddr2_mig_7series_v2_3_bank_compare_1;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_compare_1 is
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^grant_r_reg[1]_0\ : STD_LOGIC;
  signal \^maint_controller.maint_hit_busies_r_reg[1]\ : STD_LOGIC;
  signal p_106_out : STD_LOGIC;
  signal \^p_93_out\ : STD_LOGIC;
  signal \pass_open_bank_r_lcl_i_3__1_n_0\ : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^req_bank_rdy_r_reg\ : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1_n_0\ : STD_LOGIC;
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \row_hit_r_i_4__0_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_5__0_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_6__0_n_0\ : STD_LOGIC;
  signal \row_hit_r_i_7__0_n_0\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \row_hit_r_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bm_end_r1_i_1 : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_7__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of rd_wr_r_lcl_i_1 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1\ : label is "soft_lutpair456";
begin
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \grant_r_reg[1]_0\ <= \^grant_r_reg[1]_0\;
  \maint_controller.maint_hit_busies_r_reg[1]\ <= \^maint_controller.maint_hit_busies_r_reg[1]\;
  p_93_out <= \^p_93_out\;
  rb_hit_busy_r_reg_0(1 downto 0) <= \^rb_hit_busy_r_reg_0\(1 downto 0);
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  req_bank_rdy_r_reg <= \^req_bank_rdy_r_reg\;
  row_hit_r <= \^row_hit_r\;
bm_end_r1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^p_93_out\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => pass_open_bank_r,
      I3 => \grant_r_reg[1]_2\(1),
      I4 => pre_bm_end_r,
      O => p_91_out
    );
\grant_r[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I1 => \^grant_r_reg[1]_0\,
      I2 => override_demand_r_reg,
      I3 => \grant_r_reg[1]_1\,
      I4 => \^rd_this_rank_r_reg[0]\,
      I5 => \wtr_timer.wtr_cnt_r_reg[1]\,
      O => \grant_r_reg[1]\
    );
\grant_r[3]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44544444FFFFFFFF"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => \^req_bank_rdy_r_reg\,
      I4 => req_wr_r_lcl_reg_0,
      I5 => col_wait_r,
      O => \^grant_r_reg[1]_0\
    );
\head_r_lcl_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^p_93_out\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => pass_open_bank_r,
      I3 => \grant_r_reg[1]_2\(1),
      I4 => pre_bm_end_r,
      I5 => p_130_out,
      O => head_r_lcl_reg
    );
\maint_controller.maint_hit_busies_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444544444444"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => Q(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => idle_r_lcl_reg,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^p_93_out\,
      I2 => \^rd_this_rank_r_reg[0]\,
      I3 => pass_open_bank_r,
      I4 => \grant_r_reg[1]_2\(1),
      I5 => pre_bm_end_r,
      O => \^maint_controller.maint_hit_busies_r_reg[1]\
    );
\order_q_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_93_out\,
      I1 => periodic_rd_ack_r_lcl_reg,
      O => set_order_q
    );
pass_open_bank_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444444444"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => app_en_r2_reg,
      I4 => pre_wait_r,
      I5 => \pass_open_bank_r_lcl_i_3__1_n_0\,
      O => pass_open_bank_ns
    );
\pass_open_bank_r_lcl_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I2 => maint_req_r,
      I3 => \maint_controller.maint_wip_r_lcl_reg\,
      I4 => wait_for_maint_r_lcl_reg,
      O => \pass_open_bank_r_lcl_i_3__1_n_0\
    );
\ras_timer_r[1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \grant_r_reg[1]_2\(1),
      O => ras_timer_zero_r_reg
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_106_out,
      I1 => idle_r_lcl_reg_2,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_106_out,
      I1 => idle_r_lcl_reg_0,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => p_106_out,
      I1 => idle_r_lcl_reg_1,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(0)
    );
rb_hit_busy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => idle_r_lcl_reg,
      I1 => \^rb_hit_busy_r_reg_0\(1),
      I2 => bank(1),
      I3 => \^rb_hit_busy_r_reg_0\(0),
      I4 => bank(0),
      O => p_106_out
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_106_out,
      Q => p_87_out,
      R => '0'
    );
rd_wr_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \grant_r_reg[1]_2\(1),
      I2 => idle_r_lcl_reg,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(0),
      Q => \^rb_hit_busy_r_reg_0\(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(1),
      Q => \^rb_hit_busy_r_reg_0\(1),
      R => '0'
    );
req_bank_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \grant_r_reg[1]_2\(1),
      I2 => \^p_93_out\,
      I3 => p_131_out,
      I4 => \grant_r_reg[1]_2\(0),
      I5 => p_132_out,
      O => \^req_bank_rdy_r_reg\
    );
\req_cmd_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => idle_r_lcl_reg,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1_n_0\
    );
\req_cmd_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => idle_r_lcl_reg,
      I2 => app_rdy,
      I3 => \app_cmd_r2_reg[1]\(0),
      I4 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => \req_cmd_r[1]_i_1_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[0]_i_1_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[1]_i_1_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \periodic_read_request.periodic_rd_r_lcl_reg\,
      Q => p_110_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
req_wr_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => app_rdy_r_reg,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => idle_r_lcl_reg,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^p_93_out\,
      R => '0'
    );
\row_hit_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I3 => row(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => \row_hit_r_i_4__0_n_0\
    );
\row_hit_r_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      I3 => row(7),
      I4 => row(6),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      O => \row_hit_r_i_5__0_n_0\
    );
\row_hit_r_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      I3 => row(3),
      I4 => row(4),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      O => \row_hit_r_i_6__0_n_0\
    );
\row_hit_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      I3 => row(0),
      I4 => row(1),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      O => \row_hit_r_i_7__0_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\row_hit_r_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_hit_r_reg_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \app_addr_r2_reg[22]\(0)
    );
\row_hit_r_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_hit_r_reg_i_2__0_n_0\,
      CO(2) => \row_hit_r_reg_i_2__0_n_1\,
      CO(1) => \row_hit_r_reg_i_2__0_n_2\,
      CO(0) => \row_hit_r_reg_i_2__0_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \row_hit_r_i_4__0_n_0\,
      S(2) => \row_hit_r_i_5__0_n_0\,
      S(1) => \row_hit_r_i_6__0_n_0\,
      S(0) => \row_hit_r_i_7__0_n_0\
    );
\wr_this_rank_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_compare_2 is
  port (
    p_149_out : out STD_LOGIC;
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear_req : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q : out STD_LOGIC;
    pass_open_bank_ns : out STD_LOGIC;
    wr_this_rank_r0 : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    pre_bm_end_r : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    act_wait_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[1]\ : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    \req_row_r_lcl_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    idle_r_lcl_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_compare_2 : entity is "mig_7series_v2_3_bank_compare";
end ddr2_mig_7series_v2_3_bank_compare_2;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_compare_2 is
  signal \^bm_end_r1_reg\ : STD_LOGIC;
  signal \^clear_req\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_145_out : STD_LOGIC;
  signal p_151_out : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \pass_open_bank_r_lcl_i_3__2_n_0\ : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal \^rb_hit_busy_r_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal row_hit_r_i_4_n_0 : STD_LOGIC;
  signal row_hit_r_i_5_n_0 : STD_LOGIC;
  signal row_hit_r_i_6_n_0 : STD_LOGIC;
  signal row_hit_r_i_7_n_0 : STD_LOGIC;
  signal row_hit_r_reg_i_2_n_0 : STD_LOGIC;
  signal row_hit_r_reg_i_2_n_1 : STD_LOGIC;
  signal row_hit_r_reg_i_2_n_2 : STD_LOGIC;
  signal row_hit_r_reg_i_2_n_3 : STD_LOGIC;
  signal NLW_row_hit_r_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_row_hit_r_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_row_hit_r_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of head_r_lcl_i_5 : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_4__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_6\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1\ : label is "soft_lutpair443";
begin
  bm_end_r1_reg <= \^bm_end_r1_reg\;
  clear_req <= \^clear_req\;
  \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(11 downto 0);
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  rb_hit_busy_r_reg_0(1 downto 0) <= \^rb_hit_busy_r_reg_0\(1 downto 0);
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  row_hit_r <= \^row_hit_r\;
\cmd_pipe_plus.mc_address[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => p_151_out(10),
      I1 => act_wait_r_lcl_reg,
      I2 => \grant_r_reg[1]\,
      I3 => act_wait_r_lcl_reg_0,
      I4 => \req_row_r_lcl_reg[10]_0\(0),
      I5 => \grant_r_reg[1]_0\,
      O => \cmd_pipe_plus.mc_address_reg[23]\
    );
\grant_r[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => rd_wr_r_lcl_reg_0,
      O => \grant_r_reg[0]\
    );
head_r_lcl_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \^q_has_priority_r_reg\,
      I1 => p_9_out,
      I2 => p_48_out,
      I3 => p_87_out,
      O => head_r_lcl_reg
    );
\maint_controller.maint_hit_busies_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444544444444"
    )
        port map (
      I0 => \^clear_req\,
      I1 => \maint_controller.maint_hit_busies_r_reg[0]\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => idle_r_lcl_reg,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^bm_end_r1_reg\,
      I2 => \^rd_this_rank_r_reg[0]\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^clear_req\
    );
\order_q_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => periodic_rd_ack_r_lcl_reg,
      O => set_order_q
    );
\pass_open_bank_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444444444"
    )
        port map (
      I0 => \^clear_req\,
      I1 => pass_open_bank_r,
      I2 => tail_r,
      I3 => app_en_r2_reg,
      I4 => pre_wait_r,
      I5 => \pass_open_bank_r_lcl_i_3__2_n_0\,
      O => pass_open_bank_ns
    );
\pass_open_bank_r_lcl_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \^row_hit_r\,
      I1 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I2 => maint_req_r,
      I3 => \maint_controller.maint_wip_r_lcl_reg\,
      I4 => wait_for_maint_r_lcl_reg,
      O => \pass_open_bank_r_lcl_i_3__2_n_0\
    );
\q_entry_r[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_has_priority_r_reg\,
      I1 => p_87_out,
      I2 => p_48_out,
      I3 => p_9_out,
      O => head_r_lcl_reg_0
    );
\ras_timer_r[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      O => ras_timer_zero_r_reg
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => p_145_out,
      I1 => idle_r_lcl_reg_0,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => p_145_out,
      I1 => idle_r_lcl_reg_1,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(0)
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => p_145_out,
      I1 => idle_r_lcl_reg_2,
      I2 => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4\(0),
      I3 => pre_bm_end_r_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\(0)
    );
\rb_hit_busy_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => idle_r_lcl_reg,
      I1 => \^rb_hit_busy_r_reg_0\(1),
      I2 => bank(1),
      I3 => \^rb_hit_busy_r_reg_0\(0),
      I4 => bank(0),
      O => p_145_out
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_145_out,
      Q => \^q_has_priority_r_reg\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      I2 => idle_r_lcl_reg,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(0),
      Q => \^rb_hit_busy_r_reg_0\(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => bank(1),
      Q => \^rb_hit_busy_r_reg_0\(1),
      R => '0'
    );
\req_cmd_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => idle_r_lcl_reg,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1__2_n_0\
    );
\req_cmd_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => idle_r_lcl_reg,
      I2 => app_rdy,
      I3 => \app_cmd_r2_reg[1]\(0),
      I4 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => \req_cmd_r[1]_i_1__2_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[0]_i_1__2_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \req_cmd_r[1]_i_1__2_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => idle_r_lcl_reg_3(0),
      D => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \periodic_read_request.periodic_rd_r_lcl_reg\,
      Q => p_149_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(10),
      Q => p_151_out(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => app_rdy_r_reg,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => idle_r_lcl_reg,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^bm_end_r1_reg\,
      R => '0'
    );
row_hit_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I1 => row(11),
      I2 => p_151_out(10),
      I3 => row(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => row_hit_r_i_4_n_0
    );
row_hit_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      I3 => row(6),
      I4 => row(7),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      O => row_hit_r_i_5_n_0
    );
row_hit_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      I3 => row(4),
      I4 => row(3),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      O => row_hit_r_i_6_n_0
    );
row_hit_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      I3 => row(0),
      I4 => row(1),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      O => row_hit_r_i_7_n_0
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
row_hit_r_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_r_reg_i_2_n_0,
      CO(3 downto 1) => NLW_row_hit_r_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_row_hit_r_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => S(0)
    );
row_hit_r_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_r_reg_i_2_n_0,
      CO(2) => row_hit_r_reg_i_2_n_1,
      CO(1) => row_hit_r_reg_i_2_n_2,
      CO(0) => row_hit_r_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_row_hit_r_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => row_hit_r_i_4_n_0,
      S(2) => row_hit_r_i_5_n_0,
      S(1) => row_hit_r_i_6_n_0,
      S(0) => row_hit_r_i_7_n_0
    );
\wr_this_rank_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_queue is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    head_r_lcl_reg_1 : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    q_entry_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]_1\ : out STD_LOGIC;
    \q_entry_r_reg[1]_2\ : out STD_LOGIC;
    accept_internal_r_reg : out STD_LOGIC;
    idle_r_lcl_reg_0 : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    \q_entry_r_reg[1]_3\ : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \q_entry_r_reg[0]_1\ : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    p_142_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    clear_req : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[1]_4\ : in STD_LOGIC;
    \q_entry_r_reg[1]_5\ : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    idle_r_lcl_reg_3 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    \grant_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    req_wr_r_lcl_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    bm_end_r1_reg_2 : in STD_LOGIC;
    bm_end_r1_reg_3 : in STD_LOGIC;
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_4 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_queue : entity is "mig_7series_v2_3_bank_queue";
end ddr2_mig_7series_v2_3_bank_queue;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_queue is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pre_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_1\ : STD_LOGIC;
  signal \^bm_end_r1_reg\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1_n_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_2__2_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_8_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \head_r_lcl_i_3__0_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_4__0_n_0\ : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal \^head_r_lcl_reg_1\ : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1_n_0\ : STD_LOGIC;
  signal ordered_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \^p_142_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_ns_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_7__0_n_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal \q_has_priority_r_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal \q_has_rd_r_i_1__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tail_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_1 : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \head_r_lcl_i_2__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \head_r_lcl_i_4__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_3\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_3__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_2__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_3__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_6\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_6__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__1\ : label is "soft_lutpair451";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  auto_pre_r_lcl_reg_1 <= \^auto_pre_r_lcl_reg_1\;
  bm_end_r1_reg <= \^bm_end_r1_reg\;
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  head_r_lcl_reg_1 <= \^head_r_lcl_reg_1\;
  idle_r_lcl_reg_0 <= \^idle_r_lcl_reg_0\;
  p_142_out <= \^p_142_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
  tail_r <= \^tail_r\;
accept_internal_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => init_calib_complete_reg_rep,
      I1 => \^idle_r_lcl_reg_0\,
      I2 => idle_r_lcl_reg_1,
      I3 => idle_r_lcl_reg_2,
      I4 => idle_r_lcl_reg_3,
      O => accept_internal_r_reg
    );
accept_internal_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^bm_end_r1_reg\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \^idle_r_lcl_reg_0\
    );
auto_pre_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEEEEE"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_1\,
      I1 => rb_hit_busy_r_reg_2,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => \maintenance_request.maint_zq_r_lcl_reg_0\,
      I4 => row_hit_r,
      I5 => clear_req,
      O => auto_pre_r_lcl_i_1_n_0
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => auto_pre_r_lcl_i_1_n_0,
      Q => \^auto_pre_r_lcl_reg_1\,
      R => '0'
    );
\bm_end_r1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \grant_r_reg[0]\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg,
      O => \^bm_end_r1_reg\
    );
\compute_tail.tail_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323222322222222"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_i_2__2_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => app_en_r2_reg,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => pre_bm_end_r_reg_0,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1_n_0\
    );
\compute_tail.tail_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => pre_bm_end_r_reg_1,
      I2 => pre_bm_end_r_reg_3,
      I3 => pre_bm_end_r_reg_2,
      I4 => periodic_rd_ack_r_lcl_reg,
      O => \compute_tail.tail_r_lcl_i_2__2_n_0\
    );
\compute_tail.tail_r_lcl_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => pre_bm_end_r_reg_1,
      I2 => pre_bm_end_r_reg_2,
      O => \compute_tail.tail_r_lcl_reg_0\
    );
\compute_tail.tail_r_lcl_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => pre_bm_end_r_reg_2,
      I2 => pre_bm_end_r_reg_3,
      O => \compute_tail.tail_r_lcl_reg_1\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1_n_0\,
      Q => \^tail_r\,
      R => '0'
    );
demand_priority_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544454445444FFFF"
    )
        port map (
      I0 => rd_wr_r_lcl_reg,
      I1 => order_q_r(1),
      I2 => order_q_r(0),
      I3 => req_wr_r_lcl_reg_0,
      I4 => q_has_priority,
      I5 => req_priority_r,
      O => demand_priority_r_reg
    );
\grant_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[1]_i_8_n_0\,
      I1 => \inhbt_act_faw.inhbt_act_faw_r_reg\,
      I2 => \^auto_pre_r_lcl_reg_1\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r_reg,
      O => \grant_r_reg[1]\
    );
\grant_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^head_r_lcl_reg_0\,
      I1 => ras_timer_zero_r,
      I2 => act_wait_r_lcl_reg,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => \^auto_pre_r_lcl_reg_0\,
      O => \grant_r[1]_i_8_n_0\
    );
head_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^head_r_lcl_reg_1\,
      I1 => \^bm_end_r1_reg\,
      I2 => \head_r_lcl_i_3__0_n_0\,
      I3 => \q_entry_r[1]_i_3__2_n_0\,
      I4 => \^head_r_lcl_reg_0\,
      O => head_r_lcl_i_1_n_0
    );
\head_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01168001"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => p_90_out,
      I2 => p_51_out,
      I3 => p_12_out,
      I4 => periodic_rd_ack_r_lcl_reg_0,
      O => \^head_r_lcl_reg_1\
    );
\head_r_lcl_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F202F2020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => \head_r_lcl_i_4__0_n_0\,
      I3 => rb_hit_busy_r_reg_0,
      I4 => rb_hit_busy_r_reg_1,
      I5 => \q_entry_r[1]_i_7__0_n_0\,
      O => \head_r_lcl_i_3__0_n_0\
    );
\head_r_lcl_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3055"
    )
        port map (
      I0 => \q_entry_r[1]_i_7__0_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \head_r_lcl_i_4__0_n_0\
    );
head_r_lcl_reg: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => head_r_lcl_i_1_n_0,
      Q => \^head_r_lcl_reg_0\,
      S => SR(0)
    );
\idle_r_lcl_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_wr_r_lcl_reg_0,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \order_q_r[0]_i_1_n_0\
    );
\order_q_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_wr_r_lcl_reg_0,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \order_q_r[1]_i_1_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r[0]_i_1_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r[1]_i_1_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
ordered_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEA0AEA"
    )
        port map (
      I0 => \^p_142_out\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => req_wr_r_lcl_reg,
      I3 => \grant_r_reg[0]\(0),
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => ordered_r_lcl_i_1_n_0
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ordered_r_lcl_i_1_n_0,
      Q => \^p_142_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC20FFFFEF230000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2__2_n_0\,
      I1 => \^bm_end_r1_reg\,
      I2 => periodic_rd_ack_r_lcl_reg,
      I3 => idle_r_lcl_reg_4,
      I4 => \q_entry_r[1]_i_3__2_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1_n_0\
    );
\q_entry_r[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_entry_r[1]_i_7__0_n_0\,
      I1 => p_9_out,
      I2 => p_48_out,
      I3 => p_87_out,
      I4 => rb_hit_busy_r_reg,
      O => \q_entry_r[0]_i_2__2_n_0\
    );
\q_entry_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pre_bm_end_r_reg_3,
      I1 => \^bm_end_r1_reg\,
      I2 => \q_entry_r[1]_i_4__2_n_0\,
      I3 => pre_bm_end_r_reg_1,
      O => \q_entry_r_reg[0]_0\
    );
\q_entry_r[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => p_12_out,
      I2 => p_51_out,
      I3 => p_90_out,
      I4 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \q_entry_r_reg[0]_1\
    );
\q_entry_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q_entry_ns_0(1),
      I1 => \q_entry_r[1]_i_3__2_n_0\,
      I2 => q_entry_r(1),
      O => \q_entry_r[1]_i_1_n_0\
    );
\q_entry_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2D1F3C0F3C0D1E2"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg_0,
      I1 => pre_bm_end_r_reg_1,
      I2 => \q_entry_r_reg[1]_5\,
      I3 => \q_entry_r[1]_i_6__1_n_0\,
      I4 => \q_entry_r[1]_i_4__2_n_0\,
      I5 => \^bm_end_r1_reg\,
      O => q_entry_ns(0)
    );
\q_entry_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95A9A96A"
    )
        port map (
      I0 => \q_entry_r[1]_i_6__1_n_0\,
      I1 => pre_bm_end_r_reg_3,
      I2 => pre_bm_end_r_reg_1,
      I3 => \^bm_end_r1_reg\,
      I4 => \q_entry_r[1]_i_4__2_n_0\,
      O => \q_entry_r_reg[1]_1\
    );
\q_entry_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DDBDBB2DBB2B224"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => pre_bm_end_r_reg_1,
      I2 => p_12_out,
      I3 => p_51_out,
      I4 => p_90_out,
      I5 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \q_entry_r_reg[1]_3\
    );
\q_entry_r[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CBF4073"
    )
        port map (
      I0 => \q_entry_r[1]_i_4__2_n_0\,
      I1 => \^bm_end_r1_reg\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => \q_entry_r[1]_i_5__1_n_0\,
      I4 => \q_entry_r[1]_i_6__1_n_0\,
      O => q_entry_ns_0(1)
    );
\q_entry_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BB88BB88BB8B8"
    )
        port map (
      I0 => \q_entry_r_reg[1]_4\,
      I1 => pre_bm_end_r_reg_3,
      I2 => \q_entry_r[1]_i_6__1_n_0\,
      I3 => pre_bm_end_r_reg_1,
      I4 => \q_entry_r[1]_i_4__2_n_0\,
      I5 => \^bm_end_r1_reg\,
      O => \q_entry_r_reg[1]_0\
    );
\q_entry_r[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFC5"
    )
        port map (
      I0 => \q_entry_r[1]_i_7__0_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => periodic_rd_ack_r_lcl_reg,
      I4 => \^bm_end_r1_reg\,
      O => \q_entry_r[1]_i_3__2_n_0\
    );
\q_entry_r[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => p_90_out,
      I2 => p_51_out,
      I3 => p_12_out,
      O => \q_entry_r[1]_i_4__2_n_0\
    );
\q_entry_r[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E001EFF1EFF1E00"
    )
        port map (
      I0 => rb_hit_busy_r_reg_1,
      I1 => \q_entry_r[1]_i_7__0_n_0\,
      I2 => rb_hit_busy_r_reg_0,
      I3 => periodic_rd_ack_r_lcl_reg,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r[1]_i_5__1_n_0\
    );
\q_entry_r[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71188EE7"
    )
        port map (
      I0 => \q_entry_r[1]_i_4__2_n_0\,
      I1 => \^bm_end_r1_reg\,
      I2 => pre_bm_end_r_reg_1,
      I3 => pre_bm_end_r_reg_3,
      I4 => \q_entry_r[1]_i_6__1_n_0\,
      O => \q_entry_r_reg[1]_2\
    );
\q_entry_r[1]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => p_12_out,
      I2 => p_51_out,
      I3 => p_90_out,
      O => \q_entry_r[1]_i_6__1_n_0\
    );
\q_entry_r[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_bm_end_r_reg_1,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => pre_bm_end_r_reg_2,
      I4 => \^q\(1),
      I5 => pre_bm_end_r_reg_3,
      O => \q_entry_r[1]_i_7__0_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[0]_i_1_n_0\,
      Q => q_entry_r(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[1]_i_1_n_0\,
      Q => q_entry_r(1),
      R => SR(0)
    );
\q_has_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101010101010"
    )
        port map (
      I0 => \^bm_end_r1_reg\,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => q_has_priority,
      I3 => was_priority,
      I4 => rb_hit_busy_r_reg,
      I5 => periodic_rd_ack_r_lcl_reg_0,
      O => \q_has_priority_r_i_1__0_n_0\
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_has_priority_r_i_1__0_n_0\,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445555544454445"
    )
        port map (
      I0 => clear_req,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_zq_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => app_en_r2_reg,
      O => \q_has_rd_r_i_1__0_n_0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_has_rd_r_i_1__0_n_0\,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2__2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \ras_timer_r_reg[1]_1\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \ras_timer_r_reg[1]_2\,
      O => \ras_timer_r[0]_i_2__2_n_0\
    );
\ras_timer_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2__2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => bm_end_r1_reg_0,
      O => D(1)
    );
\ras_timer_r[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => bm_end_r1_reg_1,
      I1 => \^q\(2),
      I2 => bm_end_r1_reg_2,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => bm_end_r1_reg_3,
      O => \ras_timer_r[1]_i_2__2_n_0\
    );
\ras_timer_r[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ras_timer_r[1]_i_5__1_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
\ras_timer_r[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_passing_open_bank_r_reg_0,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => \^q\(1),
      I5 => pre_passing_open_bank_r_reg_2,
      O => \ras_timer_r[1]_i_5__1_n_0\
    );
\ras_timer_r[1]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \grant_r_reg[0]\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg,
      O => \ras_timer_r_reg[0]_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
req_bank_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A888A8A8A8A8A"
    )
        port map (
      I0 => col_wait_r,
      I1 => rd_wr_r_lcl_reg,
      I2 => order_q_r(1),
      I3 => order_q_r(0),
      I4 => rd_wr_r_lcl_reg_0,
      I5 => req_wr_r_lcl_reg_1,
      O => p_14_in
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_0,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_queue__parameterized0\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    idle_r_lcl_reg_0 : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : out STD_LOGIC;
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_14_in : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    p_103_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_93_out : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    p_129_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    bm_end_r1_reg_2 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_entry_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_queue__parameterized0\ : entity is "mig_7series_v2_3_bank_queue";
end \ddr2_mig_7series_v2_3_bank_queue__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_queue__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \auto_pre_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_1\ : STD_LOGIC;
  signal \grant_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[1]\ : STD_LOGIC;
  signal \^granted_row_r_reg\ : STD_LOGIC;
  signal \head_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_2__1_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_3__2_n_0\ : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC;
  signal \^order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ordered_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \^p_103_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__2_n_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_r_i_1_n_0 : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_r_i_1_n_0 : STD_LOGIC;
  signal \ras_timer_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]_0\ : STD_LOGIC;
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_2__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__2\ : label is "soft_lutpair459";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  auto_pre_r_lcl_reg_1 <= \^auto_pre_r_lcl_reg_1\;
  \grant_r_reg[1]\ <= \^grant_r_reg[1]\;
  granted_row_r_reg <= \^granted_row_r_reg\;
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  idle_r_lcl_reg_0 <= \^idle_r_lcl_reg_0\;
  order_q_r(1 downto 0) <= \^order_q_r\(1 downto 0);
  p_103_out <= \^p_103_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]_0\ <= \^ras_timer_r_reg[0]_0\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
accept_internal_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13_0\,
      O => \^idle_r_lcl_reg_0\
    );
\auto_pre_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEEEEE"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_1\,
      I1 => rb_hit_busy_r_reg_1,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => \maintenance_request.maint_zq_r_lcl_reg_0\,
      I4 => row_hit_r,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \auto_pre_r_lcl_i_1__0_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__0_n_0\,
      Q => \^auto_pre_r_lcl_reg_1\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_0,
      I2 => p_130_out,
      O => \compute_tail.tail_r_lcl_reg_1\
    );
\compute_tail.tail_r_lcl_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_0,
      I2 => pre_bm_end_r_reg_1,
      O => \compute_tail.tail_r_lcl_reg_0\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__14\,
      Q => tail_r,
      R => '0'
    );
\demand_priority_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544454445444FFFF"
    )
        port map (
      I0 => rd_wr_r_lcl_reg,
      I1 => \^order_q_r\(1),
      I2 => \^order_q_r\(0),
      I3 => req_wr_r_lcl_reg,
      I4 => q_has_priority,
      I5 => req_priority_r,
      O => demand_priority_r_reg
    );
\grant_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[1]_i_5_n_0\,
      I1 => act_wait_r_lcl_reg,
      I2 => \^auto_pre_r_lcl_reg_1\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r_reg,
      O => \^grant_r_reg[1]\
    );
\grant_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^head_r_lcl_reg_0\,
      I1 => ras_timer_zero_r,
      I2 => act_wait_r_lcl_reg_0,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => \^auto_pre_r_lcl_reg_0\,
      O => \grant_r[1]_i_5_n_0\
    );
\grant_r[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFFFFFBBB"
    )
        port map (
      I0 => override_demand_r_reg,
      I1 => col_wait_r,
      I2 => req_wr_r_lcl_reg,
      I3 => \^order_q_r\(0),
      I4 => \^order_q_r\(1),
      I5 => rd_wr_r_lcl_reg,
      O => \grant_r_reg[0]\
    );
\grant_r[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grant_r_reg[1]\,
      I1 => auto_pre_r_lcl_reg_3,
      O => \^granted_row_r_reg\
    );
granted_row_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^granted_row_r_reg\,
      I1 => auto_pre_r_lcl_reg_2,
      O => granted_row_ns
    );
\head_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \head_r_lcl_i_2__1_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => idle_r_lcl_reg_1,
      I3 => p_130_out,
      I4 => \q_entry_r[1]_i_3__1_n_0\,
      I5 => \^head_r_lcl_reg_0\,
      O => \head_r_lcl_i_1__0_n_0\
    );
\head_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AA02AA32AACE"
    )
        port map (
      I0 => \head_r_lcl_i_3__2_n_0\,
      I1 => \q_entry_r[1]_i_5__2_n_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => idle_r_lcl_reg_2,
      I4 => rb_hit_busy_r_reg,
      I5 => rb_hit_busy_r_reg_0,
      O => \head_r_lcl_i_2__1_n_0\
    );
\head_r_lcl_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \head_r_lcl_i_3__2_n_0\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \head_r_lcl_i_1__0_n_0\,
      Q => \^head_r_lcl_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
idle_r_lcl_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => req_wr_r_lcl_reg,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \order_q_r[0]_i_1__0_n_0\
    );
\order_q_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => \^order_q_r\(0),
      I2 => \^order_q_r\(1),
      I3 => req_wr_r_lcl_reg,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \order_q_r[1]_i_1__0_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r[0]_i_1__0_n_0\,
      Q => \^order_q_r\(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r[1]_i_1__0_n_0\,
      Q => \^order_q_r\(1),
      R => '0'
    );
\ordered_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEA0AEA"
    )
        port map (
      I0 => \^p_103_out\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => p_93_out,
      I3 => \grant_r_reg[1]_0\(0),
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \ordered_r_lcl_i_1__0_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \ordered_r_lcl_i_1__0_n_0\,
      Q => \^p_103_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553CFFFF553C0000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2__1_n_0\,
      I1 => idle_r_lcl_reg_3,
      I2 => periodic_rd_ack_r_lcl_reg,
      I3 => \^q_has_priority_r_reg_0\,
      I4 => \q_entry_r[1]_i_3__1_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__0_n_0\
    );
\q_entry_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => p_129_out,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => p_51_out,
      I4 => p_12_out,
      I5 => p_130_out,
      O => \q_entry_r_reg[0]_0\
    );
\q_entry_r[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rb_hit_busy_r_reg,
      I1 => \q_entry_r[1]_i_5__2_n_0\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => q_entry_r(0),
      O => \q_entry_r[0]_i_2__1_n_0\
    );
\q_entry_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q_entry_ns(0),
      I1 => \q_entry_r[1]_i_3__1_n_0\,
      I2 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__0_n_0\
    );
\q_entry_r[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F3F7"
    )
        port map (
      I0 => \q_entry_r[1]_i_5__2_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => periodic_rd_ack_r_lcl_reg,
      O => \q_entry_r[1]_i_3__1_n_0\
    );
\q_entry_r[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9FFA900A900A9FF"
    )
        port map (
      I0 => rb_hit_busy_r_reg_0,
      I1 => \q_entry_r[1]_i_5__2_n_0\,
      I2 => rb_hit_busy_r_reg,
      I3 => periodic_rd_ack_r_lcl_reg_0,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r_reg[1]_0\
    );
\q_entry_r[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => \^q\(1),
      I1 => pre_bm_end_r_reg_1,
      I2 => \^q\(2),
      I3 => p_130_out,
      I4 => \^q\(0),
      I5 => pre_bm_end_r_reg_0,
      O => \q_entry_r[1]_i_5__2_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[0]_i_1__0_n_0\,
      Q => q_entry_r(0),
      S => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[1]_i_1__0_n_0\,
      Q => q_entry_r(1),
      R => SR(0)
    );
q_has_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I2 => q_has_priority,
      I3 => was_priority,
      I4 => p_87_out,
      I5 => periodic_rd_ack_r_lcl_reg,
      O => q_has_priority_r_i_1_n_0
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => q_has_priority_r_i_1_n_0,
      Q => q_has_priority,
      R => '0'
    );
q_has_rd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445555544454445"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_zq_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => app_en_r2_reg,
      O => q_has_rd_r_i_1_n_0
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => q_has_rd_r_i_1_n_0,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2__1_n_0\,
      I1 => \^ras_timer_r_reg[0]_0\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \ras_timer_r_reg[1]_1\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \ras_timer_r_reg[1]_2\,
      O => \ras_timer_r[0]_i_2__1_n_0\
    );
\ras_timer_r[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2__1_n_0\,
      I1 => \^ras_timer_r_reg[0]_0\,
      I2 => bm_end_r1_reg,
      O => D(1)
    );
\ras_timer_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => bm_end_r1_reg_0,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => bm_end_r1_reg_1,
      I4 => \^q\(1),
      I5 => bm_end_r1_reg_2,
      O => \ras_timer_r[1]_i_2__1_n_0\
    );
\ras_timer_r[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ras_timer_r[1]_i_5__2_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]_0\
    );
\ras_timer_r[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_passing_open_bank_r_reg_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => \^q\(2),
      I5 => pre_passing_open_bank_r_reg_2,
      O => \ras_timer_r[1]_i_5__2_n_0\
    );
\ras_timer_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \grant_r_reg[1]_0\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => p_93_out,
      O => \ras_timer_r_reg[0]\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \grant_r_reg[1]_0\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => p_93_out,
      O => \^q_has_priority_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\req_bank_rdy_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA002A"
    )
        port map (
      I0 => col_wait_r,
      I1 => req_wr_r_lcl_reg,
      I2 => \^order_q_r\(0),
      I3 => \^order_q_r\(1),
      I4 => rd_wr_r_lcl_reg,
      O => p_14_in
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_0,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_queue__parameterized1\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    q_has_priority : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    \order_q_r_reg[1]_0\ : out STD_LOGIC;
    \order_q_r_reg[0]_0\ : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    idle_r_lcl_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    order_q_r_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    p_64_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    req_wr_r_lcl_reg : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC;
    req_wr_r_lcl_reg_1 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    \grant_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    req_wr_r_lcl_reg_2 : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    bm_end_r1_reg_2 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    req_wr_r_lcl_reg_3 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \q_entry_r_reg[1]_1\ : in STD_LOGIC;
    idle_r_lcl_reg_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    set_order_q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_queue__parameterized1\ : entity is "mig_7series_v2_3_bank_queue";
end \ddr2_mig_7series_v2_3_bank_queue__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_queue__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \auto_pre_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_1\ : STD_LOGIC;
  signal \grant_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[2]\ : STD_LOGIC;
  signal \head_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_4_n_0 : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC;
  signal \order_q_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^order_q_r_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ordered_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \^p_64_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \^q_has_priority\ : STD_LOGIC;
  signal \q_has_priority_r_i_1__2_n_0\ : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal \q_has_rd_r_i_1__2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of head_r_lcl_i_4 : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__0\ : label is "soft_lutpair468";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  auto_pre_r_lcl_reg_1 <= \^auto_pre_r_lcl_reg_1\;
  \grant_r_reg[2]\ <= \^grant_r_reg[2]\;
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  idle_r_lcl_reg_0 <= \^idle_r_lcl_reg_0\;
  order_q_r_0(1 downto 0) <= \^order_q_r_0\(1 downto 0);
  p_64_out <= \^p_64_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_priority <= \^q_has_priority\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
accept_internal_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13_0\,
      O => \^idle_r_lcl_reg_0\
    );
\auto_pre_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEEEEE"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_1\,
      I1 => rb_hit_busy_r_reg_2,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => \maintenance_request.maint_zq_r_lcl_reg_0\,
      I4 => row_hit_r,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \auto_pre_r_lcl_i_1__1_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__1_n_0\,
      Q => \^auto_pre_r_lcl_reg_1\,
      R => '0'
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__14\,
      Q => tail_r,
      R => '0'
    );
\grant_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grant_r_reg[2]\,
      I1 => auto_pre_r_lcl_reg_2,
      O => granted_row_r_reg
    );
\grant_r[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^head_r_lcl_reg_0\,
      I1 => ras_timer_zero_r,
      I2 => act_wait_r_lcl_reg,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => \^auto_pre_r_lcl_reg_0\,
      O => \grant_r[3]_i_11_n_0\
    );
\grant_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[3]_i_11_n_0\,
      I1 => \inhbt_act_faw.inhbt_act_faw_r_reg\,
      I2 => \^auto_pre_r_lcl_reg_1\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r_reg,
      O => \^grant_r_reg[2]\
    );
\head_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \head_r_lcl_i_2__0_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => req_wr_r_lcl_reg_1,
      I3 => idle_r_lcl_reg_1,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => \^head_r_lcl_reg_0\,
      O => \head_r_lcl_i_1__1_n_0\
    );
\head_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F202F2020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => head_r_lcl_i_4_n_0,
      I3 => rb_hit_busy_r_reg_0,
      I4 => \q_entry_r[1]_i_6__0_n_0\,
      I5 => rb_hit_busy_r_reg_1,
      O => \head_r_lcl_i_2__0_n_0\
    );
head_r_lcl_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3055"
    )
        port map (
      I0 => \q_entry_r[1]_i_6__0_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => periodic_rd_ack_r_lcl_reg,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => head_r_lcl_i_4_n_0
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \head_r_lcl_i_1__1_n_0\,
      Q => \^head_r_lcl_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
\idle_r_lcl_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => \^order_q_r_0\(0),
      I2 => \^order_q_r_0\(1),
      I3 => req_wr_r_lcl_reg,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \order_q_r[0]_i_1__1_n_0\
    );
\order_q_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_0,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \order_q_r_reg[0]_0\
    );
\order_q_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => \^order_q_r_0\(0),
      I2 => \^order_q_r_0\(1),
      I3 => req_wr_r_lcl_reg,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \order_q_r[1]_i_1__1_n_0\
    );
\order_q_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => req_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_0,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \order_q_r_reg[1]_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r[0]_i_1__1_n_0\,
      Q => \^order_q_r_0\(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r[1]_i_1__1_n_0\,
      Q => \^order_q_r_0\(1),
      R => '0'
    );
\ordered_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEA0AEA"
    )
        port map (
      I0 => \^p_64_out\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => req_wr_r_lcl_reg_2,
      I3 => \grant_r_reg[2]_0\(0),
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \ordered_r_lcl_i_1__1_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \ordered_r_lcl_i_1__1_n_0\,
      Q => \^p_64_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4B1FFFFE4B10000"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => idle_r_lcl_reg_3,
      I2 => \q_entry_r[0]_i_3__0_n_0\,
      I3 => periodic_rd_ack_r_lcl_reg,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__1_n_0\
    );
\q_entry_r[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => rb_hit_busy_r_reg_1,
      I1 => \q_entry_r[1]_i_6__0_n_0\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => q_entry_r(0),
      O => \q_entry_r[0]_i_3__0_n_0\
    );
\q_entry_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => idle_r_lcl_reg_2,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \q_entry_r_reg[1]_1\,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__1_n_0\
    );
\q_entry_r[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F3F7"
    )
        port map (
      I0 => \q_entry_r[1]_i_6__0_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => periodic_rd_ack_r_lcl_reg,
      O => \q_entry_r[1]_i_4__0_n_0\
    );
\q_entry_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9FFA900A900A9FF"
    )
        port map (
      I0 => rb_hit_busy_r_reg_0,
      I1 => \q_entry_r[1]_i_6__0_n_0\,
      I2 => rb_hit_busy_r_reg_1,
      I3 => periodic_rd_ack_r_lcl_reg_0,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r_reg[1]_0\
    );
\q_entry_r[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => p_130_out,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => pre_bm_end_r_reg_0,
      I4 => \^q\(0),
      I5 => pre_bm_end_r_reg_1,
      O => \q_entry_r[1]_i_6__0_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[0]_i_1__1_n_0\,
      Q => q_entry_r(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[1]_i_1__1_n_0\,
      Q => q_entry_r(1),
      S => SR(0)
    );
\q_has_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I2 => \^q_has_priority\,
      I3 => was_priority,
      I4 => periodic_rd_ack_r_lcl_reg,
      I5 => p_48_out,
      O => \q_has_priority_r_i_1__2_n_0\
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_has_priority_r_i_1__2_n_0\,
      Q => \^q_has_priority\,
      R => '0'
    );
\q_has_rd_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445555544454445"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_zq_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => rb_hit_busy_r_reg,
      O => \q_has_rd_r_i_1__2_n_0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_has_rd_r_i_1__2_n_0\,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2__0_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \ras_timer_r_reg[1]_1\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \ras_timer_r_reg[1]_2\,
      O => \ras_timer_r[0]_i_2__0_n_0\
    );
\ras_timer_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2__0_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => bm_end_r1_reg,
      O => D(1)
    );
\ras_timer_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B888B888"
    )
        port map (
      I0 => bm_end_r1_reg_0,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => bm_end_r1_reg_1,
      I4 => bm_end_r1_reg_2,
      I5 => \^q\(1),
      O => \ras_timer_r[1]_i_2__0_n_0\
    );
\ras_timer_r[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ras_timer_r[1]_i_5__0_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
\ras_timer_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_passing_open_bank_r_reg_0,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => \^q\(0),
      I5 => pre_passing_open_bank_r_reg_2,
      O => \ras_timer_r[1]_i_5__0_n_0\
    );
\ras_timer_r[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \grant_r_reg[2]_0\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_2,
      O => \ras_timer_r_reg[0]_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \grant_r_reg[2]_0\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_2,
      O => \^q_has_priority_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\req_bank_rdy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A888A8A8A8A8A"
    )
        port map (
      I0 => col_wait_r,
      I1 => rd_wr_r_lcl_reg,
      I2 => \^order_q_r_0\(1),
      I3 => \^order_q_r_0\(0),
      I4 => rd_wr_r_lcl_reg_0,
      I5 => req_wr_r_lcl_reg_3,
      O => p_14_in
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_0,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_queue__parameterized2\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    req_bank_rdy_r_reg_0 : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_1 : out STD_LOGIC;
    p_25_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    \order_q_r_reg[0]_1\ : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    bm_end_r1_reg_2 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_3 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_queue__parameterized2\ : entity is "mig_7series_v2_3_bank_queue";
end \ddr2_mig_7series_v2_3_bank_queue__parameterized2\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_queue__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \auto_pre_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_1\ : STD_LOGIC;
  signal \grant_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_2_n_0 : STD_LOGIC;
  signal head_r_lcl_i_3_n_0 : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal \^idle_r_lcl_reg_0\ : STD_LOGIC;
  signal \ordered_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \^p_25_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_7_n_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal \q_has_priority_r_i_1__1_n_0\ : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal \q_has_rd_r_i_1__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^req_bank_rdy_r_reg\ : STD_LOGIC;
  signal \^req_bank_rdy_r_reg_0\ : STD_LOGIC;
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of head_r_lcl_i_3 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1\ : label is "soft_lutpair475";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  auto_pre_r_lcl_reg_1 <= \^auto_pre_r_lcl_reg_1\;
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  idle_r_lcl_reg_0 <= \^idle_r_lcl_reg_0\;
  p_25_out <= \^p_25_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  req_bank_rdy_r_reg <= \^req_bank_rdy_r_reg\;
  req_bank_rdy_r_reg_0 <= \^req_bank_rdy_r_reg_0\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
accept_internal_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13_0\,
      O => \^idle_r_lcl_reg_0\
    );
\auto_pre_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEEEEE"
    )
        port map (
      I0 => \^auto_pre_r_lcl_reg_1\,
      I1 => rb_hit_busy_r_reg_3,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => \maintenance_request.maint_zq_r_lcl_reg_0\,
      I4 => row_hit_r,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \auto_pre_r_lcl_i_1__2_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__2_n_0\,
      Q => \^auto_pre_r_lcl_reg_1\,
      R => '0'
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__14\,
      Q => tail_r,
      R => '0'
    );
\demand_priority_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544454445444FFFF"
    )
        port map (
      I0 => rd_wr_r_lcl_reg,
      I1 => \^req_bank_rdy_r_reg\,
      I2 => \^req_bank_rdy_r_reg_0\,
      I3 => req_wr_r_lcl_reg,
      I4 => q_has_priority,
      I5 => req_priority_r,
      O => demand_priority_r_reg
    );
\grant_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF070000"
    )
        port map (
      I0 => req_wr_r_lcl_reg,
      I1 => \^req_bank_rdy_r_reg_0\,
      I2 => \^req_bank_rdy_r_reg\,
      I3 => rd_wr_r_lcl_reg,
      I4 => col_wait_r,
      I5 => override_demand_r_reg,
      O => \grant_r_reg[2]\
    );
\grant_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[3]_i_8_n_0\,
      I1 => act_wait_r_lcl_reg,
      I2 => \^auto_pre_r_lcl_reg_1\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => demand_act_priority_r_reg,
      O => \grant_r_reg[3]\
    );
\grant_r[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^head_r_lcl_reg_0\,
      I1 => ras_timer_zero_r,
      I2 => act_wait_r_lcl_reg_0,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => \^auto_pre_r_lcl_reg_0\,
      O => \grant_r[3]_i_8_n_0\
    );
\head_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => head_r_lcl_i_2_n_0,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => pre_bm_end_r_reg_0,
      I3 => idle_r_lcl_reg_1,
      I4 => \q_entry_r[1]_i_4_n_0\,
      I5 => \^head_r_lcl_reg_0\,
      O => \head_r_lcl_i_1__2_n_0\
    );
head_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F202F2020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => head_r_lcl_i_3_n_0,
      I3 => rb_hit_busy_r_reg_1,
      I4 => \q_entry_r[1]_i_7_n_0\,
      I5 => rb_hit_busy_r_reg_2,
      O => head_r_lcl_i_2_n_0
    );
head_r_lcl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3055"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => periodic_rd_ack_r_lcl_reg,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => head_r_lcl_i_3_n_0
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \head_r_lcl_i_1__2_n_0\,
      Q => \^head_r_lcl_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
\idle_r_lcl_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idle_r_lcl_reg_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r_reg[0]_1\,
      Q => \^req_bank_rdy_r_reg_0\,
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \order_q_r_reg[0]_0\,
      Q => \^req_bank_rdy_r_reg\,
      R => '0'
    );
\ordered_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0EAAAA"
    )
        port map (
      I0 => \^p_25_out\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => \grant_r_reg[3]_0\(0),
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_0,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \ordered_r_lcl_i_1__2_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \ordered_r_lcl_i_1__2_n_0\,
      Q => \^p_25_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => pre_bm_end_r_reg_3,
      I3 => periodic_rd_ack_r_lcl_reg,
      I4 => \q_entry_r[1]_i_4_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__2_n_0\
    );
\q_entry_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => rb_hit_busy_r_reg_2,
      I1 => \q_entry_r[1]_i_7_n_0\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => q_entry_r(0),
      O => \q_entry_r[0]_i_2_n_0\
    );
\q_entry_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => idle_r_lcl_reg_3,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \q_entry_r[1]_i_3_n_0\,
      I4 => \q_entry_r[1]_i_4_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__2_n_0\
    );
\q_entry_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \q_entry_r[1]_i_5_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => q_entry_r(1),
      I3 => q_entry_r(0),
      I4 => \^q_has_priority_r_reg_0\,
      I5 => idle_r_lcl_reg_2,
      O => \q_entry_r[1]_i_3_n_0\
    );
\q_entry_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F3F7"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => periodic_rd_ack_r_lcl_reg,
      O => \q_entry_r[1]_i_4_n_0\
    );
\q_entry_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => p_126_out,
      I2 => p_87_out,
      I3 => p_48_out,
      I4 => rb_hit_busy_r_reg_0,
      O => \q_entry_r[1]_i_5_n_0\
    );
\q_entry_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => \^q\(1),
      I1 => pre_bm_end_r_reg_1,
      I2 => \^q\(0),
      I3 => p_130_out,
      I4 => \^q\(2),
      I5 => pre_bm_end_r_reg_2,
      O => \q_entry_r[1]_i_7_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[0]_i_1__2_n_0\,
      Q => q_entry_r(0),
      S => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_entry_r[1]_i_1__2_n_0\,
      Q => q_entry_r(1),
      S => SR(0)
    );
\q_has_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202020202020"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I2 => q_has_priority,
      I3 => was_priority,
      I4 => periodic_rd_ack_r_lcl_reg,
      I5 => rb_hit_busy_r_reg_0,
      O => \q_has_priority_r_i_1__1_n_0\
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_has_priority_r_i_1__1_n_0\,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445555544454445"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_zq_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => rb_hit_busy_r_reg,
      O => \q_has_rd_r_i_1__1_n_0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \q_has_rd_r_i_1__1_n_0\,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r_reg[1]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[1]_0\,
      I1 => \^q\(2),
      I2 => \ras_timer_r_reg[1]_1\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \ras_timer_r_reg[1]_2\,
      O => \ras_timer_r[0]_i_2_n_0\
    );
\ras_timer_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => bm_end_r1_reg,
      O => D(1)
    );
\ras_timer_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B888B888"
    )
        port map (
      I0 => bm_end_r1_reg_0,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => bm_end_r1_reg_1,
      I4 => bm_end_r1_reg_2,
      I5 => \^q\(1),
      O => \ras_timer_r[1]_i_2_n_0\
    );
\ras_timer_r[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ras_timer_r[1]_i_5_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
\ras_timer_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_passing_open_bank_r_reg_0,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => \^q\(1),
      I5 => pre_passing_open_bank_r_reg_2,
      O => \ras_timer_r[1]_i_5_n_0\
    );
\ras_timer_r[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \grant_r_reg[3]_0\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_0,
      O => \ras_timer_r_reg[0]_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \grant_r_reg[3]_0\(0),
      I2 => \^pass_open_bank_r\,
      I3 => rd_wr_r_lcl_reg,
      I4 => req_wr_r_lcl_reg_0,
      O => \^q_has_priority_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wait_for_maint_r_lcl_reg_0,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_state is
  port (
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    p_129_out : in STD_LOGIC;
    p_128_out : in STD_LOGIC;
    demanded_prior_r_reg_1 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_state : entity is "mig_7series_v2_3_bank_state";
end ddr2_mig_7series_v2_3_bank_state;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_state is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal \act_wait_r_lcl_i_2__1_n_0\ : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[23]\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \col_wait_r_i_1__1_n_0\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demand_priority_r_i_3_n_0 : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal pre_wait_r_i_2_n_0 : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_1\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal \rtp_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[23]_i_2\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of pre_wait_r_i_2 : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1\ : label is "soft_lutpair452";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  \cmd_pipe_plus.mc_address_reg[23]\ <= \^cmd_pipe_plus.mc_address_reg[23]\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r <= \^demanded_prior_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
  ras_timer_zero_r_reg_1 <= \^ras_timer_zero_r_reg_1\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \act_wait_r_lcl_i_2__1_n_0\,
      I2 => pre_bm_end_r_reg,
      I3 => pass_open_bank_r,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \grant_r_reg[0]\(0),
      I1 => \^act_this_rank_r_reg[0]_0\,
      I2 => \q_entry_r_reg[0]\,
      O => \act_wait_r_lcl_i_2__1_n_0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000008000"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => p_126_out,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^act_this_rank_r_reg[0]_0\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_bm_end_r_reg,
      Q => bm_end_r1,
      R => '0'
    );
\cmd_pipe_plus.mc_address[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \grant_r_reg[0]\(0),
      O => \^cmd_pipe_plus.mc_address_reg[23]\
    );
\col_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => \grant_r_reg[0]\(0),
      I4 => \^act_this_rank_r_reg[0]_0\,
      I5 => \q_entry_r_reg[0]\,
      O => \col_wait_r_i_1__1_n_0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \col_wait_r_i_1__1_n_0\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^demand_act_priority_r\,
      I1 => wait_for_maint_r_lcl_reg,
      I2 => p_129_out,
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => \^ras_timer_zero_r\,
      I5 => p_128_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \col_wait_r_i_1__1_n_0\,
      I1 => idle_r_lcl_reg,
      I2 => rd_wr_r_lcl_reg_0,
      I3 => demand_priority_r_i_3_n_0,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_ns
    );
demand_priority_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_132_out,
      I4 => q_has_rd,
      I5 => req_bank_rdy_r_reg_0,
      O => demand_priority_r_i_3_n_0
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r\,
      I2 => demanded_prior_r_reg_1,
      I3 => Q(1),
      I4 => demand_priority_r_0,
      I5 => demanded_prior_r_1,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r\,
      R => '0'
    );
\grant_r[3]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => demanded_prior_r_reg_1,
      I2 => Q(0),
      I3 => \^demanded_prior_r_reg_0\,
      I4 => \^demanded_prior_r\,
      O => \grant_r_reg[2]\
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => \grant_r_reg[0]\(0),
      I4 => auto_pre_r,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => Q(0),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => \^pre_wait_r\,
      I3 => pre_wait_r_i_2_n_0,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
pre_wait_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \grant_r_reg[0]\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => pre_wait_r_i_2_n_0
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F22"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(0),
      I2 => rd_wr_r_lcl_reg,
      I3 => Q(0),
      I4 => bm_end_r1,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \^ras_timer_zero_r_reg_0\
    );
\ras_timer_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010011111111"
    )
        port map (
      I0 => bm_end_r1,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => ras_timer_r(1),
      I3 => \^cmd_pipe_plus.mc_address_reg[23]\,
      I4 => ras_timer_r(0),
      I5 => rd_wr_r_lcl_reg_1,
      O => \^ras_timer_zero_r_reg_1\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
ras_timer_zero_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ras_timer_zero_r_reg_0\,
      I1 => \^ras_timer_zero_r_reg_1\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_14_in,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r[0]_i_1_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rtp_timer_r[0]_i_1_n_0\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1_n_0\
    );
\starve_limit_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1_n_0\
    );
\starve_limit_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1_n_0\
    );
\starve_limit_cntr_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => granted_col_r_reg,
      I4 => Q(0),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_state__parameterized0\ is
  port (
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    ras_timer_zero_r_reg_2 : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    p_91_out : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    demanded_prior_r_reg_1 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_state__parameterized0\ : entity is "mig_7series_v2_3_bank_state";
end \ddr2_mig_7series_v2_3_bank_state__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_state__parameterized0\ is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal \act_wait_r_lcl_i_2__2_n_0\ : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \col_wait_r_i_1__2_n_0\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal \demand_priority_r_i_3__0_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_2__0_n_0\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_1\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_2\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal \rtp_timer_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of pre_bm_end_r_i_1 : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_6__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__0\ : label is "soft_lutpair461";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r <= \^demanded_prior_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
  ras_timer_zero_r_reg_1 <= \^ras_timer_zero_r_reg_1\;
  ras_timer_zero_r_reg_2 <= \^ras_timer_zero_r_reg_2\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \act_wait_r_lcl_i_2__2_n_0\,
      I2 => pre_bm_end_r_reg,
      I3 => pass_open_bank_r,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \grant_r_reg[1]\(0),
      I1 => \^act_this_rank_r_reg[0]_0\,
      I2 => \q_entry_r_reg[0]\,
      O => \act_wait_r_lcl_i_2__2_n_0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
auto_pre_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000008000"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => p_87_out,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => \grant_r_reg[3]_0\(0),
      I5 => \^act_this_rank_r_reg[0]_0\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_91_out,
      Q => bm_end_r1,
      R => '0'
    );
\col_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^col_wait_r\,
      I2 => \grant_r_reg[3]_0\(0),
      I3 => \grant_r_reg[1]\(0),
      I4 => \^act_this_rank_r_reg[0]_0\,
      I5 => \q_entry_r_reg[0]\,
      O => \col_wait_r_i_1__2_n_0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \col_wait_r_i_1__2_n_0\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^demand_act_priority_r\,
      I1 => wait_for_maint_r_lcl_reg,
      I2 => p_90_out,
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => \^ras_timer_zero_r\,
      I5 => p_89_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \col_wait_r_i_1__2_n_0\,
      I1 => idle_r_lcl_reg,
      I2 => rd_wr_r_lcl_reg_0,
      I3 => \demand_priority_r_i_3__0_n_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_93_out,
      I4 => q_has_rd,
      I5 => req_bank_rdy_r_reg_0,
      O => \demand_priority_r_i_3__0_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
demanded_prior_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r\,
      I2 => demanded_prior_r_reg_1,
      I3 => \grant_r_reg[3]_0\(1),
      I4 => demand_priority_r_0,
      I5 => demanded_prior_r_1,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r\,
      R => '0'
    );
\grant_r[3]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFEF"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => \grant_r_reg[3]_0\(0),
      I2 => \^demanded_prior_r_reg_0\,
      I3 => \^demanded_prior_r\,
      I4 => demanded_prior_r_reg_1,
      O => \grant_r_reg[3]\
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => SR(0)
    );
pre_bm_end_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => \grant_r_reg[1]\(0),
      I4 => auto_pre_r,
      O => pre_bm_end_ns
    );
pre_passing_open_bank_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => \grant_r_reg[3]_0\(0),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
pre_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => \^pre_wait_r\,
      I3 => \pre_wait_r_i_2__0_n_0\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \grant_r_reg[1]\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \pre_wait_r_i_2__0_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F22"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(0),
      I2 => rd_wr_r_lcl_reg,
      I3 => \grant_r_reg[3]_0\(0),
      I4 => bm_end_r1,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \^ras_timer_zero_r_reg_0\
    );
\ras_timer_r[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010011111111"
    )
        port map (
      I0 => bm_end_r1,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => ras_timer_r(1),
      I3 => \^ras_timer_zero_r_reg_2\,
      I4 => ras_timer_r(0),
      I5 => rd_wr_r_lcl_reg_1,
      O => \^ras_timer_zero_r_reg_1\
    );
\ras_timer_r[1]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \grant_r_reg[1]\(0),
      O => \^ras_timer_zero_r_reg_2\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ras_timer_zero_r_reg_0\,
      I1 => \^ras_timer_zero_r_reg_1\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_14_in,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \grant_r_reg[3]_0\(0),
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r[0]_i_1__0_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rtp_timer_r[0]_i_1__0_n_0\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__0_n_0\
    );
\starve_limit_cntr_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__0_n_0\
    );
\starve_limit_cntr_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__0_n_0\
    );
\starve_limit_cntr_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => granted_col_r_reg,
      I4 => \grant_r_reg[3]_0\(0),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_state__parameterized1\ is
  port (
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_1 : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    demanded_prior_r_reg_2 : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    p_52_out : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    demanded_prior_r_reg_3 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    demanded_prior_r_3 : in STD_LOGIC;
    demanded_prior_r_4 : in STD_LOGIC;
    demand_priority_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    demanded_prior_r_7 : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    \req_row_r_lcl_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_37_out : in STD_LOGIC;
    \req_row_r_lcl_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    \entry_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_state__parameterized1\ : entity is "mig_7series_v2_3_bank_state";
end \ddr2_mig_7series_v2_3_bank_state__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_state__parameterized1\ is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal \act_wait_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \col_wait_r_i_1__0_n_0\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal \demand_priority_r_i_3__1_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_1\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_2\ : STD_LOGIC;
  signal \^grant_r_reg[1]\ : STD_LOGIC;
  signal ofs_rdy_r0_2 : STD_LOGIC;
  signal phy_mc_cmd_full_r : STD_LOGIC;
  signal phy_mc_ctl_full_r : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_2__1_n_0\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ras_timer_r[1]_i_6__1_n_0\ : STD_LOGIC;
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_1\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal \rtp_timer_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_6__1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__1\ : label is "soft_lutpair469";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  demanded_prior_r_reg_1 <= \^demanded_prior_r_reg_1\;
  demanded_prior_r_reg_2 <= \^demanded_prior_r_reg_2\;
  \grant_r_reg[1]\ <= \^grant_r_reg[1]\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
  ras_timer_zero_r_reg_1 <= \^ras_timer_zero_r_reg_1\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \act_wait_r_lcl_i_2__0_n_0\,
      I2 => pre_bm_end_r_reg,
      I3 => pass_open_bank_r,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \grant_r_reg[3]_0\(0),
      I1 => \^act_this_rank_r_reg[0]_0\,
      I2 => \q_entry_r_reg[0]\,
      O => \act_wait_r_lcl_i_2__0_n_0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000008000"
    )
        port map (
      I0 => p_48_out,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(2),
      I5 => \^act_this_rank_r_reg[0]_0\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_52_out,
      Q => bm_end_r1,
      R => '0'
    );
\cmd_pipe_plus.mc_address[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00808000008080"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \grant_r_reg[3]_0\(0),
      I2 => \req_row_r_lcl_reg[10]\(0),
      I3 => p_37_out,
      I4 => \grant_r_reg[3]_0\(1),
      I5 => \req_row_r_lcl_reg[10]_0\(0),
      O => \cmd_pipe_plus.mc_address_reg[23]\
    );
\col_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \^col_wait_r\,
      I2 => Q(2),
      I3 => \grant_r_reg[3]_0\(0),
      I4 => \^act_this_rank_r_reg[0]_0\,
      I5 => \q_entry_r_reg[0]\,
      O => \col_wait_r_i_1__0_n_0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \col_wait_r_i_1__0_n_0\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^demand_act_priority_r\,
      I1 => wait_for_maint_r_lcl_reg,
      I2 => p_51_out,
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => \^ras_timer_zero_r\,
      I5 => p_50_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \col_wait_r_i_1__0_n_0\,
      I1 => idle_r_lcl_reg,
      I2 => rd_wr_r_lcl_reg_0,
      I3 => \demand_priority_r_i_3__1_n_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_54_out,
      I4 => q_has_rd,
      I5 => req_bank_rdy_r_reg_0,
      O => \demand_priority_r_i_3__1_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r_reg_1\,
      I2 => demanded_prior_r_reg_3,
      I3 => Q(0),
      I4 => demand_priority_r_2,
      I5 => demanded_prior_r_3,
      O => demanded_prior_ns
    );
\demanded_prior_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^demanded_prior_r_reg_1\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => Q(2),
      I3 => demanded_prior_r_3,
      I4 => demand_priority_r_2,
      I5 => Q(0),
      O => \^demanded_prior_r_reg_2\
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_1\,
      R => '0'
    );
\grant_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^grant_r_reg[1]\,
      I1 => demanded_prior_r_7,
      I2 => demand_priority_r_6,
      I3 => Q(3),
      I4 => \^demanded_prior_r_reg_2\,
      I5 => demand_priority_r_5,
      O => \grant_r_reg[1]_2\
    );
\grant_r[3]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444544"
    )
        port map (
      I0 => \^grant_r_reg[1]\,
      I1 => \^demanded_prior_r_reg_2\,
      I2 => demanded_prior_r_4,
      I3 => demand_priority_r_5,
      I4 => Q(1),
      I5 => demand_priority_r_6,
      O => \grant_r_reg[1]_1\
    );
\grant_r[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^grant_r_reg[1]\,
      I1 => demanded_prior_r_3,
      I2 => demand_priority_r_2,
      I3 => Q(0),
      I4 => demanded_prior_r_reg_3,
      I5 => \^demanded_prior_r_reg_0\,
      O => \grant_r_reg[3]\
    );
\grant_r[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^grant_r_reg[1]\,
      I1 => \^demanded_prior_r_reg_1\,
      I2 => \^demanded_prior_r_reg_0\,
      I3 => Q(2),
      I4 => demanded_prior_r_reg_3,
      I5 => demand_priority_r_2,
      O => \grant_r_reg[1]_0\
    );
\grant_r[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_2,
      I1 => demanded_prior_r_reg_3,
      I2 => Q(2),
      I3 => \^demanded_prior_r_reg_0\,
      I4 => \^demanded_prior_r_reg_1\,
      O => \grant_r_reg[0]\
    );
ofs_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => p_131_out,
      I3 => \entry_cnt_reg[4]\(2),
      I4 => \entry_cnt_reg[4]\(1),
      I5 => \entry_cnt_reg[4]\(0),
      O => ofs_rdy_r0
    );
\ofs_rdy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => p_14_out,
      I3 => \entry_cnt_reg[4]\(2),
      I4 => \entry_cnt_reg[4]\(1),
      I5 => \entry_cnt_reg[4]\(0),
      O => ofs_rdy_r0_0
    );
\ofs_rdy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => rd_wr_r_lcl_reg,
      I3 => \entry_cnt_reg[4]\(2),
      I4 => \entry_cnt_reg[4]\(1),
      I5 => \entry_cnt_reg[4]\(0),
      O => ofs_rdy_r0_2
    );
\ofs_rdy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101011"
    )
        port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => p_92_out,
      I3 => \entry_cnt_reg[4]\(2),
      I4 => \entry_cnt_reg[4]\(1),
      I5 => \entry_cnt_reg[4]\(0),
      O => ofs_rdy_r0_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => ofs_rdy_r0_2,
      Q => ofs_rdy_r,
      R => SR(0)
    );
override_demand_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => override_demand_ns,
      Q => \^grant_r_reg[1]\,
      R => '0'
    );
phy_mc_cmd_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => phy_mc_cmd_full,
      Q => phy_mc_cmd_full_r,
      R => rstdiv0_sync_r1_reg_rep
    );
phy_mc_ctl_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => phy_mc_ctl_full,
      Q => phy_mc_ctl_full_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => \grant_r_reg[3]_0\(0),
      I4 => auto_pre_r,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => Q(2),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => \^pre_wait_r\,
      I3 => \pre_wait_r_i_2__1_n_0\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \grant_r_reg[3]_0\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \pre_wait_r_i_2__1_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F22"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(0),
      I2 => rd_wr_r_lcl_reg,
      I3 => Q(2),
      I4 => bm_end_r1,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \^ras_timer_zero_r_reg_0\
    );
\ras_timer_r[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010011111111"
    )
        port map (
      I0 => bm_end_r1,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => ras_timer_r(1),
      I3 => \ras_timer_r[1]_i_6__1_n_0\,
      I4 => ras_timer_r(0),
      I5 => rd_wr_r_lcl_reg_1,
      O => \^ras_timer_zero_r_reg_1\
    );
\ras_timer_r[1]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \grant_r_reg[3]_0\(0),
      O => \ras_timer_r[1]_i_6__1_n_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ras_timer_zero_r_reg_0\,
      I1 => \^ras_timer_zero_r_reg_1\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_14_in,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(2),
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r[0]_i_1__1_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rtp_timer_r[0]_i_1__1_n_0\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__1_n_0\
    );
\starve_limit_cntr_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__1_n_0\
    );
\starve_limit_cntr_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__1_n_0\
    );
\starve_limit_cntr_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => granted_col_r_reg,
      I4 => Q(2),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_state__parameterized2\ is
  port (
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_1 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    demanded_prior_r_reg_2 : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    p_13_out : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    wr_this_rank_r0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    demanded_prior_r_0 : in STD_LOGIC;
    demand_priority_r_1 : in STD_LOGIC;
    demanded_prior_r_reg_3 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_state__parameterized2\ : entity is "mig_7series_v2_3_bank_state";
end \ddr2_mig_7series_v2_3_bank_state__parameterized2\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_state__parameterized2\ is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal act_wait_r_lcl_i_2_n_0 : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal col_wait_r_i_1_n_0 : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal \demand_priority_r_i_3__2_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_1\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_2__2_n_0\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal \rtp_timer_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of act_wait_r_lcl_i_2 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of ras_timer_zero_r_i_3 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__2\ : label is "soft_lutpair477";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  demanded_prior_r_reg_1 <= \^demanded_prior_r_reg_1\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => act_wait_r_lcl_i_2_n_0,
      I2 => pre_bm_end_r_reg,
      I3 => pass_open_bank_r,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
act_wait_r_lcl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \grant_r_reg[3]\(0),
      I1 => \^act_this_rank_r_reg[0]_0\,
      I2 => \q_entry_r_reg[0]\,
      O => act_wait_r_lcl_i_2_n_0
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000008000"
    )
        port map (
      I0 => p_9_out,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => tail_r,
      I3 => \^col_wait_r\,
      I4 => Q(1),
      I5 => \^act_this_rank_r_reg[0]_0\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_13_out,
      Q => bm_end_r1,
      R => '0'
    );
col_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \^col_wait_r\,
      I2 => Q(1),
      I3 => \grant_r_reg[3]\(0),
      I4 => \^act_this_rank_r_reg[0]_0\,
      I5 => \q_entry_r_reg[0]\,
      O => col_wait_r_i_1_n_0
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_wait_r_i_1_n_0,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^demand_act_priority_r\,
      I1 => wait_for_maint_r_lcl_reg,
      I2 => p_12_out,
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => \^ras_timer_zero_r\,
      I5 => p_11_out,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
demand_priority_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => col_wait_r_i_1_n_0,
      I1 => idle_r_lcl_reg,
      I2 => rd_wr_r_lcl_reg_0,
      I3 => \demand_priority_r_i_3__2_n_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_15_out,
      I4 => q_has_rd,
      I5 => req_bank_rdy_r_reg_0,
      O => \demand_priority_r_i_3__2_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000D00"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r_reg_1\,
      I2 => Q(0),
      I3 => demand_priority_r_1,
      I4 => demanded_prior_r_0,
      I5 => demanded_prior_r_reg_3,
      O => demanded_prior_ns
    );
demanded_prior_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^demanded_prior_r_reg_1\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => Q(1),
      I3 => demanded_prior_r_0,
      I4 => demand_priority_r_1,
      I5 => Q(0),
      O => demanded_prior_r_reg_2
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_1\,
      R => '0'
    );
\grant_r[3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_1,
      I1 => demanded_prior_r_reg_3,
      I2 => Q(1),
      I3 => \^demanded_prior_r_reg_0\,
      I4 => \^demanded_prior_r_reg_1\,
      O => \grant_r_reg[0]\
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => \grant_r_reg[3]\(0),
      I4 => auto_pre_r,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => Q(1),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
        port map (
      I0 => pass_open_bank_ns,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => \^pre_wait_r\,
      I3 => \pre_wait_r_i_2__2_n_0\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => auto_pre_r,
      I1 => \grant_r_reg[3]\(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \pre_wait_r_i_2__2_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F22"
    )
        port map (
      I0 => ras_timer_r(1),
      I1 => ras_timer_r(0),
      I2 => rd_wr_r_lcl_reg,
      I3 => Q(1),
      I4 => bm_end_r1,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \ras_timer_r_reg[0]_0\
    );
\ras_timer_r[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010011111111"
    )
        port map (
      I0 => bm_end_r1,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => ras_timer_r(1),
      I3 => \^ras_timer_zero_r_reg_0\,
      I4 => ras_timer_r(0),
      I5 => rd_wr_r_lcl_reg_1,
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF008A"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_1,
      I1 => ras_timer_r(0),
      I2 => \^ras_timer_zero_r_reg_0\,
      I3 => ras_timer_r(1),
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      I5 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \grant_r_reg[3]\(0),
      O => \^ras_timer_zero_r_reg_0\
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_14_in,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(1),
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r[0]_i_1__2_n_0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rtp_timer_r[0]_i_1__2_n_0\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__2_n_0\
    );
\starve_limit_cntr_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__2_n_0\
    );
\starve_limit_cntr_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__2_n_0\
    );
\starve_limit_cntr_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => granted_col_r_reg,
      I4 => Q(1),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_this_rank_r0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_clk_ibuf is
  port (
    mmcm_clk : out STD_LOGIC;
    sys_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_clk_ibuf : entity is "mig_7series_v2_3_clk_ibuf";
end ddr2_mig_7series_v2_3_clk_ibuf;

architecture STRUCTURE of ddr2_mig_7series_v2_3_clk_ibuf is
  signal sys_clk_ibufg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sys_clk_ibufg : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of sys_clk_ibufg : signal is "1";
begin
  mmcm_clk <= sys_clk_ibufg;
  sys_clk_ibufg <= sys_clk_i;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_col_mach is
  port (
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_offset_ns : out STD_LOGIC;
    \cmd_pipe_plus.mc_wrdata_en_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_wrdata_en_ns : out STD_LOGIC;
    \read_fifo.tail_r_reg[3]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[3]_1\ : out STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mc_read_idle_r_reg : out STD_LOGIC;
    mc_ref_zq_wip_ns : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end_ns : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_data_buf_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_valid_2_1.offset_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr_r : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    \my_empty_reg[0]\ : in STD_LOGIC;
    if_empty_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_en : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    rd_data_en : in STD_LOGIC;
    rd_buf_indx_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_ref_zq_wip : in STD_LOGIC;
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \data_valid_2_1.offset_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_col_mach : entity is "mig_7series_v2_3_col_mach";
end ddr2_mig_7series_v2_3_col_mach;

architecture STRUCTURE of ddr2_mig_7series_v2_3_col_mach is
  signal \^dic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmd_pipe_plus.mc_wrdata_en_reg\ : STD_LOGIC;
  signal col_rd_wr_r2 : STD_LOGIC;
  signal mc_ref_zq_wip_r_i_2_n_0 : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_end_reg\ : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_end_reg_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \not_strict_mode.app_rd_data_valid_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[1].RAM32M0_n_5\ : STD_LOGIC;
  signal \read_fifo.head_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \read_fifo.tail_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \^read_fifo.tail_r_reg[3]_0\ : STD_LOGIC;
  signal \^read_fifo.tail_r_reg[3]_1\ : STD_LOGIC;
  signal sent_col_r2 : STD_LOGIC;
  signal tail_ns : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tail_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^wr_data_offset_ns\ : STD_LOGIC;
  signal \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_wrdata_en_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_upd_indx_r_i_1\ : label is "soft_lutpair486";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \read_fifo.fifo_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \read_fifo.fifo_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_fifo.head_r[1]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \read_fifo.head_r[2]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \read_fifo.head_r[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_2\ : label is "soft_lutpair484";
begin
  DIC(0) <= \^dic\(0);
  \cmd_pipe_plus.mc_wrdata_en_reg\ <= \^cmd_pipe_plus.mc_wrdata_en_reg\;
  \not_strict_mode.app_rd_data_end_reg\ <= \^not_strict_mode.app_rd_data_end_reg\;
  \not_strict_mode.app_rd_data_end_reg_0\(6 downto 0) <= \^not_strict_mode.app_rd_data_end_reg_0\(6 downto 0);
  \read_fifo.tail_r_reg[3]_0\ <= \^read_fifo.tail_r_reg[3]_0\;
  \read_fifo.tail_r_reg[3]_1\ <= \^read_fifo.tail_r_reg[3]_1\;
  wr_data_offset_ns <= \^wr_data_offset_ns\;
\cmd_pipe_plus.mc_wrdata_en_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => col_rd_wr_r2,
      I1 => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      I2 => sent_col_r2,
      O => mc_wrdata_en_ns
    );
\data_valid_2_1.offset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => offset_ns(0),
      Q => \^dic\(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_data_buf_addr(0),
      Q => D(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_data_buf_addr(1),
      Q => D(1),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_data_buf_addr(2),
      Q => D(2),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIA(0),
      Q => D(3),
      R => '0'
    );
mc_read_idle_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_r(4),
      I1 => \read_fifo.head_r_reg__0\(4),
      I2 => mc_ref_zq_wip_r_i_2_n_0,
      I3 => \read_fifo.head_r_reg__0\(3),
      I4 => tail_r(3),
      O => mc_read_idle_r_reg
    );
mc_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maint_ref_zq_wip,
      I1 => tail_r(4),
      I2 => \read_fifo.head_r_reg__0\(4),
      I3 => mc_ref_zq_wip_r_i_2_n_0,
      I4 => \read_fifo.head_r_reg__0\(3),
      I5 => tail_r(3),
      O => mc_ref_zq_wip_ns
    );
mc_ref_zq_wip_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[3]_0\,
      I1 => \read_fifo.head_r_reg__0\(0),
      I2 => \read_fifo.head_r_reg__0\(1),
      I3 => \^read_fifo.tail_r_reg[3]_1\,
      I4 => \read_fifo.head_r_reg__0\(2),
      I5 => tail_r(2),
      O => mc_ref_zq_wip_r_i_2_n_0
    );
\not_strict_mode.app_rd_data_end_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      I1 => \^not_strict_mode.app_rd_data_end_reg\,
      I2 => \^not_strict_mode.app_rd_data_end_reg_0\(6),
      O => app_rd_data_end_ns
    );
\not_strict_mode.app_rd_data_valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => \not_strict_mode.app_rd_data_valid_i_3_n_0\,
      I1 => Q(1),
      I2 => \^not_strict_mode.app_rd_data_end_reg_0\(1),
      I3 => Q(2),
      I4 => \^not_strict_mode.app_rd_data_end_reg_0\(3),
      I5 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      O => \^not_strict_mode.app_rd_data_end_reg\
    );
\not_strict_mode.app_rd_data_valid_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \^not_strict_mode.app_rd_data_end_reg_0\(0),
      I1 => Q(0),
      I2 => rd_data_en,
      I3 => \^not_strict_mode.app_rd_data_end_reg_0\(4),
      I4 => rd_buf_indx_r(0),
      O => \not_strict_mode.app_rd_data_valid_i_3_n_0\
    );
\offset_pipe_0.offset_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^dic\(0),
      Q => \^wr_data_offset_ns\,
      R => '0'
    );
\offset_pipe_1.col_rd_wr_r2_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_rd_wr_r,
      Q => col_rd_wr_r2,
      R => '0'
    );
\offset_pipe_1.offset_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^wr_data_offset_ns\,
      Q => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      R => '0'
    );
\pointer_ram.rams[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      I1 => wr_data_en,
      I2 => ram_init_done_r,
      O => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
\read_data_indx.rd_data_upd_indx_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_data_en,
      I1 => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      O => E(0)
    );
\read_fifo.fifo_out_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_3_out(0),
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(0),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_3_out(1),
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(1),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_4_out(0),
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(2),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_4_out(1),
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(3),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_5_out(0),
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(4),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_5_out(1),
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(5),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \read_fifo.fifo_ram[1].RAM32M0_n_5\,
      Q => \^not_strict_mode.app_rd_data_end_reg_0\(6),
      R => '0'
    );
\read_fifo.fifo_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg__0\(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => col_data_buf_addr(2 downto 1),
      DIC(1) => col_data_buf_addr(0),
      DIC(0) => \^dic\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_5_out(1 downto 0),
      DOB(1 downto 0) => p_4_out(1 downto 0),
      DOC(1 downto 0) => p_3_out(1 downto 0),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => '1'
    );
\read_fifo.fifo_ram[0].RAM32M0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[3]_1\,
      I1 => if_empty_r(0),
      I2 => \my_empty_reg[0]_0\(0),
      I3 => init_complete_r1_timing_reg,
      I4 => \^read_fifo.tail_r_reg[3]_0\,
      I5 => tail_r(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => tail_r(3),
      I2 => \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\,
      I3 => tail_r(4),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\,
      I1 => tail_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      O => tail_ns(3)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^read_fifo.tail_r_reg[3]_0\,
      I2 => init_complete_r1_timing_reg,
      I3 => \my_empty_reg[0]\,
      I4 => \^read_fifo.tail_r_reg[3]_1\,
      I5 => tail_r(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\
    );
\read_fifo.fifo_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => \data_valid_2_1.offset_r_reg[0]_0\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => \read_fifo.fifo_ram[1].RAM32M0_n_5\,
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => '1'
    );
\read_fifo.head_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_fifo.head_r_reg__0\(0),
      O => p_0_in(0)
    );
\read_fifo.head_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_fifo.head_r_reg__0\(0),
      I1 => \read_fifo.head_r_reg__0\(1),
      O => p_0_in(1)
    );
\read_fifo.head_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \read_fifo.head_r_reg__0\(2),
      I1 => \read_fifo.head_r_reg__0\(1),
      I2 => \read_fifo.head_r_reg__0\(0),
      O => p_0_in(2)
    );
\read_fifo.head_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_fifo.head_r_reg__0\(3),
      I1 => \read_fifo.head_r_reg__0\(0),
      I2 => \read_fifo.head_r_reg__0\(1),
      I3 => \read_fifo.head_r_reg__0\(2),
      O => p_0_in(3)
    );
\read_fifo.head_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \read_fifo.head_r_reg__0\(4),
      I1 => \read_fifo.head_r_reg__0\(2),
      I2 => \read_fifo.head_r_reg__0\(1),
      I3 => \read_fifo.head_r_reg__0\(0),
      I4 => \read_fifo.head_r_reg__0\(3),
      O => p_0_in(4)
    );
\read_fifo.head_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(0),
      Q => \read_fifo.head_r_reg__0\(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\read_fifo.head_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(1),
      Q => \read_fifo.head_r_reg__0\(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\read_fifo.head_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(2),
      Q => \read_fifo.head_r_reg__0\(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\read_fifo.head_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(3),
      Q => \read_fifo.head_r_reg__0\(3),
      R => rstdiv0_sync_r1_reg_rep
    );
\read_fifo.head_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(4),
      Q => \read_fifo.head_r_reg__0\(4),
      R => rstdiv0_sync_r1_reg_rep
    );
\read_fifo.tail_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFF08880000"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[3]_0\,
      I1 => init_complete_r1_timing_reg,
      I2 => \my_empty_reg[0]_0\(0),
      I3 => if_empty_r(0),
      I4 => \^read_fifo.tail_r_reg[3]_1\,
      I5 => tail_r(2),
      O => \read_fifo.tail_r[2]_i_1_n_0\
    );
\read_fifo.tail_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => \^read_fifo.tail_r_reg[3]_0\,
      I3 => init_complete_r1_timing_reg,
      I4 => \my_empty_reg[0]\,
      I5 => \^read_fifo.tail_r_reg[3]_1\,
      O => \read_fifo.tail_r[3]_i_1_n_0\
    );
\read_fifo.tail_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tail_r(3),
      I1 => \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0\,
      I2 => tail_r(4),
      O => \read_fifo.tail_r[4]_i_1_n_0\
    );
\read_fifo.tail_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      Q => \^read_fifo.tail_r_reg[3]_0\,
      R => rstdiv0_sync_r1
    );
\read_fifo.tail_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      Q => \^read_fifo.tail_r_reg[3]_1\,
      R => rstdiv0_sync_r1
    );
\read_fifo.tail_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \read_fifo.tail_r[2]_i_1_n_0\,
      Q => tail_r(2),
      R => rstdiv0_sync_r1
    );
\read_fifo.tail_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \read_fifo.tail_r[3]_i_1_n_0\,
      Q => tail_r(3),
      R => rstdiv0_sync_r1
    );
\read_fifo.tail_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \read_fifo.tail_r[4]_i_1_n_0\,
      Q => tail_r(4),
      R => rstdiv0_sync_r1
    );
sent_col_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_cmd(0),
      Q => sent_col_r2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_byte_group_io is
  port (
    \ddr2_addr[6]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 43 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_byte_group_io : entity is "mig_7series_v2_3_ddr_byte_group_io";
end ddr2_mig_7series_v2_3_ddr_byte_group_io;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_byte_group_io is
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[0].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[0].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(40),
      D2 => oserdes_dq(41),
      D3 => oserdes_dq(42),
      D4 => oserdes_dq(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(10),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[1].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \ddr2_addr[6]\(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized0\ is
  port (
    out_dqs : out STD_LOGIC;
    ts_dqs : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    p_22_in : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    out_dm : out STD_LOGIC;
    ts_dm : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    A_rst_primitives_reg_0 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    mc_read_idle_r_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    C_idelay_ce8_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    A_rst_primitives_reg_1 : in STD_LOGIC;
    mc_read_idle_r_reg_0 : in STD_LOGIC;
    mc_read_idle_r_reg_1 : in STD_LOGIC;
    mc_read_idle_r_reg_2 : in STD_LOGIC;
    mc_read_idle_r_reg_3 : in STD_LOGIC;
    mc_read_idle_r_reg_4 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    Q0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q9 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized0\ : entity is "mig_7series_v2_3_ddr_byte_group_io";
end \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized0\ is
  signal \^idelay_ld_rst\ : STD_LOGIC;
  signal idelay_ld_rst_i_1_n_0 : STD_LOGIC;
  signal \input_[0].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[2].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[3].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[4].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[5].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[6].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[7].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal \input_[8].iserdes_dq_.idelay_dq.idelaye2_n_0\ : STD_LOGIC;
  signal rst_r3_reg_srl3_n_0 : STD_LOGIC;
  signal rst_r4 : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[0].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[2].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[3].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR2_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[0].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of rst_r3_reg_srl3 : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3 ";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
  idelay_ld_rst <= \^idelay_ld_rst\;
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => out_dqs,
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => ts_dqs,
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
idelay_ld_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rst_r4,
      I1 => \^idelay_ld_rst\,
      I2 => A_rst_primitives_reg_1,
      O => idelay_ld_rst_i_1_n_0
    );
idelay_ld_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_ld_rst_i_1_n_0,
      Q => \^idelay_ld_rst\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[0].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => mc_read_idle_r_reg,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[0].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mc_read_idle_r_reg,
      DDLY => \input_[0].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D0(3),
      Q2 => D0(2),
      Q3 => D0(1),
      Q4 => D0(0),
      Q5 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[2].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[2].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => mc_read_idle_r_reg_0,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[2].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mc_read_idle_r_reg_0,
      DDLY => \input_[2].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D2(3),
      Q2 => D2(2),
      Q3 => D2(1),
      Q4 => D2(0),
      Q5 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[3].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[3].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => mc_read_idle_r_reg_1,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[3].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mc_read_idle_r_reg_1,
      DDLY => \input_[3].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D3(3),
      Q2 => D3(2),
      Q3 => D3(1),
      Q4 => D3(0),
      Q5 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[4].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => mc_read_idle_r_reg_2,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mc_read_idle_r_reg_2,
      DDLY => \input_[4].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[5].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => mc_read_idle_r_reg_3,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mc_read_idle_r_reg_3,
      DDLY => \input_[5].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[6].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => mc_read_idle_r_reg_4,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mc_read_idle_r_reg_4,
      DDLY => \input_[6].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[7].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => p_27_out,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_27_out,
      DDLY => \input_[7].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => sys_rst,
      CE => C_idelay_ce8_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \input_[8].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      IDATAIN => p_31_out,
      INC => idelay_inc,
      LD => \gen_byte_sel_div2.calib_in_common_reg\,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg_1
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg,
      CLKB => A_rst_primitives_reg_0,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_31_out,
      DDLY => \input_[8].iserdes_dq_.idelay_dq.idelaye2_n_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[0].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q0(0),
      D2 => Q0(1),
      D3 => Q0(2),
      D4 => Q0(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_1_in
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q2(0),
      D2 => Q2(1),
      D3 => Q2(2),
      D4 => Q2(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_5_in
    );
\output_[3].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q3(0),
      D2 => Q3(1),
      D3 => Q3(2),
      D4 => Q3(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_9_in
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q4(0),
      D2 => Q4(1),
      D3 => Q4(2),
      D4 => Q4(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_13_in
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q5(0),
      D2 => Q5(1),
      D3 => Q5(2),
      D4 => Q5(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_17_in
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q6(0),
      D2 => Q6(1),
      D3 => Q6(2),
      D4 => Q6(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_22_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_21_in
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q7(0),
      D2 => Q7(1),
      D3 => Q7(2),
      D4 => Q7(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_26_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_25_in
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q8(0),
      D2 => Q8(1),
      D3 => Q8(2),
      D4 => Q8(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_30_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_29_in
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q9(0),
      D2 => Q9(1),
      D3 => Q9(2),
      D4 => Q9(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dm,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => ts_dm
    );
rst_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => A_rst_primitives_reg_1,
      Q => rst_r3_reg_srl3_n_0
    );
rst_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rst_r3_reg_srl3_n_0,
      Q => rst_r4,
      R => '0'
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized1\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 35 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized1\ : entity is "mig_7series_v2_3_ddr_byte_group_io";
end \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized1\ is
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[0].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[0].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_if_post_fifo is
  port (
    rd_buf_we : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_en : out STD_LOGIC;
    rd_active_r_reg : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_if_post_fifo : entity is "mig_7series_v2_3_ddr_if_post_fifo";
end ddr2_mig_7series_v2_3_ddr_if_post_fifo;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_if_post_fifo is
  signal mem_out_0 : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal mem_reg_0_3_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_3_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_3_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_3_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_3_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_3_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_2 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_3 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_4 : STD_LOGIC;
  signal mem_reg_0_3_42_47_n_5 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_3_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_3_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_0 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_1 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_2 : STD_LOGIC;
  signal mem_reg_0_3_60_65_n_3 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_2 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_3 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_4 : STD_LOGIC;
  signal mem_reg_0_3_66_71_n_5 : STD_LOGIC;
  signal my_empty : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \my_empty[0]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[2]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_2_n_0\ : STD_LOGIC;
  signal \my_empty[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \my_empty_reg[4]_rep_n_0\ : STD_LOGIC;
  signal my_full : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \my_full[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal \rd_ptr_timing[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_timing[1]_i_1_n_0\ : STD_LOGIC;
  signal \^read_fifo.tail_r_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \my_empty[3]_i_1\ : label is "soft_lutpair361";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \my_empty_reg[4]\ : label is "my_empty_reg[4]";
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep\ : label is "my_empty_reg[4]";
  attribute SOFT_HLUTNM of \my_full[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of rd_active_r_i_1 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair362";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[0]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__0\ : label is "soft_lutpair363";
begin
  \read_fifo.tail_r_reg[1]\(0) <= \^read_fifo.tail_r_reg[1]\(0);
\gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(59),
      I1 => my_empty(4),
      I2 => mem_out_0(65),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(0)
    );
\gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(61),
      I1 => my_empty(4),
      I2 => mem_out_0(67),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(0)
    );
\gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(58),
      I1 => my_empty(4),
      I2 => mem_out_0(64),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(0)
    );
\gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(60),
      I1 => my_empty(4),
      I2 => mem_out_0(66),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(51),
      I1 => my_empty(4),
      I2 => mem_out_0(57),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(53),
      I1 => my_empty(4),
      I2 => mem_out_0(59),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(50),
      I1 => my_empty(4),
      I2 => mem_out_0(56),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(52),
      I1 => my_empty(4),
      I2 => mem_out_0(58),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(43),
      I1 => my_empty(4),
      I2 => mem_out_0(49),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(45),
      I1 => my_empty(4),
      I2 => mem_out_0(51),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(42),
      I1 => my_empty(4),
      I2 => mem_out_0(48),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(44),
      I1 => my_empty(4),
      I2 => mem_out_0(50),
      O => DIC(0)
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(35),
      I1 => my_empty(4),
      I2 => mem_out_0(41),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(37),
      I1 => my_empty(4),
      I2 => mem_out_0(43),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(34),
      I1 => my_empty(4),
      I2 => mem_out_0(40),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(36),
      I1 => my_empty(4),
      I2 => mem_out_0(42),
      O => DIC(1)
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(27),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(33),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(29),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(35),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(26),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(32),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(28),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(34),
      O => DIB(0)
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(19),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(25),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(21),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(27),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(18),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(24),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(20),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(26),
      O => DIB(1)
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(11),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(17),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(13),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(19),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(10),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(16),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(0)
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(12),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(18),
      O => DIA(0)
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(1),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(1),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(3),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(3),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(0),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(0),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1)
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(2),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(2),
      O => DIA(1)
    );
mem_reg_0_3_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(1 downto 0),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(3 downto 2),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(5 downto 4),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(1 downto 0),
      DOB(1 downto 0) => mem_out_0(3 downto 2),
      DOC(1) => mem_reg_0_3_0_5_n_4,
      DOC(0) => mem_reg_0_3_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => my_empty(2),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      O => wr_en
    );
mem_reg_0_3_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(7 downto 6),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(9 downto 8),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(11 downto 10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_3_12_17_n_0,
      DOA(0) => mem_reg_0_3_12_17_n_1,
      DOB(1) => mem_reg_0_3_12_17_n_2,
      DOB(0) => mem_reg_0_3_12_17_n_3,
      DOC(1 downto 0) => mem_out_0(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(13 downto 12),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(15 downto 14),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(17 downto 16),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(19 downto 18),
      DOB(1) => mem_reg_0_3_18_23_n_2,
      DOB(0) => mem_reg_0_3_18_23_n_3,
      DOC(1) => mem_reg_0_3_18_23_n_4,
      DOC(0) => mem_reg_0_3_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(19 downto 18),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(21 downto 20),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(23 downto 22),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(25 downto 24),
      DOB(1 downto 0) => mem_out_0(27 downto 26),
      DOC(1) => mem_reg_0_3_24_29_n_4,
      DOC(0) => mem_reg_0_3_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(25 downto 24),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(27 downto 26),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(29 downto 28),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_3_30_35_n_0,
      DOA(0) => mem_reg_0_3_30_35_n_1,
      DOB(1 downto 0) => mem_out_0(33 downto 32),
      DOC(1 downto 0) => mem_out_0(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(31 downto 30),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(33 downto 32),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(35 downto 34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_3_36_41_n_0,
      DOA(0) => mem_reg_0_3_36_41_n_1,
      DOB(1) => mem_reg_0_3_36_41_n_2,
      DOB(0) => mem_reg_0_3_36_41_n_3,
      DOC(1 downto 0) => mem_out_0(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(37 downto 36),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(39 downto 38),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(41 downto 40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(43 downto 42),
      DOB(1) => mem_reg_0_3_42_47_n_2,
      DOB(0) => mem_reg_0_3_42_47_n_3,
      DOC(1) => mem_reg_0_3_42_47_n_4,
      DOC(0) => mem_reg_0_3_42_47_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(43 downto 42),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(45 downto 44),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(47 downto 46),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(49 downto 48),
      DOB(1 downto 0) => mem_out_0(51 downto 50),
      DOC(1) => mem_reg_0_3_48_53_n_4,
      DOC(0) => mem_reg_0_3_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(49 downto 48),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(51 downto 50),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(53 downto 52),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_3_54_59_n_0,
      DOA(0) => mem_reg_0_3_54_59_n_1,
      DOB(1 downto 0) => mem_out_0(57 downto 56),
      DOC(1 downto 0) => mem_out_0(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(55 downto 54),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(57 downto 56),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(59 downto 58),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_3_60_65_n_0,
      DOA(0) => mem_reg_0_3_60_65_n_1,
      DOB(1) => mem_reg_0_3_60_65_n_2,
      DOB(0) => mem_reg_0_3_60_65_n_3,
      DOC(1 downto 0) => mem_out_0(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_3_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => rd_ptr_timing(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => wr_ptr(1 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(61 downto 60),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(63 downto 62),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(65 downto 64),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(67 downto 66),
      DOB(1) => mem_reg_0_3_66_71_n_2,
      DOB(0) => mem_reg_0_3_66_71_n_3,
      DOC(1) => mem_reg_0_3_66_71_n_4,
      DOC(0) => mem_reg_0_3_66_71_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
\my_empty[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[1]\(0),
      I1 => my_full(1),
      I2 => my_empty(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => my_empty(3),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[0]_i_1_n_0\
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => my_empty(1),
      I1 => my_empty(3),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I3 => my_full(1),
      I4 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => my_empty(2),
      I1 => my_full(1),
      I2 => my_empty(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => my_empty(3),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[2]_i_1_n_0\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => my_empty(3),
      I1 => my_empty(1),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I3 => my_full(1),
      I4 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[3]_i_1_n_0\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => my_empty(4),
      I1 => my_full(1),
      I2 => my_empty(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => my_empty(3),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[4]_i_1_n_0\
    );
\my_empty[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => rd_ptr(1),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => rd_ptr(0),
      O => \my_empty[4]_i_2_n_0\
    );
\my_empty[4]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => \my_empty_reg[4]_rep_n_0\,
      I1 => my_full(1),
      I2 => my_empty(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => my_empty(3),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[4]_rep_i_1_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[0]_i_1_n_0\,
      Q => \^read_fifo.tail_r_reg[1]\(0),
      S => SR(0)
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => my_empty(1),
      S => SR(0)
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[2]_i_1_n_0\,
      Q => my_empty(2),
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[3]_i_1_n_0\,
      Q => my_empty(3),
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[4]_i_1_n_0\,
      Q => my_empty(4),
      S => SR(0)
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[4]_rep_i_1_n_0\,
      Q => \my_empty_reg[4]_rep_n_0\,
      S => SR(0)
    );
\my_full[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => my_full(1),
      I1 => my_empty(1),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I3 => my_empty(3),
      O => \my_full[1]_i_1_n_0\
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[1]_i_1_n_0\,
      Q => my_full(1),
      R => SR(0)
    );
\not_strict_mode.app_rd_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(58),
      I1 => my_empty(4),
      I2 => mem_out_0(64),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(0),
      O => D(0)
    );
\not_strict_mode.app_rd_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(43),
      I1 => my_empty(4),
      I2 => mem_out_0(49),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(0),
      O => D(10)
    );
\not_strict_mode.app_rd_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(35),
      I1 => my_empty(4),
      I2 => mem_out_0(41),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1),
      O => D(11)
    );
\not_strict_mode.app_rd_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(27),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(33),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(0),
      O => D(12)
    );
\not_strict_mode.app_rd_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(19),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(25),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1),
      O => D(13)
    );
\not_strict_mode.app_rd_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(11),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(17),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(0),
      O => D(14)
    );
\not_strict_mode.app_rd_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(1),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(1),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1),
      O => D(15)
    );
\not_strict_mode.app_rd_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(60),
      I1 => my_empty(4),
      I2 => mem_out_0(66),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => DOA(0),
      O => D(16)
    );
\not_strict_mode.app_rd_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(52),
      I1 => my_empty(4),
      I2 => mem_out_0(58),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => DOA(1),
      O => D(17)
    );
\not_strict_mode.app_rd_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(44),
      I1 => my_empty(4),
      I2 => mem_out_0(50),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(0),
      O => D(18)
    );
\not_strict_mode.app_rd_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(36),
      I1 => my_empty(4),
      I2 => mem_out_0(42),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1),
      O => D(19)
    );
\not_strict_mode.app_rd_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(50),
      I1 => my_empty(4),
      I2 => mem_out_0(56),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1),
      O => D(1)
    );
\not_strict_mode.app_rd_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(28),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(34),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(0),
      O => D(20)
    );
\not_strict_mode.app_rd_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(20),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(26),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1),
      O => D(21)
    );
\not_strict_mode.app_rd_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(12),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(18),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(0),
      O => D(22)
    );
\not_strict_mode.app_rd_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(2),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(2),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1),
      O => D(23)
    );
\not_strict_mode.app_rd_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(61),
      I1 => my_empty(4),
      I2 => mem_out_0(67),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => DOC(0),
      O => D(24)
    );
\not_strict_mode.app_rd_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(53),
      I1 => my_empty(4),
      I2 => mem_out_0(59),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => DOC(1),
      O => D(25)
    );
\not_strict_mode.app_rd_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(45),
      I1 => my_empty(4),
      I2 => mem_out_0(51),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(0),
      O => D(26)
    );
\not_strict_mode.app_rd_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(37),
      I1 => my_empty(4),
      I2 => mem_out_0(43),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1),
      O => D(27)
    );
\not_strict_mode.app_rd_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(29),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(35),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(0),
      O => D(28)
    );
\not_strict_mode.app_rd_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(21),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(27),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1),
      O => D(29)
    );
\not_strict_mode.app_rd_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(42),
      I1 => my_empty(4),
      I2 => mem_out_0(48),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(0),
      O => D(2)
    );
\not_strict_mode.app_rd_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(13),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(19),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(0),
      O => D(30)
    );
\not_strict_mode.app_rd_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(3),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(3),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1),
      O => D(31)
    );
\not_strict_mode.app_rd_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(34),
      I1 => my_empty(4),
      I2 => mem_out_0(40),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1),
      O => D(3)
    );
\not_strict_mode.app_rd_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(26),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(32),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(0),
      O => D(4)
    );
\not_strict_mode.app_rd_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(18),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(24),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1),
      O => D(5)
    );
\not_strict_mode.app_rd_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(10),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(16),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(0),
      O => D(6)
    );
\not_strict_mode.app_rd_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(0),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => mem_out_0(0),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1),
      O => D(7)
    );
\not_strict_mode.app_rd_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(59),
      I1 => my_empty(4),
      I2 => mem_out_0(65),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => DOB(0),
      O => D(8)
    );
\not_strict_mode.app_rd_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(51),
      I1 => my_empty(4),
      I2 => mem_out_0(57),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      I4 => DOB(1),
      O => D(9)
    );
\not_strict_mode.app_rd_data_valid_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I1 => \^read_fifo.tail_r_reg[1]\(0),
      I2 => init_complete_r1_timing_reg,
      I3 => Q(0),
      O => rd_data_en
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => init_complete_r1_timing_reg,
      I2 => \^read_fifo.tail_r_reg[1]\(0),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => ram_init_done_r,
      O => rd_buf_we
    );
rd_active_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[1]\(0),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      O => rd_active_r_reg
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I1 => my_empty(3),
      I2 => my_empty(1),
      I3 => rd_ptr(0),
      O => \rd_ptr[0]_i_1_n_0\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0222"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => my_empty(1),
      I2 => my_empty(3),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => rd_ptr(1),
      O => \rd_ptr[1]_i_1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_ptr[0]_i_1_n_0\,
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_ptr[1]_i_1_n_0\,
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0111"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => my_empty(1),
      I2 => my_empty(3),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => rd_ptr_timing(0),
      O => \rd_ptr_timing[0]_i_1_n_0\
    );
\rd_ptr_timing[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6F600060606"
    )
        port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => my_empty(1),
      I3 => my_empty(3),
      I4 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I5 => rd_ptr_timing(1),
      O => \rd_ptr_timing[1]_i_1_n_0\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_ptr_timing[0]_i_1_n_0\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_ptr_timing[1]_i_1_n_0\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555515000000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I2 => \^read_fifo.tail_r_reg[1]\(0),
      I3 => init_complete_r1_timing_reg,
      I4 => tail_r(0),
      I5 => tail_r(1),
      O => ADDRA(1)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A666"
    )
        port map (
      I0 => tail_r(0),
      I1 => init_complete_r1_timing_reg,
      I2 => \^read_fifo.tail_r_reg[1]\(0),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => ADDRA(0)
    );
\read_fifo.tail_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I1 => \^read_fifo.tail_r_reg[1]\(0),
      I2 => init_complete_r1_timing_reg,
      I3 => tail_r(0),
      O => \read_fifo.tail_r_reg[0]\
    );
\read_fifo.tail_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF7000"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I1 => \^read_fifo.tail_r_reg[1]\(0),
      I2 => init_complete_r1_timing_reg,
      I3 => tail_r(0),
      I4 => tail_r(1),
      O => \read_fifo.tail_r_reg[1]_0\
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => my_empty(1),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I2 => wr_ptr(0),
      O => \wr_ptr[0]_i_1__0_n_0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      I2 => my_empty(1),
      I3 => wr_ptr(1),
      O => \wr_ptr[1]_i_1__0_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_ptr[0]_i_1__0_n_0\,
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_ptr[1]_i_1__0_n_0\,
      Q => wr_ptr(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_of_pre_fifo is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_of_pre_fifo : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end ddr2_mig_7series_v2_3_ddr_of_pre_fifo;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_of_pre_fifo is
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "0'b";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_en : STD_LOGIC;
  attribute MAX_FANOUT of wr_en : signal is "0'b";
  attribute RTL_MAX_FANOUT of wr_en : signal is "found";
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT of wr_ptr_timing : signal is "0'b";
  attribute RTL_KEEP of wr_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT of wr_ptr_timing : signal is "found";
  attribute syn_maxfan of wr_ptr_timing : signal is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '0',
      D => '1',
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '0',
      D => '1',
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\ is
  port (
    \my_empty_reg[5]_0\ : out STD_LOGIC;
    \my_empty_reg[3]_0\ : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\ is
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[5]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[8]_i_1_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[3]_0\ : STD_LOGIC;
  signal \^my_empty_reg[5]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[4]\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal \my_full[0]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_full[5]_i_1_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[0]\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal \my_full_reg_n_0_[5]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "0'b";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_2\ : label is "soft_lutpair332";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair331";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  \my_empty_reg[3]_0\ <= \^my_empty_reg[3]_0\;
  \my_empty_reg[5]_0\ <= \^my_empty_reg[5]_0\;
\my_empty[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[3]\,
      O => \my_empty[2]_i_1__0_n_0\
    );
\my_empty[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[3]\,
      I5 => \^my_empty_reg[3]_0\,
      O => \my_empty[3]_i_1__0_n_0\
    );
\my_empty[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      I5 => \my_empty_reg_n_0_[4]\,
      O => \my_empty[4]_i_1__0_n_0\
    );
\my_empty[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      I5 => \^my_empty_reg[5]_0\,
      O => \my_empty[5]_i_1_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      I5 => \my_empty_reg_n_0_[6]\,
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      O => \my_empty[8]_i_1_n_0\
    );
\my_empty[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[2]_i_1__0_n_0\,
      Q => p_1_in,
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[3]_i_1__0_n_0\,
      Q => \^my_empty_reg[3]_0\,
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[4]_i_1__0_n_0\,
      Q => \my_empty_reg_n_0_[4]\,
      S => SR(0)
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[5]_i_1_n_0\,
      Q => \^my_empty_reg[5]_0\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[6]_i_1_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => SR(0)
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[8]_i_1_n_0\,
      Q => p_3_in,
      S => SR(0)
    );
\my_full[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \my_full_reg_n_0_[0]\,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cmd_wren,
      I3 => \my_empty_reg_n_0_[6]\,
      I4 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \my_full[0]_i_1_n_0\
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[0]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \my_full[3]_i_1__1_n_0\
    );
\my_full[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
        port map (
      I0 => \my_full_reg_n_0_[5]\,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[0]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \my_full[5]_i_1_n_0\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[0]_i_1_n_0\,
      Q => \my_full_reg_n_0_[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[3]_i_1__1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[5]_i_1_n_0\,
      Q => \my_full_reg_n_0_[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[4]\,
      O => \rd_ptr[2]_i_1_n_0\
    );
\rd_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1_n_0\,
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1_n_0\,
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1_n_0\,
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1_n_0\,
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1_n_0\,
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1_n_0\,
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\ is
  port (
    \my_empty_reg[5]_0\ : out STD_LOGIC;
    \my_empty_reg[3]_0\ : out STD_LOGIC;
    wr_en_0 : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    calib_ctl_wren_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\ is
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[3]_0\ : STD_LOGIC;
  signal \^my_empty_reg[5]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[4]\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal \my_full[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_full[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[0]\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal \my_full_reg_n_0_[5]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "0'b";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_2\ : label is "soft_lutpair334";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair333";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  \my_empty_reg[3]_0\ <= \^my_empty_reg[3]_0\;
  \my_empty_reg[5]_0\ <= \^my_empty_reg[5]_0\;
\my_empty[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[3]\,
      O => \my_empty[2]_i_1__1_n_0\
    );
\my_empty[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_1_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[3]\,
      I5 => \^my_empty_reg[3]_0\,
      O => \my_empty[3]_i_1__1_n_0\
    );
\my_empty[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      I5 => \my_empty_reg_n_0_[4]\,
      O => \my_empty[4]_i_1__1_n_0\
    );
\my_empty[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      I5 => \^my_empty_reg[5]_0\,
      O => \my_empty[5]_i_1__0_n_0\
    );
\my_empty[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      I5 => \my_empty_reg_n_0_[6]\,
      O => \my_empty[6]_i_1__0_n_0\
    );
\my_empty[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
        port map (
      I0 => my_empty0,
      I1 => p_3_in,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => calib_cmd_wren,
      I4 => \my_full_reg_n_0_[5]\,
      O => \my_empty[8]_i_1__0_n_0\
    );
\my_empty[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[2]_i_1__1_n_0\,
      Q => p_1_in,
      S => \rstdiv0_sync_r1_reg_rep__1\
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[3]_i_1__1_n_0\,
      Q => \^my_empty_reg[3]_0\,
      S => \rstdiv0_sync_r1_reg_rep__1\
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[4]_i_1__1_n_0\,
      Q => \my_empty_reg_n_0_[4]\,
      S => \rstdiv0_sync_r1_reg_rep__1\
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[5]_i_1__0_n_0\,
      Q => \^my_empty_reg[5]_0\,
      S => \rstdiv0_sync_r1_reg_rep__1\
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[6]_i_1__0_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => \rstdiv0_sync_r1_reg_rep__1\
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty[8]_i_1__0_n_0\,
      Q => p_3_in,
      S => \rstdiv0_sync_r1_reg_rep__1\
    );
\my_full[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \my_full_reg_n_0_[0]\,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cmd_wren,
      I3 => \my_empty_reg_n_0_[6]\,
      I4 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \my_full[0]_i_1__0_n_0\
    );
\my_full[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[0]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \my_full[3]_i_1__2_n_0\
    );
\my_full[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
        port map (
      I0 => \my_full_reg_n_0_[5]\,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[0]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \my_full[5]_i_1__0_n_0\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[0]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[3]_i_1__2_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[5]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[4]\,
      O => \rd_ptr[2]_i_1__0_n_0\
    );
\rd_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1__0_n_0\,
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1__0_n_0\,
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1__0_n_0\,
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1__0_n_0\,
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1__0_n_0\,
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr[2]_i_1__0_n_0\,
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => calib_ctl_wren_reg(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => calib_ctl_wren_reg(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => calib_ctl_wren_reg(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => calib_ctl_wren_reg(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => calib_ctl_wren_reg(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => calib_ctl_wren_reg(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized2\ is
  port (
    D8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[6]_0\ : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sys_rst : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_address : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_of_ctl_full : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized2\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized2\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized2\ is
  signal mem_out_0 : STD_LOGIC_VECTOR ( 77 downto 4 );
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_2_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_2_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_4_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_5_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_3_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_4_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_rep[3]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_4\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \my_empty[6]_i_5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \my_full[3]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \my_full[3]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \out_fifo_i_10__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \out_fifo_i_11__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \out_fifo_i_12__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \out_fifo_i_13__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \out_fifo_i_18__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \out_fifo_i_19__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \out_fifo_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \out_fifo_i_20__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \out_fifo_i_21__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \out_fifo_i_26__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \out_fifo_i_27__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \out_fifo_i_28__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \out_fifo_i_29__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \out_fifo_i_2__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \out_fifo_i_34__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \out_fifo_i_35__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \out_fifo_i_36__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \out_fifo_i_37__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \out_fifo_i_38__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \out_fifo_i_39__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \out_fifo_i_3__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \out_fifo_i_40__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \out_fifo_i_41__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \out_fifo_i_4__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \out_fifo_i_58__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \out_fifo_i_59__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \out_fifo_i_5__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \out_fifo_i_60__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \out_fifo_i_61__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \out_fifo_i_66__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \out_fifo_i_67__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \out_fifo_i_68__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \out_fifo_i_69__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of out_fifo_i_70 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of out_fifo_i_71 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of out_fifo_i_72 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of out_fifo_i_73 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \out_fifo_i_74__0\ : label is "soft_lutpair359";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2\ : label is "soft_lutpair340";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2\ : label is "soft_lutpair341";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(0),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(0),
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(1),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(1),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(1 downto 0),
      DOB(1 downto 0) => mem_out(3 downto 2),
      DOC(1 downto 0) => mem_out_0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => init_calib_complete_reg_rep,
      I2 => A_of_ctl_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \^my_empty_reg[1]_0\,
      O => wr_en
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(4),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(4),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(13 downto 12),
      DOB(1 downto 0) => mem_out_0(15 downto 14),
      DOC(1 downto 0) => mem_out(9 downto 8),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(5),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(5),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(11 downto 10),
      DOB(1 downto 0) => mem_out_0(21 downto 20),
      DOC(1 downto 0) => mem_out_0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(6),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(6),
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(7),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(7),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(13 downto 12),
      DOB(1 downto 0) => mem_out(15 downto 14),
      DOC(1 downto 0) => mem_out_0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(31 downto 30),
      DOB(1 downto 0) => mem_out_0(33 downto 32),
      DOC(1 downto 0) => mem_out_0(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(8),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(8),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(37 downto 36),
      DOB(1 downto 0) => mem_out_0(39 downto 38),
      DOC(1 downto 0) => mem_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(9),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(9),
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(10),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(10),
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(11),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(11),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(19 downto 18),
      DOB(1 downto 0) => mem_out(21 downto 20),
      DOC(1 downto 0) => mem_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(12),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(12),
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(13),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(13),
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(14),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(25 downto 24),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(15),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(15),
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(16),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(16),
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(17),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(17),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out(33 downto 32),
      DOC(1 downto 0) => mem_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(18),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(18),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(61 downto 60),
      DOB(1 downto 0) => mem_out_0(63 downto 62),
      DOC(1 downto 0) => mem_out_0(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(19),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(19),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(67 downto 66),
      DOB(1 downto 0) => mem_out_0(69 downto 68),
      DOC(1 downto 0) => mem_out_0(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(2),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(2),
      DIC(1) => \cmd_pipe_plus.mc_address_reg[25]\(3),
      DIC(0) => \cmd_pipe_plus.mc_address_reg[25]\(3),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out_0(7 downto 6),
      DOB(1 downto 0) => mem_out(5 downto 4),
      DOC(1 downto 0) => mem_out(7 downto 6),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr_0(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => \cmd_pipe_plus.mc_address_reg[25]\(20),
      DIA(0) => \cmd_pipe_plus.mc_address_reg[25]\(20),
      DIB(1) => \cmd_pipe_plus.mc_address_reg[25]\(21),
      DIB(0) => \cmd_pipe_plus.mc_address_reg[25]\(21),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => mem_out(37 downto 36),
      DOB(1 downto 0) => mem_out(39 downto 38),
      DOC(1 downto 0) => mem_out_0(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404001"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \^my_empty_reg[1]_0\,
      I2 => A_of_ctl_full,
      I3 => init_calib_complete_reg_rep,
      I4 => calib_cmd_wren,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
        port map (
      I0 => my_empty0,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \^my_empty_reg[1]_0\,
      I3 => A_of_ctl_full,
      I4 => init_calib_complete_reg_rep,
      I5 => calib_cmd_wren,
      O => \my_empty[1]_i_2_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404001"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \my_empty_reg_n_0_[6]\,
      I2 => A_of_ctl_full,
      I3 => init_calib_complete_reg_rep,
      I4 => calib_cmd_wren,
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
        port map (
      I0 => my_empty0,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \my_empty_reg_n_0_[6]\,
      I3 => A_of_ctl_full,
      I4 => init_calib_complete_reg_rep,
      I5 => calib_cmd_wren,
      O => \my_empty[6]_i_2_n_0\
    );
\my_empty[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A03A"
    )
        port map (
      I0 => \my_empty[6]_i_4_n_0\,
      I1 => \my_empty[6]_i_5_n_0\,
      I2 => wr_ptr_timing(2),
      I3 => rd_ptr(2),
      I4 => wr_ptr_timing(3),
      O => my_empty0
    );
\my_empty[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410482"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => rd_ptr(1),
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      O => \my_empty[6]_i_4_n_0\
    );
\my_empty[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => rd_ptr(3),
      I3 => wr_ptr_timing(0),
      I4 => wr_ptr_timing(1),
      O => \my_empty[6]_i_5_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \my_empty[1]_i_1_n_0\,
      D => \my_empty[1]_i_2_n_0\,
      Q => \^my_empty_reg[1]_0\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \my_empty[6]_i_1_n_0\,
      D => \my_empty[6]_i_2_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => SR(0)
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => A_of_ctl_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => SR(0),
      O => \my_full[3]_i_1_n_0\
    );
\my_full[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A03A"
    )
        port map (
      I0 => \my_full[3]_i_3_n_0\,
      I1 => \my_full[3]_i_4_n_0\,
      I2 => rd_ptr_timing(2),
      I3 => wr_ptr(2),
      I4 => rd_ptr_timing(3),
      O => my_full0
    );
\my_full[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410482"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => wr_ptr(3),
      O => \my_full[3]_i_3_n_0\
    );
\my_full[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => wr_ptr(3),
      I3 => rd_ptr_timing(0),
      I4 => rd_ptr_timing(1),
      O => \my_full[3]_i_4_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[3]_i_1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(15),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
\out_fifo_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(14),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
\out_fifo_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(13),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
\out_fifo_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(12),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
\out_fifo_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(23),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
\out_fifo_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(22),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
\out_fifo_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => calib_cmd_wren,
      I3 => A_of_ctl_full,
      O => \my_empty_reg[6]_0\
    );
\out_fifo_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(21),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
\out_fifo_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(20),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
\out_fifo_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(31),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
\out_fifo_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(30),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
\out_fifo_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(29),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
\out_fifo_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(28),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
\out_fifo_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(7),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(3)
    );
\out_fifo_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(39),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(7)
    );
\out_fifo_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(38),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(6)
    );
\out_fifo_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(37),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(5)
    );
\out_fifo_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(36),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(4)
    );
\out_fifo_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(35),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
\out_fifo_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(34),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
\out_fifo_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(6),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(2)
    );
\out_fifo_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(33),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
\out_fifo_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(32),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
\out_fifo_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(5),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(1)
    );
\out_fifo_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(63),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
\out_fifo_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(62),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
\out_fifo_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(4),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(0)
    );
\out_fifo_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(61),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
\out_fifo_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(60),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
\out_fifo_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(71),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(7)
    );
\out_fifo_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(70),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(6)
    );
\out_fifo_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(69),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(5)
    );
\out_fifo_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(68),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(4)
    );
out_fifo_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_address(0),
      I1 => \init_calib_complete_reg_rep__0\,
      I2 => mem_out_0(67),
      I3 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
out_fifo_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_address(0),
      I1 => \init_calib_complete_reg_rep__0\,
      I2 => mem_out_0(66),
      I3 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
out_fifo_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__0\,
      I2 => mem_out_0(65),
      I3 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
out_fifo_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__0\,
      I2 => mem_out_0(64),
      I3 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
\out_fifo_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(77),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
\out_fifo_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(76),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => SR(0)
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_0(0),
      R => SR(0)
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_0(1),
      R => SR(0)
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_0(2),
      R => SR(0)
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_0(3),
      R => SR(0)
    );
\rd_ptr_rep[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => rd_ptr(3),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[6]\,
      I1 => A_of_ctl_full,
      O => \rd_ptr_rep[3]_i_1__0_n_0\
    );
\rd_ptr_rep[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => rd_ptr(3),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(3),
      I2 => wr_ptr(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => init_calib_complete_reg_rep,
      I2 => A_of_ctl_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized3\ is
  port (
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \entry_cnt_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    of_wren_pre : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[6]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_rst : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    ofifo_rst_reg : in STD_LOGIC;
    ofifo_rst : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized3\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized3\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized3\ is
  signal \entry_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \^entry_cnt_reg[4]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \entry_cnt_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_15_42_47_n_2 : STD_LOGIC;
  signal mem_reg_0_15_42_47_n_3 : STD_LOGIC;
  signal mem_reg_0_15_42_47_n_4 : STD_LOGIC;
  signal mem_reg_0_15_42_47_n_5 : STD_LOGIC;
  signal mem_reg_0_15_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_15_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_15_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_15_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_15_60_65_n_0 : STD_LOGIC;
  signal mem_reg_0_15_60_65_n_1 : STD_LOGIC;
  signal mem_reg_0_15_60_65_n_2 : STD_LOGIC;
  signal mem_reg_0_15_60_65_n_3 : STD_LOGIC;
  signal mem_reg_0_15_66_71_n_2 : STD_LOGIC;
  signal mem_reg_0_15_66_71_n_3 : STD_LOGIC;
  signal mem_reg_0_15_66_71_n_4 : STD_LOGIC;
  signal mem_reg_0_15_66_71_n_5 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_0 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_1 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_2 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_3 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_4 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_5 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_6_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal \my_full[4]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_2_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_4_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_5_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[4]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \entry_cnt[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \entry_cnt[2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \entry_cnt[3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \my_empty[6]_i_5__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \my_empty[6]_i_6\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \my_full[4]_i_4\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \my_full[4]_i_5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of out_fifo_i_10 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of out_fifo_i_11 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of out_fifo_i_12 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of out_fifo_i_13 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of out_fifo_i_14 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of out_fifo_i_15 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of out_fifo_i_16 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of out_fifo_i_17 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of out_fifo_i_18 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of out_fifo_i_19 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of out_fifo_i_2 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of out_fifo_i_20 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of out_fifo_i_21 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of out_fifo_i_26 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of out_fifo_i_27 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of out_fifo_i_28 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of out_fifo_i_29 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of out_fifo_i_3 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of out_fifo_i_34 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of out_fifo_i_35 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of out_fifo_i_36 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of out_fifo_i_37 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of out_fifo_i_4 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of out_fifo_i_42 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of out_fifo_i_43 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of out_fifo_i_44 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of out_fifo_i_45 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of out_fifo_i_50 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of out_fifo_i_51 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of out_fifo_i_52 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of out_fifo_i_53 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of out_fifo_i_58 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of out_fifo_i_59 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of out_fifo_i_60 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of out_fifo_i_61 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of out_fifo_i_66 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of out_fifo_i_67 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of out_fifo_i_68 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of out_fifo_i_69 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of out_fifo_i_74 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of out_fifo_i_75 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of out_fifo_i_76 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of out_fifo_i_77 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of out_fifo_i_78 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of out_fifo_i_79 : label is "soft_lutpair371";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__0\ : label is "soft_lutpair373";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__0\ : label is "soft_lutpair368";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  \entry_cnt_reg[4]_0\(2 downto 0) <= \^entry_cnt_reg[4]_0\(2 downto 0);
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
\entry_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \entry_cnt_reg__0\(0),
      O => \entry_cnt[0]_i_1_n_0\
    );
\entry_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \my_empty[6]_i_4__0_n_0\,
      I1 => \entry_cnt_reg__0\(1),
      I2 => \entry_cnt_reg__0\(0),
      O => \entry_cnt[1]_i_1_n_0\
    );
\entry_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \^entry_cnt_reg[4]_0\(0),
      I1 => \entry_cnt_reg__0\(1),
      I2 => \entry_cnt_reg__0\(0),
      I3 => \my_empty[6]_i_4__0_n_0\,
      O => \entry_cnt[2]_i_1_n_0\
    );
\entry_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \entry_cnt_reg__0\(1),
      I1 => \entry_cnt_reg__0\(0),
      I2 => \my_empty[6]_i_4__0_n_0\,
      I3 => \^entry_cnt_reg[4]_0\(1),
      I4 => \^entry_cnt_reg[4]_0\(0),
      O => \entry_cnt[3]_i_1_n_0\
    );
\entry_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011101CCC111C1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[6]\,
      I1 => ofifo_rst_reg,
      I2 => calib_wrdata_en,
      I3 => \init_calib_complete_reg_rep__0\,
      I4 => mc_wrdata_en,
      I5 => \my_full_reg_n_0_[4]\,
      O => \entry_cnt[4]_i_1_n_0\
    );
\entry_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^entry_cnt_reg[4]_0\(2),
      I1 => \^entry_cnt_reg[4]_0\(1),
      I2 => \entry_cnt_reg__0\(1),
      I3 => \entry_cnt_reg__0\(0),
      I4 => \my_empty[6]_i_4__0_n_0\,
      I5 => \^entry_cnt_reg[4]_0\(0),
      O => \entry_cnt[4]_i_2_n_0\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[0]_i_1_n_0\,
      Q => \entry_cnt_reg__0\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[1]_i_1_n_0\,
      Q => \entry_cnt_reg__0\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[2]_i_1_n_0\,
      Q => \^entry_cnt_reg[4]_0\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[3]_i_1_n_0\,
      Q => \^entry_cnt_reg[4]_0\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[4]_i_2_n_0\,
      Q => \^entry_cnt_reg[4]_0\(2),
      R => ofifo_rst
    );
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(1 downto 0),
      DIB(1 downto 0) => phy_dout(3 downto 2),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \my_empty_reg[6]_0\(1 downto 0),
      DOB(1 downto 0) => \my_empty_reg[6]_0\(3 downto 2),
      DOC(1) => mem_reg_0_15_0_5_n_4,
      DOC(0) => mem_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
\mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \init_calib_complete_reg_rep__0\,
      I2 => mc_wrdata_en,
      I3 => \^my_empty_reg[1]_0\,
      I4 => ofifo_rst_reg,
      I5 => \my_full_reg_n_0_[4]\,
      O => wr_en
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1 downto 0) => phy_dout(5 downto 4),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_12_17_n_0,
      DOA(0) => mem_reg_0_15_12_17_n_1,
      DOB(1) => mem_reg_0_15_12_17_n_2,
      DOB(0) => mem_reg_0_15_12_17_n_3,
      DOC(1 downto 0) => \my_empty_reg[6]_0\(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(7 downto 6),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \my_empty_reg[6]_0\(7 downto 6),
      DOB(1) => mem_reg_0_15_18_23_n_2,
      DOB(0) => mem_reg_0_15_18_23_n_3,
      DOC(1) => mem_reg_0_15_18_23_n_4,
      DOC(0) => mem_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(9 downto 8),
      DIB(1 downto 0) => phy_dout(11 downto 10),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \my_empty_reg[6]_0\(9 downto 8),
      DOB(1 downto 0) => \my_empty_reg[6]_0\(11 downto 10),
      DOC(1) => mem_reg_0_15_24_29_n_4,
      DOC(0) => mem_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => phy_dout(13 downto 12),
      DIC(1 downto 0) => phy_dout(15 downto 14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_30_35_n_0,
      DOA(0) => mem_reg_0_15_30_35_n_1,
      DOB(1 downto 0) => \my_empty_reg[6]_0\(13 downto 12),
      DOC(1 downto 0) => \my_empty_reg[6]_0\(15 downto 14),
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1 downto 0) => phy_dout(17 downto 16),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_36_41_n_0,
      DOA(0) => mem_reg_0_15_36_41_n_1,
      DOB(1) => mem_reg_0_15_36_41_n_2,
      DOB(0) => mem_reg_0_15_36_41_n_3,
      DOC(1 downto 0) => \my_empty_reg[6]_0\(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(19 downto 18),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \my_empty_reg[6]_0\(19 downto 18),
      DOB(1) => mem_reg_0_15_42_47_n_2,
      DOB(0) => mem_reg_0_15_42_47_n_3,
      DOC(1) => mem_reg_0_15_42_47_n_4,
      DOC(0) => mem_reg_0_15_42_47_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(21 downto 20),
      DIB(1 downto 0) => phy_dout(23 downto 22),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \my_empty_reg[6]_0\(21 downto 20),
      DOB(1 downto 0) => \my_empty_reg[6]_0\(23 downto 22),
      DOC(1) => mem_reg_0_15_48_53_n_4,
      DOC(0) => mem_reg_0_15_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => phy_dout(25 downto 24),
      DIC(1 downto 0) => phy_dout(27 downto 26),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_54_59_n_0,
      DOA(0) => mem_reg_0_15_54_59_n_1,
      DOB(1 downto 0) => \my_empty_reg[6]_0\(25 downto 24),
      DOC(1 downto 0) => \my_empty_reg[6]_0\(27 downto 26),
      DOD(1 downto 0) => NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1 downto 0) => phy_dout(29 downto 28),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_60_65_n_0,
      DOA(0) => mem_reg_0_15_60_65_n_1,
      DOB(1) => mem_reg_0_15_60_65_n_2,
      DOB(0) => mem_reg_0_15_60_65_n_3,
      DOC(1 downto 0) => \my_empty_reg[6]_0\(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(31 downto 30),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \my_empty_reg[6]_0\(31 downto 30),
      DOB(1) => mem_reg_0_15_66_71_n_2,
      DOB(0) => mem_reg_0_15_66_71_n_3,
      DOC(1) => mem_reg_0_15_66_71_n_4,
      DOC(0) => mem_reg_0_15_66_71_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_6_11_n_0,
      DOA(0) => mem_reg_0_15_6_11_n_1,
      DOB(1) => mem_reg_0_15_6_11_n_2,
      DOB(0) => mem_reg_0_15_6_11_n_3,
      DOC(1) => mem_reg_0_15_6_11_n_4,
      DOC(0) => mem_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => phy_dout(33 downto 32),
      DIB(1 downto 0) => phy_dout(35 downto 34),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_72_77_n_0,
      DOA(0) => mem_reg_0_15_72_77_n_1,
      DOB(1) => mem_reg_0_15_72_77_n_2,
      DOB(0) => mem_reg_0_15_72_77_n_3,
      DOC(1) => mem_reg_0_15_72_77_n_4,
      DOC(0) => mem_reg_0_15_72_77_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000001015"
    )
        port map (
      I0 => \my_full_reg_n_0_[4]\,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => calib_wrdata_en,
      I4 => ofifo_rst_reg,
      I5 => \^my_empty_reg[1]_0\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \my_empty[6]_i_3__0_n_0\,
      I1 => \my_empty[6]_i_4__0_n_0\,
      I2 => \^my_empty_reg[1]_0\,
      O => \my_empty[1]_i_2__0_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000001015"
    )
        port map (
      I0 => \my_full_reg_n_0_[4]\,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => calib_wrdata_en,
      I4 => ofifo_rst_reg,
      I5 => \my_empty_reg_n_0_[6]\,
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \my_empty[6]_i_3__0_n_0\,
      I1 => \my_empty[6]_i_4__0_n_0\,
      I2 => \my_empty_reg_n_0_[6]\,
      O => \my_empty[6]_i_2__0_n_0\
    );
\my_empty[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A03A"
    )
        port map (
      I0 => \my_empty[6]_i_5__0_n_0\,
      I1 => \my_empty[6]_i_6_n_0\,
      I2 => wr_ptr_timing(2),
      I3 => \rd_ptr_reg_n_0_[2]\,
      I4 => wr_ptr_timing(3),
      O => \my_empty[6]_i_3__0_n_0\
    );
\my_empty[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \my_full_reg_n_0_[4]\,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => calib_wrdata_en,
      I4 => ofifo_rst_reg,
      O => \my_empty[6]_i_4__0_n_0\
    );
\my_empty[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410482"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \rd_ptr_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_n_0_[0]\,
      I4 => \rd_ptr_reg_n_0_[3]\,
      O => \my_empty[6]_i_5__0_n_0\
    );
\my_empty[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_n_0_[3]\,
      I3 => wr_ptr_timing(0),
      I4 => wr_ptr_timing(1),
      O => \my_empty[6]_i_6_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \my_empty[1]_i_1_n_0\,
      D => \my_empty[1]_i_2__0_n_0\,
      Q => \^my_empty_reg[1]_0\,
      S => ofifo_rst
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \my_empty[6]_i_1_n_0\,
      D => \my_empty[6]_i_2__0_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => ofifo_rst
    );
\my_full[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => \my_full[4]_i_2_n_0\,
      I1 => mux_wrdata_en,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => ofifo_rst,
      O => \my_full[4]_i_1_n_0\
    );
\my_full[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A03A"
    )
        port map (
      I0 => \my_full[4]_i_4_n_0\,
      I1 => \my_full[4]_i_5_n_0\,
      I2 => rd_ptr_timing(2),
      I3 => wr_ptr(2),
      I4 => rd_ptr_timing(3),
      O => \my_full[4]_i_2_n_0\
    );
\my_full[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410482"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => wr_ptr(3),
      O => \my_full[4]_i_4_n_0\
    );
\my_full[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => wr_ptr(3),
      I3 => rd_ptr_timing(0),
      I4 => rd_ptr_timing(1),
      O => \my_full[4]_i_5_n_0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[4]_i_1_n_0\,
      Q => \my_full_reg_n_0_[4]\,
      R => '0'
    );
out_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => calib_wrdata_en,
      I4 => ofifo_rst_reg,
      O => of_wren_pre
    );
out_fifo_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(7)
    );
out_fifo_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(6)
    );
out_fifo_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(5)
    );
out_fifo_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(4)
    );
out_fifo_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
out_fifo_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
out_fifo_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
out_fifo_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
out_fifo_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
out_fifo_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
out_fifo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D9(7)
    );
out_fifo_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
out_fifo_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
out_fifo_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_30_35_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
out_fifo_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_30_35_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
out_fifo_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_24_29_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
out_fifo_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_24_29_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
out_fifo_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D9(6)
    );
out_fifo_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
out_fifo_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
out_fifo_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
out_fifo_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
out_fifo_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_0_5_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D0(1)
    );
out_fifo_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_42_47_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D5(3)
    );
out_fifo_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_42_47_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D5(2)
    );
out_fifo_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_42_47_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D5(1)
    );
out_fifo_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_42_47_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D5(0)
    );
out_fifo_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_0_5_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D0(0)
    );
out_fifo_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_54_59_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(3)
    );
out_fifo_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_54_59_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(2)
    );
out_fifo_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_48_53_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(1)
    );
out_fifo_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_48_53_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(0)
    );
out_fifo_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_60_65_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
out_fifo_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_60_65_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
out_fifo_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_60_65_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
out_fifo_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_60_65_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
out_fifo_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_66_71_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
out_fifo_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_66_71_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
out_fifo_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_66_71_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
out_fifo_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_66_71_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
out_fifo_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_72_77_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D9(5)
    );
out_fifo_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_72_77_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D9(4)
    );
out_fifo_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(3),
      I2 => \^my_empty_reg[1]_0\,
      I3 => mem_reg_0_15_72_77_n_2,
      O => D9(3)
    );
out_fifo_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(2),
      I2 => \^my_empty_reg[1]_0\,
      I3 => mem_reg_0_15_72_77_n_3,
      O => D9(2)
    );
out_fifo_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(1),
      I2 => \^my_empty_reg[1]_0\,
      I3 => mem_reg_0_15_72_77_n_0,
      O => D9(1)
    );
out_fifo_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(0),
      I2 => \^my_empty_reg[1]_0\,
      I3 => mem_reg_0_15_72_77_n_1,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => \rd_ptr_reg_n_0_[0]\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => \rd_ptr_reg_n_0_[1]\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => \rd_ptr_reg_n_0_[2]\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => \rd_ptr_reg_n_0_[3]\,
      R => ofifo_rst
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => ofifo_rst
    );
\rd_ptr_rep[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[3]\,
      I1 => \rd_ptr_reg_n_0_[0]\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_n_0_[3]\,
      I2 => \rd_ptr_reg_n_0_[0]\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_n_0_[3]\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ofifo_rst_reg,
      I1 => \my_empty_reg_n_0_[6]\,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_n_0_[3]\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(3),
      I2 => wr_ptr(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \init_calib_complete_reg_rep__0\,
      I2 => mc_wrdata_en,
      I3 => \my_empty_reg_n_0_[6]\,
      I4 => ofifo_rst_reg,
      I5 => \my_full_reg_n_0_[4]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized4\ is
  port (
    D2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    D3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC;
    D8 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_1\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    sys_rst : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mux_cmd_wren : in STD_LOGIC;
    ofifo_rst_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized4\ : entity is "mig_7series_v2_3_ddr_of_pre_fifo";
end \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized4\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized4\ is
  signal mem_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal mem_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal mem_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal mem_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_0 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_1 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_2 : STD_LOGIC;
  signal mem_reg_0_15_36_41_n_3 : STD_LOGIC;
  signal mem_reg_0_15_48_53_n_4 : STD_LOGIC;
  signal mem_reg_0_15_48_53_n_5 : STD_LOGIC;
  signal mem_reg_0_15_54_59_n_0 : STD_LOGIC;
  signal mem_reg_0_15_54_59_n_1 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_4 : STD_LOGIC;
  signal mem_reg_0_15_72_77_n_5 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal \my_full[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_rep[3]_i_1__1_n_0\ : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_4__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \my_empty[6]_i_5__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \my_full[3]_i_3__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \my_full[3]_i_4__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \out_fifo_i_10__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \out_fifo_i_11__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_fifo_i_12__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_fifo_i_13__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_fifo_i_14__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_fifo_i_15__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \out_fifo_i_16__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_fifo_i_17__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_fifo_i_18__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \out_fifo_i_19__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_fifo_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \out_fifo_i_20__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_fifo_i_21__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of out_fifo_i_22 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of out_fifo_i_23 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \out_fifo_i_26__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_fifo_i_27__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_fifo_i_28__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_fifo_i_29__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_fifo_i_2__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of out_fifo_i_30 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of out_fifo_i_31 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \out_fifo_i_34__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_fifo_i_35__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_fifo_i_36__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_fifo_i_37__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of out_fifo_i_38 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of out_fifo_i_39 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \out_fifo_i_3__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_fifo_i_4__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \out_fifo_i_50__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \out_fifo_i_51__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_fifo_i_52__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_fifo_i_53__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_fifo_i_5__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_fifo_i_62__0\ : label is "soft_lutpair419";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__1\ : label is "soft_lutpair402";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__1\ : label is "soft_lutpair403";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => d_in(0),
      DIA(0) => d_in(0),
      DIB(1) => d_in(0),
      DIB(0) => d_in(0),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \rd_ptr_timing_reg[0]_1\(1 downto 0),
      DOB(1 downto 0) => \rd_ptr_timing_reg[0]_1\(3 downto 2),
      DOC(1) => mem_reg_0_15_0_5_n_4,
      DOC(0) => mem_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
\mem_reg_0_15_0_5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \^my_empty_reg[1]_0\,
      O => wr_en
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => d_in(1),
      DIC(0) => d_in(1),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_12_17_n_0,
      DOA(0) => mem_reg_0_15_12_17_n_1,
      DOB(1) => mem_reg_0_15_12_17_n_2,
      DOB(0) => mem_reg_0_15_12_17_n_3,
      DOC(1 downto 0) => \rd_ptr_timing_reg[0]_1\(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => d_in(2),
      DIA(0) => d_in(2),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_18_23_n_0,
      DOA(0) => mem_reg_0_15_18_23_n_1,
      DOB(1) => mem_reg_0_15_18_23_n_2,
      DOB(0) => mem_reg_0_15_18_23_n_3,
      DOC(1) => mem_reg_0_15_18_23_n_4,
      DOC(0) => mem_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => d_in(3),
      DIA(0) => d_in(3),
      DIB(1) => d_in(4),
      DIB(0) => d_in(4),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \rd_ptr_timing_reg[0]_1\(7 downto 6),
      DOB(1) => mem_reg_0_15_24_29_n_2,
      DOB(0) => mem_reg_0_15_24_29_n_3,
      DOC(1) => mem_reg_0_15_24_29_n_4,
      DOC(0) => mem_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => d_in(5),
      DIB(0) => d_in(5),
      DIC(1) => d_in(6),
      DIC(0) => d_in(6),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_30_35_n_0,
      DOA(0) => mem_reg_0_15_30_35_n_1,
      DOB(1 downto 0) => \rd_ptr_timing_reg[0]_1\(9 downto 8),
      DOC(1) => mem_reg_0_15_30_35_n_4,
      DOC(0) => mem_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => d_in(7),
      DIC(0) => d_in(7),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_36_41_n_0,
      DOA(0) => mem_reg_0_15_36_41_n_1,
      DOB(1) => mem_reg_0_15_36_41_n_2,
      DOB(0) => mem_reg_0_15_36_41_n_3,
      DOC(1 downto 0) => \rd_ptr_timing_reg[0]_1\(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => d_in(8),
      DIA(0) => d_in(8),
      DIB(1) => d_in(9),
      DIB(0) => d_in(9),
      DIC(1) => d_in(10),
      DIC(0) => d_in(10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \rd_ptr_timing_reg[0]_1\(13 downto 12),
      DOB(1 downto 0) => \rd_ptr_timing_reg[0]_1\(15 downto 14),
      DOC(1 downto 0) => \rd_ptr_timing_reg[0]_1\(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => d_in(11),
      DIA(0) => d_in(11),
      DIB(1) => d_in(12),
      DIB(0) => d_in(12),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \rd_ptr_timing_reg[0]_1\(19 downto 18),
      DOB(1 downto 0) => \rd_ptr_timing_reg[0]_1\(21 downto 20),
      DOC(1) => mem_reg_0_15_48_53_n_4,
      DOC(0) => mem_reg_0_15_48_53_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => d_in(13),
      DIB(0) => d_in(13),
      DIC(1) => d_in(14),
      DIC(0) => d_in(14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_54_59_n_0,
      DOA(0) => mem_reg_0_15_54_59_n_1,
      DOB(1 downto 0) => \rd_ptr_timing_reg[0]_1\(23 downto 22),
      DOC(1 downto 0) => \rd_ptr_timing_reg[0]_1\(25 downto 24),
      DOD(1 downto 0) => NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => mem_reg_0_15_6_11_n_0,
      DOA(0) => mem_reg_0_15_6_11_n_1,
      DOB(1) => mem_reg_0_15_6_11_n_2,
      DOB(0) => mem_reg_0_15_6_11_n_3,
      DOC(1) => mem_reg_0_15_6_11_n_4,
      DOC(0) => mem_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
mem_reg_0_15_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => d_in(15),
      DIA(0) => d_in(15),
      DIB(1) => d_in(16),
      DIB(0) => d_in(16),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \rd_ptr_timing_reg[0]_1\(27 downto 26),
      DOB(1 downto 0) => \rd_ptr_timing_reg[0]_1\(29 downto 28),
      DOC(1) => mem_reg_0_15_72_77_n_4,
      DOC(0) => mem_reg_0_15_72_77_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => sys_rst,
      WE => wr_en
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404001"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \^my_empty_reg[1]_0\,
      I2 => ofifo_rst_reg,
      I3 => \init_calib_complete_reg_rep__0\,
      I4 => calib_cmd_wren,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
        port map (
      I0 => \my_empty[6]_i_3__1_n_0\,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \^my_empty_reg[1]_0\,
      I3 => ofifo_rst_reg,
      I4 => \init_calib_complete_reg_rep__1\,
      I5 => calib_cmd_wren,
      O => \my_empty[1]_i_2__1_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404001"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => \my_empty_reg_n_0_[6]\,
      I2 => ofifo_rst_reg,
      I3 => \init_calib_complete_reg_rep__0\,
      I4 => calib_cmd_wren,
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8AAAAAAA"
    )
        port map (
      I0 => \my_empty[6]_i_3__1_n_0\,
      I1 => \my_full_reg_n_0_[3]\,
      I2 => \my_empty_reg_n_0_[6]\,
      I3 => ofifo_rst_reg,
      I4 => \init_calib_complete_reg_rep__1\,
      I5 => calib_cmd_wren,
      O => \my_empty[6]_i_2__1_n_0\
    );
\my_empty[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A03A"
    )
        port map (
      I0 => \my_empty[6]_i_4__1_n_0\,
      I1 => \my_empty[6]_i_5__1_n_0\,
      I2 => wr_ptr_timing(2),
      I3 => \rd_ptr_reg_n_0_[2]\,
      I4 => wr_ptr_timing(3),
      O => \my_empty[6]_i_3__1_n_0\
    );
\my_empty[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410482"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \rd_ptr_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_n_0_[0]\,
      I4 => \rd_ptr_reg_n_0_[3]\,
      O => \my_empty[6]_i_4__1_n_0\
    );
\my_empty[6]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_n_0_[3]\,
      I3 => wr_ptr_timing(0),
      I4 => wr_ptr_timing(1),
      O => \my_empty[6]_i_5__1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \my_empty[1]_i_1_n_0\,
      D => \my_empty[1]_i_2__1_n_0\,
      Q => \^my_empty_reg[1]_0\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \my_empty[6]_i_1_n_0\,
      D => \my_empty[6]_i_2__1_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      S => SR(0)
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => \my_full[3]_i_2__0_n_0\,
      I1 => mux_cmd_wren,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => SR(0),
      O => \my_full[3]_i_1__0_n_0\
    );
\my_full[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300A03A"
    )
        port map (
      I0 => \my_full[3]_i_3__0_n_0\,
      I1 => \my_full[3]_i_4__0_n_0\,
      I2 => rd_ptr_timing(2),
      I3 => wr_ptr(2),
      I4 => rd_ptr_timing(3),
      O => \my_full[3]_i_2__0_n_0\
    );
\my_full[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410482"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => wr_ptr(1),
      I3 => wr_ptr(0),
      I4 => wr_ptr(3),
      O => \my_full[3]_i_3__0_n_0\
    );
\my_full[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => wr_ptr(3),
      I3 => rd_ptr_timing(0),
      I4 => rd_ptr_timing(1),
      O => \my_full[3]_i_4__0_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_full[3]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
\out_fifo_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
\out_fifo_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
\out_fifo_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_12_17_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
\out_fifo_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(5)
    );
\out_fifo_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(4)
    );
\out_fifo_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
\out_fifo_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
\out_fifo_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(5)
    );
\out_fifo_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(4)
    );
\out_fifo_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => calib_cmd_wren,
      I3 => ofifo_rst_reg,
      O => \rd_ptr_timing_reg[0]_0\
    );
\out_fifo_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
\out_fifo_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_18_23_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
out_fifo_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => mem_reg_0_15_18_23_n_0,
      I3 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
out_fifo_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => mem_reg_0_15_18_23_n_1,
      I3 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
\out_fifo_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_30_35_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(5)
    );
\out_fifo_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_30_35_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(4)
    );
\out_fifo_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_24_29_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
\out_fifo_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_24_29_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
\out_fifo_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
out_fifo_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => mem_reg_0_15_24_29_n_2,
      I3 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
out_fifo_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => mem_reg_0_15_24_29_n_3,
      I3 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
\out_fifo_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_2,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(5)
    );
\out_fifo_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_3,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(4)
    );
\out_fifo_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
\out_fifo_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_36_41_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
out_fifo_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => mem_reg_0_15_30_35_n_4,
      I3 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
out_fifo_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => mem_reg_0_15_30_35_n_5,
      I3 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
\out_fifo_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_6_11_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
\out_fifo_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_0_5_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D0(1)
    );
\out_fifo_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_54_59_n_0,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(3)
    );
\out_fifo_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_54_59_n_1,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(2)
    );
\out_fifo_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_48_53_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(1)
    );
\out_fifo_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_48_53_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D6(0)
    );
\out_fifo_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_0_5_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D0(0)
    );
\out_fifo_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_72_77_n_4,
      I1 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
\out_fifo_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_72_77_n_5,
      I1 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => \rd_ptr_reg_n_0_[0]\,
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => \rd_ptr_reg_n_0_[1]\,
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => \rd_ptr_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => \rd_ptr_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => SR(0)
    );
\rd_ptr_rep[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[3]\,
      I1 => \rd_ptr_reg_n_0_[0]\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_n_0_[3]\,
      I2 => \rd_ptr_reg_n_0_[0]\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_n_0_[3]\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[6]\,
      I1 => ofifo_rst_reg,
      O => \rd_ptr_rep[3]_i_1__1_n_0\
    );
\rd_ptr_rep[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rd_ptr_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_n_0_[0]\,
      I3 => \rd_ptr_reg_n_0_[3]\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_ptr_rep[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(3),
      I2 => wr_ptr(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr is
  port (
    p_1_in25_in : out STD_LOGIC;
    init_dqsfound_done_r1_reg_0 : out STD_LOGIC;
    \calib_data_offset_0_reg[5]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[4]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[3]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[2]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[1]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[0]\ : out STD_LOGIC;
    \init_state_r_reg[1]\ : out STD_LOGIC;
    pi_dqs_found_done : out STD_LOGIC;
    pi_dqs_found_rank_done : out STD_LOGIC;
    ififo_rst0 : out STD_LOGIC;
    ofifo_rst0 : out STD_LOGIC;
    A_po_fine_enable83_out : out STD_LOGIC;
    A_po_fine_inc89_out : out STD_LOGIC;
    C_po_fine_inc22_out : out STD_LOGIC;
    C_po_fine_enable18_out : out STD_LOGIC;
    C_pi_rst_dqs_find32_out : out STD_LOGIC;
    D_po_fine_enable44_out : out STD_LOGIC;
    D_po_fine_inc50_out : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : out STD_LOGIC;
    fine_adjust_done : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_2\ : out STD_LOGIC;
    dqs_found_prech_req : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    detect_pi_found_dqs : in STD_LOGIC;
    detect_pi_found_dqs_reg : in STD_LOGIC;
    pi_dqs_found_done_r1 : in STD_LOGIC;
    prech_req_posedge_r_reg : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_0\ : in STD_LOGIC;
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_zero_inputs : in STD_LOGIC;
    phy_if_reset : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    po_en_s2_f : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    delay_done_r4_reg : in STD_LOGIC;
    pi_calib_done : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prech_done : in STD_LOGIC;
    pi_dqs_found_start_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr : entity is "mig_7series_v2_3_ddr_phy_dqs_found_cal_hr";
end ddr2_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr is
  signal \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal ck_po_stg2_f_en : STD_LOGIC;
  signal ck_po_stg2_f_en_i_1_n_0 : STD_LOGIC;
  signal ck_po_stg2_f_indec_i_1_n_0 : STD_LOGIC;
  signal dec_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dec_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_9_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_10_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_9_n_0\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \dec_cnt_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal detect_rd_cnt0 : STD_LOGIC;
  signal \detect_rd_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \detect_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dqs_found_done_r0 : STD_LOGIC;
  signal dqs_found_done_r_i_2_n_0 : STD_LOGIC;
  signal dqs_found_done_r_i_3_n_0 : STD_LOGIC;
  signal \^dqs_found_prech_req\ : STD_LOGIC;
  signal dqs_found_prech_req_i_1_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_2_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_3_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_4_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_7_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_8_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_9_n_0 : STD_LOGIC;
  signal dqs_found_start_r : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_0\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_1\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_2\ : STD_LOGIC;
  signal final_dec_done_i_1_n_0 : STD_LOGIC;
  signal final_dec_done_reg_n_0 : STD_LOGIC;
  signal fine_adj_state_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of fine_adj_state_r : signal is "yes";
  signal fine_adj_state_r1 : STD_LOGIC;
  signal fine_adj_state_r139_out : STD_LOGIC;
  signal fine_adj_state_r14_out : STD_LOGIC;
  signal fine_adj_state_r150_out : STD_LOGIC;
  signal fine_adj_state_r15_out : STD_LOGIC;
  signal fine_adj_state_r17_out : STD_LOGIC;
  signal fine_adj_state_r19_out : STD_LOGIC;
  signal fine_adj_state_r3 : STD_LOGIC;
  signal \^fine_adjust_done\ : STD_LOGIC;
  signal fine_adjust_done_r_i_1_n_0 : STD_LOGIC;
  signal fine_adjust_i_1_n_0 : STD_LOGIC;
  signal fine_adjust_reg_n_0 : STD_LOGIC;
  signal first_fail_detect : STD_LOGIC;
  signal first_fail_detect19_out : STD_LOGIC;
  signal first_fail_detect_i_1_n_0 : STD_LOGIC;
  signal first_fail_detect_reg_n_0 : STD_LOGIC;
  signal \first_fail_taps[0]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[1]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[2]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[3]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[4]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_2_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_4_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_5_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_6_n_0\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[2]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[3]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[4]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[5]\ : STD_LOGIC;
  signal \inc_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \inc_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal init_dec_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \init_dec_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_dec_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \init_dec_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_dec_done_i_1_n_0 : STD_LOGIC;
  signal init_dec_done_i_2_n_0 : STD_LOGIC;
  signal init_dec_done_reg_n_0 : STD_LOGIC;
  signal \^init_dqsfound_done_r1_reg_0\ : STD_LOGIC;
  signal init_dqsfound_done_r1_reg_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r2 : STD_LOGIC;
  signal init_dqsfound_done_r2_reg_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r4_reg_srl2_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r5 : STD_LOGIC;
  signal init_dqsfound_done_r_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in24_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_1_in25_in\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \pi_dqs_found_all_bank[0]_i_1_n_0\ : STD_LOGIC;
  signal pi_dqs_found_all_bank_r : STD_LOGIC;
  signal \^pi_dqs_found_done\ : STD_LOGIC;
  signal pi_dqs_found_lanes_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_lanes_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_lanes_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pi_dqs_found_rank_done\ : STD_LOGIC;
  signal \pi_rst_stg1_cal[0]_i_1_n_0\ : STD_LOGIC;
  signal pi_rst_stg1_cal_r0 : STD_LOGIC;
  signal pi_rst_stg1_cal_r10 : STD_LOGIC;
  signal \pi_rst_stg1_cal_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r[0]_i_1_n_0\ : STD_LOGIC;
  signal po_stg2_fincdec : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rank_done_r1 : STD_LOGIC;
  signal rank_done_r_i_1_n_0 : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset_reg[0]_34\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_data_offset_ranks_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rnk_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal rst_dqs_find_i_10_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_1_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_2_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_3_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_4_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_5_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_6_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_7_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_8_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_9_n_0 : STD_LOGIC;
  signal rst_dqs_find_r1 : STD_LOGIC;
  signal rst_dqs_find_r2 : STD_LOGIC;
  signal rst_dqs_find_reg_n_0 : STD_LOGIC;
  signal rst_stg1_cal : STD_LOGIC;
  signal \stable_pass_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[1]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_11\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_8\ : label is "soft_lutpair43";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \calib_data_offset_0[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dec_cnt[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dec_cnt[3]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_8\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \detect_rd_cnt[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \detect_rd_cnt[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \detect_rd_cnt[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \detect_rd_cnt[3]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of dqs_found_prech_req_i_9 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of first_fail_detect_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \first_fail_taps[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \first_fail_taps[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \first_fail_taps[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \first_fail_taps[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of ififo_rst_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \inc_cnt[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \inc_cnt[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \inc_cnt[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \inc_cnt[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \init_dec_cnt[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \init_dec_cnt[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \init_dec_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \init_dec_cnt[4]_i_1\ : label is "soft_lutpair36";
  attribute srl_name : string;
  attribute srl_name of init_dqsfound_done_r4_reg_srl2 : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 ";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \phaser_out_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of phaser_out_i_4 : label is "soft_lutpair27";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][5]_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rnk_cnt_r[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of rst_dqs_find_i_6 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \stable_pass_cnt[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \stable_pass_cnt[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \stable_pass_cnt[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_3\ : label is "soft_lutpair35";
begin
  dqs_found_prech_req <= \^dqs_found_prech_req\;
  fine_adjust_done <= \^fine_adjust_done\;
  init_dqsfound_done_r1_reg_0 <= \^init_dqsfound_done_r1_reg_0\;
  p_1_in25_in <= \^p_1_in25_in\;
  pi_dqs_found_done <= \^pi_dqs_found_done\;
  pi_dqs_found_rank_done <= \^pi_dqs_found_rank_done\;
\FSM_sequential_fine_adj_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF4AEA4AEF45EF45"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r1,
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC7477"
    )
        port map (
      I0 => fine_adj_state_r150_out,
      I1 => fine_adj_state_r(3),
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I3 => final_dec_done_reg_n_0,
      I4 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dec_cnt[5]_i_5_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      O => fine_adj_state_r1
    );
\FSM_sequential_fine_adj_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => \FSM_sequential_fine_adj_state_r[1]_i_4_n_0\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBCBCBFBC0C0CCCC"
    )
        port map (
      I0 => fine_adj_state_r150_out,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(2),
      I3 => \dec_cnt[5]_i_5_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[1]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => \detect_rd_cnt_reg__0\(3),
      I3 => \detect_rd_cnt_reg__0\(2),
      I4 => \detect_rd_cnt_reg__0\(1),
      O => fine_adj_state_r150_out
    );
\FSM_sequential_fine_adj_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB33BBCCBBFC88"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\,
      I1 => fine_adj_state_r(1),
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(3),
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBA8A0000"
    )
        port map (
      I0 => fine_adj_state_r14_out,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      I3 => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\,
      I4 => fine_adj_state_r(3),
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0808080"
    )
        port map (
      I0 => fine_adj_state_r17_out,
      I1 => fine_adj_state_r19_out,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I3 => fine_adj_state_r15_out,
      I4 => \first_fail_taps[5]_i_6_n_0\,
      I5 => fine_adj_state_r139_out,
      O => \FSM_sequential_fine_adj_state_r[2]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008660"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[1]\,
      I5 => \inc_cnt_reg_n_0_[0]\,
      O => fine_adj_state_r14_out
    );
\FSM_sequential_fine_adj_state_r[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[1]\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_11_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => \dec_cnt[2]_i_9_n_0\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \inc_cnt_reg_n_0_[4]\,
      I4 => \inc_cnt_reg_n_0_[3]\,
      I5 => \inc_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF88CC003000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I1 => fine_adj_state_r(1),
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(2),
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4FFFFFFF40"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => rst_dqs_find_r2,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(3),
      I5 => init_dqsfound_done_r5,
      O => \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBBFFFFFCCCFC"
    )
        port map (
      I0 => prech_done,
      I1 => fine_adj_state_r(0),
      I2 => \^p_1_in25_in\,
      I3 => fine_adj_state_r(3),
      I4 => detect_pi_found_dqs,
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B8FFB8FF"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\,
      I1 => fine_adj_state_r19_out,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_9_n_0\,
      I3 => detect_pi_found_dqs_reg,
      I4 => fine_adj_state_r14_out,
      I5 => fine_adj_state_r3,
      O => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(4),
      I1 => \init_dec_cnt_reg__0\(3),
      I2 => \init_dec_cnt_reg__0\(2),
      I3 => \init_dec_cnt_reg__0\(1),
      I4 => \init_dec_cnt_reg__0\(0),
      I5 => \init_dec_cnt_reg__0\(5),
      O => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1110FFFF"
    )
        port map (
      I0 => \first_fail_taps[5]_i_5_n_0\,
      I1 => first_fail_detect_reg_n_0,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_11_n_0\,
      I3 => \inc_cnt_reg_n_0_[5]\,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I5 => fine_adj_state_r17_out,
      O => \FSM_sequential_fine_adj_state_r[3]_i_7_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \first_fail_taps[5]_i_5_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\,
      I2 => first_fail_detect_reg_n_0,
      O => fine_adj_state_r19_out
    );
\FSM_sequential_fine_adj_state_r[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => fine_adj_state_r139_out,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I2 => fine_adj_state_r15_out,
      I3 => \first_fail_taps[5]_i_6_n_0\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_9_n_0\
    );
\FSM_sequential_fine_adj_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\,
      Q => fine_adj_state_r(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\,
      Q => fine_adj_state_r(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\,
      Q => fine_adj_state_r(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\,
      Q => fine_adj_state_r(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\,
      O => \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0\,
      S => fine_adj_state_r(1)
    );
\calib_data_offset_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(0),
      I2 => init_dqsfound_done_r2_reg_n_0,
      I3 => \rd_byte_data_offset_reg[0]_34\(0),
      O => \calib_data_offset_0_reg[0]\
    );
\calib_data_offset_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(1),
      I2 => init_dqsfound_done_r2_reg_n_0,
      I3 => \rd_byte_data_offset_reg[0]_34\(1),
      O => \calib_data_offset_0_reg[1]\
    );
\calib_data_offset_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(2),
      I2 => init_dqsfound_done_r2_reg_n_0,
      I3 => \rd_byte_data_offset_reg[0]_34\(2),
      O => \calib_data_offset_0_reg[2]\
    );
\calib_data_offset_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(3),
      I2 => init_dqsfound_done_r2_reg_n_0,
      I3 => \rd_byte_data_offset_reg[0]_34\(3),
      O => \calib_data_offset_0_reg[3]\
    );
\calib_data_offset_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(4),
      I2 => init_dqsfound_done_r2_reg_n_0,
      I3 => \rd_byte_data_offset_reg[0]_34\(4),
      O => \calib_data_offset_0_reg[4]\
    );
\calib_data_offset_0[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(5),
      I2 => init_dqsfound_done_r2_reg_n_0,
      I3 => \rd_byte_data_offset_reg[0]_34\(5),
      O => \calib_data_offset_0_reg[5]\
    );
ck_po_stg2_f_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFBF0820"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      I4 => ck_po_stg2_f_en,
      O => ck_po_stg2_f_en_i_1_n_0
    );
ck_po_stg2_f_en_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ck_po_stg2_f_en_i_1_n_0,
      Q => ck_po_stg2_f_en,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
ck_po_stg2_f_indec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7BF0020"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(0),
      I4 => po_stg2_fincdec(0),
      O => ck_po_stg2_f_indec_i_1_n_0
    );
ck_po_stg2_f_indec_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ck_po_stg2_f_indec_i_1_n_0,
      Q => po_stg2_fincdec(0),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007777"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[0]\,
      I1 => fine_adj_state_r(0),
      I2 => \dec_cnt[4]_i_3_n_0\,
      I3 => \dec_cnt_reg[2]_i_3_n_6\,
      I4 => \dec_cnt[0]_i_2_n_0\,
      O => dec_cnt(0)
    );
\dec_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000D0D"
    )
        port map (
      I0 => \dec_cnt[4]_i_8_n_0\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => fine_adj_state_r(0),
      I3 => \first_fail_taps_reg_n_0_[1]\,
      I4 => \dec_cnt[4]_i_9_n_0\,
      O => \dec_cnt[0]_i_2_n_0\
    );
\dec_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F0000009F9F9F9F"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[1]\,
      I1 => \dec_cnt_reg_n_0_[0]\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[4]_i_3_n_0\,
      I4 => \dec_cnt_reg[2]_i_3_n_5\,
      I5 => \dec_cnt[1]_i_2_n_0\,
      O => dec_cnt(1)
    );
\dec_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D7000000D700D7"
    )
        port map (
      I0 => \dec_cnt[4]_i_8_n_0\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => fine_adj_state_r(0),
      I4 => \first_fail_taps_reg_n_0_[2]\,
      I5 => \dec_cnt[4]_i_9_n_0\,
      O => \dec_cnt[1]_i_2_n_0\
    );
\dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F0000009F9F9F9F"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[2]\,
      I1 => \dec_cnt[2]_i_2_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[4]_i_3_n_0\,
      I4 => \dec_cnt_reg[2]_i_3_n_4\,
      I5 => \dec_cnt[2]_i_4_n_0\,
      O => dec_cnt(2)
    );
\dec_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[1]\,
      I1 => \dec_cnt_reg_n_0_[0]\,
      O => \dec_cnt[2]_i_2_n_0\
    );
\dec_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007D0000007D007D"
    )
        port map (
      I0 => \dec_cnt[4]_i_8_n_0\,
      I1 => \dec_cnt[2]_i_9_n_0\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => fine_adj_state_r(0),
      I4 => \first_fail_taps_reg_n_0_[3]\,
      I5 => \dec_cnt[4]_i_9_n_0\,
      O => \dec_cnt[2]_i_4_n_0\
    );
\dec_cnt[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \first_fail_taps_reg_n_0_[3]\,
      O => \dec_cnt[2]_i_5_n_0\
    );
\dec_cnt[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \first_fail_taps_reg_n_0_[2]\,
      O => \dec_cnt[2]_i_6_n_0\
    );
\dec_cnt[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \first_fail_taps_reg_n_0_[1]\,
      O => \dec_cnt[2]_i_7_n_0\
    );
\dec_cnt[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \first_fail_taps_reg_n_0_[0]\,
      O => \dec_cnt[2]_i_8_n_0\
    );
\dec_cnt[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      O => \dec_cnt[2]_i_9_n_0\
    );
\dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F0000009F9F9F9F"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[3]\,
      I1 => \dec_cnt[3]_i_2_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[4]_i_3_n_0\,
      I4 => \dec_cnt_reg[4]_i_4_n_7\,
      I5 => \dec_cnt[3]_i_3_n_0\,
      O => dec_cnt(3)
    );
\dec_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[0]\,
      I1 => \dec_cnt_reg_n_0_[1]\,
      I2 => \dec_cnt_reg_n_0_[2]\,
      O => \dec_cnt[3]_i_2_n_0\
    );
\dec_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007D0000007D007D"
    )
        port map (
      I0 => \dec_cnt[4]_i_8_n_0\,
      I1 => \dec_cnt[3]_i_4_n_0\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => fine_adj_state_r(0),
      I4 => \first_fail_taps_reg_n_0_[4]\,
      I5 => \dec_cnt[4]_i_9_n_0\,
      O => \dec_cnt[3]_i_3_n_0\
    );
\dec_cnt[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      O => \dec_cnt[3]_i_4_n_0\
    );
\dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F0000009F9F9F9F"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[4]\,
      I1 => \dec_cnt[4]_i_2_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[4]_i_3_n_0\,
      I4 => \dec_cnt_reg[4]_i_4_n_6\,
      I5 => \dec_cnt[4]_i_5_n_0\,
      O => dec_cnt(4)
    );
\dec_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[2]\,
      I1 => \dec_cnt_reg_n_0_[1]\,
      I2 => \dec_cnt_reg_n_0_[0]\,
      I3 => \dec_cnt_reg_n_0_[3]\,
      O => \dec_cnt[4]_i_2_n_0\
    );
\dec_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF4F"
    )
        port map (
      I0 => fine_adj_state_r139_out,
      I1 => fine_adj_state_r3,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => \dec_cnt[5]_i_9_n_0\,
      O => \dec_cnt[4]_i_3_n_0\
    );
\dec_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000707"
    )
        port map (
      I0 => \dec_cnt[5]_i_10_n_0\,
      I1 => \dec_cnt[4]_i_8_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \first_fail_taps_reg_n_0_[5]\,
      I4 => \dec_cnt[4]_i_9_n_0\,
      O => \dec_cnt[4]_i_5_n_0\
    );
\dec_cnt[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \first_fail_taps_reg_n_0_[5]\,
      O => \dec_cnt[4]_i_6_n_0\
    );
\dec_cnt[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \first_fail_taps_reg_n_0_[4]\,
      O => \dec_cnt[4]_i_7_n_0\
    );
\dec_cnt[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => fine_adj_state_r139_out,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \dec_cnt[4]_i_8_n_0\
    );
\dec_cnt[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \first_fail_taps[5]_i_5_n_0\,
      I1 => fine_adj_state_r139_out,
      I2 => fine_adj_state_r3,
      I3 => detect_pi_found_dqs,
      I4 => \^p_1_in25_in\,
      O => \dec_cnt[4]_i_9_n_0\
    );
\dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808C80800000000"
    )
        port map (
      I0 => \dec_cnt[5]_i_3_n_0\,
      I1 => \dec_cnt[5]_i_4_n_0\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[5]_i_5_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I5 => fine_adj_state_r(1),
      O => \dec_cnt[5]_i_1_n_0\
    );
\dec_cnt[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[5]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[1]\,
      O => \dec_cnt[5]_i_10_n_0\
    );
\dec_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111100000FFF0000"
    )
        port map (
      I0 => fine_adj_state_r3,
      I1 => fine_adj_state_r14_out,
      I2 => \dec_cnt[5]_i_8_n_0\,
      I3 => \first_fail_taps[5]_i_4_n_0\,
      I4 => detect_pi_found_dqs,
      I5 => \^p_1_in25_in\,
      O => \dec_cnt[5]_i_3_n_0\
    );
\dec_cnt[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      O => \dec_cnt[5]_i_4_n_0\
    );
\dec_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[5]\,
      I1 => \dec_cnt_reg_n_0_[4]\,
      I2 => \dec_cnt_reg_n_0_[2]\,
      I3 => \dec_cnt_reg_n_0_[1]\,
      I4 => \dec_cnt_reg_n_0_[0]\,
      I5 => \dec_cnt_reg_n_0_[3]\,
      O => \dec_cnt[5]_i_5_n_0\
    );
\dec_cnt[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003AAAAFF03AAAA"
    )
        port map (
      I0 => \dec_cnt[5]_i_9_n_0\,
      I1 => \dec_cnt[5]_i_10_n_0\,
      I2 => first_fail_detect_reg_n_0,
      I3 => \first_fail_taps[5]_i_5_n_0\,
      I4 => detect_pi_found_dqs_reg,
      I5 => fine_adj_state_r3,
      O => \dec_cnt[5]_i_6_n_0\
    );
\dec_cnt[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[3]\,
      I1 => \dec_cnt_reg_n_0_[0]\,
      I2 => \dec_cnt_reg_n_0_[1]\,
      I3 => \dec_cnt_reg_n_0_[2]\,
      I4 => \dec_cnt_reg_n_0_[4]\,
      I5 => \dec_cnt_reg_n_0_[5]\,
      O => \dec_cnt[5]_i_7_n_0\
    );
\dec_cnt[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I1 => fine_adj_state_r139_out,
      O => \dec_cnt[5]_i_8_n_0\
    );
\dec_cnt[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FEF0F"
    )
        port map (
      I0 => \first_fail_taps_reg_n_0_[4]\,
      I1 => \first_fail_taps_reg_n_0_[2]\,
      I2 => first_fail_detect_reg_n_0,
      I3 => \first_fail_taps_reg_n_0_[5]\,
      I4 => \first_fail_taps_reg_n_0_[3]\,
      I5 => \first_fail_taps_reg_n_0_[1]\,
      O => \dec_cnt[5]_i_9_n_0\
    );
\dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(0),
      Q => \dec_cnt_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(1),
      Q => \dec_cnt_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(2),
      Q => \dec_cnt_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec_cnt_reg[2]_i_3_n_0\,
      CO(2) => \dec_cnt_reg[2]_i_3_n_1\,
      CO(1) => \dec_cnt_reg[2]_i_3_n_2\,
      CO(0) => \dec_cnt_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \inc_cnt_reg_n_0_[3]\,
      DI(2) => \inc_cnt_reg_n_0_[2]\,
      DI(1) => \inc_cnt_reg_n_0_[1]\,
      DI(0) => \inc_cnt_reg_n_0_[0]\,
      O(3) => \dec_cnt_reg[2]_i_3_n_4\,
      O(2) => \dec_cnt_reg[2]_i_3_n_5\,
      O(1) => \dec_cnt_reg[2]_i_3_n_6\,
      O(0) => \dec_cnt_reg[2]_i_3_n_7\,
      S(3) => \dec_cnt[2]_i_5_n_0\,
      S(2) => \dec_cnt[2]_i_6_n_0\,
      S(1) => \dec_cnt[2]_i_7_n_0\,
      S(0) => \dec_cnt[2]_i_8_n_0\
    );
\dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(3),
      Q => \dec_cnt_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(4),
      Q => \dec_cnt_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec_cnt_reg[2]_i_3_n_0\,
      CO(3 downto 1) => \NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dec_cnt_reg[4]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \inc_cnt_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \dec_cnt_reg[4]_i_4_n_6\,
      O(0) => \dec_cnt_reg[4]_i_4_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \dec_cnt[4]_i_6_n_0\,
      S(0) => \dec_cnt[4]_i_7_n_0\
    );
\dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(5),
      Q => \dec_cnt_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\dec_cnt_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dec_cnt[5]_i_6_n_0\,
      I1 => \dec_cnt[5]_i_7_n_0\,
      O => dec_cnt(5),
      S => fine_adj_state_r(0)
    );
\detect_rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt[0]_i_1_n_0\
    );
\detect_rd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      I1 => \detect_rd_cnt_reg__0\(1),
      O => \detect_rd_cnt[1]_i_1_n_0\
    );
\detect_rd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(2),
      I1 => \detect_rd_cnt_reg__0\(1),
      I2 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt0__0\(2)
    );
\detect_rd_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => \detect_rd_cnt_reg__0\(1),
      I3 => \detect_rd_cnt_reg__0\(2),
      I4 => \detect_rd_cnt_reg__0\(3),
      O => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      I1 => \detect_rd_cnt_reg__0\(1),
      I2 => \detect_rd_cnt_reg__0\(2),
      I3 => \detect_rd_cnt_reg__0\(3),
      I4 => detect_pi_found_dqs,
      O => detect_rd_cnt0
    );
\detect_rd_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(3),
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => \detect_rd_cnt_reg__0\(2),
      I3 => \detect_rd_cnt_reg__0\(1),
      O => \detect_rd_cnt0__0\(3)
    );
\detect_rd_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt[0]_i_1_n_0\,
      Q => \detect_rd_cnt_reg__0\(0),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt[1]_i_1_n_0\,
      Q => \detect_rd_cnt_reg__0\(1),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(2),
      Q => \detect_rd_cnt_reg__0\(2),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(3),
      Q => \detect_rd_cnt_reg__0\(3),
      R => \detect_rd_cnt[3]_i_1_n_0\
    );
dqs_found_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => dqs_found_done_r_i_2_n_0,
      I2 => fine_adj_state_r(1),
      I3 => init_dqsfound_done_r1_reg_n_0,
      I4 => \^p_1_in25_in\,
      I5 => dqs_found_done_r_i_3_n_0,
      O => dqs_found_done_r0
    );
dqs_found_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(3),
      O => dqs_found_done_r_i_2_n_0
    );
dqs_found_done_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      O => dqs_found_done_r_i_3_n_0
    );
dqs_found_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => dqs_found_done_r0,
      Q => \^pi_dqs_found_done\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
dqs_found_prech_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFA8080000"
    )
        port map (
      I0 => dqs_found_prech_req_i_2_n_0,
      I1 => dqs_found_prech_req_i_3_n_0,
      I2 => fine_adj_state_r(0),
      I3 => dqs_found_prech_req_i_4_n_0,
      I4 => fine_adj_state_r(1),
      I5 => \^dqs_found_prech_req\,
      O => dqs_found_prech_req_i_1_n_0
    );
dqs_found_prech_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAB8FAFA"
    )
        port map (
      I0 => fine_adj_state_r17_out,
      I1 => fine_adj_state_r19_out,
      I2 => fine_adj_state_r15_out,
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      I5 => fine_adj_state_r(2),
      O => dqs_found_prech_req_i_2_n_0
    );
dqs_found_prech_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \dec_cnt[5]_i_4_n_0\,
      I1 => dqs_found_prech_req_i_7_n_0,
      I2 => detect_pi_found_dqs_reg,
      I3 => dqs_found_prech_req_i_8_n_0,
      I4 => \first_fail_taps[5]_i_4_n_0\,
      I5 => \dec_cnt[5]_i_8_n_0\,
      O => dqs_found_prech_req_i_3_n_0
    );
dqs_found_prech_req_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      I2 => prech_done,
      O => dqs_found_prech_req_i_4_n_0
    );
dqs_found_prech_req_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[5]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => fine_adj_state_r17_out
    );
dqs_found_prech_req_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000010001000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[5]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => fine_adj_state_r15_out
    );
dqs_found_prech_req_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => fine_adj_state_r14_out,
      O => dqs_found_prech_req_i_7_n_0
    );
dqs_found_prech_req_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000048004800000"
    )
        port map (
      I0 => fine_adj_state_r19_out,
      I1 => dqs_found_prech_req_i_9_n_0,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[5]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => dqs_found_prech_req_i_8_n_0
    );
dqs_found_prech_req_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      O => dqs_found_prech_req_i_9_n_0
    );
dqs_found_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => dqs_found_prech_req_i_1_n_0,
      Q => \^dqs_found_prech_req\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
dqs_found_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_start_reg,
      Q => dqs_found_start_r,
      R => '0'
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hri_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_0\
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hri_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_1\
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hri_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_2\
    );
final_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => init_dec_done_reg_n_0,
      I1 => fine_adj_state_r1,
      I2 => fine_adj_state_r(0),
      I3 => init_dec_done_i_2_n_0,
      I4 => fine_adj_state_r(1),
      I5 => final_dec_done_reg_n_0,
      O => final_dec_done_i_1_n_0
    );
final_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => final_dec_done_i_1_n_0,
      Q => final_dec_done_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
fine_adjust_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(2),
      I3 => \^p_1_in25_in\,
      I4 => fine_adj_state_r(1),
      I5 => \^fine_adjust_done\,
      O => fine_adjust_done_r_i_1_n_0
    );
fine_adjust_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => fine_adjust_done_r_i_1_n_0,
      Q => \^fine_adjust_done\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
fine_adjust_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(2),
      I3 => init_dqsfound_done_r5,
      I4 => fine_adj_state_r(1),
      I5 => fine_adjust_reg_n_0,
      O => fine_adjust_i_1_n_0
    );
fine_adjust_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => fine_adjust_i_1_n_0,
      Q => fine_adjust_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
first_fail_detect_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => fine_adj_state_r139_out,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => fine_adj_state_r3,
      I3 => \first_fail_taps[5]_i_4_n_0\,
      O => first_fail_detect_i_1_n_0
    );
first_fail_detect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101011101010"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \inc_cnt_reg_n_0_[4]\,
      I4 => \inc_cnt_reg_n_0_[0]\,
      I5 => \dec_cnt[3]_i_4_n_0\,
      O => fine_adj_state_r139_out
    );
first_fail_detect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[0]\,
      I4 => \inc_cnt_reg_n_0_[5]\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => fine_adj_state_r3
    );
first_fail_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => first_fail_detect_i_1_n_0,
      Q => first_fail_detect_reg_n_0,
      R => rstdiv0_sync_r1
    );
\first_fail_taps[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      O => \first_fail_taps[0]_i_1_n_0\
    );
\first_fail_taps[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      O => \first_fail_taps[1]_i_1_n_0\
    );
\first_fail_taps[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      O => \first_fail_taps[2]_i_1_n_0\
    );
\first_fail_taps[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      O => \first_fail_taps[3]_i_1_n_0\
    );
\first_fail_taps[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      O => \first_fail_taps[4]_i_1_n_0\
    );
\first_fail_taps[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(0),
      I4 => first_fail_detect19_out,
      O => first_fail_detect
    );
\first_fail_taps[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      O => \first_fail_taps[5]_i_2_n_0\
    );
\first_fail_taps[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF000000BA00"
    )
        port map (
      I0 => fine_adj_state_r139_out,
      I1 => fine_adj_state_r3,
      I2 => \first_fail_taps[5]_i_5_n_0\,
      I3 => detect_pi_found_dqs,
      I4 => \^p_1_in25_in\,
      I5 => \first_fail_taps[5]_i_4_n_0\,
      O => first_fail_detect19_out
    );
\first_fail_taps[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \first_fail_taps[5]_i_6_n_0\,
      I1 => fine_adj_state_r19_out,
      O => \first_fail_taps[5]_i_4_n_0\
    );
\first_fail_taps[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(1),
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg__0\(3),
      I3 => \stable_pass_cnt_reg__0\(4),
      I4 => \stable_pass_cnt_reg__0\(5),
      O => \first_fail_taps[5]_i_5_n_0\
    );
\first_fail_taps[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7F0000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \dec_cnt[2]_i_9_n_0\,
      I4 => \first_fail_taps[5]_i_5_n_0\,
      I5 => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\,
      O => \first_fail_taps[5]_i_6_n_0\
    );
\first_fail_taps_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => \first_fail_taps[0]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\first_fail_taps_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => \first_fail_taps[1]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\first_fail_taps_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => \first_fail_taps[2]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\first_fail_taps_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => \first_fail_taps[3]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\first_fail_taps_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => \first_fail_taps[4]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\first_fail_taps_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => first_fail_detect,
      D => \first_fail_taps[5]_i_2_n_0\,
      Q => \first_fail_taps_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\gen_byte_sel_div2.calib_in_common_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFBFFFBFFF"
    )
        port map (
      I0 => delay_done_r4_reg,
      I1 => pi_calib_done,
      I2 => \^pi_dqs_found_done\,
      I3 => dqs_po_dec_done,
      I4 => \^fine_adjust_done\,
      I5 => \^init_dqsfound_done_r1_reg_0\,
      O => \gen_byte_sel_div2.calib_in_common_reg\
    );
ififo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      I1 => calib_sel(0),
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst0
    );
\inc_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\inc_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(1)
    );
\inc_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      O => \p_0_in__0\(2)
    );
\inc_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      I3 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(3)
    );
\inc_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[3]\,
      O => \inc_cnt[4]_i_1_n_0\
    );
\inc_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      O => \inc_cnt[5]_i_1_n_0\
    );
\inc_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[0]\,
      I5 => \inc_cnt_reg_n_0_[4]\,
      O => \p_0_in__0\(5)
    );
\inc_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \inc_cnt[5]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \inc_cnt_reg_n_0_[0]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\inc_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \inc_cnt[5]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \inc_cnt_reg_n_0_[1]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\inc_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \inc_cnt[5]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \inc_cnt_reg_n_0_[2]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\inc_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \inc_cnt[5]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \inc_cnt_reg_n_0_[3]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\inc_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \inc_cnt[5]_i_1_n_0\,
      D => \inc_cnt[4]_i_1_n_0\,
      Q => \inc_cnt_reg_n_0_[4]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\inc_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \inc_cnt[5]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \inc_cnt_reg_n_0_[5]\,
      R => rstdiv0_sync_r1_reg_rep
    );
\init_dec_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(0)
    );
\init_dec_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(1),
      I1 => \init_dec_cnt_reg__0\(0),
      O => \init_dec_cnt[1]_i_1_n_0\
    );
\init_dec_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(2),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(2)
    );
\init_dec_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(0),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(2),
      I3 => \init_dec_cnt_reg__0\(3),
      O => init_dec_cnt0(3)
    );
\init_dec_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(4),
      I1 => \init_dec_cnt_reg__0\(3),
      I2 => \init_dec_cnt_reg__0\(2),
      I3 => \init_dec_cnt_reg__0\(1),
      I4 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(4)
    );
\init_dec_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(1),
      O => \init_dec_cnt[5]_i_1_n_0\
    );
\init_dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(5),
      I1 => \init_dec_cnt_reg__0\(0),
      I2 => \init_dec_cnt_reg__0\(1),
      I3 => \init_dec_cnt_reg__0\(2),
      I4 => \init_dec_cnt_reg__0\(3),
      I5 => \init_dec_cnt_reg__0\(4),
      O => init_dec_cnt0(5)
    );
\init_dec_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \init_dec_cnt[5]_i_1_n_0\,
      D => init_dec_cnt0(0),
      Q => \init_dec_cnt_reg__0\(0),
      S => rstdiv0_sync_r1_reg_rep
    );
\init_dec_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \init_dec_cnt[5]_i_1_n_0\,
      D => \init_dec_cnt[1]_i_1_n_0\,
      Q => \init_dec_cnt_reg__0\(1),
      S => rstdiv0_sync_r1_reg_rep
    );
\init_dec_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \init_dec_cnt[5]_i_1_n_0\,
      D => init_dec_cnt0(2),
      Q => \init_dec_cnt_reg__0\(2),
      S => rstdiv0_sync_r1_reg_rep
    );
\init_dec_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \init_dec_cnt[5]_i_1_n_0\,
      D => init_dec_cnt0(3),
      Q => \init_dec_cnt_reg__0\(3),
      S => rstdiv0_sync_r1_reg_rep
    );
\init_dec_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \init_dec_cnt[5]_i_1_n_0\,
      D => init_dec_cnt0(4),
      Q => \init_dec_cnt_reg__0\(4),
      S => rstdiv0_sync_r1_reg_rep
    );
\init_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_dec_cnt[5]_i_1_n_0\,
      D => init_dec_cnt0(5),
      Q => \init_dec_cnt_reg__0\(5),
      R => rstdiv0_sync_r1
    );
init_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FF04"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => init_dec_done_i_2_n_0,
      I2 => fine_adj_state_r(0),
      I3 => init_dec_done_reg_n_0,
      I4 => \dec_cnt[5]_i_5_n_0\,
      I5 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      O => init_dec_done_i_1_n_0
    );
init_dec_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(3),
      O => init_dec_done_i_2_n_0
    );
init_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_dec_done_i_1_n_0,
      Q => init_dec_done_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
init_dqsfound_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^init_dqsfound_done_r1_reg_0\,
      Q => init_dqsfound_done_r1_reg_n_0,
      R => '0'
    );
init_dqsfound_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_dqsfound_done_r1_reg_n_0,
      Q => init_dqsfound_done_r2_reg_n_0,
      R => '0'
    );
init_dqsfound_done_r4_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => init_dqsfound_done_r2_reg_n_0,
      Q => init_dqsfound_done_r4_reg_srl2_n_0
    );
init_dqsfound_done_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_dqsfound_done_r4_reg_srl2_n_0,
      Q => init_dqsfound_done_r5,
      R => '0'
    );
init_dqsfound_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000F00010000"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[1]\,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => init_dqsfound_done_r2,
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => \^p_1_in25_in\,
      I5 => \^init_dqsfound_done_r1_reg_0\,
      O => init_dqsfound_done_r_i_1_n_0
    );
init_dqsfound_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_dqsfound_done_r_i_1_n_0,
      Q => \^init_dqsfound_done_r1_reg_0\,
      R => '0'
    );
\init_state_r[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^pi_dqs_found_done\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => prech_req_posedge_r_reg,
      O => \init_state_r_reg[1]\
    );
ofifo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      I1 => calib_sel(0),
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => A_rst_primitives,
      O => ofifo_rst0
    );
\phaser_in_gen.phaser_in_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => C_pi_rst_dqs_find32_out
    );
phaser_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => po_en_s2_f,
      I3 => calib_sel(0),
      I4 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => C_po_fine_enable18_out
    );
phaser_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005454540054"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => po_en_s2_f,
      I3 => calib_sel(0),
      I4 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      I5 => calib_zero_ctrl,
      O => A_po_fine_enable83_out
    );
\phaser_out_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => C_po_fine_inc22_out
    );
\phaser_out_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => po_en_s2_f,
      I3 => calib_zero_ctrl,
      I4 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => D_po_fine_enable44_out
    );
phaser_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      I4 => calib_zero_ctrl,
      O => A_po_fine_inc89_out
    );
\phaser_out_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => calib_zero_ctrl,
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => D_po_fine_inc50_out
    );
\pi_dqs_found_all_bank[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_start_reg,
      I2 => \^p_1_in25_in\,
      O => \pi_dqs_found_all_bank[0]_i_1_n_0\
    );
\pi_dqs_found_all_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \pi_dqs_found_all_bank[0]_i_1_n_0\,
      Q => \^p_1_in25_in\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\pi_dqs_found_any_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^p_1_in25_in\,
      Q => pi_dqs_found_all_bank_r,
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_2\,
      Q => pi_dqs_found_lanes_r1(0),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_1\,
      Q => pi_dqs_found_lanes_r1(1),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes(0),
      Q => pi_dqs_found_lanes_r1(2),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hrn_0_0\,
      Q => pi_dqs_found_lanes_r1(3),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r1(0),
      Q => pi_dqs_found_lanes_r2(0),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r1(1),
      Q => pi_dqs_found_lanes_r2(1),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r1(2),
      Q => pi_dqs_found_lanes_r2(2),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r1(3),
      Q => pi_dqs_found_lanes_r2(3),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r2(0),
      Q => pi_dqs_found_lanes_r3(0),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r2(1),
      Q => pi_dqs_found_lanes_r3(1),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r2(2),
      Q => pi_dqs_found_lanes_r3(2),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_lanes_r2(3),
      Q => pi_dqs_found_lanes_r3(3),
      R => '0'
    );
\pi_rst_stg1_cal[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_dqsfound_done_r2,
      I1 => rst_dqs_find_reg_n_0,
      O => \pi_rst_stg1_cal[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000E0"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => pi_dqs_found_all_bank_r,
      I2 => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      I3 => fine_adjust_reg_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__10\,
      I5 => init_dqsfound_done_r2,
      O => pi_rst_stg1_cal_r10
    );
\pi_rst_stg1_cal_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_rst_stg1_cal_r10,
      Q => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      R => '0'
    );
\pi_rst_stg1_cal_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => init_dqsfound_done_r2,
      I1 => pi_rst_stg1_cal_r0,
      I2 => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      I3 => fine_adjust_reg_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \pi_rst_stg1_cal_r[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => pi_dqs_found_all_bank_r,
      I1 => \^p_1_in25_in\,
      I2 => pi_dqs_found_start_reg,
      I3 => dqs_found_start_r,
      I4 => \rd_byte_data_offset_reg[0]_34\(4),
      I5 => \rd_byte_data_offset_reg[0]_34\(5),
      O => pi_rst_stg1_cal_r0
    );
\pi_rst_stg1_cal_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \pi_rst_stg1_cal_r[0]_i_1_n_0\,
      Q => init_dqsfound_done_r2,
      R => '0'
    );
\pi_rst_stg1_cal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \pi_rst_stg1_cal[0]_i_1_n_0\,
      Q => rst_stg1_cal,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
rank_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^pi_dqs_found_rank_done\,
      Q => rank_done_r1,
      R => '0'
    );
rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004040404"
    )
        port map (
      I0 => pi_dqs_found_all_bank_r,
      I1 => \^p_1_in25_in\,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      I4 => \rnk_cnt_r_reg_n_0_[0]\,
      I5 => \^init_dqsfound_done_r1_reg_0\,
      O => rank_done_r_i_1_n_0
    );
rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rank_done_r_i_1_n_0,
      Q => \^pi_dqs_found_rank_done\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_dqsfound_done_r1_reg_0\,
      I1 => init_dqsfound_done_r1_reg_n_0,
      O => p_0_in24_out
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \^init_dqsfound_done_r1_reg_0\,
      I2 => init_dqsfound_done_r1_reg_n_0,
      O => p_1_out(5)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_34\(0),
      Q => \cmd_pipe_plus.mc_data_offset_reg[3]_2\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_34\(1),
      Q => \cmd_pipe_plus.mc_data_offset_reg[3]_1\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_34\(2),
      Q => \cmd_pipe_plus.mc_data_offset_reg[3]_0\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_34\(3),
      Q => \cmd_pipe_plus.mc_data_offset_reg[3]\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_34\(4),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]_0\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_34\(5),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(0),
      Q => rd_data_offset_ranks_0(0),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(1),
      Q => rd_data_offset_ranks_0(1),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(2),
      Q => rd_data_offset_ranks_0(2),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(3),
      Q => rd_data_offset_ranks_0(3),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(4),
      Q => rd_data_offset_ranks_0(4),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_34\(5),
      Q => rd_data_offset_ranks_0(5),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rd_byte_data_offset[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(0),
      O => p_0_in(0)
    );
\rd_byte_data_offset[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(1),
      I1 => \rd_byte_data_offset_reg[0]_34\(0),
      O => p_0_in(1)
    );
\rd_byte_data_offset[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(2),
      I1 => \rd_byte_data_offset_reg[0]_34\(0),
      I2 => \rd_byte_data_offset_reg[0]_34\(1),
      O => p_0_in(2)
    );
\rd_byte_data_offset[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(3),
      I1 => \rd_byte_data_offset_reg[0]_34\(2),
      I2 => \rd_byte_data_offset_reg[0]_34\(1),
      I3 => \rd_byte_data_offset_reg[0]_34\(0),
      O => p_0_in(3)
    );
\rd_byte_data_offset[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(4),
      I1 => \rd_byte_data_offset_reg[0]_34\(1),
      I2 => \rd_byte_data_offset_reg[0]_34\(0),
      I3 => \rd_byte_data_offset_reg[0]_34\(2),
      I4 => \rd_byte_data_offset_reg[0]_34\(3),
      O => p_0_in(4)
    );
\rd_byte_data_offset[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEE0000"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(4),
      I1 => \rd_byte_data_offset_reg[0]_34\(5),
      I2 => \^init_dqsfound_done_r1_reg_0\,
      I3 => rank_done_r1,
      I4 => dqs_found_done_r_i_3_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000000000000"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(4),
      I1 => \rd_byte_data_offset_reg[0]_34\(5),
      I2 => \^init_dqsfound_done_r1_reg_0\,
      I3 => rank_done_r1,
      I4 => dqs_found_done_r_i_3_n_0,
      I5 => \rd_byte_data_offset[0][5]_i_4_n_0\,
      O => \rd_byte_data_offset[0][5]_i_2_n_0\
    );
\rd_byte_data_offset[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_34\(5),
      I1 => \rd_byte_data_offset_reg[0]_34\(1),
      I2 => \rd_byte_data_offset_reg[0]_34\(0),
      I3 => \rd_byte_data_offset_reg[0]_34\(4),
      I4 => \rd_byte_data_offset_reg[0]_34\(3),
      I5 => \rd_byte_data_offset_reg[0]_34\(2),
      O => p_0_in(5)
    );
\rd_byte_data_offset[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^init_dqsfound_done_r1_reg_0\,
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => detect_pi_found_dqs_reg,
      I3 => dqs_found_start_r,
      I4 => fine_adjust_reg_n_0,
      I5 => \rd_byte_data_offset[0][5]_i_5_n_0\,
      O => \rd_byte_data_offset[0][5]_i_4_n_0\
    );
\rd_byte_data_offset[0][5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(1),
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(3),
      O => \rd_byte_data_offset[0][5]_i_5_n_0\
    );
\rd_byte_data_offset_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \rd_byte_data_offset[0][5]_i_2_n_0\,
      D => p_0_in(0),
      Q => \rd_byte_data_offset_reg[0]_34\(0),
      S => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_byte_data_offset[0][5]_i_2_n_0\,
      D => p_0_in(1),
      Q => \rd_byte_data_offset_reg[0]_34\(1),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_byte_data_offset[0][5]_i_2_n_0\,
      D => p_0_in(2),
      Q => \rd_byte_data_offset_reg[0]_34\(2),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_byte_data_offset[0][5]_i_2_n_0\,
      D => p_0_in(3),
      Q => \rd_byte_data_offset_reg[0]_34\(3),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_byte_data_offset[0][5]_i_2_n_0\,
      D => p_0_in(4),
      Q => \rd_byte_data_offset_reg[0]_34\(4),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rd_byte_data_offset[0][5]_i_2_n_0\,
      D => p_0_in(5),
      Q => \rd_byte_data_offset_reg[0]_34\(5),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rnk_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^init_dqsfound_done_r1_reg_0\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rnk_cnt_r[0]_i_1_n_0\
    );
\rnk_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \^init_dqsfound_done_r1_reg_0\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r[1]_i_1_n_0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rnk_cnt_r[0]_i_1_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rnk_cnt_r[1]_i_1_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
rst_dqs_find_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => rst_dqs_find_i_2_n_0,
      I1 => rst_dqs_find_i_3_n_0,
      I2 => rst_dqs_find_i_4_n_0,
      I3 => fine_adj_state_r(1),
      I4 => rst_dqs_find_i_5_n_0,
      I5 => rst_dqs_find_reg_n_0,
      O => rst_dqs_find_i_1_n_0
    );
rst_dqs_find_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001001000000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \inc_cnt_reg_n_0_[4]\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => rst_dqs_find_i_10_n_0
    );
rst_dqs_find_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB000"
    )
        port map (
      I0 => prech_done,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(3),
      I3 => rst_dqs_find_i_6_n_0,
      I4 => fine_adj_state_r(2),
      O => rst_dqs_find_i_2_n_0
    );
rst_dqs_find_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEA"
    )
        port map (
      I0 => init_dqsfound_done_r5,
      I1 => fine_adj_state_r(3),
      I2 => rst_dqs_find_i_6_n_0,
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(0),
      O => rst_dqs_find_i_3_n_0
    );
rst_dqs_find_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B888B8B8"
    )
        port map (
      I0 => dqs_found_prech_req_i_4_n_0,
      I1 => fine_adj_state_r(0),
      I2 => rst_dqs_find_i_7_n_0,
      I3 => rst_dqs_find_i_8_n_0,
      I4 => fine_adj_state_r(3),
      I5 => rst_dqs_find_i_9_n_0,
      O => rst_dqs_find_i_4_n_0
    );
rst_dqs_find_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004F00000040"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => rst_dqs_find_r2,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(2),
      I5 => init_dqsfound_done_r5,
      O => rst_dqs_find_i_5_n_0
    );
rst_dqs_find_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \first_fail_taps[5]_i_6_n_0\,
      I1 => fine_adj_state_r19_out,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => fine_adj_state_r3,
      O => rst_dqs_find_i_6_n_0
    );
rst_dqs_find_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => \^p_1_in25_in\,
      I2 => fine_adj_state_r(2),
      O => rst_dqs_find_i_7_n_0
    );
rst_dqs_find_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
        port map (
      I0 => \first_fail_taps[5]_i_6_n_0\,
      I1 => fine_adj_state_r19_out,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I5 => fine_adj_state_r139_out,
      O => rst_dqs_find_i_8_n_0
    );
rst_dqs_find_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => fine_adj_state_r3,
      I1 => fine_adj_state_r17_out,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => rst_dqs_find_i_10_n_0,
      I5 => fine_adj_state_r(2),
      O => rst_dqs_find_i_9_n_0
    );
rst_dqs_find_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rst_dqs_find_reg_n_0,
      Q => rst_dqs_find_r1,
      R => '0'
    );
rst_dqs_find_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rst_dqs_find_r1,
      Q => rst_dqs_find_r2,
      R => '0'
    );
rst_dqs_find_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rst_dqs_find_i_1_n_0,
      Q => rst_dqs_find_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\stable_pass_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \stable_pass_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\stable_pass_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(0),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      O => \p_0_in__1\(1)
    );
\stable_pass_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78007878"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(1),
      I1 => \stable_pass_cnt_reg__0\(0),
      I2 => \stable_pass_cnt_reg__0\(2),
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      O => \p_0_in__1\(2)
    );
\stable_pass_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F8000007F807F80"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(0),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \stable_pass_cnt_reg__0\(2),
      I3 => \stable_pass_cnt_reg__0\(3),
      I4 => \^p_1_in25_in\,
      I5 => detect_pi_found_dqs,
      O => \p_0_in__1\(3)
    );
\stable_pass_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(3),
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg__0\(0),
      I4 => \stable_pass_cnt_reg__0\(4),
      I5 => detect_pi_found_dqs_reg,
      O => \p_0_in__1\(4)
    );
\stable_pass_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => detect_pi_found_dqs,
      I4 => fine_adj_state_r(1),
      O => \stable_pass_cnt[5]_i_1_n_0\
    );
\stable_pass_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D200D2D2"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(0),
      I1 => \stable_pass_cnt[5]_i_3_n_0\,
      I2 => \stable_pass_cnt_reg__0\(5),
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      O => \p_0_in__1\(5)
    );
\stable_pass_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(4),
      I1 => \stable_pass_cnt_reg__0\(3),
      I2 => \stable_pass_cnt_reg__0\(2),
      I3 => \stable_pass_cnt_reg__0\(1),
      O => \stable_pass_cnt[5]_i_3_n_0\
    );
\stable_pass_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stable_pass_cnt[5]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \stable_pass_cnt_reg__0\(0),
      R => rstdiv0_sync_r1
    );
\stable_pass_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stable_pass_cnt[5]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \stable_pass_cnt_reg__0\(1),
      R => rstdiv0_sync_r1
    );
\stable_pass_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stable_pass_cnt[5]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \stable_pass_cnt_reg__0\(2),
      R => rstdiv0_sync_r1
    );
\stable_pass_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stable_pass_cnt[5]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \stable_pass_cnt_reg__0\(3),
      R => rstdiv0_sync_r1
    );
\stable_pass_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stable_pass_cnt[5]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => \stable_pass_cnt_reg__0\(4),
      R => rstdiv0_sync_r1
    );
\stable_pass_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stable_pass_cnt[5]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \stable_pass_cnt_reg__0\(5),
      R => rstdiv0_sync_r1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_init is
  port (
    init_complete_r_timing : out STD_LOGIC;
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : out STD_LOGIC;
    prech_pending_r_reg_0 : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg_0\ : out STD_LOGIC;
    pi_calib_done : out STD_LOGIC;
    detect_pi_found_dqs : out STD_LOGIC;
    init_calib_complete_reg_0 : out STD_LOGIC;
    \wr_ptr_reg[2]\ : out STD_LOGIC;
    pi_dqs_found_done_r1 : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    wrcal_rd_wait : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    \row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\ : out STD_LOGIC;
    prech_done : out STD_LOGIC;
    stg1_wr_done : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg_1\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC;
    \wr_ptr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stable_pass_cnt_reg[4]\ : out STD_LOGIC;
    \complex_num_reads_reg[0]_0\ : out STD_LOGIC;
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cnt_shift_r_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    d_in : out STD_LOGIC_VECTOR ( 13 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_timing_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    wrcal_start_reg_0 : out STD_LOGIC;
    dqs_found_start_r_reg : out STD_LOGIC;
    mpr_rdlvl_start_r_reg : out STD_LOGIC;
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    phy_read_calib : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    rdlvl_stg1_done_reg : in STD_LOGIC;
    rdlvl_last_byte_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    dqs_found_done_r_reg : in STD_LOGIC;
    init_complete_r_timing_reg_0 : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    po_ck_addr_cmd_delay_done : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    rdlvl_stg1_rank_done : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    \one_rank.stg1_wr_done_reg_2\ : in STD_LOGIC;
    pi_dqs_found_rank_done : in STD_LOGIC;
    wrlvl_byte_redo : in STD_LOGIC;
    wrcal_done_reg : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \my_empty_reg[3]\ : in STD_LOGIC;
    \my_empty_reg[5]\ : in STD_LOGIC;
    \my_empty_reg[3]_0\ : in STD_LOGIC;
    \my_empty_reg[5]_0\ : in STD_LOGIC;
    p_1_in25_in : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    wrcal_prech_req : in STD_LOGIC;
    rdlvl_stg1_done_reg_0 : in STD_LOGIC;
    wrlvl_byte_redo_reg : in STD_LOGIC;
    rdlvl_stg1_done_reg_1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_2\ : in STD_LOGIC;
    dqs_found_done_r_reg_0 : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    \my_empty_reg[1]\ : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    rd_active_r : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_address : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC;
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : in STD_LOGIC;
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_reg_rep[3]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \my_empty_reg[1]_0\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    \rd_ptr_reg_rep[3]_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \my_empty_reg[1]_1\ : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_0 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_1 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_2 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_3 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_4 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_5 : in STD_LOGIC;
    rdlvl_stg1_done_reg_2 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_init : entity is "mig_7series_v2_3_ddr_phy_init";
end ddr2_mig_7series_v2_3_ddr_phy_init;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_init is
  signal \^phyctlwd\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal bank_w : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal burst_addr_r6_out : STD_LOGIC;
  signal burst_addr_r_i_2_n_0 : STD_LOGIC;
  signal burst_addr_r_i_3_n_0 : STD_LOGIC;
  signal burst_addr_r_reg_n_0 : STD_LOGIC;
  signal calib_cke : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \calib_cmd[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_3_n_0\ : STD_LOGIC;
  signal \calib_cmd[2]_i_1_n_0\ : STD_LOGIC;
  signal calib_ctl_wren0 : STD_LOGIC;
  signal calib_data_offset_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \calib_data_offset_0[5]_i_1_n_0\ : STD_LOGIC;
  signal calib_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \calib_odt[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_2_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_3_n_0\ : STD_LOGIC;
  signal \calib_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \^calib_wrdata_en\ : STD_LOGIC;
  signal calib_wrdata_en_i_2_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cnt_cmd_done_m7_r : STD_LOGIC;
  signal cnt_cmd_done_m7_r_i_1_n_0 : STD_LOGIC;
  signal cnt_cmd_done_m7_r_i_2_n_0 : STD_LOGIC;
  signal cnt_cmd_done_r : STD_LOGIC;
  signal cnt_cmd_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_cmd_done_r_i_2_n_0 : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[6]\ : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r_i_1_n_0 : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_dllk_zqinit_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cnt_init_af_done_r : STD_LOGIC;
  signal cnt_init_af_done_r_i_1_n_0 : STD_LOGIC;
  signal \cnt_init_af_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_af_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_af_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_init_af_r_reg_n_0_[1]\ : STD_LOGIC;
  signal cnt_init_mr_done_r : STD_LOGIC;
  signal cnt_init_mr_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_mr_done_r_i_2_n_0 : STD_LOGIC;
  signal cnt_init_mr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_init_mr_r1 : STD_LOGIC;
  signal \cnt_init_mr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_3_n_0\ : STD_LOGIC;
  signal cnt_init_pre_wait_done_r : STD_LOGIC;
  signal cnt_init_pre_wait_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_pre_wait_done_r_i_2_n_0 : STD_LOGIC;
  signal \cnt_init_pre_wait_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_init_pre_wait_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cnt_pwron_ce_r_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cnt_pwron_cke_done_r : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_2_n_0 : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_3_n_0 : STD_LOGIC;
  signal \cnt_pwron_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_pwron_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal complex_address0 : STD_LOGIC;
  signal \complex_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \complex_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \complex_address[9]_i_4_n_0\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[9]\ : STD_LOGIC;
  signal complex_byte_rd_done : STD_LOGIC;
  signal complex_byte_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_byte_rd_done_i_2_n_0 : STD_LOGIC;
  signal \complex_num_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_10_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_11_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_9_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^complex_num_reads_reg[0]_0\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_10_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_11_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_12_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_13_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_14_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_15_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_16_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_9_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \complex_num_writes_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[4]\ : STD_LOGIC;
  signal complex_ocal_odt_ext : STD_LOGIC;
  signal complex_ocal_odt_ext_i_1_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_2_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_3_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_4_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_5_n_0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr_i_2_n_0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr_reg_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_done_r1 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int_i_1_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int_i_2_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_r1 : STD_LOGIC;
  signal complex_odt_ext : STD_LOGIC;
  signal complex_odt_ext_i_1_n_0 : STD_LOGIC;
  signal complex_row0_rd_done : STD_LOGIC;
  signal complex_row0_rd_done1 : STD_LOGIC;
  signal complex_row0_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_row0_wr_done : STD_LOGIC;
  signal complex_row0_wr_done0 : STD_LOGIC;
  signal complex_row1_rd_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \complex_row1_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_row1_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_row1_rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal complex_row1_rd_done : STD_LOGIC;
  signal complex_row1_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_i_2_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_i_3_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_r1 : STD_LOGIC;
  signal complex_row1_wr_done : STD_LOGIC;
  signal complex_row1_wr_done0 : STD_LOGIC;
  signal complex_row_cnt_ocal0 : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_2_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_4_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_5_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_6_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_7_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal complex_sample_cnt_inc0 : STD_LOGIC;
  signal complex_sample_cnt_inc_i_2_n_0 : STD_LOGIC;
  signal complex_sample_cnt_inc_r1 : STD_LOGIC;
  signal complex_sample_cnt_inc_r2 : STD_LOGIC;
  signal complex_sample_cnt_inc_reg_n_0 : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr2_pre_flag_r_i_1_n_0 : STD_LOGIC;
  signal ddr2_pre_flag_r_i_2_n_0 : STD_LOGIC;
  signal ddr2_pre_flag_r_reg_n_0 : STD_LOGIC;
  signal ddr2_refresh_flag_r_i_1_n_0 : STD_LOGIC;
  signal ddr2_refresh_flag_r_reg_n_0 : STD_LOGIC;
  signal \^detect_pi_found_dqs\ : STD_LOGIC;
  signal detect_pi_found_dqs0 : STD_LOGIC;
  signal \^dqs_found_start_r_reg\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.wrlvl_odt_i_1_n_0\ : STD_LOGIC;
  signal enable_wrlvl_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \even_cwl.phy_cas_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_2_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_3_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_4_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_5_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_6_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_we_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_we_n[0]_i_2_n_0\ : STD_LOGIC;
  signal first_rdlvl_pat_r : STD_LOGIC;
  signal first_rdlvl_pat_r_i_1_n_0 : STD_LOGIC;
  signal first_wrcal_pat_r : STD_LOGIC;
  signal first_wrcal_pat_r_i_1_n_0 : STD_LOGIC;
  signal first_wrcal_pat_r_i_2_n_0 : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_rnk[0].mr2_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal init_complete_r1 : STD_LOGIC;
  signal init_complete_r1_timing : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of init_complete_r1_timing : signal is "true";
  signal init_complete_r2 : STD_LOGIC;
  signal init_complete_r_i_1_n_0 : STD_LOGIC;
  signal init_complete_r_reg_n_0 : STD_LOGIC;
  signal init_complete_r_timing_i_1_n_0 : STD_LOGIC;
  signal init_complete_r_timing_orig : STD_LOGIC;
  attribute RTL_KEEP of init_complete_r_timing_orig : signal is "true";
  signal init_next_state047_out : STD_LOGIC;
  signal init_state_r : STD_LOGIC_VECTOR ( 6 to 6 );
  signal init_state_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \init_state_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_22_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_26_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_27_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_29_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_30_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_31_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_32_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_33_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_35_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_36_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_37_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_38_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_39_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_40_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_41_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_42_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_43_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_44_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_45_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_46_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_47_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_48_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_49_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_50_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[5]\ : STD_LOGIC;
  signal mem_init_done_r : STD_LOGIC;
  signal mem_init_done_r0 : STD_LOGIC;
  signal mem_init_done_r_i_1_n_0 : STD_LOGIC;
  signal mem_init_done_r_i_2_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_1_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_2_n_0 : STD_LOGIC;
  signal \^mpr_rdlvl_start_r_reg\ : STD_LOGIC;
  signal new_burst_r : STD_LOGIC;
  signal new_burst_r_i_1_n_0 : STD_LOGIC;
  signal num_refresh0 : STD_LOGIC;
  signal \num_refresh[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_4_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_5_n_0\ : STD_LOGIC;
  signal \num_refresh_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ocal_act_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oclk_wr_cnt0 : STD_LOGIC;
  signal \oclk_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \oclk_wr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \one_rank.stg1_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \^one_rank.stg1_wr_done_reg_0\ : STD_LOGIC;
  signal \^one_rank.stg1_wr_done_reg_1\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal phy_address : STD_LOGIC_VECTOR ( 25 downto 13 );
  signal phy_bank : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal phy_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_ras_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^phy_read_calib\ : STD_LOGIC;
  signal phy_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_wrdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal phy_wrdata_en : STD_LOGIC;
  signal phy_wrdata_en_r1 : STD_LOGIC;
  signal phy_wrdata_en_r10 : STD_LOGIC;
  signal \^pi_calib_done\ : STD_LOGIC;
  signal pi_calib_done_r : STD_LOGIC;
  signal pi_calib_done_r_i_1_n_0 : STD_LOGIC;
  signal pi_calib_rank_done_r : STD_LOGIC;
  signal pi_dqs_found_start_i_1_n_0 : STD_LOGIC;
  signal pi_dqs_found_start_i_2_n_0 : STD_LOGIC;
  signal pi_phase_locked_all_r1 : STD_LOGIC;
  signal pi_phase_locked_all_r2 : STD_LOGIC;
  signal pi_phase_locked_all_r3 : STD_LOGIC;
  signal pi_phase_locked_all_r4 : STD_LOGIC;
  signal \prech_done_dly_r_reg[15]_srl16_n_0\ : STD_LOGIC;
  signal prech_done_pre : STD_LOGIC;
  signal prech_pending_r_i_1_n_0 : STD_LOGIC;
  signal prech_pending_r_i_2_n_0 : STD_LOGIC;
  signal prech_pending_r_i_3_n_0 : STD_LOGIC;
  signal prech_pending_r_i_4_n_0 : STD_LOGIC;
  signal prech_pending_r_i_5_n_0 : STD_LOGIC;
  signal prech_pending_r_i_6_n_0 : STD_LOGIC;
  signal prech_pending_r_i_7_n_0 : STD_LOGIC;
  signal prech_pending_r_i_8_n_0 : STD_LOGIC;
  signal \^prech_pending_r_reg_0\ : STD_LOGIC;
  signal prech_pending_r_reg_n_0 : STD_LOGIC;
  signal prech_req : STD_LOGIC;
  signal prech_req_posedge_r0 : STD_LOGIC;
  signal prech_req_posedge_r_i_2_n_0 : STD_LOGIC;
  signal prech_req_r : STD_LOGIC;
  signal prech_req_r_i_2_n_0 : STD_LOGIC;
  signal prech_req_r_i_3_n_0 : STD_LOGIC;
  signal pwron_ce_r : STD_LOGIC;
  signal pwron_ce_r_i_1_n_0 : STD_LOGIC;
  signal pwron_ce_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_last_byte_done_r : STD_LOGIC;
  signal rdlvl_start_dly0_r : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \rdlvl_start_dly0_r_reg[13]_srl14_n_0\ : STD_LOGIC;
  signal rdlvl_start_pre : STD_LOGIC;
  signal rdlvl_start_pre_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_start_r_reg\ : STD_LOGIC;
  signal read_calib_i_1_n_0 : STD_LOGIC;
  signal read_calib_i_2_n_0 : STD_LOGIC;
  signal \reg_ctrl_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ctrl_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_rd_addr_r1 : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_9_n_0\ : STD_LOGIC;
  signal \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \^stg1_wr_done\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[2]\ : STD_LOGIC;
  signal wr_victim_inc : STD_LOGIC;
  signal wr_victim_inc0 : STD_LOGIC;
  signal wr_victim_inc_i_2_n_0 : STD_LOGIC;
  signal wrcal_pat_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wrcal_rd_wait_i_1_n_0 : STD_LOGIC;
  signal wrcal_reads02_out : STD_LOGIC;
  signal \wrcal_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[5]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[6]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_3_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_5_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_6_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_7_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_8_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_9_n_0\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrcal_start_dly_r_reg[4]_srl5_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_start_dly_r_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \wrcal_start_dly_r_reg_n_0_[5]\ : STD_LOGIC;
  signal wrcal_start_i_1_n_0 : STD_LOGIC;
  signal \^wrcal_start_reg_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \wrcal_wr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrdata_pat_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.phy_wrdata_en_r1_i_4_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \^wrlvl_final_if_rst\ : STD_LOGIC;
  signal wrlvl_final_if_rst_i_1_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_2_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_3_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_4_n_0 : STD_LOGIC;
  signal wrlvl_odt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_cmd[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \calib_cmd[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \calib_cmd[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of calib_ctl_wren_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \calib_seq[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \calib_seq[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_2 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of cnt_cmd_done_m7_r_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of cnt_cmd_done_r_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of cnt_cmd_done_r_i_2 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cnt_cmd_r[0]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \cnt_cmd_r[0]_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cnt_cmd_r[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cnt_cmd_r[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cnt_cmd_r[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of cnt_dllk_zqinit_done_r_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of cnt_init_af_done_r_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cnt_init_af_r[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[1]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[1]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[7]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[8]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[9]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \cnt_pwron_r[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cnt_pwron_r[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cnt_pwron_r[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \cnt_pwron_r[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \cnt_pwron_r[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \complex_address[9]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \complex_num_reads_dec[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \complex_num_writes[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \complex_num_writes[0]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_6\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_14\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_16\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of complex_ocal_odt_ext_i_2 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of complex_ocal_odt_ext_i_3 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of complex_ocal_odt_ext_i_5 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of complex_oclkdelay_calib_start_int_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of complex_oclkdelay_calib_start_int_i_2 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of complex_row1_rd_done_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of complex_sample_cnt_inc_i_2 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \complex_wait_cnt[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \complex_wait_cnt[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \complex_wait_cnt[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[1]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[3]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \even_cwl.phy_cas_n[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \even_cwl.phy_ras_n[0]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \even_cwl.phy_we_n[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of first_rdlvl_pat_r_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of first_wrcal_pat_r_i_2 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\ : label is "soft_lutpair75";
  attribute KEEP : string;
  attribute KEEP of init_complete_r1_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of init_complete_r_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of init_complete_r_timing_i_1 : label is "soft_lutpair81";
  attribute KEEP of init_complete_r_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_13\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_11\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_15\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_16\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_11\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_13\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_15\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_16\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_10\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_11\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_16\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_17\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_18\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_10\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_11\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_6\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_15\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_20\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_22\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_28\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_29\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_31\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_33\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_35\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_38\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_39\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_41\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_42\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_44\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_46\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_47\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_48\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_9\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of mem_init_done_r_i_2 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of mpr_rdlvl_start_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \my_full[4]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of new_burst_r_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \num_refresh[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \num_refresh[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \num_refresh[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of phy_control_i_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of phy_control_i_i_10 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of phy_control_i_i_11 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of phy_control_i_i_3 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of phy_control_i_i_4 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of phy_control_i_i_5 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of phy_control_i_i_6 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of phy_control_i_i_7 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of phy_control_i_i_8 : label is "soft_lutpair174";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pi_phase_locked_all_r1_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r1_reg : label is "yes";
  attribute ASYNC_REG of pi_phase_locked_all_r2_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r2_reg : label is "yes";
  attribute ASYNC_REG of pi_phase_locked_all_r3_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r3_reg : label is "yes";
  attribute ASYNC_REG of pi_phase_locked_all_r4_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r4_reg : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 ";
  attribute SOFT_HLUTNM of prech_pending_r_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of prech_req_r_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of prech_req_r_i_3 : label is "soft_lutpair129";
  attribute srl_bus_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg ";
  attribute srl_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 ";
  attribute SOFT_HLUTNM of read_calib_i_2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_10\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_9\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[5]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[6]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row0_wr_done_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row1_wr_done_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of wrcal_rd_wait_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wrcal_reads[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \wrcal_reads[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \wrcal_reads[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wrcal_reads[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wrcal_reads[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wrcal_reads[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_6\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_7\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_9\ : label is "soft_lutpair128";
  attribute srl_bus_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg ";
  attribute srl_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 ";
  attribute SOFT_HLUTNM of \wrcal_start_dly_r_reg[4]_srl5_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[21]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[22]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \wrdqen_div2.phy_wrdata_en_r1_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[1]_i_1\ : label is "soft_lutpair119";
begin
  PHYCTLWD(10 downto 0) <= \^phyctlwd\(10 downto 0);
  calib_wrdata_en <= \^calib_wrdata_en\;
  \complex_num_reads_reg[0]_0\ <= \^complex_num_reads_reg[0]_0\;
  detect_pi_found_dqs <= \^detect_pi_found_dqs\;
  dqs_found_start_r_reg <= \^dqs_found_start_r_reg\;
  init_complete_r_timing <= init_complete_r_timing_orig;
  mpr_rdlvl_start_r_reg <= \^mpr_rdlvl_start_r_reg\;
  \not_strict_mode.status_ram.rd_buf_we_r1_reg\ <= init_complete_r1_timing;
  \one_rank.stg1_wr_done_reg_0\ <= \^one_rank.stg1_wr_done_reg_0\;
  \one_rank.stg1_wr_done_reg_1\ <= \^one_rank.stg1_wr_done_reg_1\;
  phy_read_calib <= \^phy_read_calib\;
  pi_calib_done <= \^pi_calib_done\;
  prech_pending_r_reg_0 <= \^prech_pending_r_reg_0\;
  rdlvl_stg1_start_r_reg <= \^rdlvl_stg1_start_r_reg\;
  \row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\ <= \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\;
  stg1_wr_done <= \^stg1_wr_done\;
  \wr_ptr_reg[2]\ <= \^wr_ptr_reg[2]\;
  wrcal_start_reg_0 <= \^wrcal_start_reg_0\;
  wrlvl_final_if_rst <= \^wrlvl_final_if_rst\;
\back_to_back_reads_2_1.num_reads[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBBA"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEBA"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEA"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r[6]_i_10_n_0\,
      I2 => prech_req_r_i_3_n_0,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I4 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I5 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      O => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\
    );
\back_to_back_reads_2_1.num_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      R => '0'
    );
burst_addr_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBBA"
    )
        port map (
      I0 => burst_addr_r_i_2_n_0,
      I1 => burst_addr_r_reg_n_0,
      I2 => \calib_cmd[1]_i_1_n_0\,
      I3 => phy_wrdata_en_r10,
      I4 => wrcal_done_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => burst_addr_r6_out
    );
burst_addr_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404FFF"
    )
        port map (
      I0 => \oclk_wr_cnt[3]_i_5_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \wrcal_reads[7]_i_4_n_0\,
      I5 => burst_addr_r_i_3_n_0,
      O => burst_addr_r_i_2_n_0
    );
burst_addr_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \init_state_r[6]_i_10_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => burst_addr_r_i_3_n_0
    );
burst_addr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => burst_addr_r6_out,
      Q => burst_addr_r_reg_n_0,
      R => '0'
    );
\calib_cke_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_pwron_cke_done_r,
      Q => calib_cke(1),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\calib_cmd[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \calib_cmd[1]_i_1_n_0\,
      I1 => phy_wrdata_en_r10,
      O => \calib_cmd[0]_i_1_n_0\
    );
\calib_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => new_burst_r,
      I1 => \calib_cmd[1]_i_2_n_0\,
      O => \calib_cmd[1]_i_1_n_0\
    );
\calib_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => \calib_cmd[1]_i_3_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      I2 => burst_addr_r_i_3_n_0,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => mpr_rdlvl_start_i_2_n_0,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \calib_cmd[1]_i_2_n_0\
    );
\calib_cmd[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFBFFFFEF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \calib_cmd[1]_i_3_n_0\
    );
\calib_cmd[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_wrdata_en_r10,
      I1 => \calib_cmd[1]_i_1_n_0\,
      O => \calib_cmd[2]_i_1_n_0\
    );
\calib_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \calib_cmd[0]_i_1_n_0\,
      Q => calib_cmd(0),
      R => '0'
    );
\calib_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \calib_cmd[1]_i_1_n_0\,
      Q => calib_cmd(1),
      R => '0'
    );
\calib_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \calib_cmd[2]_i_1_n_0\,
      Q => calib_cmd(2),
      R => '0'
    );
calib_ctl_wren_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cnt_pwron_cke_done_r,
      I1 => phy_mc_go,
      O => calib_ctl_wren0
    );
calib_ctl_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => calib_ctl_wren0,
      Q => \^wr_ptr_reg[2]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\calib_data_offset_0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^pi_calib_done\,
      I1 => \calib_cmd[1]_i_1_n_0\,
      O => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_5,
      Q => calib_data_offset_0(0),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_4,
      Q => calib_data_offset_0(1),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_3,
      Q => calib_data_offset_0(2),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_2,
      Q => calib_data_offset_0(3),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_1,
      Q => calib_data_offset_0(4),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_0,
      Q => calib_data_offset_0(5),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_odt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => \gen_rnk[0].mr2_r_reg[0]_0\(1),
      I1 => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\,
      I2 => \calib_odt[0]_i_2_n_0\,
      I3 => \calib_odt[0]_i_3_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \calib_odt[0]_i_1_n_0\
    );
\calib_odt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^stg1_wr_done\,
      I1 => complex_ocal_odt_ext,
      I2 => complex_odt_ext,
      I3 => \complex_address[9]_i_4_n_0\,
      O => \calib_odt[0]_i_2_n_0\
    );
\calib_odt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => \wrcal_wr_cnt[3]_i_4_n_0\,
      I1 => \oclk_wr_cnt[3]_i_4_n_0\,
      I2 => wrlvl_odt,
      I3 => mem_init_done_r_i_2_n_0,
      I4 => \cnt_init_mr_r[1]_i_2_n_0\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \calib_odt[0]_i_3_n_0\
    );
\calib_odt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \calib_odt[0]_i_1_n_0\,
      Q => calib_odt(0),
      R => '0'
    );
\calib_seq[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phy_mc_go,
      I1 => cnt_pwron_cke_done_r,
      I2 => \^phyctlwd\(9),
      O => \calib_seq[0]_i_1_n_0\
    );
\calib_seq[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^phyctlwd\(9),
      I1 => cnt_pwron_cke_done_r,
      I2 => phy_mc_go,
      I3 => \^phyctlwd\(10),
      O => \calib_seq[1]_i_1_n_0\
    );
\calib_seq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \calib_seq[0]_i_1_n_0\,
      Q => \^phyctlwd\(9),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\calib_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \calib_seq[1]_i_1_n_0\,
      Q => \^phyctlwd\(10),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
calib_wrdata_en_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => calib_wrdata_en_i_2_n_0,
      O => phy_wrdata_en
    );
calib_wrdata_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => phy_wrdata_en_r1,
      I1 => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\,
      I2 => new_burst_r,
      O => calib_wrdata_en_i_2_n_0
    );
calib_wrdata_en_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => phy_wrdata_en,
      Q => \^calib_wrdata_en\,
      R => '0'
    );
cnt_cmd_done_m7_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[0]\,
      I1 => \cnt_cmd_r_reg_n_0_[1]\,
      I2 => \cnt_cmd_r_reg_n_0_[4]\,
      I3 => \cnt_cmd_r_reg_n_0_[3]\,
      I4 => cnt_cmd_done_m7_r_i_2_n_0,
      I5 => \cnt_cmd_r_reg_n_0_[2]\,
      O => cnt_cmd_done_m7_r_i_1_n_0
    );
cnt_cmd_done_m7_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[6]\,
      I1 => \cnt_cmd_r_reg_n_0_[5]\,
      O => cnt_cmd_done_m7_r_i_2_n_0
    );
cnt_cmd_done_m7_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_cmd_done_m7_r_i_1_n_0,
      Q => cnt_cmd_done_m7_r,
      R => '0'
    );
cnt_cmd_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_cmd_done_r_i_2_n_0,
      I1 => \cnt_cmd_r_reg_n_0_[5]\,
      I2 => \cnt_cmd_r_reg_n_0_[6]\,
      O => cnt_cmd_done_r_i_1_n_0
    );
cnt_cmd_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[2]\,
      I1 => \cnt_cmd_r_reg_n_0_[0]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      I3 => \cnt_cmd_r_reg_n_0_[3]\,
      I4 => \cnt_cmd_r_reg_n_0_[4]\,
      O => cnt_cmd_done_r_i_2_n_0
    );
cnt_cmd_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_cmd_done_r_i_1_n_0,
      Q => cnt_cmd_done_r,
      R => '0'
    );
\cnt_cmd_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800088A888AA80A0"
    )
        port map (
      I0 => \cnt_cmd_r[0]_i_2_n_0\,
      I1 => \cnt_cmd_r[0]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[0]_i_1_n_0\
    );
\cnt_cmd_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AAA"
    )
        port map (
      I0 => \cnt_cmd_r[0]_i_4_n_0\,
      I1 => \cnt_cmd_r[0]_i_5_n_0\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => init_state_r(6),
      I5 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[0]_i_2_n_0\
    );
\cnt_cmd_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \cnt_cmd_r[0]_i_3_n_0\
    );
\cnt_cmd_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF33BF77FF77F0"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \cnt_cmd_r[0]_i_4_n_0\
    );
\cnt_cmd_r[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      O => \cnt_cmd_r[0]_i_5_n_0\
    );
\cnt_cmd_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[1]\,
      I1 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[1]_i_1_n_0\
    );
\cnt_cmd_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[2]\,
      I1 => \cnt_cmd_r_reg_n_0_[1]\,
      I2 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[2]_i_1_n_0\
    );
\cnt_cmd_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[3]\,
      I1 => \cnt_cmd_r_reg_n_0_[2]\,
      I2 => \cnt_cmd_r_reg_n_0_[0]\,
      I3 => \cnt_cmd_r_reg_n_0_[1]\,
      O => \cnt_cmd_r[3]_i_1_n_0\
    );
\cnt_cmd_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[4]\,
      I1 => \cnt_cmd_r_reg_n_0_[3]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      I3 => \cnt_cmd_r_reg_n_0_[0]\,
      I4 => \cnt_cmd_r_reg_n_0_[2]\,
      O => \cnt_cmd_r[4]_i_1_n_0\
    );
\cnt_cmd_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[5]\,
      I1 => \cnt_cmd_r_reg_n_0_[4]\,
      I2 => \cnt_cmd_r_reg_n_0_[3]\,
      I3 => \cnt_cmd_r_reg_n_0_[1]\,
      I4 => \cnt_cmd_r_reg_n_0_[0]\,
      I5 => \cnt_cmd_r_reg_n_0_[2]\,
      O => \cnt_cmd_r[5]_i_1_n_0\
    );
\cnt_cmd_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \cnt_cmd_r[6]_i_3_n_0\,
      O => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[6]\,
      I1 => \cnt_cmd_r_reg_n_0_[5]\,
      I2 => cnt_cmd_done_r_i_2_n_0,
      O => \cnt_cmd_r[6]_i_2_n_0\
    );
\cnt_cmd_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDFB8C3F9C7FD87"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \cnt_cmd_r[6]_i_3_n_0\
    );
\cnt_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[0]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[0]\,
      R => '0'
    );
\cnt_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[1]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[1]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[2]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[2]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[3]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[3]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[4]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[4]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[5]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[5]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_cmd_r[6]_i_2_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[6]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
cnt_dllk_zqinit_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => cnt_dllk_zqinit_done_r,
      I1 => \cnt_dllk_zqinit_r_reg__0\(6),
      I2 => \cnt_dllk_zqinit_r[7]_i_4_n_0\,
      I3 => \cnt_dllk_zqinit_r_reg__0\(7),
      O => cnt_dllk_zqinit_done_r_i_1_n_0
    );
cnt_dllk_zqinit_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_dllk_zqinit_done_r_i_1_n_0,
      Q => cnt_dllk_zqinit_done_r,
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\cnt_dllk_zqinit_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(1),
      I1 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__3\(1)
    );
\cnt_dllk_zqinit_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(2),
      I1 => \cnt_dllk_zqinit_r_reg__0\(0),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      O => \p_0_in__3\(2)
    );
\cnt_dllk_zqinit_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(3),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(2),
      O => \p_0_in__3\(3)
    );
\cnt_dllk_zqinit_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(4),
      I1 => \cnt_dllk_zqinit_r_reg__0\(2),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(3),
      O => \p_0_in__3\(4)
    );
\cnt_dllk_zqinit_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(0),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \p_0_in__3\(5)
    );
\cnt_dllk_zqinit_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(6),
      I1 => \cnt_dllk_zqinit_r[7]_i_4_n_0\,
      O => \p_0_in__3\(6)
    );
\cnt_dllk_zqinit_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      O => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(7),
      I1 => \cnt_dllk_zqinit_r[7]_i_4_n_0\,
      I2 => \cnt_dllk_zqinit_r_reg__0\(6),
      O => \p_0_in__3\(7)
    );
\cnt_dllk_zqinit_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \cnt_dllk_zqinit_r[7]_i_3_n_0\
    );
\cnt_dllk_zqinit_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(0),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \cnt_dllk_zqinit_r[7]_i_4_n_0\
    );
\cnt_dllk_zqinit_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(0),
      Q => \cnt_dllk_zqinit_r_reg__0\(0),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(1),
      Q => \cnt_dllk_zqinit_r_reg__0\(1),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(2),
      Q => \cnt_dllk_zqinit_r_reg__0\(2),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(3),
      Q => \cnt_dllk_zqinit_r_reg__0\(3),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(4),
      Q => \cnt_dllk_zqinit_r_reg__0\(4),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(5),
      Q => \cnt_dllk_zqinit_r_reg__0\(5),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(6),
      Q => \cnt_dllk_zqinit_r_reg__0\(6),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__3\(7),
      Q => \cnt_dllk_zqinit_r_reg__0\(7),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
cnt_init_af_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => cnt_init_mr_r1,
      I2 => \cnt_init_af_r_reg_n_0_[1]\,
      I3 => \cnt_init_af_r_reg_n_0_[0]\,
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => cnt_init_af_done_r_i_1_n_0
    );
cnt_init_af_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_init_af_done_r_i_1_n_0,
      Q => cnt_init_af_done_r,
      R => '0'
    );
\cnt_init_af_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \cnt_init_af_r_reg_n_0_[0]\,
      I1 => cnt_init_mr_r1,
      I2 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \cnt_init_af_r[0]_i_1_n_0\
    );
\cnt_init_af_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \cnt_init_af_r_reg_n_0_[1]\,
      I1 => cnt_init_mr_r1,
      I2 => \cnt_init_af_r_reg_n_0_[0]\,
      I3 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \cnt_init_af_r[1]_i_1_n_0\
    );
\cnt_init_af_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_init_af_r[0]_i_1_n_0\,
      Q => \cnt_init_af_r_reg_n_0_[0]\,
      R => '0'
    );
\cnt_init_af_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_init_af_r[1]_i_1_n_0\,
      Q => \cnt_init_af_r_reg_n_0_[1]\,
      R => '0'
    );
cnt_init_mr_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000100010"
    )
        port map (
      I0 => cnt_init_mr_r1,
      I1 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I2 => cnt_init_mr_done_r,
      I3 => cnt_init_mr_done_r_i_2_n_0,
      I4 => cnt_init_mr_r(1),
      I5 => cnt_init_mr_r(0),
      O => cnt_init_mr_done_r_i_1_n_0
    );
cnt_init_mr_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \cnt_init_mr_r[1]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => cnt_init_mr_done_r_i_2_n_0
    );
cnt_init_mr_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_init_mr_done_r_i_1_n_0,
      Q => cnt_init_mr_done_r,
      R => '0'
    );
\cnt_init_mr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA6AAA2"
    )
        port map (
      I0 => cnt_init_mr_r(0),
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => cnt_init_mr_r1,
      O => \cnt_init_mr_r[0]_i_1_n_0\
    );
\cnt_init_mr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6AAA0A"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => cnt_init_mr_r(0),
      I2 => \cnt_init_mr_r[1]_i_2_n_0\,
      I3 => \cnt_init_mr_r[1]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => cnt_init_mr_r1,
      O => \cnt_init_mr_r[1]_i_1_n_0\
    );
\cnt_init_mr_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      O => \cnt_init_mr_r[1]_i_2_n_0\
    );
\cnt_init_mr_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \cnt_init_mr_r[1]_i_3_n_0\
    );
\cnt_init_mr_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r[6]_i_10_n_0\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      I4 => \init_state_r[6]_i_9_n_0\,
      I5 => mem_init_done_r,
      O => cnt_init_mr_r1
    );
\cnt_init_mr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_init_mr_r[0]_i_1_n_0\,
      Q => cnt_init_mr_r(0),
      R => '0'
    );
\cnt_init_mr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cnt_init_mr_r[1]_i_1_n_0\,
      Q => cnt_init_mr_r(1),
      R => '0'
    );
cnt_init_pre_wait_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_init_pre_wait_done_r,
      I1 => \cnt_init_pre_wait_r_reg__0\(6),
      I2 => \cnt_init_pre_wait_r_reg__0\(7),
      I3 => cnt_init_pre_wait_done_r_i_2_n_0,
      O => cnt_init_pre_wait_done_r_i_1_n_0
    );
cnt_init_pre_wait_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8888888"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(5),
      I1 => \cnt_init_pre_wait_r_reg__0\(3),
      I2 => \cnt_init_pre_wait_r_reg__0\(1),
      I3 => \cnt_init_pre_wait_r_reg__0\(0),
      I4 => \cnt_init_pre_wait_r_reg__0\(2),
      I5 => \cnt_init_pre_wait_r_reg__0\(4),
      O => cnt_init_pre_wait_done_r_i_2_n_0
    );
cnt_init_pre_wait_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_init_pre_wait_done_r_i_1_n_0,
      Q => cnt_init_pre_wait_done_r,
      R => clear
    );
\cnt_init_pre_wait_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\cnt_init_pre_wait_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(1),
      I1 => \cnt_init_pre_wait_r_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\cnt_init_pre_wait_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(2),
      I1 => \cnt_init_pre_wait_r_reg__0\(0),
      I2 => \cnt_init_pre_wait_r_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\cnt_init_pre_wait_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(3),
      I1 => \cnt_init_pre_wait_r_reg__0\(1),
      I2 => \cnt_init_pre_wait_r_reg__0\(0),
      I3 => \cnt_init_pre_wait_r_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\cnt_init_pre_wait_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(4),
      I1 => \cnt_init_pre_wait_r_reg__0\(2),
      I2 => \cnt_init_pre_wait_r_reg__0\(0),
      I3 => \cnt_init_pre_wait_r_reg__0\(1),
      I4 => \cnt_init_pre_wait_r_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\cnt_init_pre_wait_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(5),
      I1 => \cnt_init_pre_wait_r_reg__0\(4),
      I2 => \cnt_init_pre_wait_r_reg__0\(3),
      I3 => \cnt_init_pre_wait_r_reg__0\(1),
      I4 => \cnt_init_pre_wait_r_reg__0\(0),
      I5 => \cnt_init_pre_wait_r_reg__0\(2),
      O => \p_0_in__1\(5)
    );
\cnt_init_pre_wait_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(6),
      I1 => \cnt_init_pre_wait_r[7]_i_3_n_0\,
      I2 => \cnt_init_pre_wait_r_reg__0\(3),
      I3 => \cnt_init_pre_wait_r_reg__0\(4),
      I4 => \cnt_init_pre_wait_r_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\cnt_init_pre_wait_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_pwron_cke_done_r,
      O => clear
    );
\cnt_init_pre_wait_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(7),
      I1 => \cnt_init_pre_wait_r_reg__0\(5),
      I2 => \cnt_init_pre_wait_r_reg__0\(4),
      I3 => \cnt_init_pre_wait_r_reg__0\(3),
      I4 => \cnt_init_pre_wait_r[7]_i_3_n_0\,
      I5 => \cnt_init_pre_wait_r_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\cnt_init_pre_wait_r[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(2),
      I1 => \cnt_init_pre_wait_r_reg__0\(0),
      I2 => \cnt_init_pre_wait_r_reg__0\(1),
      O => \cnt_init_pre_wait_r[7]_i_3_n_0\
    );
\cnt_init_pre_wait_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \cnt_init_pre_wait_r_reg__0\(0),
      R => clear
    );
\cnt_init_pre_wait_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => \cnt_init_pre_wait_r_reg__0\(1),
      R => clear
    );
\cnt_init_pre_wait_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => \cnt_init_pre_wait_r_reg__0\(2),
      R => clear
    );
\cnt_init_pre_wait_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \cnt_init_pre_wait_r_reg__0\(3),
      R => clear
    );
\cnt_init_pre_wait_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \cnt_init_pre_wait_r_reg__0\(4),
      R => clear
    );
\cnt_init_pre_wait_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => \cnt_init_pre_wait_r_reg__0\(5),
      R => clear
    );
\cnt_init_pre_wait_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => \cnt_init_pre_wait_r_reg__0\(6),
      R => clear
    );
\cnt_init_pre_wait_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => \cnt_init_pre_wait_r_reg__0\(7),
      R => clear
    );
\cnt_pwron_ce_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cnt_pwron_ce_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(1),
      I1 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\cnt_pwron_ce_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(2),
      I1 => \cnt_pwron_ce_r_reg__0\(0),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\cnt_pwron_ce_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(3),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\cnt_pwron_ce_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(4),
      I1 => \cnt_pwron_ce_r_reg__0\(2),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\cnt_pwron_ce_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(0),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\cnt_pwron_ce_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(6),
      I1 => pwron_ce_r_i_2_n_0,
      O => \p_0_in__0\(6)
    );
\cnt_pwron_ce_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(7),
      I1 => pwron_ce_r_i_2_n_0,
      I2 => \cnt_pwron_ce_r_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\cnt_pwron_ce_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(8),
      I1 => \cnt_pwron_ce_r_reg__0\(6),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => \cnt_pwron_ce_r_reg__0\(7),
      O => \p_0_in__0\(8)
    );
\cnt_pwron_ce_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => \p_0_in__0\(9)
    );
\cnt_pwron_ce_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \cnt_pwron_ce_r_reg__0\(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \cnt_pwron_ce_r_reg__0\(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \cnt_pwron_ce_r_reg__0\(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \cnt_pwron_ce_r_reg__0\(3),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \cnt_pwron_ce_r_reg__0\(4),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \cnt_pwron_ce_r_reg__0\(5),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \cnt_pwron_ce_r_reg__0\(6),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \cnt_pwron_ce_r_reg__0\(7),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \cnt_pwron_ce_r_reg__0\(8),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_ce_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \cnt_pwron_ce_r_reg__0\(9),
      R => rstdiv0_sync_r1_reg_rep
    );
cnt_pwron_cke_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => cnt_pwron_cke_done_r_i_2_n_0,
      I1 => cnt_pwron_cke_done_r_i_3_n_0,
      I2 => cnt_pwron_cke_done_r,
      I3 => phy_mc_go,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => cnt_pwron_cke_done_r_i_1_n_0
    );
cnt_pwron_cke_done_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(4),
      I2 => \cnt_pwron_r_reg__0\(3),
      O => cnt_pwron_cke_done_r_i_2_n_0
    );
cnt_pwron_cke_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(2),
      I3 => \cnt_pwron_r_reg__0\(6),
      I4 => \cnt_pwron_r_reg__0\(7),
      I5 => \cnt_pwron_r_reg__0\(8),
      O => cnt_pwron_cke_done_r_i_3_n_0
    );
cnt_pwron_cke_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cnt_pwron_cke_done_r_i_1_n_0,
      Q => cnt_pwron_cke_done_r,
      R => '0'
    );
\cnt_pwron_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__0__0\(0)
    );
\cnt_pwron_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(1),
      I1 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__0__0\(1)
    );
\cnt_pwron_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(2),
      I1 => \cnt_pwron_r_reg__0\(0),
      I2 => \cnt_pwron_r_reg__0\(1),
      O => \p_0_in__0__0\(2)
    );
\cnt_pwron_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(3),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(2),
      O => \p_0_in__0__0\(3)
    );
\cnt_pwron_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(4),
      I1 => \cnt_pwron_r_reg__0\(3),
      I2 => \cnt_pwron_r_reg__0\(2),
      I3 => \cnt_pwron_r_reg__0\(0),
      I4 => \cnt_pwron_r_reg__0\(1),
      O => \p_0_in__0__0\(4)
    );
\cnt_pwron_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(2),
      I4 => \cnt_pwron_r_reg__0\(3),
      I5 => \cnt_pwron_r_reg__0\(4),
      O => \p_0_in__0__0\(5)
    );
\cnt_pwron_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(6),
      I1 => \cnt_pwron_r[8]_i_2_n_0\,
      O => \p_0_in__0__0\(6)
    );
\cnt_pwron_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(7),
      I1 => \cnt_pwron_r[8]_i_2_n_0\,
      I2 => \cnt_pwron_r_reg__0\(6),
      O => \p_0_in__0__0\(7)
    );
\cnt_pwron_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(8),
      I1 => \cnt_pwron_r_reg__0\(6),
      I2 => \cnt_pwron_r[8]_i_2_n_0\,
      I3 => \cnt_pwron_r_reg__0\(7),
      O => \p_0_in__0__0\(8)
    );
\cnt_pwron_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(2),
      I4 => \cnt_pwron_r_reg__0\(3),
      I5 => \cnt_pwron_r_reg__0\(4),
      O => \cnt_pwron_r[8]_i_2_n_0\
    );
\cnt_pwron_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(0),
      Q => \cnt_pwron_r_reg__0\(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(1),
      Q => \cnt_pwron_r_reg__0\(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(2),
      Q => \cnt_pwron_r_reg__0\(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(3),
      Q => \cnt_pwron_r_reg__0\(3),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(4),
      Q => \cnt_pwron_r_reg__0\(4),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(5),
      Q => \cnt_pwron_r_reg__0\(5),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(6),
      Q => \cnt_pwron_r_reg__0\(6),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(7),
      Q => \cnt_pwron_r_reg__0\(7),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_pwron_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(8),
      Q => \cnt_pwron_r_reg__0\(8),
      R => rstdiv0_sync_r1_reg_rep
    );
\cnt_shift_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdlvl_stg1_start_r_reg\,
      I1 => rd_active_r,
      O => \cnt_shift_r_reg[3]\(0)
    );
\complex_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFEFFF0000"
    )
        port map (
      I0 => init_state_r1(6),
      I1 => init_state_r1(2),
      I2 => \complex_address[9]_i_2_n_0\,
      I3 => init_state_r1(0),
      I4 => \complex_address[9]_i_3_n_0\,
      I5 => \complex_address[9]_i_4_n_0\,
      O => complex_address0
    );
\complex_address[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => init_state_r1(5),
      I1 => init_state_r1(3),
      I2 => init_state_r1(4),
      I3 => init_state_r1(1),
      O => \complex_address[9]_i_2_n_0\
    );
\complex_address[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => init_state_r(6),
      I5 => \init_state_r[6]_i_9_n_0\,
      O => \complex_address[9]_i_3_n_0\
    );
\complex_address[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r[6]_i_10_n_0\,
      O => \complex_address[9]_i_4_n_0\
    );
\complex_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(13),
      Q => \complex_address_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(14),
      Q => \complex_address_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(15),
      Q => \complex_address_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(16),
      Q => \complex_address_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(17),
      Q => \complex_address_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(18),
      Q => \complex_address_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(19),
      Q => \complex_address_reg_n_0_[6]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(20),
      Q => \complex_address_reg_n_0_[7]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(21),
      Q => \complex_address_reg_n_0_[8]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\complex_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => complex_address0,
      D => phy_address(22),
      Q => \complex_address_reg_n_0_[9]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
complex_byte_rd_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => complex_byte_rd_done,
      I1 => complex_byte_rd_done_i_2_n_0,
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \^one_rank.stg1_wr_done_reg_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      O => complex_byte_rd_done_i_1_n_0
    );
complex_byte_rd_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => complex_row1_rd_cnt(0),
      I1 => complex_row1_rd_cnt(1),
      I2 => complex_row1_rd_cnt(2),
      I3 => complex_row1_rd_done,
      I4 => complex_row1_rd_done_r1,
      I5 => rdlvl_stg1_done_reg,
      O => complex_byte_rd_done_i_2_n_0
    );
complex_byte_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_byte_rd_done_i_1_n_0,
      Q => complex_byte_rd_done,
      R => '0'
    );
\complex_num_reads[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FFFFFF"
    )
        port map (
      I0 => \complex_num_reads[3]_i_9_n_0\,
      I1 => \complex_num_reads[2]_i_3_n_0\,
      I2 => \complex_num_reads_reg_n_0_[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I4 => \complex_num_writes[3]_i_3_n_0\,
      O => \complex_num_reads[0]_i_1_n_0\
    );
\complex_num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000028AAAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \complex_num_reads_reg_n_0_[0]\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads[3]_i_9_n_0\,
      I4 => \complex_num_reads[2]_i_3_n_0\,
      I5 => \complex_num_writes[3]_i_3_n_0\,
      O => \complex_num_reads[1]_i_1_n_0\
    );
\complex_num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000028"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \complex_num_reads_reg_n_0_[2]\,
      I2 => \complex_num_reads[3]_i_10_n_0\,
      I3 => \complex_num_reads[2]_i_2_n_0\,
      I4 => \complex_num_reads[2]_i_3_n_0\,
      I5 => \complex_num_writes[2]_i_3_n_0\,
      O => \complex_num_reads[2]_i_1_n_0\
    );
\complex_num_reads[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \complex_num_writes[3]_i_8_n_0\,
      I4 => \complex_num_writes[3]_i_7_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \complex_num_reads[2]_i_2_n_0\
    );
\complex_num_reads[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_reads_reg_n_0_[2]\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[3]\,
      O => \complex_num_reads[2]_i_3_n_0\
    );
\complex_num_reads[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
        port map (
      I0 => \^complex_num_reads_reg[0]_0\,
      I1 => \complex_num_reads[3]_i_4_n_0\,
      I2 => \complex_num_reads[3]_i_5_n_0\,
      I3 => \complex_num_reads[3]_i_6_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \complex_num_reads[3]_i_1_n_0\
    );
\complex_num_reads[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[1]\,
      I1 => \complex_num_reads_reg_n_0_[0]\,
      O => \complex_num_reads[3]_i_10_n_0\
    );
\complex_num_reads[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_reads[3]_i_11_n_0\
    );
\complex_num_reads[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888808080"
    )
        port map (
      I0 => \complex_num_reads[3]_i_7_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I2 => \complex_num_reads[3]_i_9_n_0\,
      I3 => \complex_num_reads[3]_i_10_n_0\,
      I4 => \complex_num_reads_reg_n_0_[2]\,
      I5 => \complex_num_reads_reg_n_0_[3]\,
      O => \complex_num_reads[3]_i_2_n_0\
    );
\complex_num_reads[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \complex_address[9]_i_3_n_0\,
      I1 => \complex_wait_cnt_reg__0\(3),
      I2 => \complex_wait_cnt_reg__0\(2),
      I3 => \complex_wait_cnt_reg__0\(1),
      I4 => \complex_wait_cnt_reg__0\(0),
      I5 => complex_row0_rd_done,
      O => \^complex_num_reads_reg[0]_0\
    );
\complex_num_reads[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAF"
    )
        port map (
      I0 => \complex_num_writes[4]_i_11_n_0\,
      I1 => \complex_num_writes[4]_i_12_n_0\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[2]\,
      I4 => \complex_num_writes[4]_i_13_n_0\,
      O => \complex_num_reads[3]_i_4_n_0\
    );
\complex_num_reads[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBFBFFF"
    )
        port map (
      I0 => \complex_num_writes[4]_i_7_n_0\,
      I1 => \complex_num_writes[4]_i_13_n_0\,
      I2 => \complex_num_reads_reg_n_0_[2]\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      I4 => \complex_num_reads_reg_n_0_[0]\,
      I5 => \complex_num_reads_reg_n_0_[3]\,
      O => \complex_num_reads[3]_i_5_n_0\
    );
\complex_num_reads[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => mem_init_done_r_i_2_n_0,
      I1 => \complex_num_writes[4]_i_14_n_0\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \^stg1_wr_done\,
      O => \complex_num_reads[3]_i_6_n_0\
    );
\complex_num_reads[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_reads[3]_i_7_n_0\
    );
\complex_num_reads[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\,
      I1 => \complex_num_reads[3]_i_11_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \complex_num_reads[3]_i_9_n_0\
    );
\complex_num_reads_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(0),
      I1 => \complex_num_reads_dec[3]_i_3_n_0\,
      I2 => \complex_num_reads_reg_n_0_[0]\,
      O => \p_0_in__6\(0)
    );
\complex_num_reads_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(1),
      I1 => \complex_num_reads_dec_reg__0\(0),
      I2 => \complex_num_reads_dec[3]_i_3_n_0\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      O => \p_0_in__6\(1)
    );
\complex_num_reads_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(2),
      I1 => \complex_num_reads_dec_reg__0\(0),
      I2 => \complex_num_reads_dec_reg__0\(1),
      I3 => \complex_num_reads_dec[3]_i_3_n_0\,
      I4 => \complex_num_reads_reg_n_0_[2]\,
      O => \p_0_in__6\(2)
    );
\complex_num_reads_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD5"
    )
        port map (
      I0 => \complex_num_reads_dec[3]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \complex_num_reads_dec_reg__0\(1),
      I4 => \complex_num_reads_dec_reg__0\(2),
      I5 => \complex_num_reads_dec_reg__0\(3),
      O => \complex_num_reads_dec[3]_i_1_n_0\
    );
\complex_num_reads_dec[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(3),
      I1 => \complex_num_reads_dec_reg__0\(2),
      I2 => \complex_num_reads_dec_reg__0\(1),
      I3 => \complex_num_reads_dec_reg__0\(0),
      I4 => \complex_num_reads_dec[3]_i_3_n_0\,
      I5 => \complex_num_reads_reg_n_0_[3]\,
      O => \p_0_in__6\(3)
    );
\complex_num_reads_dec[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555554555"
    )
        port map (
      I0 => \complex_num_reads[3]_i_6_n_0\,
      I1 => complex_row0_rd_done,
      I2 => \init_state_r[6]_i_28_n_0\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => complex_oclkdelay_calib_start_int_i_2_n_0,
      O => \complex_num_reads_dec[3]_i_3_n_0\
    );
\complex_num_reads_dec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(0),
      Q => \complex_num_reads_dec_reg__0\(0),
      S => rstdiv0_sync_r1_reg_rep
    );
\complex_num_reads_dec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(1),
      Q => \complex_num_reads_dec_reg__0\(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\complex_num_reads_dec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(2),
      Q => \complex_num_reads_dec_reg__0\(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\complex_num_reads_dec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(3),
      Q => \complex_num_reads_dec_reg__0\(3),
      R => rstdiv0_sync_r1_reg_rep
    );
\complex_num_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads[3]_i_1_n_0\,
      D => \complex_num_reads[0]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[0]\,
      R => '0'
    );
\complex_num_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads[3]_i_1_n_0\,
      D => \complex_num_reads[1]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[1]\,
      R => '0'
    );
\complex_num_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads[3]_i_1_n_0\,
      D => \complex_num_reads[2]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[2]\,
      R => '0'
    );
\complex_num_reads_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_reads[3]_i_1_n_0\,
      D => \complex_num_reads[3]_i_2_n_0\,
      Q => \complex_num_reads_reg_n_0_[3]\,
      R => '0'
    );
\complex_num_writes[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FCFCF4FFFFFFF"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_writes[4]_i_8_n_0\,
      I2 => \complex_num_writes[2]_i_2_n_0\,
      I3 => \complex_num_writes[0]_i_2_n_0\,
      I4 => \complex_num_writes_reg_n_0_[0]\,
      I5 => \complex_num_writes[0]_i_3_n_0\,
      O => \complex_num_writes[0]_i_1_n_0\
    );
\complex_num_writes[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[3]\,
      I1 => \complex_num_writes_reg_n_0_[4]\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      I3 => \complex_num_writes_reg_n_0_[2]\,
      O => \complex_num_writes[0]_i_2_n_0\
    );
\complex_num_writes[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \complex_num_writes[4]_i_4_n_0\,
      I1 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[0]_i_3_n_0\
    );
\complex_num_writes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030103010301"
    )
        port map (
      I0 => \complex_num_writes[4]_i_4_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \^one_rank.stg1_wr_done_reg_0\,
      I3 => \complex_num_writes[4]_i_10_n_0\,
      I4 => \complex_num_writes[3]_i_3_n_0\,
      I5 => \complex_num_writes[1]_i_2_n_0\,
      O => \complex_num_writes[1]_i_1_n_0\
    );
\complex_num_writes[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7C4F7C4FFFF"
    )
        port map (
      I0 => \complex_num_writes[0]_i_2_n_0\,
      I1 => \complex_num_writes[3]_i_2_n_0\,
      I2 => \complex_num_writes[4]_i_4_n_0\,
      I3 => \complex_num_reads[3]_i_9_n_0\,
      I4 => \complex_num_writes_reg_n_0_[1]\,
      I5 => \complex_num_writes_reg_n_0_[0]\,
      O => \complex_num_writes[1]_i_2_n_0\
    );
\complex_num_writes[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8AAA8AAAA"
    )
        port map (
      I0 => \complex_num_writes[2]_i_2_n_0\,
      I1 => \complex_num_writes[4]_i_10_n_0\,
      I2 => \complex_num_writes[2]_i_3_n_0\,
      I3 => \complex_num_writes[2]_i_4_n_0\,
      I4 => \complex_num_writes[4]_i_7_n_0\,
      I5 => \complex_num_writes[2]_i_5_n_0\,
      O => \complex_num_writes[2]_i_1_n_0\
    );
\complex_num_writes[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \complex_num_writes[4]_i_10_n_0\,
      I3 => \complex_num_writes[4]_i_4_n_0\,
      O => \complex_num_writes[2]_i_2_n_0\
    );
\complex_num_writes[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \complex_num_writes[4]_i_11_n_0\,
      I1 => \complex_num_writes[4]_i_12_n_0\,
      O => \complex_num_writes[2]_i_3_n_0\
    );
\complex_num_writes[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000070000"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[2]\,
      I1 => \complex_num_writes_reg_n_0_[1]\,
      I2 => \complex_num_writes_reg_n_0_[4]\,
      I3 => \complex_num_writes_reg_n_0_[3]\,
      I4 => \complex_num_writes[3]_i_2_n_0\,
      I5 => \complex_num_writes[4]_i_4_n_0\,
      O => \complex_num_writes[2]_i_4_n_0\
    );
\complex_num_writes[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[2]\,
      I1 => \complex_num_writes_reg_n_0_[0]\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      O => \complex_num_writes[2]_i_5_n_0\
    );
\complex_num_writes[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000100"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \complex_num_writes[3]_i_2_n_0\,
      I3 => \complex_num_writes[3]_i_3_n_0\,
      I4 => \complex_num_writes[3]_i_4_n_0\,
      I5 => \complex_num_writes[4]_i_10_n_0\,
      O => \complex_num_writes[3]_i_1_n_0\
    );
\complex_num_writes[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEAEEEAEEAA"
    )
        port map (
      I0 => \complex_num_writes[3]_i_5_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \complex_num_writes[3]_i_6_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \complex_num_writes[3]_i_2_n_0\
    );
\complex_num_writes[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFDF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \complex_num_writes[3]_i_7_n_0\,
      I2 => \complex_num_writes[3]_i_8_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[3]_i_3_n_0\
    );
\complex_num_writes[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBBBBBBB"
    )
        port map (
      I0 => \complex_num_writes[4]_i_4_n_0\,
      I1 => \complex_num_writes_reg_n_0_[3]\,
      I2 => \complex_num_writes_reg_n_0_[2]\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      I4 => \complex_num_writes_reg_n_0_[0]\,
      I5 => \complex_num_reads[3]_i_9_n_0\,
      O => \complex_num_writes[3]_i_4_n_0\
    );
\complex_num_writes[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      O => \complex_num_writes[3]_i_5_n_0\
    );
\complex_num_writes[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \complex_num_writes[3]_i_6_n_0\
    );
\complex_num_writes[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \complex_num_writes[3]_i_7_n_0\
    );
\complex_num_writes[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \complex_num_writes[3]_i_8_n_0\
    );
\complex_num_writes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDFDFDD"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_1\,
      I1 => \complex_num_writes[4]_i_3_n_0\,
      I2 => \complex_num_writes[4]_i_4_n_0\,
      I3 => \complex_num_writes[4]_i_5_n_0\,
      I4 => \complex_num_writes[4]_i_6_n_0\,
      I5 => \complex_num_writes[4]_i_7_n_0\,
      O => \complex_num_writes[4]_i_1_n_0\
    );
\complex_num_writes[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => mem_init_done_r_i_2_n_0,
      I2 => \complex_num_writes[4]_i_14_n_0\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \complex_num_writes[4]_i_10_n_0\
    );
\complex_num_writes[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0057"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\,
      I4 => \complex_num_writes[4]_i_15_n_0\,
      O => \complex_num_writes[4]_i_11_n_0\
    );
\complex_num_writes[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444455555555"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\,
      I1 => \complex_num_reads[3]_i_11_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \complex_num_writes[4]_i_12_n_0\
    );
\complex_num_writes[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEECECECECEC"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \complex_num_writes[3]_i_5_n_0\,
      I2 => \complex_num_writes[4]_i_16_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \complex_num_writes[4]_i_13_n_0\
    );
\complex_num_writes[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_14_n_0\
    );
\complex_num_writes[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \complex_num_writes[3]_i_8_n_0\,
      I1 => \complex_num_writes[3]_i_7_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_15_n_0\
    );
\complex_num_writes[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_16_n_0\
    );
\complex_num_writes[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \complex_num_writes[4]_i_8_n_0\,
      I3 => \complex_num_writes[4]_i_9_n_0\,
      I4 => \complex_num_writes[4]_i_10_n_0\,
      O => \complex_num_writes[4]_i_2_n_0\
    );
\complex_num_writes[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => mem_init_done_r_i_2_n_0,
      O => \complex_num_writes[4]_i_3_n_0\
    );
\complex_num_writes[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(0),
      I4 => complex_row0_wr_done,
      I5 => \complex_address[9]_i_4_n_0\,
      O => \complex_num_writes[4]_i_4_n_0\
    );
\complex_num_writes[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222AAF"
    )
        port map (
      I0 => \complex_num_writes[4]_i_11_n_0\,
      I1 => \complex_num_writes[4]_i_12_n_0\,
      I2 => \complex_num_writes_reg_n_0_[2]\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      I4 => \complex_num_writes_reg_n_0_[4]\,
      I5 => \complex_num_writes[4]_i_13_n_0\,
      O => \complex_num_writes[4]_i_5_n_0\
    );
\complex_num_writes[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011111111111"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[3]\,
      I1 => \complex_num_writes_reg_n_0_[4]\,
      I2 => \complex_num_writes_reg_n_0_[2]\,
      I3 => \complex_num_writes_reg_n_0_[0]\,
      I4 => \complex_num_writes_reg_n_0_[1]\,
      I5 => \complex_num_writes[4]_i_13_n_0\,
      O => \complex_num_writes[4]_i_6_n_0\
    );
\complex_num_writes[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_reads[2]_i_2_n_0\,
      O => \complex_num_writes[4]_i_7_n_0\
    );
\complex_num_writes[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \complex_num_writes[4]_i_4_n_0\,
      I1 => \complex_num_reads[3]_i_9_n_0\,
      I2 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[4]_i_8_n_0\
    );
\complex_num_writes[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFFFFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[3]\,
      I1 => \complex_num_writes_reg_n_0_[2]\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      I3 => \complex_num_writes_reg_n_0_[0]\,
      I4 => \complex_num_writes_reg_n_0_[4]\,
      I5 => \complex_num_writes[3]_i_3_n_0\,
      O => \complex_num_writes[4]_i_9_n_0\
    );
\complex_num_writes_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \complex_num_writes_dec[4]_i_5_n_0\,
      I2 => \complex_num_writes_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\complex_num_writes_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(1),
      I1 => \complex_num_writes_dec_reg__0\(0),
      I2 => \complex_num_writes_dec[4]_i_5_n_0\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\complex_num_writes_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(2),
      I1 => \complex_num_writes_dec_reg__0\(0),
      I2 => \complex_num_writes_dec_reg__0\(1),
      I3 => \complex_num_writes_dec[4]_i_5_n_0\,
      I4 => \complex_num_writes_reg_n_0_[2]\,
      O => \p_0_in__5\(2)
    );
\complex_num_writes_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(3),
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(1),
      I3 => \complex_num_writes_dec_reg__0\(0),
      I4 => \complex_num_writes_dec[4]_i_5_n_0\,
      I5 => \complex_num_writes_reg_n_0_[3]\,
      O => \p_0_in__5\(3)
    );
\complex_num_writes_dec[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      O => complex_row0_rd_done1
    );
\complex_num_writes_dec[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(4),
      I1 => \complex_num_writes_dec_reg__0\(3),
      I2 => \complex_num_writes_dec_reg__0\(2),
      I3 => \complex_num_writes_dec[4]_i_4_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I5 => \complex_num_writes_dec[4]_i_5_n_0\,
      O => \complex_num_writes_dec[4]_i_2_n_0\
    );
\complex_num_writes_dec[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(4),
      I1 => \complex_num_writes_dec_reg__0\(3),
      I2 => \complex_num_writes_dec_reg__0\(2),
      I3 => \complex_num_writes_dec[4]_i_4_n_0\,
      I4 => \complex_num_writes_dec[4]_i_5_n_0\,
      I5 => \complex_num_writes_reg_n_0_[4]\,
      O => \p_0_in__5\(4)
    );
\complex_num_writes_dec[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(1),
      I1 => \complex_num_writes_dec_reg__0\(0),
      O => \complex_num_writes_dec[4]_i_4_n_0\
    );
\complex_num_writes_dec[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \complex_num_reads[3]_i_6_n_0\,
      I1 => complex_row0_rd_done,
      I2 => \init_state_r[6]_i_28_n_0\,
      I3 => \complex_address[9]_i_4_n_0\,
      O => \complex_num_writes_dec[4]_i_5_n_0\
    );
\complex_num_writes_dec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(0),
      Q => \complex_num_writes_dec_reg__0\(0),
      S => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(1),
      Q => \complex_num_writes_dec_reg__0\(1),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(2),
      Q => \complex_num_writes_dec_reg__0\(2),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(3),
      Q => \complex_num_writes_dec_reg__0\(3),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(4),
      Q => \complex_num_writes_dec_reg__0\(4),
      R => complex_row0_rd_done1
    );
\complex_num_writes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes[4]_i_1_n_0\,
      D => \complex_num_writes[0]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[0]\,
      R => '0'
    );
\complex_num_writes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes[4]_i_1_n_0\,
      D => \complex_num_writes[1]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[1]\,
      R => '0'
    );
\complex_num_writes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes[4]_i_1_n_0\,
      D => \complex_num_writes[2]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[2]\,
      R => '0'
    );
\complex_num_writes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes[4]_i_1_n_0\,
      D => \complex_num_writes[3]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[3]\,
      R => '0'
    );
\complex_num_writes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_num_writes[4]_i_1_n_0\,
      D => \complex_num_writes[4]_i_2_n_0\,
      Q => \complex_num_writes_reg_n_0_[4]\,
      R => '0'
    );
complex_ocal_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => complex_ocal_odt_ext,
      I1 => init_state_r(6),
      I2 => complex_ocal_odt_ext_i_2_n_0,
      I3 => complex_ocal_odt_ext_i_3_n_0,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => complex_ocal_odt_ext_i_4_n_0,
      O => complex_ocal_odt_ext_i_1_n_0
    );
complex_ocal_odt_ext_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      O => complex_ocal_odt_ext_i_2_n_0
    );
complex_ocal_odt_ext_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      O => complex_ocal_odt_ext_i_3_n_0
    );
complex_ocal_odt_ext_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAAAAAABAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => complex_ocal_odt_ext_i_5_n_0,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => cnt_cmd_done_m7_r,
      O => complex_ocal_odt_ext_i_4_n_0
    );
complex_ocal_odt_ext_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      O => complex_ocal_odt_ext_i_5_n_0
    );
complex_ocal_odt_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_ocal_odt_ext_i_1_n_0,
      Q => complex_ocal_odt_ext,
      R => '0'
    );
complex_ocal_reset_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(3),
      I4 => \complex_wait_cnt_reg__0\(2),
      I5 => complex_ocal_reset_rd_addr_i_2_n_0,
      O => complex_ocal_reset_rd_addr0
    );
complex_ocal_reset_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      O => complex_ocal_reset_rd_addr_i_2_n_0
    );
complex_ocal_reset_rd_addr_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_ocal_reset_rd_addr0,
      Q => complex_ocal_reset_rd_addr_reg_n_0,
      R => '0'
    );
complex_oclkdelay_calib_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_stg1_done_reg,
      Q => complex_oclkdelay_calib_done_r1,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
complex_oclkdelay_calib_start_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => complex_oclkdelay_calib_start_int_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I4 => complex_oclkdelay_calib_start_int,
      O => complex_oclkdelay_calib_start_int_i_1_n_0
    );
complex_oclkdelay_calib_start_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => complex_oclkdelay_calib_start_int_i_2_n_0
    );
complex_oclkdelay_calib_start_int_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_oclkdelay_calib_start_int_i_1_n_0,
      Q => complex_oclkdelay_calib_start_int,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
complex_oclkdelay_calib_start_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_oclkdelay_calib_start_int,
      Q => complex_oclkdelay_calib_start_r1,
      R => '0'
    );
complex_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => complex_odt_ext,
      I1 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I2 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I3 => complex_sample_cnt_inc_i_2_n_0,
      I4 => complex_row1_rd_done_i_3_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => complex_odt_ext_i_1_n_0
    );
complex_odt_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_odt_ext_i_1_n_0,
      Q => complex_odt_ext,
      R => '0'
    );
complex_row0_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => complex_row1_wr_done0,
      I2 => complex_oclkdelay_calib_start_int,
      I3 => complex_row1_wr_done,
      I4 => \rstdiv0_sync_r1_reg_rep__11_1\,
      I5 => complex_sample_cnt_inc_reg_n_0,
      O => complex_row0_rd_done_i_1_n_0
    );
complex_row0_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_row0_rd_done_i_1_n_0,
      Q => complex_row0_rd_done,
      R => '0'
    );
\complex_row1_rd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => complex_row1_rd_cnt(0),
      I1 => complex_row1_rd_done,
      I2 => complex_row1_rd_done_r1,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      O => \complex_row1_rd_cnt[0]_i_1_n_0\
    );
\complex_row1_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009AAA"
    )
        port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(0),
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      I5 => \^one_rank.stg1_wr_done_reg_0\,
      O => \complex_row1_rd_cnt[1]_i_1_n_0\
    );
\complex_row1_rd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA00000000"
    )
        port map (
      I0 => complex_row1_rd_cnt(2),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(0),
      I4 => complex_row1_rd_cnt(1),
      I5 => \rstdiv0_sync_r1_reg_rep__11_1\,
      O => \complex_row1_rd_cnt[2]_i_1_n_0\
    );
\complex_row1_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \complex_row1_rd_cnt[0]_i_1_n_0\,
      Q => complex_row1_rd_cnt(0),
      R => '0'
    );
\complex_row1_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \complex_row1_rd_cnt[1]_i_1_n_0\,
      Q => complex_row1_rd_cnt(1),
      R => '0'
    );
\complex_row1_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \complex_row1_rd_cnt[2]_i_1_n_0\,
      Q => complex_row1_rd_cnt(2),
      R => '0'
    );
complex_row1_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
        port map (
      I0 => complex_row1_rd_done,
      I1 => complex_row0_rd_done,
      I2 => complex_row1_rd_done_i_2_n_0,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => complex_row1_rd_done_i_3_n_0,
      O => complex_row1_rd_done_i_1_n_0
    );
complex_row1_rd_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => complex_row1_rd_done_i_2_n_0
    );
complex_row1_rd_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => complex_row1_rd_done_i_3_n_0
    );
complex_row1_rd_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_row1_rd_done,
      Q => complex_row1_rd_done_r1,
      R => '0'
    );
complex_row1_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_row1_rd_done_i_1_n_0,
      Q => complex_row1_rd_done,
      R => '0'
    );
\complex_row_cnt_ocal[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\complex_row_cnt_ocal[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(1),
      I1 => \complex_row_cnt_ocal_reg__0\(0),
      O => \p_0_in__2\(1)
    );
\complex_row_cnt_ocal[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(2),
      I1 => \complex_row_cnt_ocal_reg__0\(0),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      O => \p_0_in__2\(2)
    );
\complex_row_cnt_ocal[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(3),
      I1 => \complex_row_cnt_ocal_reg__0\(1),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      I3 => \complex_row_cnt_ocal_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\complex_row_cnt_ocal[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(4),
      I1 => \complex_row_cnt_ocal_reg__0\(2),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      I3 => \complex_row_cnt_ocal_reg__0\(1),
      I4 => \complex_row_cnt_ocal_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\complex_row_cnt_ocal[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(5),
      I1 => \complex_row_cnt_ocal_reg__0\(3),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(0),
      I4 => \complex_row_cnt_ocal_reg__0\(2),
      I5 => \complex_row_cnt_ocal_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\complex_row_cnt_ocal[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(6),
      I1 => \complex_row_cnt_ocal_reg__0\(4),
      I2 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I3 => \complex_row_cnt_ocal_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\complex_row_cnt_ocal[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FFFFFFFFFF"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_4_n_0\,
      I1 => wr_victim_inc,
      I2 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I3 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I4 => complex_byte_rd_done,
      I5 => \rstdiv0_sync_r1_reg_rep__11_1\,
      O => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2000"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_6_n_0\,
      I1 => \complex_row_cnt_ocal[7]_i_7_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_6_n_0\,
      I4 => complex_sample_cnt_inc_r2,
      I5 => wr_victim_inc,
      O => \complex_row_cnt_ocal[7]_i_2_n_0\
    );
\complex_row_cnt_ocal[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(7),
      I1 => \complex_row_cnt_ocal_reg__0\(5),
      I2 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      I4 => \complex_row_cnt_ocal_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\complex_row_cnt_ocal[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(6),
      I1 => \complex_row_cnt_ocal_reg__0\(5),
      I2 => \complex_row_cnt_ocal_reg__0\(7),
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      O => \complex_row_cnt_ocal[7]_i_4_n_0\
    );
\complex_row_cnt_ocal[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(3),
      I1 => \complex_row_cnt_ocal_reg__0\(1),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      I3 => \complex_row_cnt_ocal_reg__0\(2),
      O => \complex_row_cnt_ocal[7]_i_5_n_0\
    );
\complex_row_cnt_ocal[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \complex_row_cnt_ocal_reg__0\(6),
      I3 => \complex_row_cnt_ocal_reg__0\(5),
      I4 => \complex_row_cnt_ocal_reg__0\(7),
      I5 => \complex_row_cnt_ocal_reg__0\(4),
      O => \complex_row_cnt_ocal[7]_i_6_n_0\
    );
\complex_row_cnt_ocal[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => \complex_row_cnt_ocal[7]_i_7_n_0\
    );
\complex_row_cnt_ocal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => \complex_row_cnt_ocal_reg__0\(0),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => \complex_row_cnt_ocal_reg__0\(1),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => \complex_row_cnt_ocal_reg__0\(2),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => \complex_row_cnt_ocal_reg__0\(3),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => \complex_row_cnt_ocal_reg__0\(4),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(5),
      Q => \complex_row_cnt_ocal_reg__0\(5),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(6),
      Q => \complex_row_cnt_ocal_reg__0\(6),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \complex_row_cnt_ocal[7]_i_2_n_0\,
      D => \p_0_in__2\(7),
      Q => \complex_row_cnt_ocal_reg__0\(7),
      R => complex_row_cnt_ocal0
    );
complex_sample_cnt_inc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => complex_row1_rd_done,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      O => complex_sample_cnt_inc0
    );
complex_sample_cnt_inc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => complex_sample_cnt_inc_i_2_n_0
    );
complex_sample_cnt_inc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_sample_cnt_inc_reg_n_0,
      Q => complex_sample_cnt_inc_r1,
      R => '0'
    );
complex_sample_cnt_inc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_sample_cnt_inc_r1,
      Q => complex_sample_cnt_inc_r2,
      R => '0'
    );
complex_sample_cnt_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_sample_cnt_inc0,
      Q => complex_sample_cnt_inc_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\complex_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(1),
      I1 => \complex_wait_cnt_reg__0\(0),
      O => \p_0_in__4\(1)
    );
\complex_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(2),
      I1 => \complex_wait_cnt_reg__0\(1),
      I2 => \complex_wait_cnt_reg__0\(0),
      O => \p_0_in__4\(2)
    );
\complex_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5C005C4F"
    )
        port map (
      I0 => \complex_wait_cnt[3]_i_3_n_0\,
      I1 => complex_oclkdelay_calib_start_int_i_2_n_0,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \complex_wait_cnt[3]_i_4_n_0\,
      I5 => \complex_wait_cnt[3]_i_5_n_0\,
      O => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(2),
      O => \complex_wait_cnt[3]_i_2_n_0\
    );
\complex_wait_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => \complex_wait_cnt[3]_i_3_n_0\
    );
\complex_wait_cnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[3]\,
      O => \complex_wait_cnt[3]_i_4_n_0\
    );
\complex_wait_cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(3),
      I3 => \complex_wait_cnt_reg__0\(1),
      I4 => \complex_wait_cnt_reg__0\(0),
      O => \complex_wait_cnt[3]_i_5_n_0\
    );
\complex_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__4\(0),
      Q => \complex_wait_cnt_reg__0\(0),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__4\(1),
      Q => \complex_wait_cnt_reg__0\(1),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__4\(2),
      Q => \complex_wait_cnt_reg__0\(2),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \complex_wait_cnt[3]_i_2_n_0\,
      Q => \complex_wait_cnt_reg__0\(3),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
ddr2_pre_flag_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FEFF02000200"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \cnt_init_mr_r[1]_i_2_n_0\,
      I4 => ddr2_pre_flag_r_i_2_n_0,
      I5 => ddr2_pre_flag_r_reg_n_0,
      O => ddr2_pre_flag_r_i_1_n_0
    );
ddr2_pre_flag_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => ddr2_refresh_flag_r_reg_n_0,
      I2 => cnt_init_mr_done_r,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => mem_init_done_r_i_2_n_0,
      I5 => \cnt_init_mr_r[1]_i_2_n_0\,
      O => ddr2_pre_flag_r_i_2_n_0
    );
ddr2_pre_flag_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ddr2_pre_flag_r_i_1_n_0,
      Q => ddr2_pre_flag_r_reg_n_0,
      R => '0'
    );
ddr2_refresh_flag_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDDCCCC"
    )
        port map (
      I0 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I1 => cnt_init_mr_r1,
      I2 => mem_init_done_r0,
      I3 => cnt_cmd_done_r,
      I4 => ddr2_refresh_flag_r_reg_n_0,
      O => ddr2_refresh_flag_r_i_1_n_0
    );
ddr2_refresh_flag_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \cnt_init_mr_r[1]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => cnt_init_mr_done_r,
      I5 => ddr2_refresh_flag_r_reg_n_0,
      O => mem_init_done_r0
    );
ddr2_refresh_flag_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ddr2_refresh_flag_r_i_1_n_0,
      Q => ddr2_refresh_flag_r_reg_n_0,
      R => '0'
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_we_n(0),
      I3 => \rd_ptr_reg_rep[3]\(5),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_0\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_we_n(0),
      I3 => \rd_ptr_reg_rep[3]\(4),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_0\(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_cas_n(0),
      I3 => \rd_ptr_reg_rep[3]\(7),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_1\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_cas_n(0),
      I3 => \rd_ptr_reg_rep[3]\(6),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_1\(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_ras_n(0),
      I3 => \rd_ptr_reg_rep[3]\(9),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_2\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_ras_n(0),
      I3 => \rd_ptr_reg_rep[3]\(8),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_2\(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(3),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg_rep[3]\(17),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(7)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(3),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg_rep[3]\(16),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(6)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(1),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg_rep[3]\(15),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(5)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(1),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg_rep[3]\(14),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(4)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(2),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(2),
      I3 => \rd_ptr_reg_rep[3]\(13),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(3)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(2),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(2),
      I3 => \rd_ptr_reg_rep[3]\(12),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(2)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_bank(2),
      I3 => \rd_ptr_reg_rep[3]\(11),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_bank(2),
      I3 => \rd_ptr_reg_rep[3]\(10),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_3\(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(15),
      I1 => phy_address(20),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(21),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_4\(3)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(15),
      I1 => phy_address(20),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(20),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_4\(2)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(4),
      I1 => phy_address(20),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(19),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_4\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(4),
      I1 => phy_address(20),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(18),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_4\(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(16),
      I1 => phy_address(21),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(25),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_5\(3)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(16),
      I1 => phy_address(21),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(24),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_5\(2)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg_rep[3]\(3),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]\(3)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(5),
      I1 => phy_address(21),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(23),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_5\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(5),
      I1 => phy_address(21),
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg_rep[3]\(22),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]_5\(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(1),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg_rep[3]\(29),
      I4 => \my_empty_reg[1]_0\,
      O => D9(3)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(1),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg_rep[3]\(28),
      I4 => \my_empty_reg[1]_0\,
      O => D9(2)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg_rep[3]\(27),
      I4 => \my_empty_reg[1]_0\,
      O => D9(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg_rep[3]\(26),
      I4 => \my_empty_reg[1]_0\,
      O => D9(0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg_rep[3]\(2),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]\(2)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg_rep[3]\(1),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]\(1)
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg_rep[3]\(0),
      I4 => \my_empty_reg[1]_0\,
      O => \rd_ptr_timing_reg[0]\(0)
    );
detect_pi_found_dqs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => prech_req_r_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => prech_req_r_i_3_n_0,
      I3 => cnt_cmd_done_r_i_2_n_0,
      I4 => \cnt_cmd_r_reg_n_0_[5]\,
      I5 => \cnt_cmd_r_reg_n_0_[6]\,
      O => detect_pi_found_dqs0
    );
detect_pi_found_dqs_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => detect_pi_found_dqs0,
      Q => \^detect_pi_found_dqs\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\en_cnt_div2.enable_wrlvl_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F0F0F0E"
    )
        port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(3),
      I4 => enable_wrlvl_cnt(4),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => \en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0\,
      I2 => enable_wrlvl_cnt(0),
      I3 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(1),
      I4 => enable_wrlvl_cnt(2),
      O => \en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA9A9A9A8"
    )
        port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(3),
      I4 => enable_wrlvl_cnt(4),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000064"
    )
        port map (
      I0 => \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\,
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(4),
      I3 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(0),
      O => \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(3),
      I4 => enable_wrlvl_cnt(4),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \cnt_init_mr_r[1]_i_2_n_0\,
      I4 => \en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0\,
      I5 => wrlvl_odt,
      O => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\,
      Q => enable_wrlvl_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\,
      Q => enable_wrlvl_cnt(1),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\,
      Q => enable_wrlvl_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\,
      Q => enable_wrlvl_cnt(3),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\,
      Q => enable_wrlvl_cnt(4),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\en_cnt_div2.wrlvl_odt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => enable_wrlvl_cnt(4),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(0),
      I3 => enable_wrlvl_cnt(1),
      I4 => enable_wrlvl_cnt(2),
      I5 => wrlvl_odt,
      O => \en_cnt_div2.wrlvl_odt_i_1_n_0\
    );
\en_cnt_div2.wrlvl_odt_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \en_cnt_div2.wrlvl_odt_i_1_n_0\,
      Q => wrlvl_odt,
      R => rstdiv0_sync_r1
    );
\even_cwl.phy_cas_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \calib_cmd[1]_i_1_n_0\,
      I1 => phy_wrdata_en_r10,
      I2 => \even_cwl.phy_ras_n[0]_i_2_n_0\,
      O => \even_cwl.phy_cas_n[0]_i_1_n_0\
    );
\even_cwl.phy_cas_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \even_cwl.phy_cas_n[0]_i_1_n_0\,
      Q => phy_cas_n(0),
      R => '0'
    );
\even_cwl.phy_ras_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111111"
    )
        port map (
      I0 => \even_cwl.phy_ras_n[0]_i_2_n_0\,
      I1 => \even_cwl.phy_ras_n[0]_i_3_n_0\,
      I2 => \even_cwl.phy_ras_n[0]_i_4_n_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \even_cwl.phy_ras_n[0]_i_5_n_0\,
      O => \even_cwl.phy_ras_n[0]_i_1_n_0\
    );
\even_cwl.phy_ras_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFFFFFBAFF"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_3_n_0,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => \init_state_r[6]_i_8_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \even_cwl.phy_ras_n[0]_i_6_n_0\,
      O => \even_cwl.phy_ras_n[0]_i_2_n_0\
    );
\even_cwl.phy_ras_n[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000900000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \even_cwl.phy_ras_n[0]_i_3_n_0\
    );
\even_cwl.phy_ras_n[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      O => \even_cwl.phy_ras_n[0]_i_4_n_0\
    );
\even_cwl.phy_ras_n[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00ACF0AC0F"
    )
        port map (
      I0 => \complex_wait_cnt[3]_i_4_n_0\,
      I1 => \complex_wait_cnt[3]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \oclk_wr_cnt[3]_i_5_n_0\,
      O => \even_cwl.phy_ras_n[0]_i_5_n_0\
    );
\even_cwl.phy_ras_n[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \even_cwl.phy_ras_n[0]_i_6_n_0\
    );
\even_cwl.phy_ras_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \even_cwl.phy_ras_n[0]_i_1_n_0\,
      Q => phy_ras_n(0),
      R => '0'
    );
\even_cwl.phy_we_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => phy_wrdata_en_r10,
      I1 => \even_cwl.phy_we_n[0]_i_2_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      O => \even_cwl.phy_we_n[0]_i_1_n_0\
    );
\even_cwl.phy_we_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73737373F3737373"
    )
        port map (
      I0 => \even_cwl.phy_ras_n[0]_i_6_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \wrcal_reads[7]_i_4_n_0\,
      O => \even_cwl.phy_we_n[0]_i_2_n_0\
    );
\even_cwl.phy_we_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \even_cwl.phy_we_n[0]_i_1_n_0\,
      Q => phy_we_n(0),
      R => '0'
    );
first_rdlvl_pat_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_rdlvl_pat_r,
      I3 => rdlvl_stg1_rank_done,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => first_rdlvl_pat_r_i_1_n_0
    );
first_rdlvl_pat_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => first_rdlvl_pat_r_i_1_n_0,
      Q => first_rdlvl_pat_r,
      R => '0'
    );
first_wrcal_pat_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_4_n_0,
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_wrcal_pat_r,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      I4 => first_wrcal_pat_r_i_2_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => first_wrcal_pat_r_i_1_n_0
    );
first_wrcal_pat_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      O => first_wrcal_pat_r_i_2_n_0
    );
first_wrcal_pat_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => first_wrcal_pat_r_i_1_n_0,
      Q => first_wrcal_pat_r,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => phy_address(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I2 => \complex_address_reg_n_0_[0]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I1 => phy_address(13),
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \complex_address_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      I3 => rdlvl_stg1_done_reg,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I1 => \gen_rnk[0].mr2_r_reg[0]_0\(1),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => init_state_r(6),
      I4 => \init_state_r[6]_i_20_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEBFFFFFFFFFFEAF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001410"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6_n_0\,
      I1 => cnt_init_mr_r(1),
      I2 => ddr2_refresh_flag_r_reg_n_0,
      I3 => cnt_init_mr_r(0),
      I4 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000109100000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800040000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101011111110"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      I1 => init_state_r(6),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0\,
      I3 => ddr2_refresh_flag_r_reg_n_0,
      I4 => cnt_init_mr_r(1),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => phy_address(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I2 => \complex_address_reg_n_0_[1]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_6_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I1 => phy_address(14),
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \complex_address_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000010"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => rdlvl_stg1_done_reg,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEAAAE"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => ddr2_refresh_flag_r_reg_n_0,
      I2 => cnt_init_mr_r(0),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009008080"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I2 => \complex_address_reg_n_0_[2]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\,
      I4 => phy_address(15),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I1 => \complex_address_reg_n_0_[2]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I3 => phy_address(15),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \complex_row_cnt_ocal_reg__0\(2),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I2 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\,
      I1 => init_state_r(6),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => \complex_address[9]_i_2_n_0\,
      I1 => init_state_r1(2),
      I2 => init_state_r1(6),
      I3 => init_state_r1(0),
      I4 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I5 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000101000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080008AAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0080AA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => new_burst_r,
      I4 => phy_address(16),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \complex_row_cnt_ocal_reg__0\(3),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      I4 => burst_addr_r_reg_n_0,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2D5FFFF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => phy_address(16),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F44444444"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I4 => \complex_row_cnt_ocal_reg__0\(4),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F900000909FFFFF"
    )
        port map (
      I0 => \complex_address_reg_n_0_[4]\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I3 => phy_address(16),
      I4 => new_burst_r,
      I5 => phy_address(17),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F60FF00FF00"
    )
        port map (
      I0 => \complex_address_reg_n_0_[4]\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => phy_address(17),
      I4 => phy_address(16),
      I5 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500FFFF45004500"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I2 => \complex_row_cnt_ocal_reg__0\(5),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88800008BBBFFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I2 => phy_address(16),
      I3 => phy_address(17),
      I4 => new_burst_r,
      I5 => phy_address(18),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D0D000D"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47747474F0F0F0F0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I2 => phy_address(18),
      I3 => phy_address(16),
      I4 => phy_address(17),
      I5 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \complex_address_reg_n_0_[5]\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => \complex_address_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005500000300"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I1 => \init_state_r[6]_i_9_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000100"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => init_state_r1(4),
      I2 => init_state_r1(0),
      I3 => init_state_r1(3),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\,
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\,
      I1 => \complex_num_writes[3]_i_8_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => wr_victim_inc_i_2_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080008AAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I1 => phy_address(19),
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(6),
      I1 => rdlvl_stg1_done_reg,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A257F7FFFFFFFF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\,
      I4 => phy_address(19),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => phy_address(19),
      I1 => phy_address(17),
      I2 => phy_address(16),
      I3 => phy_address(18),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_address_reg_n_0_[6]\,
      I1 => \complex_address_reg_n_0_[4]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000001300000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAA20"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303FAAAA"
    )
        port map (
      I0 => phy_address(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0\,
      I4 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBBBBB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I4 => rdlvl_stg1_done_reg,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFBFFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3AA00FFFFAAAA"
    )
        port map (
      I0 => \ocal_act_wait_cnt[3]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \oclk_wr_cnt[3]_i_5_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \complex_address_reg_n_0_[7]\,
      I1 => \complex_address_reg_n_0_[5]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[4]\,
      I4 => \complex_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => phy_address(20),
      I1 => phy_address(18),
      I2 => phy_address(16),
      I3 => phy_address(17),
      I4 => phy_address(19),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\,
      I3 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500FFFF45004500"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I2 => \complex_row_cnt_ocal_reg__0\(7),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E0000CCCECCCE"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0088880AAA8888"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I1 => phy_address(20),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3FF9"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEBFFFFFFFFFEEBF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      I1 => rdlvl_stg1_done_reg,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1F1F100"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\,
      I3 => new_burst_r,
      I4 => phy_address(21),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\,
      I4 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6_n_0\,
      I1 => cnt_init_mr_r(1),
      I2 => cnt_init_mr_r(0),
      I3 => ddr2_refresh_flag_r_reg_n_0,
      I4 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => phy_address(21),
      I1 => phy_address(19),
      I2 => phy_address(17),
      I3 => phy_address(16),
      I4 => phy_address(18),
      I5 => phy_address(20),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \complex_address_reg_n_0_[8]\,
      I1 => \complex_address_reg_n_0_[6]\,
      I2 => \complex_address_reg_n_0_[4]\,
      I3 => \complex_address_reg_n_0_[3]\,
      I4 => \complex_address_reg_n_0_[5]\,
      I5 => \complex_address_reg_n_0_[7]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1F1F100"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I3 => new_burst_r,
      I4 => phy_address(22),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\,
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(2),
      I3 => \wrcal_wr_cnt_reg__0\(1),
      I4 => \wrcal_wr_cnt_reg__0\(3),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \complex_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I2 => \complex_address_reg_n_0_[8]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I1 => init_state_r1(0),
      I2 => init_state_r1(6),
      I3 => init_state_r1(2),
      I4 => \complex_address[9]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => phy_address(20),
      I1 => phy_address(18),
      I2 => phy_address(16),
      I3 => phy_address(17),
      I4 => phy_address(19),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => init_state_r1(3),
      I1 => init_state_r1(0),
      I2 => init_state_r1(4),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => init_state_r1(2),
      I1 => init_state_r1(6),
      I2 => init_state_r1(1),
      I3 => init_state_r1(5),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      I1 => \oclk_wr_cnt_reg__0\(2),
      I2 => \oclk_wr_cnt_reg__0\(3),
      I3 => \oclk_wr_cnt_reg__0\(1),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_9_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595000000FF0000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I2 => \complex_address_reg_n_0_[8]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010021200000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I5 => rdlvl_stg1_done_reg,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \complex_num_writes[3]_i_8_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \complex_num_writes[3]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCC88CC"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      I1 => init_state_r(6),
      I2 => cnt_init_mr_r(1),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_6_n_0\,
      I4 => ddr2_refresh_flag_r_reg_n_0,
      I5 => cnt_init_mr_r(0),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[7]\,
      I1 => \complex_address_reg_n_0_[5]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[4]\,
      I4 => \complex_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => phy_address(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\,
      I2 => phy_address(21),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400000004000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I3 => rdlvl_stg1_done_reg,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE00E0EEEE"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0\,
      Q => phy_address(13),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0\,
      Q => phy_address(23),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      Q => phy_address(25),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0\,
      Q => phy_address(14),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0\,
      Q => phy_address(15),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0\,
      Q => phy_address(16),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0\,
      Q => phy_address(17),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0\,
      Q => phy_address(18),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0\,
      Q => phy_address(19),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\,
      Q => phy_address(20),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0\,
      Q => phy_address(21),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0\,
      Q => phy_address(22),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\,
      O => bank_w(0)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F33FFFFFFFFFFBCB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => cnt_init_mr_r(0),
      I2 => ddr2_refresh_flag_r_reg_n_0,
      I3 => cnt_init_mr_r(1),
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\,
      O => bank_w(1)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFFFFFFFFF0FE"
    )
        port map (
      I0 => ddr2_refresh_flag_r_reg_n_0,
      I1 => cnt_init_mr_r(1),
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_w(0),
      Q => phy_bank(2),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_w(1),
      Q => phy_bank(3),
      R => '0'
    );
\gen_rnk[0].mr2_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => '1',
      Q => \gen_rnk[0].mr2_r_reg[0]_0\(1),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_complete_r2,
      Q => init_calib_complete_reg_0,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
init_complete_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_complete_r_reg_n_0,
      Q => init_complete_r1,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
init_complete_r1_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_complete_r_timing_reg_0,
      Q => init_complete_r1_timing,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_complete_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_complete_r1,
      Q => init_complete_r2,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_complete_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => prech_req_r_i_3_n_0,
      I4 => init_complete_r_reg_n_0,
      O => init_complete_r_i_1_n_0
    );
init_complete_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_complete_r_i_1_n_0,
      Q => init_complete_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_complete_r_timing_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => prech_req_r_i_3_n_0,
      I4 => init_complete_r_timing_orig,
      O => init_complete_r_timing_i_1_n_0
    );
init_complete_r_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_complete_r_timing_i_1_n_0,
      Q => init_complete_r_timing_orig,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \init_state_r_reg_n_0_[0]\,
      Q => init_state_r1(0),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \init_state_r_reg_n_0_[1]\,
      Q => init_state_r1(1),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \init_state_r_reg_n_0_[2]\,
      Q => init_state_r1(2),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \init_state_r_reg_n_0_[3]\,
      Q => init_state_r1(3),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \init_state_r_reg_n_0_[4]\,
      Q => init_state_r1(4),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \init_state_r_reg_n_0_[5]\,
      Q => init_state_r1(5),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_state_r(6),
      Q => init_state_r1(6),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\init_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A888A8A"
    )
        port map (
      I0 => \init_state_r[0]_i_2_n_0\,
      I1 => \init_state_r[0]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r[0]_i_4_n_0\,
      I4 => \init_state_r[6]_i_9_n_0\,
      I5 => \init_state_r[0]_i_5_n_0\,
      O => \init_state_r[0]_i_1_n_0\
    );
\init_state_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F373F373F373737"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \^pi_calib_done\,
      I4 => rdlvl_last_byte_done,
      I5 => rdlvl_stg1_done_reg_1,
      O => \init_state_r[0]_i_10_n_0\
    );
\init_state_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAFAABFAAAF"
    )
        port map (
      I0 => \init_state_r[0]_i_16_n_0\,
      I1 => rdlvl_stg1_done_reg_0,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r[0]_i_7_n_0\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[0]_i_11_n_0\
    );
\init_state_r[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(3),
      I1 => \reg_ctrl_cnt_r_reg__0\(2),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      I3 => \reg_ctrl_cnt_r_reg__0\(1),
      O => \init_state_r[0]_i_12_n_0\
    );
\init_state_r[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000FFFF"
    )
        port map (
      I0 => complex_row1_wr_done,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[0]_i_13_n_0\
    );
\init_state_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3400FFFFFFFFFFFF"
    )
        port map (
      I0 => \init_state_r[6]_i_29_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[0]_i_14_n_0\
    );
\init_state_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005700FF00FF00"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => rdlvl_stg1_done_reg_0,
      I2 => \init_state_r[4]_i_11_n_0\,
      I3 => \init_state_r[3]_i_7_n_0\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[0]_i_16_n_0\
    );
\init_state_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => init_state_r(6),
      I3 => \^prech_pending_r_reg_0\,
      O => \init_state_r[0]_i_2_n_0\
    );
\init_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r[0]_i_6_n_0\,
      I2 => \init_state_r[0]_i_7_n_0\,
      I3 => \cnt_init_mr_r[1]_i_3_n_0\,
      I4 => \init_state_r[0]_i_8_n_0\,
      I5 => \init_state_r[0]_i_9_n_0\,
      O => \init_state_r[0]_i_3_n_0\
    );
\init_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0E000"
    )
        port map (
      I0 => \init_state_r[6]_i_10_n_0\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r[3]_i_5_n_0\,
      I3 => \init_state_r[2]_i_11_n_0\,
      I4 => \init_state_r[0]_i_10_n_0\,
      I5 => \init_state_r[0]_i_11_n_0\,
      O => \init_state_r[0]_i_4_n_0\
    );
\init_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02FFA0FF02FFAA"
    )
        port map (
      I0 => \init_state_r[4]_i_6_n_0\,
      I1 => \init_state_r[0]_i_12_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => ddr2_pre_flag_r_reg_n_0,
      O => \init_state_r[0]_i_5_n_0\
    );
\init_state_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF0010FFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => cnt_cmd_done_r,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => complex_ocal_odt_ext_i_3_n_0,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[0]_i_6_n_0\
    );
\init_state_r[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[0]_i_7_n_0\
    );
\init_state_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I1 => \^prech_pending_r_reg_0\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[0]_i_13_n_0\,
      O => \init_state_r[0]_i_8_n_0\
    );
\init_state_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04450444"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r[1]_i_11_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[1]_i_10_n_0\,
      I5 => \init_state_r[0]_i_14_n_0\,
      O => \init_state_r[0]_i_9_n_0\
    );
\init_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABAAABAAAA"
    )
        port map (
      I0 => \init_state_r[1]_i_2_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r[1]_i_3_n_0\,
      I3 => \init_state_r[1]_i_4_n_0\,
      I4 => \init_state_r[1]_i_5_n_0\,
      I5 => \init_state_r[1]_i_6_n_0\,
      O => \init_state_r[1]_i_1_n_0\
    );
\init_state_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(1),
      I1 => \complex_num_reads_dec_reg__0\(0),
      I2 => complex_row0_rd_done,
      I3 => rdlvl_stg1_done_reg,
      I4 => \complex_num_reads_dec_reg__0\(3),
      I5 => \complex_num_reads_dec_reg__0\(2),
      O => \init_state_r[1]_i_10_n_0\
    );
\init_state_r[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^prech_pending_r_reg_0\,
      I1 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I2 => rdlvl_stg1_done_reg,
      O => \init_state_r[1]_i_11_n_0\
    );
\init_state_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF55FF000030"
    )
        port map (
      I0 => wrlvl_byte_redo_reg,
      I1 => wrcal_prech_req,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[1]_i_12_n_0\
    );
\init_state_r[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0F0F0"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => rdlvl_last_byte_done,
      I2 => \^pi_calib_done\,
      I3 => rdlvl_stg1_done_reg,
      I4 => dqs_found_done_r_reg,
      O => \init_state_r[1]_i_13_n_0\
    );
\init_state_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110445511100055"
    )
        port map (
      I0 => \init_state_r[0]_i_7_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => dqs_found_done_r_reg_0,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => rdlvl_stg1_done_reg_0,
      O => \init_state_r[1]_i_14_n_0\
    );
\init_state_r[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => ddr2_pre_flag_r_reg_n_0,
      O => \init_state_r[1]_i_15_n_0\
    );
\init_state_r[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => ddr2_refresh_flag_r_reg_n_0,
      O => \init_state_r[1]_i_16_n_0\
    );
\init_state_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^prech_pending_r_reg_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[1]_i_2_n_0\
    );
\init_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B0F0F0F0B0F00"
    )
        port map (
      I0 => \init_state_r[1]_i_7_n_0\,
      I1 => first_wrcal_pat_r_i_2_n_0,
      I2 => \init_state_r[1]_i_8_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r[1]_i_9_n_0\,
      O => \init_state_r[1]_i_3_n_0\
    );
\init_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0F1F1F2F2F1F1F"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \^one_rank.stg1_wr_done_reg_1\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[1]_i_4_n_0\
    );
\init_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFFFFAAAABABF"
    )
        port map (
      I0 => \init_state_r[6]_i_20_n_0\,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r[1]_i_10_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r[1]_i_11_n_0\,
      O => \init_state_r[1]_i_5_n_0\
    );
\init_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333F7733333377"
    )
        port map (
      I0 => \init_state_r[1]_i_12_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => mem_init_done_r_i_2_n_0,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => first_wrcal_pat_r_i_2_n_0,
      O => \init_state_r[1]_i_6_n_0\
    );
\init_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FEF000023E30000"
    )
        port map (
      I0 => \init_state_r[1]_i_13_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => reset_rd_addr_r1,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r[6]_i_37_n_0\,
      O => \init_state_r[1]_i_7_n_0\
    );
\init_state_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAE"
    )
        port map (
      I0 => \init_state_r[1]_i_14_n_0\,
      I1 => \init_state_r[1]_i_15_n_0\,
      I2 => \init_state_r[6]_i_9_n_0\,
      I3 => mem_init_done_r_i_2_n_0,
      I4 => \init_state_r[3]_i_17_n_0\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[1]_i_8_n_0\
    );
\init_state_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F08FC08FF08FF08F"
    )
        port map (
      I0 => mem_init_done_r,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => rdlvl_stg1_done_reg_0,
      I5 => \init_state_r[1]_i_16_n_0\,
      O => \init_state_r[1]_i_9_n_0\
    );
\init_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2A2A2AA"
    )
        port map (
      I0 => \init_state_r[2]_i_2_n_0\,
      I1 => \init_state_r[2]_i_3_n_0\,
      I2 => \init_state_r[2]_i_4_n_0\,
      I3 => \init_state_r[6]_i_9_n_0\,
      I4 => \init_state_r[2]_i_5_n_0\,
      I5 => init_state_r(6),
      O => \init_state_r[2]_i_1_n_0\
    );
\init_state_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888880888088"
    )
        port map (
      I0 => \^pi_calib_done\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => rdlvl_stg1_done_reg,
      I3 => dqs_found_done_r_reg,
      I4 => rdlvl_last_byte_done,
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => \init_state_r[2]_i_10_n_0\
    );
\init_state_r[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r[6]_i_37_n_0\,
      I3 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      O => \init_state_r[2]_i_11_n_0\
    );
\init_state_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F01F1F0F0F"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => rdlvl_stg1_done_reg_0,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => mem_init_done_r,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[2]_i_12_n_0\
    );
\init_state_r[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFFFFF"
    )
        port map (
      I0 => rdlvl_stg1_done_reg,
      I1 => dqs_found_done_r_reg,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[2]_i_13_n_0\
    );
\init_state_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFCFF"
    )
        port map (
      I0 => mem_init_done_r,
      I1 => \num_refresh_reg__0\(0),
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(3),
      I4 => \num_refresh_reg__0\(2),
      I5 => rdlvl_stg1_done_reg_0,
      O => \init_state_r[2]_i_14_n_0\
    );
\init_state_r[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F8F"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => cnt_cmd_done_r,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[2]_i_15_n_0\
    );
\init_state_r[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[2]_i_16_n_0\
    );
\init_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF1F1F1FFF1FFF"
    )
        port map (
      I0 => \init_state_r[2]_i_6_n_0\,
      I1 => \init_state_r[6]_i_9_n_0\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r[2]_i_7_n_0\,
      I4 => \init_state_r[2]_i_8_n_0\,
      I5 => \init_state_r[2]_i_9_n_0\,
      O => \init_state_r[2]_i_2_n_0\
    );
\init_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7FFFFFFF7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[2]_i_10_n_0\,
      I5 => \init_state_r[2]_i_11_n_0\,
      O => \init_state_r[2]_i_3_n_0\
    );
\init_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000C0055"
    )
        port map (
      I0 => \init_state_r[2]_i_12_n_0\,
      I1 => \init_state_r[2]_i_13_n_0\,
      I2 => \init_state_r[2]_i_7_n_0\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[2]_i_4_n_0\
    );
\init_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A54FA55FA54FA54F"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r[2]_i_14_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => mem_init_done_r,
      I5 => cnt_init_af_done_r,
      O => \init_state_r[2]_i_5_n_0\
    );
\init_state_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF70700F00FFFF"
    )
        port map (
      I0 => \init_state_r[6]_i_29_n_0\,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r[1]_i_11_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[2]_i_6_n_0\
    );
\init_state_r[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[2]_i_7_n_0\
    );
\init_state_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A030A000A030A03"
    )
        port map (
      I0 => \init_state_r[2]_i_15_n_0\,
      I1 => \init_state_r[2]_i_16_n_0\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => wrlvl_byte_redo_reg,
      O => \init_state_r[2]_i_8_n_0\
    );
\init_state_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \init_state_r[0]_i_7_n_0\,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r[1]_i_11_n_0\,
      O => \init_state_r[2]_i_9_n_0\
    );
\init_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444544"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r[3]_i_2_n_0\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r[3]_i_3_n_0\,
      I4 => \init_state_r[3]_i_4_n_0\,
      I5 => \init_state_r[3]_i_5_n_0\,
      O => \init_state_r[3]_i_1_n_0\
    );
\init_state_r[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[3]_i_10_n_0\
    );
\init_state_r[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ddr2_refresh_flag_r_reg_n_0,
      I1 => cnt_init_mr_done_r,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[3]_i_11_n_0\
    );
\init_state_r[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I1 => reset_rd_addr_r1,
      O => \init_state_r[3]_i_12_n_0\
    );
\init_state_r[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444040FFFFFFFF"
    )
        port map (
      I0 => \cnt_cmd_r[0]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \^prech_pending_r_reg_0\,
      I4 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[3]_i_14_n_0\
    );
\init_state_r[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFBAFFFFFFBA"
    )
        port map (
      I0 => \^prech_pending_r_reg_0\,
      I1 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[3]_i_15_n_0\
    );
\init_state_r[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[3]_i_16_n_0\
    );
\init_state_r[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => mem_init_done_r,
      I3 => cnt_init_af_done_r,
      O => \init_state_r[3]_i_17_n_0\
    );
\init_state_r[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFF0A0C"
    )
        port map (
      I0 => \init_state_r[0]_i_12_n_0\,
      I1 => ddr2_pre_flag_r_reg_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[3]_i_18_n_0\
    );
\init_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44040000"
    )
        port map (
      I0 => \init_state_r[3]_i_6_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r[3]_i_7_n_0\,
      I3 => \init_state_r[6]_i_8_n_0\,
      I4 => \init_state_r[3]_i_8_n_0\,
      I5 => \init_state_r[3]_i_9_n_0\,
      O => \init_state_r[3]_i_2_n_0\
    );
\init_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888088808880AAAA"
    )
        port map (
      I0 => \init_state_r[3]_i_7_n_0\,
      I1 => \init_state_r[3]_i_10_n_0\,
      I2 => mem_init_done_r,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[3]_i_11_n_0\,
      I5 => rdlvl_stg1_done_reg_0,
      O => \init_state_r[3]_i_3_n_0\
    );
\init_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3040F04030C0F0C0"
    )
        port map (
      I0 => \^pi_calib_done\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[3]_i_12_n_0\,
      I5 => \one_rank.stg1_wr_done_reg_2\,
      O => \init_state_r[3]_i_4_n_0\
    );
\init_state_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[3]_i_5_n_0\
    );
\init_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000440004000400"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => cnt_cmd_done_r,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[3]_i_6_n_0\
    );
\init_state_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[3]_i_7_n_0\
    );
\init_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAAFFFFAAAA"
    )
        port map (
      I0 => \init_state_r[3]_i_14_n_0\,
      I1 => \init_state_r[4]_i_10_n_0\,
      I2 => \init_state_r[6]_i_29_n_0\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r[3]_i_15_n_0\,
      O => \init_state_r[3]_i_8_n_0\
    );
\init_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515151515101"
    )
        port map (
      I0 => \init_state_r[3]_i_16_n_0\,
      I1 => \init_state_r[2]_i_13_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r[5]_i_10_n_0\,
      I4 => \init_state_r[3]_i_17_n_0\,
      I5 => \init_state_r[3]_i_18_n_0\,
      O => \init_state_r[3]_i_9_n_0\
    );
\init_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFF00F0"
    )
        port map (
      I0 => \init_state_r[6]_i_10_n_0\,
      I1 => \^prech_pending_r_reg_0\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r[4]_i_2_n_0\,
      I4 => \init_state_r[4]_i_3_n_0\,
      I5 => init_state_r(6),
      O => \init_state_r[4]_i_1_n_0\
    );
\init_state_r[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[4]_i_10_n_0\
    );
\init_state_r[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => ddr2_refresh_flag_r_reg_n_0,
      I2 => mem_init_done_r,
      O => \init_state_r[4]_i_11_n_0\
    );
\init_state_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0FFDCFF"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r[6]_i_8_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r[4]_i_4_n_0\,
      I5 => \init_state_r[4]_i_5_n_0\,
      O => \init_state_r[4]_i_2_n_0\
    );
\init_state_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDFF0F"
    )
        port map (
      I0 => \init_state_r[4]_i_6_n_0\,
      I1 => \init_state_r[4]_i_7_n_0\,
      I2 => \init_state_r[4]_i_8_n_0\,
      I3 => \init_state_r[4]_i_9_n_0\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[4]_i_3_n_0\
    );
\init_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC44C4"
    )
        port map (
      I0 => complex_sample_cnt_inc_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => rdlvl_stg1_done_reg,
      I3 => complex_oclkdelay_calib_done_r1,
      I4 => \^prech_pending_r_reg_0\,
      I5 => \init_state_r[4]_i_10_n_0\,
      O => \init_state_r[4]_i_4_n_0\
    );
\init_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAABFAAAAAAAAAA"
    )
        port map (
      I0 => \init_state_r[5]_i_7_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[3]_i_5_n_0\,
      O => \init_state_r[4]_i_5_n_0\
    );
\init_state_r[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFFFFF"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[2]_i_14_n_0\,
      O => \init_state_r[4]_i_6_n_0\
    );
\init_state_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFCFFF0FFFAF"
    )
        port map (
      I0 => ddr2_pre_flag_r_reg_n_0,
      I1 => \init_state_r[0]_i_12_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[4]_i_7_n_0\
    );
\init_state_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033355FFFFFFFFFF"
    )
        port map (
      I0 => \init_state_r[2]_i_10_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[4]_i_8_n_0\
    );
\init_state_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DF00"
    )
        port map (
      I0 => \init_state_r[4]_i_11_n_0\,
      I1 => rdlvl_stg1_done_reg_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[4]_i_9_n_0\
    );
\init_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454455554544"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r[5]_i_2_n_0\,
      I2 => \init_state_r[6]_i_9_n_0\,
      I3 => \init_state_r[6]_i_8_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r[5]_i_3_n_0\,
      O => \init_state_r[5]_i_1_n_0\
    );
\init_state_r[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[5]_i_10_n_0\
    );
\init_state_r[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFFFFFF"
    )
        port map (
      I0 => wrlvl_byte_redo,
      I1 => wrcal_done_reg,
      I2 => \^prech_pending_r_reg_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[5]_i_11_n_0\
    );
\init_state_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20A0200020"
    )
        port map (
      I0 => \init_state_r[5]_i_4_n_0\,
      I1 => \^pi_calib_done\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => reset_rd_addr_r1,
      I5 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      O => \init_state_r[5]_i_2_n_0\
    );
\init_state_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAFFFFFFFF"
    )
        port map (
      I0 => \init_state_r[5]_i_5_n_0\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r[5]_i_6_n_0\,
      I4 => \init_state_r[5]_i_7_n_0\,
      I5 => \init_state_r[5]_i_8_n_0\,
      O => \init_state_r[5]_i_3_n_0\
    );
\init_state_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[5]_i_4_n_0\
    );
\init_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E0E0E0E0E0E0E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r[5]_i_9_n_0\,
      I2 => \init_state_r[6]_i_9_n_0\,
      I3 => \init_state_r[5]_i_10_n_0\,
      I4 => \init_state_r[6]_i_29_n_0\,
      I5 => \init_state_r[6]_i_30_n_0\,
      O => \init_state_r[5]_i_5_n_0\
    );
\init_state_r[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[5]_i_6_n_0\
    );
\init_state_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A080AAAAAAAAA"
    )
        port map (
      I0 => \init_state_r[3]_i_7_n_0\,
      I1 => wrcal_prech_req,
      I2 => \cnt_init_mr_r[1]_i_3_n_0\,
      I3 => cnt_cmd_done_r,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r[5]_i_11_n_0\,
      O => \init_state_r[5]_i_7_n_0\
    );
\init_state_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD133FF33"
    )
        port map (
      I0 => \init_state_r[1]_i_11_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \^one_rank.stg1_wr_done_reg_1\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[0]_i_7_n_0\,
      O => \init_state_r[5]_i_8_n_0\
    );
\init_state_r[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2F2F2"
    )
        port map (
      I0 => rdlvl_stg1_done_reg,
      I1 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I2 => \^prech_pending_r_reg_0\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[5]_i_9_n_0\
    );
\init_state_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDF0FDFFFDFFFD"
    )
        port map (
      I0 => \init_state_r[6]_i_3_n_0\,
      I1 => \init_state_r[6]_i_4_n_0\,
      I2 => \init_state_r[6]_i_5_n_0\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r[6]_i_6_n_0\,
      I5 => \init_state_r[6]_i_7_n_0\,
      O => \init_state_r[6]_i_1_n_0\
    );
\init_state_r[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[6]_i_10_n_0\
    );
\init_state_r[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003030CCCC1000"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_11_n_0\
    );
\init_state_r[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF010F"
    )
        port map (
      I0 => wrlvl_byte_redo_reg,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_12_n_0\
    );
\init_state_r[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF10000F100F1"
    )
        port map (
      I0 => \init_state_r[6]_i_35_n_0\,
      I1 => rdlvl_stg1_rank_done,
      I2 => \init_state_r[6]_i_36_n_0\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_13_n_0\
    );
\init_state_r[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EF"
    )
        port map (
      I0 => \init_state_r[6]_i_30_n_0\,
      I1 => \init_state_r[6]_i_37_n_0\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r[6]_i_38_n_0\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_14_n_0\
    );
\init_state_r[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C0CB000"
    )
        port map (
      I0 => \init_state_r[6]_i_28_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_15_n_0\
    );
\init_state_r[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555504"
    )
        port map (
      I0 => \init_state_r[6]_i_9_n_0\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I3 => \^prech_pending_r_reg_0\,
      I4 => \init_state_r[1]_i_10_n_0\,
      I5 => \init_state_r[6]_i_30_n_0\,
      O => \init_state_r[6]_i_16_n_0\
    );
\init_state_r[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFEF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => cnt_cmd_done_r,
      I3 => wrcal_prech_req,
      I4 => \^prech_pending_r_reg_0\,
      I5 => wrcal_done_reg,
      O => \init_state_r[6]_i_17_n_0\
    );
\init_state_r[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFF3FF3AAFFFF"
    )
        port map (
      I0 => \init_state_r[6]_i_39_n_0\,
      I1 => cnt_cmd_done_r,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[6]_i_18_n_0\
    );
\init_state_r[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54550455"
    )
        port map (
      I0 => \cnt_cmd_r[0]_i_3_n_0\,
      I1 => init_next_state047_out,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r[6]_i_28_n_0\,
      I5 => \init_state_r[6]_i_40_n_0\,
      O => \init_state_r[6]_i_19_n_0\
    );
\init_state_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000808FFFF0808"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r[6]_i_8_n_0\,
      I2 => \init_state_r[6]_i_9_n_0\,
      I3 => \init_state_r[6]_i_10_n_0\,
      I4 => init_state_r(6),
      I5 => \^prech_pending_r_reg_0\,
      O => \init_state_r[6]_i_2_n_0\
    );
\init_state_r[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_20_n_0\
    );
\init_state_r[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777F777F7F"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \^prech_pending_r_reg_0\,
      I3 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I4 => rdlvl_stg1_done_reg,
      I5 => \init_state_r[6]_i_28_n_0\,
      O => \init_state_r[6]_i_21_n_0\
    );
\init_state_r[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E400"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => cnt_cmd_done_r,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[6]_i_22_n_0\
    );
\init_state_r[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00FD"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r[6]_i_41_n_0\,
      I5 => \init_state_r[6]_i_42_n_0\,
      O => \init_state_r[6]_i_23_n_0\
    );
\init_state_r[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEFFFFFFFF"
    )
        port map (
      I0 => \init_state_r[6]_i_30_n_0\,
      I1 => \init_state_r[6]_i_28_n_0\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I4 => \^prech_pending_r_reg_0\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_24_n_0\
    );
\init_state_r[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF55E0"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => burst_addr_r_reg_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r[6]_i_43_n_0\,
      I5 => \init_state_r[6]_i_44_n_0\,
      O => \init_state_r[6]_i_25_n_0\
    );
\init_state_r[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F010101010101"
    )
        port map (
      I0 => \init_state_r[6]_i_45_n_0\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_26_n_0\
    );
\init_state_r[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \init_state_r[6]_i_46_n_0\,
      I1 => \oclk_wr_cnt_reg__0\(0),
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r[6]_i_47_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_27_n_0\
    );
\init_state_r[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      I1 => \complex_wait_cnt_reg__0\(1),
      I2 => \complex_wait_cnt_reg__0\(3),
      I3 => \complex_wait_cnt_reg__0\(2),
      O => \init_state_r[6]_i_28_n_0\
    );
\init_state_r[6]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^prech_pending_r_reg_0\,
      I1 => complex_oclkdelay_calib_done_r1,
      I2 => rdlvl_stg1_done_reg,
      O => \init_state_r[6]_i_29_n_0\
    );
\init_state_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => \init_state_r[6]_i_11_n_0\,
      I1 => \init_state_r[6]_i_12_n_0\,
      I2 => \init_state_r[6]_i_13_n_0\,
      I3 => \init_state_r[6]_i_14_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[6]_i_3_n_0\
    );
\init_state_r[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \init_state_r[6]_i_48_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \init_state_r[6]_i_30_n_0\
    );
\init_state_r[6]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_31_n_0\
    );
\init_state_r[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \wrcal_wr_cnt_reg__0\(2),
      I3 => \wrcal_wr_cnt_reg__0\(0),
      I4 => \wrcal_wr_cnt_reg__0\(1),
      I5 => \wrcal_wr_cnt_reg__0\(3),
      O => \init_state_r[6]_i_32_n_0\
    );
\init_state_r[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_33_n_0\
    );
\init_state_r[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I3 => \^prech_pending_r_reg_0\,
      O => \init_state_r[6]_i_35_n_0\
    );
\init_state_r[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => dqs_found_done_r_reg,
      I1 => pi_dqs_found_rank_done,
      I2 => \^prech_pending_r_reg_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => cnt_cmd_done_r,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_36_n_0\
    );
\init_state_r[6]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \init_state_r[6]_i_49_n_0\,
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(3),
      O => \init_state_r[6]_i_37_n_0\
    );
\init_state_r[6]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => phy_mc_go,
      I2 => cnt_pwron_cke_done_r,
      I3 => po_ck_addr_cmd_delay_done,
      I4 => pi_fine_dly_dec_done,
      O => \init_state_r[6]_i_38_n_0\
    );
\init_state_r[6]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF01FFF"
    )
        port map (
      I0 => \init_state_r[6]_i_28_n_0\,
      I1 => \init_state_r[1]_i_11_n_0\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => cnt_dllk_zqinit_done_r,
      O => \init_state_r[6]_i_39_n_0\
    );
\init_state_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8888888A888A"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r[6]_i_15_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r[6]_i_16_n_0\,
      I5 => \init_state_r[6]_i_17_n_0\,
      O => \init_state_r[6]_i_4_n_0\
    );
\init_state_r[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F4F4F4F"
    )
        port map (
      I0 => \ocal_act_wait_cnt[3]_i_3_n_0\,
      I1 => init_state_r(6),
      I2 => \complex_num_writes[4]_i_14_n_0\,
      I3 => rdlvl_stg1_done_reg,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[6]_i_40_n_0\
    );
\init_state_r[6]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => cnt_cmd_done_r,
      O => \init_state_r[6]_i_41_n_0\
    );
\init_state_r[6]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_42_n_0\
    );
\init_state_r[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \wrcal_reads[7]_i_5_n_0\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[0]\,
      I3 => \wrcal_reads_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[6]_i_43_n_0\
    );
\init_state_r[6]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[6]_i_44_n_0\
    );
\init_state_r[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00FF00FB"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => cnt_init_pre_wait_done_r,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      I3 => \init_state_r[6]_i_50_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => cnt_cmd_done_r,
      O => \init_state_r[6]_i_45_n_0\
    );
\init_state_r[6]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(2),
      I1 => \oclk_wr_cnt_reg__0\(3),
      I2 => \oclk_wr_cnt_reg__0\(1),
      O => \init_state_r[6]_i_46_n_0\
    );
\init_state_r[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6662"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => reset_rd_addr_r1,
      I3 => cnt_cmd_done_r,
      O => \init_state_r[6]_i_47_n_0\
    );
\init_state_r[6]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \init_state_r[6]_i_48_n_0\
    );
\init_state_r[6]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(4),
      I1 => \complex_num_writes_dec_reg__0\(0),
      I2 => rdlvl_stg1_done_reg,
      I3 => complex_row0_wr_done,
      I4 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I5 => \complex_num_writes_dec_reg__0\(1),
      O => \init_state_r[6]_i_49_n_0\
    );
\init_state_r[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD1D1D1DD"
    )
        port map (
      I0 => \init_state_r[6]_i_18_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r[6]_i_19_n_0\,
      I3 => \init_state_r[6]_i_20_n_0\,
      I4 => \init_state_r[6]_i_21_n_0\,
      I5 => \init_state_r[6]_i_22_n_0\,
      O => \init_state_r[6]_i_5_n_0\
    );
\init_state_r[6]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \^prech_pending_r_reg_0\,
      O => \init_state_r[6]_i_50_n_0\
    );
\init_state_r[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \init_state_r[6]_i_23_n_0\,
      I1 => \init_state_r[6]_i_24_n_0\,
      I2 => \init_state_r[6]_i_25_n_0\,
      I3 => \init_state_r[6]_i_26_n_0\,
      I4 => \init_state_r[6]_i_27_n_0\,
      O => \init_state_r[6]_i_6_n_0\
    );
\init_state_r[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF040000FFFFFFFF"
    )
        port map (
      I0 => \init_state_r[6]_i_28_n_0\,
      I1 => \init_state_r[6]_i_29_n_0\,
      I2 => \init_state_r[6]_i_30_n_0\,
      I3 => \init_state_r[6]_i_31_n_0\,
      I4 => \init_state_r[6]_i_32_n_0\,
      I5 => \init_state_r[6]_i_33_n_0\,
      O => \init_state_r[6]_i_7_n_0\
    );
\init_state_r[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_8_n_0\
    );
\init_state_r[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_9_n_0\
    );
\init_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[0]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[1]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[2]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[3]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[4]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[5]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\init_state_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \init_state_r[6]_i_1_n_0\,
      D => \init_state_r[6]_i_2_n_0\,
      Q => init_state_r(6),
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
mem_init_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => ddr2_refresh_flag_r_reg_n_0,
      I1 => cnt_init_mr_done_r,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => mem_init_done_r_i_2_n_0,
      I4 => \cnt_init_mr_r[1]_i_2_n_0\,
      I5 => mem_init_done_r,
      O => mem_init_done_r_i_1_n_0
    );
mem_init_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => mem_init_done_r_i_2_n_0
    );
mem_init_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mem_init_done_r_i_1_n_0,
      Q => mem_init_done_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(14),
      I2 => \init_calib_complete_reg_rep__2\,
      O => \my_empty_reg[6]\(0)
    );
\mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(15),
      I1 => phy_wrdata(15),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(1)
    );
\mem_reg_0_15_0_5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => calib_odt(0),
      O => d_in(0)
    );
mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(9),
      I1 => phy_address(14),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(1)
    );
\mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(7),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(0)
    );
mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(31),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(3)
    );
mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(23),
      I1 => phy_wrdata(23),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(2)
    );
mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(0),
      I1 => phy_address(16),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(4)
    );
\mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(14),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(5)
    );
\mem_reg_0_15_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => phy_we_n(0),
      O => d_in(1)
    );
mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(6),
      I1 => phy_wrdata(6),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(4)
    );
mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(11),
      I1 => phy_address(16),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(5)
    );
\mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(30),
      I1 => phy_wrdata(30),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(7)
    );
mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(22),
      I1 => phy_wrdata(22),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(6)
    );
mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(1),
      I1 => phy_address(17),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(6)
    );
\mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(13),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(9)
    );
\mem_reg_0_15_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => phy_cas_n(0),
      O => d_in(2)
    );
mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(12),
      I1 => phy_address(17),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(7)
    );
\mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(5),
      I1 => phy_wrdata(5),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(8)
    );
mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(29),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(11)
    );
mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(21),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(10)
    );
mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(12),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(13)
    );
\mem_reg_0_15_30_35_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => phy_ras_n(0),
      O => d_in(3)
    );
mem_reg_0_15_30_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(4),
      I1 => phy_wrdata(4),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(12)
    );
mem_reg_0_15_30_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(28),
      I1 => phy_wrdata(28),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(15)
    );
mem_reg_0_15_30_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(20),
      I1 => phy_wrdata(20),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(14)
    );
mem_reg_0_15_36_41_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(2),
      O => d_in(4)
    );
\mem_reg_0_15_36_41_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(13),
      I2 => \init_calib_complete_reg_rep__2\,
      O => \my_empty_reg[6]\(8)
    );
\mem_reg_0_15_36_41_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(11),
      I1 => phy_wrdata(15),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(17)
    );
mem_reg_0_15_36_41_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(3),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(16)
    );
mem_reg_0_15_42_47_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(2),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => phy_bank(2),
      O => d_in(5)
    );
\mem_reg_0_15_42_47_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(8),
      I1 => phy_address(13),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(9)
    );
\mem_reg_0_15_42_47_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(27),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(19)
    );
mem_reg_0_15_42_47_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(1),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => phy_bank(3),
      O => d_in(6)
    );
\mem_reg_0_15_42_47_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(2),
      I1 => phy_address(18),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(10)
    );
\mem_reg_0_15_42_47_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(19),
      I1 => phy_wrdata(23),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(18)
    );
mem_reg_0_15_42_47_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[3]\(3),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => phy_bank(3),
      O => d_in(7)
    );
\mem_reg_0_15_42_47_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(13),
      I1 => phy_address(18),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(11)
    );
mem_reg_0_15_48_53_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(4),
      I1 => phy_address(20),
      I2 => \init_calib_complete_reg_rep__3\,
      O => d_in(8)
    );
\mem_reg_0_15_48_53_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(6),
      I1 => phy_address(22),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(12)
    );
\mem_reg_0_15_48_53_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(10),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(21)
    );
mem_reg_0_15_48_53_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(15),
      I1 => phy_address(20),
      I2 => \init_calib_complete_reg_rep__3\,
      O => d_in(9)
    );
\mem_reg_0_15_48_53_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(17),
      I1 => phy_address(22),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(13)
    );
\mem_reg_0_15_48_53_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(2),
      I1 => phy_wrdata(6),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(20)
    );
mem_reg_0_15_48_53_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(3),
      I1 => phy_address(19),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(14)
    );
\mem_reg_0_15_48_53_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(26),
      I1 => phy_wrdata(30),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(23)
    );
mem_reg_0_15_48_53_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(18),
      I1 => phy_wrdata(22),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(22)
    );
mem_reg_0_15_54_59_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(5),
      I1 => phy_address(21),
      I2 => \init_calib_complete_reg_rep__3\,
      O => d_in(10)
    );
\mem_reg_0_15_54_59_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(14),
      I1 => phy_address(19),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(15)
    );
\mem_reg_0_15_54_59_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(9),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(25)
    );
mem_reg_0_15_54_59_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(7),
      I1 => phy_address(23),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(16)
    );
\mem_reg_0_15_54_59_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(16),
      I1 => phy_address(21),
      I2 => \init_calib_complete_reg_rep__3\,
      O => d_in(11)
    );
\mem_reg_0_15_54_59_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(1),
      I1 => phy_wrdata(5),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(24)
    );
mem_reg_0_15_54_59_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(18),
      I1 => phy_address(23),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(17)
    );
\mem_reg_0_15_54_59_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(25),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(27)
    );
mem_reg_0_15_54_59_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(17),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(26)
    );
\mem_reg_0_15_60_65_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(8),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(29)
    );
mem_reg_0_15_60_65_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(0),
      I1 => phy_wrdata(4),
      I2 => \init_calib_complete_reg_rep__3\,
      O => phy_dout(28)
    );
\mem_reg_0_15_66_71_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(24),
      I1 => phy_wrdata(28),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(31)
    );
mem_reg_0_15_66_71_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(16),
      I1 => phy_wrdata(20),
      I2 => \init_calib_complete_reg_rep__4\,
      O => phy_dout(30)
    );
mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(15),
      I2 => \init_calib_complete_reg_rep__2\,
      O => \my_empty_reg[6]\(2)
    );
mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(10),
      I1 => phy_address(15),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(3)
    );
mem_reg_0_15_72_77_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => calib_cke(1),
      O => d_in(12)
    );
\mem_reg_0_15_72_77_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => phy_address(25),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(18)
    );
mem_reg_0_15_72_77_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(1),
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => calib_cke(1),
      O => d_in(13)
    );
\mem_reg_0_15_72_77_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_address(19),
      I1 => phy_address(25),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \my_empty_reg[6]\(19)
    );
mpr_rdlvl_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => mpr_rdlvl_start_i_2_n_0,
      I2 => dqs_found_done_r_reg,
      I3 => \^mpr_rdlvl_start_r_reg\,
      O => mpr_rdlvl_start_i_1_n_0
    );
mpr_rdlvl_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[4]\,
      O => mpr_rdlvl_start_i_2_n_0
    );
mpr_rdlvl_start_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mpr_rdlvl_start_i_1_n_0,
      Q => \^mpr_rdlvl_start_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\my_full[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_wrdata_en,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => \^calib_wrdata_en\,
      O => mux_wrdata_en
    );
new_burst_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \calib_cmd[1]_i_2_n_0\,
      I1 => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\,
      I2 => new_burst_r,
      O => new_burst_r_i_1_n_0
    );
new_burst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => new_burst_r_i_1_n_0,
      Q => new_burst_r,
      R => '0'
    );
\num_refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \num_refresh_reg__0\(0),
      O => \p_0_in__9\(0)
    );
\num_refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_refresh_reg__0\(1),
      I1 => \num_refresh_reg__0\(0),
      O => \p_0_in__9\(1)
    );
\num_refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \num_refresh_reg__0\(2),
      I1 => \num_refresh_reg__0\(0),
      I2 => \num_refresh_reg__0\(1),
      O => \p_0_in__9\(2)
    );
\num_refresh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEFEFFFEFE"
    )
        port map (
      I0 => \num_refresh[3]_i_4_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \oclk_wr_cnt[3]_i_5_n_0\,
      I4 => \num_refresh[3]_i_5_n_0\,
      I5 => complex_oclkdelay_calib_start_int_i_2_n_0,
      O => \num_refresh[3]_i_1_n_0\
    );
\num_refresh[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r[6]_i_10_n_0\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      I4 => \init_state_r[6]_i_9_n_0\,
      I5 => rdlvl_stg1_done_reg_0,
      O => num_refresh0
    );
\num_refresh[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \num_refresh_reg__0\(3),
      I1 => \num_refresh_reg__0\(1),
      I2 => \num_refresh_reg__0\(0),
      I3 => \num_refresh_reg__0\(2),
      O => \p_0_in__9\(3)
    );
\num_refresh[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0A00000"
    )
        port map (
      I0 => \complex_wait_cnt[3]_i_4_n_0\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \num_refresh[3]_i_4_n_0\
    );
\num_refresh[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \num_refresh[3]_i_5_n_0\
    );
\num_refresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => num_refresh0,
      D => \p_0_in__9\(0),
      Q => \num_refresh_reg__0\(0),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => num_refresh0,
      D => \p_0_in__9\(1),
      Q => \num_refresh_reg__0\(1),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => num_refresh0,
      D => \p_0_in__9\(2),
      Q => \num_refresh_reg__0\(2),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => num_refresh0,
      D => \p_0_in__9\(3),
      Q => \num_refresh_reg__0\(3),
      R => \num_refresh[3]_i_1_n_0\
    );
\ocal_act_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\ocal_act_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(1),
      I1 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(1)
    );
\ocal_act_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(2),
      I1 => \ocal_act_wait_cnt_reg__0\(1),
      I2 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(2)
    );
\ocal_act_wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \ocal_act_wait_cnt[3]_i_3_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \ocal_act_wait_cnt[3]_i_4_n_0\,
      O => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(3),
      I1 => \ocal_act_wait_cnt_reg__0\(0),
      I2 => \ocal_act_wait_cnt_reg__0\(1),
      I3 => \ocal_act_wait_cnt_reg__0\(2),
      O => \p_0_in__7\(3)
    );
\ocal_act_wait_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(2),
      I1 => \ocal_act_wait_cnt_reg__0\(1),
      I2 => \ocal_act_wait_cnt_reg__0\(0),
      I3 => \ocal_act_wait_cnt_reg__0\(3),
      O => \ocal_act_wait_cnt[3]_i_3_n_0\
    );
\ocal_act_wait_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \ocal_act_wait_cnt[3]_i_4_n_0\
    );
\ocal_act_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__7\(0),
      Q => \ocal_act_wait_cnt_reg__0\(0),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__7\(1),
      Q => \ocal_act_wait_cnt_reg__0\(1),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__7\(2),
      Q => \ocal_act_wait_cnt_reg__0\(2),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__7\(3),
      Q => \ocal_act_wait_cnt_reg__0\(3),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      O => \oclk_wr_cnt[0]_i_1_n_0\
    );
\oclk_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      I1 => \oclk_wr_cnt_reg__0\(1),
      O => \oclk_wr_cnt[1]_i_1_n_0\
    );
\oclk_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(2),
      I1 => \oclk_wr_cnt_reg__0\(1),
      I2 => \oclk_wr_cnt_reg__0\(0),
      O => \oclk_wr_cnt0__0\(2)
    );
\oclk_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \oclk_wr_cnt[3]_i_4_n_0\,
      I1 => \oclk_wr_cnt_reg__0\(1),
      I2 => \oclk_wr_cnt_reg__0\(3),
      I3 => \oclk_wr_cnt_reg__0\(2),
      I4 => \oclk_wr_cnt_reg__0\(0),
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => new_burst_r,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \oclk_wr_cnt[3]_i_5_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => oclk_wr_cnt0
    );
\oclk_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      I1 => \oclk_wr_cnt_reg__0\(2),
      I2 => \oclk_wr_cnt_reg__0\(3),
      I3 => \oclk_wr_cnt_reg__0\(1),
      O => \oclk_wr_cnt0__0\(3)
    );
\oclk_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \oclk_wr_cnt[3]_i_4_n_0\
    );
\oclk_wr_cnt[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      O => \oclk_wr_cnt[3]_i_5_n_0\
    );
\oclk_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt[0]_i_1_n_0\,
      Q => \oclk_wr_cnt_reg__0\(0),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt[1]_i_1_n_0\,
      Q => \oclk_wr_cnt_reg__0\(1),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt0__0\(2),
      Q => \oclk_wr_cnt_reg__0\(2),
      S => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt0__0\(3),
      Q => \oclk_wr_cnt_reg__0\(3),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(10),
      I1 => phy_address(15),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(7),
      I4 => \my_empty_reg[1]_1\,
      O => D1(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(10),
      I1 => phy_address(15),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(6),
      I4 => \my_empty_reg[1]_1\,
      O => D1(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(15),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(5),
      I4 => \my_empty_reg[1]_1\,
      O => D1(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(15),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(4),
      I4 => \my_empty_reg[1]_1\,
      O => D1(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(11),
      I1 => phy_address(16),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(11),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(11),
      I1 => phy_address(16),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(10),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(0),
      I1 => phy_address(16),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(9),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(0),
      I1 => phy_address(16),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(8),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(12),
      I1 => phy_address(17),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(15),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_2\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(12),
      I1 => phy_address(17),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(14),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_2\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(1),
      I1 => phy_address(17),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(13),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_2\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(1),
      I1 => phy_address(17),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(12),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_2\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(13),
      I1 => phy_address(18),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(23),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(7)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(13),
      I1 => phy_address(18),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(22),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(6)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(2),
      I1 => phy_address(18),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(21),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(5)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(2),
      I1 => phy_address(18),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(20),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(4)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(8),
      I1 => phy_address(13),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(19),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(8),
      I1 => phy_address(13),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(18),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(13),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(17),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(13),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(16),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(14),
      I1 => phy_address(19),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(31),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(7)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(14),
      I1 => phy_address(19),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(30),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(6)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(3),
      I1 => phy_address(19),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(29),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(5)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(3),
      I1 => phy_address(19),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(28),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(4)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(17),
      I1 => phy_address(22),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(27),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(17),
      I1 => phy_address(22),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(26),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(6),
      I1 => phy_address(22),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(25),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(6),
      I1 => phy_address(22),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(24),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(9),
      I1 => phy_address(14),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(3),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(18),
      I1 => phy_address(23),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(35),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(18),
      I1 => phy_address(23),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(34),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(7),
      I1 => phy_address(23),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(33),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(7),
      I1 => phy_address(23),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(32),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(9),
      I1 => phy_address(14),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(2),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(19),
      I1 => phy_address(25),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(39),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_address(19),
      I1 => phy_address(25),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(38),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => phy_address(25),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(37),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => phy_address(25),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \rd_ptr_reg_rep[3]_0\(36),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(14),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(1),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => phy_address(14),
      I2 => init_calib_complete_reg_rep,
      I3 => \rd_ptr_reg_rep[3]_0\(0),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(0)
    );
\one_rank.stg1_wr_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => \^stg1_wr_done\,
      I2 => complex_byte_rd_done,
      I3 => rdlvl_last_byte_done,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \one_rank.stg1_wr_done_i_1_n_0\
    );
\one_rank.stg1_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \one_rank.stg1_wr_done_i_1_n_0\,
      Q => \^one_rank.stg1_wr_done_reg_1\,
      R => '0'
    );
out_fifo_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(30),
      I1 => phy_wrdata(30),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(7),
      O => D2(3)
    );
out_fifo_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(22),
      I1 => phy_wrdata(22),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(6),
      O => D2(2)
    );
out_fifo_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(14),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(5),
      O => D2(1)
    );
out_fifo_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(6),
      I1 => phy_wrdata(6),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(4),
      O => D2(0)
    );
out_fifo_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(29),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(11),
      O => D3(3)
    );
out_fifo_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(21),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(10),
      O => D3(2)
    );
out_fifo_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(13),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(9),
      O => D3(1)
    );
out_fifo_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(5),
      I1 => phy_wrdata(5),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(8),
      O => D3(0)
    );
out_fifo_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(28),
      I1 => phy_wrdata(28),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(15),
      O => D4(3)
    );
out_fifo_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(20),
      I1 => phy_wrdata(20),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(14),
      O => D4(2)
    );
out_fifo_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(12),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(13),
      O => D4(1)
    );
out_fifo_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(4),
      I1 => phy_wrdata(4),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(12),
      O => D4(0)
    );
out_fifo_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(27),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(19),
      O => D5(3)
    );
out_fifo_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(19),
      I1 => phy_wrdata(23),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(18),
      O => D5(2)
    );
out_fifo_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(11),
      I1 => phy_wrdata(15),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(17),
      O => D5(1)
    );
out_fifo_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(3),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(16),
      O => D5(0)
    );
out_fifo_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(26),
      I1 => phy_wrdata(30),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(23),
      O => D6(3)
    );
out_fifo_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(18),
      I1 => phy_wrdata(22),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(22),
      O => D6(2)
    );
out_fifo_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(10),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(21),
      O => D6(1)
    );
out_fifo_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(2),
      I1 => phy_wrdata(6),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(20),
      O => D6(0)
    );
out_fifo_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(31),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(3),
      O => D0(3)
    );
out_fifo_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(25),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(27),
      O => D7(3)
    );
out_fifo_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(17),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(26),
      O => D7(2)
    );
out_fifo_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(9),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(25),
      O => D7(1)
    );
out_fifo_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(1),
      I1 => phy_wrdata(5),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(24),
      O => D7(0)
    );
out_fifo_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(23),
      I1 => phy_wrdata(23),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(2),
      O => D0(2)
    );
out_fifo_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(24),
      I1 => phy_wrdata(28),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(31),
      O => D8(3)
    );
out_fifo_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(16),
      I1 => phy_wrdata(20),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(30),
      O => D8(2)
    );
out_fifo_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(8),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(29),
      O => D8(1)
    );
out_fifo_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(0),
      I1 => phy_wrdata(4),
      I2 => \init_calib_complete_reg_rep__0\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(28),
      O => D8(0)
    );
out_fifo_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(15),
      I1 => phy_wrdata(15),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(1),
      O => D0(1)
    );
out_fifo_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \write_buffer.wr_buf_out_data_reg[31]\(7),
      I1 => phy_wrdata(21),
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \my_empty_reg[1]\,
      I4 => mem_out(0),
      O => D0(0)
    );
phy_control_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__2\,
      I1 => \^wr_ptr_reg[2]\,
      O => mux_cmd_wren
    );
phy_control_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cmd(1),
      I1 => calib_cmd(1),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(1)
    );
phy_control_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cmd(0),
      I1 => calib_cmd(0),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(0)
    );
phy_control_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\(5),
      I1 => calib_data_offset_0(5),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(8)
    );
phy_control_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\(4),
      I1 => calib_data_offset_0(4),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(7)
    );
phy_control_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\(3),
      I1 => calib_data_offset_0(3),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(6)
    );
phy_control_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\(2),
      I1 => calib_data_offset_0(2),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(5)
    );
phy_control_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\(1),
      I1 => calib_data_offset_0(1),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(4)
    );
phy_control_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\(0),
      I1 => calib_data_offset_0(0),
      I2 => \init_calib_complete_reg_rep__3\,
      O => \^phyctlwd\(3)
    );
phy_control_i_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => calib_cmd(2),
      I2 => \init_calib_complete_reg_rep__2\,
      O => \^phyctlwd\(2)
    );
pi_calib_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_calib_done_r,
      Q => \^pi_calib_done\,
      R => '0'
    );
pi_calib_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pi_calib_rank_done_r,
      I1 => pi_calib_done_r,
      O => pi_calib_done_r_i_1_n_0
    );
pi_calib_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_calib_done_r_i_1_n_0,
      Q => pi_calib_done_r,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
pi_calib_rank_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pi_phase_locked_all_r3,
      I1 => pi_phase_locked_all_r4,
      O => init_next_state047_out
    );
pi_calib_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_next_state047_out,
      Q => pi_calib_rank_done_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pi_dqs_found_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => dqs_found_done_r_reg,
      Q => pi_dqs_found_done_r1,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pi_dqs_found_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => \^dqs_found_start_r_reg\,
      I1 => pi_dqs_found_start_i_2_n_0,
      I2 => dqs_found_done_r_reg,
      I3 => wrlvl_byte_redo,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => pi_dqs_found_start_i_1_n_0
    );
pi_dqs_found_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r[6]_i_10_n_0\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => pi_dqs_found_start_i_2_n_0
    );
pi_dqs_found_start_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_dqs_found_start_i_1_n_0,
      Q => \^dqs_found_start_r_reg\,
      R => '0'
    );
pi_phase_locked_all_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => A_rst_primitives_reg,
      Q => pi_phase_locked_all_r1,
      R => '0'
    );
pi_phase_locked_all_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_phase_locked_all_r1,
      Q => pi_phase_locked_all_r2,
      R => '0'
    );
pi_phase_locked_all_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_phase_locked_all_r2,
      Q => pi_phase_locked_all_r3,
      R => '0'
    );
pi_phase_locked_all_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_phase_locked_all_r3,
      Q => pi_phase_locked_all_r4,
      R => '0'
    );
prbs_rdlvl_done_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => prbs_rdlvl_done_pulse0,
      Q => \^one_rank.stg1_wr_done_reg_0\,
      R => '0'
    );
\prech_done_dly_r_reg[15]_srl16\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sys_rst,
      D => prech_done_pre,
      Q => \prech_done_dly_r_reg[15]_srl16_n_0\
    );
\prech_done_dly_r_reg[15]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => prech_pending_r_i_2_n_0,
      I1 => cnt_cmd_done_r,
      I2 => prech_pending_r_i_3_n_0,
      I3 => prech_pending_r_reg_n_0,
      I4 => \^prech_pending_r_reg_0\,
      O => prech_done_pre
    );
prech_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \prech_done_dly_r_reg[15]_srl16_n_0\,
      Q => prech_done,
      R => '0'
    );
prech_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF7000"
    )
        port map (
      I0 => prech_pending_r_i_2_n_0,
      I1 => cnt_cmd_done_r,
      I2 => prech_pending_r_i_3_n_0,
      I3 => prech_pending_r_reg_n_0,
      I4 => \^prech_pending_r_reg_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => prech_pending_r_i_1_n_0
    );
prech_pending_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCFCCCCCCECC"
    )
        port map (
      I0 => rdlvl_last_byte_done_r,
      I1 => prech_pending_r_i_4_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \oclk_wr_cnt[3]_i_5_n_0\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => prech_pending_r_i_2_n_0
    );
prech_pending_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000450000000000"
    )
        port map (
      I0 => \num_refresh[3]_i_4_n_0\,
      I1 => prech_pending_r_i_5_n_0,
      I2 => complex_oclkdelay_calib_start_r1,
      I3 => prech_pending_r_i_6_n_0,
      I4 => \^stg1_wr_done\,
      I5 => prech_pending_r_i_7_n_0,
      O => prech_pending_r_i_3_n_0
    );
prech_pending_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => prech_pending_r_i_4_n_0
    );
prech_pending_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => init_state_r(6),
      I3 => \init_state_r[6]_i_9_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => prech_pending_r_i_5_n_0
    );
prech_pending_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F1F5F5"
    )
        port map (
      I0 => dqs_found_prech_req,
      I1 => cnt_cmd_done_r,
      I2 => prech_pending_r_i_8_n_0,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_6_n_0\,
      I4 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      O => prech_pending_r_i_6_n_0
    );
prech_pending_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0\,
      O => prech_pending_r_i_7_n_0
    );
prech_pending_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r[6]_i_10_n_0\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => prech_pending_r_i_8_n_0
    );
prech_pending_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => prech_pending_r_i_1_n_0,
      Q => prech_pending_r_reg_n_0,
      R => '0'
    );
prech_req_posedge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545454"
    )
        port map (
      I0 => prech_req_r,
      I1 => rdlvl_prech_req,
      I2 => wrcal_prech_req,
      I3 => dqs_found_prech_req,
      I4 => prech_req_posedge_r_i_2_n_0,
      O => prech_req_posedge_r0
    );
prech_req_posedge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => prech_req_r_i_2_n_0,
      O => prech_req_posedge_r_i_2_n_0
    );
prech_req_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => prech_req_posedge_r0,
      Q => \^prech_pending_r_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEEEEEEEEE"
    )
        port map (
      I0 => rdlvl_prech_req,
      I1 => wrcal_prech_req,
      I2 => dqs_found_prech_req,
      I3 => prech_req_r_i_2_n_0,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => prech_req_r_i_3_n_0,
      O => prech_req
    );
prech_req_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => prech_req_r_i_2_n_0
    );
prech_req_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      O => prech_req_r_i_3_n_0
    );
prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => prech_req,
      Q => prech_req_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pwron_ce_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => pwron_ce_r_i_1_n_0
    );
pwron_ce_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(0),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => pwron_ce_r_i_2_n_0
    );
pwron_ce_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pwron_ce_r_i_1_n_0,
      Q => pwron_ce_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
rdlvl_last_byte_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_last_byte_done,
      Q => rdlvl_last_byte_done_r,
      R => '0'
    );
\rdlvl_start_dly0_r_reg[13]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sys_rst,
      D => rdlvl_start_pre,
      Q => \rdlvl_start_dly0_r_reg[13]_srl14_n_0\
    );
\rdlvl_start_dly0_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_start_dly0_r_reg[13]_srl14_n_0\,
      Q => rdlvl_start_dly0_r(14),
      R => '0'
    );
rdlvl_start_pre_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => prech_req_r_i_3_n_0,
      I4 => dqs_found_done_r_reg,
      I5 => rdlvl_start_pre,
      O => rdlvl_start_pre_i_1_n_0
    );
rdlvl_start_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_start_pre_i_1_n_0,
      Q => rdlvl_start_pre,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
rdlvl_stg1_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_stg1_done_reg,
      Q => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      R => '0'
    );
rdlvl_stg1_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => rdlvl_start_dly0_r(14),
      I1 => dqs_found_done_r_reg,
      I2 => prech_req_r_i_3_n_0,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \cnt_init_mr_r[1]_i_3_n_0\,
      I5 => \^rdlvl_stg1_start_r_reg\,
      O => rdlvl_stg1_start_i_1_n_0
    );
rdlvl_stg1_start_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_stg1_start_i_1_n_0,
      Q => \^rdlvl_stg1_start_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
read_calib_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => \^phy_read_calib\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => read_calib_i_2_n_0,
      I3 => \^pi_calib_done\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => read_calib_i_1_n_0
    );
read_calib_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      O => read_calib_i_2_n_0
    );
read_calib_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => read_calib_i_1_n_0,
      Q => \^phy_read_calib\,
      R => '0'
    );
\reg_ctrl_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__8\(0)
    );
\reg_ctrl_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(1),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__8\(1)
    );
\reg_ctrl_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(2),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(1),
      O => \p_0_in__8\(2)
    );
\reg_ctrl_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \cnt_init_mr_r[1]_i_3_n_0\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => mem_init_done_r_i_2_n_0,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \reg_ctrl_cnt_r[3]_i_2_n_0\
    );
\reg_ctrl_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(3),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \p_0_in__8\(3)
    );
\reg_ctrl_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \reg_ctrl_cnt_r[3]_i_2_n_0\,
      D => \p_0_in__8\(0),
      Q => \reg_ctrl_cnt_r_reg__0\(0),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \reg_ctrl_cnt_r[3]_i_2_n_0\,
      D => \p_0_in__8\(1),
      Q => \reg_ctrl_cnt_r_reg__0\(1),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \reg_ctrl_cnt_r[3]_i_2_n_0\,
      D => \p_0_in__8\(2),
      Q => \reg_ctrl_cnt_r_reg__0\(2),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \reg_ctrl_cnt_r[3]_i_2_n_0\,
      D => \p_0_in__8\(3),
      Q => \reg_ctrl_cnt_r_reg__0\(3),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
reset_rd_addr_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => complex_ocal_reset_rd_addr_reg_n_0,
      Q => reset_rd_addr_r1,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001115"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => reset_rd_addr_r1,
      I3 => complex_sample_cnt_inc_r2,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_4_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00066666"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I2 => complex_sample_cnt_inc_r2,
      I3 => reset_rd_addr_r1,
      I4 => \^one_rank.stg1_wr_done_reg_1\,
      O => \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007878787878"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I3 => complex_sample_cnt_inc_r2,
      I4 => reset_rd_addr_r1,
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8FF"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_4_n_0\,
      I1 => wr_victim_inc,
      I2 => rdlvl_stg1_done_reg,
      I3 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD000DDDD"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_4_n_0\,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_5_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_6_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_7_n_0\,
      I5 => wr_victim_inc,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444444"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_8_n_0\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_3_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_4_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_9_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_10_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_5_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_6_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => complex_sample_cnt_inc_r2,
      I1 => reset_rd_addr_r1,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_7_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => reset_rd_addr_r1,
      I2 => complex_sample_cnt_inc_r2,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_8_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_9_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\,
      D => \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\,
      D => \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\,
      D => \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0\,
      D => \row_cnt_victim_rotate.complex_row_cnt[3]_i_3_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\stable_pass_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^detect_pi_found_dqs\,
      I1 => p_1_in25_in,
      O => \stable_pass_cnt_reg[4]\
    );
\stg1_wr_rd_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[0]_i_1_n_0\
    );
\stg1_wr_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000D0D0D0D0D"
    )
        port map (
      I0 => \^stg1_wr_done\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[1]_i_1_n_0\
    );
\stg1_wr_rd_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \^stg1_wr_done\
    );
\stg1_wr_rd_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \stg1_wr_rd_cnt[2]_i_1_n_0\
    );
\stg1_wr_rd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAA8AAA800A8"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_2\,
      I1 => \stg1_wr_rd_cnt[3]_i_2_n_0\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      I4 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \stg1_wr_rd_cnt[3]_i_1_n_0\
    );
\stg1_wr_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0FF"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => complex_row1_rd_done,
      I2 => complex_row1_wr_done,
      I3 => complex_row0_wr_done,
      I4 => wr_victim_inc,
      O => \stg1_wr_rd_cnt[3]_i_2_n_0\
    );
\stg1_wr_rd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8828AAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_2\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[4]_i_1_n_0\
    );
\stg1_wr_rd_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => complex_sample_cnt_inc_i_2_n_0,
      I1 => \complex_wait_cnt[3]_i_4_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => rdlvl_last_byte_done,
      O => \stg1_wr_rd_cnt[4]_i_3_n_0\
    );
\stg1_wr_rd_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEBEAAAAAAAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I2 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[5]_i_1_n_0\
    );
\stg1_wr_rd_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => \stg1_wr_rd_cnt[5]_i_2_n_0\
    );
\stg1_wr_rd_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF60"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I3 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      O => \stg1_wr_rd_cnt[6]_i_1_n_0\
    );
\stg1_wr_rd_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002022"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[3]_i_2_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \^stg1_wr_done\,
      I4 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[6]_i_2_n_0\
    );
\stg1_wr_rd_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      O => \stg1_wr_rd_cnt[7]_i_1_n_0\
    );
\stg1_wr_rd_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I2 => rdlvl_stg1_done_reg,
      I3 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I4 => new_burst_r,
      O => \stg1_wr_rd_cnt[8]_i_1_n_0\
    );
\stg1_wr_rd_cnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0200"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \stg1_wr_rd_cnt[8]_i_2_n_0\
    );
\stg1_wr_rd_cnt[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^stg1_wr_done\,
      I1 => rdlvl_stg1_done_reg,
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[8]_i_3_n_0\
    );
\stg1_wr_rd_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r[6]_i_9_n_0\,
      O => \stg1_wr_rd_cnt[8]_i_4_n_0\
    );
\stg1_wr_rd_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \stg1_wr_rd_cnt[8]_i_5_n_0\
    );
\stg1_wr_rd_cnt[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \stg1_wr_rd_cnt[8]_i_6_n_0\
    );
\stg1_wr_rd_cnt[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \stg1_wr_rd_cnt[8]_i_7_n_0\
    );
\stg1_wr_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[0]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[1]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[2]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[3]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[4]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[5]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[6]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[7]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[8]_i_2_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      R => '0'
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \^row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\,
      I2 => complex_row1_rd_done_i_2_n_0,
      I3 => complex_row0_wr_done0,
      O => \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDFDDDDDDDD"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_1\,
      I1 => complex_byte_rd_done,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[3]_i_4_n_0\,
      I3 => rdlvl_stg1_done_reg,
      I4 => \complex_row_cnt_ocal[7]_i_6_n_0\,
      I5 => wr_victim_inc,
      O => complex_row0_wr_done0
    );
\wr_done_victim_rotate.complex_row0_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\,
      Q => complex_row0_wr_done,
      R => '0'
    );
\wr_done_victim_rotate.complex_row1_wr_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => complex_row1_wr_done,
      I1 => complex_row1_wr_done0,
      I2 => complex_row0_wr_done0,
      O => \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\
    );
\wr_done_victim_rotate.complex_row1_wr_done_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => complex_row1_wr_done0
    );
\wr_done_victim_rotate.complex_row1_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\,
      Q => complex_row1_wr_done,
      R => '0'
    );
\wr_en_inferred__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => \my_empty_reg[3]\,
      O => wr_en
    );
\wr_en_inferred__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => \my_empty_reg[3]_0\,
      O => wr_en_0
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => \my_empty_reg[5]\,
      O => E(0)
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => \my_empty_reg[5]_0\,
      O => \wr_ptr_reg[2]_0\(0)
    );
wr_victim_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => wr_victim_inc_i_2_n_0,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => complex_row0_wr_done,
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => wr_victim_inc0
    );
wr_victim_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => wr_victim_inc_i_2_n_0
    );
wr_victim_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_victim_inc0,
      Q => wr_victim_inc,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
wrcal_rd_wait_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      O => wrcal_rd_wait_i_1_n_0
    );
wrcal_rd_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wrcal_rd_wait_i_1_n_0,
      Q => wrcal_rd_wait,
      R => rstdiv0_sync_r1
    );
\wrcal_reads[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wrcal_reads[7]_i_6_n_0\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      O => \wrcal_reads[0]_i_1_n_0\
    );
\wrcal_reads[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[1]_i_1_n_0\
    );
\wrcal_reads[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[1]\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      I3 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[2]_i_1_n_0\
    );
\wrcal_reads[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      I3 => \wrcal_reads_reg_n_0_[3]\,
      I4 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[3]_i_1_n_0\
    );
\wrcal_reads[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[3]\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[1]\,
      I3 => \wrcal_reads_reg_n_0_[0]\,
      I4 => \wrcal_reads_reg_n_0_[4]\,
      I5 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[4]_i_1_n_0\
    );
\wrcal_reads[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[4]\,
      I1 => \wrcal_reads[7]_i_7_n_0\,
      I2 => \wrcal_reads_reg_n_0_[5]\,
      I3 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[5]_i_1_n_0\
    );
\wrcal_reads[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[5]\,
      I1 => \wrcal_reads_reg_n_0_[4]\,
      I2 => \wrcal_reads[7]_i_7_n_0\,
      I3 => \wrcal_reads_reg_n_0_[6]\,
      I4 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[6]_i_1_n_0\
    );
\wrcal_reads[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => wrcal_reads02_out
    );
\wrcal_reads[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \wrcal_reads[7]_i_5_n_0\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads_reg_n_0_[1]\,
      I3 => \wrcal_reads_reg_n_0_[2]\,
      I4 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[7]_i_2_n_0\
    );
\wrcal_reads[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => \wrcal_reads[7]_i_7_n_0\,
      I1 => \wrcal_reads_reg_n_0_[4]\,
      I2 => \wrcal_reads_reg_n_0_[5]\,
      I3 => \wrcal_reads_reg_n_0_[6]\,
      I4 => \wrcal_reads_reg_n_0_[7]\,
      I5 => \wrcal_reads[7]_i_6_n_0\,
      O => \wrcal_reads[7]_i_3_n_0\
    );
\wrcal_reads[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      O => \wrcal_reads[7]_i_4_n_0\
    );
\wrcal_reads[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[5]\,
      I1 => \wrcal_reads_reg_n_0_[4]\,
      I2 => \wrcal_reads_reg_n_0_[7]\,
      I3 => \wrcal_reads_reg_n_0_[6]\,
      I4 => \wrcal_reads_reg_n_0_[3]\,
      O => \wrcal_reads[7]_i_5_n_0\
    );
\wrcal_reads[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \wrcal_reads[7]_i_8_n_0\,
      O => \wrcal_reads[7]_i_6_n_0\
    );
\wrcal_reads[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[3]\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[1]\,
      I3 => \wrcal_reads_reg_n_0_[0]\,
      O => \wrcal_reads[7]_i_7_n_0\
    );
\wrcal_reads[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \wrcal_reads[7]_i_9_n_0\,
      I1 => \wrcal_reads_reg_n_0_[3]\,
      I2 => \wrcal_reads_reg_n_0_[6]\,
      I3 => \wrcal_reads_reg_n_0_[7]\,
      I4 => \wrcal_reads_reg_n_0_[4]\,
      I5 => \wrcal_reads_reg_n_0_[5]\,
      O => \wrcal_reads[7]_i_8_n_0\
    );
\wrcal_reads[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      O => \wrcal_reads[7]_i_9_n_0\
    );
\wrcal_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[0]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[0]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[1]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[1]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[2]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[2]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[3]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[3]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[4]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[4]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[5]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[5]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[6]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[6]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[7]_i_3_n_0\,
      Q => \wrcal_reads_reg_n_0_[7]\,
      R => wrcal_reads02_out
    );
\wrcal_start_dly_r_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => \wrcal_start_dly_r_reg[4]_srl5_i_1_n_0\,
      Q => \wrcal_start_dly_r_reg[4]_srl5_n_0\
    );
\wrcal_start_dly_r_reg[4]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => \wrcal_start_dly_r_reg[4]_srl5_i_1_n_0\
    );
\wrcal_start_dly_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wrcal_start_dly_r_reg[4]_srl5_n_0\,
      Q => \wrcal_start_dly_r_reg_n_0_[5]\,
      R => '0'
    );
wrcal_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \^wrcal_start_reg_0\,
      I1 => \wrcal_start_dly_r_reg_n_0_[5]\,
      I2 => wrlvl_byte_redo,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => wrcal_start_i_1_n_0
    );
wrcal_start_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wrcal_start_i_1_n_0,
      Q => \^wrcal_start_reg_0\,
      R => '0'
    );
\wrcal_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(0),
      O => \wrcal_wr_cnt[0]_i_1_n_0\
    );
\wrcal_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(0),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      O => \wrcal_wr_cnt[1]_i_1_n_0\
    );
\wrcal_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(2),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      O => \wrcal_wr_cnt0__0\(2)
    );
\wrcal_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \wrcal_wr_cnt[3]_i_4_n_0\,
      I1 => \wrcal_wr_cnt_reg__0\(2),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      I3 => \wrcal_wr_cnt_reg__0\(1),
      I4 => \wrcal_wr_cnt_reg__0\(3),
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      I4 => new_burst_r,
      O => \wrcal_wr_cnt[3]_i_2_n_0\
    );
\wrcal_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(2),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      I3 => \wrcal_wr_cnt_reg__0\(1),
      O => \wrcal_wr_cnt0__0\(3)
    );
\wrcal_wr_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      O => \wrcal_wr_cnt[3]_i_4_n_0\
    );
\wrcal_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt[0]_i_1_n_0\,
      Q => \wrcal_wr_cnt_reg__0\(0),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt[1]_i_1_n_0\,
      Q => \wrcal_wr_cnt_reg__0\(1),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt0__0\(2),
      Q => \wrcal_wr_cnt_reg__0\(2),
      S => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt0__0\(3),
      Q => \wrcal_wr_cnt_reg__0\(3),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => wrcal_pat_cnt(1),
      I2 => rdlvl_stg1_done_reg,
      O => p_2_out(12)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => rdlvl_stg1_done_reg,
      I2 => wrdata_pat_cnt(1),
      I3 => wrdata_pat_cnt(0),
      O => p_2_out(13)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => rdlvl_stg1_done_reg,
      I2 => wrcal_pat_cnt(1),
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => rdlvl_stg1_done_reg,
      I2 => wrdata_pat_cnt(0),
      O => p_2_out(11)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => wrdata_pat_cnt(0),
      I2 => rdlvl_stg1_done_reg,
      O => p_2_out(20)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => rdlvl_stg1_done_reg,
      O => p_2_out(21)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => rdlvl_stg1_done_reg,
      I2 => wrdata_pat_cnt(0),
      O => p_2_out(22)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => rdlvl_stg1_done_reg,
      I2 => wrcal_pat_cnt(0),
      O => p_2_out(28)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3505"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrcal_pat_cnt(1),
      I2 => rdlvl_stg1_done_reg,
      I3 => wrcal_pat_cnt(0),
      O => p_2_out(29)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => rdlvl_stg1_done_reg,
      I2 => wrcal_pat_cnt(0),
      O => p_2_out(30)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"880F"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => wrcal_pat_cnt(0),
      I2 => wrdata_pat_cnt(0),
      I3 => rdlvl_stg1_done_reg,
      O => p_2_out(31)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"707F"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => wrcal_pat_cnt(0),
      I2 => rdlvl_stg1_done_reg,
      I3 => wrdata_pat_cnt(0),
      O => p_2_out(4)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02F2"
    )
        port map (
      I0 => wrdata_pat_cnt(1),
      I1 => wrdata_pat_cnt(0),
      I2 => rdlvl_stg1_done_reg,
      I3 => wrcal_pat_cnt(0),
      O => p_2_out(5)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC5C"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => wrdata_pat_cnt(0),
      I2 => rdlvl_stg1_done_reg,
      I3 => wrcal_pat_cnt(0),
      O => p_2_out(6)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(12),
      Q => phy_wrdata(12),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(13),
      Q => phy_wrdata(13),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0\,
      Q => phy_wrdata(14),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(11),
      Q => phy_wrdata(15),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(20),
      Q => phy_wrdata(20),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(21),
      Q => phy_wrdata(21),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(22),
      Q => phy_wrdata(22),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => rdlvl_stg1_done_reg,
      Q => phy_wrdata(23),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(28),
      Q => phy_wrdata(28),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(29),
      Q => phy_wrdata(29),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(30),
      Q => phy_wrdata(30),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(31),
      Q => phy_wrdata(31),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(4),
      Q => phy_wrdata(4),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(5),
      Q => phy_wrdata(5),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rdlvl_stg1_done_reg_2,
      D => p_2_out(6),
      Q => phy_wrdata(6),
      R => '0'
    );
\wrdqen_div2.phy_wrdata_en_r1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => new_burst_r,
      I1 => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\,
      O => phy_wrdata_en_r10
    );
\wrdqen_div2.phy_wrdata_en_r1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
        port map (
      I0 => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      O => \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0\
    );
\wrdqen_div2.phy_wrdata_en_r1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFFFFFFFF3"
    )
        port map (
      I0 => \wrdqen_div2.phy_wrdata_en_r1_i_4_n_0\,
      I1 => init_state_r(6),
      I2 => complex_ocal_odt_ext_i_2_n_0,
      I3 => complex_ocal_odt_ext_i_3_n_0,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0\
    );
\wrdqen_div2.phy_wrdata_en_r1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => \wrdqen_div2.phy_wrdata_en_r1_i_4_n_0\
    );
\wrdqen_div2.phy_wrdata_en_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => phy_wrdata_en_r10,
      Q => phy_wrdata_en_r1,
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => wrcal_pat_cnt(0),
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_wrcal_pat_r,
      O => \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\
    );
\wrdqen_div2.wrcal_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => wrcal_pat_cnt(0),
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_wrcal_pat_r,
      O => \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\
    );
\wrdqen_div2.wrcal_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\,
      Q => wrcal_pat_cnt(0),
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\,
      Q => wrcal_pat_cnt(1),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_rdlvl_pat_r,
      O => \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\
    );
\wrdqen_div2.wrdata_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => wrdata_pat_cnt(1),
      I1 => wrdata_pat_cnt(0),
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_rdlvl_pat_r,
      O => \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\
    );
\wrdqen_div2.wrdata_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\,
      Q => wrdata_pat_cnt(0),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\,
      Q => wrdata_pat_cnt(1),
      R => '0'
    );
wrlvl_final_if_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
        port map (
      I0 => \^wrlvl_final_if_rst\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => wrlvl_final_if_rst_i_2_n_0,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => wrlvl_final_if_rst_i_3_n_0,
      I5 => wrlvl_final_if_rst_i_4_n_0,
      O => wrlvl_final_if_rst_i_1_n_0
    );
wrlvl_final_if_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => wrlvl_final_if_rst_i_2_n_0
    );
wrlvl_final_if_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \init_state_r[6]_i_9_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => wrlvl_final_if_rst_i_3_n_0
    );
wrlvl_final_if_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r[6]_i_10_n_0\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => wrlvl_final_if_rst_i_4_n_0
    );
wrlvl_final_if_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wrlvl_final_if_rst_i_1_n_0,
      Q => \^wrlvl_final_if_rst\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_rdlvl is
  port (
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\ : out STD_LOGIC;
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\ : out STD_LOGIC;
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\ : out STD_LOGIC;
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\ : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    idelay_ce_int : out STD_LOGIC;
    idelay_inc_int : out STD_LOGIC;
    rdlvl_prech_req : out STD_LOGIC;
    pi_fine_dly_dec_done : out STD_LOGIC;
    complex_oclkdelay_calib_done_r1_reg : out STD_LOGIC;
    rdlvl_stg1_rank_done : out STD_LOGIC;
    rdlvl_last_byte_done : out STD_LOGIC;
    \stg1_wr_rd_cnt_reg[3]\ : out STD_LOGIC;
    \num_refresh_reg[0]\ : out STD_LOGIC;
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\ : out STD_LOGIC;
    \init_state_r_reg[3]\ : out STD_LOGIC;
    \init_state_r_reg[0]\ : out STD_LOGIC;
    reset_if_reg : out STD_LOGIC;
    C_pi_fine_inc36_out : out STD_LOGIC;
    C_pi_fine_enable34_out : out STD_LOGIC;
    C_pi_counter_load_en38_out : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    mpr_rdlvl_start_reg : in STD_LOGIC;
    rdlvl_stg1_start_reg : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    stg1_wr_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    dqs_found_done_r_reg : in STD_LOGIC;
    wrcal_done_reg : in STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_active_r : in STD_LOGIC;
    idelay_ld : in STD_LOGIC;
    \pi_counter_read_val_w[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pi_counter_read_val_reg[2]\ : in STD_LOGIC;
    reset_if : in STD_LOGIC;
    rdlvl_stg1_done_r1 : in STD_LOGIC;
    reset_if_r9 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    tempmon_pi_f_inc_r : in STD_LOGIC;
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    tempmon_pi_f_en_r : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_rdlvl : entity is "mig_7series_v2_3_ddr_phy_rdlvl";
end ddr2_mig_7series_v2_3_ddr_phy_rdlvl;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_rdlvl is
  signal \FSM_sequential_cal1_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_7_n_0\ : STD_LOGIC;
  signal cal1_dlyce_cpt_r : STD_LOGIC;
  signal cal1_dlyce_cpt_r_reg_n_0 : STD_LOGIC;
  signal cal1_dlyinc_cpt_r : STD_LOGIC;
  signal cal1_dlyinc_cpt_r_reg_n_0 : STD_LOGIC;
  signal cal1_dq_idel_ce : STD_LOGIC;
  signal cal1_dq_idel_inc : STD_LOGIC;
  signal cal1_prech_req_r : STD_LOGIC;
  signal cal1_prech_req_r_reg_n_0 : STD_LOGIC;
  signal cal1_state_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cal1_state_r : signal is "yes";
  signal cal1_state_r1 : STD_LOGIC;
  signal cal1_state_r1347_out : STD_LOGIC;
  signal cal1_state_r1349_out : STD_LOGIC;
  signal \cal1_state_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal cal1_wait_cnt_en_r : STD_LOGIC;
  signal cal1_wait_cnt_en_r0 : STD_LOGIC;
  signal \cal1_wait_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cal1_wait_r : STD_LOGIC;
  signal cal1_wait_r_i_1_n_0 : STD_LOGIC;
  signal cnt_idel_dec_cpt_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \cnt_idel_dec_cpt_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[0]_i_9_n_7\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_shift_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^complex_oclkdelay_calib_done_r1_reg\ : STD_LOGIC;
  signal detect_edge_done_r : STD_LOGIC;
  signal detect_edge_done_r_i_1_n_0 : STD_LOGIC;
  signal detect_edge_done_r_i_2_n_0 : STD_LOGIC;
  signal done_cnt1 : STD_LOGIC;
  signal \done_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \done_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal dqs_po_dec_done_r1 : STD_LOGIC;
  signal dqs_po_dec_done_r2 : STD_LOGIC;
  signal fine_dly_dec_done_r1 : STD_LOGIC;
  signal fine_dly_dec_done_r1_i_1_n_0 : STD_LOGIC;
  signal fine_dly_dec_done_r1_i_2_n_0 : STD_LOGIC;
  signal fine_dly_dec_done_r2 : STD_LOGIC;
  signal \first_edge_taps_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal found_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_edge_r_i_2_n_0 : STD_LOGIC;
  signal found_edge_r_reg_n_0 : STD_LOGIC;
  signal found_first_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_first_edge_r_reg_n_0 : STD_LOGIC;
  signal found_second_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_second_edge_r_reg_n_0 : STD_LOGIC;
  signal found_stable_eye_last_r : STD_LOGIC;
  signal found_stable_eye_last_r_i_1_n_0 : STD_LOGIC;
  signal found_stable_eye_r_i_1_n_0 : STD_LOGIC;
  signal found_stable_eye_r_i_2_n_0 : STD_LOGIC;
  signal found_stable_eye_r_reg_n_0 : STD_LOGIC;
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat_data_match_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\ : STD_LOGIC;
  signal idel_adj_inc_i_1_n_0 : STD_LOGIC;
  signal idel_adj_inc_i_2_n_0 : STD_LOGIC;
  signal idel_adj_inc_i_3_n_0 : STD_LOGIC;
  signal idel_adj_inc_reg_n_0 : STD_LOGIC;
  signal idel_dec_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \idel_dec_cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \idel_dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal idel_mpr_pat_detect_r : STD_LOGIC;
  signal idel_mpr_pat_detect_r0 : STD_LOGIC;
  signal idel_mpr_pat_detect_r1 : STD_LOGIC;
  signal idel_pat0_data_match_r0 : STD_LOGIC;
  signal idel_pat0_match_fall0_and_r : STD_LOGIC;
  signal idel_pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_fall1_and_r : STD_LOGIC;
  signal idel_pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise0_and_r : STD_LOGIC;
  signal idel_pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise1_and_r : STD_LOGIC;
  signal idel_pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_data_match_r0 : STD_LOGIC;
  signal idel_pat1_match_fall0_and_r : STD_LOGIC;
  signal idel_pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal idel_pat1_match_fall1_and_r : STD_LOGIC;
  signal idel_pat1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_rise0_and_r : STD_LOGIC;
  signal idel_pat1_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal idel_pat1_match_rise1_and_r : STD_LOGIC;
  signal idel_pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat_detect_valid_r : STD_LOGIC;
  signal idel_pat_detect_valid_r_i_1_n_0 : STD_LOGIC;
  signal idel_pat_detect_valid_r_i_2_n_0 : STD_LOGIC;
  signal idel_pat_detect_valid_r_i_3_n_0 : STD_LOGIC;
  signal idel_pat_detect_valid_r_reg_n_0 : STD_LOGIC;
  signal \^idelay_ce_int\ : STD_LOGIC;
  signal \^idelay_inc_int\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_3_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][0]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][1]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][2]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][3]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][4]\ : STD_LOGIC;
  signal idelay_tap_cnt_slice_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_tap_limit_r0 : STD_LOGIC;
  signal idelay_tap_limit_r_i_1_n_0 : STD_LOGIC;
  signal idelay_tap_limit_r_i_2_n_0 : STD_LOGIC;
  signal idelay_tap_limit_r_reg_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r : STD_LOGIC;
  signal inhibit_edge_detect_r1369_out : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_9_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal mpr_dec_cpt_r_i_1_n_0 : STD_LOGIC;
  signal mpr_dec_cpt_r_reg_n_0 : STD_LOGIC;
  signal mpr_rd_fall0_prev_r : STD_LOGIC;
  signal mpr_rd_fall1_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r0 : STD_LOGIC;
  signal mpr_rd_rise1_prev_r : STD_LOGIC;
  signal mpr_rdlvl_start_r : STD_LOGIC;
  signal new_cnt_cpt_r : STD_LOGIC;
  signal new_cnt_cpt_r_i_2_n_0 : STD_LOGIC;
  signal new_cnt_cpt_r_i_3_n_0 : STD_LOGIC;
  signal new_cnt_cpt_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_0_in101_in : STD_LOGIC;
  signal p_0_in104_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in137_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in149_in : STD_LOGIC;
  signal p_0_in162_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in175_in : STD_LOGIC;
  signal p_0_in188_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in201_in : STD_LOGIC;
  signal p_0_in214_in : STD_LOGIC;
  signal p_0_in227_in : STD_LOGIC;
  signal p_0_in240_in : STD_LOGIC;
  signal p_0_in253_in : STD_LOGIC;
  signal p_0_in266_in : STD_LOGIC;
  signal p_0_in279_in : STD_LOGIC;
  signal p_0_in292_in : STD_LOGIC;
  signal p_0_in305_in : STD_LOGIC;
  signal p_0_in355_in : STD_LOGIC;
  signal p_0_in364_in : STD_LOGIC;
  signal p_0_in39_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in89_in : STD_LOGIC;
  signal p_0_in92_in : STD_LOGIC;
  signal p_0_in95_in : STD_LOGIC;
  signal p_0_in98_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_118_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC;
  signal p_124_out : STD_LOGIC;
  signal p_127_out : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal p_136_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_146_out : STD_LOGIC;
  signal p_148_out : STD_LOGIC;
  signal p_153_out : STD_LOGIC;
  signal p_155_out : STD_LOGIC;
  signal p_157_out : STD_LOGIC;
  signal p_159_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal p_166_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal p_170_out : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_174_out : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_181_out : STD_LOGIC;
  signal p_183_out : STD_LOGIC;
  signal p_185_out : STD_LOGIC;
  signal p_187_out : STD_LOGIC;
  signal p_192_out : STD_LOGIC;
  signal p_194_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in139_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in152_in : STD_LOGIC;
  signal p_1_in165_in : STD_LOGIC;
  signal p_1_in178_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in191_in : STD_LOGIC;
  signal p_1_in204_in : STD_LOGIC;
  signal p_1_in217_in : STD_LOGIC;
  signal p_1_in230_in : STD_LOGIC;
  signal p_1_in243_in : STD_LOGIC;
  signal p_1_in256_in : STD_LOGIC;
  signal p_1_in269_in : STD_LOGIC;
  signal p_1_in282_in : STD_LOGIC;
  signal p_1_in295_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in308_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_209_out : STD_LOGIC;
  signal p_211_out : STD_LOGIC;
  signal p_213_out : STD_LOGIC;
  signal p_218_out : STD_LOGIC;
  signal p_220_out : STD_LOGIC;
  signal p_222_out : STD_LOGIC;
  signal p_224_out : STD_LOGIC;
  signal p_226_out : STD_LOGIC;
  signal p_231_out : STD_LOGIC;
  signal p_233_out : STD_LOGIC;
  signal p_235_out : STD_LOGIC;
  signal p_237_out : STD_LOGIC;
  signal p_239_out : STD_LOGIC;
  signal p_244_out : STD_LOGIC;
  signal p_246_out : STD_LOGIC;
  signal p_248_out : STD_LOGIC;
  signal p_250_out : STD_LOGIC;
  signal p_252_out : STD_LOGIC;
  signal p_257_out : STD_LOGIC;
  signal p_259_out : STD_LOGIC;
  signal p_261_out : STD_LOGIC;
  signal p_263_out : STD_LOGIC;
  signal p_265_out : STD_LOGIC;
  signal p_270_out : STD_LOGIC;
  signal p_272_out : STD_LOGIC;
  signal p_274_out : STD_LOGIC;
  signal p_276_out : STD_LOGIC;
  signal p_278_out : STD_LOGIC;
  signal p_283_out : STD_LOGIC;
  signal p_285_out : STD_LOGIC;
  signal p_287_out : STD_LOGIC;
  signal p_289_out : STD_LOGIC;
  signal p_291_out : STD_LOGIC;
  signal p_296_out : STD_LOGIC;
  signal p_298_out : STD_LOGIC;
  signal p_2_in150_in : STD_LOGIC;
  signal p_2_in163_in : STD_LOGIC;
  signal p_2_in176_in : STD_LOGIC;
  signal p_2_in189_in : STD_LOGIC;
  signal p_2_in202_in : STD_LOGIC;
  signal p_2_in215_in : STD_LOGIC;
  signal p_2_in228_in : STD_LOGIC;
  signal p_2_in241_in : STD_LOGIC;
  signal p_2_in254_in : STD_LOGIC;
  signal p_2_in267_in : STD_LOGIC;
  signal p_2_in280_in : STD_LOGIC;
  signal p_2_in293_in : STD_LOGIC;
  signal p_2_in306_in : STD_LOGIC;
  signal p_300_out : STD_LOGIC;
  signal p_302_out : STD_LOGIC;
  signal p_304_out : STD_LOGIC;
  signal p_309_out : STD_LOGIC;
  signal p_311_out : STD_LOGIC;
  signal p_313_out : STD_LOGIC;
  signal p_315_out : STD_LOGIC;
  signal p_317_out : STD_LOGIC;
  signal p_322_out : STD_LOGIC;
  signal p_324_out : STD_LOGIC;
  signal p_326_out : STD_LOGIC;
  signal p_328_out : STD_LOGIC;
  signal p_330_out : STD_LOGIC;
  signal p_335_out : STD_LOGIC;
  signal p_337_out : STD_LOGIC;
  signal p_339_out : STD_LOGIC;
  signal p_341_out : STD_LOGIC;
  signal p_345_out : STD_LOGIC;
  signal p_366_in : STD_LOGIC;
  signal p_3_in138_in : STD_LOGIC;
  signal p_3_in151_in : STD_LOGIC;
  signal p_3_in164_in : STD_LOGIC;
  signal p_3_in177_in : STD_LOGIC;
  signal p_3_in190_in : STD_LOGIC;
  signal p_3_in203_in : STD_LOGIC;
  signal p_3_in216_in : STD_LOGIC;
  signal p_3_in229_in : STD_LOGIC;
  signal p_3_in242_in : STD_LOGIC;
  signal p_3_in255_in : STD_LOGIC;
  signal p_3_in268_in : STD_LOGIC;
  signal p_3_in281_in : STD_LOGIC;
  signal p_3_in294_in : STD_LOGIC;
  signal p_3_in307_in : STD_LOGIC;
  signal pat0_data_match_r0 : STD_LOGIC;
  signal pat0_match_fall0_and_r : STD_LOGIC;
  signal pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_fall1_and_r : STD_LOGIC;
  signal pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_rise0_and_r : STD_LOGIC;
  signal pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat0_match_rise1_and_r : STD_LOGIC;
  signal pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_data_match_r0 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall1_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_detect_edge : STD_LOGIC;
  signal pb_detect_edge_done_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_detect_edge_setup : STD_LOGIC;
  signal pb_found_edge_r11_in : STD_LOGIC;
  signal pb_found_edge_r16_in : STD_LOGIC;
  signal pb_found_edge_r21_in : STD_LOGIC;
  signal pb_found_edge_r26_in : STD_LOGIC;
  signal pb_found_edge_r31_in : STD_LOGIC;
  signal pb_found_edge_r36_in : STD_LOGIC;
  signal pb_found_edge_r41_in : STD_LOGIC;
  signal pb_found_edge_r6_in : STD_LOGIC;
  signal pb_found_stable_eye_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_found_stable_eye_r52_in : STD_LOGIC;
  signal pb_found_stable_eye_r56_in : STD_LOGIC;
  signal pb_found_stable_eye_r60_in : STD_LOGIC;
  signal pb_found_stable_eye_r64_in : STD_LOGIC;
  signal pb_found_stable_eye_r68_in : STD_LOGIC;
  signal pb_found_stable_eye_r72_in : STD_LOGIC;
  signal pb_found_stable_eye_r76_in : STD_LOGIC;
  signal pb_found_stable_eye_r80_in : STD_LOGIC;
  signal pi_cnt_dec : STD_LOGIC;
  signal pi_cnt_dec1 : STD_LOGIC;
  signal pi_cnt_dec_i_1_n_0 : STD_LOGIC;
  signal pi_cnt_dec_i_2_n_0 : STD_LOGIC;
  signal pi_en_stg2_f_timing : STD_LOGIC;
  signal pi_en_stg2_f_timing_i_1_n_0 : STD_LOGIC;
  signal pi_rdval_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_rdval_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal pi_stg2_f_incdec_timing : STD_LOGIC;
  signal pi_stg2_f_incdec_timing0 : STD_LOGIC;
  signal pi_stg2_load : STD_LOGIC;
  signal pi_stg2_load_timing : STD_LOGIC;
  signal pi_stg2_load_timing_i_1_n_0 : STD_LOGIC;
  signal pi_stg2_reg_l : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_stg2_reg_l_timing : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_stg2_reg_l_timing[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5]\ : STD_LOGIC;
  signal \^rdlvl_last_byte_done\ : STD_LOGIC;
  signal rdlvl_last_byte_done_i_1_n_0 : STD_LOGIC;
  signal rdlvl_last_byte_done_i_2_n_0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_en : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec : STD_LOGIC;
  signal rdlvl_rank_done_r_i_1_n_0 : STD_LOGIC;
  signal rdlvl_rank_done_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_stg1_done_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_rank_done\ : STD_LOGIC;
  signal rdlvl_stg1_start_r : STD_LOGIC;
  signal right_edge_taps_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \right_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_edge_taps_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \right_edge_taps_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \right_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rnk_cnt_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal samp_cnt_done_r_i_1_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_2_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_3_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_4_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_5_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_reg_n_0 : STD_LOGIC;
  signal \^samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal \samp_edge_cnt0_r[0]_i_3_n_0\ : STD_LOGIC;
  signal samp_edge_cnt0_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal samp_edge_cnt1_en_r : STD_LOGIC;
  signal samp_edge_cnt1_en_r0 : STD_LOGIC;
  signal samp_edge_cnt1_en_r_i_2_n_0 : STD_LOGIC;
  signal samp_edge_cnt1_en_r_i_3_n_0 : STD_LOGIC;
  signal \samp_edge_cnt1_r[0]_i_2_n_0\ : STD_LOGIC;
  signal samp_edge_cnt1_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal sr_valid_r1 : STD_LOGIC;
  signal sr_valid_r110_out : STD_LOGIC;
  signal sr_valid_r2 : STD_LOGIC;
  signal sr_valid_r_reg_n_0 : STD_LOGIC;
  signal stable_idel_cnt : STD_LOGIC;
  signal stable_idel_cnt0 : STD_LOGIC;
  signal stable_idel_cnt2370_out : STD_LOGIC;
  signal store_sr_r0 : STD_LOGIC;
  signal store_sr_r_i_1_n_0 : STD_LOGIC;
  signal store_sr_r_reg_n_0 : STD_LOGIC;
  signal store_sr_req_pulsed_r_reg_n_0 : STD_LOGIC;
  signal store_sr_req_r : STD_LOGIC;
  signal store_sr_req_r_i_2_n_0 : STD_LOGIC;
  signal store_sr_req_r_reg_n_0 : STD_LOGIC;
  signal \tap_cnt_cpt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal tap_limit_cpt_r : STD_LOGIC;
  signal tap_limit_cpt_r_i_1_n_0 : STD_LOGIC;
  signal tap_limit_cpt_r_i_2_n_0 : STD_LOGIC;
  signal tap_limit_cpt_r_i_3_n_0 : STD_LOGIC;
  signal wait_cnt_r0 : STD_LOGIC;
  signal \wait_cnt_r0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wait_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[3]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cal1_state_r[0]_i_5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \FSM_sequential_cal1_state_r[4]_i_7\ : label is "soft_lutpair196";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[5]\ : label is "yes";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[4]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_10\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_6\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_6\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_10\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_11\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cnt_shift_r[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \done_cnt[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \done_cnt[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \first_edge_taps_r[3]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of found_edge_r_i_1 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_edge_r[0]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_edge_r[1]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_edge_r[2]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_edge_r[3]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_edge_r[4]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_edge_r[5]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_edge_r[6]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_edge_r[7]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][4]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of idelay_tap_limit_r_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_13\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_8\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of new_cnt_cpt_r_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of pi_cnt_dec_i_2 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[5]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \right_edge_taps_r[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \right_edge_taps_r[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \right_edge_taps_r[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \right_edge_taps_r[4]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \right_edge_taps_r[5]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \right_edge_taps_r[5]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of samp_cnt_done_r_i_1 : label is "soft_lutpair261";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt0_r_reg[1]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt0_r_reg[1]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt0_r_reg[5]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt0_r_reg[5]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt0_r_reg[9]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt0_r_reg[9]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt1_r_reg[1]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt1_r_reg[1]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt1_r_reg[5]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt1_r_reg[5]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \samp_edge_cnt1_r_reg[9]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \samp_edge_cnt1_r_reg[9]_i_2_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM of \second_edge_taps_r[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \second_edge_taps_r[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \second_edge_taps_r[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \second_edge_taps_r[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \wait_cnt_r[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \wait_cnt_r[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \wait_cnt_r[3]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\ : label is "soft_lutpair258";
begin
  complex_oclkdelay_calib_done_r1_reg <= \^complex_oclkdelay_calib_done_r1_reg\;
  \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\ <= \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\;
  \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\ <= \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\;
  \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\ <= \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\;
  \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\ <= \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\;
  idelay_ce_int <= \^idelay_ce_int\;
  idelay_inc_int <= \^idelay_inc_int\;
  rdlvl_last_byte_done <= \^rdlvl_last_byte_done\;
  rdlvl_stg1_rank_done <= \^rdlvl_stg1_rank_done\;
  samp_edge_cnt0_en_r <= \^samp_edge_cnt0_en_r\;
\FSM_sequential_cal1_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[0]_i_2_n_0\,
      I1 => \FSM_sequential_cal1_state_r[0]_i_3_n_0\,
      I2 => \FSM_sequential_cal1_state_r[0]_i_4_n_0\,
      I3 => cal1_state_r(1),
      I4 => \FSM_sequential_cal1_state_r[0]_i_5_n_0\,
      I5 => \FSM_sequential_cal1_state_r[0]_i_6_n_0\,
      O => \FSM_sequential_cal1_state_r[0]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8888888A"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I1 => \FSM_sequential_cal1_state_r[0]_i_7_n_0\,
      I2 => store_sr_req_r_i_2_n_0,
      I3 => cal1_state_r(2),
      I4 => \pi_counter_read_val_reg[2]\,
      I5 => \FSM_sequential_cal1_state_r[0]_i_8_n_0\,
      O => \FSM_sequential_cal1_state_r[0]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A800"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[4]_i_5_n_0\,
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => idelay_tap_limit_r_reg_n_0,
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(1),
      I5 => \FSM_sequential_cal1_state_r[0]_i_9_n_0\,
      O => \FSM_sequential_cal1_state_r[0]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030F08080300"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      I1 => cal1_state_r(2),
      I2 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[0]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => tap_limit_cpt_r,
      I1 => found_edge_r_reg_n_0,
      I2 => found_first_edge_r_reg_n_0,
      I3 => found_stable_eye_last_r,
      O => \FSM_sequential_cal1_state_r[0]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(2),
      O => \FSM_sequential_cal1_state_r[0]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => idel_pat_detect_valid_r_reg_n_0,
      I2 => cal1_state_r(0),
      I3 => idel_mpr_pat_detect_r,
      I4 => idelay_tap_limit_r_reg_n_0,
      O => \FSM_sequential_cal1_state_r[0]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFFBABA"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => mpr_rdlvl_start_r,
      I2 => mpr_rdlvl_start_reg,
      I3 => \FSM_sequential_cal1_state_r[1]_i_4_n_0\,
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[0]_i_8_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD0000"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[0]\,
      I1 => \done_cnt_reg_n_0_[3]\,
      I2 => \done_cnt_reg_n_0_[1]\,
      I3 => \done_cnt_reg_n_0_[2]\,
      I4 => cal1_state_r(1),
      I5 => \FSM_sequential_cal1_state_r[3]_i_7_n_0\,
      O => \FSM_sequential_cal1_state_r[0]_i_9_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => \FSM_sequential_cal1_state_r[1]_i_2_n_0\,
      I4 => \FSM_sequential_cal1_state_r[4]_i_2_n_0\,
      I5 => \FSM_sequential_cal1_state_r[1]_i_3_n_0\,
      O => \FSM_sequential_cal1_state_r[1]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF5CF00F0F5CF0"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[0]_i_5_n_0\,
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(2),
      I5 => idel_adj_inc_reg_n_0,
      O => \FSM_sequential_cal1_state_r[1]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[1]_i_4_n_0\,
      I1 => mpr_dec_cpt_r_reg_n_0,
      I2 => \FSM_sequential_cal1_state_r[4]_i_7_n_0\,
      I3 => \FSM_sequential_cal1_state_r[3]_i_4_n_0\,
      I4 => \FSM_sequential_cal1_state_r[1]_i_5_n_0\,
      I5 => idel_pat_detect_valid_r,
      O => \FSM_sequential_cal1_state_r[1]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      O => \FSM_sequential_cal1_state_r[1]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF455545FF45FF45"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => mpr_rdlvl_start_r,
      I2 => mpr_rdlvl_start_reg,
      I3 => cal1_state_r(0),
      I4 => idel_mpr_pat_detect_r,
      I5 => idel_pat_detect_valid_r_reg_n_0,
      O => \FSM_sequential_cal1_state_r[1]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[2]_i_2_n_0\,
      I1 => \FSM_sequential_cal1_state_r[2]_i_3_n_0\,
      I2 => idel_mpr_pat_detect_r,
      I3 => idel_pat_detect_valid_r_reg_n_0,
      I4 => cal1_state_r(1),
      I5 => idel_pat_detect_valid_r,
      O => \FSM_sequential_cal1_state_r[2]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCEEEFEEEE"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[2]_i_5_n_0\,
      I1 => \FSM_sequential_cal1_state_r[2]_i_6_n_0\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => \rnk_cnt_r_reg_n_0_[0]\,
      I4 => cal1_state_r(2),
      I5 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      O => \FSM_sequential_cal1_state_r[2]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101110101010"
    )
        port map (
      I0 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I1 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      I2 => \idel_dec_cnt[4]_i_5_n_0\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      I4 => \rnk_cnt_r_reg_n_0_[0]\,
      I5 => \FSM_sequential_cal1_state_r[2]_i_7_n_0\,
      O => \FSM_sequential_cal1_state_r[2]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(2),
      O => idel_pat_detect_valid_r
    );
\FSM_sequential_cal1_state_r[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => mpr_dec_cpt_r_reg_n_0,
      I1 => cal1_state_r1,
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(2),
      O => \FSM_sequential_cal1_state_r[2]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800040008010A02"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[2]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[2]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAEAEA"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[3]_i_2_n_0\,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(2),
      I4 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      I5 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[3]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECECECFFFCECEC"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[3]_i_4_n_0\,
      I1 => \FSM_sequential_cal1_state_r[3]_i_5_n_0\,
      I2 => \FSM_sequential_cal1_state_r[3]_i_6_n_0\,
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(1),
      I5 => \FSM_sequential_cal1_state_r[3]_i_7_n_0\,
      O => \FSM_sequential_cal1_state_r[3]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      O => \FSM_sequential_cal1_state_r[3]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[3]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[3]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[1]_i_4_n_0\,
      I1 => mpr_dec_cpt_r_reg_n_0,
      O => \FSM_sequential_cal1_state_r[3]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(2),
      O => \FSM_sequential_cal1_state_r[3]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAFFFEFFFA"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[4]_i_2_n_0\,
      I1 => cal1_state_r(2),
      I2 => p_0_in364_in,
      I3 => \FSM_sequential_cal1_state_r[4]_i_4_n_0\,
      I4 => \FSM_sequential_cal1_state_r[4]_i_5_n_0\,
      I5 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[4]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0008"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(0),
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => \rnk_cnt_r_reg_n_0_[0]\,
      I4 => \FSM_sequential_cal1_state_r[4]_i_6_n_0\,
      I5 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      O => \FSM_sequential_cal1_state_r[4]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(1),
      O => p_0_in364_in
    );
\FSM_sequential_cal1_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(1),
      I4 => \FSM_sequential_cal1_state_r[4]_i_7_n_0\,
      I5 => \FSM_sequential_cal1_state_r[4]_i_8_n_0\,
      O => \FSM_sequential_cal1_state_r[4]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[4]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000B"
    )
        port map (
      I0 => cal1_state_r1,
      I1 => mpr_dec_cpt_r_reg_n_0,
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[4]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      O => \FSM_sequential_cal1_state_r[4]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => mpr_dec_cpt_r_reg_n_0,
      I1 => \FSM_sequential_cal1_state_r[1]_i_4_n_0\,
      I2 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[4]_i_8_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[4]\,
      I1 => \idel_dec_cnt_reg_n_0_[3]\,
      I2 => \idel_dec_cnt_reg_n_0_[1]\,
      I3 => \idel_dec_cnt_reg_n_0_[0]\,
      I4 => \idel_dec_cnt_reg_n_0_[2]\,
      I5 => \pi_rdval_cnt[5]_i_4_n_0\,
      O => cal1_state_r1
    );
\FSM_sequential_cal1_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABBAAAA"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[5]_i_2_n_0\,
      I1 => cal1_wait_r,
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(0),
      I4 => \FSM_sequential_cal1_state_r[5]_i_3_n_0\,
      I5 => \FSM_sequential_cal1_state_r[5]_i_4_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA3A00000"
    )
        port map (
      I0 => detect_edge_done_r,
      I1 => cal1_wait_r,
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(1),
      I4 => \FSM_sequential_cal1_state_r[0]_i_6_n_0\,
      I5 => \FSM_sequential_cal1_state_r[5]_i_5_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(2),
      O => \FSM_sequential_cal1_state_r[5]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E33CFF"
    )
        port map (
      I0 => prech_done,
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(0),
      I3 => cal1_wait_r,
      I4 => cal1_state_r(2),
      I5 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF820082008200"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[5]_i_3_n_0\,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => cal1_wait_r,
      I4 => \FSM_sequential_cal1_state_r[5]_i_6_n_0\,
      I5 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0000CFFFAA"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[5]_i_7_n_0\,
      I1 => \pi_counter_read_val_reg[2]\,
      I2 => cal1_wait_r,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[5]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => mpr_rdlvl_start_r,
      I1 => mpr_rdlvl_start_reg,
      I2 => rdlvl_stg1_start_r,
      I3 => rdlvl_stg1_start_reg,
      O => \FSM_sequential_cal1_state_r[5]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[0]_i_1_n_0\,
      Q => cal1_state_r(0),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\FSM_sequential_cal1_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[1]_i_1_n_0\,
      Q => cal1_state_r(1),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\FSM_sequential_cal1_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[2]_i_1_n_0\,
      Q => cal1_state_r(2),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\FSM_sequential_cal1_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[3]_i_1_n_0\,
      Q => cal1_state_r(3),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\FSM_sequential_cal1_state_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[4]_i_1_n_0\,
      Q => cal1_state_r(4),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\FSM_sequential_cal1_state_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => '0',
      Q => cal1_state_r(5),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
cal1_dlyce_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F01100"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => tap_limit_cpt_r,
      I2 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => cal1_dlyce_cpt_r
    );
cal1_dlyce_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_dlyce_cpt_r,
      Q => cal1_dlyce_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
cal1_dlyinc_cpt_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tap_limit_cpt_r,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(2),
      I4 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      O => cal1_dlyinc_cpt_r
    );
cal1_dlyinc_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_dlyinc_cpt_r,
      Q => cal1_dlyinc_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
cal1_dq_idel_ce_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(1),
      O => cal1_dq_idel_ce
    );
cal1_dq_idel_ce_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_dq_idel_ce,
      Q => \^idelay_ce_int\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
cal1_dq_idel_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(4),
      O => cal1_dq_idel_inc
    );
cal1_dq_idel_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_dq_idel_inc,
      Q => \^idelay_inc_int\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
cal1_prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(5),
      O => cal1_prech_req_r
    );
cal1_prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_prech_req_r,
      Q => cal1_prech_req_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\cal1_state_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0091000300F80002"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(0),
      O => \cal1_state_r1[0]_i_1_n_0\
    );
\cal1_state_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E8000400D60008"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(2),
      O => \cal1_state_r1[1]_i_1_n_0\
    );
\cal1_state_r1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070000050F010600"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => \cal1_state_r1[2]_i_1_n_0\
    );
\cal1_state_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D010D000E010802"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(1),
      O => \cal1_state_r1[3]_i_1_n_0\
    );
\cal1_state_r1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801000900040000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => \cal1_state_r1[4]_i_1_n_0\
    );
\cal1_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cal1_state_r1[0]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[0]\,
      R => '0'
    );
\cal1_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cal1_state_r1[1]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[1]\,
      R => '0'
    );
\cal1_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cal1_state_r1[2]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[2]\,
      R => '0'
    );
\cal1_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cal1_state_r1[3]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[3]\,
      R => '0'
    );
\cal1_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \cal1_state_r1[4]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[4]\,
      R => '0'
    );
cal1_wait_cnt_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000003000F0E14"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => cal1_wait_cnt_en_r0
    );
cal1_wait_cnt_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_wait_cnt_en_r0,
      Q => cal1_wait_cnt_en_r,
      R => '0'
    );
\cal1_wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cal1_wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      I1 => \cal1_wait_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cal1_wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      I1 => \cal1_wait_cnt_r_reg__0\(1),
      I2 => \cal1_wait_cnt_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\cal1_wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(1),
      I1 => \cal1_wait_cnt_r_reg__0\(0),
      I2 => \cal1_wait_cnt_r_reg__0\(2),
      I3 => \cal1_wait_cnt_r_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\cal1_wait_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555557555555"
    )
        port map (
      I0 => cal1_wait_cnt_en_r,
      I1 => \cal1_wait_cnt_r_reg__0\(2),
      I2 => \cal1_wait_cnt_r_reg__0\(3),
      I3 => \cal1_wait_cnt_r_reg__0\(4),
      I4 => \cal1_wait_cnt_r_reg__0\(0),
      I5 => \cal1_wait_cnt_r_reg__0\(1),
      O => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(2),
      I1 => \cal1_wait_cnt_r_reg__0\(0),
      I2 => \cal1_wait_cnt_r_reg__0\(1),
      I3 => \cal1_wait_cnt_r_reg__0\(3),
      I4 => \cal1_wait_cnt_r_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\cal1_wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \cal1_wait_cnt_r_reg__0\(0),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \cal1_wait_cnt_r_reg__0\(1),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \cal1_wait_cnt_r_reg__0\(2),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \cal1_wait_cnt_r_reg__0\(3),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \cal1_wait_cnt_r_reg__0\(4),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
cal1_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(2),
      I1 => \cal1_wait_cnt_r_reg__0\(3),
      I2 => \cal1_wait_cnt_r_reg__0\(4),
      I3 => \cal1_wait_cnt_r_reg__0\(0),
      I4 => \cal1_wait_cnt_r_reg__0\(1),
      I5 => cal1_wait_cnt_en_r,
      O => cal1_wait_r_i_1_n_0
    );
cal1_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_wait_r_i_1_n_0,
      Q => cal1_wait_r,
      R => '0'
    );
\cnt_idel_dec_cpt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000015100000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      I2 => found_second_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[0]_i_3_n_0\,
      I4 => \cnt_idel_dec_cpt_r[0]_i_4_n_0\,
      I5 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      O => cnt_idel_dec_cpt_r(0)
    );
\cnt_idel_dec_cpt_r[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \first_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[0]_i_10_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => \first_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[0]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \first_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[0]_i_12_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \first_edge_taps_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[0]_i_13_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \right_edge_taps_r_reg_n_0_[1]\,
      I2 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I3 => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_6\,
      I4 => found_first_edge_r_reg_n_0,
      I5 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[0]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"454F"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_w[0]_1\(0),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[0]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[3]\,
      I1 => \first_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[0]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[2]\,
      I1 => \first_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[0]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[1]\,
      I1 => \first_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[0]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[0]\,
      I1 => \first_edge_taps_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[0]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080000C"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[1]_i_2_n_0\,
      I1 => \cnt_idel_dec_cpt_r[1]_i_3_n_0\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      O => cnt_idel_dec_cpt_r(1)
    );
\cnt_idel_dec_cpt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      I1 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\,
      I2 => found_second_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[1]_i_4_n_0\,
      I4 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I5 => \cnt_idel_dec_cpt_r[1]_i_6_n_0\,
      O => \cnt_idel_dec_cpt_r[1]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F45454F"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_w[0]_1\(1),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[1]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \right_edge_taps_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[1]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[2]\,
      I1 => \right_edge_taps_r_reg_n_0_[0]\,
      I2 => \right_edge_taps_r_reg_n_0_[1]\,
      I3 => \right_edge_taps_r_reg_n_0_[4]\,
      I4 => \right_edge_taps_r_reg_n_0_[3]\,
      I5 => \right_edge_taps_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[1]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_5\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[1]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080000C"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[2]_i_2_n_0\,
      I1 => \cnt_idel_dec_cpt_r[2]_i_3_n_0\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      O => cnt_idel_dec_cpt_r(2)
    );
\cnt_idel_dec_cpt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      I1 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\,
      I2 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_4\,
      I3 => found_second_edge_r_reg_n_0,
      I4 => \cnt_idel_dec_cpt_r[2]_i_4_n_0\,
      O => \cnt_idel_dec_cpt_r[2]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F454545454F"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_w[0]_1\(2),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[2]_i_5_n_0\,
      I1 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I2 => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_4\,
      I3 => found_first_edge_r_reg_n_0,
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[2]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \right_edge_taps_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \right_edge_taps_r_reg_n_0_[2]\,
      I4 => \right_edge_taps_r_reg_n_0_[3]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080000C"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_2_n_0\,
      I1 => \cnt_idel_dec_cpt_r[3]_i_3_n_0\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      O => cnt_idel_dec_cpt_r(3)
    );
\cnt_idel_dec_cpt_r[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[3]_i_10_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\,
      I1 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      I2 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_4\,
      I3 => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_7\,
      I4 => found_second_edge_r_reg_n_0,
      I5 => \cnt_idel_dec_cpt_r[3]_i_5_n_0\,
      O => \cnt_idel_dec_cpt_r[3]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F45454F"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_w[0]_1\(3),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r[3]_i_6_n_0\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[3]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_9_n_0\,
      I1 => \right_edge_taps_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I3 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I4 => \cnt_idel_dec_cpt_r[3]_i_10_n_0\,
      O => \cnt_idel_dec_cpt_r[3]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[3]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[5]\,
      I1 => \first_edge_taps_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[3]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[4]\,
      I1 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[3]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \right_edge_taps_r_reg_n_0_[1]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I5 => \right_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[3]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080000C"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[4]_i_2_n_0\,
      I1 => \cnt_idel_dec_cpt_r[4]_i_3_n_0\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      O => cnt_idel_dec_cpt_r(4)
    );
\cnt_idel_dec_cpt_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F45454F"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_w[0]_1\(4),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r[5]_i_10_n_0\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[4]_i_6_n_0\,
      I1 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I2 => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6\,
      I3 => found_first_edge_r_reg_n_0,
      I4 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[4]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_4\,
      I1 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      I2 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\,
      I3 => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_7\,
      I4 => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_6\,
      O => \cnt_idel_dec_cpt_r[4]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_9_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \right_edge_taps_r_reg_n_0_[4]\,
      I3 => \right_edge_taps_r_reg_n_0_[5]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I1 => \first_edge_taps_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[4]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I1 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000005050C00F000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => \pi_counter_read_val_reg[2]\,
      I2 => cal1_state_r(2),
      I3 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => \cnt_idel_dec_cpt_r[5]_i_1_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[5]_i_10_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_edge_taps_r_reg_n_0_[4]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \cnt_idel_dec_cpt_r[3]_i_9_n_0\,
      O => \cnt_idel_dec_cpt_r[5]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08030000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[5]_i_6_n_0\,
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(3),
      I4 => \cnt_idel_dec_cpt_r[5]_i_7_n_0\,
      O => cnt_idel_dec_cpt_r(5)
    );
\cnt_idel_dec_cpt_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      O => \cnt_idel_dec_cpt_r[5]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      O => \cnt_idel_dec_cpt_r[5]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F454545454F"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_w[0]_1\(5),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I4 => \cnt_idel_dec_cpt_r[5]_i_10_n_0\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[5]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88282822"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I2 => \right_edge_taps_r_reg_n_0_[5]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I4 => \cnt_idel_dec_cpt_r[5]_i_11_n_0\,
      O => \cnt_idel_dec_cpt_r[5]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_7\,
      I1 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\,
      I2 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      I3 => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_4\,
      I4 => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_6\,
      I5 => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_5\,
      O => \cnt_idel_dec_cpt_r[5]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(0),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_0\,
      CO(2) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_1\,
      CO(1) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \second_edge_taps_r_reg_n_0_[3]\,
      DI(2) => \second_edge_taps_r_reg_n_0_[2]\,
      DI(1) => \second_edge_taps_r_reg_n_0_[1]\,
      DI(0) => \second_edge_taps_r_reg_n_0_[0]\,
      O(3) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_4\,
      O(2) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_5\,
      O(1) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_6\,
      O(0) => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_7\,
      S(3) => \cnt_idel_dec_cpt_r[0]_i_5_n_0\,
      S(2) => \cnt_idel_dec_cpt_r[0]_i_6_n_0\,
      S(1) => \cnt_idel_dec_cpt_r[0]_i_7_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[0]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_0\,
      CO(2) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_1\,
      CO(1) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \tap_cnt_cpt_r_reg_n_0_[3]\,
      DI(2) => \tap_cnt_cpt_r_reg_n_0_[2]\,
      DI(1) => \tap_cnt_cpt_r_reg_n_0_[1]\,
      DI(0) => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O(3) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_4\,
      O(2) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_5\,
      O(1) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_6\,
      O(0) => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_7\,
      S(3) => \cnt_idel_dec_cpt_r[0]_i_10_n_0\,
      S(2) => \cnt_idel_dec_cpt_r[0]_i_11_n_0\,
      S(1) => \cnt_idel_dec_cpt_r[0]_i_12_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[0]_i_13_n_0\
    );
\cnt_idel_dec_cpt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(1),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(2),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(3),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_idel_dec_cpt_r_reg[0]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[3]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => \second_edge_taps_r_reg_n_0_[5]\,
      DI(0) => \second_edge_taps_r_reg_n_0_[4]\,
      O(3) => \NLW_cnt_idel_dec_cpt_r_reg[3]_i_4_O_UNCONNECTED\(3),
      O(2) => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_5\,
      O(1) => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_6\,
      O(0) => \cnt_idel_dec_cpt_r_reg[3]_i_4_n_7\,
      S(3) => '0',
      S(2) => '1',
      S(1) => \cnt_idel_dec_cpt_r[3]_i_7_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[3]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(4),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_idel_dec_cpt_r[4]_i_4_n_0\,
      I1 => \cnt_idel_dec_cpt_r[4]_i_5_n_0\,
      O => \cnt_idel_dec_cpt_r_reg[4]_i_2_n_0\,
      S => found_second_edge_r_reg_n_0
    );
\cnt_idel_dec_cpt_r_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_idel_dec_cpt_r_reg[0]_i_9_n_0\,
      CO(3 downto 1) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6\,
      O(0) => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \cnt_idel_dec_cpt_r[4]_i_8_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[4]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(5),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I1 => \cnt_idel_dec_cpt_r[5]_i_9_n_0\,
      O => \cnt_idel_dec_cpt_r_reg[5]_i_6_n_0\,
      S => found_second_edge_r_reg_n_0
    );
\cnt_shift_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_shift_r_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\cnt_shift_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFEFFF0000"
    )
        port map (
      I0 => \cnt_shift_r_reg__0\(3),
      I1 => \cnt_shift_r_reg__0\(2),
      I2 => rdlvl_stg1_start_reg,
      I3 => rd_active_r,
      I4 => \cnt_shift_r_reg__0\(0),
      I5 => \cnt_shift_r_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\cnt_shift_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_shift_r_reg__0\(0),
      I1 => \cnt_shift_r_reg__0\(1),
      I2 => \cnt_shift_r_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\cnt_shift_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cnt_shift_r_reg__0\(1),
      I1 => \cnt_shift_r_reg__0\(0),
      I2 => \cnt_shift_r_reg__0\(2),
      I3 => \cnt_shift_r_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\cnt_shift_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \cnt_shift_r_reg__0\(0),
      S => SS(0)
    );
\cnt_shift_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \cnt_shift_r_reg__0\(1),
      R => SS(0)
    );
\cnt_shift_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \cnt_shift_r_reg__0\(2),
      R => SS(0)
    );
\cnt_shift_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \cnt_shift_r_reg__0\(3),
      R => SS(0)
    );
detect_edge_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => pb_detect_edge_done_r(0),
      I2 => detect_edge_done_r_i_2_n_0,
      O => detect_edge_done_r_i_1_n_0
    );
detect_edge_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => pb_detect_edge_done_r(2),
      I2 => pb_detect_edge_done_r(6),
      I3 => pb_detect_edge_done_r(7),
      I4 => pb_detect_edge_done_r(4),
      I5 => pb_detect_edge_done_r(5),
      O => detect_edge_done_r_i_2_n_0
    );
detect_edge_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => detect_edge_done_r_i_1_n_0,
      Q => detect_edge_done_r,
      R => '0'
    );
\done_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[0]\,
      I1 => \done_cnt_reg_n_0_[1]\,
      I2 => \done_cnt_reg_n_0_[2]\,
      I3 => \done_cnt_reg_n_0_[3]\,
      I4 => done_cnt1,
      I5 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => \done_cnt[0]_i_1_n_0\
    );
\done_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF00E"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[3]\,
      I1 => \done_cnt_reg_n_0_[2]\,
      I2 => \done_cnt_reg_n_0_[0]\,
      I3 => \done_cnt_reg_n_0_[1]\,
      I4 => done_cnt1,
      O => \done_cnt[1]_i_1_n_0\
    );
\done_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCC2"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[3]\,
      I1 => \done_cnt_reg_n_0_[2]\,
      I2 => \done_cnt_reg_n_0_[0]\,
      I3 => \done_cnt_reg_n_0_[1]\,
      I4 => done_cnt1,
      I5 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => \done_cnt[2]_i_1_n_0\
    );
\done_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[3]\,
      I1 => \done_cnt_reg_n_0_[2]\,
      I2 => \done_cnt_reg_n_0_[0]\,
      I3 => \done_cnt_reg_n_0_[1]\,
      I4 => done_cnt1,
      O => \done_cnt[3]_i_1_n_0\
    );
\done_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E0FF"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[3]_i_7_n_0\,
      I1 => store_sr_req_r_i_2_n_0,
      I2 => cal1_state_r1347_out,
      I3 => \done_cnt[3]_i_4_n_0\,
      I4 => \cal1_state_r1_reg_n_0_[4]\,
      I5 => \cal1_state_r1_reg_n_0_[0]\,
      O => done_cnt1
    );
\done_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[0]\,
      I1 => \done_cnt_reg_n_0_[3]\,
      I2 => \done_cnt_reg_n_0_[1]\,
      I3 => \done_cnt_reg_n_0_[2]\,
      O => cal1_state_r1347_out
    );
\done_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \cal1_state_r1_reg_n_0_[1]\,
      I1 => \cal1_state_r1_reg_n_0_[3]\,
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(1),
      I4 => \FSM_sequential_cal1_state_r[3]_i_7_n_0\,
      I5 => \cal1_state_r1_reg_n_0_[2]\,
      O => \done_cnt[3]_i_4_n_0\
    );
\done_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \done_cnt[0]_i_1_n_0\,
      Q => \done_cnt_reg_n_0_[0]\,
      R => '0'
    );
\done_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \done_cnt[1]_i_1_n_0\,
      Q => \done_cnt_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\done_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \done_cnt[2]_i_1_n_0\,
      Q => \done_cnt_reg_n_0_[2]\,
      R => '0'
    );
\done_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \done_cnt[3]_i_1_n_0\,
      Q => \done_cnt_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
dqs_po_dec_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => dqs_po_dec_done,
      Q => dqs_po_dec_done_r1,
      R => '0'
    );
dqs_po_dec_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => dqs_po_dec_done_r1,
      Q => dqs_po_dec_done_r2,
      R => '0'
    );
fine_dly_dec_done_r1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => fine_dly_dec_done_r1_i_2_n_0,
      I1 => pi_cnt_dec,
      I2 => dqs_po_dec_done_r2,
      I3 => pi_cnt_dec1,
      I4 => fine_dly_dec_done_r1,
      O => fine_dly_dec_done_r1_i_1_n_0
    );
fine_dly_dec_done_r1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => pi_rdval_cnt(2),
      I1 => pi_rdval_cnt(0),
      I2 => pi_rdval_cnt(5),
      I3 => pi_rdval_cnt(4),
      I4 => pi_rdval_cnt(1),
      I5 => pi_rdval_cnt(3),
      O => fine_dly_dec_done_r1_i_2_n_0
    );
fine_dly_dec_done_r1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pi_rdval_cnt(4),
      I1 => pi_rdval_cnt(3),
      I2 => pi_rdval_cnt(5),
      I3 => pi_rdval_cnt(0),
      I4 => pi_rdval_cnt(1),
      I5 => pi_rdval_cnt(2),
      O => pi_cnt_dec1
    );
fine_dly_dec_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => fine_dly_dec_done_r1_i_1_n_0,
      Q => fine_dly_dec_done_r1,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
fine_dly_dec_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => fine_dly_dec_done_r1,
      Q => fine_dly_dec_done_r2,
      R => '0'
    );
\first_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \first_edge_taps_r[3]_i_2_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(1),
      O => \first_edge_taps_r[3]_i_1_n_0\
    );
\first_edge_taps_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \first_edge_taps_r[3]_i_3_n_0\,
      I1 => found_edge_r_reg_n_0,
      I2 => cal1_state_r1349_out,
      I3 => detect_edge_done_r,
      I4 => tap_limit_cpt_r,
      I5 => cal1_prech_req_r,
      O => \first_edge_taps_r[3]_i_2_n_0\
    );
\first_edge_taps_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020400000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(5),
      O => \first_edge_taps_r[3]_i_3_n_0\
    );
\first_edge_taps_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => found_first_edge_r_reg_n_0,
      I1 => found_stable_eye_last_r,
      O => cal1_state_r1349_out
    );
\first_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I4 => \first_edge_taps_r[3]_i_2_n_0\,
      I5 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \first_edge_taps_r[4]_i_1_n_0\
    );
\first_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I4 => \first_edge_taps_r[3]_i_2_n_0\,
      I5 => \first_edge_taps_r_reg_n_0_[5]\,
      O => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \first_edge_taps_r[3]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[0]\,
      Q => \first_edge_taps_r_reg_n_0_[0]\,
      R => \first_edge_taps_r[3]_i_1_n_0\
    );
\first_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \first_edge_taps_r[3]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[1]\,
      Q => \first_edge_taps_r_reg_n_0_[1]\,
      R => \first_edge_taps_r[3]_i_1_n_0\
    );
\first_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \first_edge_taps_r[3]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[2]\,
      Q => \first_edge_taps_r_reg_n_0_[2]\,
      R => \first_edge_taps_r[3]_i_1_n_0\
    );
\first_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \first_edge_taps_r[3]_i_2_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[3]\,
      Q => \first_edge_taps_r_reg_n_0_[3]\,
      R => \first_edge_taps_r[3]_i_1_n_0\
    );
\first_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \first_edge_taps_r[4]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[4]\,
      R => '0'
    );
\first_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \first_edge_taps_r[5]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[5]\,
      R => '0'
    );
found_edge_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I1 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I2 => found_edge_r_i_2_n_0,
      O => found_edge_r_i_1_n_0
    );
found_edge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I1 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I2 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I3 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I4 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I5 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      O => found_edge_r_i_2_n_0
    );
found_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => found_edge_r_i_1_n_0,
      Q => found_edge_r_reg_n_0,
      R => '0'
    );
found_first_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF80888000"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => found_edge_r_reg_n_0,
      I2 => \first_edge_taps_r[3]_i_3_n_0\,
      I3 => \right_edge_taps_r[5]_i_3_n_0\,
      I4 => cal1_prech_req_r,
      I5 => found_first_edge_r_reg_n_0,
      O => found_first_edge_r_i_1_n_0
    );
found_first_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => found_first_edge_r_i_1_n_0,
      Q => found_first_edge_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
found_second_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BFFF8A008000"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \first_edge_taps_r[3]_i_3_n_0\,
      I2 => \right_edge_taps_r[5]_i_3_n_0\,
      I3 => cal1_state_r1349_out,
      I4 => cal1_prech_req_r,
      I5 => found_second_edge_r_reg_n_0,
      O => found_second_edge_r_i_1_n_0
    );
found_second_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => found_second_edge_r_i_1_n_0,
      Q => found_second_edge_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
found_stable_eye_last_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => found_stable_eye_r_reg_n_0,
      I1 => detect_edge_done_r,
      I2 => found_stable_eye_last_r,
      O => found_stable_eye_last_r_i_1_n_0
    );
found_stable_eye_last_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => found_stable_eye_last_r_i_1_n_0,
      Q => found_stable_eye_last_r,
      R => pb_detect_edge_setup
    );
found_stable_eye_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => found_stable_eye_r_i_2_n_0,
      I1 => pb_found_stable_eye_r(4),
      I2 => pb_found_stable_eye_r(5),
      O => found_stable_eye_r_i_1_n_0
    );
found_stable_eye_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pb_found_stable_eye_r(6),
      I1 => pb_found_stable_eye_r(7),
      I2 => pb_found_stable_eye_r(1),
      I3 => pb_found_stable_eye_r(0),
      I4 => pb_found_stable_eye_r(3),
      I5 => pb_found_stable_eye_r(2),
      O => found_stable_eye_r_i_2_n_0
    );
found_stable_eye_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => found_stable_eye_r_i_1_n_0,
      Q => found_stable_eye_r_reg_n_0,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\(0),
      Q => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(0),
      Q => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\(0),
      Q => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\(0),
      Q => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\,
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_sr_r_reg_n_0,
      I1 => sr_valid_r_reg_n_0,
      O => store_sr_r0
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\,
      Q => idel_pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\,
      Q => idel_pat1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\,
      Q => idel_pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0\,
      Q => pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0\,
      Q => pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0\,
      Q => pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0\,
      Q => pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0\,
      Q => pat1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0\,
      Q => pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0\,
      Q => pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\,
      Q => idel_pat1_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\,
      Q => idel_pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\,
      Q => idel_pat1_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1_n_0\,
      Q => pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0\,
      Q => pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0\,
      Q => pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0\,
      Q => pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0\,
      Q => pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0\,
      Q => pat1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\,
      Q => idel_pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\,
      Q => idel_pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\,
      Q => idel_pat1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0\,
      Q => pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0\,
      Q => pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0\,
      Q => pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1_n_0\,
      Q => pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0\,
      Q => pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0\,
      Q => pat1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0\,
      Q => pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\,
      Q => idel_pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\,
      Q => idel_pat1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\,
      Q => idel_pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0\,
      Q => pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1_n_0\,
      Q => pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0\,
      Q => pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0\,
      Q => pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0\,
      Q => pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0\,
      Q => pat1_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0\,
      Q => pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\,
      Q => idel_pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\,
      Q => idel_pat1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\,
      Q => idel_pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0\,
      Q => pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0\,
      Q => pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0\,
      Q => pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0\,
      Q => pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0\,
      Q => pat1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0\,
      Q => pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0\,
      Q => pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\,
      Q => idel_pat1_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\,
      Q => idel_pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\,
      Q => idel_pat1_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0\,
      Q => pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0\,
      Q => pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0\,
      Q => pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0\,
      Q => pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0\,
      Q => pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0\,
      Q => pat1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\,
      Q => idel_pat1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\,
      Q => idel_pat1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\,
      Q => idel_pat1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0\,
      Q => pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0\,
      Q => pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0\,
      Q => pat0_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0\,
      Q => pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0\,
      Q => pat1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0\,
      Q => pat1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0\,
      Q => pat1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\,
      Q => idel_pat1_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\,
      Q => idel_pat1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\,
      Q => idel_pat1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0\,
      Q => pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0\,
      Q => pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0\,
      Q => pat0_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0\,
      Q => pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0\,
      Q => pat1_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0\,
      Q => pat1_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0\,
      Q => pat1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idel_pat0_match_rise1_and_r,
      I1 => idel_pat0_match_rise0_and_r,
      I2 => idel_pat0_match_fall0_and_r,
      I3 => idel_pat0_match_fall1_and_r,
      O => idel_pat0_data_match_r0
    );
\gen_pat_match_div2.idel_pat0_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idel_pat0_data_match_r0,
      Q => \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat0_match_fall0_r(7),
      I1 => idel_pat0_match_fall0_r(5),
      I2 => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat0_match_fall0_r(1),
      I1 => idel_pat0_match_fall0_r(6),
      I2 => idel_pat0_match_fall0_r(4),
      I3 => idel_pat0_match_fall0_r(0),
      I4 => idel_pat0_match_fall0_r(2),
      I5 => idel_pat0_match_fall0_r(3),
      O => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\,
      Q => idel_pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(5),
      I1 => idel_pat0_match_fall1_r(4),
      I2 => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(0),
      I1 => idel_pat0_match_fall1_r(7),
      I2 => idel_pat0_match_fall1_r(6),
      I3 => idel_pat0_match_fall1_r(2),
      I4 => idel_pat0_match_fall1_r(1),
      I5 => idel_pat0_match_fall1_r(3),
      O => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\,
      Q => idel_pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(6),
      I1 => idel_pat0_match_rise0_r(4),
      I2 => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(2),
      I1 => idel_pat0_match_rise0_r(0),
      I2 => idel_pat0_match_rise0_r(5),
      I3 => idel_pat0_match_rise0_r(1),
      I4 => idel_pat0_match_rise0_r(7),
      I5 => idel_pat0_match_rise0_r(3),
      O => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\,
      Q => idel_pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(7),
      I1 => idel_pat0_match_rise1_r(4),
      I2 => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(0),
      I1 => idel_pat0_match_rise1_r(6),
      I2 => idel_pat0_match_rise1_r(5),
      I3 => idel_pat0_match_rise1_r(1),
      I4 => idel_pat0_match_rise1_r(2),
      I5 => idel_pat0_match_rise1_r(3),
      O => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\,
      Q => idel_pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idel_pat1_match_rise0_and_r,
      I1 => idel_pat1_match_rise1_and_r,
      I2 => idel_pat1_match_fall0_and_r,
      I3 => idel_pat1_match_fall1_and_r,
      O => idel_pat1_data_match_r0
    );
\gen_pat_match_div2.idel_pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idel_pat1_data_match_r0,
      Q => \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat1_match_fall0_r(5),
      I1 => idel_pat0_match_fall0_r(4),
      I2 => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat1_match_fall0_r(6),
      I1 => idel_pat1_match_fall0_r(7),
      I2 => idel_pat1_match_fall0_r(2),
      I3 => idel_pat1_match_fall0_r(3),
      I4 => idel_pat0_match_fall0_r(0),
      I5 => idel_pat1_match_fall0_r(1),
      O => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\,
      Q => idel_pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat1_match_fall1_r(5),
      I1 => idel_pat1_match_fall1_r(4),
      I2 => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(6),
      I1 => idel_pat1_match_fall1_r(7),
      I2 => idel_pat0_match_fall1_r(2),
      I3 => idel_pat1_match_fall1_r(3),
      I4 => idel_pat1_match_fall1_r(0),
      I5 => idel_pat1_match_fall1_r(1),
      O => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\,
      Q => idel_pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat1_match_rise0_r(5),
      I1 => idel_pat1_match_rise0_r(4),
      I2 => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat1_match_rise0_r(6),
      I1 => idel_pat0_match_rise0_r(7),
      I2 => idel_pat1_match_rise0_r(2),
      I3 => idel_pat0_match_rise0_r(3),
      I4 => idel_pat1_match_rise0_r(0),
      I5 => idel_pat1_match_rise0_r(1),
      O => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\,
      Q => idel_pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(5),
      I1 => idel_pat1_match_rise1_r(4),
      I2 => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => idel_pat1_match_rise1_r(6),
      I1 => idel_pat1_match_rise1_r(7),
      I2 => idel_pat1_match_rise1_r(2),
      I3 => idel_pat1_match_rise1_r(3),
      I4 => idel_pat1_match_rise1_r(0),
      I5 => idel_pat0_match_rise1_r(1),
      O => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\,
      Q => idel_pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat_data_match_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\,
      I2 => sr_valid_r2,
      I3 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      O => \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat_data_match_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\,
      Q => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.pat0_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat0_match_rise0_and_r,
      I1 => pat0_match_fall0_and_r,
      I2 => pat0_match_fall1_and_r,
      I3 => pat0_match_rise1_and_r,
      O => pat0_data_match_r0
    );
\gen_pat_match_div2.pat0_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat0_data_match_r0,
      Q => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat0_match_fall0_r(7),
      I1 => pat0_match_fall0_r(4),
      I2 => \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat0_match_fall0_r(0),
      I1 => pat0_match_fall0_r(6),
      I2 => pat0_match_fall0_r(5),
      I3 => pat0_match_fall0_r(1),
      I4 => pat0_match_fall0_r(2),
      I5 => pat0_match_fall0_r(3),
      O => \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0\,
      Q => pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat0_match_fall1_r(5),
      I1 => pat0_match_fall1_r(4),
      I2 => \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat0_match_fall1_r(0),
      I1 => pat0_match_fall1_r(6),
      I2 => pat0_match_fall1_r(7),
      I3 => pat0_match_fall1_r(3),
      I4 => pat0_match_fall1_r(1),
      I5 => pat0_match_fall1_r(2),
      O => \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0\,
      Q => pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat0_match_rise0_r(7),
      I1 => pat0_match_rise0_r(5),
      I2 => \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat0_match_rise0_r(1),
      I1 => pat0_match_rise0_r(6),
      I2 => pat0_match_rise0_r(4),
      I3 => pat0_match_rise0_r(0),
      I4 => pat0_match_rise0_r(2),
      I5 => pat0_match_rise0_r(3),
      O => \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0\,
      Q => pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat0_match_rise1_r(5),
      I1 => pat0_match_rise1_r(4),
      I2 => \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat0_match_rise1_r(0),
      I1 => pat0_match_rise1_r(7),
      I2 => pat0_match_rise1_r(6),
      I3 => pat0_match_rise1_r(2),
      I4 => pat0_match_rise1_r(1),
      I5 => pat0_match_rise1_r(3),
      O => \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0\,
      Q => pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise0_and_r,
      I1 => pat1_match_fall1_and_r,
      I2 => pat1_match_rise1_and_r,
      I3 => pat1_match_fall0_and_r,
      O => pat1_data_match_r0
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat1_data_match_r0,
      Q => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat0_match_fall0_r(5),
      I1 => pat1_match_fall0_r(4),
      I2 => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat1_match_fall0_r(6),
      I1 => pat1_match_fall0_r(7),
      I2 => pat1_match_fall0_r(2),
      I3 => pat1_match_fall0_r(3),
      I4 => pat1_match_fall0_r(0),
      I5 => pat0_match_fall0_r(1),
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0\,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat1_match_fall1_r(5),
      I1 => pat1_match_fall1_r(4),
      I2 => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat1_match_fall1_r(6),
      I1 => pat0_match_fall1_r(7),
      I2 => pat1_match_fall1_r(2),
      I3 => pat0_match_fall1_r(3),
      I4 => pat1_match_fall1_r(0),
      I5 => pat1_match_fall1_r(1),
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0\,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(5),
      I1 => pat0_match_rise0_r(4),
      I2 => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat1_match_rise0_r(6),
      I1 => pat1_match_rise0_r(7),
      I2 => pat1_match_rise0_r(2),
      I3 => pat1_match_rise0_r(3),
      I4 => pat0_match_rise0_r(0),
      I5 => idel_pat0_match_rise0_r(1),
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0\,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pat1_match_rise1_r(5),
      I1 => pat1_match_rise1_r(4),
      I2 => \gen_pat_match_div2.pat1_match_rise1_and_r_i_2__0_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat0_match_rise1_r(6),
      I1 => pat1_match_rise1_r(7),
      I2 => pat0_match_rise1_r(2),
      I3 => pat1_match_rise1_r(3),
      I4 => pat1_match_rise1_r(0),
      I5 => pat1_match_rise1_r(1),
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_2__0_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0\,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => D(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\,
      O => p_322_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_322_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_345_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_345_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_341_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_341_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_339_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_339_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_337_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_337_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sr_valid_r2,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\,
      O => p_335_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_335_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_330_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_330_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_328_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_328_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_326_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_326_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_324_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_324_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0\,
      Q => p_1_in17_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in293_in,
      I1 => p_3_in294_in,
      I2 => p_0_in292_in,
      I3 => p_1_in295_in,
      O => p_296_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_296_out,
      Q => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_317_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_317_out,
      Q => p_0_in292_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_315_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_315_out,
      Q => p_3_in294_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_313_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_313_out,
      Q => p_1_in295_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_311_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_311_out,
      Q => p_2_in293_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0\,
      Q => p_0_in104_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in306_in,
      I1 => p_3_in307_in,
      I2 => p_0_in305_in,
      I3 => p_1_in308_in,
      O => p_309_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_309_out,
      Q => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_304_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_304_out,
      Q => p_0_in305_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_302_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_302_out,
      Q => p_3_in307_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      O => p_300_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_300_out,
      Q => p_1_in308_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_298_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_298_out,
      Q => p_2_in306_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0\,
      Q => p_1_in14_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in269_in,
      I1 => p_2_in267_in,
      I2 => p_3_in268_in,
      I3 => p_0_in266_in,
      O => p_270_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_270_out,
      Q => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_291_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_291_out,
      Q => p_0_in266_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_289_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_289_out,
      Q => p_3_in268_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      O => p_287_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_287_out,
      Q => p_1_in269_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_285_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_285_out,
      Q => p_2_in267_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0\,
      Q => p_0_in101_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in279_in,
      I1 => p_2_in280_in,
      I2 => p_3_in281_in,
      I3 => p_1_in282_in,
      O => p_283_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_283_out,
      Q => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      O => p_278_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_278_out,
      Q => p_0_in279_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      O => p_276_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_276_out,
      Q => p_3_in281_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      O => p_274_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_274_out,
      Q => p_1_in282_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      O => p_272_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_272_out,
      Q => p_2_in280_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0\,
      Q => p_1_in11_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in240_in,
      I1 => p_2_in241_in,
      I2 => p_3_in242_in,
      I3 => p_1_in243_in,
      O => p_244_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_244_out,
      Q => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_265_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_265_out,
      Q => p_0_in240_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_263_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_263_out,
      Q => p_3_in242_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      O => p_261_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_261_out,
      Q => p_1_in243_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_259_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_259_out,
      Q => p_2_in241_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0\,
      Q => p_0_in98_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in256_in,
      I1 => p_2_in254_in,
      I2 => p_3_in255_in,
      I3 => p_0_in253_in,
      O => p_257_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_257_out,
      Q => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_252_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_252_out,
      Q => p_0_in253_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_250_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_250_out,
      Q => p_3_in255_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_248_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_248_out,
      Q => p_1_in256_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      O => p_246_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_246_out,
      Q => p_2_in254_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0\,
      Q => p_1_in8_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in215_in,
      I1 => p_3_in216_in,
      I2 => p_0_in214_in,
      I3 => p_1_in217_in,
      O => p_218_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_218_out,
      Q => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      O => p_239_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_239_out,
      Q => p_0_in214_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      O => p_237_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_237_out,
      Q => p_3_in216_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      O => p_235_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_235_out,
      Q => p_1_in217_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      O => p_233_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_233_out,
      Q => p_2_in215_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0\,
      Q => p_0_in95_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in227_in,
      I1 => p_2_in228_in,
      I2 => p_3_in229_in,
      I3 => p_1_in230_in,
      O => p_231_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_231_out,
      Q => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      O => p_226_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_226_out,
      Q => p_0_in227_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_224_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_224_out,
      Q => p_3_in229_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_222_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_222_out,
      Q => p_1_in230_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_220_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_220_out,
      Q => p_2_in228_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0\,
      Q => p_1_in5_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in189_in,
      I1 => p_3_in190_in,
      I2 => p_0_in188_in,
      I3 => p_1_in191_in,
      O => p_192_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_192_out,
      Q => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      O => p_213_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_213_out,
      Q => p_0_in188_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      O => p_211_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_211_out,
      Q => p_3_in190_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      O => p_209_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_209_out,
      Q => p_1_in191_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_207_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_207_out,
      Q => p_2_in189_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0\,
      Q => p_0_in92_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in201_in,
      I1 => p_3_in203_in,
      I2 => p_2_in202_in,
      I3 => p_1_in204_in,
      O => p_205_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_205_out,
      Q => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_200_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_200_out,
      Q => p_0_in201_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_198_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_198_out,
      Q => p_3_in203_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_196_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_196_out,
      Q => p_1_in204_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_194_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_194_out,
      Q => p_2_in202_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0\,
      Q => p_1_in2_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in163_in,
      I1 => p_3_in164_in,
      I2 => p_0_in162_in,
      I3 => p_1_in165_in,
      O => p_166_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_166_out,
      Q => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_187_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_187_out,
      Q => p_0_in162_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_185_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_185_out,
      Q => p_3_in164_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_183_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_183_out,
      Q => p_1_in165_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_181_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_181_out,
      Q => p_2_in163_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0\,
      Q => p_0_in89_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in176_in,
      I1 => p_3_in177_in,
      I2 => p_0_in175_in,
      I3 => p_1_in178_in,
      O => p_179_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_179_out,
      Q => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_174_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_174_out,
      Q => p_0_in175_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_172_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_172_out,
      Q => p_3_in177_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_170_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_170_out,
      Q => p_1_in178_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_168_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_168_out,
      Q => p_2_in176_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7]\,
      I1 => p_3_in138_in,
      I2 => p_0_in137_in,
      I3 => p_1_in139_in,
      O => p_140_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_140_out,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      O => p_161_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_161_out,
      Q => p_0_in137_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      O => p_159_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_159_out,
      Q => p_3_in138_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      O => p_157_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_157_out,
      Q => p_1_in139_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      O => p_155_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_155_out,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in150_in,
      I1 => p_3_in151_in,
      I2 => p_0_in149_in,
      I3 => p_1_in152_in,
      O => p_153_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => p_153_out,
      Q => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      O => p_148_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_148_out,
      Q => p_0_in149_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_146_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_146_out,
      Q => p_3_in151_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E00000000E00E"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(1),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      I4 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(0),
      I5 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      O => p_144_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_144_out,
      Q => p_1_in152_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I4 => \gen_pat_match_div2.pat1_data_match_r_reg_n_0\,
      I5 => \gen_pat_match_div2.pat0_data_match_r_reg_n_0\,
      O => p_142_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_142_out,
      Q => p_2_in150_in,
      R => '0'
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__2\(0)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      O => \p_0_in__2\(1)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      O => \p_0_in__2\(3)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(0),
      I2 => pb_found_edge_r41_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      O => \p_0_in__2\(4)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I4 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      O => pb_found_edge_r41_in
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\,
      D => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(0),
      O => \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\,
      Q => pb_detect_edge_done_r(0),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0\,
      I5 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I5 => pb_detect_edge_done_r(0),
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_136_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r80_in,
      I4 => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(0),
      O => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I1 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      O => p_136_out
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I1 => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I4 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I5 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      O => pb_found_stable_eye_r80_in
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(0),
      O => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4_n_0\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      O => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_5_n_0\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\,
      Q => pb_found_stable_eye_r(0),
      R => '0'
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I2 => pb_detect_edge_done_r(0),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__3\(0)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      O => \p_0_in__3\(1)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      O => \p_0_in__3\(3)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(1),
      I2 => pb_found_edge_r36_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      O => \p_0_in__3\(4)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in104_in,
      I3 => p_0_in16_in,
      I4 => p_1_in17_in,
      O => pb_found_edge_r36_in
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__3\(0),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__3\(1),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1_n_0\,
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__3\(3),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__3\(4),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => p_0_in104_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(1),
      O => \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\,
      Q => pb_detect_edge_done_r(1),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[1].pb_found_edge_r[1]_i_3_n_0\,
      I5 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => p_0_in16_in,
      I2 => p_1_in17_in,
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => p_1_in17_in,
      I1 => p_0_in16_in,
      I2 => p_0_in104_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I5 => pb_detect_edge_done_r(1),
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_3_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\,
      Q => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_133_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r76_in,
      I4 => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(1),
      O => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      O => p_133_out
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I1 => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in104_in,
      I4 => p_0_in16_in,
      I5 => p_1_in17_in,
      O => pb_found_stable_eye_r76_in
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(1),
      O => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4_n_0\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      O => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_5_n_0\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\,
      Q => pb_found_stable_eye_r(1),
      R => '0'
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => p_0_in104_in,
      I2 => pb_detect_edge_done_r(1),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\,
      Q => p_0_in16_in,
      R => '0'
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__4\(0)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      O => \p_0_in__4\(1)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      O => \p_0_in__4\(3)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(2),
      I2 => pb_found_edge_r31_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(2),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      O => \p_0_in__4\(4)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in101_in,
      I3 => p_0_in13_in,
      I4 => p_1_in14_in,
      O => pb_found_edge_r31_in
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__4\(0),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__4\(1),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1_n_0\,
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__4\(3),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__4\(4),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => p_0_in101_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(2),
      O => \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\,
      Q => pb_detect_edge_done_r(2),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[2].pb_found_edge_r[2]_i_3_n_0\,
      I5 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in101_in,
      I1 => p_0_in13_in,
      I2 => p_1_in14_in,
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => p_0_in13_in,
      I2 => p_0_in101_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I5 => pb_detect_edge_done_r(2),
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_3_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\,
      Q => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_130_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r72_in,
      I4 => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(2),
      O => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in13_in,
      I1 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      O => p_130_out
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I1 => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in101_in,
      I4 => p_0_in13_in,
      I5 => p_1_in14_in,
      O => pb_found_stable_eye_r72_in
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(2),
      O => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4_n_0\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      O => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_5_n_0\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\,
      Q => pb_found_stable_eye_r(2),
      R => '0'
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => p_0_in13_in,
      I1 => p_0_in101_in,
      I2 => pb_detect_edge_done_r(2),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\,
      Q => p_0_in13_in,
      R => '0'
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__5\(0)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      O => \p_0_in__5\(1)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      O => \p_0_in__5\(3)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(3),
      I2 => pb_found_edge_r26_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      O => \p_0_in__5\(4)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in98_in,
      I3 => p_0_in10_in,
      I4 => p_1_in11_in,
      O => pb_found_edge_r26_in
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__5\(0),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__5\(1),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1_n_0\,
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__5\(3),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__5\(4),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => p_0_in98_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(3),
      O => \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\,
      Q => pb_detect_edge_done_r(3),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[3].pb_found_edge_r[3]_i_3_n_0\,
      I5 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in98_in,
      I1 => p_0_in10_in,
      I2 => p_1_in11_in,
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => p_1_in11_in,
      I1 => p_0_in10_in,
      I2 => p_0_in98_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I5 => pb_detect_edge_done_r(3),
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_3_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\,
      Q => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_127_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r68_in,
      I4 => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(3),
      O => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      O => p_127_out
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I1 => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in98_in,
      I4 => p_0_in10_in,
      I5 => p_1_in11_in,
      O => pb_found_stable_eye_r68_in
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(3),
      O => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4_n_0\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      O => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_5_n_0\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\,
      Q => pb_found_stable_eye_r(3),
      R => '0'
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in98_in,
      I2 => pb_detect_edge_done_r(3),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\,
      Q => p_0_in10_in,
      R => '0'
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__6\(0)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      O => \p_0_in__6\(1)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      O => \p_0_in__6\(3)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(4),
      I2 => pb_found_edge_r21_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      O => \p_0_in__6\(4)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in95_in,
      I3 => p_0_in7_in,
      I4 => p_1_in8_in,
      O => pb_found_edge_r21_in
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__6\(0),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__6\(1),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1_n_0\,
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__6\(3),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__6\(4),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => p_0_in95_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(4),
      O => \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\,
      Q => pb_detect_edge_done_r(4),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[4].pb_found_edge_r[4]_i_3_n_0\,
      I5 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in95_in,
      I1 => p_0_in7_in,
      I2 => p_1_in8_in,
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => p_0_in7_in,
      I2 => p_0_in95_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I5 => pb_detect_edge_done_r(4),
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_3_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\,
      Q => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_124_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r64_in,
      I4 => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(4),
      O => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      O => p_124_out
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I1 => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in95_in,
      I4 => p_0_in7_in,
      I5 => p_1_in8_in,
      O => pb_found_stable_eye_r64_in
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(4),
      O => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4_n_0\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      O => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_5_n_0\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\,
      Q => pb_found_stable_eye_r(4),
      R => '0'
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in95_in,
      I2 => pb_detect_edge_done_r(4),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\,
      Q => p_0_in7_in,
      R => '0'
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__7\(0)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      O => \p_0_in__7\(1)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      O => \p_0_in__7\(3)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(5),
      I2 => pb_found_edge_r16_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(5),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      O => \p_0_in__7\(4)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in92_in,
      I3 => p_0_in4_in,
      I4 => p_1_in5_in,
      O => pb_found_edge_r16_in
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__7\(0),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__7\(1),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1_n_0\,
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__7\(3),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__7\(4),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => p_0_in92_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(5),
      O => \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\,
      Q => pb_detect_edge_done_r(5),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[5].pb_found_edge_r[5]_i_3_n_0\,
      I5 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => p_0_in4_in,
      I2 => p_1_in5_in,
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_0_in4_in,
      I2 => p_0_in92_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I5 => pb_detect_edge_done_r(5),
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_3_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\,
      Q => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_121_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r60_in,
      I4 => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(5),
      O => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      O => p_121_out
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I1 => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in92_in,
      I4 => p_0_in4_in,
      I5 => p_1_in5_in,
      O => pb_found_stable_eye_r60_in
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(5),
      O => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4_n_0\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      O => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_5_n_0\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\,
      Q => pb_found_stable_eye_r(5),
      R => '0'
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in92_in,
      I2 => pb_detect_edge_done_r(5),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\,
      Q => p_0_in4_in,
      R => '0'
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__8\(0)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      O => \p_0_in__8\(1)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      O => \p_0_in__8\(3)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(6),
      I2 => pb_found_edge_r11_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(6),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      O => \p_0_in__8\(4)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in89_in,
      I3 => p_0_in1_in,
      I4 => p_1_in2_in,
      O => pb_found_edge_r11_in
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__8\(0),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__8\(1),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1_n_0\,
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__8\(3),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__8\(4),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => p_0_in89_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(6),
      O => \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\,
      Q => pb_detect_edge_done_r(6),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[6].pb_found_edge_r[6]_i_3_n_0\,
      I5 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in89_in,
      I1 => p_0_in1_in,
      I2 => p_1_in2_in,
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => p_0_in89_in,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I5 => pb_detect_edge_done_r(6),
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_3_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\,
      Q => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_118_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r56_in,
      I4 => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(6),
      O => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      O => p_118_out
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I1 => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in89_in,
      I4 => p_0_in1_in,
      I5 => p_1_in2_in,
      O => pb_found_stable_eye_r56_in
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(6),
      O => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4_n_0\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      O => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_5_n_0\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\,
      Q => pb_found_stable_eye_r(6),
      R => '0'
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in89_in,
      I2 => pb_detect_edge_done_r(6),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\,
      Q => p_0_in1_in,
      R => '0'
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__9\(0)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      O => \p_0_in__9\(1)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      O => \p_0_in__9\(3)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => pb_detect_edge_done_r(7),
      I2 => pb_found_edge_r6_in,
      I3 => pb_detect_edge,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444400000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(7),
      I1 => pb_detect_edge,
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\,
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I5 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      O => \p_0_in__9\(4)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFB8"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I3 => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      I4 => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      O => pb_found_edge_r6_in
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__9\(0),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__9\(1),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1_n_0\,
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__9\(3),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__9\(4),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000048"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(3),
      O => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => pb_detect_edge_done_r(7),
      O => \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0\,
      Q => pb_detect_edge_done_r(7),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000F000E00000"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => pb_detect_edge,
      I3 => pb_detect_edge_setup,
      I4 => \gen_track_left_edge[7].pb_found_edge_r[7]_i_3_n_0\,
      I5 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I1 => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      I2 => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECCFE"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      I1 => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      I2 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I5 => pb_detect_edge_done_r(7),
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_3_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\,
      Q => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F0F0F08000000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => p_115_out,
      I2 => pb_detect_edge_setup,
      I3 => pb_found_stable_eye_r52_in,
      I4 => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(7),
      O => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      I1 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      O => p_115_out
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFFFFBFB0"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I1 => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_5_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I4 => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      I5 => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      O => pb_found_stable_eye_r52_in
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pb_detect_edge,
      I1 => pb_detect_edge_done_r(7),
      O => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4_n_0\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      O => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_5_n_0\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\,
      Q => pb_found_stable_eye_r(7),
      R => '0'
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0AAAEAA"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      I1 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I2 => pb_detect_edge_done_r(7),
      I3 => pb_detect_edge,
      I4 => samp_cnt_done_r_reg_n_0,
      I5 => pb_detect_edge_setup,
      O => \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\,
      Q => \gen_track_left_edge[7].pb_last_tap_jitter_r_reg_n_0_[7]\,
      R => '0'
    );
idel_adj_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_wait_r,
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(5),
      I4 => idel_adj_inc_i_2_n_0,
      I5 => idel_adj_inc_reg_n_0,
      O => idel_adj_inc_i_1_n_0
    );
idel_adj_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000AC000"
    )
        port map (
      I0 => idel_adj_inc_i_3_n_0,
      I1 => \FSM_sequential_cal1_state_r[4]_i_5_n_0\,
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(0),
      I5 => cal1_wait_r,
      O => idel_adj_inc_i_2_n_0
    );
idel_adj_inc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => detect_edge_done_r,
      I4 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      O => idel_adj_inc_i_3_n_0
    );
idel_adj_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idel_adj_inc_i_1_n_0,
      Q => idel_adj_inc_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idel_dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005000500000000C"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[0]\,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(3),
      I5 => cal1_state_r(1),
      O => idel_dec_cnt(0)
    );
\idel_dec_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90909090FF909090"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[0]\,
      I1 => \idel_dec_cnt_reg_n_0_[1]\,
      I2 => \right_edge_taps_r[5]_i_4_n_0\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I4 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I5 => cal1_state_r(1),
      O => idel_dec_cnt(1)
    );
\idel_dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE100E100E100"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[1]\,
      I1 => \idel_dec_cnt_reg_n_0_[0]\,
      I2 => \idel_dec_cnt_reg_n_0_[2]\,
      I3 => \right_edge_taps_r[5]_i_4_n_0\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I5 => \idel_dec_cnt[4]_i_7_n_0\,
      O => idel_dec_cnt(2)
    );
\idel_dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606060FF606060"
    )
        port map (
      I0 => \idel_dec_cnt[4]_i_6_n_0\,
      I1 => \idel_dec_cnt_reg_n_0_[3]\,
      I2 => \right_edge_taps_r[5]_i_4_n_0\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I4 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I5 => cal1_state_r(1),
      O => idel_dec_cnt(3)
    );
\idel_dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \idel_dec_cnt[4]_i_3_n_0\,
      I1 => \idel_dec_cnt[4]_i_4_n_0\,
      I2 => detect_edge_done_r,
      I3 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I4 => \FSM_sequential_cal1_state_r[4]_i_5_n_0\,
      I5 => \idel_dec_cnt[4]_i_5_n_0\,
      O => \idel_dec_cnt[4]_i_1_n_0\
    );
\idel_dec_cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      O => \idel_dec_cnt[4]_i_10_n_0\
    );
\idel_dec_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB400B400B400"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[3]\,
      I1 => \idel_dec_cnt[4]_i_6_n_0\,
      I2 => \idel_dec_cnt_reg_n_0_[4]\,
      I3 => \right_edge_taps_r[5]_i_4_n_0\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      I5 => \idel_dec_cnt[4]_i_7_n_0\,
      O => idel_dec_cnt(4)
    );
\idel_dec_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F888888888"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[5]_i_3_n_0\,
      I1 => \idel_dec_cnt[4]_i_8_n_0\,
      I2 => \FSM_sequential_cal1_state_r[4]_i_7_n_0\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I5 => \idel_dec_cnt[4]_i_9_n_0\,
      O => \idel_dec_cnt[4]_i_3_n_0\
    );
\idel_dec_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(0),
      I2 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I3 => cal1_state_r(2),
      I4 => idel_mpr_pat_detect_r,
      I5 => idel_pat_detect_valid_r_reg_n_0,
      O => \idel_dec_cnt[4]_i_4_n_0\
    );
\idel_dec_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(0),
      O => \idel_dec_cnt[4]_i_5_n_0\
    );
\idel_dec_cnt[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \idel_dec_cnt_reg_n_0_[1]\,
      I1 => \idel_dec_cnt_reg_n_0_[0]\,
      I2 => \idel_dec_cnt_reg_n_0_[2]\,
      O => \idel_dec_cnt[4]_i_6_n_0\
    );
\idel_dec_cnt[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(1),
      O => \idel_dec_cnt[4]_i_7_n_0\
    );
\idel_dec_cnt[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      I1 => \idel_dec_cnt_reg_n_0_[4]\,
      I2 => \idel_dec_cnt_reg_n_0_[3]\,
      I3 => \idel_dec_cnt_reg_n_0_[1]\,
      I4 => \idel_dec_cnt_reg_n_0_[0]\,
      I5 => \idel_dec_cnt_reg_n_0_[2]\,
      O => \idel_dec_cnt[4]_i_8_n_0\
    );
\idel_dec_cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \idel_dec_cnt[4]_i_10_n_0\,
      I1 => mpr_dec_cpt_r_reg_n_0,
      I2 => \FSM_sequential_cal1_state_r[3]_i_4_n_0\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      O => \idel_dec_cnt[4]_i_9_n_0\
    );
\idel_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(0),
      Q => \idel_dec_cnt_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idel_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(1),
      Q => \idel_dec_cnt_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idel_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(2),
      Q => \idel_dec_cnt_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idel_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(3),
      Q => \idel_dec_cnt_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idel_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(4),
      Q => \idel_dec_cnt_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
idel_pat_detect_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAB8B8B8"
    )
        port map (
      I0 => idel_pat_detect_valid_r,
      I1 => p_0_in39_in,
      I2 => idel_pat_detect_valid_r_reg_n_0,
      I3 => idel_pat_detect_valid_r_i_2_n_0,
      I4 => idel_pat_detect_valid_r_i_3_n_0,
      I5 => cal1_dq_idel_inc,
      O => idel_pat_detect_valid_r_i_1_n_0
    );
idel_pat_detect_valid_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      O => idel_pat_detect_valid_r_i_2_n_0
    );
idel_pat_detect_valid_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(2),
      O => idel_pat_detect_valid_r_i_3_n_0
    );
idel_pat_detect_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idel_pat_detect_valid_r_i_1_n_0,
      Q => idel_pat_detect_valid_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idelay_tap_cnt_r[0][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => idelay_tap_cnt_slice_r(0),
      O => \idelay_tap_cnt_r[0][0][0]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => \^idelay_inc_int\,
      I2 => idelay_tap_cnt_slice_r(1),
      I3 => idelay_tap_cnt_slice_r(0),
      O => \idelay_tap_cnt_r[0][0][1]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28A0A082"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => \^idelay_inc_int\,
      I2 => idelay_tap_cnt_slice_r(2),
      I3 => idelay_tap_cnt_slice_r(1),
      I4 => idelay_tap_cnt_slice_r(0),
      O => \idelay_tap_cnt_r[0][0][2]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A0A0A0A0A0A082"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => idelay_tap_cnt_slice_r(2),
      I2 => idelay_tap_cnt_slice_r(3),
      I3 => \^idelay_inc_int\,
      I4 => idelay_tap_cnt_slice_r(0),
      I5 => idelay_tap_cnt_slice_r(1),
      O => \idelay_tap_cnt_r[0][0][3]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAEFE"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I1 => idelay_ld,
      I2 => \^idelay_ce_int\,
      I3 => \rnk_cnt_r_reg_n_0_[0]\,
      I4 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28A0A082"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => idelay_tap_cnt_slice_r(3),
      I2 => idelay_tap_cnt_slice_r(4),
      I3 => idelay_tap_cnt_slice_r(2),
      I4 => \idelay_tap_cnt_r[0][0][4]_i_3_n_0\,
      O => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => idelay_tap_cnt_slice_r(2),
      I1 => \^idelay_inc_int\,
      I2 => idelay_tap_cnt_slice_r(0),
      I3 => idelay_tap_cnt_slice_r(1),
      O => \idelay_tap_cnt_r[0][0][4]_i_3_n_0\
    );
\idelay_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\,
      D => \idelay_tap_cnt_r[0][0][0]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      R => rstdiv0_sync_r1
    );
\idelay_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\,
      D => \idelay_tap_cnt_r[0][0][1]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      R => rstdiv0_sync_r1
    );
\idelay_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\,
      D => \idelay_tap_cnt_r[0][0][2]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      R => rstdiv0_sync_r1
    );
\idelay_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\,
      D => \idelay_tap_cnt_r[0][0][3]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      R => rstdiv0_sync_r1
    );
\idelay_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\,
      D => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      R => rstdiv0_sync_r1
    );
\idelay_tap_cnt_slice_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      Q => idelay_tap_cnt_slice_r(0),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\idelay_tap_cnt_slice_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      Q => idelay_tap_cnt_slice_r(1),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\idelay_tap_cnt_slice_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      Q => idelay_tap_cnt_slice_r(2),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\idelay_tap_cnt_slice_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      Q => idelay_tap_cnt_slice_r(3),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\idelay_tap_cnt_slice_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      Q => idelay_tap_cnt_slice_r(4),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
idelay_tap_limit_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => idelay_tap_limit_r_i_2_n_0,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I2 => new_cnt_cpt_r_reg_n_0,
      O => idelay_tap_limit_r_i_1_n_0
    );
idelay_tap_limit_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I5 => idelay_tap_limit_r_reg_n_0,
      O => idelay_tap_limit_r_i_2_n_0
    );
idelay_tap_limit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_tap_limit_r_i_1_n_0,
      Q => idelay_tap_limit_r_reg_n_0,
      R => '0'
    );
\init_state_r[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^complex_oclkdelay_calib_done_r1_reg\,
      I1 => dqs_found_done_r_reg,
      O => \init_state_r_reg[0]\
    );
\init_state_r[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \one_rank.stg1_wr_done_reg\,
      I1 => \^rdlvl_last_byte_done\,
      I2 => dqs_found_done_r_reg,
      I3 => \^complex_oclkdelay_calib_done_r1_reg\,
      O => \init_state_r_reg[3]\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020202"
    )
        port map (
      I0 => \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\,
      I1 => idel_mpr_pat_detect_r0,
      I2 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I3 => \idel_dec_cnt[4]_i_5_n_0\,
      I4 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I5 => inhibit_edge_detect_r,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I1 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I2 => p_366_in,
      I3 => idel_mpr_pat_detect_r1,
      I4 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I5 => idel_mpr_pat_detect_r,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => inhibit_edge_detect_r1369_out,
      I1 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I3 => idel_pat_detect_valid_r_reg_n_0,
      I4 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      I5 => idel_pat_detect_valid_r,
      O => idel_mpr_pat_detect_r0
    );
\mpr_2to1.idel_mpr_pat_detect_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\,
      Q => idel_mpr_pat_detect_r,
      R => '0'
    );
\mpr_2to1.inhibit_edge_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7F00"
    )
        port map (
      I0 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      I1 => idel_pat_detect_valid_r,
      I2 => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\,
      I3 => inhibit_edge_detect_r,
      I4 => inhibit_edge_detect_r1369_out,
      I5 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(0),
      O => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => p_366_in,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      O => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mpr_rd_fall1_prev_r,
      I1 => mpr_rd_fall0_prev_r,
      I2 => mpr_rd_rise1_prev_r,
      I3 => mpr_rd_rise0_prev_r,
      O => inhibit_edge_detect_r1369_out
    );
\mpr_2to1.inhibit_edge_detect_r_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mpr_rd_rise0_prev_r,
      I1 => mpr_rd_rise1_prev_r,
      I2 => mpr_rd_fall0_prev_r,
      I3 => mpr_rd_fall1_prev_r,
      O => p_366_in
    );
\mpr_2to1.inhibit_edge_detect_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\,
      Q => inhibit_edge_detect_r,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I1 => stable_idel_cnt,
      I2 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I1 => stable_idel_cnt,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I3 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I1 => stable_idel_cnt,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I4 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I1 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I2 => \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\,
      I3 => \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\,
      I4 => \mpr_2to1.stable_idel_cnt[2]_i_6_n_0\,
      I5 => stable_idel_cnt2370_out,
      O => stable_idel_cnt
    );
\mpr_2to1.stable_idel_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => idel_mpr_pat_detect_r1,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      I5 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      O => stable_idel_cnt0
    );
\mpr_2to1.stable_idel_cnt[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\,
      I1 => mpr_rd_fall1_prev_r,
      O => \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      O => \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\,
      I1 => mpr_rd_fall0_prev_r,
      I2 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\,
      I3 => mpr_rd_rise0_prev_r,
      I4 => mpr_rd_rise1_prev_r,
      I5 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\,
      O => \mpr_2to1.stable_idel_cnt[2]_i_6_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat_detect_valid_r_reg_n_0,
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(0),
      I3 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I4 => cal1_state_r(2),
      O => stable_idel_cnt2370_out
    );
\mpr_2to1.stable_idel_cnt[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\,
      I1 => mpr_rd_fall0_prev_r,
      I2 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\,
      I3 => mpr_rd_fall1_prev_r,
      I4 => \mpr_2to1.stable_idel_cnt[2]_i_9_n_0\,
      O => idel_mpr_pat_detect_r1
    );
\mpr_2to1.stable_idel_cnt[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mpr_rd_rise1_prev_r,
      I1 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\,
      I2 => mpr_rd_rise0_prev_r,
      I3 => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\,
      O => \mpr_2to1.stable_idel_cnt[2]_i_9_n_0\
    );
\mpr_2to1.stable_idel_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      R => '0'
    );
mpr_dec_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFF00002000"
    )
        port map (
      I0 => \pi_counter_read_val_reg[2]\,
      I1 => cal1_state_r(2),
      I2 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(0),
      I5 => mpr_dec_cpt_r_reg_n_0,
      O => mpr_dec_cpt_r_i_1_n_0
    );
mpr_dec_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mpr_dec_cpt_r_i_1_n_0,
      Q => mpr_dec_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
mpr_rd_fall0_prev_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => idel_pat_detect_valid_r_reg_n_0,
      I1 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(0),
      O => mpr_rd_rise0_prev_r0
    );
mpr_rd_fall0_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => mpr_rd_rise0_prev_r0,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\,
      Q => mpr_rd_fall0_prev_r,
      R => '0'
    );
mpr_rd_fall1_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => mpr_rd_rise0_prev_r0,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\,
      Q => mpr_rd_fall1_prev_r,
      R => '0'
    );
mpr_rd_rise0_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => mpr_rd_rise0_prev_r0,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\,
      Q => mpr_rd_rise0_prev_r,
      R => '0'
    );
mpr_rd_rise1_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => mpr_rd_rise0_prev_r0,
      D => \^gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\,
      Q => mpr_rd_rise1_prev_r,
      R => '0'
    );
mpr_rdlvl_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mpr_rdlvl_start_reg,
      Q => mpr_rdlvl_start_r,
      R => '0'
    );
new_cnt_cpt_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA800"
    )
        port map (
      I0 => prech_done,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => cal1_prech_req_r,
      I4 => new_cnt_cpt_r_i_2_n_0,
      O => new_cnt_cpt_r
    );
new_cnt_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044000000000000"
    )
        port map (
      I0 => rdlvl_stg1_start_r,
      I1 => rdlvl_stg1_start_reg,
      I2 => mpr_rdlvl_start_r,
      I3 => mpr_rdlvl_start_reg,
      I4 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I5 => new_cnt_cpt_r_i_3_n_0,
      O => new_cnt_cpt_r_i_2_n_0
    );
new_cnt_cpt_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(0),
      O => new_cnt_cpt_r_i_3_n_0
    );
new_cnt_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => new_cnt_cpt_r,
      Q => new_cnt_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\num_refresh[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^complex_oclkdelay_calib_done_r1_reg\,
      I1 => dqs_found_done_r_reg,
      O => \num_refresh_reg[0]\
    );
\phaser_in_gen.phaser_in_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_load,
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_counter_load_en38_out
    );
\phaser_in_gen.phaser_in_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(1),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => COUNTERLOADVAL(1)
    );
\phaser_in_gen.phaser_in_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(0),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => COUNTERLOADVAL(0)
    );
\phaser_in_gen.phaser_in_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => calib_sel(0),
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_fine_enable34_out
    );
\phaser_in_gen.phaser_in_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => calib_sel(0),
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_fine_inc36_out
    );
\phaser_in_gen.phaser_in_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(5),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => COUNTERLOADVAL(5)
    );
\phaser_in_gen.phaser_in_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(4),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => COUNTERLOADVAL(4)
    );
\phaser_in_gen.phaser_in_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(3),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => COUNTERLOADVAL(3)
    );
\phaser_in_gen.phaser_in_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(2),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => COUNTERLOADVAL(2)
    );
pi_cnt_dec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => pi_cnt_dec1,
      I1 => pi_cnt_dec_i_2_n_0,
      I2 => \wait_cnt_r_reg__0\(0),
      I3 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I4 => dqs_po_dec_done_r2,
      I5 => \wait_cnt_r_reg__0\(1),
      O => pi_cnt_dec_i_1_n_0
    );
pi_cnt_dec_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(2),
      I1 => \wait_cnt_r_reg__0\(3),
      O => pi_cnt_dec_i_2_n_0
    );
pi_cnt_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_cnt_dec_i_1_n_0,
      Q => pi_cnt_dec,
      R => '0'
    );
pi_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_en_stg2_f_timing,
      Q => rdlvl_pi_stg2_f_en,
      R => '0'
    );
pi_en_stg2_f_timing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => pi_cnt_dec,
      O => pi_en_stg2_f_timing_i_1_n_0
    );
pi_en_stg2_f_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_en_stg2_f_timing_i_1_n_0,
      Q => pi_en_stg2_f_timing,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pi_fine_dly_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => fine_dly_dec_done_r2,
      Q => pi_fine_dly_dec_done,
      R => '0'
    );
\pi_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
        port map (
      I0 => \pi_counter_read_val_w[0]_1\(0),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt[5]_i_4_n_0\,
      I4 => pi_rdval_cnt(0),
      O => \pi_rdval_cnt[0]_i_1_n_0\
    );
\pi_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFB08FB0808"
    )
        port map (
      I0 => \pi_counter_read_val_w[0]_1\(1),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => pi_rdval_cnt(0),
      I4 => \pi_rdval_cnt[5]_i_4_n_0\,
      I5 => pi_rdval_cnt(1),
      O => \pi_rdval_cnt[1]_i_1_n_0\
    );
\pi_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB888B8888"
    )
        port map (
      I0 => \pi_counter_read_val_w[0]_1\(2),
      I1 => \pi_rdval_cnt[5]_i_5_n_0\,
      I2 => pi_rdval_cnt(1),
      I3 => pi_rdval_cnt(0),
      I4 => \pi_rdval_cnt[5]_i_4_n_0\,
      I5 => pi_rdval_cnt(2),
      O => \pi_rdval_cnt[2]_i_1_n_0\
    );
\pi_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFB08FB0808"
    )
        port map (
      I0 => \pi_counter_read_val_w[0]_1\(3),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt[5]_i_6_n_0\,
      I4 => \pi_rdval_cnt[5]_i_4_n_0\,
      I5 => pi_rdval_cnt(3),
      O => \pi_rdval_cnt[3]_i_1_n_0\
    );
\pi_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8B888888B88"
    )
        port map (
      I0 => \pi_counter_read_val_w[0]_1\(4),
      I1 => \pi_rdval_cnt[5]_i_5_n_0\,
      I2 => \pi_rdval_cnt[5]_i_6_n_0\,
      I3 => pi_rdval_cnt(5),
      I4 => pi_rdval_cnt(3),
      I5 => pi_rdval_cnt(4),
      O => \pi_rdval_cnt[4]_i_1_n_0\
    );
\pi_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF444F4"
    )
        port map (
      I0 => dqs_po_dec_done_r2,
      I1 => dqs_po_dec_done_r1,
      I2 => \pi_rdval_cnt[5]_i_3_n_0\,
      I3 => \pi_rdval_cnt[5]_i_4_n_0\,
      I4 => pi_cnt_dec,
      O => \pi_rdval_cnt[5]_i_1_n_0\
    );
\pi_rdval_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88BB88B888"
    )
        port map (
      I0 => \pi_counter_read_val_w[0]_1\(5),
      I1 => \pi_rdval_cnt[5]_i_5_n_0\,
      I2 => \pi_rdval_cnt[5]_i_6_n_0\,
      I3 => pi_rdval_cnt(5),
      I4 => pi_rdval_cnt(3),
      I5 => pi_rdval_cnt(4),
      O => \pi_rdval_cnt[5]_i_2_n_0\
    );
\pi_rdval_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pi_rdval_cnt(5),
      I1 => pi_rdval_cnt(4),
      I2 => pi_rdval_cnt(0),
      I3 => pi_rdval_cnt(1),
      I4 => pi_rdval_cnt(3),
      I5 => pi_rdval_cnt(2),
      O => \pi_rdval_cnt[5]_i_3_n_0\
    );
\pi_rdval_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pi_rdval_cnt(2),
      I1 => pi_rdval_cnt(1),
      I2 => pi_rdval_cnt(0),
      I3 => pi_rdval_cnt(5),
      I4 => pi_rdval_cnt(3),
      I5 => pi_rdval_cnt(4),
      O => \pi_rdval_cnt[5]_i_4_n_0\
    );
\pi_rdval_cnt[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dqs_po_dec_done_r1,
      I1 => dqs_po_dec_done_r2,
      O => \pi_rdval_cnt[5]_i_5_n_0\
    );
\pi_rdval_cnt[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pi_rdval_cnt(2),
      I1 => pi_rdval_cnt(1),
      I2 => pi_rdval_cnt(0),
      O => \pi_rdval_cnt[5]_i_6_n_0\
    );
\pi_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[0]_i_1_n_0\,
      Q => pi_rdval_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\pi_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[1]_i_1_n_0\,
      Q => pi_rdval_cnt(1),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\pi_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[2]_i_1_n_0\,
      Q => pi_rdval_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\pi_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[3]_i_1_n_0\,
      Q => pi_rdval_cnt(3),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\pi_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[4]_i_1_n_0\,
      Q => pi_rdval_cnt(4),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\pi_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[5]_i_2_n_0\,
      Q => pi_rdval_cnt(5),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pi_stg2_f_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_f_incdec_timing,
      Q => rdlvl_pi_stg2_f_incdec,
      R => '0'
    );
pi_stg2_f_incdec_timing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I1 => pi_cnt_dec,
      I2 => cal1_dlyce_cpt_r_reg_n_0,
      I3 => cal1_dlyinc_cpt_r_reg_n_0,
      O => pi_stg2_f_incdec_timing0
    );
pi_stg2_f_incdec_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_f_incdec_timing0,
      Q => pi_stg2_f_incdec_timing,
      R => '0'
    );
pi_stg2_load_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_load_timing,
      Q => pi_stg2_load,
      R => '0'
    );
pi_stg2_load_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => p_0_in355_in,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I2 => \done_cnt_reg_n_0_[3]\,
      I3 => \done_cnt_reg_n_0_[1]\,
      I4 => \done_cnt_reg_n_0_[2]\,
      I5 => \done_cnt_reg_n_0_[0]\,
      O => pi_stg2_load_timing_i_1_n_0
    );
pi_stg2_load_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_load_timing_i_1_n_0,
      Q => pi_stg2_load_timing,
      R => '0'
    );
\pi_stg2_reg_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_reg_l_timing(0),
      Q => pi_stg2_reg_l(0),
      R => '0'
    );
\pi_stg2_reg_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_reg_l_timing(1),
      Q => pi_stg2_reg_l(1),
      R => '0'
    );
\pi_stg2_reg_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_reg_l_timing(2),
      Q => pi_stg2_reg_l(2),
      R => '0'
    );
\pi_stg2_reg_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_reg_l_timing(3),
      Q => pi_stg2_reg_l(3),
      R => '0'
    );
\pi_stg2_reg_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_reg_l_timing(4),
      Q => pi_stg2_reg_l(4),
      R => '0'
    );
\pi_stg2_reg_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_stg2_reg_l_timing(5),
      Q => pi_stg2_reg_l(5),
      R => '0'
    );
\pi_stg2_reg_l_timing[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \done_cnt_reg_n_0_[0]\,
      I1 => \done_cnt_reg_n_0_[2]\,
      I2 => \done_cnt_reg_n_0_[1]\,
      I3 => \done_cnt_reg_n_0_[3]\,
      I4 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I5 => p_0_in355_in,
      O => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(3),
      O => p_0_in355_in
    );
\pi_stg2_reg_l_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0]\,
      Q => pi_stg2_reg_l_timing(0),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1]\,
      Q => pi_stg2_reg_l_timing(1),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2]\,
      Q => pi_stg2_reg_l_timing(2),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3]\,
      Q => pi_stg2_reg_l_timing(3),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4]\,
      Q => pi_stg2_reg_l_timing(4),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5]\,
      Q => pi_stg2_reg_l_timing(5),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      I1 => \cal1_state_r1_reg_n_0_[2]\,
      I2 => \cal1_state_r1_reg_n_0_[1]\,
      I3 => \cal1_state_r1_reg_n_0_[3]\,
      I4 => \cal1_state_r1_reg_n_0_[0]\,
      I5 => \cal1_state_r1_reg_n_0_[4]\,
      O => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[1]\,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[0]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[1]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[2]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[3]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[4]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[5]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
rdlvl_last_byte_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(1),
      I4 => rdlvl_last_byte_done_i_2_n_0,
      I5 => \^rdlvl_last_byte_done\,
      O => rdlvl_last_byte_done_i_1_n_0
    );
rdlvl_last_byte_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000AA030000AA"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I1 => cal1_state_r(1),
      I2 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r1347_out,
      O => rdlvl_last_byte_done_i_2_n_0
    );
rdlvl_last_byte_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_last_byte_done_i_1_n_0,
      Q => \^rdlvl_last_byte_done\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
rdlvl_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal1_prech_req_r_reg_n_0,
      Q => rdlvl_prech_req,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
rdlvl_rank_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I2 => prech_done,
      I3 => rdlvl_rank_done_r_i_2_n_0,
      I4 => \^rdlvl_stg1_rank_done\,
      O => rdlvl_rank_done_r_i_1_n_0
    );
rdlvl_rank_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400540000FF0000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => prech_done,
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(0),
      I4 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I5 => cal1_state_r(2),
      O => rdlvl_rank_done_r_i_2_n_0
    );
rdlvl_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_rank_done_r_i_1_n_0,
      Q => \^rdlvl_stg1_rank_done\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
rdlvl_stg1_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(1),
      I2 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I3 => cal1_state_r(2),
      I4 => \^complex_oclkdelay_calib_done_r1_reg\,
      O => rdlvl_stg1_done_i_1_n_0
    );
rdlvl_stg1_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_stg1_done_i_1_n_0,
      Q => \^complex_oclkdelay_calib_done_r1_reg\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rdlvl_stg1_start_reg,
      Q => rdlvl_stg1_start_r,
      R => '0'
    );
reset_if_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => reset_if,
      I1 => \^complex_oclkdelay_calib_done_r1_reg\,
      I2 => rdlvl_stg1_done_r1,
      I3 => reset_if_r9,
      I4 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => reset_if_reg
    );
\right_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => right_edge_taps_r(0)
    );
\right_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      O => right_edge_taps_r(1)
    );
\right_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => right_edge_taps_r(2)
    );
\right_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => right_edge_taps_r(3)
    );
\right_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => right_edge_taps_r(4)
    );
\right_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \first_edge_taps_r[3]_i_3_n_0\,
      I1 => found_first_edge_r_reg_n_0,
      I2 => \right_edge_taps_r[5]_i_3_n_0\,
      I3 => found_stable_eye_last_r,
      I4 => cal1_prech_req_r,
      O => \right_edge_taps_r[5]_i_1_n_0\
    );
\right_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_edge_taps_r[5]_i_4_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => right_edge_taps_r(5)
    );
\right_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => detect_edge_done_r,
      I1 => tap_limit_cpt_r,
      I2 => found_edge_r_reg_n_0,
      O => \right_edge_taps_r[5]_i_3_n_0\
    );
\right_edge_taps_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      O => \right_edge_taps_r[5]_i_4_n_0\
    );
\right_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(0),
      Q => \right_edge_taps_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\right_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(1),
      Q => \right_edge_taps_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\right_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(2),
      Q => \right_edge_taps_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\right_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(3),
      Q => \right_edge_taps_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\right_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(4),
      Q => \right_edge_taps_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\right_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(5),
      Q => \right_edge_taps_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rnk_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFF00400000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(1),
      I4 => \rnk_cnt_r[0]_i_2_n_0\,
      I5 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rnk_cnt_r[0]_i_1__0_n_0\
    );
\rnk_cnt_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => prech_done,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r[0]_i_2_n_0\
    );
\rnk_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF1000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      I3 => \rnk_cnt_r[1]_i_2_n_0\,
      I4 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r[1]_i_1__0_n_0\
    );
\rnk_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444040404040"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[3]_i_7_n_0\,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      I4 => \rnk_cnt_r_reg_n_0_[0]\,
      I5 => prech_done,
      O => \rnk_cnt_r[1]_i_2_n_0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rnk_cnt_r[0]_i_1__0_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rnk_cnt_r[1]_i_1__0_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
samp_cnt_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => samp_cnt_done_r_i_2_n_0,
      I1 => \^samp_edge_cnt0_en_r\,
      I2 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => samp_cnt_done_r_i_1_n_0
    );
samp_cnt_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => samp_cnt_done_r_i_3_n_0,
      I1 => samp_cnt_done_r_i_4_n_0,
      I2 => samp_cnt_done_r_i_5_n_0,
      I3 => samp_edge_cnt1_r_reg(1),
      I4 => samp_edge_cnt1_r_reg(2),
      I5 => samp_cnt_done_r_reg_n_0,
      O => samp_cnt_done_r_i_2_n_0
    );
samp_cnt_done_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F200F2F2"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(0),
      I1 => samp_edge_cnt1_r_reg(1),
      I2 => samp_edge_cnt1_r_reg(2),
      I3 => samp_edge_cnt1_r_reg(10),
      I4 => samp_edge_cnt1_r_reg(9),
      O => samp_cnt_done_r_i_3_n_0
    );
samp_cnt_done_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(4),
      I1 => samp_edge_cnt1_r_reg(3),
      I2 => samp_edge_cnt1_r_reg(7),
      I3 => samp_edge_cnt1_r_reg(6),
      O => samp_cnt_done_r_i_4_n_0
    );
samp_cnt_done_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(7),
      I1 => samp_edge_cnt1_r_reg(4),
      I2 => samp_edge_cnt1_r_reg(10),
      I3 => samp_edge_cnt1_r_reg(11),
      I4 => samp_edge_cnt1_r_reg(8),
      I5 => samp_edge_cnt1_r_reg(5),
      O => samp_cnt_done_r_i_5_n_0
    );
samp_cnt_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => samp_cnt_done_r_i_1_n_0,
      Q => samp_cnt_done_r_reg_n_0,
      R => '0'
    );
samp_edge_cnt0_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110020200000000"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => pb_detect_edge
    );
samp_edge_cnt0_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pb_detect_edge,
      Q => \^samp_edge_cnt0_en_r\,
      R => '0'
    );
\samp_edge_cnt0_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(0),
      O => \samp_edge_cnt0_r[0]_i_3_n_0\
    );
\samp_edge_cnt0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_0\,
      Q => samp_edge_cnt0_r_reg(0),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[10]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(10),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[11]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(11),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[1]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(1),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[1]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_edge_cnt0_r_reg[4]_i_2_n_0\,
      CO(2) => \samp_edge_cnt0_r_reg[3]_i_2_n_0\,
      CO(1) => \samp_edge_cnt0_r_reg[2]_i_2_n_0\,
      CO(0) => \samp_edge_cnt0_r_reg[1]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \samp_edge_cnt0_r_reg[3]_i_1_n_0\,
      O(2) => \samp_edge_cnt0_r_reg[2]_i_1_n_0\,
      O(1) => \samp_edge_cnt0_r_reg[1]_i_1_n_0\,
      O(0) => \samp_edge_cnt0_r_reg[0]_i_2_n_0\,
      S(3 downto 1) => samp_edge_cnt0_r_reg(3 downto 1),
      S(0) => \samp_edge_cnt0_r[0]_i_3_n_0\
    );
\samp_edge_cnt0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[2]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(2),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[3]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(3),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(4),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[5]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(5),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[5]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt0_r_reg[4]_i_2_n_0\,
      CO(3) => \samp_edge_cnt0_r_reg[8]_i_2_n_0\,
      CO(2) => \samp_edge_cnt0_r_reg[7]_i_2_n_0\,
      CO(1) => \samp_edge_cnt0_r_reg[6]_i_2_n_0\,
      CO(0) => \samp_edge_cnt0_r_reg[5]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \samp_edge_cnt0_r_reg[7]_i_1_n_0\,
      O(2) => \samp_edge_cnt0_r_reg[6]_i_1_n_0\,
      O(1) => \samp_edge_cnt0_r_reg[5]_i_1_n_0\,
      O(0) => \samp_edge_cnt0_r_reg[4]_i_1_n_0\,
      S(3 downto 0) => samp_edge_cnt0_r_reg(7 downto 4)
    );
\samp_edge_cnt0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[6]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(6),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[7]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(7),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(8),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[9]_i_1_n_0\,
      Q => samp_edge_cnt0_r_reg(9),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt0_r_reg[9]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt0_r_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \samp_edge_cnt0_r_reg[10]_i_2_n_0\,
      CO(0) => \samp_edge_cnt0_r_reg[9]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => \NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \samp_edge_cnt0_r_reg[11]_i_1_n_0\,
      O(2) => \samp_edge_cnt0_r_reg[10]_i_1_n_0\,
      O(1) => \samp_edge_cnt0_r_reg[9]_i_1_n_0\,
      O(0) => \samp_edge_cnt0_r_reg[8]_i_1_n_0\,
      S(3 downto 0) => samp_edge_cnt0_r_reg(11 downto 8)
    );
samp_edge_cnt1_en_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => samp_edge_cnt1_en_r_i_2_n_0,
      I1 => sr_valid_r2,
      I2 => samp_edge_cnt1_en_r_i_3_n_0,
      O => samp_edge_cnt1_en_r0
    );
samp_edge_cnt1_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(4),
      I1 => samp_edge_cnt0_r_reg(5),
      I2 => samp_edge_cnt0_r_reg(0),
      I3 => samp_edge_cnt0_r_reg(1),
      I4 => samp_edge_cnt0_r_reg(3),
      I5 => samp_edge_cnt0_r_reg(2),
      O => samp_edge_cnt1_en_r_i_2_n_0
    );
samp_edge_cnt1_en_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(11),
      I1 => samp_edge_cnt0_r_reg(10),
      I2 => samp_edge_cnt0_r_reg(7),
      I3 => samp_edge_cnt0_r_reg(6),
      I4 => samp_edge_cnt0_r_reg(9),
      I5 => samp_edge_cnt0_r_reg(8),
      O => samp_edge_cnt1_en_r_i_3_n_0
    );
samp_edge_cnt1_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => samp_edge_cnt1_en_r0,
      Q => samp_edge_cnt1_en_r,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\samp_edge_cnt1_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(0),
      O => \samp_edge_cnt1_r[0]_i_2_n_0\
    );
\samp_edge_cnt1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(0),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[10]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(10),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[11]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(11),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[1]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(1),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[1]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_edge_cnt1_r_reg[4]_i_2_n_0\,
      CO(2) => \samp_edge_cnt1_r_reg[3]_i_2_n_0\,
      CO(1) => \samp_edge_cnt1_r_reg[2]_i_2_n_0\,
      CO(0) => \samp_edge_cnt1_r_reg[1]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \samp_edge_cnt1_r_reg[3]_i_1_n_0\,
      O(2) => \samp_edge_cnt1_r_reg[2]_i_1_n_0\,
      O(1) => \samp_edge_cnt1_r_reg[1]_i_1_n_0\,
      O(0) => \samp_edge_cnt1_r_reg[0]_i_1_n_0\,
      S(3 downto 1) => samp_edge_cnt1_r_reg(3 downto 1),
      S(0) => \samp_edge_cnt1_r[0]_i_2_n_0\
    );
\samp_edge_cnt1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[2]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(2),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[3]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(3),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(4),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[5]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(5),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[5]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt1_r_reg[4]_i_2_n_0\,
      CO(3) => \samp_edge_cnt1_r_reg[8]_i_2_n_0\,
      CO(2) => \samp_edge_cnt1_r_reg[7]_i_2_n_0\,
      CO(1) => \samp_edge_cnt1_r_reg[6]_i_2_n_0\,
      CO(0) => \samp_edge_cnt1_r_reg[5]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \samp_edge_cnt1_r_reg[7]_i_1_n_0\,
      O(2) => \samp_edge_cnt1_r_reg[6]_i_1_n_0\,
      O(1) => \samp_edge_cnt1_r_reg[5]_i_1_n_0\,
      O(0) => \samp_edge_cnt1_r_reg[4]_i_1_n_0\,
      S(3 downto 0) => samp_edge_cnt1_r_reg(7 downto 4)
    );
\samp_edge_cnt1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[6]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(6),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[7]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(7),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(8),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[9]_i_1_n_0\,
      Q => samp_edge_cnt1_r_reg(9),
      R => \rstdiv0_sync_r1_reg_rep__10\
    );
\samp_edge_cnt1_r_reg[9]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt1_r_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \samp_edge_cnt1_r_reg[10]_i_2_n_0\,
      CO(0) => \samp_edge_cnt1_r_reg[9]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => \NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \samp_edge_cnt1_r_reg[11]_i_1_n_0\,
      O(2) => \samp_edge_cnt1_r_reg[10]_i_1_n_0\,
      O(1) => \samp_edge_cnt1_r_reg[9]_i_1_n_0\,
      O(0) => \samp_edge_cnt1_r_reg[8]_i_1_n_0\,
      S(3 downto 0) => samp_edge_cnt1_r_reg(11 downto 8)
    );
\second_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \second_edge_taps_r[0]_i_1_n_0\
    );
\second_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \second_edge_taps_r[1]_i_1_n_0\
    );
\second_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \second_edge_taps_r[2]_i_1_n_0\
    );
\second_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \second_edge_taps_r[3]_i_1_n_0\
    );
\second_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \second_edge_taps_r[4]_i_1_n_0\
    );
\second_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \second_edge_taps_r[5]_i_2_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(1),
      O => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \first_edge_taps_r[3]_i_3_n_0\,
      I1 => cal1_state_r1349_out,
      I2 => found_edge_r_reg_n_0,
      I3 => detect_edge_done_r,
      I4 => tap_limit_cpt_r,
      I5 => cal1_prech_req_r,
      O => \second_edge_taps_r[5]_i_2_n_0\
    );
\second_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \second_edge_taps_r[5]_i_3_n_0\
    );
\second_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[0]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[0]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[1]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[1]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[2]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[2]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[3]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[3]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[4]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[4]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[5]_i_3_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[5]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
sr_valid_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => sr_valid_r_reg_n_0,
      Q => sr_valid_r1,
      R => '0'
    );
sr_valid_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => sr_valid_r1,
      Q => sr_valid_r2,
      R => '0'
    );
sr_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \cnt_shift_r_reg__0\(1),
      I1 => \cnt_shift_r_reg__0\(0),
      I2 => \cnt_shift_r_reg__0\(2),
      I3 => \cnt_shift_r_reg__0\(3),
      I4 => SS(0),
      I5 => E(0),
      O => sr_valid_r110_out
    );
sr_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => sr_valid_r110_out,
      Q => sr_valid_r_reg_n_0,
      R => '0'
    );
\stg1_wr_rd_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \^complex_oclkdelay_calib_done_r1_reg\,
      I2 => stg1_wr_done,
      O => \stg1_wr_rd_cnt_reg[3]\
    );
store_sr_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2232"
    )
        port map (
      I0 => store_sr_req_r_reg_n_0,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I2 => store_sr_r_reg_n_0,
      I3 => sr_valid_r_reg_n_0,
      O => store_sr_r_i_1_n_0
    );
store_sr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => store_sr_r_i_1_n_0,
      Q => store_sr_r_reg_n_0,
      R => '0'
    );
store_sr_req_pulsed_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(1),
      O => p_0_in39_in
    );
store_sr_req_pulsed_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_0_in39_in,
      Q => store_sr_req_pulsed_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
store_sr_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => store_sr_req_pulsed_r_reg_n_0,
      I1 => p_0_in39_in,
      I2 => \pi_counter_read_val_reg[2]\,
      I3 => cal1_wait_r,
      I4 => idel_pat_detect_valid_r,
      I5 => store_sr_req_r_i_2_n_0,
      O => store_sr_req_r
    );
store_sr_req_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(1),
      O => store_sr_req_r_i_2_n_0
    );
store_sr_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => store_sr_req_r,
      Q => store_sr_req_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\tap_cnt_cpt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \tap_cnt_cpt_r[1]_i_1_n_0\
    );
\tap_cnt_cpt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\tap_cnt_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\tap_cnt_cpt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => cal1_dlyinc_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\tap_cnt_cpt_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => new_cnt_cpt_r_reg_n_0,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r[5]_i_4_n_0\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I5 => cal1_dlyinc_cpt_r_reg_n_0,
      O => \tap_cnt_cpt_r[5]_i_2_n_0\
    );
\tap_cnt_cpt_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \tap_cnt_cpt_r[5]_i_5_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I3 => cal1_dlyinc_cpt_r_reg_n_0,
      I4 => \second_edge_taps_r[5]_i_3_n_0\,
      O => p_0_in(5)
    );
\tap_cnt_cpt_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \tap_cnt_cpt_r[5]_i_4_n_0\
    );
\tap_cnt_cpt_r[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \tap_cnt_cpt_r[5]_i_5_n_0\
    );
\tap_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tap_cnt_cpt_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[0]_i_1_n_0\,
      Q => \tap_cnt_cpt_r_reg_n_0_[0]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tap_cnt_cpt_r[5]_i_2_n_0\,
      D => \tap_cnt_cpt_r[1]_i_1_n_0\,
      Q => \tap_cnt_cpt_r_reg_n_0_[1]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tap_cnt_cpt_r[5]_i_2_n_0\,
      D => p_0_in(2),
      Q => \tap_cnt_cpt_r_reg_n_0_[2]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tap_cnt_cpt_r[5]_i_2_n_0\,
      D => p_0_in(3),
      Q => \tap_cnt_cpt_r_reg_n_0_[3]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tap_cnt_cpt_r[5]_i_2_n_0\,
      D => p_0_in(4),
      Q => \tap_cnt_cpt_r_reg_n_0_[4]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tap_cnt_cpt_r[5]_i_2_n_0\,
      D => p_0_in(5),
      Q => \tap_cnt_cpt_r_reg_n_0_[5]\,
      R => idelay_tap_limit_r0
    );
tap_limit_cpt_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => tap_limit_cpt_r,
      I1 => tap_limit_cpt_r_i_2_n_0,
      I2 => tap_limit_cpt_r_i_3_n_0,
      I3 => new_cnt_cpt_r_reg_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => tap_limit_cpt_r_i_1_n_0
    );
tap_limit_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => tap_limit_cpt_r_i_2_n_0
    );
tap_limit_cpt_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \cal1_state_r1_reg_n_0_[4]\,
      I1 => \cal1_state_r1_reg_n_0_[1]\,
      I2 => \cal1_state_r1_reg_n_0_[2]\,
      I3 => \cal1_state_r1_reg_n_0_[3]\,
      I4 => \cal1_state_r1_reg_n_0_[0]\,
      O => tap_limit_cpt_r_i_3_n_0
    );
tap_limit_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => tap_limit_cpt_r_i_1_n_0,
      Q => tap_limit_cpt_r,
      R => '0'
    );
\wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(0),
      O => \wait_cnt_r0__0\(0)
    );
\wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(0),
      I1 => \wait_cnt_r_reg__0\(1),
      O => \wait_cnt_r[1]_i_1_n_0\
    );
\wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(1),
      I1 => \wait_cnt_r_reg__0\(0),
      I2 => \wait_cnt_r_reg__0\(2),
      O => \wait_cnt_r[2]_i_1_n_0\
    );
\wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pi_cnt_dec,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      O => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => dqs_po_dec_done_r2,
      I1 => \wait_cnt_r_reg__0\(1),
      I2 => \wait_cnt_r_reg__0\(0),
      I3 => \wait_cnt_r_reg__0\(3),
      I4 => \wait_cnt_r_reg__0\(2),
      O => wait_cnt_r0
    );
\wait_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(2),
      I1 => \wait_cnt_r_reg__0\(0),
      I2 => \wait_cnt_r_reg__0\(1),
      I3 => \wait_cnt_r_reg__0\(3),
      O => \wait_cnt_r[3]_i_3_n_0\
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(0),
      Q => \wait_cnt_r_reg__0\(0),
      R => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[1]_i_1_n_0\,
      Q => \wait_cnt_r_reg__0\(1),
      R => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[2]_i_1_n_0\,
      Q => \wait_cnt_r_reg__0\(2),
      R => \wait_cnt_r[3]_i_1_n_0\
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => wait_cnt_r0,
      D => \wait_cnt_r[3]_i_3_n_0\,
      Q => \wait_cnt_r_reg__0\(3),
      S => \wait_cnt_r[3]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^complex_oclkdelay_calib_done_r1_reg\,
      I1 => wrcal_done_reg,
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_tempmon is
  port (
    tempmon_pi_f_inc_r_reg : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    \calib_zero_inputs_reg[0]\ : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tempmon_sample_en : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_calib_complete_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_tempmon : entity is "mig_7series_v2_3_ddr_phy_tempmon";
end ddr2_mig_7series_v2_3_ddr_phy_tempmon;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_tempmon is
  signal device_temp_101 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_init : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \device_temp_init[11]_i_1_n_0\ : STD_LOGIC;
  signal \device_temp_init[11]_i_2_n_0\ : STD_LOGIC;
  signal \device_temp_init[11]_i_3_n_0\ : STD_LOGIC;
  signal four_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \four_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal four_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \four_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal four_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \four_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal four_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \four_inc_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal neutral_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \neutral_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal neutral_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \neutral_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal neutral_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \neutral_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal neutral_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \neutral_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal one_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \one_dec_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal one_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \one_dec_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal one_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \one_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal one_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal one_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \one_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal one_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \one_inc_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal one_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \one_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal one_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pi_f_dec_i_2_n_0 : STD_LOGIC;
  signal pi_f_dec_i_3_n_0 : STD_LOGIC;
  signal pi_f_dec_i_4_n_0 : STD_LOGIC;
  signal pi_f_dec_i_5_n_0 : STD_LOGIC;
  signal pi_f_dec_nxt : STD_LOGIC;
  signal pi_f_inc_i_2_n_0 : STD_LOGIC;
  signal pi_f_inc_i_5_n_0 : STD_LOGIC;
  signal pi_f_inc_i_6_n_0 : STD_LOGIC;
  signal pi_f_inc_i_7_n_0 : STD_LOGIC;
  signal pi_f_inc_i_8_n_0 : STD_LOGIC;
  signal pi_f_inc_i_9_n_0 : STD_LOGIC;
  signal pi_f_inc_nxt : STD_LOGIC;
  signal temp_cmp_four_dec_min_101 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_four_inc_max_101 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_max_101 : STD_LOGIC;
  signal temp_cmp_neutral_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_min_101 : STD_LOGIC;
  signal temp_cmp_neutral_min_102 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_max_101 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_min_101 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_max_101 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_min_101 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_max_101 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_min_101 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_max_101 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_min_101 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_max_101 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_min_101 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_max_101 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_min_101 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_gte_one_dec_max : STD_LOGIC;
  signal temp_gte_one_inc_max : STD_LOGIC;
  signal temp_gte_three_inc_max : STD_LOGIC;
  signal temp_lte_three_inc_min : STD_LOGIC;
  signal tempmon_init_complete : STD_LOGIC;
  signal tempmon_init_complete_i_1_n_0 : STD_LOGIC;
  signal \^tempmon_pi_f_dec\ : STD_LOGIC;
  signal \^tempmon_pi_f_inc_r_reg\ : STD_LOGIC;
  signal tempmon_sample_en_101 : STD_LOGIC;
  signal tempmon_sample_en_102 : STD_LOGIC;
  signal tempmon_state : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tempmon_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_10_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_11_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_12_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_13_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_14_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_15_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_8_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_9_n_0\ : STD_LOGIC;
  signal \tempmon_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[9]_i_1_n_0\ : STD_LOGIC;
  signal three_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_dec_max_limit[0]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[10]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_6_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[1]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[2]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_6_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[4]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[6]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_6_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal three_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal three_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal three_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal three_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_inc_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal three_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal three_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal two_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_dec_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal two_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_dec_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal two_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal two_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal two_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[3]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[3]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[3]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[3]_i_5_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[7]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[7]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[7]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[7]_i_5_n_0\ : STD_LOGIC;
  signal two_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_inc_max_limit_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal two_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_5_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal two_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal update_temp_101 : STD_LOGIC;
  signal update_temp_102 : STD_LOGIC;
  signal \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_zero_ctrl[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \calib_zero_inputs[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of pi_f_dec_i_3 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of pi_f_dec_i_4 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of pi_f_inc_i_3 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of pi_f_inc_i_4 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of pi_f_inc_i_5 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of pi_f_inc_i_6 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of pi_f_inc_i_8 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_13\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_14\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_15\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_9\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tempmon_state[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tempmon_state[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tempmon_state[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \three_dec_max_limit[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \three_dec_max_limit[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \three_dec_max_limit[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \three_dec_max_limit[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \three_dec_max_limit[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \three_dec_max_limit[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \three_dec_max_limit[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \three_dec_max_limit[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \three_dec_max_limit[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \three_dec_max_limit[9]_i_1\ : label is "soft_lutpair22";
begin
  tempmon_pi_f_dec <= \^tempmon_pi_f_dec\;
  tempmon_pi_f_inc_r_reg <= \^tempmon_pi_f_inc_r_reg\;
\calib_zero_ctrl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^tempmon_pi_f_inc_r_reg\,
      I1 => \^tempmon_pi_f_dec\,
      I2 => init_calib_complete_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      O => calib_sel0
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => init_calib_complete_reg,
      I1 => \^tempmon_pi_f_dec\,
      I2 => \^tempmon_pi_f_inc_r_reg\,
      O => \calib_zero_inputs_reg[0]\
    );
\device_temp_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(0),
      Q => device_temp_101(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(10),
      Q => device_temp_101(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(11),
      Q => device_temp_101(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(1),
      Q => device_temp_101(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(2),
      Q => device_temp_101(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(3),
      Q => device_temp_101(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(4),
      Q => device_temp_101(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(5),
      Q => device_temp_101(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(6),
      Q => device_temp_101(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(7),
      Q => device_temp_101(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(8),
      Q => device_temp_101(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \device_temp_r_reg[11]\(9),
      Q => device_temp_101(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010001000"
    )
        port map (
      I0 => tempmon_state(9),
      I1 => tempmon_state(10),
      I2 => \device_temp_init[11]_i_2_n_0\,
      I3 => \device_temp_init[11]_i_3_n_0\,
      I4 => tempmon_state(1),
      I5 => tempmon_state(0),
      O => \device_temp_init[11]_i_1_n_0\
    );
\device_temp_init[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => tempmon_state(7),
      I1 => tempmon_state(8),
      I2 => tempmon_state(1),
      I3 => tempmon_state(2),
      I4 => tempmon_state(5),
      I5 => tempmon_state(4),
      O => \device_temp_init[11]_i_2_n_0\
    );
\device_temp_init[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => tempmon_state(4),
      I1 => tempmon_state(3),
      I2 => tempmon_state(7),
      I3 => tempmon_state(6),
      O => \device_temp_init[11]_i_3_n_0\
    );
\device_temp_init_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(0),
      Q => device_temp_init(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(10),
      Q => device_temp_init(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(11),
      Q => device_temp_init(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(1),
      Q => device_temp_init(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(2),
      Q => device_temp_init(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(3),
      Q => device_temp_init(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(4),
      Q => device_temp_init(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(5),
      Q => device_temp_init(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(6),
      Q => device_temp_init(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(7),
      Q => device_temp_init(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(8),
      Q => device_temp_init(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\device_temp_init_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_init[11]_i_1_n_0\,
      D => device_temp_101(9),
      Q => device_temp_init(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(11),
      O => \four_dec_min_limit[11]_i_2_n_0\
    );
\four_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(10),
      O => \four_dec_min_limit[11]_i_3_n_0\
    );
\four_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(5),
      O => \four_dec_min_limit[5]_i_2_n_0\
    );
\four_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(4),
      O => \four_dec_min_limit[5]_i_3_n_0\
    );
\four_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(3),
      O => \four_dec_min_limit[5]_i_4_n_0\
    );
\four_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => three_dec_max_limit(2),
      O => \four_dec_min_limit[5]_i_5_n_0\
    );
\four_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(9),
      O => \four_dec_min_limit[9]_i_2_n_0\
    );
\four_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(8),
      O => \four_dec_min_limit[9]_i_3_n_0\
    );
\four_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(7),
      O => \four_dec_min_limit[9]_i_4_n_0\
    );
\four_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(6),
      O => \four_dec_min_limit[9]_i_5_n_0\
    );
\four_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_max_limit(0),
      Q => four_dec_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(10),
      Q => four_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\four_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(11),
      Q => four_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\four_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \four_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => three_dec_max_limit(10),
      O(3 downto 2) => \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => four_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \four_dec_min_limit[11]_i_2_n_0\,
      S(0) => \four_dec_min_limit[11]_i_3_n_0\
    );
\four_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_max_limit(1),
      Q => four_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(2),
      Q => four_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(3),
      Q => four_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(4),
      Q => four_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(5),
      Q => four_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \four_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \four_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \four_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \four_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => three_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => four_dec_min_limit_nxt(5 downto 2),
      S(3) => \four_dec_min_limit[5]_i_2_n_0\,
      S(2) => \four_dec_min_limit[5]_i_3_n_0\,
      S(1) => \four_dec_min_limit[5]_i_4_n_0\,
      S(0) => \four_dec_min_limit[5]_i_5_n_0\
    );
\four_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(6),
      Q => four_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(7),
      Q => four_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(8),
      Q => four_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\four_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_dec_min_limit_nxt(9),
      Q => four_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\four_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \four_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \four_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \four_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \four_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => three_dec_max_limit(9 downto 6),
      O(3 downto 0) => four_dec_min_limit_nxt(9 downto 6),
      S(3) => \four_dec_min_limit[9]_i_2_n_0\,
      S(2) => \four_dec_min_limit[9]_i_3_n_0\,
      S(1) => \four_dec_min_limit[9]_i_4_n_0\,
      S(0) => \four_dec_min_limit[9]_i_5_n_0\
    );
\four_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \four_inc_max_limit[11]_i_2_n_0\
    );
\four_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \four_inc_max_limit[11]_i_3_n_0\
    );
\four_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(9),
      O => \four_inc_max_limit[11]_i_4_n_0\
    );
\four_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(8),
      O => \four_inc_max_limit[11]_i_5_n_0\
    );
\four_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \four_inc_max_limit[3]_i_2_n_0\
    );
\four_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \four_inc_max_limit[3]_i_3_n_0\
    );
\four_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \four_inc_max_limit[3]_i_4_n_0\
    );
\four_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \four_inc_max_limit[3]_i_5_n_0\
    );
\four_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \four_inc_max_limit[7]_i_2_n_0\
    );
\four_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(6),
      O => \four_inc_max_limit[7]_i_3_n_0\
    );
\four_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \four_inc_max_limit[7]_i_4_n_0\
    );
\four_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \four_inc_max_limit[7]_i_5_n_0\
    );
\four_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(0),
      Q => four_inc_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(10),
      Q => four_inc_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(11),
      Q => four_inc_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_inc_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \four_inc_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(10),
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => four_inc_max_limit_nxt(11 downto 8),
      S(3) => \four_inc_max_limit[11]_i_2_n_0\,
      S(2) => \four_inc_max_limit[11]_i_3_n_0\,
      S(1) => \four_inc_max_limit[11]_i_4_n_0\,
      S(0) => \four_inc_max_limit[11]_i_5_n_0\
    );
\four_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(1),
      Q => four_inc_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(2),
      Q => four_inc_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(3),
      Q => four_inc_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \four_inc_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \four_inc_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => device_temp_init(3 downto 0),
      O(3 downto 0) => four_inc_max_limit_nxt(3 downto 0),
      S(3) => \four_inc_max_limit[3]_i_2_n_0\,
      S(2) => \four_inc_max_limit[3]_i_3_n_0\,
      S(1) => \four_inc_max_limit[3]_i_4_n_0\,
      S(0) => \four_inc_max_limit[3]_i_5_n_0\
    );
\four_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(4),
      Q => four_inc_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(5),
      Q => four_inc_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(6),
      Q => four_inc_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(7),
      Q => four_inc_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_inc_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \four_inc_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \four_inc_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(5 downto 4),
      O(3 downto 0) => four_inc_max_limit_nxt(7 downto 4),
      S(3) => \four_inc_max_limit[7]_i_2_n_0\,
      S(2) => \four_inc_max_limit[7]_i_3_n_0\,
      S(1) => \four_inc_max_limit[7]_i_4_n_0\,
      S(0) => \four_inc_max_limit[7]_i_5_n_0\
    );
\four_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(8),
      Q => four_inc_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\four_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit_nxt(9),
      Q => four_inc_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\neutral_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(11),
      O => \neutral_max_limit[11]_i_2_n_0\
    );
\neutral_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(10),
      O => \neutral_max_limit[11]_i_3_n_0\
    );
\neutral_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(9),
      O => \neutral_max_limit[11]_i_4_n_0\
    );
\neutral_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(8),
      O => \neutral_max_limit[11]_i_5_n_0\
    );
\neutral_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(3),
      O => \neutral_max_limit[3]_i_2_n_0\
    );
\neutral_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \neutral_max_limit[3]_i_3_n_0\
    );
\neutral_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \neutral_max_limit[3]_i_4_n_0\
    );
\neutral_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \neutral_max_limit[3]_i_5_n_0\
    );
\neutral_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(7),
      O => \neutral_max_limit[7]_i_2_n_0\
    );
\neutral_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \neutral_max_limit[7]_i_3_n_0\
    );
\neutral_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \neutral_max_limit[7]_i_4_n_0\
    );
\neutral_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \neutral_max_limit[7]_i_5_n_0\
    );
\neutral_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(0),
      Q => neutral_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(10),
      Q => neutral_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(11),
      Q => neutral_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \neutral_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => neutral_max_limit_nxt(11 downto 8),
      S(3) => \neutral_max_limit[11]_i_2_n_0\,
      S(2) => \neutral_max_limit[11]_i_3_n_0\,
      S(1) => \neutral_max_limit[11]_i_4_n_0\,
      S(0) => \neutral_max_limit[11]_i_5_n_0\
    );
\neutral_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(1),
      Q => neutral_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(2),
      Q => neutral_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(3),
      Q => neutral_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neutral_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \neutral_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => device_temp_init(2 downto 0),
      O(3 downto 0) => neutral_max_limit_nxt(3 downto 0),
      S(3) => \neutral_max_limit[3]_i_2_n_0\,
      S(2) => \neutral_max_limit[3]_i_3_n_0\,
      S(1) => \neutral_max_limit[3]_i_4_n_0\,
      S(0) => \neutral_max_limit[3]_i_5_n_0\
    );
\neutral_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(4),
      Q => neutral_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(5),
      Q => neutral_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(6),
      Q => neutral_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(7),
      Q => neutral_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \neutral_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \neutral_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => device_temp_init(6 downto 4),
      O(3 downto 0) => neutral_max_limit_nxt(7 downto 4),
      S(3) => \neutral_max_limit[7]_i_2_n_0\,
      S(2) => \neutral_max_limit[7]_i_3_n_0\,
      S(1) => \neutral_max_limit[7]_i_4_n_0\,
      S(0) => \neutral_max_limit[7]_i_5_n_0\
    );
\neutral_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(8),
      Q => neutral_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit_nxt(9),
      Q => neutral_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\neutral_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(11),
      O => \neutral_min_limit[11]_i_2_n_0\
    );
\neutral_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(10),
      O => \neutral_min_limit[11]_i_3_n_0\
    );
\neutral_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(5),
      O => \neutral_min_limit[5]_i_2_n_0\
    );
\neutral_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(4),
      O => \neutral_min_limit[5]_i_3_n_0\
    );
\neutral_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(3),
      O => \neutral_min_limit[5]_i_4_n_0\
    );
\neutral_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => one_inc_max_limit(2),
      O => \neutral_min_limit[5]_i_5_n_0\
    );
\neutral_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(9),
      O => \neutral_min_limit[9]_i_2_n_0\
    );
\neutral_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(8),
      O => \neutral_min_limit[9]_i_3_n_0\
    );
\neutral_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(7),
      O => \neutral_min_limit[9]_i_4_n_0\
    );
\neutral_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(6),
      O => \neutral_min_limit[9]_i_5_n_0\
    );
\neutral_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit(0),
      Q => neutral_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(10),
      Q => neutral_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(11),
      Q => neutral_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \neutral_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => one_inc_max_limit(10),
      O(3 downto 2) => \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neutral_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \neutral_min_limit[11]_i_2_n_0\,
      S(0) => \neutral_min_limit[11]_i_3_n_0\
    );
\neutral_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit(1),
      Q => neutral_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(2),
      Q => neutral_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(3),
      Q => neutral_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(4),
      Q => neutral_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(5),
      Q => neutral_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neutral_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \neutral_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \neutral_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \neutral_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => one_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => neutral_min_limit_nxt(5 downto 2),
      S(3) => \neutral_min_limit[5]_i_2_n_0\,
      S(2) => \neutral_min_limit[5]_i_3_n_0\,
      S(1) => \neutral_min_limit[5]_i_4_n_0\,
      S(0) => \neutral_min_limit[5]_i_5_n_0\
    );
\neutral_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(6),
      Q => neutral_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(7),
      Q => neutral_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(8),
      Q => neutral_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_min_limit_nxt(9),
      Q => neutral_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\neutral_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \neutral_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \neutral_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \neutral_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \neutral_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => one_inc_max_limit(9 downto 6),
      O(3 downto 0) => neutral_min_limit_nxt(9 downto 6),
      S(3) => \neutral_min_limit[9]_i_2_n_0\,
      S(2) => \neutral_min_limit[9]_i_3_n_0\,
      S(1) => \neutral_min_limit[9]_i_4_n_0\,
      S(0) => \neutral_min_limit[9]_i_5_n_0\
    );
\one_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(11),
      O => \one_dec_max_limit[11]_i_2_n_0\
    );
\one_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(10),
      O => \one_dec_max_limit[11]_i_3_n_0\
    );
\one_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(9),
      O => \one_dec_max_limit[11]_i_4_n_0\
    );
\one_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \one_dec_max_limit[11]_i_5_n_0\
    );
\one_dec_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(3),
      O => \one_dec_max_limit[3]_i_2_n_0\
    );
\one_dec_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \one_dec_max_limit[3]_i_3_n_0\
    );
\one_dec_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(1),
      O => \one_dec_max_limit[3]_i_4_n_0\
    );
\one_dec_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \one_dec_max_limit[3]_i_5_n_0\
    );
\one_dec_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(7),
      O => \one_dec_max_limit[7]_i_2_n_0\
    );
\one_dec_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \one_dec_max_limit[7]_i_3_n_0\
    );
\one_dec_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \one_dec_max_limit[7]_i_4_n_0\
    );
\one_dec_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(4),
      O => \one_dec_max_limit[7]_i_5_n_0\
    );
\one_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(0),
      Q => one_dec_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(10),
      Q => one_dec_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(11),
      Q => one_dec_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \one_dec_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(8),
      O(3 downto 0) => one_dec_max_limit_nxt(11 downto 8),
      S(3) => \one_dec_max_limit[11]_i_2_n_0\,
      S(2) => \one_dec_max_limit[11]_i_3_n_0\,
      S(1) => \one_dec_max_limit[11]_i_4_n_0\,
      S(0) => \one_dec_max_limit[11]_i_5_n_0\
    );
\one_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(1),
      Q => one_dec_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(2),
      Q => one_dec_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(3),
      Q => one_dec_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_dec_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \one_dec_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(2),
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3 downto 0) => one_dec_max_limit_nxt(3 downto 0),
      S(3) => \one_dec_max_limit[3]_i_2_n_0\,
      S(2) => \one_dec_max_limit[3]_i_3_n_0\,
      S(1) => \one_dec_max_limit[3]_i_4_n_0\,
      S(0) => \one_dec_max_limit[3]_i_5_n_0\
    );
\one_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(4),
      Q => one_dec_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(5),
      Q => one_dec_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(6),
      Q => one_dec_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(7),
      Q => one_dec_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \one_dec_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \one_dec_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(6 downto 5),
      DI(0) => '0',
      O(3 downto 0) => one_dec_max_limit_nxt(7 downto 4),
      S(3) => \one_dec_max_limit[7]_i_2_n_0\,
      S(2) => \one_dec_max_limit[7]_i_3_n_0\,
      S(1) => \one_dec_max_limit[7]_i_4_n_0\,
      S(0) => \one_dec_max_limit[7]_i_5_n_0\
    );
\one_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(8),
      Q => one_dec_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit_nxt(9),
      Q => one_dec_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\one_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(11),
      O => \one_dec_min_limit[11]_i_2_n_0\
    );
\one_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(10),
      O => \one_dec_min_limit[11]_i_3_n_0\
    );
\one_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(5),
      O => \one_dec_min_limit[5]_i_2_n_0\
    );
\one_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(4),
      O => \one_dec_min_limit[5]_i_3_n_0\
    );
\one_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(3),
      O => \one_dec_min_limit[5]_i_4_n_0\
    );
\one_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => neutral_max_limit(2),
      O => \one_dec_min_limit[5]_i_5_n_0\
    );
\one_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(9),
      O => \one_dec_min_limit[9]_i_2_n_0\
    );
\one_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(8),
      O => \one_dec_min_limit[9]_i_3_n_0\
    );
\one_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(7),
      O => \one_dec_min_limit[9]_i_4_n_0\
    );
\one_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(6),
      O => \one_dec_min_limit[9]_i_5_n_0\
    );
\one_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit(0),
      Q => one_dec_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(10),
      Q => one_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(11),
      Q => one_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \one_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => neutral_max_limit(10),
      O(3 downto 2) => \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \one_dec_min_limit[11]_i_2_n_0\,
      S(0) => \one_dec_min_limit[11]_i_3_n_0\
    );
\one_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => neutral_max_limit(1),
      Q => one_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(2),
      Q => one_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(3),
      Q => one_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(4),
      Q => one_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(5),
      Q => one_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \one_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \one_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \one_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => neutral_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_dec_min_limit_nxt(5 downto 2),
      S(3) => \one_dec_min_limit[5]_i_2_n_0\,
      S(2) => \one_dec_min_limit[5]_i_3_n_0\,
      S(1) => \one_dec_min_limit[5]_i_4_n_0\,
      S(0) => \one_dec_min_limit[5]_i_5_n_0\
    );
\one_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(6),
      Q => one_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(7),
      Q => one_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(8),
      Q => one_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_min_limit_nxt(9),
      Q => one_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\one_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \one_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \one_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \one_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \one_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => neutral_max_limit(9 downto 6),
      O(3 downto 0) => one_dec_min_limit_nxt(9 downto 6),
      S(3) => \one_dec_min_limit[9]_i_2_n_0\,
      S(2) => \one_dec_min_limit[9]_i_3_n_0\,
      S(1) => \one_dec_min_limit[9]_i_4_n_0\,
      S(0) => \one_dec_min_limit[9]_i_5_n_0\
    );
\one_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \one_inc_max_limit[11]_i_2_n_0\
    );
\one_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \one_inc_max_limit[11]_i_3_n_0\
    );
\one_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \one_inc_max_limit[11]_i_4_n_0\
    );
\one_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \one_inc_max_limit[11]_i_5_n_0\
    );
\one_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \one_inc_max_limit[3]_i_2_n_0\
    );
\one_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(2),
      O => \one_inc_max_limit[3]_i_3_n_0\
    );
\one_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(1),
      O => \one_inc_max_limit[3]_i_4_n_0\
    );
\one_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \one_inc_max_limit[3]_i_5_n_0\
    );
\one_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \one_inc_max_limit[7]_i_2_n_0\
    );
\one_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(6),
      O => \one_inc_max_limit[7]_i_3_n_0\
    );
\one_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(5),
      O => \one_inc_max_limit[7]_i_4_n_0\
    );
\one_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(4),
      O => \one_inc_max_limit[7]_i_5_n_0\
    );
\one_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(0),
      Q => one_inc_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(10),
      Q => one_inc_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(11),
      Q => one_inc_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \one_inc_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => device_temp_init(10 downto 8),
      O(3 downto 0) => one_inc_max_limit_nxt(11 downto 8),
      S(3) => \one_inc_max_limit[11]_i_2_n_0\,
      S(2) => \one_inc_max_limit[11]_i_3_n_0\,
      S(1) => \one_inc_max_limit[11]_i_4_n_0\,
      S(0) => \one_inc_max_limit[11]_i_5_n_0\
    );
\one_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(1),
      Q => one_inc_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(2),
      Q => one_inc_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(3),
      Q => one_inc_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_inc_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \one_inc_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3 downto 0) => one_inc_max_limit_nxt(3 downto 0),
      S(3) => \one_inc_max_limit[3]_i_2_n_0\,
      S(2) => \one_inc_max_limit[3]_i_3_n_0\,
      S(1) => \one_inc_max_limit[3]_i_4_n_0\,
      S(0) => \one_inc_max_limit[3]_i_5_n_0\
    );
\one_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(4),
      Q => one_inc_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(5),
      Q => one_inc_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(6),
      Q => one_inc_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(7),
      Q => one_inc_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \one_inc_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \one_inc_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => one_inc_max_limit_nxt(7 downto 4),
      S(3) => \one_inc_max_limit[7]_i_2_n_0\,
      S(2) => \one_inc_max_limit[7]_i_3_n_0\,
      S(1) => \one_inc_max_limit[7]_i_4_n_0\,
      S(0) => \one_inc_max_limit[7]_i_5_n_0\
    );
\one_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(8),
      Q => one_inc_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_max_limit_nxt(9),
      Q => one_inc_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\one_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(11),
      O => \one_inc_min_limit[11]_i_2_n_0\
    );
\one_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(10),
      O => \one_inc_min_limit[11]_i_3_n_0\
    );
\one_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(5),
      O => \one_inc_min_limit[5]_i_2_n_0\
    );
\one_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(4),
      O => \one_inc_min_limit[5]_i_3_n_0\
    );
\one_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(3),
      O => \one_inc_min_limit[5]_i_4_n_0\
    );
\one_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => two_inc_max_limit(2),
      O => \one_inc_min_limit[5]_i_5_n_0\
    );
\one_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(9),
      O => \one_inc_min_limit[9]_i_2_n_0\
    );
\one_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(8),
      O => \one_inc_min_limit[9]_i_3_n_0\
    );
\one_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(7),
      O => \one_inc_min_limit[9]_i_4_n_0\
    );
\one_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(6),
      O => \one_inc_min_limit[9]_i_5_n_0\
    );
\one_inc_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit(0),
      Q => one_inc_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(10),
      Q => one_inc_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(11),
      Q => one_inc_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \one_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => two_inc_max_limit(10),
      O(3 downto 2) => \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \one_inc_min_limit[11]_i_2_n_0\,
      S(0) => \one_inc_min_limit[11]_i_3_n_0\
    );
\one_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit(1),
      Q => one_inc_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(2),
      Q => one_inc_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(3),
      Q => one_inc_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(4),
      Q => one_inc_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(5),
      Q => one_inc_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \one_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \one_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \one_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => two_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_inc_min_limit_nxt(5 downto 2),
      S(3) => \one_inc_min_limit[5]_i_2_n_0\,
      S(2) => \one_inc_min_limit[5]_i_3_n_0\,
      S(1) => \one_inc_min_limit[5]_i_4_n_0\,
      S(0) => \one_inc_min_limit[5]_i_5_n_0\
    );
\one_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(6),
      Q => one_inc_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(7),
      Q => one_inc_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(8),
      Q => one_inc_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_inc_min_limit_nxt(9),
      Q => one_inc_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\one_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \one_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \one_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \one_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \one_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => two_inc_max_limit(9 downto 6),
      O(3 downto 0) => one_inc_min_limit_nxt(9 downto 6),
      S(3) => \one_inc_min_limit[9]_i_2_n_0\,
      S(2) => \one_inc_min_limit[9]_i_3_n_0\,
      S(1) => \one_inc_min_limit[9]_i_4_n_0\,
      S(0) => \one_inc_min_limit[9]_i_5_n_0\
    );
pi_f_dec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8A8A8"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => pi_f_dec_i_2_n_0,
      I2 => pi_f_dec_i_3_n_0,
      I3 => tempmon_state(3),
      I4 => temp_gte_three_inc_max,
      I5 => pi_f_dec_i_4_n_0,
      O => pi_f_dec_nxt
    );
pi_f_dec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
        port map (
      I0 => tempmon_state(8),
      I1 => temp_cmp_two_dec_max_102,
      I2 => update_temp_102,
      I3 => tempmon_state(7),
      I4 => temp_cmp_one_dec_max_102,
      I5 => pi_f_dec_i_5_n_0,
      O => pi_f_dec_i_2_n_0
    );
pi_f_dec_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tempmon_state(4),
      I1 => temp_cmp_two_inc_max_102,
      I2 => update_temp_102,
      O => pi_f_dec_i_3_n_0
    );
pi_f_dec_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => temp_cmp_one_inc_max_102,
      I1 => tempmon_state(5),
      I2 => update_temp_102,
      I3 => temp_cmp_neutral_max_102,
      I4 => tempmon_state(6),
      O => pi_f_dec_i_4_n_0
    );
pi_f_dec_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => temp_cmp_three_dec_max_102,
      I1 => tempmon_state(9),
      I2 => update_temp_102,
      I3 => temp_cmp_four_inc_max_102,
      I4 => tempmon_state(2),
      O => pi_f_dec_i_5_n_0
    );
pi_f_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_f_dec_nxt,
      Q => \^tempmon_pi_f_dec\,
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
pi_f_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88A88888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => pi_f_inc_i_2_n_0,
      I2 => temp_lte_three_inc_min,
      I3 => temp_gte_three_inc_max,
      I4 => tempmon_state(3),
      I5 => pi_f_inc_i_5_n_0,
      O => pi_f_inc_nxt
    );
pi_f_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => pi_f_inc_i_6_n_0,
      I1 => tempmon_state(5),
      I2 => update_temp_102,
      I3 => temp_cmp_one_inc_max_102,
      I4 => temp_cmp_one_inc_min_102,
      I5 => pi_f_inc_i_7_n_0,
      O => pi_f_inc_i_2_n_0
    );
pi_f_inc_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_three_inc_min_102,
      O => temp_lte_three_inc_min
    );
pi_f_inc_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_three_inc_max_102,
      O => temp_gte_three_inc_max
    );
pi_f_inc_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => tempmon_state(4),
      I1 => update_temp_102,
      I2 => temp_cmp_two_inc_max_102,
      I3 => temp_cmp_two_inc_min_102,
      O => pi_f_inc_i_5_n_0
    );
pi_f_inc_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => tempmon_state(6),
      I1 => update_temp_102,
      I2 => temp_cmp_neutral_max_102,
      I3 => temp_cmp_neutral_min_102,
      O => pi_f_inc_i_6_n_0
    );
pi_f_inc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => pi_f_inc_i_8_n_0,
      I1 => tempmon_state(7),
      I2 => update_temp_102,
      I3 => temp_cmp_one_dec_max_102,
      I4 => temp_cmp_one_dec_min_102,
      I5 => pi_f_inc_i_9_n_0,
      O => pi_f_inc_i_7_n_0
    );
pi_f_inc_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => tempmon_state(8),
      I1 => update_temp_102,
      I2 => temp_cmp_two_dec_max_102,
      I3 => temp_cmp_two_dec_min_102,
      O => pi_f_inc_i_8_n_0
    );
pi_f_inc_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00200020002000"
    )
        port map (
      I0 => temp_cmp_three_dec_min_102,
      I1 => temp_cmp_three_dec_max_102,
      I2 => tempmon_state(9),
      I3 => update_temp_102,
      I4 => temp_cmp_four_dec_min_102,
      I5 => tempmon_state(10),
      O => pi_f_inc_i_9_n_0
    );
pi_f_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_f_inc_nxt,
      Q => \^tempmon_pi_f_inc_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
temp_cmp_four_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => four_dec_min_limit(1),
      O => temp_cmp_four_dec_min_102_i_10_n_0
    );
temp_cmp_four_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => four_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_four_dec_min_102_i_11_n_0
    );
temp_cmp_four_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => four_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_four_dec_min_102_i_12_n_0
    );
temp_cmp_four_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => four_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_four_dec_min_102_i_13_n_0
    );
temp_cmp_four_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => four_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_four_dec_min_102_i_14_n_0
    );
temp_cmp_four_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => four_dec_min_limit(11),
      O => temp_cmp_four_dec_min_102_i_3_n_0
    );
temp_cmp_four_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => four_dec_min_limit(9),
      O => temp_cmp_four_dec_min_102_i_4_n_0
    );
temp_cmp_four_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => four_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_four_dec_min_102_i_5_n_0
    );
temp_cmp_four_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => four_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_four_dec_min_102_i_6_n_0
    );
temp_cmp_four_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => four_dec_min_limit(7),
      O => temp_cmp_four_dec_min_102_i_7_n_0
    );
temp_cmp_four_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => four_dec_min_limit(5),
      O => temp_cmp_four_dec_min_102_i_8_n_0
    );
temp_cmp_four_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => four_dec_min_limit(3),
      O => temp_cmp_four_dec_min_102_i_9_n_0
    );
temp_cmp_four_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_four_dec_min_101,
      Q => temp_cmp_four_dec_min_102,
      R => '0'
    );
temp_cmp_four_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_four_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_dec_min_101,
      CO(0) => temp_cmp_four_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_four_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_four_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_four_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_four_dec_min_102_i_6_n_0
    );
temp_cmp_four_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_four_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_four_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_four_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_four_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_four_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_four_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_four_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_four_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_four_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_four_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_four_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_four_dec_min_102_i_14_n_0
    );
temp_cmp_four_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => four_inc_max_limit(0),
      I2 => four_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_four_inc_max_102_i_10_n_0
    );
temp_cmp_four_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => four_inc_max_limit(7),
      O => temp_cmp_four_inc_max_102_i_11_n_0
    );
temp_cmp_four_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => four_inc_max_limit(5),
      O => temp_cmp_four_inc_max_102_i_12_n_0
    );
temp_cmp_four_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => four_inc_max_limit(3),
      O => temp_cmp_four_inc_max_102_i_13_n_0
    );
temp_cmp_four_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => four_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => four_inc_max_limit(1),
      O => temp_cmp_four_inc_max_102_i_14_n_0
    );
temp_cmp_four_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => four_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_four_inc_max_102_i_3_n_0
    );
temp_cmp_four_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => four_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_four_inc_max_102_i_4_n_0
    );
temp_cmp_four_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => four_inc_max_limit(11),
      O => temp_cmp_four_inc_max_102_i_5_n_0
    );
temp_cmp_four_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => four_inc_max_limit(9),
      O => temp_cmp_four_inc_max_102_i_6_n_0
    );
temp_cmp_four_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => four_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_four_inc_max_102_i_7_n_0
    );
temp_cmp_four_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => four_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_four_inc_max_102_i_8_n_0
    );
temp_cmp_four_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => four_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_four_inc_max_102_i_9_n_0
    );
temp_cmp_four_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_four_inc_max_101,
      Q => temp_cmp_four_inc_max_102,
      R => '0'
    );
temp_cmp_four_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_four_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_inc_max_101,
      CO(0) => temp_cmp_four_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_four_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_four_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_four_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_four_inc_max_102_i_6_n_0
    );
temp_cmp_four_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_four_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_four_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_four_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_four_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_four_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_four_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_four_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_four_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_four_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_four_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_four_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_four_inc_max_102_i_14_n_0
    );
temp_cmp_neutral_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => neutral_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_neutral_max_102_i_10_n_0
    );
temp_cmp_neutral_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => device_temp_101(7),
      I3 => neutral_max_limit(7),
      O => temp_cmp_neutral_max_102_i_11_n_0
    );
temp_cmp_neutral_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => device_temp_101(5),
      I3 => neutral_max_limit(5),
      O => temp_cmp_neutral_max_102_i_12_n_0
    );
temp_cmp_neutral_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => device_temp_101(3),
      I3 => neutral_max_limit(3),
      O => temp_cmp_neutral_max_102_i_13_n_0
    );
temp_cmp_neutral_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => neutral_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => temp_cmp_neutral_max_102_i_14_n_0
    );
temp_cmp_neutral_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => neutral_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_neutral_max_102_i_3_n_0
    );
temp_cmp_neutral_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => neutral_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_neutral_max_102_i_4_n_0
    );
temp_cmp_neutral_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => device_temp_101(11),
      I3 => neutral_max_limit(11),
      O => temp_cmp_neutral_max_102_i_5_n_0
    );
temp_cmp_neutral_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => device_temp_101(9),
      I3 => neutral_max_limit(9),
      O => temp_cmp_neutral_max_102_i_6_n_0
    );
temp_cmp_neutral_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => neutral_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_neutral_max_102_i_7_n_0
    );
temp_cmp_neutral_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => neutral_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_neutral_max_102_i_8_n_0
    );
temp_cmp_neutral_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => neutral_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_neutral_max_102_i_9_n_0
    );
temp_cmp_neutral_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_neutral_max_101,
      Q => temp_cmp_neutral_max_102,
      R => '0'
    );
temp_cmp_neutral_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_neutral_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_max_101,
      CO(0) => temp_cmp_neutral_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_neutral_max_102_i_3_n_0,
      DI(0) => temp_cmp_neutral_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_neutral_max_102_i_5_n_0,
      S(0) => temp_cmp_neutral_max_102_i_6_n_0
    );
temp_cmp_neutral_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_neutral_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_neutral_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_neutral_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_neutral_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_neutral_max_102_i_7_n_0,
      DI(2) => temp_cmp_neutral_max_102_i_8_n_0,
      DI(1) => temp_cmp_neutral_max_102_i_9_n_0,
      DI(0) => temp_cmp_neutral_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_neutral_max_102_i_11_n_0,
      S(2) => temp_cmp_neutral_max_102_i_12_n_0,
      S(1) => temp_cmp_neutral_max_102_i_13_n_0,
      S(0) => temp_cmp_neutral_max_102_i_14_n_0
    );
temp_cmp_neutral_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => neutral_min_limit(1),
      O => temp_cmp_neutral_min_102_i_10_n_0
    );
temp_cmp_neutral_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => neutral_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_neutral_min_102_i_11_n_0
    );
temp_cmp_neutral_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => neutral_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_neutral_min_102_i_12_n_0
    );
temp_cmp_neutral_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => neutral_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_neutral_min_102_i_13_n_0
    );
temp_cmp_neutral_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(0),
      I1 => device_temp_101(0),
      I2 => neutral_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_neutral_min_102_i_14_n_0
    );
temp_cmp_neutral_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => neutral_min_limit(11),
      O => temp_cmp_neutral_min_102_i_3_n_0
    );
temp_cmp_neutral_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => neutral_min_limit(9),
      O => temp_cmp_neutral_min_102_i_4_n_0
    );
temp_cmp_neutral_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => neutral_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_neutral_min_102_i_5_n_0
    );
temp_cmp_neutral_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => neutral_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_neutral_min_102_i_6_n_0
    );
temp_cmp_neutral_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => neutral_min_limit(7),
      O => temp_cmp_neutral_min_102_i_7_n_0
    );
temp_cmp_neutral_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => neutral_min_limit(5),
      O => temp_cmp_neutral_min_102_i_8_n_0
    );
temp_cmp_neutral_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => neutral_min_limit(3),
      O => temp_cmp_neutral_min_102_i_9_n_0
    );
temp_cmp_neutral_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_neutral_min_101,
      Q => temp_cmp_neutral_min_102,
      R => '0'
    );
temp_cmp_neutral_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_neutral_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_min_101,
      CO(0) => temp_cmp_neutral_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_neutral_min_102_i_3_n_0,
      DI(0) => temp_cmp_neutral_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_neutral_min_102_i_5_n_0,
      S(0) => temp_cmp_neutral_min_102_i_6_n_0
    );
temp_cmp_neutral_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_neutral_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_neutral_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_neutral_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_neutral_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_neutral_min_102_i_7_n_0,
      DI(2) => temp_cmp_neutral_min_102_i_8_n_0,
      DI(1) => temp_cmp_neutral_min_102_i_9_n_0,
      DI(0) => temp_cmp_neutral_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_neutral_min_102_i_11_n_0,
      S(2) => temp_cmp_neutral_min_102_i_12_n_0,
      S(1) => temp_cmp_neutral_min_102_i_13_n_0,
      S(0) => temp_cmp_neutral_min_102_i_14_n_0
    );
temp_cmp_one_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => one_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_dec_max_102_i_10_n_0
    );
temp_cmp_one_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_dec_max_limit(7),
      O => temp_cmp_one_dec_max_102_i_11_n_0
    );
temp_cmp_one_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_dec_max_limit(5),
      O => temp_cmp_one_dec_max_102_i_12_n_0
    );
temp_cmp_one_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_dec_max_limit(3),
      O => temp_cmp_one_dec_max_102_i_13_n_0
    );
temp_cmp_one_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => one_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => temp_cmp_one_dec_max_102_i_14_n_0
    );
temp_cmp_one_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => one_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_dec_max_102_i_3_n_0
    );
temp_cmp_one_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => one_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_dec_max_102_i_4_n_0
    );
temp_cmp_one_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_dec_max_limit(11),
      O => temp_cmp_one_dec_max_102_i_5_n_0
    );
temp_cmp_one_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_dec_max_limit(9),
      O => temp_cmp_one_dec_max_102_i_6_n_0
    );
temp_cmp_one_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => one_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_dec_max_102_i_7_n_0
    );
temp_cmp_one_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => one_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_dec_max_102_i_8_n_0
    );
temp_cmp_one_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => one_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_dec_max_102_i_9_n_0
    );
temp_cmp_one_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_one_dec_max_101,
      Q => temp_cmp_one_dec_max_102,
      R => '0'
    );
temp_cmp_one_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_max_101,
      CO(0) => temp_cmp_one_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_one_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_one_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_one_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_one_dec_max_102_i_6_n_0
    );
temp_cmp_one_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_one_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_one_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_one_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_one_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_one_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_one_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_one_dec_max_102_i_14_n_0
    );
temp_cmp_one_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_dec_min_limit(1),
      O => temp_cmp_one_dec_min_102_i_10_n_0
    );
temp_cmp_one_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_dec_min_102_i_11_n_0
    );
temp_cmp_one_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_dec_min_102_i_12_n_0
    );
temp_cmp_one_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_dec_min_102_i_13_n_0
    );
temp_cmp_one_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_dec_min_102_i_14_n_0
    );
temp_cmp_one_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_dec_min_limit(11),
      O => temp_cmp_one_dec_min_102_i_3_n_0
    );
temp_cmp_one_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_dec_min_limit(9),
      O => temp_cmp_one_dec_min_102_i_4_n_0
    );
temp_cmp_one_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_dec_min_102_i_5_n_0
    );
temp_cmp_one_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_dec_min_102_i_6_n_0
    );
temp_cmp_one_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_dec_min_limit(7),
      O => temp_cmp_one_dec_min_102_i_7_n_0
    );
temp_cmp_one_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_dec_min_limit(5),
      O => temp_cmp_one_dec_min_102_i_8_n_0
    );
temp_cmp_one_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_dec_min_limit(3),
      O => temp_cmp_one_dec_min_102_i_9_n_0
    );
temp_cmp_one_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_one_dec_min_101,
      Q => temp_cmp_one_dec_min_102,
      R => '0'
    );
temp_cmp_one_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_min_101,
      CO(0) => temp_cmp_one_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_one_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_one_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_one_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_one_dec_min_102_i_6_n_0
    );
temp_cmp_one_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_one_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_one_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_one_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_one_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_one_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_one_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_one_dec_min_102_i_14_n_0
    );
temp_cmp_one_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => one_inc_max_limit(0),
      I2 => one_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_inc_max_102_i_10_n_0
    );
temp_cmp_one_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_inc_max_limit(7),
      O => temp_cmp_one_inc_max_102_i_11_n_0
    );
temp_cmp_one_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_inc_max_limit(5),
      O => temp_cmp_one_inc_max_102_i_12_n_0
    );
temp_cmp_one_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_inc_max_limit(3),
      O => temp_cmp_one_inc_max_102_i_13_n_0
    );
temp_cmp_one_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => one_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_inc_max_limit(1),
      O => temp_cmp_one_inc_max_102_i_14_n_0
    );
temp_cmp_one_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => one_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_inc_max_102_i_3_n_0
    );
temp_cmp_one_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => one_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_inc_max_102_i_4_n_0
    );
temp_cmp_one_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_inc_max_limit(11),
      O => temp_cmp_one_inc_max_102_i_5_n_0
    );
temp_cmp_one_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_inc_max_limit(9),
      O => temp_cmp_one_inc_max_102_i_6_n_0
    );
temp_cmp_one_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => one_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_inc_max_102_i_7_n_0
    );
temp_cmp_one_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => one_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_inc_max_102_i_8_n_0
    );
temp_cmp_one_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => one_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_inc_max_102_i_9_n_0
    );
temp_cmp_one_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_one_inc_max_101,
      Q => temp_cmp_one_inc_max_102,
      R => '0'
    );
temp_cmp_one_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_max_101,
      CO(0) => temp_cmp_one_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_one_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_one_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_one_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_one_inc_max_102_i_6_n_0
    );
temp_cmp_one_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_one_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_one_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_one_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_one_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_one_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_one_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_one_inc_max_102_i_14_n_0
    );
temp_cmp_one_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_inc_min_limit(1),
      O => temp_cmp_one_inc_min_102_i_10_n_0
    );
temp_cmp_one_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_inc_min_102_i_11_n_0
    );
temp_cmp_one_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_inc_min_102_i_12_n_0
    );
temp_cmp_one_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_inc_min_102_i_13_n_0
    );
temp_cmp_one_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_inc_min_102_i_14_n_0
    );
temp_cmp_one_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_inc_min_limit(11),
      O => temp_cmp_one_inc_min_102_i_3_n_0
    );
temp_cmp_one_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_inc_min_limit(9),
      O => temp_cmp_one_inc_min_102_i_4_n_0
    );
temp_cmp_one_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_inc_min_102_i_5_n_0
    );
temp_cmp_one_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_inc_min_102_i_6_n_0
    );
temp_cmp_one_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_inc_min_limit(7),
      O => temp_cmp_one_inc_min_102_i_7_n_0
    );
temp_cmp_one_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_inc_min_limit(5),
      O => temp_cmp_one_inc_min_102_i_8_n_0
    );
temp_cmp_one_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_inc_min_limit(3),
      O => temp_cmp_one_inc_min_102_i_9_n_0
    );
temp_cmp_one_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_one_inc_min_101,
      Q => temp_cmp_one_inc_min_102,
      R => '0'
    );
temp_cmp_one_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_min_101,
      CO(0) => temp_cmp_one_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_one_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_one_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_one_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_one_inc_min_102_i_6_n_0
    );
temp_cmp_one_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_one_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_one_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_one_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_one_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_one_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_one_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_one_inc_min_102_i_14_n_0
    );
temp_cmp_three_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => three_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_dec_max_102_i_10_n_0
    );
temp_cmp_three_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_dec_max_limit(7),
      O => temp_cmp_three_dec_max_102_i_11_n_0
    );
temp_cmp_three_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_dec_max_limit(5),
      O => temp_cmp_three_dec_max_102_i_12_n_0
    );
temp_cmp_three_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_dec_max_limit(3),
      O => temp_cmp_three_dec_max_102_i_13_n_0
    );
temp_cmp_three_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_dec_max_limit(1),
      O => temp_cmp_three_dec_max_102_i_14_n_0
    );
temp_cmp_three_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => three_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_dec_max_102_i_3_n_0
    );
temp_cmp_three_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => three_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_dec_max_102_i_4_n_0
    );
temp_cmp_three_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_dec_max_limit(11),
      O => temp_cmp_three_dec_max_102_i_5_n_0
    );
temp_cmp_three_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_dec_max_limit(9),
      O => temp_cmp_three_dec_max_102_i_6_n_0
    );
temp_cmp_three_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => three_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_dec_max_102_i_7_n_0
    );
temp_cmp_three_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => three_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_dec_max_102_i_8_n_0
    );
temp_cmp_three_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => three_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_dec_max_102_i_9_n_0
    );
temp_cmp_three_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_three_dec_max_101,
      Q => temp_cmp_three_dec_max_102,
      R => '0'
    );
temp_cmp_three_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_max_101,
      CO(0) => temp_cmp_three_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_three_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_three_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_three_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_three_dec_max_102_i_6_n_0
    );
temp_cmp_three_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_three_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_three_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_three_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_three_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_three_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_three_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_three_dec_max_102_i_14_n_0
    );
temp_cmp_three_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_dec_min_limit(1),
      O => temp_cmp_three_dec_min_102_i_10_n_0
    );
temp_cmp_three_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_dec_min_102_i_11_n_0
    );
temp_cmp_three_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_dec_min_102_i_12_n_0
    );
temp_cmp_three_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_dec_min_102_i_13_n_0
    );
temp_cmp_three_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_dec_min_102_i_14_n_0
    );
temp_cmp_three_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_dec_min_limit(11),
      O => temp_cmp_three_dec_min_102_i_3_n_0
    );
temp_cmp_three_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_dec_min_limit(9),
      O => temp_cmp_three_dec_min_102_i_4_n_0
    );
temp_cmp_three_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_dec_min_102_i_5_n_0
    );
temp_cmp_three_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_dec_min_102_i_6_n_0
    );
temp_cmp_three_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_dec_min_limit(7),
      O => temp_cmp_three_dec_min_102_i_7_n_0
    );
temp_cmp_three_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_dec_min_limit(5),
      O => temp_cmp_three_dec_min_102_i_8_n_0
    );
temp_cmp_three_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_dec_min_limit(3),
      O => temp_cmp_three_dec_min_102_i_9_n_0
    );
temp_cmp_three_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_three_dec_min_101,
      Q => temp_cmp_three_dec_min_102,
      R => '0'
    );
temp_cmp_three_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_min_101,
      CO(0) => temp_cmp_three_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_three_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_three_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_three_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_three_dec_min_102_i_6_n_0
    );
temp_cmp_three_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_three_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_three_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_three_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_three_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_three_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_three_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_three_dec_min_102_i_14_n_0
    );
temp_cmp_three_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_inc_max_limit(0),
      I2 => three_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_inc_max_102_i_10_n_0
    );
temp_cmp_three_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_inc_max_limit(7),
      O => temp_cmp_three_inc_max_102_i_11_n_0
    );
temp_cmp_three_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_inc_max_limit(5),
      O => temp_cmp_three_inc_max_102_i_12_n_0
    );
temp_cmp_three_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_inc_max_limit(3),
      O => temp_cmp_three_inc_max_102_i_13_n_0
    );
temp_cmp_three_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_inc_max_limit(1),
      O => temp_cmp_three_inc_max_102_i_14_n_0
    );
temp_cmp_three_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => three_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_inc_max_102_i_3_n_0
    );
temp_cmp_three_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => three_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_inc_max_102_i_4_n_0
    );
temp_cmp_three_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_inc_max_limit(11),
      O => temp_cmp_three_inc_max_102_i_5_n_0
    );
temp_cmp_three_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_inc_max_limit(9),
      O => temp_cmp_three_inc_max_102_i_6_n_0
    );
temp_cmp_three_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => three_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_inc_max_102_i_7_n_0
    );
temp_cmp_three_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => three_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_inc_max_102_i_8_n_0
    );
temp_cmp_three_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => three_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_inc_max_102_i_9_n_0
    );
temp_cmp_three_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_three_inc_max_101,
      Q => temp_cmp_three_inc_max_102,
      R => '0'
    );
temp_cmp_three_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_max_101,
      CO(0) => temp_cmp_three_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_three_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_three_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_three_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_three_inc_max_102_i_6_n_0
    );
temp_cmp_three_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_three_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_three_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_three_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_three_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_three_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_three_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_three_inc_max_102_i_14_n_0
    );
temp_cmp_three_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => temp_cmp_three_inc_min_102_i_10_n_0
    );
temp_cmp_three_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_inc_min_102_i_11_n_0
    );
temp_cmp_three_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_inc_min_102_i_12_n_0
    );
temp_cmp_three_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_inc_min_102_i_13_n_0
    );
temp_cmp_three_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_inc_min_102_i_14_n_0
    );
temp_cmp_three_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_inc_min_limit(11),
      O => temp_cmp_three_inc_min_102_i_3_n_0
    );
temp_cmp_three_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_inc_min_limit(9),
      O => temp_cmp_three_inc_min_102_i_4_n_0
    );
temp_cmp_three_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_inc_min_102_i_5_n_0
    );
temp_cmp_three_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_inc_min_102_i_6_n_0
    );
temp_cmp_three_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_inc_min_limit(7),
      O => temp_cmp_three_inc_min_102_i_7_n_0
    );
temp_cmp_three_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_inc_min_limit(5),
      O => temp_cmp_three_inc_min_102_i_8_n_0
    );
temp_cmp_three_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_inc_min_limit(3),
      O => temp_cmp_three_inc_min_102_i_9_n_0
    );
temp_cmp_three_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_three_inc_min_101,
      Q => temp_cmp_three_inc_min_102,
      R => '0'
    );
temp_cmp_three_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_min_101,
      CO(0) => temp_cmp_three_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_three_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_three_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_three_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_three_inc_min_102_i_6_n_0
    );
temp_cmp_three_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_three_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_three_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_three_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_three_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_three_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_three_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_three_inc_min_102_i_14_n_0
    );
temp_cmp_two_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_dec_max_102_i_10_n_0
    );
temp_cmp_two_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_dec_max_limit(7),
      O => temp_cmp_two_dec_max_102_i_11_n_0
    );
temp_cmp_two_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_dec_max_limit(5),
      O => temp_cmp_two_dec_max_102_i_12_n_0
    );
temp_cmp_two_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_dec_max_limit(3),
      O => temp_cmp_two_dec_max_102_i_13_n_0
    );
temp_cmp_two_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_dec_max_limit(1),
      O => temp_cmp_two_dec_max_102_i_14_n_0
    );
temp_cmp_two_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => two_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_dec_max_102_i_3_n_0
    );
temp_cmp_two_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => two_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_dec_max_102_i_4_n_0
    );
temp_cmp_two_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_dec_max_limit(11),
      O => temp_cmp_two_dec_max_102_i_5_n_0
    );
temp_cmp_two_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_dec_max_limit(9),
      O => temp_cmp_two_dec_max_102_i_6_n_0
    );
temp_cmp_two_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => two_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_dec_max_102_i_7_n_0
    );
temp_cmp_two_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => two_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_dec_max_102_i_8_n_0
    );
temp_cmp_two_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => two_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_dec_max_102_i_9_n_0
    );
temp_cmp_two_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_two_dec_max_101,
      Q => temp_cmp_two_dec_max_102,
      R => '0'
    );
temp_cmp_two_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_max_101,
      CO(0) => temp_cmp_two_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_two_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_two_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_two_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_two_dec_max_102_i_6_n_0
    );
temp_cmp_two_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_two_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_two_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_two_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_two_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_two_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_two_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_two_dec_max_102_i_14_n_0
    );
temp_cmp_two_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_dec_min_limit(1),
      O => temp_cmp_two_dec_min_102_i_10_n_0
    );
temp_cmp_two_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_dec_min_102_i_11_n_0
    );
temp_cmp_two_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_dec_min_102_i_12_n_0
    );
temp_cmp_two_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_dec_min_102_i_13_n_0
    );
temp_cmp_two_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_dec_min_102_i_14_n_0
    );
temp_cmp_two_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_dec_min_limit(11),
      O => temp_cmp_two_dec_min_102_i_3_n_0
    );
temp_cmp_two_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_dec_min_limit(9),
      O => temp_cmp_two_dec_min_102_i_4_n_0
    );
temp_cmp_two_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_dec_min_102_i_5_n_0
    );
temp_cmp_two_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_dec_min_102_i_6_n_0
    );
temp_cmp_two_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_dec_min_limit(7),
      O => temp_cmp_two_dec_min_102_i_7_n_0
    );
temp_cmp_two_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_dec_min_limit(5),
      O => temp_cmp_two_dec_min_102_i_8_n_0
    );
temp_cmp_two_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_dec_min_limit(3),
      O => temp_cmp_two_dec_min_102_i_9_n_0
    );
temp_cmp_two_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_two_dec_min_101,
      Q => temp_cmp_two_dec_min_102,
      R => '0'
    );
temp_cmp_two_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_min_101,
      CO(0) => temp_cmp_two_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_two_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_two_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_two_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_two_dec_min_102_i_6_n_0
    );
temp_cmp_two_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_two_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_two_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_two_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_two_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_two_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_two_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_two_dec_min_102_i_14_n_0
    );
temp_cmp_two_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_inc_max_limit(0),
      I2 => two_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_inc_max_102_i_10_n_0
    );
temp_cmp_two_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_inc_max_limit(7),
      O => temp_cmp_two_inc_max_102_i_11_n_0
    );
temp_cmp_two_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_inc_max_limit(5),
      O => temp_cmp_two_inc_max_102_i_12_n_0
    );
temp_cmp_two_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_inc_max_limit(3),
      O => temp_cmp_two_inc_max_102_i_13_n_0
    );
temp_cmp_two_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_inc_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_inc_max_limit(1),
      O => temp_cmp_two_inc_max_102_i_14_n_0
    );
temp_cmp_two_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => two_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_inc_max_102_i_3_n_0
    );
temp_cmp_two_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => two_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_inc_max_102_i_4_n_0
    );
temp_cmp_two_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_inc_max_limit(11),
      O => temp_cmp_two_inc_max_102_i_5_n_0
    );
temp_cmp_two_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_inc_max_limit(9),
      O => temp_cmp_two_inc_max_102_i_6_n_0
    );
temp_cmp_two_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => two_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_inc_max_102_i_7_n_0
    );
temp_cmp_two_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => two_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_inc_max_102_i_8_n_0
    );
temp_cmp_two_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => two_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_inc_max_102_i_9_n_0
    );
temp_cmp_two_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_two_inc_max_101,
      Q => temp_cmp_two_inc_max_102,
      R => '0'
    );
temp_cmp_two_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_max_101,
      CO(0) => temp_cmp_two_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_two_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_two_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_two_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_two_inc_max_102_i_6_n_0
    );
temp_cmp_two_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_two_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_two_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_two_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_two_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_two_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_two_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_two_inc_max_102_i_14_n_0
    );
temp_cmp_two_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => temp_cmp_two_inc_min_102_i_10_n_0
    );
temp_cmp_two_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_inc_min_102_i_11_n_0
    );
temp_cmp_two_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_inc_min_102_i_12_n_0
    );
temp_cmp_two_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_inc_min_102_i_13_n_0
    );
temp_cmp_two_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_inc_min_102_i_14_n_0
    );
temp_cmp_two_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_inc_min_limit(11),
      O => temp_cmp_two_inc_min_102_i_3_n_0
    );
temp_cmp_two_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_inc_min_limit(9),
      O => temp_cmp_two_inc_min_102_i_4_n_0
    );
temp_cmp_two_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_inc_min_102_i_5_n_0
    );
temp_cmp_two_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_inc_min_102_i_6_n_0
    );
temp_cmp_two_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_inc_min_limit(7),
      O => temp_cmp_two_inc_min_102_i_7_n_0
    );
temp_cmp_two_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_inc_min_limit(5),
      O => temp_cmp_two_inc_min_102_i_8_n_0
    );
temp_cmp_two_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_inc_min_limit(3),
      O => temp_cmp_two_inc_min_102_i_9_n_0
    );
temp_cmp_two_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => temp_cmp_two_inc_min_101,
      Q => temp_cmp_two_inc_min_102,
      R => '0'
    );
temp_cmp_two_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_min_101,
      CO(0) => temp_cmp_two_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => temp_cmp_two_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_two_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => temp_cmp_two_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_two_inc_min_102_i_6_n_0
    );
temp_cmp_two_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_two_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_two_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_two_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_two_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_two_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_two_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_two_inc_min_102_i_14_n_0
    );
tempmon_init_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \device_temp_init[11]_i_1_n_0\,
      I1 => tempmon_init_complete,
      O => tempmon_init_complete_i_1_n_0
    );
tempmon_init_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => tempmon_init_complete_i_1_n_0,
      Q => tempmon_init_complete,
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
tempmon_sample_en_101_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => tempmon_sample_en,
      Q => tempmon_sample_en_101,
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
tempmon_sample_en_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => tempmon_sample_en_101,
      Q => tempmon_sample_en_102,
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\tempmon_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      O => \tempmon_state[0]_i_1_n_0\
    );
\tempmon_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => tempmon_state(1),
      I1 => \tempmon_state[10]_i_3_n_0\,
      I2 => \tempmon_state[10]_i_4_n_0\,
      I3 => \tempmon_state[10]_i_5_n_0\,
      I4 => \tempmon_state[10]_i_6_n_0\,
      I5 => \tempmon_state[10]_i_7_n_0\,
      O => \tempmon_state[10]_i_1_n_0\
    );
\tempmon_state[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_10_n_0\
    );
\tempmon_state[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_11_n_0\
    );
\tempmon_state[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => tempmon_state(4),
      I1 => update_temp_102,
      I2 => temp_cmp_two_inc_min_102,
      I3 => temp_cmp_two_inc_max_102,
      O => \tempmon_state[10]_i_12_n_0\
    );
\tempmon_state[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => tempmon_state(6),
      I1 => update_temp_102,
      I2 => temp_cmp_neutral_min_102,
      I3 => temp_cmp_neutral_max_102,
      O => \tempmon_state[10]_i_13_n_0\
    );
\tempmon_state[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => temp_cmp_one_dec_max_102,
      I1 => temp_cmp_one_dec_min_102,
      I2 => update_temp_102,
      I3 => tempmon_state(7),
      I4 => \tempmon_state[10]_i_15_n_0\,
      O => \tempmon_state[10]_i_14_n_0\
    );
\tempmon_state[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => tempmon_state(8),
      I1 => update_temp_102,
      I2 => temp_cmp_two_dec_min_102,
      I3 => temp_cmp_two_dec_max_102,
      O => \tempmon_state[10]_i_15_n_0\
    );
\tempmon_state[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => update_temp_102,
      I2 => temp_cmp_three_dec_max_102,
      I3 => tempmon_state(9),
      O => \tempmon_state[10]_i_2_n_0\
    );
\tempmon_state[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \tempmon_state[10]_i_8_n_0\,
      I1 => \tempmon_state[10]_i_9_n_0\,
      I2 => \tempmon_state[10]_i_10_n_0\,
      I3 => \tempmon_state[10]_i_11_n_0\,
      O => \tempmon_state[10]_i_3_n_0\
    );
\tempmon_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E000E000E000"
    )
        port map (
      I0 => temp_cmp_three_dec_max_102,
      I1 => temp_cmp_three_dec_min_102,
      I2 => tempmon_state(9),
      I3 => update_temp_102,
      I4 => temp_cmp_four_dec_min_102,
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_4_n_0\
    );
\tempmon_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => init_calib_complete_reg,
      I1 => tempmon_state(0),
      I2 => update_temp_102,
      I3 => temp_cmp_four_inc_max_102,
      I4 => tempmon_state(2),
      O => \tempmon_state[10]_i_5_n_0\
    );
\tempmon_state[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => temp_cmp_three_inc_min_102,
      I2 => update_temp_102,
      I3 => tempmon_state(3),
      I4 => \tempmon_state[10]_i_12_n_0\,
      O => \tempmon_state[10]_i_6_n_0\
    );
\tempmon_state[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAEAAA"
    )
        port map (
      I0 => \tempmon_state[10]_i_13_n_0\,
      I1 => tempmon_state(5),
      I2 => update_temp_102,
      I3 => temp_cmp_one_inc_min_102,
      I4 => temp_cmp_one_inc_max_102,
      I5 => \tempmon_state[10]_i_14_n_0\,
      O => \tempmon_state[10]_i_7_n_0\
    );
\tempmon_state[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \tempmon_state[10]_i_8_n_0\
    );
\tempmon_state[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \tempmon_state[10]_i_9_n_0\
    );
\tempmon_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(0),
      O => \tempmon_state[1]_i_1_n_0\
    );
\tempmon_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => update_temp_102,
      I2 => temp_cmp_three_inc_max_102,
      I3 => tempmon_state(3),
      O => \tempmon_state[2]_i_1_n_0\
    );
\tempmon_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(4),
      I2 => temp_cmp_two_inc_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(2),
      O => \tempmon_state[3]_i_1_n_0\
    );
\tempmon_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88088808880888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(5),
      I2 => temp_cmp_one_inc_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(3),
      I5 => temp_cmp_three_inc_max_102,
      O => \tempmon_state[4]_i_1_n_0\
    );
\tempmon_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88088808880888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(6),
      I2 => temp_cmp_neutral_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(4),
      I5 => temp_cmp_two_inc_max_102,
      O => \tempmon_state[5]_i_1_n_0\
    );
\tempmon_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => temp_gte_one_inc_max,
      I2 => tempmon_state(5),
      I3 => temp_gte_one_dec_max,
      I4 => tempmon_state(7),
      I5 => tempmon_state(1),
      O => \tempmon_state[6]_i_1_n_0\
    );
\tempmon_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_one_inc_max_102,
      O => temp_gte_one_inc_max
    );
\tempmon_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_one_dec_max_102,
      O => temp_gte_one_dec_max
    );
\tempmon_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88088808880888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(8),
      I2 => temp_cmp_two_dec_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(6),
      I5 => temp_cmp_neutral_max_102,
      O => \tempmon_state[7]_i_1_n_0\
    );
\tempmon_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88088808880888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(9),
      I2 => temp_cmp_three_dec_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(7),
      I5 => temp_cmp_one_dec_max_102,
      O => \tempmon_state[8]_i_1_n_0\
    );
\tempmon_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => tempmon_state(10),
      I2 => tempmon_state(8),
      I3 => temp_cmp_two_dec_max_102,
      I4 => update_temp_102,
      O => \tempmon_state[9]_i_1_n_0\
    );
\tempmon_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[0]_i_1_n_0\,
      Q => tempmon_state(0),
      S => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\tempmon_state_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[10]_i_2_n_0\,
      Q => tempmon_state(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[1]_i_1_n_0\,
      Q => tempmon_state(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[2]_i_1_n_0\,
      Q => tempmon_state(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[3]_i_1_n_0\,
      Q => tempmon_state(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[4]_i_1_n_0\,
      Q => tempmon_state(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[5]_i_1_n_0\,
      Q => tempmon_state(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[6]_i_1_n_0\,
      Q => tempmon_state(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[7]_i_1_n_0\,
      Q => tempmon_state(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[8]_i_1_n_0\,
      Q => tempmon_state(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \tempmon_state[10]_i_1_n_0\,
      D => \tempmon_state[9]_i_1_n_0\,
      Q => tempmon_state(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\three_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[3]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[0]_i_1_n_0\
    );
\three_dec_max_limit[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[10]_i_1_n_0\
    );
\three_dec_max_limit[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[11]_i_1_n_0\
    );
\three_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(11),
      O => \three_dec_max_limit[11]_i_3_n_0\
    );
\three_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(10),
      O => \three_dec_max_limit[11]_i_4_n_0\
    );
\three_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \three_dec_max_limit[11]_i_5_n_0\
    );
\three_dec_max_limit[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \three_dec_max_limit[11]_i_6_n_0\
    );
\three_dec_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[3]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[1]_i_1_n_0\
    );
\three_dec_max_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[3]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[2]_i_1_n_0\
    );
\three_dec_max_limit[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[3]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[3]_i_1_n_0\
    );
\three_dec_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(3),
      O => \three_dec_max_limit[3]_i_3_n_0\
    );
\three_dec_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(2),
      O => \three_dec_max_limit[3]_i_4_n_0\
    );
\three_dec_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(1),
      O => \three_dec_max_limit[3]_i_5_n_0\
    );
\three_dec_max_limit[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \three_dec_max_limit[3]_i_6_n_0\
    );
\three_dec_max_limit[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[7]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[4]_i_1_n_0\
    );
\three_dec_max_limit[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[7]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[5]_i_1_n_0\
    );
\three_dec_max_limit[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[7]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[6]_i_1_n_0\
    );
\three_dec_max_limit[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[7]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[7]_i_1_n_0\
    );
\three_dec_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(7),
      O => \three_dec_max_limit[7]_i_3_n_0\
    );
\three_dec_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \three_dec_max_limit[7]_i_4_n_0\
    );
\three_dec_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(5),
      O => \three_dec_max_limit[7]_i_5_n_0\
    );
\three_dec_max_limit[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(4),
      O => \three_dec_max_limit[7]_i_6_n_0\
    );
\three_dec_max_limit[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[8]_i_1_n_0\
    );
\three_dec_max_limit[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[9]_i_1_n_0\
    );
\three_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[0]_i_1_n_0\,
      Q => three_dec_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[10]_i_1_n_0\,
      Q => three_dec_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\three_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[11]_i_1_n_0\,
      Q => three_dec_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\three_dec_max_limit_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_max_limit_reg[7]_i_2_n_0\,
      CO(3) => p_0_in,
      CO(2) => \three_dec_max_limit_reg[11]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[11]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(9 downto 8),
      O(3) => \three_dec_max_limit_reg[11]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[11]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[11]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[11]_i_2_n_7\,
      S(3) => \three_dec_max_limit[11]_i_3_n_0\,
      S(2) => \three_dec_max_limit[11]_i_4_n_0\,
      S(1) => \three_dec_max_limit[11]_i_5_n_0\,
      S(0) => \three_dec_max_limit[11]_i_6_n_0\
    );
\three_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[1]_i_1_n_0\,
      Q => three_dec_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[2]_i_1_n_0\,
      Q => three_dec_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[3]_i_1_n_0\,
      Q => three_dec_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_dec_max_limit_reg[3]_i_2_n_0\,
      CO(2) => \three_dec_max_limit_reg[3]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[3]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3) => \three_dec_max_limit_reg[3]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[3]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[3]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[3]_i_2_n_7\,
      S(3) => \three_dec_max_limit[3]_i_3_n_0\,
      S(2) => \three_dec_max_limit[3]_i_4_n_0\,
      S(1) => \three_dec_max_limit[3]_i_5_n_0\,
      S(0) => \three_dec_max_limit[3]_i_6_n_0\
    );
\three_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[4]_i_1_n_0\,
      Q => three_dec_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[5]_i_1_n_0\,
      Q => three_dec_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[6]_i_1_n_0\,
      Q => three_dec_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[7]_i_1_n_0\,
      Q => three_dec_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\three_dec_max_limit_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_max_limit_reg[3]_i_2_n_0\,
      CO(3) => \three_dec_max_limit_reg[7]_i_2_n_0\,
      CO(2) => \three_dec_max_limit_reg[7]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[7]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(6),
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \three_dec_max_limit_reg[7]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[7]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[7]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[7]_i_2_n_7\,
      S(3) => \three_dec_max_limit[7]_i_3_n_0\,
      S(2) => \three_dec_max_limit[7]_i_4_n_0\,
      S(1) => \three_dec_max_limit[7]_i_5_n_0\,
      S(0) => \three_dec_max_limit[7]_i_6_n_0\
    );
\three_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[8]_i_1_n_0\,
      Q => three_dec_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\three_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \three_dec_max_limit[9]_i_1_n_0\,
      Q => three_dec_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(1)
    );
\three_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(11),
      O => \three_dec_min_limit[11]_i_2_n_0\
    );
\three_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(10),
      O => \three_dec_min_limit[11]_i_3_n_0\
    );
\three_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(5),
      O => \three_dec_min_limit[5]_i_2_n_0\
    );
\three_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(4),
      O => \three_dec_min_limit[5]_i_3_n_0\
    );
\three_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(3),
      O => \three_dec_min_limit[5]_i_4_n_0\
    );
\three_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => two_dec_max_limit(2),
      O => \three_dec_min_limit[5]_i_5_n_0\
    );
\three_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(9),
      O => \three_dec_min_limit[9]_i_2_n_0\
    );
\three_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(8),
      O => \three_dec_min_limit[9]_i_3_n_0\
    );
\three_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(7),
      O => \three_dec_min_limit[9]_i_4_n_0\
    );
\three_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(6),
      O => \three_dec_min_limit[9]_i_5_n_0\
    );
\three_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit(0),
      Q => three_dec_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(10),
      Q => three_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(11),
      Q => three_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \three_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => two_dec_max_limit(10),
      O(3 downto 2) => \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \three_dec_min_limit[11]_i_2_n_0\,
      S(0) => \three_dec_min_limit[11]_i_3_n_0\
    );
\three_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit(1),
      Q => three_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(2),
      Q => three_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(3),
      Q => three_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(4),
      Q => three_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(5),
      Q => three_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \three_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \three_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \three_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => two_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_dec_min_limit_nxt(5 downto 2),
      S(3) => \three_dec_min_limit[5]_i_2_n_0\,
      S(2) => \three_dec_min_limit[5]_i_3_n_0\,
      S(1) => \three_dec_min_limit[5]_i_4_n_0\,
      S(0) => \three_dec_min_limit[5]_i_5_n_0\
    );
\three_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(6),
      Q => three_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(7),
      Q => three_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(8),
      Q => three_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_dec_min_limit_nxt(9),
      Q => three_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \three_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \three_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \three_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \three_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => two_dec_max_limit(9 downto 6),
      O(3 downto 0) => three_dec_min_limit_nxt(9 downto 6),
      S(3) => \three_dec_min_limit[9]_i_2_n_0\,
      S(2) => \three_dec_min_limit[9]_i_3_n_0\,
      S(1) => \three_dec_min_limit[9]_i_4_n_0\,
      S(0) => \three_dec_min_limit[9]_i_5_n_0\
    );
\three_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \three_inc_max_limit[11]_i_2_n_0\
    );
\three_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \three_inc_max_limit[11]_i_3_n_0\
    );
\three_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(9),
      O => \three_inc_max_limit[11]_i_4_n_0\
    );
\three_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \three_inc_max_limit[11]_i_5_n_0\
    );
\three_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \three_inc_max_limit[3]_i_2_n_0\
    );
\three_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \three_inc_max_limit[3]_i_3_n_0\
    );
\three_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(1),
      O => \three_inc_max_limit[3]_i_4_n_0\
    );
\three_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \three_inc_max_limit[3]_i_5_n_0\
    );
\three_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \three_inc_max_limit[7]_i_2_n_0\
    );
\three_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(6),
      O => \three_inc_max_limit[7]_i_3_n_0\
    );
\three_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \three_inc_max_limit[7]_i_4_n_0\
    );
\three_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(4),
      O => \three_inc_max_limit[7]_i_5_n_0\
    );
\three_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(0),
      Q => three_inc_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(10),
      Q => three_inc_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(11),
      Q => three_inc_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \three_inc_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(10),
      DI(1) => '0',
      DI(0) => device_temp_init(8),
      O(3 downto 0) => three_inc_max_limit_nxt(11 downto 8),
      S(3) => \three_inc_max_limit[11]_i_2_n_0\,
      S(2) => \three_inc_max_limit[11]_i_3_n_0\,
      S(1) => \three_inc_max_limit[11]_i_4_n_0\,
      S(0) => \three_inc_max_limit[11]_i_5_n_0\
    );
\three_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(1),
      Q => three_inc_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(2),
      Q => three_inc_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(3),
      Q => three_inc_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_inc_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \three_inc_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(3 downto 2),
      DI(1) => '0',
      DI(0) => device_temp_init(0),
      O(3 downto 0) => three_inc_max_limit_nxt(3 downto 0),
      S(3) => \three_inc_max_limit[3]_i_2_n_0\,
      S(2) => \three_inc_max_limit[3]_i_3_n_0\,
      S(1) => \three_inc_max_limit[3]_i_4_n_0\,
      S(0) => \three_inc_max_limit[3]_i_5_n_0\
    );
\three_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(4),
      Q => three_inc_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(5),
      Q => three_inc_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(6),
      Q => three_inc_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(7),
      Q => three_inc_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \three_inc_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \three_inc_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1) => device_temp_init(5),
      DI(0) => '0',
      O(3 downto 0) => three_inc_max_limit_nxt(7 downto 4),
      S(3) => \three_inc_max_limit[7]_i_2_n_0\,
      S(2) => \three_inc_max_limit[7]_i_3_n_0\,
      S(1) => \three_inc_max_limit[7]_i_4_n_0\,
      S(0) => \three_inc_max_limit[7]_i_5_n_0\
    );
\three_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(8),
      Q => three_inc_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit_nxt(9),
      Q => three_inc_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(11),
      O => \three_inc_min_limit[11]_i_2_n_0\
    );
\three_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(10),
      O => \three_inc_min_limit[11]_i_3_n_0\
    );
\three_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(5),
      O => \three_inc_min_limit[5]_i_2_n_0\
    );
\three_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(4),
      O => \three_inc_min_limit[5]_i_3_n_0\
    );
\three_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(3),
      O => \three_inc_min_limit[5]_i_4_n_0\
    );
\three_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => four_inc_max_limit(2),
      O => \three_inc_min_limit[5]_i_5_n_0\
    );
\three_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(9),
      O => \three_inc_min_limit[9]_i_2_n_0\
    );
\three_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(8),
      O => \three_inc_min_limit[9]_i_3_n_0\
    );
\three_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(7),
      O => \three_inc_min_limit[9]_i_4_n_0\
    );
\three_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(6),
      O => \three_inc_min_limit[9]_i_5_n_0\
    );
\three_inc_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit(0),
      Q => three_inc_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(10),
      Q => three_inc_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(11),
      Q => three_inc_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \three_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => four_inc_max_limit(10),
      O(3 downto 2) => \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \three_inc_min_limit[11]_i_2_n_0\,
      S(0) => \three_inc_min_limit[11]_i_3_n_0\
    );
\three_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => four_inc_max_limit(1),
      Q => three_inc_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(2),
      Q => three_inc_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(3),
      Q => three_inc_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(4),
      Q => three_inc_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(5),
      Q => three_inc_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \three_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \three_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \three_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => four_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_inc_min_limit_nxt(5 downto 2),
      S(3) => \three_inc_min_limit[5]_i_2_n_0\,
      S(2) => \three_inc_min_limit[5]_i_3_n_0\,
      S(1) => \three_inc_min_limit[5]_i_4_n_0\,
      S(0) => \three_inc_min_limit[5]_i_5_n_0\
    );
\three_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(6),
      Q => three_inc_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(7),
      Q => three_inc_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(8),
      Q => three_inc_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_min_limit_nxt(9),
      Q => three_inc_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(0)
    );
\three_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \three_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \three_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \three_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \three_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => four_inc_max_limit(9 downto 6),
      O(3 downto 0) => three_inc_min_limit_nxt(9 downto 6),
      S(3) => \three_inc_min_limit[9]_i_2_n_0\,
      S(2) => \three_inc_min_limit[9]_i_3_n_0\,
      S(1) => \three_inc_min_limit[9]_i_4_n_0\,
      S(0) => \three_inc_min_limit[9]_i_5_n_0\
    );
\two_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(11),
      O => \two_dec_max_limit[11]_i_2_n_0\
    );
\two_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(10),
      O => \two_dec_max_limit[11]_i_3_n_0\
    );
\two_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \two_dec_max_limit[11]_i_4_n_0\
    );
\two_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(8),
      O => \two_dec_max_limit[11]_i_5_n_0\
    );
\two_dec_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(3),
      O => \two_dec_max_limit[3]_i_2_n_0\
    );
\two_dec_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(2),
      O => \two_dec_max_limit[3]_i_3_n_0\
    );
\two_dec_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \two_dec_max_limit[3]_i_4_n_0\
    );
\two_dec_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \two_dec_max_limit[3]_i_5_n_0\
    );
\two_dec_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(7),
      O => \two_dec_max_limit[7]_i_2_n_0\
    );
\two_dec_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \two_dec_max_limit[7]_i_3_n_0\
    );
\two_dec_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(5),
      O => \two_dec_max_limit[7]_i_4_n_0\
    );
\two_dec_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \two_dec_max_limit[7]_i_5_n_0\
    );
\two_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(0),
      Q => two_dec_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(10),
      Q => two_dec_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(11),
      Q => two_dec_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \two_dec_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => device_temp_init(9),
      DI(0) => '0',
      O(3 downto 0) => two_dec_max_limit_nxt(11 downto 8),
      S(3) => \two_dec_max_limit[11]_i_2_n_0\,
      S(2) => \two_dec_max_limit[11]_i_3_n_0\,
      S(1) => \two_dec_max_limit[11]_i_4_n_0\,
      S(0) => \two_dec_max_limit[11]_i_5_n_0\
    );
\two_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(1),
      Q => two_dec_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(2),
      Q => two_dec_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(3),
      Q => two_dec_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_dec_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \two_dec_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(1 downto 0),
      O(3 downto 0) => two_dec_max_limit_nxt(3 downto 0),
      S(3) => \two_dec_max_limit[3]_i_2_n_0\,
      S(2) => \two_dec_max_limit[3]_i_3_n_0\,
      S(1) => \two_dec_max_limit[3]_i_4_n_0\,
      S(0) => \two_dec_max_limit[3]_i_5_n_0\
    );
\two_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(4),
      Q => two_dec_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(5),
      Q => two_dec_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(6),
      Q => two_dec_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(7),
      Q => two_dec_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \two_dec_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \two_dec_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(6),
      DI(1) => '0',
      DI(0) => device_temp_init(4),
      O(3 downto 0) => two_dec_max_limit_nxt(7 downto 4),
      S(3) => \two_dec_max_limit[7]_i_2_n_0\,
      S(2) => \two_dec_max_limit[7]_i_3_n_0\,
      S(1) => \two_dec_max_limit[7]_i_4_n_0\,
      S(0) => \two_dec_max_limit[7]_i_5_n_0\
    );
\two_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(8),
      Q => two_dec_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_max_limit_nxt(9),
      Q => two_dec_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__9\(0)
    );
\two_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(11),
      O => \two_dec_min_limit[11]_i_2_n_0\
    );
\two_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(10),
      O => \two_dec_min_limit[11]_i_3_n_0\
    );
\two_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(5),
      O => \two_dec_min_limit[5]_i_2_n_0\
    );
\two_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(4),
      O => \two_dec_min_limit[5]_i_3_n_0\
    );
\two_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(3),
      O => \two_dec_min_limit[5]_i_4_n_0\
    );
\two_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => one_dec_max_limit(2),
      O => \two_dec_min_limit[5]_i_5_n_0\
    );
\two_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(9),
      O => \two_dec_min_limit[9]_i_2_n_0\
    );
\two_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(8),
      O => \two_dec_min_limit[9]_i_3_n_0\
    );
\two_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(7),
      O => \two_dec_min_limit[9]_i_4_n_0\
    );
\two_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(6),
      O => \two_dec_min_limit[9]_i_5_n_0\
    );
\two_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit(0),
      Q => two_dec_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(10),
      Q => two_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(11),
      Q => two_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \two_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => one_dec_max_limit(10),
      O(3 downto 2) => \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \two_dec_min_limit[11]_i_2_n_0\,
      S(0) => \two_dec_min_limit[11]_i_3_n_0\
    );
\two_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => one_dec_max_limit(1),
      Q => two_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(2),
      Q => two_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(3),
      Q => two_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(4),
      Q => two_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(5),
      Q => two_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \two_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \two_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \two_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => one_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_dec_min_limit_nxt(5 downto 2),
      S(3) => \two_dec_min_limit[5]_i_2_n_0\,
      S(2) => \two_dec_min_limit[5]_i_3_n_0\,
      S(1) => \two_dec_min_limit[5]_i_4_n_0\,
      S(0) => \two_dec_min_limit[5]_i_5_n_0\
    );
\two_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(6),
      Q => two_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(7),
      Q => two_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(8),
      Q => two_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_dec_min_limit_nxt(9),
      Q => two_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__5\(2)
    );
\two_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \two_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \two_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \two_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \two_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => one_dec_max_limit(9 downto 6),
      O(3 downto 0) => two_dec_min_limit_nxt(9 downto 6),
      S(3) => \two_dec_min_limit[9]_i_2_n_0\,
      S(2) => \two_dec_min_limit[9]_i_3_n_0\,
      S(1) => \two_dec_min_limit[9]_i_4_n_0\,
      S(0) => \two_dec_min_limit[9]_i_5_n_0\
    );
\two_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \two_inc_max_limit[11]_i_2_n_0\
    );
\two_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \two_inc_max_limit[11]_i_3_n_0\
    );
\two_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \two_inc_max_limit[11]_i_4_n_0\
    );
\two_inc_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(8),
      O => \two_inc_max_limit[11]_i_5_n_0\
    );
\two_inc_max_limit[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \two_inc_max_limit[3]_i_2_n_0\
    );
\two_inc_max_limit[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(2),
      O => \two_inc_max_limit[3]_i_3_n_0\
    );
\two_inc_max_limit[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \two_inc_max_limit[3]_i_4_n_0\
    );
\two_inc_max_limit[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \two_inc_max_limit[3]_i_5_n_0\
    );
\two_inc_max_limit[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \two_inc_max_limit[7]_i_2_n_0\
    );
\two_inc_max_limit[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(6),
      O => \two_inc_max_limit[7]_i_3_n_0\
    );
\two_inc_max_limit[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => device_temp_init(5),
      O => \two_inc_max_limit[7]_i_4_n_0\
    );
\two_inc_max_limit[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \two_inc_max_limit[7]_i_5_n_0\
    );
\two_inc_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(0),
      Q => two_inc_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(10),
      Q => two_inc_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(11),
      Q => two_inc_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_max_limit_reg[7]_i_1_n_0\,
      CO(3) => \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \two_inc_max_limit_reg[11]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(10 downto 9),
      DI(0) => '0',
      O(3 downto 0) => two_inc_max_limit_nxt(11 downto 8),
      S(3) => \two_inc_max_limit[11]_i_2_n_0\,
      S(2) => \two_inc_max_limit[11]_i_3_n_0\,
      S(1) => \two_inc_max_limit[11]_i_4_n_0\,
      S(0) => \two_inc_max_limit[11]_i_5_n_0\
    );
\two_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(1),
      Q => two_inc_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(2),
      Q => two_inc_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(3),
      Q => two_inc_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_inc_max_limit_reg[3]_i_1_n_0\,
      CO(2) => \two_inc_max_limit_reg[3]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[3]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(3),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(1 downto 0),
      O(3 downto 0) => two_inc_max_limit_nxt(3 downto 0),
      S(3) => \two_inc_max_limit[3]_i_2_n_0\,
      S(2) => \two_inc_max_limit[3]_i_3_n_0\,
      S(1) => \two_inc_max_limit[3]_i_4_n_0\,
      S(0) => \two_inc_max_limit[3]_i_5_n_0\
    );
\two_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(4),
      Q => two_inc_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(5),
      Q => two_inc_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(6),
      Q => two_inc_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(7),
      Q => two_inc_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_max_limit_reg[3]_i_1_n_0\,
      CO(3) => \two_inc_max_limit_reg[7]_i_1_n_0\,
      CO(2) => \two_inc_max_limit_reg[7]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[7]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(7),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(4),
      O(3 downto 0) => two_inc_max_limit_nxt(7 downto 4),
      S(3) => \two_inc_max_limit[7]_i_2_n_0\,
      S(2) => \two_inc_max_limit[7]_i_3_n_0\,
      S(1) => \two_inc_max_limit[7]_i_4_n_0\,
      S(0) => \two_inc_max_limit[7]_i_5_n_0\
    );
\two_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(8),
      Q => two_inc_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_max_limit_nxt(9),
      Q => two_inc_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(11),
      O => \two_inc_min_limit[11]_i_2_n_0\
    );
\two_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(10),
      O => \two_inc_min_limit[11]_i_3_n_0\
    );
\two_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(5),
      O => \two_inc_min_limit[5]_i_2_n_0\
    );
\two_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(4),
      O => \two_inc_min_limit[5]_i_3_n_0\
    );
\two_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(3),
      O => \two_inc_min_limit[5]_i_4_n_0\
    );
\two_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => three_inc_max_limit(2),
      O => \two_inc_min_limit[5]_i_5_n_0\
    );
\two_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(9),
      O => \two_inc_min_limit[9]_i_2_n_0\
    );
\two_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(8),
      O => \two_inc_min_limit[9]_i_3_n_0\
    );
\two_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(7),
      O => \two_inc_min_limit[9]_i_4_n_0\
    );
\two_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(6),
      O => \two_inc_min_limit[9]_i_5_n_0\
    );
\two_inc_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit(0),
      Q => two_inc_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(10),
      Q => two_inc_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(11),
      Q => two_inc_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \two_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => three_inc_max_limit(10),
      O(3 downto 2) => \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \two_inc_min_limit[11]_i_2_n_0\,
      S(0) => \two_inc_min_limit[11]_i_3_n_0\
    );
\two_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => three_inc_max_limit(1),
      Q => two_inc_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(2),
      Q => two_inc_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(3),
      Q => two_inc_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(4),
      Q => two_inc_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(5),
      Q => two_inc_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \two_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \two_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \two_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => three_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_inc_min_limit_nxt(5 downto 2),
      S(3) => \two_inc_min_limit[5]_i_2_n_0\,
      S(2) => \two_inc_min_limit[5]_i_3_n_0\,
      S(1) => \two_inc_min_limit[5]_i_4_n_0\,
      S(0) => \two_inc_min_limit[5]_i_5_n_0\
    );
\two_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(6),
      Q => two_inc_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(7),
      Q => two_inc_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(8),
      Q => two_inc_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => two_inc_min_limit_nxt(9),
      Q => two_inc_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\two_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \two_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \two_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \two_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \two_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => three_inc_max_limit(9 downto 6),
      O(3 downto 0) => two_inc_min_limit_nxt(9 downto 6),
      S(3) => \two_inc_min_limit[9]_i_2_n_0\,
      S(2) => \two_inc_min_limit[9]_i_3_n_0\,
      S(1) => \two_inc_min_limit[9]_i_4_n_0\,
      S(0) => \two_inc_min_limit[9]_i_5_n_0\
    );
update_temp_102_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tempmon_sample_en_102,
      I1 => tempmon_init_complete,
      I2 => tempmon_sample_en_101,
      O => update_temp_101
    );
update_temp_102_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => update_temp_101,
      Q => update_temp_102,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_wrcal is
  port (
    \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_active_r : out STD_LOGIC;
    \init_state_r_reg[0]\ : out STD_LOGIC;
    wrlvl_byte_redo : out STD_LOGIC;
    wrcal_done_reg_0 : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    idelay_ld : out STD_LOGIC;
    wrcal_prech_req : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_rst : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[0]\ : in STD_LOGIC;
    prech_req_posedge_r_reg : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_zero_inputs : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : in STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : in STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : in STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    wrcal_rd_wait : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    wrcal_start_reg : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_wrcal : entity is "mig_7series_v2_3_ddr_phy_wrcal";
end ddr2_mig_7series_v2_3_ddr_phy_wrcal;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_wrcal is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cal2_done_r : STD_LOGIC;
  signal cal2_done_r_i_1_n_0 : STD_LOGIC;
  signal cal2_if_reset : STD_LOGIC;
  signal cal2_if_reset_i_1_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_2_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_4_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_5_n_0 : STD_LOGIC;
  signal cal2_prech_req_r : STD_LOGIC;
  signal cal2_prech_req_r_i_1_n_0 : STD_LOGIC;
  signal \cal2_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal early1_data_match_r : STD_LOGIC;
  signal early1_data_match_r0 : STD_LOGIC;
  signal early1_data_match_r1 : STD_LOGIC;
  signal early1_detect_i_1_n_0 : STD_LOGIC;
  signal early1_detect_i_2_n_0 : STD_LOGIC;
  signal early1_detect_i_3_n_0 : STD_LOGIC;
  signal early1_detect_reg_n_0 : STD_LOGIC;
  signal early1_match_fall0_and_r : STD_LOGIC;
  signal early1_match_fall0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_fall1_and_r : STD_LOGIC;
  signal early1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early1_match_rise0_and_r : STD_LOGIC;
  signal early1_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_rise1_and_r : STD_LOGIC;
  signal early1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early2_data_match_r : STD_LOGIC;
  signal early2_data_match_r0 : STD_LOGIC;
  signal early2_match_fall0_and_r : STD_LOGIC;
  signal early2_match_fall0_and_r0 : STD_LOGIC;
  signal early2_match_fall1_and_r : STD_LOGIC;
  signal early2_match_fall1_and_r0 : STD_LOGIC;
  signal early2_match_rise0_and_r : STD_LOGIC;
  signal early2_match_rise0_and_r0 : STD_LOGIC;
  signal early2_match_rise1_and_r : STD_LOGIC;
  signal early2_match_rise1_and_r0 : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\ : STD_LOGIC;
  signal \^gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\ : STD_LOGIC;
  signal \^idelay_ld\ : STD_LOGIC;
  signal idelay_ld_done_i_1_n_0 : STD_LOGIC;
  signal idelay_ld_done_i_2_n_0 : STD_LOGIC;
  signal idelay_ld_done_reg_n_0 : STD_LOGIC;
  signal idelay_ld_i_1_n_0 : STD_LOGIC;
  signal idelay_ld_i_2_n_0 : STD_LOGIC;
  signal \not_empty_wait_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pat1_data_match_r : STD_LOGIC;
  signal pat1_data_match_r0 : STD_LOGIC;
  signal pat1_data_match_r1 : STD_LOGIC;
  signal pat1_detect_i_1_n_0 : STD_LOGIC;
  signal pat1_detect_i_2_n_0 : STD_LOGIC;
  signal pat1_detect_i_3_n_0 : STD_LOGIC;
  signal pat1_detect_reg_n_0 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat2_data_match_r : STD_LOGIC;
  signal pat2_data_match_r0 : STD_LOGIC;
  signal pat2_match_fall0_and_r : STD_LOGIC;
  signal pat2_match_fall0_and_r0 : STD_LOGIC;
  signal pat2_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat2_match_fall1_and_r : STD_LOGIC;
  signal pat2_match_fall1_and_r0 : STD_LOGIC;
  signal pat2_match_fall1_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pat2_match_rise0_and_r : STD_LOGIC;
  signal pat2_match_rise0_and_r0 : STD_LOGIC;
  signal pat2_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat2_match_rise1_and_r : STD_LOGIC;
  signal pat2_match_rise1_and_r0 : STD_LOGIC;
  signal pat2_match_rise1_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pat_data_match_valid_r : STD_LOGIC;
  signal \^phy_if_reset_w\ : STD_LOGIC;
  signal \^rd_active_r\ : STD_LOGIC;
  signal rd_active_r1 : STD_LOGIC;
  signal rd_active_r2 : STD_LOGIC;
  signal rd_active_r3 : STD_LOGIC;
  signal rd_active_r4 : STD_LOGIC;
  signal rd_active_r5 : STD_LOGIC;
  signal \tap_inc_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tap_inc_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrcal_done_i_1_n_0 : STD_LOGIC;
  signal \^wrcal_done_reg_0\ : STD_LOGIC;
  signal \^wrlvl_byte_redo\ : STD_LOGIC;
  signal wrlvl_byte_redo_i_1_n_0 : STD_LOGIC;
  signal wrlvl_byte_redo_i_2_n_0 : STD_LOGIC;
  signal wrlvl_byte_redo_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal2_done_r_i_1 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of cal2_if_reset_i_5 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of cal2_prech_req_r_i_1 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \cal2_state_r[0]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \cal2_state_r[2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_7\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_8\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of early1_detect_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of early1_detect_i_3 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_fall0_and_r_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_rise0_and_r_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_rise1_and_r_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall0_and_r_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_rise0_and_r_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_rise1_and_r_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.pat1_match_rise1_and_r_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.pat2_match_rise1_and_r_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of idelay_ld_i_2 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_34\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[4]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of pat1_detect_i_2 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[3]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of wrcal_done_i_1 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of wrlvl_byte_redo_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of wrlvl_byte_redo_i_3 : label is "soft_lutpair322";
begin
  D(0) <= \^d\(0);
  \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\(0) <= \^gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\(0);
  \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\(0) <= \^gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\(0);
  \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\(0) <= \^gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\(0);
  \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\(0) <= \^gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\(0);
  \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\(0) <= \^gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\(0);
  \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\(0) <= \^gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\(0);
  \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\(0) <= \^gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\(0);
  \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\(0) <= \^gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\(0);
  \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\(0) <= \^gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\(0);
  \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\(0) <= \^gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\(0);
  \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\(0) <= \^gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\(0);
  \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\(0) <= \^gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\(0);
  \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\(0) <= \^gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\(0);
  \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\(0) <= \^gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\(0);
  \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\(0) <= \^gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\(0);
  \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\(0) <= \^gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\(0);
  \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\(0) <= \^gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\(0);
  \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\(0) <= \^gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\(0);
  \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\(0) <= \^gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\(0);
  \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\(0) <= \^gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\(0);
  \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\(0) <= \^gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\(0);
  \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\(0) <= \^gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\(0);
  \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\(0) <= \^gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\(0);
  \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\(0) <= \^gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\(0);
  \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\(0) <= \^gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\(0);
  \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\(0) <= \^gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\(0);
  \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\(0) <= \^gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\(0);
  idelay_ld <= \^idelay_ld\;
  phy_if_reset_w <= \^phy_if_reset_w\;
  rd_active_r <= \^rd_active_r\;
  wrcal_done_reg_0 <= \^wrcal_done_reg_0\;
  wrlvl_byte_redo <= \^wrlvl_byte_redo\;
cal2_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => cal2_done_r,
      O => cal2_done_r_i_1_n_0
    );
cal2_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal2_done_r_i_1_n_0,
      Q => cal2_done_r,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
cal2_if_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A12FFFF1A120000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => cal2_if_reset_i_2_n_0,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => cal2_if_reset,
      I5 => \^phy_if_reset_w\,
      O => cal2_if_reset_i_1_n_0
    );
cal2_if_reset_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^rd_active_r\,
      I1 => rd_active_r1,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      O => cal2_if_reset_i_2_n_0
    );
cal2_if_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1013303310131013"
    )
        port map (
      I0 => cal2_if_reset_i_4_n_0,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => cal2_if_reset_i_5_n_0,
      I4 => \cal2_state_r_reg_n_0_[0]\,
      I5 => \cal2_state_r_reg_n_0_[1]\,
      O => cal2_if_reset
    );
cal2_if_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD7FFF"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \cal2_state_r_reg_n_0_[0]\,
      I5 => \cal2_state_r_reg_n_0_[1]\,
      O => cal2_if_reset_i_4_n_0
    );
cal2_if_reset_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF0055"
    )
        port map (
      I0 => wrcal_start_reg,
      I1 => \^rd_active_r\,
      I2 => rd_active_r1,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      O => cal2_if_reset_i_5_n_0
    );
cal2_if_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal2_if_reset_i_1_n_0,
      Q => \^phy_if_reset_w\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
cal2_prech_req_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      O => cal2_prech_req_r_i_1_n_0
    );
cal2_prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal2_prech_req_r_i_1_n_0,
      Q => cal2_prech_req_r,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cal2_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0004"
    )
        port map (
      I0 => \cal2_state_r[0]_i_2_n_0\,
      I1 => \cal2_state_r[0]_i_3_n_0\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => \cal2_state_r[0]_i_4_n_0\,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => \cal2_state_r[0]_i_1_n_0\
    );
\cal2_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000045000000CF00"
    )
        port map (
      I0 => early1_detect_reg_n_0,
      I1 => pat2_data_match_r,
      I2 => pat1_data_match_r1,
      I3 => idelay_ld_done_reg_n_0,
      I4 => early1_data_match_r1,
      I5 => early2_data_match_r,
      O => \cal2_state_r[0]_i_2_n_0\
    );
\cal2_state_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => pat_data_match_valid_r,
      I1 => pat1_data_match_r1,
      I2 => pat1_detect_reg_n_0,
      I3 => pat2_data_match_r,
      O => \cal2_state_r[0]_i_3_n_0\
    );
\cal2_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC03BB33CC038833"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => prech_done,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => idelay_ld_done_reg_n_0,
      O => \cal2_state_r[0]_i_4_n_0\
    );
\cal2_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F08800FF0000"
    )
        port map (
      I0 => pat_data_match_valid_r,
      I1 => \cal2_state_r[1]_i_2_n_0\,
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[1]_i_1_n_0\
    );
\cal2_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EEEACCC0"
    )
        port map (
      I0 => pat1_detect_reg_n_0,
      I1 => early2_data_match_r,
      I2 => early1_detect_reg_n_0,
      I3 => early1_data_match_r1,
      I4 => pat2_data_match_r,
      I5 => pat1_data_match_r1,
      O => \cal2_state_r[1]_i_2_n_0\
    );
\cal2_state_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF800F8"
    )
        port map (
      I0 => \cal2_state_r[2]_i_2_n_0\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \tap_inc_wait_cnt_reg__0\(2),
      O => \cal2_state_r[2]_i_1_n_0\
    );
\cal2_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002000A0"
    )
        port map (
      I0 => pat1_detect_i_3_n_0,
      I1 => early1_detect_reg_n_0,
      I2 => \cal2_state_r[0]_i_3_n_0\,
      I3 => early1_data_match_r1,
      I4 => early2_data_match_r,
      I5 => idelay_ld_done_reg_n_0,
      O => \cal2_state_r[2]_i_2_n_0\
    );
\cal2_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0131013101310D3D"
    )
        port map (
      I0 => \cal2_state_r[3]_i_3_n_0\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r[3]_i_4_n_0\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \cal2_state_r[3]_i_1_n_0\
    );
\cal2_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ACA0A0A0ACA0ACA"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r[3]_i_5_n_0\,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => \tap_inc_wait_cnt_reg__0\(3),
      I5 => \cal2_state_r_reg_n_0_[2]\,
      O => \cal2_state_r[3]_i_2_n_0\
    );
\cal2_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0FCCDD"
    )
        port map (
      I0 => wrcal_start_reg,
      I1 => \cal2_state_r[3]_i_6_n_0\,
      I2 => prech_done,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r[3]_i_7_n_0\,
      O => \cal2_state_r[3]_i_3_n_0\
    );
\cal2_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFD7FFF"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \cal2_state_r_reg_n_0_[0]\,
      I5 => \cal2_state_r_reg_n_0_[1]\,
      O => \cal2_state_r[3]_i_4_n_0\
    );
\cal2_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFFDDDDDDDD"
    )
        port map (
      I0 => pat_data_match_valid_r,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => pat2_data_match_r,
      I3 => pat1_detect_reg_n_0,
      I4 => pat1_data_match_r1,
      I5 => \cal2_state_r[0]_i_2_n_0\,
      O => \cal2_state_r[3]_i_5_n_0\
    );
\cal2_state_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[3]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[4]\,
      I2 => \cal2_state_r[3]_i_8_n_0\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => pat_data_match_valid_r,
      O => \cal2_state_r[3]_i_6_n_0\
    );
\cal2_state_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => rd_active_r1,
      I3 => \^rd_active_r\,
      O => \cal2_state_r[3]_i_7_n_0\
    );
\cal2_state_r[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[2]\,
      O => \cal2_state_r[3]_i_8_n_0\
    );
\cal2_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cal2_state_r[3]_i_1_n_0\,
      D => \cal2_state_r[0]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cal2_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cal2_state_r[3]_i_1_n_0\,
      D => \cal2_state_r[1]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cal2_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cal2_state_r[3]_i_1_n_0\,
      D => \cal2_state_r[2]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\cal2_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \cal2_state_r[3]_i_1_n_0\,
      D => \cal2_state_r[3]_i_2_n_0\,
      Q => \cal2_state_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
early1_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FFFF00008000"
    )
        port map (
      I0 => pat1_detect_i_2_n_0,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => early1_detect_i_2_n_0,
      I3 => early1_detect_i_3_n_0,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => early1_detect_reg_n_0,
      O => early1_detect_i_1_n_0
    );
early1_detect_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => early1_data_match_r1,
      I1 => early2_data_match_r,
      O => early1_detect_i_2_n_0
    );
early1_detect_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000040C0"
    )
        port map (
      I0 => pat1_detect_reg_n_0,
      I1 => pat_data_match_valid_r,
      I2 => wrlvl_byte_redo_i_2_n_0,
      I3 => pat2_data_match_r,
      I4 => pat1_data_match_r1,
      O => early1_detect_i_3_n_0
    );
early1_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early1_detect_i_1_n_0,
      Q => early1_detect_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(0),
      Q => \^gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(0),
      Q => \^gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(0),
      Q => \^d\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(0),
      Q => \^gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(0),
      Q => \^gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(0),
      Q => \^gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(0),
      Q => \^gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIC(0),
      Q => \^gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1),
      Q => \^gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1),
      Q => \^gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1),
      Q => \^gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIC(1),
      Q => \^gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(0),
      Q => \^gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(0),
      Q => \^gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(0),
      Q => \^gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIB(0),
      Q => \^gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1),
      Q => \^gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1),
      Q => \^gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1),
      Q => \^gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIB(1),
      Q => \^gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(0),
      Q => \^gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(0),
      Q => \^gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(0),
      Q => \^gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIA(0),
      Q => \^gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1),
      Q => \^gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1),
      Q => \^gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1),
      Q => \^gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\(0),
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => DIA(1),
      Q => \^gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\(0),
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early1_data_match_r,
      Q => early1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early1_match_rise1_and_r,
      I1 => early1_match_fall1_and_r,
      I2 => early1_match_fall0_and_r,
      I3 => early1_match_rise0_and_r,
      O => early1_data_match_r0
    );
\gen_pat_match_div2.early1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early1_data_match_r0,
      Q => early1_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\,
      I1 => early1_match_fall0_r(4),
      I2 => early1_match_fall0_r(0),
      I3 => pat1_match_fall0_r(5),
      I4 => pat1_match_fall0_r(1),
      O => \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall0_r(3),
      I1 => pat1_match_fall0_r(7),
      I2 => early1_match_fall0_r(2),
      I3 => early1_match_fall0_r(6),
      O => \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\,
      Q => early1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\,
      I1 => early1_match_fall1_r(7),
      I2 => early1_match_fall1_r(3),
      I3 => early1_match_fall1_r(6),
      I4 => early1_match_fall1_r(2),
      O => \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_fall1_r(0),
      I1 => pat2_match_fall1_r(5),
      I2 => pat2_match_fall1_r(1),
      I3 => pat2_match_fall1_r(4),
      O => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\,
      Q => early1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\,
      I1 => early1_match_rise0_r(4),
      I2 => early1_match_rise0_r(0),
      I3 => pat1_match_rise0_r(5),
      I4 => pat1_match_rise0_r(1),
      O => \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise0_r(3),
      I1 => pat1_match_rise0_r(7),
      I2 => early1_match_rise0_r(2),
      I3 => early1_match_rise0_r(6),
      O => \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\,
      Q => early1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\,
      I1 => early1_match_rise1_r(7),
      I2 => early1_match_rise1_r(2),
      I3 => early1_match_rise1_r(6),
      I4 => early1_match_rise1_r(3),
      O => \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_rise1_r(0),
      I1 => pat2_match_rise1_r(4),
      I2 => pat2_match_rise1_r(1),
      I3 => pat2_match_rise1_r(5),
      O => \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\,
      Q => early1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_rise1_and_r,
      I1 => early2_match_fall1_and_r,
      I2 => early2_match_fall0_and_r,
      I3 => early2_match_rise0_and_r,
      O => early2_data_match_r0
    );
\gen_pat_match_div2.early2_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early2_data_match_r0,
      Q => early2_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\,
      I1 => early1_match_fall0_r(6),
      I2 => early1_match_fall0_r(2),
      I3 => pat1_match_fall0_r(7),
      I4 => pat1_match_fall0_r(3),
      O => early2_match_fall0_and_r0
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_fall0_r(0),
      I1 => pat1_match_fall0_r(4),
      I2 => rd_active_r3,
      I3 => pat2_match_fall0_r(5),
      I4 => pat2_match_fall0_r(1),
      O => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early2_match_fall0_and_r0,
      Q => early2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\,
      I1 => early1_match_fall1_r(6),
      I2 => early1_match_fall1_r(2),
      I3 => pat1_match_fall1_r(3),
      I4 => pat1_match_fall1_r(7),
      I5 => rd_active_r3,
      O => early2_match_fall1_and_r0
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall1_r(0),
      I1 => pat1_match_fall1_r(5),
      I2 => pat1_match_fall1_r(1),
      I3 => pat1_match_fall1_r(4),
      O => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early2_match_fall1_and_r0,
      Q => early2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\,
      I1 => early1_match_rise0_r(6),
      I2 => early1_match_rise0_r(2),
      I3 => pat1_match_rise0_r(7),
      I4 => pat1_match_rise0_r(3),
      O => early2_match_rise0_and_r0
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_rise0_r(0),
      I1 => pat1_match_rise0_r(4),
      I2 => rd_active_r3,
      I3 => pat2_match_rise0_r(5),
      I4 => pat2_match_rise0_r(1),
      O => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early2_match_rise0_and_r0,
      Q => early2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      I1 => pat2_match_rise1_r(4),
      I2 => pat2_match_rise1_r(0),
      I3 => pat1_match_rise1_r(5),
      I4 => pat1_match_rise1_r(1),
      O => early2_match_rise1_and_r0
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_rise1_r(6),
      I1 => pat1_match_rise1_r(3),
      I2 => pat1_match_rise1_r(7),
      I3 => pat1_match_rise1_r(2),
      I4 => rd_active_r3,
      O => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => early2_match_rise1_and_r0,
      Q => early2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\,
      Q => early1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\,
      O => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\,
      Q => early1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\,
      Q => pat1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\,
      Q => pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\,
      Q => pat1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\,
      Q => pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\,
      Q => pat2_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\,
      Q => pat2_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\,
      Q => pat1_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\,
      Q => pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\,
      Q => pat1_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\,
      Q => pat1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\,
      Q => pat2_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\,
      Q => pat2_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\,
      Q => pat2_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\,
      Q => pat2_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\,
      Q => early1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\,
      O => \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\,
      Q => early1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\,
      O => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\,
      Q => early1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\,
      Q => early1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\,
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\,
      Q => pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\,
      Q => pat1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\,
      Q => pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\,
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\,
      Q => pat1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\,
      Q => early1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\,
      O => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\,
      Q => early1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\,
      Q => pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\,
      Q => pat1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\,
      Q => pat1_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\,
      Q => pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\,
      Q => pat2_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\,
      Q => pat2_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\,
      Q => early1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\,
      O => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\,
      Q => early1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\,
      Q => pat1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\,
      Q => pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\,
      Q => pat1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\,
      Q => pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\,
      Q => pat2_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\,
      Q => pat2_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\,
      Q => pat1_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\,
      Q => pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\,
      Q => pat1_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\,
      Q => pat1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\,
      Q => pat2_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\,
      Q => pat2_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\,
      Q => pat2_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\,
      Q => pat2_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\,
      Q => early1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\,
      O => \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\,
      Q => early1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\,
      O => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\,
      Q => early1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\,
      Q => early1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\,
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\,
      Q => pat1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\,
      Q => pat1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\,
      Q => pat1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\,
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\,
      Q => pat1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\,
      Q => early1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\,
      O => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\,
      Q => early1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\,
      Q => pat1_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\,
      Q => pat1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\,
      Q => pat1_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\,
      Q => pat1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\,
      Q => pat2_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\,
      Q => pat2_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat1_data_match_r,
      Q => pat1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall1_and_r,
      I1 => pat1_match_rise1_and_r,
      I2 => pat1_match_fall0_and_r,
      I3 => pat1_match_rise0_and_r,
      O => pat1_data_match_r0
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat1_data_match_r0,
      Q => pat1_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat1_match_fall0_r(7),
      I1 => pat1_match_fall0_r(3),
      I2 => pat1_match_fall0_r(4),
      I3 => pat1_match_fall0_r(0),
      I4 => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat1_match_fall0_r(2),
      I1 => pat1_match_fall0_r(6),
      I2 => pat1_match_fall0_r(1),
      I3 => pat1_match_fall0_r(5),
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\,
      I1 => pat1_match_fall1_r(6),
      I2 => pat1_match_fall1_r(2),
      I3 => pat1_match_fall1_r(7),
      I4 => pat1_match_fall1_r(3),
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat1_match_rise0_r(7),
      I1 => pat1_match_rise0_r(3),
      I2 => pat1_match_rise0_r(4),
      I3 => pat1_match_rise0_r(0),
      I4 => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat1_match_rise0_r(2),
      I1 => pat1_match_rise0_r(6),
      I2 => pat1_match_rise0_r(1),
      I3 => pat1_match_rise0_r(5),
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0\,
      I1 => pat1_match_rise1_r(4),
      I2 => pat1_match_rise1_r(0),
      I3 => pat1_match_rise1_r(5),
      I4 => pat1_match_rise1_r(1),
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise1_r(2),
      I1 => pat1_match_rise1_r(7),
      I2 => pat1_match_rise1_r(3),
      I3 => pat1_match_rise1_r(6),
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_data_match_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_rise0_and_r,
      I1 => pat2_match_fall0_and_r,
      I2 => pat2_match_fall1_and_r,
      I3 => pat2_match_rise1_and_r,
      O => pat2_data_match_r0
    );
\gen_pat_match_div2.pat2_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat2_data_match_r0,
      Q => pat2_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\,
      I1 => pat2_match_fall0_r(7),
      I2 => pat2_match_fall0_r(3),
      I3 => pat1_match_fall0_r(6),
      I4 => pat1_match_fall0_r(2),
      O => pat2_match_fall0_and_r0
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat2_match_fall0_and_r0,
      Q => pat2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\,
      I1 => pat1_match_fall1_r(6),
      I2 => pat1_match_fall1_r(2),
      I3 => pat1_match_fall1_r(3),
      I4 => pat1_match_fall1_r(7),
      I5 => rd_active_r3,
      O => pat2_match_fall1_and_r0
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat2_match_fall1_and_r0,
      Q => pat2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\,
      I1 => pat2_match_rise0_r(7),
      I2 => pat2_match_rise0_r(3),
      I3 => pat1_match_rise0_r(6),
      I4 => pat1_match_rise0_r(2),
      O => pat2_match_rise0_and_r0
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat2_match_rise0_and_r0,
      Q => pat2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      I1 => pat2_match_rise1_r(5),
      I2 => pat2_match_rise1_r(1),
      I3 => pat2_match_rise1_r(4),
      I4 => pat2_match_rise1_r(0),
      O => pat2_match_rise1_and_r0
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat2_match_rise1_and_r0,
      Q => pat2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat_data_match_valid_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_active_r4,
      I1 => rd_active_r5,
      O => \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0\
    );
\gen_pat_match_div2.pat_data_match_valid_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0\,
      Q => pat_data_match_valid_r,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^d\(0),
      Q => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\(0),
      Q => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9\,
      R => '0'
    );
idelay_ld_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0020"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => idelay_ld_done_i_2_n_0,
      I4 => idelay_ld_done_reg_n_0,
      O => idelay_ld_done_i_1_n_0
    );
idelay_ld_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEAE"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \tap_inc_wait_cnt_reg__0\(1),
      I5 => \tap_inc_wait_cnt_reg__0\(0),
      O => idelay_ld_done_i_2_n_0
    );
idelay_ld_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_ld_done_i_1_n_0,
      Q => idelay_ld_done_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
idelay_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0B00000008"
    )
        port map (
      I0 => pat_data_match_valid_r,
      I1 => \cal2_state_r[2]_i_2_n_0\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => idelay_ld_done_i_2_n_0,
      I4 => idelay_ld_i_2_n_0,
      I5 => \^idelay_ld\,
      O => idelay_ld_i_1_n_0
    );
idelay_ld_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      O => idelay_ld_i_2_n_0
    );
idelay_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_ld_i_1_n_0,
      Q => \^idelay_ld\,
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\init_state_r[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^wrlvl_byte_redo\,
      I1 => \^wrcal_done_reg_0\,
      I2 => prech_req_posedge_r_reg,
      O => \init_state_r_reg[0]\
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => calib_sel(0),
      I2 => \^idelay_ld\,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst,
      O => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\
    );
\not_empty_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\not_empty_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\not_empty_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[2]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\not_empty_wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[2]\,
      I3 => \not_empty_wait_cnt_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\not_empty_wait_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => wrcal_rd_wait,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[4]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I3 => \not_empty_wait_cnt_reg_n_0_[2]\,
      I4 => \not_empty_wait_cnt_reg_n_0_[3]\,
      O => p_0_in(4)
    );
\not_empty_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_0_in(0),
      Q => \not_empty_wait_cnt_reg_n_0_[0]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_0_in(1),
      Q => \not_empty_wait_cnt_reg_n_0_[1]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_0_in(2),
      Q => \not_empty_wait_cnt_reg_n_0_[2]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_0_in(3),
      Q => \not_empty_wait_cnt_reg_n_0_[3]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_0_in(4),
      Q => \not_empty_wait_cnt_reg_n_0_[4]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
pat1_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF00002000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => pat1_detect_i_2_n_0,
      I3 => pat_data_match_valid_r,
      I4 => pat1_detect_i_3_n_0,
      I5 => pat1_detect_reg_n_0,
      O => pat1_detect_i_1_n_0
    );
pat1_detect_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      O => pat1_detect_i_2_n_0
    );
pat1_detect_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pat2_data_match_r,
      I1 => pat1_data_match_r1,
      O => pat1_detect_i_3_n_0
    );
pat1_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pat1_detect_i_1_n_0,
      Q => pat1_detect_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
rd_active_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^rd_active_r\,
      Q => rd_active_r1,
      R => '0'
    );
rd_active_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_active_r1,
      Q => rd_active_r2,
      R => '0'
    );
rd_active_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_active_r2,
      Q => rd_active_r3,
      R => '0'
    );
rd_active_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_active_r3,
      Q => rd_active_r4,
      R => '0'
    );
rd_active_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_active_r4,
      Q => rd_active_r5,
      R => '0'
    );
rd_active_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \my_empty_reg[0]\,
      Q => \^rd_active_r\,
      R => '0'
    );
\tap_inc_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\tap_inc_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\tap_inc_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\tap_inc_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF4F"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[3]\,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(3),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      I2 => \tap_inc_wait_cnt_reg__0\(0),
      I3 => \tap_inc_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\tap_inc_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \tap_inc_wait_cnt_reg__0\(0),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \tap_inc_wait_cnt_reg__0\(1),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \tap_inc_wait_cnt_reg__0\(2),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \tap_inc_wait_cnt_reg__0\(3),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
wrcal_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal2_done_r,
      I1 => \^wrcal_done_reg_0\,
      O => wrcal_done_i_1_n_0
    );
wrcal_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wrcal_done_i_1_n_0,
      Q => \^wrcal_done_reg_0\,
      R => rstdiv0_sync_r1
    );
wrcal_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cal2_prech_req_r,
      Q => wrcal_prech_req,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
wrlvl_byte_redo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r[0]_i_3_n_0\,
      I2 => pat1_detect_i_3_n_0,
      I3 => wrlvl_byte_redo_i_2_n_0,
      I4 => wrlvl_byte_redo_i_3_n_0,
      I5 => \^wrlvl_byte_redo\,
      O => wrlvl_byte_redo_i_1_n_0
    );
wrlvl_byte_redo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => early2_data_match_r,
      I1 => early1_detect_reg_n_0,
      I2 => early1_data_match_r1,
      O => wrlvl_byte_redo_i_2_n_0
    );
wrlvl_byte_redo_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      O => wrlvl_byte_redo_i_3_n_0
    );
wrlvl_byte_redo_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wrlvl_byte_redo_i_1_n_0,
      Q => \^wrlvl_byte_redo\,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_wrlvl_off_delay is
  port (
    po_ck_addr_cmd_delay_done : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    A_po_coarse_enable86_out : out STD_LOGIC;
    C_po_coarse_enable20_out : out STD_LOGIC;
    D_po_coarse_enable47_out : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : out STD_LOGIC;
    po_en_s2_f : out STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_byte_sel_div2.calib_in_common_reg_0\ : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    pi_fine_dly_dec_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_wrlvl_off_delay : entity is "mig_7series_v2_3_ddr_phy_wrlvl_off_delay";
end ddr2_mig_7series_v2_3_ddr_phy_wrlvl_off_delay;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_wrlvl_off_delay is
  signal cmd_delay_start_r5_reg_srl5_n_0 : STD_LOGIC;
  signal cmd_delay_start_r6_reg_n_0 : STD_LOGIC;
  signal delay_cnt_r0 : STD_LOGIC;
  signal \delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \delay_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal delay_done : STD_LOGIC;
  signal delay_done_i_1_n_0 : STD_LOGIC;
  signal delay_done_i_2_n_0 : STD_LOGIC;
  signal delay_done_r3_reg_srl3_n_0 : STD_LOGIC;
  signal lane_cnt_dqs_c_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lane_cnt_dqs_c_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \lane_cnt_dqs_c_r[1]_i_1_n_0\ : STD_LOGIC;
  signal lane_cnt_po_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lane_cnt_po_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \lane_cnt_po_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \lane_cnt_po_r[1]_i_2_n_0\ : STD_LOGIC;
  signal pi_fine_dly_dec_done_r : STD_LOGIC;
  signal \^po_ck_addr_cmd_delay_done\ : STD_LOGIC;
  signal po_delay_cnt_r0 : STD_LOGIC;
  signal \po_delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \po_delay_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal po_delay_done : STD_LOGIC;
  signal po_delay_done_i_1_n_0 : STD_LOGIC;
  signal po_delay_done_r3_reg_srl3_n_0 : STD_LOGIC;
  signal po_en_stg2_c : STD_LOGIC;
  signal po_en_stg2_c0 : STD_LOGIC;
  signal po_en_stg2_c_i_1_n_0 : STD_LOGIC;
  signal po_en_stg2_f : STD_LOGIC;
  signal po_en_stg2_f0 : STD_LOGIC;
  signal po_en_stg2_f_i_1_n_0 : STD_LOGIC;
  signal po_enstg2_c : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_name : string;
  attribute srl_name of cmd_delay_start_r5_reg_srl5 : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delay_cnt_r[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \delay_cnt_r[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \delay_cnt_r[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \delay_cnt_r[4]_i_1\ : label is "soft_lutpair52";
  attribute srl_name of delay_done_r3_reg_srl3 : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 ";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of phaser_out_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \phaser_out_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[4]_i_1\ : label is "soft_lutpair50";
  attribute srl_name of po_delay_done_r3_reg_srl3 : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 ";
begin
  po_ck_addr_cmd_delay_done <= \^po_ck_addr_cmd_delay_done\;
cmd_delay_start_r5_reg_srl5: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => phy_mc_go,
      Q => cmd_delay_start_r5_reg_srl5_n_0
    );
cmd_delay_start_r6_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cmd_delay_start_r5_reg_srl5_n_0,
      Q => cmd_delay_start_r6_reg_n_0,
      R => '0'
    );
\delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(0)
    );
\delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(1),
      I1 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r[1]_i_1_n_0\
    );
\delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(2),
      I1 => \delay_cnt_r_reg__0\(0),
      I2 => \delay_cnt_r_reg__0\(1),
      O => \delay_cnt_r0__0\(2)
    );
\delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(3),
      I1 => \delay_cnt_r_reg__0\(2),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(3)
    );
\delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(4),
      I1 => \delay_cnt_r_reg__0\(3),
      I2 => \delay_cnt_r_reg__0\(2),
      I3 => \delay_cnt_r_reg__0\(1),
      I4 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(4)
    );
\delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => pi_fine_dly_dec_done_r,
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => po_en_stg2_c0,
      O => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      O => delay_cnt_r0
    );
\delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(5),
      I1 => \delay_cnt_r_reg__0\(4),
      I2 => \delay_cnt_r_reg__0\(0),
      I3 => \delay_cnt_r_reg__0\(1),
      I4 => \delay_cnt_r_reg__0\(2),
      I5 => \delay_cnt_r_reg__0\(3),
      O => \delay_cnt_r0__0\(5)
    );
\delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(4),
      I1 => \delay_cnt_r_reg__0\(3),
      I2 => \delay_cnt_r_reg__0\(5),
      I3 => \delay_cnt_r_reg__0\(2),
      I4 => \delay_cnt_r_reg__0\(1),
      I5 => \delay_cnt_r_reg__0\(0),
      O => po_en_stg2_c0
    );
\delay_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(0),
      Q => \delay_cnt_r_reg__0\(0),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => delay_cnt_r0,
      D => \delay_cnt_r[1]_i_1_n_0\,
      Q => \delay_cnt_r_reg__0\(1),
      S => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(2),
      Q => \delay_cnt_r_reg__0\(2),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(3),
      Q => \delay_cnt_r_reg__0\(3),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(4),
      Q => \delay_cnt_r_reg__0\(4),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(5),
      Q => \delay_cnt_r_reg__0\(5),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAE0000"
    )
        port map (
      I0 => delay_done,
      I1 => delay_done_i_2_n_0,
      I2 => lane_cnt_dqs_c_r(1),
      I3 => lane_cnt_dqs_c_r(0),
      I4 => pi_fine_dly_dec_done_r,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => delay_done_i_1_n_0
    );
delay_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(4),
      I1 => \delay_cnt_r_reg__0\(3),
      I2 => \delay_cnt_r_reg__0\(5),
      I3 => \delay_cnt_r_reg__0\(0),
      I4 => \delay_cnt_r_reg__0\(2),
      I5 => \delay_cnt_r_reg__0\(1),
      O => delay_done_i_2_n_0
    );
delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => delay_done,
      Q => delay_done_r3_reg_srl3_n_0
    );
delay_done_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => delay_done_r3_reg_srl3_n_0,
      Q => \^po_ck_addr_cmd_delay_done\,
      R => '0'
    );
delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => delay_done_i_1_n_0,
      Q => delay_done,
      R => '0'
    );
\gen_byte_sel_div2.calib_in_common_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^po_ck_addr_cmd_delay_done\,
      I1 => pi_fine_dly_dec_done,
      O => \gen_byte_sel_div2.calib_in_common_reg\
    );
\lane_cnt_dqs_c_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => delay_done_i_2_n_0,
      I1 => po_en_stg2_c,
      I2 => lane_cnt_dqs_c_r(0),
      O => \lane_cnt_dqs_c_r[0]_i_1_n_0\
    );
\lane_cnt_dqs_c_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => lane_cnt_dqs_c_r(0),
      I1 => po_en_stg2_c,
      I2 => delay_done_i_2_n_0,
      I3 => lane_cnt_dqs_c_r(1),
      O => \lane_cnt_dqs_c_r[1]_i_1_n_0\
    );
\lane_cnt_dqs_c_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \lane_cnt_dqs_c_r[0]_i_1_n_0\,
      Q => lane_cnt_dqs_c_r(0),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\lane_cnt_dqs_c_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \lane_cnt_dqs_c_r[1]_i_1_n_0\,
      Q => lane_cnt_dqs_c_r(1),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\lane_cnt_po_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \lane_cnt_po_r[1]_i_2_n_0\,
      I1 => po_en_stg2_f,
      I2 => lane_cnt_po_r(0),
      O => \lane_cnt_po_r[0]_i_1_n_0\
    );
\lane_cnt_po_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => lane_cnt_po_r(0),
      I1 => po_en_stg2_f,
      I2 => \lane_cnt_po_r[1]_i_2_n_0\,
      I3 => lane_cnt_po_r(1),
      O => \lane_cnt_po_r[1]_i_1_n_0\
    );
\lane_cnt_po_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(4),
      I1 => \po_delay_cnt_r_reg__0\(3),
      I2 => \po_delay_cnt_r_reg__0\(5),
      I3 => \po_delay_cnt_r_reg__0\(0),
      I4 => \po_delay_cnt_r_reg__0\(2),
      I5 => \po_delay_cnt_r_reg__0\(1),
      O => \lane_cnt_po_r[1]_i_2_n_0\
    );
\lane_cnt_po_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \lane_cnt_po_r[0]_i_1_n_0\,
      Q => lane_cnt_po_r(0),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\lane_cnt_po_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \lane_cnt_po_r[1]_i_1_n_0\,
      Q => lane_cnt_po_r(1),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
phaser_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      I4 => calib_zero_ctrl,
      O => A_po_coarse_enable86_out
    );
\phaser_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => calib_sel(0),
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => C_po_coarse_enable20_out
    );
\phaser_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => calib_zero_ctrl,
      I3 => \gen_byte_sel_div2.calib_in_common_reg_0\,
      O => D_po_coarse_enable47_out
    );
pi_fine_dly_dec_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => pi_fine_dly_dec_done,
      Q => pi_fine_dly_dec_done_r,
      R => '0'
    );
\po_delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(0)
    );
\po_delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(1),
      I1 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r[1]_i_1_n_0\
    );
\po_delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(2),
      I1 => \po_delay_cnt_r_reg__0\(0),
      I2 => \po_delay_cnt_r_reg__0\(1),
      O => \po_delay_cnt_r0__0\(2)
    );
\po_delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(3),
      I1 => \po_delay_cnt_r_reg__0\(2),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(3)
    );
\po_delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(4),
      I1 => \po_delay_cnt_r_reg__0\(3),
      I2 => \po_delay_cnt_r_reg__0\(2),
      I3 => \po_delay_cnt_r_reg__0\(1),
      I4 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(4)
    );
\po_delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => po_en_stg2_f0,
      I1 => cmd_delay_start_r6_reg_n_0,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      O => po_delay_cnt_r0
    );
\po_delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(5),
      I1 => \po_delay_cnt_r_reg__0\(4),
      I2 => \po_delay_cnt_r_reg__0\(0),
      I3 => \po_delay_cnt_r_reg__0\(1),
      I4 => \po_delay_cnt_r_reg__0\(2),
      I5 => \po_delay_cnt_r_reg__0\(3),
      O => \po_delay_cnt_r0__0\(5)
    );
\po_delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(4),
      I1 => \po_delay_cnt_r_reg__0\(3),
      I2 => \po_delay_cnt_r_reg__0\(5),
      I3 => \po_delay_cnt_r_reg__0\(2),
      I4 => \po_delay_cnt_r_reg__0\(1),
      I5 => \po_delay_cnt_r_reg__0\(0),
      O => po_en_stg2_f0
    );
\po_delay_cnt_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(0),
      Q => \po_delay_cnt_r_reg__0\(0),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r[1]_i_1_n_0\,
      Q => \po_delay_cnt_r_reg__0\(1),
      R => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(2),
      Q => \po_delay_cnt_r_reg__0\(2),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(3),
      Q => \po_delay_cnt_r_reg__0\(3),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(4),
      Q => \po_delay_cnt_r_reg__0\(4),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(5),
      Q => \po_delay_cnt_r_reg__0\(5),
      R => \po_delay_cnt_r[5]_i_1_n_0\
    );
po_delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAE0000"
    )
        port map (
      I0 => po_delay_done,
      I1 => \lane_cnt_po_r[1]_i_2_n_0\,
      I2 => lane_cnt_po_r(1),
      I3 => lane_cnt_po_r(0),
      I4 => cmd_delay_start_r6_reg_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => po_delay_done_i_1_n_0
    );
po_delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => po_delay_done,
      Q => po_delay_done_r3_reg_srl3_n_0
    );
po_delay_done_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => po_delay_done_r3_reg_srl3_n_0,
      Q => dqs_po_dec_done,
      R => '0'
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => po_delay_done_i_1_n_0,
      Q => po_delay_done,
      R => '0'
    );
po_en_s2_c_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => po_en_stg2_c,
      Q => po_enstg2_c(0),
      R => '0'
    );
po_en_s2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => po_en_stg2_f,
      Q => po_en_s2_f,
      R => '0'
    );
po_en_stg2_c_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000600"
    )
        port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => pi_fine_dly_dec_done_r,
      I4 => delay_done,
      O => po_en_stg2_c_i_1_n_0
    );
po_en_stg2_c_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => po_en_stg2_c_i_1_n_0,
      Q => po_en_stg2_c,
      R => '0'
    );
po_en_stg2_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000600"
    )
        port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => cmd_delay_start_r6_reg_n_0,
      I4 => po_delay_done,
      O => po_en_stg2_f_i_1_n_0
    );
po_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => po_en_stg2_f_i_1_n_0,
      Q => po_en_stg2_f,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_infrastructure is
  port (
    freq_refclk : out STD_LOGIC;
    mem_refclk : out STD_LOGIC;
    sync_pulse : out STD_LOGIC;
    ui_clk : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    rstdiv0_sync_r1 : out STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[8]\ : out STD_LOGIC;
    \idelay_tap_cnt_slice_r_reg[4]\ : out STD_LOGIC;
    wrlvl_byte_redo_reg : out STD_LOGIC;
    idelay_ld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fine_adj_state_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \one_inc_min_limit_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neutral_max_limit_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_shift_r_reg[1]\ : out STD_LOGIC;
    \tap_inc_wait_cnt_reg[0]\ : out STD_LOGIC;
    \last_master_r_reg[2]\ : out STD_LOGIC;
    pre_wait_r_reg : out STD_LOGIC;
    reset_reg : out STD_LOGIC;
    phy_mc_ctl_full_r_reg : out STD_LOGIC;
    \complex_num_reads_reg[3]\ : out STD_LOGIC;
    \samp_edge_cnt0_r_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    pll_locked : out STD_LOGIC;
    \complex_row1_rd_cnt_reg[2]\ : out STD_LOGIC;
    mmcm_clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rst_ref_sync_r_reg[0][14]\ : in STD_LOGIC;
    \complex_wait_cnt_reg[3]\ : in STD_LOGIC;
    samp_edge_cnt0_en_r : in STD_LOGIC;
    rdlvl_stg1_start_reg : in STD_LOGIC;
    prbs_rdlvl_done_pulse : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_infrastructure : entity is "mig_7series_v2_3_infrastructure";
end ddr2_mig_7series_v2_3_infrastructure;

architecture STRUCTURE of ddr2_mig_7series_v2_3_infrastructure is
  signal auxout_clk_i : STD_LOGIC;
  signal clk_pll_i : STD_LOGIC;
  signal \^cnt_shift_r_reg[1]\ : STD_LOGIC;
  signal \gen_mmcm.mmcm_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_mmcm.mmcm_i_n_17\ : STD_LOGIC;
  signal \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\ : STD_LOGIC;
  signal \^mmcm_locked\ : STD_LOGIC;
  signal mmcm_ps_clk_bufg_in : STD_LOGIC;
  signal pll_clk3 : STD_LOGIC;
  signal pll_clk3_out : STD_LOGIC;
  signal pll_clkfbout : STD_LOGIC;
  signal pll_locked_i : STD_LOGIC;
  signal rst_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_sync_r1 : signal is "0'b";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_sync_r1 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rst_sync_r1 : signal is "10";
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^tap_inc_wait_cnt_reg[0]\ : STD_LOGIC;
  signal u_bufh_auxout_clk_n_0 : STD_LOGIC;
  signal \^ui_clk\ : STD_LOGIC;
  signal \^ui_clk_sync_rst\ : STD_LOGIC;
  attribute MAX_FANOUT of ui_clk_sync_rst : signal is "0'b";
  attribute RTL_MAX_FANOUT of ui_clk_sync_rst : signal is "found";
  attribute syn_maxfan of ui_clk_sync_rst : signal is "50";
  signal \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_plle2_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_8\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \complex_row1_rd_cnt[2]_i_2\ : label is "soft_lutpair8";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_mmcm_ps_clk\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of phaser_ref_i_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of phy_control_i_i_2 : label is "soft_lutpair7";
  attribute BOX_TYPE of plle2_i : label is "PRIMITIVE";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg_rep : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__0\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__1\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__10\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__11\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__12\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__13\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__14\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__2\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__3\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__4\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__5\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__6\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__7\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__8\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__9\ : label is "rstdiv0_sync_r1_reg";
  attribute SOFT_HLUTNM of \samp_edge_cnt0_r[0]_i_1\ : label is "soft_lutpair9";
  attribute BOX_TYPE of u_bufg_clkdiv0 : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_auxout_clk : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_pll_clk3 : label is "PRIMITIVE";
begin
  \cnt_shift_r_reg[1]\ <= \^cnt_shift_r_reg[1]\;
  mmcm_locked <= \^mmcm_locked\;
  rstdiv0_sync_r1 <= \^ui_clk_sync_rst\;
  \tap_inc_wait_cnt_reg[0]\ <= \^tap_inc_wait_cnt_reg[0]\;
  ui_clk <= \^ui_clk\;
  ui_clk_sync_rst <= \^ui_clk_sync_rst\;
\cnt_shift_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cnt_shift_r_reg[1]\,
      I1 => rdlvl_stg1_start_reg,
      O => SS(0)
    );
\complex_num_reads[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tap_inc_wait_cnt_reg[0]\,
      I1 => \complex_wait_cnt_reg[3]\,
      O => \complex_num_reads_reg[3]\
    );
\complex_row1_rd_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tap_inc_wait_cnt_reg[0]\,
      I1 => prbs_rdlvl_done_pulse,
      O => \complex_row1_rd_cnt_reg[2]\
    );
\gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 12.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 24.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => true,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => \^ui_clk\,
      CLKFBOUT => clk_pll_i,
      CLKFBOUTB => \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => pll_clk3,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => mmcm_ps_clk_bufg_in,
      CLKOUT0B => \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\,
      CLKOUT1B => \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \^mmcm_locked\,
      PSCLK => \^ui_clk\,
      PSDONE => \gen_mmcm.mmcm_i_n_17\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => \gen_mmcm.mmcm_i_i_1_n_0\
    );
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pll_locked_i,
      O => \gen_mmcm.mmcm_i_i_1_n_0\
    );
\gen_mmcm.u_bufg_mmcm_ps_clk\: unisim.vcomponents.BUFG
     port map (
      I => mmcm_ps_clk_bufg_in,
      O => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\
    );
phaser_ref_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^mmcm_locked\,
      I1 => pll_locked_i,
      O => phy_mc_ctl_full_r_reg
    );
phy_control_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pll_locked_i,
      I1 => \^mmcm_locked\,
      O => pll_locked
    );
plle2_i: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 16,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 64,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => pll_clkfbout,
      CLKFBOUT => pll_clkfbout,
      CLKIN1 => mmcm_clk,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => freq_refclk,
      CLKOUT1 => mem_refclk,
      CLKOUT2 => sync_pulse,
      CLKOUT3 => pll_clk3_out,
      CLKOUT4 => auxout_clk_i,
      CLKOUT5 => NLW_plle2_i_CLKOUT5_UNCONNECTED,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => NLW_plle2_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => pll_locked_i,
      PWRDWN => '0',
      RST => AS(0)
    );
rst_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r1
    );
\rst_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(0)
    );
\rst_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(10)
    );
\rst_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(11)
    );
\rst_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(1)
    );
\rst_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(2)
    );
\rst_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(3)
    );
\rst_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(4)
    );
\rst_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(5)
    );
\rst_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(6)
    );
\rst_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(7)
    );
\rst_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(8)
    );
\rst_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(9)
    );
rstdiv0_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^ui_clk_sync_rst\
    );
rstdiv0_sync_r1_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \periodic_rd_generation.periodic_rd_cntr1_r_reg\
    );
\rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => SR(0)
    );
\rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \my_empty_reg[8]\
    );
\rstdiv0_sync_r1_reg_rep__10\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^cnt_shift_r_reg[1]\
    );
\rstdiv0_sync_r1_reg_rep__11\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^tap_inc_wait_cnt_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__12\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \last_master_r_reg[2]\
    );
\rstdiv0_sync_r1_reg_rep__13\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => pre_wait_r_reg
    );
\rstdiv0_sync_r1_reg_rep__14\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => reset_reg
    );
\rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \idelay_tap_cnt_slice_r_reg[4]\
    );
\rstdiv0_sync_r1_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => wrlvl_byte_redo_reg
    );
\rstdiv0_sync_r1_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => idelay_ld_reg(0)
    );
\rstdiv0_sync_r1_reg_rep__5\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \FSM_sequential_fine_adj_state_r_reg[3]\(2)
    );
\rstdiv0_sync_r1_reg_rep__6\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \one_inc_min_limit_reg[0]\(0)
    );
\rstdiv0_sync_r1_reg_rep__7\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \FSM_sequential_fine_adj_state_r_reg[3]\(1)
    );
\rstdiv0_sync_r1_reg_rep__8\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \FSM_sequential_fine_adj_state_r_reg[3]\(0)
    );
\rstdiv0_sync_r1_reg_rep__9\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \neutral_max_limit_reg[11]\(0)
    );
\rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(0)
    );
\rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(10)
    );
\rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(11)
    );
\rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(1)
    );
\rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(2)
    );
\rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(3)
    );
\rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(4)
    );
\rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(5)
    );
\rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(6)
    );
\rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(7)
    );
\rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(8)
    );
\rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^ui_clk\,
      CE => '1',
      D => rstdiv0_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(9)
    );
\samp_edge_cnt0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cnt_shift_r_reg[1]\,
      I1 => samp_edge_cnt0_en_r,
      O => \samp_edge_cnt0_r_reg[0]\
    );
u_bufg_clkdiv0: unisim.vcomponents.BUFG
     port map (
      I => clk_pll_i,
      O => \^ui_clk\
    );
u_bufh_auxout_clk: unisim.vcomponents.BUFH
     port map (
      I => auxout_clk_i,
      O => u_bufh_auxout_clk_n_0
    );
u_bufh_pll_clk3: unisim.vcomponents.BUFH
     port map (
      I => pll_clk3_out,
      O => pll_clk3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_iodelay_ctrl is
  port (
    rst_sync_r1_reg : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ref_i : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    sys_rst_0 : in STD_LOGIC;
    ref_dll_lock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_iodelay_ctrl : entity is "mig_7series_v2_3_iodelay_ctrl";
end ddr2_mig_7series_v2_3_iodelay_ctrl;

architecture STRUCTURE of ddr2_mig_7series_v2_3_iodelay_ctrl is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal iodelay_ctrl_rdy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ref : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rst_ref_sync_r_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][9]\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_idelayctrl_200 : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of u_idelayctrl_200 : label is "DDR2_IODELAY_MIG0";
begin
  AS(0) <= \^as\(0);
plle2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sys_rst,
      O => \^as\(0)
    );
\rst_ref_sync_r_reg[0][0]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => '0',
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][0]\
    );
\rst_ref_sync_r_reg[0][10]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][9]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][10]\
    );
\rst_ref_sync_r_reg[0][11]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][10]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][11]\
    );
\rst_ref_sync_r_reg[0][12]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][11]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][12]\
    );
\rst_ref_sync_r_reg[0][13]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][12]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][13]\
    );
\rst_ref_sync_r_reg[0][14]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][13]\,
      PRE => \^as\(0),
      Q => rst_ref(0)
    );
\rst_ref_sync_r_reg[0][1]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][0]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][1]\
    );
\rst_ref_sync_r_reg[0][2]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][1]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][2]\
    );
\rst_ref_sync_r_reg[0][3]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][2]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][3]\
    );
\rst_ref_sync_r_reg[0][4]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][3]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][4]\
    );
\rst_ref_sync_r_reg[0][5]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][4]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][5]\
    );
\rst_ref_sync_r_reg[0][6]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][5]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][6]\
    );
\rst_ref_sync_r_reg[0][7]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][6]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][7]\
    );
\rst_ref_sync_r_reg[0][8]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][7]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][8]\
    );
\rst_ref_sync_r_reg[0][9]\: unisim.vcomponents.FDPE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][8]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][9]\
    );
\rstdiv0_sync_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sys_rst,
      I1 => iodelay_ctrl_rdy(0),
      I2 => sys_rst_0,
      I3 => ref_dll_lock,
      O => rst_sync_r1_reg
    );
u_idelayctrl_200: unisim.vcomponents.IDELAYCTRL
     port map (
      RDY => iodelay_ctrl_rdy(0),
      REFCLK => clk_ref_i,
      RST => rst_ref(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_rank_cntrl is
  port (
    read_this_rank_r1 : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    periodic_rd_request_r : out STD_LOGIC;
    periodic_rd_cntr1_r : out STD_LOGIC;
    app_ref_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_ref_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \periodic_read_request.periodic_rd_grant_r_reg[0]\ : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    periodic_rd_grant_r : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    init_calib_complete_reg_rep_0 : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \wr_this_rank_r_reg[0]\ : in STD_LOGIC;
    \wr_this_rank_r_reg[0]_0\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_ref_r : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \grant_r_reg[2]_0\ : in STD_LOGIC;
    maint_prescaler_tick_r : in STD_LOGIC;
    maint_prescaler_r1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_rank_cntrl : entity is "mig_7series_v2_3_rank_cntrl";
end ddr2_mig_7series_v2_3_rank_cntrl;

architecture STRUCTURE of ddr2_mig_7series_v2_3_rank_cntrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal act_delayed : STD_LOGIC;
  signal \^app_ref_r_reg\ : STD_LOGIC;
  signal faw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\ : STD_LOGIC;
  signal \^periodic_rd_cntr1_r\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \^periodic_rd_request_r\ : STD_LOGIC;
  signal periodic_rd_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_this_rank_r : STD_LOGIC;
  signal rtw_cnt_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rtw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rtw_timer.rtw_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal wtr_cnt_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wtr_cnt_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wtr_timer.wtr_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \inhbt_act_faw.SRLC32E0\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \inhbt_act_faw.SRLC32E0\ : label is "SRLC32E";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl ";
  attribute srl_name : string;
  attribute srl_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[0]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[1]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_timer_r[0]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_timer_r[2]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[0]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[2]_i_1\ : label is "soft_lutpair487";
begin
  Q(0) <= \^q\(0);
  app_ref_r_reg <= \^app_ref_r_reg\;
  periodic_rd_cntr1_r <= \^periodic_rd_cntr1_r\;
  periodic_rd_request_r <= \^periodic_rd_request_r\;
app_ref_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => app_ref_req,
      I1 => \^app_ref_r_reg\,
      I2 => app_ref_r,
      O => app_ref_r_reg_0
    );
\grant_r[3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \grant_r_reg[1]_0\,
      I1 => rtw_cnt_r(2),
      I2 => rtw_cnt_r(1),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \grant_r_reg[1]\
    );
\inhbt_act_faw.SRLC32E0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => act_this_rank,
      Q => act_delayed
    );
\inhbt_act_faw.faw_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1441"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => act_delayed,
      I2 => \grant_r_reg[2]\,
      I3 => faw_cnt_r(0),
      O => \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44411444"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => faw_cnt_r(1),
      I2 => \grant_r_reg[2]\,
      I3 => act_delayed,
      I4 => faw_cnt_r(0),
      O => \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551455500041000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => faw_cnt_r(1),
      I2 => act_delayed,
      I3 => \grant_r_reg[2]\,
      I4 => faw_cnt_r(0),
      I5 => faw_cnt_r(2),
      O => \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0\,
      Q => faw_cnt_r(0),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\,
      Q => faw_cnt_r(1),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\,
      Q => faw_cnt_r(2),
      R => '0'
    );
\inhbt_act_faw.inhbt_act_faw_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000020000220"
    )
        port map (
      I0 => faw_cnt_r(2),
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => act_delayed,
      I3 => \grant_r_reg[2]\,
      I4 => faw_cnt_r(0),
      I5 => faw_cnt_r(1),
      O => \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\
    );
\inhbt_act_faw.inhbt_act_faw_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\,
      Q => inhbt_act_faw_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_read_request.periodic_rd_grant_r_reg[0]\,
      Q => \^periodic_rd_cntr1_r\,
      R => rstdiv0_sync_r1_reg_rep
    );
\periodic_rd_generation.periodic_rd_request_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => periodic_rd_grant_r,
      I3 => \^periodic_rd_cntr1_r\,
      I4 => int_read_this_rank,
      I5 => init_calib_complete_reg_rep_0,
      O => \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_request_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDFF"
    )
        port map (
      I0 => periodic_rd_timer_r(0),
      I1 => periodic_rd_timer_r(1),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => \^periodic_rd_request_r\,
      O => \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\
    );
\periodic_rd_generation.periodic_rd_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\,
      Q => \^periodic_rd_request_r\,
      R => rstdiv0_sync_r1
    );
\periodic_rd_generation.periodic_rd_timer_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF32CC"
    )
        port map (
      I0 => periodic_rd_timer_r(1),
      I1 => periodic_rd_timer_r(0),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => int_read_this_rank,
      O => \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000098AA0000"
    )
        port map (
      I0 => periodic_rd_timer_r(1),
      I1 => periodic_rd_timer_r(0),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => init_calib_complete_reg_rep_0,
      I5 => int_read_this_rank,
      O => \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0F0"
    )
        port map (
      I0 => periodic_rd_timer_r(1),
      I1 => periodic_rd_timer_r(0),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => int_read_this_rank,
      O => \periodic_rd_generation.periodic_rd_timer_r[2]_i_2_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\,
      Q => periodic_rd_timer_r(0),
      R => maint_prescaler_r1
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\,
      Q => periodic_rd_timer_r(1),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[2]_i_2_n_0\,
      Q => periodic_rd_timer_r(2),
      R => maint_prescaler_r1
    );
\periodic_rd_generation.read_this_rank_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => read_this_rank_r,
      Q => read_this_rank_r1,
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => read_this_rank,
      Q => read_this_rank_r,
      R => '0'
    );
\refresh_generation.refresh_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_calib_complete_reg_rep,
      Q => \^app_ref_r_reg\,
      R => '0'
    );
\rtw_timer.rtw_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => \grant_r_reg[1]_0\,
      I1 => rtw_cnt_r(1),
      I2 => rtw_cnt_r(2),
      I3 => rtw_cnt_r(0),
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => rtw_cnt_ns(0)
    );
\rtw_timer.rtw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004410"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => rtw_cnt_r(1),
      I2 => rtw_cnt_r(2),
      I3 => rtw_cnt_r(0),
      I4 => \grant_r_reg[1]_0\,
      O => rtw_cnt_ns(1)
    );
\rtw_timer.rtw_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554440"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => rtw_cnt_r(2),
      I2 => rtw_cnt_r(0),
      I3 => rtw_cnt_r(1),
      I4 => \grant_r_reg[1]_0\,
      O => \rtw_timer.rtw_cnt_r[2]_i_1_n_0\
    );
\rtw_timer.rtw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rtw_cnt_ns(0),
      Q => rtw_cnt_r(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rtw_cnt_ns(1),
      Q => rtw_cnt_r(1),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rtw_timer.rtw_cnt_r[2]_i_1_n_0\,
      Q => rtw_cnt_r(2),
      R => '0'
    );
\wtr_timer.wtr_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550455"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^q\(0),
      I2 => wtr_cnt_r(0),
      I3 => \wr_this_rank_r_reg[0]\,
      I4 => \wr_this_rank_r_reg[0]_0\,
      O => \wtr_timer.wtr_cnt_r[0]_i_1_n_0\
    );
\wtr_timer.wtr_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \grant_r_reg[2]_0\,
      I1 => \^q\(0),
      I2 => wtr_cnt_r(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => wtr_cnt_ns(1)
    );
\wtr_timer.wtr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wtr_timer.wtr_cnt_r[0]_i_1_n_0\,
      Q => wtr_cnt_r(0),
      R => '0'
    );
\wtr_timer.wtr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wtr_cnt_ns(1),
      Q => \^q\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_round_robin_arb is
  port (
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : out STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg\ : out STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    upd_last_master_r : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    ckesr_timer_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maint_sre_r : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg_0\ : in STD_LOGIC;
    inhbt_srx : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    sre_request_r : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    init_calib_complete_reg_rep_0 : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_round_robin_arb : entity is "mig_7series_v2_3_round_robin_arb";
end ddr2_mig_7series_v2_3_round_robin_arb;

architecture STRUCTURE of ddr2_mig_7series_v2_3_round_robin_arb is
  signal \grant_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \grant_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \grant_r_reg_n_0_[2]\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \last_master_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_rank_r_lcl[0]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_2__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \maintenance_request.maint_rank_r_lcl[0]_i_3\ : label is "soft_lutpair491";
begin
\grant_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8AAAAAAAAAA"
    )
        port map (
      I0 => init_calib_complete_reg_rep,
      I1 => upd_last_master_r,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => last_master_r(1),
      I4 => \last_master_r[0]_i_1__2_n_0\,
      I5 => sre_request_r,
      O => \grant_r[0]_i_1_n_0\
    );
\grant_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => init_calib_complete_reg_rep_0,
      I1 => sre_request_r,
      I2 => \grant_r[2]_i_2__1_n_0\,
      I3 => \refresh_generation.refresh_bank_r_reg[0]\,
      O => \grant_r[2]_i_1__2_n_0\
    );
\grant_r[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => last_master_r(2),
      I2 => upd_last_master_r,
      I3 => \grant_r_reg_n_0_[2]\,
      O => \grant_r[2]_i_2__1_n_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[0]_i_1_n_0\,
      Q => \grant_r_reg_n_0_[0]\,
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[2]_i_1__2_n_0\,
      Q => \grant_r_reg_n_0_[2]\,
      R => '0'
    );
\last_master_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => upd_last_master_r,
      I2 => \grant_r_reg_n_0_[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[0]_i_1__2_n_0\
    );
\last_master_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => last_master_r(1),
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => upd_last_master_r,
      O => \last_master_r[1]_i_1_n_0\
    );
\last_master_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \grant_r_reg_n_0_[2]\,
      I1 => upd_last_master_r,
      I2 => last_master_r(2),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[2]_i_1__2_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[0]_i_1__2_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[1]_i_1_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[2]_i_1__2_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\maintenance_request.maint_rank_r_lcl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => maint_rank_r,
      I1 => \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\,
      I2 => \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0\,
      I3 => \maintenance_request.maint_rank_r_lcl[0]_i_4_n_0\,
      O => \maintenance_request.maint_rank_r_lcl_reg[0]\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFEFEFE0EFE0EF"
    )
        port map (
      I0 => app_sr_req,
      I1 => inhbt_srx,
      I2 => maint_sre_r,
      I3 => \maintenance_request.maint_srx_r_lcl_reg_0\,
      I4 => \grant_r_reg_n_0_[2]\,
      I5 => upd_last_master_r,
      O => \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \maintenance_request.maint_zq_r_lcl_reg\,
      I1 => upd_last_master_r,
      I2 => \grant_r_reg_n_0_[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747474777"
    )
        port map (
      I0 => \grant_r_reg_n_0_[2]\,
      I1 => upd_last_master_r,
      I2 => maint_sre_r,
      I3 => ckesr_timer_r(1),
      I4 => ckesr_timer_r(0),
      I5 => app_sr_req,
      O => \maintenance_request.maint_rank_r_lcl[0]_i_4_n_0\
    );
\maintenance_request.maint_sre_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE000000FE00"
    )
        port map (
      I0 => app_sr_req,
      I1 => ckesr_timer_r(0),
      I2 => ckesr_timer_r(1),
      I3 => maint_sre_r,
      I4 => upd_last_master_r,
      I5 => \grant_r_reg_n_0_[2]\,
      O => \maintenance_request.maint_sre_r_lcl_reg\
    );
\maintenance_request.maint_srx_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D000D0FFD0"
    )
        port map (
      I0 => upd_last_master_r,
      I1 => \grant_r_reg_n_0_[2]\,
      I2 => \maintenance_request.maint_srx_r_lcl_reg_0\,
      I3 => maint_sre_r,
      I4 => inhbt_srx,
      I5 => app_sr_req,
      O => \maintenance_request.maint_srx_r_lcl_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_round_robin_arb__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    \grant_r_reg[2]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[24]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[21]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    sent_row : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    insert_maint_r1_lcl_reg : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    auto_pre_r_lcl_reg_4 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    insert_maint_r1_lcl_reg_0 : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg\ : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    demand_act_priority_r_10 : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_bank_r_lcl_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_row_r_lcl_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_bank_r_lcl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_round_robin_arb__parameterized1\ : entity is "mig_7series_v2_3_round_robin_arb";
end \ddr2_mig_7series_v2_3_round_robin_arb__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_round_robin_arb__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cmd_pipe_plus.mc_address[13]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[14]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[17]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[18]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[20]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[21]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[22]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[25]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[2]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_ras_n_reg[1]_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[1]_i_4_n_0\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_we_n_reg[1]_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_15_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.SRLC32E0_i_3_n_0\ : STD_LOGIC;
  signal \^inhbt_act_faw.faw_cnt_r_reg[1]\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[24]_i_3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cas_n[1]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[1]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[1]_i_3\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \grant_r[2]_i_2__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \grant_r[3]_i_14\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \grant_r[3]_i_15\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \grant_r[3]_i_7__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__1\ : label is "soft_lutpair438";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \cmd_pipe_plus.mc_ras_n_reg[1]_0\ <= \^cmd_pipe_plus.mc_ras_n_reg[1]_0\;
  \cmd_pipe_plus.mc_we_n_reg[1]_0\ <= \^cmd_pipe_plus.mc_we_n_reg[1]_0\;
  \inhbt_act_faw.faw_cnt_r_reg[1]\ <= \^inhbt_act_faw.faw_cnt_r_reg[1]\;
\cmd_pipe_plus.mc_address[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[13]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(0),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(0)
    );
\cmd_pipe_plus.mc_address[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(0),
      I1 => \req_row_r_lcl_reg[12]_1\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(0),
      O => \cmd_pipe_plus.mc_address[13]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[14]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(1),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(1)
    );
\cmd_pipe_plus.mc_address[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(1),
      I1 => \req_row_r_lcl_reg[12]_1\(1),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(1),
      O => \cmd_pipe_plus.mc_address[14]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[15]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(2),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(2)
    );
\cmd_pipe_plus.mc_address[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(2),
      I1 => \req_row_r_lcl_reg[12]_1\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(2),
      O => \cmd_pipe_plus.mc_address[15]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[16]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(3),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(3)
    );
\cmd_pipe_plus.mc_address[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(3),
      I1 => \req_row_r_lcl_reg[12]_1\(3),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(3),
      O => \cmd_pipe_plus.mc_address[16]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[17]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(4),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(4)
    );
\cmd_pipe_plus.mc_address[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(4),
      I1 => \req_row_r_lcl_reg[12]_1\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(4),
      O => \cmd_pipe_plus.mc_address[17]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[18]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(5),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(5)
    );
\cmd_pipe_plus.mc_address[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(5),
      I1 => \req_row_r_lcl_reg[12]_1\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(5),
      O => \cmd_pipe_plus.mc_address[18]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[19]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(6),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(6)
    );
\cmd_pipe_plus.mc_address[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(6),
      I1 => \req_row_r_lcl_reg[12]_1\(6),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(6),
      O => \cmd_pipe_plus.mc_address[19]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[20]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(7),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(7)
    );
\cmd_pipe_plus.mc_address[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(7),
      I1 => \req_row_r_lcl_reg[12]_1\(7),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(7),
      O => \cmd_pipe_plus.mc_address[20]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]\(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \cmd_pipe_plus.mc_address[21]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[21]\
    );
\cmd_pipe_plus.mc_address[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => \^q\(1),
      I1 => \req_row_r_lcl_reg[12]_1\(8),
      I2 => \^q\(2),
      I3 => \req_row_r_lcl_reg[12]_2\(8),
      I4 => \^q\(3),
      I5 => \req_row_r_lcl_reg[12]_0\(8),
      O => \cmd_pipe_plus.mc_address[21]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[22]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(9),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(8)
    );
\cmd_pipe_plus.mc_address[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(9),
      I1 => \req_row_r_lcl_reg[12]_1\(9),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(9),
      O => \cmd_pipe_plus.mc_address[22]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[24]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(10),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_address_reg[24]\(9)
    );
\cmd_pipe_plus.mc_address[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_row_r_lcl_reg[12]_0\(10),
      I1 => \req_row_r_lcl_reg[12]_1\(10),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_row_r_lcl_reg[12]_2\(10),
      O => \cmd_pipe_plus.mc_address[24]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\
    );
\cmd_pipe_plus.mc_address[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \req_row_r_lcl_reg[12]\(11),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \cmd_pipe_plus.mc_address[25]_i_3_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\
    );
\cmd_pipe_plus.mc_address[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => \req_row_r_lcl_reg[12]_1\(11),
      I2 => \req_row_r_lcl_reg[12]_2\(11),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \req_row_r_lcl_reg[12]_0\(11),
      O => \cmd_pipe_plus.mc_address[25]_i_3_n_0\
    );
\cmd_pipe_plus.mc_bank[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAFFFF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[2]_i_2_n_0\,
      I1 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I2 => \req_bank_r_lcl_reg[1]\(0),
      I3 => \^q\(0),
      I4 => insert_maint_r1_lcl_reg,
      I5 => sent_row,
      O => \cmd_pipe_plus.mc_bank_reg[3]\(0)
    );
\cmd_pipe_plus.mc_bank[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_bank_r_lcl_reg[1]_0\(0),
      I1 => \req_bank_r_lcl_reg[1]_1\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_bank_r_lcl_reg[1]_2\(0),
      O => \cmd_pipe_plus.mc_bank[2]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABABABABABABAB"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[3]_i_2_n_0\,
      I1 => insert_maint_r1_lcl_reg,
      I2 => sent_row,
      I3 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I4 => \req_bank_r_lcl_reg[1]\(1),
      I5 => \^q\(0),
      O => \cmd_pipe_plus.mc_bank_reg[3]\(1)
    );
\cmd_pipe_plus.mc_bank[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFACA0A0A0ACA0"
    )
        port map (
      I0 => \req_bank_r_lcl_reg[1]_0\(1),
      I1 => \req_bank_r_lcl_reg[1]_1\(1),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_bank_r_lcl_reg[1]_2\(1),
      O => \cmd_pipe_plus.mc_bank[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cas_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAABFBFBFAF"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => insert_maint_r1_lcl_reg,
      I3 => maint_zq_r,
      I4 => maint_srx_r,
      I5 => sent_row,
      O => mc_cas_n_ns(0)
    );
\cmd_pipe_plus.mc_cas_n[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_ras_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
        port map (
      I0 => maint_srx_r,
      I1 => maint_zq_r,
      I2 => insert_maint_r1_lcl_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__14\,
      I4 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I5 => \^q\(0),
      O => \cmd_pipe_plus.mc_ras_n_reg[1]\
    );
\cmd_pipe_plus.mc_we_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => act_wait_r_lcl_reg,
      I1 => \cmd_pipe_plus.mc_we_n[1]_i_2_n_0\,
      I2 => p_76_out,
      I3 => \^cmd_pipe_plus.mc_we_n_reg[1]_0\,
      I4 => \cmd_pipe_plus.mc_we_n[1]_i_4_n_0\,
      I5 => insert_maint_r1_lcl_reg_0,
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(0)
    );
\cmd_pipe_plus.mc_we_n[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \cmd_pipe_plus.mc_we_n[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_we_n[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_115_out,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \^cmd_pipe_plus.mc_we_n_reg[1]_0\
    );
\cmd_pipe_plus.mc_we_n[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA002000000020"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      I1 => maint_zq_r,
      I2 => insert_maint_r1_lcl_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      I4 => \^q\(0),
      I5 => p_154_out,
      O => \cmd_pipe_plus.mc_we_n[1]_i_4_n_0\
    );
\grant_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \grant_r[2]_i_2__0_n_0\,
      I1 => \grant_r[3]_i_3__0_n_0\,
      I2 => auto_pre_r_lcl_reg_1,
      I3 => \grant_r[3]_i_6__1_n_0\,
      I4 => auto_pre_r_lcl_reg,
      O => \grant_r[0]_i_1__2_n_0\
    );
\grant_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
        port map (
      I0 => demand_act_priority_r_9,
      I1 => \^q\(2),
      I2 => demand_act_priority_r_10,
      I3 => \grant_r[3]_i_15_n_0\,
      I4 => \^q\(0),
      I5 => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      O => \grant_r_reg[1]_2\
    );
\grant_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030B000B0"
    )
        port map (
      I0 => auto_pre_r_lcl_reg,
      I1 => \last_master_r[1]_i_1__2_n_0\,
      I2 => auto_pre_r_lcl_reg_0,
      I3 => auto_pre_r_lcl_reg_1,
      I4 => \grant_r[2]_i_3__0_n_0\,
      I5 => \grant_r[2]_i_2__0_n_0\,
      O => \grant_r[1]_i_1__1_n_0\
    );
\grant_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => p_154_out,
      I1 => \^q\(0),
      I2 => inhbt_act_faw_r,
      I3 => act_wait_r_lcl_reg,
      I4 => p_76_out,
      I5 => \^q\(2),
      O => \grant_r_reg[1]_0\
    );
\grant_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1055"
    )
        port map (
      I0 => demand_act_priority_r_8,
      I1 => \^q\(3),
      I2 => demand_act_priority_r,
      I3 => \grant_r[3]_i_14_n_0\,
      I4 => \^q\(1),
      I5 => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      O => \grant_r_reg[1]_3\
    );
\grant_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => act_wait_r_lcl_reg,
      I1 => inhbt_act_faw_r,
      I2 => p_76_out,
      I3 => \^q\(2),
      I4 => p_115_out,
      I5 => \^q\(1),
      O => \grant_r_reg[1]_1\
    );
\grant_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \grant_r[2]_i_2__0_n_0\,
      I1 => \grant_r[3]_i_3__0_n_0\,
      I2 => auto_pre_r_lcl_reg_2,
      I3 => \grant_r[2]_i_3__0_n_0\,
      I4 => auto_pre_r_lcl_reg_3,
      O => \grant_r[2]_i_1__1_n_0\
    );
\grant_r[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^q\(2),
      I2 => sent_row,
      I3 => last_master_r(2),
      I4 => auto_pre_r_lcl_reg_4,
      O => \grant_r[2]_i_2__0_n_0\
    );
\grant_r[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000050303"
    )
        port map (
      I0 => \^q\(3),
      I1 => last_master_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      I3 => \^q\(2),
      I4 => sent_row,
      I5 => last_master_r(2),
      O => \grant_r[2]_i_3__0_n_0\
    );
\grant_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1055"
    )
        port map (
      I0 => demand_act_priority_r,
      I1 => \^q\(1),
      I2 => demand_act_priority_r_8,
      I3 => \grant_r[3]_i_14_n_0\,
      I4 => \^q\(3),
      I5 => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      O => \grant_r_reg[3]_1\
    );
\grant_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => act_wait_r_lcl_reg,
      I1 => inhbt_act_faw_r,
      I2 => p_115_out,
      I3 => \^q\(1),
      I4 => p_154_out,
      I5 => \^q\(0),
      O => \grant_r_reg[2]_0\
    );
\grant_r[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4454"
    )
        port map (
      I0 => demand_act_priority_r_10,
      I1 => \grant_r[3]_i_15_n_0\,
      I2 => demand_act_priority_r_9,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      O => \grant_r_reg[2]_1\
    );
\grant_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => demand_act_priority_r_9,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => demand_act_priority_r_10,
      O => \grant_r[3]_i_14_n_0\
    );
\grant_r[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(3),
      I1 => demand_act_priority_r,
      I2 => \^q\(1),
      I3 => demand_act_priority_r_8,
      O => \grant_r[3]_i_15_n_0\
    );
\grant_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030303000200020"
    )
        port map (
      I0 => auto_pre_r_lcl_reg_2,
      I1 => \grant_r[3]_i_3__0_n_0\,
      I2 => auto_pre_r_lcl_reg_4,
      I3 => auto_pre_r_lcl_reg_3,
      I4 => \grant_r[3]_i_6__1_n_0\,
      I5 => \grant_r[3]_i_7__0_n_0\,
      O => \grant_r[3]_i_1__1_n_0\
    );
\grant_r[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^q\(0),
      I2 => sent_row,
      I3 => last_master_r(0),
      I4 => auto_pre_r_lcl_reg_0,
      O => \grant_r[3]_i_3__0_n_0\
    );
\grant_r[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => \^q\(0),
      I1 => last_master_r(0),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      I3 => \^q\(1),
      I4 => sent_row,
      I5 => last_master_r(1),
      O => \grant_r[3]_i_6__1_n_0\
    );
\grant_r[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => last_master_r(3),
      I2 => sent_row,
      I3 => \^q\(3),
      O => \grant_r[3]_i_7__0_n_0\
    );
\grant_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => p_154_out,
      I1 => \^q\(0),
      I2 => inhbt_act_faw_r,
      I3 => p_76_out,
      I4 => \^q\(2),
      I5 => act_wait_r_lcl_reg_0,
      O => \grant_r_reg[3]_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\inhbt_act_faw.SRLC32E0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^inhbt_act_faw.faw_cnt_r_reg[1]\,
      O => act_this_rank
    );
\inhbt_act_faw.SRLC32E0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(2),
      I1 => act_this_rank_r(2),
      I2 => \^q\(1),
      I3 => act_this_rank_r(1),
      I4 => \inhbt_act_faw.SRLC32E0_i_3_n_0\,
      O => \^inhbt_act_faw.faw_cnt_r_reg[1]\
    );
\inhbt_act_faw.SRLC32E0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => act_this_rank_r(0),
      I1 => \^q\(0),
      I2 => act_this_rank_r(3),
      I3 => \^q\(3),
      O => \inhbt_act_faw.SRLC32E0_i_3_n_0\
    );
\last_master_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => sent_row,
      I2 => \^q\(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[0]_i_1__1_n_0\
    );
\last_master_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => sent_row,
      I2 => \^q\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[1]_i_1__2_n_0\
    );
\last_master_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => sent_row,
      I2 => \^q\(2),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[2]_i_1__1_n_0\
    );
\last_master_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \^q\(3),
      I1 => sent_row,
      I2 => last_master_r(3),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[3]_i_1__1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[0]_i_1__1_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[1]_i_1__2_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[2]_i_1__1_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[3]_i_1__1_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_round_robin_arb__parameterized2\ is
  port (
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    granted_col_r_reg : out STD_LOGIC;
    rnk_config_valid_r_lcl_reg : out STD_LOGIC;
    rnk_config_strobe_ns : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    p_14_in_0 : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    rnk_config_valid_r : in STD_LOGIC;
    rnk_config_strobe : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    p_14_in_2 : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    demand_priority_r_reg_2 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    rnk_config_strobe_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_round_robin_arb__parameterized2\ : entity is "mig_7series_v2_3_round_robin_arb";
end \ddr2_mig_7series_v2_3_round_robin_arb__parameterized2\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_round_robin_arb__parameterized2\ is
  signal grant_config_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grant_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \^override_demand_r_reg\ : STD_LOGIC;
  signal \rnk_config_r[0]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_4__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \grant_r[2]_i_5__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \grant_r[3]_i_13\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \grant_r[3]_i_4__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \rnk_config_strobe_r[0]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of rnk_config_valid_r_lcl_i_1 : label is "soft_lutpair434";
begin
  \grant_r_reg[3]_0\ <= \^grant_r_reg[3]_0\;
  override_demand_r_reg <= \^override_demand_r_reg\;
\grant_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030000020300030"
    )
        port map (
      I0 => \grant_r[2]_i_5__0_n_0\,
      I1 => \grant_r[2]_i_4__0_n_0\,
      I2 => \grant_r[2]_i_2__2_n_0\,
      I3 => \last_master_r[0]_i_1__0_n_0\,
      I4 => \grant_r[1]_i_2__1_n_0\,
      I5 => \last_master_r[1]_i_1__1_n_0\,
      O => \grant_r[0]_i_1__1_n_0\
    );
\grant_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000450045"
    )
        port map (
      I0 => \grant_r[2]_i_5__0_n_0\,
      I1 => \grant_r[2]_i_3_n_0\,
      I2 => \grant_r[2]_i_2__2_n_0\,
      I3 => \grant_r[2]_i_4__0_n_0\,
      I4 => \grant_r[1]_i_2__1_n_0\,
      I5 => \last_master_r[1]_i_1__1_n_0\,
      O => \grant_r[1]_i_1__0_n_0\
    );
\grant_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFFBFFFBFFF"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => demand_priority_r_reg,
      I3 => p_14_in_0,
      I4 => demand_priority_r_reg_1,
      I5 => p_14_in_2,
      O => \grant_r[1]_i_2__1_n_0\
    );
\grant_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D0000000C0"
    )
        port map (
      I0 => \grant_r[2]_i_2__2_n_0\,
      I1 => \grant_r[2]_i_3_n_0\,
      I2 => \grant_r[3]_i_5__1_n_0\,
      I3 => \grant_r[2]_i_4__0_n_0\,
      I4 => \last_master_r[0]_i_1__0_n_0\,
      I5 => \grant_r[2]_i_5__0_n_0\,
      O => \grant_r[2]_i_1__0_n_0\
    );
\grant_r[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => p_14_in,
      I3 => demand_priority_r_reg_2,
      O => \grant_r[2]_i_2__2_n_0\
    );
\grant_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000030505"
    )
        port map (
      I0 => last_master_r(3),
      I1 => grant_config_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__13\,
      I3 => grant_config_r(2),
      I4 => rnk_config_strobe,
      I5 => last_master_r(2),
      O => \grant_r[2]_i_3_n_0\
    );
\grant_r[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => \last_master_r[2]_i_1__0_n_0\,
      I3 => demand_priority_r_reg,
      I4 => p_14_in_0,
      O => \grant_r[2]_i_4__0_n_0\
    );
\grant_r[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => rd_wr_r_lcl_reg,
      I3 => demand_priority_r_reg_0,
      O => \grant_r[2]_i_5__0_n_0\
    );
\grant_r[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => rnk_config_strobe,
      I1 => grant_config_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__13\,
      I3 => rnk_config_r,
      O => \grant_r[3]_i_13_n_0\
    );
\grant_r[3]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => Q(0),
      I2 => granted_col_r_reg_0,
      I3 => ofs_rdy_r,
      I4 => \^override_demand_r_reg\,
      O => \grant_r_reg[0]_0\
    );
\grant_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000700000007"
    )
        port map (
      I0 => \grant_r[3]_i_2__1_n_0\,
      I1 => \last_master_r[3]_i_1_n_0\,
      I2 => \grant_r[3]_i_3__1_n_0\,
      I3 => \grant_r[3]_i_4__1_n_0\,
      I4 => \grant_r[3]_i_5__1_n_0\,
      I5 => \grant_r[3]_i_6__0_n_0\,
      O => \grant_r[3]_i_1__0_n_0\
    );
\grant_r[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400044444000"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => demand_priority_r_reg_2,
      I3 => p_14_in,
      I4 => demand_priority_r_reg_0,
      I5 => rd_wr_r_lcl_reg,
      O => \grant_r[3]_i_2__1_n_0\
    );
\grant_r[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => \last_master_r[0]_i_1__0_n_0\,
      I3 => demand_priority_r_reg_0,
      I4 => rd_wr_r_lcl_reg,
      O => \grant_r[3]_i_3__1_n_0\
    );
\grant_r[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => p_14_in_0,
      I3 => demand_priority_r_reg,
      O => \grant_r[3]_i_4__1_n_0\
    );
\grant_r[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^override_demand_r_reg\,
      I1 => \^grant_r_reg[3]_0\,
      I2 => p_14_in_2,
      I3 => demand_priority_r_reg_1,
      O => \grant_r[3]_i_5__1_n_0\
    );
\grant_r[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BABF"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => grant_config_r(0),
      I2 => rnk_config_strobe,
      I3 => last_master_r(0),
      I4 => \last_master_r[3]_i_1_n_0\,
      I5 => \last_master_r[1]_i_1__1_n_0\,
      O => \grant_r[3]_i_6__0_n_0\
    );
\grant_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111115FFFFFFFF"
    )
        port map (
      I0 => \grant_r[3]_i_13_n_0\,
      I1 => rnk_config_strobe,
      I2 => grant_config_r(1),
      I3 => grant_config_r(0),
      I4 => grant_config_r(2),
      I5 => rnk_config_valid_r,
      O => \^grant_r_reg[3]_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[0]_i_1__1_n_0\,
      Q => grant_config_r(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[1]_i_1__0_n_0\,
      Q => grant_config_r(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[2]_i_1__0_n_0\,
      Q => grant_config_r(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[3]_i_1__0_n_0\,
      Q => grant_config_r(3),
      R => '0'
    );
granted_col_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => override_demand_r,
      I1 => demand_priority_r_reg,
      I2 => p_14_in_0,
      I3 => \^grant_r_reg[3]_0\,
      I4 => granted_col_r_reg_1,
      O => granted_col_r_reg
    );
\last_master_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[0]_i_1__0_n_0\
    );
\last_master_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(1),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[1]_i_1__1_n_0\
    );
\last_master_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(2),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[2]_i_1__0_n_0\
    );
\last_master_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
        port map (
      I0 => grant_config_r(3),
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => rnk_config_strobe,
      I3 => last_master_r(3),
      O => \last_master_r[3]_i_1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[0]_i_1__0_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[1]_i_1__1_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[2]_i_1__0_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[3]_i_1_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
override_demand_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rnk_config_strobe_0(1),
      I1 => rnk_config_strobe_0(0),
      I2 => rnk_config_strobe,
      I3 => rnk_config_strobe_0(4),
      I4 => rnk_config_strobe_0(2),
      I5 => rnk_config_strobe_0(3),
      O => \^override_demand_r_reg\
    );
\rnk_config_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF0000"
    )
        port map (
      I0 => grant_config_r(2),
      I1 => grant_config_r(0),
      I2 => grant_config_r(1),
      I3 => rnk_config_strobe,
      I4 => rnk_config_r,
      I5 => \rnk_config_r[0]_i_2_n_0\,
      O => p_2_in
    );
\rnk_config_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => grant_config_r(3),
      I2 => rnk_config_strobe,
      O => \rnk_config_r[0]_i_2_n_0\
    );
\rnk_config_strobe_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \grant_r[3]_i_2__1_n_0\,
      I1 => \grant_r[1]_i_2__1_n_0\,
      O => rnk_config_strobe_ns
    );
rnk_config_valid_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => rnk_config_valid_r,
      I1 => \grant_r[1]_i_2__1_n_0\,
      I2 => \grant_r[3]_i_2__1_n_0\,
      O => rnk_config_valid_r_lcl_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_round_robin_arb__parameterized3\ is
  port (
    \col_mux.col_rd_wr_r_reg\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_cmd_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mc_aux_out_r_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    granted_col_r_reg : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    granted_col_r_reg_0 : out STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[1]\ : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    granted_col_ns : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_size : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    demand_priority_r_reg : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    demand_priority_r_reg_2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_131_out : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    granted_col_r_reg_1 : in STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    \genblk3[2].rnk_config_strobe_r_reg[2]\ : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    override_demand_r_reg_0 : in STD_LOGIC;
    p_14_in_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    ofs_rdy_r_4 : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    override_demand_r_reg_1 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    \grant_r_reg[1]_1\ : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_size_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    col_periodic_rd_r : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \req_bank_r_lcl_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    auto_pre_r_7 : in STD_LOGIC;
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_data_buf_addr_r_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_rdy_r : in STD_LOGIC;
    req_bank_rdy_r_11 : in STD_LOGIC;
    req_bank_rdy_r_12 : in STD_LOGIC;
    req_bank_rdy_r_13 : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_round_robin_arb__parameterized3\ : entity is "mig_7series_v2_3_round_robin_arb";
end \ddr2_mig_7series_v2_3_round_robin_arb__parameterized3\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_round_robin_arb__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cmd_pipe_plus.mc_address[10]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[1]_i_2_n_0\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_cmd_reg[1]\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset[3]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset[3]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset[3]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset[5]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_data_offset_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \col_mux.col_periodic_rd_r_i_2_n_0\ : STD_LOGIC;
  signal \col_mux.col_periodic_rd_r_i_3_n_0\ : STD_LOGIC;
  signal \col_mux.col_rd_wr_r_i_3_n_0\ : STD_LOGIC;
  signal \col_mux.col_rd_wr_r_i_4_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_18_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_20_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[1]_0\ : STD_LOGIC;
  signal \^grant_r_reg[2]_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]_0\ : STD_LOGIC;
  signal granted_col_r_i_2_n_0 : STD_LOGIC;
  signal \^granted_col_r_reg\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.read_this_rank_r_i_2_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\ : STD_LOGIC;
  signal \rtw_timer.rtw_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \^wtr_timer.wtr_cnt_r_reg[0]\ : STD_LOGIC;
  signal \^wtr_timer.wtr_cnt_r_reg[0]_0\ : STD_LOGIC;
  signal \NLW_cmd_pipe_plus.mc_data_offset_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmd_pipe_plus.mc_data_offset_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[10]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_bank[1]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cmd[1]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of demand_priority_r_i_4 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__2\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \grant_r[3]_i_13__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of granted_col_r_i_4 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \mc_aux_out_r[0]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \read_fifo.fifo_ram[1].RAM32M0_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[0]_i_2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[1]_i_2\ : label is "soft_lutpair423";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \cmd_pipe_plus.mc_cmd_reg[1]\ <= \^cmd_pipe_plus.mc_cmd_reg[1]\;
  \grant_r_reg[1]_0\ <= \^grant_r_reg[1]_0\;
  \grant_r_reg[2]_0\ <= \^grant_r_reg[2]_0\;
  \grant_r_reg[3]_0\ <= \^grant_r_reg[3]_0\;
  granted_col_r_reg <= \^granted_col_r_reg\;
  \wtr_timer.wtr_cnt_r_reg[0]\ <= \^wtr_timer.wtr_cnt_r_reg[0]\;
  \wtr_timer.wtr_cnt_r_reg[0]_0\ <= \^wtr_timer.wtr_cnt_r_reg[0]_0\;
\cmd_pipe_plus.mc_address[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[10]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => auto_pre_r,
      O => \cmd_pipe_plus.mc_address_reg[10]\(7)
    );
\cmd_pipe_plus.mc_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => auto_pre_r_5,
      I1 => \^q\(0),
      I2 => auto_pre_r_6,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => auto_pre_r_7,
      O => \cmd_pipe_plus.mc_address[10]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[3]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(0),
      O => \cmd_pipe_plus.mc_address_reg[10]\(0)
    );
\cmd_pipe_plus.mc_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(0),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(0),
      O => \cmd_pipe_plus.mc_address[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[4]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(1),
      O => \cmd_pipe_plus.mc_address_reg[10]\(1)
    );
\cmd_pipe_plus.mc_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(1),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(1),
      O => \cmd_pipe_plus.mc_address[4]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[5]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(2),
      O => \cmd_pipe_plus.mc_address_reg[10]\(2)
    );
\cmd_pipe_plus.mc_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(2),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(2),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(2),
      O => \cmd_pipe_plus.mc_address[5]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[6]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(3),
      O => \cmd_pipe_plus.mc_address_reg[10]\(3)
    );
\cmd_pipe_plus.mc_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(3),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(3),
      O => \cmd_pipe_plus.mc_address[6]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[7]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(4),
      O => \cmd_pipe_plus.mc_address_reg[10]\(4)
    );
\cmd_pipe_plus.mc_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(4),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(4),
      O => \cmd_pipe_plus.mc_address[7]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[8]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(5),
      O => \cmd_pipe_plus.mc_address_reg[10]\(5)
    );
\cmd_pipe_plus.mc_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(5),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(5),
      O => \cmd_pipe_plus.mc_address[8]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[9]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_col_r_reg[9]\(6),
      O => \cmd_pipe_plus.mc_address_reg[10]\(6)
    );
\cmd_pipe_plus.mc_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_col_r_reg[9]_0\(6),
      I1 => \^q\(0),
      I2 => \req_col_r_reg[9]_1\(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(6),
      O => \cmd_pipe_plus.mc_address[9]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[0]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_bank_r_lcl_reg[1]\(0),
      O => \cmd_pipe_plus.mc_bank_reg[1]\(0)
    );
\cmd_pipe_plus.mc_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_bank_r_lcl_reg[1]_0\(0),
      I1 => \^q\(0),
      I2 => \req_bank_r_lcl_reg[1]_1\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_bank_r_lcl_reg[1]_2\(0),
      O => \cmd_pipe_plus.mc_bank[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F737"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[1]_i_2_n_0\,
      I1 => granted_col_r_reg_1,
      I2 => \^q\(3),
      I3 => \req_bank_r_lcl_reg[1]\(1),
      O => \cmd_pipe_plus.mc_bank_reg[1]\(1)
    );
\cmd_pipe_plus.mc_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \req_bank_r_lcl_reg[1]_0\(1),
      I1 => \^q\(0),
      I2 => \req_bank_r_lcl_reg[1]_1\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_bank_r_lcl_reg[1]_2\(1),
      O => \cmd_pipe_plus.mc_bank[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => granted_col_r_reg_1,
      I1 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      O => mc_cmd_ns(0)
    );
\cmd_pipe_plus.mc_data_offset[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      O => \cmd_pipe_plus.mc_data_offset[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_data_offset[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\,
      O => \cmd_pipe_plus.mc_data_offset[3]_i_3_n_0\
    );
\cmd_pipe_plus.mc_data_offset[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      O => \cmd_pipe_plus.mc_data_offset[3]_i_4_n_0\
    );
\cmd_pipe_plus.mc_data_offset[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      O => \cmd_pipe_plus.mc_data_offset[3]_i_5_n_0\
    );
\cmd_pipe_plus.mc_data_offset[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      O => \cmd_pipe_plus.mc_data_offset[5]_i_2_n_0\
    );
\cmd_pipe_plus.mc_data_offset[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      O => \cmd_pipe_plus.mc_data_offset[5]_i_3_n_0\
    );
\cmd_pipe_plus.mc_data_offset_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_0\,
      CO(2) => \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_1\,
      CO(1) => \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_2\,
      CO(0) => \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \cmd_pipe_plus.mc_data_offset[3]_i_2_n_0\,
      S(2) => \cmd_pipe_plus.mc_data_offset[3]_i_3_n_0\,
      S(1) => \cmd_pipe_plus.mc_data_offset[3]_i_4_n_0\,
      S(0) => \cmd_pipe_plus.mc_data_offset[3]_i_5_n_0\
    );
\cmd_pipe_plus.mc_data_offset_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmd_pipe_plus.mc_data_offset_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_cmd_pipe_plus.mc_data_offset_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cmd_pipe_plus.mc_data_offset_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_cmd_pipe_plus.mc_data_offset_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \out\(5 downto 4),
      S(3) => '0',
      S(2) => '0',
      S(1) => \cmd_pipe_plus.mc_data_offset[5]_i_2_n_0\,
      S(0) => \cmd_pipe_plus.mc_data_offset[5]_i_3_n_0\
    );
\cmd_pipe_plus.mc_ras_n[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => granted_col_r_reg_1,
      O => \cmd_pipe_plus.mc_ras_n_reg[0]\
    );
\cmd_pipe_plus.mc_we_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554FFFFFFFF"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => granted_col_r_reg_1,
      O => \cmd_pipe_plus.mc_we_n_reg[0]\(0)
    );
\col_mux.col_periodic_rd_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \col_mux.col_periodic_rd_r_i_2_n_0\,
      I1 => \col_mux.col_periodic_rd_r_i_3_n_0\,
      I2 => p_32_out,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => p_71_out,
      O => DIA(1)
    );
\col_mux.col_periodic_rd_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => p_149_out,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => p_110_out,
      O => \col_mux.col_periodic_rd_r_i_2_n_0\
    );
\col_mux.col_periodic_rd_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => col_periodic_rd_r,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \col_mux.col_periodic_rd_r_i_3_n_0\
    );
\col_mux.col_rd_wr_r_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      O => \col_mux.col_rd_wr_r_reg\
    );
\col_mux.col_rd_wr_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200022202220222"
    )
        port map (
      I0 => \col_mux.col_rd_wr_r_i_3_n_0\,
      I1 => \col_mux.col_rd_wr_r_i_4_n_0\,
      I2 => p_14_out,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => p_53_out,
      O => \^cmd_pipe_plus.mc_cmd_reg[1]\
    );
\col_mux.col_rd_wr_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFEFFFEFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => p_92_out,
      I3 => \^q\(1),
      I4 => p_131_out,
      I5 => \^q\(0),
      O => \col_mux.col_rd_wr_r_i_3_n_0\
    );
\col_mux.col_rd_wr_r_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => col_rd_wr_r,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \col_mux.col_rd_wr_r_i_4_n_0\
    );
\col_mux.col_size_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => col_size_r,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => col_size
    );
\data_valid_2_1.offset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0A08"
    )
        port map (
      I0 => granted_col_r_reg_1,
      I1 => col_size_r,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => offset_ns(0)
    );
demand_priority_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => req_bank_rdy_r,
      I1 => \^q\(0),
      I2 => granted_col_r_reg_1,
      O => demand_priority_r_reg
    );
\demand_priority_r_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => req_bank_rdy_r_11,
      I1 => \^q\(1),
      I2 => granted_col_r_reg_1,
      O => demand_priority_r_reg_0
    );
\demand_priority_r_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => req_bank_rdy_r_12,
      I1 => \^q\(2),
      I2 => granted_col_r_reg_1,
      O => demand_priority_r_reg_1
    );
\demand_priority_r_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => req_bank_rdy_r_13,
      I1 => \^q\(3),
      I2 => granted_col_r_reg_1,
      O => demand_priority_r_reg_2
    );
\grant_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040C0C0004000C0"
    )
        port map (
      I0 => \last_master_r[2]_i_1_n_0\,
      I1 => \grant_r[3]_i_6_n_0\,
      I2 => rd_wr_r_lcl_reg_3,
      I3 => \grant_r[0]_i_2__0_n_0\,
      I4 => rd_wr_r_lcl_reg_2,
      I5 => rd_wr_r_lcl_reg_0,
      O => \grant_r[0]_i_1__0_n_0\
    );
\grant_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => \^q\(0),
      I1 => last_master_r(0),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      I3 => \^q\(1),
      I4 => granted_col_r_reg_1,
      I5 => last_master_r(1),
      O => \grant_r[0]_i_2__0_n_0\
    );
\grant_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000005000D000D"
    )
        port map (
      I0 => \last_master_r[1]_i_1__0_n_0\,
      I1 => rd_wr_r_lcl_reg_0,
      I2 => rd_wr_r_lcl_reg_1,
      I3 => \grant_r[1]_i_2__0_n_0\,
      I4 => \last_master_r[2]_i_1_n_0\,
      I5 => rd_wr_r_lcl_reg_2,
      O => \grant_r[1]_i_1_n_0\
    );
\grant_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => p_131_out,
      I1 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I2 => \grant_r[2]_i_5_n_0\,
      I3 => \last_master_r[1]_i_1__0_n_0\,
      I4 => \^grant_r_reg[1]_0\,
      O => \grant_r[1]_i_2__0_n_0\
    );
\grant_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051510050"
    )
        port map (
      I0 => \grant_r[2]_i_2_n_0\,
      I1 => \last_master_r[0]_i_1_n_0\,
      I2 => rd_wr_r_lcl_reg_1,
      I3 => rd_wr_r_lcl_reg_3,
      I4 => \grant_r[2]_i_5_n_0\,
      I5 => rd_wr_r_lcl_reg_0,
      O => \grant_r[2]_i_1_n_0\
    );
\grant_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080000000"
    )
        port map (
      I0 => \last_master_r[2]_i_1_n_0\,
      I1 => \^grant_r_reg[2]_0\,
      I2 => \order_q_r_reg[0]\,
      I3 => \^granted_col_r_reg\,
      I4 => p_14_out,
      I5 => \rtw_timer.rtw_cnt_r_reg[2]\,
      O => \grant_r[2]_i_2_n_0\
    );
\grant_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005000533"
    )
        port map (
      I0 => \^q\(2),
      I1 => last_master_r(2),
      I2 => \^q\(3),
      I3 => granted_col_r_reg_1,
      I4 => last_master_r(3),
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \grant_r[2]_i_5_n_0\
    );
\grant_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005D0000000000"
    )
        port map (
      I0 => \last_master_r[3]_i_1__0_n_0\,
      I1 => rd_wr_r_lcl_reg_0,
      I2 => \grant_r[3]_i_3_n_0\,
      I3 => rd_wr_r_lcl_reg_2,
      I4 => \grant_r[3]_i_5__0_n_0\,
      I5 => \grant_r[3]_i_6_n_0\,
      O => \grant_r[3]_i_1_n_0\
    );
\grant_r[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \^wtr_timer.wtr_cnt_r_reg[0]\,
      I1 => \^wtr_timer.wtr_cnt_r_reg[0]_0\,
      I2 => \wtr_timer.wtr_cnt_r_reg[1]_0\(0),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \^granted_col_r_reg\
    );
\grant_r[3]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAB"
    )
        port map (
      I0 => rd_wr_r_lcl_reg,
      I1 => override_demand_r,
      I2 => demand_priority_r_reg_3,
      I3 => \grant_r[3]_i_20_n_0\,
      I4 => \rnk_config_strobe_r_reg[0]\,
      O => \grant_r[3]_i_11__1_n_0\
    );
\grant_r[3]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I1 => ofs_rdy_r_1,
      I2 => \^q\(3),
      I3 => granted_col_r_reg_1,
      I4 => \rnk_config_strobe_r_reg[0]\,
      O => \^grant_r_reg[2]_0\
    );
\grant_r[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I1 => ofs_rdy_r_4,
      I2 => granted_col_r_reg_1,
      I3 => \^q\(2),
      O => \grant_r[3]_i_16_n_0\
    );
\grant_r[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I1 => ofs_rdy_r_3,
      I2 => granted_col_r_reg_1,
      I3 => \^q\(0),
      O => \grant_r[3]_i_18_n_0\
    );
\grant_r[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I1 => ofs_rdy_r,
      I2 => granted_col_r_reg_1,
      I3 => \^q\(1),
      O => \grant_r[3]_i_20_n_0\
    );
\grant_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555F5FF4444F444"
    )
        port map (
      I0 => \^grant_r_reg[1]_0\,
      I1 => p_131_out,
      I2 => \^granted_col_r_reg\,
      I3 => p_92_out,
      I4 => \grant_r[3]_i_11__1_n_0\,
      I5 => \rtw_timer.rtw_cnt_r_reg[2]\,
      O => \grant_r[3]_i_3_n_0\
    );
\grant_r[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_53_out,
      I1 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I2 => \grant_r[0]_i_2__0_n_0\,
      I3 => \^grant_r_reg[3]_0\,
      O => \grant_r[3]_i_5__0_n_0\
    );
\grant_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF7FFFFFFFF"
    )
        port map (
      I0 => \^granted_col_r_reg\,
      I1 => p_92_out,
      I2 => \grant_r_reg[1]_1\,
      I3 => col_wait_r_reg,
      I4 => \rtw_timer.rtw_cnt_r_reg[2]\,
      I5 => \last_master_r[0]_i_1_n_0\,
      O => \grant_r[3]_i_6_n_0\
    );
\grant_r[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => \^granted_col_r_reg\,
      I1 => p_53_out,
      I2 => \rnk_config_strobe_r_reg[0]\,
      I3 => \grant_r[3]_i_16_n_0\,
      I4 => override_demand_r_reg_0,
      I5 => p_14_in_2,
      O => \^grant_r_reg[3]_0\
    );
\grant_r[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => \^granted_col_r_reg\,
      I1 => p_131_out,
      I2 => \rnk_config_strobe_r_reg[0]\,
      I3 => \grant_r[3]_i_18_n_0\,
      I4 => override_demand_r_reg,
      I5 => p_14_in,
      O => \^grant_r_reg[1]_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \grant_r[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
granted_col_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \grant_r[3]_i_3_n_0\,
      I1 => granted_col_r_i_2_n_0,
      O => granted_col_ns
    );
granted_col_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA0A0A0BBBBBBB"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => p_53_out,
      I2 => override_demand_r_reg_1,
      I3 => \^granted_col_r_reg\,
      I4 => p_14_out,
      I5 => \rtw_timer.rtw_cnt_r_reg[2]\,
      O => granted_col_r_i_2_n_0
    );
granted_col_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => granted_col_r_reg_1,
      I1 => \^q\(3),
      I2 => ofs_rdy_r_1,
      I3 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      O => granted_col_r_reg_0
    );
\last_master_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => granted_col_r_reg_1,
      I2 => \^q\(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[0]_i_1_n_0\
    );
\last_master_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => granted_col_r_reg_1,
      I2 => \^q\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[1]_i_1__0_n_0\
    );
\last_master_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => granted_col_r_reg_1,
      I2 => \^q\(2),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[2]_i_1_n_0\
    );
\last_master_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => last_master_r(3),
      I2 => granted_col_r_reg_1,
      I3 => \^q\(3),
      O => \last_master_r[3]_i_1__0_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[0]_i_1_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[1]_i_1__0_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[2]_i_1_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \last_master_r[3]_i_1__0_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
\mc_aux_out_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => granted_col_r_reg_1,
      O => \mc_aux_out_r_reg[0]\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => read_this_rank_r1,
      I1 => \periodic_rd_generation.read_this_rank_r_i_2_n_0\,
      I2 => rd_this_rank_r(1),
      I3 => \^q\(1),
      I4 => rd_this_rank_r(2),
      I5 => \^q\(2),
      O => int_read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \periodic_rd_generation.read_this_rank_r_i_2_n_0\,
      I1 => rd_this_rank_r(1),
      I2 => \^q\(1),
      I3 => rd_this_rank_r(2),
      I4 => \^q\(2),
      O => read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => rd_this_rank_r(0),
      I1 => \^q\(0),
      I2 => rd_this_rank_r(3),
      I3 => \^q\(3),
      O => \periodic_rd_generation.read_this_rank_r_i_2_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\,
      I1 => \req_data_buf_addr_r_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \req_data_buf_addr_r_reg[3]_0\(3),
      O => DIA(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]_1\(3),
      I1 => \^q\(1),
      I2 => \req_data_buf_addr_r_reg[3]_2\(3),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]_1\(2),
      I1 => \^q\(1),
      I2 => \req_data_buf_addr_r_reg[3]_2\(2),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]_1\(1),
      I1 => \^q\(1),
      I2 => \req_data_buf_addr_r_reg[3]_2\(1),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]_1\(0),
      I1 => \^q\(1),
      I2 => \req_data_buf_addr_r_reg[3]_2\(0),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]\(2),
      I1 => \req_data_buf_addr_r_reg[3]_0\(2),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\,
      O => col_data_buf_addr(2)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\,
      I1 => \req_data_buf_addr_r_reg[3]\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \req_data_buf_addr_r_reg[3]_0\(1),
      O => col_data_buf_addr(1)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => \req_data_buf_addr_r_reg[3]\(0),
      I1 => \req_data_buf_addr_r_reg[3]_0\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\,
      O => col_data_buf_addr(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAFB"
    )
        port map (
      I0 => DIC(0),
      I1 => col_size_r,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \read_fifo.fifo_out_data_r_reg[6]\(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\
    );
\read_fifo.head_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[1]\,
      I1 => DIC(0),
      I2 => granted_col_r_reg_1,
      O => E(0)
    );
\rtw_timer.rtw_cnt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8FFFC"
    )
        port map (
      I0 => \rtw_timer.rtw_cnt_r[2]_i_3_n_0\,
      I1 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \col_mux.col_rd_wr_r_i_3_n_0\,
      O => \rtw_timer.rtw_cnt_r_reg[1]\
    );
\rtw_timer.rtw_cnt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_14_out,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => p_53_out,
      O => \rtw_timer.rtw_cnt_r[2]_i_3_n_0\
    );
\wtr_timer.wtr_cnt_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => wr_this_rank_r(1),
      I1 => \^q\(1),
      I2 => wr_this_rank_r(2),
      I3 => \^q\(2),
      O => \^wtr_timer.wtr_cnt_r_reg[0]_0\
    );
\wtr_timer.wtr_cnt_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => wr_this_rank_r(3),
      I1 => \^q\(3),
      I2 => wr_this_rank_r(0),
      I3 => \^q\(0),
      O => \^wtr_timer.wtr_cnt_r_reg[0]\
    );
\wtr_timer.wtr_cnt_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(2),
      I1 => wr_this_rank_r(2),
      I2 => \^q\(1),
      I3 => wr_this_rank_r(1),
      I4 => \^wtr_timer.wtr_cnt_r_reg[0]\,
      O => \wtr_timer.wtr_cnt_r_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_tempmon is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk_ref_i : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_tempmon : entity is "mig_7series_v2_3_tempmon";
end ddr2_mig_7series_v2_3_tempmon;

architecture STRUCTURE of ddr2_mig_7series_v2_3_tempmon is
  signal \device_temp_101[11]_i_4_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_5_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_6_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_7_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_8_n_0\ : STD_LOGIC;
  signal device_temp_lcl : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \device_temp_r[11]_i_1_n_0\ : STD_LOGIC;
  signal device_temp_sync_r1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r4_neq_r3 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_2_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_3_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_4_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_5_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_1 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_2 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_3 : STD_LOGIC;
  signal device_temp_sync_r5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_r1 : STD_LOGIC;
  signal rst_r2 : STD_LOGIC;
  signal sample_en : STD_LOGIC;
  signal sample_en0 : STD_LOGIC;
  signal sample_timer0 : STD_LOGIC;
  signal sample_timer_en : STD_LOGIC;
  signal sync_cntr0 : STD_LOGIC;
  signal \sync_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sync_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sync_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\ : STD_LOGIC;
  signal \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\ : STD_LOGIC;
  signal xadc_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xadc_drdy : STD_LOGIC;
  signal xadc_drdy_r : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_en_i_2_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_timer_clr_i_1_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_timer_clr_reg_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_timer_en_i_1_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.sample_timer_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \xadc_supplied_temperature.temperature[11]_i_1_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.tempmon_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.tempmon_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\ : STD_LOGIC;
  signal NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \device_temp_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \device_temp_r_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_r_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \device_temp_sync_r5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_cntr[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_cntr[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_cntr[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_3\ : label is "soft_lutpair2";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \xadc_supplied_temperature.XADC_inst\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \xadc_supplied_temperature.rst_r1_reg\ : label is std.standard.true;
  attribute KEEP of \xadc_supplied_temperature.rst_r1_reg\ : label is "yes";
  attribute ASYNC_REG of \xadc_supplied_temperature.rst_r2_reg\ : label is std.standard.true;
  attribute KEEP of \xadc_supplied_temperature.rst_r2_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[8]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.sample_timer[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.tempmon_state[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \xadc_supplied_temperature.tempmon_state[1]_i_1\ : label is "soft_lutpair3";
begin
\device_temp_101[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(0),
      O => D(0)
    );
\device_temp_101[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(10),
      O => D(10)
    );
\device_temp_101[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(11),
      O => D(11)
    );
\device_temp_101[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF0F"
    )
        port map (
      I0 => device_temp_r(1),
      I1 => device_temp_r(0),
      I2 => \device_temp_101[11]_i_4_n_0\,
      I3 => device_temp_r(2),
      I4 => \device_temp_101[11]_i_5_n_0\,
      O => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\
    );
\device_temp_101[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002AAAA"
    )
        port map (
      I0 => \device_temp_101[11]_i_6_n_0\,
      I1 => device_temp_r(8),
      I2 => device_temp_r(9),
      I3 => device_temp_r(10),
      I4 => device_temp_r(11),
      I5 => \device_temp_101[11]_i_7_n_0\,
      O => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\
    );
\device_temp_101[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(3),
      I2 => device_temp_r(6),
      I3 => device_temp_r(8),
      I4 => device_temp_r(9),
      O => \device_temp_101[11]_i_4_n_0\
    );
\device_temp_101[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04CCFFFFFFFFFFFF"
    )
        port map (
      I0 => device_temp_r(6),
      I1 => \device_temp_101[11]_i_8_n_0\,
      I2 => device_temp_r(5),
      I3 => device_temp_r(7),
      I4 => device_temp_r(10),
      I5 => device_temp_r(11),
      O => \device_temp_101[11]_i_5_n_0\
    );
\device_temp_101[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(5),
      I2 => device_temp_r(7),
      I3 => device_temp_r(11),
      O => \device_temp_101[11]_i_6_n_0\
    );
\device_temp_101[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808080808080"
    )
        port map (
      I0 => device_temp_r(6),
      I1 => device_temp_r(11),
      I2 => device_temp_r(7),
      I3 => device_temp_r(5),
      I4 => device_temp_r(2),
      I5 => device_temp_r(3),
      O => \device_temp_101[11]_i_7_n_0\
    );
\device_temp_101[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_r(8),
      I1 => device_temp_r(9),
      O => \device_temp_101[11]_i_8_n_0\
    );
\device_temp_101[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(1),
      O => D(1)
    );
\device_temp_101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(2),
      O => D(2)
    );
\device_temp_101[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(3),
      O => D(3)
    );
\device_temp_101[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(4),
      O => D(4)
    );
\device_temp_101[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(5),
      O => D(5)
    );
\device_temp_101[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(6),
      O => D(6)
    );
\device_temp_101[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(7),
      O => D(7)
    );
\device_temp_101[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(8),
      O => D(8)
    );
\device_temp_101[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(9),
      O => D(9)
    );
\device_temp_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sync_cntr_reg__0\(1),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(2),
      I3 => \sync_cntr_reg__0\(3),
      O => \device_temp_r[11]_i_1_n_0\
    );
\device_temp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(0),
      Q => device_temp_r(0),
      R => '0'
    );
\device_temp_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(10),
      Q => device_temp_r(10),
      R => '0'
    );
\device_temp_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(11),
      Q => device_temp_r(11),
      R => '0'
    );
\device_temp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(1),
      Q => device_temp_r(1),
      R => '0'
    );
\device_temp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(2),
      Q => device_temp_r(2),
      R => '0'
    );
\device_temp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(3),
      Q => device_temp_r(3),
      R => '0'
    );
\device_temp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(4),
      Q => device_temp_r(4),
      R => '0'
    );
\device_temp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(5),
      Q => device_temp_r(5),
      R => '0'
    );
\device_temp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(6),
      Q => device_temp_r(6),
      R => '0'
    );
\device_temp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(7),
      Q => device_temp_r(7),
      R => '0'
    );
\device_temp_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(8),
      Q => device_temp_r(8),
      R => '0'
    );
\device_temp_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(9),
      Q => device_temp_r(9),
      R => '0'
    );
\device_temp_sync_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(0),
      Q => device_temp_sync_r1(0),
      R => '0'
    );
\device_temp_sync_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(10),
      Q => device_temp_sync_r1(10),
      R => '0'
    );
\device_temp_sync_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(11),
      Q => device_temp_sync_r1(11),
      R => '0'
    );
\device_temp_sync_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(1),
      Q => device_temp_sync_r1(1),
      R => '0'
    );
\device_temp_sync_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(2),
      Q => device_temp_sync_r1(2),
      R => '0'
    );
\device_temp_sync_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(3),
      Q => device_temp_sync_r1(3),
      R => '0'
    );
\device_temp_sync_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(4),
      Q => device_temp_sync_r1(4),
      R => '0'
    );
\device_temp_sync_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(5),
      Q => device_temp_sync_r1(5),
      R => '0'
    );
\device_temp_sync_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(6),
      Q => device_temp_sync_r1(6),
      R => '0'
    );
\device_temp_sync_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(7),
      Q => device_temp_sync_r1(7),
      R => '0'
    );
\device_temp_sync_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(8),
      Q => device_temp_sync_r1(8),
      R => '0'
    );
\device_temp_sync_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_lcl(9),
      Q => device_temp_sync_r1(9),
      R => '0'
    );
\device_temp_sync_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(0),
      Q => device_temp_sync_r2(0),
      R => '0'
    );
\device_temp_sync_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(10),
      Q => device_temp_sync_r2(10),
      R => '0'
    );
\device_temp_sync_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(11),
      Q => device_temp_sync_r2(11),
      R => '0'
    );
\device_temp_sync_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(1),
      Q => device_temp_sync_r2(1),
      R => '0'
    );
\device_temp_sync_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(2),
      Q => device_temp_sync_r2(2),
      R => '0'
    );
\device_temp_sync_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(3),
      Q => device_temp_sync_r2(3),
      R => '0'
    );
\device_temp_sync_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(4),
      Q => device_temp_sync_r2(4),
      R => '0'
    );
\device_temp_sync_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(5),
      Q => device_temp_sync_r2(5),
      R => '0'
    );
\device_temp_sync_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(6),
      Q => device_temp_sync_r2(6),
      R => '0'
    );
\device_temp_sync_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(7),
      Q => device_temp_sync_r2(7),
      R => '0'
    );
\device_temp_sync_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(8),
      Q => device_temp_sync_r2(8),
      R => '0'
    );
\device_temp_sync_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(9),
      Q => device_temp_sync_r2(9),
      R => '0'
    );
\device_temp_sync_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(0),
      Q => device_temp_sync_r3(0),
      R => '0'
    );
\device_temp_sync_r3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(10),
      Q => device_temp_sync_r3(10),
      R => '0'
    );
\device_temp_sync_r3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(11),
      Q => device_temp_sync_r3(11),
      R => '0'
    );
\device_temp_sync_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(1),
      Q => device_temp_sync_r3(1),
      R => '0'
    );
\device_temp_sync_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(2),
      Q => device_temp_sync_r3(2),
      R => '0'
    );
\device_temp_sync_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(3),
      Q => device_temp_sync_r3(3),
      R => '0'
    );
\device_temp_sync_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(4),
      Q => device_temp_sync_r3(4),
      R => '0'
    );
\device_temp_sync_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(5),
      Q => device_temp_sync_r3(5),
      R => '0'
    );
\device_temp_sync_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(6),
      Q => device_temp_sync_r3(6),
      R => '0'
    );
\device_temp_sync_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(7),
      Q => device_temp_sync_r3(7),
      R => '0'
    );
\device_temp_sync_r3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(8),
      Q => device_temp_sync_r3(8),
      R => '0'
    );
\device_temp_sync_r3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(9),
      Q => device_temp_sync_r3(9),
      R => '0'
    );
device_temp_sync_r4_neq_r3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(9),
      I1 => device_temp_sync_r3(9),
      I2 => device_temp_sync_r3(11),
      I3 => device_temp_sync_r4(11),
      I4 => device_temp_sync_r3(10),
      I5 => device_temp_sync_r4(10),
      O => device_temp_sync_r4_neq_r3_i_2_n_0
    );
device_temp_sync_r4_neq_r3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(6),
      I1 => device_temp_sync_r3(6),
      I2 => device_temp_sync_r3(8),
      I3 => device_temp_sync_r4(8),
      I4 => device_temp_sync_r3(7),
      I5 => device_temp_sync_r4(7),
      O => device_temp_sync_r4_neq_r3_i_3_n_0
    );
device_temp_sync_r4_neq_r3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(3),
      I1 => device_temp_sync_r3(3),
      I2 => device_temp_sync_r3(5),
      I3 => device_temp_sync_r4(5),
      I4 => device_temp_sync_r3(4),
      I5 => device_temp_sync_r4(4),
      O => device_temp_sync_r4_neq_r3_i_4_n_0
    );
device_temp_sync_r4_neq_r3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(0),
      I1 => device_temp_sync_r3(0),
      I2 => device_temp_sync_r3(2),
      I3 => device_temp_sync_r4(2),
      I4 => device_temp_sync_r3(1),
      I5 => device_temp_sync_r4(1),
      O => device_temp_sync_r4_neq_r3_i_5_n_0
    );
device_temp_sync_r4_neq_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4_neq_r3_reg_i_1_n_0,
      Q => device_temp_sync_r4_neq_r3,
      R => '0'
    );
device_temp_sync_r4_neq_r3_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => device_temp_sync_r4_neq_r3_reg_i_1_n_0,
      CO(2) => device_temp_sync_r4_neq_r3_reg_i_1_n_1,
      CO(1) => device_temp_sync_r4_neq_r3_reg_i_1_n_2,
      CO(0) => device_temp_sync_r4_neq_r3_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3 downto 0) => NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => device_temp_sync_r4_neq_r3_i_2_n_0,
      S(2) => device_temp_sync_r4_neq_r3_i_3_n_0,
      S(1) => device_temp_sync_r4_neq_r3_i_4_n_0,
      S(0) => device_temp_sync_r4_neq_r3_i_5_n_0
    );
\device_temp_sync_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(0),
      Q => device_temp_sync_r4(0),
      R => '0'
    );
\device_temp_sync_r4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(10),
      Q => device_temp_sync_r4(10),
      R => '0'
    );
\device_temp_sync_r4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(11),
      Q => device_temp_sync_r4(11),
      R => '0'
    );
\device_temp_sync_r4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(1),
      Q => device_temp_sync_r4(1),
      R => '0'
    );
\device_temp_sync_r4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(2),
      Q => device_temp_sync_r4(2),
      R => '0'
    );
\device_temp_sync_r4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(3),
      Q => device_temp_sync_r4(3),
      R => '0'
    );
\device_temp_sync_r4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(4),
      Q => device_temp_sync_r4(4),
      R => '0'
    );
\device_temp_sync_r4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(5),
      Q => device_temp_sync_r4(5),
      R => '0'
    );
\device_temp_sync_r4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(6),
      Q => device_temp_sync_r4(6),
      R => '0'
    );
\device_temp_sync_r4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(7),
      Q => device_temp_sync_r4(7),
      R => '0'
    );
\device_temp_sync_r4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(8),
      Q => device_temp_sync_r4(8),
      R => '0'
    );
\device_temp_sync_r4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(9),
      Q => device_temp_sync_r4(9),
      R => '0'
    );
\device_temp_sync_r5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(0),
      Q => device_temp_sync_r5(0),
      R => '0'
    );
\device_temp_sync_r5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(10),
      Q => device_temp_sync_r5(10),
      R => '0'
    );
\device_temp_sync_r5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(11),
      Q => device_temp_sync_r5(11),
      R => '0'
    );
\device_temp_sync_r5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(1),
      Q => device_temp_sync_r5(1),
      R => '0'
    );
\device_temp_sync_r5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(2),
      Q => device_temp_sync_r5(2),
      R => '0'
    );
\device_temp_sync_r5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(3),
      Q => device_temp_sync_r5(3),
      R => '0'
    );
\device_temp_sync_r5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(4),
      Q => device_temp_sync_r5(4),
      R => '0'
    );
\device_temp_sync_r5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(5),
      Q => device_temp_sync_r5(5),
      R => '0'
    );
\device_temp_sync_r5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(6),
      Q => device_temp_sync_r5(6),
      R => '0'
    );
\device_temp_sync_r5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(7),
      Q => device_temp_sync_r5(7),
      R => '0'
    );
\device_temp_sync_r5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(8),
      Q => device_temp_sync_r5(8),
      R => '0'
    );
\device_temp_sync_r5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(9),
      Q => device_temp_sync_r5(9),
      R => '0'
    );
\sync_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sync_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sync_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\sync_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_cntr_reg__0\(1),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(2),
      O => \sync_cntr[2]_i_1_n_0\
    );
\sync_cntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstdiv0_sync_r1,
      I1 => device_temp_sync_r4_neq_r3,
      O => sync_cntr0
    );
\sync_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sync_cntr_reg__0\(3),
      I1 => \sync_cntr_reg__0\(2),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      O => \sync_cntr[3]_i_2_n_0\
    );
\sync_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      I2 => \sync_cntr_reg__0\(2),
      I3 => \sync_cntr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\sync_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \sync_cntr_reg__0\(0),
      R => sync_cntr0
    );
\sync_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \sync_cntr_reg__0\(1),
      R => sync_cntr0
    );
\sync_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \sync_cntr[2]_i_1_n_0\,
      Q => \sync_cntr_reg__0\(2),
      R => sync_cntr0
    );
\sync_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \sync_cntr_reg__0\(3),
      R => sync_cntr0
    );
\xadc_supplied_temperature.XADC_inst\: unisim.vcomponents.XADC
    generic map(
      INIT_40 => X"1000",
      INIT_41 => X"2FFF",
      INIT_42 => X"0800",
      INIT_43 => X"0000",
      INIT_44 => X"0000",
      INIT_45 => X"0000",
      INIT_46 => X"0000",
      INIT_47 => X"0000",
      INIT_48 => X"0101",
      INIT_49 => X"0000",
      INIT_4A => X"0100",
      INIT_4B => X"0000",
      INIT_4C => X"0000",
      INIT_4D => X"0000",
      INIT_4E => X"0000",
      INIT_4F => X"0000",
      INIT_50 => X"B5ED",
      INIT_51 => X"57E4",
      INIT_52 => X"A147",
      INIT_53 => X"CA33",
      INIT_54 => X"A93A",
      INIT_55 => X"52C6",
      INIT_56 => X"9555",
      INIT_57 => X"AE4E",
      INIT_58 => X"5999",
      INIT_59 => X"0000",
      INIT_5A => X"0000",
      INIT_5B => X"0000",
      INIT_5C => X"5111",
      INIT_5D => X"0000",
      INIT_5E => X"0000",
      INIT_5F => X"0000",
      IS_CONVSTCLK_INVERTED => '0',
      IS_DCLK_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SIM_MONITOR_FILE => "design.txt"
    )
        port map (
      ALM(7 downto 0) => \NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED\(7 downto 0),
      BUSY => \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED\,
      CHANNEL(4 downto 0) => \NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED\(4 downto 0),
      CONVST => '0',
      CONVSTCLK => '0',
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => clk_ref_i,
      DEN => \xadc_supplied_temperature.sample_timer_clr_reg_n_0\,
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => xadc_do(15 downto 0),
      DRDY => xadc_drdy,
      DWE => '0',
      EOC => \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED\,
      EOS => \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED\,
      JTAGBUSY => \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED\,
      JTAGLOCKED => \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED\,
      JTAGMODIFIED => \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED\,
      MUXADDR(4 downto 0) => \NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED\(4 downto 0),
      OT => \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED\,
      RESET => '0',
      VAUXN(15) => '0',
      VAUXN(14) => '0',
      VAUXN(13) => '0',
      VAUXN(12) => '0',
      VAUXN(11) => '0',
      VAUXN(10) => '0',
      VAUXN(9) => '0',
      VAUXN(8) => '0',
      VAUXN(7) => '0',
      VAUXN(6) => '0',
      VAUXN(5) => '0',
      VAUXN(4) => '0',
      VAUXN(3) => '0',
      VAUXN(2) => '0',
      VAUXN(1) => '0',
      VAUXN(0) => '0',
      VAUXP(15) => '0',
      VAUXP(14) => '0',
      VAUXP(13) => '0',
      VAUXP(12) => '0',
      VAUXP(11) => '0',
      VAUXP(10) => '0',
      VAUXP(9) => '0',
      VAUXP(8) => '0',
      VAUXP(7) => '0',
      VAUXP(6) => '0',
      VAUXP(5) => '0',
      VAUXP(4) => '0',
      VAUXP(3) => '0',
      VAUXP(2) => '0',
      VAUXP(1) => '0',
      VAUXP(0) => '0',
      VN => '0',
      VP => '0'
    );
\xadc_supplied_temperature.rst_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => rstdiv0_sync_r1,
      Q => rst_r1,
      R => '0'
    );
\xadc_supplied_temperature.rst_r2_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk_ref_i,
      CE => '1',
      D => rst_r1,
      Q => rst_r2,
      R => '0'
    );
\xadc_supplied_temperature.sample_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I5 => \xadc_supplied_temperature.sample_en_i_2_n_0\,
      O => sample_en0
    );
\xadc_supplied_temperature.sample_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(10),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      O => \xadc_supplied_temperature.sample_en_i_2_n_0\
    );
\xadc_supplied_temperature.sample_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => sample_en0,
      Q => sample_en,
      R => '0'
    );
\xadc_supplied_temperature.sample_timer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      O => p_0_in(0)
    );
\xadc_supplied_temperature.sample_timer[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_r2,
      I1 => \xadc_supplied_temperature.sample_timer_clr_reg_n_0\,
      O => sample_timer0
    );
\xadc_supplied_temperature.sample_timer[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I2 => \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\,
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(10),
      O => p_0_in(10)
    );
\xadc_supplied_temperature.sample_timer[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      O => \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\
    );
\xadc_supplied_temperature.sample_timer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      O => p_0_in(1)
    );
\xadc_supplied_temperature.sample_timer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      O => p_0_in(2)
    );
\xadc_supplied_temperature.sample_timer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      O => p_0_in(3)
    );
\xadc_supplied_temperature.sample_timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      O => p_0_in(4)
    );
\xadc_supplied_temperature.sample_timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      I5 => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      O => p_0_in(5)
    );
\xadc_supplied_temperature.sample_timer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\,
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      O => p_0_in(6)
    );
\xadc_supplied_temperature.sample_timer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I1 => \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\,
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      O => p_0_in(7)
    );
\xadc_supplied_temperature.sample_timer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I1 => \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\,
      I2 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      O => p_0_in(8)
    );
\xadc_supplied_temperature.sample_timer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      I1 => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      I2 => \xadc_supplied_temperature.sample_timer[10]_i_3_n_0\,
      I3 => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      I4 => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      O => p_0_in(9)
    );
\xadc_supplied_temperature.sample_timer_clr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2302"
    )
        port map (
      I0 => \xadc_supplied_temperature.sample_timer_clr_reg_n_0\,
      I1 => rst_r2,
      I2 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\,
      I3 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\,
      O => \xadc_supplied_temperature.sample_timer_clr_i_1_n_0\
    );
\xadc_supplied_temperature.sample_timer_clr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => \xadc_supplied_temperature.sample_timer_clr_i_1_n_0\,
      Q => \xadc_supplied_temperature.sample_timer_clr_reg_n_0\,
      R => '0'
    );
\xadc_supplied_temperature.sample_timer_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3203"
    )
        port map (
      I0 => sample_timer_en,
      I1 => rst_r2,
      I2 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\,
      I3 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\,
      O => \xadc_supplied_temperature.sample_timer_en_i_1_n_0\
    );
\xadc_supplied_temperature.sample_timer_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => \xadc_supplied_temperature.sample_timer_en_i_1_n_0\,
      Q => sample_timer_en,
      R => '0'
    );
\xadc_supplied_temperature.sample_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(0),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(0),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(10),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(10),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(1),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(1),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(2),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(2),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(3),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(3),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(4),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(4),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(5),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(5),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(6),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(6),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(7),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(7),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(8),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(8),
      R => sample_timer0
    );
\xadc_supplied_temperature.sample_timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => sample_timer_en,
      D => p_0_in(9),
      Q => \xadc_supplied_temperature.sample_timer_reg__0\(9),
      R => sample_timer0
    );
\xadc_supplied_temperature.temperature[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\,
      I1 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\,
      O => \xadc_supplied_temperature.temperature[11]_i_1_n_0\
    );
\xadc_supplied_temperature.temperature_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(0),
      Q => device_temp_lcl(0),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(10),
      Q => device_temp_lcl(10),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(11),
      Q => device_temp_lcl(11),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(1),
      Q => device_temp_lcl(1),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(2),
      Q => device_temp_lcl(2),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(3),
      Q => device_temp_lcl(3),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(4),
      Q => device_temp_lcl(4),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(5),
      Q => device_temp_lcl(5),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(6),
      Q => device_temp_lcl(6),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(7),
      Q => device_temp_lcl(7),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(8),
      Q => device_temp_lcl(8),
      R => rst_r2
    );
\xadc_supplied_temperature.temperature_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => \xadc_supplied_temperature.temperature[11]_i_1_n_0\,
      D => p_1_in(9),
      Q => device_temp_lcl(9),
      R => rst_r2
    );
\xadc_supplied_temperature.tempmon_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => xadc_drdy_r,
      I1 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\,
      I2 => sample_en,
      I3 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\,
      O => \xadc_supplied_temperature.tempmon_state[0]_i_1_n_0\
    );
\xadc_supplied_temperature.tempmon_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\,
      I1 => \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\,
      O => \xadc_supplied_temperature.tempmon_state[1]_i_1_n_0\
    );
\xadc_supplied_temperature.tempmon_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => \xadc_supplied_temperature.tempmon_state[0]_i_1_n_0\,
      Q => \xadc_supplied_temperature.tempmon_state_reg_n_0_[0]\,
      R => rst_r2
    );
\xadc_supplied_temperature.tempmon_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => \xadc_supplied_temperature.tempmon_state[1]_i_1_n_0\,
      Q => \xadc_supplied_temperature.tempmon_state_reg_n_0_[1]\,
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(10),
      Q => p_1_in(6),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(11),
      Q => p_1_in(7),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(12),
      Q => p_1_in(8),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(13),
      Q => p_1_in(9),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(14),
      Q => p_1_in(10),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(15),
      Q => p_1_in(11),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(4),
      Q => p_1_in(0),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(5),
      Q => p_1_in(1),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(6),
      Q => p_1_in(2),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(7),
      Q => p_1_in(3),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(8),
      Q => p_1_in(4),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_do(9),
      Q => p_1_in(5),
      R => rst_r2
    );
\xadc_supplied_temperature.xadc_drdy_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_ref_i,
      CE => '1',
      D => xadc_drdy,
      Q => xadc_drdy_r,
      R => rst_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ui_cmd is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_en_r1 : out STD_LOGIC;
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : out STD_LOGIC;
    req_wr_r_lcl_reg : out STD_LOGIC;
    \not_strict_mode.occupied_counter.occ_cnt_r_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    was_wr0 : out STD_LOGIC;
    wr_accepted : out STD_LOGIC;
    rd_accepted : out STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : out STD_LOGIC_VECTOR ( 1 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    app_rdy_ns : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    app_rdy_r_reg_0 : in STD_LOGIC;
    app_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    app_rd_data_end : in STD_LOGIC;
    \not_strict_mode.app_rd_data_valid_reg\ : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_buf_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_rdy_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ui_cmd : entity is "mig_7series_v2_3_ui_cmd";
end ddr2_mig_7series_v2_3_ui_cmd;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ui_cmd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \app_addr_r1_reg_n_0_[10]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[11]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[12]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[13]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[14]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[15]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[16]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[17]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[18]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[19]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[20]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[21]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[22]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[5]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[6]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[7]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[8]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[9]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[10]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[11]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[12]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[13]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[14]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[15]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[16]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[17]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[18]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[19]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[20]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[21]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[22]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[5]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[6]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[7]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[8]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[9]\ : STD_LOGIC;
  signal app_cmd_r1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \app_cmd_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal app_cmd_r2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^app_en_r1\ : STD_LOGIC;
  signal cmd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \app_cmd_r1[0]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \app_cmd_r2[0]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \app_cmd_r2[1]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[0]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[1]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \req_col_r[4]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \req_col_r[5]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \req_col_r[6]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \req_col_r[7]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \req_col_r[8]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \req_col_r[9]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[0]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \req_row_r_lcl[0]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \req_row_r_lcl[10]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \req_row_r_lcl[11]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \req_row_r_lcl[12]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \req_row_r_lcl[1]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \req_row_r_lcl[2]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \req_row_r_lcl[3]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \req_row_r_lcl[4]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \req_row_r_lcl[5]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \req_row_r_lcl[6]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \req_row_r_lcl[7]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \req_row_r_lcl[8]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \req_row_r_lcl[9]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of was_wr_i_1 : label is "soft_lutpair634";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  app_en_r1 <= \^app_en_r1\;
  \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ <= \^not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\;
\app_addr_r1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(7),
      Q => \app_addr_r1_reg_n_0_[10]\,
      R => reset_reg
    );
\app_addr_r1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(8),
      Q => \app_addr_r1_reg_n_0_[11]\,
      R => reset_reg
    );
\app_addr_r1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(9),
      Q => \app_addr_r1_reg_n_0_[12]\,
      R => reset_reg
    );
\app_addr_r1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(10),
      Q => \app_addr_r1_reg_n_0_[13]\,
      R => reset_reg
    );
\app_addr_r1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(11),
      Q => \app_addr_r1_reg_n_0_[14]\,
      R => reset_reg
    );
\app_addr_r1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(12),
      Q => \app_addr_r1_reg_n_0_[15]\,
      R => reset_reg
    );
\app_addr_r1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(13),
      Q => \app_addr_r1_reg_n_0_[16]\,
      R => reset_reg
    );
\app_addr_r1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(14),
      Q => \app_addr_r1_reg_n_0_[17]\,
      R => reset_reg
    );
\app_addr_r1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(15),
      Q => \app_addr_r1_reg_n_0_[18]\,
      R => reset_reg
    );
\app_addr_r1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(16),
      Q => \app_addr_r1_reg_n_0_[19]\,
      R => reset_reg
    );
\app_addr_r1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(17),
      Q => \app_addr_r1_reg_n_0_[20]\,
      R => reset_reg
    );
\app_addr_r1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(18),
      Q => \app_addr_r1_reg_n_0_[21]\,
      R => reset_reg
    );
\app_addr_r1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(19),
      Q => \app_addr_r1_reg_n_0_[22]\,
      R => reset_reg
    );
\app_addr_r1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(20),
      Q => p_1_in(0),
      R => reset_reg
    );
\app_addr_r1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(21),
      Q => p_1_in(1),
      R => reset_reg
    );
\app_addr_r1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(0),
      Q => \app_addr_r1_reg_n_0_[3]\,
      R => reset_reg
    );
\app_addr_r1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(1),
      Q => \app_addr_r1_reg_n_0_[4]\,
      R => reset_reg
    );
\app_addr_r1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(2),
      Q => \app_addr_r1_reg_n_0_[5]\,
      R => reset_reg
    );
\app_addr_r1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(3),
      Q => \app_addr_r1_reg_n_0_[6]\,
      R => reset_reg
    );
\app_addr_r1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(4),
      Q => \app_addr_r1_reg_n_0_[7]\,
      R => reset_reg
    );
\app_addr_r1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(5),
      Q => \app_addr_r1_reg_n_0_[8]\,
      R => reset_reg
    );
\app_addr_r1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => app_rdy_r_reg_1(0),
      D => D(6),
      Q => \app_addr_r1_reg_n_0_[9]\,
      R => reset_reg
    );
\app_addr_r2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[10]\,
      Q => \app_addr_r2_reg_n_0_[10]\,
      R => reset_reg
    );
\app_addr_r2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[11]\,
      Q => \app_addr_r2_reg_n_0_[11]\,
      R => reset_reg
    );
\app_addr_r2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[12]\,
      Q => \app_addr_r2_reg_n_0_[12]\,
      R => reset_reg
    );
\app_addr_r2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[13]\,
      Q => \app_addr_r2_reg_n_0_[13]\,
      R => reset_reg
    );
\app_addr_r2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[14]\,
      Q => \app_addr_r2_reg_n_0_[14]\,
      R => reset_reg
    );
\app_addr_r2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[15]\,
      Q => \app_addr_r2_reg_n_0_[15]\,
      R => reset_reg
    );
\app_addr_r2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[16]\,
      Q => \app_addr_r2_reg_n_0_[16]\,
      R => reset_reg
    );
\app_addr_r2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[17]\,
      Q => \app_addr_r2_reg_n_0_[17]\,
      R => reset_reg
    );
\app_addr_r2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[18]\,
      Q => \app_addr_r2_reg_n_0_[18]\,
      R => reset_reg
    );
\app_addr_r2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[19]\,
      Q => \app_addr_r2_reg_n_0_[19]\,
      R => reset_reg
    );
\app_addr_r2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[20]\,
      Q => \app_addr_r2_reg_n_0_[20]\,
      R => reset_reg
    );
\app_addr_r2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[21]\,
      Q => \app_addr_r2_reg_n_0_[21]\,
      R => reset_reg
    );
\app_addr_r2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[22]\,
      Q => \app_addr_r2_reg_n_0_[22]\,
      R => reset_reg
    );
\app_addr_r2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => p_1_in(0),
      Q => p_0_in(0),
      R => reset_reg
    );
\app_addr_r2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => p_1_in(1),
      Q => p_0_in(1),
      R => reset_reg
    );
\app_addr_r2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[3]\,
      Q => \app_addr_r2_reg_n_0_[3]\,
      R => reset_reg
    );
\app_addr_r2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[4]\,
      Q => \app_addr_r2_reg_n_0_[4]\,
      R => reset_reg
    );
\app_addr_r2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[5]\,
      Q => \app_addr_r2_reg_n_0_[5]\,
      R => reset_reg
    );
\app_addr_r2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[6]\,
      Q => \app_addr_r2_reg_n_0_[6]\,
      R => reset_reg
    );
\app_addr_r2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[7]\,
      Q => \app_addr_r2_reg_n_0_[7]\,
      R => reset_reg
    );
\app_addr_r2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[8]\,
      Q => \app_addr_r2_reg_n_0_[8]\,
      R => reset_reg
    );
\app_addr_r2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[9]\,
      Q => \app_addr_r2_reg_n_0_[9]\,
      R => reset_reg
    );
\app_cmd_r1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_cmd(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      O => \app_cmd_r1[0]_i_1_n_0\
    );
\app_cmd_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \app_cmd_r1[0]_i_1_n_0\,
      Q => app_cmd_r1(0),
      R => '0'
    );
\app_cmd_r2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_cmd_r1(0),
      I1 => \^e\(0),
      I2 => app_cmd_r2(0),
      O => cmd(0)
    );
\app_cmd_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^e\(0),
      O => cmd(1)
    );
\app_cmd_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cmd(0),
      Q => app_cmd_r2(0),
      R => '0'
    );
\app_cmd_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => cmd(1),
      Q => \^q\(0),
      R => '0'
    );
app_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => app_rdy_r_reg_0,
      Q => \^app_en_r1\,
      R => reset_reg
    );
app_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^e\(0),
      D => \^app_en_r1\,
      Q => \^not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\,
      R => reset_reg
    );
app_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => app_rdy_ns,
      Q => \^e\(0),
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\,
      I1 => \^e\(0),
      I2 => app_cmd_r2(0),
      I3 => \^q\(0),
      O => wr_accepted
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\,
      I1 => \^e\(0),
      I2 => app_cmd_r2(0),
      I3 => \^q\(0),
      O => rd_accepted
    );
\not_strict_mode.occupied_counter.occ_cnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000BFFFBFFFBFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => app_cmd_r2(0),
      I2 => \^e\(0),
      I3 => \^not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\,
      I4 => app_rd_data_end,
      I5 => \not_strict_mode.app_rd_data_valid_reg\,
      O => \not_strict_mode.occupied_counter.occ_cnt_r_reg[3]\
    );
\req_bank_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in(0),
      O => bank(0)
    );
\req_bank_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^e\(0),
      I2 => p_0_in(1),
      O => bank(1)
    );
\req_cmd_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2E2E2E2"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => req_wr_r_lcl_reg
    );
\req_col_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[3]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[3]\,
      O => \req_col_r_reg[9]\(0)
    );
\req_col_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[4]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[4]\,
      O => \req_col_r_reg[9]\(1)
    );
\req_col_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[5]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[5]\,
      O => \req_col_r_reg[9]\(2)
    );
\req_col_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[6]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[6]\,
      O => \req_col_r_reg[9]\(3)
    );
\req_col_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[7]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[7]\,
      O => \req_col_r_reg[9]\(4)
    );
\req_col_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[8]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[8]\,
      O => \req_col_r_reg[9]\(5)
    );
\req_col_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[9]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[9]\,
      O => \req_col_r_reg[9]\(6)
    );
\req_data_buf_addr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]_0\(0),
      I1 => \^q\(0),
      I2 => app_cmd_r2(0),
      I3 => wr_data_buf_addr(0),
      O => \req_data_buf_addr_r_reg[3]\(0)
    );
\req_data_buf_addr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]_0\(1),
      I1 => \^q\(0),
      I2 => app_cmd_r2(0),
      I3 => wr_data_buf_addr(1),
      O => \req_data_buf_addr_r_reg[3]\(1)
    );
\req_data_buf_addr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]_0\(2),
      I1 => \^q\(0),
      I2 => app_cmd_r2(0),
      I3 => wr_data_buf_addr(2),
      O => \req_data_buf_addr_r_reg[3]\(2)
    );
\req_data_buf_addr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]_0\(3),
      I1 => \^q\(0),
      I2 => app_cmd_r2(0),
      I3 => wr_data_buf_addr(3),
      O => \req_data_buf_addr_r_reg[3]\(3)
    );
\req_row_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[10]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[10]\,
      O => row(0)
    );
\req_row_r_lcl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[20]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[20]\,
      O => row(10)
    );
\req_row_r_lcl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[21]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[21]\,
      O => row(11)
    );
\req_row_r_lcl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[22]\,
      O => row(12)
    );
\req_row_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[11]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[11]\,
      O => row(1)
    );
\req_row_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[12]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[12]\,
      O => row(2)
    );
\req_row_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[13]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[13]\,
      O => row(3)
    );
\req_row_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[14]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[14]\,
      O => row(4)
    );
\req_row_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[15]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[15]\,
      O => row(5)
    );
\req_row_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[16]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[16]\,
      O => row(6)
    );
\req_row_r_lcl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[17]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[17]\,
      O => row(7)
    );
\req_row_r_lcl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[18]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[18]\,
      O => row(8)
    );
\req_row_r_lcl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[19]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[19]\,
      O => row(9)
    );
row_hit_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]\(0),
      O => row_hit_r_reg(0)
    );
\row_hit_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]_0\(0),
      O => row_hit_r_reg_0(0)
    );
\row_hit_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]_1\(0),
      O => S(0)
    );
\row_hit_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]_2\(0),
      O => row_hit_r_reg_1(0)
    );
was_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_r,
      O => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ui_rd_data is
  port (
    \not_strict_mode.app_rd_data_end_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \not_strict_mode.app_rd_data_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\ : out STD_LOGIC;
    \not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\ : out STD_LOGIC;
    app_rd_data_end : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg_1\ : out STD_LOGIC;
    \cnt_read_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pointer_wr_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_rst : in STD_LOGIC;
    rd_buf_we : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data_end_ns : in STD_LOGIC;
    rd_accepted : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]_0\ : in STD_LOGIC;
    rhandshake : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    \read_data_indx.rd_data_indx_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.wr_data_addr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ui_rd_data : entity is "mig_7series_v2_3_ui_rd_data";
end ddr2_mig_7series_v2_3_ui_rd_data;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ui_rd_data is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^app_rd_data_end\ : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_end_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \not_strict_mode.app_rd_data_valid_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\ : STD_LOGIC;
  signal \not_strict_mode.status_ram.RAM32M0_n_1\ : STD_LOGIC;
  signal \not_strict_mode.status_ram.RAM32M0_n_5\ : STD_LOGIC;
  signal \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\ : STD_LOGIC;
  signal occ_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_init_addr : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ram_init_done_ns : STD_LOGIC;
  signal \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\ : STD_LOGIC;
  signal rd_buf_indx_copy_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_buf_indx_copy_r : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of rd_buf_indx_copy_r : signal is "1";
  signal rd_buf_indx_r : STD_LOGIC_VECTOR ( 5 to 5 );
  signal rd_buf_we_r1 : STD_LOGIC;
  signal status_ram_wr_addr_ns : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status_ram_wr_addr_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status_ram_wr_data_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_ram_wr_data_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_status_r1 : STD_LOGIC;
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_read[6]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \not_strict_mode.app_rd_data_valid_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[0]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[1]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[2]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_2\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_1\ : label is "soft_lutpair653";
  attribute KEEP : string;
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\ : label is "yes";
  attribute KEEP of \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : label is "yes";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \not_strict_mode.status_ram.RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \rd_buf_indx.ram_init_done_r_lcl_i_2\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[1]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[2]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[3]_i_2\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[5]_i_3\ : label is "soft_lutpair648";
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  app_rd_data_end <= \^app_rd_data_end\;
  \not_strict_mode.app_rd_data_end_reg_0\(0) <= \^not_strict_mode.app_rd_data_end_reg_0\(0);
  \not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\ <= \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\;
  \not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\ <= \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\;
\cnt_read[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\,
      I1 => rhandshake,
      O => DI(0)
    );
\cnt_read[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\,
      I1 => rhandshake,
      O => \cnt_read_reg[0]\(0)
    );
\not_strict_mode.app_rd_data_end_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => app_rd_data_end_ns,
      Q => \^app_rd_data_end\,
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(0),
      Q => \s_axi_rdata[31]\(0),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(10),
      Q => \s_axi_rdata[31]\(10),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(11),
      Q => \s_axi_rdata[31]\(11),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(12),
      Q => \s_axi_rdata[31]\(12),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(13),
      Q => \s_axi_rdata[31]\(13),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(14),
      Q => \s_axi_rdata[31]\(14),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(15),
      Q => \s_axi_rdata[31]\(15),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(16),
      Q => \s_axi_rdata[31]\(16),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(17),
      Q => \s_axi_rdata[31]\(17),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(18),
      Q => \s_axi_rdata[31]\(18),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(19),
      Q => \s_axi_rdata[31]\(19),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(1),
      Q => \s_axi_rdata[31]\(1),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(20),
      Q => \s_axi_rdata[31]\(20),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(21),
      Q => \s_axi_rdata[31]\(21),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(22),
      Q => \s_axi_rdata[31]\(22),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(23),
      Q => \s_axi_rdata[31]\(23),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(24),
      Q => \s_axi_rdata[31]\(24),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(25),
      Q => \s_axi_rdata[31]\(25),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(26),
      Q => \s_axi_rdata[31]\(26),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(27),
      Q => \s_axi_rdata[31]\(27),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(28),
      Q => \s_axi_rdata[31]\(28),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(29),
      Q => \s_axi_rdata[31]\(29),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(2),
      Q => \s_axi_rdata[31]\(2),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(30),
      Q => \s_axi_rdata[31]\(30),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(31),
      Q => \s_axi_rdata[31]\(31),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(3),
      Q => \s_axi_rdata[31]\(3),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(4),
      Q => \s_axi_rdata[31]\(4),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(5),
      Q => \s_axi_rdata[31]\(5),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(6),
      Q => \s_axi_rdata[31]\(6),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(7),
      Q => \s_axi_rdata[31]\(7),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(8),
      Q => \s_axi_rdata[31]\(8),
      R => '0'
    );
\not_strict_mode.app_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(9),
      Q => \s_axi_rdata[31]\(9),
      R => '0'
    );
\not_strict_mode.app_rd_data_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F900"
    )
        port map (
      I0 => rd_buf_indx_r(5),
      I1 => \not_strict_mode.status_ram.RAM32M0_n_1\,
      I2 => \rd_buf_indx.rd_buf_indx_r_reg[1]_0\,
      I3 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      O => \not_strict_mode.app_rd_data_valid_i_1_n_0\
    );
\not_strict_mode.app_rd_data_valid_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => \^addra\(1),
      I1 => \read_fifo.fifo_out_data_r_reg[6]\(1),
      I2 => \^addra\(2),
      I3 => \read_fifo.fifo_out_data_r_reg[6]\(3),
      I4 => \read_fifo.fifo_out_data_r_reg[6]\(2),
      I5 => ram_init_addr(2),
      O => \not_strict_mode.app_rd_data_end_reg_1\
    );
\not_strict_mode.app_rd_data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \not_strict_mode.app_rd_data_valid_i_1_n_0\,
      Q => \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\,
      R => '0'
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__2\(0)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \p_0_in__2\(1)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \p_0_in__2\(2)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \p_0_in__2\(3)
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_accepted,
      D => \p_0_in__2\(0),
      Q => \^q\(0),
      R => reset_reg
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_accepted,
      D => \p_0_in__2\(1),
      Q => \^q\(1),
      R => reset_reg
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_accepted,
      D => \p_0_in__2\(2),
      Q => \^q\(2),
      R => reset_reg
    );
\not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => rd_accepted,
      D => \p_0_in__2\(3),
      Q => \^q\(3),
      R => reset_reg
    );
\not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^app_rd_data_end\,
      I1 => \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\,
      I2 => rd_accepted,
      I3 => occ_cnt_r(0),
      O => \not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1_n_0\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A96A6A6A"
    )
        port map (
      I0 => occ_cnt_r(1),
      I1 => occ_cnt_r(0),
      I2 => rd_accepted,
      I3 => \^app_rd_data_end\,
      I4 => \^not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\,
      I5 => reset_reg,
      O => \not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1_n_0\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7E0081"
    )
        port map (
      I0 => occ_cnt_r(0),
      I1 => rd_accepted,
      I2 => occ_cnt_r(1),
      I3 => \app_cmd_r2_reg[1]\,
      I4 => occ_cnt_r(2),
      I5 => reset_reg,
      O => \not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1_n_0\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F609"
    )
        port map (
      I0 => \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_2_n_0\,
      I1 => occ_cnt_r(2),
      I2 => \app_cmd_r2_reg[1]\,
      I3 => occ_cnt_r(3),
      I4 => reset_reg,
      O => \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1_n_0\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => occ_cnt_r(2),
      I1 => occ_cnt_r(0),
      I2 => rd_accepted,
      I3 => occ_cnt_r(1),
      O => \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_2_n_0\
    );
\not_strict_mode.occupied_counter.occ_cnt_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => occ_cnt_r(4),
      I1 => \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_2_n_0\,
      I2 => reset_reg,
      O => \^d\(0)
    );
\not_strict_mode.occupied_counter.occ_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \app_cmd_r2_reg[1]\,
      I1 => occ_cnt_r(3),
      I2 => occ_cnt_r(2),
      I3 => occ_cnt_r(0),
      I4 => rd_accepted,
      I5 => occ_cnt_r(1),
      O => \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_2_n_0\
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1_n_0\,
      Q => occ_cnt_r(0),
      R => reset_reg
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1_n_0\,
      Q => occ_cnt_r(1),
      R => '0'
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1_n_0\,
      Q => occ_cnt_r(2),
      R => '0'
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1_n_0\,
      Q => occ_cnt_r(3),
      R => '0'
    );
\not_strict_mode.occupied_counter.occ_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^d\(0),
      Q => occ_cnt_r(4),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\,
      Q => rd_buf_indx_copy_r(0),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\,
      Q => rd_buf_indx_copy_r(1),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\,
      Q => rd_buf_indx_copy_r(2),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\,
      Q => rd_buf_indx_copy_r(3),
      R => '0'
    );
\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      Q => rd_buf_indx_copy_r(4),
      R => reset_reg
    );
\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1 downto 0),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1 downto 0),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \not_strict_mode.app_rd_data_reg[5]_0\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.app_rd_data_reg[3]_0\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.app_rd_data_reg[1]_0\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we
    );
\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1 downto 0),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(1 downto 0),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]_0\(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]_0\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we
    );
\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(1 downto 0),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1 downto 0),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]_0\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]_0\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we
    );
\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]_0\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]_0\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]_0\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we
    );
\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      DIA(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1 downto 0),
      DIB(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1 downto 0),
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]_0\(1 downto 0),
      DOB(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]_0\(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we
    );
\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRB(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRC(4 downto 0) => rd_buf_indx_copy_r(4 downto 0),
      ADDRD(4 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]_0\(1 downto 0),
      DOD(1 downto 0) => \NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we
    );
\not_strict_mode.status_ram.RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 3) => \^addra\(3 downto 2),
      ADDRA(2) => ram_init_addr(2),
      ADDRA(1 downto 0) => \^addra\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      ADDRC(4 downto 0) => status_ram_wr_addr_ns(4 downto 0),
      ADDRD(4 downto 0) => status_ram_wr_addr_r(4 downto 0),
      DIA(1 downto 0) => status_ram_wr_data_r(1 downto 0),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1 downto 0) => status_ram_wr_data_r(1 downto 0),
      DID(1 downto 0) => status_ram_wr_data_r(1 downto 0),
      DOA(1) => \^not_strict_mode.app_rd_data_end_reg_0\(0),
      DOA(0) => \not_strict_mode.status_ram.RAM32M0_n_1\,
      DOB(1 downto 0) => \NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => \not_strict_mode.status_ram.RAM32M0_n_5\,
      DOD(1 downto 0) => \NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => rd_buf_we_r1
    );
\not_strict_mode.status_ram.RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]\(4),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(3),
      O => status_ram_wr_addr_ns(4)
    );
\not_strict_mode.status_ram.RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]\(3),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(2),
      O => status_ram_wr_addr_ns(3)
    );
\not_strict_mode.status_ram.RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]\(2),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => ram_init_addr(2),
      O => status_ram_wr_addr_ns(2)
    );
\not_strict_mode.status_ram.RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]\(1),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(1),
      O => status_ram_wr_addr_ns(1)
    );
\not_strict_mode.status_ram.RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_fifo.fifo_out_data_r_reg[6]\(0),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(0),
      O => status_ram_wr_addr_ns(0)
    );
\not_strict_mode.status_ram.rd_buf_we_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_buf_we,
      Q => rd_buf_we_r1,
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_addr_ns(0),
      Q => status_ram_wr_addr_r(0),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_addr_ns(1),
      Q => status_ram_wr_addr_r(1),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_addr_ns(2),
      Q => status_ram_wr_addr_r(2),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_addr_ns(3),
      Q => status_ram_wr_addr_r(3),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_addr_ns(4),
      Q => status_ram_wr_addr_r(4),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I1 => \not_strict_mode.status_ram.RAM32M0_n_5\,
      I2 => \read_fifo.fifo_out_data_r_reg[6]\(0),
      I3 => wr_status_r1,
      O => status_ram_wr_data_ns(0)
    );
\not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I1 => \read_fifo.fifo_out_data_r_reg[6]\(5),
      O => status_ram_wr_data_ns(1)
    );
\not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_data_ns(0),
      Q => status_ram_wr_data_r(0),
      R => '0'
    );
\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => status_ram_wr_data_ns(1),
      Q => status_ram_wr_data_r(1),
      R => '0'
    );
\not_strict_mode.status_ram.wr_status_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \not_strict_mode.status_ram.RAM32M0_n_5\,
      Q => wr_status_r1,
      R => '0'
    );
\pointer_ram.rams[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.wr_data_addr_reg[3]\(1),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(1),
      O => pointer_wr_data(1)
    );
\pointer_ram.rams[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.wr_data_addr_reg[3]\(0),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(0),
      O => pointer_wr_data(0)
    );
\pointer_ram.rams[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(3),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(2),
      O => ADDRD(3)
    );
\pointer_ram.rams[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(2),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => ram_init_addr(2),
      O => ADDRD(2)
    );
\pointer_ram.rams[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(1),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(1),
      O => ADDRD(1)
    );
\pointer_ram.rams[0].RAM32M0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(0),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(0),
      O => ADDRD(0)
    );
\pointer_ram.rams[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.wr_data_addr_reg[3]\(3),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \^addra\(2),
      O => pointer_wr_data(3)
    );
\pointer_ram.rams[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.wr_data_addr_reg[3]\(2),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => ram_init_addr(2),
      O => pointer_wr_data(2)
    );
\rd_buf_indx.ram_init_done_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0A0A0A0A0A0A0A"
    )
        port map (
      I0 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I1 => \^addra\(3),
      I2 => reset_reg,
      I3 => \^addra\(0),
      I4 => \^addra\(2),
      I5 => \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\,
      O => ram_init_done_ns
    );
\rd_buf_indx.ram_init_done_r_lcl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addra\(1),
      I1 => ram_init_addr(2),
      O => \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\
    );
\rd_buf_indx.ram_init_done_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ram_init_done_ns,
      Q => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\,
      I1 => \rd_buf_indx.rd_buf_indx_r[3]_i_2_n_0\,
      I2 => \^addra\(0),
      I3 => reset_reg,
      O => \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r[1]_i_2_n_0\,
      I1 => \^addra\(1),
      I2 => reset_reg,
      O => \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"110511FF55555555"
    )
        port map (
      I0 => \^addra\(0),
      I1 => \read_fifo.fifo_out_data_r_reg[6]\(5),
      I2 => \^not_strict_mode.app_rd_data_end_reg_0\(0),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]_0\,
      I4 => \rd_buf_indx.rd_buf_indx_r[1]_i_3_n_0\,
      I5 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      O => \rd_buf_indx.rd_buf_indx_r[1]_i_2_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_buf_indx_r(5),
      I1 => \not_strict_mode.status_ram.RAM32M0_n_1\,
      O => \rd_buf_indx.rd_buf_indx_r[1]_i_3_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F078"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\,
      I1 => \^addra\(1),
      I2 => ram_init_addr(2),
      I3 => \rd_buf_indx.rd_buf_indx_r[3]_i_2_n_0\,
      I4 => reset_reg,
      O => \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => \^addra\(2),
      I1 => \rd_buf_indx.rd_buf_indx_r[3]_i_2_n_0\,
      I2 => ram_init_addr(2),
      I3 => \^addra\(1),
      I4 => \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\,
      I5 => reset_reg,
      O => \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I1 => rd_buf_indx_r(5),
      I2 => \not_strict_mode.status_ram.RAM32M0_n_1\,
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]_0\,
      O => \rd_buf_indx.rd_buf_indx_r[3]_i_2_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^addra\(3),
      I1 => \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\,
      I2 => \^addra\(1),
      I3 => ram_init_addr(2),
      I4 => \rd_buf_indx.rd_buf_indx_r[3]_i_2_n_0\,
      I5 => \^addra\(2),
      O => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AAAAAA"
    )
        port map (
      I0 => rd_buf_indx_r(5),
      I1 => \^addra\(2),
      I2 => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\,
      I3 => \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\,
      I4 => \^addra\(3),
      I5 => reset_reg,
      O => \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400FFFFFFFFFFFF"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg[1]_0\,
      I1 => \not_strict_mode.status_ram.RAM32M0_n_1\,
      I2 => rd_buf_indx_r(5),
      I3 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I4 => ram_init_addr(2),
      I5 => \^addra\(1),
      O => \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \^addra\(0),
      I1 => \^not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\,
      I2 => \read_fifo.fifo_out_data_r_reg[6]\(5),
      I3 => \rd_buf_indx.rd_buf_indx_r_reg[1]_0\,
      I4 => \^not_strict_mode.app_rd_data_end_reg_0\(0),
      O => \rd_buf_indx.rd_buf_indx_r[5]_i_3_n_0\
    );
\rd_buf_indx.rd_buf_indx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0\,
      Q => \^addra\(0),
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0\,
      Q => \^addra\(1),
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0\,
      Q => ram_init_addr(2),
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0\,
      Q => \^addra\(2),
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      Q => \^addra\(3),
      R => reset_reg
    );
\rd_buf_indx.rd_buf_indx_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0\,
      Q => rd_buf_indx_r(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ui_wr_data is
  port (
    wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_wdf_mask_r1_reg[0]_0\ : out STD_LOGIC;
    \occupied_counter.occ_cnt_reg[0]_0\ : out STD_LOGIC;
    app_rdy_ns : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    app_wdf_data_r1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_mask_r1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_rst : in STD_LOGIC;
    \offset_pipe_1.offset_r2_reg[0]\ : in STD_LOGIC;
    pointer_wr_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_buf_in_data : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg : in STD_LOGIC;
    app_wdf_wren_r1_reg_0 : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    wr_accepted : in STD_LOGIC;
    \axaddr_reg[2]\ : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_r : in STD_LOGIC;
    wready_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdf_mask_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ui_wr_data : entity is "mig_7series_v2_3_ui_wr_data";
end ddr2_mig_7series_v2_3_ui_wr_data;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ui_wr_data is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal app_rdy_r_i_2_n_0 : STD_LOGIC;
  signal app_rdy_r_i_3_n_0 : STD_LOGIC;
  signal app_wdf_end_r1 : STD_LOGIC;
  signal app_wdf_end_r1_i_1_n_0 : STD_LOGIC;
  signal \app_wdf_mask_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \^app_wdf_mask_r1_reg[0]_0\ : STD_LOGIC;
  signal \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \occupied_counter.occ_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \^occupied_counter.occ_cnt_reg[0]_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_16_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_17_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wb_wr_data_addr0_r : STD_LOGIC;
  signal wb_wr_data_addr_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wb_wr_data_addr_w : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wdf_rdy_ns : STD_LOGIC;
  signal wr_data_addr_le : STD_LOGIC;
  signal wr_data_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_req_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[4].RAM32M0_n_4\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[4].RAM32M0_n_5\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[5].RAM32M0_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[5].RAM32M0_n_1\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[5].RAM32M0_n_2\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[5].RAM32M0_n_3\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[5].RAM32M0_n_4\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[5].RAM32M0_n_5\ : STD_LOGIC;
  signal \write_data_control.wb_wr_data_addr0_r_i_1_n_0\ : STD_LOGIC;
  signal \write_data_control.wr_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_rdy_r_i_3 : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of app_wdf_end_r1_i_1 : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\ : label is "soft_lutpair662";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \occupied_counter.app_wdf_rdy_r_reg\ : label is "no";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[0]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[13]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[15]_i_2\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[2]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[8]_i_1\ : label is "soft_lutpair656";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \pointer_ram.rams[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \pointer_ram.rams[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[0]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[1]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[2]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[3]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[0]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[1]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[4]_i_1\ : label is "soft_lutpair663";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_buffer.wr_buffer_ram[0].RAM32M0_i_13\ : label is "soft_lutpair656";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_data_control.wb_wr_data_addr0_r_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[2]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[3]_i_1\ : label is "soft_lutpair661";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \app_wdf_mask_r1_reg[0]_0\ <= \^app_wdf_mask_r1_reg[0]_0\;
  \occupied_counter.occ_cnt_reg[0]_0\ <= \^occupied_counter.occ_cnt_reg[0]_0\;
app_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE00"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\,
      I1 => app_rdy_r_i_2_n_0,
      I2 => app_rdy_r_i_3_n_0,
      I3 => p_7_in,
      I4 => periodic_rd_insert,
      I5 => D(0),
      O => app_rdy_ns
    );
app_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3133333333232332"
    )
        port map (
      I0 => wr_req_cnt_r(2),
      I1 => reset_reg,
      I2 => p_0_in_0(0),
      I3 => wr_accepted,
      I4 => wr_req_cnt_r(0),
      I5 => wr_req_cnt_r(1),
      O => app_rdy_r_i_2_n_0
    );
app_rdy_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => wr_req_cnt_r(4),
      I1 => \wr_req_counter.wr_req_cnt_r[4]_i_2_n_0\,
      I2 => reset_reg,
      O => app_rdy_r_i_3_n_0
    );
\app_wdf_data_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(0),
      Q => app_wdf_data_r1(0),
      R => '0'
    );
\app_wdf_data_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(10),
      Q => app_wdf_data_r1(10),
      R => '0'
    );
\app_wdf_data_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(11),
      Q => app_wdf_data_r1(11),
      R => '0'
    );
\app_wdf_data_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(12),
      Q => app_wdf_data_r1(12),
      R => '0'
    );
\app_wdf_data_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(13),
      Q => app_wdf_data_r1(13),
      R => '0'
    );
\app_wdf_data_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(14),
      Q => app_wdf_data_r1(14),
      R => '0'
    );
\app_wdf_data_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(15),
      Q => app_wdf_data_r1(15),
      R => '0'
    );
\app_wdf_data_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(16),
      Q => app_wdf_data_r1(16),
      R => '0'
    );
\app_wdf_data_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(17),
      Q => app_wdf_data_r1(17),
      R => '0'
    );
\app_wdf_data_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(18),
      Q => app_wdf_data_r1(18),
      R => '0'
    );
\app_wdf_data_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(19),
      Q => app_wdf_data_r1(19),
      R => '0'
    );
\app_wdf_data_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(1),
      Q => app_wdf_data_r1(1),
      R => '0'
    );
\app_wdf_data_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(20),
      Q => app_wdf_data_r1(20),
      R => '0'
    );
\app_wdf_data_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(21),
      Q => app_wdf_data_r1(21),
      R => '0'
    );
\app_wdf_data_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(22),
      Q => app_wdf_data_r1(22),
      R => '0'
    );
\app_wdf_data_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(23),
      Q => app_wdf_data_r1(23),
      R => '0'
    );
\app_wdf_data_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(24),
      Q => app_wdf_data_r1(24),
      R => '0'
    );
\app_wdf_data_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(25),
      Q => app_wdf_data_r1(25),
      R => '0'
    );
\app_wdf_data_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(26),
      Q => app_wdf_data_r1(26),
      R => '0'
    );
\app_wdf_data_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(27),
      Q => app_wdf_data_r1(27),
      R => '0'
    );
\app_wdf_data_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(28),
      Q => app_wdf_data_r1(28),
      R => '0'
    );
\app_wdf_data_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(29),
      Q => app_wdf_data_r1(29),
      R => '0'
    );
\app_wdf_data_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(2),
      Q => app_wdf_data_r1(2),
      R => '0'
    );
\app_wdf_data_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(30),
      Q => app_wdf_data_r1(30),
      R => '0'
    );
\app_wdf_data_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(31),
      Q => app_wdf_data_r1(31),
      R => '0'
    );
\app_wdf_data_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(3),
      Q => app_wdf_data_r1(3),
      R => '0'
    );
\app_wdf_data_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(4),
      Q => app_wdf_data_r1(4),
      R => '0'
    );
\app_wdf_data_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(5),
      Q => app_wdf_data_r1(5),
      R => '0'
    );
\app_wdf_data_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(6),
      Q => app_wdf_data_r1(6),
      R => '0'
    );
\app_wdf_data_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(7),
      Q => app_wdf_data_r1(7),
      R => '0'
    );
\app_wdf_data_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(8),
      Q => app_wdf_data_r1(8),
      R => '0'
    );
\app_wdf_data_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => wready_reg(9),
      Q => app_wdf_data_r1(9),
      R => '0'
    );
app_wdf_end_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^app_wdf_mask_r1_reg[0]_0\,
      I1 => app_wdf_end_r1,
      I2 => app_rdy_r_reg,
      O => app_wdf_end_r1_i_1_n_0
    );
app_wdf_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => app_wdf_end_r1_i_1_n_0,
      Q => app_wdf_end_r1,
      R => reset_reg
    );
\app_wdf_mask_r1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^app_wdf_mask_r1_reg[0]_0\,
      I1 => \axaddr_reg[2]\,
      O => \app_wdf_mask_r1[3]_i_1_n_0\
    );
\app_wdf_mask_r1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => \wdf_mask_reg[3]\(0),
      Q => app_wdf_mask_r1(0),
      S => \app_wdf_mask_r1[3]_i_1_n_0\
    );
\app_wdf_mask_r1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => \wdf_mask_reg[3]\(1),
      Q => app_wdf_mask_r1(1),
      S => \app_wdf_mask_r1[3]_i_1_n_0\
    );
\app_wdf_mask_r1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => \wdf_mask_reg[3]\(2),
      Q => app_wdf_mask_r1(2),
      S => \app_wdf_mask_r1[3]_i_1_n_0\
    );
\app_wdf_mask_r1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => \^app_wdf_mask_r1_reg[0]_0\,
      D => \wdf_mask_reg[3]\(3),
      Q => app_wdf_mask_r1(3),
      S => \app_wdf_mask_r1[3]_i_1_n_0\
    );
app_wdf_wren_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => app_wdf_wren_r1_reg_0,
      Q => \^occupied_counter.occ_cnt_reg[0]_0\,
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => p_0_in(0)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => p_0_in(1)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      O => p_0_in(2)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I3 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      O => p_0_in(3)
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_accepted,
      D => p_0_in(0),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_accepted,
      D => p_0_in(1),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_accepted,
      D => p_0_in(2),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_accepted,
      D => p_0_in(3),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      R => reset_reg
    );
\occupied_counter.app_wdf_rdy_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wdf_rdy_ns,
      Q => \^app_wdf_mask_r1_reg[0]_0\,
      R => '0'
    );
\occupied_counter.occ_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      I1 => \^app_wdf_mask_r1_reg[0]_0\,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => app_wdf_end_r1,
      O => \occupied_counter.occ_cnt[0]_i_1_n_0\
    );
\occupied_counter.occ_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      O => \occupied_counter.occ_cnt[10]_i_1_n_0\
    );
\occupied_counter.occ_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      O => \occupied_counter.occ_cnt[11]_i_1_n_0\
    );
\occupied_counter.occ_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      O => \occupied_counter.occ_cnt[12]_i_1_n_0\
    );
\occupied_counter.occ_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => p_4_in,
      O => \occupied_counter.occ_cnt[13]_i_1_n_0\
    );
\occupied_counter.occ_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      O => \occupied_counter.occ_cnt[14]_i_1_n_0\
    );
\occupied_counter.occ_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \^app_wdf_mask_r1_reg[0]_0\,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => app_wdf_end_r1,
      O => \occupied_counter.occ_cnt[15]_i_1_n_0\
    );
\occupied_counter.occ_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_4_in,
      I1 => \^app_wdf_mask_r1_reg[0]_0\,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => app_wdf_end_r1,
      O => \occupied_counter.occ_cnt[15]_i_2_n_0\
    );
\occupied_counter.occ_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[0]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      O => \occupied_counter.occ_cnt[1]_i_1_n_0\
    );
\occupied_counter.occ_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      O => \occupied_counter.occ_cnt[2]_i_1_n_0\
    );
\occupied_counter.occ_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      O => \occupied_counter.occ_cnt[3]_i_1_n_0\
    );
\occupied_counter.occ_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      O => \occupied_counter.occ_cnt[4]_i_1_n_0\
    );
\occupied_counter.occ_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      O => \occupied_counter.occ_cnt[5]_i_1_n_0\
    );
\occupied_counter.occ_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      O => \occupied_counter.occ_cnt[6]_i_1_n_0\
    );
\occupied_counter.occ_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      O => \occupied_counter.occ_cnt[7]_i_1_n_0\
    );
\occupied_counter.occ_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      O => \occupied_counter.occ_cnt[8]_i_1_n_0\
    );
\occupied_counter.occ_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      O => \occupied_counter.occ_cnt[9]_i_1_n_0\
    );
\occupied_counter.occ_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[0]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[0]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[10]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[11]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[12]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[13]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[14]_i_1_n_0\,
      Q => p_4_in,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[15]_i_2_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[1]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[2]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[3]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[4]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[5]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[6]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[7]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[8]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => \occupied_counter.occ_cnt[9]_i_1_n_0\,
      Q => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      R => reset_reg
    );
\pointer_ram.rams[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => pointer_wr_data(1 downto 0),
      DIC(1 downto 0) => pointer_wr_data(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(1 downto 0),
      DOC(1 downto 0) => wr_data_pntr(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => \offset_pipe_1.offset_r2_reg[0]\
    );
\pointer_ram.rams[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => pointer_wr_data(3 downto 2),
      DIC(1 downto 0) => pointer_wr_data(3 downto 2),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(3 downto 2),
      DOC(1 downto 0) => wr_data_pntr(3 downto 2),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => \offset_pipe_1.offset_r2_reg[0]\
    );
\read_data_indx.rd_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\read_data_indx.rd_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \p_0_in__1\(1)
    );
\read_data_indx.rd_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \p_0_in__1\(2)
    );
\read_data_indx.rd_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \p_0_in__1\(3)
    );
\read_data_indx.rd_data_indx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => reset_reg
    );
\read_data_indx.rd_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => reset_reg
    );
\read_data_indx.rd_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => reset_reg
    );
\read_data_indx.rd_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => reset_reg
    );
\read_data_indx.rd_data_upd_indx_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => E(0),
      Q => p_0_in_0(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4114"
    )
        port map (
      I0 => reset_reg,
      I1 => p_0_in_0(0),
      I2 => wr_accepted,
      I3 => wr_req_cnt_r(0),
      O => \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45511004"
    )
        port map (
      I0 => reset_reg,
      I1 => p_0_in_0(0),
      I2 => wr_req_cnt_r(0),
      I3 => wr_accepted,
      I4 => wr_req_cnt_r(1),
      O => \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555110000004"
    )
        port map (
      I0 => reset_reg,
      I1 => p_0_in_0(0),
      I2 => wr_req_cnt_r(1),
      I3 => wr_accepted,
      I4 => wr_req_cnt_r(0),
      I5 => wr_req_cnt_r(2),
      O => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F66F0990"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r[3]_i_2_n_0\,
      I1 => wr_req_cnt_r(2),
      I2 => wr_accepted,
      I3 => p_0_in_0(0),
      I4 => wr_req_cnt_r(3),
      I5 => reset_reg,
      O => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FE"
    )
        port map (
      I0 => wr_req_cnt_r(1),
      I1 => wr_accepted,
      I2 => wr_req_cnt_r(0),
      I3 => wr_req_cnt_r(2),
      O => \wr_req_counter.wr_req_cnt_r[3]_i_2_n_0\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => reset_reg,
      I1 => \wr_req_counter.wr_req_cnt_r[4]_i_2_n_0\,
      I2 => wr_req_cnt_r(4),
      O => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => wr_req_cnt_r(3),
      I2 => wr_req_cnt_r(2),
      I3 => wr_req_cnt_r(0),
      I4 => wr_accepted,
      I5 => wr_req_cnt_r(1),
      O => \wr_req_counter.wr_req_cnt_r[4]_i_2_n_0\
    );
\wr_req_counter.wr_req_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\,
      Q => wr_req_cnt_r(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\,
      Q => wr_req_cnt_r(1),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\,
      Q => wr_req_cnt_r(2),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\,
      Q => wr_req_cnt_r(3),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\,
      Q => wr_req_cnt_r(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_15_out(0),
      Q => \my_empty_reg[6]\(0),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_14_out(0),
      Q => \my_empty_reg[6]\(10),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_14_out(1),
      Q => \my_empty_reg[6]\(11),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_9_out(0),
      Q => \my_empty_reg[6]\(12),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_9_out(1),
      Q => \my_empty_reg[6]\(13),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_10_out(0),
      Q => \my_empty_reg[6]\(14),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_10_out(1),
      Q => \my_empty_reg[6]\(15),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_11_out(0),
      Q => \my_empty_reg[6]\(16),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_11_out(1),
      Q => \my_empty_reg[6]\(17),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_6_out(0),
      Q => \my_empty_reg[6]\(18),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_6_out(1),
      Q => \my_empty_reg[6]\(19),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_15_out(1),
      Q => \my_empty_reg[6]\(1),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_7_out(0),
      Q => \my_empty_reg[6]\(20),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_7_out(1),
      Q => \my_empty_reg[6]\(21),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_8_out(0),
      Q => \my_empty_reg[6]\(22),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_8_out(1),
      Q => \my_empty_reg[6]\(23),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[4].RAM32M0_n_5\,
      Q => \my_empty_reg[6]\(24),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[4].RAM32M0_n_4\,
      Q => \my_empty_reg[6]\(25),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_4_out(0),
      Q => \my_empty_reg[6]\(26),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_4_out(1),
      Q => \my_empty_reg[6]\(27),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_5_out(0),
      Q => \my_empty_reg[6]\(28),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_5_out(1),
      Q => \my_empty_reg[6]\(29),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_16_out(0),
      Q => \my_empty_reg[6]\(2),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[5].RAM32M0_n_5\,
      Q => \my_empty_reg[6]\(30),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[5].RAM32M0_n_4\,
      Q => \my_empty_reg[6]\(31),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[5].RAM32M0_n_3\,
      Q => \my_empty_reg[6]\(32),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[5].RAM32M0_n_2\,
      Q => \my_empty_reg[6]\(33),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[5].RAM32M0_n_1\,
      Q => \my_empty_reg[6]\(34),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[5].RAM32M0_n_0\,
      Q => \my_empty_reg[6]\(35),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_16_out(1),
      Q => \my_empty_reg[6]\(3),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_17_out(0),
      Q => \my_empty_reg[6]\(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_17_out(1),
      Q => \my_empty_reg[6]\(5),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_12_out(0),
      Q => \my_empty_reg[6]\(6),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_12_out(1),
      Q => \my_empty_reg[6]\(7),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_13_out(0),
      Q => \my_empty_reg[6]\(8),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => p_13_out(1),
      Q => \my_empty_reg[6]\(9),
      R => '0'
    );
\write_buffer.wr_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(5 downto 4),
      DIB(1 downto 0) => wr_buf_in_data(3 downto 2),
      DIC(1 downto 0) => wr_buf_in_data(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_17_out(1 downto 0),
      DOB(1 downto 0) => p_16_out(1 downto 0),
      DOC(1 downto 0) => p_15_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400040404"
    )
        port map (
      I0 => reset_reg,
      I1 => ram_init_done_r,
      I2 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      I3 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0\,
      I4 => p_4_in,
      I5 => p_0_in_0(0),
      O => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wb_wr_data_addr_r(2),
      I1 => wr_data_addr_le,
      I2 => wr_data_pntr(1),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(2)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wb_wr_data_addr_r(1),
      I1 => wr_data_addr_le,
      I2 => wr_data_pntr(0),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04540404"
    )
        port map (
      I0 => reset_reg,
      I1 => wb_wr_data_addr0_r,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => app_wdf_end_r1,
      I4 => \^app_wdf_mask_r1_reg[0]_0\,
      O => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wdf_end_r1,
      I1 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I2 => \^app_wdf_mask_r1_reg[0]_0\,
      O => \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wb_wr_data_addr_r(4),
      I1 => wr_data_addr_le,
      I2 => wr_data_pntr(3),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wb_wr_data_addr_r(3),
      I1 => wr_data_addr_le,
      I2 => wr_data_pntr(2),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(3)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(11 downto 10),
      DIB(1 downto 0) => wr_buf_in_data(9 downto 8),
      DIC(1 downto 0) => wr_buf_in_data(7 downto 6),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_14_out(1 downto 0),
      DOB(1 downto 0) => p_13_out(1 downto 0),
      DOC(1 downto 0) => p_12_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(17 downto 16),
      DIB(1 downto 0) => wr_buf_in_data(15 downto 14),
      DIC(1 downto 0) => wr_buf_in_data(13 downto 12),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_11_out(1 downto 0),
      DOB(1 downto 0) => p_10_out(1 downto 0),
      DOC(1 downto 0) => p_9_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(23 downto 22),
      DIB(1 downto 0) => wr_buf_in_data(21 downto 20),
      DIC(1 downto 0) => wr_buf_in_data(19 downto 18),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_8_out(1 downto 0),
      DOB(1 downto 0) => p_7_out(1 downto 0),
      DOC(1 downto 0) => p_6_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(29 downto 28),
      DIB(1 downto 0) => wr_buf_in_data(27 downto 26),
      DIC(1 downto 0) => wr_buf_in_data(25 downto 24),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_5_out(1 downto 0),
      DOB(1 downto 0) => p_4_out(1 downto 0),
      DOC(1) => \write_buffer.wr_buffer_ram[4].RAM32M0_n_4\,
      DOC(0) => \write_buffer.wr_buffer_ram[4].RAM32M0_n_5\,
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(35 downto 34),
      DIB(1 downto 0) => wr_buf_in_data(33 downto 32),
      DIC(1 downto 0) => wr_buf_in_data(31 downto 30),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \write_buffer.wr_buffer_ram[5].RAM32M0_n_0\,
      DOA(0) => \write_buffer.wr_buffer_ram[5].RAM32M0_n_1\,
      DOB(1) => \write_buffer.wr_buffer_ram[5].RAM32M0_n_2\,
      DOB(0) => \write_buffer.wr_buffer_ram[5].RAM32M0_n_3\,
      DOC(1) => \write_buffer.wr_buffer_ram[5].RAM32M0_n_4\,
      DOC(0) => \write_buffer.wr_buffer_ram[5].RAM32M0_n_5\,
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => sys_rst,
      WE => wdf_rdy_ns
    );
\write_data_control.wb_wr_data_addr0_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E22"
    )
        port map (
      I0 => wb_wr_data_addr0_r,
      I1 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I2 => app_wdf_end_r1,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      O => \write_data_control.wb_wr_data_addr0_r_i_1_n_0\
    );
\write_data_control.wb_wr_data_addr0_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \write_data_control.wb_wr_data_addr0_r_i_1_n_0\,
      Q => wb_wr_data_addr0_r,
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => wdf_rdy_ns,
      I1 => app_wdf_end_r1,
      I2 => \^occupied_counter.occ_cnt_reg[0]_0\,
      I3 => \^app_wdf_mask_r1_reg[0]_0\,
      I4 => p_0_in_0(0),
      O => wr_data_addr_le
    );
\write_data_control.wb_wr_data_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => wr_data_pntr(0),
      Q => wb_wr_data_addr_r(1),
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => wr_data_pntr(1),
      Q => wb_wr_data_addr_r(2),
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => wr_data_pntr(2),
      Q => wb_wr_data_addr_r(3),
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => wr_data_pntr(3),
      Q => wb_wr_data_addr_r(4),
      R => reset_reg
    );
\write_data_control.wr_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\write_data_control.wr_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\write_data_control.wr_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(2),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\write_data_control.wr_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(3),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I3 => \write_data_control.wr_data_indx_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\write_data_control.wr_data_indx_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(0),
      Q => \write_data_control.wr_data_indx_r_reg__0\(0),
      S => reset_reg
    );
\write_data_control.wr_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(1),
      Q => \write_data_control.wr_data_indx_r_reg__0\(1),
      R => reset_reg
    );
\write_data_control.wr_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(2),
      Q => \write_data_control.wr_data_indx_r_reg__0\(2),
      R => reset_reg
    );
\write_data_control.wr_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(3),
      Q => \write_data_control.wr_data_indx_r_reg__0\(3),
      R => reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_arb_row_col is
  port (
    \cmd_pipe_plus.mc_cmd_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[3]\ : out STD_LOGIC;
    \col_mux.col_rd_wr_r_reg\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_cmd_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mc_aux_out_r_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    granted_col_r_reg_0 : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \last_master_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rtw_timer.rtw_cnt_r_reg[1]\ : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[1]_0\ : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_size : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2_in : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    \grant_r_reg[2]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    demand_priority_r_reg_2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    granted_row_ns : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg\ : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    override_demand_r_reg_0 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    demand_priority_r_reg_4 : in STD_LOGIC;
    p_14_in_0 : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    override_demand_r_reg_1 : in STD_LOGIC;
    p_14_in_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    ofs_rdy_r_4 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    demand_priority_r_reg_5 : in STD_LOGIC;
    demand_priority_r_reg_6 : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_size_r : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    col_periodic_rd_r : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    auto_pre_r_lcl_reg_4 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_bank_r_lcl_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    auto_pre_r_7 : in STD_LOGIC;
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_data_buf_addr_r_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    demand_act_priority_r_10 : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    req_bank_rdy_r : in STD_LOGIC;
    req_bank_rdy_r_11 : in STD_LOGIC;
    req_bank_rdy_r_12 : in STD_LOGIC;
    req_bank_rdy_r_13 : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_arb_row_col : entity is "mig_7series_v2_3_arb_row_col";
end ddr2_mig_7series_v2_3_arb_row_col;

architecture STRUCTURE of ddr2_mig_7series_v2_3_arb_row_col is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cmd_pipe_plus.mc_address_reg[21]\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_bank_reg[3]\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_cmd_reg[0]\ : STD_LOGIC;
  signal col_arb0_n_13 : STD_LOGIC;
  signal config_arb0_n_1 : STD_LOGIC;
  signal config_arb0_n_3 : STD_LOGIC;
  signal config_arb0_n_4 : STD_LOGIC;
  signal \^grant_r_reg[0]\ : STD_LOGIC;
  signal granted_col_ns : STD_LOGIC;
  signal \^override_demand_r_reg\ : STD_LOGIC;
  signal rnk_config_strobe : STD_LOGIC;
  signal rnk_config_strobe_0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rnk_config_strobe_ns : STD_LOGIC;
  signal rnk_config_valid_r : STD_LOGIC;
  signal sent_row : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \cmd_pipe_plus.mc_address_reg[21]\ <= \^cmd_pipe_plus.mc_address_reg[21]\;
  \cmd_pipe_plus.mc_bank_reg[3]\ <= \^cmd_pipe_plus.mc_bank_reg[3]\;
  \cmd_pipe_plus.mc_cmd_reg[0]\ <= \^cmd_pipe_plus.mc_cmd_reg[0]\;
  \grant_r_reg[0]\ <= \^grant_r_reg[0]\;
  override_demand_r_reg <= \^override_demand_r_reg\;
\cmd_pipe_plus.mc_address[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_bank_reg[3]\,
      I1 => sent_row,
      O => \^cmd_pipe_plus.mc_address_reg[21]\
    );
\cmd_pipe_plus.mc_cas_n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      O => mc_cas_n_ns(0)
    );
col_arb0: entity work.\ddr2_mig_7series_v2_3_round_robin_arb__parameterized3\
     port map (
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => \^q\(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_5 => auto_pre_r_5,
      auto_pre_r_6 => auto_pre_r_6,
      auto_pre_r_7 => auto_pre_r_7,
      \cmd_pipe_plus.mc_address_reg[10]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(7 downto 0),
      \cmd_pipe_plus.mc_bank_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]_0\(1 downto 0),
      \cmd_pipe_plus.mc_cmd_reg[1]\ => \cmd_pipe_plus.mc_cmd_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => \cmd_pipe_plus.mc_ras_n_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[0]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      \col_mux.col_rd_wr_r_reg\ => \col_mux.col_rd_wr_r_reg\,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      col_size_r => col_size_r,
      col_wait_r_reg => col_wait_r_reg,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_priority_r_reg => demand_priority_r_reg,
      demand_priority_r_reg_0 => demand_priority_r_reg_0,
      demand_priority_r_reg_1 => demand_priority_r_reg_1,
      demand_priority_r_reg_2 => demand_priority_r_reg_2,
      demand_priority_r_reg_3 => demand_priority_r_reg_3,
      \genblk3[2].rnk_config_strobe_r_reg[2]\ => \^override_demand_r_reg\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_1\ => \^grant_r_reg[0]\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]\,
      granted_col_ns => granted_col_ns,
      granted_col_r_reg => granted_col_r_reg_0,
      granted_col_r_reg_0 => col_arb0_n_13,
      granted_col_r_reg_1 => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      int_read_this_rank => int_read_this_rank,
      \mc_aux_out_r_reg[0]\ => \mc_aux_out_r_reg[0]\,
      mc_cmd_ns(0) => mc_cmd_ns(0),
      offset_ns(0) => offset_ns(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      ofs_rdy_r_4 => ofs_rdy_r_4,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]\,
      \out\(5 downto 0) => \out\(5 downto 0),
      override_demand_r => override_demand_r,
      override_demand_r_reg => override_demand_r_reg_0,
      override_demand_r_reg_0 => override_demand_r_reg_1,
      override_demand_r_reg_1 => config_arb0_n_3,
      p_110_out => p_110_out,
      p_131_out => p_131_out,
      p_149_out => p_149_out,
      p_14_in => p_14_in,
      p_14_in_2 => p_14_in_2,
      p_14_out => p_14_out,
      p_32_out => p_32_out,
      p_53_out => p_53_out,
      p_71_out => p_71_out,
      p_92_out => p_92_out,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg_0,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_1,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_2,
      rd_wr_r_lcl_reg_3 => rd_wr_r_lcl_reg_3,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => \read_fifo.fifo_out_data_r_reg[6]\(0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      \req_bank_r_lcl_reg[1]\(1 downto 0) => \req_bank_r_lcl_reg[1]\(1 downto 0),
      \req_bank_r_lcl_reg[1]_0\(1 downto 0) => \req_bank_r_lcl_reg[1]_0\(1 downto 0),
      \req_bank_r_lcl_reg[1]_1\(1 downto 0) => \req_bank_r_lcl_reg[1]_1\(1 downto 0),
      \req_bank_r_lcl_reg[1]_2\(1 downto 0) => \req_bank_r_lcl_reg[1]_2\(1 downto 0),
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_11 => req_bank_rdy_r_11,
      req_bank_rdy_r_12 => req_bank_rdy_r_12,
      req_bank_rdy_r_13 => req_bank_rdy_r_13,
      \req_col_r_reg[9]\(6 downto 0) => \req_col_r_reg[9]\(6 downto 0),
      \req_col_r_reg[9]_0\(6 downto 0) => \req_col_r_reg[9]_0\(6 downto 0),
      \req_col_r_reg[9]_1\(6 downto 0) => \req_col_r_reg[9]_1\(6 downto 0),
      \req_col_r_reg[9]_2\(6 downto 0) => \req_col_r_reg[9]_2\(6 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]_0\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => \req_data_buf_addr_r_reg[3]_1\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_2\(3 downto 0) => \req_data_buf_addr_r_reg[3]_2\(3 downto 0),
      \rnk_config_strobe_r_reg[0]\ => config_arb0_n_1,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[1]\ => \rtw_timer.rtw_cnt_r_reg[1]\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0),
      \wtr_timer.wtr_cnt_r_reg[0]\ => \wtr_timer.wtr_cnt_r_reg[0]\,
      \wtr_timer.wtr_cnt_r_reg[0]_0\ => \wtr_timer.wtr_cnt_r_reg[0]_0\,
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\,
      \wtr_timer.wtr_cnt_r_reg[1]_0\(0) => \wtr_timer.wtr_cnt_r_reg[1]_0\(0)
    );
config_arb0: entity work.\ddr2_mig_7series_v2_3_round_robin_arb__parameterized2\
     port map (
      Q(0) => \^q\(1),
      demand_priority_r_reg => demand_priority_r_reg_4,
      demand_priority_r_reg_0 => demand_priority_r_reg_3,
      demand_priority_r_reg_1 => demand_priority_r_reg_5,
      demand_priority_r_reg_2 => demand_priority_r_reg_6,
      \grant_r_reg[0]_0\ => \^grant_r_reg[0]\,
      \grant_r_reg[3]_0\ => config_arb0_n_1,
      granted_col_r_reg => config_arb0_n_3,
      granted_col_r_reg_0 => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      granted_col_r_reg_1 => col_arb0_n_13,
      ofs_rdy_r => ofs_rdy_r,
      override_demand_r => override_demand_r,
      override_demand_r_reg => \^override_demand_r_reg\,
      p_14_in => p_14_in,
      p_14_in_0 => p_14_in_0,
      p_14_in_2 => p_14_in_2,
      p_2_in => p_2_in,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      rnk_config_r => rnk_config_r,
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_strobe_0(4 downto 0) => rnk_config_strobe_0(5 downto 1),
      rnk_config_strobe_ns => rnk_config_strobe_ns,
      rnk_config_valid_r => rnk_config_valid_r,
      rnk_config_valid_r_lcl_reg => config_arb0_n_4,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      sys_rst => sys_rst
    );
\genblk3[1].rnk_config_strobe_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rnk_config_strobe,
      Q => rnk_config_strobe_0(1),
      R => '0'
    );
\genblk3[2].rnk_config_strobe_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rnk_config_strobe_0(1),
      Q => rnk_config_strobe_0(2),
      R => '0'
    );
\genblk3[3].rnk_config_strobe_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rnk_config_strobe_0(2),
      Q => rnk_config_strobe_0(3),
      R => '0'
    );
\genblk3[4].rnk_config_strobe_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rnk_config_strobe_0(3),
      Q => rnk_config_strobe_0(4),
      R => '0'
    );
\genblk3[5].rnk_config_strobe_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rnk_config_strobe_0(4),
      Q => rnk_config_strobe_0(5),
      R => '0'
    );
granted_col_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => granted_col_ns,
      Q => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      R => '0'
    );
granted_row_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => granted_row_ns,
      Q => sent_row,
      R => '0'
    );
insert_maint_r1_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      Q => \^cmd_pipe_plus.mc_bank_reg[3]\,
      R => '0'
    );
\rnk_config_strobe_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rnk_config_strobe_ns,
      Q => rnk_config_strobe,
      R => '0'
    );
rnk_config_valid_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => config_arb0_n_4,
      Q => rnk_config_valid_r,
      R => rstdiv0_sync_r1
    );
row_arb0: entity work.\ddr2_mig_7series_v2_3_round_robin_arb__parameterized1\
     port map (
      Q(3 downto 0) => \last_master_r_reg[3]\(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      act_wait_r_lcl_reg_0 => act_wait_r_lcl_reg_0,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg_1,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_2,
      auto_pre_r_lcl_reg_3 => auto_pre_r_lcl_reg_3,
      auto_pre_r_lcl_reg_4 => auto_pre_r_lcl_reg_4,
      \cmd_pipe_plus.mc_address_reg[21]\ => \cmd_pipe_plus.mc_address_reg[21]_0\,
      \cmd_pipe_plus.mc_address_reg[24]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(17 downto 8),
      \cmd_pipe_plus.mc_address_reg[25]\ => \cmd_pipe_plus.mc_address_reg[25]\,
      \cmd_pipe_plus.mc_bank_reg[3]\(1 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]_0\(3 downto 2),
      \cmd_pipe_plus.mc_ras_n_reg[1]\ => \cmd_pipe_plus.mc_ras_n_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[1]_0\ => \cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1),
      \cmd_pipe_plus.mc_we_n_reg[1]_0\ => \cmd_pipe_plus.mc_we_n_reg[1]_0\,
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_10 => demand_act_priority_r_10,
      demand_act_priority_r_8 => demand_act_priority_r_8,
      demand_act_priority_r_9 => demand_act_priority_r_9,
      \generate_maint_cmds.insert_maint_r_lcl_reg\ => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_3\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      \grant_r_reg[2]_1\ => \grant_r_reg[2]_1\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_1\,
      \inhbt_act_faw.faw_cnt_r_reg[1]\ => \inhbt_act_faw.faw_cnt_r_reg[1]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1_lcl_reg => \^cmd_pipe_plus.mc_bank_reg[3]\,
      insert_maint_r1_lcl_reg_0 => \^cmd_pipe_plus.mc_address_reg[21]\,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_cas_n_ns(0) => mc_cas_n_ns(1),
      p_115_out => p_115_out,
      p_154_out => p_154_out,
      p_76_out => p_76_out,
      \req_bank_r_lcl_reg[1]\(1 downto 0) => \req_bank_r_lcl_reg[1]_0\(1 downto 0),
      \req_bank_r_lcl_reg[1]_0\(1 downto 0) => \req_bank_r_lcl_reg[1]\(1 downto 0),
      \req_bank_r_lcl_reg[1]_1\(1 downto 0) => \req_bank_r_lcl_reg[1]_1\(1 downto 0),
      \req_bank_r_lcl_reg[1]_2\(1 downto 0) => \req_bank_r_lcl_reg[1]_2\(1 downto 0),
      \req_row_r_lcl_reg[12]\(11 downto 0) => \req_row_r_lcl_reg[12]\(11 downto 0),
      \req_row_r_lcl_reg[12]_0\(11 downto 0) => \req_row_r_lcl_reg[12]_0\(11 downto 0),
      \req_row_r_lcl_reg[12]_1\(11 downto 0) => \req_row_r_lcl_reg[12]_1\(11 downto 0),
      \req_row_r_lcl_reg[12]_2\(11 downto 0) => \req_row_r_lcl_reg[12]_2\(11 downto 0),
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sent_row => sent_row,
      sys_rst => sys_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_b_channel is
  port (
    s_axi_bvalid : out STD_LOGIC;
    \RD_PRI_REG.wr_starve_cnt_reg[1]\ : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    int_next_pending_r_reg : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    b_push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_b_channel : entity is "mig_7series_v2_3_axi_mc_b_channel";
end ddr2_mig_7series_v2_3_axi_mc_b_channel;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_b_channel is
  signal bhandshake : STD_LOGIC;
  signal bid_fifo_0_n_0 : STD_LOGIC;
  signal bid_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
begin
  s_axi_bvalid <= \^s_axi_bvalid\;
bid_fifo_0: entity work.ddr2_mig_7series_v2_3_axi_mc_fifo
     port map (
      \RD_PRI_REG.wr_starve_cnt_reg[1]\ => \RD_PRI_REG.wr_starve_cnt_reg[1]\,
      SS(0) => SS(0),
      b_push => b_push,
      bvalid_i_reg => bid_fifo_0_n_0,
      bvalid_i_reg_0 => \^s_axi_bvalid\,
      \in\(3 downto 0) => \in\(3 downto 0),
      int_next_pending_r_reg => int_next_pending_r_reg,
      \out\(3 downto 0) => bid_i(3 downto 0),
      s_axi_bready => s_axi_bready,
      sys_rst => sys_rst
    );
\bid_t[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid\,
      O => bhandshake
    );
\bid_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => bhandshake,
      D => bid_i(0),
      Q => s_axi_bid(0),
      R => SS(0)
    );
\bid_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => bhandshake,
      D => bid_i(1),
      Q => s_axi_bid(1),
      R => SS(0)
    );
\bid_t_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => bhandshake,
      D => bid_i(2),
      Q => s_axi_bid(2),
      R => SS(0)
    );
\bid_t_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => bhandshake,
      D => bid_i(3),
      Q => s_axi_bid(3),
      R => SS(0)
    );
bvalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => bhandshake,
      D => bid_fifo_0_n_0,
      Q => \^s_axi_bvalid\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_cmd_translator is
  port (
    Q : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_first_r_reg : out STD_LOGIC;
    int_next_pending_r : out STD_LOGIC;
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wready_reg : out STD_LOGIC;
    axready_reg : out STD_LOGIC;
    \axlen_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_addr_reg[3]\ : out STD_LOGIC;
    int_next_pending_r_reg : out STD_LOGIC;
    \axlen_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    areset_d1_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    int_next_pending_r_reg_0 : in STD_LOGIC;
    areset_d1_reg_0 : in STD_LOGIC;
    \axaddr_reg[2]\ : in STD_LOGIC;
    \int_addr_reg[3]_0\ : in STD_LOGIC;
    \RD_PRI_REG.rd_cmd_hold_reg\ : in STD_LOGIC;
    axready_reg_0 : in STD_LOGIC;
    \int_addr_reg[2]\ : in STD_LOGIC;
    \int_addr_reg[1]\ : in STD_LOGIC;
    axburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_1 : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awlen : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axlen_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axready_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \axlen_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_cmd_translator : entity is "mig_7series_v2_3_axi_mc_cmd_translator";
end ddr2_mig_7series_v2_3_axi_mc_cmd_translator;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_cmd_translator is
  signal axaddr_incr : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^sel_first_r_reg_0\ : STD_LOGIC;
begin
  sel_first_r_reg_0 <= \^sel_first_r_reg_0\;
axi_mc_incr_cmd_0: entity work.ddr2_mig_7series_v2_3_axi_mc_incr_cmd
     port map (
      Q(21 downto 3) => Q(18 downto 0),
      Q(2 downto 0) => axaddr_incr(5 downto 3),
      areset_d1 => areset_d1,
      areset_d1_reg => areset_d1_reg,
      axburst(0) => axburst(0),
      \axlen_cnt_reg[7]_0\(7 downto 0) => \axlen_cnt_reg[7]\(7 downto 0),
      \axlen_cnt_reg[7]_1\(7 downto 0) => \axlen_cnt_reg[7]_0\(7 downto 0),
      axready_reg => axready_reg,
      axready_reg_0 => axready_reg_1,
      axready_reg_1(0) => axready_reg_3(0),
      axready_reg_2(31 downto 0) => axready_reg_4(31 downto 0),
      int_next_pending_r => int_next_pending_r,
      int_next_pending_r_reg_0 => int_next_pending_r_reg_0,
      \out\(31 downto 0) => \out\(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awvalid => s_axi_awvalid,
      sel_first_r_reg_0 => sel_first_r_reg,
      sel_first_r_reg_1 => \^sel_first_r_reg_0\,
      sys_rst => sys_rst,
      wready_reg => wready_reg
    );
axi_mc_wrap_cmd_0: entity work.ddr2_mig_7series_v2_3_axi_mc_wrap_cmd
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => axaddr_incr(5 downto 3),
      \RD_PRI_REG.rd_cmd_hold_reg\ => \RD_PRI_REG.rd_cmd_hold_reg\,
      \app_addr_r1_reg[4]\(1 downto 0) => \app_addr_r1_reg[4]\(1 downto 0),
      areset_d1 => areset_d1,
      areset_d1_reg => areset_d1_reg_0,
      \axaddr_reg[2]\ => \axaddr_reg[2]\,
      \axlen_cnt_reg[3]_0\(3 downto 0) => \axlen_cnt_reg[3]\(3 downto 0),
      \axlen_cnt_reg[3]_1\(3 downto 0) => \axlen_cnt_reg[3]_0\(3 downto 0),
      \axlen_reg[3]\(0) => \axlen_reg[3]\(0),
      axready_reg => axready_reg_0,
      axready_reg_0 => axready_reg_1,
      axready_reg_1(2 downto 0) => axready_reg_2(2 downto 0),
      \int_addr_reg[1]_0\ => \int_addr_reg[1]\,
      \int_addr_reg[2]_0\ => \int_addr_reg[2]\,
      \int_addr_reg[3]_0\ => \int_addr_reg[3]\,
      \int_addr_reg[3]_1\ => \int_addr_reg[3]_0\,
      int_next_pending_r_0 => int_next_pending_r_0,
      int_next_pending_r_reg_0 => int_next_pending_r_reg,
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awlen(0) => s_axi_awlen(0),
      s_axi_awvalid => s_axi_awvalid,
      sel_first_r_reg_0 => \^sel_first_r_reg_0\,
      sys_rst => sys_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_axi_mc_cmd_translator__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_first_r_reg : out STD_LOGIC;
    int_next_pending_r : out STD_LOGIC;
    sel_first_r_reg_0 : out STD_LOGIC;
    int_next_pending_r_0 : out STD_LOGIC;
    r_rlast_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axaddr_incr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[3]\ : out STD_LOGIC;
    \axlen_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_addr_reg[3]\ : out STD_LOGIC;
    \int_addr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_addr_reg[3]_1\ : out STD_LOGIC;
    \int_addr_reg[3]_2\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    areset_d1_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    int_next_pending_r_reg : in STD_LOGIC;
    areset_d1_reg_0 : in STD_LOGIC;
    \axaddr_reg[2]\ : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    \axlen_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_0 : in STD_LOGIC;
    s_axi_arlen : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axlen_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \axburst_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axlen_cnt_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_axi_mc_cmd_translator__parameterized0\ : entity is "mig_7series_v2_3_axi_mc_cmd_translator";
end \ddr2_mig_7series_v2_3_axi_mc_cmd_translator__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_axi_mc_cmd_translator__parameterized0\ is
begin
axi_mc_incr_cmd_0: entity work.\ddr2_mig_7series_v2_3_axi_mc_incr_cmd__parameterized0\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      areset_d1 => areset_d1,
      areset_d1_reg => areset_d1_reg,
      \axaddr_incr_reg[31]_0\(31 downto 0) => \axaddr_incr_reg[31]\(31 downto 0),
      \axlen_cnt_reg[7]_0\(7 downto 0) => \axlen_cnt_reg[7]\(7 downto 0),
      \axlen_reg[7]\(0) => \axlen_reg[7]\(0),
      axready_reg => axready_reg,
      axready_reg_0 => axready_reg_0,
      in0(31 downto 0) => in0(31 downto 0),
      int_next_pending_r => int_next_pending_r,
      int_next_pending_r_reg_0 => int_next_pending_r_reg,
      \out\(31 downto 0) => \out\(31 downto 0),
      r_rlast_reg => r_rlast_reg,
      s_axi_araddr(0) => s_axi_araddr(0),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arlen(0) => s_axi_arlen(1),
      s_axi_arvalid => s_axi_arvalid,
      sel_first_r_reg_0 => sel_first_r_reg,
      sys_rst => sys_rst
    );
axi_mc_wrap_cmd_0: entity work.\ddr2_mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0\
     port map (
      areset_d1 => areset_d1,
      areset_d1_reg => areset_d1_reg_0,
      \axaddr_reg[2]\ => \axaddr_reg[2]\,
      \axburst_reg[1]\(0) => \axburst_reg[1]\(0),
      \axlen_cnt_reg[3]_0\ => \axlen_cnt_reg[3]\,
      \axlen_cnt_reg[3]_1\(3 downto 0) => \axlen_cnt_reg[3]_0\(3 downto 0),
      \axlen_cnt_reg[3]_2\(3 downto 0) => \axlen_cnt_reg[3]_1\(3 downto 0),
      axready_reg => axready_reg_0,
      axready_reg_0(2 downto 0) => axready_reg_1(2 downto 0),
      \int_addr_reg[3]_0\ => \int_addr_reg[3]\,
      \int_addr_reg[3]_1\(2 downto 0) => \int_addr_reg[3]_0\(2 downto 0),
      \int_addr_reg[3]_2\ => \int_addr_reg[3]_1\,
      \int_addr_reg[3]_3\ => \int_addr_reg[3]_2\,
      int_next_pending_r_0 => int_next_pending_r_0,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arlen(0) => s_axi_arlen(0),
      s_axi_arvalid => s_axi_arvalid,
      sel_first_r_reg_0 => sel_first_r_reg_0,
      sys_rst => sys_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_r_channel is
  port (
    rd_last_r_reg_0 : out STD_LOGIC;
    app_en_r1_reg : out STD_LOGIC;
    \next\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.rd_starve_cnt_reg[8]\ : out STD_LOGIC;
    \RD_PRI_REG.rd_starve_cnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_ignore_end : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    r_ignore_begin : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    r_push : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    app_en_r1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.rd_starve_cnt_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axvalid : in STD_LOGIC;
    axready_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \not_strict_mode.app_rd_data_valid_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_r_channel : entity is "mig_7series_v2_3_axi_mc_r_channel";
end ddr2_mig_7series_v2_3_axi_mc_r_channel;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_r_channel is
  signal ignore_begin : STD_LOGIC;
  signal load_stage1 : STD_LOGIC;
  signal rd_data_fifo_0_n_0 : STD_LOGIC;
  signal rd_data_fifo_0_n_5 : STD_LOGIC;
  signal rd_data_fifo_0_n_6 : STD_LOGIC;
  signal rd_last_r : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal trans_buf_out_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trans_buf_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \trans_buf_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal trans_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trans_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal transaction_fifo_0_n_0 : STD_LOGIC;
  signal transaction_fifo_0_n_1 : STD_LOGIC;
  signal transaction_fifo_0_n_2 : STD_LOGIC;
  signal transaction_fifo_0_n_3 : STD_LOGIC;
  signal transaction_fifo_0_n_4 : STD_LOGIC;
  signal transaction_fifo_0_n_5 : STD_LOGIC;
  signal transaction_fifo_0_n_6 : STD_LOGIC;
  signal transaction_fifo_0_n_7 : STD_LOGIC;
  signal transaction_fifo_0_n_8 : STD_LOGIC;
  signal transaction_fifo_0_n_9 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_data_fifo_0_n_5,
      Q => state(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_data_fifo_0_n_6,
      Q => state(1),
      R => SS(0)
    );
r_ignore_begin_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => r_ignore_begin,
      Q => trans_in(1),
      R => '0'
    );
r_ignore_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => r_ignore_end,
      Q => trans_in(0),
      R => '0'
    );
rd_data_fifo_0: entity work.\ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized0\
     port map (
      DI(0) => DI(0),
      E(0) => load_stage1,
      \FSM_sequential_state_reg[0]\ => rd_data_fifo_0_n_5,
      \FSM_sequential_state_reg[1]\ => rd_data_fifo_0_n_6,
      Q(1) => ignore_begin,
      Q(0) => \trans_buf_out_r_reg_n_0_[0]\,
      \RD_PRI_REG.rd_starve_cnt_reg[8]\ => \RD_PRI_REG.rd_starve_cnt_reg[8]\,
      \RD_PRI_REG.rd_starve_cnt_reg[8]_0\(0) => \RD_PRI_REG.rd_starve_cnt_reg[8]_0\(0),
      \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0) => \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0),
      SS(0) => SS(0),
      \app_addr_r1_reg[3]\(0) => E(0),
      app_cmd(0) => app_cmd(0),
      app_en_r1 => app_en_r1,
      app_en_r1_reg => app_en_r1_reg,
      app_rd_data_valid => app_rd_data_valid,
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      axready_reg => axready_reg,
      axvalid => axvalid,
      \cnt_read_reg[1]_0\ => transaction_fifo_0_n_1,
      \cnt_read_reg[2]_0\ => transaction_fifo_0_n_2,
      in0(1 downto 0) => state(1 downto 0),
      \next\ => \next\,
      \not_strict_mode.app_rd_data_reg[31]\(31 downto 0) => Q(31 downto 0),
      \not_strict_mode.app_rd_data_valid_reg\(0) => \not_strict_mode.app_rd_data_valid_reg\(0),
      \out\(1 downto 0) => state(1 downto 0),
      rd_last_r => rd_last_r,
      rd_last_r_reg => rd_data_fifo_0_n_0,
      rd_last_r_reg_0 => rd_last_r_reg_0,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rready => s_axi_rready,
      \s_axi_rresp[1]\(32 downto 0) => \out\(32 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      sys_rst => sys_rst
    );
rd_last_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => rd_data_fifo_0_n_0,
      Q => rd_last_r,
      R => SS(0)
    );
s_axi_rlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \trans_buf_out_r_reg_n_0_[2]\,
      I1 => \trans_buf_out_r_reg_n_0_[0]\,
      I2 => rd_last_r,
      O => s_axi_rlast
    );
\trans_buf_out_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(0),
      Q => trans_buf_out_r1(0),
      R => '0'
    );
\trans_buf_out_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(1),
      Q => trans_buf_out_r1(1),
      R => '0'
    );
\trans_buf_out_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(2),
      Q => trans_buf_out_r1(2),
      R => '0'
    );
\trans_buf_out_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(3),
      Q => trans_buf_out_r1(3),
      R => '0'
    );
\trans_buf_out_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(4),
      Q => trans_buf_out_r1(4),
      R => '0'
    );
\trans_buf_out_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(5),
      Q => trans_buf_out_r1(5),
      R => '0'
    );
\trans_buf_out_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => transaction_fifo_0_n_0,
      D => trans_out(6),
      Q => trans_buf_out_r1(6),
      R => '0'
    );
\trans_buf_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_9,
      Q => \trans_buf_out_r_reg_n_0_[0]\,
      R => '0'
    );
\trans_buf_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_8,
      Q => ignore_begin,
      R => '0'
    );
\trans_buf_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_7,
      Q => \trans_buf_out_r_reg_n_0_[2]\,
      R => '0'
    );
\trans_buf_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_6,
      Q => s_axi_rid(0),
      R => '0'
    );
\trans_buf_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_5,
      Q => s_axi_rid(1),
      R => '0'
    );
\trans_buf_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_4,
      Q => s_axi_rid(2),
      R => '0'
    );
\trans_buf_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => load_stage1,
      D => transaction_fifo_0_n_3,
      Q => s_axi_rid(3),
      R => '0'
    );
transaction_fifo_0: entity work.\ddr2_mig_7series_v2_3_axi_mc_fifo__parameterized1\
     port map (
      D(6) => transaction_fifo_0_n_3,
      D(5) => transaction_fifo_0_n_4,
      D(4) => transaction_fifo_0_n_5,
      D(3) => transaction_fifo_0_n_6,
      D(2) => transaction_fifo_0_n_7,
      D(1) => transaction_fifo_0_n_8,
      D(0) => transaction_fifo_0_n_9,
      E(0) => transaction_fifo_0_n_0,
      Q(6 downto 0) => trans_buf_out_r1(6 downto 0),
      \RD_PRI_REG.rd_starve_cnt_reg[8]\ => transaction_fifo_0_n_2,
      SS(0) => SS(0),
      \in\(6 downto 2) => \in\(4 downto 0),
      \in\(1 downto 0) => trans_in(1 downto 0),
      \out\(1 downto 0) => state(1 downto 0),
      r_push => r_push,
      sys_rst => sys_rst,
      \trans_buf_out_r1_reg[6]\ => transaction_fifo_0_n_1,
      \trans_buf_out_r1_reg[6]_0\(6 downto 0) => trans_out(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_cntrl is
  port (
    p_129_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC;
    p_131_out : out STD_LOGIC;
    p_132_out : out STD_LOGIC;
    p_126_out : out STD_LOGIC;
    p_130_out : out STD_LOGIC;
    p_154_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    p_128_out : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[1]\ : out STD_LOGIC;
    q_entry_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    \q_entry_r_reg[1]_1\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    accept_internal_r_reg : out STD_LOGIC;
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    \q_entry_r_reg[1]_2\ : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    head_r_lcl_reg_1 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_142_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    \q_entry_r_reg[1]_3\ : in STD_LOGIC;
    \q_entry_r_reg[1]_4\ : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_90_out : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \req_row_r_lcl_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[1]_1\ : in STD_LOGIC;
    demanded_prior_r_reg : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_cntrl : entity is "mig_7series_v2_3_bank_cntrl";
end ddr2_mig_7series_v2_3_bank_cntrl;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_cntrl is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg\ : STD_LOGIC;
  signal bank_compare0_n_17 : STD_LOGIC;
  signal bank_queue0_n_14 : STD_LOGIC;
  signal bank_queue0_n_28 : STD_LOGIC;
  signal bank_state0_n_16 : STD_LOGIC;
  signal bank_state0_n_17 : STD_LOGIC;
  signal clear_req : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal \^head_r_lcl_reg_1\ : STD_LOGIC;
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal \^p_126_out\ : STD_LOGIC;
  signal \^p_128_out\ : STD_LOGIC;
  signal \^p_129_out\ : STD_LOGIC;
  signal \^p_130_out\ : STD_LOGIC;
  signal \^p_131_out\ : STD_LOGIC;
  signal \^p_132_out\ : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal \^p_154_out\ : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^ras_timer_zero_r_reg\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  auto_pre_r_lcl_reg <= \^auto_pre_r_lcl_reg\;
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  head_r_lcl_reg_1 <= \^head_r_lcl_reg_1\;
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  p_126_out <= \^p_126_out\;
  p_128_out <= \^p_128_out\;
  p_129_out <= \^p_129_out\;
  p_130_out <= \^p_130_out\;
  p_131_out <= \^p_131_out\;
  p_132_out <= \^p_132_out\;
  p_14_in <= \^p_14_in\;
  p_154_out <= \^p_154_out\;
  ras_timer_zero_r_reg <= \^ras_timer_zero_r_reg\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
bank_compare0: entity work.ddr2_mig_7series_v2_3_bank_compare_2
     port map (
      D(0) => D(0),
      E(0) => p_133_out,
      Q(0) => Q(0),
      S(0) => S(0),
      act_wait_r_lcl_reg => bank_state0_n_16,
      act_wait_r_lcl_reg_0 => act_wait_r_lcl_reg,
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2_reg => app_en_r2_reg,
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \^p_132_out\,
      clear_req => clear_req,
      \cmd_pipe_plus.mc_address_reg[23]\ => \cmd_pipe_plus.mc_address_reg[23]\,
      \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_1\,
      head_r_lcl_reg => \^head_r_lcl_reg_0\,
      head_r_lcl_reg_0 => \^head_r_lcl_reg_1\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_0 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_3(0) => \^p_129_out\,
      \maint_controller.maint_hit_busies_r_reg[0]\(0) => \maint_controller.maint_hit_busies_r_reg[0]\(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      p_149_out => p_149_out,
      p_48_out => p_48_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg => \^p_130_out\,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg => \^p_126_out\,
      ras_timer_zero_r_reg => bank_compare0_n_17,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4\(0),
      rb_hit_busy_r_reg_0(1 downto 0) => rb_hit_busy_r_reg(1 downto 0),
      \rd_this_rank_r_reg[0]\ => \^p_131_out\,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg,
      req_priority_r => req_priority_r,
      \req_row_r_lcl_reg[10]_0\(0) => \req_row_r_lcl_reg[10]\(0),
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      set_order_q => set_order_q,
      sys_rst => sys_rst,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r0 => wr_this_rank_r0
    );
bank_queue0: entity work.ddr2_mig_7series_v2_3_bank_queue
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_133_out,
      Q(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\(2 downto 0),
      SR(0) => SR(0),
      accept_internal_r_reg => accept_internal_r_reg,
      act_wait_r_lcl_reg => \^p_154_out\,
      app_en_r2_reg => app_en_r2_reg,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r_lcl_reg\,
      auto_pre_r_lcl_reg_1 => \^auto_pre_r\,
      bm_end_r1_reg => \^p_130_out\,
      bm_end_r1_reg_0 => \^ras_timer_zero_r_reg_0\,
      bm_end_r1_reg_1 => bm_end_r1_reg,
      bm_end_r1_reg_2 => bm_end_r1_reg_0,
      bm_end_r1_reg_3 => bm_end_r1_reg_1,
      clear_req => clear_req,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_0\,
      demand_act_priority_r_reg => demand_act_priority_r_reg,
      demand_priority_r_reg => bank_queue0_n_28,
      \grant_r_reg[0]\(0) => Q(0),
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      head_r_lcl_reg_0 => \^p_128_out\,
      head_r_lcl_reg_1 => head_r_lcl_reg,
      idle_r_lcl_reg_0 => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_4 => idle_r_lcl_reg_3,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => \inhbt_act_faw.inhbt_act_faw_r_reg\,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_0\,
      ordered_r_lcl_reg_0 => ordered_r_lcl_reg,
      ordered_r_lcl_reg_1 => ordered_r_lcl_reg_0,
      p_12_out => p_12_out,
      p_142_out => p_142_out,
      p_14_in => \^p_14_in\,
      p_48_out => p_48_out,
      p_51_out => p_51_out,
      p_87_out => p_87_out,
      p_90_out => p_90_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_1,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_2,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      q_entry_ns(0) => q_entry_ns(0),
      \q_entry_r_reg[0]_0\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_1\ => \q_entry_r_reg[0]_0\,
      \q_entry_r_reg[1]_0\ => \q_entry_r_reg[1]\,
      \q_entry_r_reg[1]_1\ => \q_entry_r_reg[1]_0\,
      \q_entry_r_reg[1]_2\ => \q_entry_r_reg[1]_1\,
      \q_entry_r_reg[1]_3\ => \q_entry_r_reg[1]_2\,
      \q_entry_r_reg[1]_4\ => \q_entry_r_reg[1]_3\,
      \q_entry_r_reg[1]_5\ => \q_entry_r_reg[1]_4\,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_14,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]\ => \^ras_timer_zero_r_reg\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_1\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(2 downto 0),
      rb_hit_busy_r_reg => \^p_126_out\,
      rb_hit_busy_r_reg_0 => \^head_r_lcl_reg_0\,
      rb_hit_busy_r_reg_1 => \^head_r_lcl_reg_1\,
      rb_hit_busy_r_reg_2 => bank_state0_n_17,
      rd_wr_r_lcl_reg => \^p_131_out\,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg_0,
      \req_data_buf_addr_r_reg[0]\(0) => \^p_129_out\,
      req_priority_r => req_priority_r,
      req_wr_r_lcl_reg => \^p_132_out\,
      req_wr_r_lcl_reg_0 => req_wr_r_lcl_reg,
      req_wr_r_lcl_reg_1 => req_wr_r_lcl_reg_0,
      row_hit_r => row_hit_r,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      set_order_q => set_order_q,
      sys_rst => sys_rst,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg_0 => wait_for_maint_r_lcl_reg,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.ddr2_mig_7series_v2_3_bank_state
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^p_154_out\,
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => bank_state0_n_17,
      \cmd_pipe_plus.mc_address_reg[23]\ => bank_state0_n_16,
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      \grant_r_reg[0]\(0) => \grant_r_reg[0]_0\(0),
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      granted_col_r_reg => granted_col_r_reg,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      p_126_out => \^p_126_out\,
      p_128_out => \^p_128_out\,
      p_129_out => \^p_129_out\,
      p_132_out => \^p_132_out\,
      p_14_in => \^p_14_in\,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r_reg => \^p_130_out\,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_14,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => \^ras_timer_zero_r_reg\,
      ras_timer_zero_r_reg_1 => \^ras_timer_zero_r_reg_0\,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^p_131_out\,
      rd_wr_r_lcl_reg_0 => bank_queue0_n_28,
      rd_wr_r_lcl_reg_1 => bank_compare0_n_17,
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sys_rst => sys_rst,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_cntrl__parameterized0\ is
  port (
    p_90_out : out STD_LOGIC;
    p_110_out : out STD_LOGIC;
    p_92_out : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    p_115_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    p_89_out : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : out STD_LOGIC;
    rb_hit_busy_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \q_entry_r_reg[1]\ : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \grant_r_reg[3]\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_103_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    \grant_r_reg[1]_2\ : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pre_bm_end_r_reg : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    \grant_r_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_129_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    idle_r_lcl_reg_4 : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_reg : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q_entry_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_5 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_cntrl__parameterized0\ : entity is "mig_7series_v2_3_bank_cntrl";
end \ddr2_mig_7series_v2_3_bank_cntrl__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_cntrl__parameterized0\ is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg\ : STD_LOGIC;
  signal bank_compare0_n_20 : STD_LOGIC;
  signal bank_compare0_n_9 : STD_LOGIC;
  signal bank_queue0_n_20 : STD_LOGIC;
  signal bank_queue0_n_25 : STD_LOGIC;
  signal bank_state0_n_17 : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_115_out\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \^p_87_out\ : STD_LOGIC;
  signal \^p_89_out\ : STD_LOGIC;
  signal \^p_90_out\ : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal \^p_92_out\ : STD_LOGIC;
  signal p_93_out : STD_LOGIC;
  signal p_94_out : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^ras_timer_zero_r_reg\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  auto_pre_r_lcl_reg <= \^auto_pre_r_lcl_reg\;
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  p_115_out <= \^p_115_out\;
  p_87_out <= \^p_87_out\;
  p_89_out <= \^p_89_out\;
  p_90_out <= \^p_90_out\;
  p_92_out <= \^p_92_out\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  ras_timer_zero_r_reg <= \^ras_timer_zero_r_reg\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
  tail_r <= \^tail_r\;
bank_compare0: entity work.ddr2_mig_7series_v2_3_bank_compare_1
     port map (
      D(0) => D(0),
      E(0) => p_94_out,
      Q(0) => Q(0),
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2_reg => app_en_r2_reg,
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      bank(1 downto 0) => bank(1 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0),
      col_wait_r => col_wait_r,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_2\(1 downto 0) => \grant_r_reg[3]_0\(1 downto 0),
      head_r_lcl_reg => head_r_lcl_reg,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_0 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_3,
      idle_r_lcl_reg_3(0) => \^p_90_out\,
      \maint_controller.maint_hit_busies_r_reg[1]\ => bank_compare0_n_9,
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      override_demand_r_reg => override_demand_r_reg,
      p_110_out => p_110_out,
      p_130_out => p_130_out,
      p_131_out => p_131_out,
      p_132_out => p_132_out,
      p_87_out => \^p_87_out\,
      p_91_out => p_91_out,
      p_93_out => p_93_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg_0,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg => \^q_has_priority_r_reg\,
      pre_wait_r => pre_wait_r,
      ras_timer_zero_r_reg => bank_compare0_n_20,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2\(0),
      rb_hit_busy_r_reg_0(1 downto 0) => rb_hit_busy_r_reg(1 downto 0),
      \rd_this_rank_r_reg[0]\ => \^p_92_out\,
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_priority_r => req_priority_r,
      req_wr_r_lcl_reg_0 => req_wr_r_lcl_reg_0,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      set_order_q => set_order_q,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r0 => wr_this_rank_r0,
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\
    );
bank_queue0: entity work.\ddr2_mig_7series_v2_3_bank_queue__parameterized0\
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_94_out,
      Q(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\(2 downto 0),
      SR(0) => SR(0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      act_wait_r_lcl_reg_0 => \^p_115_out\,
      app_en_r2_reg => app_en_r2_reg,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r_lcl_reg\,
      auto_pre_r_lcl_reg_1 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_3 => auto_pre_r_lcl_reg_1,
      bm_end_r1_reg => \^ras_timer_zero_r_reg_0\,
      bm_end_r1_reg_0 => bm_end_r1_reg,
      bm_end_r1_reg_1 => bm_end_r1_reg_0,
      bm_end_r1_reg_2 => bm_end_r1_reg_1,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_0\,
      demand_act_priority_r_reg => demand_act_priority_r_reg,
      demand_priority_r_reg => bank_queue0_n_25,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_0\(0) => \grant_r_reg[3]_0\(1),
      granted_row_ns => granted_row_ns,
      granted_row_r_reg => granted_row_r_reg,
      head_r_lcl_reg_0 => \^p_89_out\,
      idle_r_lcl_reg_0 => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_4,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_5,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_0\,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      ordered_r_lcl_reg_0 => ordered_r_lcl_reg,
      ordered_r_lcl_reg_1 => ordered_r_lcl_reg_0,
      override_demand_r_reg => override_demand_r_reg,
      p_103_out => p_103_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_130_out => p_130_out,
      p_14_in => p_14_in,
      p_51_out => p_51_out,
      p_87_out => \^p_87_out\,
      p_93_out => p_93_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      q_entry_ns(0) => q_entry_ns(0),
      \q_entry_r_reg[0]_0\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[1]_0\ => \q_entry_r_reg[1]\,
      q_has_priority_r_reg_0 => \^q_has_priority_r_reg\,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => \ras_timer_r_reg[0]\,
      \ras_timer_r_reg[0]_0\ => bank_queue0_n_20,
      \ras_timer_r_reg[1]\ => \^ras_timer_zero_r_reg\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_1\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(2 downto 0),
      rb_hit_busy_r_reg => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_1 => bank_state0_n_17,
      rd_wr_r_lcl_reg => \^p_92_out\,
      \req_data_buf_addr_r_reg[0]\(0) => \^p_90_out\,
      req_priority_r => req_priority_r,
      req_wr_r_lcl_reg => req_wr_r_lcl_reg,
      row_hit_r => row_hit_r,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => bank_compare0_n_9,
      \rstdiv0_sync_r1_reg_rep__13_0\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      set_order_q => set_order_q,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg_0 => wait_for_maint_r_lcl_reg,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.\ddr2_mig_7series_v2_3_bank_state__parameterized0\
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^p_115_out\,
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => bank_state0_n_17,
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      \grant_r_reg[1]\(0) => \grant_r_reg[1]_3\(0),
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\(1 downto 0) => \grant_r_reg[3]_0\(2 downto 1),
      granted_col_r_reg => granted_col_r_reg,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      p_14_in => p_14_in,
      p_87_out => \^p_87_out\,
      p_89_out => \^p_89_out\,
      p_90_out => \^p_90_out\,
      p_91_out => p_91_out,
      p_93_out => p_93_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r_reg => \^q_has_priority_r_reg\,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_20,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => \^ras_timer_zero_r_reg\,
      ras_timer_zero_r_reg_1 => \^ras_timer_zero_r_reg_0\,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_1,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^p_92_out\,
      rd_wr_r_lcl_reg_0 => bank_queue0_n_25,
      rd_wr_r_lcl_reg_1 => bank_compare0_n_20,
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_0,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_cntrl__parameterized1\ is
  port (
    p_51_out : out STD_LOGIC;
    p_71_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    demanded_prior_r_reg : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maint_rdy : out STD_LOGIC;
    \maint_controller.maint_rdy_r1_reg\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_entry_r_reg[1]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    \order_q_r_reg[0]\ : out STD_LOGIC;
    \order_q_r_reg[0]_0\ : out STD_LOGIC;
    \order_q_r_reg[1]\ : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    \order_q_r_reg[1]_0\ : out STD_LOGIC;
    \order_q_r_reg[0]_1\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sys_rst : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \maint_controller.maint_hit_busies_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    demanded_prior_r_reg_0 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    demanded_prior_r_3 : in STD_LOGIC;
    demanded_prior_r_4 : in STD_LOGIC;
    demand_priority_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    demanded_prior_r_7 : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_1 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ras_timer_r_reg[1]\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_37_out : in STD_LOGIC;
    \req_row_r_lcl_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_131_out : in STD_LOGIC;
    \entry_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_92_out : in STD_LOGIC;
    req_bank_rdy_r_reg : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    req_wr_r_lcl_reg_1 : in STD_LOGIC;
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_4 : in STD_LOGIC;
    \q_entry_r_reg[1]_0\ : in STD_LOGIC;
    idle_r_lcl_reg_5 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_cntrl__parameterized1\ : entity is "mig_7series_v2_3_bank_cntrl";
end \ddr2_mig_7series_v2_3_bank_cntrl__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_cntrl__parameterized1\ is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg\ : STD_LOGIC;
  signal bank_compare0_n_21 : STD_LOGIC;
  signal bank_compare0_n_22 : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_queue0_n_14 : STD_LOGIC;
  signal bank_state0_n_22 : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal order_q_r_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^order_q_r_reg[0]\ : STD_LOGIC;
  signal \^order_q_r_reg[0]_0\ : STD_LOGIC;
  signal \^order_q_r_reg[1]\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal \^p_48_out\ : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal \^p_51_out\ : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal \^p_54_out\ : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \^p_76_out\ : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^ras_timer_zero_r_reg\ : STD_LOGIC;
  signal \^ras_timer_zero_r_reg_0\ : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal set_order_q : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  auto_pre_r_lcl_reg <= \^auto_pre_r_lcl_reg\;
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  \order_q_r_reg[0]\ <= \^order_q_r_reg[0]\;
  \order_q_r_reg[0]_0\ <= \^order_q_r_reg[0]_0\;
  \order_q_r_reg[1]\ <= \^order_q_r_reg[1]\;
  p_14_in <= \^p_14_in\;
  p_48_out <= \^p_48_out\;
  p_50_out <= \^p_50_out\;
  p_51_out <= \^p_51_out\;
  p_53_out <= \^p_53_out\;
  p_54_out <= \^p_54_out\;
  p_76_out <= \^p_76_out\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  ras_timer_zero_r_reg <= \^ras_timer_zero_r_reg\;
  ras_timer_zero_r_reg_0 <= \^ras_timer_zero_r_reg_0\;
  tail_r <= \^tail_r\;
bank_compare0: entity work.ddr2_mig_7series_v2_3_bank_compare_0
     port map (
      D(0) => D(0),
      E(0) => p_55_out,
      Q(1 downto 0) => Q(3 downto 2),
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \^p_54_out\,
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 11) => \cmd_pipe_plus.mc_address_reg[25]\(11 downto 10),
      \cmd_pipe_plus.mc_address_reg[25]\(10) => p_73_out(10),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_priority_r_reg => bank_compare0_n_21,
      \grant_r_reg[1]\ => \grant_r_reg[1]_2\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_0 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_3,
      idle_r_lcl_reg_3(0) => \^p_51_out\,
      \maint_controller.maint_hit_busies_r_reg[2]\ => bank_compare0_n_6,
      \maint_controller.maint_hit_busies_r_reg[2]_0\(0) => \maint_controller.maint_hit_busies_r_reg[2]\(0),
      \maint_controller.maint_hit_busies_r_reg[3]\(2 downto 0) => \maint_controller.maint_hit_busies_r_reg[3]\(2 downto 0),
      \maint_controller.maint_rdy_r1_reg\ => \maint_controller.maint_rdy_r1_reg\,
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      order_q_r(1 downto 0) => order_q_r_0(1 downto 0),
      \order_q_r_reg[0]\ => \^order_q_r_reg[0]\,
      \order_q_r_reg[0]_0\ => \^order_q_r_reg[0]_0\,
      \order_q_r_reg[0]_1\ => bank_compare0_n_22,
      \order_q_r_reg[1]\ => \^order_q_r_reg[1]\,
      p_103_out => p_103_out,
      p_142_out => p_142_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_25_out => p_25_out,
      p_48_out => \^p_48_out\,
      p_52_out => p_52_out,
      p_64_out => p_64_out,
      p_71_out => p_71_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg_0,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg => \^q_has_priority_r_reg\,
      pre_wait_r => pre_wait_r,
      q_has_priority => q_has_priority,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(0),
      rb_hit_busy_r_reg_0(1 downto 0) => rb_hit_busy_r_reg(1 downto 0),
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_0,
      \rd_this_rank_r_reg[0]\ => \^p_53_out\,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_0,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      set_order_q => set_order_q,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r0 => wr_this_rank_r0
    );
bank_queue0: entity work.\ddr2_mig_7series_v2_3_bank_queue__parameterized1\
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_55_out,
      Q(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\(2 downto 0),
      SR(0) => SR(0),
      act_wait_r_lcl_reg => \^p_76_out\,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r_lcl_reg\,
      auto_pre_r_lcl_reg_1 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_0,
      bm_end_r1_reg => \^ras_timer_zero_r_reg_0\,
      bm_end_r1_reg_0 => bm_end_r1_reg,
      bm_end_r1_reg_1 => bm_end_r1_reg_0,
      bm_end_r1_reg_2 => bm_end_r1_reg_1,
      col_wait_r => col_wait_r,
      demand_act_priority_r_reg => demand_act_priority_r_reg,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_0\(0) => Q(2),
      granted_row_r_reg => granted_row_r_reg,
      head_r_lcl_reg_0 => \^p_50_out\,
      idle_r_lcl_reg_0 => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_4,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_5,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => \inhbt_act_faw.inhbt_act_faw_r_reg\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_0\,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      order_q_r_0(1 downto 0) => order_q_r_0(1 downto 0),
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]_1\,
      \order_q_r_reg[1]_0\ => \order_q_r_reg[1]_0\,
      ordered_r_lcl_reg_0 => \^order_q_r_reg[1]\,
      ordered_r_lcl_reg_1 => \^order_q_r_reg[0]\,
      p_130_out => p_130_out,
      p_14_in => \^p_14_in\,
      p_48_out => \^p_48_out\,
      p_64_out => p_64_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[1]_0\ => \q_entry_r_reg[1]\,
      \q_entry_r_reg[1]_1\ => \q_entry_r_reg[1]_0\,
      q_has_priority => q_has_priority,
      q_has_priority_r_reg_0 => \^q_has_priority_r_reg\,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_14,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]\ => \^ras_timer_zero_r_reg\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_1\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(2 downto 0),
      rb_hit_busy_r_reg => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_2,
      rb_hit_busy_r_reg_2 => bank_state0_n_22,
      rd_wr_r_lcl_reg => \^p_53_out\,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg_0,
      \req_data_buf_addr_r_reg[0]\(0) => \^p_51_out\,
      req_wr_r_lcl_reg => \^order_q_r_reg[0]_0\,
      req_wr_r_lcl_reg_0 => req_wr_r_lcl_reg_1,
      req_wr_r_lcl_reg_1 => req_wr_r_lcl_reg,
      req_wr_r_lcl_reg_2 => \^p_54_out\,
      req_wr_r_lcl_reg_3 => req_wr_r_lcl_reg_0,
      row_hit_r => row_hit_r,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => bank_compare0_n_6,
      \rstdiv0_sync_r1_reg_rep__13_0\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      set_order_q => set_order_q,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg_0 => wait_for_maint_r_lcl_reg,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.\ddr2_mig_7series_v2_3_bank_state__parameterized1\
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^p_76_out\,
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => bank_state0_n_22,
      \cmd_pipe_plus.mc_address_reg[23]\ => \cmd_pipe_plus.mc_address_reg[23]\,
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_2 => demand_priority_r_2,
      demand_priority_r_5 => demand_priority_r_5,
      demand_priority_r_6 => demand_priority_r_6,
      demanded_prior_r_3 => demanded_prior_r_3,
      demanded_prior_r_4 => demanded_prior_r_4,
      demanded_prior_r_7 => demanded_prior_r_7,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r,
      demanded_prior_r_reg_2 => demanded_prior_r_reg,
      demanded_prior_r_reg_3 => demanded_prior_r_reg_0,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => override_demand_r,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_1\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\(1 downto 0) => \grant_r_reg[3]_0\(1 downto 0),
      granted_col_r_reg => granted_col_r_reg,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r0_0 => ofs_rdy_r0_0,
      ofs_rdy_r0_1 => ofs_rdy_r0_1,
      override_demand_ns => override_demand_ns,
      p_131_out => p_131_out,
      p_14_in => \^p_14_in\,
      p_14_out => p_14_out,
      p_37_out => p_37_out,
      p_48_out => \^p_48_out\,
      p_50_out => \^p_50_out\,
      p_51_out => \^p_51_out\,
      p_52_out => p_52_out,
      p_54_out => \^p_54_out\,
      p_92_out => p_92_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r_reg => \^q_has_priority_r_reg\,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_14,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => \^ras_timer_zero_r_reg\,
      ras_timer_zero_r_reg_1 => \^ras_timer_zero_r_reg_0\,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^p_53_out\,
      rd_wr_r_lcl_reg_0 => bank_compare0_n_21,
      rd_wr_r_lcl_reg_1 => bank_compare0_n_22,
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg,
      \req_row_r_lcl_reg[10]\(0) => p_73_out(10),
      \req_row_r_lcl_reg[10]_0\(0) => \req_row_r_lcl_reg[10]\(0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_bank_cntrl__parameterized2\ is
  port (
    p_12_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q_has_priority_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_reg : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_25_out : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    ofs_rdy_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grant_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    p_130_out : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg_4 : in STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ras_timer_r_reg[1]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[1]_2\ : in STD_LOGIC;
    bm_end_r1_reg : in STD_LOGIC;
    bm_end_r1_reg_0 : in STD_LOGIC;
    bm_end_r1_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    demand_act_priority_r_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_0 : in STD_LOGIC;
    demand_priority_r_1 : in STD_LOGIC;
    demanded_prior_r_reg_0 : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_5 : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_bank_cntrl__parameterized2\ : entity is "mig_7series_v2_3_bank_cntrl";
end \ddr2_mig_7series_v2_3_bank_cntrl__parameterized2\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_bank_cntrl__parameterized2\ is
  signal \^auto_pre_r\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg\ : STD_LOGIC;
  signal bank_compare0_n_18 : STD_LOGIC;
  signal bank_compare0_n_9 : STD_LOGIC;
  signal bank_queue0_n_14 : STD_LOGIC;
  signal bank_queue0_n_20 : STD_LOGIC;
  signal bank_state0_n_17 : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^idle_r_lcl_reg\ : STD_LOGIC;
  signal \^order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_11_out\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC;
  signal \^p_15_out\ : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal \^p_37_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal wr_this_rank_r0 : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  auto_pre_r_lcl_reg <= \^auto_pre_r_lcl_reg\;
  idle_r_lcl_reg <= \^idle_r_lcl_reg\;
  order_q_r(1 downto 0) <= \^order_q_r\(1 downto 0);
  p_11_out <= \^p_11_out\;
  p_12_out <= \^p_12_out\;
  p_14_in <= \^p_14_in\;
  p_14_out <= \^p_14_out\;
  p_15_out <= \^p_15_out\;
  p_37_out <= \^p_37_out\;
  p_9_out <= \^p_9_out\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  tail_r <= \^tail_r\;
bank_compare0: entity work.ddr2_mig_7series_v2_3_bank_compare
     port map (
      D(0) => D(0),
      E(0) => p_16_out,
      Q(1 downto 0) => Q(2 downto 1),
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \^p_15_out\,
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0),
      col_wait_r => col_wait_r,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_0 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_3,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_4,
      idle_r_lcl_reg_3(0) => \^p_12_out\,
      \maint_controller.maint_hit_busies_r_reg[3]\ => bank_compare0_n_9,
      \maint_controller.maint_hit_busies_r_reg[3]_0\(0) => \maint_controller.maint_hit_busies_r_reg[3]\(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      ofs_rdy_r_reg => ofs_rdy_r_reg,
      \order_q_r_reg[0]\ => \^order_q_r\(0),
      \order_q_r_reg[1]\ => \^order_q_r\(1),
      override_demand_r_reg => override_demand_r_reg,
      p_13_out => p_13_out,
      p_14_in => \^p_14_in\,
      p_32_out => p_32_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg => \^q_has_priority_r_reg\,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg => \^p_9_out\,
      ras_timer_zero_r_reg => bank_compare0_n_18,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3\(0),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4\(0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4\(0),
      rb_hit_busy_r_reg_0(1 downto 0) => rb_hit_busy_r_reg(1 downto 0),
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_0,
      \rd_this_rank_r_reg[0]\ => \^p_14_out\,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg,
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r0 => wr_this_rank_r0,
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\
    );
bank_queue0: entity work.\ddr2_mig_7series_v2_3_bank_queue__parameterized2\
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_16_out,
      Q(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\(2 downto 0),
      SR(0) => SR(0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      act_wait_r_lcl_reg_0 => \^p_37_out\,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r_lcl_reg\,
      auto_pre_r_lcl_reg_1 => \^auto_pre_r\,
      bm_end_r1_reg => \^ras_timer_r_reg[1]\,
      bm_end_r1_reg_0 => bm_end_r1_reg,
      bm_end_r1_reg_1 => bm_end_r1_reg_0,
      bm_end_r1_reg_2 => bm_end_r1_reg_1,
      col_wait_r => col_wait_r,
      demand_act_priority_r_reg => demand_act_priority_r_reg,
      demand_priority_r_reg => bank_queue0_n_20,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\(0) => Q(2),
      head_r_lcl_reg_0 => \^p_11_out\,
      idle_r_lcl_reg_0 => \^idle_r_lcl_reg\,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_5,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_0\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]\,
      \order_q_r_reg[0]_1\ => \order_q_r_reg[0]_0\,
      override_demand_r_reg => override_demand_r_reg,
      p_126_out => p_126_out,
      p_130_out => p_130_out,
      p_25_out => p_25_out,
      p_48_out => p_48_out,
      p_87_out => p_87_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_1,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_2,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg_0 => \^q_has_priority_r_reg\,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_14,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[1]\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \ras_timer_r_reg[1]_0\,
      \ras_timer_r_reg[1]_1\ => \ras_timer_r_reg[1]_1\,
      \ras_timer_r_reg[1]_2\ => \ras_timer_r_reg[1]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(2 downto 0) => \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(2 downto 0),
      rb_hit_busy_r_reg => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_0 => \^p_9_out\,
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_2,
      rb_hit_busy_r_reg_3 => bank_state0_n_17,
      rd_wr_r_lcl_reg => \^p_14_out\,
      req_bank_rdy_r_reg => \^order_q_r\(1),
      req_bank_rdy_r_reg_0 => \^order_q_r\(0),
      \req_data_buf_addr_r_reg[0]\(0) => \^p_12_out\,
      req_priority_r => req_priority_r,
      req_wr_r_lcl_reg => req_wr_r_lcl_reg,
      req_wr_r_lcl_reg_0 => \^p_15_out\,
      row_hit_r => row_hit_r,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => bank_compare0_n_9,
      \rstdiv0_sync_r1_reg_rep__13_0\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg_0 => wait_for_maint_r_lcl_reg,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.\ddr2_mig_7series_v2_3_bank_state__parameterized2\
     port map (
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^p_37_out\,
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => bank_state0_n_17,
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_1 => demand_priority_r_1,
      demanded_prior_r_0 => demanded_prior_r_0,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r,
      demanded_prior_r_reg_2 => demanded_prior_r_reg,
      demanded_prior_r_reg_3 => demanded_prior_r_reg_0,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[3]\(0) => \grant_r_reg[3]_0\(0),
      granted_col_r_reg => granted_col_r_reg,
      idle_r_lcl_reg => \^idle_r_lcl_reg\,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      p_11_out => \^p_11_out\,
      p_12_out => \^p_12_out\,
      p_13_out => p_13_out,
      p_14_in => \^p_14_in\,
      p_15_out => \^p_15_out\,
      p_9_out => \^p_9_out\,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r_reg => \^q_has_priority_r_reg\,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_14,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]_0\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      ras_timer_zero_r => ras_timer_zero_r,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^p_14_out\,
      rd_wr_r_lcl_reg_0 => bank_queue0_n_20,
      rd_wr_r_lcl_reg_1 => bank_compare0_n_18,
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_0,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      sys_rst => sys_rst,
      tail_r => \^tail_r\,
      wait_for_maint_r_lcl_reg => \^auto_pre_r_lcl_reg\,
      wr_this_rank_r(0) => wr_this_rank_r(0),
      wr_this_rank_r0 => wr_this_rank_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_byte_lane is
  port (
    ofifo_rst : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    \ddr2_addr[6]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_po_coarse_enable86_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_po_fine_enable83_out : in STD_LOGIC;
    A_po_fine_inc89_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    D_of_ctl_full : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_address : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_byte_lane : entity is "mig_7series_v2_3_ddr_byte_lane";
end ddr2_mig_7series_v2_3_ddr_byte_lane;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_byte_lane is
  signal A_of_ctl_full : STD_LOGIC;
  signal ddr_ck_out_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal of_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ofifo_rst\ : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_1 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal phaser_out_n_0 : STD_LOGIC;
  signal phaser_out_n_1 : STD_LOGIC;
  signal phaser_out_n_13 : STD_LOGIC;
  signal phaser_out_n_14 : STD_LOGIC;
  signal phaser_out_n_15 : STD_LOGIC;
  signal phaser_out_n_16 : STD_LOGIC;
  signal phaser_out_n_17 : STD_LOGIC;
  signal phaser_out_n_18 : STD_LOGIC;
  signal phaser_out_n_19 : STD_LOGIC;
  signal phaser_out_n_20 : STD_LOGIC;
  signal phaser_out_n_21 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "OBUFDS";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  ofifo_rst <= \^ofifo_rst\;
ddr_byte_group_io: entity work.ddr2_mig_7series_v2_3_ddr_byte_group_io
     port map (
      \ddr2_addr[6]\(10 downto 0) => \ddr2_addr[6]\(10 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(43 downto 40) => of_q6(7 downto 4),
      oserdes_dq(39 downto 36) => of_q5(7 downto 4),
      oserdes_dq(35 downto 32) => of_q9(3 downto 0),
      oserdes_dq(31 downto 28) => of_q8(3 downto 0),
      oserdes_dq(27 downto 24) => of_q7(3 downto 0),
      oserdes_dq(23 downto 20) => of_q6(3 downto 0),
      oserdes_dq(19 downto 16) => of_q5(3 downto 0),
      oserdes_dq(15 downto 12) => of_q3(3 downto 0),
      oserdes_dq(11 downto 8) => of_q2(3 downto 0),
      oserdes_dq(7 downto 4) => of_q1(3 downto 0),
      oserdes_dq(3 downto 0) => of_q0(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => ddr_ck_out_q(0),
      R => '0',
      S => \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => ddr_ck_out_q(0),
      O => ddr_ck_out(0),
      OB => ddr_ck_out(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized2\
     port map (
      A_of_ctl_full => A_of_ctl_full,
      D0(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D0(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D2(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D2(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D2(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D2(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D3(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D3(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D4(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D4(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D7(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D7(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D7(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D7(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\,
      D8(3 downto 0) => of_d8(3 downto 0),
      D9(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D9(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      SR(0) => \^ofifo_rst\,
      calib_cmd_wren => calib_cmd_wren,
      \cmd_pipe_plus.mc_address_reg[25]\(21 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0),
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      mc_address(0) => mc_address(0),
      mc_cas_n(0) => mc_cas_n(0),
      mem_out(39 downto 0) => mem_out(39 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[6]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      sys_rst => sys_rst
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => A_rst_primitives_reg,
      Q => \^ofifo_rst\,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => out_fifo_n_1,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D0(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D1(3 downto 0) => D1(3 downto 0),
      D2(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D2(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D2(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D3(3 downto 0) => \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0),
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D4(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D4(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D5(7 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0),
      D6(7 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0),
      D7(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D7(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D7(3 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0),
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\,
      D8(3 downto 0) => of_d8(3 downto 0),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D9(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => A_of_ctl_full,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => \^ofifo_rst\,
      WRCLK => sys_rst,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => A_po_coarse_enable86_out,
      COARSEINC => \calib_sel_reg[1]\,
      COARSEOVERFLOW => phaser_out_n_0,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(8) => phaser_out_n_13,
      COUNTERREADVAL(7) => phaser_out_n_14,
      COUNTERREADVAL(6) => phaser_out_n_15,
      COUNTERREADVAL(5) => phaser_out_n_16,
      COUNTERREADVAL(4) => phaser_out_n_17,
      COUNTERREADVAL(3) => phaser_out_n_18,
      COUNTERREADVAL(2) => phaser_out_n_19,
      COUNTERREADVAL(1) => phaser_out_n_20,
      COUNTERREADVAL(0) => phaser_out_n_21,
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_po_fine_enable83_out,
      FINEINC => A_po_fine_inc89_out,
      FINEOVERFLOW => phaser_out_n_1,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => sys_rst
    );
phy_mc_cmd_full_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_of_ctl_full,
      I1 => D_of_ctl_full,
      O => phy_mc_cmd_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized0\ is
  port (
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : out STD_LOGIC;
    pi_phase_locked_all_r1_reg : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    out_dqs : out STD_LOGIC;
    ts_dqs : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_5\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    p_22_in : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    out_dm : out STD_LOGIC;
    ts_dm : out STD_LOGIC;
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    rd_buf_we : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_data_en : out STD_LOGIC;
    rd_active_r_reg : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    idelay_ld_rst : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_pi_counter_load_en38_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    C_pi_fine_enable34_out : in STD_LOGIC;
    C_pi_fine_inc36_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    in_dqs : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    C_pi_rst_dqs_find32_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INRANKC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_po_coarse_enable20_out : in STD_LOGIC;
    C_po_fine_enable18_out : in STD_LOGIC;
    C_po_fine_inc22_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_rst_primitives_reg_0 : in STD_LOGIC;
    mc_read_idle_r_reg : in STD_LOGIC;
    C_idelay_ce8_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    mc_read_idle_r_reg_0 : in STD_LOGIC;
    mc_read_idle_r_reg_1 : in STD_LOGIC;
    mc_read_idle_r_reg_2 : in STD_LOGIC;
    mc_read_idle_r_reg_3 : in STD_LOGIC;
    mc_read_idle_r_reg_4 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized0\ : entity is "mig_7series_v2_3_ddr_byte_lane";
end \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized0\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized0\ is
  signal C_if_a_empty : STD_LOGIC;
  signal C_pi_dqs_out_of_range : STD_LOGIC;
  signal C_pi_fine_overflow : STD_LOGIC;
  signal C_po_coarse_overflow : STD_LOGIC;
  signal C_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C_po_fine_overflow : STD_LOGIC;
  signal ddr_byte_group_io_n_2 : STD_LOGIC;
  signal ddr_byte_group_io_n_3 : STD_LOGIC;
  signal ddr_byte_group_io_n_4 : STD_LOGIC;
  signal ddr_byte_group_io_n_5 : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : STD_LOGIC;
  signal if_d2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal if_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_1\ : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_3\ : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal \^my_empty_reg[4]_rep\ : STD_LOGIC;
  signal of_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_d2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d5 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d6 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d7 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d8 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d9 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_49\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_50\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren_pre : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_1 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal out_fifo_n_3 : STD_LOGIC;
  signal out_fifo_n_40 : STD_LOGIC;
  signal out_fifo_n_41 : STD_LOGIC;
  signal out_fifo_n_42 : STD_LOGIC;
  signal out_fifo_n_43 : STD_LOGIC;
  signal out_fifo_n_48 : STD_LOGIC;
  signal out_fifo_n_49 : STD_LOGIC;
  signal out_fifo_n_50 : STD_LOGIC;
  signal out_fifo_n_51 : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_5\ : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_7\ : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal rd_data_r : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ <= \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\;
  \my_empty_reg[4]_rep\ <= \^my_empty_reg[4]_rep\;
ddr_byte_group_io: entity work.\ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized0\
     port map (
      A_rst_primitives_reg => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      A_rst_primitives_reg_0 => A_rst_primitives_reg_0,
      A_rst_primitives_reg_1 => A_rst_primitives_reg,
      CTSBUS(0) => oserdes_dqs_ts(0),
      C_idelay_ce8_out => C_idelay_ce8_out,
      D0(3) => ddr_byte_group_io_n_2,
      D0(2) => ddr_byte_group_io_n_3,
      D0(1) => ddr_byte_group_io_n_4,
      D0(0) => ddr_byte_group_io_n_5,
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(3) => out_fifo_n_40,
      Q5(2) => out_fifo_n_41,
      Q5(1) => out_fifo_n_42,
      Q5(0) => out_fifo_n_43,
      Q6(3) => out_fifo_n_48,
      Q6(2) => out_fifo_n_49,
      Q6(1) => out_fifo_n_50,
      Q6(0) => out_fifo_n_51,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_5\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \gen_byte_sel_div2.calib_in_common_reg\,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      iserdes_clkdiv => iserdes_clkdiv,
      mc_read_idle_r_reg => mc_read_idle_r_reg,
      mc_read_idle_r_reg_0 => mc_read_idle_r_reg_0,
      mc_read_idle_r_reg_1 => mc_read_idle_r_reg_1,
      mc_read_idle_r_reg_2 => mc_read_idle_r_reg_2,
      mc_read_idle_r_reg_3 => mc_read_idle_r_reg_3,
      mc_read_idle_r_reg_4 => mc_read_idle_r_reg_4,
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      out_dm => out_dm,
      out_dqs => out_dqs,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      po_oserdes_rst => po_oserdes_rst,
      sys_rst => sys_rst,
      ts_dm => ts_dm,
      ts_dqs => ts_dqs
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \if_empty_\,
      Q => \^my_empty_reg[4]_rep\,
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q0(0),
      Q => rd_data_r(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q1(4),
      Q => rd_data_r(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q1(5),
      Q => rd_data_r(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q1(6),
      Q => rd_data_r(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q1(7),
      Q => rd_data_r(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(0),
      Q => rd_data_r(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(1),
      Q => rd_data_r(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(2),
      Q => rd_data_r(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(3),
      Q => rd_data_r(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q0(1),
      Q => rd_data_r(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(4),
      Q => rd_data_r(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(5),
      Q => rd_data_r(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(6),
      Q => rd_data_r(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q2(7),
      Q => rd_data_r(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(0),
      Q => rd_data_r(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(1),
      Q => rd_data_r(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(2),
      Q => rd_data_r(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(3),
      Q => rd_data_r(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(4),
      Q => rd_data_r(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(5),
      Q => rd_data_r(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q0(2),
      Q => rd_data_r(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(6),
      Q => rd_data_r(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q3(7),
      Q => rd_data_r(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(0),
      Q => rd_data_r(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(1),
      Q => rd_data_r(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(2),
      Q => rd_data_r(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(3),
      Q => rd_data_r(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(4),
      Q => rd_data_r(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(5),
      Q => rd_data_r(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(6),
      Q => rd_data_r(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q4(7),
      Q => rd_data_r(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q0(3),
      Q => rd_data_r(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(0),
      Q => rd_data_r(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(1),
      Q => rd_data_r(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(2),
      Q => rd_data_r(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(3),
      Q => rd_data_r(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(4),
      Q => rd_data_r(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(5),
      Q => rd_data_r(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(6),
      Q => rd_data_r(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q5(7),
      Q => rd_data_r(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(0),
      Q => rd_data_r(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(1),
      Q => rd_data_r(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q0(4),
      Q => rd_data_r(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(2),
      Q => rd_data_r(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(3),
      Q => rd_data_r(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(4),
      Q => rd_data_r(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(5),
      Q => rd_data_r(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(6),
      Q => rd_data_r(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q6(7),
      Q => rd_data_r(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(0),
      Q => rd_data_r(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(1),
      Q => rd_data_r(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(2),
      Q => rd_data_r(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(3),
      Q => rd_data_r(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q0(5),
      Q => rd_data_r(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(4),
      Q => rd_data_r(60),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(5),
      Q => rd_data_r(61),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(6),
      Q => rd_data_r(62),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q7(7),
      Q => rd_data_r(63),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(0),
      Q => rd_data_r(64),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(1),
      Q => rd_data_r(65),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(2),
      Q => rd_data_r(66),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(3),
      Q => rd_data_r(67),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(4),
      Q => rd_data_r(68),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(5),
      Q => rd_data_r(69),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(6),
      Q => rd_data_r(70),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => if_q8(7),
      Q => rd_data_r(71),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.ddr2_mig_7series_v2_3_ddr_if_post_fifo
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      D(31 downto 0) => D(31 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      Q(0) => Q(0),
      SR(0) => ififo_rst,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \^my_empty_reg[4]_rep\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(65 downto 6) => rd_data_r(71 downto 12),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\(5 downto 0) => rd_data_r(5 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      ram_init_done_r => ram_init_done_r,
      rd_active_r_reg => rd_active_r_reg,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_we => rd_buf_we,
      rd_data_en => rd_data_en,
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\(0) => \read_fifo.tail_r_reg[1]\(0),
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]_0\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sys_rst => sys_rst,
      tail_r(1 downto 0) => tail_r(1 downto 0)
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => ififo_rst0,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => C_if_a_empty,
      ALMOSTFULL => \in_fifo_gen.in_fifo_n_1\,
      D0(3) => ddr_byte_group_io_n_2,
      D0(2) => ddr_byte_group_io_n_3,
      D0(1) => ddr_byte_group_io_n_4,
      D0(0) => ddr_byte_group_io_n_5,
      D1(3) => '0',
      D1(2) => '0',
      D1(1) => '0',
      D1(0) => '0',
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3) => '0',
      D9(2) => '0',
      D9(1) => '0',
      D9(0) => '0',
      EMPTY => \if_empty_\,
      FULL => \in_fifo_gen.in_fifo_n_3\,
      Q0(7 downto 0) => if_q0(7 downto 0),
      Q1(7 downto 0) => if_q1(7 downto 0),
      Q2(7 downto 0) => if_q2(7 downto 0),
      Q3(7 downto 0) => if_q3(7 downto 0),
      Q4(7 downto 0) => if_q4(7 downto 0),
      Q5(7 downto 0) => if_q5(7 downto 0),
      Q6(7 downto 0) => if_q6(7 downto 0),
      Q7(7 downto 0) => if_q7(7 downto 0),
      Q8(7 downto 0) => if_q8(7 downto 0),
      Q9(7 downto 0) => if_q9(7 downto 0),
      RDCLK => sys_rst,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized3\
     port map (
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_49\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_50\,
      D1(7 downto 0) => of_d1(7 downto 0),
      D2(3 downto 0) => of_d2(7 downto 4),
      D3(3 downto 0) => of_d3(7 downto 4),
      D4(3 downto 0) => of_d4(7 downto 4),
      D5(3 downto 0) => of_d5(7 downto 4),
      D6(3 downto 0) => of_d6(7 downto 4),
      D7(3 downto 0) => of_d7(7 downto 4),
      D8(3 downto 0) => of_d8(7 downto 4),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D9(5 downto 0) => of_d9(5 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      \entry_cnt_reg[4]_0\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[6]_0\(31 downto 0) => \my_empty_reg[6]\(31 downto 0),
      of_wren_pre => of_wren_pre,
      ofifo_rst => ofifo_rst,
      ofifo_rst_reg => out_fifo_n_3,
      phy_dout(35 downto 0) => phy_dout(35 downto 0),
      sys_rst => sys_rst,
      \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0)
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => ofifo_rst0,
      Q => ofifo_rst,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => out_fifo_n_1,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_49\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_50\,
      D0(3 downto 0) => D0(3 downto 0),
      D1(7 downto 0) => of_d1(7 downto 0),
      D2(7 downto 4) => of_d2(7 downto 4),
      D2(3 downto 0) => D2(3 downto 0),
      D3(7 downto 4) => of_d3(7 downto 4),
      D3(3 downto 0) => D3(3 downto 0),
      D4(7 downto 4) => of_d4(7 downto 4),
      D4(3 downto 0) => D4(3 downto 0),
      D5(7 downto 4) => of_d5(7 downto 4),
      D5(3 downto 0) => D5(3 downto 0),
      D6(7 downto 4) => of_d6(7 downto 4),
      D6(3 downto 0) => D6(3 downto 0),
      D7(7 downto 4) => of_d7(7 downto 4),
      D7(3 downto 0) => D7(3 downto 0),
      D8(7 downto 4) => of_d8(7 downto 4),
      D8(3 downto 0) => D8(3 downto 0),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D9(5 downto 0) => of_d9(5 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => out_fifo_n_3,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3) => out_fifo_n_40,
      Q5(2) => out_fifo_n_41,
      Q5(1) => out_fifo_n_42,
      Q5(0) => out_fifo_n_43,
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3) => out_fifo_n_48,
      Q6(2) => out_fifo_n_49,
      Q6(1) => out_fifo_n_50,
      Q6(0) => out_fifo_n_51,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => sys_rst,
      WREN => of_wren_pre
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 5.000000,
      REFCLK_PERIOD => 2.500000,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
        port map (
      BURSTPENDINGPHY => INBURSTPENDING(0),
      COUNTERLOADEN => C_pi_counter_load_en38_out,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => C_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_pi_fine_enable34_out,
      FINEINC => C_pi_fine_inc36_out,
      FINEOVERFLOW => C_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \phaser_in_gen.phaser_in_n_5\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => pi_phase_locked_all_r1_reg,
      PHASEREFCLK => in_dqs,
      RANKSELPHY(1 downto 0) => INRANKC(1 downto 0),
      RCLK => \phaser_in_gen.phaser_in_n_7\,
      RST => A_rst_primitives_reg,
      RSTDQSFIND => C_pi_rst_dqs_find32_out,
      SYNCIN => sync_pulse,
      SYSCLK => sys_rst,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => C_po_coarse_enable20_out,
      COARSEINC => \calib_sel_reg[1]\,
      COARSEOVERFLOW => C_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(8 downto 0) => C_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_po_fine_enable18_out,
      FINEINC => C_po_fine_inc22_out,
      FINEOVERFLOW => C_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => sys_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized1\ is
  port (
    D_of_ctl_full : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_coarse_enable47_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable44_out : in STD_LOGIC;
    D_po_fine_inc50_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_odt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mux_cmd_wren : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized1\ : entity is "mig_7series_v2_3_ddr_byte_lane";
end \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized1\;

architecture STRUCTURE of \ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized1\ is
  signal D_of_ctl_a_full : STD_LOGIC;
  signal \^d_of_ctl_full\ : STD_LOGIC;
  signal D_po_coarse_overflow : STD_LOGIC;
  signal D_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D_po_fine_overflow : STD_LOGIC;
  signal of_d2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal of_d3 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal of_d4 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  D_of_ctl_full <= \^d_of_ctl_full\;
ddr_byte_group_io: entity work.\ddr2_mig_7series_v2_3_ddr_byte_group_io__parameterized1\
     port map (
      mem_dq_out(8 downto 0) => mem_dq_out(8 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(35 downto 32) => of_q5(7 downto 4),
      oserdes_dq(31 downto 28) => of_q9(3 downto 0),
      oserdes_dq(27 downto 24) => of_q7(3 downto 0),
      oserdes_dq(23 downto 20) => of_q6(3 downto 0),
      oserdes_dq(19 downto 16) => of_q5(3 downto 0),
      oserdes_dq(15 downto 12) => of_q4(3 downto 0),
      oserdes_dq(11 downto 8) => of_q3(3 downto 0),
      oserdes_dq(7 downto 4) => of_q2(3 downto 0),
      oserdes_dq(3 downto 0) => of_q0(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized4\
     port map (
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1\,
      D2(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2\,
      D2(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\,
      D2(1 downto 0) => of_d2(3 downto 2),
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D3(1 downto 0) => of_d3(3 downto 2),
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D4(1 downto 0) => of_d4(3 downto 2),
      D6(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D6(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D6(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D6(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D8(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D8(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D8(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D8(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D9(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D9(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      d_in(16 downto 0) => d_in(16 downto 0),
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      mc_cas_n(0) => mc_cas_n(0),
      mc_ras_n(0) => mc_ras_n(0),
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      ofifo_rst_reg => \^d_of_ctl_full\,
      \rd_ptr_timing_reg[0]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      \rd_ptr_timing_reg[0]_1\(29 downto 0) => \rd_ptr_timing_reg[0]\(29 downto 0),
      sys_rst => sys_rst
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => D_of_ctl_a_full,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D0(3 downto 0) => \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0),
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D2(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0\,
      D2(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\,
      D2(3 downto 2) => of_d2(3 downto 2),
      D2(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0),
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D3(3 downto 2) => of_d3(3 downto 2),
      D3(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D4(3 downto 2) => of_d4(3 downto 2),
      D4(1 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0),
      D5(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      D6(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D6(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D6(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D6(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D6(3 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0),
      D7(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D7(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D7(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D8(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D8(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D8(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D8(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D9(3 downto 0) => D9(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => \^d_of_ctl_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => SR(0),
      WRCLK => sys_rst,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => D_po_coarse_enable47_out,
      COARSEINC => \calib_zero_ctrl_reg[0]\,
      COARSEOVERFLOW => D_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => \calib_zero_ctrl_reg[0]\,
      COUNTERREADVAL(8 downto 0) => D_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => D_po_fine_enable44_out,
      FINEINC => D_po_fine_inc50_out,
      FINEOVERFLOW => D_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => sys_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_calib_top is
  port (
    init_complete_r_timing : out STD_LOGIC;
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : out STD_LOGIC;
    complex_oclkdelay_calib_done_r1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    calib_complete : out STD_LOGIC;
    calib_cmd_wren : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    tempmon_pi_f_inc : out STD_LOGIC;
    idelay_inc : out STD_LOGIC;
    rdlvl_stg1_done_r1 : out STD_LOGIC;
    calib_in_common : out STD_LOGIC;
    app_zq_r_reg : out STD_LOGIC;
    \my_empty_reg[6]\ : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[2]\ : out STD_LOGIC;
    init_calib_complete_r_reg : out STD_LOGIC;
    po_ck_addr_cmd_delay_done : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    reset_if : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_fine_dly_dec_done : out STD_LOGIC;
    \my_empty_reg[6]_0\ : out STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[2]\ : out STD_LOGIC;
    wrcal_done_reg : out STD_LOGIC;
    rd_data_offset_cal_done : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC;
    \wr_ptr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC;
    \complex_num_reads_reg[0]\ : out STD_LOGIC;
    maint_prescaler_r1 : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_timing_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    phy_read_calib : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    ififo_rst0 : out STD_LOGIC;
    ofifo_rst0 : out STD_LOGIC;
    A_po_coarse_enable86_out : out STD_LOGIC;
    A_po_fine_enable83_out : out STD_LOGIC;
    A_po_fine_inc89_out : out STD_LOGIC;
    C_idelay_ce8_out : out STD_LOGIC;
    C_po_fine_inc22_out : out STD_LOGIC;
    C_po_fine_enable18_out : out STD_LOGIC;
    C_po_coarse_enable20_out : out STD_LOGIC;
    C_pi_rst_dqs_find32_out : out STD_LOGIC;
    C_pi_fine_inc36_out : out STD_LOGIC;
    C_pi_fine_enable34_out : out STD_LOGIC;
    C_pi_counter_load_en38_out : out STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : out STD_LOGIC;
    D_po_fine_enable44_out : out STD_LOGIC;
    D_po_coarse_enable47_out : out STD_LOGIC;
    D_po_fine_inc50_out : out STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg_0\ : out STD_LOGIC;
    fine_adjust_done : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    d_in : out STD_LOGIC_VECTOR ( 13 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[6]_8\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_2\ : out STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    phy_if_reset0 : in STD_LOGIC;
    tempmon_sel_pi_incdec : in STD_LOGIC;
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[0]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    wrcal_done_reg_0 : in STD_LOGIC;
    init_dqsfound_done_r_reg : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tempmon_sample_en : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_1\ : in STD_LOGIC;
    \my_empty_reg[3]\ : in STD_LOGIC;
    \my_empty_reg[5]\ : in STD_LOGIC;
    \my_empty_reg[3]_0\ : in STD_LOGIC;
    \my_empty_reg[5]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    refresh_bank_r : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[1]_0\ : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pi_counter_read_val_w[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pi_counter_read_val_reg[2]\ : in STD_LOGIC;
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_reg_rep[3]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \my_empty_reg[1]_1\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_address : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_rep[3]_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \my_empty_reg[1]_2\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ld_rst : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mc_wrdata_en : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_calib_top : entity is "mig_7series_v2_3_ddr_calib_top";
end ddr2_mig_7series_v2_3_ddr_calib_top;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_calib_top is
  signal \^app_zq_r_reg\ : STD_LOGIC;
  signal \^calib_complete\ : STD_LOGIC;
  signal \^calib_in_common\ : STD_LOGIC;
  signal calib_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_zero_ctrl : STD_LOGIC;
  signal calib_zero_inputs : STD_LOGIC;
  signal cmd_po_en_stg2_f : STD_LOGIC;
  signal cnt_shift_r1354_out : STD_LOGIC;
  signal \^complex_oclkdelay_calib_done_r1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr_phy_tempmon_0_n_3 : STD_LOGIC;
  signal detect_pi_found_dqs : STD_LOGIC;
  signal dqs_found_prech_req : STD_LOGIC;
  signal \^dqs_po_dec_done\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_5\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_6\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_8\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\ : STD_LOGIC;
  signal idelay_ce : STD_LOGIC;
  signal idelay_ce_int : STD_LOGIC;
  signal idelay_ce_r1 : STD_LOGIC;
  signal idelay_inc_int : STD_LOGIC;
  signal idelay_inc_r1 : STD_LOGIC;
  signal idelay_ld : STD_LOGIC;
  signal \^init_calib_complete_r_reg\ : STD_LOGIC;
  signal \init_calib_complete_reg_rep__3_n_0\ : STD_LOGIC;
  signal \mb_wrlvl_off.u_phy_wrlvl_off_delay_n_5\ : STD_LOGIC;
  signal \^my_empty_reg[1]\ : STD_LOGIC;
  signal \^my_empty_reg[6]\ : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal phy_if_reset : STD_LOGIC;
  signal pi_calib_done : STD_LOGIC;
  signal pi_dqs_found_done_r1 : STD_LOGIC;
  signal pi_dqs_found_rank_done : STD_LOGIC;
  signal \^pi_fine_dly_dec_done\ : STD_LOGIC;
  signal \^po_ck_addr_cmd_delay_done\ : STD_LOGIC;
  signal prech_done : STD_LOGIC;
  signal rd_active_r : STD_LOGIC;
  signal rdlvl_last_byte_done : STD_LOGIC;
  signal rdlvl_prech_req : STD_LOGIC;
  signal \^rdlvl_stg1_done_r1\ : STD_LOGIC;
  signal rdlvl_stg1_rank_done : STD_LOGIC;
  signal \^rdlvl_stg1_start_r_reg\ : STD_LOGIC;
  signal \^reset_if\ : STD_LOGIC;
  signal reset_if_r8_reg_srl8_n_0 : STD_LOGIC;
  signal reset_if_r9 : STD_LOGIC;
  signal stg1_wr_done : STD_LOGIC;
  signal tempmon_pi_f_en_r : STD_LOGIC;
  signal \^tempmon_pi_f_inc\ : STD_LOGIC;
  signal tempmon_pi_f_inc_r : STD_LOGIC;
  signal u_ddr_phy_init_n_15 : STD_LOGIC;
  signal u_ddr_phy_init_n_162 : STD_LOGIC;
  signal u_ddr_phy_init_n_163 : STD_LOGIC;
  signal u_ddr_phy_init_n_164 : STD_LOGIC;
  signal u_ddr_phy_init_n_2 : STD_LOGIC;
  signal u_ddr_phy_init_n_20 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_0 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_1 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_12 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_13 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_14 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_15 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_16 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_17 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_2 : STD_LOGIC;
  signal u_ddr_phy_rdlvl_n_3 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_0 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_1 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_10 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_11 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_12 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_13 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_14 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_15 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_16 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_17 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_18 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_19 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_2 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_20 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_21 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_22 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_23 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_24 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_25 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_26 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_27 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_29 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_3 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_4 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_5 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_6 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_7 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_8 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_9 : STD_LOGIC;
  signal \^wr_ptr_reg[2]\ : STD_LOGIC;
  signal \^wrcal_done_reg\ : STD_LOGIC;
  signal wrcal_prech_req : STD_LOGIC;
  signal wrcal_rd_wait : STD_LOGIC;
  signal wrlvl_byte_redo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[0]_i_2\ : label is "soft_lutpair330";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of init_calib_complete_reg : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of init_calib_complete_reg_rep : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__0\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__1\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__2\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__3\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__4\ : label is "init_calib_complete_reg";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_timer_r[2]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \phaser_out_i_2__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \phaser_out_i_2__1\ : label is "soft_lutpair329";
  attribute srl_name : string;
  attribute srl_name of reset_if_r8_reg_srl8 : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 ";
begin
  app_zq_r_reg <= \^app_zq_r_reg\;
  calib_complete <= \^calib_complete\;
  calib_in_common <= \^calib_in_common\;
  complex_oclkdelay_calib_done_r1_reg(0) <= \^complex_oclkdelay_calib_done_r1_reg\(0);
  dqs_po_dec_done <= \^dqs_po_dec_done\;
  init_calib_complete_r_reg <= \^init_calib_complete_r_reg\;
  \my_empty_reg[1]\ <= \^my_empty_reg[1]\;
  \my_empty_reg[6]\ <= \^my_empty_reg[6]\;
  pi_fine_dly_dec_done <= \^pi_fine_dly_dec_done\;
  po_ck_addr_cmd_delay_done <= \^po_ck_addr_cmd_delay_done\;
  rdlvl_stg1_done_r1 <= \^rdlvl_stg1_done_r1\;
  rdlvl_stg1_start_r_reg <= \^rdlvl_stg1_start_r_reg\;
  reset_if <= \^reset_if\;
  tempmon_pi_f_inc <= \^tempmon_pi_f_inc\;
  \wr_ptr_reg[2]\ <= \^wr_ptr_reg[2]\;
  wrcal_done_reg <= \^wrcal_done_reg\;
\calib_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__10\,
      Q => calib_sel(1),
      R => '0'
    );
\calib_zero_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_dqsfound_done_r_reg,
      Q => calib_zero_ctrl,
      R => '0'
    );
\calib_zero_inputs_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => ddr_phy_tempmon_0_n_3,
      Q => calib_zero_inputs,
      S => rstdiv0_sync_r1
    );
ddr_phy_tempmon_0: entity work.ddr2_mig_7series_v2_3_ddr_phy_tempmon
     port map (
      calib_sel0 => calib_sel0,
      \calib_zero_inputs_reg[0]\ => ddr_phy_tempmon_0_n_3,
      \device_temp_r_reg[11]\(11 downto 0) => \device_temp_r_reg[11]\(11 downto 0),
      init_calib_complete_reg => \^calib_complete\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10_1\,
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__5\(2 downto 0) => \rstdiv0_sync_r1_reg_rep__5\(2 downto 0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__9\(0) => \rstdiv0_sync_r1_reg_rep__9\(0),
      sys_rst => sys_rst,
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_pi_f_inc_r_reg => \^tempmon_pi_f_inc\,
      tempmon_sample_en => tempmon_sample_en
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\: entity work.ddr2_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr
     port map (
      A_po_fine_enable83_out => A_po_fine_enable83_out,
      A_po_fine_inc89_out => A_po_fine_inc89_out,
      A_rst_primitives => A_rst_primitives,
      C_pi_rst_dqs_find32_out => C_pi_rst_dqs_find32_out,
      C_po_fine_enable18_out => C_po_fine_enable18_out,
      C_po_fine_inc22_out => C_po_fine_inc22_out,
      D_po_fine_enable44_out => D_po_fine_enable44_out,
      D_po_fine_inc50_out => D_po_fine_inc50_out,
      \calib_data_offset_0_reg[0]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7\,
      \calib_data_offset_0_reg[1]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_6\,
      \calib_data_offset_0_reg[2]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_5\,
      \calib_data_offset_0_reg[3]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4\,
      \calib_data_offset_0_reg[4]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\,
      \calib_data_offset_0_reg[5]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2\,
      calib_sel(0) => calib_sel(1),
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      \cmd_pipe_plus.mc_data_offset_reg[3]\ => \cmd_pipe_plus.mc_data_offset_reg[3]\,
      \cmd_pipe_plus.mc_data_offset_reg[3]_0\ => \cmd_pipe_plus.mc_data_offset_reg[3]_0\,
      \cmd_pipe_plus.mc_data_offset_reg[3]_1\ => \cmd_pipe_plus.mc_data_offset_reg[3]_1\,
      \cmd_pipe_plus.mc_data_offset_reg[3]_2\ => \cmd_pipe_plus.mc_data_offset_reg[3]_2\,
      \cmd_pipe_plus.mc_data_offset_reg[5]\ => \cmd_pipe_plus.mc_data_offset_reg[5]\,
      \cmd_pipe_plus.mc_data_offset_reg[5]_0\ => \cmd_pipe_plus.mc_data_offset_reg[5]_0\,
      delay_done_r4_reg => \mb_wrlvl_off.u_phy_wrlvl_off_delay_n_5\,
      detect_pi_found_dqs => detect_pi_found_dqs,
      detect_pi_found_dqs_reg => u_ddr_phy_init_n_20,
      dqs_found_prech_req => dqs_found_prech_req,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      fine_adjust_done => fine_adjust_done,
      \gen_byte_sel_div2.calib_in_common_reg\ => \gen_byte_sel_div2.calib_in_common_reg_0\,
      \gen_byte_sel_div2.calib_in_common_reg_0\ => \^calib_in_common\,
      ififo_rst0 => ififo_rst0,
      init_dqsfound_done_r1_reg_0 => rd_data_offset_cal_done,
      \init_state_r_reg[1]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_8\,
      ofifo_rst0 => ofifo_rst0,
      p_1_in25_in => p_1_in25_in,
      phy_if_reset => phy_if_reset,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      pi_dqs_found_start_reg => u_ddr_phy_init_n_163,
      po_en_s2_f => cmd_po_en_stg2_f,
      prech_done => prech_done,
      prech_req_posedge_r_reg => u_ddr_phy_init_n_2,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10_1\,
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__5\(0) => \rstdiv0_sync_r1_reg_rep__5\(2),
      sys_rst => sys_rst
    );
\gen_byte_sel_div2.calib_in_common_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wrcal_done_reg_0,
      Q => \^calib_in_common\,
      R => '0'
    );
\grant_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^app_zq_r_reg\,
      I1 => refresh_bank_r,
      O => \grant_r_reg[0]\
    );
idelay_ce_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_ce_int,
      Q => idelay_ce_r1,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
idelay_ce_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_ce_r1,
      Q => idelay_ce,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
idelay_inc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_inc_int,
      Q => idelay_inc_r1,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
idelay_inc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => idelay_inc_r1,
      Q => idelay_inc,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => init_calib_complete,
      R => '0'
    );
init_calib_complete_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => \^app_zq_r_reg\,
      R => '0'
    );
\init_calib_complete_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => \^my_empty_reg[6]\,
      R => '0'
    );
\init_calib_complete_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => \^my_empty_reg[1]\,
      R => '0'
    );
\init_calib_complete_reg_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => \^wr_ptr_reg[2]\,
      R => '0'
    );
\init_calib_complete_reg_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => \init_calib_complete_reg_rep__3_n_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^calib_complete\,
      Q => \^init_calib_complete_r_reg\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => calib_sel(1),
      I3 => \^calib_in_common\,
      O => C_idelay_ce8_out
    );
\mb_wrlvl_off.u_phy_wrlvl_off_delay\: entity work.ddr2_mig_7series_v2_3_ddr_phy_wrlvl_off_delay
     port map (
      A_po_coarse_enable86_out => A_po_coarse_enable86_out,
      C_po_coarse_enable20_out => C_po_coarse_enable20_out,
      D_po_coarse_enable47_out => D_po_coarse_enable47_out,
      calib_sel(0) => calib_sel(1),
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \mb_wrlvl_off.u_phy_wrlvl_off_delay_n_5\,
      \gen_byte_sel_div2.calib_in_common_reg_0\ => \^calib_in_common\,
      phy_mc_go => phy_mc_go,
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      po_ck_addr_cmd_delay_done => \^po_ck_addr_cmd_delay_done\,
      po_en_s2_f => cmd_po_en_stg2_f,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10_1\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      sys_rst => sys_rst
    );
mem_reg_0_15_60_65_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => mc_cas_n(0),
      O => \my_empty_reg[6]_8\(18)
    );
mem_reg_0_15_66_71_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__3_n_0\,
      I1 => mc_address(19),
      O => \my_empty_reg[6]_8\(19)
    );
\mem_reg_0_15_72_77_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__3_n_0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(33),
      O => phy_dout(33)
    );
\mem_reg_0_15_72_77_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__3_n_0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(32),
      O => phy_dout(32)
    );
mem_reg_0_15_72_77_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__3_n_0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(35),
      O => phy_dout(35)
    );
mem_reg_0_15_72_77_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__3_n_0\,
      I1 => \write_buffer.wr_buf_out_data_reg[35]\(34),
      O => phy_dout(34)
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^app_zq_r_reg\,
      O => maint_prescaler_r1
    );
\phaser_in_gen.phaser_in_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => calib_sel(1),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => \pi_dqs_found_lanes_r1_reg[2]\
    );
\phaser_out_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => calib_sel(1),
      I1 => \^calib_in_common\,
      I2 => calib_zero_ctrl,
      I3 => calib_zero_inputs,
      O => \my_empty_reg[6]_0\
    );
\phaser_out_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => calib_zero_ctrl,
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => \rd_ptr_timing_reg[0]\
    );
phy_if_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => phy_if_reset0,
      Q => phy_if_reset,
      R => '0'
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => calib_sel(1),
      O => \pi_counter_read_val_reg[5]\
    );
reset_if_r8_reg_srl8: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => sys_rst,
      D => \^reset_if\,
      Q => reset_if_r8_reg_srl8_n_0
    );
reset_if_r9_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => reset_if_r8_reg_srl8_n_0,
      Q => reset_if_r9,
      R => '0'
    );
reset_if_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => u_ddr_phy_rdlvl_n_17,
      Q => \^reset_if\,
      R => '0'
    );
tempmon_pi_f_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => tempmon_sel_pi_incdec,
      Q => tempmon_pi_f_en_r,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
tempmon_pi_f_inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^tempmon_pi_f_inc\,
      Q => tempmon_pi_f_inc_r,
      R => \rstdiv0_sync_r1_reg_rep__3\
    );
u_ddr_phy_init: entity work.ddr2_mig_7series_v2_3_ddr_phy_init
     port map (
      A_rst_primitives_reg => A_rst_primitives_reg,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      E(0) => E(0),
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[5]\(5 downto 0) => \cmd_pipe_plus.mc_data_offset_reg[5]_1\(5 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(0) => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      \cnt_shift_r_reg[3]\(0) => cnt_shift_r1354_out,
      \complex_num_reads_reg[0]_0\ => \complex_num_reads_reg[0]\,
      d_in(13 downto 0) => d_in(13 downto 0),
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_done_r_reg => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\,
      dqs_found_done_r_reg_0 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_8\,
      dqs_found_prech_req => dqs_found_prech_req,
      dqs_found_start_r_reg => u_ddr_phy_init_n_163,
      init_calib_complete_reg_0 => \^calib_complete\,
      init_calib_complete_reg_rep => \^app_zq_r_reg\,
      \init_calib_complete_reg_rep__0\ => \^my_empty_reg[6]\,
      \init_calib_complete_reg_rep__1\ => \^my_empty_reg[1]\,
      \init_calib_complete_reg_rep__2\ => \^wr_ptr_reg[2]\,
      \init_calib_complete_reg_rep__3\ => \init_calib_complete_reg_rep__3_n_0\,
      \init_calib_complete_reg_rep__4\ => \^init_calib_complete_r_reg\,
      init_complete_r_timing => init_complete_r_timing,
      init_complete_r_timing_reg_0 => init_complete_r_timing_reg,
      mc_address(19) => mc_address(20),
      mc_address(18 downto 0) => mc_address(18 downto 0),
      mc_cas_n(0) => mc_cas_n(0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(0) => mc_ras_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(31 downto 0) => mem_out(31 downto 0),
      mpr_rdlvl_start_r_reg => u_ddr_phy_init_n_164,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_1\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_2\,
      \my_empty_reg[3]\ => \my_empty_reg[3]\,
      \my_empty_reg[3]_0\ => \my_empty_reg[3]_0\,
      \my_empty_reg[5]\ => \my_empty_reg[5]\,
      \my_empty_reg[5]_0\ => \my_empty_reg[5]_0\,
      \my_empty_reg[6]\(19 downto 18) => \my_empty_reg[6]_8\(21 downto 20),
      \my_empty_reg[6]\(17 downto 0) => \my_empty_reg[6]_8\(17 downto 0),
      \my_empty_reg[6]_0\(3 downto 0) => \my_empty_reg[6]_1\(3 downto 0),
      \my_empty_reg[6]_1\(3 downto 0) => \my_empty_reg[6]_2\(3 downto 0),
      \my_empty_reg[6]_2\(3 downto 0) => \my_empty_reg[6]_3\(3 downto 0),
      \my_empty_reg[6]_3\(7 downto 0) => \my_empty_reg[6]_4\(7 downto 0),
      \my_empty_reg[6]_4\(7 downto 0) => \my_empty_reg[6]_5\(7 downto 0),
      \my_empty_reg[6]_5\(3 downto 0) => \my_empty_reg[6]_6\(3 downto 0),
      \my_empty_reg[6]_6\(3 downto 0) => \my_empty_reg[6]_7\(3 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\ => \not_strict_mode.status_ram.rd_buf_we_r1_reg\,
      \one_rank.stg1_wr_done_reg_0\ => \one_rank.stg1_wr_done_reg\,
      \one_rank.stg1_wr_done_reg_1\ => u_ddr_phy_init_n_15,
      \one_rank.stg1_wr_done_reg_2\ => u_ddr_phy_rdlvl_n_15,
      p_1_in25_in => p_1_in25_in,
      phy_dout(31 downto 0) => phy_dout(31 downto 0),
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_done_r1_reg_0 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2\,
      pi_dqs_found_done_r1_reg_1 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\,
      pi_dqs_found_done_r1_reg_2 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4\,
      pi_dqs_found_done_r1_reg_3 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_5\,
      pi_dqs_found_done_r1_reg_4 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_6\,
      pi_dqs_found_done_r1_reg_5 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7\,
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      po_ck_addr_cmd_delay_done => \^po_ck_addr_cmd_delay_done\,
      prbs_rdlvl_done_pulse0 => prbs_rdlvl_done_pulse0,
      prech_done => prech_done,
      prech_pending_r_reg_0 => u_ddr_phy_init_n_2,
      rd_active_r => rd_active_r,
      \rd_ptr_reg_rep[3]\(29 downto 0) => \rd_ptr_reg_rep[3]\(29 downto 0),
      \rd_ptr_reg_rep[3]_0\(39 downto 0) => \rd_ptr_reg_rep[3]_0\(39 downto 0),
      \rd_ptr_timing_reg[0]\(3 downto 0) => \rd_ptr_timing_reg[0]_0\(3 downto 0),
      \rd_ptr_timing_reg[0]_0\(1 downto 0) => \rd_ptr_timing_reg[0]_1\(1 downto 0),
      \rd_ptr_timing_reg[0]_1\(1 downto 0) => \rd_ptr_timing_reg[0]_2\(1 downto 0),
      \rd_ptr_timing_reg[0]_2\(1 downto 0) => \rd_ptr_timing_reg[0]_3\(1 downto 0),
      \rd_ptr_timing_reg[0]_3\(7 downto 0) => \rd_ptr_timing_reg[0]_4\(7 downto 0),
      \rd_ptr_timing_reg[0]_4\(3 downto 0) => \rd_ptr_timing_reg[0]_5\(3 downto 0),
      \rd_ptr_timing_reg[0]_5\(3 downto 0) => \rd_ptr_timing_reg[0]_6\(3 downto 0),
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_done_reg => \^complex_oclkdelay_calib_done_r1_reg\(0),
      rdlvl_stg1_done_reg_0 => u_ddr_phy_rdlvl_n_13,
      rdlvl_stg1_done_reg_1 => u_ddr_phy_rdlvl_n_16,
      rdlvl_stg1_done_reg_2 => u_ddr_phy_rdlvl_n_14,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_r_reg => \^rdlvl_stg1_start_r_reg\,
      \row_cnt_victim_rotate.complex_row_cnt_reg[0]_0\ => \^rdlvl_stg1_done_r1\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \rstdiv0_sync_r1_reg_rep__11_1\,
      \rstdiv0_sync_r1_reg_rep__11_2\ => u_ddr_phy_rdlvl_n_12,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \stable_pass_cnt_reg[4]\ => u_ddr_phy_init_n_20,
      stg1_wr_done => stg1_wr_done,
      sys_rst => sys_rst,
      wr_en => wr_en,
      wr_en_0 => wr_en_0,
      \wr_ptr_reg[2]\ => calib_cmd_wren,
      \wr_ptr_reg[2]_0\(0) => \wr_ptr_reg[2]_0\(0),
      wrcal_done_reg => \^wrcal_done_reg\,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrcal_start_reg_0 => u_ddr_phy_init_n_162,
      \write_buffer.wr_buf_out_data_reg[31]\(31 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(31 downto 0),
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_byte_redo_reg => u_ddr_phy_wrcal_n_29,
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_phy_rdlvl: entity work.ddr2_mig_7series_v2_3_ddr_phy_rdlvl
     port map (
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_pi_counter_load_en38_out => C_pi_counter_load_en38_out,
      C_pi_fine_enable34_out => C_pi_fine_enable34_out,
      C_pi_fine_inc36_out => C_pi_fine_inc36_out,
      D(0) => u_ddr_phy_wrcal_n_11,
      E(0) => cnt_shift_r1354_out,
      SS(0) => SS(0),
      calib_sel(0) => calib_sel(1),
      calib_zero_inputs => calib_zero_inputs,
      complex_oclkdelay_calib_done_r1_reg => \^complex_oclkdelay_calib_done_r1_reg\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(0),
      dqs_found_done_r_reg => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \^calib_in_common\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(0) => u_ddr_phy_wrcal_n_25,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(0) => u_ddr_phy_wrcal_n_18,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(0) => u_ddr_phy_wrcal_n_4,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\(0) => u_ddr_phy_wrcal_n_26,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\(0) => u_ddr_phy_wrcal_n_19,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\(0) => u_ddr_phy_wrcal_n_12,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\(0) => u_ddr_phy_wrcal_n_5,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(0) => u_ddr_phy_wrcal_n_27,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(0) => u_ddr_phy_wrcal_n_20,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(0) => u_ddr_phy_wrcal_n_13,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\(0) => u_ddr_phy_wrcal_n_6,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\(0) => u_ddr_phy_wrcal_n_21,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\(0) => u_ddr_phy_wrcal_n_14,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\(0) => u_ddr_phy_wrcal_n_7,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\(0) => u_ddr_phy_wrcal_n_0,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(0) => u_ddr_phy_wrcal_n_22,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(0) => u_ddr_phy_wrcal_n_15,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(0) => u_ddr_phy_wrcal_n_8,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\(0) => u_ddr_phy_wrcal_n_1,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\(0) => u_ddr_phy_wrcal_n_24,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0) => u_ddr_phy_wrcal_n_17,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\(0) => u_ddr_phy_wrcal_n_10,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\(0) => u_ddr_phy_wrcal_n_3,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(0) => u_ddr_phy_wrcal_n_23,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(0) => u_ddr_phy_wrcal_n_16,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(0) => u_ddr_phy_wrcal_n_9,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\(0) => u_ddr_phy_wrcal_n_2,
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0\ => u_ddr_phy_rdlvl_n_3,
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0\ => u_ddr_phy_rdlvl_n_0,
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]_0\ => u_ddr_phy_rdlvl_n_2,
      \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0\ => u_ddr_phy_rdlvl_n_1,
      idelay_ce_int => idelay_ce_int,
      idelay_inc_int => idelay_inc_int,
      idelay_ld => idelay_ld,
      \init_state_r_reg[0]\ => u_ddr_phy_rdlvl_n_16,
      \init_state_r_reg[3]\ => u_ddr_phy_rdlvl_n_15,
      mpr_rdlvl_start_reg => u_ddr_phy_init_n_164,
      \num_refresh_reg[0]\ => u_ddr_phy_rdlvl_n_13,
      \one_rank.stg1_wr_done_reg\ => u_ddr_phy_init_n_15,
      \pi_counter_read_val_reg[2]\ => \pi_counter_read_val_reg[2]\,
      \pi_counter_read_val_w[0]_1\(5 downto 0) => \pi_counter_read_val_w[0]_1\(5 downto 0),
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      prech_done => prech_done,
      rd_active_r => rd_active_r,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_done_r1 => \^rdlvl_stg1_done_r1\,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_reg => \^rdlvl_stg1_start_r_reg\,
      reset_if => \^reset_if\,
      reset_if_r9 => reset_if_r9,
      reset_if_reg => u_ddr_phy_rdlvl_n_17,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_1\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__7\(0) => \rstdiv0_sync_r1_reg_rep__5\(1),
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      stg1_wr_done => stg1_wr_done,
      \stg1_wr_rd_cnt_reg[3]\ => u_ddr_phy_rdlvl_n_12,
      sys_rst => sys_rst,
      tempmon_pi_f_en_r => tempmon_pi_f_en_r,
      tempmon_pi_f_inc_r => tempmon_pi_f_inc_r,
      wrcal_done_reg => \^wrcal_done_reg\,
      \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\ => u_ddr_phy_rdlvl_n_14
    );
u_ddr_phy_wrcal: entity work.ddr2_mig_7series_v2_3_ddr_phy_wrcal
     port map (
      D(0) => u_ddr_phy_wrcal_n_11,
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      calib_sel(0) => calib_sel(1),
      calib_zero_inputs => calib_zero_inputs,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(1),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(1),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(1),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(1),
      \gen_byte_sel_div2.calib_in_common_reg\ => \^calib_in_common\,
      \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => u_ddr_phy_rdlvl_n_3,
      \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => u_ddr_phy_rdlvl_n_0,
      \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => u_ddr_phy_rdlvl_n_2,
      \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => u_ddr_phy_rdlvl_n_1,
      \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]_0\(0) => u_ddr_phy_wrcal_n_25,
      \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]_0\(0) => u_ddr_phy_wrcal_n_18,
      \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]_0\(0) => u_ddr_phy_wrcal_n_4,
      \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]_0\(0) => u_ddr_phy_wrcal_n_26,
      \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]_0\(0) => u_ddr_phy_wrcal_n_19,
      \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]_0\(0) => u_ddr_phy_wrcal_n_12,
      \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]_0\(0) => u_ddr_phy_wrcal_n_5,
      \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]_0\(0) => u_ddr_phy_wrcal_n_27,
      \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]_0\(0) => u_ddr_phy_wrcal_n_20,
      \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]_0\(0) => u_ddr_phy_wrcal_n_13,
      \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]_0\(0) => u_ddr_phy_wrcal_n_6,
      \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]_0\(0) => u_ddr_phy_wrcal_n_21,
      \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]_0\(0) => u_ddr_phy_wrcal_n_14,
      \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]_0\(0) => u_ddr_phy_wrcal_n_7,
      \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]_0\(0) => u_ddr_phy_wrcal_n_0,
      \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]_0\(0) => u_ddr_phy_wrcal_n_22,
      \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]_0\(0) => u_ddr_phy_wrcal_n_15,
      \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]_0\(0) => u_ddr_phy_wrcal_n_8,
      \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]_0\(0) => u_ddr_phy_wrcal_n_1,
      \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]_0\(0) => u_ddr_phy_wrcal_n_24,
      \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]_0\(0) => u_ddr_phy_wrcal_n_17,
      \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]_0\(0) => u_ddr_phy_wrcal_n_10,
      \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]_0\(0) => u_ddr_phy_wrcal_n_3,
      \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]_0\(0) => u_ddr_phy_wrcal_n_23,
      \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]_0\(0) => u_ddr_phy_wrcal_n_16,
      \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]_0\(0) => u_ddr_phy_wrcal_n_9,
      \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]_0\(0) => u_ddr_phy_wrcal_n_2,
      idelay_ld => idelay_ld,
      idelay_ld_rst => idelay_ld_rst,
      \init_state_r_reg[0]\ => u_ddr_phy_wrcal_n_29,
      \my_empty_reg[0]\ => \my_empty_reg[0]\,
      phy_if_reset_w => phy_if_reset_w,
      prech_done => prech_done,
      prech_req_posedge_r_reg => u_ddr_phy_init_n_2,
      rd_active_r => rd_active_r,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      sys_rst => sys_rst,
      wrcal_done_reg_0 => \^wrcal_done_reg\,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrcal_start_reg => u_ddr_phy_init_n_162,
      wrlvl_byte_redo => wrlvl_byte_redo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_rank_common is
  port (
    maint_prescaler_tick_r : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    \maint_controller.maint_srx_r1_reg\ : out STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg_0\ : out STD_LOGIC;
    app_ref_r : out STD_LOGIC;
    periodic_rd_grant_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r_reg\ : out STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]\ : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_0\ : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ : out STD_LOGIC;
    q_has_rd_r_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : out STD_LOGIC;
    sys_rst : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    maint_prescaler_r1 : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]_0\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg_1\ : in STD_LOGIC;
    periodic_rd_request_r : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    periodic_rd_cntr1_r : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]_1\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_0 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_1 : in STD_LOGIC;
    wait_for_maint_r_1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_2 : in STD_LOGIC;
    wait_for_maint_r_2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_3 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1\ : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    cke_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_calib_complete_reg_rep_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_2\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_rank_common : entity is "mig_7series_v2_3_rank_common";
end ddr2_mig_7series_v2_3_rank_common;

architecture STRUCTURE of ddr2_mig_7series_v2_3_rank_common is
  signal app_ref_ack_ns : STD_LOGIC;
  signal \^app_ref_r\ : STD_LOGIC;
  signal \^app_sr_active\ : STD_LOGIC;
  signal app_sr_active_r_i_1_n_0 : STD_LOGIC;
  signal app_zq_r : STD_LOGIC;
  signal ckesr_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inhbt_srx : STD_LOGIC;
  signal \^maint_controller.maint_srx_r1_reg\ : STD_LOGIC;
  signal \^maint_controller.maint_wip_r_lcl_reg\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maint_prescaler_r0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maint_prescaler_tick_ns : STD_LOGIC;
  signal \^maint_prescaler_tick_r\ : STD_LOGIC;
  signal maint_rank_r : STD_LOGIC;
  signal maint_sre_r : STD_LOGIC;
  signal maint_zq_ns : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_1\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_2\ : STD_LOGIC;
  signal new_maint_rank_r : STD_LOGIC;
  signal \^periodic_rd_grant_r\ : STD_LOGIC;
  signal periodic_rd_r_cnt : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_r_lcl_i_1_n_0\ : STD_LOGIC;
  signal \^periodic_read_request.periodic_rd_r_lcl_reg_0\ : STD_LOGIC;
  signal \periodic_read_request.upd_last_master_r_reg_n_0\ : STD_LOGIC;
  signal \refresh_generation.refresh_bank_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0_0 : STD_LOGIC;
  signal \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\ : STD_LOGIC;
  signal sre_request_r : STD_LOGIC;
  signal upd_last_master_ns : STD_LOGIC;
  signal upd_last_master_ns7_out : STD_LOGIC;
  signal upd_last_master_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_sr_active_r_i_1 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of auto_pre_r_lcl_i_3 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of cke_r_i_1 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \maint_controller.maint_hit_busies_r[3]_i_3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[1]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[2]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[3]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[4]_i_3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_cntr1_r_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_grant_r[0]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_r_cnt_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \periodic_read_request.upd_last_master_r_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of q_has_rd_r_i_2 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[2]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[3]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[4]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[5]_i_5\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \wait_for_maint_r_lcl_i_1__0\ : label is "soft_lutpair492";
begin
  app_ref_r <= \^app_ref_r\;
  app_sr_active <= \^app_sr_active\;
  \maint_controller.maint_srx_r1_reg\ <= \^maint_controller.maint_srx_r1_reg\;
  \maint_controller.maint_wip_r_lcl_reg\ <= \^maint_controller.maint_wip_r_lcl_reg\;
  maint_prescaler_tick_r <= \^maint_prescaler_tick_r\;
  periodic_rd_grant_r <= \^periodic_rd_grant_r\;
  \periodic_read_request.periodic_rd_r_lcl_reg_0\ <= \^periodic_read_request.periodic_rd_r_lcl_reg_0\;
  \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ <= \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\;
app_ref_ack_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^app_ref_r\,
      I1 => \refresh_generation.refresh_bank_r_reg[0]_1\,
      I2 => init_calib_complete_reg_rep,
      O => app_ref_ack_ns
    );
app_ref_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => app_ref_ack_ns,
      Q => app_ref_ack,
      R => '0'
    );
app_ref_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => \refresh_generation.refresh_bank_r_reg[0]_0\,
      Q => \^app_ref_r\,
      R => maint_prescaler_r1
    );
app_sr_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => maint_sre_r,
      I1 => \^maint_controller.maint_srx_r1_reg\,
      I2 => insert_maint_r1,
      I3 => \^app_sr_active\,
      O => app_sr_active_r_i_1_n_0
    );
app_sr_active_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => app_sr_active_r_i_1_n_0,
      Q => \^app_sr_active\,
      R => '0'
    );
app_zq_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => app_zq_r,
      Q => app_zq_ack,
      R => '0'
    );
app_zq_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => app_zq_req,
      Q => app_zq_r,
      R => maint_prescaler_r1
    );
auto_pre_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101010FF"
    )
        port map (
      I0 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I1 => maint_sre_r,
      I2 => maint_rank_r,
      I3 => \^maint_controller.maint_wip_r_lcl_reg\,
      I4 => maint_wip_r,
      O => auto_pre_r_lcl_reg
    );
cke_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F08"
    )
        port map (
      I0 => \^maint_controller.maint_srx_r1_reg\,
      I1 => insert_maint_r1,
      I2 => maint_sre_r,
      I3 => cke_r_reg(0),
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => maint_rank_r,
      I1 => maint_sre_r,
      I2 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      O => \maint_controller.maint_hit_busies_r_reg[3]\
    );
\maint_controller.maint_wip_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^maint_controller.maint_wip_r_lcl_reg\,
      I2 => maint_wip_r,
      O => \maint_controller.maint_wip_r_lcl_reg_0\
    );
\maint_prescaler.maint_prescaler_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(0)
    );
\maint_prescaler.maint_prescaler_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(2)
    );
\maint_prescaler.maint_prescaler_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => maint_prescaler_r0(3)
    );
\maint_prescaler.maint_prescaler_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I5 => init_calib_complete_reg_rep,
      O => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => sel
    );
\maint_prescaler.maint_prescaler_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      O => maint_prescaler_r0(4)
    );
\maint_prescaler.maint_prescaler_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sel,
      D => maint_prescaler_r0(0),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      R => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\,
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      R => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => sel,
      D => maint_prescaler_r0(2),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      S => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => sel,
      D => maint_prescaler_r0(3),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      R => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => sel,
      D => maint_prescaler_r0(4),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      S => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      O => maint_prescaler_tick_ns
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => maint_prescaler_tick_ns,
      Q => \^maint_prescaler_tick_r\,
      R => '0'
    );
maint_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => \maint_controller.maint_wip_r_lcl_reg_1\,
      Q => maint_ref_zq_wip,
      R => '0'
    );
\maintenance_request.maint_arb0\: entity work.ddr2_mig_7series_v2_3_round_robin_arb
     port map (
      app_sr_req => app_sr_req,
      ckesr_timer_r(1 downto 0) => ckesr_timer_r(1 downto 0),
      inhbt_srx => inhbt_srx,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep_0,
      init_calib_complete_reg_rep_0 => init_calib_complete_reg_rep,
      maint_rank_r => maint_rank_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_arb0_n_0\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_arb0_n_1\,
      \maintenance_request.maint_srx_r_lcl_reg\ => \maintenance_request.maint_arb0_n_2\,
      \maintenance_request.maint_srx_r_lcl_reg_0\ => \^maint_controller.maint_srx_r1_reg\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \refresh_generation.refresh_bank_r_reg[0]\ => \refresh_generation.refresh_bank_r_reg[0]_1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sre_request_r => sre_request_r,
      sys_rst => sys_rst,
      upd_last_master_r => upd_last_master_r
    );
\maintenance_request.maint_rank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_0\,
      Q => maint_rank_r,
      R => '0'
    );
\maintenance_request.maint_req_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => new_maint_rank_r,
      Q => \^maint_controller.maint_wip_r_lcl_reg\,
      R => '0'
    );
\maintenance_request.maint_sre_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_1\,
      Q => maint_sre_r,
      R => rstdiv0_sync_r1
    );
\maintenance_request.maint_srx_r_lcl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ckesr_timer_r(0),
      I1 => ckesr_timer_r(1),
      O => inhbt_srx
    );
\maintenance_request.maint_srx_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_2\,
      Q => \^maint_controller.maint_srx_r1_reg\,
      R => rstdiv0_sync_r1
    );
\maintenance_request.maint_zq_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => upd_last_master_r,
      O => maint_zq_ns
    );
\maintenance_request.maint_zq_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => maint_zq_ns,
      Q => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      R => '0'
    );
\maintenance_request.new_maint_rank_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => upd_last_master_r,
      Q => new_maint_rank_r,
      R => '0'
    );
\maintenance_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008C00000000"
    )
        port map (
      I0 => sre_request_r,
      I1 => init_calib_complete_reg_rep,
      I2 => \refresh_generation.refresh_bank_r_reg[0]_1\,
      I3 => upd_last_master_r,
      I4 => new_maint_rank_r,
      I5 => \maint_controller.maint_wip_r_lcl_reg_2\,
      O => upd_last_master_ns7_out
    );
\maintenance_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => upd_last_master_ns7_out,
      Q => upd_last_master_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^periodic_rd_grant_r\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => periodic_rd_cntr1_r,
      O => \periodic_rd_generation.periodic_rd_cntr1_r_reg\
    );
\periodic_read_request.periodic_rd_grant_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => periodic_rd_request_r,
      I1 => init_calib_complete_reg_rep,
      I2 => \periodic_read_request.upd_last_master_r_reg_n_0\,
      I3 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I4 => \^periodic_rd_grant_r\,
      O => \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\
    );
\periodic_read_request.periodic_rd_grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\,
      Q => \^periodic_rd_grant_r\,
      R => '0'
    );
\periodic_read_request.periodic_rd_r_cnt_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => periodic_rd_r_cnt,
      O => \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\
    );
\periodic_read_request.periodic_rd_r_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\,
      Q => periodic_rd_r_cnt,
      R => SR(0)
    );
\periodic_read_request.periodic_rd_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4C"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I2 => periodic_rd_r_cnt,
      I3 => \periodic_read_request.upd_last_master_r_reg_n_0\,
      O => \periodic_read_request.periodic_rd_r_lcl_i_1_n_0\
    );
\periodic_read_request.periodic_rd_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \periodic_read_request.periodic_rd_r_lcl_i_1_n_0\,
      Q => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      R => maint_prescaler_r1
    );
\periodic_read_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => periodic_rd_request_r,
      I1 => init_calib_complete_reg_rep,
      I2 => \periodic_read_request.upd_last_master_r_reg_n_0\,
      I3 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      O => upd_last_master_ns
    );
\periodic_read_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => upd_last_master_ns,
      Q => \periodic_read_request.upd_last_master_r_reg_n_0\,
      R => '0'
    );
q_has_rd_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I1 => maint_sre_r,
      I2 => maint_rank_r,
      I3 => \^maint_controller.maint_wip_r_lcl_reg\,
      O => q_has_rd_r_reg
    );
\refresh_generation.refresh_bank_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88820008"
    )
        port map (
      I0 => init_calib_complete_reg_rep,
      I1 => \refresh_generation.refresh_bank_r_reg[0]_1\,
      I2 => app_ref_req,
      I3 => \refresh_timer.refresh_timer_r[5]_i_4_n_0\,
      I4 => \refresh_generation.refresh_bank_r[0]_i_2_n_0\,
      O => \refresh_generation.refresh_bank_r_reg[0]\
    );
\refresh_generation.refresh_bank_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I1 => maint_sre_r,
      I2 => \^maint_controller.maint_srx_r1_reg\,
      I3 => insert_maint_r1,
      I4 => maint_rank_r,
      O => \refresh_generation.refresh_bank_r[0]_i_2_n_0\
    );
\refresh_timer.refresh_timer_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(0)
    );
\refresh_timer.refresh_timer_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      O => \refresh_timer.refresh_timer_r[1]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(2)
    );
\refresh_timer.refresh_timer_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      O => refresh_timer_r0(3)
    );
\refresh_timer.refresh_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => refresh_timer_r0(4)
    );
\refresh_timer.refresh_timer_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r[5]_i_4_n_0\,
      I1 => init_calib_complete_reg_rep,
      O => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I2 => \refresh_timer.refresh_timer_r[5]_i_5_n_0\,
      I3 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(3),
      O => refresh_timer_r0_0
    );
\refresh_timer.refresh_timer_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I5 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => refresh_timer_r0(5)
    );
\refresh_timer.refresh_timer_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I2 => \^maint_prescaler_tick_r\,
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I5 => \refresh_timer.refresh_timer_r[5]_i_6_n_0\,
      O => \refresh_timer.refresh_timer_r[5]_i_4_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => \refresh_timer.refresh_timer_r[5]_i_5_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(4),
      O => \refresh_timer.refresh_timer_r[5]_i_6_n_0\
    );
\refresh_timer.refresh_timer_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(0),
      Q => \refresh_timer.refresh_timer_r_reg__0\(0),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => refresh_timer_r0_0,
      D => \refresh_timer.refresh_timer_r[1]_i_1_n_0\,
      Q => \refresh_timer.refresh_timer_r_reg__0\(1),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(2),
      Q => \refresh_timer.refresh_timer_r_reg__0\(2),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(3),
      Q => \refresh_timer.refresh_timer_r_reg__0\(3),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(4),
      Q => \refresh_timer.refresh_timer_r_reg__0\(4),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(5),
      Q => \refresh_timer.refresh_timer_r_reg__0\(5),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000010100FF"
    )
        port map (
      I0 => \^maint_controller.maint_srx_r1_reg\,
      I1 => maint_sre_r,
      I2 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\(0),
      I4 => insert_maint_r,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\(0)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I1 => maint_sre_r,
      I2 => \^maint_controller.maint_srx_r1_reg\,
      I3 => insert_maint_r,
      I4 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101510101"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1\,
      I2 => insert_maint_r,
      I3 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I4 => \^maint_controller.maint_srx_r1_reg\,
      I5 => maint_sre_r,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\(1)
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => ckesr_timer_r(0),
      I1 => ckesr_timer_r(1),
      I2 => maint_sre_r,
      I3 => insert_maint_r1,
      O => \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ckesr_timer_r(1),
      I1 => ckesr_timer_r(0),
      I2 => maint_sre_r,
      I3 => insert_maint_r1,
      O => \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\,
      Q => ckesr_timer_r(0),
      R => '0'
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\,
      Q => ckesr_timer_r(1),
      R => '0'
    );
\sr_cntrl.sre_request_logic.sre_request_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0F8F8"
    )
        port map (
      I0 => init_calib_complete_reg_rep,
      I1 => app_sr_req,
      I2 => sre_request_r,
      I3 => insert_maint_r1,
      I4 => maint_sre_r,
      O => \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\
    );
\sr_cntrl.sre_request_logic.sre_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\,
      Q => sre_request_r,
      R => rstdiv0_sync_r1
    );
wait_for_maint_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I4 => periodic_rd_ack_r_lcl_reg_0,
      O => wait_for_maint_r_lcl_reg
    );
\wait_for_maint_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r_0,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I4 => periodic_rd_ack_r_lcl_reg_1,
      O => wait_for_maint_r_lcl_reg_0
    );
\wait_for_maint_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r_1,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I4 => periodic_rd_ack_r_lcl_reg_2,
      O => wait_for_maint_r_lcl_reg_1
    );
\wait_for_maint_r_lcl_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => wait_for_maint_r_2,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => \^rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      I4 => periodic_rd_ack_r_lcl_reg_3,
      O => wait_for_maint_r_lcl_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ui_top is
  port (
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \not_strict_mode.app_rd_data_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[21]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[29]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[27]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.app_rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rdy : out STD_LOGIC;
    ram_init_done_r : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    app_en_r1 : out STD_LOGIC;
    app_wdf_wren_r1 : out STD_LOGIC;
    app_en_r2 : out STD_LOGIC;
    \app_cmd_r2_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg_0\ : out STD_LOGIC;
    row_hit_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    was_wr0 : out STD_LOGIC;
    \cnt_read_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bank : out STD_LOGIC_VECTOR ( 1 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    app_wdf_data_r1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_mask_r1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_rst : in STD_LOGIC;
    \offset_pipe_1.offset_r2_reg[0]\ : in STD_LOGIC;
    wr_buf_in_data : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_buf_we : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end_ns : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_wdf_wren_r1_reg : in STD_LOGIC;
    app_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    app_rdy_r_reg_0 : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    \axaddr_reg[2]\ : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    rhandshake : in STD_LOGIC;
    app_rdy_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 21 downto 0 );
    wready_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdf_mask_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ui_top : entity is "mig_7series_v2_3_ui_top";
end ddr2_mig_7series_v2_3_ui_top;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ui_top is
  signal app_rd_data_end : STD_LOGIC;
  signal \^app_rd_data_valid\ : STD_LOGIC;
  signal app_rdy_ns : STD_LOGIC;
  signal pointer_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pointer_wr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_init_done_r\ : STD_LOGIC;
  signal rd_accepted : STD_LOGIC;
  signal rd_data_buf_addr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_data_indx.rd_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ui_cmd0_n_4 : STD_LOGIC;
  signal ui_rd_data0_n_43 : STD_LOGIC;
  signal wr_accepted : STD_LOGIC;
  signal wr_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  app_rd_data_valid <= \^app_rd_data_valid\;
  ram_init_done_r <= \^ram_init_done_r\;
ui_cmd0: entity work.ddr2_mig_7series_v2_3_ui_cmd
     port map (
      D(21 downto 0) => D(21 downto 0),
      E(0) => app_rdy,
      Q(0) => \app_cmd_r2_reg[1]\(0),
      S(0) => S(0),
      app_cmd(0) => app_cmd(0),
      app_en_r1 => app_en_r1,
      app_rd_data_end => app_rd_data_end,
      app_rdy_ns => app_rdy_ns,
      app_rdy_r_reg_0 => app_rdy_r_reg,
      app_rdy_r_reg_1(0) => app_rdy_r_reg_1(0),
      bank(1 downto 0) => bank(1 downto 0),
      \not_strict_mode.app_rd_data_valid_reg\ => \^app_rd_data_valid\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ => app_en_r2,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]_0\(3 downto 0) => rd_data_buf_addr_r(3 downto 0),
      \not_strict_mode.occupied_counter.occ_cnt_r_reg[3]\ => ui_cmd0_n_4,
      periodic_rd_ack_r => periodic_rd_ack_r,
      periodic_rd_cntr_r => periodic_rd_cntr_r,
      periodic_rd_r => periodic_rd_r,
      rd_accepted => rd_accepted,
      \req_col_r_reg[9]\(6 downto 0) => \req_col_r_reg[9]\(6 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_row_r_lcl_reg[12]\(0) => \req_row_r_lcl_reg[12]\(0),
      \req_row_r_lcl_reg[12]_0\(0) => \req_row_r_lcl_reg[12]_0\(0),
      \req_row_r_lcl_reg[12]_1\(0) => \req_row_r_lcl_reg[12]_1\(0),
      \req_row_r_lcl_reg[12]_2\(0) => \req_row_r_lcl_reg[12]_2\(0),
      req_wr_r_lcl_reg => req_wr_r_lcl_reg,
      reset_reg => reset_reg,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r_reg(0) => row_hit_r_reg(0),
      row_hit_r_reg_0(0) => row_hit_r_reg_0(0),
      row_hit_r_reg_1(0) => row_hit_r_reg_1(0),
      sys_rst => sys_rst,
      was_wr0 => was_wr0,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0)
    );
ui_rd_data0: entity work.ddr2_mig_7series_v2_3_ui_rd_data
     port map (
      ADDRA(3) => \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]\(0),
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      D(0) => ui_rd_data0_n_43,
      DI(0) => DI(0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      Q(3 downto 0) => rd_data_buf_addr_r(3 downto 0),
      \app_cmd_r2_reg[1]\ => ui_cmd0_n_4,
      app_rd_data_end => app_rd_data_end,
      app_rd_data_end_ns => app_rd_data_end_ns,
      \cmd_pipe_plus.wr_data_addr_reg[3]\(3 downto 0) => ADDRA(4 downto 1),
      \cnt_read_reg[0]\(0) => \cnt_read_reg[0]\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(1 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(1 downto 0),
      \not_strict_mode.app_rd_data_end_reg_0\(0) => \not_strict_mode.app_rd_data_end_reg\(0),
      \not_strict_mode.app_rd_data_end_reg_1\ => \not_strict_mode.app_rd_data_end_reg_0\,
      \not_strict_mode.app_rd_data_reg[11]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[11]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[13]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[15]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[19]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[1]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[1]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[21]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[23]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[27]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[29]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[31]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[3]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[3]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[5]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[5]\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]_0\(1 downto 0) => \not_strict_mode.app_rd_data_reg[7]\(1 downto 0),
      \not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0\ => \^app_rd_data_valid\,
      \not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]_0\ => \^ram_init_done_r\,
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      rd_accepted => rd_accepted,
      \rd_buf_indx.rd_buf_indx_r_reg[1]_0\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_we => rd_buf_we,
      \read_data_indx.rd_data_indx_r_reg[3]\(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\(5 downto 0) => \read_fifo.fifo_out_data_r_reg[6]\(5 downto 0),
      reset_reg => reset_reg,
      rhandshake => rhandshake,
      \s_axi_rdata[31]\(31 downto 0) => \s_axi_rdata[31]\(31 downto 0),
      sys_rst => sys_rst
    );
ui_wr_data0: entity work.ddr2_mig_7series_v2_3_ui_wr_data
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      D(0) => ui_rd_data0_n_43,
      E(0) => E(0),
      Q(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      app_rdy_ns => app_rdy_ns,
      app_rdy_r_reg => app_rdy_r_reg_0,
      app_wdf_data_r1(31 downto 0) => app_wdf_data_r1(31 downto 0),
      app_wdf_mask_r1(3 downto 0) => app_wdf_mask_r1(3 downto 0),
      \app_wdf_mask_r1_reg[0]_0\ => app_wdf_rdy,
      app_wdf_wren_r1_reg_0 => app_wdf_wren_r1_reg,
      \axaddr_reg[2]\ => \axaddr_reg[2]\,
      \my_empty_reg[6]\(35 downto 0) => \my_empty_reg[6]\(35 downto 0),
      \occupied_counter.occ_cnt_reg[0]_0\ => app_wdf_wren_r1,
      \offset_pipe_1.offset_r2_reg[0]\ => \offset_pipe_1.offset_r2_reg[0]\,
      p_7_in => p_7_in,
      periodic_rd_insert => periodic_rd_insert,
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      ram_init_done_r => \^ram_init_done_r\,
      reset_reg => reset_reg,
      sys_rst => sys_rst,
      \wdf_mask_reg[3]\(3 downto 0) => \wdf_mask_reg[3]\(3 downto 0),
      wr_accepted => wr_accepted,
      wr_buf_in_data(35 downto 0) => wr_buf_in_data(35 downto 0),
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0),
      wready_reg(31 downto 0) => wready_reg(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_arb_mux is
  port (
    \cmd_pipe_plus.mc_cmd_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[3]\ : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_en_ns : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    granted_col_r_reg : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    override_demand_ns : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \last_master_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rtw_timer.rtw_cnt_r_reg[1]\ : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[1]_0\ : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    \grant_r_reg[2]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    demand_priority_r_reg_1 : out STD_LOGIC;
    demand_priority_r_reg_2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    granted_row_ns : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \generate_maint_cmds.insert_maint_r_lcl_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    wr_data_offset_ns : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_131_out : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    demand_priority_r_reg_4 : in STD_LOGIC;
    p_14_in_0 : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    override_demand_r_reg_0 : in STD_LOGIC;
    p_14_in_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    ofs_rdy_r_4 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    demand_priority_r_reg_5 : in STD_LOGIC;
    demand_priority_r_reg_6 : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_32_out : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    \req_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_data_buf_addr_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    auto_pre_r_lcl_reg_3 : in STD_LOGIC;
    auto_pre_r_lcl_reg_4 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_bank_r_lcl_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_bank_r_lcl_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_5 : in STD_LOGIC;
    auto_pre_r_6 : in STD_LOGIC;
    auto_pre_r_7 : in STD_LOGIC;
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_col_r_reg[9]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \req_data_buf_addr_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_data_buf_addr_r_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_8 : in STD_LOGIC;
    demand_act_priority_r_9 : in STD_LOGIC;
    demand_act_priority_r_10 : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_row_r_lcl_reg[12]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    req_bank_rdy_r : in STD_LOGIC;
    req_bank_rdy_r_11 : in STD_LOGIC;
    req_bank_rdy_r_12 : in STD_LOGIC;
    req_bank_rdy_r_13 : in STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_arb_mux : entity is "mig_7series_v2_3_arb_mux";
end ddr2_mig_7series_v2_3_arb_mux;

architecture STRUCTURE of ddr2_mig_7series_v2_3_arb_mux is
  signal \^dia\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal arb_row_col0_n_12 : STD_LOGIC;
  signal arb_row_col0_n_2 : STD_LOGIC;
  signal arb_row_col0_n_3 : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_cmd_reg[0]\ : STD_LOGIC;
  signal col_periodic_rd_r : STD_LOGIC;
  signal \^col_rd_wr_r\ : STD_LOGIC;
  signal col_size : STD_LOGIC;
  signal col_size_r : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rnk_config_r : STD_LOGIC;
begin
  DIA(1 downto 0) <= \^dia\(1 downto 0);
  \cmd_pipe_plus.mc_cmd_reg[0]\ <= \^cmd_pipe_plus.mc_cmd_reg[0]\;
  col_rd_wr_r <= \^col_rd_wr_r\;
arb_row_col0: entity work.ddr2_mig_7series_v2_3_arb_row_col
     port map (
      DIA(1 downto 0) => \^dia\(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      act_wait_r_lcl_reg_0 => act_wait_r_lcl_reg_0,
      auto_pre_r => auto_pre_r,
      auto_pre_r_5 => auto_pre_r_5,
      auto_pre_r_6 => auto_pre_r_6,
      auto_pre_r_7 => auto_pre_r_7,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg_1,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_2,
      auto_pre_r_lcl_reg_3 => auto_pre_r_lcl_reg_3,
      auto_pre_r_lcl_reg_4 => auto_pre_r_lcl_reg_4,
      \cmd_pipe_plus.mc_address_reg[21]\ => \cmd_pipe_plus.mc_address_reg[21]\,
      \cmd_pipe_plus.mc_address_reg[21]_0\ => \cmd_pipe_plus.mc_address_reg[21]_0\,
      \cmd_pipe_plus.mc_address_reg[24]\(17 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(17 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\ => \cmd_pipe_plus.mc_address_reg[25]\,
      \cmd_pipe_plus.mc_bank_reg[3]\ => \cmd_pipe_plus.mc_bank_reg[3]\,
      \cmd_pipe_plus.mc_bank_reg[3]_0\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]_0\(3 downto 0),
      \cmd_pipe_plus.mc_cmd_reg[0]\ => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      \cmd_pipe_plus.mc_cmd_reg[1]\ => arb_row_col0_n_3,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => \cmd_pipe_plus.mc_ras_n_reg[0]\,
      \cmd_pipe_plus.mc_ras_n_reg[1]\ => \cmd_pipe_plus.mc_ras_n_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[1]_0\ => \cmd_pipe_plus.mc_ras_n_reg[1]_0\,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]_0\ => \cmd_pipe_plus.mc_we_n_reg[1]_0\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      \col_mux.col_rd_wr_r_reg\ => arb_row_col0_n_2,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr_r => \^col_rd_wr_r\,
      col_size => col_size,
      col_size_r => col_size_r,
      col_wait_r_reg => col_wait_r_reg,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_10 => demand_act_priority_r_10,
      demand_act_priority_r_8 => demand_act_priority_r_8,
      demand_act_priority_r_9 => demand_act_priority_r_9,
      demand_priority_r_reg => demand_priority_r_reg,
      demand_priority_r_reg_0 => demand_priority_r_reg_0,
      demand_priority_r_reg_1 => demand_priority_r_reg_1,
      demand_priority_r_reg_2 => demand_priority_r_reg_2,
      demand_priority_r_reg_3 => demand_priority_r_reg_3,
      demand_priority_r_reg_4 => demand_priority_r_reg_4,
      demand_priority_r_reg_5 => demand_priority_r_reg_5,
      demand_priority_r_reg_6 => demand_priority_r_reg_6,
      \generate_maint_cmds.insert_maint_r_lcl_reg\ => \generate_maint_cmds.insert_maint_r_lcl_reg\,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_3\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      \grant_r_reg[2]_1\ => \grant_r_reg[2]_1\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_1\,
      granted_col_r_reg_0 => granted_col_r_reg,
      granted_row_ns => granted_row_ns,
      \inhbt_act_faw.faw_cnt_r_reg[1]\ => \inhbt_act_faw.faw_cnt_r_reg[1]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      int_read_this_rank => int_read_this_rank,
      \last_master_r_reg[3]\(3 downto 0) => \last_master_r_reg[3]\(3 downto 0),
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      \mc_aux_out_r_reg[0]\ => arb_row_col0_n_12,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      offset_ns(0) => offset_ns(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      ofs_rdy_r_4 => ofs_rdy_r_4,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]\,
      \out\(5 downto 0) => \out\(5 downto 0),
      override_demand_r => override_demand_r,
      override_demand_r_reg => override_demand_ns,
      override_demand_r_reg_0 => override_demand_r_reg,
      override_demand_r_reg_1 => override_demand_r_reg_0,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_131_out => p_131_out,
      p_149_out => p_149_out,
      p_14_in => p_14_in,
      p_14_in_0 => p_14_in_0,
      p_14_in_2 => p_14_in_2,
      p_14_out => p_14_out,
      p_154_out => p_154_out,
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      p_53_out => p_53_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_92_out => p_92_out,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg_0,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_1,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_2,
      rd_wr_r_lcl_reg_3 => rd_wr_r_lcl_reg_3,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => \read_fifo.fifo_out_data_r_reg[6]\(0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      \req_bank_r_lcl_reg[1]\(1 downto 0) => \req_bank_r_lcl_reg[1]\(1 downto 0),
      \req_bank_r_lcl_reg[1]_0\(1 downto 0) => \req_bank_r_lcl_reg[1]_0\(1 downto 0),
      \req_bank_r_lcl_reg[1]_1\(1 downto 0) => \req_bank_r_lcl_reg[1]_1\(1 downto 0),
      \req_bank_r_lcl_reg[1]_2\(1 downto 0) => \req_bank_r_lcl_reg[1]_2\(1 downto 0),
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_11 => req_bank_rdy_r_11,
      req_bank_rdy_r_12 => req_bank_rdy_r_12,
      req_bank_rdy_r_13 => req_bank_rdy_r_13,
      \req_col_r_reg[9]\(6 downto 0) => \req_col_r_reg[9]\(6 downto 0),
      \req_col_r_reg[9]_0\(6 downto 0) => \req_col_r_reg[9]_0\(6 downto 0),
      \req_col_r_reg[9]_1\(6 downto 0) => \req_col_r_reg[9]_1\(6 downto 0),
      \req_col_r_reg[9]_2\(6 downto 0) => \req_col_r_reg[9]_2\(6 downto 0),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => \req_data_buf_addr_r_reg[3]\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => \req_data_buf_addr_r_reg[3]_0\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => \req_data_buf_addr_r_reg[3]_1\(3 downto 0),
      \req_data_buf_addr_r_reg[3]_2\(3 downto 0) => \req_data_buf_addr_r_reg[3]_2\(3 downto 0),
      \req_row_r_lcl_reg[12]\(11 downto 0) => \req_row_r_lcl_reg[12]\(11 downto 0),
      \req_row_r_lcl_reg[12]_0\(11 downto 0) => \req_row_r_lcl_reg[12]_0\(11 downto 0),
      \req_row_r_lcl_reg[12]_1\(11 downto 0) => \req_row_r_lcl_reg[12]_1\(11 downto 0),
      \req_row_r_lcl_reg[12]_2\(11 downto 0) => \req_row_r_lcl_reg[12]_2\(11 downto 0),
      rnk_config_r => rnk_config_r,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[1]\ => \rtw_timer.rtw_cnt_r_reg[1]\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0),
      \wtr_timer.wtr_cnt_r_reg[0]\ => \wtr_timer.wtr_cnt_r_reg[0]\,
      \wtr_timer.wtr_cnt_r_reg[0]_0\ => \wtr_timer.wtr_cnt_r_reg[0]_0\,
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\,
      \wtr_timer.wtr_cnt_r_reg[1]_0\(0) => \wtr_timer.wtr_cnt_r_reg[1]_0\(0)
    );
arb_select0: entity work.ddr2_mig_7series_v2_3_arb_select
     port map (
      D(0) => D(0),
      DIA(0) => \^dia\(1),
      SR(0) => SR(0),
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr_r => \^col_rd_wr_r\,
      col_size => col_size,
      col_size_r => col_size_r,
      granted_col_r_reg => arb_row_col0_n_12,
      granted_col_r_reg_0 => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      \maintenance_request.maint_srx_r_lcl_reg\(0) => \maintenance_request.maint_srx_r_lcl_reg\(0),
      mc_cmd(0) => mc_cmd(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      p_2_in => p_2_in,
      rd_wr_r_lcl_reg => arb_row_col0_n_2,
      rd_wr_r_lcl_reg_0 => arb_row_col0_n_3,
      rnk_config_r => rnk_config_r,
      sys_rst => sys_rst,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_ar_channel is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_push : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axvalid : out STD_LOGIC;
    arvalid_int : out STD_LOGIC;
    axready_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_PRI_REG.wr_cmd_hold_reg\ : out STD_LOGIC;
    r_ignore_begin : out STD_LOGIC;
    r_ignore_end : out STD_LOGIC;
    \app_addr_r1_reg[24]\ : out STD_LOGIC;
    \app_addr_r1_reg[23]\ : out STD_LOGIC;
    \app_addr_r1_reg[22]\ : out STD_LOGIC;
    \app_addr_r1_reg[21]\ : out STD_LOGIC;
    \app_addr_r1_reg[20]\ : out STD_LOGIC;
    \app_addr_r1_reg[19]\ : out STD_LOGIC;
    \app_addr_r1_reg[18]\ : out STD_LOGIC;
    \app_addr_r1_reg[17]\ : out STD_LOGIC;
    \app_addr_r1_reg[16]\ : out STD_LOGIC;
    \app_addr_r1_reg[15]\ : out STD_LOGIC;
    \app_addr_r1_reg[14]\ : out STD_LOGIC;
    \app_addr_r1_reg[13]\ : out STD_LOGIC;
    \app_addr_r1_reg[12]\ : out STD_LOGIC;
    \app_addr_r1_reg[11]\ : out STD_LOGIC;
    \app_addr_r1_reg[10]\ : out STD_LOGIC;
    \app_addr_r1_reg[9]\ : out STD_LOGIC;
    \app_addr_r1_reg[8]\ : out STD_LOGIC;
    \app_addr_r1_reg[7]\ : out STD_LOGIC;
    \app_addr_r1_reg[6]\ : out STD_LOGIC;
    \app_addr_r1_reg[5]\ : out STD_LOGIC;
    \app_addr_r1_reg[4]\ : out STD_LOGIC;
    \app_addr_r1_reg[3]\ : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    \next\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_PRI_REG.rd_cmd_hold_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_ar_channel : entity is "mig_7series_v2_3_axi_mc_ar_channel";
end ddr2_mig_7series_v2_3_axi_mc_ar_channel;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_ar_channel is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ar_cmd_fsm_0_n_1 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_10 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_104 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_105 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_106 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_107 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_11 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_110 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_12 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_133 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_134 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_135 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_136 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_137 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_138 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_139 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_140 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_141 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_142 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_143 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_144 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_145 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_146 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_147 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_148 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_149 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_150 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_151 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_152 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_153 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_154 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_155 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_156 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_157 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_158 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_159 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_160 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_17 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_18 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_19 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_2 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_20 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_21 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_22 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_23 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_24 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_25 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_26 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_27 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_28 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_29 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_3 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_30 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_31 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_32 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_33 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_34 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_35 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_36 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_37 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_38 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_39 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_4 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_40 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_41 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_42 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_43 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_44 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_45 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_46 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_47 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_48 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_49 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_50 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_51 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_52 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_53 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_54 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_55 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_56 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_57 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_58 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_59 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_60 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_61 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_62 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_63 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_64 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_65 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_66 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_67 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_68 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_69 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_70 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_71 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_72 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_73 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_74 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_75 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_76 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_77 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_78 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_79 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_80 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_81 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_82 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_83 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_84 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_85 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_86 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_87 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_88 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_89 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_9 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_90 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_91 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_92 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_93 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_94 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_95 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_96 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_97 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_98 : STD_LOGIC;
  signal ar_cmd_fsm_0_n_99 : STD_LOGIC;
  signal \^arvalid_int\ : STD_LOGIC;
  signal axaddr_int : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \axaddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[15]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[16]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[17]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[18]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[19]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[20]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[21]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[22]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[23]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[24]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[25]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[26]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[27]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[28]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[29]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[30]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[31]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axaddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axburst : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_mc_cmd_translator_0_n_32 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_34 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_36 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_37 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_38 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_39 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_40 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_41 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_42 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_43 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_44 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_45 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_46 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_47 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_48 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_49 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_50 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_51 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_52 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_53 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_54 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_55 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_56 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_57 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_58 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_59 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_60 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_61 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_62 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_63 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_64 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_65 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_66 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_67 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_68 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_69 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_70 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_71 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_72 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_73 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_74 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_75 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_76 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_77 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_78 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_79 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_80 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_81 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_82 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_83 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_87 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_88 : STD_LOGIC;
  signal \axi_mc_incr_cmd_0/int_next_pending_r\ : STD_LOGIC;
  signal \axi_mc_incr_cmd_0/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_mc_wrap_cmd_0/int_addr\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \axi_mc_wrap_cmd_0/int_next_pending_r\ : STD_LOGIC;
  signal axlen_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axvalid\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  arvalid_int <= \^arvalid_int\;
  axvalid <= \^axvalid\;
ar_cmd_fsm_0: entity work.ddr2_mig_7series_v2_3_axi_mc_cmd_fsm
     port map (
      D(7) => ar_cmd_fsm_0_n_9,
      D(6) => ar_cmd_fsm_0_n_10,
      D(5) => ar_cmd_fsm_0_n_11,
      D(4) => ar_cmd_fsm_0_n_12,
      D(3 downto 0) => axlen_int(3 downto 0),
      E(0) => ar_cmd_fsm_0_n_2,
      Q(31) => \axaddr_reg_n_0_[31]\,
      Q(30) => \axaddr_reg_n_0_[30]\,
      Q(29) => \axaddr_reg_n_0_[29]\,
      Q(28) => \axaddr_reg_n_0_[28]\,
      Q(27) => \axaddr_reg_n_0_[27]\,
      Q(26) => \axaddr_reg_n_0_[26]\,
      Q(25) => \axaddr_reg_n_0_[25]\,
      Q(24) => \axaddr_reg_n_0_[24]\,
      Q(23) => \axaddr_reg_n_0_[23]\,
      Q(22) => \axaddr_reg_n_0_[22]\,
      Q(21) => \axaddr_reg_n_0_[21]\,
      Q(20) => \axaddr_reg_n_0_[20]\,
      Q(19) => \axaddr_reg_n_0_[19]\,
      Q(18) => \axaddr_reg_n_0_[18]\,
      Q(17) => \axaddr_reg_n_0_[17]\,
      Q(16) => \axaddr_reg_n_0_[16]\,
      Q(15) => \axaddr_reg_n_0_[15]\,
      Q(14) => \axaddr_reg_n_0_[14]\,
      Q(13) => \axaddr_reg_n_0_[13]\,
      Q(12) => \axaddr_reg_n_0_[12]\,
      Q(11) => \axaddr_reg_n_0_[11]\,
      Q(10) => \axaddr_reg_n_0_[10]\,
      Q(9) => \axaddr_reg_n_0_[9]\,
      Q(8) => \axaddr_reg_n_0_[8]\,
      Q(7) => \axaddr_reg_n_0_[7]\,
      Q(6) => \axaddr_reg_n_0_[6]\,
      Q(5) => \axaddr_reg_n_0_[5]\,
      Q(4) => \axaddr_reg_n_0_[4]\,
      Q(3) => \axaddr_reg_n_0_[3]\,
      Q(2) => \axaddr_reg_n_0_[2]\,
      Q(1) => \axaddr_reg_n_0_[1]\,
      Q(0) => \axaddr_reg_n_0_[0]\,
      \RD_PRI_REG.rd_cmd_hold_reg\(0) => \RD_PRI_REG.rd_cmd_hold_reg\(0),
      \RD_PRI_REG.wr_cmd_hold_reg\ => \RD_PRI_REG.wr_cmd_hold_reg\,
      S(0) => axi_mc_cmd_translator_0_n_45,
      SR(0) => SR(0),
      \app_addr_r1_reg[10]\ => \app_addr_r1_reg[10]\,
      \app_addr_r1_reg[11]\ => \app_addr_r1_reg[11]\,
      \app_addr_r1_reg[12]\ => \app_addr_r1_reg[12]\,
      \app_addr_r1_reg[13]\ => \app_addr_r1_reg[13]\,
      \app_addr_r1_reg[14]\ => \app_addr_r1_reg[14]\,
      \app_addr_r1_reg[15]\ => \app_addr_r1_reg[15]\,
      \app_addr_r1_reg[16]\ => \app_addr_r1_reg[16]\,
      \app_addr_r1_reg[17]\ => \app_addr_r1_reg[17]\,
      \app_addr_r1_reg[18]\ => \app_addr_r1_reg[18]\,
      \app_addr_r1_reg[19]\ => \app_addr_r1_reg[19]\,
      \app_addr_r1_reg[20]\ => \app_addr_r1_reg[20]\,
      \app_addr_r1_reg[21]\ => \app_addr_r1_reg[21]\,
      \app_addr_r1_reg[22]\ => \app_addr_r1_reg[22]\,
      \app_addr_r1_reg[23]\ => \app_addr_r1_reg[23]\,
      \app_addr_r1_reg[24]\ => \app_addr_r1_reg[24]\,
      \app_addr_r1_reg[3]\ => \app_addr_r1_reg[3]\,
      \app_addr_r1_reg[4]\ => \app_addr_r1_reg[4]\,
      \app_addr_r1_reg[5]\ => \app_addr_r1_reg[5]\,
      \app_addr_r1_reg[6]\ => \app_addr_r1_reg[6]\,
      \app_addr_r1_reg[7]\ => \app_addr_r1_reg[7]\,
      \app_addr_r1_reg[8]\ => \app_addr_r1_reg[8]\,
      \app_addr_r1_reg[9]\ => \app_addr_r1_reg[9]\,
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      areset_d1 => areset_d1,
      arvalid_int => \^arvalid_int\,
      \axaddr_incr_reg[31]\(31) => ar_cmd_fsm_0_n_61,
      \axaddr_incr_reg[31]\(30) => ar_cmd_fsm_0_n_62,
      \axaddr_incr_reg[31]\(29) => ar_cmd_fsm_0_n_63,
      \axaddr_incr_reg[31]\(28) => ar_cmd_fsm_0_n_64,
      \axaddr_incr_reg[31]\(27) => ar_cmd_fsm_0_n_65,
      \axaddr_incr_reg[31]\(26) => ar_cmd_fsm_0_n_66,
      \axaddr_incr_reg[31]\(25) => ar_cmd_fsm_0_n_67,
      \axaddr_incr_reg[31]\(24) => ar_cmd_fsm_0_n_68,
      \axaddr_incr_reg[31]\(23) => ar_cmd_fsm_0_n_69,
      \axaddr_incr_reg[31]\(22) => ar_cmd_fsm_0_n_70,
      \axaddr_incr_reg[31]\(21) => ar_cmd_fsm_0_n_71,
      \axaddr_incr_reg[31]\(20) => ar_cmd_fsm_0_n_72,
      \axaddr_incr_reg[31]\(19) => ar_cmd_fsm_0_n_73,
      \axaddr_incr_reg[31]\(18) => ar_cmd_fsm_0_n_74,
      \axaddr_incr_reg[31]\(17) => ar_cmd_fsm_0_n_75,
      \axaddr_incr_reg[31]\(16) => ar_cmd_fsm_0_n_76,
      \axaddr_incr_reg[31]\(15) => ar_cmd_fsm_0_n_77,
      \axaddr_incr_reg[31]\(14) => ar_cmd_fsm_0_n_78,
      \axaddr_incr_reg[31]\(13) => ar_cmd_fsm_0_n_79,
      \axaddr_incr_reg[31]\(12) => ar_cmd_fsm_0_n_80,
      \axaddr_incr_reg[31]\(11) => ar_cmd_fsm_0_n_81,
      \axaddr_incr_reg[31]\(10) => ar_cmd_fsm_0_n_82,
      \axaddr_incr_reg[31]\(9) => ar_cmd_fsm_0_n_83,
      \axaddr_incr_reg[31]\(8) => ar_cmd_fsm_0_n_84,
      \axaddr_incr_reg[31]\(7) => ar_cmd_fsm_0_n_85,
      \axaddr_incr_reg[31]\(6) => ar_cmd_fsm_0_n_86,
      \axaddr_incr_reg[31]\(5) => ar_cmd_fsm_0_n_87,
      \axaddr_incr_reg[31]\(4) => ar_cmd_fsm_0_n_88,
      \axaddr_incr_reg[31]\(3) => ar_cmd_fsm_0_n_89,
      \axaddr_incr_reg[31]\(2) => ar_cmd_fsm_0_n_90,
      \axaddr_incr_reg[31]\(1) => ar_cmd_fsm_0_n_91,
      \axaddr_incr_reg[31]\(0) => ar_cmd_fsm_0_n_92,
      \axaddr_incr_reg[31]_0\(31) => axi_mc_cmd_translator_0_n_46,
      \axaddr_incr_reg[31]_0\(30) => axi_mc_cmd_translator_0_n_47,
      \axaddr_incr_reg[31]_0\(29) => axi_mc_cmd_translator_0_n_48,
      \axaddr_incr_reg[31]_0\(28) => axi_mc_cmd_translator_0_n_49,
      \axaddr_incr_reg[31]_0\(27) => axi_mc_cmd_translator_0_n_50,
      \axaddr_incr_reg[31]_0\(26) => axi_mc_cmd_translator_0_n_51,
      \axaddr_incr_reg[31]_0\(25) => axi_mc_cmd_translator_0_n_52,
      \axaddr_incr_reg[31]_0\(24) => axi_mc_cmd_translator_0_n_53,
      \axaddr_incr_reg[31]_0\(23) => axi_mc_cmd_translator_0_n_54,
      \axaddr_incr_reg[31]_0\(22) => axi_mc_cmd_translator_0_n_55,
      \axaddr_incr_reg[31]_0\(21) => axi_mc_cmd_translator_0_n_56,
      \axaddr_incr_reg[31]_0\(20) => axi_mc_cmd_translator_0_n_57,
      \axaddr_incr_reg[31]_0\(19) => axi_mc_cmd_translator_0_n_58,
      \axaddr_incr_reg[31]_0\(18) => axi_mc_cmd_translator_0_n_59,
      \axaddr_incr_reg[31]_0\(17) => axi_mc_cmd_translator_0_n_60,
      \axaddr_incr_reg[31]_0\(16) => axi_mc_cmd_translator_0_n_61,
      \axaddr_incr_reg[31]_0\(15) => axi_mc_cmd_translator_0_n_62,
      \axaddr_incr_reg[31]_0\(14) => axi_mc_cmd_translator_0_n_63,
      \axaddr_incr_reg[31]_0\(13) => axi_mc_cmd_translator_0_n_64,
      \axaddr_incr_reg[31]_0\(12) => axi_mc_cmd_translator_0_n_65,
      \axaddr_incr_reg[31]_0\(11) => axi_mc_cmd_translator_0_n_66,
      \axaddr_incr_reg[31]_0\(10) => axi_mc_cmd_translator_0_n_67,
      \axaddr_incr_reg[31]_0\(9) => axi_mc_cmd_translator_0_n_68,
      \axaddr_incr_reg[31]_0\(8) => axi_mc_cmd_translator_0_n_69,
      \axaddr_incr_reg[31]_0\(7) => axi_mc_cmd_translator_0_n_70,
      \axaddr_incr_reg[31]_0\(6) => axi_mc_cmd_translator_0_n_71,
      \axaddr_incr_reg[31]_0\(5) => axi_mc_cmd_translator_0_n_72,
      \axaddr_incr_reg[31]_0\(4) => axi_mc_cmd_translator_0_n_73,
      \axaddr_incr_reg[31]_0\(3) => axi_mc_cmd_translator_0_n_74,
      \axaddr_incr_reg[31]_0\(2) => axi_mc_cmd_translator_0_n_75,
      \axaddr_incr_reg[31]_0\(1) => axi_mc_cmd_translator_0_n_76,
      \axaddr_incr_reg[31]_0\(0) => axi_mc_cmd_translator_0_n_77,
      axaddr_int(3 downto 0) => axaddr_int(5 downto 2),
      \axaddr_reg[31]\(27) => ar_cmd_fsm_0_n_133,
      \axaddr_reg[31]\(26) => ar_cmd_fsm_0_n_134,
      \axaddr_reg[31]\(25) => ar_cmd_fsm_0_n_135,
      \axaddr_reg[31]\(24) => ar_cmd_fsm_0_n_136,
      \axaddr_reg[31]\(23) => ar_cmd_fsm_0_n_137,
      \axaddr_reg[31]\(22) => ar_cmd_fsm_0_n_138,
      \axaddr_reg[31]\(21) => ar_cmd_fsm_0_n_139,
      \axaddr_reg[31]\(20) => ar_cmd_fsm_0_n_140,
      \axaddr_reg[31]\(19) => ar_cmd_fsm_0_n_141,
      \axaddr_reg[31]\(18) => ar_cmd_fsm_0_n_142,
      \axaddr_reg[31]\(17) => ar_cmd_fsm_0_n_143,
      \axaddr_reg[31]\(16) => ar_cmd_fsm_0_n_144,
      \axaddr_reg[31]\(15) => ar_cmd_fsm_0_n_145,
      \axaddr_reg[31]\(14) => ar_cmd_fsm_0_n_146,
      \axaddr_reg[31]\(13) => ar_cmd_fsm_0_n_147,
      \axaddr_reg[31]\(12) => ar_cmd_fsm_0_n_148,
      \axaddr_reg[31]\(11) => ar_cmd_fsm_0_n_149,
      \axaddr_reg[31]\(10) => ar_cmd_fsm_0_n_150,
      \axaddr_reg[31]\(9) => ar_cmd_fsm_0_n_151,
      \axaddr_reg[31]\(8) => ar_cmd_fsm_0_n_152,
      \axaddr_reg[31]\(7) => ar_cmd_fsm_0_n_153,
      \axaddr_reg[31]\(6) => ar_cmd_fsm_0_n_154,
      \axaddr_reg[31]\(5) => ar_cmd_fsm_0_n_155,
      \axaddr_reg[31]\(4) => ar_cmd_fsm_0_n_156,
      \axaddr_reg[31]\(3) => ar_cmd_fsm_0_n_157,
      \axaddr_reg[31]\(2) => ar_cmd_fsm_0_n_158,
      \axaddr_reg[31]\(1) => ar_cmd_fsm_0_n_159,
      \axaddr_reg[31]\(0) => ar_cmd_fsm_0_n_160,
      axburst(0) => axburst(1),
      \axburst_reg[1]\ => ar_cmd_fsm_0_n_4,
      \axlen_cnt_reg[0]\ => ar_cmd_fsm_0_n_20,
      \axlen_cnt_reg[0]_0\ => axi_mc_cmd_translator_0_n_78,
      \axlen_cnt_reg[3]\(3) => ar_cmd_fsm_0_n_96,
      \axlen_cnt_reg[3]\(2) => ar_cmd_fsm_0_n_97,
      \axlen_cnt_reg[3]\(1) => ar_cmd_fsm_0_n_98,
      \axlen_cnt_reg[3]\(0) => ar_cmd_fsm_0_n_99,
      \axlen_cnt_reg[3]_0\(3) => axi_mc_cmd_translator_0_n_79,
      \axlen_cnt_reg[3]_0\(2) => axi_mc_cmd_translator_0_n_80,
      \axlen_cnt_reg[3]_0\(1) => axi_mc_cmd_translator_0_n_81,
      \axlen_cnt_reg[3]_0\(0) => axi_mc_cmd_translator_0_n_82,
      \axlen_cnt_reg[7]\(7) => ar_cmd_fsm_0_n_53,
      \axlen_cnt_reg[7]\(6) => ar_cmd_fsm_0_n_54,
      \axlen_cnt_reg[7]\(5) => ar_cmd_fsm_0_n_55,
      \axlen_cnt_reg[7]\(4) => ar_cmd_fsm_0_n_56,
      \axlen_cnt_reg[7]\(3) => ar_cmd_fsm_0_n_57,
      \axlen_cnt_reg[7]\(2) => ar_cmd_fsm_0_n_58,
      \axlen_cnt_reg[7]\(1) => ar_cmd_fsm_0_n_59,
      \axlen_cnt_reg[7]\(0) => ar_cmd_fsm_0_n_60,
      \axlen_cnt_reg[7]_0\(7) => axi_mc_cmd_translator_0_n_37,
      \axlen_cnt_reg[7]_0\(6) => axi_mc_cmd_translator_0_n_38,
      \axlen_cnt_reg[7]_0\(5) => axi_mc_cmd_translator_0_n_39,
      \axlen_cnt_reg[7]_0\(4) => axi_mc_cmd_translator_0_n_40,
      \axlen_cnt_reg[7]_0\(3) => axi_mc_cmd_translator_0_n_41,
      \axlen_cnt_reg[7]_0\(2) => axi_mc_cmd_translator_0_n_42,
      \axlen_cnt_reg[7]_0\(1) => axi_mc_cmd_translator_0_n_43,
      \axlen_cnt_reg[7]_0\(0) => axi_mc_cmd_translator_0_n_44,
      \axlen_cnt_reg[7]_1\ => axi_mc_cmd_translator_0_n_36,
      \axlen_reg[7]\(7) => \axlen_reg_n_0_[7]\,
      \axlen_reg[7]\(6) => \axlen_reg_n_0_[6]\,
      \axlen_reg[7]\(5) => \axlen_reg_n_0_[5]\,
      \axlen_reg[7]\(4) => \axlen_reg_n_0_[4]\,
      \axlen_reg[7]\(3) => \axlen_reg_n_0_[3]\,
      \axlen_reg[7]\(2) => \axlen_reg_n_0_[2]\,
      \axlen_reg[7]\(1) => \axlen_reg_n_0_[1]\,
      \axlen_reg[7]\(0) => \axlen_reg_n_0_[0]\,
      \axqos_reg[3]\(3) => ar_cmd_fsm_0_n_104,
      \axqos_reg[3]\(2) => ar_cmd_fsm_0_n_105,
      \axqos_reg[3]\(1) => ar_cmd_fsm_0_n_106,
      \axqos_reg[3]\(0) => ar_cmd_fsm_0_n_107,
      \axqos_reg[3]_0\(3 downto 0) => axqos(3 downto 0),
      axready_reg_0 => axready_reg,
      axvalid_reg => \^axvalid\,
      in0(31) => ar_cmd_fsm_0_n_21,
      in0(30) => ar_cmd_fsm_0_n_22,
      in0(29) => ar_cmd_fsm_0_n_23,
      in0(28) => ar_cmd_fsm_0_n_24,
      in0(27) => ar_cmd_fsm_0_n_25,
      in0(26) => ar_cmd_fsm_0_n_26,
      in0(25) => ar_cmd_fsm_0_n_27,
      in0(24) => ar_cmd_fsm_0_n_28,
      in0(23) => ar_cmd_fsm_0_n_29,
      in0(22) => ar_cmd_fsm_0_n_30,
      in0(21) => ar_cmd_fsm_0_n_31,
      in0(20) => ar_cmd_fsm_0_n_32,
      in0(19) => ar_cmd_fsm_0_n_33,
      in0(18) => ar_cmd_fsm_0_n_34,
      in0(17) => ar_cmd_fsm_0_n_35,
      in0(16) => ar_cmd_fsm_0_n_36,
      in0(15) => ar_cmd_fsm_0_n_37,
      in0(14) => ar_cmd_fsm_0_n_38,
      in0(13) => ar_cmd_fsm_0_n_39,
      in0(12) => ar_cmd_fsm_0_n_40,
      in0(11) => ar_cmd_fsm_0_n_41,
      in0(10) => ar_cmd_fsm_0_n_42,
      in0(9) => ar_cmd_fsm_0_n_43,
      in0(8) => ar_cmd_fsm_0_n_44,
      in0(7) => ar_cmd_fsm_0_n_45,
      in0(6) => ar_cmd_fsm_0_n_46,
      in0(5) => ar_cmd_fsm_0_n_47,
      in0(4) => ar_cmd_fsm_0_n_48,
      in0(3) => ar_cmd_fsm_0_n_49,
      in0(2) => ar_cmd_fsm_0_n_50,
      in0(1) => ar_cmd_fsm_0_n_51,
      in0(0) => ar_cmd_fsm_0_n_52,
      \int_addr_reg[1]\(0) => ar_cmd_fsm_0_n_18,
      \int_addr_reg[1]_0\ => axi_mc_cmd_translator_0_n_87,
      \int_addr_reg[2]\ => axi_mc_cmd_translator_0_n_88,
      \int_addr_reg[3]\(2) => ar_cmd_fsm_0_n_93,
      \int_addr_reg[3]\(1) => ar_cmd_fsm_0_n_94,
      \int_addr_reg[3]\(0) => ar_cmd_fsm_0_n_95,
      \int_addr_reg[3]_0\ => axi_mc_cmd_translator_0_n_83,
      \int_addr_reg[3]_1\(2 downto 0) => \axi_mc_wrap_cmd_0/int_addr\(3 downto 1),
      int_next_pending_r => \axi_mc_incr_cmd_0/int_next_pending_r\,
      int_next_pending_r_0 => \axi_mc_wrap_cmd_0/int_next_pending_r\,
      int_next_pending_r_reg => ar_cmd_fsm_0_n_3,
      int_next_pending_r_reg_0 => ar_cmd_fsm_0_n_19,
      \next\ => \next\,
      \out\(31 downto 0) => \axi_mc_incr_cmd_0/p_0_in\(31 downto 0),
      r_ignore_begin => r_ignore_begin,
      r_ignore_end => r_ignore_end,
      r_rlast_reg => ar_cmd_fsm_0_n_110,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => \^e\(0),
      s_axi_arvalid => s_axi_arvalid,
      sel_first_r_reg => ar_cmd_fsm_0_n_1,
      sel_first_r_reg_0 => ar_cmd_fsm_0_n_17,
      sel_first_r_reg_1 => axi_mc_cmd_translator_0_n_32,
      sel_first_r_reg_2 => axi_mc_cmd_translator_0_n_34,
      sys_rst => sys_rst
    );
\axaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_160,
      Q => \axaddr_reg_n_0_[0]\,
      R => '0'
    );
\axaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_154,
      Q => \axaddr_reg_n_0_[10]\,
      R => '0'
    );
\axaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_153,
      Q => \axaddr_reg_n_0_[11]\,
      R => '0'
    );
\axaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_152,
      Q => \axaddr_reg_n_0_[12]\,
      R => '0'
    );
\axaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_151,
      Q => \axaddr_reg_n_0_[13]\,
      R => '0'
    );
\axaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_150,
      Q => \axaddr_reg_n_0_[14]\,
      R => '0'
    );
\axaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_149,
      Q => \axaddr_reg_n_0_[15]\,
      R => '0'
    );
\axaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_148,
      Q => \axaddr_reg_n_0_[16]\,
      R => '0'
    );
\axaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_147,
      Q => \axaddr_reg_n_0_[17]\,
      R => '0'
    );
\axaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_146,
      Q => \axaddr_reg_n_0_[18]\,
      R => '0'
    );
\axaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_145,
      Q => \axaddr_reg_n_0_[19]\,
      R => '0'
    );
\axaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_159,
      Q => \axaddr_reg_n_0_[1]\,
      R => '0'
    );
\axaddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_144,
      Q => \axaddr_reg_n_0_[20]\,
      R => '0'
    );
\axaddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_143,
      Q => \axaddr_reg_n_0_[21]\,
      R => '0'
    );
\axaddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_142,
      Q => \axaddr_reg_n_0_[22]\,
      R => '0'
    );
\axaddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_141,
      Q => \axaddr_reg_n_0_[23]\,
      R => '0'
    );
\axaddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_140,
      Q => \axaddr_reg_n_0_[24]\,
      R => '0'
    );
\axaddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_139,
      Q => \axaddr_reg_n_0_[25]\,
      R => '0'
    );
\axaddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_138,
      Q => \axaddr_reg_n_0_[26]\,
      R => '0'
    );
\axaddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_137,
      Q => \axaddr_reg_n_0_[27]\,
      R => '0'
    );
\axaddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_136,
      Q => \axaddr_reg_n_0_[28]\,
      R => '0'
    );
\axaddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_135,
      Q => \axaddr_reg_n_0_[29]\,
      R => '0'
    );
\axaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(2),
      Q => \axaddr_reg_n_0_[2]\,
      R => '0'
    );
\axaddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_134,
      Q => \axaddr_reg_n_0_[30]\,
      R => '0'
    );
\axaddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_133,
      Q => \axaddr_reg_n_0_[31]\,
      R => '0'
    );
\axaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(3),
      Q => \axaddr_reg_n_0_[3]\,
      R => '0'
    );
\axaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(4),
      Q => \axaddr_reg_n_0_[4]\,
      R => '0'
    );
\axaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(5),
      Q => \axaddr_reg_n_0_[5]\,
      R => '0'
    );
\axaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_158,
      Q => \axaddr_reg_n_0_[6]\,
      R => '0'
    );
\axaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_157,
      Q => \axaddr_reg_n_0_[7]\,
      R => '0'
    );
\axaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_156,
      Q => \axaddr_reg_n_0_[8]\,
      R => '0'
    );
\axaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_155,
      Q => \axaddr_reg_n_0_[9]\,
      R => '0'
    );
\axburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_4,
      Q => axburst(1),
      R => '0'
    );
axi_mc_cmd_translator_0: entity work.\ddr2_mig_7series_v2_3_axi_mc_cmd_translator__parameterized0\
     port map (
      D(31) => ar_cmd_fsm_0_n_61,
      D(30) => ar_cmd_fsm_0_n_62,
      D(29) => ar_cmd_fsm_0_n_63,
      D(28) => ar_cmd_fsm_0_n_64,
      D(27) => ar_cmd_fsm_0_n_65,
      D(26) => ar_cmd_fsm_0_n_66,
      D(25) => ar_cmd_fsm_0_n_67,
      D(24) => ar_cmd_fsm_0_n_68,
      D(23) => ar_cmd_fsm_0_n_69,
      D(22) => ar_cmd_fsm_0_n_70,
      D(21) => ar_cmd_fsm_0_n_71,
      D(20) => ar_cmd_fsm_0_n_72,
      D(19) => ar_cmd_fsm_0_n_73,
      D(18) => ar_cmd_fsm_0_n_74,
      D(17) => ar_cmd_fsm_0_n_75,
      D(16) => ar_cmd_fsm_0_n_76,
      D(15) => ar_cmd_fsm_0_n_77,
      D(14) => ar_cmd_fsm_0_n_78,
      D(13) => ar_cmd_fsm_0_n_79,
      D(12) => ar_cmd_fsm_0_n_80,
      D(11) => ar_cmd_fsm_0_n_81,
      D(10) => ar_cmd_fsm_0_n_82,
      D(9) => ar_cmd_fsm_0_n_83,
      D(8) => ar_cmd_fsm_0_n_84,
      D(7) => ar_cmd_fsm_0_n_85,
      D(6) => ar_cmd_fsm_0_n_86,
      D(5) => ar_cmd_fsm_0_n_87,
      D(4) => ar_cmd_fsm_0_n_88,
      D(3) => ar_cmd_fsm_0_n_89,
      D(2) => ar_cmd_fsm_0_n_90,
      D(1) => ar_cmd_fsm_0_n_91,
      D(0) => ar_cmd_fsm_0_n_92,
      E(0) => ar_cmd_fsm_0_n_2,
      Q(7) => axi_mc_cmd_translator_0_n_37,
      Q(6) => axi_mc_cmd_translator_0_n_38,
      Q(5) => axi_mc_cmd_translator_0_n_39,
      Q(4) => axi_mc_cmd_translator_0_n_40,
      Q(3) => axi_mc_cmd_translator_0_n_41,
      Q(2) => axi_mc_cmd_translator_0_n_42,
      Q(1) => axi_mc_cmd_translator_0_n_43,
      Q(0) => axi_mc_cmd_translator_0_n_44,
      S(0) => axi_mc_cmd_translator_0_n_45,
      areset_d1 => areset_d1,
      areset_d1_reg => ar_cmd_fsm_0_n_1,
      areset_d1_reg_0 => ar_cmd_fsm_0_n_17,
      \axaddr_incr_reg[31]\(31) => axi_mc_cmd_translator_0_n_46,
      \axaddr_incr_reg[31]\(30) => axi_mc_cmd_translator_0_n_47,
      \axaddr_incr_reg[31]\(29) => axi_mc_cmd_translator_0_n_48,
      \axaddr_incr_reg[31]\(28) => axi_mc_cmd_translator_0_n_49,
      \axaddr_incr_reg[31]\(27) => axi_mc_cmd_translator_0_n_50,
      \axaddr_incr_reg[31]\(26) => axi_mc_cmd_translator_0_n_51,
      \axaddr_incr_reg[31]\(25) => axi_mc_cmd_translator_0_n_52,
      \axaddr_incr_reg[31]\(24) => axi_mc_cmd_translator_0_n_53,
      \axaddr_incr_reg[31]\(23) => axi_mc_cmd_translator_0_n_54,
      \axaddr_incr_reg[31]\(22) => axi_mc_cmd_translator_0_n_55,
      \axaddr_incr_reg[31]\(21) => axi_mc_cmd_translator_0_n_56,
      \axaddr_incr_reg[31]\(20) => axi_mc_cmd_translator_0_n_57,
      \axaddr_incr_reg[31]\(19) => axi_mc_cmd_translator_0_n_58,
      \axaddr_incr_reg[31]\(18) => axi_mc_cmd_translator_0_n_59,
      \axaddr_incr_reg[31]\(17) => axi_mc_cmd_translator_0_n_60,
      \axaddr_incr_reg[31]\(16) => axi_mc_cmd_translator_0_n_61,
      \axaddr_incr_reg[31]\(15) => axi_mc_cmd_translator_0_n_62,
      \axaddr_incr_reg[31]\(14) => axi_mc_cmd_translator_0_n_63,
      \axaddr_incr_reg[31]\(13) => axi_mc_cmd_translator_0_n_64,
      \axaddr_incr_reg[31]\(12) => axi_mc_cmd_translator_0_n_65,
      \axaddr_incr_reg[31]\(11) => axi_mc_cmd_translator_0_n_66,
      \axaddr_incr_reg[31]\(10) => axi_mc_cmd_translator_0_n_67,
      \axaddr_incr_reg[31]\(9) => axi_mc_cmd_translator_0_n_68,
      \axaddr_incr_reg[31]\(8) => axi_mc_cmd_translator_0_n_69,
      \axaddr_incr_reg[31]\(7) => axi_mc_cmd_translator_0_n_70,
      \axaddr_incr_reg[31]\(6) => axi_mc_cmd_translator_0_n_71,
      \axaddr_incr_reg[31]\(5) => axi_mc_cmd_translator_0_n_72,
      \axaddr_incr_reg[31]\(4) => axi_mc_cmd_translator_0_n_73,
      \axaddr_incr_reg[31]\(3) => axi_mc_cmd_translator_0_n_74,
      \axaddr_incr_reg[31]\(2) => axi_mc_cmd_translator_0_n_75,
      \axaddr_incr_reg[31]\(1) => axi_mc_cmd_translator_0_n_76,
      \axaddr_incr_reg[31]\(0) => axi_mc_cmd_translator_0_n_77,
      \axaddr_reg[2]\ => ar_cmd_fsm_0_n_19,
      \axburst_reg[1]\(0) => ar_cmd_fsm_0_n_18,
      \axlen_cnt_reg[3]\ => axi_mc_cmd_translator_0_n_78,
      \axlen_cnt_reg[3]_0\(3) => axi_mc_cmd_translator_0_n_79,
      \axlen_cnt_reg[3]_0\(2) => axi_mc_cmd_translator_0_n_80,
      \axlen_cnt_reg[3]_0\(1) => axi_mc_cmd_translator_0_n_81,
      \axlen_cnt_reg[3]_0\(0) => axi_mc_cmd_translator_0_n_82,
      \axlen_cnt_reg[3]_1\(3) => ar_cmd_fsm_0_n_96,
      \axlen_cnt_reg[3]_1\(2) => ar_cmd_fsm_0_n_97,
      \axlen_cnt_reg[3]_1\(1) => ar_cmd_fsm_0_n_98,
      \axlen_cnt_reg[3]_1\(0) => ar_cmd_fsm_0_n_99,
      \axlen_cnt_reg[7]\(7) => ar_cmd_fsm_0_n_53,
      \axlen_cnt_reg[7]\(6) => ar_cmd_fsm_0_n_54,
      \axlen_cnt_reg[7]\(5) => ar_cmd_fsm_0_n_55,
      \axlen_cnt_reg[7]\(4) => ar_cmd_fsm_0_n_56,
      \axlen_cnt_reg[7]\(3) => ar_cmd_fsm_0_n_57,
      \axlen_cnt_reg[7]\(2) => ar_cmd_fsm_0_n_58,
      \axlen_cnt_reg[7]\(1) => ar_cmd_fsm_0_n_59,
      \axlen_cnt_reg[7]\(0) => ar_cmd_fsm_0_n_60,
      \axlen_reg[7]\(0) => \axlen_reg_n_0_[7]\,
      axready_reg => ar_cmd_fsm_0_n_20,
      axready_reg_0 => \^e\(0),
      axready_reg_1(2) => ar_cmd_fsm_0_n_93,
      axready_reg_1(1) => ar_cmd_fsm_0_n_94,
      axready_reg_1(0) => ar_cmd_fsm_0_n_95,
      in0(31) => ar_cmd_fsm_0_n_21,
      in0(30) => ar_cmd_fsm_0_n_22,
      in0(29) => ar_cmd_fsm_0_n_23,
      in0(28) => ar_cmd_fsm_0_n_24,
      in0(27) => ar_cmd_fsm_0_n_25,
      in0(26) => ar_cmd_fsm_0_n_26,
      in0(25) => ar_cmd_fsm_0_n_27,
      in0(24) => ar_cmd_fsm_0_n_28,
      in0(23) => ar_cmd_fsm_0_n_29,
      in0(22) => ar_cmd_fsm_0_n_30,
      in0(21) => ar_cmd_fsm_0_n_31,
      in0(20) => ar_cmd_fsm_0_n_32,
      in0(19) => ar_cmd_fsm_0_n_33,
      in0(18) => ar_cmd_fsm_0_n_34,
      in0(17) => ar_cmd_fsm_0_n_35,
      in0(16) => ar_cmd_fsm_0_n_36,
      in0(15) => ar_cmd_fsm_0_n_37,
      in0(14) => ar_cmd_fsm_0_n_38,
      in0(13) => ar_cmd_fsm_0_n_39,
      in0(12) => ar_cmd_fsm_0_n_40,
      in0(11) => ar_cmd_fsm_0_n_41,
      in0(10) => ar_cmd_fsm_0_n_42,
      in0(9) => ar_cmd_fsm_0_n_43,
      in0(8) => ar_cmd_fsm_0_n_44,
      in0(7) => ar_cmd_fsm_0_n_45,
      in0(6) => ar_cmd_fsm_0_n_46,
      in0(5) => ar_cmd_fsm_0_n_47,
      in0(4) => ar_cmd_fsm_0_n_48,
      in0(3) => ar_cmd_fsm_0_n_49,
      in0(2) => ar_cmd_fsm_0_n_50,
      in0(1) => ar_cmd_fsm_0_n_51,
      in0(0) => ar_cmd_fsm_0_n_52,
      \int_addr_reg[3]\ => axi_mc_cmd_translator_0_n_83,
      \int_addr_reg[3]_0\(2 downto 0) => \axi_mc_wrap_cmd_0/int_addr\(3 downto 1),
      \int_addr_reg[3]_1\ => axi_mc_cmd_translator_0_n_87,
      \int_addr_reg[3]_2\ => axi_mc_cmd_translator_0_n_88,
      int_next_pending_r => \axi_mc_incr_cmd_0/int_next_pending_r\,
      int_next_pending_r_0 => \axi_mc_wrap_cmd_0/int_next_pending_r\,
      int_next_pending_r_reg => ar_cmd_fsm_0_n_3,
      \out\(31 downto 0) => \axi_mc_incr_cmd_0/p_0_in\(31 downto 0),
      r_rlast_reg => axi_mc_cmd_translator_0_n_36,
      s_axi_araddr(2 downto 0) => s_axi_araddr(5 downto 3),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arlen(1) => s_axi_arlen(7),
      s_axi_arlen(0) => s_axi_arlen(1),
      s_axi_arvalid => s_axi_arvalid,
      sel_first_r_reg => axi_mc_cmd_translator_0_n_32,
      sel_first_r_reg_0 => axi_mc_cmd_translator_0_n_34,
      sys_rst => sys_rst
    );
\axid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^e\(0),
      D => s_axi_arid(0),
      Q => \in\(1),
      R => '0'
    );
\axid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^e\(0),
      D => s_axi_arid(1),
      Q => \in\(2),
      R => '0'
    );
\axid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^e\(0),
      D => s_axi_arid(2),
      Q => \in\(3),
      R => '0'
    );
\axid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^e\(0),
      D => s_axi_arid(3),
      Q => \in\(4),
      R => '0'
    );
\axlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(0),
      Q => \axlen_reg_n_0_[0]\,
      R => '0'
    );
\axlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(1),
      Q => \axlen_reg_n_0_[1]\,
      R => '0'
    );
\axlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(2),
      Q => \axlen_reg_n_0_[2]\,
      R => '0'
    );
\axlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(3),
      Q => \axlen_reg_n_0_[3]\,
      R => '0'
    );
\axlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_12,
      Q => \axlen_reg_n_0_[4]\,
      R => '0'
    );
\axlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_11,
      Q => \axlen_reg_n_0_[5]\,
      R => '0'
    );
\axlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_10,
      Q => \axlen_reg_n_0_[6]\,
      R => '0'
    );
\axlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_9,
      Q => \axlen_reg_n_0_[7]\,
      R => '0'
    );
\axqos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_107,
      Q => axqos(0),
      R => '0'
    );
\axqos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_106,
      Q => axqos(1),
      R => '0'
    );
\axqos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_105,
      Q => axqos(2),
      R => '0'
    );
\axqos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_104,
      Q => axqos(3),
      R => '0'
    );
axvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^arvalid_int\,
      Q => \^axvalid\,
      R => areset_d1
    );
r_push_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \next\,
      Q => r_push,
      R => '0'
    );
r_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => ar_cmd_fsm_0_n_110,
      Q => \in\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc_aw_channel is
  port (
    s_axi_awready : out STD_LOGIC;
    awvalid_int : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axready_reg : out STD_LOGIC;
    b_push : out STD_LOGIC;
    wready0 : out STD_LOGIC;
    wready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \RD_PRI_REG.rd_cmd_hold_reg\ : out STD_LOGIC;
    w_ignore_end : out STD_LOGIC;
    \app_addr_r1_reg[24]\ : out STD_LOGIC;
    \app_addr_r1_reg[23]\ : out STD_LOGIC;
    \app_addr_r1_reg[22]\ : out STD_LOGIC;
    \app_addr_r1_reg[21]\ : out STD_LOGIC;
    \app_addr_r1_reg[20]\ : out STD_LOGIC;
    \app_addr_r1_reg[19]\ : out STD_LOGIC;
    \app_addr_r1_reg[18]\ : out STD_LOGIC;
    \app_addr_r1_reg[17]\ : out STD_LOGIC;
    \app_addr_r1_reg[16]\ : out STD_LOGIC;
    \app_addr_r1_reg[15]\ : out STD_LOGIC;
    \app_addr_r1_reg[14]\ : out STD_LOGIC;
    \app_addr_r1_reg[13]\ : out STD_LOGIC;
    \app_addr_r1_reg[12]\ : out STD_LOGIC;
    \app_addr_r1_reg[11]\ : out STD_LOGIC;
    \app_addr_r1_reg[10]\ : out STD_LOGIC;
    \app_addr_r1_reg[9]\ : out STD_LOGIC;
    \app_addr_r1_reg[8]\ : out STD_LOGIC;
    \app_addr_r1_reg[7]\ : out STD_LOGIC;
    \app_addr_r1_reg[6]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    areset_d1 : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_bc2.w_ignore_end_r_reg\ : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    axready_reg_0 : in STD_LOGIC;
    app_wdf_rdy : in STD_LOGIC;
    wvalid_int : in STD_LOGIC;
    state : in STD_LOGIC;
    \int_addr_reg[3]\ : in STD_LOGIC;
    \RD_PRI_REG.rd_cmd_hold_reg_0\ : in STD_LOGIC;
    \int_addr_reg[2]\ : in STD_LOGIC;
    \int_addr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_ignore_end_r : in STD_LOGIC;
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc_aw_channel : entity is "mig_7series_v2_3_axi_mc_aw_channel";
end ddr2_mig_7series_v2_3_axi_mc_aw_channel;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc_aw_channel is
  signal aw_cmd_fsm_0_n_1 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_10 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_100 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_101 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_102 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_103 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_104 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_105 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_106 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_107 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_108 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_109 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_110 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_111 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_112 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_113 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_114 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_115 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_116 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_117 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_118 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_119 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_120 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_121 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_122 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_123 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_124 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_125 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_15 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_16 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_18 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_19 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_2 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_20 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_21 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_22 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_23 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_24 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_27 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_28 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_29 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_30 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_31 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_32 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_33 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_34 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_35 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_36 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_37 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_38 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_39 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_40 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_41 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_42 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_43 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_44 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_45 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_46 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_47 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_48 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_49 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_50 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_51 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_52 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_53 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_54 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_55 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_56 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_57 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_58 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_59 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_60 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_61 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_62 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_63 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_64 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_65 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_66 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_67 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_68 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_69 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_7 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_8 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_9 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_94 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_95 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_96 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_97 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_98 : STD_LOGIC;
  signal aw_cmd_fsm_0_n_99 : STD_LOGIC;
  signal \^awvalid_int\ : STD_LOGIC;
  signal axaddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axaddr_incr : STD_LOGIC_VECTOR ( 24 downto 6 );
  signal axaddr_int : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal axburst : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_mc_cmd_translator_0_n_51 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_53 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_58 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_59 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_60 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_61 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_62 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_63 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_64 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_65 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_66 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_67 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_68 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_69 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_70 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_71 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_72 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_73 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_74 : STD_LOGIC;
  signal axi_mc_cmd_translator_0_n_75 : STD_LOGIC;
  signal \axi_mc_incr_cmd_0/int_next_pending_r\ : STD_LOGIC;
  signal \axi_mc_incr_cmd_0/p_0_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_mc_wrap_cmd_0/int_next_pending_r\ : STD_LOGIC;
  signal axid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axlen : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axlen_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axvalid : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
begin
  awvalid_int <= \^awvalid_int\;
  s_axi_awready <= \^s_axi_awready\;
aw_cmd_fsm_0: entity work.ddr2_mig_7series_v2_3_axi_mc_wr_cmd_fsm
     port map (
      D(7) => aw_cmd_fsm_0_n_7,
      D(6) => aw_cmd_fsm_0_n_8,
      D(5) => aw_cmd_fsm_0_n_9,
      D(4) => aw_cmd_fsm_0_n_10,
      D(3 downto 0) => axlen_int(3 downto 0),
      E(0) => aw_cmd_fsm_0_n_28,
      Q(31 downto 0) => axaddr(31 downto 0),
      \RD_PRI_REG.rd_cmd_hold_reg\ => \RD_PRI_REG.rd_cmd_hold_reg\,
      \RD_PRI_REG.rd_starve_cnt_reg[8]\(0) => Q(0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \app_addr_r1_reg[10]\ => \app_addr_r1_reg[10]\,
      \app_addr_r1_reg[11]\ => \app_addr_r1_reg[11]\,
      \app_addr_r1_reg[12]\ => \app_addr_r1_reg[12]\,
      \app_addr_r1_reg[13]\ => \app_addr_r1_reg[13]\,
      \app_addr_r1_reg[14]\ => \app_addr_r1_reg[14]\,
      \app_addr_r1_reg[15]\ => \app_addr_r1_reg[15]\,
      \app_addr_r1_reg[16]\ => \app_addr_r1_reg[16]\,
      \app_addr_r1_reg[17]\ => \app_addr_r1_reg[17]\,
      \app_addr_r1_reg[18]\ => \app_addr_r1_reg[18]\,
      \app_addr_r1_reg[19]\ => \app_addr_r1_reg[19]\,
      \app_addr_r1_reg[20]\ => \app_addr_r1_reg[20]\,
      \app_addr_r1_reg[21]\ => \app_addr_r1_reg[21]\,
      \app_addr_r1_reg[22]\ => \app_addr_r1_reg[22]\,
      \app_addr_r1_reg[23]\ => \app_addr_r1_reg[23]\,
      \app_addr_r1_reg[24]\ => \app_addr_r1_reg[24]\,
      \app_addr_r1_reg[6]\ => \app_addr_r1_reg[6]\,
      \app_addr_r1_reg[7]\ => \app_addr_r1_reg[7]\,
      \app_addr_r1_reg[8]\ => \app_addr_r1_reg[8]\,
      \app_addr_r1_reg[9]\ => \app_addr_r1_reg[9]\,
      app_rdy => app_rdy,
      app_rdy_r_reg => app_rdy_r_reg,
      app_wdf_rdy => app_wdf_rdy,
      areset_d1 => areset_d1,
      awvalid_int => \^awvalid_int\,
      \axaddr_incr_reg[24]\(18 downto 0) => axaddr_incr(24 downto 6),
      \axaddr_incr_reg[31]\(31) => aw_cmd_fsm_0_n_37,
      \axaddr_incr_reg[31]\(30) => aw_cmd_fsm_0_n_38,
      \axaddr_incr_reg[31]\(29) => aw_cmd_fsm_0_n_39,
      \axaddr_incr_reg[31]\(28) => aw_cmd_fsm_0_n_40,
      \axaddr_incr_reg[31]\(27) => aw_cmd_fsm_0_n_41,
      \axaddr_incr_reg[31]\(26) => aw_cmd_fsm_0_n_42,
      \axaddr_incr_reg[31]\(25) => aw_cmd_fsm_0_n_43,
      \axaddr_incr_reg[31]\(24) => aw_cmd_fsm_0_n_44,
      \axaddr_incr_reg[31]\(23) => aw_cmd_fsm_0_n_45,
      \axaddr_incr_reg[31]\(22) => aw_cmd_fsm_0_n_46,
      \axaddr_incr_reg[31]\(21) => aw_cmd_fsm_0_n_47,
      \axaddr_incr_reg[31]\(20) => aw_cmd_fsm_0_n_48,
      \axaddr_incr_reg[31]\(19) => aw_cmd_fsm_0_n_49,
      \axaddr_incr_reg[31]\(18) => aw_cmd_fsm_0_n_50,
      \axaddr_incr_reg[31]\(17) => aw_cmd_fsm_0_n_51,
      \axaddr_incr_reg[31]\(16) => aw_cmd_fsm_0_n_52,
      \axaddr_incr_reg[31]\(15) => aw_cmd_fsm_0_n_53,
      \axaddr_incr_reg[31]\(14) => aw_cmd_fsm_0_n_54,
      \axaddr_incr_reg[31]\(13) => aw_cmd_fsm_0_n_55,
      \axaddr_incr_reg[31]\(12) => aw_cmd_fsm_0_n_56,
      \axaddr_incr_reg[31]\(11) => aw_cmd_fsm_0_n_57,
      \axaddr_incr_reg[31]\(10) => aw_cmd_fsm_0_n_58,
      \axaddr_incr_reg[31]\(9) => aw_cmd_fsm_0_n_59,
      \axaddr_incr_reg[31]\(8) => aw_cmd_fsm_0_n_60,
      \axaddr_incr_reg[31]\(7) => aw_cmd_fsm_0_n_61,
      \axaddr_incr_reg[31]\(6) => aw_cmd_fsm_0_n_62,
      \axaddr_incr_reg[31]\(5) => aw_cmd_fsm_0_n_63,
      \axaddr_incr_reg[31]\(4) => aw_cmd_fsm_0_n_64,
      \axaddr_incr_reg[31]\(3) => aw_cmd_fsm_0_n_65,
      \axaddr_incr_reg[31]\(2) => aw_cmd_fsm_0_n_66,
      \axaddr_incr_reg[31]\(1) => aw_cmd_fsm_0_n_67,
      \axaddr_incr_reg[31]\(0) => aw_cmd_fsm_0_n_68,
      axaddr_int(3 downto 0) => axaddr_int(5 downto 2),
      \axaddr_reg[31]\(27) => aw_cmd_fsm_0_n_94,
      \axaddr_reg[31]\(26) => aw_cmd_fsm_0_n_95,
      \axaddr_reg[31]\(25) => aw_cmd_fsm_0_n_96,
      \axaddr_reg[31]\(24) => aw_cmd_fsm_0_n_97,
      \axaddr_reg[31]\(23) => aw_cmd_fsm_0_n_98,
      \axaddr_reg[31]\(22) => aw_cmd_fsm_0_n_99,
      \axaddr_reg[31]\(21) => aw_cmd_fsm_0_n_100,
      \axaddr_reg[31]\(20) => aw_cmd_fsm_0_n_101,
      \axaddr_reg[31]\(19) => aw_cmd_fsm_0_n_102,
      \axaddr_reg[31]\(18) => aw_cmd_fsm_0_n_103,
      \axaddr_reg[31]\(17) => aw_cmd_fsm_0_n_104,
      \axaddr_reg[31]\(16) => aw_cmd_fsm_0_n_105,
      \axaddr_reg[31]\(15) => aw_cmd_fsm_0_n_106,
      \axaddr_reg[31]\(14) => aw_cmd_fsm_0_n_107,
      \axaddr_reg[31]\(13) => aw_cmd_fsm_0_n_108,
      \axaddr_reg[31]\(12) => aw_cmd_fsm_0_n_109,
      \axaddr_reg[31]\(11) => aw_cmd_fsm_0_n_110,
      \axaddr_reg[31]\(10) => aw_cmd_fsm_0_n_111,
      \axaddr_reg[31]\(9) => aw_cmd_fsm_0_n_112,
      \axaddr_reg[31]\(8) => aw_cmd_fsm_0_n_113,
      \axaddr_reg[31]\(7) => aw_cmd_fsm_0_n_114,
      \axaddr_reg[31]\(6) => aw_cmd_fsm_0_n_115,
      \axaddr_reg[31]\(5) => aw_cmd_fsm_0_n_116,
      \axaddr_reg[31]\(4) => aw_cmd_fsm_0_n_117,
      \axaddr_reg[31]\(3) => aw_cmd_fsm_0_n_118,
      \axaddr_reg[31]\(2) => aw_cmd_fsm_0_n_119,
      \axaddr_reg[31]\(1) => aw_cmd_fsm_0_n_120,
      \axaddr_reg[31]\(0) => aw_cmd_fsm_0_n_121,
      axburst(0) => axburst(1),
      \axburst_reg[1]\ => aw_cmd_fsm_0_n_27,
      axid(3 downto 0) => axid(3 downto 0),
      \axlen_cnt_reg[0]\(0) => aw_cmd_fsm_0_n_69,
      \axlen_cnt_reg[2]\ => axi_mc_cmd_translator_0_n_71,
      \axlen_cnt_reg[3]\(3) => aw_cmd_fsm_0_n_18,
      \axlen_cnt_reg[3]\(2) => aw_cmd_fsm_0_n_19,
      \axlen_cnt_reg[3]\(1) => aw_cmd_fsm_0_n_20,
      \axlen_cnt_reg[3]\(0) => aw_cmd_fsm_0_n_21,
      \axlen_cnt_reg[3]_0\(3) => axi_mc_cmd_translator_0_n_72,
      \axlen_cnt_reg[3]_0\(2) => axi_mc_cmd_translator_0_n_73,
      \axlen_cnt_reg[3]_0\(1) => axi_mc_cmd_translator_0_n_74,
      \axlen_cnt_reg[3]_0\(0) => axi_mc_cmd_translator_0_n_75,
      \axlen_cnt_reg[7]\(7) => aw_cmd_fsm_0_n_29,
      \axlen_cnt_reg[7]\(6) => aw_cmd_fsm_0_n_30,
      \axlen_cnt_reg[7]\(5) => aw_cmd_fsm_0_n_31,
      \axlen_cnt_reg[7]\(4) => aw_cmd_fsm_0_n_32,
      \axlen_cnt_reg[7]\(3) => aw_cmd_fsm_0_n_33,
      \axlen_cnt_reg[7]\(2) => aw_cmd_fsm_0_n_34,
      \axlen_cnt_reg[7]\(1) => aw_cmd_fsm_0_n_35,
      \axlen_cnt_reg[7]\(0) => aw_cmd_fsm_0_n_36,
      \axlen_cnt_reg[7]_0\(7) => axi_mc_cmd_translator_0_n_62,
      \axlen_cnt_reg[7]_0\(6) => axi_mc_cmd_translator_0_n_63,
      \axlen_cnt_reg[7]_0\(5) => axi_mc_cmd_translator_0_n_64,
      \axlen_cnt_reg[7]_0\(4) => axi_mc_cmd_translator_0_n_65,
      \axlen_cnt_reg[7]_0\(3) => axi_mc_cmd_translator_0_n_66,
      \axlen_cnt_reg[7]_0\(2) => axi_mc_cmd_translator_0_n_67,
      \axlen_cnt_reg[7]_0\(1) => axi_mc_cmd_translator_0_n_68,
      \axlen_cnt_reg[7]_0\(0) => axi_mc_cmd_translator_0_n_69,
      \axlen_cnt_reg[7]_1\ => axi_mc_cmd_translator_0_n_61,
      \axlen_reg[7]\(7 downto 0) => axlen(7 downto 0),
      \axqos_reg[3]\(3) => aw_cmd_fsm_0_n_122,
      \axqos_reg[3]\(2) => aw_cmd_fsm_0_n_123,
      \axqos_reg[3]\(1) => aw_cmd_fsm_0_n_124,
      \axqos_reg[3]\(0) => aw_cmd_fsm_0_n_125,
      \axqos_reg[3]_0\(3 downto 0) => axqos(3 downto 0),
      axready_reg_0 => axready_reg,
      axready_reg_1 => axready_reg_0,
      axvalid => axvalid,
      b_push => b_push,
      \gen_bc2.w_ignore_end_r_reg\ => \gen_bc2.w_ignore_end_r_reg\,
      \in\(3 downto 0) => \in\(3 downto 0),
      \int_addr_reg[2]\(1) => axi_mc_cmd_translator_0_n_58,
      \int_addr_reg[2]\(0) => axi_mc_cmd_translator_0_n_59,
      \int_addr_reg[3]\(2) => aw_cmd_fsm_0_n_22,
      \int_addr_reg[3]\(1) => aw_cmd_fsm_0_n_23,
      \int_addr_reg[3]\(0) => aw_cmd_fsm_0_n_24,
      \int_addr_reg[3]_0\ => axi_mc_cmd_translator_0_n_70,
      int_next_pending_r => \axi_mc_incr_cmd_0/int_next_pending_r\,
      int_next_pending_r_0 => \axi_mc_wrap_cmd_0/int_next_pending_r\,
      int_next_pending_r_reg => aw_cmd_fsm_0_n_2,
      int_next_pending_r_reg_0 => aw_cmd_fsm_0_n_16,
      \out\(31 downto 0) => \axi_mc_incr_cmd_0/p_0_in\(31 downto 0),
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => \^s_axi_awready\,
      s_axi_awvalid => s_axi_awvalid,
      sel_first_r_reg => aw_cmd_fsm_0_n_1,
      sel_first_r_reg_0 => aw_cmd_fsm_0_n_15,
      sel_first_r_reg_1 => axi_mc_cmd_translator_0_n_51,
      sel_first_r_reg_2 => axi_mc_cmd_translator_0_n_53,
      sel_first_r_reg_3 => axi_mc_cmd_translator_0_n_60,
      state => state,
      sys_rst => sys_rst,
      w_ignore_end => w_ignore_end,
      w_ignore_end_r => w_ignore_end_r,
      wready0 => wready0,
      wready_reg => wready_reg,
      wvalid_int => wvalid_int
    );
\axaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_121,
      Q => axaddr(0),
      R => '0'
    );
\axaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_115,
      Q => axaddr(10),
      R => '0'
    );
\axaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_114,
      Q => axaddr(11),
      R => '0'
    );
\axaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_113,
      Q => axaddr(12),
      R => '0'
    );
\axaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_112,
      Q => axaddr(13),
      R => '0'
    );
\axaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_111,
      Q => axaddr(14),
      R => '0'
    );
\axaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_110,
      Q => axaddr(15),
      R => '0'
    );
\axaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_109,
      Q => axaddr(16),
      R => '0'
    );
\axaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_108,
      Q => axaddr(17),
      R => '0'
    );
\axaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_107,
      Q => axaddr(18),
      R => '0'
    );
\axaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_106,
      Q => axaddr(19),
      R => '0'
    );
\axaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_120,
      Q => axaddr(1),
      R => '0'
    );
\axaddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_105,
      Q => axaddr(20),
      R => '0'
    );
\axaddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_104,
      Q => axaddr(21),
      R => '0'
    );
\axaddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_103,
      Q => axaddr(22),
      R => '0'
    );
\axaddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_102,
      Q => axaddr(23),
      R => '0'
    );
\axaddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_101,
      Q => axaddr(24),
      R => '0'
    );
\axaddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_100,
      Q => axaddr(25),
      R => '0'
    );
\axaddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_99,
      Q => axaddr(26),
      R => '0'
    );
\axaddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_98,
      Q => axaddr(27),
      R => '0'
    );
\axaddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_97,
      Q => axaddr(28),
      R => '0'
    );
\axaddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_96,
      Q => axaddr(29),
      R => '0'
    );
\axaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(2),
      Q => axaddr(2),
      R => '0'
    );
\axaddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_95,
      Q => axaddr(30),
      R => '0'
    );
\axaddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_94,
      Q => axaddr(31),
      R => '0'
    );
\axaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(3),
      Q => axaddr(3),
      R => '0'
    );
\axaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(4),
      Q => axaddr(4),
      R => '0'
    );
\axaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axaddr_int(5),
      Q => axaddr(5),
      R => '0'
    );
\axaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_119,
      Q => axaddr(6),
      R => '0'
    );
\axaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_118,
      Q => axaddr(7),
      R => '0'
    );
\axaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_117,
      Q => axaddr(8),
      R => '0'
    );
\axaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_116,
      Q => axaddr(9),
      R => '0'
    );
\axburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_27,
      Q => axburst(1),
      R => '0'
    );
axi_mc_cmd_translator_0: entity work.ddr2_mig_7series_v2_3_axi_mc_cmd_translator
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => aw_cmd_fsm_0_n_28,
      Q(18 downto 0) => axaddr_incr(24 downto 6),
      \RD_PRI_REG.rd_cmd_hold_reg\ => \RD_PRI_REG.rd_cmd_hold_reg_0\,
      \app_addr_r1_reg[4]\(1) => axi_mc_cmd_translator_0_n_58,
      \app_addr_r1_reg[4]\(0) => axi_mc_cmd_translator_0_n_59,
      areset_d1 => areset_d1,
      areset_d1_reg => aw_cmd_fsm_0_n_1,
      areset_d1_reg_0 => aw_cmd_fsm_0_n_15,
      \axaddr_reg[2]\ => aw_cmd_fsm_0_n_16,
      axburst(0) => axburst(1),
      \axlen_cnt_reg[3]\(3) => axi_mc_cmd_translator_0_n_72,
      \axlen_cnt_reg[3]\(2) => axi_mc_cmd_translator_0_n_73,
      \axlen_cnt_reg[3]\(1) => axi_mc_cmd_translator_0_n_74,
      \axlen_cnt_reg[3]\(0) => axi_mc_cmd_translator_0_n_75,
      \axlen_cnt_reg[3]_0\(3) => aw_cmd_fsm_0_n_18,
      \axlen_cnt_reg[3]_0\(2) => aw_cmd_fsm_0_n_19,
      \axlen_cnt_reg[3]_0\(1) => aw_cmd_fsm_0_n_20,
      \axlen_cnt_reg[3]_0\(0) => aw_cmd_fsm_0_n_21,
      \axlen_cnt_reg[7]\(7) => axi_mc_cmd_translator_0_n_62,
      \axlen_cnt_reg[7]\(6) => axi_mc_cmd_translator_0_n_63,
      \axlen_cnt_reg[7]\(5) => axi_mc_cmd_translator_0_n_64,
      \axlen_cnt_reg[7]\(4) => axi_mc_cmd_translator_0_n_65,
      \axlen_cnt_reg[7]\(3) => axi_mc_cmd_translator_0_n_66,
      \axlen_cnt_reg[7]\(2) => axi_mc_cmd_translator_0_n_67,
      \axlen_cnt_reg[7]\(1) => axi_mc_cmd_translator_0_n_68,
      \axlen_cnt_reg[7]\(0) => axi_mc_cmd_translator_0_n_69,
      \axlen_cnt_reg[7]_0\(7) => aw_cmd_fsm_0_n_29,
      \axlen_cnt_reg[7]_0\(6) => aw_cmd_fsm_0_n_30,
      \axlen_cnt_reg[7]_0\(5) => aw_cmd_fsm_0_n_31,
      \axlen_cnt_reg[7]_0\(4) => aw_cmd_fsm_0_n_32,
      \axlen_cnt_reg[7]_0\(3) => aw_cmd_fsm_0_n_33,
      \axlen_cnt_reg[7]_0\(2) => aw_cmd_fsm_0_n_34,
      \axlen_cnt_reg[7]_0\(1) => aw_cmd_fsm_0_n_35,
      \axlen_cnt_reg[7]_0\(0) => aw_cmd_fsm_0_n_36,
      \axlen_reg[3]\(0) => axlen(3),
      axready_reg => axi_mc_cmd_translator_0_n_61,
      axready_reg_0 => aw_cmd_fsm_0_n_27,
      axready_reg_1 => \^s_axi_awready\,
      axready_reg_2(2) => aw_cmd_fsm_0_n_22,
      axready_reg_2(1) => aw_cmd_fsm_0_n_23,
      axready_reg_2(0) => aw_cmd_fsm_0_n_24,
      axready_reg_3(0) => aw_cmd_fsm_0_n_69,
      axready_reg_4(31) => aw_cmd_fsm_0_n_37,
      axready_reg_4(30) => aw_cmd_fsm_0_n_38,
      axready_reg_4(29) => aw_cmd_fsm_0_n_39,
      axready_reg_4(28) => aw_cmd_fsm_0_n_40,
      axready_reg_4(27) => aw_cmd_fsm_0_n_41,
      axready_reg_4(26) => aw_cmd_fsm_0_n_42,
      axready_reg_4(25) => aw_cmd_fsm_0_n_43,
      axready_reg_4(24) => aw_cmd_fsm_0_n_44,
      axready_reg_4(23) => aw_cmd_fsm_0_n_45,
      axready_reg_4(22) => aw_cmd_fsm_0_n_46,
      axready_reg_4(21) => aw_cmd_fsm_0_n_47,
      axready_reg_4(20) => aw_cmd_fsm_0_n_48,
      axready_reg_4(19) => aw_cmd_fsm_0_n_49,
      axready_reg_4(18) => aw_cmd_fsm_0_n_50,
      axready_reg_4(17) => aw_cmd_fsm_0_n_51,
      axready_reg_4(16) => aw_cmd_fsm_0_n_52,
      axready_reg_4(15) => aw_cmd_fsm_0_n_53,
      axready_reg_4(14) => aw_cmd_fsm_0_n_54,
      axready_reg_4(13) => aw_cmd_fsm_0_n_55,
      axready_reg_4(12) => aw_cmd_fsm_0_n_56,
      axready_reg_4(11) => aw_cmd_fsm_0_n_57,
      axready_reg_4(10) => aw_cmd_fsm_0_n_58,
      axready_reg_4(9) => aw_cmd_fsm_0_n_59,
      axready_reg_4(8) => aw_cmd_fsm_0_n_60,
      axready_reg_4(7) => aw_cmd_fsm_0_n_61,
      axready_reg_4(6) => aw_cmd_fsm_0_n_62,
      axready_reg_4(5) => aw_cmd_fsm_0_n_63,
      axready_reg_4(4) => aw_cmd_fsm_0_n_64,
      axready_reg_4(3) => aw_cmd_fsm_0_n_65,
      axready_reg_4(2) => aw_cmd_fsm_0_n_66,
      axready_reg_4(1) => aw_cmd_fsm_0_n_67,
      axready_reg_4(0) => aw_cmd_fsm_0_n_68,
      \int_addr_reg[1]\ => \int_addr_reg[1]\,
      \int_addr_reg[2]\ => \int_addr_reg[2]\,
      \int_addr_reg[3]\ => axi_mc_cmd_translator_0_n_70,
      \int_addr_reg[3]_0\ => \int_addr_reg[3]\,
      int_next_pending_r => \axi_mc_incr_cmd_0/int_next_pending_r\,
      int_next_pending_r_0 => \axi_mc_wrap_cmd_0/int_next_pending_r\,
      int_next_pending_r_reg => axi_mc_cmd_translator_0_n_71,
      int_next_pending_r_reg_0 => aw_cmd_fsm_0_n_2,
      \out\(31 downto 0) => \axi_mc_incr_cmd_0/p_0_in\(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awlen(0) => s_axi_awlen(3),
      s_axi_awvalid => s_axi_awvalid,
      sel_first_r_reg => axi_mc_cmd_translator_0_n_51,
      sel_first_r_reg_0 => axi_mc_cmd_translator_0_n_53,
      sys_rst => sys_rst,
      wready_reg => axi_mc_cmd_translator_0_n_60
    );
\axid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^s_axi_awready\,
      D => s_axi_awid(0),
      Q => axid(0),
      R => '0'
    );
\axid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^s_axi_awready\,
      D => s_axi_awid(1),
      Q => axid(1),
      R => '0'
    );
\axid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^s_axi_awready\,
      D => s_axi_awid(2),
      Q => axid(2),
      R => '0'
    );
\axid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \^s_axi_awready\,
      D => s_axi_awid(3),
      Q => axid(3),
      R => '0'
    );
\axlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(0),
      Q => axlen(0),
      R => '0'
    );
\axlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(1),
      Q => axlen(1),
      R => '0'
    );
\axlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(2),
      Q => axlen(2),
      R => '0'
    );
\axlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => axlen_int(3),
      Q => axlen(3),
      R => '0'
    );
\axlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_10,
      Q => axlen(4),
      R => '0'
    );
\axlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_9,
      Q => axlen(5),
      R => '0'
    );
\axlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_8,
      Q => axlen(6),
      R => '0'
    );
\axlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_7,
      Q => axlen(7),
      R => '0'
    );
\axqos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_125,
      Q => axqos(0),
      R => '0'
    );
\axqos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_124,
      Q => axqos(1),
      R => '0'
    );
\axqos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_123,
      Q => axqos(2),
      R => '0'
    );
\axqos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => aw_cmd_fsm_0_n_122,
      Q => axqos(3),
      R => '0'
    );
axvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \^awvalid_int\,
      Q => axvalid,
      R => areset_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_4lanes is
  port (
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    pi_phase_locked_all_r1_reg : out STD_LOGIC;
    ofifo_rst_reg : out STD_LOGIC;
    out_dqs : out STD_LOGIC;
    ts_dqs : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    p_22_in : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    out_dm : out STD_LOGIC;
    ts_dm : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    mcGo_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_buf_we : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    rd_data_en : out STD_LOGIC;
    rd_active_r_reg : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_mc_cmd_full : out STD_LOGIC;
    mpr_dec_cpt_r_reg : out STD_LOGIC;
    \pi_counter_read_val_w[0]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    idelay_ld_rst : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ddr2_addr[6]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C_pi_counter_load_en38_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    C_pi_fine_enable34_out : in STD_LOGIC;
    C_pi_fine_inc36_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    in_dqs : in STD_LOGIC;
    C_pi_rst_dqs_find32_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable20_out : in STD_LOGIC;
    C_po_fine_enable18_out : in STD_LOGIC;
    C_po_fine_inc22_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_rst_primitives_reg_0 : in STD_LOGIC;
    mc_read_idle_r_reg : in STD_LOGIC;
    C_idelay_ce8_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    mc_read_idle_r_reg_0 : in STD_LOGIC;
    mc_read_idle_r_reg_1 : in STD_LOGIC;
    mc_read_idle_r_reg_2 : in STD_LOGIC;
    mc_read_idle_r_reg_3 : in STD_LOGIC;
    mc_read_idle_r_reg_4 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    D_po_coarse_enable47_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable44_out : in STD_LOGIC;
    D_po_fine_inc50_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_odt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sys_rst_0 : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_po_coarse_enable86_out : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    A_po_fine_enable83_out : in STD_LOGIC;
    A_po_fine_inc89_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_address : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    d_in : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \calib_sel_reg[1]_1\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_4lanes : entity is "mig_7series_v2_3_ddr_phy_4lanes";
end ddr2_mig_7series_v2_3_ddr_phy_4lanes;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_4lanes is
  signal C_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D_of_ctl_full : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal \^ofifo_rst_reg\ : STD_LOGIC;
  signal phaser_ctl_bus : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_control_i_n_0 : STD_LOGIC;
  signal phy_control_i_n_1 : STD_LOGIC;
  signal phy_control_i_n_10 : STD_LOGIC;
  signal phy_control_i_n_11 : STD_LOGIC;
  signal phy_control_i_n_14 : STD_LOGIC;
  signal phy_control_i_n_15 : STD_LOGIC;
  signal phy_control_i_n_16 : STD_LOGIC;
  signal phy_control_i_n_17 : STD_LOGIC;
  signal phy_control_i_n_18 : STD_LOGIC;
  signal phy_control_i_n_19 : STD_LOGIC;
  signal phy_control_i_n_20 : STD_LOGIC;
  signal phy_control_i_n_21 : STD_LOGIC;
  signal phy_control_i_n_22 : STD_LOGIC;
  signal phy_control_i_n_23 : STD_LOGIC;
  signal phy_control_i_n_24 : STD_LOGIC;
  signal phy_control_i_n_3 : STD_LOGIC;
  signal phy_control_i_n_4 : STD_LOGIC;
  signal phy_control_i_n_5 : STD_LOGIC;
  signal phy_control_i_n_6 : STD_LOGIC;
  signal phy_control_i_n_7 : STD_LOGIC;
  signal phy_control_i_n_8 : STD_LOGIC;
  signal phy_control_i_n_9 : STD_LOGIC;
  signal phy_encalib : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pi_counter_read_val_w[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rclk_delay_11 : STD_LOGIC;
  signal \rclk_delay_reg[10]_srl11_i_1_n_0\ : STD_LOGIC;
  signal \rclk_delay_reg[10]_srl11_n_0\ : STD_LOGIC;
  signal \^ref_dll_lock\ : STD_LOGIC;
  signal rst_out_i_1_n_0 : STD_LOGIC;
  signal rst_out_reg_n_0 : STD_LOGIC;
  signal rst_primitives : STD_LOGIC;
  signal rst_primitives_i_1_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
  attribute BOX_TYPE of phy_control_i : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rclk_delay_reg[10]_srl11\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg ";
  attribute srl_name : string;
  attribute srl_name of \rclk_delay_reg[10]_srl11\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 ";
begin
  ofifo_rst_reg <= \^ofifo_rst_reg\;
  \pi_counter_read_val_w[0]_1\(5 downto 0) <= \^pi_counter_read_val_w[0]_1\(5 downto 0);
  ref_dll_lock <= \^ref_dll_lock\;
A_rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => rst_primitives,
      Q => \^ofifo_rst_reg\,
      R => '0'
    );
\cnt_idel_dec_cpt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^pi_counter_read_val_w[0]_1\(2),
      I1 => \^pi_counter_read_val_w[0]_1\(0),
      I2 => \^pi_counter_read_val_w[0]_1\(1),
      I3 => \^pi_counter_read_val_w[0]_1\(4),
      I4 => \^pi_counter_read_val_w[0]_1\(3),
      I5 => \^pi_counter_read_val_w[0]_1\(5),
      O => mpr_dec_cpt_r_reg
    );
\ddr_byte_lane_A.ddr_byte_lane_A\: entity work.ddr2_mig_7series_v2_3_ddr_byte_lane
     port map (
      A_po_coarse_enable86_out => A_po_coarse_enable86_out,
      A_po_fine_enable83_out => A_po_fine_enable83_out,
      A_po_fine_inc89_out => A_po_fine_inc89_out,
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      D1(3 downto 0) => D1(3 downto 0),
      D_of_ctl_full => D_of_ctl_full,
      OUTBURSTPENDING(0) => phaser_ctl_bus(0),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]_0\,
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0),
      \ddr2_addr[6]\(10 downto 0) => \ddr2_addr[6]\(10 downto 0),
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      mc_address(0) => mc_address(0),
      mc_cas_n(0) => mc_cas_n(0),
      mem_out(39 downto 0) => mem_out(39 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      ofifo_rst => ofifo_rst,
      phy_mc_cmd_full => phy_mc_cmd_full,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst
    );
\ddr_byte_lane_C.ddr_byte_lane_C\: entity work.\ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized0\
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      A_rst_primitives_reg_0 => A_rst_primitives_reg_0,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADVAL(5 downto 0) => C_pi_counter_read_val(5 downto 0),
      C_idelay_ce8_out => C_idelay_ce8_out,
      C_pi_counter_load_en38_out => C_pi_counter_load_en38_out,
      C_pi_fine_enable34_out => C_pi_fine_enable34_out,
      C_pi_fine_inc36_out => C_pi_fine_inc36_out,
      C_pi_rst_dqs_find32_out => C_pi_rst_dqs_find32_out,
      C_po_coarse_enable20_out => C_po_coarse_enable20_out,
      C_po_fine_enable18_out => C_po_fine_enable18_out,
      C_po_fine_inc22_out => C_po_fine_inc22_out,
      D(31 downto 0) => D(31 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      INBURSTPENDING(0) => phy_control_i_n_19,
      INRANKC(1) => phy_control_i_n_8,
      INRANKC(0) => phy_control_i_n_9,
      OUTBURSTPENDING(0) => phy_control_i_n_23,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(0) => Q(0),
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      calib_wrdata_en => calib_wrdata_en,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_5\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      \gen_byte_sel_div2.calib_in_common_reg\ => \gen_byte_sel_div2.calib_in_common_reg\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst0 => ififo_rst0,
      in_dqs => in_dqs,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mc_read_idle_r_reg => mc_read_idle_r_reg,
      mc_read_idle_r_reg_0 => mc_read_idle_r_reg_0,
      mc_read_idle_r_reg_1 => mc_read_idle_r_reg_1,
      mc_read_idle_r_reg_2 => mc_read_idle_r_reg_2,
      mc_read_idle_r_reg_3 => mc_read_idle_r_reg_3,
      mc_read_idle_r_reg_4 => mc_read_idle_r_reg_4,
      mc_wrdata_en => mc_wrdata_en,
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]_0\,
      \my_empty_reg[4]_rep\ => \my_empty_reg[4]_rep\,
      \my_empty_reg[6]\(31 downto 0) => \my_empty_reg[6]\(31 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      ofifo_rst0 => ofifo_rst0,
      out_dm => out_dm,
      out_dqs => out_dqs,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      phy_dout(35 downto 0) => phy_dout(35 downto 0),
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      pi_phase_locked_all_r1_reg => pi_phase_locked_all_r1_reg,
      ram_init_done_r => ram_init_done_r,
      rd_active_r_reg => rd_active_r_reg,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_we => rd_buf_we,
      rd_data_en => rd_data_en,
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\(0) => \read_fifo.tail_r_reg[1]\(0),
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]_0\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      tail_r(1 downto 0) => tail_r(1 downto 0),
      ts_dm => ts_dm,
      ts_dqs => ts_dqs,
      \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D\: entity work.\ddr2_mig_7series_v2_3_ddr_byte_lane__parameterized1\
     port map (
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      D9(3 downto 0) => D9(3 downto 0),
      D_of_ctl_full => D_of_ctl_full,
      D_po_coarse_enable47_out => D_po_coarse_enable47_out,
      D_po_fine_enable44_out => D_po_fine_enable44_out,
      D_po_fine_inc50_out => D_po_fine_inc50_out,
      OUTBURSTPENDING(0) => phy_control_i_n_22,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      SR(0) => ofifo_rst,
      calib_cmd_wren => calib_cmd_wren,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0) => \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      d_in(16 downto 0) => d_in(16 downto 0),
      freq_refclk => freq_refclk,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      mc_cas_n(0) => mc_cas_n(1),
      mc_ras_n(0) => mc_ras_n(0),
      mem_dq_out(8 downto 0) => mem_dq_out(8 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]_1\,
      \rd_ptr_timing_reg[0]\(29 downto 0) => \rd_ptr_timing_reg[0]\(29 downto 0),
      sync_pulse => sync_pulse,
      sys_rst => sys_rst
    );
mcGo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => rst_out_reg_n_0,
      Q => mcGo_w(0),
      R => '0'
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => freq_refclk,
      LOCKED => \^ref_dll_lock\,
      PWRDWN => '0',
      RST => sys_rst_0
    );
phy_control_i: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 1,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 5,
      CO_DURATION => 1,
      DATA_CTL_A_N => "FALSE",
      DATA_CTL_B_N => "FALSE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "FALSE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "FALSE",
      PHY_COUNT_ENABLE => "FALSE",
      RD_CMD_OFFSET_0 => 10,
      RD_CMD_OFFSET_1 => 10,
      RD_CMD_OFFSET_2 => 10,
      RD_CMD_OFFSET_3 => 10,
      RD_DURATION_0 => 6,
      RD_DURATION_1 => 6,
      RD_DURATION_2 => 6,
      RD_DURATION_3 => 6,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 4,
      WR_CMD_OFFSET_1 => 4,
      WR_CMD_OFFSET_2 => 4,
      WR_CMD_OFFSET_3 => 4,
      WR_DURATION_0 => 7,
      WR_DURATION_1 => 7,
      WR_DURATION_2 => 7,
      WR_DURATION_3 => 7
    )
        port map (
      AUXOUTPUT(3) => phy_control_i_n_14,
      AUXOUTPUT(2) => phy_control_i_n_15,
      AUXOUTPUT(1) => phy_control_i_n_16,
      AUXOUTPUT(0) => phy_control_i_n_17,
      INBURSTPENDING(3) => phy_control_i_n_18,
      INBURSTPENDING(2) => phy_control_i_n_19,
      INBURSTPENDING(1) => phy_control_i_n_20,
      INBURSTPENDING(0) => phy_control_i_n_21,
      INRANKA(1) => phy_control_i_n_4,
      INRANKA(0) => phy_control_i_n_5,
      INRANKB(1) => phy_control_i_n_6,
      INRANKB(0) => phy_control_i_n_7,
      INRANKC(1) => phy_control_i_n_8,
      INRANKC(0) => phy_control_i_n_9,
      INRANKD(1) => phy_control_i_n_10,
      INRANKD(0) => phy_control_i_n_11,
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3) => phy_control_i_n_22,
      OUTBURSTPENDING(2) => phy_control_i_n_23,
      OUTBURSTPENDING(1) => phy_control_i_n_24,
      OUTBURSTPENDING(0) => phaser_ctl_bus(0),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      PHYCLK => sys_rst,
      PHYCTLALMOSTFULL => phy_control_i_n_0,
      PHYCTLEMPTY => phy_control_i_n_1,
      PHYCTLFULL => phy_mc_ctl_full,
      PHYCTLMSTREMPTY => phy_control_i_n_1,
      PHYCTLREADY => phy_control_i_n_3,
      PHYCTLWD(31) => '0',
      PHYCTLWD(30) => '0',
      PHYCTLWD(29) => '0',
      PHYCTLWD(28) => '0',
      PHYCTLWD(27) => '0',
      PHYCTLWD(26) => '0',
      PHYCTLWD(25) => '0',
      PHYCTLWD(24 downto 17) => PHYCTLWD(10 downto 3),
      PHYCTLWD(16) => '0',
      PHYCTLWD(15) => '0',
      PHYCTLWD(14) => '0',
      PHYCTLWD(13) => '0',
      PHYCTLWD(12) => '0',
      PHYCTLWD(11) => '0',
      PHYCTLWD(10) => '0',
      PHYCTLWD(9) => '0',
      PHYCTLWD(8) => '0',
      PHYCTLWD(7) => '0',
      PHYCTLWD(6) => '0',
      PHYCTLWD(5) => '0',
      PHYCTLWD(4) => '0',
      PHYCTLWD(3) => '0',
      PHYCTLWD(2 downto 0) => PHYCTLWD(2 downto 0),
      PHYCTLWRENABLE => mux_cmd_wren,
      PLLLOCK => pll_locked,
      READCALIBENABLE => phy_read_calib,
      REFDLLLOCK => \^ref_dll_lock\,
      RESET => rstdiv0_sync_r1,
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => '0'
    );
\pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => C_pi_counter_read_val(0),
      Q => \^pi_counter_read_val_w[0]_1\(0),
      R => \calib_sel_reg[1]_1\
    );
\pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => C_pi_counter_read_val(1),
      Q => \^pi_counter_read_val_w[0]_1\(1),
      R => \calib_sel_reg[1]_1\
    );
\pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => C_pi_counter_read_val(2),
      Q => \^pi_counter_read_val_w[0]_1\(2),
      R => \calib_sel_reg[1]_1\
    );
\pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => C_pi_counter_read_val(3),
      Q => \^pi_counter_read_val_w[0]_1\(3),
      R => \calib_sel_reg[1]_1\
    );
\pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => C_pi_counter_read_val(4),
      Q => \^pi_counter_read_val_w[0]_1\(4),
      R => \calib_sel_reg[1]_1\
    );
\pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => C_pi_counter_read_val(5),
      Q => \^pi_counter_read_val_w[0]_1\(5),
      R => \calib_sel_reg[1]_1\
    );
\rclk_delay_reg[10]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => sys_rst,
      D => \rclk_delay_reg[10]_srl11_i_1_n_0\,
      Q => \rclk_delay_reg[10]_srl11_n_0\
    );
\rclk_delay_reg[10]_srl11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_primitives,
      O => \rclk_delay_reg[10]_srl11_i_1_n_0\
    );
\rclk_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rclk_delay_reg[10]_srl11_n_0\,
      Q => rclk_delay_11,
      R => '0'
    );
rst_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rclk_delay_11,
      I1 => rst_out_reg_n_0,
      O => rst_out_i_1_n_0
    );
rst_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      CLR => SR(0),
      D => rst_out_i_1_n_0,
      Q => rst_out_reg_n_0
    );
rst_primitives_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_control_i_n_3,
      O => rst_primitives_i_1_n_0
    );
rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => '1',
      D => rst_primitives_i_1_n_0,
      Q => rst_primitives,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_rank_mach is
  port (
    maint_req_r : out STD_LOGIC;
    maint_zq_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    read_this_rank_r1 : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    maint_srx_r : out STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    app_ref_r_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : out STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ : out STD_LOGIC;
    q_has_rd_r_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    maint_prescaler_r1 : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg_0\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_0 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_1 : in STD_LOGIC;
    wait_for_maint_r_1 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_2 : in STD_LOGIC;
    wait_for_maint_r_2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_3 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    \wr_this_rank_r_reg[0]\ : in STD_LOGIC;
    \wr_this_rank_r_reg[0]_0\ : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    cke_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_calib_complete_reg_rep_0 : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_1\ : in STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_rank_mach : entity is "mig_7series_v2_3_rank_mach";
end ddr2_mig_7series_v2_3_rank_mach;

architecture STRUCTURE of ddr2_mig_7series_v2_3_rank_mach is
  signal app_ref_r : STD_LOGIC;
  signal \^app_ref_r_reg\ : STD_LOGIC;
  signal maint_prescaler_tick_r : STD_LOGIC;
  signal periodic_rd_cntr1_r : STD_LOGIC;
  signal periodic_rd_grant_r : STD_LOGIC;
  signal periodic_rd_request_r : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0_n_6\ : STD_LOGIC;
  signal rank_common0_n_11 : STD_LOGIC;
  signal rank_common0_n_12 : STD_LOGIC;
begin
  app_ref_r_reg <= \^app_ref_r_reg\;
\rank_cntrl[0].rank_cntrl0\: entity work.ddr2_mig_7series_v2_3_rank_cntrl
     port map (
      Q(0) => Q(0),
      act_this_rank => act_this_rank,
      app_ref_r => app_ref_r,
      app_ref_r_reg => \^app_ref_r_reg\,
      app_ref_r_reg_0 => \rank_cntrl[0].rank_cntrl0_n_6\,
      app_ref_req => app_ref_req,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      init_calib_complete_reg_rep => rank_common0_n_12,
      init_calib_complete_reg_rep_0 => init_calib_complete_reg_rep,
      int_read_this_rank => int_read_this_rank,
      maint_prescaler_r1 => maint_prescaler_r1,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      \periodic_read_request.periodic_rd_grant_r_reg[0]\ => rank_common0_n_11,
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sys_rst => sys_rst,
      \wr_this_rank_r_reg[0]\ => \wr_this_rank_r_reg[0]\,
      \wr_this_rank_r_reg[0]_0\ => \wr_this_rank_r_reg[0]_0\
    );
rank_common0: entity work.ddr2_mig_7series_v2_3_rank_common
     port map (
      D(0) => D(0),
      SR(0) => SR(0),
      app_ref_ack => app_ref_ack,
      app_ref_r => app_ref_r,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      cke_r_reg(0) => cke_r_reg(0),
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      init_calib_complete_reg_rep_0 => init_calib_complete_reg_rep_0,
      insert_maint_r => insert_maint_r,
      insert_maint_r1 => insert_maint_r1,
      \maint_controller.maint_hit_busies_r_reg[3]\ => \maint_controller.maint_hit_busies_r_reg[3]\,
      \maint_controller.maint_srx_r1_reg\ => maint_srx_r,
      \maint_controller.maint_wip_r_lcl_reg\ => maint_req_r,
      \maint_controller.maint_wip_r_lcl_reg_0\ => \maint_controller.maint_wip_r_lcl_reg\,
      \maint_controller.maint_wip_r_lcl_reg_1\ => \maint_controller.maint_wip_r_lcl_reg_0\,
      \maint_controller.maint_wip_r_lcl_reg_2\ => \maint_controller.maint_wip_r_lcl_reg_1\,
      maint_prescaler_r1 => maint_prescaler_r1,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_wip_r => maint_wip_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      periodic_rd_ack_r_lcl_reg_1 => periodic_rd_ack_r_lcl_reg_1,
      periodic_rd_ack_r_lcl_reg_2 => periodic_rd_ack_r_lcl_reg_2,
      periodic_rd_ack_r_lcl_reg_3 => periodic_rd_ack_r_lcl_reg_3,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      \periodic_rd_generation.periodic_rd_cntr1_r_reg\ => rank_common0_n_11,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      \periodic_read_request.periodic_rd_r_lcl_reg_0\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      q_has_rd_r_reg => q_has_rd_r_reg,
      \refresh_generation.refresh_bank_r_reg[0]\ => rank_common0_n_12,
      \refresh_generation.refresh_bank_r_reg[0]_0\ => \rank_cntrl[0].rank_cntrl0_n_6\,
      \refresh_generation.refresh_bank_r_reg[0]_1\ => \^app_ref_r_reg\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\(0) => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\(0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ => maint_zq_r,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\(1 downto 0) => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\(1 downto 0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sys_rst => sys_rst,
      wait_for_maint_r => wait_for_maint_r,
      wait_for_maint_r_0 => wait_for_maint_r_0,
      wait_for_maint_r_1 => wait_for_maint_r_1,
      wait_for_maint_r_2 => wait_for_maint_r_2,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_lcl_reg,
      wait_for_maint_r_lcl_reg_0 => wait_for_maint_r_lcl_reg_0,
      wait_for_maint_r_lcl_reg_1 => wait_for_maint_r_lcl_reg_1,
      wait_for_maint_r_lcl_reg_2 => wait_for_maint_r_lcl_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_axi_mc is
  port (
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    app_cmd : out STD_LOGIC_VECTOR ( 0 to 0 );
    rhandshake : out STD_LOGIC;
    app_wdf_wren_r1_reg : out STD_LOGIC;
    app_wdf_wren_r1_reg_0 : out STD_LOGIC;
    app_en_r1_reg : out STD_LOGIC;
    wready_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    wr_buf_in_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \wdf_mask_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wdf_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_rst : in STD_LOGIC;
    init_calib_complete_r : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_bready : in STD_LOGIC;
    app_wdf_wren_r1 : in STD_LOGIC;
    app_wdf_rdy : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    app_rd_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_rdy : in STD_LOGIC;
    app_en_r1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    app_wdf_mask_r1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_wdf_data_r1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \not_strict_mode.app_rd_data_valid_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_axi_mc : entity is "mig_7series_v2_3_axi_mc";
end ddr2_mig_7series_v2_3_axi_mc;

architecture STRUCTURE of ddr2_mig_7series_v2_3_axi_mc is
  signal \^app_cmd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^app_wdf_wren_r1_reg_0\ : STD_LOGIC;
  signal areset_d1 : STD_LOGIC;
  signal areset_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_int : STD_LOGIC;
  signal awvalid_int : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_10 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_11 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_14 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_15 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_16 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_17 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_18 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_19 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_20 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_21 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_22 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_23 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_24 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_25 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_26 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_27 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_28 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_29 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_30 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_31 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_32 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_33 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_34 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_35 : STD_LOGIC;
  signal axi_mc_ar_channel_0_n_9 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_10 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_12 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_13 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_14 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_15 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_16 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_17 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_18 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_19 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_2 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_20 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_21 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_22 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_23 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_24 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_25 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_26 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_27 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_28 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_29 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_3 : STD_LOGIC;
  signal axi_mc_aw_channel_0_n_30 : STD_LOGIC;
  signal axi_mc_b_channel_0_n_1 : STD_LOGIC;
  signal axi_mc_cmd_arbiter_0_n_1 : STD_LOGIC;
  signal axi_mc_cmd_arbiter_0_n_25 : STD_LOGIC;
  signal axi_mc_r_channel_0_n_4 : STD_LOGIC;
  signal axi_mc_w_channel_0_n_5 : STD_LOGIC;
  signal axi_mc_w_channel_0_n_6 : STD_LOGIC;
  signal axvalid : STD_LOGIC;
  signal b_awid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal b_push : STD_LOGIC;
  signal mc_init_complete_r : STD_LOGIC;
  signal \next\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal r_arid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r_ignore_begin : STD_LOGIC;
  signal r_ignore_end : STD_LOGIC;
  signal r_push : STD_LOGIC;
  signal r_rlast : STD_LOGIC;
  signal rd_starve_cnt : STD_LOGIC;
  signal rd_wait_limit13_out : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal w_ignore_end : STD_LOGIC;
  signal w_ignore_end_r : STD_LOGIC;
  signal wready0 : STD_LOGIC;
  signal \^wready_reg\ : STD_LOGIC;
  signal wvalid_int : STD_LOGIC;
begin
  app_cmd(0) <= \^app_cmd\(0);
  app_wdf_wren_r1_reg_0 <= \^app_wdf_wren_r1_reg_0\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  wready_reg <= \^wready_reg\;
areset_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => aresetn,
      I1 => mc_init_complete_r,
      O => areset_d1_i_1_n_0
    );
areset_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => areset_d1_i_1_n_0,
      Q => areset_d1,
      R => '0'
    );
axi_mc_ar_channel_0: entity work.ddr2_mig_7series_v2_3_axi_mc_ar_channel
     port map (
      E(0) => \^s_axi_arready\,
      \RD_PRI_REG.rd_cmd_hold_reg\(0) => rd_wait_limit13_out,
      \RD_PRI_REG.wr_cmd_hold_reg\ => axi_mc_ar_channel_0_n_11,
      SR(0) => axi_mc_ar_channel_0_n_10,
      \app_addr_r1_reg[10]\ => axi_mc_ar_channel_0_n_28,
      \app_addr_r1_reg[11]\ => axi_mc_ar_channel_0_n_27,
      \app_addr_r1_reg[12]\ => axi_mc_ar_channel_0_n_26,
      \app_addr_r1_reg[13]\ => axi_mc_ar_channel_0_n_25,
      \app_addr_r1_reg[14]\ => axi_mc_ar_channel_0_n_24,
      \app_addr_r1_reg[15]\ => axi_mc_ar_channel_0_n_23,
      \app_addr_r1_reg[16]\ => axi_mc_ar_channel_0_n_22,
      \app_addr_r1_reg[17]\ => axi_mc_ar_channel_0_n_21,
      \app_addr_r1_reg[18]\ => axi_mc_ar_channel_0_n_20,
      \app_addr_r1_reg[19]\ => axi_mc_ar_channel_0_n_19,
      \app_addr_r1_reg[20]\ => axi_mc_ar_channel_0_n_18,
      \app_addr_r1_reg[21]\ => axi_mc_ar_channel_0_n_17,
      \app_addr_r1_reg[22]\ => axi_mc_ar_channel_0_n_16,
      \app_addr_r1_reg[23]\ => axi_mc_ar_channel_0_n_15,
      \app_addr_r1_reg[24]\ => axi_mc_ar_channel_0_n_14,
      \app_addr_r1_reg[3]\ => axi_mc_ar_channel_0_n_35,
      \app_addr_r1_reg[4]\ => axi_mc_ar_channel_0_n_34,
      \app_addr_r1_reg[5]\ => axi_mc_ar_channel_0_n_33,
      \app_addr_r1_reg[6]\ => axi_mc_ar_channel_0_n_32,
      \app_addr_r1_reg[7]\ => axi_mc_ar_channel_0_n_31,
      \app_addr_r1_reg[8]\ => axi_mc_ar_channel_0_n_30,
      \app_addr_r1_reg[9]\ => axi_mc_ar_channel_0_n_29,
      app_rdy => app_rdy,
      app_rdy_r_reg => axi_mc_r_channel_0_n_4,
      areset_d1 => areset_d1,
      arvalid_int => arvalid_int,
      axready_reg => axi_mc_ar_channel_0_n_9,
      axvalid => axvalid,
      \in\(4 downto 1) => r_arid(3 downto 0),
      \in\(0) => r_rlast,
      \next\ => \next\,
      r_ignore_begin => r_ignore_begin,
      r_ignore_end => r_ignore_end,
      r_push => r_push,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      sys_rst => sys_rst
    );
axi_mc_aw_channel_0: entity work.ddr2_mig_7series_v2_3_axi_mc_aw_channel
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(0) => p_1_in0_in,
      \RD_PRI_REG.rd_cmd_hold_reg\ => axi_mc_aw_channel_0_n_10,
      \RD_PRI_REG.rd_cmd_hold_reg_0\ => \^app_cmd\(0),
      SR(0) => axi_mc_aw_channel_0_n_2,
      SS(0) => axi_mc_cmd_arbiter_0_n_1,
      \app_addr_r1_reg[10]\ => axi_mc_aw_channel_0_n_26,
      \app_addr_r1_reg[11]\ => axi_mc_aw_channel_0_n_25,
      \app_addr_r1_reg[12]\ => axi_mc_aw_channel_0_n_24,
      \app_addr_r1_reg[13]\ => axi_mc_aw_channel_0_n_23,
      \app_addr_r1_reg[14]\ => axi_mc_aw_channel_0_n_22,
      \app_addr_r1_reg[15]\ => axi_mc_aw_channel_0_n_21,
      \app_addr_r1_reg[16]\ => axi_mc_aw_channel_0_n_20,
      \app_addr_r1_reg[17]\ => axi_mc_aw_channel_0_n_19,
      \app_addr_r1_reg[18]\ => axi_mc_aw_channel_0_n_18,
      \app_addr_r1_reg[19]\ => axi_mc_aw_channel_0_n_17,
      \app_addr_r1_reg[20]\ => axi_mc_aw_channel_0_n_16,
      \app_addr_r1_reg[21]\ => axi_mc_aw_channel_0_n_15,
      \app_addr_r1_reg[22]\ => axi_mc_aw_channel_0_n_14,
      \app_addr_r1_reg[23]\ => axi_mc_aw_channel_0_n_13,
      \app_addr_r1_reg[24]\ => axi_mc_aw_channel_0_n_12,
      \app_addr_r1_reg[6]\ => axi_mc_aw_channel_0_n_30,
      \app_addr_r1_reg[7]\ => axi_mc_aw_channel_0_n_29,
      \app_addr_r1_reg[8]\ => axi_mc_aw_channel_0_n_28,
      \app_addr_r1_reg[9]\ => axi_mc_aw_channel_0_n_27,
      app_rdy => app_rdy,
      app_rdy_r_reg => \^app_wdf_wren_r1_reg_0\,
      app_wdf_rdy => app_wdf_rdy,
      areset_d1 => areset_d1,
      awvalid_int => awvalid_int,
      axready_reg => axi_mc_aw_channel_0_n_3,
      axready_reg_0 => axi_mc_cmd_arbiter_0_n_25,
      b_push => b_push,
      \gen_bc2.w_ignore_end_r_reg\ => axi_mc_w_channel_0_n_6,
      \in\(3 downto 0) => b_awid(3 downto 0),
      \int_addr_reg[1]\ => axi_mc_ar_channel_0_n_35,
      \int_addr_reg[2]\ => axi_mc_ar_channel_0_n_34,
      \int_addr_reg[3]\ => axi_mc_ar_channel_0_n_33,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => \^s_axi_awready\,
      s_axi_awvalid => s_axi_awvalid,
      state => state,
      sys_rst => sys_rst,
      w_ignore_end => w_ignore_end,
      w_ignore_end_r => w_ignore_end_r,
      wready0 => wready0,
      wready_reg => \^wready_reg\,
      wvalid_int => wvalid_int
    );
axi_mc_b_channel_0: entity work.ddr2_mig_7series_v2_3_axi_mc_b_channel
     port map (
      \RD_PRI_REG.wr_starve_cnt_reg[1]\ => axi_mc_b_channel_0_n_1,
      SS(0) => areset_d1,
      b_push => b_push,
      \in\(3 downto 0) => b_awid(3 downto 0),
      int_next_pending_r_reg => axi_mc_aw_channel_0_n_3,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      sys_rst => sys_rst
    );
axi_mc_cmd_arbiter_0: entity work.ddr2_mig_7series_v2_3_axi_mc_cmd_arbiter
     port map (
      D(18 downto 0) => D(21 downto 3),
      E(0) => axi_mc_w_channel_0_n_5,
      Q(0) => p_1_in,
      \RD_PRI_REG.rd_starve_cnt_reg[8]_0\(0) => p_1_in0_in,
      \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0) => rd_starve_cnt,
      \RD_PRI_REG.rnw_i_reg_0\ => \^app_cmd\(0),
      \RD_PRI_REG.wr_starve_cnt_reg[1]_0\(0) => axi_mc_cmd_arbiter_0_n_1,
      SR(0) => rd_wait_limit13_out,
      SS(0) => areset_d1,
      app_rdy => app_rdy,
      app_rdy_r_reg(0) => axi_mc_ar_channel_0_n_10,
      app_wdf_wren_r1_reg => \^app_wdf_wren_r1_reg_0\,
      arvalid_int => arvalid_int,
      awvalid_int => awvalid_int,
      \axaddr_incr_reg[31]\ => axi_mc_cmd_arbiter_0_n_25,
      \axaddr_reg[10]\ => axi_mc_aw_channel_0_n_26,
      \axaddr_reg[11]\ => axi_mc_aw_channel_0_n_25,
      \axaddr_reg[12]\ => axi_mc_aw_channel_0_n_24,
      \axaddr_reg[13]\ => axi_mc_aw_channel_0_n_23,
      \axaddr_reg[14]\ => axi_mc_aw_channel_0_n_22,
      \axaddr_reg[15]\ => axi_mc_aw_channel_0_n_21,
      \axaddr_reg[16]\ => axi_mc_aw_channel_0_n_20,
      \axaddr_reg[17]\ => axi_mc_aw_channel_0_n_19,
      \axaddr_reg[18]\ => axi_mc_aw_channel_0_n_18,
      \axaddr_reg[19]\ => axi_mc_aw_channel_0_n_17,
      \axaddr_reg[20]\ => axi_mc_aw_channel_0_n_16,
      \axaddr_reg[21]\ => axi_mc_aw_channel_0_n_15,
      \axaddr_reg[22]\ => axi_mc_aw_channel_0_n_14,
      \axaddr_reg[23]\ => axi_mc_aw_channel_0_n_13,
      \axaddr_reg[24]\ => axi_mc_aw_channel_0_n_12,
      \axaddr_reg[6]\ => axi_mc_aw_channel_0_n_30,
      \axaddr_reg[7]\ => axi_mc_aw_channel_0_n_29,
      \axaddr_reg[8]\ => axi_mc_aw_channel_0_n_28,
      \axaddr_reg[9]\ => axi_mc_aw_channel_0_n_27,
      \axqos_reg[1]\ => axi_mc_ar_channel_0_n_11,
      axready_reg => axi_mc_aw_channel_0_n_10,
      axready_reg_0 => axi_mc_ar_channel_0_n_14,
      axready_reg_1 => axi_mc_ar_channel_0_n_15,
      axready_reg_10 => axi_mc_ar_channel_0_n_24,
      axready_reg_11 => axi_mc_ar_channel_0_n_25,
      axready_reg_12 => axi_mc_ar_channel_0_n_26,
      axready_reg_13 => axi_mc_ar_channel_0_n_27,
      axready_reg_14 => axi_mc_ar_channel_0_n_28,
      axready_reg_15 => axi_mc_ar_channel_0_n_29,
      axready_reg_16 => axi_mc_ar_channel_0_n_30,
      axready_reg_17 => axi_mc_ar_channel_0_n_31,
      axready_reg_18 => axi_mc_ar_channel_0_n_32,
      axready_reg_19 => \^s_axi_awready\,
      axready_reg_2 => axi_mc_ar_channel_0_n_16,
      axready_reg_3 => axi_mc_ar_channel_0_n_17,
      axready_reg_4 => axi_mc_ar_channel_0_n_18,
      axready_reg_5 => axi_mc_ar_channel_0_n_19,
      axready_reg_6 => axi_mc_ar_channel_0_n_20,
      axready_reg_7 => axi_mc_ar_channel_0_n_21,
      axready_reg_8 => axi_mc_ar_channel_0_n_22,
      axready_reg_9 => axi_mc_ar_channel_0_n_23,
      axvalid_reg(0) => axi_mc_aw_channel_0_n_2,
      \gen_bc2.w_ignore_end_r_reg\ => axi_mc_w_channel_0_n_6,
      int_next_pending_r_reg => axi_mc_aw_channel_0_n_3,
      int_next_pending_r_reg_0 => axi_mc_ar_channel_0_n_9,
      \next\ => \next\,
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awvalid => s_axi_awvalid,
      sys_rst => sys_rst
    );
axi_mc_r_channel_0: entity work.ddr2_mig_7series_v2_3_axi_mc_r_channel
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      \RD_PRI_REG.rd_starve_cnt_reg[8]\ => axi_mc_r_channel_0_n_4,
      \RD_PRI_REG.rd_starve_cnt_reg[8]_0\(0) => rd_starve_cnt,
      \RD_PRI_REG.rd_starve_cnt_reg[8]_1\(0) => p_1_in0_in,
      SS(0) => areset_d1,
      app_cmd(0) => \^app_cmd\(0),
      app_en_r1 => app_en_r1,
      app_en_r1_reg => app_en_r1_reg,
      app_rd_data_valid => app_rd_data_valid,
      app_rdy => app_rdy,
      app_rdy_r_reg => \^app_wdf_wren_r1_reg_0\,
      axready_reg => \^s_axi_arready\,
      axvalid => axvalid,
      \in\(4 downto 1) => r_arid(3 downto 0),
      \in\(0) => r_rlast,
      \next\ => \next\,
      \not_strict_mode.app_rd_data_valid_reg\(0) => \not_strict_mode.app_rd_data_valid_reg\(0),
      \out\(32 downto 0) => \out\(32 downto 0),
      r_ignore_begin => r_ignore_begin,
      r_ignore_end => r_ignore_end,
      r_push => r_push,
      rd_last_r_reg_0 => rhandshake,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      sys_rst => sys_rst
    );
axi_mc_w_channel_0: entity work.ddr2_mig_7series_v2_3_axi_mc_w_channel
     port map (
      E(0) => axi_mc_w_channel_0_n_5,
      Q(0) => p_1_in,
      \RD_PRI_REG.wr_starve_cnt_reg[1]\ => axi_mc_w_channel_0_n_6,
      SS(0) => areset_d1,
      app_rdy => app_rdy,
      app_rdy_r_reg => \^app_wdf_wren_r1_reg_0\,
      app_wdf_data_r1(31 downto 0) => app_wdf_data_r1(31 downto 0),
      app_wdf_mask_r1(3 downto 0) => app_wdf_mask_r1(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren_r1 => app_wdf_wren_r1,
      app_wdf_wren_r1_reg => app_wdf_wren_r1_reg,
      awvalid_int => awvalid_int,
      \axaddr_reg[2]\ => \^wready_reg\,
      \cnt_read_reg[3]\ => axi_mc_b_channel_0_n_1,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      state => state,
      sys_rst => sys_rst,
      w_ignore_end => w_ignore_end,
      w_ignore_end_r => w_ignore_end_r,
      \wdf_data_reg[31]_0\(31 downto 0) => \wdf_data_reg[31]\(31 downto 0),
      \wdf_mask_reg[3]_0\(3 downto 0) => \wdf_mask_reg[3]\(3 downto 0),
      wr_buf_in_data(35 downto 0) => wr_buf_in_data(35 downto 0),
      wready0 => wready0,
      wvalid_int => wvalid_int
    );
mc_init_complete_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => init_calib_complete_r,
      Q => mc_init_complete_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_bank_mach is
  port (
    accept_internal_r_reg : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg : out STD_LOGIC;
    insert_maint_r : out STD_LOGIC;
    sent_col : out STD_LOGIC;
    insert_maint_r1 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r_lcl_reg_0 : out STD_LOGIC;
    maint_wip_r : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    wait_for_maint_r_0 : out STD_LOGIC;
    wait_for_maint_r_1 : out STD_LOGIC;
    wait_for_maint_r_2 : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_1 : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    maint_ref_zq_wip_r_reg : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    ordered_r_lcl_reg : out STD_LOGIC;
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    ordered_r_lcl_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rtw_timer.rtw_cnt_r_reg[1]\ : out STD_LOGIC;
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ordered_r_lcl_reg_1 : out STD_LOGIC;
    \maintenance_request.upd_last_master_r_reg\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[1]\ : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sys_rst : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    wait_for_maint_r_lcl_reg : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_0 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_1 : in STD_LOGIC;
    wait_for_maint_r_lcl_reg_2 : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    wr_data_offset_ns : in STD_LOGIC;
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]\ : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \maintenance_request.maint_zq_r_lcl_reg\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_zq_r : in STD_LOGIC;
    read_this_rank_r1 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \maintenance_request.maint_zq_r_lcl_reg_0\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \entry_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wtr_timer.wtr_cnt_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \maintenance_request.maint_zq_r_lcl_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_bank_mach : entity is "mig_7series_v2_3_bank_mach";
end ddr2_mig_7series_v2_3_bank_mach;

architecture STRUCTURE of ddr2_mig_7series_v2_3_bank_mach is
  signal \^accept_internal_r_reg\ : STD_LOGIC;
  signal act_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal arb_mux0_n_16 : STD_LOGIC;
  signal arb_mux0_n_17 : STD_LOGIC;
  signal arb_mux0_n_19 : STD_LOGIC;
  signal arb_mux0_n_28 : STD_LOGIC;
  signal arb_mux0_n_39 : STD_LOGIC;
  signal arb_mux0_n_40 : STD_LOGIC;
  signal arb_mux0_n_41 : STD_LOGIC;
  signal arb_mux0_n_42 : STD_LOGIC;
  signal arb_mux0_n_44 : STD_LOGIC;
  signal arb_mux0_n_7 : STD_LOGIC;
  signal arb_mux0_n_72 : STD_LOGIC;
  signal arb_mux0_n_73 : STD_LOGIC;
  signal arb_mux0_n_74 : STD_LOGIC;
  signal arb_mux0_n_75 : STD_LOGIC;
  signal arb_mux0_n_78 : STD_LOGIC;
  signal arb_mux0_n_79 : STD_LOGIC;
  signal arb_mux0_n_8 : STD_LOGIC;
  signal arb_mux0_n_80 : STD_LOGIC;
  signal arb_mux0_n_81 : STD_LOGIC;
  signal auto_pre_r : STD_LOGIC;
  signal auto_pre_r_14 : STD_LOGIC;
  signal auto_pre_r_24 : STD_LOGIC;
  signal auto_pre_r_4 : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_29\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_36\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_37\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_38\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_43\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_45\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_46\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_60\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_16\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_17\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_36\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_40\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_42\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_43\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_57\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_28\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_29\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_36\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_41\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_43\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_44\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_45\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_46\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_47\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_60\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_61\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_65\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_66\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_37\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_38\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_39\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_53\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_54\ : STD_LOGIC;
  signal bank_common0_n_10 : STD_LOGIC;
  signal bank_common0_n_11 : STD_LOGIC;
  signal bank_common0_n_12 : STD_LOGIC;
  signal bank_common0_n_15 : STD_LOGIC;
  signal bank_common0_n_17 : STD_LOGIC;
  signal bank_common0_n_20 : STD_LOGIC;
  signal bank_common0_n_22 : STD_LOGIC;
  signal bank_common0_n_25 : STD_LOGIC;
  signal bank_common0_n_26 : STD_LOGIC;
  signal bank_common0_n_7 : STD_LOGIC;
  signal bank_common0_n_8 : STD_LOGIC;
  signal bank_common0_n_9 : STD_LOGIC;
  signal \bank_compare0/req_col_r\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \bank_compare0/req_col_r_11\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \bank_compare0/req_col_r_2\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \bank_compare0/req_col_r_23\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \bank_queue0/order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bank_queue0/p_2_out\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \bank_queue0/p_2_out_0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \bank_queue0/p_2_out_1\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \bank_queue0/p_2_out_5\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \bank_queue0/q_entry_ns\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \bank_state0/demand_act_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_10\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_22\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_32\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_19\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_29\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_8\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_18\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_28\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_7\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_12\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_13\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_17\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_27\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_6\ : STD_LOGIC;
  signal \bank_state0/override_demand_ns\ : STD_LOGIC;
  signal \bank_state0/override_demand_r\ : STD_LOGIC;
  signal \bank_state0/p_14_in\ : STD_LOGIC;
  signal \bank_state0/p_14_in_20\ : STD_LOGIC;
  signal \bank_state0/p_14_in_30\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_21\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_31\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_9\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[25]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmd_pipe_plus.mc_address_reg[25]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmd_pipe_plus.mc_address_reg[25]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmd_pipe_plus.mc_address_reg[25]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal granted_row_ns : STD_LOGIC;
  signal hi_priority : STD_LOGIC;
  signal \^insert_maint_r\ : STD_LOGIC;
  signal \^insert_maint_r1\ : STD_LOGIC;
  signal maint_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_rdy : STD_LOGIC;
  signal \^maint_wip_r\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_0\ : STD_LOGIC;
  signal \^ordered_r_lcl_reg_1\ : STD_LOGIC;
  signal p_103_out : STD_LOGIC;
  signal p_108_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_110_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_123_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_126_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC;
  signal p_129_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_131_out : STD_LOGIC;
  signal p_132_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_149_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_151_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_154_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_32_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_37_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_48_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_69_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_71_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_76_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_89_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC;
  signal p_92_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^q_entry_r_reg[0]\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rb_hit_busies_r_15 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal rb_hit_busies_r_25 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal rb_hit_busies_r_3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_periodic_rd_r_lcl_reg_0\ : STD_LOGIC;
  signal sending_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_row : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sent_col\ : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal tail_r_16 : STD_LOGIC;
  signal tail_r_26 : STD_LOGIC;
  signal was_priority : STD_LOGIC;
  signal was_wr : STD_LOGIC;
  signal wr_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  accept_internal_r_reg <= \^accept_internal_r_reg\;
  \cmd_pipe_plus.mc_address_reg[25]_0\(0) <= \^cmd_pipe_plus.mc_address_reg[25]_0\(0);
  \cmd_pipe_plus.mc_address_reg[25]_1\(0) <= \^cmd_pipe_plus.mc_address_reg[25]_1\(0);
  \cmd_pipe_plus.mc_address_reg[25]_2\(0) <= \^cmd_pipe_plus.mc_address_reg[25]_2\(0);
  \cmd_pipe_plus.mc_address_reg[25]_3\(0) <= \^cmd_pipe_plus.mc_address_reg[25]_3\(0);
  insert_maint_r <= \^insert_maint_r\;
  insert_maint_r1 <= \^insert_maint_r1\;
  maint_wip_r <= \^maint_wip_r\;
  ordered_r_lcl_reg <= \^ordered_r_lcl_reg\;
  ordered_r_lcl_reg_0 <= \^ordered_r_lcl_reg_0\;
  ordered_r_lcl_reg_1 <= \^ordered_r_lcl_reg_1\;
  \q_entry_r_reg[0]\ <= \^q_entry_r_reg[0]\;
  req_periodic_rd_r_lcl_reg_0 <= \^req_periodic_rd_r_lcl_reg_0\;
  sent_col <= \^sent_col\;
arb_mux0: entity work.ddr2_mig_7series_v2_3_arb_mux
     port map (
      D(0) => D(0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => sending_col(3 downto 0),
      SR(0) => SR(0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => \bank_cntrl[3].bank0_n_38\,
      act_wait_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_40\,
      auto_pre_r => auto_pre_r_24,
      auto_pre_r_5 => auto_pre_r,
      auto_pre_r_6 => auto_pre_r_4,
      auto_pre_r_7 => auto_pre_r_14,
      auto_pre_r_lcl_reg => \bank_cntrl[2].bank0_n_46\,
      auto_pre_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_43\,
      auto_pre_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_46\,
      auto_pre_r_lcl_reg_2 => \bank_cntrl[1].bank0_n_42\,
      auto_pre_r_lcl_reg_3 => \bank_cntrl[2].bank0_n_47\,
      auto_pre_r_lcl_reg_4 => \bank_cntrl[3].bank0_n_39\,
      \cmd_pipe_plus.mc_address_reg[21]\ => \cmd_pipe_plus.mc_address_reg[21]\,
      \cmd_pipe_plus.mc_address_reg[21]_0\ => \cmd_pipe_plus.mc_address_reg[21]_0\,
      \cmd_pipe_plus.mc_address_reg[24]\(17 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(17 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\ => \cmd_pipe_plus.mc_address_reg[25]\,
      \cmd_pipe_plus.mc_bank_reg[3]\ => \^insert_maint_r1\,
      \cmd_pipe_plus.mc_bank_reg[3]_0\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0),
      \cmd_pipe_plus.mc_cmd_reg[0]\ => \^sent_col\,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => \cmd_pipe_plus.mc_ras_n_reg[0]\,
      \cmd_pipe_plus.mc_ras_n_reg[1]\ => \cmd_pipe_plus.mc_ras_n_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[1]_0\ => arb_mux0_n_28,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]_0\ => arb_mux0_n_42,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr_r => col_rd_wr_r,
      col_wait_r_reg => \bank_cntrl[1].bank0_n_22\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_32\,
      demand_act_priority_r_10 => \bank_state0/demand_act_priority_r_22\,
      demand_act_priority_r_8 => \bank_state0/demand_act_priority_r_10\,
      demand_act_priority_r_9 => \bank_state0/demand_act_priority_r\,
      demand_priority_r_reg => arb_mux0_n_78,
      demand_priority_r_reg_0 => arb_mux0_n_79,
      demand_priority_r_reg_1 => arb_mux0_n_80,
      demand_priority_r_reg_2 => arb_mux0_n_81,
      demand_priority_r_reg_3 => \bank_cntrl[3].bank0_n_54\,
      demand_priority_r_reg_4 => \bank_cntrl[1].bank0_n_57\,
      demand_priority_r_reg_5 => \bank_cntrl[0].bank0_n_60\,
      demand_priority_r_reg_6 => \bank_cntrl[2].bank0_n_61\,
      \generate_maint_cmds.insert_maint_r_lcl_reg\ => \^insert_maint_r\,
      \grant_r_reg[0]\ => arb_mux0_n_17,
      \grant_r_reg[1]\ => arb_mux0_n_7,
      \grant_r_reg[1]_0\ => arb_mux0_n_40,
      \grant_r_reg[1]_1\ => arb_mux0_n_44,
      \grant_r_reg[1]_2\ => arb_mux0_n_73,
      \grant_r_reg[1]_3\ => arb_mux0_n_74,
      \grant_r_reg[2]\ => arb_mux0_n_19,
      \grant_r_reg[2]_0\ => arb_mux0_n_39,
      \grant_r_reg[2]_1\ => arb_mux0_n_75,
      \grant_r_reg[3]\ => arb_mux0_n_8,
      \grant_r_reg[3]_0\ => arb_mux0_n_41,
      \grant_r_reg[3]_1\ => arb_mux0_n_72,
      granted_col_r_reg => arb_mux0_n_16,
      granted_row_ns => granted_row_ns,
      \inhbt_act_faw.faw_cnt_r_reg[1]\ => \inhbt_act_faw.faw_cnt_r_reg[1]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      int_read_this_rank => int_read_this_rank,
      \last_master_r_reg[3]\(3 downto 0) => sending_row(3 downto 0),
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      \maintenance_request.maint_srx_r_lcl_reg\(0) => \maintenance_request.maint_srx_r_lcl_reg\(0),
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd(0) => mc_cmd(0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      offset_ns(0) => offset_ns(0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r_6\,
      ofs_rdy_r_1 => \bank_state0/ofs_rdy_r_27\,
      ofs_rdy_r_3 => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r_4 => \bank_state0/ofs_rdy_r_17\,
      \order_q_r_reg[0]\ => \bank_cntrl[3].bank0_n_24\,
      \out\(5 downto 0) => \out\(5 downto 0),
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      override_demand_r_reg => \bank_cntrl[2].bank0_n_22\,
      override_demand_r_reg_0 => \bank_cntrl[2].bank0_n_23\,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_131_out => p_131_out,
      p_149_out => p_149_out,
      p_14_in => \bank_state0/p_14_in\,
      p_14_in_0 => \bank_state0/p_14_in_30\,
      p_14_in_2 => \bank_state0/p_14_in_20\,
      p_14_out => p_14_out,
      p_154_out => p_154_out,
      p_32_out => p_32_out,
      p_53_out => p_53_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_92_out => p_92_out,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r_lcl_reg => \bank_cntrl[1].bank0_n_18\,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[2].bank0_n_27\,
      rd_wr_r_lcl_reg_1 => \bank_cntrl[1].bank0_n_17\,
      rd_wr_r_lcl_reg_2 => \bank_cntrl[3].bank0_n_21\,
      rd_wr_r_lcl_reg_3 => \bank_cntrl[0].bank0_n_23\,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => \read_fifo.fifo_out_data_r_reg[6]\(0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      \req_bank_r_lcl_reg[1]\(1 downto 0) => p_30_out(1 downto 0),
      \req_bank_r_lcl_reg[1]_0\(1 downto 0) => p_147_out(1 downto 0),
      \req_bank_r_lcl_reg[1]_1\(1 downto 0) => p_108_out(1 downto 0),
      \req_bank_r_lcl_reg[1]_2\(1 downto 0) => p_69_out(1 downto 0),
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r\,
      req_bank_rdy_r_11 => \bank_state0/req_bank_rdy_r_9\,
      req_bank_rdy_r_12 => \bank_state0/req_bank_rdy_r_21\,
      req_bank_rdy_r_13 => \bank_state0/req_bank_rdy_r_31\,
      \req_col_r_reg[9]\(6 downto 0) => \bank_compare0/req_col_r_23\(9 downto 3),
      \req_col_r_reg[9]_0\(6 downto 0) => \bank_compare0/req_col_r\(9 downto 3),
      \req_col_r_reg[9]_1\(6 downto 0) => \bank_compare0/req_col_r_2\(9 downto 3),
      \req_col_r_reg[9]_2\(6 downto 0) => \bank_compare0/req_col_r_11\(9 downto 3),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => p_45_out(3 downto 0),
      \req_data_buf_addr_r_reg[3]_0\(3 downto 0) => p_6_out(3 downto 0),
      \req_data_buf_addr_r_reg[3]_1\(3 downto 0) => p_84_out(3 downto 0),
      \req_data_buf_addr_r_reg[3]_2\(3 downto 0) => p_123_out(3 downto 0),
      \req_row_r_lcl_reg[12]\(11) => \^cmd_pipe_plus.mc_address_reg[25]_0\(0),
      \req_row_r_lcl_reg[12]\(10) => p_151_out(11),
      \req_row_r_lcl_reg[12]\(9 downto 0) => p_151_out(9 downto 0),
      \req_row_r_lcl_reg[12]_0\(11) => \^cmd_pipe_plus.mc_address_reg[25]_3\(0),
      \req_row_r_lcl_reg[12]_0\(10) => p_34_out(11),
      \req_row_r_lcl_reg[12]_0\(9 downto 0) => p_34_out(9 downto 0),
      \req_row_r_lcl_reg[12]_1\(11) => \^cmd_pipe_plus.mc_address_reg[25]_1\(0),
      \req_row_r_lcl_reg[12]_1\(10) => p_112_out(11),
      \req_row_r_lcl_reg[12]_1\(9 downto 0) => p_112_out(9 downto 0),
      \req_row_r_lcl_reg[12]_2\(11) => \^cmd_pipe_plus.mc_address_reg[25]_2\(0),
      \req_row_r_lcl_reg[12]_2\(10) => p_73_out(11),
      \req_row_r_lcl_reg[12]_2\(9 downto 0) => p_73_out(9 downto 0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[1]\ => \rtw_timer.rtw_cnt_r_reg[1]\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0),
      \wtr_timer.wtr_cnt_r_reg[0]\ => \wtr_timer.wtr_cnt_r_reg[0]\,
      \wtr_timer.wtr_cnt_r_reg[0]_0\ => \wtr_timer.wtr_cnt_r_reg[0]_0\,
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\,
      \wtr_timer.wtr_cnt_r_reg[1]_0\(0) => \wtr_timer.wtr_cnt_r_reg[1]_0\(0)
    );
\bank_cntrl[0].bank0\: entity work.ddr2_mig_7series_v2_3_bank_cntrl
     port map (
      D(0) => \bank_cntrl[0].bank0_n_20\,
      Q(1) => sending_col(2),
      Q(0) => sending_col(0),
      S(0) => S(0),
      SR(0) => SR(0),
      accept_internal_r_reg => \^accept_internal_r_reg\,
      act_this_rank_r(0) => act_this_rank_r(0),
      act_wait_r_lcl_reg => \bank_cntrl[2].bank0_n_60\,
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2_reg => bank_common0_n_17,
      app_rdy => app_rdy,
      app_rdy_r_reg => bank_common0_n_22,
      auto_pre_r => auto_pre_r,
      auto_pre_r_lcl_reg => wait_for_maint_r,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \bank_cntrl[3].bank0_n_26\,
      bm_end_r1_reg_0 => \bank_cntrl[2].bank0_n_29\,
      bm_end_r1_reg_1 => \bank_cntrl[1].bank0_n_36\,
      \cmd_pipe_plus.mc_address_reg[23]\ => \cmd_pipe_plus.mc_address_reg[23]\,
      \cmd_pipe_plus.mc_address_reg[25]\(11) => \^cmd_pipe_plus.mc_address_reg[25]_0\(0),
      \cmd_pipe_plus.mc_address_reg[25]\(10) => p_151_out(11),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => p_151_out(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \bank_compare0/req_col_r\(9 downto 3),
      \compute_tail.tail_r_lcl_reg\ => \bank_cntrl[0].bank0_n_19\,
      \compute_tail.tail_r_lcl_reg_0\ => \bank_cntrl[0].bank0_n_22\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => p_123_out(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_act_priority_r_reg => arb_mux0_n_73,
      demand_priority_r => \bank_state0/demand_priority_r\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_19\,
      demanded_prior_r => \bank_state0/demanded_prior_r\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_18\,
      demanded_prior_r_reg => \bank_cntrl[3].bank0_n_53\,
      \grant_r_reg[0]\ => \bank_cntrl[0].bank0_n_23\,
      \grant_r_reg[0]_0\(0) => sending_row(0),
      \grant_r_reg[1]\ => \bank_cntrl[0].bank0_n_46\,
      \grant_r_reg[1]_0\ => arb_mux0_n_28,
      \grant_r_reg[1]_1\ => arb_mux0_n_42,
      \grant_r_reg[2]\ => \bank_cntrl[0].bank0_n_60\,
      granted_col_r_reg => \^sent_col\,
      head_r_lcl_reg => \bank_cntrl[0].bank0_n_18\,
      head_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_37\,
      head_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_38\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \bank_cntrl[0].bank0_n_21\,
      idle_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_20\,
      idle_r_lcl_reg_1 => \bank_cntrl[2].bank0_n_21\,
      idle_r_lcl_reg_2 => \bank_cntrl[3].bank0_n_23\,
      idle_r_lcl_reg_3 => bank_common0_n_25,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => arb_mux0_n_44,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \maint_controller.maint_hit_busies_r_reg[0]\(0) => maint_hit_busies_r(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_1\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_13\,
      ordered_r_lcl_reg => \bank_cntrl[2].bank0_n_45\,
      ordered_r_lcl_reg_0 => \bank_cntrl[2].bank0_n_43\,
      p_126_out => p_126_out,
      p_128_out => p_128_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_130_out => p_130_out,
      p_131_out => p_131_out,
      p_132_out => p_132_out,
      p_142_out => p_142_out,
      p_149_out => p_149_out,
      p_14_in => \bank_state0/p_14_in\,
      p_154_out => p_154_out,
      p_48_out => p_48_out,
      p_51_out => p_51_out,
      p_87_out => p_87_out,
      p_90_out => p_90_out,
      p_9_out => p_9_out,
      periodic_rd_ack_r_lcl_reg => \^q_entry_r_reg[0]\,
      periodic_rd_ack_r_lcl_reg_0 => bank_common0_n_26,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^req_periodic_rd_r_lcl_reg_0\,
      pre_bm_end_r_reg => \bank_cntrl[1].bank0_n_21\,
      pre_bm_end_r_reg_0 => \bank_cntrl[1].bank0_n_16\,
      pre_bm_end_r_reg_1 => \bank_cntrl[3].bank0_n_20\,
      pre_bm_end_r_reg_2 => \bank_cntrl[2].bank0_n_19\,
      pre_passing_open_bank_r_reg => \bank_cntrl[3].bank0_n_35\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[1].bank0_n_24\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[2].bank0_n_41\,
      q_entry_ns(0) => \bank_queue0/q_entry_ns\(1),
      \q_entry_r_reg[0]\ => \bank_cntrl[0].bank0_n_35\,
      \q_entry_r_reg[0]_0\ => \bank_cntrl[0].bank0_n_45\,
      \q_entry_r_reg[1]\ => \bank_cntrl[0].bank0_n_29\,
      \q_entry_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_31\,
      \q_entry_r_reg[1]_1\ => \bank_cntrl[0].bank0_n_32\,
      \q_entry_r_reg[1]_2\ => \bank_cntrl[0].bank0_n_36\,
      \q_entry_r_reg[1]_3\ => \bank_cntrl[2].bank0_n_36\,
      \q_entry_r_reg[1]_4\ => \bank_cntrl[1].bank0_n_34\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[0].bank0_n_43\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[3].bank0_n_25\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_28\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[1].bank0_n_35\,
      ras_timer_zero_r_reg => \bank_cntrl[0].bank0_n_24\,
      ras_timer_zero_r_reg_0 => \bank_cntrl[0].bank0_n_25\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\(2 downto 0) => rb_hit_busies_r(3 downto 1),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(2 downto 0) => \bank_queue0/p_2_out_5\(3 downto 1),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\(0) => \bank_queue0/p_2_out_1\(4),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(0) => \bank_queue0/p_2_out_0\(4),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1\(0) => \bank_queue0/p_2_out\(4),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2\(0) => rb_hit_busies_r_3(4),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3\(0) => rb_hit_busies_r_15(4),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4\(0) => rb_hit_busies_r_25(4),
      rb_hit_busy_r_reg(1 downto 0) => p_147_out(1 downto 0),
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => arb_mux0_n_7,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_23\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r\,
      req_bank_rdy_r_reg => arb_mux0_n_78,
      \req_row_r_lcl_reg[10]\(0) => p_112_out(10),
      req_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_44\,
      req_wr_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_37\,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_lcl_reg,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
\bank_cntrl[1].bank0\: entity work.\ddr2_mig_7series_v2_3_bank_cntrl__parameterized0\
     port map (
      D(0) => \bank_cntrl[1].bank0_n_19\,
      Q(0) => maint_hit_busies_r(1),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(1),
      act_wait_r_lcl_reg => arb_mux0_n_40,
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2_reg => bank_common0_n_8,
      app_rdy => app_rdy,
      app_rdy_r_reg => bank_common0_n_22,
      auto_pre_r => auto_pre_r_4,
      auto_pre_r_lcl_reg => wait_for_maint_r_0,
      auto_pre_r_lcl_reg_0 => \bank_cntrl[2].bank0_n_46\,
      auto_pre_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_46\,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \bank_cntrl[0].bank0_n_25\,
      bm_end_r1_reg_0 => \bank_cntrl[2].bank0_n_29\,
      bm_end_r1_reg_1 => \bank_cntrl[3].bank0_n_26\,
      \cmd_pipe_plus.mc_address_reg[25]\(12) => \^cmd_pipe_plus.mc_address_reg[25]_1\(0),
      \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) => p_112_out(11 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \bank_compare0/req_col_r_2\(9 downto 3),
      \compute_tail.tail_r_lcl_reg\ => \bank_cntrl[1].bank0_n_21\,
      \compute_tail.tail_r_lcl_reg_0\ => \bank_cntrl[1].bank0_n_33\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => p_84_out(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_10\,
      demand_act_priority_r_reg => arb_mux0_n_74,
      demand_priority_r => \bank_state0/demand_priority_r_8\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_29\,
      demanded_prior_r => \bank_state0/demanded_prior_r_7\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_28\,
      demanded_prior_r_reg => \bank_cntrl[2].bank0_n_25\,
      \grant_r_reg[0]\ => \bank_cntrl[1].bank0_n_22\,
      \grant_r_reg[1]\ => \bank_cntrl[1].bank0_n_17\,
      \grant_r_reg[1]_0\ => \bank_cntrl[1].bank0_n_18\,
      \grant_r_reg[1]_1\ => \bank_cntrl[1].bank0_n_43\,
      \grant_r_reg[1]_2\ => arb_mux0_n_17,
      \grant_r_reg[1]_3\(0) => sending_row(1),
      \grant_r_reg[3]\ => \bank_cntrl[1].bank0_n_57\,
      \grant_r_reg[3]_0\(2) => sending_col(3),
      \grant_r_reg[3]_0\(1 downto 0) => sending_col(1 downto 0),
      granted_col_r_reg => \^sent_col\,
      granted_row_ns => granted_row_ns,
      granted_row_r_reg => \bank_cntrl[1].bank0_n_42\,
      head_r_lcl_reg => \bank_cntrl[1].bank0_n_32\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \bank_cntrl[1].bank0_n_20\,
      idle_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_18\,
      idle_r_lcl_reg_1 => \bank_cntrl[3].bank0_n_23\,
      idle_r_lcl_reg_2 => \bank_cntrl[2].bank0_n_21\,
      idle_r_lcl_reg_3 => \bank_cntrl[0].bank0_n_21\,
      idle_r_lcl_reg_4 => bank_common0_n_20,
      idle_r_lcl_reg_5 => \bank_cntrl[0].bank0_n_45\,
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_1\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r_6\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0\,
      ordered_r_lcl_reg => \bank_cntrl[2].bank0_n_45\,
      ordered_r_lcl_reg_0 => \bank_cntrl[2].bank0_n_43\,
      override_demand_r_reg => \bank_cntrl[2].bank0_n_26\,
      p_103_out => p_103_out,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_130_out => p_130_out,
      p_131_out => p_131_out,
      p_132_out => p_132_out,
      p_51_out => p_51_out,
      p_87_out => p_87_out,
      p_89_out => p_89_out,
      p_90_out => p_90_out,
      p_92_out => p_92_out,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_26,
      periodic_rd_ack_r_lcl_reg_0 => \^ordered_r_lcl_reg_1\,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^req_periodic_rd_r_lcl_reg_0\,
      pre_bm_end_r_reg => \bank_cntrl[2].bank0_n_19\,
      pre_bm_end_r_reg_0 => \bank_cntrl[3].bank0_n_20\,
      pre_passing_open_bank_r_reg => \bank_cntrl[2].bank0_n_41\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[3].bank0_n_35\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[0].bank0_n_43\,
      q_entry_ns(0) => \bank_queue0/q_entry_ns\(1),
      \q_entry_r_reg[0]\ => \bank_cntrl[1].bank0_n_31\,
      \q_entry_r_reg[1]\ => \bank_cntrl[1].bank0_n_34\,
      q_has_priority_r_reg => \bank_cntrl[1].bank0_n_16\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[0].bank0_n_24\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[3].bank0_n_25\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[2].bank0_n_28\,
      ras_timer_zero_r_reg => \bank_cntrl[1].bank0_n_35\,
      ras_timer_zero_r_reg_0 => \bank_cntrl[1].bank0_n_36\,
      ras_timer_zero_r_reg_1 => \bank_cntrl[1].bank0_n_40\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\(0) => \bank_queue0/p_2_out_5\(1),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\(0) => rb_hit_busies_r(1),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\(2 downto 0) => rb_hit_busies_r_3(4 downto 2),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0\(2 downto 0) => \bank_queue0/p_2_out_1\(4 downto 2),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\(0) => \bank_queue0/p_2_out\(5),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(0) => \bank_queue0/p_2_out_0\(5),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1\(0) => rb_hit_busies_r_25(5),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2\(0) => rb_hit_busies_r_15(5),
      rb_hit_busy_r_reg(1 downto 0) => p_108_out(1 downto 0),
      rb_hit_busy_r_reg_0 => \bank_cntrl[0].bank0_n_38\,
      rb_hit_busy_r_reg_1 => \bank_cntrl[0].bank0_n_37\,
      rd_this_rank_r(0) => rd_this_rank_r(1),
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_9\,
      req_bank_rdy_r_reg => \bank_cntrl[1].bank0_n_23\,
      req_bank_rdy_r_reg_0 => arb_mux0_n_79,
      req_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_44\,
      req_wr_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_37\,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => bank_common0_n_7,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      tail_r => tail_r,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_lcl_reg_0,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(1),
      \wtr_timer.wtr_cnt_r_reg[1]\ => arb_mux0_n_16
    );
\bank_cntrl[2].bank0\: entity work.\ddr2_mig_7series_v2_3_bank_cntrl__parameterized1\
     port map (
      D(0) => \bank_cntrl[2].bank0_n_20\,
      Q(3 downto 0) => sending_col(3 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(2),
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]_0\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_rdy => app_rdy,
      app_rdy_r_reg => bank_common0_n_22,
      auto_pre_r => auto_pre_r_14,
      auto_pre_r_lcl_reg => wait_for_maint_r_1,
      auto_pre_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_39\,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \bank_cntrl[1].bank0_n_36\,
      bm_end_r1_reg_0 => \bank_cntrl[3].bank0_n_26\,
      bm_end_r1_reg_1 => \bank_cntrl[0].bank0_n_25\,
      \cmd_pipe_plus.mc_address_reg[23]\ => \bank_cntrl[2].bank0_n_60\,
      \cmd_pipe_plus.mc_address_reg[25]\(11) => \^cmd_pipe_plus.mc_address_reg[25]_2\(0),
      \cmd_pipe_plus.mc_address_reg[25]\(10) => p_73_out(11),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => p_73_out(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \bank_compare0/req_col_r_11\(9 downto 3),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => p_45_out(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_22\,
      demand_act_priority_r_reg => arb_mux0_n_75,
      demand_priority_r => \bank_state0/demand_priority_r_19\,
      demand_priority_r_2 => \bank_state0/demand_priority_r\,
      demand_priority_r_5 => \bank_state0/demand_priority_r_8\,
      demand_priority_r_6 => \bank_state0/demand_priority_r_29\,
      demanded_prior_r => \bank_state0/demanded_prior_r_18\,
      demanded_prior_r_3 => \bank_state0/demanded_prior_r\,
      demanded_prior_r_4 => \bank_state0/demanded_prior_r_7\,
      demanded_prior_r_7 => \bank_state0/demanded_prior_r_28\,
      demanded_prior_r_reg => \bank_cntrl[2].bank0_n_25\,
      demanded_prior_r_reg_0 => \bank_cntrl[3].bank0_n_53\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      \grant_r_reg[0]\ => \bank_cntrl[2].bank0_n_61\,
      \grant_r_reg[1]\ => \bank_cntrl[2].bank0_n_22\,
      \grant_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_24\,
      \grant_r_reg[1]_1\ => \bank_cntrl[2].bank0_n_26\,
      \grant_r_reg[1]_2\ => \bank_cntrl[2].bank0_n_27\,
      \grant_r_reg[2]\ => \bank_cntrl[2].bank0_n_47\,
      \grant_r_reg[3]\ => \bank_cntrl[2].bank0_n_23\,
      \grant_r_reg[3]_0\(1 downto 0) => sending_row(3 downto 2),
      granted_col_r_reg => \^sent_col\,
      granted_row_r_reg => \bank_cntrl[2].bank0_n_46\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \bank_cntrl[2].bank0_n_21\,
      idle_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_18\,
      idle_r_lcl_reg_1 => \bank_cntrl[1].bank0_n_20\,
      idle_r_lcl_reg_2 => \bank_cntrl[0].bank0_n_21\,
      idle_r_lcl_reg_3 => \bank_cntrl[3].bank0_n_23\,
      idle_r_lcl_reg_4 => \bank_cntrl[0].bank0_n_36\,
      idle_r_lcl_reg_5 => \bank_cntrl[1].bank0_n_31\,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => arb_mux0_n_39,
      \maint_controller.maint_hit_busies_r_reg[2]\(0) => maint_hit_busies_r(2),
      \maint_controller.maint_hit_busies_r_reg[3]\(2) => \bank_cntrl[3].bank0_n_22\,
      \maint_controller.maint_hit_busies_r_reg[3]\(1) => \bank_cntrl[1].bank0_n_19\,
      \maint_controller.maint_hit_busies_r_reg[3]\(0) => \bank_cntrl[0].bank0_n_20\,
      \maint_controller.maint_rdy_r1_reg\ => \bank_cntrl[2].bank0_n_34\,
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_1\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r_17\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_13\,
      ofs_rdy_r0_0 => \bank_state0/ofs_rdy_r0_12\,
      ofs_rdy_r0_1 => \bank_state0/ofs_rdy_r0\,
      order_q_r(1 downto 0) => \bank_queue0/order_q_r\(1 downto 0),
      \order_q_r_reg[0]\ => \bank_cntrl[2].bank0_n_43\,
      \order_q_r_reg[0]_0\ => \bank_cntrl[2].bank0_n_44\,
      \order_q_r_reg[0]_1\ => \bank_cntrl[2].bank0_n_66\,
      \order_q_r_reg[1]\ => \bank_cntrl[2].bank0_n_45\,
      \order_q_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_65\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_103_out => p_103_out,
      p_130_out => p_130_out,
      p_131_out => p_131_out,
      p_142_out => p_142_out,
      p_14_in => \bank_state0/p_14_in_20\,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_25_out => p_25_out,
      p_37_out => p_37_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_92_out => p_92_out,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_26,
      periodic_rd_ack_r_lcl_reg_0 => \^ordered_r_lcl_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^req_periodic_rd_r_lcl_reg_0\,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      pre_bm_end_r_reg => \bank_cntrl[1].bank0_n_16\,
      pre_bm_end_r_reg_0 => \bank_cntrl[3].bank0_n_20\,
      pre_passing_open_bank_r_reg => \bank_cntrl[0].bank0_n_43\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[1].bank0_n_24\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[3].bank0_n_35\,
      \q_entry_r_reg[1]\ => \bank_cntrl[2].bank0_n_36\,
      \q_entry_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_29\,
      q_has_priority_r_reg => \bank_cntrl[2].bank0_n_19\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[2].bank0_n_41\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[1].bank0_n_35\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_24\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[3].bank0_n_25\,
      ras_timer_zero_r_reg => \bank_cntrl[2].bank0_n_28\,
      ras_timer_zero_r_reg_0 => \bank_cntrl[2].bank0_n_29\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\(0) => \bank_queue0/p_2_out_1\(2),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\(0) => \bank_queue0/p_2_out_5\(2),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1\(0) => rb_hit_busies_r_3(2),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2\(0) => rb_hit_busies_r(2),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\(2 downto 0) => rb_hit_busies_r_15(5 downto 3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\(2 downto 0) => \bank_queue0/p_2_out_0\(5 downto 3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\(0) => \bank_queue0/p_2_out\(6),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(0) => rb_hit_busies_r_25(6),
      rb_hit_busy_r_reg(1 downto 0) => p_69_out(1 downto 0),
      rb_hit_busy_r_reg_0 => bank_common0_n_10,
      rb_hit_busy_r_reg_1 => \bank_cntrl[0].bank0_n_37\,
      rb_hit_busy_r_reg_2 => \bank_cntrl[0].bank0_n_38\,
      rd_this_rank_r(0) => rd_this_rank_r(2),
      rd_wr_r_lcl_reg => arb_mux0_n_8,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_23\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_21\,
      req_bank_rdy_r_reg => arb_mux0_n_80,
      \req_row_r_lcl_reg[10]\(0) => p_34_out(10),
      req_wr_r_lcl_reg => \bank_cntrl[1].bank0_n_32\,
      req_wr_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_37\,
      req_wr_r_lcl_reg_1 => bank_common0_n_15,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => bank_common0_n_9,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      tail_r => tail_r_16,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_lcl_reg_1,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(2)
    );
\bank_cntrl[3].bank0\: entity work.\ddr2_mig_7series_v2_3_bank_cntrl__parameterized2\
     port map (
      D(0) => \bank_cntrl[3].bank0_n_22\,
      Q(2 downto 0) => sending_col(3 downto 1),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(3),
      act_wait_r_lcl_reg => arb_mux0_n_41,
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]_1\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_rdy => app_rdy,
      app_rdy_r_reg => bank_common0_n_22,
      auto_pre_r => auto_pre_r_24,
      auto_pre_r_lcl_reg => wait_for_maint_r_2,
      bank(1 downto 0) => bank(1 downto 0),
      bm_end_r1_reg => \bank_cntrl[2].bank0_n_29\,
      bm_end_r1_reg_0 => \bank_cntrl[0].bank0_n_25\,
      bm_end_r1_reg_1 => \bank_cntrl[1].bank0_n_36\,
      \cmd_pipe_plus.mc_address_reg[25]\(12) => \^cmd_pipe_plus.mc_address_reg[25]_3\(0),
      \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) => p_34_out(11 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(6 downto 0) => \bank_compare0/req_col_r_23\(9 downto 3),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => p_6_out(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_32\,
      demand_act_priority_r_reg => arb_mux0_n_72,
      demand_priority_r => \bank_state0/demand_priority_r_29\,
      demand_priority_r_1 => \bank_state0/demand_priority_r_8\,
      demanded_prior_r => \bank_state0/demanded_prior_r_28\,
      demanded_prior_r_0 => \bank_state0/demanded_prior_r_7\,
      demanded_prior_r_reg => \bank_cntrl[3].bank0_n_53\,
      demanded_prior_r_reg_0 => \bank_cntrl[2].bank0_n_25\,
      \grant_r_reg[0]\ => \bank_cntrl[3].bank0_n_54\,
      \grant_r_reg[1]\ => \bank_cntrl[3].bank0_n_21\,
      \grant_r_reg[2]\ => \bank_cntrl[3].bank0_n_24\,
      \grant_r_reg[3]\ => \bank_cntrl[3].bank0_n_39\,
      \grant_r_reg[3]_0\(0) => sending_row(3),
      granted_col_r_reg => \^sent_col\,
      hi_priority => hi_priority,
      idle_r_lcl_reg => \bank_cntrl[3].bank0_n_23\,
      idle_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_18\,
      idle_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_32\,
      idle_r_lcl_reg_2 => \bank_cntrl[1].bank0_n_20\,
      idle_r_lcl_reg_3 => \bank_cntrl[2].bank0_n_21\,
      idle_r_lcl_reg_4 => \bank_cntrl[0].bank0_n_21\,
      idle_r_lcl_reg_5 => \bank_cntrl[0].bank0_n_31\,
      \maint_controller.maint_hit_busies_r_reg[3]\(0) => maint_hit_busies_r(3),
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_req_r => maint_req_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg\,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => \maintenance_request.maint_zq_r_lcl_reg_1\,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r_27\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_12\,
      ofs_rdy_r_reg => arb_mux0_n_19,
      order_q_r(1 downto 0) => \bank_queue0/order_q_r\(1 downto 0),
      \order_q_r_reg[0]\ => \bank_cntrl[2].bank0_n_65\,
      \order_q_r_reg[0]_0\ => \bank_cntrl[2].bank0_n_66\,
      override_demand_r_reg => \bank_cntrl[2].bank0_n_24\,
      p_11_out => p_11_out,
      p_126_out => p_126_out,
      p_12_out => p_12_out,
      p_130_out => p_130_out,
      p_14_in => \bank_state0/p_14_in_30\,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_25_out => p_25_out,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_48_out => p_48_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_26,
      periodic_rd_ack_r_lcl_reg_0 => \^ordered_r_lcl_reg_0\,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^req_periodic_rd_r_lcl_reg_0\,
      pre_bm_end_r_reg => \bank_cntrl[1].bank0_n_33\,
      pre_bm_end_r_reg_0 => \bank_cntrl[1].bank0_n_16\,
      pre_bm_end_r_reg_1 => \bank_cntrl[2].bank0_n_19\,
      pre_bm_end_r_reg_2 => \bank_cntrl[0].bank0_n_35\,
      pre_passing_open_bank_r_reg => \bank_cntrl[0].bank0_n_43\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[2].bank0_n_41\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[1].bank0_n_24\,
      q_has_priority_r_reg => \bank_cntrl[3].bank0_n_20\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[3].bank0_n_25\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[3].bank0_n_35\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[3].bank0_n_26\,
      \ras_timer_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_28\,
      \ras_timer_r_reg[1]_1\ => \bank_cntrl[1].bank0_n_35\,
      \ras_timer_r_reg[1]_2\ => \bank_cntrl[0].bank0_n_24\,
      ras_timer_zero_r_reg => \bank_cntrl[3].bank0_n_38\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\(0) => \bank_queue0/p_2_out_1\(3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0\(0) => \bank_queue0/p_2_out_0\(3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1\(0) => \bank_queue0/p_2_out_5\(3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2\(0) => rb_hit_busies_r_3(3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3\(0) => rb_hit_busies_r_15(3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4\(0) => rb_hit_busies_r(3),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\(2 downto 0) => rb_hit_busies_r_25(6 downto 4),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0\(2 downto 0) => \bank_queue0/p_2_out\(6 downto 4),
      rb_hit_busy_r_reg(1 downto 0) => p_30_out(1 downto 0),
      rb_hit_busy_r_reg_0 => bank_common0_n_12,
      rb_hit_busy_r_reg_1 => \bank_cntrl[0].bank0_n_37\,
      rb_hit_busy_r_reg_2 => \bank_cntrl[0].bank0_n_38\,
      rd_this_rank_r(0) => rd_this_rank_r(3),
      rd_wr_r_lcl_reg => \bank_cntrl[1].bank0_n_23\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_31\,
      req_bank_rdy_r_reg => \bank_cntrl[3].bank0_n_37\,
      req_bank_rdy_r_reg_0 => arb_mux0_n_81,
      req_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_44\,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => bank_common0_n_11,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      sys_rst => sys_rst,
      tail_r => tail_r_26,
      wait_for_maint_r_lcl_reg => wait_for_maint_r_lcl_reg_2,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(3),
      \wtr_timer.wtr_cnt_r_reg[1]\ => arb_mux0_n_16
    );
bank_common0: entity work.ddr2_mig_7series_v2_3_bank_common
     port map (
      D(3) => \bank_cntrl[3].bank0_n_22\,
      D(2) => \bank_cntrl[2].bank0_n_20\,
      D(1) => \bank_cntrl[1].bank0_n_19\,
      D(0) => \bank_cntrl[0].bank0_n_20\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2 => app_en_r2,
      app_rdy => app_rdy,
      \compute_tail.tail_r_lcl_reg\ => bank_common0_n_7,
      \compute_tail.tail_r_lcl_reg_0\ => bank_common0_n_8,
      \compute_tail.tail_r_lcl_reg_1\ => bank_common0_n_9,
      \compute_tail.tail_r_lcl_reg_2\ => bank_common0_n_10,
      \compute_tail.tail_r_lcl_reg_3\ => bank_common0_n_11,
      \compute_tail.tail_r_lcl_reg_4\ => bank_common0_n_12,
      head_r_lcl_reg => bank_common0_n_20,
      hi_priority => hi_priority,
      init_calib_complete_reg_rep => \^accept_internal_r_reg\,
      init_calib_complete_reg_rep_0 => init_calib_complete_reg_rep,
      insert_maint_r1 => \^insert_maint_r1\,
      insert_maint_r1_lcl_reg => \^insert_maint_r\,
      \maint_controller.maint_hit_busies_r_reg[3]_0\(3 downto 0) => maint_hit_busies_r(3 downto 0),
      \maint_controller.maint_wip_r_lcl_reg_0\ => \bank_cntrl[2].bank0_n_34\,
      maint_rdy => maint_rdy,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_ref_zq_wip_r_reg => \^maint_wip_r\,
      maint_ref_zq_wip_r_reg_0 => maint_ref_zq_wip_r_reg,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      \maintenance_request.maint_zq_r_lcl_reg\ => \maintenance_request.maint_zq_r_lcl_reg_0\,
      \maintenance_request.upd_last_master_r_reg\ => \maintenance_request.upd_last_master_r_reg\,
      \order_q_r_reg[0]\ => bank_common0_n_15,
      ordered_r_lcl_reg => \^ordered_r_lcl_reg\,
      ordered_r_lcl_reg_0 => \^ordered_r_lcl_reg_0\,
      ordered_r_lcl_reg_1 => \^ordered_r_lcl_reg_1\,
      p_11_out => p_11_out,
      p_126_out => p_126_out,
      p_128_out => p_128_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_130_out => p_130_out,
      p_15_out => p_15_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_87_out => p_87_out,
      p_89_out => p_89_out,
      p_90_out => p_90_out,
      p_9_out => p_9_out,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      pre_bm_end_r_reg => \bank_cntrl[0].bank0_n_22\,
      pre_bm_end_r_reg_0 => \bank_cntrl[0].bank0_n_19\,
      pre_bm_end_r_reg_1 => \bank_cntrl[1].bank0_n_33\,
      pre_bm_end_r_reg_2 => \bank_cntrl[2].bank0_n_19\,
      pre_bm_end_r_reg_3 => \bank_cntrl[1].bank0_n_16\,
      pre_bm_end_r_reg_4 => \bank_cntrl[3].bank0_n_20\,
      \q_entry_r_reg[0]\ => \^q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_0\ => bank_common0_n_25,
      q_has_priority_r_reg => bank_common0_n_26,
      q_has_rd_r_reg => bank_common0_n_17,
      \refresh_generation.refresh_bank_r_reg[0]\ => \refresh_generation.refresh_bank_r_reg[0]\,
      req_periodic_rd_r_lcl_reg => req_periodic_rd_r_lcl_reg,
      req_periodic_rd_r_lcl_reg_0 => req_periodic_rd_r_lcl_reg_1,
      req_periodic_rd_r_lcl_reg_1 => \^req_periodic_rd_r_lcl_reg_0\,
      req_wr_r_lcl_reg => bank_common0_n_22,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__12_1\(1 downto 0) => \rstdiv0_sync_r1_reg_rep__12_1\(1 downto 0),
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sys_rst => sys_rst,
      tail_r => tail_r,
      tail_r_0 => tail_r_16,
      tail_r_1 => tail_r_26,
      was_priority => was_priority,
      was_wr => was_wr,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_mc_phy is
  port (
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    pi_phase_locked_all_r1_reg : out STD_LOGIC;
    ofifo_rst_reg : out STD_LOGIC;
    out_dqs : out STD_LOGIC;
    ts_dqs : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    p_22_in : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    out_dm : out STD_LOGIC;
    ts_dm : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    phy_mc_go : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_buf_we : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    rd_data_en : out STD_LOGIC;
    rd_active_r_reg : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_mc_cmd_full : out STD_LOGIC;
    mpr_dec_cpt_r_reg : out STD_LOGIC;
    \pi_counter_read_val_w[0]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    idelay_ld_rst : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ddr2_addr[6]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C_pi_counter_load_en38_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    C_pi_fine_enable34_out : in STD_LOGIC;
    C_pi_fine_inc36_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    in_dqs : in STD_LOGIC;
    C_pi_rst_dqs_find32_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable20_out : in STD_LOGIC;
    C_po_fine_enable18_out : in STD_LOGIC;
    C_po_fine_inc22_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    mc_read_idle_r_reg : in STD_LOGIC;
    C_idelay_ce8_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    mc_read_idle_r_reg_0 : in STD_LOGIC;
    mc_read_idle_r_reg_1 : in STD_LOGIC;
    mc_read_idle_r_reg_2 : in STD_LOGIC;
    mc_read_idle_r_reg_3 : in STD_LOGIC;
    mc_read_idle_r_reg_4 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    D_po_coarse_enable47_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable44_out : in STD_LOGIC;
    D_po_fine_inc50_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_odt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sys_rst_0 : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_po_coarse_enable86_out : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    A_po_fine_enable83_out : in STD_LOGIC;
    A_po_fine_inc89_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_address : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    d_in : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \calib_sel_reg[1]_1\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_mc_phy : entity is "mig_7series_v2_3_ddr_mc_phy";
end ddr2_mig_7series_v2_3_ddr_mc_phy;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_mc_phy is
  signal \mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0\ : STD_LOGIC;
  signal \mcGo_r_reg[14]_u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0\ : STD_LOGIC;
  signal mcGo_r_reg_gate_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_0_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_10_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_11_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_12_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_13_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_1_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_2_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_3_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_4_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_5_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_6_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_7_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_8_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_9_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_n_0 : STD_LOGIC;
  signal mcGo_w : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_ddr2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ";
begin
\ddr_phy_4lanes_0.u_ddr_phy_4lanes\: entity work.ddr2_mig_7series_v2_3_ddr_phy_4lanes
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_po_coarse_enable86_out => A_po_coarse_enable86_out,
      A_po_fine_enable83_out => A_po_fine_enable83_out,
      A_po_fine_inc89_out => A_po_fine_inc89_out,
      A_rst_primitives_reg_0 => A_rst_primitives_reg,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce8_out => C_idelay_ce8_out,
      C_pi_counter_load_en38_out => C_pi_counter_load_en38_out,
      C_pi_fine_enable34_out => C_pi_fine_enable34_out,
      C_pi_fine_inc36_out => C_pi_fine_inc36_out,
      C_pi_rst_dqs_find32_out => C_pi_rst_dqs_find32_out,
      C_po_coarse_enable20_out => C_po_coarse_enable20_out,
      C_po_fine_enable18_out => C_po_fine_enable18_out,
      C_po_fine_inc22_out => C_po_fine_inc22_out,
      D(31 downto 0) => D(31 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      D_po_coarse_enable47_out => D_po_coarse_enable47_out,
      D_po_fine_enable44_out => D_po_fine_enable44_out,
      D_po_fine_inc50_out => D_po_fine_inc50_out,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[1]_0\ => \calib_sel_reg[1]_0\,
      \calib_sel_reg[1]_1\ => \calib_sel_reg[1]_1\,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0) => \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      d_in(16 downto 0) => d_in(16 downto 0),
      \ddr2_addr[6]\(10 downto 0) => \ddr2_addr[6]\(10 downto 0),
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      \gen_byte_sel_div2.calib_in_common_reg\ => \gen_byte_sel_div2.calib_in_common_reg\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst0 => ififo_rst0,
      in_dqs => in_dqs,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mcGo_w(0) => mcGo_w(0),
      mc_address(0) => mc_address(0),
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_ras_n(0) => mc_ras_n(0),
      mc_read_idle_r_reg => mc_read_idle_r_reg,
      mc_read_idle_r_reg_0 => mc_read_idle_r_reg_0,
      mc_read_idle_r_reg_1 => mc_read_idle_r_reg_1,
      mc_read_idle_r_reg_2 => mc_read_idle_r_reg_2,
      mc_read_idle_r_reg_3 => mc_read_idle_r_reg_3,
      mc_read_idle_r_reg_4 => mc_read_idle_r_reg_4,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_out(8 downto 0) => mem_dq_out(8 downto 0),
      mem_out(39 downto 0) => mem_out(39 downto 0),
      mem_refclk => mem_refclk,
      mpr_dec_cpt_r_reg => mpr_dec_cpt_r_reg,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_1\,
      \my_empty_reg[4]_rep\ => \my_empty_reg[4]_rep\,
      \my_empty_reg[6]\(31 downto 0) => \my_empty_reg[6]\(31 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      ofifo_rst0 => ofifo_rst0,
      ofifo_rst_reg => ofifo_rst_reg,
      out_dm => out_dm,
      out_dqs => out_dqs,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      phy_dout(35 downto 0) => phy_dout(35 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_read_calib => phy_read_calib,
      \pi_counter_read_val_w[0]_1\(5 downto 0) => \pi_counter_read_val_w[0]_1\(5 downto 0),
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      pi_phase_locked_all_r1_reg => pi_phase_locked_all_r1_reg,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      rd_active_r_reg => rd_active_r_reg,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_we => rd_buf_we,
      rd_data_en => rd_data_en,
      \rd_ptr_timing_reg[0]\(29 downto 0) => \rd_ptr_timing_reg[0]\(29 downto 0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\(0) => \read_fifo.tail_r_reg[1]\(0),
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]_0\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      sys_rst_0 => sys_rst_0,
      tail_r(1 downto 0) => tail_r(1 downto 0),
      ts_dm => ts_dm,
      ts_dqs => ts_dqs,
      \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0)
    );
\mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => sys_rst,
      D => mcGo_w(0),
      Q => \mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0\
    );
\mcGo_r_reg[14]_u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \mcGo_r_reg[13]_srl14___u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0\,
      Q => \mcGo_r_reg[14]_u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0\,
      R => '0'
    );
\mcGo_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_gate_n_0,
      Q => phy_mc_go,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcGo_r_reg[14]_u_ddr2_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0\,
      I1 => mcGo_r_reg_r_13_n_0,
      O => mcGo_r_reg_gate_n_0
    );
mcGo_r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => '1',
      Q => mcGo_r_reg_r_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_n_0,
      Q => mcGo_r_reg_r_0_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_0_n_0,
      Q => mcGo_r_reg_r_1_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_9_n_0,
      Q => mcGo_r_reg_r_10_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_10_n_0,
      Q => mcGo_r_reg_r_11_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_11_n_0,
      Q => mcGo_r_reg_r_12_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_12_n_0,
      Q => mcGo_r_reg_r_13_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_1_n_0,
      Q => mcGo_r_reg_r_2_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_2_n_0,
      Q => mcGo_r_reg_r_3_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_3_n_0,
      Q => mcGo_r_reg_r_4_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_4_n_0,
      Q => mcGo_r_reg_r_5_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_5_n_0,
      Q => mcGo_r_reg_r_6_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_6_n_0,
      Q => mcGo_r_reg_r_7_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_7_n_0,
      Q => mcGo_r_reg_r_8_n_0,
      R => rstdiv0_sync_r1
    );
mcGo_r_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mcGo_r_reg_r_8_n_0,
      Q => mcGo_r_reg_r_9_n_0,
      R => rstdiv0_sync_r1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_mc_phy_wrapper is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    pi_phase_locked_all_r1_reg : out STD_LOGIC;
    A_rst_primitives : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    \my_empty_reg[4]_rep\ : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_go : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_buf_we : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    mem_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rd_data_en : out STD_LOGIC;
    rd_active_r_reg : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_mc_cmd_full : out STD_LOGIC;
    mpr_dec_cpt_r_reg : out STD_LOGIC;
    \pi_counter_read_val_w[0]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    idelay_ld_rst : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \my_empty_reg[5]\ : out STD_LOGIC;
    \my_empty_reg[3]\ : out STD_LOGIC;
    \my_empty_reg[5]_0\ : out STD_LOGIC;
    \my_empty_reg[3]_0\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    C_pi_counter_load_en38_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    C_pi_fine_enable34_out : in STD_LOGIC;
    C_pi_fine_inc36_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    C_pi_rst_dqs_find32_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable20_out : in STD_LOGIC;
    C_po_fine_enable18_out : in STD_LOGIC;
    C_po_fine_inc22_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    C_idelay_ce8_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    D_po_coarse_enable47_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable44_out : in STD_LOGIC;
    D_po_fine_inc50_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_odt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sys_rst_0 : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_en_0 : in STD_LOGIC;
    A_po_coarse_enable86_out : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    A_po_fine_enable83_out : in STD_LOGIC;
    A_po_fine_inc89_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_address : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    d_in : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \calib_sel_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    calib_ctl_wren_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_mc_phy_wrapper : entity is "mig_7series_v2_3_ddr_mc_phy_wrapper";
end ddr2_mig_7series_v2_3_ddr_mc_phy_wrapper;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_mc_phy_wrapper is
  signal \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq_n_0\ : STD_LOGIC;
  signal \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq_n_0\ : STD_LOGIC;
  signal \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq_n_0\ : STD_LOGIC;
  signal \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq_n_0\ : STD_LOGIC;
  signal \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq_n_0\ : STD_LOGIC;
  signal \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq_n_0\ : STD_LOGIC;
  signal in_dqs : STD_LOGIC;
  signal out_cas_n : STD_LOGIC;
  signal out_cke : STD_LOGIC;
  signal out_dm : STD_LOGIC;
  signal out_dqs : STD_LOGIC;
  signal out_odt : STD_LOGIC;
  signal out_ras_n : STD_LOGIC;
  signal out_we_n : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal ts_dm : STD_LOGIC;
  signal ts_dqs : STD_LOGIC;
  signal u_ddr_mc_phy_n_10 : STD_LOGIC;
  signal u_ddr_mc_phy_n_12 : STD_LOGIC;
  signal u_ddr_mc_phy_n_14 : STD_LOGIC;
  signal u_ddr_mc_phy_n_166 : STD_LOGIC;
  signal u_ddr_mc_phy_n_6 : STD_LOGIC;
  signal u_ddr_mc_phy_n_8 : STD_LOGIC;
  signal u_ddr_mc_phy_n_84 : STD_LOGIC;
  signal u_ddr_mc_phy_n_88 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[0].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[0].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[10].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[10].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[11].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[11].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[12].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[12].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[1].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[1].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[2].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[2].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[3].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[3].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[4].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[4].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[5].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[5].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[6].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[6].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[7].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[7].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[8].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[8].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[9].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[9].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[0].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[0].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[1].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[1].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of u_cas_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_cas_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_ras_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_ras_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_we_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_we_n_obuf : label is "DONT_CARE";
begin
\cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_cke,
      O => ddr2_cke(0)
    );
\cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_odt,
      O => ddr2_odt(0)
    );
\gen_addr_obuf[0].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_24_in,
      O => ddr2_addr(0)
    );
\gen_addr_obuf[10].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_4_in,
      O => ddr2_addr(10)
    );
\gen_addr_obuf[11].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_2_in,
      O => ddr2_addr(11)
    );
\gen_addr_obuf[12].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_0_in,
      O => ddr2_addr(12)
    );
\gen_addr_obuf[1].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddr_mc_phy_n_166,
      O => ddr2_addr(1)
    );
\gen_addr_obuf[2].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_20_in,
      O => ddr2_addr(2)
    );
\gen_addr_obuf[3].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_18_in,
      O => ddr2_addr(3)
    );
\gen_addr_obuf[4].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_16_in,
      O => ddr2_addr(4)
    );
\gen_addr_obuf[5].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_14_in,
      O => ddr2_addr(5)
    );
\gen_addr_obuf[6].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_12_in,
      O => ddr2_addr(6)
    );
\gen_addr_obuf[7].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_10_in,
      O => ddr2_addr(7)
    );
\gen_addr_obuf[8].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_8_in,
      O => ddr2_addr(8)
    );
\gen_addr_obuf[9].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => p_6_in,
      O => ddr2_addr(9)
    );
\gen_bank_obuf[0].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddr_mc_phy_n_88,
      O => ddr2_ba(0)
    );
\gen_bank_obuf[1].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => u_ddr_mc_phy_n_84,
      O => ddr2_ba(1)
    );
\gen_dm_obuf.loop_dm[0].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_dm,
      O => ddr2_dm(0),
      T => ts_dm
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => p_30_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(0),
      O => p_31_out,
      T => p_29_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => p_26_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(1),
      O => p_27_out,
      T => p_25_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => p_22_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(2),
      O => \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq_n_0\,
      T => p_21_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => u_ddr_mc_phy_n_14,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(3),
      O => \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq_n_0\,
      T => p_17_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => u_ddr_mc_phy_n_12,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(4),
      O => \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq_n_0\,
      T => p_13_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => u_ddr_mc_phy_n_10,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(5),
      O => \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq_n_0\,
      T => p_9_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => u_ddr_mc_phy_n_8,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(6),
      O => \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq_n_0\,
      T => p_5_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => u_ddr_mc_phy_n_6,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(7),
      O => \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq_n_0\,
      T => p_1_in
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dqs,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dqs_p(0),
      IOB => ddr2_dqs_n(0),
      O => in_dqs,
      T => ts_dqs
    );
\genblk24.phy_ctl_pre_fifo_0\: entity work.ddr2_mig_7series_v2_3_ddr_of_pre_fifo
     port map (
      SR(0) => SR(0),
      sys_rst => sys_rst
    );
\genblk24.phy_ctl_pre_fifo_1\: entity work.\ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      \my_empty_reg[3]_0\ => \my_empty_reg[3]\,
      \my_empty_reg[5]_0\ => \my_empty_reg[5]\,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      sys_rst => sys_rst,
      wr_en => wr_en
    );
\genblk24.phy_ctl_pre_fifo_2\: entity work.\ddr2_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1\
     port map (
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      calib_ctl_wren_reg(0) => calib_ctl_wren_reg(0),
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      \my_empty_reg[3]_0\ => \my_empty_reg[3]_0\,
      \my_empty_reg[5]_0\ => \my_empty_reg[5]_0\,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      sys_rst => sys_rst,
      wr_en_0 => wr_en_0
    );
u_cas_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_cas_n,
      O => ddr2_cas_n
    );
u_ddr_mc_phy: entity work.ddr2_mig_7series_v2_3_ddr_mc_phy
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_po_coarse_enable86_out => A_po_coarse_enable86_out,
      A_po_fine_enable83_out => A_po_fine_enable83_out,
      A_po_fine_inc89_out => A_po_fine_inc89_out,
      A_rst_primitives_reg => A_rst_primitives_reg,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce8_out => C_idelay_ce8_out,
      C_pi_counter_load_en38_out => C_pi_counter_load_en38_out,
      C_pi_fine_enable34_out => C_pi_fine_enable34_out,
      C_pi_fine_inc36_out => C_pi_fine_inc36_out,
      C_pi_rst_dqs_find32_out => C_pi_rst_dqs_find32_out,
      C_po_coarse_enable20_out => C_po_coarse_enable20_out,
      C_po_fine_enable18_out => C_po_fine_enable18_out,
      C_po_fine_inc22_out => C_po_fine_inc22_out,
      D(31 downto 0) => D(31 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      D_po_coarse_enable47_out => D_po_coarse_enable47_out,
      D_po_fine_enable44_out => D_po_fine_enable44_out,
      D_po_fine_inc50_out => D_po_fine_inc50_out,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[1]_0\ => \calib_sel_reg[1]_0\,
      \calib_sel_reg[1]_1\ => \calib_sel_reg[1]_1\,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(21 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0) => \cmd_pipe_plus.mc_odt_reg[0]\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      d_in(16 downto 7) => d_in(13 downto 4),
      d_in(6) => \cmd_pipe_plus.mc_ras_n_reg[1]\(2),
      d_in(5) => d_in(3),
      d_in(4) => \cmd_pipe_plus.mc_ras_n_reg[1]\(1),
      d_in(3) => d_in(2),
      d_in(2) => \cmd_pipe_plus.mc_ras_n_reg[1]\(0),
      d_in(1 downto 0) => d_in(1 downto 0),
      \ddr2_addr[6]\(10) => p_12_in,
      \ddr2_addr[6]\(9) => p_14_in,
      \ddr2_addr[6]\(8) => p_0_in,
      \ddr2_addr[6]\(7) => p_2_in,
      \ddr2_addr[6]\(6) => p_4_in,
      \ddr2_addr[6]\(5) => p_6_in,
      \ddr2_addr[6]\(4) => p_24_in,
      \ddr2_addr[6]\(3) => p_16_in,
      \ddr2_addr[6]\(2) => p_18_in,
      \ddr2_addr[6]\(1) => p_20_in,
      \ddr2_addr[6]\(0) => u_ddr_mc_phy_n_166,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ => u_ddr_mc_phy_n_6,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_1\ => u_ddr_mc_phy_n_8,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_2\ => u_ddr_mc_phy_n_10,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_3\ => u_ddr_mc_phy_n_12,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_4\ => u_ddr_mc_phy_n_14,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      \gen_byte_sel_div2.calib_in_common_reg\ => \gen_byte_sel_div2.calib_in_common_reg\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst0 => ififo_rst0,
      in_dqs => in_dqs,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0\,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mc_address(0) => mc_address(0),
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_ras_n(0) => mc_ras_n(0),
      mc_read_idle_r_reg => \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq_n_0\,
      mc_read_idle_r_reg_0 => \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq_n_0\,
      mc_read_idle_r_reg_1 => \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq_n_0\,
      mc_read_idle_r_reg_2 => \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq_n_0\,
      mc_read_idle_r_reg_3 => \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq_n_0\,
      mc_read_idle_r_reg_4 => \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq_n_0\,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_out(8) => u_ddr_mc_phy_n_84,
      mem_dq_out(7) => out_cke,
      mem_dq_out(6) => p_8_in,
      mem_dq_out(5) => p_10_in,
      mem_dq_out(4) => u_ddr_mc_phy_n_88,
      mem_dq_out(3) => out_ras_n,
      mem_dq_out(2) => out_cas_n,
      mem_dq_out(1) => out_we_n,
      mem_dq_out(0) => out_odt,
      mem_out(39 downto 0) => mem_out(39 downto 0),
      mem_refclk => mem_refclk,
      mpr_dec_cpt_r_reg => mpr_dec_cpt_r_reg,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_1\,
      \my_empty_reg[4]_rep\ => \my_empty_reg[4]_rep\,
      \my_empty_reg[6]\(31 downto 0) => \my_empty_reg[6]\(31 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      ofifo_rst0 => ofifo_rst0,
      ofifo_rst_reg => A_rst_primitives,
      out_dm => out_dm,
      out_dqs => out_dqs,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      phy_dout(35 downto 0) => phy_dout(35 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      \pi_counter_read_val_w[0]_1\(5 downto 0) => \pi_counter_read_val_w[0]_1\(5 downto 0),
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      pi_phase_locked_all_r1_reg => pi_phase_locked_all_r1_reg,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      rd_active_r_reg => rd_active_r_reg,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_we => rd_buf_we,
      rd_data_en => rd_data_en,
      \rd_ptr_timing_reg[0]\(29 downto 0) => \rd_ptr_timing_reg[0]\(29 downto 0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\(0) => \read_fifo.tail_r_reg[1]\(0),
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]_0\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      sys_rst_0 => sys_rst_0,
      tail_r(1 downto 0) => tail_r(1 downto 0),
      ts_dm => ts_dm,
      ts_dqs => ts_dqs,
      \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0)
    );
u_ras_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_ras_n,
      O => ddr2_ras_n
    );
u_we_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_we_n,
      O => ddr2_we_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_mc is
  port (
    accept_internal_r_reg : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_0 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    \cmd_pipe_plus.mc_wrdata_en_reg_0\ : out STD_LOGIC;
    mc_cmd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tempmon_sample_en : out STD_LOGIC;
    mc_cas_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : out STD_LOGIC;
    mc_ras_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : out STD_LOGIC;
    idle : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_1 : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    refresh_bank_r : out STD_LOGIC;
    \read_fifo.tail_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    d_in : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end_ns : out STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_address : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_mc_ctl_full_r_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sys_rst : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rstdiv0_sync_r1 : in STD_LOGIC;
    maint_prescaler_r1 : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    \my_empty_reg[0]\ : in STD_LOGIC;
    if_empty_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    rd_data_en : in STD_LOGIC;
    rd_buf_indx_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_calib_complete_reg_rep_0 : in STD_LOGIC;
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \entry_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_mc : entity is "mig_7series_v2_3_mc";
end ddr2_mig_7series_v2_3_mc;

architecture STRUCTURE of ddr2_mig_7series_v2_3_mc is
  signal \arb_mux0/arb_select0/cke_r\ : STD_LOGIC;
  signal \arb_mux0/col_rd_wr_r\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0/wait_for_maint_r\ : STD_LOGIC;
  signal \bank_common0/rfc_zq_xsdll_timer_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bank_common0/rfc_zq_xsdll_timer_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bank_mach0_n_17 : STD_LOGIC;
  signal bank_mach0_n_19 : STD_LOGIC;
  signal bank_mach0_n_20 : STD_LOGIC;
  signal bank_mach0_n_21 : STD_LOGIC;
  signal bank_mach0_n_22 : STD_LOGIC;
  signal bank_mach0_n_23 : STD_LOGIC;
  signal bank_mach0_n_25 : STD_LOGIC;
  signal bank_mach0_n_28 : STD_LOGIC;
  signal bank_mach0_n_39 : STD_LOGIC;
  signal bank_mach0_n_40 : STD_LOGIC;
  signal bank_mach0_n_41 : STD_LOGIC;
  signal bank_mach0_n_42 : STD_LOGIC;
  signal bank_mach0_n_43 : STD_LOGIC;
  signal bank_mach0_n_44 : STD_LOGIC;
  signal bank_mach0_n_45 : STD_LOGIC;
  signal bank_mach0_n_69 : STD_LOGIC;
  signal bank_mach0_n_70 : STD_LOGIC;
  signal bank_mach0_n_71 : STD_LOGIC;
  signal bank_mach0_n_72 : STD_LOGIC;
  signal col_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal col_mach0_n_19 : STD_LOGIC;
  signal col_periodic_rd : STD_LOGIC;
  signal col_wr_data_buf_addr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_end : STD_LOGIC;
  signal inhbt_act_faw_r : STD_LOGIC;
  signal insert_maint_r : STD_LOGIC;
  signal insert_maint_r1 : STD_LOGIC;
  signal maint_ref_zq_wip : STD_LOGIC;
  signal maint_req_r : STD_LOGIC;
  signal maint_srx_r : STD_LOGIC;
  signal maint_wip_r : STD_LOGIC;
  signal maint_zq_r : STD_LOGIC;
  signal mc_address_ns : STD_LOGIC_VECTOR ( 24 downto 3 );
  signal mc_bank_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mc_cas_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cas_n_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cke_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mc_cmd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cmd_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_data_offset_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mc_odt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mc_ras_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_ref_zq_wip_ns : STD_LOGIC;
  signal mc_we_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_wrdata_en_ns : STD_LOGIC;
  signal offset_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^periodic_read_request.periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/act_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/int_read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\ : STD_LOGIC;
  signal rank_mach0_n_11 : STD_LOGIC;
  signal rank_mach0_n_12 : STD_LOGIC;
  signal rank_mach0_n_13 : STD_LOGIC;
  signal rank_mach0_n_14 : STD_LOGIC;
  signal rank_mach0_n_15 : STD_LOGIC;
  signal rank_mach0_n_17 : STD_LOGIC;
  signal rank_mach0_n_19 : STD_LOGIC;
  signal rank_mach0_n_21 : STD_LOGIC;
  signal rank_mach0_n_22 : STD_LOGIC;
  signal rank_mach0_n_23 : STD_LOGIC;
  signal rank_mach0_n_24 : STD_LOGIC;
  signal \^rd_ptr_timing_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_data_valid : STD_LOGIC;
  signal read_data_valid1 : STD_LOGIC;
  signal \^refresh_bank_r\ : STD_LOGIC;
  signal \^req_periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal sent_col : STD_LOGIC;
  signal wr_data_en : STD_LOGIC;
  signal wr_data_en_ns : STD_LOGIC;
  signal wr_data_offset_ns : STD_LOGIC;
  signal wtr_cnt_r : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  mc_cas_n(1 downto 0) <= \^mc_cas_n\(1 downto 0);
  mc_cmd(1 downto 0) <= \^mc_cmd\(1 downto 0);
  mc_ras_n(1 downto 0) <= \^mc_ras_n\(1 downto 0);
  \periodic_read_request.periodic_rd_r_lcl_reg\ <= \^periodic_read_request.periodic_rd_r_lcl_reg\;
  \rd_ptr_timing_reg[0]\(1 downto 0) <= \^rd_ptr_timing_reg[0]\(1 downto 0);
  refresh_bank_r <= \^refresh_bank_r\;
  req_periodic_rd_r_lcl_reg <= \^req_periodic_rd_r_lcl_reg\;
bank_mach0: entity work.ddr2_mig_7series_v2_3_bank_mach
     port map (
      D(0) => \arb_mux0/arb_select0/cke_r\,
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => read_data_valid1,
      E(0) => read_data_valid,
      Q(0) => \bank_common0/rfc_zq_xsdll_timer_r\(0),
      S(0) => S(0),
      SR(0) => SR(0),
      accept_internal_r_reg => accept_internal_r_reg,
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_addr_r2_reg[22]_0\(0) => \app_addr_r2_reg[22]_0\(0),
      \app_addr_r2_reg[22]_1\(0) => \app_addr_r2_reg[22]_1\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2 => app_en_r2,
      app_rdy => app_rdy,
      bank(1 downto 0) => bank(1 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\ => bank_mach0_n_42,
      \cmd_pipe_plus.mc_address_reg[21]_0\ => bank_mach0_n_71,
      \cmd_pipe_plus.mc_address_reg[23]\ => bank_mach0_n_41,
      \cmd_pipe_plus.mc_address_reg[24]\(17) => mc_address_ns(24),
      \cmd_pipe_plus.mc_address_reg[24]\(16) => mc_address_ns(22),
      \cmd_pipe_plus.mc_address_reg[24]\(15 downto 8) => mc_address_ns(20 downto 13),
      \cmd_pipe_plus.mc_address_reg[24]\(7 downto 0) => mc_address_ns(10 downto 3),
      \cmd_pipe_plus.mc_address_reg[25]\ => bank_mach0_n_72,
      \cmd_pipe_plus.mc_address_reg[25]_0\(0) => \cmd_pipe_plus.mc_address_reg[25]_0\(0),
      \cmd_pipe_plus.mc_address_reg[25]_1\(0) => \cmd_pipe_plus.mc_address_reg[25]_1\(0),
      \cmd_pipe_plus.mc_address_reg[25]_2\(0) => \cmd_pipe_plus.mc_address_reg[25]_2\(0),
      \cmd_pipe_plus.mc_address_reg[25]_3\(0) => \cmd_pipe_plus.mc_address_reg[25]_3\(0),
      \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0) => mc_bank_ns(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => bank_mach0_n_20,
      \cmd_pipe_plus.mc_ras_n_reg[1]\ => bank_mach0_n_28,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1) => mc_we_n_ns(1),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => bank_mach0_n_19,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr_r => \arb_mux0/col_rd_wr_r\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => col_wr_data_buf_addr_r(3 downto 0),
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      \inhbt_act_faw.faw_cnt_r_reg[1]\ => bank_mach0_n_69,
      inhbt_act_faw_r => inhbt_act_faw_r,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      insert_maint_r => insert_maint_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_ref_zq_wip_r_reg => bank_mach0_n_17,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => rank_mach0_n_24,
      \maintenance_request.maint_srx_r_lcl_reg\(0) => mc_cke_ns(1),
      \maintenance_request.maint_zq_r_lcl_reg\ => rank_mach0_n_23,
      \maintenance_request.maint_zq_r_lcl_reg_0\ => rank_mach0_n_22,
      \maintenance_request.maint_zq_r_lcl_reg_1\ => rank_mach0_n_21,
      \maintenance_request.upd_last_master_r_reg\ => bank_mach0_n_40,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd(0) => \^mc_cmd\(0),
      mc_cmd_ns(0) => mc_cmd_ns(1),
      mc_odt_ns(0) => mc_odt_ns(0),
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      offset_ns(0) => offset_ns(0),
      ordered_r_lcl_reg => bank_mach0_n_21,
      ordered_r_lcl_reg_0 => bank_mach0_n_23,
      ordered_r_lcl_reg_1 => bank_mach0_n_39,
      \out\(5 downto 0) => mc_data_offset_ns(5 downto 0),
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^periodic_read_request.periodic_rd_r_lcl_reg\,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      \q_entry_r_reg[0]\ => bank_mach0_n_22,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => data_end,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r1 => \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\,
      \refresh_generation.refresh_bank_r_reg[0]\ => \^refresh_bank_r\,
      req_periodic_rd_r_lcl_reg => \^req_periodic_rd_r_lcl_reg\,
      req_periodic_rd_r_lcl_reg_0 => req_periodic_rd_r_lcl_reg_0,
      req_periodic_rd_r_lcl_reg_1 => req_periodic_rd_r_lcl_reg_1,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ => bank_mach0_n_70,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => rank_mach0_n_15,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_1\(1) => rank_mach0_n_17,
      \rstdiv0_sync_r1_reg_rep__12_1\(0) => \bank_common0/rfc_zq_xsdll_timer_ns\(0),
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rtw_timer.rtw_cnt_r_reg[1]\ => bank_mach0_n_25,
      \rtw_timer.rtw_cnt_r_reg[2]\ => rank_mach0_n_19,
      sent_col => sent_col,
      sys_rst => sys_rst,
      wait_for_maint_r => \bank_cntrl[0].bank0/wait_for_maint_r\,
      wait_for_maint_r_0 => \bank_cntrl[1].bank0/wait_for_maint_r\,
      wait_for_maint_r_1 => \bank_cntrl[2].bank0/wait_for_maint_r\,
      wait_for_maint_r_2 => \bank_cntrl[3].bank0/wait_for_maint_r\,
      wait_for_maint_r_lcl_reg => rank_mach0_n_14,
      wait_for_maint_r_lcl_reg_0 => rank_mach0_n_11,
      wait_for_maint_r_lcl_reg_1 => rank_mach0_n_12,
      wait_for_maint_r_lcl_reg_2 => rank_mach0_n_13,
      was_wr0 => was_wr0,
      wr_data_en_ns => wr_data_en_ns,
      wr_data_offset_ns => wr_data_offset_ns,
      \wtr_timer.wtr_cnt_r_reg[0]\ => bank_mach0_n_44,
      \wtr_timer.wtr_cnt_r_reg[0]_0\ => bank_mach0_n_45,
      \wtr_timer.wtr_cnt_r_reg[1]\ => bank_mach0_n_43,
      \wtr_timer.wtr_cnt_r_reg[1]_0\(0) => wtr_cnt_r(1)
    );
\cmd_pipe_plus.mc_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(10),
      Q => mc_address(7),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(13),
      Q => mc_address(8),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(14),
      Q => mc_address(9),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(15),
      Q => mc_address(10),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(16),
      Q => mc_address(11),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(17),
      Q => mc_address(12),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(18),
      Q => mc_address(13),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(19),
      Q => mc_address(14),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(20),
      Q => mc_address(15),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_mach0_n_71,
      Q => mc_address(16),
      S => bank_mach0_n_42
    );
\cmd_pipe_plus.mc_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(22),
      Q => mc_address(17),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_mach0_n_41,
      Q => mc_address(18),
      S => bank_mach0_n_42
    );
\cmd_pipe_plus.mc_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(24),
      Q => mc_address(19),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_mach0_n_72,
      Q => mc_address(20),
      S => bank_mach0_n_42
    );
\cmd_pipe_plus.mc_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(3),
      Q => mc_address(0),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(4),
      Q => mc_address(1),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(5),
      Q => mc_address(2),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(6),
      Q => mc_address(3),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(7),
      Q => mc_address(4),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(8),
      Q => mc_address(5),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_address_ns(9),
      Q => mc_address(6),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_bank_ns(0),
      Q => \rd_ptr_timing_reg[0]_0\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_bank_ns(1),
      Q => \rd_ptr_timing_reg[0]_0\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_bank_ns(2),
      Q => \rd_ptr_timing_reg[0]_0\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_bank_ns(3),
      Q => \rd_ptr_timing_reg[0]_0\(3),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_cas_n_ns(0),
      Q => \^mc_cas_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_cas_n_ns(1),
      Q => \^mc_cas_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \arb_mux0/arb_select0/cke_r\,
      Q => \rd_ptr_timing_reg[0]_1\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_cke_ns(1),
      Q => \rd_ptr_timing_reg[0]_1\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => sent_col,
      Q => \^mc_cmd\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_cmd_ns(1),
      Q => \^mc_cmd\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_data_offset_ns(0),
      Q => phy_mc_ctl_full_r_reg(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_data_offset_ns(1),
      Q => phy_mc_ctl_full_r_reg(1),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_data_offset_ns(2),
      Q => phy_mc_ctl_full_r_reg(2),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_data_offset_ns(3),
      Q => phy_mc_ctl_full_r_reg(3),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_data_offset_ns(4),
      Q => phy_mc_ctl_full_r_reg(4),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_data_offset_ns(5),
      Q => phy_mc_ctl_full_r_reg(5),
      R => '0'
    );
\cmd_pipe_plus.mc_odt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_odt_ns(0),
      Q => mc_odt(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_mach0_n_20,
      Q => \^mc_ras_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_mach0_n_28,
      Q => \^mc_ras_n\(1),
      S => bank_mach0_n_42
    );
\cmd_pipe_plus.mc_we_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => bank_mach0_n_19,
      Q => \^rd_ptr_timing_reg[0]\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_we_n_ns(1),
      Q => \^rd_ptr_timing_reg[0]\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_wrdata_en_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_wrdata_en_ns,
      Q => mc_wrdata_en,
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_wr_data_buf_addr_r(0),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(0),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_wr_data_buf_addr_r(1),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(1),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_wr_data_buf_addr_r(2),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(2),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_wr_data_buf_addr_r(3),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(3),
      R => '0'
    );
\cmd_pipe_plus.wr_data_en_reg\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => wr_data_en_ns,
      Q => wr_data_en,
      R => '0'
    );
col_mach0: entity work.ddr2_mig_7series_v2_3_col_mach
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      D(3 downto 0) => col_wr_data_buf_addr_r(3 downto 0),
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => read_data_valid1,
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      app_rd_data_end_ns => app_rd_data_end_ns,
      \cmd_pipe_plus.mc_wrdata_en_reg\ => \cmd_pipe_plus.mc_wrdata_en_reg_0\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr_r => \arb_mux0/col_rd_wr_r\,
      \data_valid_2_1.offset_r_reg[0]_0\(0) => data_end,
      \data_valid_2_1.offset_r_reg[0]_1\(0) => read_data_valid,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\,
      if_empty_r(0) => if_empty_r(0),
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      maint_ref_zq_wip => maint_ref_zq_wip,
      mc_cmd(0) => \^mc_cmd\(0),
      mc_read_idle_r_reg => col_mach0_n_19,
      mc_ref_zq_wip_ns => mc_ref_zq_wip_ns,
      mc_wrdata_en_ns => mc_wrdata_en_ns,
      \my_empty_reg[0]\ => \my_empty_reg[0]\,
      \my_empty_reg[0]_0\(0) => \my_empty_reg[0]_0\(0),
      \not_strict_mode.app_rd_data_end_reg\ => \not_strict_mode.app_rd_data_end_reg\,
      \not_strict_mode.app_rd_data_end_reg_0\(6 downto 0) => \not_strict_mode.app_rd_data_end_reg_0\(6 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      offset_ns(0) => offset_ns(0),
      ram_init_done_r => ram_init_done_r,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_indx_r(0) => rd_buf_indx_r(0),
      rd_data_en => rd_data_en,
      \read_fifo.tail_r_reg[3]_0\ => \read_fifo.tail_r_reg[3]\(0),
      \read_fifo.tail_r_reg[3]_1\ => \read_fifo.tail_r_reg[3]\(1),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sys_rst => sys_rst,
      wr_data_en => wr_data_en,
      wr_data_offset_ns => wr_data_offset_ns,
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
mc_read_idle_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => col_mach0_n_19,
      Q => idle,
      R => maint_prescaler_r1
    );
mc_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mc_ref_zq_wip_ns,
      Q => tempmon_sample_en,
      R => '0'
    );
\mem_reg_0_15_18_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[0]\(1),
      I1 => \init_calib_complete_reg_rep__4\,
      O => d_in(0)
    );
\mem_reg_0_15_24_29_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_cas_n\(1),
      I1 => \init_calib_complete_reg_rep__4\,
      O => d_in(1)
    );
\mem_reg_0_15_30_35_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_ras_n\(1),
      I1 => \init_calib_complete_reg_rep__4\,
      O => d_in(2)
    );
rank_mach0: entity work.ddr2_mig_7series_v2_3_rank_mach
     port map (
      D(0) => mc_cke_ns(1),
      Q(0) => wtr_cnt_r(1),
      SR(0) => SR(0),
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_ref_ack => app_ref_ack,
      app_ref_r_reg => \^refresh_bank_r\,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      auto_pre_r_lcl_reg => rank_mach0_n_21,
      cke_r_reg(0) => \arb_mux0/arb_select0/cke_r\,
      \grant_r_reg[1]\ => rank_mach0_n_19,
      \grant_r_reg[1]_0\ => bank_mach0_n_25,
      \grant_r_reg[2]\ => bank_mach0_n_69,
      \grant_r_reg[2]_0\ => bank_mach0_n_43,
      inhbt_act_faw_r => inhbt_act_faw_r,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      init_calib_complete_reg_rep_0 => init_calib_complete_reg_rep_0,
      insert_maint_r => insert_maint_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      \maint_controller.maint_hit_busies_r_reg[3]\ => rank_mach0_n_24,
      \maint_controller.maint_wip_r_lcl_reg\ => rank_mach0_n_15,
      \maint_controller.maint_wip_r_lcl_reg_0\ => bank_mach0_n_17,
      \maint_controller.maint_wip_r_lcl_reg_1\ => bank_mach0_n_40,
      maint_prescaler_r1 => maint_prescaler_r1,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      periodic_rd_ack_r_lcl_reg => \^req_periodic_rd_r_lcl_reg\,
      periodic_rd_ack_r_lcl_reg_0 => bank_mach0_n_39,
      periodic_rd_ack_r_lcl_reg_1 => bank_mach0_n_21,
      periodic_rd_ack_r_lcl_reg_2 => bank_mach0_n_23,
      periodic_rd_ack_r_lcl_reg_3 => bank_mach0_n_22,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^periodic_read_request.periodic_rd_r_lcl_reg\,
      q_has_rd_r_reg => rank_mach0_n_23,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r1 => \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\(0) => \bank_common0/rfc_zq_xsdll_timer_r\(0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\ => rank_mach0_n_22,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\(1) => rank_mach0_n_17,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\(0) => \bank_common0/rfc_zq_xsdll_timer_ns\(0),
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0\ => bank_mach0_n_70,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sys_rst => sys_rst,
      wait_for_maint_r => \bank_cntrl[1].bank0/wait_for_maint_r\,
      wait_for_maint_r_0 => \bank_cntrl[2].bank0/wait_for_maint_r\,
      wait_for_maint_r_1 => \bank_cntrl[3].bank0/wait_for_maint_r\,
      wait_for_maint_r_2 => \bank_cntrl[0].bank0/wait_for_maint_r\,
      wait_for_maint_r_lcl_reg => rank_mach0_n_11,
      wait_for_maint_r_lcl_reg_0 => rank_mach0_n_12,
      wait_for_maint_r_lcl_reg_1 => rank_mach0_n_13,
      wait_for_maint_r_lcl_reg_2 => rank_mach0_n_14,
      \wr_this_rank_r_reg[0]\ => bank_mach0_n_45,
      \wr_this_rank_r_reg[0]_0\ => bank_mach0_n_44
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_ddr_phy_top is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r_timing : out STD_LOGIC;
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_active_r_reg : out STD_LOGIC;
    app_zq_r_reg : out STD_LOGIC;
    init_calib_complete_r_reg : out STD_LOGIC;
    rd_buf_we : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_data_en : out STD_LOGIC;
    \complex_num_reads_reg[0]\ : out STD_LOGIC;
    maint_prescaler_r1 : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_mc_cmd_full : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_1\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]_2\ : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    sys_rst_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tempmon_sample_en : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    tail_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    refresh_bank_r : in STD_LOGIC;
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_wrdata_en : in STD_LOGIC;
    d_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mc_address : in STD_LOGIC_VECTOR ( 20 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_ddr_phy_top : entity is "mig_7series_v2_3_ddr_phy_top";
end ddr2_mig_7series_v2_3_ddr_phy_top;

architecture STRUCTURE of ddr2_mig_7series_v2_3_ddr_phy_top is
  signal \^dia\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dib\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dic\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^app_zq_r_reg\ : STD_LOGIC;
  signal calib_cmd_wren : STD_LOGIC;
  signal calib_complete : STD_LOGIC;
  signal calib_in_common : STD_LOGIC;
  signal calib_sel0 : STD_LOGIC;
  signal \calib_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal calib_wrdata_en : STD_LOGIC;
  signal \calib_zero_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal dqs_po_dec_done : STD_LOGIC;
  signal fine_adjust_done : STD_LOGIC;
  signal \gen_byte_sel_div2.calib_in_common_i_1_n_0\ : STD_LOGIC;
  signal \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \genblk24.phy_ctl_pre_fifo_1/wr_en\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_2/wr_en\ : STD_LOGIC;
  signal idelay_inc : STD_LOGIC;
  signal \^init_calib_complete_r_reg\ : STD_LOGIC;
  signal mux_address : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mux_bank : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_cke : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mux_cmd_wren : STD_LOGIC;
  signal mux_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_ras_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_wrdata_en : STD_LOGIC;
  signal mux_wrdata_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^not_strict_mode.status_ram.rd_buf_we_r1_reg\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal phy_if_reset0 : STD_LOGIC;
  signal phy_if_reset_w : STD_LOGIC;
  signal phy_mc_go : STD_LOGIC;
  signal phy_read_calib : STD_LOGIC;
  signal pi_fine_dly_dec_done : STD_LOGIC;
  signal po_ck_addr_cmd_delay_done : STD_LOGIC;
  signal \^rd_active_r_reg\ : STD_LOGIC;
  signal rd_data_offset_cal_done : STD_LOGIC;
  signal reset_if : STD_LOGIC;
  signal tempmon_pi_f_dec : STD_LOGIC;
  signal tempmon_pi_f_inc : STD_LOGIC;
  signal tempmon_sel_pi_incdec : STD_LOGIC;
  signal u_ddr_calib_top_n_100 : STD_LOGIC;
  signal u_ddr_calib_top_n_101 : STD_LOGIC;
  signal u_ddr_calib_top_n_14 : STD_LOGIC;
  signal u_ddr_calib_top_n_15 : STD_LOGIC;
  signal u_ddr_calib_top_n_157 : STD_LOGIC;
  signal u_ddr_calib_top_n_16 : STD_LOGIC;
  signal u_ddr_calib_top_n_171 : STD_LOGIC;
  signal u_ddr_calib_top_n_175 : STD_LOGIC;
  signal u_ddr_calib_top_n_24 : STD_LOGIC;
  signal u_ddr_calib_top_n_25 : STD_LOGIC;
  signal u_ddr_calib_top_n_26 : STD_LOGIC;
  signal u_ddr_calib_top_n_29 : STD_LOGIC;
  signal u_ddr_calib_top_n_31 : STD_LOGIC;
  signal u_ddr_calib_top_n_32 : STD_LOGIC;
  signal u_ddr_calib_top_n_64 : STD_LOGIC;
  signal u_ddr_calib_top_n_65 : STD_LOGIC;
  signal u_ddr_calib_top_n_66 : STD_LOGIC;
  signal u_ddr_calib_top_n_67 : STD_LOGIC;
  signal u_ddr_calib_top_n_68 : STD_LOGIC;
  signal u_ddr_calib_top_n_69 : STD_LOGIC;
  signal u_ddr_calib_top_n_70 : STD_LOGIC;
  signal u_ddr_calib_top_n_71 : STD_LOGIC;
  signal u_ddr_calib_top_n_98 : STD_LOGIC;
  signal u_ddr_calib_top_n_99 : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable86_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable83_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc89_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce8_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en38_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable34_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc36_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find32_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable20_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable18_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc22_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable47_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable44_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc50_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\ : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/pi_counter_read_val_w[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_ddr_mc_phy_wrapper_n_118 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_125 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_126 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_127 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_128 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_129 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_130 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_131 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_132 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_133 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_134 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_135 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_136 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_137 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_138 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_139 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_140 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_141 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_142 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_143 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_144 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_145 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_146 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_147 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_148 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_149 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_150 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_151 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_152 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_153 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_154 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_155 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_156 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_158 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_159 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_160 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_161 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_162 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_163 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_164 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_165 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_166 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_167 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_168 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_169 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_170 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_171 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_172 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_173 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_174 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_175 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_176 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_177 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_178 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_179 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_180 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_181 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_182 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_183 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_184 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_185 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_186 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_187 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_188 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_189 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_190 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_191 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_3 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_35 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_36 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_40 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_5 : STD_LOGIC;
  signal \u_ddr_phy_init/p_2_out\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \u_ddr_phy_init/prbs_rdlvl_done_pulse0\ : STD_LOGIC;
  signal \u_ddr_phy_init/rdlvl_stg1_done_r1\ : STD_LOGIC;
  signal wrlvl_final_if_rst : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_sel[1]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of tempmon_pi_f_en_r_i_1 : label is "soft_lutpair420";
begin
  DIA(1 downto 0) <= \^dia\(1 downto 0);
  DIB(1 downto 0) <= \^dib\(1 downto 0);
  DIC(1 downto 0) <= \^dic\(1 downto 0);
  app_zq_r_reg <= \^app_zq_r_reg\;
  \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0);
  \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) <= \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0);
  init_calib_complete_r_reg <= \^init_calib_complete_r_reg\;
  \not_strict_mode.status_ram.rd_buf_we_r1_reg\ <= \^not_strict_mode.status_ram.rd_buf_we_r1_reg\;
  rd_active_r_reg <= \^rd_active_r_reg\;
\calib_sel[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5551"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => calib_complete,
      I2 => tempmon_pi_f_dec,
      I3 => tempmon_pi_f_inc,
      O => \calib_sel[1]_i_1_n_0\
    );
\calib_zero_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0F0F0"
    )
        port map (
      I0 => rd_data_offset_cal_done,
      I1 => fine_adjust_done,
      I2 => dqs_po_dec_done,
      I3 => pi_fine_dly_dec_done,
      I4 => po_ck_addr_cmd_delay_done,
      I5 => calib_sel0,
      O => \calib_zero_ctrl[0]_i_1_n_0\
    );
\gen_byte_sel_div2.calib_in_common_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFC00000FF80"
    )
        port map (
      I0 => tempmon_sel_pi_incdec,
      I1 => u_ddr_calib_top_n_26,
      I2 => \u_ddr_phy_init/p_2_out\(23),
      I3 => u_ddr_calib_top_n_175,
      I4 => \rstdiv0_sync_r1_reg_rep__10\,
      I5 => calib_in_common,
      O => \gen_byte_sel_div2.calib_in_common_i_1_n_0\
    );
phy_if_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => reset_if,
      I1 => phy_if_reset_w,
      I2 => wrlvl_final_if_rst,
      O => phy_if_reset0
    );
prbs_rdlvl_done_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_ddr_phy_init/p_2_out\(23),
      I1 => \u_ddr_phy_init/rdlvl_stg1_done_r1\,
      O => \u_ddr_phy_init/prbs_rdlvl_done_pulse0\
    );
tempmon_pi_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tempmon_pi_f_inc,
      I1 => tempmon_pi_f_dec,
      O => tempmon_sel_pi_incdec
    );
u_ddr_calib_top: entity work.ddr2_mig_7series_v2_3_ddr_calib_top
     port map (
      A_po_coarse_enable86_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable86_out\,
      A_po_fine_enable83_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable83_out\,
      A_po_fine_inc89_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc89_out\,
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      A_rst_primitives_reg => u_ddr_mc_phy_wrapper_n_5,
      COUNTERLOADVAL(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      C_idelay_ce8_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce8_out\,
      C_pi_counter_load_en38_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en38_out\,
      C_pi_fine_enable34_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable34_out\,
      C_pi_fine_inc36_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc36_out\,
      C_pi_rst_dqs_find32_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find32_out\,
      C_po_coarse_enable20_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable20_out\,
      C_po_fine_enable18_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable18_out\,
      C_po_fine_inc22_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc22_out\,
      D0(3) => u_ddr_calib_top_n_64,
      D0(2) => u_ddr_calib_top_n_65,
      D0(1) => u_ddr_calib_top_n_66,
      D0(0) => u_ddr_calib_top_n_67,
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(3 downto 0),
      DIA(1 downto 0) => \^dia\(1 downto 0),
      DIB(1 downto 0) => \^dib\(1 downto 0),
      DIC(1 downto 0) => \^dic\(1 downto 0),
      D_po_coarse_enable47_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable47_out\,
      D_po_fine_enable44_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable44_out\,
      D_po_fine_inc50_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc50_out\,
      E(0) => u_ddr_calib_top_n_29,
      PHYCTLWD(10 downto 3) => p_1_out(24 downto 17),
      PHYCTLWD(2 downto 0) => p_1_out(2 downto 0),
      SS(0) => SS(0),
      app_zq_r_reg => \^app_zq_r_reg\,
      calib_cmd_wren => calib_cmd_wren,
      calib_complete => calib_complete,
      calib_in_common => calib_in_common,
      calib_sel0 => calib_sel0,
      calib_wrdata_en => calib_wrdata_en,
      \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[3]\ => \cmd_pipe_plus.mc_data_offset_reg[3]\,
      \cmd_pipe_plus.mc_data_offset_reg[3]_0\ => \cmd_pipe_plus.mc_data_offset_reg[3]_0\,
      \cmd_pipe_plus.mc_data_offset_reg[3]_1\ => \cmd_pipe_plus.mc_data_offset_reg[3]_1\,
      \cmd_pipe_plus.mc_data_offset_reg[3]_2\ => \cmd_pipe_plus.mc_data_offset_reg[3]_2\,
      \cmd_pipe_plus.mc_data_offset_reg[5]\ => \cmd_pipe_plus.mc_data_offset_reg[5]\,
      \cmd_pipe_plus.mc_data_offset_reg[5]_0\ => \cmd_pipe_plus.mc_data_offset_reg[5]_0\,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(5 downto 0) => \cmd_pipe_plus.mc_data_offset_reg[5]_1\(5 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      \complex_num_reads_reg[0]\ => \complex_num_reads_reg[0]\,
      complex_oclkdelay_calib_done_r1_reg(0) => \u_ddr_phy_init/p_2_out\(23),
      d_in(13 downto 12) => mux_cke(1 downto 0),
      d_in(11) => mux_address(21),
      d_in(10) => mux_address(8),
      d_in(9) => mux_address(20),
      d_in(8) => mux_address(7),
      d_in(7) => mux_bank(3),
      d_in(6) => mux_bank(1),
      d_in(5) => mux_bank(2),
      d_in(4) => mux_bank(0),
      d_in(3) => mux_ras_n(0),
      d_in(2) => mux_cas_n(0),
      d_in(1) => mux_we_n(0),
      d_in(0) => mux_odt(0),
      \device_temp_r_reg[11]\(11 downto 0) => \device_temp_r_reg[11]\(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => u_ddr_calib_top_n_157,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      dqs_po_dec_done => dqs_po_dec_done,
      fine_adjust_done => fine_adjust_done,
      \gen_byte_sel_div2.calib_in_common_reg_0\ => u_ddr_calib_top_n_175,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\,
      ififo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\,
      init_calib_complete => init_calib_complete,
      init_calib_complete_r_reg => \^init_calib_complete_r_reg\,
      init_complete_r_timing => init_complete_r_timing,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      init_dqsfound_done_r_reg => \calib_zero_ctrl[0]_i_1_n_0\,
      maint_prescaler_r1 => maint_prescaler_r1,
      mc_address(20 downto 0) => mc_address(20 downto 0),
      mc_cas_n(0) => mc_cas_n(0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(0) => mc_ras_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(31) => u_ddr_mc_phy_wrapper_n_125,
      mem_out(30) => u_ddr_mc_phy_wrapper_n_126,
      mem_out(29) => u_ddr_mc_phy_wrapper_n_127,
      mem_out(28) => u_ddr_mc_phy_wrapper_n_128,
      mem_out(27) => u_ddr_mc_phy_wrapper_n_129,
      mem_out(26) => u_ddr_mc_phy_wrapper_n_130,
      mem_out(25) => u_ddr_mc_phy_wrapper_n_131,
      mem_out(24) => u_ddr_mc_phy_wrapper_n_132,
      mem_out(23) => u_ddr_mc_phy_wrapper_n_133,
      mem_out(22) => u_ddr_mc_phy_wrapper_n_134,
      mem_out(21) => u_ddr_mc_phy_wrapper_n_135,
      mem_out(20) => u_ddr_mc_phy_wrapper_n_136,
      mem_out(19) => u_ddr_mc_phy_wrapper_n_137,
      mem_out(18) => u_ddr_mc_phy_wrapper_n_138,
      mem_out(17) => u_ddr_mc_phy_wrapper_n_139,
      mem_out(16) => u_ddr_mc_phy_wrapper_n_140,
      mem_out(15) => u_ddr_mc_phy_wrapper_n_141,
      mem_out(14) => u_ddr_mc_phy_wrapper_n_142,
      mem_out(13) => u_ddr_mc_phy_wrapper_n_143,
      mem_out(12) => u_ddr_mc_phy_wrapper_n_144,
      mem_out(11) => u_ddr_mc_phy_wrapper_n_145,
      mem_out(10) => u_ddr_mc_phy_wrapper_n_146,
      mem_out(9) => u_ddr_mc_phy_wrapper_n_147,
      mem_out(8) => u_ddr_mc_phy_wrapper_n_148,
      mem_out(7) => u_ddr_mc_phy_wrapper_n_149,
      mem_out(6) => u_ddr_mc_phy_wrapper_n_150,
      mem_out(5) => u_ddr_mc_phy_wrapper_n_151,
      mem_out(4) => u_ddr_mc_phy_wrapper_n_152,
      mem_out(3) => u_ddr_mc_phy_wrapper_n_153,
      mem_out(2) => u_ddr_mc_phy_wrapper_n_154,
      mem_out(1) => u_ddr_mc_phy_wrapper_n_155,
      mem_out(0) => u_ddr_mc_phy_wrapper_n_156,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\ => \^rd_active_r_reg\,
      \my_empty_reg[1]\ => u_ddr_calib_top_n_15,
      \my_empty_reg[1]_0\ => u_ddr_mc_phy_wrapper_n_36,
      \my_empty_reg[1]_1\ => u_ddr_mc_phy_wrapper_n_40,
      \my_empty_reg[1]_2\ => u_ddr_mc_phy_wrapper_n_35,
      \my_empty_reg[3]\ => u_ddr_mc_phy_wrapper_n_191,
      \my_empty_reg[3]_0\ => u_ddr_mc_phy_wrapper_n_189,
      \my_empty_reg[5]\ => u_ddr_mc_phy_wrapper_n_190,
      \my_empty_reg[5]_0\ => u_ddr_mc_phy_wrapper_n_188,
      \my_empty_reg[6]\ => u_ddr_calib_top_n_14,
      \my_empty_reg[6]_0\ => u_ddr_calib_top_n_24,
      \my_empty_reg[6]_1\(3) => u_ddr_calib_top_n_98,
      \my_empty_reg[6]_1\(2) => u_ddr_calib_top_n_99,
      \my_empty_reg[6]_1\(1) => u_ddr_calib_top_n_100,
      \my_empty_reg[6]_1\(0) => u_ddr_calib_top_n_101,
      \my_empty_reg[6]_2\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      \my_empty_reg[6]_3\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      \my_empty_reg[6]_4\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(7 downto 0),
      \my_empty_reg[6]_5\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(7 downto 0),
      \my_empty_reg[6]_6\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      \my_empty_reg[6]_7\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      \my_empty_reg[6]_8\(21) => mux_address(25),
      \my_empty_reg[6]_8\(20) => mux_address(12),
      \my_empty_reg[6]_8\(19) => mux_address(24),
      \my_empty_reg[6]_8\(18) => mux_address(11),
      \my_empty_reg[6]_8\(17) => mux_address(23),
      \my_empty_reg[6]_8\(16) => mux_address(10),
      \my_empty_reg[6]_8\(15) => mux_address(19),
      \my_empty_reg[6]_8\(14) => mux_address(6),
      \my_empty_reg[6]_8\(13) => mux_address(22),
      \my_empty_reg[6]_8\(12) => mux_address(9),
      \my_empty_reg[6]_8\(11) => mux_address(18),
      \my_empty_reg[6]_8\(10) => mux_address(5),
      \my_empty_reg[6]_8\(9) => mux_address(13),
      \my_empty_reg[6]_8\(8) => mux_address(0),
      \my_empty_reg[6]_8\(7) => mux_address(17),
      \my_empty_reg[6]_8\(6) => mux_address(4),
      \my_empty_reg[6]_8\(5) => mux_address(16),
      \my_empty_reg[6]_8\(4) => mux_address(3),
      \my_empty_reg[6]_8\(3) => mux_address(15),
      \my_empty_reg[6]_8\(2) => mux_address(2),
      \my_empty_reg[6]_8\(1) => mux_address(14),
      \my_empty_reg[6]_8\(0) => mux_address(1),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\ => \^not_strict_mode.status_ram.rd_buf_we_r1_reg\,
      ofifo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0\,
      \one_rank.stg1_wr_done_reg\ => \one_rank.stg1_wr_done_reg\,
      phy_dout(35 downto 32) => mux_wrdata_mask(3 downto 0),
      phy_dout(31) => mux_wrdata(24),
      phy_dout(30) => mux_wrdata(16),
      phy_dout(29) => mux_wrdata(8),
      phy_dout(28) => mux_wrdata(0),
      phy_dout(27) => mux_wrdata(25),
      phy_dout(26) => mux_wrdata(17),
      phy_dout(25) => mux_wrdata(9),
      phy_dout(24) => mux_wrdata(1),
      phy_dout(23) => mux_wrdata(26),
      phy_dout(22) => mux_wrdata(18),
      phy_dout(21) => mux_wrdata(10),
      phy_dout(20) => mux_wrdata(2),
      phy_dout(19) => mux_wrdata(27),
      phy_dout(18) => mux_wrdata(19),
      phy_dout(17) => mux_wrdata(11),
      phy_dout(16) => mux_wrdata(3),
      phy_dout(15) => mux_wrdata(28),
      phy_dout(14) => mux_wrdata(20),
      phy_dout(13) => mux_wrdata(12),
      phy_dout(12) => mux_wrdata(4),
      phy_dout(11) => mux_wrdata(29),
      phy_dout(10) => mux_wrdata(21),
      phy_dout(9) => mux_wrdata(13),
      phy_dout(8) => mux_wrdata(5),
      phy_dout(7) => mux_wrdata(30),
      phy_dout(6) => mux_wrdata(22),
      phy_dout(5) => mux_wrdata(14),
      phy_dout(4) => mux_wrdata(6),
      phy_dout(3) => mux_wrdata(31),
      phy_dout(2) => mux_wrdata(23),
      phy_dout(1) => mux_wrdata(15),
      phy_dout(0) => mux_wrdata(7),
      phy_if_reset0 => phy_if_reset0,
      phy_if_reset_w => phy_if_reset_w,
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      \pi_counter_read_val_reg[2]\ => u_ddr_mc_phy_wrapper_n_118,
      \pi_counter_read_val_reg[5]\ => u_ddr_calib_top_n_171,
      \pi_counter_read_val_w[0]_1\(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_1\(5 downto 0),
      pi_dqs_found_lanes(0) => u_ddr_mc_phy_wrapper_n_3,
      \pi_dqs_found_lanes_r1_reg[2]\ => u_ddr_calib_top_n_25,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      po_ck_addr_cmd_delay_done => po_ck_addr_cmd_delay_done,
      prbs_rdlvl_done_pulse0 => \u_ddr_phy_init/prbs_rdlvl_done_pulse0\,
      rd_data_offset_cal_done => rd_data_offset_cal_done,
      \rd_ptr_reg_rep[3]\(29) => u_ddr_mc_phy_wrapper_n_158,
      \rd_ptr_reg_rep[3]\(28) => u_ddr_mc_phy_wrapper_n_159,
      \rd_ptr_reg_rep[3]\(27) => u_ddr_mc_phy_wrapper_n_160,
      \rd_ptr_reg_rep[3]\(26) => u_ddr_mc_phy_wrapper_n_161,
      \rd_ptr_reg_rep[3]\(25) => u_ddr_mc_phy_wrapper_n_162,
      \rd_ptr_reg_rep[3]\(24) => u_ddr_mc_phy_wrapper_n_163,
      \rd_ptr_reg_rep[3]\(23) => u_ddr_mc_phy_wrapper_n_164,
      \rd_ptr_reg_rep[3]\(22) => u_ddr_mc_phy_wrapper_n_165,
      \rd_ptr_reg_rep[3]\(21) => u_ddr_mc_phy_wrapper_n_166,
      \rd_ptr_reg_rep[3]\(20) => u_ddr_mc_phy_wrapper_n_167,
      \rd_ptr_reg_rep[3]\(19) => u_ddr_mc_phy_wrapper_n_168,
      \rd_ptr_reg_rep[3]\(18) => u_ddr_mc_phy_wrapper_n_169,
      \rd_ptr_reg_rep[3]\(17) => u_ddr_mc_phy_wrapper_n_170,
      \rd_ptr_reg_rep[3]\(16) => u_ddr_mc_phy_wrapper_n_171,
      \rd_ptr_reg_rep[3]\(15) => u_ddr_mc_phy_wrapper_n_172,
      \rd_ptr_reg_rep[3]\(14) => u_ddr_mc_phy_wrapper_n_173,
      \rd_ptr_reg_rep[3]\(13) => u_ddr_mc_phy_wrapper_n_174,
      \rd_ptr_reg_rep[3]\(12) => u_ddr_mc_phy_wrapper_n_175,
      \rd_ptr_reg_rep[3]\(11) => u_ddr_mc_phy_wrapper_n_176,
      \rd_ptr_reg_rep[3]\(10) => u_ddr_mc_phy_wrapper_n_177,
      \rd_ptr_reg_rep[3]\(9) => u_ddr_mc_phy_wrapper_n_178,
      \rd_ptr_reg_rep[3]\(8) => u_ddr_mc_phy_wrapper_n_179,
      \rd_ptr_reg_rep[3]\(7) => u_ddr_mc_phy_wrapper_n_180,
      \rd_ptr_reg_rep[3]\(6) => u_ddr_mc_phy_wrapper_n_181,
      \rd_ptr_reg_rep[3]\(5) => u_ddr_mc_phy_wrapper_n_182,
      \rd_ptr_reg_rep[3]\(4) => u_ddr_mc_phy_wrapper_n_183,
      \rd_ptr_reg_rep[3]\(3) => u_ddr_mc_phy_wrapper_n_184,
      \rd_ptr_reg_rep[3]\(2) => u_ddr_mc_phy_wrapper_n_185,
      \rd_ptr_reg_rep[3]\(1) => u_ddr_mc_phy_wrapper_n_186,
      \rd_ptr_reg_rep[3]\(0) => u_ddr_mc_phy_wrapper_n_187,
      \rd_ptr_reg_rep[3]_0\(39 downto 36) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 72),
      \rd_ptr_reg_rep[3]_0\(35 downto 16) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 40),
      \rd_ptr_reg_rep[3]_0\(15 downto 12) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 24),
      \rd_ptr_reg_rep[3]_0\(11 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(19 downto 16),
      \rd_ptr_reg_rep[3]_0\(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 8),
      \rd_ptr_reg_rep[3]_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(3 downto 0),
      \rd_ptr_timing_reg[0]\ => u_ddr_calib_top_n_32,
      \rd_ptr_timing_reg[0]_0\(3) => u_ddr_calib_top_n_68,
      \rd_ptr_timing_reg[0]_0\(2) => u_ddr_calib_top_n_69,
      \rd_ptr_timing_reg[0]_0\(1) => u_ddr_calib_top_n_70,
      \rd_ptr_timing_reg[0]_0\(0) => u_ddr_calib_top_n_71,
      \rd_ptr_timing_reg[0]_1\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(1 downto 0),
      \rd_ptr_timing_reg[0]_2\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(1 downto 0),
      \rd_ptr_timing_reg[0]_3\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(1 downto 0),
      \rd_ptr_timing_reg[0]_4\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      \rd_ptr_timing_reg[0]_5\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(3 downto 0),
      \rd_ptr_timing_reg[0]_6\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(3 downto 0),
      rdlvl_stg1_done_r1 => \u_ddr_phy_init/rdlvl_stg1_done_r1\,
      rdlvl_stg1_start_r_reg => rdlvl_stg1_start_r_reg,
      refresh_bank_r => refresh_bank_r,
      reset_if => reset_if,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \calib_sel[1]_i_1_n_0\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__10_1\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \rstdiv0_sync_r1_reg_rep__11_1\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__5\(2 downto 0) => \rstdiv0_sync_r1_reg_rep__5\(2 downto 0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__9\(0) => \rstdiv0_sync_r1_reg_rep__9\(0),
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sys_rst => sys_rst,
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_pi_f_inc => tempmon_pi_f_inc,
      tempmon_sample_en => tempmon_sample_en,
      tempmon_sel_pi_incdec => tempmon_sel_pi_incdec,
      wr_en => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      wr_en_0 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      \wr_ptr_reg[2]\ => u_ddr_calib_top_n_16,
      \wr_ptr_reg[2]_0\(0) => u_ddr_calib_top_n_31,
      wrcal_done_reg => u_ddr_calib_top_n_26,
      wrcal_done_reg_0 => \gen_byte_sel_div2.calib_in_common_i_1_n_0\,
      \write_buffer.wr_buf_out_data_reg[35]\(35 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(35 downto 0),
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_mc_phy_wrapper: entity work.ddr2_mig_7series_v2_3_ddr_mc_phy_wrapper
     port map (
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      A_po_coarse_enable86_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable86_out\,
      A_po_fine_enable83_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable83_out\,
      A_po_fine_inc89_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc89_out\,
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      A_rst_primitives_reg => A_rst_primitives_reg,
      COUNTERLOADVAL(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      C_idelay_ce8_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce8_out\,
      C_pi_counter_load_en38_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en38_out\,
      C_pi_fine_enable34_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable34_out\,
      C_pi_fine_inc36_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc36_out\,
      C_pi_rst_dqs_find32_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find32_out\,
      C_po_coarse_enable20_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable20_out\,
      C_po_fine_enable18_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable18_out\,
      C_po_fine_inc22_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc22_out\,
      D(31 downto 0) => D(31 downto 0),
      D0(3) => u_ddr_calib_top_n_64,
      D0(2) => u_ddr_calib_top_n_65,
      D0(1) => u_ddr_calib_top_n_66,
      D0(0) => u_ddr_calib_top_n_67,
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(3 downto 0),
      DIA(1 downto 0) => \^dia\(1 downto 0),
      DIB(1 downto 0) => \^dib\(1 downto 0),
      DIC(1 downto 0) => \^dic\(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      D_po_coarse_enable47_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable47_out\,
      D_po_fine_enable44_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable44_out\,
      D_po_fine_inc50_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc50_out\,
      E(0) => u_ddr_calib_top_n_31,
      PHYCTLWD(10 downto 3) => p_1_out(24 downto 17),
      PHYCTLWD(2 downto 0) => p_1_out(2 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      calib_ctl_wren_reg(0) => u_ddr_calib_top_n_29,
      \calib_sel_reg[1]\ => u_ddr_calib_top_n_25,
      \calib_sel_reg[1]_0\ => u_ddr_calib_top_n_24,
      \calib_sel_reg[1]_1\ => u_ddr_calib_top_n_171,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_ctrl_reg[0]\ => u_ddr_calib_top_n_32,
      \cmd_pipe_plus.mc_address_reg[14]\(3) => u_ddr_calib_top_n_98,
      \cmd_pipe_plus.mc_address_reg[14]\(2) => u_ddr_calib_top_n_99,
      \cmd_pipe_plus.mc_address_reg[14]\(1) => u_ddr_calib_top_n_100,
      \cmd_pipe_plus.mc_address_reg[14]\(0) => u_ddr_calib_top_n_101,
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[17]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(21) => mux_address(25),
      \cmd_pipe_plus.mc_address_reg[25]_0\(20) => mux_address(12),
      \cmd_pipe_plus.mc_address_reg[25]_0\(19) => mux_address(24),
      \cmd_pipe_plus.mc_address_reg[25]_0\(18) => mux_address(11),
      \cmd_pipe_plus.mc_address_reg[25]_0\(17) => mux_address(23),
      \cmd_pipe_plus.mc_address_reg[25]_0\(16) => mux_address(10),
      \cmd_pipe_plus.mc_address_reg[25]_0\(15) => mux_address(19),
      \cmd_pipe_plus.mc_address_reg[25]_0\(14) => mux_address(6),
      \cmd_pipe_plus.mc_address_reg[25]_0\(13) => mux_address(22),
      \cmd_pipe_plus.mc_address_reg[25]_0\(12) => mux_address(9),
      \cmd_pipe_plus.mc_address_reg[25]_0\(11) => mux_address(18),
      \cmd_pipe_plus.mc_address_reg[25]_0\(10) => mux_address(5),
      \cmd_pipe_plus.mc_address_reg[25]_0\(9) => mux_address(13),
      \cmd_pipe_plus.mc_address_reg[25]_0\(8) => mux_address(0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(7) => mux_address(17),
      \cmd_pipe_plus.mc_address_reg[25]_0\(6) => mux_address(4),
      \cmd_pipe_plus.mc_address_reg[25]_0\(5) => mux_address(16),
      \cmd_pipe_plus.mc_address_reg[25]_0\(4) => mux_address(3),
      \cmd_pipe_plus.mc_address_reg[25]_0\(3) => mux_address(15),
      \cmd_pipe_plus.mc_address_reg[25]_0\(2) => mux_address(2),
      \cmd_pipe_plus.mc_address_reg[25]_0\(1) => mux_address(14),
      \cmd_pipe_plus.mc_address_reg[25]_0\(0) => mux_address(1),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(1 downto 0),
      \cmd_pipe_plus.mc_odt_reg[0]\(3) => u_ddr_calib_top_n_68,
      \cmd_pipe_plus.mc_odt_reg[0]\(2) => u_ddr_calib_top_n_69,
      \cmd_pipe_plus.mc_odt_reg[0]\(1) => u_ddr_calib_top_n_70,
      \cmd_pipe_plus.mc_odt_reg[0]\(0) => u_ddr_calib_top_n_71,
      \cmd_pipe_plus.mc_ras_n_reg[0]\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(1 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(2 downto 0) => d_in(2 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(1 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1),
      d_in(13 downto 12) => mux_cke(1 downto 0),
      d_in(11) => mux_address(21),
      d_in(10) => mux_address(8),
      d_in(9) => mux_address(20),
      d_in(8) => mux_address(7),
      d_in(7) => mux_bank(3),
      d_in(6) => mux_bank(1),
      d_in(5) => mux_bank(2),
      d_in(4) => mux_bank(0),
      d_in(3) => mux_ras_n(0),
      d_in(2) => mux_cas_n(0),
      d_in(1) => mux_we_n(0),
      d_in(0) => mux_odt(0),
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(1 downto 0) => ddr2_ba(1 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_dq(7 downto 0) => ddr2_dq(7 downto 0),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_dqs_p(0) => ddr2_dqs_p(0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \entry_cnt_reg[4]\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      freq_refclk => freq_refclk,
      \gen_byte_sel_div2.calib_in_common_reg\ => u_ddr_calib_top_n_157,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) => \^gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\,
      idle => idle,
      ififo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\,
      init_calib_complete_reg_rep => \^app_zq_r_reg\,
      \init_calib_complete_reg_rep__0\ => u_ddr_calib_top_n_14,
      \init_calib_complete_reg_rep__1\ => u_ddr_calib_top_n_15,
      \init_calib_complete_reg_rep__2\ => u_ddr_calib_top_n_16,
      \init_calib_complete_reg_rep__4\ => \^init_calib_complete_r_reg\,
      init_complete_r1_timing_reg => \^not_strict_mode.status_ram.rd_buf_we_r1_reg\,
      mc_address(0) => mc_address(19),
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_ras_n(0) => mc_ras_n(1),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(39 downto 36) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 72),
      mem_out(35 downto 16) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 40),
      mem_out(15 downto 12) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 24),
      mem_out(11 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(19 downto 16),
      mem_out(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 8),
      mem_out(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(3 downto 0),
      mem_refclk => mem_refclk,
      mpr_dec_cpt_r_reg => u_ddr_mc_phy_wrapper_n_118,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => u_ddr_mc_phy_wrapper_n_35,
      \my_empty_reg[1]_0\ => u_ddr_mc_phy_wrapper_n_36,
      \my_empty_reg[1]_1\ => u_ddr_mc_phy_wrapper_n_40,
      \my_empty_reg[3]\ => u_ddr_mc_phy_wrapper_n_189,
      \my_empty_reg[3]_0\ => u_ddr_mc_phy_wrapper_n_191,
      \my_empty_reg[4]_rep\ => if_empty_r(0),
      \my_empty_reg[5]\ => u_ddr_mc_phy_wrapper_n_188,
      \my_empty_reg[5]_0\ => u_ddr_mc_phy_wrapper_n_190,
      \my_empty_reg[6]\(31) => u_ddr_mc_phy_wrapper_n_125,
      \my_empty_reg[6]\(30) => u_ddr_mc_phy_wrapper_n_126,
      \my_empty_reg[6]\(29) => u_ddr_mc_phy_wrapper_n_127,
      \my_empty_reg[6]\(28) => u_ddr_mc_phy_wrapper_n_128,
      \my_empty_reg[6]\(27) => u_ddr_mc_phy_wrapper_n_129,
      \my_empty_reg[6]\(26) => u_ddr_mc_phy_wrapper_n_130,
      \my_empty_reg[6]\(25) => u_ddr_mc_phy_wrapper_n_131,
      \my_empty_reg[6]\(24) => u_ddr_mc_phy_wrapper_n_132,
      \my_empty_reg[6]\(23) => u_ddr_mc_phy_wrapper_n_133,
      \my_empty_reg[6]\(22) => u_ddr_mc_phy_wrapper_n_134,
      \my_empty_reg[6]\(21) => u_ddr_mc_phy_wrapper_n_135,
      \my_empty_reg[6]\(20) => u_ddr_mc_phy_wrapper_n_136,
      \my_empty_reg[6]\(19) => u_ddr_mc_phy_wrapper_n_137,
      \my_empty_reg[6]\(18) => u_ddr_mc_phy_wrapper_n_138,
      \my_empty_reg[6]\(17) => u_ddr_mc_phy_wrapper_n_139,
      \my_empty_reg[6]\(16) => u_ddr_mc_phy_wrapper_n_140,
      \my_empty_reg[6]\(15) => u_ddr_mc_phy_wrapper_n_141,
      \my_empty_reg[6]\(14) => u_ddr_mc_phy_wrapper_n_142,
      \my_empty_reg[6]\(13) => u_ddr_mc_phy_wrapper_n_143,
      \my_empty_reg[6]\(12) => u_ddr_mc_phy_wrapper_n_144,
      \my_empty_reg[6]\(11) => u_ddr_mc_phy_wrapper_n_145,
      \my_empty_reg[6]\(10) => u_ddr_mc_phy_wrapper_n_146,
      \my_empty_reg[6]\(9) => u_ddr_mc_phy_wrapper_n_147,
      \my_empty_reg[6]\(8) => u_ddr_mc_phy_wrapper_n_148,
      \my_empty_reg[6]\(7) => u_ddr_mc_phy_wrapper_n_149,
      \my_empty_reg[6]\(6) => u_ddr_mc_phy_wrapper_n_150,
      \my_empty_reg[6]\(5) => u_ddr_mc_phy_wrapper_n_151,
      \my_empty_reg[6]\(4) => u_ddr_mc_phy_wrapper_n_152,
      \my_empty_reg[6]\(3) => u_ddr_mc_phy_wrapper_n_153,
      \my_empty_reg[6]\(2) => u_ddr_mc_phy_wrapper_n_154,
      \my_empty_reg[6]\(1) => u_ddr_mc_phy_wrapper_n_155,
      \my_empty_reg[6]\(0) => u_ddr_mc_phy_wrapper_n_156,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      ofifo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0\,
      phy_dout(35 downto 32) => mux_wrdata_mask(3 downto 0),
      phy_dout(31) => mux_wrdata(24),
      phy_dout(30) => mux_wrdata(16),
      phy_dout(29) => mux_wrdata(8),
      phy_dout(28) => mux_wrdata(0),
      phy_dout(27) => mux_wrdata(25),
      phy_dout(26) => mux_wrdata(17),
      phy_dout(25) => mux_wrdata(9),
      phy_dout(24) => mux_wrdata(1),
      phy_dout(23) => mux_wrdata(26),
      phy_dout(22) => mux_wrdata(18),
      phy_dout(21) => mux_wrdata(10),
      phy_dout(20) => mux_wrdata(2),
      phy_dout(19) => mux_wrdata(27),
      phy_dout(18) => mux_wrdata(19),
      phy_dout(17) => mux_wrdata(11),
      phy_dout(16) => mux_wrdata(3),
      phy_dout(15) => mux_wrdata(28),
      phy_dout(14) => mux_wrdata(20),
      phy_dout(13) => mux_wrdata(12),
      phy_dout(12) => mux_wrdata(4),
      phy_dout(11) => mux_wrdata(29),
      phy_dout(10) => mux_wrdata(21),
      phy_dout(9) => mux_wrdata(13),
      phy_dout(8) => mux_wrdata(5),
      phy_dout(7) => mux_wrdata(30),
      phy_dout(6) => mux_wrdata(22),
      phy_dout(5) => mux_wrdata(14),
      phy_dout(4) => mux_wrdata(6),
      phy_dout(3) => mux_wrdata(31),
      phy_dout(2) => mux_wrdata(23),
      phy_dout(1) => mux_wrdata(15),
      phy_dout(0) => mux_wrdata(7),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      \pi_counter_read_val_w[0]_1\(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_1\(5 downto 0),
      pi_dqs_found_lanes(0) => u_ddr_mc_phy_wrapper_n_3,
      pi_phase_locked_all_r1_reg => u_ddr_mc_phy_wrapper_n_5,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      rd_active_r_reg => \^rd_active_r_reg\,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_we => rd_buf_we,
      rd_data_en => rd_data_en,
      \rd_ptr_timing_reg[0]\(29) => u_ddr_mc_phy_wrapper_n_158,
      \rd_ptr_timing_reg[0]\(28) => u_ddr_mc_phy_wrapper_n_159,
      \rd_ptr_timing_reg[0]\(27) => u_ddr_mc_phy_wrapper_n_160,
      \rd_ptr_timing_reg[0]\(26) => u_ddr_mc_phy_wrapper_n_161,
      \rd_ptr_timing_reg[0]\(25) => u_ddr_mc_phy_wrapper_n_162,
      \rd_ptr_timing_reg[0]\(24) => u_ddr_mc_phy_wrapper_n_163,
      \rd_ptr_timing_reg[0]\(23) => u_ddr_mc_phy_wrapper_n_164,
      \rd_ptr_timing_reg[0]\(22) => u_ddr_mc_phy_wrapper_n_165,
      \rd_ptr_timing_reg[0]\(21) => u_ddr_mc_phy_wrapper_n_166,
      \rd_ptr_timing_reg[0]\(20) => u_ddr_mc_phy_wrapper_n_167,
      \rd_ptr_timing_reg[0]\(19) => u_ddr_mc_phy_wrapper_n_168,
      \rd_ptr_timing_reg[0]\(18) => u_ddr_mc_phy_wrapper_n_169,
      \rd_ptr_timing_reg[0]\(17) => u_ddr_mc_phy_wrapper_n_170,
      \rd_ptr_timing_reg[0]\(16) => u_ddr_mc_phy_wrapper_n_171,
      \rd_ptr_timing_reg[0]\(15) => u_ddr_mc_phy_wrapper_n_172,
      \rd_ptr_timing_reg[0]\(14) => u_ddr_mc_phy_wrapper_n_173,
      \rd_ptr_timing_reg[0]\(13) => u_ddr_mc_phy_wrapper_n_174,
      \rd_ptr_timing_reg[0]\(12) => u_ddr_mc_phy_wrapper_n_175,
      \rd_ptr_timing_reg[0]\(11) => u_ddr_mc_phy_wrapper_n_176,
      \rd_ptr_timing_reg[0]\(10) => u_ddr_mc_phy_wrapper_n_177,
      \rd_ptr_timing_reg[0]\(9) => u_ddr_mc_phy_wrapper_n_178,
      \rd_ptr_timing_reg[0]\(8) => u_ddr_mc_phy_wrapper_n_179,
      \rd_ptr_timing_reg[0]\(7) => u_ddr_mc_phy_wrapper_n_180,
      \rd_ptr_timing_reg[0]\(6) => u_ddr_mc_phy_wrapper_n_181,
      \rd_ptr_timing_reg[0]\(5) => u_ddr_mc_phy_wrapper_n_182,
      \rd_ptr_timing_reg[0]\(4) => u_ddr_mc_phy_wrapper_n_183,
      \rd_ptr_timing_reg[0]\(3) => u_ddr_mc_phy_wrapper_n_184,
      \rd_ptr_timing_reg[0]\(2) => u_ddr_mc_phy_wrapper_n_185,
      \rd_ptr_timing_reg[0]\(1) => u_ddr_mc_phy_wrapper_n_186,
      \rd_ptr_timing_reg[0]\(0) => u_ddr_mc_phy_wrapper_n_187,
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\(0) => \read_fifo.tail_r_reg[1]\(0),
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]_0\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      sys_rst_0 => sys_rst_0,
      tail_r(1 downto 0) => tail_r(1 downto 0),
      wr_en => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      wr_en_0 => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      \write_buffer.wr_buf_out_data_reg[35]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(35 downto 32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_mem_intfc is
  port (
    p_7_in : out STD_LOGIC;
    periodic_rd_ack_r : out STD_LOGIC;
    periodic_rd_insert : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    wr_data_offset : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r_timing : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_calib_complete_r_reg : out STD_LOGIC;
    periodic_rd_r : out STD_LOGIC;
    periodic_rd_cntr_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    rd_buf_we : out STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg\ : out STD_LOGIC;
    \not_strict_mode.app_rd_data_end_reg_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \complex_num_reads_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end_ns : out STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    samp_edge_cnt0_en_r : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    sys_rst_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_buf_indx.rd_buf_indx_r_reg[1]\ : in STD_LOGIC;
    rd_buf_indx_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DOC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \not_strict_mode.status_ram.rd_buf_we_r1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_buffer.wr_buf_out_data_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_mem_intfc : entity is "mig_7series_v2_3_mem_intfc";
end ddr2_mig_7series_v2_3_mem_intfc;

architecture STRUCTURE of ddr2_mig_7series_v2_3_mem_intfc is
  signal \col_mach0/tail_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr_phy_top0_n_111 : STD_LOGIC;
  signal ddr_phy_top0_n_112 : STD_LOGIC;
  signal ddr_phy_top0_n_113 : STD_LOGIC;
  signal ddr_phy_top0_n_114 : STD_LOGIC;
  signal ddr_phy_top0_n_115 : STD_LOGIC;
  signal ddr_phy_top0_n_116 : STD_LOGIC;
  signal ddr_phy_top0_n_26 : STD_LOGIC;
  signal ddr_phy_top0_n_62 : STD_LOGIC;
  signal ddr_phy_top0_n_63 : STD_LOGIC;
  signal ddr_phy_top0_n_67 : STD_LOGIC;
  signal ddr_phy_top0_n_75 : STD_LOGIC;
  signal ddr_phy_top0_n_76 : STD_LOGIC;
  signal ddr_phy_top0_n_77 : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal \^init_calib_complete_r_reg\ : STD_LOGIC;
  signal mc0_n_25 : STD_LOGIC;
  signal mc0_n_31 : STD_LOGIC;
  signal mc0_n_32 : STD_LOGIC;
  signal mc0_n_33 : STD_LOGIC;
  signal mc0_n_73 : STD_LOGIC;
  signal mc0_n_74 : STD_LOGIC;
  signal mc0_n_75 : STD_LOGIC;
  signal mc0_n_76 : STD_LOGIC;
  signal mc0_n_77 : STD_LOGIC;
  signal mc0_n_78 : STD_LOGIC;
  signal mc_address : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal mc_bank : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mc_cas_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cke : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cmd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_ras_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_we_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_wrdata_en : STD_LOGIC;
  signal \^not_strict_mode.app_rd_data_end_reg\ : STD_LOGIC;
  signal phy_mc_cmd_full : STD_LOGIC;
  signal phy_mc_ctl_full : STD_LOGIC;
  signal \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\ : STD_LOGIC;
  signal \rank_mach0/rank_common0/maint_prescaler_r1\ : STD_LOGIC;
  signal rd_data_en : STD_LOGIC;
  signal tail_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tempmon_sample_en : STD_LOGIC;
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
begin
  init_calib_complete_r_reg <= \^init_calib_complete_r_reg\;
  \not_strict_mode.app_rd_data_end_reg\ <= \^not_strict_mode.app_rd_data_end_reg\;
ddr_phy_top0: entity work.ddr2_mig_7series_v2_3_ddr_phy_top
     port map (
      ADDRA(1) => ddr_phy_top0_n_67,
      ADDRA(0) => \col_mach0/tail_ns\(0),
      A_rst_primitives_reg => A_rst_primitives_reg,
      D(31 downto 0) => D(31 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DIC(1 downto 0) => DIC(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => DOC(1 downto 0),
      Q(0) => mc0_n_25,
      SR(0) => SR(0),
      SS(0) => SS(0),
      app_zq_r_reg => ddr_phy_top0_n_63,
      \cmd_pipe_plus.mc_bank_reg[3]\(3 downto 0) => mc_bank(3 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0) => mc_cke(1 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[3]\ => ddr_phy_top0_n_113,
      \cmd_pipe_plus.mc_data_offset_reg[3]_0\ => ddr_phy_top0_n_114,
      \cmd_pipe_plus.mc_data_offset_reg[3]_1\ => ddr_phy_top0_n_115,
      \cmd_pipe_plus.mc_data_offset_reg[3]_2\ => ddr_phy_top0_n_116,
      \cmd_pipe_plus.mc_data_offset_reg[5]\ => ddr_phy_top0_n_111,
      \cmd_pipe_plus.mc_data_offset_reg[5]_0\ => ddr_phy_top0_n_112,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(5) => mc0_n_73,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(4) => mc0_n_74,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(3) => mc0_n_75,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(2) => mc0_n_76,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(1) => mc0_n_77,
      \cmd_pipe_plus.mc_data_offset_reg[5]_1\(0) => mc0_n_78,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => mc_we_n(1 downto 0),
      \complex_num_reads_reg[0]\ => \complex_num_reads_reg[0]\,
      d_in(2) => mc0_n_31,
      d_in(1) => mc0_n_32,
      d_in(0) => mc0_n_33,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(1 downto 0) => ddr2_ba(1 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_dq(7 downto 0) => ddr2_dq(7 downto 0),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_dqs_p(0) => ddr2_dqs_p(0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_r_reg[11]\(11 downto 0) => \device_temp_r_reg[11]\(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      \entry_cnt_reg[4]\(2 downto 0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg__0\(4 downto 2),
      freq_refclk => freq_refclk,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1 downto 0),
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0) => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1 downto 0),
      \grant_r_reg[0]\ => ddr_phy_top0_n_75,
      idle => idle,
      if_empty_r(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_empty_r\(0),
      init_calib_complete => init_calib_complete,
      init_calib_complete_r_reg => \^init_calib_complete_r_reg\,
      init_complete_r_timing => init_complete_r_timing,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      maint_prescaler_r1 => \rank_mach0/rank_common0/maint_prescaler_r1\,
      mc_address(20 downto 8) => mc_address(25 downto 13),
      mc_address(7 downto 0) => mc_address(10 downto 3),
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_refclk => mem_refclk,
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\ => ddr_phy_top0_n_26,
      \one_rank.stg1_wr_done_reg\ => \one_rank.stg1_wr_done_reg\,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      rd_active_r_reg => ddr_phy_top0_n_62,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \^not_strict_mode.app_rd_data_end_reg\,
      rd_buf_we => rd_buf_we,
      rd_data_en => rd_data_en,
      rdlvl_stg1_start_r_reg => rdlvl_stg1_start_r_reg,
      \read_fifo.tail_r_reg[0]\ => ddr_phy_top0_n_77,
      \read_fifo.tail_r_reg[1]\(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      \read_fifo.tail_r_reg[1]_0\ => ddr_phy_top0_n_76,
      ref_dll_lock => ref_dll_lock,
      refresh_bank_r => \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \rstdiv0_sync_r1_reg_rep__11_1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__5\(2 downto 0) => \rstdiv0_sync_r1_reg_rep__5\(2 downto 0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__9\(0) => \rstdiv0_sync_r1_reg_rep__9\(0),
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      sys_rst_0 => sys_rst_0,
      tail_r(1 downto 0) => tail_r(1 downto 0),
      tempmon_sample_en => tempmon_sample_en,
      \write_buffer.wr_buf_out_data_reg[35]\(35 downto 0) => \write_buffer.wr_buf_out_data_reg[35]\(35 downto 0)
    );
mc0: entity work.ddr2_mig_7series_v2_3_mc
     port map (
      ADDRA(1) => ddr_phy_top0_n_67,
      ADDRA(0) => \col_mach0/tail_ns\(0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      accept_internal_r_reg => p_7_in,
      \app_addr_r1_reg[9]\(6 downto 0) => \app_addr_r1_reg[9]\(6 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_addr_r2_reg[22]_0\(0) => \app_addr_r2_reg[22]_0\(0),
      \app_addr_r2_reg[22]_1\(0) => \app_addr_r2_reg[22]_1\(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\(0) => \app_cmd_r2_reg[1]\(0),
      app_en_r2 => app_en_r2,
      app_rd_data_end_ns => app_rd_data_end_ns,
      app_rdy => app_rdy,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bank(1 downto 0) => bank(1 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(0) => \cmd_pipe_plus.mc_address_reg[25]\(0),
      \cmd_pipe_plus.mc_address_reg[25]_1\(0) => \cmd_pipe_plus.mc_address_reg[25]_0\(0),
      \cmd_pipe_plus.mc_address_reg[25]_2\(0) => \cmd_pipe_plus.mc_address_reg[25]_1\(0),
      \cmd_pipe_plus.mc_address_reg[25]_3\(0) => \cmd_pipe_plus.mc_address_reg[25]_2\(0),
      \cmd_pipe_plus.mc_wrdata_en_reg_0\ => wr_data_offset,
      d_in(2) => mc0_n_31,
      d_in(1) => mc0_n_32,
      d_in(0) => mc0_n_33,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => ddr_phy_top0_n_77,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0\ => ddr_phy_top0_n_76,
      \entry_cnt_reg[4]\(2 downto 0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg__0\(4 downto 2),
      idle => idle,
      if_empty_r(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_empty_r\(0),
      init_calib_complete_reg_rep => ddr_phy_top0_n_63,
      init_calib_complete_reg_rep_0 => ddr_phy_top0_n_75,
      \init_calib_complete_reg_rep__4\ => \^init_calib_complete_r_reg\,
      init_complete_r1_timing_reg => ddr_phy_top0_n_26,
      maint_prescaler_r1 => \rank_mach0/rank_common0/maint_prescaler_r1\,
      mc_address(20 downto 8) => mc_address(25 downto 13),
      mc_address(7 downto 0) => mc_address(10 downto 3),
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      \my_empty_reg[0]\ => ddr_phy_top0_n_62,
      \my_empty_reg[0]_0\(0) => \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      \not_strict_mode.app_rd_data_end_reg\ => \^not_strict_mode.app_rd_data_end_reg\,
      \not_strict_mode.app_rd_data_end_reg_0\(6) => \not_strict_mode.app_rd_data_end_reg_0\(5),
      \not_strict_mode.app_rd_data_end_reg_0\(5) => mc0_n_25,
      \not_strict_mode.app_rd_data_end_reg_0\(4 downto 0) => \not_strict_mode.app_rd_data_end_reg_0\(4 downto 0),
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0),
      \periodic_read_request.periodic_rd_r_lcl_reg\ => periodic_rd_r,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_ctl_full_r_reg(5) => mc0_n_73,
      phy_mc_ctl_full_r_reg(4) => mc0_n_74,
      phy_mc_ctl_full_r_reg(3) => mc0_n_75,
      phy_mc_ctl_full_r_reg(2) => mc0_n_76,
      phy_mc_ctl_full_r_reg(1) => mc0_n_77,
      phy_mc_ctl_full_r_reg(0) => mc0_n_78,
      ram_init_done_r => ram_init_done_r,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\ => ddr_phy_top0_n_116,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ => ddr_phy_top0_n_115,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\ => ddr_phy_top0_n_114,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\ => ddr_phy_top0_n_113,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\ => ddr_phy_top0_n_112,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ => ddr_phy_top0_n_111,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => \rd_buf_indx.rd_buf_indx_r_reg[1]\,
      rd_buf_indx_r(0) => rd_buf_indx_r(0),
      rd_data_en => rd_data_en,
      \rd_ptr_timing_reg[0]\(1 downto 0) => mc_we_n(1 downto 0),
      \rd_ptr_timing_reg[0]_0\(3 downto 0) => mc_bank(3 downto 0),
      \rd_ptr_timing_reg[0]_1\(1 downto 0) => mc_cke(1 downto 0),
      \read_fifo.tail_r_reg[3]\(1 downto 0) => tail_r(1 downto 0),
      refresh_bank_r => \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\,
      req_periodic_rd_r_lcl_reg => periodic_rd_ack_r,
      req_periodic_rd_r_lcl_reg_0 => periodic_rd_insert,
      req_periodic_rd_r_lcl_reg_1 => periodic_rd_cntr_r,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      sys_rst => sys_rst,
      tempmon_sample_en => tempmon_sample_en,
      was_wr0 => was_wr0,
      \write_buffer.wr_buf_out_data_reg[5]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[5]\(3 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_mig_7series_v2_3_memc_ui_top_axi is
  port (
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r_timing : out STD_LOGIC;
    prbs_rdlvl_done_pulse : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    \complex_num_reads_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    sys_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    rstdiv0_sync_r1 : in STD_LOGIC;
    sys_rst_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_ref_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_mig_7series_v2_3_memc_ui_top_axi : entity is "mig_7series_v2_3_memc_ui_top_axi";
end ddr2_mig_7series_v2_3_memc_ui_top_axi;

architecture STRUCTURE of ddr2_mig_7series_v2_3_memc_ui_top_axi is
  signal app_cmd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal app_rd_data_ns : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal app_rd_data_valid : STD_LOGIC;
  signal app_rdy : STD_LOGIC;
  signal app_wdf_data_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal app_wdf_rdy : STD_LOGIC;
  signal \axi_mc_r_channel_0/rd_data_fifo_0/next_cnt_read10_out\ : STD_LOGIC;
  signal \axi_mc_r_channel_0/rhandshake\ : STD_LOGIC;
  signal \axi_mc_w_channel_0/next_wdf_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bank : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal init_calib_complete_r : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/p_7_in\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/was_wr0\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_112_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/p_151_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/p_34_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/p_73_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/periodic_rd_insert\ : STD_LOGIC;
  signal \mc0/periodic_rd_ack_r\ : STD_LOGIC;
  signal \mc0/periodic_rd_r\ : STD_LOGIC;
  signal mc_app_addr : STD_LOGIC_VECTOR ( 24 downto 3 );
  signal mem_intfc0_n_33 : STD_LOGIC;
  signal mem_intfc0_n_34 : STD_LOGIC;
  signal mem_intfc0_n_35 : STD_LOGIC;
  signal mem_intfc0_n_36 : STD_LOGIC;
  signal mem_intfc0_n_37 : STD_LOGIC;
  signal mem_intfc0_n_38 : STD_LOGIC;
  signal mem_intfc0_n_39 : STD_LOGIC;
  signal mem_intfc0_n_40 : STD_LOGIC;
  signal mem_intfc0_n_41 : STD_LOGIC;
  signal mem_intfc0_n_42 : STD_LOGIC;
  signal mem_intfc0_n_43 : STD_LOGIC;
  signal mem_intfc0_n_44 : STD_LOGIC;
  signal mem_intfc0_n_45 : STD_LOGIC;
  signal mem_intfc0_n_46 : STD_LOGIC;
  signal mem_intfc0_n_47 : STD_LOGIC;
  signal mem_intfc0_n_48 : STD_LOGIC;
  signal mem_intfc0_n_49 : STD_LOGIC;
  signal mem_intfc0_n_50 : STD_LOGIC;
  signal mem_intfc0_n_51 : STD_LOGIC;
  signal mem_intfc0_n_52 : STD_LOGIC;
  signal mem_intfc0_n_53 : STD_LOGIC;
  signal mem_intfc0_n_54 : STD_LOGIC;
  signal mem_intfc0_n_55 : STD_LOGIC;
  signal mem_intfc0_n_56 : STD_LOGIC;
  signal mem_intfc0_n_57 : STD_LOGIC;
  signal mem_intfc0_n_58 : STD_LOGIC;
  signal mem_intfc0_n_59 : STD_LOGIC;
  signal mem_intfc0_n_60 : STD_LOGIC;
  signal mem_intfc0_n_61 : STD_LOGIC;
  signal mem_intfc0_n_62 : STD_LOGIC;
  signal mem_intfc0_n_63 : STD_LOGIC;
  signal mem_intfc0_n_64 : STD_LOGIC;
  signal mem_intfc0_n_65 : STD_LOGIC;
  signal mem_intfc0_n_70 : STD_LOGIC;
  signal mem_intfc0_n_71 : STD_LOGIC;
  signal next_wdf_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_init_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_init_done_r : STD_LOGIC;
  signal rd_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_data_end : STD_LOGIC;
  signal rd_data_offset : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal row : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal u_axi_mc_n_6 : STD_LOGIC;
  signal u_axi_mc_n_7 : STD_LOGIC;
  signal u_axi_mc_n_8 : STD_LOGIC;
  signal u_axi_mc_n_9 : STD_LOGIC;
  signal u_ui_top_n_0 : STD_LOGIC;
  signal u_ui_top_n_45 : STD_LOGIC;
  signal u_ui_top_n_46 : STD_LOGIC;
  signal u_ui_top_n_47 : STD_LOGIC;
  signal u_ui_top_n_48 : STD_LOGIC;
  signal u_ui_top_n_49 : STD_LOGIC;
  signal u_ui_top_n_50 : STD_LOGIC;
  signal u_ui_top_n_52 : STD_LOGIC;
  signal \ui_cmd0/app_addr_r10\ : STD_LOGIC;
  signal \ui_cmd0/app_cmd_r2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_en_r1\ : STD_LOGIC;
  signal \ui_cmd0/app_en_r2\ : STD_LOGIC;
  signal \ui_rd_data0/app_rd_data_end_ns\ : STD_LOGIC;
  signal \ui_rd_data0/p_0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_10_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_11_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_12_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_13_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_14_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_16_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_17_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_18_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_4_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_5_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_6_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_7_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_8_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/p_9_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ui_rd_data0/rd_buf_indx_r\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ui_rd_data0/rd_buf_we\ : STD_LOGIC;
  signal \ui_wr_data0/app_wdf_mask_r1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ui_wr_data0/app_wdf_wren_r1\ : STD_LOGIC;
  signal \ui_wr_data0/new_rd_data\ : STD_LOGIC;
  signal \ui_wr_data0/wr_buf_in_data\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_offset : STD_LOGIC;
begin
init_calib_complete_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => mem_intfc0_n_65,
      Q => init_calib_complete_r,
      R => '0'
    );
mem_intfc0: entity work.ddr2_mig_7series_v2_3_mem_intfc
     port map (
      A_rst_primitives_reg => A_rst_primitives_reg,
      D(31 downto 0) => app_rd_data_ns(31 downto 0),
      DIA(1) => mem_intfc0_n_35,
      DIA(0) => mem_intfc0_n_36,
      DIB(1) => mem_intfc0_n_33,
      DIB(0) => mem_intfc0_n_34,
      DIC(1) => mem_intfc0_n_39,
      DIC(0) => mem_intfc0_n_40,
      DOA(1 downto 0) => \ui_rd_data0/p_11_out\(1 downto 0),
      DOB(1 downto 0) => \ui_rd_data0/p_13_out\(1 downto 0),
      DOC(1 downto 0) => \ui_rd_data0/p_3_out\(1 downto 0),
      E(0) => \ui_wr_data0/new_rd_data\,
      Q(2) => ram_init_addr(3),
      Q(1 downto 0) => ram_init_addr(1 downto 0),
      S(0) => u_ui_top_n_49,
      SR(0) => SR(0),
      SS(0) => SS(0),
      \app_addr_r1_reg[9]\(6 downto 0) => col(9 downto 3),
      \app_addr_r2_reg[22]\(0) => u_ui_top_n_48,
      \app_addr_r2_reg[22]_0\(0) => u_ui_top_n_50,
      \app_addr_r2_reg[22]_1\(0) => u_ui_top_n_47,
      \app_cmd_r2_reg[0]\ => u_ui_top_n_45,
      \app_cmd_r2_reg[1]\(0) => \ui_cmd0/app_cmd_r2\(1),
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_rd_data_end_ns => \ui_rd_data0/app_rd_data_end_ns\,
      app_rdy => app_rdy,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bank(1 downto 0) => bank(1 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(0) => \mc0/bank_mach0/p_151_out\(12),
      \cmd_pipe_plus.mc_address_reg[25]_0\(0) => \mc0/bank_mach0/p_112_out\(12),
      \cmd_pipe_plus.mc_address_reg[25]_1\(0) => \mc0/bank_mach0/p_73_out\(12),
      \cmd_pipe_plus.mc_address_reg[25]_2\(0) => \mc0/bank_mach0/p_34_out\(12),
      \complex_num_reads_reg[0]\ => \complex_num_reads_reg[0]\,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(1 downto 0) => ddr2_ba(1 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_dq(7 downto 0) => ddr2_dq(7 downto 0),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_dqs_p(0) => ddr2_dqs_p(0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_r_reg[11]\(11 downto 0) => D(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\,
      freq_refclk => freq_refclk,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(1) => mem_intfc0_n_61,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\(0) => mem_intfc0_n_62,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(1) => mem_intfc0_n_53,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\(0) => mem_intfc0_n_54,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(1) => mem_intfc0_n_45,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\(0) => mem_intfc0_n_46,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(1) => mem_intfc0_n_37,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\(0) => mem_intfc0_n_38,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(1) => mem_intfc0_n_63,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\(0) => mem_intfc0_n_64,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(1) => mem_intfc0_n_55,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\(0) => mem_intfc0_n_56,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(1) => mem_intfc0_n_47,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\(0) => mem_intfc0_n_48,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1) => mem_intfc0_n_57,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(0) => mem_intfc0_n_58,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(1) => mem_intfc0_n_49,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\(0) => mem_intfc0_n_50,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(1) => mem_intfc0_n_41,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\(0) => mem_intfc0_n_42,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(1) => mem_intfc0_n_59,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\(0) => mem_intfc0_n_60,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(1) => mem_intfc0_n_51,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\(0) => mem_intfc0_n_52,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(1) => mem_intfc0_n_43,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\(0) => mem_intfc0_n_44,
      init_calib_complete => init_calib_complete,
      init_calib_complete_r_reg => mem_intfc0_n_65,
      init_complete_r_timing => init_complete_r_timing,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      mem_refclk => mem_refclk,
      \not_strict_mode.app_rd_data_end_reg\ => mem_intfc0_n_71,
      \not_strict_mode.app_rd_data_end_reg_0\(5) => rd_data_end,
      \not_strict_mode.app_rd_data_end_reg_0\(4 downto 1) => rd_data_addr(3 downto 0),
      \not_strict_mode.app_rd_data_end_reg_0\(0) => rd_data_offset,
      \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3]\(3 downto 0) => data_buf_addr(3 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]\(1 downto 0) => \ui_rd_data0/p_16_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0\(1 downto 0) => \ui_rd_data0/p_4_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1\(1 downto 0) => \ui_rd_data0/p_6_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10\(1 downto 0) => \ui_rd_data0/p_10_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11\(1 downto 0) => \ui_rd_data0/p_12_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2\(1 downto 0) => \ui_rd_data0/p_14_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3\(1 downto 0) => \ui_rd_data0/p_17_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4\(1 downto 0) => \ui_rd_data0/p_5_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5\(1 downto 0) => \ui_rd_data0/p_7_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6\(1 downto 0) => \ui_rd_data0/p_9_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7\(1 downto 0) => \ui_rd_data0/p_18_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8\(1 downto 0) => \ui_rd_data0/p_0_out\(1 downto 0),
      \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9\(1 downto 0) => \ui_rd_data0/p_8_out\(1 downto 0),
      \not_strict_mode.status_ram.rd_buf_we_r1_reg\(0) => u_ui_top_n_0,
      \one_rank.stg1_wr_done_reg\ => prbs_rdlvl_done_pulse,
      p_7_in => \mc0/bank_mach0/bank_common0/p_7_in\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_insert => \mc0/bank_mach0/periodic_rd_insert\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      pll_locked => pll_locked,
      ram_init_done_r => ram_init_done_r,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => u_ui_top_n_46,
      rd_buf_indx_r(0) => \ui_rd_data0/rd_buf_indx_r\(4),
      rd_buf_we => \ui_rd_data0/rd_buf_we\,
      rdlvl_stg1_start_r_reg => rdlvl_stg1_start_r_reg,
      ref_dll_lock => ref_dll_lock,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \rstdiv0_sync_r1_reg_rep__11_1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\ => \rstdiv0_sync_r1_reg_rep__3\,
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__5\(2 downto 0) => \rstdiv0_sync_r1_reg_rep__5\(2 downto 0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__9\(0) => \rstdiv0_sync_r1_reg_rep__9\(0),
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      sys_rst_0 => sys_rst_0,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      wr_data_offset => wr_data_offset,
      \write_buffer.wr_buf_out_data_reg[35]\(35 downto 32) => wr_data_mask(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[35]\(31 downto 0) => wr_data(31 downto 0),
      \write_buffer.wr_buf_out_data_reg[5]\(3 downto 0) => wr_data_addr(3 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => mem_intfc0_n_70
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__14\,
      Q => reset_reg_n_0,
      R => '0'
    );
u_axi_mc: entity work.ddr2_mig_7series_v2_3_axi_mc
     port map (
      D(21 downto 0) => mc_app_addr(24 downto 3),
      DI(0) => \axi_mc_r_channel_0/rd_data_fifo_0/next_cnt_read10_out\,
      E(0) => \ui_cmd0/app_addr_r10\,
      Q(31 downto 0) => app_rd_data(31 downto 0),
      app_cmd(0) => app_cmd(0),
      app_en_r1 => \ui_cmd0/app_en_r1\,
      app_en_r1_reg => u_axi_mc_n_8,
      app_rd_data_valid => app_rd_data_valid,
      app_rdy => app_rdy,
      app_wdf_data_r1(31 downto 0) => app_wdf_data_r1(31 downto 0),
      app_wdf_mask_r1(3 downto 0) => \ui_wr_data0/app_wdf_mask_r1\(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren_r1 => \ui_wr_data0/app_wdf_wren_r1\,
      app_wdf_wren_r1_reg => u_axi_mc_n_6,
      app_wdf_wren_r1_reg_0 => u_axi_mc_n_7,
      aresetn => aresetn,
      init_calib_complete_r => init_calib_complete_r,
      \not_strict_mode.app_rd_data_valid_reg\(0) => u_ui_top_n_52,
      \out\(32 downto 0) => \out\(32 downto 0),
      rhandshake => \axi_mc_r_channel_0/rhandshake\,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => E(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sys_rst => sys_rst,
      \wdf_data_reg[31]\(31 downto 0) => next_wdf_data(31 downto 0),
      \wdf_mask_reg[3]\(3 downto 0) => \axi_mc_w_channel_0/next_wdf_mask\(3 downto 0),
      wr_buf_in_data(35 downto 0) => \ui_wr_data0/wr_buf_in_data\(35 downto 0),
      wready_reg => u_axi_mc_n_9
    );
u_ui_top: entity work.ddr2_mig_7series_v2_3_ui_top
     port map (
      ADDRA(4 downto 1) => wr_data_addr(3 downto 0),
      ADDRA(0) => wr_data_offset,
      D(21 downto 0) => mc_app_addr(24 downto 3),
      DI(0) => \axi_mc_r_channel_0/rd_data_fifo_0/next_cnt_read10_out\,
      DIA(1) => mem_intfc0_n_35,
      DIA(0) => mem_intfc0_n_36,
      DIB(1) => mem_intfc0_n_33,
      DIB(0) => mem_intfc0_n_34,
      DIC(1) => mem_intfc0_n_39,
      DIC(0) => mem_intfc0_n_40,
      DOA(1 downto 0) => \ui_rd_data0/p_11_out\(1 downto 0),
      DOB(1 downto 0) => \ui_rd_data0/p_13_out\(1 downto 0),
      DOC(1 downto 0) => \ui_rd_data0/p_3_out\(1 downto 0),
      E(0) => \ui_wr_data0/new_rd_data\,
      Q(2) => ram_init_addr(3),
      Q(1 downto 0) => ram_init_addr(1 downto 0),
      S(0) => u_ui_top_n_49,
      app_cmd(0) => app_cmd(0),
      \app_cmd_r2_reg[1]\(0) => \ui_cmd0/app_cmd_r2\(1),
      app_en_r1 => \ui_cmd0/app_en_r1\,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_rd_data_end_ns => \ui_rd_data0/app_rd_data_end_ns\,
      app_rd_data_valid => app_rd_data_valid,
      app_rdy => app_rdy,
      app_rdy_r_reg => u_axi_mc_n_8,
      app_rdy_r_reg_0 => u_axi_mc_n_7,
      app_rdy_r_reg_1(0) => \ui_cmd0/app_addr_r10\,
      app_wdf_data_r1(31 downto 0) => app_wdf_data_r1(31 downto 0),
      app_wdf_mask_r1(3 downto 0) => \ui_wr_data0/app_wdf_mask_r1\(3 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren_r1 => \ui_wr_data0/app_wdf_wren_r1\,
      app_wdf_wren_r1_reg => u_axi_mc_n_6,
      \axaddr_reg[2]\ => u_axi_mc_n_9,
      bank(1 downto 0) => bank(1 downto 0),
      \cnt_read_reg[0]\(0) => u_ui_top_n_52,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(1) => mem_intfc0_n_43,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\(0) => mem_intfc0_n_44,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(1) => mem_intfc0_n_59,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\(0) => mem_intfc0_n_60,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(1) => mem_intfc0_n_41,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\(0) => mem_intfc0_n_42,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(1) => mem_intfc0_n_57,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\(0) => mem_intfc0_n_58,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(1) => mem_intfc0_n_49,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\(0) => mem_intfc0_n_50,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(1) => mem_intfc0_n_51,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\(0) => mem_intfc0_n_52,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\(31 downto 0) => app_rd_data_ns(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(1) => mem_intfc0_n_47,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\(0) => mem_intfc0_n_48,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(1) => mem_intfc0_n_63,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\(0) => mem_intfc0_n_64,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(1) => mem_intfc0_n_55,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\(0) => mem_intfc0_n_56,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(1) => mem_intfc0_n_45,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\(0) => mem_intfc0_n_46,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(1) => mem_intfc0_n_61,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\(0) => mem_intfc0_n_62,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(1) => mem_intfc0_n_37,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\(0) => mem_intfc0_n_38,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(1) => mem_intfc0_n_53,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\(0) => mem_intfc0_n_54,
      \my_empty_reg[6]\(35 downto 32) => wr_data_mask(3 downto 0),
      \my_empty_reg[6]\(31 downto 0) => wr_data(31 downto 0),
      \not_strict_mode.app_rd_data_end_reg\(0) => u_ui_top_n_0,
      \not_strict_mode.app_rd_data_end_reg_0\ => u_ui_top_n_46,
      \not_strict_mode.app_rd_data_reg[11]\(1 downto 0) => \ui_rd_data0/p_14_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[13]\(1 downto 0) => \ui_rd_data0/p_9_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[15]\(1 downto 0) => \ui_rd_data0/p_10_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[19]\(1 downto 0) => \ui_rd_data0/p_6_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[1]\(1 downto 0) => \ui_rd_data0/p_16_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[21]\(1 downto 0) => \ui_rd_data0/p_7_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[23]\(1 downto 0) => \ui_rd_data0/p_8_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[27]\(1 downto 0) => \ui_rd_data0/p_4_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[29]\(1 downto 0) => \ui_rd_data0/p_5_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[31]\(1 downto 0) => \ui_rd_data0/p_0_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[3]\(1 downto 0) => \ui_rd_data0/p_17_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[5]\(1 downto 0) => \ui_rd_data0/p_18_out\(1 downto 0),
      \not_strict_mode.app_rd_data_reg[7]\(1 downto 0) => \ui_rd_data0/p_12_out\(1 downto 0),
      \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]\(0) => \ui_rd_data0/rd_buf_indx_r\(4),
      \offset_pipe_1.offset_r2_reg[0]\ => mem_intfc0_n_70,
      p_7_in => \mc0/bank_mach0/bank_common0/p_7_in\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_insert => \mc0/bank_mach0/periodic_rd_insert\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      ram_init_done_r => ram_init_done_r,
      \rd_buf_indx.rd_buf_indx_r_reg[1]\ => mem_intfc0_n_71,
      rd_buf_we => \ui_rd_data0/rd_buf_we\,
      \read_fifo.fifo_out_data_r_reg[6]\(5) => rd_data_end,
      \read_fifo.fifo_out_data_r_reg[6]\(4 downto 1) => rd_data_addr(3 downto 0),
      \read_fifo.fifo_out_data_r_reg[6]\(0) => rd_data_offset,
      \req_col_r_reg[9]\(6 downto 0) => col(9 downto 3),
      \req_data_buf_addr_r_reg[3]\(3 downto 0) => data_buf_addr(3 downto 0),
      \req_row_r_lcl_reg[12]\(0) => \mc0/bank_mach0/p_34_out\(12),
      \req_row_r_lcl_reg[12]_0\(0) => \mc0/bank_mach0/p_112_out\(12),
      \req_row_r_lcl_reg[12]_1\(0) => \mc0/bank_mach0/p_151_out\(12),
      \req_row_r_lcl_reg[12]_2\(0) => \mc0/bank_mach0/p_73_out\(12),
      req_wr_r_lcl_reg => u_ui_top_n_45,
      reset_reg => reset_reg_n_0,
      rhandshake => \axi_mc_r_channel_0/rhandshake\,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r_reg(0) => u_ui_top_n_47,
      row_hit_r_reg_0(0) => u_ui_top_n_48,
      row_hit_r_reg_1(0) => u_ui_top_n_50,
      \s_axi_rdata[31]\(31 downto 0) => app_rd_data(31 downto 0),
      sys_rst => sys_rst,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      \wdf_mask_reg[3]\(3 downto 0) => \axi_mc_w_channel_0/next_wdf_mask\(3 downto 0),
      wr_buf_in_data(35 downto 0) => \ui_wr_data0/wr_buf_in_data\(35 downto 0),
      wready_reg(31 downto 0) => next_wdf_data(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2_ddr2_mig is
  port (
    ui_clk : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    iserdes_clk : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r_timing : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    init_complete_r_timing_reg : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    clk_ref_i : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_ref_req : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk_i : in STD_LOGIC;
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr2_ddr2_mig : entity is "ddr2_mig";
end ddr2_ddr2_mig;

architecture STRUCTURE of ddr2_ddr2_mig is
  signal freq_refclk : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal mem_refclk : STD_LOGIC;
  signal mmcm_clk : STD_LOGIC;
  signal \^mmcm_locked\ : STD_LOGIC;
  signal pll_locked : STD_LOGIC;
  signal ref_dll_lock : STD_LOGIC;
  signal rstdiv0_sync_r1 : STD_LOGIC;
  signal sync_pulse : STD_LOGIC;
  signal sys_rst_act_hi : STD_LOGIC;
  signal u_ddr2_infrastructure_n_10 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_11 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_12 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_13 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_14 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_15 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_16 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_17 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_18 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_19 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_20 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_21 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_22 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_23 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_24 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_25 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_26 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_28 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_7 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_8 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_9 : STD_LOGIC;
  signal u_iodelay_ctrl_n_0 : STD_LOGIC;
  signal u_memc_ui_top_axi_n_27 : STD_LOGIC;
  signal u_memc_ui_top_axi_n_34 : STD_LOGIC;
  signal \^ui_clk\ : STD_LOGIC;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of u_memc_ui_top_axi : label is "ddr2_7Series,mig_7series_v2_3,{LANGUAGE=Verilog, SYNTHESIS_TOOL=Vivado, LEVEL=CONTROLLER, AXI_ENABLE=1, NO_OF_CONTROLLERS=1, INTERFACE_TYPE=DDR2, AXI_ENABLE=1, CLK_PERIOD=5000, PHY_RATIO=2, CLKIN_PERIOD=20000, VCCAUX_IO=1.8V, MEMORY_TYPE=COMP, MEMORY_PART=mt47h32m16en8, DQ_WIDTH=8, ECC=OFF, DATA_MASK=1, ORDERING=NORM, BURST_MODE=8, BURST_TYPE=SEQ, OUTPUT_DRV=LOW, USE_CS_PORT=0, USE_ODT_PORT=1, RTT_NOM=75, MEMORY_ADDRESS_MAP=BANK_ROW_COLUMN, REFCLK_FREQ=200, DEBUG_PORT=OFF, INTERNAL_VREF=1, SYSCLK_TYPE=NO_BUFFER, REFCLK_TYPE=NO_BUFFER}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_memc_ui_top_axi : label is "mig_7series_v2_3_ddr2_7Series, 2013.4";
begin
  mmcm_locked <= \^mmcm_locked\;
  ui_clk <= \^ui_clk\;
\temp_mon_enabled.u_tempmon\: entity work.ddr2_mig_7series_v2_3_tempmon
     port map (
      CLK => \^ui_clk\,
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      clk_ref_i => clk_ref_i,
      rstdiv0_sync_r1 => rstdiv0_sync_r1
    );
u_ddr2_clk_ibuf: entity work.ddr2_mig_7series_v2_3_clk_ibuf
     port map (
      mmcm_clk => mmcm_clk,
      sys_clk_i => sys_clk_i
    );
u_ddr2_infrastructure: entity work.ddr2_mig_7series_v2_3_infrastructure
     port map (
      AS(0) => sys_rst_act_hi,
      \FSM_sequential_fine_adj_state_r_reg[3]\(2) => u_ddr2_infrastructure_n_13,
      \FSM_sequential_fine_adj_state_r_reg[3]\(1) => u_ddr2_infrastructure_n_14,
      \FSM_sequential_fine_adj_state_r_reg[3]\(0) => u_ddr2_infrastructure_n_15,
      SR(0) => u_ddr2_infrastructure_n_8,
      SS(0) => u_ddr2_infrastructure_n_26,
      \cnt_shift_r_reg[1]\ => u_ddr2_infrastructure_n_18,
      \complex_num_reads_reg[3]\ => u_ddr2_infrastructure_n_24,
      \complex_row1_rd_cnt_reg[2]\ => u_ddr2_infrastructure_n_28,
      \complex_wait_cnt_reg[3]\ => u_memc_ui_top_axi_n_34,
      freq_refclk => freq_refclk,
      idelay_ld_reg(0) => u_ddr2_infrastructure_n_12,
      \idelay_tap_cnt_slice_r_reg[4]\ => u_ddr2_infrastructure_n_10,
      \last_master_r_reg[2]\ => u_ddr2_infrastructure_n_20,
      mem_refclk => mem_refclk,
      mmcm_clk => mmcm_clk,
      mmcm_locked => \^mmcm_locked\,
      \my_empty_reg[8]\ => u_ddr2_infrastructure_n_9,
      \neutral_max_limit_reg[11]\(0) => u_ddr2_infrastructure_n_17,
      \one_inc_min_limit_reg[0]\(0) => u_ddr2_infrastructure_n_16,
      \periodic_rd_generation.periodic_rd_cntr1_r_reg\ => u_ddr2_infrastructure_n_7,
      phy_mc_ctl_full_r_reg => u_ddr2_infrastructure_n_23,
      pll_locked => pll_locked,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      pre_wait_r_reg => u_ddr2_infrastructure_n_21,
      rdlvl_stg1_start_reg => u_memc_ui_top_axi_n_27,
      reset_reg => u_ddr2_infrastructure_n_22,
      \rst_ref_sync_r_reg[0][14]\ => u_iodelay_ctrl_n_0,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      \samp_edge_cnt0_r_reg[0]\ => u_ddr2_infrastructure_n_25,
      sync_pulse => sync_pulse,
      \tap_inc_wait_cnt_reg[0]\ => u_ddr2_infrastructure_n_19,
      ui_clk => \^ui_clk\,
      ui_clk_sync_rst => ui_clk_sync_rst,
      wrlvl_byte_redo_reg => u_ddr2_infrastructure_n_11
    );
u_iodelay_ctrl: entity work.ddr2_mig_7series_v2_3_iodelay_ctrl
     port map (
      AS(0) => sys_rst_act_hi,
      clk_ref_i => clk_ref_i,
      ref_dll_lock => ref_dll_lock,
      rst_sync_r1_reg => u_iodelay_ctrl_n_0,
      sys_rst => sys_rst,
      sys_rst_0 => \^mmcm_locked\
    );
u_memc_ui_top_axi: entity work.ddr2_mig_7series_v2_3_memc_ui_top_axi
     port map (
      A_rst_primitives_reg => A_rst_primitives_reg,
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      E(0) => s_axi_arready,
      SR(0) => u_ddr2_infrastructure_n_8,
      SS(0) => u_ddr2_infrastructure_n_26,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      aresetn => aresetn,
      \complex_num_reads_reg[0]\ => u_memc_ui_top_axi_n_34,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(1 downto 0) => ddr2_ba(1 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_dq(7 downto 0) => ddr2_dq(7 downto 0),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_dqs_p(0) => ddr2_dqs_p(0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\ => iserdes_clk,
      freq_refclk => freq_refclk,
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => init_complete_r_timing,
      init_complete_r_timing_reg => init_complete_r_timing_reg,
      mem_refclk => mem_refclk,
      \out\(32 downto 0) => \out\(32 downto 0),
      pll_locked => pll_locked,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      rdlvl_stg1_start_r_reg => u_memc_ui_top_axi_n_27,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1 => rstdiv0_sync_r1,
      rstdiv0_sync_r1_reg_rep => u_ddr2_infrastructure_n_7,
      \rstdiv0_sync_r1_reg_rep__1\ => u_ddr2_infrastructure_n_9,
      \rstdiv0_sync_r1_reg_rep__10\ => u_ddr2_infrastructure_n_18,
      \rstdiv0_sync_r1_reg_rep__10_0\ => u_ddr2_infrastructure_n_25,
      \rstdiv0_sync_r1_reg_rep__11\ => u_ddr2_infrastructure_n_19,
      \rstdiv0_sync_r1_reg_rep__11_0\ => u_ddr2_infrastructure_n_24,
      \rstdiv0_sync_r1_reg_rep__11_1\ => u_ddr2_infrastructure_n_28,
      \rstdiv0_sync_r1_reg_rep__12\ => u_ddr2_infrastructure_n_20,
      \rstdiv0_sync_r1_reg_rep__13\ => u_ddr2_infrastructure_n_21,
      \rstdiv0_sync_r1_reg_rep__14\ => u_ddr2_infrastructure_n_22,
      \rstdiv0_sync_r1_reg_rep__2\ => u_ddr2_infrastructure_n_10,
      \rstdiv0_sync_r1_reg_rep__3\ => u_ddr2_infrastructure_n_11,
      \rstdiv0_sync_r1_reg_rep__4\(0) => u_ddr2_infrastructure_n_12,
      \rstdiv0_sync_r1_reg_rep__5\(2) => u_ddr2_infrastructure_n_13,
      \rstdiv0_sync_r1_reg_rep__5\(1) => u_ddr2_infrastructure_n_14,
      \rstdiv0_sync_r1_reg_rep__5\(0) => u_ddr2_infrastructure_n_15,
      \rstdiv0_sync_r1_reg_rep__6\(0) => u_ddr2_infrastructure_n_16,
      \rstdiv0_sync_r1_reg_rep__9\(0) => u_ddr2_infrastructure_n_17,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(0) => s_axi_arburst(0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      sync_pulse => sync_pulse,
      sys_rst => \^ui_clk\,
      sys_rst_0 => u_ddr2_infrastructure_n_23
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr2 is
  port (
    ddr2_dq : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_ras_n : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk_i : in STD_LOGIC;
    clk_ref_i : in STD_LOGIC;
    ui_clk : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    aresetn : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ddr2 : entity is true;
end ddr2;

architecture STRUCTURE of ddr2 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\ : signal is "true";
  signal \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\ : STD_LOGIC;
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \^s_axi_rresp\(1);
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
u_ddr2_mig: entity work.ddr2_ddr2_mig
     port map (
      A_rst_primitives_reg => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      aresetn => aresetn,
      clk_ref_i => clk_ref_i,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(1 downto 0) => ddr2_ba(1 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_dm(0) => ddr2_dm(0),
      ddr2_dq(7 downto 0) => ddr2_dq(7 downto 0),
      ddr2_dqs_n(0) => ddr2_dqs_n(0),
      ddr2_dqs_p(0) => ddr2_dqs_p(0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1) => ddr2_ck_n(0),
      ddr_ck_out(0) => ddr2_ck_p(0),
      init_calib_complete => init_calib_complete,
      init_complete_r_timing => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\,
      init_complete_r_timing_reg => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing\,
      iserdes_clk => \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      mmcm_locked => mmcm_locked,
      \out\(32) => \^s_axi_rresp\(1),
      \out\(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(0) => s_axi_arburst(1),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(0) => s_axi_awburst(1),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sys_clk_i => sys_clk_i,
      sys_rst => sys_rst,
      ui_clk => ui_clk,
      ui_clk_sync_rst => ui_clk_sync_rst
    );
end STRUCTURE;
