Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jul 10 22:31:32 2017
| Host         : GWDRJUW2FOFGBND running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file bt_uart_control_sets_placed.rpt
| Design       : bt_uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           14 |
| No           | No                    | Yes                    |             131 |           34 |
| No           | Yes                   | No                     |              73 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              50 |           11 |
| Yes          | Yes                   | No                     |             107 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                    Enable Signal                                                    |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | rst_i                                                                                                                   |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | clk_gen_i0/rst_meta_reg                                                                                                 |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | rst_i                                                                                                                   |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                                                | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_cnt                                                                                                | resp_gen_i0/char_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cur_cmd                                                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                2 |              7 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     |                                                                                                                         |                6 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/send_char_val_reg                                                                         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                3 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     |                                                                                                                         |                8 |             15 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data16[15]_i_1_n_0                                                                                  | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                3 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                                                                   |                4 |             18 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0] | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_sav[27]_i_1_n_0                                                                                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                6 |             28 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                6 |             30 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data32[31]_i_1_n_0                                                                                  | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |                5 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                            |               14 |             36 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                            |               13 |             39 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                9 |             40 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                9 |             40 |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     5 |
| 3      |                     2 |
| 4      |                     3 |
| 7      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


