/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [17:0] _04_;
  reg [17:0] _05_;
  wire [30:0] _06_;
  reg [9:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [3:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = ~((_01_ | celloutsig_0_1z) & celloutsig_0_34z[14]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_4z[5]) & (celloutsig_0_2z | in_data[84]));
  assign celloutsig_0_6z = ~((celloutsig_0_0z | in_data[53]) & (celloutsig_0_5z | celloutsig_0_4z[1]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] | in_data[167]) & (celloutsig_1_0z[0] | celloutsig_1_0z[0]));
  assign celloutsig_0_25z = ~((celloutsig_0_12z | celloutsig_0_23z) & (celloutsig_0_8z[1] | celloutsig_0_10z));
  assign celloutsig_1_6z = celloutsig_1_3z[3] | ~(in_data[168]);
  assign celloutsig_0_12z = celloutsig_0_9z[9] | ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_11z = in_data[92] | celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_6z | _02_;
  assign celloutsig_0_18z = celloutsig_0_5z | celloutsig_0_3z;
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_17z[3] | celloutsig_0_18z;
  assign celloutsig_0_4z = { in_data[24:13], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } + in_data[21:6];
  assign celloutsig_0_14z = celloutsig_0_9z[11:0] + { _03_[11:7], _02_, _03_[5:4], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 18'h00000;
    else _05_ <= { celloutsig_0_34z[13:0], celloutsig_0_1z, _04_[2:1], _01_ };
  reg [30:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 31'h00000000;
    else _24_ <= { _05_[15:5], celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_0z, _04_[2:1], _01_ };
  assign { _06_[30:15], _00_, _06_[13:0] } = _24_;
  reg [7:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _25_ <= 8'h00;
    else _25_ <= { in_data[88:82], celloutsig_0_5z };
  assign { _03_[11:7], _02_, _03_[5:4] } = _25_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 10'h000;
    else _07_ <= celloutsig_1_2z[11:2];
  reg [2:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_26z };
  assign { _04_[2:1], _01_ } = _27_;
  assign celloutsig_1_0z = in_data[157:155] / { 1'h1, in_data[181:180] };
  assign celloutsig_1_11z = celloutsig_1_7z[10:0] / { 1'h1, celloutsig_1_3z[5:0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_14z[9:3], celloutsig_1_8z } / { 1'h1, celloutsig_1_2z[15:10], celloutsig_1_6z };
  assign celloutsig_0_9z = { _03_[11:7], _02_, _03_[5:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[14:6], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_64z = { _06_[18:15], _00_, _06_[13] } || { celloutsig_0_30z, celloutsig_0_44z };
  assign celloutsig_0_10z = _03_[11:9] || { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[169:157], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * in_data[121:104];
  assign celloutsig_1_14z = { in_data[105:97], celloutsig_1_9z } * { celloutsig_1_11z[10:5], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[9], celloutsig_1_0z } * celloutsig_1_2z[9:6];
  assign celloutsig_1_19z = celloutsig_1_2z[3:1] * { celloutsig_1_15z[4], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_34z = celloutsig_0_26z ? { celloutsig_0_14z[11:2], _03_[11:7], _02_, _03_[5:4], celloutsig_0_15z } : { celloutsig_0_32z[6:1], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_32z };
  assign celloutsig_0_44z = - celloutsig_0_19z[4:2];
  assign celloutsig_1_7z = - { _07_[9:1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_22z = - celloutsig_0_17z;
  assign celloutsig_0_17z = ~ celloutsig_0_14z[9:0];
  assign celloutsig_0_30z = ~ { _04_[2:1], _01_ };
  assign celloutsig_0_32z = ~ { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_0_0z = & in_data[40:35];
  assign celloutsig_1_4z = & celloutsig_1_2z[15:0];
  assign celloutsig_1_8z = & { celloutsig_1_2z, in_data[189:185] };
  assign celloutsig_0_31z = & { celloutsig_0_26z, celloutsig_0_19z[8:6] };
  assign celloutsig_0_1z = | in_data[24:20];
  assign celloutsig_0_73z = | { celloutsig_0_64z, celloutsig_0_19z[10:0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_15z = | { in_data[73:63], celloutsig_0_0z };
  assign celloutsig_0_2z = | { in_data[12:7], celloutsig_0_0z };
  assign celloutsig_0_23z = | { celloutsig_0_22z, celloutsig_0_19z[5:3], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_9z[11:0], celloutsig_0_15z, celloutsig_0_11z } >> { celloutsig_0_4z[15:4], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_33z = celloutsig_0_8z >> { celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_26z };
  assign celloutsig_1_3z = celloutsig_1_2z[16:8] >> { celloutsig_1_2z[13:6], celloutsig_1_1z };
  assign celloutsig_0_8z = { _03_[9:8], celloutsig_0_2z, celloutsig_0_5z } >> { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign { _03_[6], _03_[3:0] } = { _02_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign { _04_[17:3], _04_[0] } = { celloutsig_0_34z[13:0], celloutsig_0_1z, _01_ };
  assign _06_[14] = _00_;
  assign { out_data[131:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
