
Efinity Interface Designer Report
Version: 2022.M.288
Date: 2023-03-07 02:31

Copyright (C) 2017 - 2022 Efinix Inc. All rights reserved.

Device: Ti60F225
Project: soc

Package: 225-ball FBGA (final)
Timing Model: C4 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. Oscillator Usage Summary
   10. Clock Mux Usage Summary
   11. Configuration Control Usage Summary
   12. Configuration SEU Detection Usage Summary
   13. JTAG Usage Summary
   14. LVDS Rx Usage Summary
   15. LVDS Tx Usage Summary
   16. Bidirectional LVDS Usage Summary
   17. MIPI RX Lane Usage Summary
   18. MIPI TX Lane Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
clkmux: 4 / 4 (100.0%)
control: 0 / 1 (0.0%)
gpio: 2 / 23 (8.7%)
hsio: 5.5 / 70 (7.86%)
	gpio: 11
hsio_bg: 0 / 8 (0.0%)
hvio_poc: 0 / 4 (0.0%)
jtag: 1 / 4 (25.0%)
osc: 0 / 1 (0.0%)
pll: 2 / 4 (50.0%)
seu: 0 / 1 (0.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: soc.interface.csv
Peripheral Block Configuration: soc.lpf
Pinout Report: soc.pinout.rpt
Pinout CSV: soc.pinout.csv
Timing Report: soc.pt_timing.rpt
Timing SDC Template: soc.pt.sdc
Verilog Template: soc_template.v
Option Register File: soc_or.ini
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+-------------+
| I/O Bank | I/O Voltage |
+----------+-------------+
|    1A    |    1.8 V    |
|    1B    |    1.8 V    |
|    2A    |    1.8 V    |
|    2B    |    1.8 V    |
|    3A    |    1.2 V    |
|    3B    |    1.2 V    |
|    4A    |    1.2 V    |
|    4B    |    1.2 V    |
|    BL    |    3.3 V    |
|    BR    |    3.3 V    |
|    TL    |    3.3 V    |
|    TR    |    3.3 V    |
+----------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+--------------+-----------------+------+
|   Pin Name   |     Resource    | Type |
+--------------+-----------------+------+
|     clk0     | PLL_TL0.CLKOUT0 | GCLK |
| io_memoryClk | PLL_TR0.CLKOUT0 | GCLK |
| io_systemClk | PLL_TR0.CLKOUT1 | GCLK |
+--------------+-----------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      B0      |      0/14      |
|      B1      |      0/14      |
|      L0      |      1/4       |
|      L1      |      1/4       |
|      L2      |      0/4       |
|      L3      |      0/4       |
|      L4      |      0/4       |
|      L5      |      0/4       |
|      L6      |      0/4       |
|      L7      |      1/4       |
|      R0      |      0/4       |
|      R1      |      0/4       |
|      R2      |      0/4       |
|      R3      |      0/4       |
|      R4      |      0/4       |
|      R5      |      0/4       |
|      R6      |      0/4       |
|      R7      |      0/4       |
|      T0      |      0/14      |
|      T1      |      2/14      |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

+----------------------------+----------+
|       Instance Name        | Function |
+----------------------------+----------+
|       io_asyncResetn       |  CDI20   |
|    system_gpio_0_io[0]     |  CDI21   |
|   system_spi_0_io_data_0   |   CDI0   |
|   system_spi_0_io_data_1   |   CDI1   |
| system_spi_0_io_sclk_write |   CCK    |
|     system_spi_0_io_ss     |  SSL_N   |
+----------------------------+----------+

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pulldown

+----------------------------+------------+--------+-----------------+--------------+----------+--------------+--------------------+-------------+
|       Instance Name        |  Resource  |  Mode  |     Register    | Clock Region | I/O Bank | I/O Standard |      Pad Name      | Package Pin |
+----------------------------+------------+--------+-----------------+--------------+----------+--------------+--------------------+-------------+
|       io_asyncResetn       | GPIOR_P_06 | input  |                 |              |    3B    | 1.2 V LVCMOS |  GPIOR_P_06_CDI20  |     K13     |
|     memoryCheckerPass      | GPIOR_P_09 | output |                 |              |    3B    | 1.2 V LVCMOS | GPIOR_P_09_CLK10_P |     J15     |
|         my_pll_pin         | GPIOL_P_18 | input  |                 |              |    1B    | 1.8 V LVCMOS | GPIOL_P_18_PLLIN0  |      B2     |
|    system_gpio_0_io[0]     | GPIOR_N_06 | inout  |                 |              |    3B    | 1.2 V LVCMOS |  GPIOR_N_06_CDI21  |     J13     |
|    system_gpio_0_io[1]     | GPIOR_N_07 | inout  |                 |              |    3B    | 1.2 V LVCMOS |     GPIOR_N_07     |     J14     |
|    system_gpio_0_io[2]     | GPIOR_N_09 | inout  |                 |              |    3B    | 1.2 V LVCMOS | GPIOR_N_09_CLK10_N |     H15     |
|    system_gpio_0_io[3]     | GPIOR_N_08 | inout  |                 |              |    3B    | 1.2 V LVCMOS | GPIOR_N_08_CLK11_N |     H11     |
|   system_spi_0_io_data_0   | GPIOL_P_03 | inout  | I(R),O(R),OE(R) |      L1      |    1A    | 1.8 V LVCMOS |  GPIOL_P_03_CDI0   |      M1     |
|   system_spi_0_io_data_1   | GPIOL_N_03 | inout  | I(R),O(R),OE(R) |      L1      |    1A    | 1.8 V LVCMOS |  GPIOL_N_03_CDI1   |      L1     |
| system_spi_0_io_sclk_write | GPIOL_N_01 | output |       O(R)      |      L0      |    1A    | 1.8 V LVCMOS |   GPIOL_N_01_CCK   |      N1     |
|     system_spi_0_io_ss     | GPIOL_P_01 | output |       O(R)      |      L0      |    1A    | 1.8 V LVCMOS |  GPIOL_P_01_SSL_N  |      P1     |
|    system_uart_0_io_rxd    |  GPIOL_01  | input  |                 |              |    BL    | 3.3 V LVCMOS |      GPIOL_01      |      R3     |
|    system_uart_0_io_txd    |  GPIOL_02  | output |                 |              |    BL    | 3.3 V LVCMOS |      GPIOL_02      |      R4     |
+----------------------------+------------+--------+-----------------+--------------+----------+--------------+--------------------+-------------+

*NOTE
R: Register Path


Input GPIO Configuration:
=========================

+----------------------+----------------------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+
|    Instance Name     |      Input Pin       | Alternate Input Pin | Input Clock Pin | DDIO | Deserialization | Pull Up/Down | Dynamic Pull Up Pin | Schmitt Trigger | Bus Hold | Delay Mode | Delay |
+----------------------+----------------------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+
|    io_asyncResetn    |    io_asyncResetn    |                     |                 |      |     Disable     | weak pullup  |                     |     Disable     | Disable  |  Disable   |   0   |
|      my_pll_pin      |                      |      my_pll_pin     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| system_uart_0_io_rxd | system_uart_0_io_rxd |                     |                 |      |     Disable     | weak pullup  |                     |     Disable     | Disable  |  Disable   |   0   |
+----------------------+----------------------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+

Output GPIO Configuration:
==========================

+----------------------------+----------------------------+------------------+------+---------------+----------------+-----------+-------+
|       Instance Name        |         Output Pin         | Output Clock Pin | DDIO | Serialization | Drive Strength | Slew Rate | Delay |
+----------------------------+----------------------------+------------------+------+---------------+----------------+-----------+-------+
|     memoryCheckerPass      |     memoryCheckerPass      |                  |      |    Disable    |       4        |  Disable  |   0   |
| system_spi_0_io_sclk_write | system_spi_0_io_sclk_write |   io_systemClk   |      |    Disable    |       4        |  Disable  |   0   |
|     system_spi_0_io_ss     |     system_spi_0_io_ss     |   io_systemClk   |      |    Disable    |       4        |  Disable  |   0   |
|    system_uart_0_io_txd    |    system_uart_0_io_txd    |                  |      |    Disable    |       4        |  Disable  |   0   |
+----------------------------+----------------------------+------------------+------+---------------+----------------+-----------+-------+

Inout GPIO Configuration:
=========================

+------------------------+-----------------------------+---------------------+-----------------+------------+-----------------+--------------+---------------------+-----------------+----------+------------------+-------------+------------------------------+------------------------------------+------------------+-------------+---------------+----------------+-----------+--------------+
|     Instance Name      |          Input Pin          | Alternate Input Pin | Input Clock Pin | Input DDIO | Deserialization | Pull Up/Down | Dynamic Pull Up Pin | Schmitt Trigger | Bus Hold | Input Delay Mode | Input Delay |          Output Pin          |               OE Pin               | Output Clock Pin | Output DDIO | Serialization | Drive Strength | Slew Rate | Output Delay |
+------------------------+-----------------------------+---------------------+-----------------+------------+-----------------+--------------+---------------------+-----------------+----------+------------------+-------------+------------------------------+------------------------------------+------------------+-------------+---------------+----------------+-----------+--------------+
|  system_gpio_0_io[0]   |   system_gpio_0_io_read[0]  |                     |                 |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      |  system_gpio_0_io_write[0]   |  system_gpio_0_io_writeEnable[0]   |                  |             |    Disable    |       4        |  Disable  |      0       |
|  system_gpio_0_io[1]   |   system_gpio_0_io_read[1]  |                     |                 |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      |  system_gpio_0_io_write[1]   |  system_gpio_0_io_writeEnable[1]   |                  |             |    Disable    |       4        |  Disable  |      0       |
|  system_gpio_0_io[2]   |   system_gpio_0_io_read[2]  |                     |                 |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      |  system_gpio_0_io_write[2]   |  system_gpio_0_io_writeEnable[2]   |                  |             |    Disable    |       4        |  Disable  |      0       |
|  system_gpio_0_io[3]   |   system_gpio_0_io_read[3]  |                     |                 |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      |  system_gpio_0_io_write[3]   |  system_gpio_0_io_writeEnable[3]   |                  |             |    Disable    |       4        |  Disable  |      0       |
| system_spi_0_io_data_0 | system_spi_0_io_data_0_read |                     |   io_systemClk  |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      | system_spi_0_io_data_0_write | system_spi_0_io_data_0_writeEnable |   io_systemClk   |             |    Disable    |       4        |  Disable  |      0       |
| system_spi_0_io_data_1 | system_spi_0_io_data_1_read |                     |   io_systemClk  |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      | system_spi_0_io_data_1_write | system_spi_0_io_data_1_writeEnable |   io_systemClk   |             |    Disable    |       4        |  Disable  |      0       |
+------------------------+-----------------------------+---------------------+-----------------+------------+-----------------+--------------+---------------------+-----------------+----------+------------------+-------------+------------------------------+------------------------------------+------------------+-------------+---------------+----------------+-----------+--------------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

+---------------+----------+--------------+--------------+-----------------+---------------+----------------+--------------+--------------+---------+---------+---------+
| Instance Name | Resource | Clock Region | Clock Source | Reference Clock | Feedback Mode | Feedback Clock |   Clkout0    |   Clkout1    | Clkout2 | Clkout3 | Clkout4 |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+--------------+--------------+---------+---------+---------+
|    my_base    | PLL_TL0  |    L7,T0     |   external   |    my_pll_pin   |      core     |      clk0      |     clk0     |              |         |         |         |
|     my_sys    | PLL_TR0  |    R7,T1     |     core     |       clk0      |      core     |  io_memoryClk  | io_memoryClk | io_systemClk |         |         |         |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+--------------+--------------+---------+---------+---------+

***** PLL 0 *****

Instance Name                 : my_base
Resource                      : PLL_TL0
Invert Output Clocks          : false
Reset Pin Name                : baseClk_pll_rstn
Clock Source                  : external
Reference Clock Resource      : GPIOL_P_18
Reference Clock               : my_pll_pin
Feedback Mode                 : core
Feedback Clock                : clk0

Reference Clock Frequency     : 25.0000 MHz
Reference Clock Period        : 40.0000 ns
Multiplier (M)                : 1
Pre-Divider (N)               : 1
VCO Frequency                 : 3200.0000 MHz
Post-Divider (O)              : 2
PLL Frequency                 : 1600.0000 MHz

Output Clock 0
Clock Pin Name                : clk0
Output Divider                : 64
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Output Frequency              : 25.0000 MHz
Output Period                 : 40.0000 ns

Frequency calculations:
	VCO = REFCLK * ((M * FBK) /N)
	    = 25.0000 MHz * ((1*128) /1)
	    = 3200.0000 MHz
	PLL = VCO / O
	    = 3200.0000 MHz / 2
	    = 1600.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 1600.0000 MHz / 64
	        = 25.0000 MHz

SDC Constraints:
	create_clock -period 40.00 clk0

***** PLL 1 *****

Instance Name                 : my_sys
Resource                      : PLL_TR0
Invert Output Clocks          : false
Reset Pin Name                : systemClk_rstn
Locked Pin Name               : systemClk_locked
Clock Source                  : core
Reference Clock               : clk0
Feedback Mode                 : core
Feedback Clock                : io_memoryClk

Reference Clock Frequency     : 25.0000 MHz
Reference Clock Period        : 40.0000 ns
Multiplier (M)                : 4
Pre-Divider (N)               : 1
VCO Frequency                 : 2200.0000 MHz
Post-Divider (O)              : 1
PLL Frequency                 : 2200.0000 MHz

Output Clock 0
Clock Pin Name                : io_memoryClk
Output Divider                : 22
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Output Frequency              : 100.0000 MHz
Output Period                 : 10.0000 ns

Output Clock 1
Clock Pin Name                : io_systemClk
Output Divider                : 22
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Output Frequency              : 100.0000 MHz
Output Period                 : 10.0000 ns

Frequency calculations:
	VCO = REFCLK * ((M * FBK) /N)
	    = 25.0000 MHz * ((4*22) /1)
	    = 2200.0000 MHz
	PLL = VCO / O
	    = 2200.0000 MHz / 1
	    = 2200.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 2200.0000 MHz / 22
	        = 100.0000 MHz
	CLKOUT1 = PLL / CLKOUT1_DIV
	        = 2200.0000 MHz / 22
	        = 100.0000 MHz

SDC Constraints:
	create_clock -period 10.00 io_memoryClk
	create_clock -period 10.00 io_systemClk

---------- PLL Usage Summary (end) ----------

---------- 9. Oscillator Usage Summary (begin) ----------

No Oscillator was configured

---------- Oscillator Usage Summary (end) ----------

---------- 10. Clock Mux Usage Summary (begin) ----------

+----------+-----------------+
| Resource | Output Assigned |
+----------+-----------------+
| CLKMUX_B |        0        |
| CLKMUX_L |        1        |
| CLKMUX_R |        2        |
| CLKMUX_T |        0        |
+----------+-----------------+

***** CLOCKMUX 0 *****

Resource: CLKMUX_B

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 1 *****

Resource: CLKMUX_L

Clock mux assignment:

+-------+---------+--------------+-----------------+--------+
| Input | Mux Pin | Top Mux: Sel | Bottom Mux: Sel | Output |
+-------+---------+--------------+-----------------+--------+
|  clk0 | PLL1[0] |              |     BOT_4: 2    | OUT[4] |
+-------+---------+--------------+-----------------+--------+

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 2 *****

Resource: CLKMUX_R

Clock mux assignment:

+--------------+---------+--------------+-----------------+--------+
|    Input     | Mux Pin | Top Mux: Sel | Bottom Mux: Sel | Output |
+--------------+---------+--------------+-----------------+--------+
| io_systemClk | PLL1[1] |              |     BOT_1: 2    | OUT[1] |
| io_memoryClk | PLL1[0] |              |     BOT_4: 2    | OUT[4] |
+--------------+---------+--------------+-----------------+--------+

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 3 *****

Resource: CLKMUX_T

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

---------- Clock Mux Usage Summary (end) ----------

---------- 11. Configuration Control Usage Summary (begin) ----------

No Configuration Control was configured

---------- Configuration Control Usage Summary (end) ----------

---------- 12. Configuration SEU Detection Usage Summary (begin) ----------

No Configuration SEU Detection was configured

---------- Configuration SEU Detection Usage Summary (end) ----------

---------- 13. JTAG Usage Summary (begin) ----------

Instance Name                                     : jtag_inst1

Resource                                          : JTAG_USER1

Capture Pin Name                                  : jtag_inst1_CAPTURE
Gated Test Clock Pin Name                         : 
Reset Pin Name                                    : 
Run Test Pin Name                                 : 
User Instruction Active Pin Name                  : jtag_inst1_SEL
Shift Pin Name                                    : jtag_inst1_SHIFT
Test Clock Pin Name                               : jtag_inst1_TCK
Test Data Pin Name                                : jtag_inst1_TDI
Test Data Pin Name                                : jtag_inst1_TDO
Test Mode Select Pin Name                         : 
Update Pin Name                                   : 

---------- JTAG Usage Summary (end) ----------

---------- 14. LVDS Rx Usage Summary (begin) ----------

No LVDS Rx was configured

---------- LVDS Rx Usage Summary (end) ----------

---------- 15. LVDS Tx Usage Summary (begin) ----------

No LVDS Tx was configured

---------- LVDS Tx Usage Summary (end) ----------

---------- 16. Bidirectional LVDS Usage Summary (begin) ----------

No Bidirectional LVDS was configured

---------- Bidirectional LVDS Usage Summary (end) ----------

---------- 17. MIPI RX Lane Usage Summary (begin) ----------

No MIPI RX Lane was configured

---------- MIPI RX Lane Usage Summary (end) ----------

---------- 18. MIPI TX Lane Usage Summary (begin) ----------

No MIPI TX Lane was configured

---------- MIPI TX Lane Usage Summary (end) ----------
