<!DOCTYPE html>
<html data-color-mode="light" data-dark-theme="dark" data-light-theme="light" lang="zh-CN">
<head>
    <meta content="text/html; charset=utf-8" http-equiv="content-type" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <link href='https://mirrors.sustech.edu.cn/cdnjs/ajax/libs/Primer/21.0.7/primer.css' rel='stylesheet' />
    
    <link rel="icon" href="https://avatars.githubusercontent.com/u/116006682?v=4"><script>
        let theme = localStorage.getItem("meek_theme") || "light";
        document.documentElement.setAttribute("data-color-mode", theme);
    </script>
<meta name="description" content="### 1.Verilog 与电路的关系

Verilog 是一种硬件描述语言（HDL，Hardware Description Language），它的出现旨在解决传统软件语言在硬件设计中的局限性。">
<meta property="og:title" content="Verilog语法">
<meta property="og:description" content="### 1.Verilog 与电路的关系

Verilog 是一种硬件描述语言（HDL，Hardware Description Language），它的出现旨在解决传统软件语言在硬件设计中的局限性。">
<meta property="og:type" content="article">
<meta property="og:url" content="https://emo-ocean.github.io/post/Verilog-yu-fa.html">
<meta property="og:image" content="https://avatars.githubusercontent.com/u/116006682?v=4">
<title>Verilog语法</title>
<link href="//unpkg.com/@wooorm/starry-night@2.1.1/style/both.css" rel="stylesheet" />


</head>
<style>
body{box-sizing: border-box;min-width: 200px;max-width: 900px;margin: 20px auto;padding: 45px;font-size: 16px;font-family: sans-serif;line-height: 1.25;}
#header{display:flex;padding-bottom:8px;border-bottom: 1px solid var(--borderColor-muted, var(--color-border-muted));margin-bottom: 16px;}
#footer {margin-top:64px; text-align: center;font-size: small;}

</style>

<style>
.postTitle{margin: auto 0;font-size:40px;font-weight:bold;}
.title-right{display:flex;margin:auto 0 0 auto;}
.title-right .circle{padding: 14px 16px;margin-right:8px;}
#postBody{border-bottom: 1px solid var(--color-border-default);padding-bottom:36px;}
#postBody hr{height:2px;}
#cmButton{height:48px;margin-top:48px;}
#comments{margin-top:64px;}
.g-emoji{font-size:24px;}
@media (max-width: 600px) {
    body {padding: 8px;}
    .postTitle{font-size:24px;}
}
.copy-feedback {
    display: none;
    position: absolute;
    top: 10px;
    right: 50px;
    color: var(--color-fg-on-emphasis);
    background-color: var(--color-fg-muted);
    border-radius: 3px;
    padding: 5px 8px;
    font-size: 12px;
}
</style>




<body>
    <div id="header">
<h1 class="postTitle">Verilog语法</h1>
<div class="title-right">
    <a href="https://emo-ocean.github.io" id="buttonHome" class="btn btn-invisible circle" title="首页">
        <svg class="octicon" width="16" height="16">
            <path id="pathHome" fill-rule="evenodd"></path>
        </svg>
    </a>
    
    <a href="https://github.com/emo-ocean/emo-ocean.github.io/issues/7" target="_blank" class="btn btn-invisible circle" title="Issue">
        <svg class="octicon" width="16" height="16">
            <path id="pathIssue" fill-rule="evenodd"></path>
        </svg>
    </a>
    

    <a class="btn btn-invisible circle" onclick="modeSwitch();" title="切换主题">
        <svg class="octicon" width="16" height="16" >
            <path id="themeSwitch" fill-rule="evenodd"></path>
        </svg>
    </a>

</div>
</div>
    <div id="content">
<div class="markdown-body" id="postBody"><h3>1.Verilog 与电路的关系</h3>
<p>Verilog 是一种硬件描述语言（HDL，Hardware Description Language），它的出现旨在解决传统软件语言在硬件设计中的局限性。与 C、Java 等面向程序执行流程的软件语言不同，Verilog 并不是用来写“程序逻辑”的，而是用来描述硬件电路的结构与行为。换句话说，Verilog 代码本质上是对实际电路的抽象描述，而非计算机的指令序列。</p>
<p>在软件语言中，程序是顺序执行的：计算机从第一行语句开始，逐行执行，直到最后一行结束。这种顺序逻辑适合处理算法和数据处理任务，但在硬件设计中并不适用，因为实际的电子电路是并行工作的。电路中的所有元件，例如与门、或门、触发器等，都会在同一时间响应输入信号的变化。</p>
<p>举例来说，下面是一行 Verilog 代码：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">assign</span> y <span class="pl-k">=</span> a <span class="pl-k">&amp;</span> b;    <span class="pl-c"><span class="pl-c">//</span> assign 表示连续赋值，用于描述组合逻辑</span></pre></div>
<p>在传统的软件语言中，这行代码可能被理解为“执行一次逻辑与运算，然后将结果赋给变量 y”。然而在 Verilog 中，这条语句实际上描述了一个与门电路：只要输入 a 或 b 发生变化，输出 y 就会自动随之更新，而不需要额外的指令来“触发”这一变化。换言之，assign 表达的是硬件的持续行为，而非一次性操作。</p>
<p>因此，学习 Verilog 时，最重要的一点就是建立代码与硬件的直观联系。初学者往往会把 Verilog 当成普通的程序语言来理解，这是学习 Verilog 的一个常见误区。正确的学习方法应当是：看到代码，就能够在脑海中形成对应的电路图，理解每一条语句在电路中扮演的角色，而非仅仅关注程序的执行顺序。</p>
<p>通过这种方式，Verilog 不仅可以用来描述组合逻辑电路，还可以描述时序逻辑、寄存器传输级（RTL）设计等复杂电路行为，从而成为数字电路设计和 FPGA/ASIC 开发中不可或缺的重要工具。</p>
<h3>2.模块与信号</h3>
<p>在 Verilog 中，模块（module）是设计的最小单位，类似于电路中的一个独立芯片。一个模块可以具有输入端口、输出端口以及内部逻辑结构，它封装了电路的功能，实现了设计的模块化和层次化。通过模块的组合，可以构建复杂的数字系统。</p>
<p>下面用一个简单的与门模块示例来说明模块的基本结构：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">and_gate</span>(
    <span class="pl-k">input</span> <span class="pl-k">wire</span> a,    <span class="pl-c"><span class="pl-c">//</span> 输入端口 a</span>
    <span class="pl-k">input</span> <span class="pl-k">wire</span> b,    <span class="pl-c"><span class="pl-c">//</span> 输入端口 b</span>
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y    <span class="pl-c"><span class="pl-c">//</span> 输出端口 y</span>
);
    <span class="pl-k">assign</span> y <span class="pl-k">=</span> a <span class="pl-k">&amp;</span> b; <span class="pl-c"><span class="pl-c">//</span> 使用 assign 描述组合逻辑</span>
<span class="pl-k">endmodule</span></pre></div>
<p>从代码中可以看到：<br>
模块定义：模块以 module 关键字开始，以 endmodule 结束，模块名为 and_gate。<br>
端口声明：使用 input 和 output 关键字声明模块的输入输出端口，端口类型可以是 wire 或 reg。<br>
内部逻辑实现：在声明端口之后，通过 assign 语句或 always 语句实现模块内部逻辑。例如这里的 assign y = a &amp; b; 描述了一个与门逻辑，即当输入 a 和 b 变化时，输出 y 会自动更新。</p>
<p>模块的端口不仅用于模块内部逻辑的连接，还可以与其他模块的端口相连，实现模块间信号的传递</p>
<p>在 Verilog 中，信号类型是模块设计的核心概念，最常用的类型包括 wire 和 reg：<br>
wire：表示电路中的导线，用于连接模块之间或模块内部的组合逻辑。它的值由连接到它的输出驱动源驱动，不能在 always 块中直接赋值。<br>
reg：表示寄存器或仿真变量，可以存储数值。在组合逻辑中，reg 可以在 always 块中作为变量使用，但并不一定对应物理寄存器；只有在时序逻辑中，例如在 always @(posedge clk) 块中使用时，reg 才对应触发器。</p>
<p>理解 wire 与 reg 的区别，是 Verilog 学习中非常重要的一步，它决定了信号的驱动方式和模块内部逻辑实现方式。为了避免混淆，初学者应首先掌握组合逻辑和时序逻辑中信号类型的不同用法，后续章节再深入讨论 reg 在时序电路中的作用。</p>
<h3>3.赋值方式：阻塞与非阻塞</h3>
<p>在 Verilog 中，赋值语句是描述电路行为的核心手段。根据赋值的执行方式不同，Verilog 将赋值分为**阻塞赋值（Blocking Assignment）和非阻塞赋值（Non-blocking Assignment）**两类，分别用符号 = 和 &lt;= 表示。这两种赋值方式在仿真行为和硬件映射上有本质区别。</p>
<h4>3.1阻塞赋值（=）</h4>
<p>阻塞赋值在过程块（如 always 块）中立即执行，并立即更新左值。赋值语句按书写顺序逐条执行，后续语句可以直接看到前面语句更新后的新值，因此在同一个过程块内，赋值操作是顺序执行的。</p>
<p>示例：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>初值：x=1，y=2</span>
<span class="pl-c1">x</span> <span class="pl-k">=</span> y;      <span class="pl-c"><span class="pl-c">//</span> x 立刻变 2</span>
y <span class="pl-k">=</span> <span class="pl-c1">x</span> <span class="pl-k">+</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 此时 x 已是 2，y 变 3</span>
<span class="pl-c"><span class="pl-c">//</span> 结果：x=2, y=3</span></pre></div>
<p>在上例中，第二条语句使用的是更新后的 x 值，因此 y 的结果不同于初始值。阻塞赋值适合描述组合逻辑或需要严格顺序执行的操作。</p>
<h4>3.2非阻塞赋值（&lt;=）</h4>
<p>非阻塞赋值则不同。它在赋值时先计算右值并排队等待更新，左值的实际更新会延迟到当前仿真时间点的末尾统一生效。也就是说，同一时间点内的所有非阻塞赋值“约定俗成”地同时更新左值，在右值计算阶段看到的都是旧值。</p>
<p>示例：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>初值：x=1，y=2</span>
<span class="pl-c1">x</span> <span class="pl-k">&lt;=</span> y;      <span class="pl-c"><span class="pl-c">//</span> 记录：x 下一步设为 2，但并不立即赋值</span>
y <span class="pl-k">&lt;=</span> <span class="pl-c1">x</span> <span class="pl-k">+</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 记录：y 下一步设为 1+1=2（x 仍是旧值 1）</span>
             <span class="pl-c"><span class="pl-c">//</span> 本时间点最后统一生效</span>
<span class="pl-c"><span class="pl-c">//</span> 结果：x=2, y=2</span></pre></div>
<p>在非阻塞赋值中，x 和 y 在本时间点计算右值时仍保持初始值，因此赋值结果与阻塞赋值不同。非阻塞赋值通常用于时序逻辑（如触发器），以保证在同一个时钟沿下所有寄存器的同步更新。</p>
<h3>4. 常见语法结构</h3>
<p>在 Verilog 中，除了基本的模块和赋值语句之外，还提供了多种常用语法结构，用于实现条件判断、选择分支、循环操作以及参数化设计。掌握这些语法结构，是高效编写数字电路模块的基础。</p>
<h4>4.1 条件语句（if-else）</h4>
<p>条件语句用于根据输入信号的状态选择不同的操作，通常用于组合逻辑或控制逻辑的实现。其基本形式如下：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">if</span> (sel)
    y <span class="pl-k">=</span> a;
<span class="pl-k">else</span>
    y <span class="pl-k">=</span> b;</pre></div>
<p>当 sel 为真（逻辑 1）时，输出 y 被赋值为 a；<br>
当 sel 为假（逻辑 0）时，输出 y 被赋值为 b。<br>
if-else 语句可嵌套使用，用于处理更复杂的条件判断。</p>
<h4>4.2 case 语句</h4>
<p>case 语句用于多路选择的情况，类似于其他编程语言中的 switch-case。它根据输入的不同取值选择不同的操作，通常用于实现多功能选择器或算术逻辑单元（ALU）功能。示例：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">case</span>(op)
    <span class="pl-c1">2'b00</span>: y <span class="pl-k">=</span> a <span class="pl-k">+</span> b;
    <span class="pl-c1">2'b01</span>: y <span class="pl-k">=</span> a <span class="pl-k">-</span> b;
    <span class="pl-c1">2'b10</span>: y <span class="pl-k">=</span> a <span class="pl-k">&amp;</span> b;
    <span class="pl-k">default</span>: y <span class="pl-k">=</span> <span class="pl-c1">0</span>;
<span class="pl-k">endcase</span></pre></div>
<p>当 op 为 2'b00 时，输出 y 等于 a + b；</p>
<p>当 op 为 2'b01 时，输出 y 等于 a - b；</p>
<p>当 op 为 2'b10 时，输出 y 等于 a &amp; b；</p>
<p>default 分支用于处理未覆盖的情况，保证输出有确定值。</p>
<p>使用 case 语句可以使代码更清晰、逻辑结构更易读。</p>
<h4>4.3 循环语句（for）</h4>
<p>Verilog 允许在过程块中使用循环语句来重复执行某些操作，尤其适合处理数组、寄存器组或生成器逻辑。示例：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">integer</span> i;
<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    sum <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">for</span> (i<span class="pl-k">=</span><span class="pl-c1">0</span>; i<span class="pl-k">&lt;</span><span class="pl-c1">4</span>; i<span class="pl-k">=</span>i<span class="pl-k">+</span><span class="pl-c1">1</span>)
        sum <span class="pl-k">=</span> sum <span class="pl-k">+</span> data[i];
<span class="pl-k">end</span></pre></div>
<p>for 循环用于将数组 data[0] 到 data[3] 的元素累加到 sum 中；</p>
<p>integer i; 声明循环变量 i；</p>
<p>循环语句通常与 always 块结合使用，实现组合逻辑或初始化操作。</p>
<h4>4.4 参数化（parameter）</h4>
<p>参数化是 Verilog 提供的一种灵活机制，可以让模块在不同设计场景下使用不同配置，而无需修改模块内部代码。示例：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">parameter</span> WIDTH <span class="pl-k">=</span> <span class="pl-c1">8</span>;    <span class="pl-c"><span class="pl-c">//</span>这样模块的位宽就可以灵活调整</span>
<span class="pl-k">reg</span> [WIDTH<span class="pl-k">-</span><span class="pl-c1">1</span>:<span class="pl-c1">0</span>] counter;</pre></div>
<p>parameter WIDTH = 8; 定义了一个参数 WIDTH，表示模块中信号的位宽；</p>
<p>使用参数化后，只需修改参数值，就可以调整模块内部寄存器或总线的位宽，实现模块的可重用性和可扩展性；</p>
<p>参数化广泛应用于计数器、FIFO、寄存器文件和总线接口设计中。</p>
<h3>5.层次化设计及：模块实例化</h3>
<p>在实际的数字系统设计中，一个完整的系统通常由多个子模块组成。为了提高设计的可读性、可维护性和复用性，Verilog 提供了层次化设计的方法。通过模块实例化，可以像“搭积木”一样，将已定义好的模块组合成更复杂的电路，从而实现从简单功能单元到复杂系统的逐层构建。</p>
<p>下面通过一个具体示例来说明模块实例化的使用。假设我们已经定义了一个基本的与门模块 and_gate，现在希望利用两个这样的与门构建一个三输入与门 and3。在代码中，我们首先定义了输入端口 a、b、c 和输出端口 y，并声明了一个中间信号 t，用于连接两个与门模块。接下来，我们通过实例化两个与门来实现三输入与门的功能：第一个与门实例 u1 将 a 和 b 作为输入，输出到中间信号 t；第二个与门实例 u2 将中间信号 t 和输入 c 作为输入，输出到最终端口 y。通过这种方式，三输入与门的逻辑关系 y = (a &amp; b) &amp; c = a &amp; b &amp; c 得以实现。</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">and3</span>(
    <span class="pl-k">input</span> <span class="pl-k">wire</span> a, b, c,
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y
);
    <span class="pl-k">wire</span> t;

    <span class="pl-ent">and_gate</span> <span class="pl-ent">u1</span> (.a(a), .b(b), .y(t));
    <span class="pl-ent">and_gate</span> <span class="pl-ent">u2</span> (.a(t), .b(c), .y(y));
<span class="pl-k">endmodule</span></pre></div>
<p>模块实例化的本质是将模块当作功能单元来复用，通过端口连接实现信号传递。每个模块封装了特定功能，可以在不同设计中重复使用，而无需重新编写内部逻辑。这种层次化设计不仅使代码结构清晰，还便于维护和调试：子模块可以先独立仿真，验证正确后再进行系统集成。同时，修改子模块内部实现不会影响整体系统，只要接口保持一致，系统功能依然正确。通过模块实例化，Verilog 设计过程可以实现高效的模块化和结构化，使复杂系统的开发更加直观和可管理。</p>
<h3>6.关于wire和reg的讨论</h3>
<p>在 Verilog 中，wire 和 reg 是最常见的两种数据类型，它们的使用方式与设计风格紧密相关。wire 表示一根纯粹的“连线”，不能在过程块中赋值，只能通过 assign 语句或模块端口驱动。而 reg 表示一个能够在过程块中存储数值的变量，可以在 always 或 initial 块里赋值。</p>
<p>从建模的角度看，二者并不是绝对对立的。对于同一段组合逻辑，如果我们选择 wire，往往需要写出多条 assign 语句，把不同条件下的结果组合起来；而如果使用 reg，则可以在 always @(*) 块里通过 if-else 或 case 描述逻辑流程。这种写法更接近程序的分支结构，阅读时更直观，尤其当逻辑分支较多时，可读性优于大量 assign 的拼接。</p>
<p>不过，即使使用 reg 在 always 中建模组合逻辑，实质上综合工具仍然会生成纯粹的组合电路，而不是存储单元。换句话说，reg 在这里只是语法上的一种“容器”，帮助我们以过程化的方式组织代码，而不一定对应硬件里的寄存器。为了保持接口一致性或表达设计意图，有时我们甚至会在 always 中得到一个 reg 变量，然后再通过 assign 把它传递给输出端口。</p>
<p>因此，wire 与 reg 的选择更多地影响代码风格而非硬件本质。assign 驱动的 wire 更简洁直接，适合描述简单的逻辑连接；always 驱动的 reg 更便于表达复杂的条件逻辑，能让设计思路更清晰。两者在最终综合出的电路层面往往没有区别，关键在于如何让代码更易读、更易维护。</p>
<p>接下来时四路选择器用两种方式的不同代码实现，4:1 MUX（输入 4 路，选择信号 sel，输出 y）</p>
<p>写法一：wire + assign （结构化风格）</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">mux4_assign</span> (
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] sel,     <span class="pl-c"><span class="pl-c">//</span> 选择信号</span>
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> a, b, c, d,    <span class="pl-c"><span class="pl-c">//</span> 四路输入</span>
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y              <span class="pl-c"><span class="pl-c">//</span> 输出</span>
);
    <span class="pl-k">assign</span> y <span class="pl-k">=</span> (sel <span class="pl-k">==</span> <span class="pl-c1">2'b00</span>) ? a :
               (sel <span class="pl-k">==</span> <span class="pl-c1">2'b01</span>) ? b :
               (sel <span class="pl-k">==</span> <span class="pl-c1">2'b10</span>) ? c :
                                d ;
<span class="pl-k">endmodule</span></pre></div>
<p>特点：逻辑一行写完，简洁明了。<br>
问题：如果分支很多（例如 8:1 MUX 或复杂条件），可读性会迅速下降。</p>
<p>写法二：reg + always （过程化风格）</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">mux4_always</span> (
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] sel,     <span class="pl-c"><span class="pl-c">//</span> 选择信号</span>
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> a, b, c, d,    <span class="pl-c"><span class="pl-c">//</span> 四路输入</span>
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y              <span class="pl-c"><span class="pl-c">//</span> 输出</span>
);
    <span class="pl-k">reg</span> y_reg;

    <span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
        <span class="pl-k">case</span> (sel)
            <span class="pl-c1">2'b00</span>: y_reg <span class="pl-k">=</span> a;
            <span class="pl-c1">2'b01</span>: y_reg <span class="pl-k">=</span> b;
            <span class="pl-c1">2'b10</span>: y_reg <span class="pl-k">=</span> c;
            <span class="pl-c1">2'b11</span>: y_reg <span class="pl-k">=</span> d;
            <span class="pl-k">default</span>: y_reg <span class="pl-k">=</span> <span class="pl-c1">1'b0</span>; <span class="pl-c"><span class="pl-c">//</span> 保底逻辑</span>
        <span class="pl-k">endcase</span>
    <span class="pl-k">end</span>

    <span class="pl-k">assign</span> y <span class="pl-k">=</span> y_reg; <span class="pl-c"><span class="pl-c">//</span> 输出接口仍用 wire</span>
<span class="pl-k">endmodule</span></pre></div>
<p>特点：逻辑分支清晰，容易扩展，尤其适合多条件判断或复杂组合逻辑。<br>
额外一行：用 assign 把 reg 变量传递给 output，保证输出端口仍是 wire 类型。</p>
<h3>7.实验部分</h3>
<p>完成本章的学习后，请读者完成以下实践任务：</p>
<p>任务一：跑马灯<br>
用实验环境中提供的三个文件：scroller.v（设计文件）、scroller.xdc（约束文件）和testbench.v（测试文件），构建Vivado工程，完成跑马灯设计的仿真和上板。</p>
<p>scroller.v:</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>
<span class="pl-c"><span class="pl-c">//</span> Company: </span>
<span class="pl-c"><span class="pl-c">//</span> Engineer: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Create Date: 2017/12/11 00:10:26</span>
<span class="pl-c"><span class="pl-c">//</span> Design Name: </span>
<span class="pl-c"><span class="pl-c">//</span> Module Name: scroller</span>
<span class="pl-c"><span class="pl-c">//</span> Project Name: </span>
<span class="pl-c"><span class="pl-c">//</span> Target Devices: </span>
<span class="pl-c"><span class="pl-c">//</span> Tool Versions: </span>
<span class="pl-c"><span class="pl-c">//</span> Description: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Dependencies: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Revision:</span>
<span class="pl-c"><span class="pl-c">//</span> Revision 0.01 - File Created</span>
<span class="pl-c"><span class="pl-c">//</span> Additional Comments:</span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>

<span class="pl-k">module</span> <span class="pl-en">scroller</span> #(
    <span class="pl-k">parameter</span> CNT_1S <span class="pl-k">=</span> <span class="pl-c1">27'd100_000_000</span>
)(
    <span class="pl-k">input</span>         clk,
    <span class="pl-k">input</span>         resetn,
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">15</span>:<span class="pl-c1">0</span>] led
);

<span class="pl-k">reg</span> [<span class="pl-c1">26</span>:<span class="pl-c1">0</span>] cnt;
<span class="pl-k">wire</span> cnt_eq_1s;
<span class="pl-k">assign</span> cnt_eq_1s <span class="pl-k">=</span> cnt<span class="pl-k">==</span>CNT_1S;
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk)
<span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
    <span class="pl-k">begin</span>
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">27'd0</span>;
    <span class="pl-k">end</span>
    <span class="pl-k">else</span> <span class="pl-k">if</span> (cnt_eq_1s)
    <span class="pl-k">begin</span>
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">27'd0</span>;
    <span class="pl-k">end</span>
    <span class="pl-k">else</span>
    <span class="pl-k">begin</span>
        cnt <span class="pl-k">&lt;=</span> cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
    <span class="pl-k">end</span>
<span class="pl-k">end</span>

<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk)
<span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
    <span class="pl-k">begin</span>
        led <span class="pl-k">&lt;=</span> <span class="pl-c1">16'hfffe</span>;
    <span class="pl-k">end</span>
    <span class="pl-k">else</span> <span class="pl-k">if</span> (cnt_eq_1s)
    <span class="pl-k">begin</span>
        led <span class="pl-k">&lt;=</span> {led[<span class="pl-c1">14</span>:<span class="pl-c1">0</span>],led[<span class="pl-c1">15</span>]};
    <span class="pl-k">end</span>
<span class="pl-k">end</span>
<span class="pl-k">endmodule</span></pre></div>
<p>scroller.xdc:</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate">#ʱź
set_property PACKAGE_PIN AC19 [get_ports clk]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets clk]
create_clock <span class="pl-k">-</span>period <span class="pl-c1">10</span>.<span class="pl-c1">000</span> <span class="pl-k">-</span>name clk <span class="pl-k">-</span>waveform {<span class="pl-c1">0</span>.<span class="pl-c1">000</span> <span class="pl-c1">5</span>.<span class="pl-c1">000</span>} [get_ports clk]

#reset
set_property PACKAGE_PIN Y3 [get_ports resetn]

#LED
set_property PACKAGE_PIN K23 [get_ports {led[<span class="pl-c1">0</span>]}]
set_property PACKAGE_PIN J21 [get_ports {led[<span class="pl-c1">1</span>]}]
set_property PACKAGE_PIN H23 [get_ports {led[<span class="pl-c1">2</span>]}]
set_property PACKAGE_PIN J19 [get_ports {led[<span class="pl-c1">3</span>]}]
set_property PACKAGE_PIN G9 [get_ports {led[<span class="pl-c1">4</span>]}]
set_property PACKAGE_PIN J26 [get_ports {led[<span class="pl-c1">5</span>]}]
set_property PACKAGE_PIN J23 [get_ports {led[<span class="pl-c1">6</span>]}]
set_property PACKAGE_PIN J8 [get_ports {led[<span class="pl-c1">7</span>]}]
set_property PACKAGE_PIN H8 [get_ports {led[<span class="pl-c1">8</span>]}]
set_property PACKAGE_PIN G8 [get_ports {led[<span class="pl-c1">9</span>]}]
set_property PACKAGE_PIN F7 [get_ports {led[<span class="pl-c1">10</span>]}]
set_property PACKAGE_PIN A4 [get_ports {led[<span class="pl-c1">11</span>]}]
set_property PACKAGE_PIN A5 [get_ports {led[<span class="pl-c1">12</span>]}]
set_property PACKAGE_PIN A3 [get_ports {led[<span class="pl-c1">13</span>]}]
set_property PACKAGE_PIN D5 [get_ports {led[<span class="pl-c1">14</span>]}]
set_property PACKAGE_PIN H7 [get_ports {led[<span class="pl-c1">15</span>]}]

set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports resetn]
set_property IOSTANDARD LVCMOS33 [get_ports {led[<span class="pl-k">*</span>]}]</pre></div>
<p>testbench:</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>
<span class="pl-c"><span class="pl-c">//</span> Company: </span>
<span class="pl-c"><span class="pl-c">//</span> Engineer: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Create Date: 2017/12/11 00:21:48</span>
<span class="pl-c"><span class="pl-c">//</span> Design Name: </span>
<span class="pl-c"><span class="pl-c">//</span> Module Name: testbench</span>
<span class="pl-c"><span class="pl-c">//</span> Project Name: </span>
<span class="pl-c"><span class="pl-c">//</span> Target Devices: </span>
<span class="pl-c"><span class="pl-c">//</span> Tool Versions: </span>
<span class="pl-c"><span class="pl-c">//</span> Description: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Dependencies: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Revision:</span>
<span class="pl-c"><span class="pl-c">//</span> Revision 0.01 - File Created</span>
<span class="pl-c"><span class="pl-c">//</span> Additional Comments:</span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>


<span class="pl-k">module</span> <span class="pl-en">testbench</span>(

    );
<span class="pl-k">reg</span> clk;
<span class="pl-k">reg</span> resetn;
<span class="pl-k">initial</span>
<span class="pl-k">begin</span>
    <span class="pl-c1">$dumpfile</span>(<span class="pl-s">"dump.vcd"</span>);
    <span class="pl-c1">$dumpvars</span>;
    clk <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    resetn <span class="pl-k">=</span> <span class="pl-c1">1'b0</span>;
    <span class="pl-c1">#200</span>;
    resetn <span class="pl-k">=</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>
    <span class="pl-k">always</span> <span class="pl-c1">#5</span> clk <span class="pl-k">&lt;=</span> <span class="pl-k">~</span>clk;
    
    <span class="pl-ent">scroller</span> #(
        .CNT_1S(  <span class="pl-c1">27'd100</span> )
    ) <span class="pl-ent">u_scroller</span> (
        .clk(clk),
        .resetn(resetn),
        .led()
    );
<span class="pl-k">endmodule</span></pre></div>
<p>实验二：数码管实验</p>
<p>在完成“跑马灯”实验后，读者应进一步熟悉FPGA对外设的控制方法。本实验的目标是通过Verilog实现一个简单的数码管显示系统，使开发者能够掌握数码管的显示原理和动态扫描方法。实验硬件平台同样为Artix-7 FBG676 FPGA开发板，实验中使用开发板自带的七段数码管作为输出显示器件。</p>
<p>实验设计的主要内容是让数码管循环显示数字0~9，或根据输入信号显示特定数字字符。通过Verilog编写驱动模块seg_display.v，设计者需要将输入的4位二进制数转换为七段显示的对应段码，同时利用时钟分频实现数码管动态扫描，从而在多个数码管上实现稳定显示。约束文件seg_display.xdc用于绑定数码管的段选和位选信号至实际引脚，确保设计在硬件上正确显示。测试文件testbench.v则用于验证显示逻辑的正确性，在仿真环境中输出波形观察段码变化是否与预期一致。</p>
<p>完成设计后，读者需在Vivado中进行功能仿真与时序仿真，确认段码逻辑正确无误。随后下载至开发板，观察数码管是否能够稳定循环显示数字或根据设定变化。通过该实验，读者将理解七段数码管的显示规律、动态扫描原理以及Verilog在时序控制和信号驱动方面的实现方法，为后续更复杂的外设接口实验奠定基础。</p>
<p>设计文件seg_display.v：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>
<span class="pl-c"><span class="pl-c">//</span> Company: </span>
<span class="pl-c"><span class="pl-c">//</span> Engineer: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Design Name: Seven Segment Display</span>
<span class="pl-c"><span class="pl-c">//</span> Module Name: seg_display</span>
<span class="pl-c"><span class="pl-c">//</span> Target Devices: Artix-7</span>
<span class="pl-c"><span class="pl-c">//</span> Description: 循环显示0~9的数码管动态扫描显示</span>
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>

<span class="pl-k">module</span> <span class="pl-en">seg_display</span> #(
    <span class="pl-k">parameter</span> CNT_1S <span class="pl-k">=</span> <span class="pl-c1">27'd100_000_000</span>
)(
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> clk,
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> resetn,
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">7</span>:<span class="pl-c1">0</span>] seg,       <span class="pl-c"><span class="pl-c">//</span> 段选输出（a~g,dp）</span>
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>] an         <span class="pl-c"><span class="pl-c">//</span> 位选输出（4位数码管）</span>
);

<span class="pl-k">reg</span> [<span class="pl-c1">26</span>:<span class="pl-c1">0</span>] cnt;
<span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>]  num;
<span class="pl-k">wire</span> cnt_eq_1s;

<span class="pl-k">assign</span> cnt_eq_1s <span class="pl-k">=</span> (cnt <span class="pl-k">==</span> CNT_1S <span class="pl-k">-</span> <span class="pl-c1">1</span>);

<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">else</span> <span class="pl-k">if</span> (cnt_eq_1s)
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">else</span>
        cnt <span class="pl-k">&lt;=</span> cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 数码管显示数字0~9循环变化</span>
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        num <span class="pl-k">&lt;=</span> <span class="pl-c1">4'd0</span>;
    <span class="pl-k">else</span> <span class="pl-k">if</span> (cnt_eq_1s)
        num <span class="pl-k">&lt;=</span> (num <span class="pl-k">==</span> <span class="pl-c1">4'd9</span>) ? <span class="pl-c1">4'd0</span> : num <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 位选扫描（4位循环）</span>
<span class="pl-k">reg</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] scan_sel;
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        scan_sel <span class="pl-k">&lt;=</span> <span class="pl-c1">2'd0</span>;
    <span class="pl-k">else</span>
        scan_sel <span class="pl-k">&lt;=</span> scan_sel <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    <span class="pl-k">case</span> (scan_sel)
        <span class="pl-c1">2'b00</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b1110</span>;
        <span class="pl-c1">2'b01</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b1101</span>;
        <span class="pl-c1">2'b10</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b1011</span>;
        <span class="pl-c1">2'b11</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b0111</span>;
    <span class="pl-k">endcase</span>
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 段码译码</span>
<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    <span class="pl-k">case</span> (num)
        <span class="pl-c1">4'd0</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1100_0000</span>;
        <span class="pl-c1">4'd1</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1111_1001</span>;
        <span class="pl-c1">4'd2</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1010_0100</span>;
        <span class="pl-c1">4'd3</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1011_0000</span>;
        <span class="pl-c1">4'd4</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1001_1001</span>;
        <span class="pl-c1">4'd5</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1001_0010</span>;
        <span class="pl-c1">4'd6</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1000_0010</span>;
        <span class="pl-c1">4'd7</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1111_1000</span>;
        <span class="pl-c1">4'd8</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1000_0000</span>;
        <span class="pl-c1">4'd9</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1001_0000</span>;
        <span class="pl-k">default</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1111_1111</span>;
    <span class="pl-k">endcase</span>
<span class="pl-k">end</span>

<span class="pl-k">endmodule</span></pre></div>
<p>约束文件seg_display.xdc:</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>
<span class="pl-c"><span class="pl-c">//</span> Company: </span>
<span class="pl-c"><span class="pl-c">//</span> Engineer: </span>
<span class="pl-c"><span class="pl-c">//</span> </span>
<span class="pl-c"><span class="pl-c">//</span> Design Name: Seven Segment Display</span>
<span class="pl-c"><span class="pl-c">//</span> Module Name: seg_display</span>
<span class="pl-c"><span class="pl-c">//</span> Target Devices: Artix-7</span>
<span class="pl-c"><span class="pl-c">//</span> Description: 循环显示0~9的数码管动态扫描显示</span>
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>

<span class="pl-k">module</span> <span class="pl-en">seg_display</span> #(
    <span class="pl-k">parameter</span> CNT_1S <span class="pl-k">=</span> <span class="pl-c1">27'd100_000_000</span>
)(
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> clk,
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> resetn,
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">7</span>:<span class="pl-c1">0</span>] seg,       <span class="pl-c"><span class="pl-c">//</span> 段选输出（a~g,dp）</span>
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>] an         <span class="pl-c"><span class="pl-c">//</span> 位选输出（4位数码管）</span>
);

<span class="pl-k">reg</span> [<span class="pl-c1">26</span>:<span class="pl-c1">0</span>] cnt;
<span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>]  num;
<span class="pl-k">wire</span> cnt_eq_1s;

<span class="pl-k">assign</span> cnt_eq_1s <span class="pl-k">=</span> (cnt <span class="pl-k">==</span> CNT_1S <span class="pl-k">-</span> <span class="pl-c1">1</span>);

<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">else</span> <span class="pl-k">if</span> (cnt_eq_1s)
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">else</span>
        cnt <span class="pl-k">&lt;=</span> cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 数码管显示数字0~9循环变化</span>
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        num <span class="pl-k">&lt;=</span> <span class="pl-c1">4'd0</span>;
    <span class="pl-k">else</span> <span class="pl-k">if</span> (cnt_eq_1s)
        num <span class="pl-k">&lt;=</span> (num <span class="pl-k">==</span> <span class="pl-c1">4'd9</span>) ? <span class="pl-c1">4'd0</span> : num <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 位选扫描（4位循环）</span>
<span class="pl-k">reg</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] scan_sel;
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        scan_sel <span class="pl-k">&lt;=</span> <span class="pl-c1">2'd0</span>;
    <span class="pl-k">else</span>
        scan_sel <span class="pl-k">&lt;=</span> scan_sel <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    <span class="pl-k">case</span> (scan_sel)
        <span class="pl-c1">2'b00</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b1110</span>;
        <span class="pl-c1">2'b01</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b1101</span>;
        <span class="pl-c1">2'b10</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b1011</span>;
        <span class="pl-c1">2'b11</span>: an <span class="pl-k">=</span> <span class="pl-c1">4'b0111</span>;
    <span class="pl-k">endcase</span>
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 段码译码</span>
<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    <span class="pl-k">case</span> (num)
        <span class="pl-c1">4'd0</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1100_0000</span>;
        <span class="pl-c1">4'd1</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1111_1001</span>;
        <span class="pl-c1">4'd2</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1010_0100</span>;
        <span class="pl-c1">4'd3</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1011_0000</span>;
        <span class="pl-c1">4'd4</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1001_1001</span>;
        <span class="pl-c1">4'd5</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1001_0010</span>;
        <span class="pl-c1">4'd6</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1000_0010</span>;
        <span class="pl-c1">4'd7</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1111_1000</span>;
        <span class="pl-c1">4'd8</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1000_0000</span>;
        <span class="pl-c1">4'd9</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1001_0000</span>;
        <span class="pl-k">default</span>: seg <span class="pl-k">=</span> <span class="pl-c1">8'b1111_1111</span>;
    <span class="pl-k">endcase</span>
<span class="pl-k">end</span>

<span class="pl-k">endmodule</span></pre></div>
<p>仿真文件testbench.v:</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps

<span class="pl-k">module</span> <span class="pl-en">testbench_seg</span>();
<span class="pl-k">reg</span> clk;
<span class="pl-k">reg</span> resetn;

<span class="pl-k">initial</span> <span class="pl-k">begin</span>
    clk <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">forever</span> <span class="pl-c1">#5</span> clk <span class="pl-k">=</span> <span class="pl-k">~</span>clk;   <span class="pl-c"><span class="pl-c">//</span> 100MHz</span>
<span class="pl-k">end</span>

<span class="pl-k">initial</span> <span class="pl-k">begin</span>
    resetn <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    <span class="pl-c1">#100</span>;
    resetn <span class="pl-k">=</span> <span class="pl-c1">1</span>;
<span class="pl-k">end</span>

<span class="pl-ent">seg_display</span> #(
    .CNT_1S(<span class="pl-c1">27'd100</span>)
) <span class="pl-ent">u_seg_display</span> (
    .clk(clk),
    .resetn(resetn),
    .seg(),
    .an()
);

<span class="pl-k">endmodule</span></pre></div>
<p>实验三：状态机实验</p>
<p>在掌握基本的逻辑控制与外设驱动之后，状态机实验旨在帮助读者理解有限状态机（Finite State Machine，FSM）在数字电路设计中的作用与实现方法。本实验以Artix-7 FBG676开发板为平台，通过Verilog实现一个典型的有限状态机控制系统，展示如何利用状态机实现有序控制与逻辑判断。</p>
<p>实验内容可以设计为一个简单的交通灯控制器、自动门开关控制器或按键输入序列识别器。以交通灯控制器为例，设计者需要定义若干个状态（如红绿灯），并根据时钟计数或传感输入在状态之间进行转换。每个状态下输出不同的控制信号，用以点亮对应颜色的LED灯。Verilog模块state_machine.v负责描述状态转移逻辑与输出控制，状态转移条件通过时钟和复位信号实现同步。约束文件state_machine.xdc完成输入按键与LED输出引脚的绑定，而testbench.v通过仿真输入信号变化来验证状态转移的正确性与输出响应是否符合预期。</p>
<p>在Vivado中完成编译与仿真后，将程序下载至开发板，观察LED灯的变化是否符合交通灯的工作规律。通过此实验，读者不仅能够理解有限状态机的设计方法，还能体会其在复杂控制逻辑中的核心地位。掌握状态编码、状态转移图设计以及在Verilog中使用组合逻辑与时序逻辑描述FSM的技巧，将为后续系统控制类设计打下坚实基础。</p>
<p>设计文件：traffic_fsm.v</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>
<span class="pl-c"><span class="pl-c">//</span> Design Name: FSM Traffic Light Controller</span>
<span class="pl-c"><span class="pl-c">//</span> Description: 红绿灯状态机控制实验</span>
<span class="pl-c"><span class="pl-c">//</span>////////////////////////////////////////////////////////////////////////////////</span>

<span class="pl-k">module</span> <span class="pl-en">traffic_fsm</span> #(
    <span class="pl-k">parameter</span> CNT_1S <span class="pl-k">=</span> <span class="pl-c1">27'd100_000_000</span>
)(
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> clk,
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> resetn,
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">2</span>:<span class="pl-c1">0</span>] led_rgy   <span class="pl-c"><span class="pl-c">//</span> {红, 黄, 绿}</span>
);

<span class="pl-k">reg</span> [<span class="pl-c1">26</span>:<span class="pl-c1">0</span>] cnt;
<span class="pl-k">wire</span> tick <span class="pl-k">=</span> (cnt <span class="pl-k">==</span> CNT_1S <span class="pl-k">-</span> <span class="pl-c1">1</span>);

<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">else</span> <span class="pl-k">if</span> (tick)
        cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">else</span>
        cnt <span class="pl-k">&lt;=</span> cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> FSM 状态定义</span>
typedef enum <span class="pl-k">reg</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] {
    S_RED   <span class="pl-k">=</span> <span class="pl-c1">2'd0</span>,
    S_GREEN <span class="pl-k">=</span> <span class="pl-c1">2'd1</span>,
    S_YELLOW<span class="pl-k">=</span> <span class="pl-c1">2'd2</span>
} state_t;

state_t state, next_state;

<span class="pl-c"><span class="pl-c">//</span> 状态转移逻辑</span>
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> resetn) <span class="pl-k">begin</span>
    <span class="pl-k">if</span> (<span class="pl-k">!</span>resetn)
        state <span class="pl-k">&lt;=</span> S_RED;
    <span class="pl-k">else</span> <span class="pl-k">if</span> (tick)
        state <span class="pl-k">&lt;=</span> next_state;
<span class="pl-k">end</span>

<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    <span class="pl-k">case</span> (state)
        S_RED:    next_state <span class="pl-k">=</span> S_GREEN;
        S_GREEN:  next_state <span class="pl-k">=</span> S_YELLOW;
        S_YELLOW: next_state <span class="pl-k">=</span> S_RED;
        <span class="pl-k">default</span>:  next_state <span class="pl-k">=</span> S_RED;
    <span class="pl-k">endcase</span>
<span class="pl-k">end</span>

<span class="pl-c"><span class="pl-c">//</span> 输出控制</span>
<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    <span class="pl-k">case</span> (state)
        S_RED:    led_rgy <span class="pl-k">=</span> <span class="pl-c1">3'b100</span>;
        S_GREEN:  led_rgy <span class="pl-k">=</span> <span class="pl-c1">3'b001</span>;
        S_YELLOW: led_rgy <span class="pl-k">=</span> <span class="pl-c1">3'b010</span>;
        <span class="pl-k">default</span>:  led_rgy <span class="pl-k">=</span> <span class="pl-c1">3'b000</span>;
    <span class="pl-k">endcase</span>
<span class="pl-k">end</span>

<span class="pl-k">endmodule</span></pre></div>
<p>约束文件：traffic_fsm.xdc</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"># 时钟输入
set_property PACKAGE_PIN AC19 [get_ports clk]
create_clock <span class="pl-k">-</span>period <span class="pl-c1">10</span>.<span class="pl-c1">000</span> [get_ports clk]

# 复位输入
set_property PACKAGE_PIN Y3 [get_ports resetn]

# LED 输出（红、黄、绿）
set_property PACKAGE_PIN K23 [get_ports {led_rgy[<span class="pl-c1">0</span>]}]
set_property PACKAGE_PIN J21 [get_ports {led_rgy[<span class="pl-c1">1</span>]}]
set_property PACKAGE_PIN H23 [get_ports {led_rgy[<span class="pl-c1">2</span>]}]

set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports resetn]
set_property IOSTANDARD LVCMOS33 [get_ports {led_rgy[<span class="pl-k">*</span>]}]</pre></div>
<p>仿真文件：testbench.v</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps

<span class="pl-k">module</span> <span class="pl-en">testbench_fsm</span>();
<span class="pl-k">reg</span> clk;
<span class="pl-k">reg</span> resetn;

<span class="pl-k">initial</span> <span class="pl-k">begin</span>
    clk <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">forever</span> <span class="pl-c1">#5</span> clk <span class="pl-k">=</span> <span class="pl-k">~</span>clk;
<span class="pl-k">end</span>

<span class="pl-k">initial</span> <span class="pl-k">begin</span>
    resetn <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    <span class="pl-c1">#50</span>;
    resetn <span class="pl-k">=</span> <span class="pl-c1">1</span>;
<span class="pl-k">end</span>

<span class="pl-ent">traffic_fsm</span> #(
    .CNT_1S(<span class="pl-c1">27'd50</span>)
) <span class="pl-ent">u_traffic_fsm</span> (
    .clk(clk),
    .resetn(resetn),
    .led_rgy()
);

<span class="pl-k">endmodule</span></pre></div></div>
<div style="font-size:small;margin-top:8px;float:right;"></div>

<button class="btn btn-block" type="button" onclick="openComments()" id="cmButton">评论</button>
<div class="comments" id="comments"></div>

</div>
    <div id="footer"><div id="footer1">Copyright © <span id="copyrightYear"></span> <a href="https://emo-ocean.github.io">Emo-Ocean Learning Records</a></div>
<div id="footer2">
    <span id="runday"></span><span>Powered by <a href="https://meekdai.com/Gmeek.html" target="_blank">Gmeek</a></span>
</div>

<script>
var now=new Date();
document.getElementById("copyrightYear").innerHTML=now.getFullYear();

if(""!=""){
    var startSite=new Date("");
    var diff=now.getTime()-startSite.getTime();
    var diffDay=Math.floor(diff/(1000*60*60*24));
    document.getElementById("runday").innerHTML="网站运行 "+diffDay+" 天"+" • ";
}
</script></div>
</body>
<script>
var IconList={'sun': 'M8 10.5a2.5 2.5 0 100-5 2.5 2.5 0 000 5zM8 12a4 4 0 100-8 4 4 0 000 8zM8 0a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0V.75A.75.75 0 018 0zm0 13a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0v-1.5A.75.75 0 018 13zM2.343 2.343a.75.75 0 011.061 0l1.06 1.061a.75.75 0 01-1.06 1.06l-1.06-1.06a.75.75 0 010-1.06zm9.193 9.193a.75.75 0 011.06 0l1.061 1.06a.75.75 0 01-1.06 1.061l-1.061-1.06a.75.75 0 010-1.061zM16 8a.75.75 0 01-.75.75h-1.5a.75.75 0 010-1.5h1.5A.75.75 0 0116 8zM3 8a.75.75 0 01-.75.75H.75a.75.75 0 010-1.5h1.5A.75.75 0 013 8zm10.657-5.657a.75.75 0 010 1.061l-1.061 1.06a.75.75 0 11-1.06-1.06l1.06-1.06a.75.75 0 011.06 0zm-9.193 9.193a.75.75 0 010 1.06l-1.06 1.061a.75.75 0 11-1.061-1.06l1.06-1.061a.75.75 0 011.061 0z', 'moon': 'M9.598 1.591a.75.75 0 01.785-.175 7 7 0 11-8.967 8.967.75.75 0 01.961-.96 5.5 5.5 0 007.046-7.046.75.75 0 01.175-.786zm1.616 1.945a7 7 0 01-7.678 7.678 5.5 5.5 0 107.678-7.678z', 'sync': 'M1.705 8.005a.75.75 0 0 1 .834.656 5.5 5.5 0 0 0 9.592 2.97l-1.204-1.204a.25.25 0 0 1 .177-.427h3.646a.25.25 0 0 1 .25.25v3.646a.25.25 0 0 1-.427.177l-1.38-1.38A7.002 7.002 0 0 1 1.05 8.84a.75.75 0 0 1 .656-.834ZM8 2.5a5.487 5.487 0 0 0-4.131 1.869l1.204 1.204A.25.25 0 0 1 4.896 6H1.25A.25.25 0 0 1 1 5.75V2.104a.25.25 0 0 1 .427-.177l1.38 1.38A7.002 7.002 0 0 1 14.95 7.16a.75.75 0 0 1-1.49.178A5.5 5.5 0 0 0 8 2.5Z', 'home': 'M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z', 'github': 'M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z', 'copy': 'M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z', 'check': 'M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z'};
var utterancesLoad=0;

let themeSettings={
    "dark": ["dark","moon","#00f0ff","dark-blue"],
    "light": ["light","sun","#ff5000","github-light"],
    "auto": ["auto","sync","","preferred-color-scheme"]
};
function changeTheme(mode, icon, color, utheme){
    document.documentElement.setAttribute("data-color-mode",mode);
    document.getElementById("themeSwitch").setAttribute("d",value=IconList[icon]);
    document.getElementById("themeSwitch").parentNode.style.color=color;
    if(utterancesLoad==1){utterancesTheme(utheme);}
}
function modeSwitch(){
    let currentMode=document.documentElement.getAttribute('data-color-mode');
    let newMode = currentMode === "light" ? "dark" : currentMode === "dark" ? "auto" : "light";
    localStorage.setItem("meek_theme", newMode);
    if(themeSettings[newMode]){
        changeTheme(...themeSettings[newMode]);
    }
}
function utterancesTheme(theme){
    const message={type:'set-theme',theme: theme};
    const iframe=document.getElementsByClassName('utterances-frame')[0];
    iframe.contentWindow.postMessage(message,'https://utteranc.es');
}
if(themeSettings[theme]){changeTheme(...themeSettings[theme]);}
console.log("\n %c Gmeek last https://github.com/Meekdai/Gmeek \n","padding:5px 0;background:#02d81d;color:#fff");
</script>

<script>
document.getElementById("pathHome").setAttribute("d",IconList["home"]);
document.getElementById("pathIssue").setAttribute("d",IconList["github"]);



function openComments(){
    cm=document.getElementById("comments");
    cmButton=document.getElementById("cmButton");
    cmButton.disabled=true;
    cmButton.innerHTML="loading";
    span=document.createElement("span");
    span.setAttribute("class","AnimatedEllipsis");
    cmButton.appendChild(span);

    script=document.createElement("script");
    script.setAttribute("src","https://utteranc.es/client.js");
    script.setAttribute("repo","emo-ocean/emo-ocean.github.io");
    script.setAttribute("issue-term","title");
    
    if(localStorage.getItem("meek_theme")=="dark"){script.setAttribute("theme","dark-blue");}
    else if(localStorage.getItem("meek_theme")=="light") {script.setAttribute("theme","github-light");}
    else{script.setAttribute("theme","preferred-color-scheme");}
    
    script.setAttribute("crossorigin","anonymous");
    script.setAttribute("async","");
    cm.appendChild(script);

    int=self.setInterval("iFrameLoading()",200);
}

function iFrameLoading(){
    var utterances=document.getElementsByClassName('utterances');
    if(utterances.length==1){
        if(utterances[0].style.height!=""){
            utterancesLoad=1;
            int=window.clearInterval(int);
            document.getElementById("cmButton").style.display="none";
            console.log("utterances Load OK");
        }
    }
}

document.addEventListener('DOMContentLoaded', () => {
    const createClipboardHTML = (codeContent, additionalClasses = '') => `
        <pre class="notranslate"><code class="notranslate">${codeContent}</code></pre>
        <div class="clipboard-container position-absolute right-0 top-0 ${additionalClasses}">
            <clipboard-copy class="ClipboardButton btn m-2 p-0" role="button" style="display: inherit;">
                <svg height="16" width="16" class="octicon octicon-copy m-2"><path d="${IconList["copy"]}"></path></svg>
                <svg height="16" width="16" class="octicon octicon-check color-fg-success m-2 d-none"><path d="${IconList["check"]}"></path></svg>
            </clipboard-copy>
            <div class="copy-feedback">Copied!</div>
        </div>
    `;

    const handleCodeElements = (selector = '') => {
        document.querySelectorAll(selector).forEach(codeElement => {
            const codeContent = codeElement.innerHTML;
            const newStructure = document.createElement('div');
            newStructure.className = 'snippet-clipboard-content position-relative overflow-auto';
            newStructure.innerHTML = createClipboardHTML(codeContent);

            const parentElement = codeElement.parentElement;
            if (selector.includes('highlight')) {
                parentElement.insertBefore(newStructure, codeElement.nextSibling);
                parentElement.removeChild(codeElement);
            } else {
                parentElement.parentElement.replaceChild(newStructure, parentElement);
            }
        });
    };

    handleCodeElements('pre.notranslate > code.notranslate');
    handleCodeElements('div.highlight > pre.notranslate');

    let currentFeedback = null;
    document.querySelectorAll('clipboard-copy').forEach(copyButton => {
        copyButton.addEventListener('click', () => {
            const codeContent = copyButton.closest('.snippet-clipboard-content').innerText;
            const tempTextArea = document.createElement('textarea');
            tempTextArea.value = codeContent;
            document.body.appendChild(tempTextArea);
            tempTextArea.select();
            document.execCommand('copy');
            document.body.removeChild(tempTextArea);

            const copyIcon = copyButton.querySelector('.octicon-copy');
            const checkIcon = copyButton.querySelector('.octicon-check');
            const copyFeedback = copyButton.nextElementSibling;

            if (currentFeedback && currentFeedback !== copyFeedback) {currentFeedback.style.display = 'none';}
            currentFeedback = copyFeedback;

            copyIcon.classList.add('d-none');
            checkIcon.classList.remove('d-none');
            copyFeedback.style.display = 'block';
            copyButton.style.borderColor = 'var(--color-success-fg)';

            setTimeout(() => {
                copyIcon.classList.remove('d-none');
                checkIcon.classList.add('d-none');
                copyFeedback.style.display = 'none';
                copyButton.style.borderColor = '';
            }, 2000);
        });
    });
});

</script>


</html>
