<h2>Advanced Physical Design using OpenLANE/Sky130<br> 5-Day online mode workshop<br> By<br> VLSI System Design, Banglore, India.</h2>

<h3>Workshop Day wise Content :</h3>
<ol start="1">
 <li>
  <h4>Day1 – Inception of open-source EDA, OpenLANE and Sky130 PDK</h4>
 </li>
</ol>
<ul>
 <li>
How to talk to computers  </li>
<li>SoC design and OpenLANE  </li>
<li>Starting RISC-V SoC Reference design  </li>
<li>Get familiar to open-source EDA tools
  </li>
</ul>
<ol start="2">
 <li>
<h4>Day 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells</h4>
 </li>
</ol>
<ul>
 <li>
Chip Floor planning considerations</li>
 <li>Library Binding and Placement</li>
 <li>Cell design and characterization flows</li>
 <li>General timing characterization parameters
 </li>
 </ul>
 <ol start="3">
 <li>
<h4>Day 3 - Design and characterize one library cell using Magic Layout tool and ngspice</h4>
 </li>
</ol>
<ul>
 <li>
Labs for CMOS inverter ngspice simulations </li>
 <li>Inception of Layout – CMOS fabrication process
Sky130 Tech File Labs
  </li>
 </ul>
   <ol start="4">
 <li>
<h4>Day 4 - Pre-layout timing analysis and importance of good clock tree</h4>
 </li>
</ol>
  <ul>
 <li>
Timing modelling using delay tables </li>
<li>Timing analysis with ideal clocks using openSTA </li>
<li>Clock tree synthesis TritonCTS and signal integrity </li>
<li>Timing analysis with real clocks using openSTA
  </li>
    </ul>
      <ol start="5">
 <li>
<h4>Day 5 - Final steps for RTL2GDS</h4>
  </li>
</ol>
<ul>
 <li>
Routing and design rule check (DRC) </li>
<li>PNR interactive flow tutorial
 </li>
  </ul>
