
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,0,rT,rD,0}                         Premise(F2)
	S3= ICache[addr]={17,0,rT,rD,0}                             Premise(F3)
	S4= CP1[rD]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={17,0,rT,rD,0}                              ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={17,0,rT,rD,0}                              Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={17,0,rT,rD,0}                            Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={17,0,rT,rD,0}                                Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={17,0,rT,rD,0}                            ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={17,0,rT,rD,0}                                 IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={17,0,rT,rD,0}                        IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlCP1=0                                              Premise(F35)
	S58= CP1[rD]=a                                              CP1-Hold(S4,S57)
	S59= CtrlGPR=0                                              Premise(F36)
	S60= CtrlIR_EX=0                                            Premise(F37)
	S61= CtrlIR_MEM=0                                           Premise(F38)
	S62= CtrlIR_DMMU1=0                                         Premise(F39)
	S63= CtrlIR_WB=0                                            Premise(F40)
	S64= CtrlIR_DMMU2=0                                         Premise(F41)

ID	S65= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S66= PC.Out=addr+4                                          PC-Out(S45)
	S67= PC.CIA=addr                                            PC-Out(S46)
	S68= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S69= IR_ID.Out={17,0,rT,rD,0}                               IR-Out(S53)
	S70= IR_ID.Out31_26=17                                      IR-Out(S53)
	S71= IR_ID.Out25_21=0                                       IR-Out(S53)
	S72= IR_ID.Out20_16=rT                                      IR-Out(S53)
	S73= IR_ID.Out15_11=rD                                      IR-Out(S53)
	S74= IR_ID.Out10_0=0                                        IR-Out(S53)
	S75= IR_ID.Out=>FU.IR_ID                                    Premise(F63)
	S76= FU.IR_ID={17,0,rT,rD,0}                                Path(S69,S75)
	S77= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F64)
	S78= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F65)
	S79= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S80= CU_ID.Op=17                                            Path(S70,S79)
	S81= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S82= CU_ID.IRFunc2=0                                        Path(S71,S81)
	S83= IR_ID.Out15_11=>CP1.RReg                               Premise(F68)
	S84= CP1.RReg=rD                                            Path(S73,S83)
	S85= CP1.Rdata=a                                            CP1-Read(S84,S58)
	S86= IR_ID.Out20_16=>GPR.WReg                               Premise(F69)
	S87= GPR.WReg=rT                                            Path(S72,S86)
	S88= CP1.Rdata=>GPR.WData                                   Premise(F70)
	S89= GPR.WData=a                                            Path(S85,S88)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F71)
	S91= IR_EX.In={17,0,rT,rD,0}                                Path(S69,S90)
	S92= FU.Halt_ID=>CU_ID.Halt                                 Premise(F72)
	S93= FU.Bub_ID=>CU_ID.Bub                                   Premise(F73)
	S94= FU.InID1_RReg=5'b00000                                 Premise(F74)
	S95= FU.InID2_RReg=5'b00000                                 Premise(F75)
	S96= CtrlASIDIn=0                                           Premise(F76)
	S97= CtrlCP0=0                                              Premise(F77)
	S98= CP0[ASID]=pid                                          CP0-Hold(S39,S97)
	S99= CtrlEPCIn=0                                            Premise(F78)
	S100= CtrlExCodeIn=0                                        Premise(F79)
	S101= CtrlIMMU=0                                            Premise(F80)
	S102= CtrlPC=0                                              Premise(F81)
	S103= CtrlPCInc=0                                           Premise(F82)
	S104= PC[CIA]=addr                                          PC-Hold(S46,S103)
	S105= PC[Out]=addr+4                                        PC-Hold(S45,S102,S103)
	S106= CtrlIAddrReg=0                                        Premise(F83)
	S107= CtrlICache=0                                          Premise(F84)
	S108= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S49,S107)
	S109= CtrlIR_IMMU=0                                         Premise(F85)
	S110= CtrlICacheReg=0                                       Premise(F86)
	S111= CtrlIR_ID=0                                           Premise(F87)
	S112= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S53,S111)
	S113= CtrlIMem=0                                            Premise(F88)
	S114= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S55,S113)
	S115= CtrlIRMux=0                                           Premise(F89)
	S116= CtrlCP1=0                                             Premise(F90)
	S117= CP1[rD]=a                                             CP1-Hold(S58,S116)
	S118= CtrlGPR=1                                             Premise(F91)
	S119= GPR[rT]=a                                             GPR-Write(S87,S89,S118)
	S120= CtrlIR_EX=1                                           Premise(F92)
	S121= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Write(S91,S120)
	S122= CtrlIR_MEM=0                                          Premise(F93)
	S123= CtrlIR_DMMU1=0                                        Premise(F94)
	S124= CtrlIR_WB=0                                           Premise(F95)
	S125= CtrlIR_DMMU2=0                                        Premise(F96)

EX	S126= CP0.ASID=pid                                          CP0-Read-ASID(S98)
	S127= PC.CIA=addr                                           PC-Out(S104)
	S128= PC.CIA31_28=addr[31:28]                               PC-Out(S104)
	S129= PC.Out=addr+4                                         PC-Out(S105)
	S130= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S112)
	S131= IR_ID.Out31_26=17                                     IR-Out(S112)
	S132= IR_ID.Out25_21=0                                      IR-Out(S112)
	S133= IR_ID.Out20_16=rT                                     IR-Out(S112)
	S134= IR_ID.Out15_11=rD                                     IR-Out(S112)
	S135= IR_ID.Out10_0=0                                       IR-Out(S112)
	S136= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S121)
	S137= IR_EX.Out31_26=17                                     IR_EX-Out(S121)
	S138= IR_EX.Out25_21=0                                      IR_EX-Out(S121)
	S139= IR_EX.Out20_16=rT                                     IR_EX-Out(S121)
	S140= IR_EX.Out15_11=rD                                     IR_EX-Out(S121)
	S141= IR_EX.Out10_0=0                                       IR_EX-Out(S121)
	S142= IR_EX.Out=>FU.IR_EX                                   Premise(F97)
	S143= FU.IR_EX={17,0,rT,rD,0}                               Path(S136,S142)
	S144= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F98)
	S145= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F99)
	S146= IR_EX.Out31_26=>CU_EX.Op                              Premise(F100)
	S147= CU_EX.Op=17                                           Path(S137,S146)
	S148= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F101)
	S149= CU_EX.IRFunc2=0                                       Path(S138,S148)
	S150= IR_EX.Out=>IR_MEM.In                                  Premise(F102)
	S151= IR_MEM.In={17,0,rT,rD,0}                              Path(S136,S150)
	S152= FU.InEX_WReg=5'b00000                                 Premise(F103)
	S153= CtrlASIDIn=0                                          Premise(F104)
	S154= CtrlCP0=0                                             Premise(F105)
	S155= CP0[ASID]=pid                                         CP0-Hold(S98,S154)
	S156= CtrlEPCIn=0                                           Premise(F106)
	S157= CtrlExCodeIn=0                                        Premise(F107)
	S158= CtrlIMMU=0                                            Premise(F108)
	S159= CtrlPC=0                                              Premise(F109)
	S160= CtrlPCInc=0                                           Premise(F110)
	S161= PC[CIA]=addr                                          PC-Hold(S104,S160)
	S162= PC[Out]=addr+4                                        PC-Hold(S105,S159,S160)
	S163= CtrlIAddrReg=0                                        Premise(F111)
	S164= CtrlICache=0                                          Premise(F112)
	S165= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S108,S164)
	S166= CtrlIR_IMMU=0                                         Premise(F113)
	S167= CtrlICacheReg=0                                       Premise(F114)
	S168= CtrlIR_ID=0                                           Premise(F115)
	S169= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S112,S168)
	S170= CtrlIMem=0                                            Premise(F116)
	S171= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S114,S170)
	S172= CtrlIRMux=0                                           Premise(F117)
	S173= CtrlCP1=0                                             Premise(F118)
	S174= CP1[rD]=a                                             CP1-Hold(S117,S173)
	S175= CtrlGPR=0                                             Premise(F119)
	S176= GPR[rT]=a                                             GPR-Hold(S119,S175)
	S177= CtrlIR_EX=0                                           Premise(F120)
	S178= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S121,S177)
	S179= CtrlIR_MEM=1                                          Premise(F121)
	S180= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Write(S151,S179)
	S181= CtrlIR_DMMU1=0                                        Premise(F122)
	S182= CtrlIR_WB=0                                           Premise(F123)
	S183= CtrlIR_DMMU2=0                                        Premise(F124)

MEM	S184= CP0.ASID=pid                                          CP0-Read-ASID(S155)
	S185= PC.CIA=addr                                           PC-Out(S161)
	S186= PC.CIA31_28=addr[31:28]                               PC-Out(S161)
	S187= PC.Out=addr+4                                         PC-Out(S162)
	S188= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S169)
	S189= IR_ID.Out31_26=17                                     IR-Out(S169)
	S190= IR_ID.Out25_21=0                                      IR-Out(S169)
	S191= IR_ID.Out20_16=rT                                     IR-Out(S169)
	S192= IR_ID.Out15_11=rD                                     IR-Out(S169)
	S193= IR_ID.Out10_0=0                                       IR-Out(S169)
	S194= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S178)
	S195= IR_EX.Out31_26=17                                     IR_EX-Out(S178)
	S196= IR_EX.Out25_21=0                                      IR_EX-Out(S178)
	S197= IR_EX.Out20_16=rT                                     IR_EX-Out(S178)
	S198= IR_EX.Out15_11=rD                                     IR_EX-Out(S178)
	S199= IR_EX.Out10_0=0                                       IR_EX-Out(S178)
	S200= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S180)
	S201= IR_MEM.Out31_26=17                                    IR_MEM-Out(S180)
	S202= IR_MEM.Out25_21=0                                     IR_MEM-Out(S180)
	S203= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S180)
	S204= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S180)
	S205= IR_MEM.Out10_0=0                                      IR_MEM-Out(S180)
	S206= IR_MEM.Out=>FU.IR_MEM                                 Premise(F125)
	S207= FU.IR_MEM={17,0,rT,rD,0}                              Path(S200,S206)
	S208= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F126)
	S209= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F127)
	S210= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F128)
	S211= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F129)
	S212= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F130)
	S213= CU_MEM.Op=17                                          Path(S201,S212)
	S214= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F131)
	S215= CU_MEM.IRFunc2=0                                      Path(S202,S214)
	S216= IR_MEM.Out=>IR_DMMU1.In                               Premise(F132)
	S217= IR_DMMU1.In={17,0,rT,rD,0}                            Path(S200,S216)
	S218= IR_MEM.Out=>IR_WB.In                                  Premise(F133)
	S219= IR_WB.In={17,0,rT,rD,0}                               Path(S200,S218)
	S220= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F134)
	S221= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F135)
	S222= FU.InMEM_WReg=5'b00000                                Premise(F136)
	S223= CtrlASIDIn=0                                          Premise(F137)
	S224= CtrlCP0=0                                             Premise(F138)
	S225= CP0[ASID]=pid                                         CP0-Hold(S155,S224)
	S226= CtrlEPCIn=0                                           Premise(F139)
	S227= CtrlExCodeIn=0                                        Premise(F140)
	S228= CtrlIMMU=0                                            Premise(F141)
	S229= CtrlPC=0                                              Premise(F142)
	S230= CtrlPCInc=0                                           Premise(F143)
	S231= PC[CIA]=addr                                          PC-Hold(S161,S230)
	S232= PC[Out]=addr+4                                        PC-Hold(S162,S229,S230)
	S233= CtrlIAddrReg=0                                        Premise(F144)
	S234= CtrlICache=0                                          Premise(F145)
	S235= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S165,S234)
	S236= CtrlIR_IMMU=0                                         Premise(F146)
	S237= CtrlICacheReg=0                                       Premise(F147)
	S238= CtrlIR_ID=0                                           Premise(F148)
	S239= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S169,S238)
	S240= CtrlIMem=0                                            Premise(F149)
	S241= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S171,S240)
	S242= CtrlIRMux=0                                           Premise(F150)
	S243= CtrlCP1=0                                             Premise(F151)
	S244= CP1[rD]=a                                             CP1-Hold(S174,S243)
	S245= CtrlGPR=0                                             Premise(F152)
	S246= GPR[rT]=a                                             GPR-Hold(S176,S245)
	S247= CtrlIR_EX=0                                           Premise(F153)
	S248= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S178,S247)
	S249= CtrlIR_MEM=0                                          Premise(F154)
	S250= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S180,S249)
	S251= CtrlIR_DMMU1=1                                        Premise(F155)
	S252= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Write(S217,S251)
	S253= CtrlIR_WB=1                                           Premise(F156)
	S254= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Write(S219,S253)
	S255= CtrlIR_DMMU2=0                                        Premise(F157)

MEM(DMMU1)	S256= CP0.ASID=pid                                          CP0-Read-ASID(S225)
	S257= PC.CIA=addr                                           PC-Out(S231)
	S258= PC.CIA31_28=addr[31:28]                               PC-Out(S231)
	S259= PC.Out=addr+4                                         PC-Out(S232)
	S260= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S239)
	S261= IR_ID.Out31_26=17                                     IR-Out(S239)
	S262= IR_ID.Out25_21=0                                      IR-Out(S239)
	S263= IR_ID.Out20_16=rT                                     IR-Out(S239)
	S264= IR_ID.Out15_11=rD                                     IR-Out(S239)
	S265= IR_ID.Out10_0=0                                       IR-Out(S239)
	S266= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S248)
	S267= IR_EX.Out31_26=17                                     IR_EX-Out(S248)
	S268= IR_EX.Out25_21=0                                      IR_EX-Out(S248)
	S269= IR_EX.Out20_16=rT                                     IR_EX-Out(S248)
	S270= IR_EX.Out15_11=rD                                     IR_EX-Out(S248)
	S271= IR_EX.Out10_0=0                                       IR_EX-Out(S248)
	S272= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S250)
	S273= IR_MEM.Out31_26=17                                    IR_MEM-Out(S250)
	S274= IR_MEM.Out25_21=0                                     IR_MEM-Out(S250)
	S275= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S250)
	S276= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S250)
	S277= IR_MEM.Out10_0=0                                      IR_MEM-Out(S250)
	S278= IR_DMMU1.Out={17,0,rT,rD,0}                           IR_DMMU1-Out(S252)
	S279= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S252)
	S280= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S252)
	S281= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S252)
	S282= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S252)
	S283= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S252)
	S284= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S254)
	S285= IR_WB.Out31_26=17                                     IR-Out(S254)
	S286= IR_WB.Out25_21=0                                      IR-Out(S254)
	S287= IR_WB.Out20_16=rT                                     IR-Out(S254)
	S288= IR_WB.Out15_11=rD                                     IR-Out(S254)
	S289= IR_WB.Out10_0=0                                       IR-Out(S254)
	S290= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F158)
	S291= FU.IR_DMMU1={17,0,rT,rD,0}                            Path(S278,S290)
	S292= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F159)
	S293= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F160)
	S294= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F161)
	S295= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F162)
	S296= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F163)
	S297= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F164)
	S298= CU_DMMU1.Op=17                                        Path(S279,S297)
	S299= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F165)
	S300= CU_DMMU1.IRFunc2=0                                    Path(S280,S299)
	S301= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F166)
	S302= IR_DMMU2.In={17,0,rT,rD,0}                            Path(S278,S301)
	S303= FU.InDMMU1_WReg=5'b00000                              Premise(F167)
	S304= CtrlASIDIn=0                                          Premise(F168)
	S305= CtrlCP0=0                                             Premise(F169)
	S306= CP0[ASID]=pid                                         CP0-Hold(S225,S305)
	S307= CtrlEPCIn=0                                           Premise(F170)
	S308= CtrlExCodeIn=0                                        Premise(F171)
	S309= CtrlIMMU=0                                            Premise(F172)
	S310= CtrlPC=0                                              Premise(F173)
	S311= CtrlPCInc=0                                           Premise(F174)
	S312= PC[CIA]=addr                                          PC-Hold(S231,S311)
	S313= PC[Out]=addr+4                                        PC-Hold(S232,S310,S311)
	S314= CtrlIAddrReg=0                                        Premise(F175)
	S315= CtrlICache=0                                          Premise(F176)
	S316= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S235,S315)
	S317= CtrlIR_IMMU=0                                         Premise(F177)
	S318= CtrlICacheReg=0                                       Premise(F178)
	S319= CtrlIR_ID=0                                           Premise(F179)
	S320= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S239,S319)
	S321= CtrlIMem=0                                            Premise(F180)
	S322= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S241,S321)
	S323= CtrlIRMux=0                                           Premise(F181)
	S324= CtrlCP1=0                                             Premise(F182)
	S325= CP1[rD]=a                                             CP1-Hold(S244,S324)
	S326= CtrlGPR=0                                             Premise(F183)
	S327= GPR[rT]=a                                             GPR-Hold(S246,S326)
	S328= CtrlIR_EX=0                                           Premise(F184)
	S329= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S248,S328)
	S330= CtrlIR_MEM=0                                          Premise(F185)
	S331= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S250,S330)
	S332= CtrlIR_DMMU1=0                                        Premise(F186)
	S333= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S252,S332)
	S334= CtrlIR_WB=0                                           Premise(F187)
	S335= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S254,S334)
	S336= CtrlIR_DMMU2=1                                        Premise(F188)
	S337= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Write(S302,S336)

MEM(DMMU2)	S338= CP0.ASID=pid                                          CP0-Read-ASID(S306)
	S339= PC.CIA=addr                                           PC-Out(S312)
	S340= PC.CIA31_28=addr[31:28]                               PC-Out(S312)
	S341= PC.Out=addr+4                                         PC-Out(S313)
	S342= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S320)
	S343= IR_ID.Out31_26=17                                     IR-Out(S320)
	S344= IR_ID.Out25_21=0                                      IR-Out(S320)
	S345= IR_ID.Out20_16=rT                                     IR-Out(S320)
	S346= IR_ID.Out15_11=rD                                     IR-Out(S320)
	S347= IR_ID.Out10_0=0                                       IR-Out(S320)
	S348= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S329)
	S349= IR_EX.Out31_26=17                                     IR_EX-Out(S329)
	S350= IR_EX.Out25_21=0                                      IR_EX-Out(S329)
	S351= IR_EX.Out20_16=rT                                     IR_EX-Out(S329)
	S352= IR_EX.Out15_11=rD                                     IR_EX-Out(S329)
	S353= IR_EX.Out10_0=0                                       IR_EX-Out(S329)
	S354= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S331)
	S355= IR_MEM.Out31_26=17                                    IR_MEM-Out(S331)
	S356= IR_MEM.Out25_21=0                                     IR_MEM-Out(S331)
	S357= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S331)
	S358= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S331)
	S359= IR_MEM.Out10_0=0                                      IR_MEM-Out(S331)
	S360= IR_DMMU1.Out={17,0,rT,rD,0}                           IR_DMMU1-Out(S333)
	S361= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S333)
	S362= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S333)
	S363= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S333)
	S364= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S333)
	S365= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S333)
	S366= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S335)
	S367= IR_WB.Out31_26=17                                     IR-Out(S335)
	S368= IR_WB.Out25_21=0                                      IR-Out(S335)
	S369= IR_WB.Out20_16=rT                                     IR-Out(S335)
	S370= IR_WB.Out15_11=rD                                     IR-Out(S335)
	S371= IR_WB.Out10_0=0                                       IR-Out(S335)
	S372= IR_DMMU2.Out={17,0,rT,rD,0}                           IR_DMMU2-Out(S337)
	S373= IR_DMMU2.Out31_26=17                                  IR_DMMU2-Out(S337)
	S374= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S337)
	S375= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S337)
	S376= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S337)
	S377= IR_DMMU2.Out10_0=0                                    IR_DMMU2-Out(S337)
	S378= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F189)
	S379= FU.IR_DMMU2={17,0,rT,rD,0}                            Path(S372,S378)
	S380= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F190)
	S381= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F191)
	S382= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F192)
	S383= CU_DMMU2.Op=17                                        Path(S373,S382)
	S384= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F193)
	S385= CU_DMMU2.IRFunc2=0                                    Path(S374,S384)
	S386= IR_DMMU2.Out=>IR_WB.In                                Premise(F194)
	S387= IR_WB.In={17,0,rT,rD,0}                               Path(S372,S386)
	S388= FU.InDMMU2_WReg=5'b00000                              Premise(F195)
	S389= CtrlASIDIn=0                                          Premise(F196)
	S390= CtrlCP0=0                                             Premise(F197)
	S391= CP0[ASID]=pid                                         CP0-Hold(S306,S390)
	S392= CtrlEPCIn=0                                           Premise(F198)
	S393= CtrlExCodeIn=0                                        Premise(F199)
	S394= CtrlIMMU=0                                            Premise(F200)
	S395= CtrlPC=0                                              Premise(F201)
	S396= CtrlPCInc=0                                           Premise(F202)
	S397= PC[CIA]=addr                                          PC-Hold(S312,S396)
	S398= PC[Out]=addr+4                                        PC-Hold(S313,S395,S396)
	S399= CtrlIAddrReg=0                                        Premise(F203)
	S400= CtrlICache=0                                          Premise(F204)
	S401= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S316,S400)
	S402= CtrlIR_IMMU=0                                         Premise(F205)
	S403= CtrlICacheReg=0                                       Premise(F206)
	S404= CtrlIR_ID=0                                           Premise(F207)
	S405= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S320,S404)
	S406= CtrlIMem=0                                            Premise(F208)
	S407= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S322,S406)
	S408= CtrlIRMux=0                                           Premise(F209)
	S409= CtrlCP1=0                                             Premise(F210)
	S410= CP1[rD]=a                                             CP1-Hold(S325,S409)
	S411= CtrlGPR=0                                             Premise(F211)
	S412= GPR[rT]=a                                             GPR-Hold(S327,S411)
	S413= CtrlIR_EX=0                                           Premise(F212)
	S414= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S329,S413)
	S415= CtrlIR_MEM=0                                          Premise(F213)
	S416= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S331,S415)
	S417= CtrlIR_DMMU1=0                                        Premise(F214)
	S418= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S333,S417)
	S419= CtrlIR_WB=1                                           Premise(F215)
	S420= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Write(S387,S419)
	S421= CtrlIR_DMMU2=0                                        Premise(F216)
	S422= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Hold(S337,S421)

WB	S423= CP0.ASID=pid                                          CP0-Read-ASID(S391)
	S424= PC.CIA=addr                                           PC-Out(S397)
	S425= PC.CIA31_28=addr[31:28]                               PC-Out(S397)
	S426= PC.Out=addr+4                                         PC-Out(S398)
	S427= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S405)
	S428= IR_ID.Out31_26=17                                     IR-Out(S405)
	S429= IR_ID.Out25_21=0                                      IR-Out(S405)
	S430= IR_ID.Out20_16=rT                                     IR-Out(S405)
	S431= IR_ID.Out15_11=rD                                     IR-Out(S405)
	S432= IR_ID.Out10_0=0                                       IR-Out(S405)
	S433= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S414)
	S434= IR_EX.Out31_26=17                                     IR_EX-Out(S414)
	S435= IR_EX.Out25_21=0                                      IR_EX-Out(S414)
	S436= IR_EX.Out20_16=rT                                     IR_EX-Out(S414)
	S437= IR_EX.Out15_11=rD                                     IR_EX-Out(S414)
	S438= IR_EX.Out10_0=0                                       IR_EX-Out(S414)
	S439= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S416)
	S440= IR_MEM.Out31_26=17                                    IR_MEM-Out(S416)
	S441= IR_MEM.Out25_21=0                                     IR_MEM-Out(S416)
	S442= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S416)
	S443= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S416)
	S444= IR_MEM.Out10_0=0                                      IR_MEM-Out(S416)
	S445= IR_DMMU1.Out={17,0,rT,rD,0}                           IR_DMMU1-Out(S418)
	S446= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S418)
	S447= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S418)
	S448= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S418)
	S449= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S418)
	S450= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S418)
	S451= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S420)
	S452= IR_WB.Out31_26=17                                     IR-Out(S420)
	S453= IR_WB.Out25_21=0                                      IR-Out(S420)
	S454= IR_WB.Out20_16=rT                                     IR-Out(S420)
	S455= IR_WB.Out15_11=rD                                     IR-Out(S420)
	S456= IR_WB.Out10_0=0                                       IR-Out(S420)
	S457= IR_DMMU2.Out={17,0,rT,rD,0}                           IR_DMMU2-Out(S422)
	S458= IR_DMMU2.Out31_26=17                                  IR_DMMU2-Out(S422)
	S459= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S422)
	S460= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S422)
	S461= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S422)
	S462= IR_DMMU2.Out10_0=0                                    IR_DMMU2-Out(S422)
	S463= IR_WB.Out=>FU.IR_WB                                   Premise(F217)
	S464= FU.IR_WB={17,0,rT,rD,0}                               Path(S451,S463)
	S465= IR_WB.Out31_26=>CU_WB.Op                              Premise(F218)
	S466= CU_WB.Op=17                                           Path(S452,S465)
	S467= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F219)
	S468= CU_WB.IRFunc2=0                                       Path(S453,S467)
	S469= FU.InWB_WReg=5'b00000                                 Premise(F220)
	S470= CtrlASIDIn=0                                          Premise(F221)
	S471= CtrlCP0=0                                             Premise(F222)
	S472= CP0[ASID]=pid                                         CP0-Hold(S391,S471)
	S473= CtrlEPCIn=0                                           Premise(F223)
	S474= CtrlExCodeIn=0                                        Premise(F224)
	S475= CtrlIMMU=0                                            Premise(F225)
	S476= CtrlPC=0                                              Premise(F226)
	S477= CtrlPCInc=0                                           Premise(F227)
	S478= PC[CIA]=addr                                          PC-Hold(S397,S477)
	S479= PC[Out]=addr+4                                        PC-Hold(S398,S476,S477)
	S480= CtrlIAddrReg=0                                        Premise(F228)
	S481= CtrlICache=0                                          Premise(F229)
	S482= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S401,S481)
	S483= CtrlIR_IMMU=0                                         Premise(F230)
	S484= CtrlICacheReg=0                                       Premise(F231)
	S485= CtrlIR_ID=0                                           Premise(F232)
	S486= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S405,S485)
	S487= CtrlIMem=0                                            Premise(F233)
	S488= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S407,S487)
	S489= CtrlIRMux=0                                           Premise(F234)
	S490= CtrlCP1=0                                             Premise(F235)
	S491= CP1[rD]=a                                             CP1-Hold(S410,S490)
	S492= CtrlGPR=0                                             Premise(F236)
	S493= GPR[rT]=a                                             GPR-Hold(S412,S492)
	S494= CtrlIR_EX=0                                           Premise(F237)
	S495= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S414,S494)
	S496= CtrlIR_MEM=0                                          Premise(F238)
	S497= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S416,S496)
	S498= CtrlIR_DMMU1=0                                        Premise(F239)
	S499= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S418,S498)
	S500= CtrlIR_WB=0                                           Premise(F240)
	S501= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S420,S500)
	S502= CtrlIR_DMMU2=0                                        Premise(F241)
	S503= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Hold(S422,S502)

POST	S472= CP0[ASID]=pid                                         CP0-Hold(S391,S471)
	S478= PC[CIA]=addr                                          PC-Hold(S397,S477)
	S479= PC[Out]=addr+4                                        PC-Hold(S398,S476,S477)
	S482= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S401,S481)
	S486= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S405,S485)
	S488= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S407,S487)
	S491= CP1[rD]=a                                             CP1-Hold(S410,S490)
	S493= GPR[rT]=a                                             GPR-Hold(S412,S492)
	S495= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S414,S494)
	S497= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S416,S496)
	S499= [IR_DMMU1]={17,0,rT,rD,0}                             IR_DMMU1-Hold(S418,S498)
	S501= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S420,S500)
	S503= [IR_DMMU2]={17,0,rT,rD,0}                             IR_DMMU2-Hold(S422,S502)

