{"files":[{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2021, Intel Corporation.\n+* Copyright (c) 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_adler.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2019, Intel Corporation.\n+* Copyright (c) 2019, 2021, Intel Corporation. All rights reserved.\n@@ -1893,1 +1893,1 @@\n-#endif \/\/ _LP64\n\\ No newline at end of file\n+#endif \/\/ _LP64\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_aes.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2020, Intel Corporation.\n+* Copyright (c) 2020, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_arrayCopy_avx3.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_cos.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_exp.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_log.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_log10.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_pow.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_sha.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_sin.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n-* Copyright (c) 2016, Intel Corporation.\n+* Copyright (c) 2016, 2021, Intel Corporation. All rights reserved.\n","filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86_tan.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}