# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_2" "+UVM_VERBOSITY=LOW" work.testbench -do "coverage save -onexit saved.ucdb; run -all; quit -f; exit" 
# Start time: 12:46:32 on Feb 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch(fast)
# Loading work.fifo(fast)
# Loading work.port_fsm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# coverage save -onexit saved.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_2...
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_2                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @741 
#       an_port_control        uvm_analysis_imp_control    -     @780 
#       an_port_memory         uvm_analysis_imp_memory     -     @796 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @748 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @756 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @764 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @772 
#       an_port_reset          uvm_analysis_imp_reset      -     @788 
#     ctrl_agent               control_agent               -     @611 
#       control_agent_driver   control_driver              -     @943 
#         rsp_port             uvm_analysis_port           -     @958 
#         seq_item_port        uvm_seq_item_pull_port      -     @950 
#       control_agent_monitor  control_monitor             -     @966 
#         mon_an_port          uvm_analysis_port           -     @986 
#       control_agent_seqr     uvm_sequencer               -     @834 
#         rsp_export           uvm_analysis_export         -     @841 
#         seq_item_export      uvm_seq_item_pull_imp       -     @935 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @618 
#       memory_agent_driver    memory_driver               -     @1111
#         rsp_port             uvm_analysis_port           -     @1126
#         seq_item_port        uvm_seq_item_pull_port      -     @1118
#       memory_agent_monitor   memory_monitor              -     @1134
#         mon_an_port          uvm_analysis_port           -     @1158
#       memory_agent_seqr      uvm_sequencer               -     @1002
#         rsp_export           uvm_analysis_export         -     @1009
#         seq_item_export      uvm_seq_item_pull_imp       -     @1103
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @564 
#       port_0_driver          port_driver                 -     @1339
#         rsp_port             uvm_analysis_port           -     @1354
#         seq_item_port        uvm_seq_item_pull_port      -     @1346
#       port_0_monitor         port_monitor                -     @1364
#         mon_an_port          uvm_analysis_port           -     @1381
#       port_0_seqr            port_sequencer              -     @1175
#         export_port          uvm_analysis_export         -     @1284
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1292
#           analysis_export    uvm_analysis_imp            -     @1331
#           get_ap             uvm_analysis_port           -     @1323
#           get_peek_export    uvm_get_peek_imp            -     @1307
#           put_ap             uvm_analysis_port           -     @1315
#           put_export         uvm_put_imp                 -     @1299
#         rsp_export           uvm_analysis_export         -     @1182
#         seq_item_export      uvm_seq_item_pull_imp       -     @1276
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @572 
#       port_1_driver          port_driver                 -     @1562
#         rsp_port             uvm_analysis_port           -     @1577
#         seq_item_port        uvm_seq_item_pull_port      -     @1569
#       port_1_monitor         port_monitor                -     @1587
#         mon_an_port          uvm_analysis_port           -     @1604
#       port_1_seqr            port_sequencer              -     @1398
#         export_port          uvm_analysis_export         -     @1507
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1515
#           analysis_export    uvm_analysis_imp            -     @1554
#           get_ap             uvm_analysis_port           -     @1546
#           get_peek_export    uvm_get_peek_imp            -     @1530
#           put_ap             uvm_analysis_port           -     @1538
#           put_export         uvm_put_imp                 -     @1522
#         rsp_export           uvm_analysis_export         -     @1405
#         seq_item_export      uvm_seq_item_pull_imp       -     @1499
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @580 
#       port_2_driver          port_driver                 -     @1785
#         rsp_port             uvm_analysis_port           -     @1800
#         seq_item_port        uvm_seq_item_pull_port      -     @1792
#       port_2_monitor         port_monitor                -     @1810
#         mon_an_port          uvm_analysis_port           -     @1827
#       port_2_seqr            port_sequencer              -     @1621
#         export_port          uvm_analysis_export         -     @1730
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1738
#           analysis_export    uvm_analysis_imp            -     @1777
#           get_ap             uvm_analysis_port           -     @1769
#           get_peek_export    uvm_get_peek_imp            -     @1753
#           put_ap             uvm_analysis_port           -     @1761
#           put_export         uvm_put_imp                 -     @1745
#         rsp_export           uvm_analysis_export         -     @1628
#         seq_item_export      uvm_seq_item_pull_imp       -     @1722
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @588 
#       port_3_driver          port_driver                 -     @2008
#         rsp_port             uvm_analysis_port           -     @2023
#         seq_item_port        uvm_seq_item_pull_port      -     @2015
#       port_3_monitor         port_monitor                -     @2033
#         mon_an_port          uvm_analysis_port           -     @2050
#       port_3_seqr            port_sequencer              -     @1844
#         export_port          uvm_analysis_export         -     @1953
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1961
#           analysis_export    uvm_analysis_imp            -     @2000
#           get_ap             uvm_analysis_port           -     @1992
#           get_peek_export    uvm_get_peek_imp            -     @1976
#           put_ap             uvm_analysis_port           -     @1984
#           put_export         uvm_put_imp                 -     @1968
#         rsp_export           uvm_analysis_export         -     @1851
#         seq_item_export      uvm_seq_item_pull_imp       -     @1945
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @604 
#       reset_agent_driver     reset_driver                -     @2175
#         rsp_port             uvm_analysis_port           -     @2190
#         seq_item_port        uvm_seq_item_pull_port      -     @2182
#       reset_agent_monitor    reset_monitor               -     @2198
#         mon_an_port          uvm_analysis_port           -     @2218
#       reset_agent_seqr       uvm_sequencer               -     @2066
#         rsp_export           uvm_analysis_export         -     @2073
#         seq_item_export      uvm_seq_item_pull_imp       -     @2167
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @734 
#       an_port_control        uvm_analysis_imp_control    -     @2232
#       an_port_memory         uvm_analysis_imp_memory     -     @2248
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2256
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2264
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2272
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2280
#       an_port_reset          uvm_analysis_imp_reset      -     @2240
#     virtual_sequencer        virtual_sequencer           -     @625 
#       rsp_export             uvm_analysis_export         -     @632 
#       seq_item_export        uvm_seq_item_pull_imp       -     @726 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/coverage/coverage.svh(130) @ 1775: uvm_test_top.env.cov [cov] Ports coverage   = 69.64%
# UVM_INFO src/test/environment/coverage/coverage.svh(131) @ 1775: uvm_test_top.env.cov [cov] Memory coverage  = 63.54%
# UVM_INFO src/test/environment/coverage/coverage.svh(132) @ 1775: uvm_test_top.env.cov [cov] Control coverage = 100.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(133) @ 1775: uvm_test_top.env.cov [cov] Data coverage    = 9.65%
# UVM_INFO src/test/environment/coverage/coverage.svh(134) @ 1775: uvm_test_top.env.cov [cov] Event coverage   = 43.52%
# UVM_INFO src/test/environment/scoreboard.svh(225) @ 1775: uvm_test_top.env.scb [scb] BYTE MATCH / TOTAL : 19 / 28
# UVM_INFO src/test/environment/scoreboard.svh(226) @ 1775: uvm_test_top.env.scb [scb] BYTE FAIL : 32%
# UVM_INFO src/test/environment/scoreboard.svh(227) @ 1775: uvm_test_top.env.scb [scb] CORRECT PACKETS : 1
# UVM_INFO src/test/environment/scoreboard.svh(228) @ 1775: uvm_test_top.env.scb [scb] DROPPED PACKETS : 15
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 1775: uvm_test_top.env.scb [scb] PORT 0: INPUT PACKETS: 0 ; OUTPUT PACKETS : 2
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 1775: uvm_test_top.env.scb [scb] PORT 1: INPUT PACKETS: 1 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 1775: uvm_test_top.env.scb [scb] PORT 2: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 1775: uvm_test_top.env.scb [scb] PORT 3: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [cov]     5
# [reset_agent_monitor]     3
# [scb]     8
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1775 ns  Iteration: 109  Instance: /testbench
# Saving coverage database on exit...
# End time: 12:46:35 on Feb 09,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
