{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:3.1-56.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3877466 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3877465 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3879385, 3879382, 3879379, 3879376, 3879373, 3879370 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877463 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 3877462 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "uart1.switches_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879505 ],
            "Q": [ 3879678 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879092 ]
          }
        },
        "calc1.4_bit_adder_i38.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:337.20-342.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877708 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877698 ]
          }
        },
        "calc1.4_bit_adder_i38.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:337.20-342.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877753 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877766 ]
          }
        },
        "calc1.4_bit_adder_i38.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:337.20-342.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877795 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877784 ]
          }
        },
        "calc1.4_bit_adder_i38.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:346.20-351.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877813 ],
            "CE": [ 3877812 ],
            "Q": [ 3877694 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877687 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879657 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880224 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879667 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880222 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879668 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880220 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879414 ],
            "CE": [ 3879508 ],
            "Q": [ 3879511 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879509 ]
          }
        },
        "calc1.4_bit_adder_i39.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:377.20-382.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877721 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877938 ]
          }
        },
        "calc1.4_bit_adder_i39.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:377.20-382.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877809 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877973 ]
          }
        },
        "calc1.4_bit_adder_i39.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:386.20-391.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877975 ],
            "CE": [ 3877812 ],
            "Q": [ 3877934 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877927 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879656 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880226 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879669 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880218 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879670 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880216 ]
          }
        },
        "calc1.4_bit_adder_i39.s6_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:386.20-391.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878015 ],
            "CE": [ 3877812 ],
            "Q": [ 3877965 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878014 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879905 ],
            "CE": [ 3879672 ],
            "Q": [ 3879897 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879898 ]
          }
        },
        "calc1.4_bit_adder_i40.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:417.20-422.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878062 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878052 ]
          }
        },
        "calc1.4_bit_adder_i40.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:417.20-422.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878093 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878106 ]
          }
        },
        "calc1.4_bit_adder_i40.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:417.20-422.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878120 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878110 ]
          }
        },
        "calc1.4_bit_adder_i40.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:426.20-431.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878123 ],
            "CE": [ 3877812 ],
            "Q": [ 3878048 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878041 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879655 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880228 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879639 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880214 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879660 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880212 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879641 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880210 ]
          }
        },
        "calc1.4_bit_adder_i41.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:457.20-462.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878221 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878211 ]
          }
        },
        "calc1.4_bit_adder_i41.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:457.20-462.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878252 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878265 ]
          }
        },
        "calc1.4_bit_adder_i41.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:457.20-462.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878279 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878269 ]
          }
        },
        "calc1.4_bit_adder_i41.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:466.20-471.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878282 ],
            "CE": [ 3877812 ],
            "Q": [ 3878207 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878200 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879644 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880208 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879645 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880206 ]
          }
        },
        "uart1.dataIn_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879492 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879402 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879646 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880204 ]
          }
        },
        "calc1.4_bit_adder_i42.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:497.20-502.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878392 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878382 ]
          }
        },
        "calc1.4_bit_adder_i42.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:497.20-502.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878435 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878448 ]
          }
        },
        "calc1.4_bit_adder_i42.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:497.20-502.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878476 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878466 ]
          }
        },
        "calc1.4_bit_adder_i42.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:506.20-511.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878493 ],
            "CE": [ 3877812 ],
            "Q": [ 3878378 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878371 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879647 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880202 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879649 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880200 ]
          }
        },
        "uart1.dataIn_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879066 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879092 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879650 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880198 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879748 ],
            "CE": [ 3879745 ],
            "Q": [ 3878868 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879750 ]
          }
        },
        "calc1.4_bit_adder_i43.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:537.20-542.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878405 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878571 ]
          }
        },
        "calc1.4_bit_adder_i43.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:537.20-542.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878490 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878606 ]
          }
        },
        "calc1.4_bit_adder_i43.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:546.20-551.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878608 ],
            "CE": [ 3877812 ],
            "Q": [ 3878567 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878560 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879651 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880196 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879652 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880194 ]
          }
        },
        "calc1.4_bit_adder_i43.s6_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:546.20-551.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878648 ],
            "CE": [ 3877812 ],
            "Q": [ 3878598 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878647 ]
          }
        },
        "calc1.4_bit_adder_i44.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:577.20-582.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878695 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878685 ]
          }
        },
        "calc1.4_bit_adder_i44.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:577.20-582.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878726 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878739 ]
          }
        },
        "calc1.4_bit_adder_i44.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:577.20-582.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878753 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878743 ]
          }
        },
        "calc1.4_bit_adder_i44.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:586.20-591.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878756 ],
            "CE": [ 3877812 ],
            "Q": [ 3878681 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878674 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879654 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880192 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879662 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880190 ]
          }
        },
        "uart1.dataIn_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879402 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879489 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880038 ],
            "CE": [ 3879672 ],
            "Q": [ 3879810 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879811 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879414 ],
            "CE": [ 3879508 ],
            "Q": [ 3879515 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879513 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879718 ],
            "CE": [ 3879694 ],
            "Q": [ 3877678 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879717 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:35.1-38.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879664 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880188 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880066 ],
            "CE": [ 3879672 ],
            "Q": [ 3879830 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879831 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880031 ],
            "CE": [ 3879672 ],
            "Q": [ 3879797 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879798 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879701 ],
            "CE": [ 3879694 ],
            "Q": [ 3879699 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879698 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:617.20-622.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878851 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878843 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880024 ],
            "CE": [ 3879672 ],
            "Q": [ 3879792 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879793 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879696 ],
            "CE": [ 3879694 ],
            "Q": [ 3877679 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879695 ]
          }
        },
        "uart1.txState_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880145 ],
            "Q": [ 3878886 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878883 ]
          }
        },
        "clkdiv_DFF_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:46.3-49.6|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879344 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879343 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880012 ],
            "CE": [ 3879672 ],
            "Q": [ 3879862 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879863 ]
          }
        },
        "clkdiv_DFF_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:46.3-49.6|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879350 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879349 ]
          }
        },
        "uart1.switches_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879505 ],
            "Q": [ 3879687 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879062 ]
          }
        },
        "uart1.switches_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879505 ],
            "Q": [ 3879684 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879064 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880005 ],
            "CE": [ 3879672 ],
            "Q": [ 3879804 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879806 ]
          }
        },
        "uart1.switches_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879505 ],
            "Q": [ 3879681 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879066 ]
          }
        },
        "uart1.switches_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879505 ],
            "Q": [ 3879675 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879398 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879998 ],
            "CE": [ 3879672 ],
            "Q": [ 3879887 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879888 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879991 ],
            "CE": [ 3879672 ],
            "Q": [ 3879883 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879885 ]
          }
        },
        "clklow_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:32.3-38.6|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877651 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879341 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879984 ],
            "CE": [ 3879672 ],
            "Q": [ 3879878 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879879 ]
          }
        },
        "calc1.4_bit_adder_i45.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:617.20-622.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878953 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878966 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:617.20-622.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878978 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878970 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879970 ],
            "CE": [ 3879672 ],
            "Q": [ 3879873 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879874 ]
          }
        },
        "clkdiv_DFF_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:46.3-49.6|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879353 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879352 ]
          }
        },
        "clkdiv_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:46.3-49.6|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879341 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879340 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879963 ],
            "CE": [ 3879672 ],
            "Q": [ 3879867 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879869 ]
          }
        },
        "clkdiv_DFF_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:46.3-49.6|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879347 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879346 ]
          }
        },
        "calc1.4_bit_adder_i45.s4_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:103.3-107.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:626.20-631.21|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879003 ],
            "CE": [ 3877812 ],
            "Q": [ 3878839 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878832 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880304 ],
            "CE": [ 3880078 ],
            "Q": [ 3880081 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880079 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879956 ],
            "CE": [ 3879672 ],
            "Q": [ 3879840 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879842 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880059 ],
            "CE": [ 3879672 ],
            "Q": [ 3879825 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879826 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879949 ],
            "CE": [ 3879672 ],
            "Q": [ 3879780 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879781 ]
          }
        },
        "uart1.buffer_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879397 ],
            "Q": [ 3879398 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879062 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879942 ],
            "CE": [ 3879672 ],
            "Q": [ 3879775 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879776 ]
          }
        },
        "uart1.byteReady_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879408 ],
            "Q": [ 3879406 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879410 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879935 ],
            "CE": [ 3879672 ],
            "Q": [ 3879859 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879860 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879982 ],
            "CE": [ 3879672 ],
            "Q": [ 3879787 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879788 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880052 ],
            "CE": [ 3879672 ],
            "Q": [ 3879820 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879821 ]
          }
        },
        "calc1.4_bit_comparator_i1.s0_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879060 ],
            "Q": [ 3877820 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879062 ]
          }
        },
        "calc1.4_bit_comparator_i1.s1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879060 ],
            "Q": [ 3877864 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879064 ]
          }
        },
        "calc1.4_bit_comparator_i1.s2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879060 ],
            "Q": [ 3877872 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879066 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879928 ],
            "CE": [ 3879672 ],
            "Q": [ 3879856 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879857 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879414 ],
            "CE": [ 3879508 ],
            "Q": [ 3879519 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879517 ]
          }
        },
        "calc1.4_bit_comparator_i1.s3_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879060 ],
            "Q": [ 3877881 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879092 ]
          }
        },
        "calc1.DA_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:93.1-103.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879060 ],
            "Q": [ 3879116 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879111 ]
          }
        },
        "calc1.DIG_D_FF_1bit_i0.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:20.3-23.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:286.17-291.18|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879121 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879116 ]
          }
        },
        "calc1.DIG_D_FF_1bit_i3.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:20.3-23.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:313.17-317.18|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879129 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879126 ]
          }
        },
        "calc1.DIG_D_FF_1bit_i5.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:20.3-23.6|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:328.17-332.18|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879136 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879134 ]
          }
        },
        "uart1.dataIn_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879062 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879064 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879921 ],
            "CE": [ 3879672 ],
            "Q": [ 3879851 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879852 ]
          }
        },
        "uart1.prevByteReady_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:85.1-87.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879400 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879406 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879914 ],
            "CE": [ 3879672 ],
            "Q": [ 3879846 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879847 ]
          }
        },
        "uart1.dataIn_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879405 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879492 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879907 ],
            "CE": [ 3879672 ],
            "Q": [ 3879835 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879836 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879903 ],
            "CE": [ 3879672 ],
            "Q": [ 3879894 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879895 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880045 ],
            "CE": [ 3879672 ],
            "Q": [ 3879815 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879816 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879748 ],
            "CE": [ 3879745 ],
            "Q": [ 3878876 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879752 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:119.1-172.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879748 ],
            "CE": [ 3879745 ],
            "Q": [ 3878893 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879746 ]
          }
        },
        "uart1.dataIn_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879092 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879111 ]
          }
        },
        "uart1.dataIn_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879064 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879066 ]
          }
        },
        "uart1.dataIn_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:40.1-81.4|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879488 ],
            "Q": [ 3879111 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879405 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878781 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878735 ],
            "B": [ 3878726 ],
            "A": [ 3878706 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878782 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878735 ],
            "B": [ 3878726 ],
            "A": [ 3878706 ]
          }
        },
        "calc1.4_bit_adder_i44.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878790 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i44.s6_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878793 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878735 ],
            "B": [ 3878726 ],
            "A": [ 3878715 ]
          }
        },
        "calc1.4_bit_adder_i44.s6_LUT3_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878795 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878735 ],
            "B": [ 3878726 ],
            "A": [ 3878715 ]
          }
        },
        "calc1.4_bit_adder_i44.s6_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878797 ],
            "CLK": [  ],
            "D": [ 3878735 ],
            "C": [ 3878726 ],
            "B": [ 3878715 ],
            "A": [ 3878779 ]
          }
        },
        "calc1.4_bit_adder_i44.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878808 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i44.s7_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878779 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878807 ],
            "A": [ 3878753 ]
          }
        },
        "calc1.4_bit_adder_i44.s7_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878773 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878807 ],
            "A": [ 3878753 ]
          }
        },
        "calc1.4_bit_adder_i45.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878839 ],
            "A": [ 3878823 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878854 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3878851 ],
            "A": [ 3878695 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878856 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878854 ],
            "A": [ 3878857 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878859 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878861 ],
            "A": [ 3878860 ]
          }
        },
        "uart1.uart_rx_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879414 ],
            "CLK": [  ],
            "D": [ 3879489 ],
            "C": [ 3879478 ],
            "B": [ 3879479 ],
            "A": [ 3879481 ]
          }
        },
        "uart1.uart_rx_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879601 ],
            "CLK": [  ],
            "D": [ 3879469 ],
            "C": [ 3879468 ],
            "B": [ 3879467 ],
            "A": [ 3879466 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878878 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878879 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878883 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878889 ],
            "A": [ 3878886 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878892 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878889 ],
            "B": [ 3878893 ],
            "A": [ 3877678 ]
          }
        },
        "uart1.uart_rx_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879580 ],
            "CLK": [  ],
            "D": [ 3879479 ],
            "C": [ 3879478 ],
            "B": [ 3879481 ],
            "A": [ 3879489 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878904 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877667 ],
            "A": [ 3877711 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878395 ],
            "A": [ 3878353 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880180 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878914 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877768 ],
            "A": [ 3877798 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878915 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880179 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878479 ],
            "A": [ 3878450 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878857 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3878823 ],
            "A": [ 3878665 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878861 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3878191 ],
            "A": [ 3878032 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878860 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3878221 ],
            "A": [ 3878062 ]
          }
        },
        "calc1.4_bit_adder_i45.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879013 ],
            "CE": [ 3877812 ],
            "Q": [ 3879012 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878935 ],
            "A": [ 3878933 ]
          }
        },
        "calc1.4_bit_adder_i45.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879055 ],
            "CE": [ 3877812 ],
            "Q": [ 3879054 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878933 ],
            "A": [ 3878942 ]
          }
        },
        "calc1.4_bit_adder_i45.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878942 ],
            "CLK": [  ],
            "D": [ 3878962 ],
            "C": [ 3878953 ],
            "B": [ 3878944 ],
            "A": [ 3878935 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878981 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3878978 ],
            "A": [ 3878753 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878983 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878981 ],
            "A": [ 3878984 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878986 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878988 ],
            "A": [ 3878987 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_8_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880062 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880149 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3879699 ],
            "B": [ 3877679 ],
            "A": [ 3878889 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878996 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878984 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3878953 ],
            "A": [ 3878726 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878988 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3878252 ],
            "A": [ 3878093 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878987 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3878279 ],
            "A": [ 3878120 ]
          }
        },
        "calc1.4_bit_adder_i45.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879003 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879013 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878944 ],
            "CLK": [  ],
            "D": [ 3878839 ],
            "C": [ 3878823 ],
            "B": [ 3879012 ],
            "A": [ 3878851 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878935 ],
            "CLK": [  ],
            "D": [ 3879012 ],
            "C": [ 3878851 ],
            "B": [ 3878839 ],
            "A": [ 3878823 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879760 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878893 ],
            "B": [ 3878868 ],
            "A": [ 3878876 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879022 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879023 ],
            "CLK": [  ],
            "D": [ 3878962 ],
            "C": [ 3878953 ],
            "B": [ 3878935 ],
            "A": [ 3879026 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879713 ],
            "CLK": [  ],
            "D": [ 3879847 ],
            "C": [ 3879852 ],
            "B": [ 3879857 ],
            "A": [ 3879860 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879028 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878962 ],
            "B": [ 3878953 ],
            "A": [ 3878935 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879029 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878962 ],
            "B": [ 3878953 ],
            "A": [ 3878935 ]
          }
        },
        "calc1.4_bit_adder_i45.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879037 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i45.s6_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878962 ],
            "B": [ 3878953 ],
            "A": [ 3878944 ]
          }
        },
        "calc1.4_bit_adder_i45.s6_LUT3_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879042 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878962 ],
            "B": [ 3878953 ],
            "A": [ 3878944 ]
          }
        },
        "calc1.4_bit_adder_i45.s6_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879044 ],
            "CLK": [  ],
            "D": [ 3878962 ],
            "C": [ 3878953 ],
            "B": [ 3878944 ],
            "A": [ 3879026 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879715 ],
            "CLK": [  ],
            "D": [ 3879776 ],
            "C": [ 3879781 ],
            "B": [ 3879879 ],
            "A": [ 3879888 ]
          }
        },
        "calc1.4_bit_adder_i45.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879055 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i45.s7_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879054 ],
            "A": [ 3878978 ]
          }
        },
        "calc1.4_bit_adder_i45.s7_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879054 ],
            "A": [ 3878978 ]
          }
        },
        "calc1.4_bit_comparator_i1.s2_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879068 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877872 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.4_bit_comparator_i1.s2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877812 ],
            "CLK": [  ],
            "D": [ 3877881 ],
            "C": [ 3877872 ],
            "B": [ 3877864 ],
            "A": [ 3877628 ]
          }
        },
        "calc1.DIG_D_FF_1bit_i5.state_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877628 ],
            "CLK": [  ],
            "D": [ 3879134 ],
            "C": [ 3879136 ],
            "B": [ 3879116 ],
            "A": [ 3879121 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877779 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3877836 ],
            "C": [ 3878014 ],
            "B": [ 3877753 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877676 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3877663 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3877927 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880152 ],
            "CLK": [  ],
            "D": [ 3879874 ],
            "C": [ 3879806 ],
            "B": [ 3879885 ],
            "A": [ 3879863 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880156 ],
            "CLK": [  ],
            "D": [ 3879793 ],
            "C": [ 3879798 ],
            "B": [ 3879811 ],
            "A": [ 3879816 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879144 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877708 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879145 ],
            "CLK": [  ],
            "D": [ 3877946 ],
            "C": [ 3877948 ],
            "B": [ 3877708 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877836 ],
            "B": [ 3877946 ],
            "A": [ 3877955 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879142 ],
            "CLK": [  ],
            "D": [ 3877795 ],
            "C": [ 3877836 ],
            "B": [ 3877946 ],
            "A": [ 3877955 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878032 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3877676 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3878041 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880157 ],
            "CLK": [  ],
            "D": [ 3879821 ],
            "C": [ 3879826 ],
            "B": [ 3879831 ],
            "A": [ 3879836 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880167 ],
            "CLK": [  ],
            "D": [ 3879793 ],
            "C": [ 3879816 ],
            "B": [ 3879826 ],
            "A": [ 3879831 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879155 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877779 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879156 ],
            "CLK": [  ],
            "D": [ 3879159 ],
            "C": [ 3878162 ],
            "B": [ 3877779 ],
            "A": [ 3879070 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880168 ],
            "CLK": [  ],
            "D": [ 3879852 ],
            "C": [ 3879857 ],
            "B": [ 3879776 ],
            "A": [ 3879888 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879161 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877721 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879162 ],
            "CLK": [  ],
            "D": [ 3878073 ],
            "C": [ 3878071 ],
            "B": [ 3877721 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879152 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878071 ],
            "B": [ 3877836 ],
            "A": [ 3878080 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879153 ],
            "CLK": [  ],
            "D": [ 3877809 ],
            "C": [ 3878071 ],
            "B": [ 3877836 ],
            "A": [ 3878080 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878191 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3878032 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3878200 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879755 ],
            "CLK": [  ],
            "D": [ 3879806 ],
            "C": [ 3879885 ],
            "B": [ 3880168 ],
            "A": [ 3880167 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879757 ],
            "CLK": [  ],
            "D": [ 3880159 ],
            "C": [ 3880161 ],
            "B": [ 3880163 ],
            "A": [ 3880155 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879172 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878093 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879173 ],
            "CLK": [  ],
            "D": [ 3879176 ],
            "C": [ 3878321 ],
            "B": [ 3878093 ],
            "A": [ 3879070 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880155 ],
            "CLK": [  ],
            "D": [ 3879901 ],
            "C": [ 3879895 ],
            "B": [ 3879898 ],
            "A": [ 3879788 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879178 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878062 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879179 ],
            "CLK": [  ],
            "D": [ 3878232 ],
            "C": [ 3878230 ],
            "B": [ 3878062 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879169 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878230 ],
            "B": [ 3877836 ],
            "A": [ 3878239 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879170 ],
            "CLK": [  ],
            "D": [ 3878120 ],
            "C": [ 3878230 ],
            "B": [ 3877836 ],
            "A": [ 3878239 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878350 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3878191 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3878371 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880163 ],
            "CLK": [  ],
            "D": [ 3879798 ],
            "C": [ 3879811 ],
            "B": [ 3879821 ],
            "A": [ 3879836 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880161 ],
            "CLK": [  ],
            "D": [ 3879842 ],
            "C": [ 3879874 ],
            "B": [ 3879869 ],
            "A": [ 3879863 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879189 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878252 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879190 ],
            "CLK": [  ],
            "D": [ 3879193 ],
            "C": [ 3878532 ],
            "B": [ 3878252 ],
            "A": [ 3879070 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880159 ],
            "CLK": [  ],
            "D": [ 3879847 ],
            "C": [ 3879860 ],
            "B": [ 3879781 ],
            "A": [ 3879879 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879195 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878221 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879196 ],
            "CLK": [  ],
            "D": [ 3878416 ],
            "C": [ 3878414 ],
            "B": [ 3878221 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879186 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878414 ],
            "B": [ 3877836 ],
            "A": [ 3878423 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879187 ],
            "CLK": [  ],
            "D": [ 3878279 ],
            "C": [ 3878414 ],
            "B": [ 3877836 ],
            "A": [ 3878423 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878461 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3877836 ],
            "C": [ 3878647 ],
            "B": [ 3878435 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878362 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3878350 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3878560 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879709 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880157 ],
            "B": [ 3880156 ],
            "A": [ 3880155 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879711 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879869 ],
            "B": [ 3879842 ],
            "A": [ 3880152 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879207 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878392 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879208 ],
            "CLK": [  ],
            "D": [ 3878579 ],
            "C": [ 3878581 ],
            "B": [ 3878392 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879204 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877836 ],
            "B": [ 3878579 ],
            "A": [ 3878588 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879205 ],
            "CLK": [  ],
            "D": [ 3878476 ],
            "C": [ 3877836 ],
            "B": [ 3878579 ],
            "A": [ 3878588 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878665 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3878362 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3878674 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878883 ],
            "A": [ 3880149 ]
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1101110011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880145 ],
            "Q": [ 3878889 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3878889 ],
            "C": [ 3878886 ],
            "B": [ 3880149 ],
            "A": [ 3879760 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879218 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878461 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879219 ],
            "CLK": [  ],
            "D": [ 3879222 ],
            "C": [ 3878795 ],
            "B": [ 3878461 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879224 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878405 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879225 ],
            "CLK": [  ],
            "D": [ 3878706 ],
            "C": [ 3878704 ],
            "B": [ 3878405 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879215 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878704 ],
            "B": [ 3877836 ],
            "A": [ 3878713 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879216 ],
            "CLK": [  ],
            "D": [ 3878490 ],
            "C": [ 3878704 ],
            "B": [ 3877836 ],
            "A": [ 3878713 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3878823 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3878665 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3878832 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879235 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878726 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879236 ],
            "CLK": [  ],
            "D": [ 3879239 ],
            "C": [ 3879042 ],
            "B": [ 3878726 ],
            "A": [ 3879070 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880140 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878898 ],
            "A": [ 3878993 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879241 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878695 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879242 ],
            "CLK": [  ],
            "D": [ 3878935 ],
            "C": [ 3878933 ],
            "B": [ 3878695 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878933 ],
            "B": [ 3877836 ],
            "A": [ 3878942 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879233 ],
            "CLK": [  ],
            "D": [ 3878753 ],
            "C": [ 3878933 ],
            "B": [ 3877836 ],
            "A": [ 3878942 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877628 ],
            "Q": [ 3877663 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [ 3877820 ],
            "C": [ 3879070 ],
            "B": [ 3877836 ],
            "A": [ 3877687 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_5_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880040 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880136 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879252 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879068 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111010101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879253 ],
            "CLK": [  ],
            "D": [ 3877891 ],
            "C": [ 3877733 ],
            "B": [ 3877730 ],
            "A": [ 3879068 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880135 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879257 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877864 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879258 ],
            "CLK": [  ],
            "D": [ 3877730 ],
            "C": [ 3877733 ],
            "B": [ 3877864 ],
            "A": [ 3879070 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879249 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877836 ],
            "B": [ 3877730 ],
            "A": [ 3877741 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879250 ],
            "CLK": [  ],
            "D": [ 3877881 ],
            "C": [ 3877836 ],
            "B": [ 3877730 ],
            "A": [ 3877741 ]
          }
        },
        "calc1.DIG_Register_i2.D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879116 ],
            "Q": [ 3879126 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879121 ],
            "A": [ 3877836 ]
          }
        },
        "calc1.DIG_Register_i2.state_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879070 ],
            "CLK": [  ],
            "D": [ 3879126 ],
            "C": [ 3877864 ],
            "B": [ 3877881 ],
            "A": [ 3877872 ]
          }
        },
        "calc1.DIG_Register_i4.D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879116 ],
            "Q": [ 3879134 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879129 ],
            "A": [ 3879126 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_5_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879276 ],
            "CLK": [  ],
            "D": [ 3877779 ],
            "C": [ 3877948 ],
            "B": [ 3877999 ],
            "A": [ 3877809 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879277 ],
            "CLK": [  ],
            "D": [ 3877779 ],
            "C": [ 3877948 ],
            "B": [ 3877999 ],
            "A": [ 3877809 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879281 ],
            "CLK": [  ],
            "D": [ 3877779 ],
            "C": [ 3877948 ],
            "B": [ 3877999 ],
            "A": [ 3877809 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879282 ],
            "CLK": [  ],
            "D": [ 3877779 ],
            "C": [ 3877948 ],
            "B": [ 3877999 ],
            "A": [ 3877809 ]
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878157 ],
            "CE": [ 3877812 ],
            "Q": [ 3878102 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879159 ],
            "A": [ 3878162 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879289 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879290 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878316 ],
            "CE": [ 3877812 ],
            "Q": [ 3878261 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879176 ],
            "A": [ 3878321 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880127 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878902 ],
            "A": [ 3878871 ]
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879298 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878527 ],
            "CE": [ 3877812 ],
            "Q": [ 3878444 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879193 ],
            "A": [ 3878532 ]
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879305 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879306 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879313 ],
            "CLK": [  ],
            "D": [ 3878461 ],
            "C": [ 3878581 ],
            "B": [ 3878632 ],
            "A": [ 3878490 ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879314 ],
            "CLK": [  ],
            "D": [ 3878461 ],
            "C": [ 3878581 ],
            "B": [ 3878632 ],
            "A": [ 3878490 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880122 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879318 ],
            "CLK": [  ],
            "D": [ 3878461 ],
            "C": [ 3878581 ],
            "B": [ 3878632 ],
            "A": [ 3878490 ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879319 ],
            "CLK": [  ],
            "D": [ 3878461 ],
            "C": [ 3878581 ],
            "B": [ 3878632 ],
            "A": [ 3878490 ]
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878790 ],
            "CE": [ 3877812 ],
            "Q": [ 3878735 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879222 ],
            "A": [ 3878795 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_8_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880061 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879037 ],
            "CE": [ 3877812 ],
            "Q": [ 3878962 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879239 ],
            "A": [ 3879042 ]
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879334 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879335 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.Mux_4x1_NBits_i8.in_3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877888 ],
            "CE": [ 3877812 ],
            "Q": [ 3877762 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [ 3877891 ],
            "B": [ 3877733 ],
            "A": [ 3877730 ]
          }
        },
        "uart1.buffer_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879397 ],
            "CLK": [  ],
            "D": [ 3879406 ],
            "C": [ 3879405 ],
            "B": [ 3879402 ],
            "A": [ 3879400 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879408 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879415 ],
            "B": [ 3879414 ],
            "A": [ 3879410 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879554 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879421 ],
            "C": [ 3879420 ],
            "B": [ 3879418 ],
            "A": [ 3879415 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879558 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879424 ],
            "C": [ 3879420 ],
            "B": [ 3879418 ],
            "A": [ 3879415 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879562 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879427 ],
            "C": [ 3879420 ],
            "B": [ 3879418 ],
            "A": [ 3879415 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879570 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879430 ],
            "C": [ 3879420 ],
            "B": [ 3879418 ],
            "A": [ 3879415 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879576 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879433 ],
            "C": [ 3879420 ],
            "B": [ 3879418 ],
            "A": [ 3879415 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879578 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879438 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879544 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879442 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879546 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879445 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879534 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879448 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879538 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879451 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879566 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879454 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879574 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879457 ],
            "B": [ 3879437 ],
            "A": [ 3879420 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879580 ],
            "Q": [ 3879550 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879460 ],
            "B": [ 3879420 ],
            "A": [ 3879437 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879462 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879463 ],
            "CLK": [  ],
            "D": [ 3879469 ],
            "C": [ 3879468 ],
            "B": [ 3879467 ],
            "A": [ 3879466 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879466 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879424 ],
            "A": [ 3879421 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879410 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879481 ],
            "B": [ 3879479 ],
            "A": [ 3879478 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879469 ],
            "CLK": [  ],
            "D": [ 3879448 ],
            "C": [ 3879451 ],
            "B": [ 3879454 ],
            "A": [ 3879457 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879468 ],
            "CLK": [  ],
            "D": [ 3879475 ],
            "C": [ 3879438 ],
            "B": [ 3879442 ],
            "A": [ 3879445 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879467 ],
            "CLK": [  ],
            "D": [ 3879427 ],
            "C": [ 3879433 ],
            "B": [ 3879430 ],
            "A": [ 3879460 ]
          }
        },
        "uart1.dataIn_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879478 ],
            "B": [ 3879481 ],
            "A": [ 3879479 ]
          }
        },
        "uart1.prevByteReady_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879503 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879406 ],
            "B": [ 3879400 ],
            "A": [ 3879405 ]
          }
        },
        "uart1.prevByteReady_LUT3_I1_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879505 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879492 ],
            "B": [ 3879402 ],
            "A": [ 3879503 ]
          }
        },
        "uart1.prevByteReady_LUT3_I1_F_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879060 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879503 ],
            "B": [ 3879492 ],
            "A": [ 3879402 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879414 ],
            "A": [ 3879488 ]
          }
        },
        "uart1.rxState_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879594 ],
            "CLK": [  ],
            "D": [ 3879580 ],
            "C": [ 3879420 ],
            "B": [ 3879437 ],
            "A": [ 3879601 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879594 ],
            "Q": [ 3879478 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879604 ],
            "B": [ 3879603 ],
            "A": [ 3879418 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879594 ],
            "Q": [ 3879481 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [ 3879604 ],
            "B": [ 3879481 ],
            "A": [ 3879478 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I0_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879418 ],
            "A": [ 3879410 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879418 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879478 ],
            "B": [ 3879479 ],
            "A": [ 3879481 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879609 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879566 ],
            "A": [ 3879558 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879611 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879578 ],
            "B": [ 3879544 ],
            "A": [ 3879546 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879481 ],
            "B": [ 3879478 ],
            "A": [ 3879479 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879614 ],
            "CLK": [  ],
            "D": [ 3879534 ],
            "C": [ 3879538 ],
            "B": [ 3879554 ],
            "A": [ 3879570 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879616 ],
            "CLK": [  ],
            "D": [ 3879562 ],
            "C": [ 3879550 ],
            "B": [ 3879574 ],
            "A": [ 3879576 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879618 ],
            "CLK": [  ],
            "D": [ 3879614 ],
            "C": [ 3879611 ],
            "B": [ 3879616 ],
            "A": [ 3879609 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880112 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879620 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880111 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879623 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879624 ],
            "CLK": [  ],
            "D": [ 3879479 ],
            "C": [ 3879515 ],
            "B": [ 3879519 ],
            "A": [ 3879511 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879594 ],
            "Q": [ 3879479 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879511 ],
            "C": [ 3879519 ],
            "B": [ 3879515 ],
            "A": [ 3879488 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880304 ],
            "CE": [  ],
            "Q": [ 3879631 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [ 3879636 ],
            "C": [ 3879635 ],
            "B": [ 3879634 ],
            "A": [ 3879633 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879633 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879642 ],
            "B": [ 3879641 ],
            "A": [ 3879639 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879642 ],
            "CLK": [  ],
            "D": [ 3879647 ],
            "C": [ 3879646 ],
            "B": [ 3879645 ],
            "A": [ 3879644 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879636 ],
            "CLK": [  ],
            "D": [ 3879652 ],
            "C": [ 3879651 ],
            "B": [ 3879650 ],
            "A": [ 3879649 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879635 ],
            "CLK": [  ],
            "D": [ 3879657 ],
            "C": [ 3879656 ],
            "B": [ 3879655 ],
            "A": [ 3879654 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879634 ],
            "CLK": [  ],
            "D": [ 3879665 ],
            "C": [ 3879664 ],
            "B": [ 3879662 ],
            "A": [ 3879660 ]
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879665 ],
            "CLK": [  ],
            "D": [ 3879670 ],
            "C": [ 3879669 ],
            "B": [ 3879668 ],
            "A": [ 3879667 ]
          }
        },
        "uart1.startXMIT_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879672 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879631 ],
            "B": [ 3878889 ],
            "A": [ 3878886 ]
          }
        },
        "uart1.switches_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879372 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879675 ]
          }
        },
        "uart1.switches_LUT1_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879375 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879678 ]
          }
        },
        "uart1.switches_LUT1_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879378 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879681 ]
          }
        },
        "uart1.switches_LUT1_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879381 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879684 ]
          }
        },
        "uart1.switches_LUT1_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879384 ],
            "F": [  ],
            "CLK": [ 3879061 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879687 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_6_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880047 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_RESET_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879703 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_RESET_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879704 ],
            "CLK": [  ],
            "D": [ 3879715 ],
            "C": [ 3879713 ],
            "B": [ 3879711 ],
            "A": [ 3879709 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880107 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_RESET_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879720 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_RESET_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879721 ],
            "CLK": [  ],
            "D": [ 3879715 ],
            "C": [ 3879713 ],
            "B": [ 3879711 ],
            "A": [ 3879709 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880106 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879725 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879726 ],
            "CLK": [  ],
            "D": [ 3879713 ],
            "C": [ 3879729 ],
            "B": [ 3879711 ],
            "A": [ 3879709 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_6_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879739 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879740 ],
            "CLK": [  ],
            "D": [ 3879715 ],
            "C": [ 3879713 ],
            "B": [ 3879711 ],
            "A": [ 3879709 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879705 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878889 ],
            "A": [ 3878886 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879745 ],
            "CLK": [  ],
            "D": [ 3879748 ],
            "C": [ 3879758 ],
            "B": [ 3879757 ],
            "A": [ 3879755 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878889 ],
            "B": [ 3878886 ],
            "A": [ 3879760 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_RESET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879748 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879631 ],
            "B": [ 3878889 ],
            "A": [ 3878886 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_10_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879909 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_10_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880099 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_DFFRE_Q_11_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879916 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_11_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879917 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880098 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_DFFRE_Q_12_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879923 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_12_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879924 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_13_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879930 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_13_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880094 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_DFFRE_Q_14_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879937 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_14_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879938 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_DFFRE_Q_15_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879944 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_15_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_16_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879951 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_16_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_17_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879958 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_17_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879959 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_18_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879965 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_18_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879966 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_19_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879972 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_19_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879973 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880078 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879748 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_1_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879977 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_1_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879978 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_20_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879986 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_20_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879987 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_21_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879993 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_21_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880073 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_22_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880000 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_22_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880001 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_7_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880054 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_23_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880007 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_23_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_9_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_24_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880014 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_24_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880015 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_9_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880068 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_2_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880019 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_2_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_7_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880055 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_3_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880026 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_3_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880027 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_4_RESET_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880033 ],
            "CLK": [  ],
            "D": [ 3878886 ],
            "C": [ 3879755 ],
            "B": [ 3879757 ],
            "A": [ 3879631 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_4_RESET_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880034 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879755 ],
            "A": [ 3879757 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878776 ],
            "CLK": [  ],
            "D": [ 3878735 ],
            "C": [ 3878726 ],
            "B": [ 3878706 ],
            "A": [ 3878779 ]
          }
        },
        "uart1.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:5.11-5.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879061 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878606 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879205 ],
            "I0": [ 3879204 ]
          }
        },
        "btn2_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R5C1_IOBA",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:10.11-10.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877473 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i40.s6_LUT4_I3_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878166 ],
            "SEL": [ 3878140 ],
            "I1": [ 3878160 ],
            "I0": [ 3878164 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878138 ],
            "SEL": [ 3878082 ],
            "I1": [ 3878143 ],
            "I0": [ 3878142 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878139 ],
            "SEL": [ 3878082 ],
            "I1": [ 3878149 ],
            "I0": [ 3878148 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878775 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878706 ],
            "CLK": [  ],
            "D": [ 3878765 ],
            "C": [ 3878695 ],
            "B": [ 3878681 ],
            "A": [ 3878665 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878298 ],
            "SEL": [ 3878241 ],
            "I1": [ 3878308 ],
            "I0": [ 3878307 ]
          }
        },
        "uart1.uart_rx_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:6.11-6.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879489 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878715 ],
            "CLK": [  ],
            "D": [ 3878681 ],
            "C": [ 3878665 ],
            "B": [ 3878765 ],
            "A": [ 3878695 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878766 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878901 ],
            "SEL": [ 3878876 ],
            "I1": [ 3878910 ],
            "I0": [ 3878909 ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877904 ],
            "SEL": [ 3877795 ],
            "I1": [ 3877908 ],
            "I0": [ 3877907 ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877905 ],
            "SEL": [ 3877795 ],
            "I1": [ 3877913 ],
            "I0": [ 3877912 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877990 ],
            "SEL": [ 3877809 ],
            "I1": [ 3878002 ],
            "I0": [ 3878001 ]
          }
        },
        "calc1.4_bit_adder_i44.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878756 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878902 ],
            "SEL": [ 3878868 ],
            "I1": [ 3878901 ],
            "I0": [ 3878900 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878898 ],
            "SEL": [ 3878868 ],
            "I1": [ 3878897 ],
            "I0": [ 3878896 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880117 ],
            "SEL": [ 3878883 ],
            "I1": [ 3880133 ],
            "I0": [ 3880132 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880116 ],
            "SEL": [ 3878883 ],
            "I1": [ 3880120 ],
            "I0": [ 3880119 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880088 ],
            "SEL": [ 3878883 ],
            "I1": [ 3880104 ],
            "I0": [ 3880103 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880087 ],
            "SEL": [ 3878883 ],
            "I1": [ 3880091 ],
            "I0": [ 3880090 ]
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879239 ],
            "SEL": [ 3878935 ],
            "I1": [ 3879332 ],
            "I0": [ 3879046 ]
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879222 ],
            "SEL": [ 3878706 ],
            "I1": [ 3879324 ],
            "I0": [ 3878799 ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878647 ],
            "SEL": [ 3878590 ],
            "I1": [ 3879311 ],
            "I0": [ 3879310 ]
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879193 ],
            "SEL": [ 3878416 ],
            "I1": [ 3879303 ],
            "I0": [ 3878536 ]
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879176 ],
            "SEL": [ 3878232 ],
            "I1": [ 3879295 ],
            "I0": [ 3878325 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878871 ],
            "SEL": [ 3878876 ],
            "I1": [ 3878863 ],
            "I0": [ 3878870 ]
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879159 ],
            "SEL": [ 3878073 ],
            "I1": [ 3879287 ],
            "I0": [ 3878166 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878014 ],
            "SEL": [ 3877957 ],
            "I1": [ 3879274 ],
            "I0": [ 3879273 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878933 ],
            "SEL": [ 3879020 ],
            "I1": [ 3879019 ],
            "I0": [ 3879018 ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877730 ],
            "SEL": [ 3877900 ],
            "I1": [ 3877905 ],
            "I0": [ 3877904 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878704 ],
            "SEL": [ 3878773 ],
            "I1": [ 3878772 ],
            "I0": [ 3878771 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878579 ],
            "SEL": [ 3878632 ],
            "I1": [ 3878624 ],
            "I0": [ 3878623 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878414 ],
            "SEL": [ 3878510 ],
            "I1": [ 3878509 ],
            "I0": [ 3878508 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878230 ],
            "SEL": [ 3878299 ],
            "I1": [ 3878298 ],
            "I0": [ 3878297 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878071 ],
            "SEL": [ 3878140 ],
            "I1": [ 3878139 ],
            "I0": [ 3878138 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880085 ],
            "SEL": [ 3879699 ],
            "I1": [ 3880117 ],
            "I0": [ 3880116 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880084 ],
            "SEL": [ 3879699 ],
            "I1": [ 3880088 ],
            "I0": [ 3880087 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880079 ],
            "SEL": [ 3878892 ],
            "I1": [ 3880085 ],
            "I0": [ 3880084 ]
          }
        },
        "calc1.4_bit_adder_i44.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878713 ],
            "CLK": [  ],
            "D": [ 3878735 ],
            "C": [ 3878726 ],
            "B": [ 3878715 ],
            "A": [ 3878706 ]
          }
        },
        "calc1.4_bit_adder_i44.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878808 ],
            "CE": [ 3877812 ],
            "Q": [ 3878807 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878704 ],
            "A": [ 3878713 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:8.22-8.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879378 ],
            "PAD": [  ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:7.12-7.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3880081 ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i44.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878766 ],
            "CE": [ 3877812 ],
            "Q": [ 3878765 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878706 ],
            "A": [ 3878704 ]
          }
        },
        "calc1.4_bit_adder_i44.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878674 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878681 ],
            "A": [ 3878665 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878739 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879219 ],
            "I0": [ 3879218 ]
          }
        },
        "calc1.4_bit_adder_i43.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878651 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i43.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878648 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878640 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878639 ],
            "CLK": [  ],
            "D": [ 3878590 ],
            "C": [ 3878598 ],
            "B": [ 3878461 ],
            "A": [ 3878581 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878635 ],
            "CLK": [  ],
            "D": [ 3878590 ],
            "C": [ 3878598 ],
            "B": [ 3878461 ],
            "A": [ 3878581 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878634 ],
            "CLK": [  ],
            "D": [ 3878590 ],
            "C": [ 3878598 ],
            "B": [ 3878461 ],
            "A": [ 3878581 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878581 ],
            "CLK": [  ],
            "D": [ 3878617 ],
            "C": [ 3878405 ],
            "B": [ 3878567 ],
            "A": [ 3878362 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878211 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879179 ],
            "I0": [ 3879178 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878590 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3878362 ],
            "B": [ 3878617 ],
            "A": [ 3878405 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878618 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i43.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i43.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878588 ],
            "CLK": [  ],
            "D": [ 3878598 ],
            "C": [ 3878461 ],
            "B": [ 3878590 ],
            "A": [ 3878581 ]
          }
        },
        "calc1.4_bit_adder_i43.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878651 ],
            "CE": [ 3877812 ],
            "Q": [ 3878632 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878579 ],
            "A": [ 3878588 ]
          }
        },
        "calc1.4_bit_adder_i43.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878618 ],
            "CE": [ 3877812 ],
            "Q": [ 3878617 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878581 ],
            "A": [ 3878579 ]
          }
        },
        "calc1.4_bit_adder_i43.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878560 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878567 ],
            "A": [ 3878362 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878900 ],
            "SEL": [ 3878876 ],
            "I1": [ 3878905 ],
            "I0": [ 3878904 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878896 ],
            "SEL": [ 3878876 ],
            "I1": [ 3878915 ],
            "I0": [ 3878914 ]
          }
        },
        "calc1.4_bit_adder_i42.s7_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878510 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878544 ],
            "A": [ 3878476 ]
          }
        },
        "calc1.4_bit_adder_i42.s7_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878516 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878544 ],
            "A": [ 3878476 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878106 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879156 ],
            "I0": [ 3879155 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878509 ],
            "SEL": [ 3878425 ],
            "I1": [ 3878519 ],
            "I0": [ 3878518 ]
          }
        },
        "calc1.4_bit_adder_i42.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878545 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i42.s6_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878534 ],
            "CLK": [  ],
            "D": [ 3878444 ],
            "C": [ 3878435 ],
            "B": [ 3878425 ],
            "A": [ 3878516 ]
          }
        },
        "calc1.4_bit_adder_i44.s6_LUT4_I3_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878799 ],
            "SEL": [ 3878773 ],
            "I1": [ 3878793 ],
            "I0": [ 3878797 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878870 ],
            "SEL": [ 3878868 ],
            "I1": [ 3878879 ],
            "I0": [ 3878878 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:8.22-8.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879372 ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i42.s6_LUT3_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878532 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878444 ],
            "B": [ 3878435 ],
            "A": [ 3878425 ]
          }
        },
        "calc1.4_bit_adder_i42.s6_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878530 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878444 ],
            "B": [ 3878435 ],
            "A": [ 3878425 ]
          }
        },
        "calc1.4_bit_adder_i42.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878527 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:8.22-8.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879375 ],
            "PAD": [  ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877938 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879145 ],
            "I0": [ 3879144 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878624 ],
            "SEL": [ 3878490 ],
            "I1": [ 3878640 ],
            "I0": [ 3878639 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878519 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878444 ],
            "B": [ 3878435 ],
            "A": [ 3878416 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:8.22-8.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879381 ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878518 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878444 ],
            "B": [ 3878435 ],
            "A": [ 3878416 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878110 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879153 ],
            "I0": [ 3879152 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878513 ],
            "CLK": [  ],
            "D": [ 3878444 ],
            "C": [ 3878435 ],
            "B": [ 3878416 ],
            "A": [ 3878516 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878512 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878416 ],
            "CLK": [  ],
            "D": [ 3878502 ],
            "C": [ 3878392 ],
            "B": [ 3878378 ],
            "A": [ 3878350 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:8.22-8.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3880306 ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878425 ],
            "CLK": [  ],
            "D": [ 3878378 ],
            "C": [ 3878350 ],
            "B": [ 3878502 ],
            "A": [ 3878392 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878503 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i42.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878493 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877973 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879142 ],
            "I0": [ 3879141 ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:9.11-9.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877470 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878382 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879196 ],
            "I0": [ 3879195 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878897 ],
            "SEL": [ 3878876 ],
            "I1": [ 3878920 ],
            "I0": [ 3878919 ]
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878571 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879208 ],
            "I0": [ 3879207 ]
          }
        },
        "calc1.4_bit_adder_i42.s3_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878479 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3878490 ],
            "A": [ 3878476 ]
          }
        },
        "calc1.4_bit_adder_i42.s2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878450 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3878461 ],
            "A": [ 3878435 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3880306 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878743 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879216 ],
            "I0": [ 3879215 ]
          }
        },
        "calc1.4_bit_adder_i42.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878423 ],
            "CLK": [  ],
            "D": [ 3878444 ],
            "C": [ 3878435 ],
            "B": [ 3878425 ],
            "A": [ 3878416 ]
          }
        },
        "calc1.4_bit_adder_i42.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878545 ],
            "CE": [ 3877812 ],
            "Q": [ 3878544 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878414 ],
            "A": [ 3878423 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877784 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879250 ],
            "I0": [ 3879249 ]
          }
        },
        "calc1.4_bit_adder_i42.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878503 ],
            "CE": [ 3877812 ],
            "Q": [ 3878502 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878416 ],
            "A": [ 3878414 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878843 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879242 ],
            "I0": [ 3879241 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878966 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879236 ],
            "I0": [ 3879235 ]
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878970 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879233 ],
            "I0": [ 3879232 ]
          }
        },
        "calc1.4_bit_adder_i42.s1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878395 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3878405 ],
            "A": [ 3878392 ]
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878685 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879225 ],
            "I0": [ 3879224 ]
          }
        },
        "calc1.4_bit_adder_i42.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878371 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878378 ],
            "A": [ 3878350 ]
          }
        },
        "calc1.4_bit_adder_i42.s0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878353 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3878362 ],
            "A": [ 3878350 ]
          }
        },
        "calc1.4_bit_adder_i41.s7_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878299 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878333 ],
            "A": [ 3878279 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878448 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879190 ],
            "I0": [ 3879189 ]
          }
        },
        "calc1.4_bit_adder_i41.s7_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878305 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878333 ],
            "A": [ 3878279 ]
          }
        },
        "calc1.4_bit_adder_i41.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878334 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i41.s6_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878323 ],
            "CLK": [  ],
            "D": [ 3878261 ],
            "C": [ 3878252 ],
            "B": [ 3878241 ],
            "A": [ 3878305 ]
          }
        },
        "calc1.4_bit_adder_i45.s6_LUT4_I3_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879046 ],
            "SEL": [ 3879020 ],
            "I1": [ 3879040 ],
            "I0": [ 3879044 ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879019 ],
            "SEL": [ 3878944 ],
            "I1": [ 3879029 ],
            "I0": [ 3879028 ]
          }
        },
        "calc1.4_bit_adder_i41.s6_LUT3_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878321 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878261 ],
            "B": [ 3878252 ],
            "A": [ 3878241 ]
          }
        },
        "calc1.4_bit_adder_i41.s6_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878319 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878261 ],
            "B": [ 3878252 ],
            "A": [ 3878241 ]
          }
        },
        "calc1.4_bit_adder_i42.s6_LUT4_I3_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878536 ],
            "SEL": [ 3878510 ],
            "I1": [ 3878530 ],
            "I0": [ 3878534 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878771 ],
            "SEL": [ 3878715 ],
            "I1": [ 3878776 ],
            "I0": [ 3878775 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:8.22-8.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879384 ],
            "PAD": [  ]
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879018 ],
            "SEL": [ 3878944 ],
            "I1": [ 3879023 ],
            "I0": [ 3879022 ]
          }
        },
        "calc1.4_bit_adder_i41.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878316 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878308 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878261 ],
            "B": [ 3878252 ],
            "A": [ 3878232 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878307 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878261 ],
            "B": [ 3878252 ],
            "A": [ 3878232 ]
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878772 ],
            "SEL": [ 3878715 ],
            "I1": [ 3878782 ],
            "I0": [ 3878781 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878302 ],
            "CLK": [  ],
            "D": [ 3878261 ],
            "C": [ 3878252 ],
            "B": [ 3878232 ],
            "A": [ 3878305 ]
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878863 ],
            "SEL": [ 3878868 ],
            "I1": [ 3878856 ],
            "I0": [ 3878859 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878301 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878297 ],
            "SEL": [ 3878241 ],
            "I1": [ 3878302 ],
            "I0": [ 3878301 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878232 ],
            "CLK": [  ],
            "D": [ 3878291 ],
            "C": [ 3878221 ],
            "B": [ 3878207 ],
            "A": [ 3878191 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878241 ],
            "CLK": [  ],
            "D": [ 3878207 ],
            "C": [ 3878191 ],
            "B": [ 3878291 ],
            "A": [ 3878221 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_8_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880059 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880062 ],
            "I0": [ 3880061 ]
          }
        },
        "calc1.4_bit_adder_i41.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i41.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878282 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i41.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878239 ],
            "CLK": [  ],
            "D": [ 3878261 ],
            "C": [ 3878252 ],
            "B": [ 3878241 ],
            "A": [ 3878232 ]
          }
        },
        "calc1.4_bit_adder_i41.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878334 ],
            "CE": [ 3877812 ],
            "Q": [ 3878333 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878230 ],
            "A": [ 3878239 ]
          }
        },
        "uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880145 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880180 ],
            "I0": [ 3880179 ]
          }
        },
        "calc1.4_bit_adder_i41.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878292 ],
            "CE": [ 3877812 ],
            "Q": [ 3878291 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878232 ],
            "A": [ 3878230 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880133 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880141 ],
            "I0": [ 3880140 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880132 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880136 ],
            "I0": [ 3880135 ]
          }
        },
        "calc1.4_bit_adder_i41.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878200 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878207 ],
            "A": [ 3878191 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880120 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880128 ],
            "I0": [ 3880127 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880119 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880123 ],
            "I0": [ 3880122 ]
          }
        },
        "calc1.4_bit_adder_i40.s7_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878140 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878174 ],
            "A": [ 3878120 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878992 ],
            "SEL": [ 3878868 ],
            "I1": [ 3878996 ],
            "I0": [ 3878995 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880104 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880112 ],
            "I0": [ 3880111 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880103 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880107 ],
            "I0": [ 3880106 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880091 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880099 ],
            "I0": [ 3880098 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_6_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880045 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880048 ],
            "I0": [ 3880047 ]
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880090 ],
            "SEL": [ 3878893 ],
            "I1": [ 3880094 ],
            "I0": [ 3880093 ]
          }
        },
        "calc1.4_bit_adder_i40.s7_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878174 ],
            "A": [ 3878120 ]
          }
        },
        "calc1.4_bit_adder_i40.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878175 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i40.s6_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878164 ],
            "CLK": [  ],
            "D": [ 3878102 ],
            "C": [ 3878093 ],
            "B": [ 3878082 ],
            "A": [ 3878146 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879903 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880074 ],
            "I0": [ 3880073 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_9_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880066 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880069 ],
            "I0": [ 3880068 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_7_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880052 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880055 ],
            "I0": [ 3880054 ]
          }
        },
        "calc1.4_bit_adder_i40.s6_LUT3_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878162 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878102 ],
            "B": [ 3878093 ],
            "A": [ 3878082 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_5_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880038 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880041 ],
            "I0": [ 3880040 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877991 ],
            "SEL": [ 3877809 ],
            "I1": [ 3878007 ],
            "I0": [ 3878006 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_4_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880031 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880034 ],
            "I0": [ 3880033 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_16_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879949 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879952 ],
            "I0": [ 3879951 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_3_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880024 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880027 ],
            "I0": [ 3880026 ]
          }
        },
        "calc1.4_bit_adder_i40.s6_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878160 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878102 ],
            "B": [ 3878093 ],
            "A": [ 3878082 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_2_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879982 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880020 ],
            "I0": [ 3880019 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_24_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880012 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880015 ],
            "I0": [ 3880014 ]
          }
        },
        "calc1.4_bit_adder_i40.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_23_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880005 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880008 ],
            "I0": [ 3880007 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_22_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879998 ],
            "SEL": [ 3878889 ],
            "I1": [ 3880001 ],
            "I0": [ 3880000 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878149 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878102 ],
            "B": [ 3878093 ],
            "A": [ 3878073 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878990 ],
            "SEL": [ 3878868 ],
            "I1": [ 3878983 ],
            "I0": [ 3878986 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_21_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879991 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879994 ],
            "I0": [ 3879993 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_20_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879984 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879987 ],
            "I0": [ 3879986 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_1_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879905 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879978 ],
            "I0": [ 3879977 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_14_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879935 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879938 ],
            "I0": [ 3879937 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_19_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879970 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879973 ],
            "I0": [ 3879972 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878102 ],
            "B": [ 3878093 ],
            "A": [ 3878073 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878143 ],
            "CLK": [  ],
            "D": [ 3878102 ],
            "C": [ 3878093 ],
            "B": [ 3878073 ],
            "A": [ 3878146 ]
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878508 ],
            "SEL": [ 3878425 ],
            "I1": [ 3878513 ],
            "I0": [ 3878512 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_18_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879963 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879966 ],
            "I0": [ 3879965 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_17_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879956 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879959 ],
            "I0": [ 3879958 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_15_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879942 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879945 ],
            "I0": [ 3879944 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_DFFRE_Q_13_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879928 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879931 ],
            "I0": [ 3879930 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878073 ],
            "CLK": [  ],
            "D": [ 3878132 ],
            "C": [ 3878062 ],
            "B": [ 3878048 ],
            "A": [ 3878032 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_12_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879921 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879924 ],
            "I0": [ 3879923 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_11_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879914 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879917 ],
            "I0": [ 3879916 ]
          }
        },
        "uart1.txCounter_DFFRE_Q_10_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879907 ],
            "SEL": [ 3878889 ],
            "I1": [ 3879910 ],
            "I0": [ 3879909 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877698 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879258 ],
            "I0": [ 3879257 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878082 ],
            "CLK": [  ],
            "D": [ 3878048 ],
            "C": [ 3878032 ],
            "B": [ 3878132 ],
            "A": [ 3878062 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879696 ],
            "SEL": [ 3879705 ],
            "I1": [ 3879740 ],
            "I0": [ 3879739 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879694 ],
            "SEL": [ 3879715 ],
            "I1": [ 3879726 ],
            "I0": [ 3879725 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879718 ],
            "SEL": [ 3879705 ],
            "I1": [ 3879721 ],
            "I0": [ 3879720 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_RESET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879701 ],
            "SEL": [ 3879705 ],
            "I1": [ 3879704 ],
            "I0": [ 3879703 ]
          }
        },
        "calc1.4_bit_adder_i40.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879604 ],
            "SEL": [ 3879481 ],
            "I1": [ 3879624 ],
            "I0": [ 3879623 ]
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879420 ],
            "SEL": [ 3879603 ],
            "I1": [ 3879618 ],
            "I0": [ 3879620 ]
          }
        },
        "calc1.4_bit_adder_i40.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879415 ],
            "SEL": [ 3879410 ],
            "I1": [ 3879463 ],
            "I0": [ 3879462 ]
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879332 ],
            "SEL": [ 3879020 ],
            "I1": [ 3879335 ],
            "I0": [ 3879334 ]
          }
        },
        "calc1.4_bit_adder_i40.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878080 ],
            "CLK": [  ],
            "D": [ 3878102 ],
            "C": [ 3878093 ],
            "B": [ 3878082 ],
            "A": [ 3878073 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878265 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879173 ],
            "I0": [ 3879172 ]
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879324 ],
            "SEL": [ 3878773 ],
            "I1": [ 3879327 ],
            "I0": [ 3879326 ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879311 ],
            "SEL": [ 3878598 ],
            "I1": [ 3879319 ],
            "I0": [ 3879318 ]
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879310 ],
            "SEL": [ 3878598 ],
            "I1": [ 3879314 ],
            "I0": [ 3879313 ]
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879352 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879353 ],
            "A": [ 3880306 ]
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879303 ],
            "SEL": [ 3878510 ],
            "I1": [ 3879306 ],
            "I0": [ 3879305 ]
          }
        },
        "calc1.4_bit_adder_i40.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878175 ],
            "CE": [ 3877812 ],
            "Q": [ 3878174 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878071 ],
            "A": [ 3878080 ]
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879295 ],
            "SEL": [ 3878299 ],
            "I1": [ 3879298 ],
            "I0": [ 3879297 ]
          }
        },
        "calc1.4_bit_adder_i40.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878133 ],
            "CE": [ 3877812 ],
            "Q": [ 3878132 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878073 ],
            "A": [ 3878071 ]
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879287 ],
            "SEL": [ 3878140 ],
            "I1": [ 3879290 ],
            "I0": [ 3879289 ]
          }
        },
        "calc1.4_bit_adder_i40.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878048 ],
            "A": [ 3878032 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879274 ],
            "SEL": [ 3877965 ],
            "I1": [ 3879282 ],
            "I0": [ 3879281 ]
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879273 ],
            "SEL": [ 3877965 ],
            "I1": [ 3879277 ],
            "I0": [ 3879276 ]
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877766 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879253 ],
            "I0": [ 3879252 ]
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879349 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879350 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879346 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879347 ],
            "A": [ 3880304 ]
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879343 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879344 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877946 ],
            "SEL": [ 3877999 ],
            "I1": [ 3877991 ],
            "I0": [ 3877990 ]
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879340 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879341 ],
            "A": [ 3880304 ]
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_4_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880214 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879639 ],
            "A": [ 3880306 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880220 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879668 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878015 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880210 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879641 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880208 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879644 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880206 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879645 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880204 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879646 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880202 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879647 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880200 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879649 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878006 ],
            "CLK": [  ],
            "D": [ 3877957 ],
            "C": [ 3877965 ],
            "B": [ 3877779 ],
            "A": [ 3877948 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880198 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879650 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880196 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879651 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878002 ],
            "CLK": [  ],
            "D": [ 3877957 ],
            "C": [ 3877965 ],
            "B": [ 3877779 ],
            "A": [ 3877948 ]
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878269 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879170 ],
            "I0": [ 3879169 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880194 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879652 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880192 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879654 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880228 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879655 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880216 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879670 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880226 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879656 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878001 ],
            "CLK": [  ],
            "D": [ 3877957 ],
            "C": [ 3877965 ],
            "B": [ 3877779 ],
            "A": [ 3877948 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877948 ],
            "CLK": [  ],
            "D": [ 3877984 ],
            "C": [ 3877721 ],
            "B": [ 3877934 ],
            "A": [ 3877676 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877957 ],
            "CLK": [  ],
            "D": [ 3877934 ],
            "C": [ 3877676 ],
            "B": [ 3877984 ],
            "A": [ 3877721 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880224 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879657 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880222 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879667 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880218 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879669 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880212 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879660 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878993 ],
            "SEL": [ 3878876 ],
            "I1": [ 3878990 ],
            "I0": [ 3878992 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880190 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879662 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880188 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879664 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_20_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.rxCounter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879445 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879546 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877975 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879517 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879519 ],
            "A": [ 3880306 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879513 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879515 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879509 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879511 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i41.s6_LUT4_I3_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878325 ],
            "SEL": [ 3878299 ],
            "I1": [ 3878319 ],
            "I0": [ 3878323 ]
          }
        },
        "uart1.rxCounter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879460 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879550 ],
            "A": [ 3880306 ]
          }
        },
        "uart1.rxCounter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879433 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879576 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877955 ],
            "CLK": [  ],
            "D": [ 3877965 ],
            "C": [ 3877779 ],
            "B": [ 3877957 ],
            "A": [ 3877948 ]
          }
        },
        "uart1.rxCounter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879457 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879574 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879430 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879570 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878018 ],
            "CE": [ 3877812 ],
            "Q": [ 3877999 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877946 ],
            "A": [ 3877955 ]
          }
        },
        "calc1.4_bit_adder_i39.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877985 ],
            "CE": [ 3877812 ],
            "Q": [ 3877984 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877948 ],
            "A": [ 3877946 ]
          }
        },
        "uart1.rxCounter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879454 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879566 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879427 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879562 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879424 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879558 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879438 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879578 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879421 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879554 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i39.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877934 ],
            "A": [ 3877676 ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877913 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877912 ],
            "CLK": [  ],
            "D": [ 3877743 ],
            "C": [ 3877762 ],
            "B": [ 3877753 ],
            "A": [ 3877733 ]
          }
        },
        "uart1.rxCounter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879451 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879538 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879448 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879534 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879442 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879544 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877908 ],
            "CLK": [  ],
            "D": [ 3877743 ],
            "C": [ 3877762 ],
            "B": [ 3877753 ],
            "A": [ 3877733 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879475 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3880304 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877907 ],
            "CLK": [  ],
            "D": [ 3877743 ],
            "C": [ 3877762 ],
            "B": [ 3877753 ],
            "A": [ 3877733 ]
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879888 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879887 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.rxCounter_ALU_I1_12_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i38.s7_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877901 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879717 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3877678 ],
            "A": [ 3880306 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879698 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879699 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s6_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877762 ],
            "B": [ 3877753 ],
            "A": [ 3877743 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879695 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3877679 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i38.s6_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "calc1.4_bit_adder_i38.s5_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877836 ],
            "CLK": [  ],
            "D": [ 3877881 ],
            "C": [ 3877872 ],
            "B": [ 3877864 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879752 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3878876 ],
            "A": [ 3880306 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879750 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3878868 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879746 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3878893 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879879 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879878 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i38.s5_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877733 ],
            "CLK": [  ],
            "D": [ 3877829 ],
            "C": [ 3877708 ],
            "B": [ 3877694 ],
            "A": [ 3877663 ]
          }
        },
        "calc1.4_bit_adder_i38.s5_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877743 ],
            "CLK": [  ],
            "D": [ 3877694 ],
            "C": [ 3877663 ],
            "B": [ 3877829 ],
            "A": [ 3877708 ]
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878052 ],
            "SEL": [ 3877836 ],
            "I1": [ 3879162 ],
            "I0": [ 3879161 ]
          }
        },
        "uart1.txCounter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879863 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879862 ],
            "A": [ 3880306 ]
          }
        },
        "uart1.txCounter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879806 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879804 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879885 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879883 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s5_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877830 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.txCounter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879874 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879873 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s4_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877812 ],
            "A": [ 3877820 ]
          }
        },
        "uart1.txCounter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879869 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879867 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879842 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879840 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s3_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877798 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3877809 ],
            "A": [ 3877795 ]
          }
        },
        "uart1.txCounter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879781 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879780 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879776 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879775 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877768 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3877779 ],
            "A": [ 3877753 ]
          }
        },
        "calc1.4_bit_adder_i38.s25_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877741 ],
            "CLK": [  ],
            "D": [ 3877762 ],
            "C": [ 3877753 ],
            "B": [ 3877743 ],
            "A": [ 3877733 ]
          }
        },
        "uart1.txCounter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879860 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879859 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879788 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879787 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879857 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879856 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879852 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879851 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878623 ],
            "SEL": [ 3878490 ],
            "I1": [ 3878635 ],
            "I0": [ 3878634 ]
          }
        },
        "uart1.txCounter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879847 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879846 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879836 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879835 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879831 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879830 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879826 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879825 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879895 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879894 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879821 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879820 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s25_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877901 ],
            "CE": [ 3877812 ],
            "Q": [ 3877900 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877730 ],
            "A": [ 3877741 ]
          }
        },
        "uart1.txCounter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879816 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879815 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s22_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877830 ],
            "CE": [ 3877812 ],
            "Q": [ 3877829 ],
            "F": [  ],
            "CLK": [ 3877651 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877733 ],
            "A": [ 3877730 ]
          }
        },
        "uart1.txCounter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879811 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879810 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877711 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877679 ],
            "B": [ 3877721 ],
            "A": [ 3877708 ]
          }
        },
        "uart1.txCounter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879798 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879797 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879793 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879792 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879898 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3879897 ],
            "A": [ 3880304 ]
          }
        },
        "uart1.txCounter_ALU_I1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879901 ],
            "CLK": [  ],
            "D": [ 3880306 ],
            "C": [ 3880306 ],
            "B": [ 3880304 ],
            "A": [ 3880304 ]
          }
        },
        "calc1.4_bit_adder_i38.s19_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877687 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877694 ],
            "A": [ 3877663 ]
          }
        },
        "uart1.txCounter_ALU_I1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart1.txCounter_ALU_I1_24_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880306 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "calc1.4_bit_adder_i38.s0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877667 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877678 ],
            "B": [ 3877676 ],
            "A": [ 3877663 ]
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878466 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879187 ],
            "I0": [ 3879186 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3880304 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3880306 ]
          }
        }
      },
      "netnames": {
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880120 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF4;;1;R9C4_I1MUX5;R9C4_OF4_DUMMY_I1MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880119 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF6;;1;R9C4_I0MUX5;R9C4_OF6_DUMMY_I0MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880117 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF1;;1;R9C4_I1MUX3;R9C4_OF1_DUMMY_I1MUX3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880116 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF5;;1;R9C4_I0MUX3;R9C4_OF5_DUMMY_I0MUX3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880112 ] ,
          "attributes": {
            "ROUTING": "R9C5_F1;;1;R9C5_I1MUX0;R9C5_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880111 ] ,
          "attributes": {
            "ROUTING": "R9C5_F0;;1;R9C5_I0MUX0;R9C5_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880107 ] ,
          "attributes": {
            "ROUTING": "R9C5_F3;;1;R9C5_I1MUX2;R9C5_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880106 ] ,
          "attributes": {
            "ROUTING": "R9C5_F2;;1;R9C5_I0MUX2;R9C5_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880104 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF0;;1;R9C5_I1MUX1;R9C5_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880103 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF2;;1;R9C5_I0MUX1;R9C5_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880099 ] ,
          "attributes": {
            "ROUTING": "R9C5_F5;;1;R9C5_I1MUX4;R9C5_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880098 ] ,
          "attributes": {
            "ROUTING": "R9C5_F4;;1;R9C5_I0MUX4;R9C5_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880094 ] ,
          "attributes": {
            "ROUTING": "R9C5_F7;;1;R9C5_I1MUX6;R9C5_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880093 ] ,
          "attributes": {
            "ROUTING": "R9C5_F6;;1;R9C5_I0MUX6;R9C5_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880091 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF4;;1;R9C5_I1MUX5;R9C5_OF4_DUMMY_I1MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880090 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF6;;1;R9C5_I0MUX5;R9C5_OF6_DUMMY_I0MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880088 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF1;;1;R9C5_I1MUX3;R9C5_OF1_DUMMY_I1MUX3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880087 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF5;;1;R9C5_I0MUX3;R9C5_OF5_DUMMY_I0MUX3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880085 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF3;;1;R9C4_I1MUX7;R9C4_OF3_DUMMY_I1MUX7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880084 ] ,
          "attributes": {
            "ROUTING": "R9C5_OF3;;1;R9C4_I0MUX7;R9C4_OF3_DUMMY_I0MUX7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "uart1.txPinRegister": {
          "hide_name": 0,
          "bits": [ 3880081 ] ,
          "attributes": {
            "ROUTING": "R12C4_Q0;;1;R12C4_W20;R12C4_Q0_W200;1;R12C2_S20;R12C2_W202_S200;1;R14C2_S20;R14C2_S202_S200;1;R16C2_S20;R16C2_S202_S200;1;R18C2_S21;R18C2_S202_S210;1;R20C2_S21;R20C2_S212_S210;1;R22C2_S21;R22C2_S212_S210;1;R24C2_S21;R24C2_S212_S210;1;R26C2_S24;R26C2_S212_S240;1;R28C2_S25;R28C2_S242_S250;1;R29C2_A0;R29C2_S251_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:8.12-8.19",
            "hdlname": "uart1 uart_tx"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 3880079 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF7;;1;R9C4_S27;R9C4_OF7_S270;1;R11C4_S27;R11C4_S272_S270;1;R12C4_A0;R12C4_S271_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:120.5-171.12|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:0.0-0.0|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3880078 ] ,
          "attributes": {
            "ROUTING": "R12C9_F5;;1;R12C9_W25;R12C9_F5_W250;1;R12C7_W25;R12C7_W252_W250;1;R12C5_W20;R12C5_W252_W200;1;R12C4_X05;R12C4_W201_X05;1;R12C4_CE0;R12C4_X05_CE0;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880074 ] ,
          "attributes": {
            "ROUTING": "R9C17_F7;;1;R9C17_I1MUX6;R9C17_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880073 ] ,
          "attributes": {
            "ROUTING": "R9C17_F6;;1;R9C17_I0MUX6;R9C17_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_9_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880069 ] ,
          "attributes": {
            "ROUTING": "R8C16_F1;;1;R8C16_I1MUX0;R8C16_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_9_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880068 ] ,
          "attributes": {
            "ROUTING": "R8C16_F0;;1;R8C16_I0MUX0;R8C16_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_9_RESET": {
          "hide_name": 0,
          "bits": [ 3880066 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF0;;1;R8C16_W20;R8C16_OF0_W200;1;R8C14_X05;R8C14_W202_X05;1;R8C14_LSR0;R8C14_X05_LSR0;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_8_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880062 ] ,
          "attributes": {
            "ROUTING": "R11C15_F3;;1;R11C15_I1MUX2;R11C15_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_8_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880061 ] ,
          "attributes": {
            "ROUTING": "R11C15_F2;;1;R11C15_I0MUX2;R11C15_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_8_RESET": {
          "hide_name": 0,
          "bits": [ 3880059 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF2;;1;R11C15_S10;R11C15_OF2_S100;1;R12C15_E24;R12C15_S101_E240;1;R12C16_N24;R12C16_E241_N240;1;R11C16_W24;R11C16_N241_W240;1;R11C15_X07;R11C15_W241_X07;1;R11C15_LSR0;R11C15_X07_LSR0;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_7_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880055 ] ,
          "attributes": {
            "ROUTING": "R7C16_F3;;1;R7C16_I1MUX2;R7C16_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_7_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880054 ] ,
          "attributes": {
            "ROUTING": "R7C16_F2;;1;R7C16_I0MUX2;R7C16_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_7_RESET": {
          "hide_name": 0,
          "bits": [ 3880052 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF2;;1;R7C16_S10;R7C16_OF2_S100;1;R7C16_W21;R7C16_S100_W210;1;R7C15_LSR1;R7C15_W211_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_6_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880048 ] ,
          "attributes": {
            "ROUTING": "R7C15_F1;;1;R7C15_I1MUX0;R7C15_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_6_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880047 ] ,
          "attributes": {
            "ROUTING": "R7C15_F0;;1;R7C15_I0MUX0;R7C15_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_6_RESET": {
          "hide_name": 0,
          "bits": [ 3880045 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF0;;1;R7C15_SN10;R7C15_OF0_SN10;1;R8C15_E25;R8C15_S111_E250;1;R8C16_N25;R8C16_E251_N250;1;R7C16_W25;R7C16_N251_W250;1;R7C15_X08;R7C15_W251_X08;1;R7C15_LSR2;R7C15_X08_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_5_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880041 ] ,
          "attributes": {
            "ROUTING": "R8C16_F7;;1;R8C16_I1MUX6;R8C16_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_5_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880040 ] ,
          "attributes": {
            "ROUTING": "R8C16_F6;;1;R8C16_I0MUX6;R8C16_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_5_RESET": {
          "hide_name": 0,
          "bits": [ 3880038 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF6;;1;R8C16_E13;R8C16_OF6_E130;1;R8C17_N27;R8C17_E131_N270;1;R7C17_W27;R7C17_N271_W270;1;R7C16_S27;R7C16_W271_S270;1;R8C16_LSR1;R8C16_S271_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_4_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880034 ] ,
          "attributes": {
            "ROUTING": "R11C16_F1;;1;R11C16_I1MUX0;R11C16_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_4_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880033 ] ,
          "attributes": {
            "ROUTING": "R11C16_F0;;1;R11C16_I0MUX0;R11C16_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_4_RESET": {
          "hide_name": 0,
          "bits": [ 3880031 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF0;;1;R11C16_N20;R11C16_OF0_N200;1;R9C16_X07;R9C16_N202_X07;1;R9C16_LSR2;R9C16_X07_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_3_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880027 ] ,
          "attributes": {
            "ROUTING": "R8C15_F7;;1;R8C15_I1MUX6;R8C15_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_3_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880026 ] ,
          "attributes": {
            "ROUTING": "R8C15_F6;;1;R8C15_I0MUX6;R8C15_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 3880024 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF6;;1;R8C15_E13;R8C15_OF6_E130;1;R8C16_S27;R8C16_E131_S270;1;R9C16_W27;R9C16_S271_W270;1;R9C15_N27;R9C15_W271_N270;1;R8C15_LSR1;R8C15_N271_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_2_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880020 ] ,
          "attributes": {
            "ROUTING": "R9C17_F1;;1;R9C17_I1MUX0;R9C17_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_2_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880019 ] ,
          "attributes": {
            "ROUTING": "R9C17_F0;;1;R9C17_I0MUX0;R9C17_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_24_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880015 ] ,
          "attributes": {
            "ROUTING": "R7C12_F1;;1;R7C12_I1MUX0;R7C12_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_24_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880014 ] ,
          "attributes": {
            "ROUTING": "R7C12_F0;;1;R7C12_I0MUX0;R7C12_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_24_RESET": {
          "hide_name": 0,
          "bits": [ 3880012 ] ,
          "attributes": {
            "ROUTING": "R7C12_OF0;;1;R7C12_W10;R7C12_OF0_W100;1;R7C12_S23;R7C12_W100_S230;1;R8C12_X08;R8C12_S231_X08;1;R8C12_LSR2;R8C12_X08_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_23_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R7C12_F5;;1;R7C12_I1MUX4;R7C12_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_23_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880007 ] ,
          "attributes": {
            "ROUTING": "R7C12_F4;;1;R7C12_I0MUX4;R7C12_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_23_RESET": {
          "hide_name": 0,
          "bits": [ 3880005 ] ,
          "attributes": {
            "ROUTING": "R7C12_OF4;;1;R7C12_S24;R7C12_OF4_S240;1;R8C12_X05;R8C12_S241_X05;1;R8C12_LSR1;R8C12_X05_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_22_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880001 ] ,
          "attributes": {
            "ROUTING": "R12C12_F3;;1;R12C12_I1MUX2;R12C12_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_22_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880000 ] ,
          "attributes": {
            "ROUTING": "R12C12_F2;;1;R12C12_I0MUX2;R12C12_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_22_RESET": {
          "hide_name": 0,
          "bits": [ 3879998 ] ,
          "attributes": {
            "ROUTING": "R12C12_OF2;;1;R12C12_S10;R12C12_OF2_S100;1;R12C12_S21;R12C12_S100_S210;1;R13C12_W21;R13C12_S211_W210;1;R13C11_N21;R13C11_W211_N210;1;R12C11_E21;R12C11_N211_E210;1;R12C12_LSR2;R12C12_E211_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_21_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879994 ] ,
          "attributes": {
            "ROUTING": "R7C12_F3;;1;R7C12_I1MUX2;R7C12_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_21_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879993 ] ,
          "attributes": {
            "ROUTING": "R7C12_F2;;1;R7C12_I0MUX2;R7C12_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_21_RESET": {
          "hide_name": 0,
          "bits": [ 3879991 ] ,
          "attributes": {
            "ROUTING": "R7C12_OF2;;1;R7C12_S22;R7C12_OF2_S220;1;R8C12_X07;R8C12_S221_X07;1;R8C12_LSR0;R8C12_X07_LSR0;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_20_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879987 ] ,
          "attributes": {
            "ROUTING": "R12C12_F7;;1;R12C12_I1MUX6;R12C12_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_20_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879986 ] ,
          "attributes": {
            "ROUTING": "R12C12_F6;;1;R12C12_I0MUX6;R12C12_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_20_RESET": {
          "hide_name": 0,
          "bits": [ 3879984 ] ,
          "attributes": {
            "ROUTING": "R12C12_OF6;;1;R12C12_W13;R12C12_OF6_W130;1;R12C12_N27;R12C12_W130_N270;1;R11C12_LSR1;R11C12_N271_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879982 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF0;;1;R9C17_SN10;R9C17_OF0_SN10;1;R10C17_E21;R10C17_S111_E210;1;R10C18_N21;R10C18_E211_N210;1;R9C18_W21;R9C18_N211_W210;1;R9C17_LSR2;R9C17_W211_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_1_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879978 ] ,
          "attributes": {
            "ROUTING": "R8C17_F5;;1;R8C17_I1MUX4;R8C17_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_1_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879977 ] ,
          "attributes": {
            "ROUTING": "R8C17_F4;;1;R8C17_I0MUX4;R8C17_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_19_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879973 ] ,
          "attributes": {
            "ROUTING": "R8C13_F1;;1;R8C13_I1MUX0;R8C13_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_19_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879972 ] ,
          "attributes": {
            "ROUTING": "R8C13_F0;;1;R8C13_I0MUX0;R8C13_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_19_RESET": {
          "hide_name": 0,
          "bits": [ 3879970 ] ,
          "attributes": {
            "ROUTING": "R8C13_OF0;;1;R8C13_SN10;R8C13_OF0_SN10;1;R7C13_E21;R7C13_N111_E210;1;R7C14_S21;R7C14_E211_S210;1;R8C14_W21;R8C14_S211_W210;1;R8C13_LSR2;R8C13_W211_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_18_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879966 ] ,
          "attributes": {
            "ROUTING": "R11C13_F7;;1;R11C13_I1MUX6;R11C13_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_18_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879965 ] ,
          "attributes": {
            "ROUTING": "R11C13_F6;;1;R11C13_I0MUX6;R11C13_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_18_RESET": {
          "hide_name": 0,
          "bits": [ 3879963 ] ,
          "attributes": {
            "ROUTING": "R11C13_OF6;;1;R11C13_E13;R11C13_OF6_E130;1;R11C14_N27;R11C14_E131_N270;1;R10C14_W27;R10C14_N271_W270;1;R10C13_S27;R10C13_W271_S270;1;R11C13_LSR0;R11C13_S271_LSR0;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_17_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879959 ] ,
          "attributes": {
            "ROUTING": "R12C13_F1;;1;R12C13_I1MUX0;R12C13_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_17_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879958 ] ,
          "attributes": {
            "ROUTING": "R12C13_F0;;1;R12C13_I0MUX0;R12C13_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_17_RESET": {
          "hide_name": 0,
          "bits": [ 3879956 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF0;;1;R12C13_N20;R12C13_OF0_N200;1;R11C13_X07;R11C13_N201_X07;1;R11C13_LSR2;R11C13_X07_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_16_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879952 ] ,
          "attributes": {
            "ROUTING": "R12C14_F5;;1;R12C14_I1MUX4;R12C14_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_16_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879951 ] ,
          "attributes": {
            "ROUTING": "R12C14_F4;;1;R12C14_I0MUX4;R12C14_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_16_RESET": {
          "hide_name": 0,
          "bits": [ 3879949 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF4;;1;R12C14_N24;R12C14_OF4_N240;1;R11C14_X05;R11C14_N241_X05;1;R11C14_LSR2;R11C14_X05_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_15_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879945 ] ,
          "attributes": {
            "ROUTING": "R11C12_F1;;1;R11C12_I1MUX0;R11C12_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_15_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879944 ] ,
          "attributes": {
            "ROUTING": "R11C12_F0;;1;R11C12_I0MUX0;R11C12_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_15_RESET": {
          "hide_name": 0,
          "bits": [ 3879942 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF0;;1;R11C12_SN10;R11C12_OF0_SN10;1;R12C12_W21;R12C12_S111_W210;1;R12C11_N21;R12C11_W211_N210;1;R11C11_E21;R11C11_N211_E210;1;R11C12_LSR2;R11C12_E211_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_14_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879938 ] ,
          "attributes": {
            "ROUTING": "R12C13_F3;;1;R12C13_I1MUX2;R12C13_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_14_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879937 ] ,
          "attributes": {
            "ROUTING": "R12C13_F2;;1;R12C13_I0MUX2;R12C13_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_14_RESET": {
          "hide_name": 0,
          "bits": [ 3879935 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF2;;1;R12C13_EW10;R12C13_OF2_EW10;1;R12C12_N21;R12C12_W111_N210;1;R11C12_E21;R11C12_N211_E210;1;R11C13_S21;R11C13_E211_S210;1;R12C13_X08;R12C13_S211_X08;1;R12C13_LSR2;R12C13_X08_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_13_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879931 ] ,
          "attributes": {
            "ROUTING": "R12C14_F1;;1;R12C14_I1MUX0;R12C14_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_13_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879930 ] ,
          "attributes": {
            "ROUTING": "R12C14_F0;;1;R12C14_I0MUX0;R12C14_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_13_RESET": {
          "hide_name": 0,
          "bits": [ 3879928 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF0;;1;R12C14_SN10;R12C14_OF0_SN10;1;R13C14_W21;R13C14_S111_W210;1;R13C13_N21;R13C13_W211_N210;1;R12C13_E21;R12C13_N211_E210;1;R12C14_LSR1;R12C14_E211_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_12_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879924 ] ,
          "attributes": {
            "ROUTING": "R7C14_F1;;1;R7C14_I1MUX0;R7C14_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_12_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879923 ] ,
          "attributes": {
            "ROUTING": "R7C14_F0;;1;R7C14_I0MUX0;R7C14_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_12_RESET": {
          "hide_name": 0,
          "bits": [ 3879921 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF0;;1;R7C14_S20;R7C14_OF0_S200;1;R8C14_X07;R8C14_S201_X07;1;R8C14_LSR1;R8C14_X07_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_11_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879917 ] ,
          "attributes": {
            "ROUTING": "R11C14_F1;;1;R11C14_I1MUX0;R11C14_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_11_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879916 ] ,
          "attributes": {
            "ROUTING": "R11C14_F0;;1;R11C14_I0MUX0;R11C14_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_11_RESET": {
          "hide_name": 0,
          "bits": [ 3879914 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF0;;1;R11C14_SN10;R11C14_OF0_SN10;1;R10C14_E21;R10C14_N111_E210;1;R10C15_S21;R10C15_E211_S210;1;R11C15_W21;R11C15_S211_W210;1;R11C14_LSR1;R11C14_W211_LSR1;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_10_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879910 ] ,
          "attributes": {
            "ROUTING": "R8C14_F7;;1;R8C14_I1MUX6;R8C14_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txCounter_DFFRE_Q_10_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879909 ] ,
          "attributes": {
            "ROUTING": "R8C14_F6;;1;R8C14_I0MUX6;R8C14_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txCounter_DFFRE_Q_10_RESET": {
          "hide_name": 0,
          "bits": [ 3879907 ] ,
          "attributes": {
            "ROUTING": "R8C14_OF6;;1;R8C14_W13;R8C14_OF6_W130;1;R8C13_N27;R8C13_W131_N270;1;R7C13_E27;R7C13_N271_E270;1;R7C14_S27;R7C14_E271_S270;1;R8C14_LSR2;R8C14_S271_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879905 ] ,
          "attributes": {
            "ROUTING": "R8C17_OF4;;1;R8C17_S13;R8C17_OF4_S130;1;R8C17_W25;R8C17_S130_W250;1;R8C16_X08;R8C16_W251_X08;1;R8C16_LSR2;R8C16_X08_LSR2;1"
          }
        },
        "uart1.txCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879903 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF6;;1;R9C17_E13;R9C17_OF6_E130;1;R9C18_N27;R9C18_E131_N270;1;R8C18_W27;R8C18_N271_W270;1;R8C17_S27;R8C17_W271_S270;1;R9C17_LSR1;R9C17_S271_LSR1;1"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879901 ] ,
          "attributes": {
            "ROUTING": "R9C16_F2;;1;R9C16_D6;R9C16_F2_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879900 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879898 ] ,
          "attributes": {
            "ROUTING": "R9C16_X05;R9C16_F0_X05;1;R9C16_B6;R9C16_X05_B6;1;R9C16_F0;;1;R9C16_SN20;R9C16_F0_SN20;1;R8C16_A4;R8C16_N121_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3879897 ] ,
          "attributes": {
            "ROUTING": "R8C16_Q4;;1;R8C16_SN10;R8C16_Q4_SN10;1;R9C16_B0;R9C16_S111_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879895 ] ,
          "attributes": {
            "ROUTING": "R9C16_X06;R9C16_F1_X06;1;R9C16_C6;R9C16_X06_C6;1;R9C16_F1;;1;R9C16_E21;R9C16_F1_E210;1;R9C17_X02;R9C17_E211_X02;1;R9C17_A2;R9C17_X02_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3879894 ] ,
          "attributes": {
            "ROUTING": "R9C17_Q2;;1;R9C17_EW10;R9C17_Q2_EW10;1;R9C16_B1;R9C16_W111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879893 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879891 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879888 ] ,
          "attributes": {
            "ROUTING": "R9C12_E23;R9C12_F3_E230;1;R9C13_X06;R9C13_E231_X06;1;R9C13_A6;R9C13_X06_A6;1;R9C12_S10;R9C12_F3_S100;1;R10C12_S20;R10C12_S101_S200;1;R12C12_S20;R12C12_S202_S200;1;R12C12_A5;R12C12_S200_A5;1;R11C13_A2;R11C13_X02_A2;1;R9C12_F3;;1;R9C12_S23;R9C12_F3_S230;1;R11C12_E23;R11C12_S232_E230;1;R11C13_X02;R11C13_E231_X02;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3879887 ] ,
          "attributes": {
            "ROUTING": "R12C12_Q5;;1;R12C12_SN20;R12C12_Q5_SN20;1;R11C12_N26;R11C12_N121_N260;1;R9C12_X03;R9C12_N262_X03;1;R9C12_B3;R9C12_X03_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879885 ] ,
          "attributes": {
            "ROUTING": "R8C12_E24;R8C12_N241_E240;1;R8C13_C3;R8C13_E241_C3;1;R9C12_X07;R9C12_F4_X07;1;R9C12_B6;R9C12_X07_B6;1;R9C12_F4;;1;R9C12_N24;R9C12_F4_N240;1;R8C12_X03;R8C12_N241_X03;1;R8C12_A1;R8C12_X03_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3879883 ] ,
          "attributes": {
            "ROUTING": "R8C12_Q1;;1;R8C12_SN20;R8C12_Q1_SN20;1;R9C12_B4;R9C12_S121_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879879 ] ,
          "attributes": {
            "ROUTING": "R9C13_S21;R9C13_E111_S210;1;R11C13_B2;R11C13_S212_B2;1;R9C12_EW10;R9C12_F5_EW10;1;R9C13_A7;R9C13_E111_A7;1;R9C12_F5;;1;R9C12_S25;R9C12_F5_S250;1;R11C12_A2;R11C12_S252_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3879878 ] ,
          "attributes": {
            "ROUTING": "R11C12_Q2;;1;R11C12_N22;R11C12_Q2_N220;1;R9C12_X01;R9C12_N222_X01;1;R9C12_B5;R9C12_X01_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879877 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879874 ] ,
          "attributes": {
            "ROUTING": "R9C13_N20;R9C13_F0_N200;1;R8C13_X07;R8C13_N201_X07;1;R8C13_A4;R8C13_X07_A4;1;R9C13_W10;R9C13_F0_W100;1;R9C12_C7;R9C12_W101_C7;1;R9C13_F0;;1;R9C13_W20;R9C13_F0_W200;1;R9C12_D6;R9C12_W201_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3879873 ] ,
          "attributes": {
            "ROUTING": "R8C13_Q4;;1;R8C13_S24;R8C13_Q4_S240;1;R9C13_X05;R9C13_S241_X05;1;R9C13_B0;R9C13_X05_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879872 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879869 ] ,
          "attributes": {
            "ROUTING": "R9C12_S21;R9C12_W111_S210;1;R11C12_X08;R11C12_S212_X08;1;R11C12_C6;R11C12_X08_C6;1;R11C14_W25;R11C14_S252_W250;1;R9C14_S25;R9C14_E111_S250;1;R11C13_A1;R11C13_W251_A1;1;R9C13_F1;;1;R9C13_EW10;R9C13_F1_EW10;1;R9C12_B7;R9C12_W111_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3879867 ] ,
          "attributes": {
            "ROUTING": "R11C13_Q1;;1;R11C13_N21;R11C13_Q1_N210;1;R9C13_B1;R9C13_N212_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879863 ] ,
          "attributes": {
            "ROUTING": "R9C12_A7;R9C12_X06_A7;1;R9C12_X06;R9C12_F1_X06;1;R9C12_A6;R9C12_X06_A6;1;R9C12_F1;;1;R9C12_SN20;R9C12_F1_SN20;1;R8C12_A5;R8C12_N121_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3879862 ] ,
          "attributes": {
            "ROUTING": "R8C12_Q5;;1;R8C12_SN10;R8C12_Q5_SN10;1;R9C12_B1;R9C12_S111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879860 ] ,
          "attributes": {
            "ROUTING": "R9C13_S13;R9C13_F5_S130;1;R10C13_S23;R10C13_S131_S230;1;R12C13_A4;R12C13_S232_A4;1;R9C13_N13;R9C13_F5_N130;1;R9C13_C7;R9C13_N130_C7;1;R9C13_S25;R9C13_F5_S250;1;R9C13_F5;;1;R11C13_A3;R11C13_S252_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3879859 ] ,
          "attributes": {
            "ROUTING": "R12C13_Q4;;1;R12C13_N24;R12C13_Q4_N240;1;R10C13_N25;R10C13_N242_N250;1;R9C13_B5;R9C13_N251_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879857 ] ,
          "attributes": {
            "ROUTING": "R9C13_C6;R9C13_W101_C6;1;R9C14_W10;R9C14_F0_W100;1;R9C13_S20;R9C13_W101_S200;1;R11C13_X01;R11C13_S202_X01;1;R11C13_B3;R11C13_X01_B3;1;R9C14_F0;;1;R9C14_S10;R9C14_F0_S100;1;R10C14_S24;R10C14_S101_S240;1;R12C14_X05;R12C14_S242_X05;1;R12C14_A3;R12C14_X05_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3879856 ] ,
          "attributes": {
            "ROUTING": "R12C14_Q3;;1;R12C14_N23;R12C14_Q3_N230;1;R10C14_N23;R10C14_N232_N230;1;R9C14_B0;R9C14_N231_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879855 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879852 ] ,
          "attributes": {
            "ROUTING": "R9C13_S26;R9C13_W121_S260;1;R11C13_C3;R11C13_S262_C3;1;R9C14_EW20;R9C14_F1_EW20;1;R9C13_D6;R9C13_W121_D6;1;R9C14_F1;;1;R9C14_SN10;R9C14_F1_SN10;1;R8C14_A2;R8C14_N111_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3879851 ] ,
          "attributes": {
            "ROUTING": "R8C14_Q2;;1;R8C14_SN10;R8C14_Q2_SN10;1;R9C14_B1;R9C14_S111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879847 ] ,
          "attributes": {
            "ROUTING": "R9C14_S22;R9C14_F2_S220;1;R11C14_W22;R11C14_S222_W220;1;R11C13_D3;R11C13_W221_D3;1;R9C14_W13;R9C14_F2_W130;1;R9C13_N27;R9C13_W131_N270;1;R9C13_D7;R9C13_N270_D7;1;R9C14_F2;;1;R9C14_S13;R9C14_F2_S130;1;R10C14_S27;R10C14_S131_S270;1;R11C14_A2;R11C14_S271_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3879846 ] ,
          "attributes": {
            "ROUTING": "R11C14_Q2;;1;R11C14_N22;R11C14_Q2_N220;1;R9C14_X03;R9C14_N222_X03;1;R9C14_B2;R9C14_X03_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879845 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879842 ] ,
          "attributes": {
            "ROUTING": "R9C13_SN10;R9C13_F2_SN10;1;R10C13_S21;R10C13_S111_S210;1;R11C13_A5;R11C13_S211_A5;1;R11C12_B6;R11C12_X05_B6;1;R9C13_W13;R9C13_F2_W130;1;R9C12_N27;R9C12_W131_N270;1;R9C12_D7;R9C12_N270_D7;1;R9C13_F2;;1;R9C13_EW20;R9C13_F2_EW20;1;R9C12_S22;R9C12_W121_S220;1;R11C12_X05;R11C12_S222_X05;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3879840 ] ,
          "attributes": {
            "ROUTING": "R11C13_Q5;;1;R11C13_N25;R11C13_Q5_N250;1;R9C13_X04;R9C13_N252_X04;1;R9C13_B2;R9C13_X04_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879839 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879836 ] ,
          "attributes": {
            "ROUTING": "R9C14_E13;R9C14_F3_E130;1;R9C15_N23;R9C15_E131_N230;1;R8C15_A5;R8C15_N231_A5;1;R9C14_N23;R9C14_F3_N230;1;R8C14_A5;R8C14_N231_A5;1;R9C15_A6;R9C15_X06_A6;1;R9C14_F3;;1;R9C14_E23;R9C14_F3_E230;1;R9C15_X06;R9C15_E231_X06;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3879835 ] ,
          "attributes": {
            "ROUTING": "R8C14_Q5;;1;R8C14_S25;R8C14_Q5_S250;1;R9C14_X04;R9C14_S251_X04;1;R9C14_B3;R9C14_X04_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879834 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879831 ] ,
          "attributes": {
            "ROUTING": "R8C15_A0;R8C15_N251_A0;1;R9C14_EW10;R9C14_F4_EW10;1;R9C15_N25;R9C15_E111_N250;1;R8C15_B5;R8C15_N251_B5;1;R9C14_F4;;1;R9C14_N24;R9C14_F4_N240;1;R8C14_X03;R8C14_N241_X03;1;R8C14_A1;R8C14_X03_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3879830 ] ,
          "attributes": {
            "ROUTING": "R8C14_Q1;;1;R8C14_SN20;R8C14_Q1_SN20;1;R9C14_B4;R9C14_S121_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879826 ] ,
          "attributes": {
            "ROUTING": "R9C14_E10;R9C14_F5_E100;1;R9C15_S20;R9C15_E101_S200;1;R11C15_X01;R11C15_S202_X01;1;R11C15_A1;R11C15_X01_A1;1;R8C14_E24;R8C14_N101_E240;1;R8C15_C5;R8C15_E241_C5;1;R9C14_F5;;1;R8C15_S24;R8C15_E241_S240;1;R8C15_B0;R8C15_S240_B0;1;R9C14_N10;R9C14_F5_N100;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3879825 ] ,
          "attributes": {
            "ROUTING": "R11C15_Q1;;1;R11C15_N21;R11C15_Q1_N210;1;R9C15_W21;R9C15_N212_W210;1;R9C14_B5;R9C14_W211_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879824 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879821 ] ,
          "attributes": {
            "ROUTING": "R9C15_W13;R9C15_F0_W130;1;R9C15_B6;R9C15_W130_B6;1;R8C15_X07;R8C15_N201_X07;1;R8C15_D5;R8C15_X07_D5;1;R9C15_F0;;1;R9C15_N20;R9C15_F0_N200;1;R7C15_X07;R7C15_N202_X07;1;R7C15_A2;R7C15_X07_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3879820 ] ,
          "attributes": {
            "ROUTING": "R7C15_Q2;;1;R7C15_S22;R7C15_Q2_S220;1;R9C15_X05;R9C15_S222_X05;1;R9C15_B0;R9C15_X05_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879819 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879816 ] ,
          "attributes": {
            "ROUTING": "R8C15_A4;R8C15_N211_A4;1;R8C15_X02;R8C15_N211_X02;1;R8C15_C0;R8C15_X02_C0;1;R9C15_F1;;1;R9C15_N21;R9C15_F1_N210;1;R7C15_A4;R7C15_N212_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3879815 ] ,
          "attributes": {
            "ROUTING": "R7C15_Q4;;1;R7C15_S24;R7C15_Q4_S240;1;R9C15_X07;R9C15_S242_X07;1;R9C15_B1;R9C15_X07_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879811 ] ,
          "attributes": {
            "ROUTING": "R9C15_N22;R9C15_F2_N220;1;R8C15_X01;R8C15_N221_X01;1;R8C15_B4;R8C15_X01_B4;1;R9C15_C6;R9C15_N130_C6;1;R9C15_F2;;1;R9C15_N13;R9C15_F2_N130;1;R8C15_E27;R8C15_N131_E270;1;R8C16_A2;R8C16_E271_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3879810 ] ,
          "attributes": {
            "ROUTING": "R8C16_Q2;;1;R8C16_EW10;R8C16_Q2_EW10;1;R8C15_S21;R8C15_W111_S210;1;R9C15_B2;R9C15_S211_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879806 ] ,
          "attributes": {
            "ROUTING": "R9C12_X05;R9C12_F2_X05;1;R9C12_C6;R9C12_X05_C6;1;R8C12_E25;R8C12_N111_E250;1;R8C13_X08;R8C13_E251_X08;1;R8C13_D3;R8C13_X08_D3;1;R9C12_F2;;1;R9C12_SN10;R9C12_F2_SN10;1;R8C12_A3;R8C12_N111_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3879804 ] ,
          "attributes": {
            "ROUTING": "R8C12_Q3;;1;R8C12_S23;R8C12_Q3_S230;1;R9C12_B2;R9C12_S231_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879798 ] ,
          "attributes": {
            "ROUTING": "R9C15_X02;R9C15_F3_X02;1;R9C15_D6;R9C15_X02_D6;1;R9C15_SN10;R9C15_F3_SN10;1;R8C15_C4;R8C15_N111_C4;1;R9C15_F3;;1;R9C15_EW10;R9C15_F3_EW10;1;R9C16_A5;R9C16_E111_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3879797 ] ,
          "attributes": {
            "ROUTING": "R9C16_Q5;;1;R9C16_EW10;R9C16_Q5_EW10;1;R9C15_B3;R9C15_W111_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879793 ] ,
          "attributes": {
            "ROUTING": "R8C15_X05;R8C15_N241_X05;1;R8C15_A3;R8C15_X05_A3;1;R9C15_N10;R9C15_F4_N100;1;R8C15_D0;R8C15_N101_D0;1;R9C15_F4;;1;R9C15_N24;R9C15_F4_N240;1;R8C15_D4;R8C15_N241_D4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3879792 ] ,
          "attributes": {
            "ROUTING": "R8C15_Q3;;1;R8C15_SN20;R8C15_Q3_SN20;1;R9C15_B4;R9C15_S121_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879788 ] ,
          "attributes": {
            "ROUTING": "R9C16_A6;R9C16_E251_A6;1;R9C15_F5;;1;R9C15_E25;R9C15_F5_E250;1;R9C17_A5;R9C17_E252_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3879787 ] ,
          "attributes": {
            "ROUTING": "R9C17_Q5;;1;R9C17_W25;R9C17_Q5_W250;1;R9C15_X08;R9C15_W252_X08;1;R9C15_B5;R9C15_X08_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879781 ] ,
          "attributes": {
            "ROUTING": "R9C13_S10;R9C13_F3_S100;1;R10C13_S24;R10C13_S101_S240;1;R11C13_C2;R11C13_S241_C2;1;R9C13_B7;R9C13_F3_B7;1;R9C13_F3;;1;R9C13_E13;R9C13_F3_E130;1;R9C14_S23;R9C14_E131_S230;1;R11C14_A4;R11C14_S232_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3879780 ] ,
          "attributes": {
            "ROUTING": "R11C14_Q4;;1;R11C14_W10;R11C14_Q4_W100;1;R11C13_N20;R11C13_W101_N200;1;R9C13_X01;R9C13_N202_X01;1;R9C13_B3;R9C13_X01_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879776 ] ,
          "attributes": {
            "ROUTING": "R11C13_X03;R11C13_S242_X03;1;R11C13_D2;R11C13_X03_D2;1;R11C13_W24;R11C13_S242_W240;1;R11C12_X07;R11C12_W241_X07;1;R11C12_A5;R11C12_X07_A5;1;R9C13_E24;R9C13_F4_E240;1;R9C13_B6;R9C13_E240_B6;1;R9C13_S24;R9C13_F4_S240;1;R9C13_F4;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3879775 ] ,
          "attributes": {
            "ROUTING": "R11C12_Q5;;1;R11C12_E13;R11C12_Q5_E130;1;R11C13_N27;R11C13_E131_N270;1;R9C13_B4;R9C13_N272_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:106.12-106.21",
            "hdlname": "uart1 txCounter"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txCounter_ALU_I1_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:134.18-134.31|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:164.38-164.55|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:164.38-164.55|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:164.38-164.55|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879760 ] ,
          "attributes": {
            "ROUTING": "R11C16_A3;R11C16_F7_A3;1;R11C16_F7;;1;R11C16_W27;R11C16_F7_W270;1;R11C14_W27;R11C14_W272_W270;1;R11C12_W27;R11C12_W272_W270;1;R11C10_A2;R11C10_W272_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879758 ] ,
          "attributes": {
            "ROUTING": "R11C16_F3;;1;R11C16_X02;R11C16_F3_X02;1;R11C16_C2;R11C16_X02_C2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879757 ] ,
          "attributes": {
            "ROUTING": "R12C12_B2;R12C12_X04_B2;1;R11C16_B2;R11C16_X04_B2;1;R8C13_N23;R8C13_W231_N230;1;R7C13_W23;R7C13_N231_W230;1;R7C12_B4;R7C12_W231_B4;1;R12C13_X04;R12C13_W271_X04;1;R12C13_B2;R12C13_X04_B2;1;R12C13_X07;R12C13_S221_X07;1;R12C13_B0;R12C13_X07_B0;1;R9C17_A1;R9C17_E271_A1;1;R11C12_X04;R11C12_S272_X04;1;R11C12_B0;R11C12_X04_B0;1;R11C13_S27;R11C13_S272_S270;1;R12C13_W27;R12C13_S271_W270;1;R12C12_A3;R12C12_W271_A3;1;R11C14_A1;R11C14_S272_A1;1;R11C13_X06;R11C13_S272_X06;1;R11C13_A7;R11C13_X06_A7;1;R11C13_B6;R11C13_S272_B6;1;R11C12_A1;R11C12_S272_A1;1;R12C12_B6;R12C12_X08_B6;1;R8C14_A7;R8C14_N121_A7;1;R12C12_X04;R12C12_W272_X04;1;R12C12_B0;R12C12_X04_B0;1;R12C12_A1;R12C12_W272_A1;1;R11C16_A1;R11C16_E272_A1;1;R8C13_X02;R8C13_W231_X02;1;R8C13_A1;R8C13_X02_A1;1;R7C12_A5;R7C12_N231_A5;1;R7C12_B2;R7C12_N231_B2;1;R9C16_E27;R9C16_E272_E270;1;R9C17_A7;R9C17_E271_A7;1;R8C16_A1;R8C16_E272_A1;1;R7C15_A1;R7C15_N271_A1;1;R9C17_B0;R9C17_X05_B0;1;R9C17_X05;R9C17_E221_X05;1;R9C17_B6;R9C17_X05_B6;1;R12C13_A3;R12C13_W271_A3;1;R8C14_W23;R8C14_N131_W230;1;R8C13_B0;R8C13_W231_B0;1;R8C16_B0;R8C16_E232_B0;1;R8C16_E23;R8C16_E232_E230;1;R8C17_B4;R8C17_E231_B4;1;R7C12_B0;R7C12_N231_B0;1;R8C14_E23;R8C14_N131_E230;1;R8C15_B6;R8C15_E231_B6;1;R7C12_A3;R7C12_W272_A3;1;R7C12_A1;R7C12_W272_A1;1;R9C16_E22;R9C16_E272_E220;1;R8C12_N23;R8C12_W232_N230;1;R8C15_N27;R8C15_E271_N270;1;R7C15_X04;R7C15_N271_X04;1;R7C15_B0;R7C15_X04_B0;1;R9C14_N13;R9C14_F7_N130;1;R8C14_E27;R8C14_N131_E270;1;R8C15_A7;R8C15_E271_A7;1;R9C14_N27;R9C14_F7_N270;1;R7C14_A1;R7C14_N272_A1;1;R9C13_S27;R9C13_W271_S270;1;R7C16_A3;R7C16_N272_A3;1;R9C14_SN20;R9C14_F7_SN20;1;R12C14_X04;R12C14_S271_X04;1;R12C14_B0;R12C14_X04_B0;1;R7C14_X04;R7C14_N272_X04;1;R7C14_B0;R7C14_X04_B0;1;R8C14_B6;R8C14_N271_B6;1;R7C14_W27;R7C14_N272_W270;1;R7C16_X04;R7C16_N272_X04;1;R7C16_B2;R7C16_X04_B2;1;R11C15_X04;R11C15_E271_X04;1;R11C15_B2;R11C15_X04_B2;1;R12C14_X06;R12C14_S271_X06;1;R12C14_A5;R12C14_X06_A5;1;R11C16_B0;R11C16_X04_B0;1;R12C14_B4;R12C14_S271_B4;1;R11C15_A3;R11C15_E271_A3;1;R8C16_B6;R8C16_E232_B6;1;R11C13_S22;R11C13_S272_S220;1;R12C13_A1;R12C13_W271_A1;1;R11C16_X04;R11C16_E272_X04;1;R9C14_W27;R9C14_F7_W270;1;R9C12_S27;R9C12_W272_S270;1;R12C14_A1;R12C14_S271_A1;1;R11C14_X04;R11C14_S272_X04;1;R11C14_B0;R11C14_X04_B0;1;R9C14_E27;R9C14_F7_E270;1;R9C16_N27;R9C16_E272_N270;1;R8C16_E27;R8C16_N271_E270;1;R8C17_A5;R8C17_E271_A5;1;R11C14_E27;R11C14_S272_E270;1;R8C16_A7;R8C16_E272_A7;1;R12C12_X08;R12C12_W272_X08;1;R9C14_F7;;1;R9C14_S27;R9C14_F7_S270;1;R11C14_S27;R11C14_S272_S270;1;R12C14_W27;R12C14_S271_W270;1;R12C12_A7;R12C12_W272_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879755 ] ,
          "attributes": {
            "ROUTING": "R7C12_X07;R7C12_W261_X07;1;R7C12_B1;R7C12_X07_B1;1;R11C14_E26;R11C14_S261_E260;1;R11C16_X07;R11C16_E262_X07;1;R11C16_B1;R11C16_X07_B1;1;R11C13_X05;R11C13_S261_X05;1;R11C13_B7;R11C13_X05_B7;1;R12C13_B1;R12C13_X05_B1;1;R11C13_C6;R11C13_S221_C6;1;R12C13_C2;R12C13_S262_C2;1;R10C13_S26;R10C13_S232_S260;1;R12C13_X03;R12C13_S262_X03;1;R11C15_B3;R11C15_X03_B3;1;R12C12_C6;R12C12_S222_C6;1;R12C14_B1;R12C14_X07_B1;1;R12C14_C0;R12C14_S262_C0;1;R9C17_C6;R9C17_E261_C6;1;R7C14_C0;R7C14_N261_C0;1;R10C16_S26;R10C16_S262_S260;1;R11C12_X01;R11C12_S221_X01;1;R11C12_C0;R11C12_X01_C0;1;R12C14_X07;R12C14_S262_X07;1;R10C16_S27;R10C16_S262_S270;1;R11C16_A2;R11C16_S271_A2;1;R9C17_C0;R9C17_E261_C0;1;R12C12_W23;R12C12_S232_W230;1;R12C12_C0;R12C12_W230_C0;1;R8C14_B7;R8C14_E231_B7;1;R7C15_X05;R7C15_N261_X05;1;R7C15_B1;R7C15_X05_B1;1;R8C16_N26;R8C16_E262_N260;1;R7C16_C2;R7C16_N261_C2;1;R8C15_N26;R8C15_E261_N260;1;R7C15_C0;R7C15_N261_C0;1;R10C12_S22;R10C12_S222_S220;1;R12C12_W22;R12C12_S222_W220;1;R12C12_C2;R12C12_W220_C2;1;R12C14_C4;R12C14_X08_C4;1;R12C13_C0;R12C13_S262_C0;1;R8C13_B1;R8C13_F3_B1;1;R12C13_X05;R12C13_S262_X05;1;R8C16_S26;R8C16_E262_S260;1;R9C16_E26;R9C16_S261_E260;1;R9C17_X07;R9C17_E261_X07;1;R9C17_B1;R9C17_X07_B1;1;R10C15_S26;R10C15_S262_S260;1;R8C15_S26;R8C15_E261_S260;1;R11C15_X03;R11C15_S261_X03;1;R8C14_S26;R8C14_E121_S260;1;R10C13_S22;R10C13_S222_S220;1;R8C16_B7;R8C16_E231_B7;1;R8C13_E10;R8C13_F3_E100;1;R8C13_S23;R8C13_F3_S230;1;R12C14_X03;R12C14_S262_X03;1;R8C14_N22;R8C14_E121_N220;1;R7C14_X07;R7C14_N221_X07;1;R7C14_B1;R7C14_X07_B1;1;R8C16_C6;R8C16_E262_C6;1;R8C14_E26;R8C14_E121_E260;1;R8C16_C0;R8C16_E262_C0;1;R12C12_B3;R12C12_S232_B3;1;R7C12_B3;R7C12_X01_B3;1;R12C12_X05;R12C12_S222_X05;1;R8C15_X06;R8C15_E232_X06;1;R8C15_C6;R8C15_X06_C6;1;R11C15_C2;R11C15_S261_C2;1;R12C14_B5;R12C14_X03_B5;1;R12C12_B1;R12C12_S232_B1;1;R8C13_C0;R8C13_E100_C0;1;R11C14_C0;R11C14_S261_C0;1;R8C16_B1;R8C16_E231_B1;1;R12C13_B3;R12C13_X03_B3;1;R7C12_B5;R7C12_X01_B5;1;R8C12_N22;R8C12_W121_N220;1;R7C12_X01;R7C12_N221_X01;1;R8C17_X06;R8C17_E232_X06;1;R8C17_C4;R8C17_X06_C4;1;R8C14_N26;R8C14_E121_N260;1;R11C14_B1;R11C14_S231_B1;1;R10C14_S23;R10C14_E231_S230;1;R8C15_B7;R8C15_E232_B7;1;R8C12_S22;R8C12_W121_S220;1;R10C12_S23;R10C12_S222_S230;1;R11C12_B1;R11C12_S231_B1;1;R11C16_C0;R11C16_S261_C0;1;R12C14_X08;R12C14_S232_X08;1;R8C13_EW20;R8C13_F3_EW20;1;R8C14_C6;R8C14_E121_C6;1;R8C16_N23;R8C16_E231_N230;1;R7C16_B3;R7C16_N231_B3;1;R8C13_E23;R8C13_F3_E230;1;R8C15_E23;R8C15_E232_E230;1;R8C17_B5;R8C17_E232_B5;1;R7C12_C0;R7C12_W261_C0;1;R7C12_C4;R7C12_W261_C4;1;R10C13_E23;R10C13_S232_E230;1;R9C17_B7;R9C17_X07_B7;1;R8C13_S22;R8C13_E100_S220;1;R10C14_S26;R10C14_S262_S260;1;R12C12_B7;R12C12_X05_B7;1;R8C13_F3;;1;R8C13_SN20;R8C13_F3_SN20;1;R7C13_W26;R7C13_N121_W260;1;R7C12_C2;R7C12_W261_C2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879752 ] ,
          "attributes": {
            "ROUTING": "R11C17_F1;;1;R11C17_X06;R11C17_F1_X06;1;R11C17_A5;R11C17_X06_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:164.38-164.55|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879750 ] ,
          "attributes": {
            "ROUTING": "R11C17_F2;;1;R11C17_X05;R11C17_F2_X05;1;R11C17_A4;R11C17_X05_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:164.38-164.55|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879748 ] ,
          "attributes": {
            "ROUTING": "R11C16_X06;R11C16_E211_X06;1;R11C16_D2;R11C16_X06_D2;1;R11C17_LSR2;R11C17_E212_LSR2;1;R12C15_W13;R12C15_F1_W130;1;R12C14_W23;R12C14_W131_W230;1;R12C12_W26;R12C12_W232_W260;1;R12C10_W27;R12C10_W262_W270;1;R12C9_A5;R12C9_W271_A5;1;R12C15_F1;;1;R12C15_SN10;R12C15_F1_SN10;1;R11C15_E21;R11C15_N111_E210;1;R11C16_LSR2;R11C16_E211_LSR2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879746 ] ,
          "attributes": {
            "ROUTING": "R11C17_F3;;1;R11C17_W13;R11C17_F3_W130;1;R11C16_A4;R11C16_W131_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:164.38-164.55|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879745 ] ,
          "attributes": {
            "ROUTING": "R11C16_X05;R11C16_F2_X05;1;R11C16_CE2;R11C16_X05_CE2;1;R11C16_F2;;1;R11C16_W13;R11C16_F2_W130;1;R11C16_E27;R11C16_W130_E270;1;R11C17_CE2;R11C17_E271_CE2;1"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879740 ] ,
          "attributes": {
            "ROUTING": "R11C9_F3;;1;R11C9_I1MUX2;R11C9_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879739 ] ,
          "attributes": {
            "ROUTING": "R11C9_F2;;1;R11C9_I0MUX2;R11C9_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879736 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:150.36-150.51|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:150.36-150.51|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:150.36-150.51|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879729 ] ,
          "attributes": {
            "ROUTING": "R9C10_F6;;1;R9C10_S10;R9C10_F6_S100;1;R10C10_S24;R10C10_S101_S240;1;R11C10_C1;R11C10_S241_C1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879726 ] ,
          "attributes": {
            "ROUTING": "R11C10_F1;;1;R11C10_I1MUX0;R11C10_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879725 ] ,
          "attributes": {
            "ROUTING": "R11C10_F0;;1;R11C10_I0MUX0;R11C10_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879721 ] ,
          "attributes": {
            "ROUTING": "R11C9_F1;;1;R11C9_I1MUX0;R11C9_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879720 ] ,
          "attributes": {
            "ROUTING": "R11C9_F0;;1;R11C9_I0MUX0;R11C9_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879718 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF0;;1;R11C9_W20;R11C9_OF0_W200;1;R11C7_N20;R11C7_W202_N200;1;R9C7_N21;R9C7_N202_N210;1;R8C7_W21;R8C7_N211_W210;1;R8C6_LSR2;R8C6_W211_LSR2;1"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879717 ] ,
          "attributes": {
            "ROUTING": "R9C9_F1;;1;R9C9_W21;R9C9_F1_W210;1;R9C7_W21;R9C7_W212_W210;1;R9C6_N21;R9C6_W211_N210;1;R8C6_A4;R8C6_N211_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:150.36-150.51|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3879715 ] ,
          "attributes": {
            "ROUTING": "R11C9_D3;R11C9_X08_D3;1;R11C9_X04;R11C9_W271_X04;1;R11C9_D5;R11C9_X04_D5;1;R11C10_W27;R11C10_W262_W270;1;R11C9_X08;R11C9_W271_X08;1;R11C9_D1;R11C9_X08_D1;1;R11C13_F2;;1;R11C13_EW20;R11C13_F2_EW20;1;R11C12_W26;R11C12_W121_W260;1;R11C10_SEL0;R11C10_W262_SEL0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3879713 ] ,
          "attributes": {
            "ROUTING": "R11C9_X06;R11C9_W232_X06;1;R11C9_C5;R11C9_X06_C5;1;R11C9_C1;R11C9_X02_C1;1;R11C9_X02;R11C9_W232_X02;1;R11C9_C3;R11C9_X02_C3;1;R11C13_F3;;1;R11C13_W23;R11C13_F3_W230;1;R11C11_W23;R11C11_W232_W230;1;R11C10_X06;R11C10_W231_X06;1;R11C10_D1;R11C10_X06_D1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3879711 ] ,
          "attributes": {
            "ROUTING": "R11C10_S24;R11C10_W241_S240;1;R11C10_B1;R11C10_S240_B1;1;R11C9_B5;R11C9_X03_B5;1;R11C9_X03;R11C9_W242_X03;1;R11C9_B3;R11C9_X03_B3;1;R11C12_F6;;1;R11C12_W10;R11C12_F6_W100;1;R11C11_W24;R11C11_W101_W240;1;R11C9_X07;R11C9_W242_X07;1;R11C9_B1;R11C9_X07_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3879709 ] ,
          "attributes": {
            "ROUTING": "R11C9_A1;R11C9_W272_A1;1;R11C10_A1;R11C10_W271_A1;1;R11C9_A3;R11C9_W272_A3;1;R9C15_F7;;1;R9C15_W27;R9C15_F7_W270;1;R9C13_W27;R9C13_W272_W270;1;R9C11_S27;R9C11_W272_S270;1;R11C11_W27;R11C11_S272_W270;1;R11C9_A5;R11C9_W272_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3879705 ] ,
          "attributes": {
            "ROUTING": "R11C9_SEL4;R11C9_W261_SEL4;1;R11C9_SEL2;R11C9_W261_SEL2;1;R11C10_F6;;1;R11C10_W26;R11C10_F6_W260;1;R11C9_SEL0;R11C9_W261_SEL0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879704 ] ,
          "attributes": {
            "ROUTING": "R11C9_F5;;1;R11C9_I1MUX4;R11C9_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879703 ] ,
          "attributes": {
            "ROUTING": "R11C9_F4;;1;R11C9_I0MUX4;R11C9_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879701 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF4;;1;R11C9_N13;R11C9_OF4_N130;1;R10C9_N27;R10C9_N131_N270;1;R9C9_LSR2;R9C9_N271_LSR2;1"
          }
        },
        "uart1.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3879699 ] ,
          "attributes": {
            "ROUTING": "R9C5_W20;R9C5_W202_W200;1;R9C4_X01;R9C4_W201_X01;1;R9C4_SEL3;R9C4_X01_SEL3;1;R9C9_W25;R9C9_Q5_W250;1;R9C7_W20;R9C7_W252_W200;1;R9C5_X01;R9C5_W202_X01;1;R9C5_SEL3;R9C5_X01_SEL3;1;R9C9_X04;R9C9_Q5_X04;1;R9C9_B2;R9C9_X04_B2;1;R9C9_Q5;;1;R9C9_X08;R9C9_Q5_X08;1;R9C9_C6;R9C9_X08_C6;1",
            "hdlname": "uart1 txBitNumber",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:109.11-109.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879698 ] ,
          "attributes": {
            "ROUTING": "R9C9_F2;;1;R9C9_E10;R9C9_F2_E100;1;R9C9_A5;R9C9_E100_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:150.36-150.51|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879696 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF2;;1;R11C9_N10;R11C9_OF2_N100;1;R10C9_W20;R10C9_N101_W200;1;R10C7_W21;R10C7_W202_W210;1;R10C6_N21;R10C6_W211_N210;1;R8C6_X08;R8C6_N212_X08;1;R8C6_LSR0;R8C6_X08_LSR0;1"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879695 ] ,
          "attributes": {
            "ROUTING": "R9C9_F3;;1;R9C9_N13;R9C9_F3_N130;1;R8C9_W27;R8C9_N131_W270;1;R8C7_W27;R8C7_W272_W270;1;R8C6_A0;R8C6_W271_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:150.36-150.51|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879694 ] ,
          "attributes": {
            "ROUTING": "R8C6_CE0;R8C6_X06_CE0;1;R9C9_W24;R9C9_N242_W240;1;R9C7_W25;R9C7_W242_W250;1;R9C6_N25;R9C6_W251_N250;1;R8C6_X06;R8C6_N251_X06;1;R8C6_CE2;R8C6_X06_CE2;1;R11C10_OF0;;1;R11C10_W10;R11C10_OF0_W100;1;R11C9_N24;R11C9_W101_N240;1;R9C9_X07;R9C9_N242_X07;1;R9C9_CE2;R9C9_X07_CE2;1"
          }
        },
        "switches[0]": {
          "hide_name": 0,
          "bits": [ 3879687 ] ,
          "attributes": {
            "ROUTING": "R4C2_Q0;;1;R4C2_S13;R4C2_Q0_S130;1;R5C2_A1;R5C2_S131_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:9.22-9.30",
            "hdlname": "uart1 switches"
          }
        },
        "switches[1]": {
          "hide_name": 0,
          "bits": [ 3879684 ] ,
          "attributes": {
            "ROUTING": "R6C2_Q4;;1;R6C2_SN20;R6C2_Q4_SN20;1;R7C2_S26;R7C2_S121_S260;1;R9C2_S27;R9C2_S262_S270;1;R11C2_S22;R11C2_S272_S220;1;R13C2_S23;R13C2_S222_S230;1;R14C2_A4;R14C2_S231_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:9.22-9.30",
            "hdlname": "uart1 switches"
          }
        },
        "switches[2]": {
          "hide_name": 0,
          "bits": [ 3879681 ] ,
          "attributes": {
            "ROUTING": "R6C2_Q2;;1;R6C2_S22;R6C2_Q2_S220;1;R8C2_S22;R8C2_S222_S220;1;R10C2_S23;R10C2_S222_S230;1;R12C2_S23;R12C2_S232_S230;1;R14C2_A5;R14C2_S232_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:9.22-9.30",
            "hdlname": "uart1 switches"
          }
        },
        "switches[3]": {
          "hide_name": 0,
          "bits": [ 3879678 ] ,
          "attributes": {
            "ROUTING": "R6C2_Q3;;1;R6C2_S23;R6C2_Q3_S230;1;R8C2_S23;R8C2_S232_S230;1;R10C2_S26;R10C2_S232_S260;1;R12C2_S27;R12C2_S262_S270;1;R13C2_A1;R13C2_S271_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:9.22-9.30",
            "hdlname": "uart1 switches"
          }
        },
        "switches[4]": {
          "hide_name": 0,
          "bits": [ 3879675 ] ,
          "attributes": {
            "ROUTING": "R6C2_Q5;;1;R6C2_S25;R6C2_Q5_S250;1;R8C2_S20;R8C2_S252_S200;1;R10C2_S21;R10C2_S202_S210;1;R12C2_A4;R12C2_S212_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:9.22-9.30",
            "hdlname": "uart1 switches"
          }
        },
        "uart1.txCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879672 ] ,
          "attributes": {
            "ROUTING": "R11C14_CE1;R11C14_N211_CE1;1;R8C13_CE2;R8C13_W212_CE2;1;R11C13_CE0;R11C13_W211_CE0;1;R8C12_CE0;R8C12_W211_CE0;1;R12C14_CE1;R12C14_W211_CE1;1;R11C13_CE2;R11C13_W211_CE2;1;R11C14_CE2;R11C14_N211_CE2;1;R9C17_CE2;R9C17_N212_CE2;1;R8C15_CE1;R8C15_W212_CE1;1;R8C12_CE1;R8C12_W211_CE1;1;R7C15_CE1;R7C15_W212_CE1;1;R12C13_W21;R12C13_W212_W210;1;R12C12_CE2;R12C12_W211_CE2;1;R11C12_CE2;R11C12_W212_CE2;1;R12C15_N21;R12C15_W212_N210;1;R11C15_CE0;R11C15_N211_CE0;1;R8C16_CE2;R8C16_W211_CE2;1;R8C14_CE2;R8C14_W211_CE2;1;R8C14_CE1;R8C14_W211_CE1;1;R11C14_W21;R11C14_N211_W210;1;R11C12_CE1;R11C12_W212_CE1;1;R7C17_W21;R7C17_N212_W210;1;R7C15_CE2;R7C15_W212_CE2;1;R8C15_W21;R8C15_W212_W210;1;R8C13_W21;R8C13_W212_W210;1;R8C12_CE2;R8C12_W211_CE2;1;R9C17_N21;R9C17_N212_N210;1;R8C17_W21;R8C17_N211_W210;1;R8C16_CE1;R8C16_W211_CE1;1;R9C16_CE2;R9C16_W211_CE2;1;R9C17_W21;R9C17_N212_W210;1;R12C17_SN10;R12C17_F1_SN10;1;R11C17_N21;R11C17_N111_N210;1;R9C17_CE1;R9C17_N212_CE1;1;R12C14_N21;R12C14_W211_N210;1;R10C14_N21;R10C14_N212_N210;1;R8C14_CE0;R8C14_N212_CE0;1;R12C17_F1;;1;R12C17_W21;R12C17_F1_W210;1;R12C15_W21;R12C15_W212_W210;1;R12C13_CE2;R12C13_W212_CE2;1"
          }
        },
        "uart1.xmitCNT[17]": {
          "hide_name": 0,
          "bits": [ 3879670 ] ,
          "attributes": {
            "ROUTING": "R4C18_X07;R4C18_Q4_X07;1;R4C18_B0;R4C18_X07_B0;1;R4C18_Q4;;1;R4C18_EW20;R4C18_Q4_EW20;1;R4C17_D6;R4C17_W121_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[16]": {
          "hide_name": 0,
          "bits": [ 3879669 ] ,
          "attributes": {
            "ROUTING": "R3C17_SN20;R3C17_Q0_SN20;1;R4C17_B5;R4C17_S121_B5;1;R3C17_Q0;;1;R3C17_S13;R3C17_Q0_S130;1;R4C17_C6;R4C17_S131_C6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[15]": {
          "hide_name": 0,
          "bits": [ 3879668 ] ,
          "attributes": {
            "ROUTING": "R4C17_B4;R4C17_N101_B4;1;R5C17_Q0;;1;R5C17_N10;R5C17_Q0_N100;1;R4C17_B6;R4C17_N101_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[14]": {
          "hide_name": 0,
          "bits": [ 3879667 ] ,
          "attributes": {
            "ROUTING": "R5C17_N21;R5C17_Q1_N210;1;R4C17_B3;R4C17_N211_B3;1;R5C17_Q1;;1;R5C17_SN20;R5C17_Q1_SN20;1;R4C17_A6;R4C17_N121_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879665 ] ,
          "attributes": {
            "ROUTING": "R4C17_F6;;1;R4C17_E10;R4C17_F6_E100;1;R4C18_D7;R4C18_E101_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I3[2]": {
          "hide_name": 0,
          "bits": [ 3879664 ] ,
          "attributes": {
            "ROUTING": "R5C18_N13;R5C18_Q4_N130;1;R4C18_B3;R4C18_N131_B3;1;R5C18_Q4;;1;R5C18_SN10;R5C18_Q4_SN10;1;R4C18_C7;R4C18_N111_C7;1",
            "hdlname": "uart1 xmitCNT",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I3[1]": {
          "hide_name": 0,
          "bits": [ 3879662 ] ,
          "attributes": {
            "ROUTING": "R5C18_N23;R5C18_Q3_N230;1;R4C18_B2;R4C18_N231_B2;1;R5C18_Q3;;1;R5C18_N10;R5C18_Q3_N100;1;R4C18_B7;R4C18_N101_B7;1",
            "hdlname": "uart1 xmitCNT",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879660 ] ,
          "attributes": {
            "ROUTING": "R4C18_X04;R4C18_Q5_X04;1;R4C18_B1;R4C18_X04_B1;1;R4C18_Q5;;1;R4C18_E13;R4C18_Q5_E130;1;R4C18_A7;R4C18_E130_A7;1",
            "hdlname": "uart1 xmitCNT",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT[13]": {
          "hide_name": 0,
          "bits": [ 3879657 ] ,
          "attributes": {
            "ROUTING": "R4C17_D7;R4C17_N131_D7;1;R5C17_Q4;;1;R5C17_N13;R5C17_Q4_N130;1;R4C17_B2;R4C17_N131_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[12]": {
          "hide_name": 0,
          "bits": [ 3879656 ] ,
          "attributes": {
            "ROUTING": "R3C17_S23;R3C17_Q3_S230;1;R4C17_X08;R4C17_S231_X08;1;R4C17_C7;R4C17_X08_C7;1;R3C17_Q3;;1;R3C17_SN10;R3C17_Q3_SN10;1;R4C17_B1;R4C17_S111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[11]": {
          "hide_name": 0,
          "bits": [ 3879655 ] ,
          "attributes": {
            "ROUTING": "R4C17_X04;R4C17_N251_X04;1;R4C17_B0;R4C17_X04_B0;1;R5C17_Q5;;1;R5C17_N25;R5C17_Q5_N250;1;R4C17_B7;R4C17_N251_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[10]": {
          "hide_name": 0,
          "bits": [ 3879654 ] ,
          "attributes": {
            "ROUTING": "R3C16_SN20;R3C16_Q1_SN20;1;R4C16_B5;R4C16_S121_B5;1;R3C16_Q1;;1;R3C16_S13;R3C16_Q1_S130;1;R4C16_E27;R4C16_S131_E270;1;R4C17_A7;R4C17_E271_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[9]": {
          "hide_name": 0,
          "bits": [ 3879652 ] ,
          "attributes": {
            "ROUTING": "R5C16_X02;R5C16_Q1_X02;1;R5C16_D7;R5C16_X02_D7;1;R5C16_Q1;;1;R5C16_N10;R5C16_Q1_N100;1;R4C16_B4;R4C16_N101_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[8]": {
          "hide_name": 0,
          "bits": [ 3879651 ] ,
          "attributes": {
            "ROUTING": "R5C16_X05;R5C16_Q0_X05;1;R5C16_C7;R5C16_X05_C7;1;R5C16_Q0;;1;R5C16_N20;R5C16_Q0_N200;1;R4C16_X01;R4C16_N201_X01;1;R4C16_B3;R4C16_X01_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[7]": {
          "hide_name": 0,
          "bits": [ 3879650 ] ,
          "attributes": {
            "ROUTING": "R5C16_W13;R5C16_Q4_W130;1;R5C16_B7;R5C16_W130_B7;1;R5C16_Q4;;1;R5C16_N24;R5C16_Q4_N240;1;R4C16_X03;R4C16_N241_X03;1;R4C16_B2;R4C16_X03_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[6]": {
          "hide_name": 0,
          "bits": [ 3879649 ] ,
          "attributes": {
            "ROUTING": "R5C16_E13;R5C16_Q5_E130;1;R5C16_A7;R5C16_E130_A7;1;R5C16_Q5;;1;R5C16_N13;R5C16_Q5_N130;1;R4C16_B1;R4C16_N131_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[5]": {
          "hide_name": 0,
          "bits": [ 3879647 ] ,
          "attributes": {
            "ROUTING": "R3C16_SN10;R3C16_Q2_SN10;1;R4C16_B0;R4C16_S111_B0;1;R3C16_Q2;;1;R3C16_EW20;R3C16_Q2_EW20;1;R3C15_S26;R3C15_W121_S260;1;R4C15_D6;R4C15_S261_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[4]": {
          "hide_name": 0,
          "bits": [ 3879646 ] ,
          "attributes": {
            "ROUTING": "R5C15_N23;R5C15_Q3_N230;1;R4C15_X08;R4C15_N231_X08;1;R4C15_B5;R4C15_X08_B5;1;R5C15_Q3;;1;R5C15_SN10;R5C15_Q3_SN10;1;R4C15_C6;R4C15_N111_C6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[3]": {
          "hide_name": 0,
          "bits": [ 3879645 ] ,
          "attributes": {
            "ROUTING": "R4C15_B4;R4C15_S121_B4;1;R3C15_Q0;;1;R3C15_SN20;R3C15_Q0_SN20;1;R4C15_B6;R4C15_S121_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.xmitCNT[2]": {
          "hide_name": 0,
          "bits": [ 3879644 ] ,
          "attributes": {
            "ROUTING": "R3C15_SN10;R3C15_Q3_SN10;1;R4C15_B3;R4C15_S111_B3;1;R3C15_Q3;;1;R3C15_S10;R3C15_Q3_S100;1;R4C15_A6;R4C15_S101_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "hdlname": "uart1 xmitCNT"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879642 ] ,
          "attributes": {
            "ROUTING": "R4C15_F6;;1;R4C15_S10;R4C15_F6_S100;1;R5C15_C1;R5C15_S101_C1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879641 ] ,
          "attributes": {
            "ROUTING": "R5C15_X05;R5C15_Q2_X05;1;R5C15_B1;R5C15_X05_B1;1;R5C15_Q2;;1;R5C15_N22;R5C15_Q2_N220;1;R4C15_X01;R4C15_N221_X01;1;R4C15_B2;R4C15_X01_B2;1",
            "hdlname": "uart1 xmitCNT",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879639 ] ,
          "attributes": {
            "ROUTING": "R5C15_N10;R5C15_Q5_N100;1;R5C15_A1;R5C15_N100_A1;1;R5C15_Q5;;1;R5C15_N13;R5C15_Q5_N130;1;R4C15_B1;R4C15_N131_B1;1",
            "hdlname": "uart1 xmitCNT",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:26.12-26.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879636 ] ,
          "attributes": {
            "ROUTING": "R5C16_F7;;1;R5C16_E10;R5C16_F7_E100;1;R5C17_D2;R5C17_E101_D2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879635 ] ,
          "attributes": {
            "ROUTING": "R4C17_F7;;1;R4C17_S27;R4C17_F7_S270;1;R5C17_X04;R5C17_S271_X04;1;R5C17_C2;R5C17_X04_C2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879634 ] ,
          "attributes": {
            "ROUTING": "R4C18_F7;;1;R4C18_EW10;R4C18_F7_EW10;1;R4C17_S21;R4C17_W111_S210;1;R5C17_B2;R5C17_S211_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT_DFFS_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879633 ] ,
          "attributes": {
            "ROUTING": "R5C15_F1;;1;R5C15_EW10;R5C15_F1_EW10;1;R5C16_E25;R5C16_E111_E250;1;R5C17_A2;R5C17_E251_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.startXMIT": {
          "hide_name": 0,
          "bits": [ 3879631 ] ,
          "attributes": {
            "ROUTING": "R7C14_S22;R7C14_W222_S220;1;R8C14_W22;R8C14_S221_W220;1;R8C13_X01;R8C13_W221_X01;1;R8C13_A0;R8C13_X01_A0;1;R8C16_X01;R8C16_S221_X01;1;R8C16_A6;R8C16_X01_A6;1;R11C12_X02;R11C12_W232_X02;1;R11C12_A0;R11C12_X02_A0;1;R11C14_S22;R11C14_W222_S220;1;R12C14_X01;R12C14_S221_X01;1;R12C14_A0;R12C14_X01_A0;1;R12C15_X01;R12C15_S221_X01;1;R12C15_C1;R12C15_X01_C1;1;R7C12_X06;R7C12_W232_X06;1;R7C12_A4;R7C12_X06_A4;1;R11C16_W22;R11C16_S222_W220;1;R11C14_W23;R11C14_W222_W230;1;R11C12_S23;R11C12_W232_S230;1;R12C12_A6;R12C12_S231_A6;1;R7C15_X01;R7C15_W221_X01;1;R7C15_A0;R7C15_X01_A0;1;R7C16_S22;R7C16_S222_S220;1;R9C16_S22;R9C16_S222_S220;1;R11C16_X03;R11C16_S222_X03;1;R11C16_A0;R11C16_X03_A0;1;R7C16_X07;R7C16_S222_X07;1;R7C16_A2;R7C16_X07_A2;1;R9C13_S23;R9C13_S222_S230;1;R11C13_A6;R11C13_S232_A6;1;R11C14_X02;R11C14_W231_X02;1;R11C14_A0;R11C14_X02_A0;1;R7C16_W22;R7C16_S222_W220;1;R7C12_A2;R7C12_X02_A2;1;R7C14_W23;R7C14_W222_W230;1;R12C13_A0;R12C13_X02_A0;1;R11C17_S26;R11C17_S232_S260;1;R12C17_C1;R12C17_S261_C1;1;R7C12_X02;R7C12_W232_X02;1;R5C17_EW20;R5C17_Q2_EW20;1;R7C12_A0;R7C12_X02_A0;1;R5C16_S22;R5C16_W121_S220;1;R7C17_S22;R7C17_S222_S220;1;R9C17_X01;R9C17_S222_X01;1;R9C17_A0;R9C17_X01_A0;1;R11C15_W26;R11C15_W232_W260;1;R11C13_W27;R11C13_W262_W270;1;R11C12_S27;R11C12_W271_S270;1;R12C12_A2;R12C12_S271_A2;1;R8C17_W23;R8C17_S231_W230;1;R8C16_X02;R8C16_W231_X02;1;R8C16_A0;R8C16_X02_A0;1;R7C13_S22;R7C13_W222_S220;1;R9C13_S81;R9C13_S222_S810;1;R13C13_W22;R13C13_S814_W220;1;R13C12_N22;R13C12_W221_N220;1;R12C12_X01;R12C12_N221_X01;1;R12C12_A0;R12C12_X01_A0;1;R8C17_A4;R8C17_S231_A4;1;R11C15_S22;R11C15_W221_S220;1;R7C15_W22;R7C15_S222_W220;1;R7C14_X01;R7C14_W221_X01;1;R7C14_A0;R7C14_X01_A0;1;R9C17_S23;R9C17_S232_S230;1;R11C17_W23;R11C17_S232_W230;1;R11C15_X02;R11C15_W232_X02;1;R11C15_A2;R11C15_X02_A2;1;R5C17_S22;R5C17_Q2_S220;1;R7C17_S23;R7C17_S222_S230;1;R9C17_A6;R9C17_S232_A6;1;R8C15_W23;R8C15_S231_W230;1;R8C14_X06;R8C14_W231_X06;1;R8C14_A6;R8C14_X06_A6;1;R11C13_S23;R11C13_W232_S230;1;R12C13_X02;R12C13_S231_X02;1;R12C13_A2;R12C13_X02_A2;1;R9C15_S23;R9C15_S232_S230;1;R11C15_W23;R11C15_S232_W230;1;R11C14_S23;R11C14_W231_S230;1;R12C14_A4;R12C14_S231_A4;1;R5C17_Q2;;1;R5C17_W22;R5C17_Q2_W220;1;R5C15_S22;R5C15_W222_S220;1;R7C15_S23;R7C15_S222_S230;1;R8C15_A6;R8C15_S231_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 startXMIT"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3880244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879624 ] ,
          "attributes": {
            "ROUTING": "R5C10_F5;;1;R5C10_I1MUX4;R5C10_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879623 ] ,
          "attributes": {
            "ROUTING": "R5C10_F4;;1;R5C10_I0MUX4;R5C10_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879620 ] ,
          "attributes": {
            "ROUTING": "R3C13_F6;;1;R3C13_I0MUX6;R3C13_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3879618 ] ,
          "attributes": {
            "ROUTING": "R3C13_F7;;1;R3C13_I1MUX6;R3C13_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879616 ] ,
          "attributes": {
            "ROUTING": "R3C12_F7;;1;R3C12_S10;R3C12_F7_S100;1;R3C12_E21;R3C12_S100_E210;1;R3C13_B7;R3C13_E211_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879614 ] ,
          "attributes": {
            "ROUTING": "R3C13_F5;;1;R3C13_S13;R3C13_F5_S130;1;R3C13_D7;R3C13_S130_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879611 ] ,
          "attributes": {
            "ROUTING": "R4C14_F7;;1;R4C14_N10;R4C14_F7_N100;1;R3C14_W24;R3C14_N101_W240;1;R3C13_C7;R3C13_W241_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879609 ] ,
          "attributes": {
            "ROUTING": "R3C13_F4;;1;R3C13_N10;R3C13_F4_N100;1;R3C13_W20;R3C13_N100_W200;1;R3C13_A7;R3C13_W200_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879604 ] ,
          "attributes": {
            "ROUTING": "R5C11_C2;R5C11_E121_C2;1;R5C10_OF4;;1;R5C10_EW20;R5C10_OF4_EW20;1;R5C11_C3;R5C11_E121_C3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879603 ] ,
          "attributes": {
            "ROUTING": "R5C11_E20;R5C11_F0_E200;1;R5C13_N20;R5C13_E202_N200;1;R3C13_X05;R3C13_N202_X05;1;R3C13_SEL6;R3C13_X05_SEL6;1;R5C11_F0;;1;R5C11_S13;R5C11_F0_S130;1;R5C11_B3;R5C11_S130_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.uart_rx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879601 ] ,
          "attributes": {
            "ROUTING": "R4C11_F0;;1;R4C11_E10;R4C11_F0_E100;1;R4C11_A4;R4C11_E100_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3880239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3880236 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3880241 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879594 ] ,
          "attributes": {
            "ROUTING": "R4C11_S10;R4C11_F4_S100;1;R4C11_S21;R4C11_S100_S210;1;R5C11_CE1;R5C11_S211_CE1;1;R4C11_F4;;1;R4C11_SN10;R4C11_F4_SN10;1;R5C11_W21;R5C11_S111_W210;1;R5C10_CE1;R5C10_W211_CE1;1"
          }
        },
        "uart1.uart_rx_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879580 ] ,
          "attributes": {
            "ROUTING": "R3C13_CE1;R3C13_X08_CE1;1;R3C12_CE2;R3C12_E271_CE2;1;R3C12_CE0;R3C12_E271_CE0;1;R5C11_N27;R5C11_F7_N270;1;R3C11_E27;R3C11_N272_E270;1;R3C12_CE1;R3C12_E271_CE1;1;R3C13_X08;R3C13_N272_X08;1;R3C13_CE0;R3C13_X08_CE0;1;R5C11_N13;R5C11_F7_N130;1;R4C11_D4;R4C11_N131_D4;1;R3C13_E27;R3C13_N272_E270;1;R3C14_CE0;R3C14_E271_CE0;1;R5C11_F7;;1;R5C11_E27;R5C11_F7_E270;1;R5C13_N27;R5C13_E272_N270;1;R4C13_E27;R4C13_N271_E270;1;R4C14_CE2;R4C14_E271_CE2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 3879578 ] ,
          "attributes": {
            "ROUTING": "R3C14_S13;R3C14_Q0_S130;1;R4C14_C7;R4C14_S131_C7;1;R3C14_Q0;;1;R3C14_SN10;R3C14_Q0_SN10;1;R4C14_B1;R4C14_S111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 3879576 ] ,
          "attributes": {
            "ROUTING": "R3C12_E13;R3C12_Q5_E130;1;R3C12_A7;R3C12_E130_A7;1;R3C12_Q5;;1;R3C12_S25;R3C12_Q5_S250;1;R4C12_X04;R4C12_S251_X04;1;R4C12_B2;R4C12_X04_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 3879574 ] ,
          "attributes": {
            "ROUTING": "R3C12_W13;R3C12_Q4_W130;1;R3C12_B7;R3C12_W130_B7;1;R3C12_Q4;;1;R3C12_S24;R3C12_Q4_S240;1;R4C12_X03;R4C12_S241_X03;1;R4C12_B3;R4C12_X03_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879573 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 3879570 ] ,
          "attributes": {
            "ROUTING": "R3C12_E23;R3C12_Q3_E230;1;R3C13_X06;R3C13_E231_X06;1;R3C13_A5;R3C13_X06_A5;1;R3C12_Q3;;1;R3C12_S23;R3C12_Q3_S230;1;R4C12_X08;R4C12_S231_X08;1;R4C12_B4;R4C12_X08_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 3879566 ] ,
          "attributes": {
            "ROUTING": "R3C12_E10;R3C12_Q2_E100;1;R3C13_N24;R3C13_E101_N240;1;R3C13_B4;R3C13_N240_B4;1;R3C12_Q2;;1;R3C12_SN20;R3C12_Q2_SN20;1;R4C12_B5;R4C12_S121_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879565 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 3879562 ] ,
          "attributes": {
            "ROUTING": "R3C12_X02;R3C12_Q1_X02;1;R3C12_D7;R3C12_X02_D7;1;R3C12_Q1;;1;R3C12_EW10;R3C12_Q1_EW10;1;R3C13_S21;R3C13_E111_S210;1;R4C13_B0;R4C13_S211_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879561 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 3879558 ] ,
          "attributes": {
            "ROUTING": "R3C13_A4;R3C13_S200_A4;1;R3C13_Q0;;1;R3C13_S20;R3C13_Q0_S200;1;R4C13_X07;R4C13_S201_X07;1;R4C13_B1;R4C13_X07_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879557 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 3879554 ] ,
          "attributes": {
            "ROUTING": "R3C13_W10;R3C13_Q3_W100;1;R3C13_B5;R3C13_W100_B5;1;R3C13_Q3;;1;R3C13_S23;R3C13_Q3_S230;1;R4C13_B2;R4C13_S231_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879553 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 3879550 ] ,
          "attributes": {
            "ROUTING": "R3C12_N13;R3C12_Q0_N130;1;R3C12_C7;R3C12_N130_C7;1;R3C12_Q0;;1;R3C12_SN10;R3C12_Q0_SN10;1;R4C12_B1;R4C12_S111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879549 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 3879546 ] ,
          "attributes": {
            "ROUTING": "R4C14_E13;R4C14_Q5_E130;1;R4C14_A7;R4C14_E130_A7;1;R4C14_Q5;;1;R4C14_EW10;R4C14_Q5_EW10;1;R4C13_B5;R4C13_W111_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 3879544 ] ,
          "attributes": {
            "ROUTING": "R4C14_B7;R4C14_X07_B7;1;R4C14_Q4;;1;R4C14_X07;R4C14_Q4_X07;1;R4C14_B0;R4C14_X07_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879543 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 3879538 ] ,
          "attributes": {
            "ROUTING": "R3C13_S22;R3C13_Q2_S220;1;R3C13_C5;R3C13_S220_C5;1;R3C13_Q2;;1;R3C13_SN10;R3C13_Q2_SN10;1;R4C13_B3;R4C13_S111_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879537 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 3879534 ] ,
          "attributes": {
            "ROUTING": "R3C13_X02;R3C13_Q1_X02;1;R3C13_D5;R3C13_X02_D5;1;R3C13_Q1;;1;R3C13_SN20;R3C13_Q1_SN20;1;R4C13_B4;R4C13_S121_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:19.12-19.21",
            "hdlname": "uart1 rxCounter"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879533 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879527 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:66.28-66.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879524 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:66.28-66.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879523 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:66.28-66.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.dataIn_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 3879519 ] ,
          "attributes": {
            "ROUTING": "R4C10_X04;R4C10_Q5_X04;1;R4C10_B1;R4C10_X04_B1;1;R5C10_W22;R5C10_S121_W220;1;R5C10_C3;R5C10_W220_C3;1;R4C10_Q5;;1;R4C10_SN20;R4C10_Q5_SN20;1;R5C10_B5;R5C10_S121_B5;1",
            "hdlname": "uart1 rxBitNumber",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:21.11-21.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879517 ] ,
          "attributes": {
            "ROUTING": "R4C10_F1;;1;R4C10_E10;R4C10_F1_E100;1;R4C10_A5;R4C10_E100_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:66.28-66.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3879515 ] ,
          "attributes": {
            "ROUTING": "R5C10_B3;R5C10_S232_B3;1;R4C10_B2;R4C10_S231_B2;1;R3C10_Q3;;1;R3C10_S23;R3C10_Q3_S230;1;R5C10_X06;R5C10_S232_X06;1;R5C10_C5;R5C10_X06_C5;1",
            "hdlname": "uart1 rxBitNumber",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:21.11-21.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879513 ] ,
          "attributes": {
            "ROUTING": "R4C10_F2;;1;R4C10_SN10;R4C10_F2_SN10;1;R3C10_A3;R3C10_N111_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:66.28-66.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.dataIn_DFFE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 3879511 ] ,
          "attributes": {
            "ROUTING": "R4C10_X03;R4C10_Q4_X03;1;R4C10_B3;R4C10_X03_B3;1;R4C10_S24;R4C10_Q4_S240;1;R5C10_X03;R5C10_S241_X03;1;R5C10_D3;R5C10_X03_D3;1;R4C10_Q4;;1;R4C10_S10;R4C10_Q4_S100;1;R5C10_A5;R5C10_S101_A5;1",
            "hdlname": "uart1 rxBitNumber",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:21.11-21.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879509 ] ,
          "attributes": {
            "ROUTING": "R4C10_F3;;1;R4C10_X06;R4C10_F3_X06;1;R4C10_A4;R4C10_X06_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:66.28-66.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879508 ] ,
          "attributes": {
            "ROUTING": "R4C10_N27;R4C10_F7_N270;1;R3C10_X06;R3C10_N271_X06;1;R3C10_CE1;R3C10_X06_CE1;1;R4C10_F7;;1;R4C10_X08;R4C10_F7_X08;1;R4C10_CE2;R4C10_X08_CE2;1"
          }
        },
        "uart1.prevByteReady_LUT3_I1_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3879505 ] ,
          "attributes": {
            "ROUTING": "R6C2_CE1;R6C2_S212_CE1;1;R4C2_S21;R4C2_W211_S210;1;R6C2_CE2;R6C2_S212_CE2;1;R3C3_F7;;1;R3C3_SN10;R3C3_F7_SN10;1;R4C3_W21;R4C3_S111_W210;1;R4C2_CE0;R4C2_W211_CE0;1"
          }
        },
        "uart1.prevByteReady_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879503 ] ,
          "attributes": {
            "ROUTING": "R3C3_X03;R3C3_F6_X03;1;R3C3_A7;R3C3_X03_A7;1;R3C3_F6;;1;R3C3_C0;R3C3_F6_C0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 3879492 ] ,
          "attributes": {
            "ROUTING": "R3C3_C7;R3C3_E241_C7;1;R3C2_E24;R3C2_Q4_E240;1;R3C3_X07;R3C3_E241_X07;1;R3C3_B0;R3C3_X07_B0;1;R3C2_Q4;;1;R3C2_EW10;R3C2_Q4_EW10;1;R3C3_A4;R3C3_E111_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 msgID"
          }
        },
        "uart1.uart_rx": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": "R5C11_A7;R5C11_W271_A7;1;R5C2_E27;R5C2_N272_E270;1;R5C4_E82;R5C4_E272_E820;1;R5C12_W27;R5C12_E828_W270;1;R5C10_X08;R5C10_W272_X08;1;R5C10_D0;R5C10_X08_D0;1;R29C2_Q6;;1;R29C2_N26;R29C2_Q6_N260;1;R27C2_N27;R27C2_N262_N270;1;R25C2_N27;R25C2_N272_N270;1;R23C2_N27;R23C2_N272_N270;1;R21C2_N27;R21C2_N272_N270;1;R19C2_N27;R19C2_N272_N270;1;R17C2_N27;R17C2_N272_N270;1;R15C2_N27;R15C2_N272_N270;1;R13C2_N27;R13C2_N272_N270;1;R11C2_N27;R11C2_N272_N270;1;R9C2_N27;R9C2_N272_N270;1;R7C2_N27;R7C2_N272_N270;1;R5C2_N27;R5C2_N272_N270;1;R3C2_A0;R3C2_N272_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:7.11-7.18",
            "hdlname": "uart1 uart_rx"
          }
        },
        "uart1.dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3879488 ] ,
          "attributes": {
            "ROUTING": "R3C3_X06;R3C3_W231_X06;1;R3C3_CE2;R3C3_X06_CE2;1;R3C2_CE2;R3C2_X06_CE2;1;R5C2_CE2;R5C2_X06_CE2;1;R4C4_X08;R4C4_N231_X08;1;R4C4_CE1;R4C4_X08_CE1;1;R5C4_W23;R5C4_W232_W230;1;R5C2_X06;R5C2_W232_X06;1;R5C2_CE1;R5C2_X06_CE1;1;R5C10_SN20;R5C10_F7_SN20;1;R4C10_A7;R4C10_N121_A7;1;R3C4_W23;R3C4_N232_W230;1;R3C2_X06;R3C2_W232_X06;1;R3C2_CE0;R3C2_X06_CE0;1;R5C10_W27;R5C10_F7_W270;1;R5C8_W22;R5C8_W272_W220;1;R5C6_W23;R5C6_W222_W230;1;R5C4_N23;R5C4_W232_N230;1;R3C4_X06;R3C4_N232_X06;1;R3C4_CE2;R3C4_X06_CE2;1;R5C10_F7;;1;R5C10_A3;R5C10_F7_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3880269 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState[0]": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": "R5C11_W13;R5C11_Q2_W130;1;R5C10_A0;R5C10_W131_A0;1;R5C11_W22;R5C11_Q2_W220;1;R5C10_X05;R5C10_W221_X05;1;R5C10_SEL4;R5C10_X05_SEL4;1;R5C11_B7;R5C11_X05_B7;1;R5C11_B2;R5C11_X01_B2;1;R5C11_C0;R5C11_X01_C0;1;R5C11_EW10;R5C11_Q2_EW10;1;R5C10_B7;R5C10_W111_B7;1;R5C11_X01;R5C11_Q2_X01;1;R5C11_C1;R5C11_X01_C1;1;R5C11_Q2;;1;R5C11_X05;R5C11_Q2_X05;1;R5C11_A4;R5C11_X05_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 rxState"
          }
        },
        "uart1.rxState[2]": {
          "hide_name": 0,
          "bits": [ 3879479 ] ,
          "attributes": {
            "ROUTING": "R5C10_E10;R5C10_Q3_E100;1;R5C11_D7;R5C11_E101_D7;1;R5C10_S10;R5C10_Q3_S100;1;R5C10_B0;R5C10_S100_B0;1;R5C10_A7;R5C10_E130_A7;1;R5C10_X02;R5C10_Q3_X02;1;R5C10_D5;R5C10_X02_D5;1;R5C10_EW10;R5C10_Q3_EW10;1;R5C11_A0;R5C11_E111_A0;1;R5C11_B1;R5C11_E131_B1;1;R5C10_Q3;;1;R5C10_E13;R5C10_Q3_E130;1;R5C11_B4;R5C11_E131_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:18.11-18.18",
            "hdlname": "uart1 rxState"
          }
        },
        "uart1.rxState[1]": {
          "hide_name": 0,
          "bits": [ 3879478 ] ,
          "attributes": {
            "ROUTING": "R5C11_C7;R5C11_X06_C7;1;R5C10_C0;R5C10_W101_C0;1;R5C11_A2;R5C11_X02_A2;1;R5C11_S10;R5C11_Q3_S100;1;R5C11_B0;R5C11_S100_B0;1;R5C11_W10;R5C11_Q3_W100;1;R5C10_C7;R5C10_W101_C7;1;R5C11_X06;R5C11_Q3_X06;1;R5C11_C4;R5C11_X06_C4;1;R5C11_Q3;;1;R5C11_X02;R5C11_Q3_X02;1;R5C11_A1;R5C11_X02_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 rxState"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[13]": {
          "hide_name": 0,
          "bits": [ 3879475 ] ,
          "attributes": {
            "ROUTING": "R4C14_F2;;1;R4C14_D6;R4C14_F2_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879474 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879473 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879469 ] ,
          "attributes": {
            "ROUTING": "R4C11_D0;R4C11_W121_D0;1;R4C12_F6;;1;R4C12_EW20;R4C12_F6_EW20;1;R4C11_D7;R4C11_W121_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879468 ] ,
          "attributes": {
            "ROUTING": "R4C11_C0;R4C11_W242_C0;1;R4C14_F6;;1;R4C14_W10;R4C14_F6_W100;1;R4C13_W24;R4C13_W101_W240;1;R4C11_C7;R4C11_W242_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879467 ] ,
          "attributes": {
            "ROUTING": "R4C11_B0;R4C11_W111_B0;1;R4C12_F7;;1;R4C12_EW10;R4C12_F7_EW10;1;R4C11_B7;R4C11_W111_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879466 ] ,
          "attributes": {
            "ROUTING": "R4C11_A0;R4C11_X03_A0;1;R4C13_F6;;1;R4C13_W26;R4C13_F6_W260;1;R4C11_X03;R4C11_W262_X03;1;R4C11_A7;R4C11_X03_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879463 ] ,
          "attributes": {
            "ROUTING": "R4C11_F7;;1;R4C11_I1MUX6;R4C11_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879462 ] ,
          "attributes": {
            "ROUTING": "R4C11_F6;;1;R4C11_I0MUX6;R4C11_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879460 ] ,
          "attributes": {
            "ROUTING": "R4C12_SN20;R4C12_F1_SN20;1;R3C12_C0;R3C12_N121_C0;1;R4C12_F1;;1;R4C12_X06;R4C12_F1_X06;1;R4C12_A7;R4C12_X06_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3880233 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R4C12_SN10;R4C12_F3_SN10;1;R3C12_C4;R3C12_N111_C4;1;R4C12_F3;;1;R4C12_E13;R4C12_F3_E130;1;R4C12_A6;R4C12_E130_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3880231 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3879454 ] ,
          "attributes": {
            "ROUTING": "R4C12_N25;R4C12_F5_N250;1;R3C12_X04;R3C12_N251_X04;1;R3C12_C2;R3C12_X04_C2;1;R4C12_F5;;1;R4C12_W13;R4C12_F5_W130;1;R4C12_B6;R4C12_W130_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3880228 ] ,
          "attributes": {
            "ROUTING": "R4C17_F0;;1;R4C17_S10;R4C17_F0_S100;1;R5C17_A5;R5C17_S101_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[8]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R4C13_SN20;R4C13_F3_SN20;1;R3C13_C2;R3C13_N121_C2;1;R4C13_F3;;1;R4C13_W10;R4C13_F3_W100;1;R4C12_C6;R4C12_W101_C6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3880226 ] ,
          "attributes": {
            "ROUTING": "R4C17_F1;;1;R4C17_SN10;R4C17_F1_SN10;1;R3C17_A3;R3C17_N111_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[9]": {
          "hide_name": 0,
          "bits": [ 3879448 ] ,
          "attributes": {
            "ROUTING": "R4C13_N24;R4C13_F4_N240;1;R3C13_C1;R3C13_N241_C1;1;R4C13_F4;;1;R4C13_EW20;R4C13_F4_EW20;1;R4C12_D6;R4C12_W121_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3880224 ] ,
          "attributes": {
            "ROUTING": "R4C17_F2;;1;R4C17_S22;R4C17_F2_S220;1;R5C17_X07;R5C17_S221_X07;1;R5C17_A4;R5C17_X07_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[10]": {
          "hide_name": 0,
          "bits": [ 3879445 ] ,
          "attributes": {
            "ROUTING": "R4C13_E25;R4C13_F5_E250;1;R4C14_X08;R4C14_E251_X08;1;R4C14_C5;R4C14_X08_C5;1;R4C13_F5;;1;R4C13_EW10;R4C13_F5_EW10;1;R4C14_A6;R4C14_E111_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3880222 ] ,
          "attributes": {
            "ROUTING": "R4C17_F3;;1;R4C17_S23;R4C17_F3_S230;1;R5C17_X02;R5C17_S231_X02;1;R5C17_A1;R5C17_X02_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[11]": {
          "hide_name": 0,
          "bits": [ 3879442 ] ,
          "attributes": {
            "ROUTING": "R4C14_C4;R4C14_X05_C4;1;R4C14_F0;;1;R4C14_X05;R4C14_F0_X05;1;R4C14_B6;R4C14_X05_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3880220 ] ,
          "attributes": {
            "ROUTING": "R4C17_F4;;1;R4C17_S13;R4C17_F4_S130;1;R5C17_A0;R5C17_S131_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[12]": {
          "hide_name": 0,
          "bits": [ 3879438 ] ,
          "attributes": {
            "ROUTING": "R4C14_SN20;R4C14_F1_SN20;1;R3C14_C0;R3C14_N121_C0;1;R4C14_F1;;1;R4C14_X06;R4C14_F1_X06;1;R4C14_C6;R4C14_X06_C6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I0_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879437 ] ,
          "attributes": {
            "ROUTING": "R3C11_SN20;R3C11_F5_SN20;1;R4C11_B4;R4C11_S121_B4;1;R3C12_B4;R3C12_E131_B4;1;R3C12_A0;R3C12_E251_A0;1;R3C11_E13;R3C11_F5_E130;1;R3C12_B2;R3C12_E131_B2;1;R3C13_B2;R3C13_X04_B2;1;R3C13_X04;R3C13_E252_X04;1;R3C13_B1;R3C13_X04_B1;1;R3C14_X04;R3C14_E251_X04;1;R3C14_B0;R3C14_X04_B0;1;R4C14_B5;R4C14_S251_B5;1;R3C11_F5;;1;R3C11_E25;R3C11_F5_E250;1;R3C13_E25;R3C13_E252_E250;1;R3C14_S25;R3C14_E251_S250;1;R4C14_B4;R4C14_S251_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3880218 ] ,
          "attributes": {
            "ROUTING": "R4C17_F5;;1;R4C17_N25;R4C17_F5_N250;1;R3C17_A0;R3C17_N251_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879433 ] ,
          "attributes": {
            "ROUTING": "R4C12_N13;R4C12_F2_N130;1;R3C12_D5;R3C12_N131_D5;1;R4C12_F2;;1;R4C12_X05;R4C12_F2_X05;1;R4C12_C7;R4C12_X05_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3880216 ] ,
          "attributes": {
            "ROUTING": "R4C18_F0;;1;R4C18_X05;R4C18_F0_X05;1;R4C18_A4;R4C18_X05_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879430 ] ,
          "attributes": {
            "ROUTING": "R4C12_N10;R4C12_F4_N100;1;R3C12_D3;R3C12_N101_D3;1;R4C12_F4;;1;R4C12_X07;R4C12_F4_X07;1;R4C12_B7;R4C12_X07_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3880214 ] ,
          "attributes": {
            "ROUTING": "R4C15_F1;;1;R4C15_S21;R4C15_F1_S210;1;R5C15_A5;R5C15_S211_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[5]": {
          "hide_name": 0,
          "bits": [ 3879427 ] ,
          "attributes": {
            "ROUTING": "R4C12_N20;R4C12_W201_N200;1;R3C12_D1;R3C12_N201_D1;1;R4C13_F0;;1;R4C13_W20;R4C13_F0_W200;1;R4C12_D7;R4C12_W201_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3880212 ] ,
          "attributes": {
            "ROUTING": "R4C18_F1;;1;R4C18_X06;R4C18_F1_X06;1;R4C18_A5;R4C18_X06_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[6]": {
          "hide_name": 0,
          "bits": [ 3879424 ] ,
          "attributes": {
            "ROUTING": "R4C13_N10;R4C13_F1_N100;1;R3C13_D0;R3C13_N101_D0;1;R4C13_F1;;1;R4C13_B6;R4C13_F1_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3880210 ] ,
          "attributes": {
            "ROUTING": "R4C15_F2;;1;R4C15_S13;R4C15_F2_S130;1;R5C15_A2;R5C15_S131_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_D_LUT2_F_I0[7]": {
          "hide_name": 0,
          "bits": [ 3879421 ] ,
          "attributes": {
            "ROUTING": "R4C13_N22;R4C13_F2_N220;1;R3C13_D3;R3C13_N221_D3;1;R4C13_F2;;1;R4C13_X01;R4C13_F2_X01;1;R4C13_A6;R4C13_X01_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:55.30-55.43|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I0_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879420 ] ,
          "attributes": {
            "ROUTING": "R3C11_S26;R3C11_W262_S260;1;R4C11_X05;R4C11_S261_X05;1;R4C11_C4;R4C11_X05_C4;1;R3C13_C3;R3C13_E130_C3;1;R2C13_S26;R2C13_S262_S260;1;R3C13_C0;R3C13_S261_C0;1;R3C13_A2;R3C13_S271_A2;1;R3C13_N26;R3C13_OF6_N260;1;R1C13_N26;R1C13_N262_N260;1;R2C13_S27;R2C13_S262_S270;1;R3C13_A1;R3C13_S271_A1;1;R4C14_A5;R4C14_S231_A5;1;R4C14_A4;R4C14_S231_A4;1;R3C12_C3;R3C12_W261_C3;1;R3C12_C5;R3C12_W261_C5;1;R3C13_E26;R3C13_OF6_E260;1;R3C14_X03;R3C14_E261_X03;1;R3C14_A0;R3C14_X03_A0;1;R3C12_A2;R3C12_W131_A2;1;R3C13_W13;R3C13_OF6_W130;1;R3C12_A4;R3C12_W131_A4;1;R3C13_W26;R3C13_OF6_W260;1;R3C12_C1;R3C12_W261_C1;1;R3C13_E13;R3C13_OF6_E130;1;R3C13_OF6;;1;R3C12_X07;R3C12_W261_X07;1;R3C14_S23;R3C14_E131_S230;1;R3C12_B0;R3C12_X07_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.rxState_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879418 ] ,
          "attributes": {
            "ROUTING": "R3C12_E24;R3C12_N242_E240;1;R3C13_S24;R3C13_E241_S240;1;R3C13_B0;R3C13_S240_B0;1;R5C11_E10;R5C11_F4_E100;1;R5C12_N24;R5C12_E101_N240;1;R3C12_X05;R3C12_N242_X05;1;R3C12_B1;R3C12_X05_B1;1;R3C12_B3;R3C12_X03_B3;1;R3C11_E24;R3C11_N242_E240;1;R3C12_X03;R3C12_E241_X03;1;R3C12_B5;R3C12_X03_B5;1;R5C11_N24;R5C11_F4_N240;1;R3C11_X01;R3C11_N242_X01;1;R3C11_B5;R3C11_X01_B5;1;R5C11_X07;R5C11_F4_X07;1;R5C11_A3;R5C11_X07_A3;1;R5C11_F4;;1;R5C11_E24;R5C11_F4_E240;1;R5C13_N24;R5C13_E242_N240;1;R3C13_X01;R3C13_N242_X01;1;R3C13_B3;R3C13_X01_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3880208 ] ,
          "attributes": {
            "ROUTING": "R4C15_F3;;1;R4C15_N23;R4C15_F3_N230;1;R3C15_X02;R3C15_N231_X02;1;R3C15_A3;R3C15_X02_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879415 ] ,
          "attributes": {
            "ROUTING": "R3C11_E26;R3C11_N121_E260;1;R3C13_X07;R3C13_E262_X07;1;R3C13_A3;R3C13_X07_A3;1;R3C13_X03;R3C13_N261_X03;1;R3C13_A0;R3C13_X03_A0;1;R3C12_A5;R3C12_X06_A5;1;R4C11_E13;R4C11_OF6_E130;1;R4C12_N27;R4C12_E131_N270;1;R3C12_A1;R3C12_N271_A1;1;R3C12_A3;R3C12_N271_A3;1;R3C12_X06;R3C12_N271_X06;1;R4C11_OF6;;1;R4C11_E26;R4C11_OF6_E260;1;R4C13_N26;R4C13_E262_N260;1;R4C11_SN20;R4C11_OF6_SN20;1;R3C11_C0;R3C11_N121_C0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": "R5C10_E20;R5C10_F0_E200;1;R5C11_N20;R5C11_E201_N200;1;R3C11_X07;R3C11_N202_X07;1;R3C11_B0;R3C11_X07_B0;1;R4C10_X07;R4C10_N201_X07;1;R4C10_B7;R4C10_X07_B7;1;R4C10_LSR2;R4C10_X07_LSR2;1;R5C10_F0;;1;R5C10_N20;R5C10_F0_N200;1;R3C10_X05;R3C10_N202_X05;1;R3C10_LSR1;R3C10_X05_LSR1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": "R4C11_X08;R4C11_N211_X08;1;R4C11_SEL6;R4C11_X08_SEL6;1;R3C11_A0;R3C11_X02_A0;1;R3C11_X02;R3C11_N212_X02;1;R3C11_A3;R3C11_X02_A3;1;R5C11_F1;;1;R5C11_N21;R5C11_F1_N210;1;R3C11_A5;R3C11_N212_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879408 ] ,
          "attributes": {
            "ROUTING": "R3C11_F0;;1;R3C11_X05;R3C11_F0_X05;1;R3C11_CE1;R3C11_X05_CE1;1"
          }
        },
        "uart1.byteReady": {
          "hide_name": 0,
          "bits": [ 3879406 ] ,
          "attributes": {
            "ROUTING": "R3C3_C6;R3C3_X08_C6;1;R3C3_X08;R3C3_W272_X08;1;R3C3_D1;R3C3_X08_D1;1;R3C11_Q3;;1;R3C11_W23;R3C11_Q3_W230;1;R3C9_W26;R3C9_W232_W260;1;R3C7_W27;R3C7_W262_W270;1;R3C5_W27;R3C5_W272_W270;1;R3C3_A2;R3C3_W272_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:22.5-22.14",
            "hdlname": "uart1 byteReady"
          }
        },
        "uart1.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 3879405 ] ,
          "attributes": {
            "ROUTING": "R3C3_E13;R3C3_Q4_E130;1;R3C3_A6;R3C3_E130_A6;1;R3C3_E10;R3C3_Q4_E100;1;R3C3_C1;R3C3_E100_C1;1;R3C3_Q4;;1;R3C3_EW10;R3C3_Q4_EW10;1;R3C4_A4;R3C4_E111_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:90.12-90.17",
            "hdlname": "uart1 msgID"
          }
        },
        "uart1.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 3879402 ] ,
          "attributes": {
            "ROUTING": "R3C3_B7;R3C3_E131_B7;1;R3C2_E20;R3C2_Q0_E200;1;R3C3_X01;R3C3_E201_X01;1;R3C3_A0;R3C3_X01_A0;1;R3C2_E13;R3C2_Q0_E130;1;R3C3_B1;R3C3_E131_B1;1;R3C2_Q0;;1;R3C2_X05;R3C2_Q0_X05;1;R3C2_A4;R3C2_X05_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 msgID"
          }
        },
        "uart1.prevByteReady": {
          "hide_name": 0,
          "bits": [ 3879400 ] ,
          "attributes": {
            "ROUTING": "R3C3_N10;R3C3_Q2_N100;1;R3C3_A1;R3C3_N100_A1;1;R3C3_Q2;;1;R3C3_X05;R3C3_Q2_X05;1;R3C3_B6;R3C3_X05_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:84.5-84.18",
            "hdlname": "uart1 prevByteReady"
          }
        },
        "uart1.buffer[0]": {
          "hide_name": 0,
          "bits": [ 3879398 ] ,
          "attributes": {
            "ROUTING": "R4C2_Q2;;1;R4C2_S22;R4C2_Q2_S220;1;R6C2_X07;R6C2_S222_X07;1;R6C2_A5;R6C2_X07_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:24.11-24.17",
            "hdlname": "uart1 buffer"
          }
        },
        "uart1.buffer_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879397 ] ,
          "attributes": {
            "ROUTING": "R3C3_F1;;1;R3C3_SN20;R3C3_F1_SN20;1;R4C3_W26;R4C3_S121_W260;1;R4C2_X07;R4C2_W261_X07;1;R4C2_CE1;R4C2_X07_CE1;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3880259 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3880256 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3880253 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3880250 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3880247 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880272 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_5_I[0]": {
          "hide_name": 0,
          "bits": [ 3879384 ] ,
          "attributes": {
            "ROUTING": "R5C2_Q1;;1;R5C2_S21;R5C2_Q1_S210;1;R7C2_S24;R7C2_S212_S240;1;R9C2_S25;R9C2_S242_S250;1;R11C2_S25;R11C2_S252_S250;1;R13C2_S25;R13C2_S252_S250;1;R15C2_W25;R15C2_S252_W250;1;R15C1_A0;R15C1_W251_A0;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3880275 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_5_I[1]": {
          "hide_name": 0,
          "bits": [ 3879381 ] ,
          "attributes": {
            "ROUTING": "R14C2_Q4;;1;R14C2_EW20;R14C2_Q4_EW20;1;R14C1_S22;R14C1_W121_S220;1;R16C1_D1;R16C1_S222_D1;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3880278 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_5_I[2]": {
          "hide_name": 0,
          "bits": [ 3879378 ] ,
          "attributes": {
            "ROUTING": "R14C2_Q5;;1;R14C2_S25;R14C2_Q5_S250;1;R16C2_S25;R16C2_S252_S250;1;R18C2_S20;R18C2_S252_S200;1;R20C2_S20;R20C2_S202_S200;1;R21C2_W20;R21C2_S201_W200;1;R21C1_D1;R21C1_W201_D1;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880281 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_5_I[3]": {
          "hide_name": 0,
          "bits": [ 3879375 ] ,
          "attributes": {
            "ROUTING": "R13C2_Q1;;1;R13C2_EW20;R13C2_Q1_EW20;1;R13C1_S22;R13C1_W121_S220;1;R15C1_S22;R15C1_S222_S220;1;R17C1_S22;R17C1_S222_S220;1;R19C1_S22;R19C1_S222_S220;1;R21C1_S22;R21C1_S222_S220;1;R22C1_D1;R22C1_S221_D1;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_5_I[4]": {
          "hide_name": 0,
          "bits": [ 3879372 ] ,
          "attributes": {
            "ROUTING": "R12C2_Q4;;1;R12C2_S24;R12C2_Q4_S240;1;R14C2_S24;R14C2_S242_S240;1;R16C2_S24;R16C2_S242_S240;1;R18C2_S24;R18C2_S242_S240;1;R20C2_S24;R20C2_S242_S240;1;R22C2_S25;R22C2_S242_S250;1;R24C2_S20;R24C2_S252_S200;1;R25C2_W20;R25C2_S201_W200;1;R25C1_D1;R25C1_W201_D1;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880287 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_4_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879366 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_4_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879363 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_4_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879360 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879357 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv_DFF_Q_D_ALU_SUM_4_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879356 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv[0]": {
          "hide_name": 0,
          "bits": [ 3879353 ] ,
          "attributes": {
            "ROUTING": "R2C16_Q5;;1;R2C16_E13;R2C16_Q5_E130;1;R2C17_B1;R2C17_E131_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:16.13-16.19"
          }
        },
        "clkdiv_DFF_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R2C17_F1;;1;R2C17_W21;R2C17_F1_W210;1;R2C16_X06;R2C16_W211_X06;1;R2C16_A5;R2C16_X06_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv[1]": {
          "hide_name": 0,
          "bits": [ 3879350 ] ,
          "attributes": {
            "ROUTING": "R2C16_Q1;;1;R2C16_E21;R2C16_Q1_E210;1;R2C17_B2;R2C17_E211_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:16.13-16.19"
          }
        },
        "clkdiv_DFF_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879349 ] ,
          "attributes": {
            "ROUTING": "R2C17_F2;;1;R2C17_W13;R2C17_F2_W130;1;R2C16_A1;R2C16_W131_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv[2]": {
          "hide_name": 0,
          "bits": [ 3879347 ] ,
          "attributes": {
            "ROUTING": "R3C17_Q1;;1;R3C17_N13;R3C17_Q1_N130;1;R2C17_B3;R2C17_N131_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:16.13-16.19"
          }
        },
        "clkdiv_DFF_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879346 ] ,
          "attributes": {
            "ROUTING": "R2C17_F3;;1;R2C17_S13;R2C17_F3_S130;1;R3C17_A1;R3C17_S131_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv[3]": {
          "hide_name": 0,
          "bits": [ 3879344 ] ,
          "attributes": {
            "ROUTING": "R2C18_Q0;;1;R2C18_EW10;R2C18_Q0_EW10;1;R2C17_B4;R2C17_W111_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:16.13-16.19"
          }
        },
        "clkdiv_DFF_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879343 ] ,
          "attributes": {
            "ROUTING": "R2C17_F4;;1;R2C17_EW10;R2C17_F4_EW10;1;R2C18_A0;R2C18_E111_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clkdiv[4]": {
          "hide_name": 0,
          "bits": [ 3879341 ] ,
          "attributes": {
            "ROUTING": "R2C16_E23;R2C16_Q3_E230;1;R2C17_B5;R2C17_E231_B5;1;R2C16_Q3;;1;R2C16_W23;R2C16_Q3_W230;1;R2C14_W23;R2C14_W232_W230;1;R2C12_W26;R2C12_W232_W260;1;R2C10_X03;R2C10_W262_X03;1;R2C10_A1;R2C10_X03_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:16.13-16.19"
          }
        },
        "clkdiv_DFF_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": "R2C17_F5;;1;R2C17_W25;R2C17_F5_W250;1;R2C16_A3;R2C16_W251_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:48.15-48.25|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879335 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_I1MUX0;R11C7_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879334 ] ,
          "attributes": {
            "ROUTING": "R11C7_F0;;1;R11C7_I0MUX0;R11C7_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879332 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF0;;1;R11C7_I1MUX1;R11C7_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879327 ] ,
          "attributes": {
            "ROUTING": "R9C8_F1;;1;R9C8_I1MUX0;R9C8_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879326 ] ,
          "attributes": {
            "ROUTING": "R9C8_F0;;1;R9C8_I0MUX0;R9C8_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879324 ] ,
          "attributes": {
            "ROUTING": "R9C8_OF0;;1;R9C8_I1MUX1;R9C8_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879319 ] ,
          "attributes": {
            "ROUTING": "R5C9_F1;;1;R5C9_I1MUX0;R5C9_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": "R5C9_F0;;1;R5C9_I0MUX0;R5C9_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879314 ] ,
          "attributes": {
            "ROUTING": "R5C9_F3;;1;R5C9_I1MUX2;R5C9_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879313 ] ,
          "attributes": {
            "ROUTING": "R5C9_F2;;1;R5C9_I0MUX2;R5C9_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879311 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF0;;1;R5C9_I1MUX1;R5C9_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i28.in_3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879310 ] ,
          "attributes": {
            "ROUTING": "R5C9_OF2;;1;R5C9_I0MUX1;R5C9_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879306 ] ,
          "attributes": {
            "ROUTING": "R6C7_F5;;1;R6C7_I1MUX4;R6C7_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": "R6C7_F4;;1;R6C7_I0MUX4;R6C7_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879303 ] ,
          "attributes": {
            "ROUTING": "R6C7_OF4;;1;R6C7_I1MUX5;R6C7_OF4_DUMMY_I1MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879298 ] ,
          "attributes": {
            "ROUTING": "R12C3_F1;;1;R12C3_I1MUX0;R12C3_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879297 ] ,
          "attributes": {
            "ROUTING": "R12C3_F0;;1;R12C3_I0MUX0;R12C3_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879295 ] ,
          "attributes": {
            "ROUTING": "R12C3_OF0;;1;R12C3_I1MUX1;R12C3_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879290 ] ,
          "attributes": {
            "ROUTING": "R8C2_F1;;1;R8C2_I1MUX0;R8C2_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879289 ] ,
          "attributes": {
            "ROUTING": "R8C2_F0;;1;R8C2_I0MUX0;R8C2_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879287 ] ,
          "attributes": {
            "ROUTING": "R8C2_OF0;;1;R8C2_I1MUX1;R8C2_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": "R3C6_F1;;1;R3C6_I1MUX0;R3C6_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879281 ] ,
          "attributes": {
            "ROUTING": "R3C6_F0;;1;R3C6_I0MUX0;R3C6_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879277 ] ,
          "attributes": {
            "ROUTING": "R3C6_F3;;1;R3C6_I1MUX2;R3C6_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879276 ] ,
          "attributes": {
            "ROUTING": "R3C6_F2;;1;R3C6_I0MUX2;R3C6_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879274 ] ,
          "attributes": {
            "ROUTING": "R3C6_OF0;;1;R3C6_I1MUX1;R3C6_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.Mux_4x1_NBits_i12.in_3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879273 ] ,
          "attributes": {
            "ROUTING": "R3C6_OF2;;1;R3C6_I0MUX1;R3C6_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3880194 ] ,
          "attributes": {
            "ROUTING": "R4C16_F4;;1;R4C16_S24;R4C16_F4_S240;1;R5C16_X03;R5C16_S241_X03;1;R5C16_A1;R5C16_X03_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3880192 ] ,
          "attributes": {
            "ROUTING": "R4C16_F5;;1;R4C16_N25;R4C16_F5_N250;1;R3C16_A1;R3C16_N251_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3879258 ] ,
          "attributes": {
            "ROUTING": "R6C3_F1;;1;R6C3_I1MUX0;R6C3_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3879257 ] ,
          "attributes": {
            "ROUTING": "R6C3_F0;;1;R6C3_I0MUX0;R6C3_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879253 ] ,
          "attributes": {
            "ROUTING": "R6C4_F1;;1;R6C4_I1MUX0;R6C4_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879252 ] ,
          "attributes": {
            "ROUTING": "R6C4_F0;;1;R6C4_I0MUX0;R6C4_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879250 ] ,
          "attributes": {
            "ROUTING": "R5C4_F1;;1;R5C4_I1MUX0;R5C4_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i6.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879249 ] ,
          "attributes": {
            "ROUTING": "R5C4_F0;;1;R5C4_I0MUX0;R5C4_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3879242 ] ,
          "attributes": {
            "ROUTING": "R9C6_F1;;1;R9C6_I1MUX0;R9C6_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3879241 ] ,
          "attributes": {
            "ROUTING": "R9C6_F0;;1;R9C6_I0MUX0;R9C6_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879239 ] ,
          "attributes": {
            "ROUTING": "R11C7_W10;R11C7_OF1_W100;1;R11C7_B4;R11C7_W100_B4;1;R11C7_OF1;;1;R11C7_N21;R11C7_OF1_N210;1;R9C7_X04;R9C7_N212_X04;1;R9C7_D7;R9C7_X04_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879236 ] ,
          "attributes": {
            "ROUTING": "R9C7_F7;;1;R9C7_I1MUX6;R9C7_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879235 ] ,
          "attributes": {
            "ROUTING": "R9C7_F6;;1;R9C7_I0MUX6;R9C7_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879233 ] ,
          "attributes": {
            "ROUTING": "R9C6_F5;;1;R9C6_I1MUX4;R9C6_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i34.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879232 ] ,
          "attributes": {
            "ROUTING": "R9C6_F4;;1;R9C6_I0MUX4;R9C6_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3879225 ] ,
          "attributes": {
            "ROUTING": "R7C7_F1;;1;R7C7_I1MUX0;R7C7_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3879224 ] ,
          "attributes": {
            "ROUTING": "R7C7_F0;;1;R7C7_I0MUX0;R7C7_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": "R9C8_W10;R9C8_OF1_W100;1;R9C8_B4;R9C8_W100_B4;1;R9C8_OF1;;1;R9C8_E10;R9C8_OF1_E100;1;R9C8_N22;R9C8_E100_N220;1;R8C8_D1;R8C8_N221_D1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879219 ] ,
          "attributes": {
            "ROUTING": "R8C8_F1;;1;R8C8_I1MUX0;R8C8_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879218 ] ,
          "attributes": {
            "ROUTING": "R8C8_F0;;1;R8C8_I0MUX0;R8C8_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879216 ] ,
          "attributes": {
            "ROUTING": "R7C8_F1;;1;R7C8_I1MUX0;R7C8_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i30.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879215 ] ,
          "attributes": {
            "ROUTING": "R7C8_F0;;1;R7C8_I0MUX0;R7C8_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879208 ] ,
          "attributes": {
            "ROUTING": "R6C8_F1;;1;R6C8_I1MUX0;R6C8_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879207 ] ,
          "attributes": {
            "ROUTING": "R6C8_F0;;1;R6C8_I0MUX0;R6C8_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": "R5C7_F1;;1;R5C7_I1MUX0;R5C7_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i26.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879204 ] ,
          "attributes": {
            "ROUTING": "R5C7_F0;;1;R5C7_I0MUX0;R5C7_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3879196 ] ,
          "attributes": {
            "ROUTING": "R6C5_F1;;1;R6C5_I1MUX0;R6C5_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3879195 ] ,
          "attributes": {
            "ROUTING": "R6C5_F0;;1;R6C5_I0MUX0;R6C5_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879193 ] ,
          "attributes": {
            "ROUTING": "R6C7_W25;R6C7_OF5_W250;1;R6C5_X04;R6C5_W252_X04;1;R6C5_D5;R6C5_X04_D5;1;R6C7_OF5;;1;R6C7_N13;R6C7_OF5_N130;1;R5C7_W23;R5C7_N131_W230;1;R5C5_B1;R5C5_W232_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879190 ] ,
          "attributes": {
            "ROUTING": "R6C5_F5;;1;R6C5_I1MUX4;R6C5_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879189 ] ,
          "attributes": {
            "ROUTING": "R6C5_F4;;1;R6C5_I0MUX4;R6C5_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879187 ] ,
          "attributes": {
            "ROUTING": "R6C6_F5;;1;R6C6_I1MUX4;R6C6_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i22.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879186 ] ,
          "attributes": {
            "ROUTING": "R6C6_F4;;1;R6C6_I0MUX4;R6C6_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3879179 ] ,
          "attributes": {
            "ROUTING": "R9C3_F5;;1;R9C3_I1MUX4;R9C3_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3879178 ] ,
          "attributes": {
            "ROUTING": "R9C3_F4;;1;R9C3_I0MUX4;R9C3_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879176 ] ,
          "attributes": {
            "ROUTING": "R12C3_SN10;R12C3_OF1_SN10;1;R11C3_E25;R11C3_N111_E250;1;R11C5_X08;R11C5_E252_X08;1;R11C5_D1;R11C5_X08_D1;1;R12C3_OF1;;1;R12C3_W10;R12C3_OF1_W100;1;R12C3_B4;R12C3_W100_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879173 ] ,
          "attributes": {
            "ROUTING": "R11C5_F1;;1;R11C5_I1MUX0;R11C5_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R11C5_F0;;1;R11C5_I0MUX0;R11C5_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879170 ] ,
          "attributes": {
            "ROUTING": "R11C4_F1;;1;R11C4_I1MUX0;R11C4_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i18.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879169 ] ,
          "attributes": {
            "ROUTING": "R11C4_F0;;1;R11C4_I0MUX0;R11C4_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3879162 ] ,
          "attributes": {
            "ROUTING": "R7C3_F1;;1;R7C3_I1MUX0;R7C3_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3879161 ] ,
          "attributes": {
            "ROUTING": "R7C3_F0;;1;R7C3_I0MUX0;R7C3_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879159 ] ,
          "attributes": {
            "ROUTING": "R7C2_E21;R7C2_N111_E210;1;R7C4_X06;R7C4_E212_X06;1;R7C4_D1;R7C4_X06_D1;1;R9C2_E21;R9C2_S111_E210;1;R9C3_B0;R9C3_E211_B0;1;R8C2_SN10;R8C2_OF1_SN10;1;R8C2_OF1;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879156 ] ,
          "attributes": {
            "ROUTING": "R7C4_F1;;1;R7C4_I1MUX0;R7C4_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879155 ] ,
          "attributes": {
            "ROUTING": "R7C4_F0;;1;R7C4_I0MUX0;R7C4_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879153 ] ,
          "attributes": {
            "ROUTING": "R8C3_F1;;1;R8C3_I1MUX0;R8C3_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i14.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879152 ] ,
          "attributes": {
            "ROUTING": "R8C3_F0;;1;R8C3_I0MUX0;R8C3_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879145 ] ,
          "attributes": {
            "ROUTING": "R5C6_F1;;1;R5C6_I1MUX0;R5C6_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879144 ] ,
          "attributes": {
            "ROUTING": "R5C6_F0;;1;R5C6_I0MUX0;R5C6_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879142 ] ,
          "attributes": {
            "ROUTING": "R4C5_F1;;1;R4C5_I1MUX0;R4C5_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.DIG_Register_BUS_i10.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": "R4C5_F0;;1;R4C5_I0MUX0;R4C5_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.DIG_D_FF_1bit_i5.Q": {
          "hide_name": 0,
          "bits": [ 3879136 ] ,
          "attributes": {
            "ROUTING": "R3C5_Q4;;1;R3C5_N13;R3C5_Q4_N130;1;R3C5_C7;R3C5_N130_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:15.7-15.12|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:328.17-332.18",
            "hdlname": "calc1 DIG_D_FF_1bit_i5 state"
          }
        },
        "calc1.s51": {
          "hide_name": 0,
          "bits": [ 3879134 ] ,
          "attributes": {
            "ROUTING": "R3C5_S13;R3C5_Q2_S130;1;R3C5_D7;R3C5_S130_D7;1;R3C5_Q2;;1;R3C5_X05;R3C5_Q2_X05;1;R3C5_A4;R3C5_X05_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:281.8-281.11",
            "hdlname": "calc1 s51"
          }
        },
        "calc1.s49": {
          "hide_name": 0,
          "bits": [ 3879129 ] ,
          "attributes": {
            "ROUTING": "R3C5_Q0;;1;R3C5_X01;R3C5_Q0_X01;1;R3C5_B2;R3C5_X01_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:279.8-279.11",
            "hdlname": "calc1 s49"
          }
        },
        "calc1.s47": {
          "hide_name": 0,
          "bits": [ 3879126 ] ,
          "attributes": {
            "ROUTING": "R3C5_A2;R3C5_X02_A2;1;R3C5_X02;R3C5_Q3_X02;1;R3C5_A0;R3C5_X02_A0;1;R3C5_Q3;;1;R3C5_S23;R3C5_Q3_S230;1;R5C5_S26;R5C5_S232_S260;1;R7C5_D7;R7C5_S262_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:277.8-277.11",
            "hdlname": "calc1 s47"
          }
        },
        "calc1.s43": {
          "hide_name": 0,
          "bits": [ 3879121 ] ,
          "attributes": {
            "ROUTING": "R3C5_W81;R3C5_Q1_W810;1;R3C4_E21;R3C4_E818_E210;1;R3C5_B3;R3C5_E211_B3;1;R3C5_Q1;;1;R3C5_X06;R3C5_Q1_X06;1;R3C5_A7;R3C5_X06_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:273.8-273.11",
            "hdlname": "calc1 s43"
          }
        },
        "keypad[4]": {
          "hide_name": 0,
          "bits": [ 3879116 ] ,
          "attributes": {
            "ROUTING": "R3C5_N25;R3C5_E111_N250;1;R3C5_B7;R3C5_N250_B7;1;R3C4_W13;R3C4_Q0_W130;1;R3C4_E27;R3C4_W130_E270;1;R3C5_CE1;R3C5_E271_CE1;1;R3C4_Q0;;1;R3C4_EW10;R3C4_Q0_EW10;1;R3C5_A1;R3C5_E111_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:11.22-11.28",
            "hdlname": "uart1 keypad"
          }
        },
        "uart1.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 3879111 ] ,
          "attributes": {
            "ROUTING": "R3C4_X03;R3C4_Q4_X03;1;R3C4_A0;R3C4_X03_A0;1;R3C4_Q4;;1;R3C4_S13;R3C4_Q4_S130;1;R4C4_A3;R4C4_S131_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:20.11-20.17",
            "hdlname": "uart1 dataIn"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3880306 ] ,
          "attributes": {
            "ROUTING": "R9C15_D4;R9C15_X04_D4;1;R4C17_C1;R4C17_N220_C1;1;R9C13_D0;R9C13_X08_D0;1;R4C10_C1;R4C10_N220_C1;1;R26C1_W22;R26C1_VCC_W220;1;R26C1_D1;R26C1_E221_D1;1;R9C14_D1;R9C14_X08_D1;1;R9C13_D2;R9C13_X08_D2;1;R9C14_D0;R9C14_X08_D0;1;R9C12_N20;R9C12_VCC_N200;1;R9C12_A1;R9C12_N200_A1;1;R4C15_C4;R4C15_S220_C4;1;R11C17_C1;R11C17_N220_C1;1;R4C13_D0;R4C13_X08_D0;1;R9C12_C3;R9C12_X04_C3;1;R9C14_D5;R9C14_N260_D5;1;R4C10_D3;R4C10_S270_D3;1;R4C10_D2;R4C10_S270_D2;1;R4C10_D1;R4C10_E270_D1;1;R9C14_N26;R9C14_VCC_N260;1;R9C14_D4;R9C14_N260_D4;1;R9C16_C0;R9C16_X04_C0;1;R4C18_N22;R4C18_VCC_N220;1;R4C18_C0;R4C18_N220_C0;1;R9C9_D1;R9C9_X03_D1;1;R4C10_C2;R4C10_W220_C2;1;R4C15_D1;R4C15_X03_D1;1;R9C12_D1;R9C12_X08_D1;1;R4C12_D4;R4C12_W270_D4;1;R2C17_D3;R2C17_X08_D3;1;R9C15_D3;R9C15_X03_D3;1;R4C13_C4;R4C13_X08_C4;1;R4C18_C1;R4C18_N220_C1;1;R11C17_C2;R11C17_W241_C2;1;R4C10_S27;R4C10_VCC_S270;1;R9C12_D3;R9C12_X08_D3;1;R4C18_D3;R4C18_X08_D3;1;R9C9_C2;R9C9_W220_C2;1;R11C17_D1;R11C17_X08_D1;1;R2C17_C2;R2C17_X04_C2;1;R2C17_C4;R2C17_X08_C4;1;R9C15_C1;R9C15_X04_C1;1;R9C14_C5;R9C14_X08_C5;1;R9C15_D5;R9C15_X04_D5;1;R4C10_N20;R4C10_VCC_N200;1;R4C10_A1;R4C10_N200_A1;1;R4C15_D5;R4C15_X04_D5;1;R4C16_D1;R4C16_X08_D1;1;R4C16_D5;R4C16_X04_D5;1;R4C14_C1;R4C14_X04_C1;1;R4C10_W22;R4C10_VCC_W220;1;R4C10_C3;R4C10_W220_C3;1;R9C13_D4;R9C13_X07_D4;1;R4C13_D5;R4C13_X04_D5;1;R2C17_D1;R2C17_X03_D1;1;R4C15_A1;R4C15_X03_A1;1;R4C10_N22;R4C10_VCC_N220;1;R4C10_C0;R4C10_N220_C0;1;R4C16_D4;R4C16_X04_D4;1;R4C18_D1;R4C18_X08_D1;1;R9C9_D3;R9C9_X03_D3;1;R4C16_C5;R4C16_X08_C5;1;R4C16_C4;R4C16_X08_C4;1;R4C17_C5;R4C17_E241_C5;1;R4C12_C2;R4C12_W220_C2;1;R9C15_D2;R9C15_X03_D2;1;R4C14_D0;R4C14_X03_D0;1;R9C9_C0;R9C9_N220_C0;1;R11C17_N20;R11C17_VCC_N200;1;R11C17_A1;R11C17_N200_A1;1;R11C17_N22;R11C17_VCC_N220;1;R11C17_C0;R11C17_N220_C0;1;R9C16_C2;R9C16_X04_C2;1;R9C15_D0;R9C15_X03_D0;1;R9C15_C2;R9C15_X04_C2;1;R4C16_D3;R4C16_X08_D3;1;R4C18_C3;R4C18_W220_C3;1;R4C16_D2;R4C16_X08_D2;1;R9C13_D1;R9C13_X08_D1;1;R4C13_D1;R4C13_X08_D1;1;R2C17_C1;R2C17_X04_C1;1;R4C14_D2;R4C14_X03_D2;1;R4C13_C1;R4C13_X04_C1;1;R4C14_X03;R4C14_VCC_X03;1;R4C14_D1;R4C14_X03_D1;1;R4C13_C2;R4C13_X04_C2;1;R11C18_W24;R11C18_VCC_W240;1;R11C17_C3;R11C17_W241_C3;1;R9C15_C3;R9C15_X04_C3;1;R9C14_D3;R9C14_X08_D3;1;R4C17_N22;R4C17_VCC_N220;1;R4C17_C0;R4C17_N220_C0;1;R4C17_D2;R4C17_X03_D2;1;R9C15_C5;R9C15_S220_C5;1;R9C13_C5;R9C13_X08_C5;1;R4C12_W22;R4C12_VCC_W220;1;R4C12_C3;R4C12_W220_C3;1;R4C14_C0;R4C14_X04_C0;1;R4C13_C5;R4C13_X08_C5;1;R4C17_D4;R4C17_X07_D4;1;R4C12_D3;R4C12_S270_D3;1;R2C17_X08;R2C17_VCC_X08;1;R2C17_C5;R2C17_X08_C5;1;R2C17_D4;R2C17_X04_D4;1;R4C13_C0;R4C13_X04_C0;1;R4C16_C3;R4C16_X04_C3;1;R4C18_W22;R4C18_VCC_W220;1;R4C18_C2;R4C18_W220_C2;1;R9C14_C4;R9C14_X08_C4;1;R4C15_C3;R4C15_X04_C3;1;R9C15_X04;R9C15_VCC_X04;1;R9C15_C0;R9C15_X04_C0;1;R9C13_D3;R9C13_X08_D3;1;R2C17_D5;R2C17_X04_D5;1;R4C12_C4;R4C12_S220_C4;1;R9C15_X03;R9C15_VCC_X03;1;R9C15_D1;R9C15_X03_D1;1;R9C14_C0;R9C14_N220_C0;1;R4C12_S27;R4C12_VCC_S270;1;R4C12_D2;R4C12_S270_D2;1;R2C17_C3;R2C17_X04_C3;1;R4C15_D3;R4C15_X03_D3;1;R4C18_D2;R4C18_X08_D2;1;R4C12_S26;R4C12_VCC_S260;1;R4C12_D1;R4C12_S260_D1;1;R4C16_E24;R4C16_VCC_E240;1;R4C17_C4;R4C17_E241_C4;1;R9C14_N22;R9C14_VCC_N220;1;R9C14_C1;R9C14_N220_C1;1;R4C16_X08;R4C16_VCC_X08;1;R4C16_D0;R4C16_X08_D0;1;R9C16_D0;R9C16_X08_D0;1;R4C12_N22;R4C12_VCC_N220;1;R4C12_C0;R4C12_N220_C0;1;R9C9_D2;R9C9_X03_D2;1;R9C14_X08;R9C14_VCC_X08;1;R9C14_D2;R9C14_X08_D2;1;R9C9_W22;R9C9_VCC_W220;1;R9C9_C3;R9C9_W220_C3;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R4C15_C1;R4C15_X04_C1;1;R2C17_D2;R2C17_X03_D2;1;R9C12_C5;R9C12_X08_C5;1;R4C16_C1;R4C16_X04_C1;1;R2C17_X03;R2C17_VCC_X03;1;R2C17_A1;R2C17_X03_A1;1;R9C12_C4;R9C12_X08_C4;1;R4C15_D4;R4C15_X04_D4;1;R4C17_X07;R4C17_VCC_X07;1;R4C17_D5;R4C17_X07_D5;1;R4C16_C0;R4C16_X04_C0;1;R9C12_C0;R9C12_X04_C0;1;R4C15_C0;R4C15_X04_C0;1;R11C17_D2;R11C17_X08_D2;1;R9C12_D4;R9C12_X04_D4;1;R4C17_C3;R4C17_W220_C3;1;R4C18_X08;R4C18_VCC_X08;1;R4C18_D0;R4C18_X08_D0;1;R9C15_S22;R9C15_VCC_S220;1;R9C15_C4;R9C15_S220_C4;1;R4C14_X04;R4C14_VCC_X04;1;R4C14_C2;R4C14_X04_C2;1;R9C9_N22;R9C9_VCC_N220;1;R9C9_C1;R9C9_N220_C1;1;R9C16_D1;R9C16_X08_D1;1;R9C13_C1;R9C13_N220_C1;1;R9C13_C2;R9C13_W220_C2;1;R4C16_X04;R4C16_VCC_X04;1;R4C16_C2;R4C16_X04_C2;1;R11C17_X08;R11C17_VCC_X08;1;R11C17_D3;R11C17_X08_D3;1;R9C12_C2;R9C12_X04_C2;1;R4C12_C1;R4C12_N220_C1;1;R4C10_E27;R4C10_VCC_E270;1;R9C13_X08;R9C13_VCC_X08;1;R9C13_C4;R9C13_X08_C4;1;R9C16_X08;R9C16_VCC_X08;1;R9C16_D2;R9C16_X08_D2;1;R4C15_X03;R4C15_VCC_X03;1;R4C15_D2;R4C15_X03_D2;1;R4C12_S22;R4C12_VCC_S220;1;R4C12_C5;R4C12_S220_C5;1;R4C17_D1;R4C17_X03_D1;1;R9C12_D5;R9C12_X04_D5;1;R9C9_X03;R9C9_VCC_X03;1;R9C9_A1;R9C9_X03_A1;1;R4C13_D2;R4C13_X08_D2;1;R4C17_D0;R4C17_X03_D0;1;R9C12_X08;R9C12_VCC_X08;1;R9C12_D2;R9C12_X08_D2;1;R4C13_C3;R4C13_X04_C3;1;R4C15_S22;R4C15_VCC_S220;1;R4C15_C5;R4C15_S220_C5;1;R4C17_X03;R4C17_VCC_X03;1;R4C17_D3;R4C17_X03_D3;1;R9C13_X07;R9C13_VCC_X07;1;R9C13_D5;R9C13_X07_D5;1;R2C17_X04;R2C17_VCC_X04;1;R2C17_C0;R2C17_X04_C0;1;R9C13_W22;R9C13_VCC_W220;1;R9C13_C3;R9C13_W220_C3;1;R4C12_W27;R4C12_VCC_W270;1;R4C12_D5;R4C12_W270_D5;1;R4C17_W22;R4C17_VCC_W220;1;R4C17_C2;R4C17_W220_C2;1;R9C16_X04;R9C16_VCC_X04;1;R9C16_C1;R9C16_X04_C1;1;R4C13_X04;R4C13_VCC_X04;1;R4C13_D4;R4C13_X04_D4;1;R9C14_C2;R9C14_W220_C2;1;R4C15_X04;R4C15_VCC_X04;1;R4C15_C2;R4C15_X04_C2;1;R9C13_N22;R9C13_VCC_N220;1;R9C13_C0;R9C13_N220_C0;1;R4C13_W27;R4C13_VCC_W270;1;R4C12_A1;R4C12_W271_A1;1;R9C14_W22;R9C14_VCC_W220;1;R9C14_C3;R9C14_W220_C3;1;R9C12_X04;R9C12_VCC_X04;1;R9C12_C1;R9C12_X04_C1;1;VCC;;1;R4C13_X08;R4C13_VCC_X08;1;R4C13_D3;R4C13_X08_D3;1"
          }
        },
        "uart1.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 3879092 ] ,
          "attributes": {
            "ROUTING": "R5C2_A5;R5C2_S231_A5;1;R4C4_S13;R4C4_Q3_S130;1;R5C4_S27;R5C4_S131_S270;1;R7C4_A3;R7C4_S272_A3;1;R4C4_Q3;;1;R4C4_W23;R4C4_Q3_W230;1;R4C2_S23;R4C2_W232_S230;1;R6C2_X02;R6C2_S232_X02;1;R6C2_A3;R6C2_X02_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:20.11-20.17",
            "hdlname": "uart1 dataIn"
          }
        },
        "calc1.4_bit_adder_i38.s25_LUT2_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3879070 ] ,
          "attributes": {
            "ROUTING": "R10C5_S26;R10C5_S262_S260;1;R11C5_W26;R11C5_S261_W260;1;R11C4_SEL0;R11C4_W261_SEL0;1;R6C5_N22;R6C5_N121_N220;1;R4C5_X07;R4C5_N222_X07;1;R4C5_SEL0;R4C5_X07_SEL0;1;R8C5_S26;R8C5_S121_S260;1;R9C5_E26;R9C5_S261_E260;1;R9C6_SEL4;R9C6_E261_SEL4;1;R6C8_A0;R6C8_X03_A0;1;R5C4_SEL0;R5C4_X07_SEL0;1;R11C4_X04;R11C4_W271_X04;1;R11C4_C2;R11C4_X04_C2;1;R6C8_A3;R6C8_E271_A3;1;R6C8_X03;R6C8_N241_X03;1;R7C8_SEL0;R7C8_X06_SEL0;1;R6C6_X08;R6C6_E271_X08;1;R11C5_W27;R11C5_S272_W270;1;R7C7_N23;R7C7_E231_N230;1;R5C7_X06;R5C7_N232_X06;1;R5C7_SEL0;R5C7_X06_SEL0;1;R8C5_E26;R8C5_S121_E260;1;R8C7_C4;R8C7_E262_C4;1;R7C5_SN10;R7C5_F7_SN10;1;R6C5_A0;R6C5_N111_A0;1;R7C5_E10;R7C5_F7_E100;1;R7C6_E24;R7C6_E101_E240;1;R6C5_W26;R6C5_N121_W260;1;R6C3_C4;R6C3_W262_C4;1;R6C5_N27;R6C5_N131_N270;1;R5C5_A3;R5C5_N271_A3;1;R7C4_A1;R7C4_W131_A1;1;R7C5_W13;R7C5_F7_W130;1;R7C4_A0;R7C4_W131_A0;1;R6C6_SEL4;R6C6_X08_SEL4;1;R7C8_C2;R7C8_N230_C2;1;R6C5_A1;R6C5_N111_A1;1;R6C5_A5;R6C5_N121_A5;1;R7C7_A0;R7C7_E272_A0;1;R7C7_A1;R7C7_E272_A1;1;R6C5_A4;R6C5_N121_A4;1;R7C5_SN20;R7C5_F7_SN20;1;R7C5_EW20;R7C5_F7_EW20;1;R7C6_S26;R7C6_E121_S260;1;R9C6_C3;R9C6_S262_C3;1;R5C6_X02;R5C6_N272_X02;1;R5C6_C3;R5C6_X02_C3;1;R7C3_A0;R7C3_W272_A0;1;R7C3_A1;R7C3_W272_A1;1;R8C3_SEL0;R8C3_W262_SEL0;1;R7C8_X06;R7C8_E232_X06;1;R8C5_W26;R8C5_S121_W260;1;R7C5_E27;R7C5_F7_E270;1;R7C8_N24;R7C8_E242_N240;1;R5C4_X07;R5C4_N262_X07;1;R6C7_E27;R6C7_E272_E270;1;R6C8_A1;R6C8_E271_A1;1;R8C8_X02;R8C8_S231_X02;1;R8C8_A1;R8C8_X02_A1;1;R6C4_A6;R6C4_W271_A6;1;R7C4_N26;R7C4_W121_N260;1;R5C6_A0;R5C6_N272_A0;1;R7C6_N27;R7C6_E131_N270;1;R5C6_A1;R5C6_N272_A1;1;R6C3_A1;R6C3_N271_A1;1;R7C5_W27;R7C5_F7_W270;1;R7C3_N27;R7C3_W272_N270;1;R6C3_A0;R6C3_N271_A0;1;R9C6_A1;R9C6_E271_A1;1;R9C6_A0;R9C6_E271_A0;1;R7C3_C5;R7C3_W261_C5;1;R7C4_W26;R7C4_W121_W260;1;R7C7_C4;R7C7_E241_C4;1;R6C5_W27;R6C5_N131_W270;1;R9C3_A5;R9C3_W272_A5;1;R11C5_A0;R11C5_S272_A0;1;R9C5_W27;R9C5_S272_W270;1;R9C3_A4;R9C3_W272_A4;1;R9C7_A6;R9C7_E272_A6;1;R7C6_E23;R7C6_E131_E230;1;R7C8_S23;R7C8_E232_S230;1;R9C5_S27;R9C5_S272_S270;1;R11C5_A1;R11C5_S272_A1;1;R6C5_E27;R6C5_N131_E270;1;R7C5_S27;R7C5_F7_S270;1;R9C5_E27;R9C5_S272_E270;1;R9C7_A7;R9C7_E272_A7;1;R7C5_F7;;1;R7C5_E13;R7C5_F7_E130;1;R7C5_N13;R7C5_F7_N130;1;R7C8_N23;R7C8_E232_N230;1;R8C8_A0;R8C8_X02_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.Mux_4x1_NBits_i8.in_3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879068 ] ,
          "attributes": {
            "ROUTING": "R6C4_A1;R6C4_X03_A1;1;R6C4_F6;;1;R6C4_X03;R6C4_F6_X03;1;R6C4_A0;R6C4_X03_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 3879066 ] ,
          "attributes": {
            "ROUTING": "R5C2_E10;R5C2_Q5_E100;1;R5C2_A4;R5C2_E100_A4;1;R5C2_S25;R5C2_Q5_S250;1;R6C2_A2;R6C2_S251_A2;1;R5C2_Q5;;1;R5C2_E25;R5C2_Q5_E250;1;R5C4_S25;R5C4_E252_S250;1;R7C4_A2;R7C4_S252_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:20.11-20.17",
            "hdlname": "uart1 dataIn"
          }
        },
        "uart1.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 3879064 ] ,
          "attributes": {
            "ROUTING": "R5C2_X07;R5C2_Q4_X07;1;R5C2_A2;R5C2_X07_A2;1;R5C2_S10;R5C2_Q4_S100;1;R6C2_A4;R6C2_S101_A4;1;R5C2_Q4;;1;R5C2_S13;R5C2_Q4_S130;1;R6C2_E23;R6C2_S131_E230;1;R6C4_S23;R6C4_E232_S230;1;R7C4_A5;R7C4_S231_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:20.11-20.17",
            "hdlname": "uart1 dataIn"
          }
        },
        "uart1.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 3879062 ] ,
          "attributes": {
            "ROUTING": "R6C2_E21;R6C2_S111_E210;1;R6C4_S21;R6C4_E212_S210;1;R7C4_A4;R7C4_S211_A4;1;R5C2_SN10;R5C2_Q2_SN10;1;R4C2_A0;R4C2_N111_A0;1;R4C2_A2;R4C2_N111_A2;1;R5C2_Q2;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:20.11-20.17",
            "hdlname": "uart1 dataIn"
          }
        },
        "uart1.clk": {
          "hide_name": 0,
          "bits": [ 3879061 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R7C4_CLK2;R7C4_GB00_CLK2;5;R7C4_GBO0;R7C4_GT00_GBO0;5;R2C4_GT00;R2C4_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R7C4_CLK1;R7C4_GB00_CLK1;5;R3C4_CLK0;R3C4_GB00_CLK0;5;R3C4_GBO0;R3C4_GT00_GBO0;5;R2C16_CLK1;R2C16_GB00_CLK1;5;R2C16_GBO0;R2C16_GT00_GBO0;5;R2C16_GT00;R2C16_SPINE8_GT00;5;R2C18_CLK0;R2C18_GB00_CLK0;5;R3C17_CLK0;R3C17_GB00_CLK0;5;R3C16_GBO0;R3C16_GT00_GBO0;5;R2C16_CLK0;R2C16_GB00_CLK0;5;R2C16_CLK2;R2C16_GB00_CLK2;5;R2C10_CLK0;R2C10_GB00_CLK0;5;R2C8_GBO0;R2C8_GT00_GBO0;5;R2C8_GT00;R2C8_SPINE8_GT00;5;R12C2_CLK2;R12C2_GB00_CLK2;5;R12C4_GBO0;R12C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R13C2_CLK0;R13C2_GB00_CLK0;5;R13C4_GBO0;R13C4_GT00_GBO0;5;R14C2_CLK2;R14C2_GB00_CLK2;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R5C2_CLK0;R5C2_GB00_CLK0;5;R5C4_GBO0;R5C4_GT00_GBO0;5;R4C2_CLK1;R4C2_GB00_CLK1;5;R4C4_GBO0;R4C4_GT00_GBO0;5;R3C11_CLK1;R3C11_GB00_CLK1;5;R3C12_GBO0;R3C12_GT00_GBO0;5;R2C12_GT00;R2C12_SPINE8_GT00;5;R3C2_CLK0;R3C2_GB00_CLK0;5;R3C2_CLK2;R3C2_GB00_CLK2;5;R3C3_CLK2;R3C3_GB00_CLK2;5;R3C4_CLK2;R3C4_GB00_CLK2;5;R4C4_CLK1;R4C4_GB00_CLK1;5;R5C2_CLK2;R5C2_GB00_CLK2;5;R5C2_CLK1;R5C2_GB00_CLK1;5;R3C3_CLK1;R3C3_GB00_CLK1;5;R4C10_CLK2;R4C10_GB00_CLK2;5;R4C8_GBO0;R4C8_GT00_GBO0;5;R3C10_CLK1;R3C10_GB00_CLK1;5;R3C8_GBO0;R3C8_GT00_GBO0;5;R3C14_CLK0;R3C14_GB00_CLK0;5;R4C14_CLK2;R4C14_GB00_CLK2;5;R4C12_GBO0;R4C12_GT00_GBO0;5;R3C12_CLK2;R3C12_GB00_CLK2;5;R3C12_CLK0;R3C12_GB00_CLK0;5;R3C13_CLK0;R3C13_GB00_CLK0;5;R3C13_CLK1;R3C13_GB00_CLK1;5;R3C12_CLK1;R3C12_GB00_CLK1;5;R5C10_CLK1;R5C10_GB00_CLK1;5;R5C8_GBO0;R5C8_GT00_GBO0;5;R5C11_CLK1;R5C11_GB00_CLK1;5;R5C12_GBO0;R5C12_GT00_GBO0;5;R5C17_CLK1;R5C17_GB00_CLK1;5;R5C16_GBO0;R5C16_GT00_GBO0;5;R6C2_CLK2;R6C2_GB00_CLK2;5;R6C4_GBO0;R6C4_GT00_GBO0;5;R6C2_CLK1;R6C2_GB00_CLK1;5;R4C2_CLK0;R4C2_GB00_CLK0;5;R8C6_CLK0;R8C6_GB00_CLK0;5;R8C4_GBO0;R8C4_GT00_GBO0;5;R9C9_CLK2;R9C9_GB00_CLK2;5;R9C8_GBO0;R9C8_GT00_GBO0;5;R8C6_CLK2;R8C6_GB00_CLK2;5;R11C16_CLK2;R11C16_GB00_CLK2;5;R11C16_GBO0;R11C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R11C17_CLK2;R11C17_GB00_CLK2;5;R9C17_CLK1;R9C17_GB00_CLK1;5;R9C16_GBO0;R9C16_GT00_GBO0;5;R8C16_CLK2;R8C16_GB00_CLK2;5;R8C16_GBO0;R8C16_GT00_GBO0;5;R8C14_CLK2;R8C14_GB00_CLK2;5;R8C12_GBO0;R8C12_GT00_GBO0;5;R11C14_CLK1;R11C14_GB00_CLK1;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R8C14_CLK1;R8C14_GB00_CLK1;5;R12C14_CLK1;R12C14_GB00_CLK1;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R12C13_CLK2;R12C13_GB00_CLK2;5;R11C12_CLK2;R11C12_GB00_CLK2;5;R11C14_CLK2;R11C14_GB00_CLK2;5;R11C13_CLK2;R11C13_GB00_CLK2;5;R11C13_CLK0;R11C13_GB00_CLK0;5;R8C13_CLK2;R8C13_GB00_CLK2;5;R9C17_CLK2;R9C17_GB00_CLK2;5;R11C12_CLK1;R11C12_GB00_CLK1;5;R8C12_CLK0;R8C12_GB00_CLK0;5;R12C12_CLK2;R12C12_GB00_CLK2;5;R8C12_CLK1;R8C12_GB00_CLK1;5;R8C12_CLK2;R8C12_GB00_CLK2;5;R8C15_CLK1;R8C15_GB00_CLK1;5;R9C16_CLK2;R9C16_GB00_CLK2;5;R8C16_CLK1;R8C16_GB00_CLK1;5;R7C15_CLK2;R7C15_GB00_CLK2;5;R7C16_GBO0;R7C16_GT00_GBO0;5;R7C15_CLK1;R7C15_GB00_CLK1;5;R11C15_CLK0;R11C15_GB00_CLK0;5;R8C14_CLK0;R8C14_GB00_CLK0;5;R12C4_CLK0;R12C4_GB00_CLK0;5;R9C10_CLK0;R9C10_GB00_CLK0;5;R11C10_CLK1;R11C10_GB00_CLK1;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R5C18_CLK2;R5C18_GB00_CLK2;5;R5C18_CLK1;R5C18_GB00_CLK1;5;R3C16_CLK0;R3C16_GB00_CLK0;5;R5C16_CLK0;R5C16_GB00_CLK0;5;R5C16_CLK2;R5C16_GB00_CLK2;5;R3C16_CLK1;R3C16_GB00_CLK1;5;R5C15_CLK1;R5C15_GB00_CLK1;5;R3C15_CLK0;R3C15_GB00_CLK0;5;R3C15_CLK1;R3C15_GB00_CLK1;5;R4C18_CLK2;R4C18_GB00_CLK2;5;R4C16_GBO0;R4C16_GT00_GBO0;5;R5C15_CLK2;R5C15_GB00_CLK2;5;R5C17_CLK0;R5C17_GB00_CLK0;5;R5C17_CLK2;R5C17_GB00_CLK2;5;R3C17_CLK1;R3C17_GB00_CLK1;5",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:6.11-6.14",
            "hdlname": "uart1 clk"
          }
        },
        "uart1.prevByteReady_LUT3_I1_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3879060 ] ,
          "attributes": {
            "ROUTING": "R3C4_X05;R3C4_E201_X05;1;R3C4_CE0;R3C4_X05_CE0;1;R7C4_CE1;R7C4_S212_CE1;1;R3C3_F0;;1;R3C3_E20;R3C3_F0_E200;1;R3C4_S20;R3C4_E201_S200;1;R5C4_S21;R5C4_S202_S210;1;R7C4_CE2;R7C4_S212_CE2;1"
          }
        },
        "calc1.4_bit_adder_i45.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879055 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_X08;R12C6_F5_X08;1;R12C6_LSR0;R12C6_X08_LSR0;1"
          }
        },
        "calc1.s40[3]": {
          "hide_name": 0,
          "bits": [ 3879054 ] ,
          "attributes": {
            "ROUTING": "R12C6_S13;R12C6_Q1_S130;1;R12C6_B3;R12C6_S130_B3;1;R12C6_Q1;;1;R12C6_N10;R12C6_Q1_N100;1;R11C6_B4;R11C6_N101_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:270.14-270.17",
            "hdlname": "calc1 s40"
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879046 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF2;;1;R11C7_I0MUX1;R11C7_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i45.s6_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3879044 ] ,
          "attributes": {
            "ROUTING": "R11C7_F2;;1;R11C7_I0MUX2;R11C7_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i36.in_3_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879042 ] ,
          "attributes": {
            "ROUTING": "R11C7_N10;R11C7_F7_N100;1;R10C7_N20;R10C7_N101_N200;1;R9C7_C7;R9C7_N201_C7;1;R11C7_A4;R11C7_F7_A4;1;R11C7_F7;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s6_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3879040 ] ,
          "attributes": {
            "ROUTING": "R11C7_F3;;1;R11C7_I1MUX2;R11C7_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879037 ] ,
          "attributes": {
            "ROUTING": "R12C7_F4;;1;R12C7_N24;R12C7_F4_N240;1;R11C7_X05;R11C7_N241_X05;1;R11C7_LSR2;R11C7_X05_LSR2;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3880204 ] ,
          "attributes": {
            "ROUTING": "R4C15_F5;;1;R4C15_S25;R4C15_F5_S250;1;R5C15_A3;R5C15_S251_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879029 ] ,
          "attributes": {
            "ROUTING": "R11C6_F1;;1;R11C6_I1MUX0;R11C6_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879028 ] ,
          "attributes": {
            "ROUTING": "R11C6_F0;;1;R11C6_I0MUX0;R11C6_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879026 ] ,
          "attributes": {
            "ROUTING": "R11C6_EW10;R11C6_F4_EW10;1;R11C7_A2;R11C7_E111_A2;1;R11C6_F4;;1;R11C6_X07;R11C6_F4_X07;1;R11C6_A3;R11C6_X07_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": "R11C6_F3;;1;R11C6_I1MUX2;R11C6_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879022 ] ,
          "attributes": {
            "ROUTING": "R11C6_F2;;1;R11C6_I0MUX2;R11C6_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3879020 ] ,
          "attributes": {
            "ROUTING": "R11C7_SEL2;R11C7_X06_SEL2;1;R12C7_N27;R12C7_E131_N270;1;R11C7_X06;R11C7_N271_X06;1;R11C7_SEL0;R11C7_X06_SEL0;1;R12C6_F3;;1;R12C6_E13;R12C6_F3_E130;1;R12C6_N26;R12C6_E130_N260;1;R11C6_SEL1;R11C6_N261_SEL1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF0;;1;R11C6_I1MUX1;R11C6_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879018 ] ,
          "attributes": {
            "ROUTING": "R11C6_OF2;;1;R11C6_I0MUX1;R11C6_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i45.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879013 ] ,
          "attributes": {
            "ROUTING": "R11C5_F6;;1;R11C5_X07;R11C5_F6_X07;1;R11C5_LSR2;R11C5_X07_LSR2;1"
          }
        },
        "calc1.s40[1]": {
          "hide_name": 0,
          "bits": [ 3879012 ] ,
          "attributes": {
            "ROUTING": "R11C5_E13;R11C5_Q4_E130;1;R11C6_E23;R11C6_E131_E230;1;R11C7_B6;R11C7_E231_B6;1;R11C6_D6;R11C6_E101_D6;1;R11C5_E10;R11C5_Q4_E100;1;R11C5_Q4;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:270.14-270.17",
            "hdlname": "calc1 s40"
          }
        },
        "calc1.4_bit_adder_i45.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879003 ] ,
          "attributes": {
            "ROUTING": "R12C7_F5;;1;R12C7_X08;R12C7_F5_X08;1;R12C7_LSR0;R12C7_X08_LSR0;1"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878996 ] ,
          "attributes": {
            "ROUTING": "R8C4_F3;;1;R8C4_I1MUX2;R8C4_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878995 ] ,
          "attributes": {
            "ROUTING": "R8C4_F2;;1;R8C4_I0MUX2;R8C4_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[0]": {
          "hide_name": 0,
          "bits": [ 3878993 ] ,
          "attributes": {
            "ROUTING": "R8C4_OF1;;1;R8C4_S21;R8C4_OF1_S210;1;R9C4_X02;R9C4_S211_X02;1;R9C4_A0;R9C4_X02_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0": {
          "hide_name": 0,
          "bits": [ 3878992 ] ,
          "attributes": {
            "ROUTING": "R8C4_OF2;;1;R8C4_I0MUX1;R8C4_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 3878990 ] ,
          "attributes": {
            "ROUTING": "R8C4_OF0;;1;R8C4_I1MUX1;R8C4_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878988 ] ,
          "attributes": {
            "ROUTING": "R8C4_F5;;1;R8C4_X04;R8C4_F5_X04;1;R8C4_B0;R8C4_X04_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878987 ] ,
          "attributes": {
            "ROUTING": "R8C4_F7;;1;R8C4_A0;R8C4_F7_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 3878986 ] ,
          "attributes": {
            "ROUTING": "R8C4_F0;;1;R8C4_I0MUX0;R8C4_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": "R8C6_F2;;1;R8C6_W22;R8C6_F2_W220;1;R8C4_X01;R8C4_W222_X01;1;R8C4_A1;R8C4_X01_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3878983 ] ,
          "attributes": {
            "ROUTING": "R8C4_F1;;1;R8C4_I1MUX0;R8C4_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s3_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878981 ] ,
          "attributes": {
            "ROUTING": "R8C6_F3;;1;R8C6_W23;R8C6_F3_W230;1;R8C4_B1;R8C4_W232_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d7[3]": {
          "hide_name": 0,
          "bits": [ 3878978 ] ,
          "attributes": {
            "ROUTING": "R11C6_S23;R11C6_S222_S230;1;R12C6_X02;R12C6_S231_X02;1;R12C6_A3;R12C6_X02_A3;1;R9C6_W10;R9C6_Q2_W100;1;R9C6_N23;R9C6_W100_N230;1;R8C6_B3;R8C6_N231_B3;1;R11C6_A4;R11C6_X05_A4;1;R11C6_X05;R11C6_S222_X05;1;R9C6_S22;R9C6_Q2_S220;1;R9C6_Q2;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s38[3]": {
          "hide_name": 0,
          "bits": [ 3878970 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF4;;1;R9C6_N13;R9C6_OF4_N130;1;R9C6_A2;R9C6_N130_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:268.14-268.17",
            "hdlname": "calc1 s38"
          }
        },
        "calc1.s38[2]": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": "R9C7_OF6;;1;R9C7_E13;R9C7_OF6_E130;1;R9C8_S23;R9C8_E131_S230;1;R10C8_W23;R10C8_S231_W230;1;R10C7_N23;R10C7_W231_N230;1;R9C7_A5;R9C7_N231_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:268.14-268.17",
            "hdlname": "calc1 s38"
          }
        },
        "calc1.s40[2]": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": "R11C7_N13;R11C7_Q4_N130;1;R11C7_C7;R11C7_N130_C7;1;R11C7_W13;R11C7_Q4_W130;1;R11C7_D2;R11C7_W130_D2;1;R11C7_E13;R11C7_Q4_E130;1;R11C7_C3;R11C7_E130_C3;1;R11C6_C0;R11C6_W241_C0;1;R11C6_C1;R11C6_W241_C1;1;R11C6_D3;R11C6_W121_D3;1;R11C7_EW20;R11C7_Q4_EW20;1;R11C7_Q4;;1;R11C6_D7;R11C6_W121_D7;1;R11C7_W24;R11C7_Q4_W240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:270.14-270.17",
            "hdlname": "calc1 s40"
          }
        },
        "d7[2]": {
          "hide_name": 0,
          "bits": [ 3878953 ] ,
          "attributes": {
            "ROUTING": "R11C7_B7;R11C7_S252_B7;1;R9C7_N13;R9C7_Q5_N130;1;R8C7_W23;R8C7_N131_W230;1;R8C6_B2;R8C6_W231_B2;1;R11C7_X04;R11C7_S252_X04;1;R11C7_B3;R11C7_X04_B3;1;R11C6_X08;R11C6_S212_X08;1;R11C6_C7;R11C6_X08_C7;1;R11C7_C2;R11C7_X04_C2;1;R9C7_S25;R9C7_Q5_S250;1;R11C6_X02;R11C6_S212_X02;1;R11C6_C3;R11C6_X02_C3;1;R11C6_B1;R11C6_S212_B1;1;R9C7_Q5;;1;R9C7_EW10;R9C7_Q5_EW10;1;R9C6_S21;R9C6_W111_S210;1;R11C6_B0;R11C6_S212_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878944 ] ,
          "attributes": {
            "ROUTING": "R11C6_SEL0;R11C6_W261_SEL0;1;R11C7_A7;R11C7_X03_A7;1;R11C7_B2;R11C7_X03_B2;1;R11C7_X07;R11C7_F6_X07;1;R11C7_A3;R11C7_X07_A3;1;R11C7_X03;R11C7_F6_X03;1;R11C7_W26;R11C7_F6_W260;1;R11C6_SEL2;R11C6_W261_SEL2;1;R11C7_F6;;1;R11C7_EW10;R11C7_F6_EW10;1;R11C6_B7;R11C6_W111_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878942 ] ,
          "attributes": {
            "ROUTING": "R11C6_S13;R11C6_F7_S130;1;R12C6_A1;R12C6_S131_A1;1;R9C6_A5;R9C6_X06_A5;1;R11C6_F7;;1;R11C6_N27;R11C6_F7_N270;1;R9C6_X06;R9C6_N272_X06;1;R9C6_A4;R9C6_X06_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880156 ] ,
          "attributes": {
            "ROUTING": "R8C15_F4;;1;R8C15_S10;R8C15_F4_S100;1;R9C15_E24;R9C15_S101_E240;1;R9C15_B7;R9C15_E240_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s5_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878935 ] ,
          "attributes": {
            "ROUTING": "R11C6_S10;R11C6_F6_S100;1;R11C6_E21;R11C6_S100_E210;1;R11C7_X02;R11C7_E211_X02;1;R11C7_SEL1;R11C7_X02_SEL1;1;R11C6_W26;R11C6_F6_W260;1;R11C5_X03;R11C5_W261_X03;1;R11C5_B4;R11C5_X03_B4;1;R11C6_A7;R11C6_X03_A7;1;R11C6_A0;R11C6_X03_A0;1;R11C6_A1;R11C6_X03_A1;1;R11C6_X03;R11C6_F6_X03;1;R11C6_B3;R11C6_X03_B3;1;R11C6_F6;;1;R11C6_N26;R11C6_F6_N260;1;R9C6_X03;R9C6_N262_X03;1;R9C6_D1;R9C6_X03_D1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s25_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": "R11C6_W10;R11C6_OF1_W100;1;R11C5_S20;R11C5_W101_S200;1;R11C5_A4;R11C5_S200_A4;1;R11C6_SN10;R11C6_OF1_SN10;1;R12C6_B1;R12C6_S111_B1;1;R9C6_X02;R9C6_N212_X02;1;R9C6_C1;R9C6_X02_C1;1;R9C6_C5;R9C6_X08_C5;1;R11C6_OF1;;1;R11C6_N21;R11C6_OF1_N210;1;R9C6_C4;R9C6_X08_C4;1;R9C6_X08;R9C6_N212_X08;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880155 ] ,
          "attributes": {
            "ROUTING": "R9C15_W23;R9C15_W131_W230;1;R9C14_X06;R9C14_W231_X06;1;R9C14_A7;R9C14_X06_A7;1;R9C16_F6;;1;R9C16_W13;R9C16_F6_W130;1;R9C15_A7;R9C15_W131_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878920 ] ,
          "attributes": {
            "ROUTING": "R7C5_F1;;1;R7C5_I1MUX0;R7C5_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878919 ] ,
          "attributes": {
            "ROUTING": "R7C5_F0;;1;R7C5_I0MUX0;R7C5_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878915 ] ,
          "attributes": {
            "ROUTING": "R7C5_F3;;1;R7C5_I1MUX2;R7C5_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878914 ] ,
          "attributes": {
            "ROUTING": "R7C5_F2;;1;R7C5_I0MUX2;R7C5_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878910 ] ,
          "attributes": {
            "ROUTING": "R7C6_F1;;1;R7C6_I1MUX0;R7C6_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878909 ] ,
          "attributes": {
            "ROUTING": "R7C6_F0;;1;R7C6_I0MUX0;R7C6_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": "R7C6_F3;;1;R7C6_I1MUX2;R7C6_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878904 ] ,
          "attributes": {
            "ROUTING": "R7C6_F2;;1;R7C6_I0MUX2;R7C6_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 3878902 ] ,
          "attributes": {
            "ROUTING": "R7C6_OF1;;1;R7C6_W21;R7C6_OF1_W210;1;R7C4_S21;R7C4_W212_S210;1;R9C4_X08;R9C4_S212_X08;1;R9C4_B4;R9C4_X08_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878901 ] ,
          "attributes": {
            "ROUTING": "R7C6_OF0;;1;R7C6_I1MUX1;R7C6_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": "R7C6_OF2;;1;R7C6_I0MUX1;R7C6_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[1]": {
          "hide_name": 0,
          "bits": [ 3878898 ] ,
          "attributes": {
            "ROUTING": "R7C5_OF1;;1;R7C5_S21;R7C5_OF1_S210;1;R9C5_W21;R9C5_S212_W210;1;R9C4_B0;R9C4_W211_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R7C5_OF0;;1;R7C5_I1MUX1;R7C5_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878896 ] ,
          "attributes": {
            "ROUTING": "R7C5_OF2;;1;R7C5_I0MUX1;R7C5_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart1.txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878893 ] ,
          "attributes": {
            "ROUTING": "R9C4_SEL4;R9C4_W262_SEL4;1;R9C5_SEL2;R9C5_X08_SEL2;1;R9C4_SEL6;R9C4_W262_SEL6;1;R9C5_SEL0;R9C5_W261_SEL0;1;R9C8_W26;R9C8_W232_W260;1;R9C6_W27;R9C6_W262_W270;1;R9C5_X08;R9C5_W271_X08;1;R9C5_SEL4;R9C5_X08_SEL4;1;R9C4_SEL0;R9C4_W262_SEL0;1;R9C5_SEL6;R9C5_W261_SEL6;1;R10C10_N23;R10C10_W232_N230;1;R9C10_W23;R9C10_N231_W230;1;R9C9_B7;R9C9_W231_B7;1;R10C16_W23;R10C16_N131_W230;1;R10C14_W23;R10C14_W232_W230;1;R10C12_W23;R10C12_W232_W230;1;R10C10_W23;R10C10_W232_W230;1;R10C8_W26;R10C8_W232_W260;1;R10C6_N26;R10C6_W262_N260;1;R9C6_W26;R9C6_N261_W260;1;R9C4_SEL2;R9C4_W262_SEL2;1;R11C16_N13;R11C16_Q4_N130;1;R11C16_C7;R11C16_N130_C7;1;R11C16_Q4;;1;R11C16_E13;R11C16_Q4_E130;1;R11C17_B3;R11C17_E131_B3;1",
            "hdlname": "uart1 txByteCounter",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:110.11-110.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[7]": {
          "hide_name": 0,
          "bits": [ 3878892 ] ,
          "attributes": {
            "ROUTING": "R9C9_F7;;1;R9C9_W27;R9C9_F7_W270;1;R9C7_W82;R9C7_W272_W820;1;R9C2_E24;R9C2_E828_E240;1;R9C4_X03;R9C4_E242_X03;1;R9C4_SEL7;R9C4_X03_SEL7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState[0]": {
          "hide_name": 0,
          "bits": [ 3878889 ] ,
          "attributes": {
            "ROUTING": "R8C15_SEL6;R8C15_E262_SEL6;1;R12C12_SEL0;R12C12_X07_SEL0;1;R7C12_SEL0;R7C12_X05_SEL0;1;R7C12_SEL2;R7C12_X05_SEL2;1;R12C13_SEL2;R12C13_E261_SEL2;1;R11C17_N27;R11C17_E272_N270;1;R9C17_X08;R9C17_N272_X08;1;R9C17_SEL6;R9C17_X08_SEL6;1;R11C12_SEL0;R11C12_E261_SEL0;1;R12C14_SEL4;R12C14_E262_SEL4;1;R11C16_C3;R11C16_X01_C3;1;R11C14_X08;R11C14_E271_X08;1;R11C14_SEL0;R11C14_X08_SEL0;1;R11C15_S27;R11C15_E272_S270;1;R12C15_X04;R12C15_S271_X04;1;R12C15_B1;R12C15_X04_B1;1;R11C16_N27;R11C16_E271_N270;1;R9C16_N22;R9C16_N272_N220;1;R7C16_X05;R7C16_N222_X05;1;R7C16_SEL2;R7C16_X05_SEL2;1;R12C13_SEL0;R12C13_E261_SEL0;1;R7C13_E26;R7C13_N262_E260;1;R7C14_SEL0;R7C14_E261_SEL0;1;R11C12_S26;R11C12_E261_S260;1;R12C12_E26;R12C12_S261_E260;1;R12C14_SEL0;R12C14_E262_SEL0;1;R8C16_SEL0;R8C16_E261_SEL0;1;R8C13_E26;R8C13_N261_E260;1;R8C15_E26;R8C15_E262_E260;1;R8C17_SEL4;R8C17_E262_SEL4;1;R11C15_X08;R11C15_E272_X08;1;R11C15_SEL2;R11C15_X08_SEL2;1;R11C13_E27;R11C13_E262_E270;1;R11C15_E27;R11C15_E272_E270;1;R8C16_X07;R8C16_N221_X07;1;R8C16_SEL6;R8C16_X07_SEL6;1;R11C10_B6;R11C10_W130_B6;1;R11C16_SEL0;R11C16_X08_SEL0;1;R11C13_N26;R11C13_E262_N260;1;R9C13_N26;R9C13_N262_N260;1;R8C13_X05;R8C13_N261_X05;1;R8C13_SEL0;R8C13_X05_SEL0;1;R11C10_EW20;R11C10_Q2_EW20;1;R11C13_SEL6;R11C13_E262_SEL6;1;R11C17_N23;R11C17_E231_N230;1;R9C17_X06;R9C17_N232_X06;1;R9C17_SEL0;R9C17_X06_SEL0;1;R9C9_X06;R9C9_N232_X06;1;R9C9_C7;R9C9_X06_C7;1;R11C16_E23;R11C16_E222_E230;1;R11C17_S23;R11C17_E231_S230;1;R12C17_B1;R12C17_S231_B1;1;R12C12_X07;R12C12_S221_X07;1;R12C12_SEL2;R12C12_X07_SEL2;1;R12C12_SEL6;R12C12_X07_SEL6;1;R11C16_X08;R11C16_E271_X08;1;R11C16_X01;R11C16_E221_X01;1;R11C12_S22;R11C12_E222_S220;1;R11C11_E26;R11C11_E121_E260;1;R11C12_E22;R11C12_E222_E220;1;R11C14_E22;R11C14_E222_E220;1;R7C12_X05;R7C12_E222_X05;1;R7C12_SEL4;R7C12_X05_SEL4;1;R11C10_E22;R11C10_Q2_E220;1;R11C15_E22;R11C15_E272_E220;1;R8C14_SEL6;R8C14_E261_SEL6;1;R9C10_N22;R9C10_N222_N220;1;R7C10_E22;R7C10_N222_E220;1;R7C12_E23;R7C12_E222_E230;1;R7C14_E26;R7C14_E232_E260;1;R7C15_SEL0;R7C15_E261_SEL0;1;R11C10_D2;R11C10_Q2_D2;1;R11C10_N22;R11C10_Q2_N220;1;R9C10_X03;R9C10_N222_X03;1;R9C10_B4;R9C10_X03_B4;1;R11C10_Q2;;1;R11C10_W13;R11C10_Q2_W130;1;R11C9_N23;R11C9_W131_N230;1;R9C9_A6;R9C9_N232_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 txState"
          }
        },
        "uart1.txState[1]": {
          "hide_name": 0,
          "bits": [ 3878886 ] ,
          "attributes": {
            "ROUTING": "R11C10_A6;R11C10_S212_A6;1;R11C15_S25;R11C15_E252_S250;1;R12C15_A1;R12C15_S251_A1;1;R11C13_X04;R11C13_E252_X04;1;R11C13_D6;R11C13_X04_D6;1;R9C13_E25;R9C13_E252_E250;1;R9C15_S25;R9C15_E252_S250;1;R11C15_X06;R11C15_S252_X06;1;R11C15_D2;R11C15_X06_D2;1;R8C14_X04;R8C14_E251_X04;1;R8C14_D6;R8C14_X04_D6;1;R11C11_S25;R11C11_S252_S250;1;R12C11_E25;R12C11_S251_E250;1;R12C13_E20;R12C13_E252_E200;1;R12C14_D4;R12C14_E201_D4;1;R12C12_D0;R12C12_X06_D0;1;R11C16_S25;R11C16_E251_S250;1;R11C16_B3;R11C16_S250_B3;1;R7C12_D4;R7C12_X04_D4;1;R11C13_E20;R11C13_E252_E200;1;R11C14_S20;R11C14_E201_S200;1;R12C14_D0;R12C14_S201_D0;1;R11C12_S25;R11C12_E251_S250;1;R12C12_X06;R12C12_S251_X06;1;R12C12_D2;R12C12_X06_D2;1;R12C13_D2;R12C13_X06_D2;1;R11C13_S25;R11C13_E252_S250;1;R12C13_X06;R12C13_S251_X06;1;R12C13_D0;R12C13_X06_D0;1;R8C16_D6;R8C16_E201_D6;1;R7C13_E25;R7C13_N252_E250;1;R7C15_E20;R7C15_E252_E200;1;R7C16_D2;R7C16_E201_D2;1;R8C15_X04;R8C15_E252_X04;1;R8C15_D6;R8C15_X04_D6;1;R7C12_D2;R7C12_X08_D2;1;R8C16_D0;R8C16_E201_D0;1;R11C13_E25;R11C13_E252_E250;1;R11C15_E25;R11C15_E252_E250;1;R11C17_S25;R11C17_E252_S250;1;R12C17_A1;R12C17_S251_A1;1;R8C13_E25;R8C13_N251_E250;1;R8C15_E20;R8C15_E252_E200;1;R8C17_D4;R8C17_E202_D4;1;R9C12_N25;R9C12_E251_N250;1;R7C12_X08;R7C12_N252_X08;1;R7C12_D0;R7C12_X08_D0;1;R9C11_E25;R9C11_E111_E250;1;R9C13_N25;R9C13_E252_N250;1;R8C13_X06;R8C13_N251_X06;1;R8C13_D0;R8C13_X06_D0;1;R7C14_E21;R7C14_E212_E210;1;R7C15_X06;R7C15_E211_X06;1;R7C15_D0;R7C15_X06_D0;1;R9C10_EW10;R9C10_Q1_EW10;1;R9C11_S25;R9C11_E111_S250;1;R11C11_E25;R11C11_S252_E250;1;R9C15_E20;R9C15_E252_E200;1;R9C17_D6;R9C17_E202_D6;1;R11C16_D0;R11C16_E201_D0;1;R11C15_E20;R11C15_E252_E200;1;R7C12_X04;R7C12_N252_X04;1;R9C12_N21;R9C12_E212_N210;1;R7C12_E21;R7C12_N212_E210;1;R7C14_X06;R7C14_E212_X06;1;R7C14_D0;R7C14_X06_D0;1;R9C10_E21;R9C10_Q1_E210;1;R9C12_E24;R9C12_E212_E240;1;R9C14_E24;R9C14_E242_E240;1;R9C16_E24;R9C16_E242_E240;1;R9C17_X03;R9C17_E241_X03;1;R9C17_D0;R9C17_X03_D0;1;R11C12_E24;R11C12_E212_E240;1;R11C14_X03;R11C14_E242_X03;1;R11C14_D0;R11C14_X03_D0;1;R11C12_S21;R11C12_E212_S210;1;R12C12_X02;R12C12_S211_X02;1;R12C12_D6;R12C12_X02_D6;1;R11C10_E21;R11C10_S212_E210;1;R11C12_X06;R11C12_E212_X06;1;R11C12_D0;R11C12_X06_D0;1;R9C10_X06;R9C10_Q1_X06;1;R9C10_A4;R9C10_X06_A4;1;R9C10_Q1;;1;R9C10_S21;R9C10_Q1_S210;1;R11C10_X04;R11C10_S212_X04;1;R11C10_C2;R11C10_X04_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart1 txState"
          }
        },
        "uart1.txState_DFFE_Q_1_D[1]": {
          "hide_name": 0,
          "bits": [ 3878883 ] ,
          "attributes": {
            "ROUTING": "R9C5_SEL1;R9C5_X04_SEL1;1;R9C10_X07;R9C10_F4_X07;1;R9C10_B6;R9C10_X07_B6;1;R9C4_SEL1;R9C4_X04_SEL1;1;R9C5_X04;R9C5_W251_X04;1;R9C5_SEL5;R9C5_X04_SEL5;1;R9C10_W24;R9C10_F4_W240;1;R9C8_W25;R9C8_W242_W250;1;R9C6_W25;R9C6_W252_W250;1;R9C4_X04;R9C4_W252_X04;1;R9C4_SEL5;R9C4_X04_SEL5;1;R9C10_F4;;1;R9C10_N10;R9C10_F4_N100;1;R9C10_A1;R9C10_N100_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:120.5-171.12|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:0.0-0.0|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878879 ] ,
          "attributes": {
            "ROUTING": "R8C5_F3;;1;R8C5_I1MUX2;R8C5_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878878 ] ,
          "attributes": {
            "ROUTING": "R8C5_F2;;1;R8C5_I0MUX2;R8C5_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart1.txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878876 ] ,
          "attributes": {
            "ROUTING": "R8C5_X01;R8C5_W202_X01;1;R8C5_SEL1;R8C5_X01_SEL1;1;R7C6_SEL0;R7C6_E261_SEL0;1;R7C5_SEL2;R7C5_X05_SEL2;1;R11C9_W80;R11C9_W202_W800;1;R11C5_N23;R11C5_W804_N230;1;R9C5_N26;R9C5_N232_N260;1;R7C5_E26;R7C5_N262_E260;1;R7C6_SEL2;R7C6_E261_SEL2;1;R7C5_X05;R7C5_W202_X05;1;R7C7_W20;R7C7_N202_W200;1;R7C5_SEL0;R7C5_X05_SEL0;1;R11C15_W20;R11C15_W252_W200;1;R11C13_W20;R11C13_W202_W200;1;R11C11_W20;R11C11_W202_W200;1;R11C9_N20;R11C9_W202_N200;1;R9C9_W20;R9C9_N202_W200;1;R9C7_N20;R9C7_W202_N200;1;R8C7_W20;R8C7_N201_W200;1;R8C5_W21;R8C5_W202_W210;1;R8C4_X02;R8C4_W211_X02;1;R8C4_SEL1;R8C4_X02_SEL1;1;R11C17_X04;R11C17_Q5_X04;1;R11C17_B1;R11C17_X04_B1;1;R11C17_Q5;;1;R11C17_W25;R11C17_Q5_W250;1;R11C16_A7;R11C16_W251_A7;1",
            "hdlname": "uart1 txByteCounter",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:110.11-110.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[2]": {
          "hide_name": 0,
          "bits": [ 3878871 ] ,
          "attributes": {
            "ROUTING": "R8C5_OF1;;1;R8C5_SN10;R8C5_OF1_SN10;1;R9C5_W25;R9C5_S111_W250;1;R9C4_A4;R9C4_W251_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0": {
          "hide_name": 0,
          "bits": [ 3878870 ] ,
          "attributes": {
            "ROUTING": "R8C5_OF2;;1;R8C5_I0MUX1;R8C5_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart1.txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878868 ] ,
          "attributes": {
            "ROUTING": "R8C5_SEL0;R8C5_X08_SEL0;1;R8C4_SEL2;R8C4_X06_SEL2;1;R7C6_W20;R7C6_W202_W200;1;R7C5_X01;R7C5_W201_X01;1;R7C5_SEL1;R7C5_X01_SEL1;1;R10C5_N25;R10C5_W251_N250;1;R8C5_X08;R8C5_N252_X08;1;R8C5_SEL2;R8C5_X08_SEL2;1;R10C8_W25;R10C8_N251_W250;1;R10C6_W25;R10C6_W252_W250;1;R10C4_N25;R10C4_W252_N250;1;R8C4_X06;R8C4_N252_X06;1;R8C4_SEL0;R8C4_X06_SEL0;1;R11C16_W21;R11C16_W111_W210;1;R11C14_W24;R11C14_W212_W240;1;R11C12_W24;R11C12_W242_W240;1;R11C10_W25;R11C10_W242_W250;1;R11C8_N25;R11C8_W252_N250;1;R9C8_N20;R9C8_N252_N200;1;R7C8_W20;R7C8_N202_W200;1;R7C6_X01;R7C6_W202_X01;1;R7C6_SEL1;R7C6_X01_SEL1;1;R11C17_X03;R11C17_Q4_X03;1;R11C17_B2;R11C17_X03_B2;1;R11C17_Q4;;1;R11C17_EW10;R11C17_Q4_EW10;1;R11C16_B7;R11C16_W111_B7;1",
            "hdlname": "uart1 txByteCounter",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:110.11-110.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 3878863 ] ,
          "attributes": {
            "ROUTING": "R8C5_OF0;;1;R8C5_I1MUX1;R8C5_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878861 ] ,
          "attributes": {
            "ROUTING": "R8C5_F4;;1;R8C5_X07;R8C5_F4_X07;1;R8C5_B0;R8C5_X07_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": "R8C5_F7;;1;R8C5_A0;R8C5_F7_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 3878859 ] ,
          "attributes": {
            "ROUTING": "R8C5_F0;;1;R8C5_I0MUX0;R8C5_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878857 ] ,
          "attributes": {
            "ROUTING": "R8C6_F6;;1;R8C6_W26;R8C6_F6_W260;1;R8C5_X03;R8C5_W261_X03;1;R8C5_A1;R8C5_X03_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3878856 ] ,
          "attributes": {
            "ROUTING": "R8C5_F1;;1;R8C5_I1MUX0;R8C5_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i45.s1_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878854 ] ,
          "attributes": {
            "ROUTING": "R8C6_F7;;1;R8C6_EW10;R8C6_F7_EW10;1;R8C5_B1;R8C5_W111_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d7[1]": {
          "hide_name": 0,
          "bits": [ 3878851 ] ,
          "attributes": {
            "ROUTING": "R9C7_S23;R9C7_Q3_S230;1;R11C7_A6;R11C7_S232_A6;1;R9C6_N27;R9C6_W131_N270;1;R8C6_B7;R8C6_N271_B7;1;R9C7_Q3;;1;R9C7_W13;R9C7_Q3_W130;1;R9C6_S27;R9C6_W131_S270;1;R11C6_X06;R11C6_S272_X06;1;R11C6_C6;R11C6_X06_C6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s38[1]": {
          "hide_name": 0,
          "bits": [ 3878843 ] ,
          "attributes": {
            "ROUTING": "R9C6_OF0;;1;R9C6_E20;R9C6_OF0_E200;1;R9C7_X05;R9C7_E201_X05;1;R9C7_A3;R9C7_X05_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:268.14-268.17",
            "hdlname": "calc1 s38"
          }
        },
        "calc1.s40[0]": {
          "hide_name": 0,
          "bits": [ 3878839 ] ,
          "attributes": {
            "ROUTING": "R11C6_B5;R11C6_N251_B5;1;R12C7_N13;R12C7_Q1_N130;1;R11C7_D6;R11C7_N131_D6;1;R12C7_Q1;;1;R12C7_EW10;R12C7_Q1_EW10;1;R12C6_N25;R12C6_W111_N250;1;R11C6_B6;R11C6_N251_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:270.14-270.17",
            "hdlname": "calc1 s40"
          }
        },
        "calc1.s41[0]": {
          "hide_name": 0,
          "bits": [ 3878832 ] ,
          "attributes": {
            "ROUTING": "R11C6_E13;R11C6_F5_E130;1;R11C7_S27;R11C7_E131_S270;1;R12C7_A1;R12C7_S271_A1;1;R11C6_F5;;1;R11C6_N25;R11C6_F5_N250;1;R9C6_A3;R9C6_N252_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:271.14-271.17",
            "hdlname": "calc1 s41"
          }
        },
        "d7[0]": {
          "hide_name": 0,
          "bits": [ 3878823 ] ,
          "attributes": {
            "ROUTING": "R9C6_EW20;R9C6_Q3_EW20;1;R9C7_S22;R9C7_E121_S220;1;R11C7_C6;R11C7_S222_C6;1;R11C6_A6;R11C6_S232_A6;1;R9C6_Q3;;1;R9C6_N10;R9C6_Q3_N100;1;R8C6_B6;R8C6_N101_B6;1;R11C6_A5;R11C6_S232_A5;1;R9C6_S23;R9C6_Q3_S230;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3880188 ] ,
          "attributes": {
            "ROUTING": "R4C18_F3;;1;R4C18_S10;R4C18_F3_S100;1;R5C18_A4;R5C18_S101_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878808 ] ,
          "attributes": {
            "ROUTING": "R8C9_F5;;1;R8C9_X08;R8C9_F5_X08;1;R8C9_LSR0;R8C9_X08_LSR0;1"
          }
        },
        "calc1.s35[3]": {
          "hide_name": 0,
          "bits": [ 3878807 ] ,
          "attributes": {
            "ROUTING": "R8C8_W21;R8C8_W111_W210;1;R8C7_B7;R8C7_W211_B7;1;R8C9_Q1;;1;R8C9_EW10;R8C9_Q1_EW10;1;R8C8_B6;R8C8_W111_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:265.14-265.17",
            "hdlname": "calc1 s35"
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878799 ] ,
          "attributes": {
            "ROUTING": "R9C8_OF2;;1;R9C8_I0MUX1;R9C8_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i44.s6_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3878797 ] ,
          "attributes": {
            "ROUTING": "R9C8_F2;;1;R9C8_I0MUX2;R9C8_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i32.in_3_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878795 ] ,
          "attributes": {
            "ROUTING": "R8C8_X04;R8C8_S251_X04;1;R8C8_C1;R8C8_X04_C1;1;R7C8_F5;;1;R7C8_S25;R7C8_F5_S250;1;R9C8_X06;R9C8_S252_X06;1;R9C8_A4;R9C8_X06_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s6_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3878793 ] ,
          "attributes": {
            "ROUTING": "R9C8_F3;;1;R9C8_I1MUX2;R9C8_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i44.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878790 ] ,
          "attributes": {
            "ROUTING": "R9C8_F6;;1;R9C8_X07;R9C8_F6_X07;1;R9C8_LSR2;R9C8_X07_LSR2;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3880202 ] ,
          "attributes": {
            "ROUTING": "R4C16_F0;;1;R4C16_SN10;R4C16_F0_SN10;1;R3C16_A2;R3C16_N111_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878782 ] ,
          "attributes": {
            "ROUTING": "R8C7_F1;;1;R8C7_I1MUX0;R8C7_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878781 ] ,
          "attributes": {
            "ROUTING": "R8C7_F0;;1;R8C7_I0MUX0;R8C7_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878779 ] ,
          "attributes": {
            "ROUTING": "R8C8_S13;R8C8_F6_S130;1;R9C8_A2;R9C8_S131_A2;1;R8C8_F6;;1;R8C8_W13;R8C8_F6_W130;1;R8C7_A3;R8C7_W131_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878776 ] ,
          "attributes": {
            "ROUTING": "R8C7_F3;;1;R8C7_I1MUX2;R8C7_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878775 ] ,
          "attributes": {
            "ROUTING": "R8C7_F2;;1;R8C7_I0MUX2;R8C7_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3878773 ] ,
          "attributes": {
            "ROUTING": "R9C8_SEL0;R9C8_E261_SEL0;1;R8C7_X04;R8C7_F7_X04;1;R8C7_SEL1;R8C7_X04_SEL1;1;R8C7_F7;;1;R8C7_SN20;R8C7_F7_SN20;1;R9C7_E26;R9C7_S121_E260;1;R9C8_SEL2;R9C8_E261_SEL2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878772 ] ,
          "attributes": {
            "ROUTING": "R8C7_OF0;;1;R8C7_I1MUX1;R8C7_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878771 ] ,
          "attributes": {
            "ROUTING": "R8C7_OF2;;1;R8C7_I0MUX1;R8C7_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i44.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878766 ] ,
          "attributes": {
            "ROUTING": "R8C9_F4;;1;R8C9_S10;R8C9_F4_S100;1;R8C9_W21;R8C9_S100_W210;1;R8C8_LSR2;R8C8_W211_LSR2;1"
          }
        },
        "calc1.s35[1]": {
          "hide_name": 0,
          "bits": [ 3878765 ] ,
          "attributes": {
            "ROUTING": "R8C8_X08;R8C8_Q5_X08;1;R8C8_B7;R8C8_X08_B7;1;R8C8_Q5;;1;R8C8_EW20;R8C8_Q5_EW20;1;R8C7_D6;R8C7_W121_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:265.14-265.17",
            "hdlname": "calc1 s35"
          }
        },
        "calc1.4_bit_adder_i44.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878756 ] ,
          "attributes": {
            "ROUTING": "R8C9_F7;;1;R8C9_SN10;R8C9_F7_SN10;1;R7C9_E21;R7C9_N111_E210;1;R7C10_S21;R7C10_E211_S210;1;R8C10_W21;R8C10_S211_W210;1;R8C9_LSR1;R8C9_W211_LSR1;1"
          }
        },
        "d6[3]": {
          "hide_name": 0,
          "bits": [ 3878753 ] ,
          "attributes": {
            "ROUTING": "R7C8_W10;R7C8_Q3_W100;1;R7C7_W24;R7C7_W101_W240;1;R7C6_S24;R7C6_W241_S240;1;R9C6_D5;R9C6_S242_D5;1;R8C7_A7;R8C7_W251_A7;1;R8C8_A6;R8C8_S101_A6;1;R7C8_S10;R7C8_Q3_S100;1;R7C8_Q3;;1;R7C8_SN10;R7C8_Q3_SN10;1;R8C8_W25;R8C8_S111_W250;1;R8C6_A3;R8C6_W252_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s33[3]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R7C8_OF0;;1;R7C8_E20;R7C8_OF0_E200;1;R7C8_A3;R7C8_E200_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:263.14-263.17",
            "hdlname": "calc1 s33"
          }
        },
        "calc1.s33[2]": {
          "hide_name": 0,
          "bits": [ 3878739 ] ,
          "attributes": {
            "ROUTING": "R8C8_OF0;;1;R8C8_E20;R8C8_OF0_E200;1;R8C8_A3;R8C8_E200_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:263.14-263.17",
            "hdlname": "calc1 s33"
          }
        },
        "calc1.s35[2]": {
          "hide_name": 0,
          "bits": [ 3878735 ] ,
          "attributes": {
            "ROUTING": "R9C8_N24;R9C8_Q4_N240;1;R7C8_D6;R7C8_N242_D6;1;R9C8_E13;R9C8_Q4_E130;1;R9C8_C3;R9C8_E130_C3;1;R8C8_W20;R8C8_N101_W200;1;R8C7_D3;R8C7_W201_D3;1;R8C8_N20;R8C8_N101_N200;1;R7C8_C5;R7C8_N201_C5;1;R9C8_X03;R9C8_Q4_X03;1;R9C8_D2;R9C8_X03_D2;1;R8C7_C0;R8C7_W241_C0;1;R9C8_Q4;;1;R9C8_N10;R9C8_Q4_N100;1;R8C8_W24;R8C8_N101_W240;1;R8C7_C1;R8C7_W241_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:265.14-265.17",
            "hdlname": "calc1 s35"
          }
        },
        "d6[2]": {
          "hide_name": 0,
          "bits": [ 3878726 ] ,
          "attributes": {
            "ROUTING": "R8C8_S23;R8C8_Q3_S230;1;R9C8_B3;R9C8_S231_B3;1;R7C8_C6;R7C8_N221_C6;1;R8C8_N10;R8C8_Q3_N100;1;R7C8_B5;R7C8_N101_B5;1;R9C7_B6;R9C7_S251_B6;1;R8C7_S25;R8C7_W111_S250;1;R9C7_B7;R9C7_S251_B7;1;R8C8_S10;R8C8_Q3_S100;1;R9C8_C2;R9C8_S101_C2;1;R8C8_E10;R8C8_Q3_E100;1;R8C8_N22;R8C8_E100_N220;1;R8C8_W10;R8C8_Q3_W100;1;R8C7_C3;R8C7_W101_C3;1;R8C7_B0;R8C7_W111_B0;1;R8C8_EW10;R8C8_Q3_EW10;1;R8C7_B1;R8C7_W111_B1;1;R8C8_Q3;;1;R8C8_W23;R8C8_Q3_W230;1;R8C6_X02;R8C6_W232_X02;1;R8C6_A2;R8C6_X02_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878715 ] ,
          "attributes": {
            "ROUTING": "R8C7_SEL2;R8C7_W261_SEL2;1;R8C8_E13;R8C8_F7_E130;1;R8C8_W26;R8C8_E130_W260;1;R8C7_SEL0;R8C7_W261_SEL0;1;R8C8_SN10;R8C8_F7_SN10;1;R9C8_B2;R9C8_S111_B2;1;R8C8_SN20;R8C8_F7_SN20;1;R7C8_A5;R7C8_N121_A5;1;R8C8_S27;R8C8_F7_S270;1;R9C8_A3;R9C8_S271_A3;1;R8C8_F7;;1;R8C8_N27;R8C8_F7_N270;1;R7C8_B6;R7C8_N271_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878713 ] ,
          "attributes": {
            "ROUTING": "R7C8_A0;R7C8_X03_A0;1;R7C8_X03;R7C8_F6_X03;1;R7C8_A1;R7C8_X03_A1;1;R7C8_F6;;1;R7C8_E13;R7C8_F6_E130;1;R7C9_S27;R7C9_E131_S270;1;R8C9_A1;R8C9_S271_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880152 ] ,
          "attributes": {
            "ROUTING": "R9C12_F6;;1;R9C12_S26;R9C12_F6_S260;1;R11C12_X03;R11C12_S262_X03;1;R11C12_A6;R11C12_X03_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s5_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878706 ] ,
          "attributes": {
            "ROUTING": "R8C8_S26;R8C8_E261_S260;1;R9C8_SEL1;R9C8_S261_SEL1;1;R8C7_E26;R8C7_F6_E260;1;R8C8_X03;R8C8_E261_X03;1;R8C8_B5;R8C8_X03_B5;1;R8C7_N13;R8C7_F6_N130;1;R7C7_E27;R7C7_N131_E270;1;R7C8_A6;R7C8_E271_A6;1;R8C7_A1;R8C7_X03_A1;1;R8C7_N10;R8C7_F6_N100;1;R7C7_D1;R7C7_N101_D1;1;R8C7_F6;;1;R8C7_A0;R8C7_X03_A0;1;R8C7_B3;R8C7_X03_B3;1;R8C7_X03;R8C7_F6_X03;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i44.s25_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878704 ] ,
          "attributes": {
            "ROUTING": "R8C8_S20;R8C8_E101_S200;1;R8C8_A5;R8C8_S200_A5;1;R7C7_X02;R7C7_N211_X02;1;R7C7_C1;R7C7_X02_C1;1;R8C7_E21;R8C7_OF1_E210;1;R8C9_B1;R8C9_E212_B1;1;R8C7_N21;R8C7_OF1_N210;1;R7C8_C1;R7C8_N241_C1;1;R8C7_OF1;;1;R8C7_E10;R8C7_OF1_E100;1;R8C8_N24;R8C8_E101_N240;1;R7C8_C0;R7C8_N241_C0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880149 ] ,
          "attributes": {
            "ROUTING": "R9C9_EW10;R9C9_F6_EW10;1;R9C10_A6;R9C10_E111_A6;1;R9C9_F6;;1;R9C9_EW20;R9C9_F6_EW20;1;R9C10_S26;R9C10_E121_S260;1;R11C10_X03;R11C10_S262_X03;1;R11C10_B2;R11C10_X03_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d6[1]": {
          "hide_name": 0,
          "bits": [ 3878695 ] ,
          "attributes": {
            "ROUTING": "R8C7_X08;R8C7_Q5_X08;1;R8C7_C6;R8C7_X08_C6;1;R9C6_B0;R9C6_S211_B0;1;R8C6_S21;R8C6_W111_S210;1;R9C6_B1;R9C6_S211_B1;1;R8C7_EW10;R8C7_Q5_EW10;1;R8C8_A7;R8C8_E111_A7;1;R8C7_Q5;;1;R8C7_W25;R8C7_Q5_W250;1;R8C6_A7;R8C6_W251_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s33[1]": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": "R7C7_OF0;;1;R7C7_S20;R7C7_OF0_S200;1;R8C7_X07;R8C7_S201_X07;1;R8C7_A5;R8C7_X07_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:263.14-263.17",
            "hdlname": "calc1 s33"
          }
        },
        "calc1.s35[0]": {
          "hide_name": 0,
          "bits": [ 3878681 ] ,
          "attributes": {
            "ROUTING": "R8C9_W13;R8C9_Q3_W130;1;R8C9_B6;R8C9_W130_B6;1;R8C9_EW20;R8C9_Q3_EW20;1;R8C8_D7;R8C8_W121_D7;1;R8C9_Q3;;1;R8C9_W23;R8C9_Q3_W230;1;R8C7_B6;R8C7_W232_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:265.14-265.17",
            "hdlname": "calc1 s35"
          }
        },
        "calc1.s36[0]": {
          "hide_name": 0,
          "bits": [ 3878674 ] ,
          "attributes": {
            "ROUTING": "R8C9_X07;R8C9_F6_X07;1;R8C9_A3;R8C9_X07_A3;1;R8C9_F6;;1;R8C9_S13;R8C9_F6_S130;1;R8C9_W25;R8C9_S130_W250;1;R8C7_A4;R8C7_W252_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:266.14-266.17",
            "hdlname": "calc1 s36"
          }
        },
        "d6[0]": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": "R8C6_S22;R8C6_W121_S220;1;R9C6_D3;R9C6_S221_D3;1;R8C7_E13;R8C7_Q4_E130;1;R8C7_A6;R8C7_E130_A6;1;R8C8_E26;R8C8_E121_E260;1;R8C9_X03;R8C9_E261_X03;1;R8C9_A6;R8C9_X03_A6;1;R8C7_EW20;R8C7_Q4_EW20;1;R8C8_C7;R8C8_E121_C7;1;R8C7_Q4;;1;R8C7_W13;R8C7_Q4_W130;1;R8C6_A6;R8C6_W131_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880180 ] ,
          "attributes": {
            "ROUTING": "R12C12_F1;;1;R12C12_I1MUX0;R12C12_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i43.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878651 ] ,
          "attributes": {
            "ROUTING": "R5C9_F7;;1;R5C9_X08;R5C9_F7_X08;1;R5C9_LSR2;R5C9_X08_LSR2;1"
          }
        },
        "calc1.4_bit_adder_i43.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878648 ] ,
          "attributes": {
            "ROUTING": "R6C9_F6;;1;R6C9_X07;R6C9_F6_X07;1;R6C9_LSR1;R6C9_X07_LSR1;1"
          }
        },
        "calc1.s31[2]": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R5C9_S21;R5C9_OF1_S210;1;R6C9_X02;R6C9_S211_X02;1;R6C9_A3;R6C9_X02_A3;1;R5C9_OF1;;1;R5C9_W10;R5C9_OF1_W100;1;R5C8_S24;R5C8_W101_S240;1;R6C8_C3;R6C8_S241_C3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:261.14-261.17",
            "hdlname": "calc1 s31"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878640 ] ,
          "attributes": {
            "ROUTING": "R5C8_F1;;1;R5C8_I1MUX0;R5C8_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878639 ] ,
          "attributes": {
            "ROUTING": "R5C8_F0;;1;R5C8_I0MUX0;R5C8_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878635 ] ,
          "attributes": {
            "ROUTING": "R5C8_F3;;1;R5C8_I1MUX2;R5C8_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878634 ] ,
          "attributes": {
            "ROUTING": "R5C8_F2;;1;R5C8_I0MUX2;R5C8_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.s30[3]": {
          "hide_name": 0,
          "bits": [ 3878632 ] ,
          "attributes": {
            "ROUTING": "R5C9_E10;R5C9_Q4_E100;1;R5C9_W22;R5C9_E100_W220;1;R5C8_X01;R5C8_W221_X01;1;R5C8_SEL1;R5C8_X01_SEL1;1;R5C9_B1;R5C9_S100_B1;1;R5C9_B3;R5C9_X03_B3;1;R5C9_X03;R5C9_Q4_X03;1;R5C9_B2;R5C9_X03_B2;1;R5C9_Q4;;1;R5C9_S10;R5C9_Q4_S100;1;R5C9_B0;R5C9_S100_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:260.14-260.17",
            "hdlname": "calc1 s30"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878624 ] ,
          "attributes": {
            "ROUTING": "R5C8_OF0;;1;R5C8_I1MUX1;R5C8_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": "R5C8_OF2;;1;R5C8_I0MUX1;R5C8_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i43.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": "R5C7_F6;;1;R5C7_S10;R5C7_F6_S100;1;R5C7_E21;R5C7_S100_E210;1;R5C8_LSR2;R5C8_E211_LSR2;1"
          }
        },
        "calc1.s30[1]": {
          "hide_name": 0,
          "bits": [ 3878617 ] ,
          "attributes": {
            "ROUTING": "R5C8_X04;R5C8_Q5_X04;1;R5C8_D6;R5C8_X04_D6;1;R5C8_Q5;;1;R5C8_X08;R5C8_Q5_X08;1;R5C8_B7;R5C8_X08_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:260.14-260.17",
            "hdlname": "calc1 s30"
          }
        },
        "calc1.4_bit_adder_i43.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878608 ] ,
          "attributes": {
            "ROUTING": "R6C9_F5;;1;R6C9_X08;R6C9_F5_X08;1;R6C9_LSR0;R6C9_X08_LSR0;1"
          }
        },
        "calc1.s28[3]": {
          "hide_name": 0,
          "bits": [ 3878606 ] ,
          "attributes": {
            "ROUTING": "R5C7_OF0;;1;R5C7_E20;R5C7_OF0_E200;1;R5C7_A3;R5C7_E200_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:258.14-258.17",
            "hdlname": "calc1 s28"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880168 ] ,
          "attributes": {
            "ROUTING": "R9C13_F6;;1;R9C13_N10;R9C13_F6_N100;1;R8C13_W24;R8C13_N101_W240;1;R8C13_B3;R8C13_W240_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.s30[2]": {
          "hide_name": 0,
          "bits": [ 3878598 ] ,
          "attributes": {
            "ROUTING": "R5C9_SEL2;R5C9_E261_SEL2;1;R5C8_E26;R5C8_N261_E260;1;R5C9_SEL0;R5C9_E261_SEL0;1;R6C9_EW20;R6C9_Q3_EW20;1;R6C8_N26;R6C8_W121_N260;1;R6C9_N13;R6C9_Q3_N130;1;R5C9_D6;R5C9_N131_D6;1;R5C8_C3;R5C8_W241_C3;1;R5C8_C0;R5C8_W241_C0;1;R6C9_Q3;;1;R6C9_N10;R6C9_Q3_N100;1;R5C9_W24;R5C9_N101_W240;1;R5C8_C2;R5C8_W241_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:260.14-260.17",
            "hdlname": "calc1 s30"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878590 ] ,
          "attributes": {
            "ROUTING": "R5C8_E27;R5C8_F7_E270;1;R5C9_X04;R5C9_E271_X04;1;R5C9_SEL1;R5C9_X04_SEL1;1;R5C8_D3;R5C8_W130_D3;1;R5C8_D0;R5C8_W100_D0;1;R5C8_D2;R5C8_W130_D2;1;R5C8_W10;R5C8_F7_W100;1;R5C8_W13;R5C8_F7_W130;1;R5C8_F7;;1;R5C8_E13;R5C8_F7_E130;1;R5C9_B6;R5C9_E131_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i43.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878588 ] ,
          "attributes": {
            "ROUTING": "R5C9_X07;R5C9_F6_X07;1;R5C9_A4;R5C9_X07_A4;1;R5C7_A1;R5C7_W271_A1;1;R5C7_A0;R5C7_W271_A0;1;R5C9_W13;R5C9_F6_W130;1;R5C9_F6;;1;R5C8_W27;R5C8_W131_W270;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3880265 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i43.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878581 ] ,
          "attributes": {
            "ROUTING": "R5C8_B5;R5C8_X03_B5;1;R5C8_X03;R5C8_F6_X03;1;R5C8_A0;R5C8_X03_A0;1;R5C8_A3;R5C8_X07_A3;1;R5C8_X07;R5C8_F6_X07;1;R5C8_A2;R5C8_X07_A2;1;R5C8_S10;R5C8_F6_S100;1;R6C8_C1;R6C8_S101_C1;1;R5C9_C0;R5C9_E121_C0;1;R5C9_C3;R5C9_E121_C3;1;R5C9_C2;R5C9_E121_C2;1;R5C8_EW20;R5C8_F6_EW20;1;R5C9_C1;R5C9_E121_C1;1;R5C8_F6;;1;R5C8_EW10;R5C8_F6_EW10;1;R5C9_A6;R5C9_E111_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i43.s25_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878579 ] ,
          "attributes": {
            "ROUTING": "R5C8_A5;R5C8_W210_A5;1;R5C8_E21;R5C8_OF1_E210;1;R5C9_B4;R5C9_E211_B4;1;R5C8_S21;R5C8_OF1_S210;1;R6C8_X08;R6C8_S211_X08;1;R6C8_D1;R6C8_X08_D1;1;R5C7_B1;R5C7_W211_B1;1;R5C8_OF1;;1;R5C8_W21;R5C8_OF1_W210;1;R5C7_B0;R5C7_W211_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3880145 ] ,
          "attributes": {
            "ROUTING": "R11C10_X07;R11C10_N201_X07;1;R11C10_CE1;R11C10_X07_CE1;1;R12C12_OF0;;1;R12C12_W20;R12C12_OF0_W200;1;R12C10_N20;R12C10_W202_N200;1;R10C10_N21;R10C10_N202_N210;1;R9C10_CE0;R9C10_N211_CE0;1"
          }
        },
        "calc1.s28[1]": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": "R6C8_OF0;;1;R6C8_E20;R6C8_OF0_E200;1;R6C8_A2;R6C8_E200_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:258.14-258.17",
            "hdlname": "calc1 s28"
          }
        },
        "calc1.s30[0]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R6C8_B5;R6C8_N240_B5;1;R6C9_W10;R6C9_Q1_W100;1;R6C8_N24;R6C8_W101_N240;1;R5C8_D7;R5C8_N241_D7;1;R6C9_Q1;;1;R6C9_SN10;R6C9_Q1_SN10;1;R5C9_W21;R5C9_N111_W210;1;R5C8_B6;R5C8_W211_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:260.14-260.17",
            "hdlname": "calc1 s30"
          }
        },
        "calc1.s31[0]": {
          "hide_name": 0,
          "bits": [ 3878560 ] ,
          "attributes": {
            "ROUTING": "R6C8_S25;R6C8_F5_S250;1;R7C8_A2;R7C8_S251_A2;1;R6C8_F5;;1;R6C8_EW10;R6C8_F5_EW10;1;R6C9_A1;R6C9_E111_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:261.14-261.17",
            "hdlname": "calc1 s31"
          }
        },
        "uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880179 ] ,
          "attributes": {
            "ROUTING": "R12C12_F0;;1;R12C12_I0MUX0;R12C12_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i42.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878545 ] ,
          "attributes": {
            "ROUTING": "R7C8_F7;;1;R7C8_W27;R7C8_F7_W270;1;R7C7_X08;R7C7_W271_X08;1;R7C7_LSR1;R7C7_X08_LSR1;1"
          }
        },
        "calc1.s25[3]": {
          "hide_name": 0,
          "bits": [ 3878544 ] ,
          "attributes": {
            "ROUTING": "R6C7_N27;R6C7_N131_N270;1;R5C7_B4;R5C7_N271_B4;1;R7C7_Q2;;1;R7C7_N13;R7C7_Q2_N130;1;R6C7_B3;R6C7_N131_B3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:255.14-255.17",
            "hdlname": "calc1 s25"
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R6C7_OF6;;1;R6C7_I0MUX5;R6C7_OF6_DUMMY_I0MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i42.s6_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3878534 ] ,
          "attributes": {
            "ROUTING": "R6C7_F6;;1;R6C7_I0MUX6;R6C7_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i24.in_3_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878532 ] ,
          "attributes": {
            "ROUTING": "R6C5_C5;R6C5_F6_C5;1;R6C5_F6;;1;R6C5_N10;R6C5_F6_N100;1;R5C5_N20;R5C5_N101_N200;1;R5C5_A1;R5C5_N200_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i42.s6_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3878530 ] ,
          "attributes": {
            "ROUTING": "R6C7_F7;;1;R6C7_I1MUX6;R6C7_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i42.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878527 ] ,
          "attributes": {
            "ROUTING": "R5C5_F7;;1;R5C5_X08;R5C5_F7_X08;1;R5C5_LSR0;R5C5_X08_LSR0;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3880200 ] ,
          "attributes": {
            "ROUTING": "R4C16_F1;;1;R4C16_S10;R4C16_F1_S100;1;R5C16_A5;R5C16_S101_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878519 ] ,
          "attributes": {
            "ROUTING": "R6C6_F1;;1;R6C6_I1MUX0;R6C6_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878518 ] ,
          "attributes": {
            "ROUTING": "R6C6_F0;;1;R6C6_I0MUX0;R6C6_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878516 ] ,
          "attributes": {
            "ROUTING": "R6C7_X06;R6C7_F3_X06;1;R6C7_A6;R6C7_X06_A6;1;R6C7_F3;;1;R6C7_W13;R6C7_F3_W130;1;R6C6_A3;R6C6_W131_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878513 ] ,
          "attributes": {
            "ROUTING": "R6C6_F3;;1;R6C6_I1MUX2;R6C6_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878512 ] ,
          "attributes": {
            "ROUTING": "R6C6_F2;;1;R6C6_I0MUX2;R6C6_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3878510 ] ,
          "attributes": {
            "ROUTING": "R6C7_SEL6;R6C7_W261_SEL6;1;R5C6_S26;R5C6_W121_S260;1;R6C6_SEL1;R6C6_S261_SEL1;1;R5C7_F4;;1;R5C7_EW20;R5C7_F4_EW20;1;R5C8_S26;R5C8_E121_S260;1;R6C8_W26;R6C8_S261_W260;1;R6C7_SEL4;R6C7_W261_SEL4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878509 ] ,
          "attributes": {
            "ROUTING": "R6C6_OF0;;1;R6C6_I1MUX1;R6C6_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": "R6C6_OF2;;1;R6C6_I0MUX1;R6C6_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i42.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R7C7_F6;;1;R7C7_N10;R7C7_F6_N100;1;R7C7_N20;R7C7_N100_N200;1;R6C7_X07;R6C7_N201_X07;1;R6C7_LSR0;R6C7_X07_LSR0;1"
          }
        },
        "calc1.s25[1]": {
          "hide_name": 0,
          "bits": [ 3878502 ] ,
          "attributes": {
            "ROUTING": "R6C7_S13;R6C7_Q0_S130;1;R6C7_B2;R6C7_S130_B2;1;R6C7_Q0;;1;R6C7_EW20;R6C7_Q0_EW20;1;R6C6_D6;R6C6_W121_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:255.14-255.17",
            "hdlname": "calc1 s25"
          }
        },
        "calc1.4_bit_adder_i42.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878493 ] ,
          "attributes": {
            "ROUTING": "R5C6_F7;;1;R5C6_X08;R5C6_F7_X08;1;R5C6_LSR2;R5C6_X08_LSR2;1"
          }
        },
        "d5[3]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R5C8_SEL0;R5C8_X06_SEL0;1;R5C7_E10;R5C7_Q3_E100;1;R5C8_S20;R5C8_E101_S200;1;R7C8_D1;R7C8_S202_D1;1;R5C8_E25;R5C8_E111_E250;1;R5C9_A0;R5C9_E251_A0;1;R5C9_A1;R5C9_E251_A1;1;R5C7_EW10;R5C7_Q3_EW10;1;R5C8_SEL2;R5C8_X06_SEL2;1;R5C9_A2;R5C9_E251_A2;1;R5C7_E23;R5C7_Q3_E230;1;R5C8_X06;R5C8_E231_X06;1;R5C9_A3;R5C9_E251_A3;1;R5C7_Q3;;1;R5C7_S23;R5C7_Q3_S230;1;R7C7_W23;R7C7_S232_W230;1;R7C6_B5;R7C6_W231_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s3_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R7C6_F5;;1;R7C6_EW10;R7C6_F5_EW10;1;R7C5_B0;R7C5_W111_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d4[3]": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": "R5C7_A4;R5C7_N211_A4;1;R6C7_N21;R6C7_N111_N210;1;R5C7_X08;R5C7_N211_X08;1;R5C7_D1;R5C7_X08_D1;1;R7C7_W25;R7C7_Q5_W250;1;R7C6_A5;R7C6_W251_A5;1;R7C7_Q5;;1;R7C7_SN10;R7C7_Q5_SN10;1;R6C7_A3;R6C7_N111_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s23[3]": {
          "hide_name": 0,
          "bits": [ 3878466 ] ,
          "attributes": {
            "ROUTING": "R6C6_OF4;;1;R6C6_S13;R6C6_OF4_S130;1;R7C6_E27;R7C6_S131_E270;1;R7C7_A5;R7C7_E271_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:253.14-253.17",
            "hdlname": "calc1 s23"
          }
        },
        "d5[2]": {
          "hide_name": 0,
          "bits": [ 3878461 ] ,
          "attributes": {
            "ROUTING": "R8C8_B0;R8C8_S232_B0;1;R6C8_S23;R6C8_Q3_S230;1;R8C8_B1;R8C8_S232_B1;1;R5C8_B3;R5C8_N131_B3;1;R5C8_B0;R5C8_N131_B0;1;R6C8_N13;R6C8_Q3_N130;1;R5C8_B2;R5C8_N131_B2;1;R5C9_D3;R5C9_N221_D3;1;R5C9_D0;R5C9_N221_D0;1;R5C9_D1;R5C9_N221_D1;1;R5C9_D2;R5C9_N221_D2;1;R6C8_EW20;R6C8_Q3_EW20;1;R6C9_N22;R6C9_E121_N220;1;R5C9_C6;R5C9_N221_C6;1;R6C8_Q3;;1;R6C8_W13;R6C8_Q3_W130;1;R6C7_W27;R6C7_W131_W270;1;R6C5_S27;R6C5_W272_S270;1;R7C5_B6;R7C5_S271_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s3_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878450 ] ,
          "attributes": {
            "ROUTING": "R7C5_F6;;1;R7C5_X03;R7C5_F6_X03;1;R7C5_A0;R7C5_X03_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.s23[2]": {
          "hide_name": 0,
          "bits": [ 3878448 ] ,
          "attributes": {
            "ROUTING": "R6C5_OF4;;1;R6C5_N13;R6C5_OF4_N130;1;R6C5_A3;R6C5_N130_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:253.14-253.17",
            "hdlname": "calc1 s23"
          }
        },
        "calc1.s25[2]": {
          "hide_name": 0,
          "bits": [ 3878444 ] ,
          "attributes": {
            "ROUTING": "R6C7_X02;R6C7_S211_X02;1;R6C7_D6;R6C7_X02_D6;1;R5C6_S20;R5C6_E101_S200;1;R6C6_D3;R6C6_S201_D3;1;R6C6_D7;R6C6_X07_D7;1;R5C5_E10;R5C5_Q1_E100;1;R6C6_C0;R6C6_E241_C0;1;R6C5_C6;R6C5_S131_C6;1;R6C7_X08;R6C7_S211_X08;1;R6C7_C7;R6C7_X08_C7;1;R5C5_S10;R5C5_Q1_S100;1;R6C6_C1;R6C6_E241_C1;1;R5C5_E21;R5C5_Q1_E210;1;R5C7_S21;R5C7_E212_S210;1;R5C5_Q1;;1;R6C6_X07;R6C6_E241_X07;1;R6C5_E24;R6C5_S101_E240;1;R5C5_S13;R5C5_Q1_S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:255.14-255.17",
            "hdlname": "calc1 s25"
          }
        },
        "d4[2]": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R6C5_W13;R6C5_Q3_W130;1;R6C5_B6;R6C5_W130_B6;1;R6C7_S23;R6C7_E232_S230;1;R6C7_C6;R6C7_S230_C6;1;R6C6_C7;R6C6_E121_C7;1;R6C5_EW20;R6C5_Q3_EW20;1;R6C6_C3;R6C6_E121_C3;1;R6C6_B0;R6C6_E131_B0;1;R6C5_E13;R6C5_Q3_E130;1;R6C6_B1;R6C6_E131_B1;1;R6C5_S10;R6C5_Q3_S100;1;R7C5_A6;R7C5_S101_A6;1;R6C7_E23;R6C7_E232_E230;1;R6C8_B3;R6C8_E231_B3;1;R6C5_Q3;;1;R6C5_E23;R6C5_Q3_E230;1;R6C7_B7;R6C7_E232_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R6C6_SEL0;R6C6_W261_SEL0;1;R6C7_E13;R6C7_F2_E130;1;R6C7_W26;R6C7_E130_W260;1;R6C6_SEL2;R6C6_W261_SEL2;1;R6C7_X01;R6C7_F2_X01;1;R6C7_A7;R6C7_X01_A7;1;R6C7_X05;R6C7_F2_X05;1;R6C7_B6;R6C7_X05_B6;1;R6C7_EW10;R6C7_F2_EW10;1;R6C6_B7;R6C6_W111_B7;1;R6C7_F2;;1;R6C7_W22;R6C7_F2_W220;1;R6C5_X01;R6C5_W222_X01;1;R6C5_A6;R6C5_X01_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i42.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878423 ] ,
          "attributes": {
            "ROUTING": "R6C6_A4;R6C6_F7_A4;1;R6C6_A5;R6C6_F7_A5;1;R6C6_F7;;1;R6C6_EW10;R6C6_F7_EW10;1;R6C7_S25;R6C7_E111_S250;1;R7C7_A2;R7C7_S251_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880141 ] ,
          "attributes": {
            "ROUTING": "R9C4_F1;;1;R9C4_I1MUX0;R9C4_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i42.s5_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878416 ] ,
          "attributes": {
            "ROUTING": "R6C6_N13;R6C6_F6_N130;1;R6C6_E24;R6C6_N130_E240;1;R6C7_X03;R6C7_E241_X03;1;R6C7_SEL5;R6C7_X03_SEL5;1;R6C6_E13;R6C6_F6_E130;1;R6C7_B0;R6C7_E131_B0;1;R6C6_A7;R6C6_X03_A7;1;R6C6_A0;R6C6_X03_A0;1;R6C6_A1;R6C6_X03_A1;1;R6C6_X03;R6C6_F6_X03;1;R6C6_B3;R6C6_X03_B3;1;R6C6_F6;;1;R6C6_EW20;R6C6_F6_EW20;1;R6C5_D1;R6C5_W121_D1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i42.s25_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878414 ] ,
          "attributes": {
            "ROUTING": "R6C6_E10;R6C6_OF1_E100;1;R6C7_N20;R6C7_E101_N200;1;R6C7_A0;R6C7_N200_A0;1;R6C6_E23;R6C6_W100_E230;1;R6C6_C4;R6C6_E230_C4;1;R6C6_C5;R6C6_E230_C5;1;R6C6_W10;R6C6_OF1_W100;1;R6C5_C1;R6C5_W101_C1;1;R6C6_OF1;;1;R6C6_SN10;R6C6_OF1_SN10;1;R7C6_E21;R7C6_S111_E210;1;R7C7_B2;R7C7_E211_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880140 ] ,
          "attributes": {
            "ROUTING": "R9C4_F0;;1;R9C4_I0MUX0;R9C4_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "d5[1]": {
          "hide_name": 0,
          "bits": [ 3878405 ] ,
          "attributes": {
            "ROUTING": "R7C7_B1;R7C7_W231_B1;1;R7C7_B0;R7C7_W231_B0;1;R6C8_SN20;R6C8_Q2_SN20;1;R5C8_A7;R5C8_N121_A7;1;R6C8_SN10;R6C8_Q2_SN10;1;R5C8_C6;R5C8_N111_C6;1;R6C8_Q2;;1;R6C8_S13;R6C8_Q2_S130;1;R7C8_W23;R7C8_S131_W230;1;R7C6_B4;R7C6_W232_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878395 ] ,
          "attributes": {
            "ROUTING": "R7C6_F4;;1;R7C6_X07;R7C6_F4_X07;1;R7C6_B0;R7C6_X07_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d4[1]": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": "R6C8_B1;R6C8_X04_B1;1;R6C8_B0;R6C8_X04_B0;1;R6C8_X04;R6C8_E252_X04;1;R6C6_E25;R6C6_E111_E250;1;R6C7_A2;R6C7_E251_A2;1;R6C5_EW10;R6C5_Q2_EW10;1;R6C6_S21;R6C6_E111_S210;1;R7C6_A4;R7C6_S211_A4;1;R6C5_Q2;;1;R6C6_X05;R6C6_E221_X05;1;R6C5_E22;R6C5_Q2_E220;1;R6C6_C6;R6C6_X05_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s23[1]": {
          "hide_name": 0,
          "bits": [ 3878382 ] ,
          "attributes": {
            "ROUTING": "R6C5_OF0;;1;R6C5_E20;R6C5_OF0_E200;1;R6C5_A2;R6C5_E200_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:253.14-253.17",
            "hdlname": "calc1 s23"
          }
        },
        "calc1.s25[0]": {
          "hide_name": 0,
          "bits": [ 3878378 ] ,
          "attributes": {
            "ROUTING": "R5C6_E13;R5C6_Q5_E130;1;R5C7_B7;R5C7_E131_B7;1;R5C6_S25;R5C6_Q5_S250;1;R6C6_B6;R6C6_S251_B6;1;R5C6_Q5;;1;R5C6_EW20;R5C6_Q5_EW20;1;R5C7_S22;R5C7_E121_S220;1;R6C7_D2;R6C7_S221_D2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:255.14-255.17",
            "hdlname": "calc1 s25"
          }
        },
        "calc1.s26[0]": {
          "hide_name": 0,
          "bits": [ 3878371 ] ,
          "attributes": {
            "ROUTING": "R5C7_W13;R5C7_F7_W130;1;R5C6_A5;R5C6_W131_A5;1;R5C7_F7;;1;R5C7_SN10;R5C7_F7_SN10;1;R6C7_S21;R6C7_S111_S210;1;R7C7_A4;R7C7_S211_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:256.14-256.17",
            "hdlname": "calc1 s26"
          }
        },
        "d5[0]": {
          "hide_name": 0,
          "bits": [ 3878362 ] ,
          "attributes": {
            "ROUTING": "R8C8_W22;R8C8_S121_W220;1;R8C7_D4;R8C7_W221_D4;1;R6C8_A5;R6C8_N121_A5;1;R7C8_EW10;R7C8_Q2_EW10;1;R7C7_B7;R7C7_W111_B7;1;R7C8_SN20;R7C8_Q2_SN20;1;R6C8_N22;R6C8_N121_N220;1;R5C8_C7;R5C8_N221_C7;1;R7C8_Q2;;1;R7C8_N13;R7C8_Q2_N130;1;R6C8_N23;R6C8_N131_N230;1;R5C8_A6;R5C8_N231_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878353 ] ,
          "attributes": {
            "ROUTING": "R7C7_F7;;1;R7C7_W13;R7C7_F7_W130;1;R7C6_A0;R7C6_W131_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d4[0]": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": "R7C7_E10;R7C7_Q4_E100;1;R7C8_D2;R7C8_E101_D2;1;R7C7_X03;R7C7_Q4_X03;1;R7C7_A7;R7C7_X03_A7;1;R7C7_N24;R7C7_Q4_N240;1;R5C7_X03;R5C7_N242_X03;1;R5C7_A7;R5C7_X03_A7;1;R7C7_SN20;R7C7_Q4_SN20;1;R6C7_C2;R6C7_N121_C2;1;R7C7_Q4;;1;R7C7_EW10;R7C7_Q4_EW10;1;R7C6_N21;R7C6_W111_N210;1;R6C6_A6;R6C6_N211_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880167 ] ,
          "attributes": {
            "ROUTING": "R8C15_F0;;1;R8C15_EW10;R8C15_F0_EW10;1;R8C14_W25;R8C14_W111_W250;1;R8C13_A3;R8C13_W251_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R11C2_F4;;1;R11C2_X07;R11C2_F4_X07;1;R11C2_LSR0;R11C2_X07_LSR0;1"
          }
        },
        "calc1.s20[3]": {
          "hide_name": 0,
          "bits": [ 3878333 ] ,
          "attributes": {
            "ROUTING": "R11C2_W13;R11C2_Q1_W130;1;R11C2_B6;R11C2_W130_B6;1;R11C2_Q1;;1;R11C2_E13;R11C2_Q1_E130;1;R11C3_B5;R11C3_E131_B5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:250.14-250.17",
            "hdlname": "calc1 s20"
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878325 ] ,
          "attributes": {
            "ROUTING": "R12C3_OF2;;1;R12C3_I0MUX1;R12C3_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i41.s6_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3878323 ] ,
          "attributes": {
            "ROUTING": "R12C3_F2;;1;R12C3_I0MUX2;R12C3_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i20.in_3_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": "R12C3_E10;R12C3_F6_E100;1;R12C3_A4;R12C3_E100_A4;1;R12C3_F6;;1;R12C3_E26;R12C3_F6_E260;1;R12C5_N26;R12C5_E262_N260;1;R11C5_C1;R11C5_N261_C1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s6_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3878319 ] ,
          "attributes": {
            "ROUTING": "R12C3_F3;;1;R12C3_I1MUX2;R12C3_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i41.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878316 ] ,
          "attributes": {
            "ROUTING": "R12C3_F7;;1;R12C3_X08;R12C3_F7_X08;1;R12C3_LSR2;R12C3_X08_LSR2;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3880198 ] ,
          "attributes": {
            "ROUTING": "R4C16_F2;;1;R4C16_S22;R4C16_F2_S220;1;R5C16_X07;R5C16_S221_X07;1;R5C16_A4;R5C16_X07_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878308 ] ,
          "attributes": {
            "ROUTING": "R11C3_F1;;1;R11C3_I1MUX0;R11C3_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878307 ] ,
          "attributes": {
            "ROUTING": "R11C3_F0;;1;R11C3_I0MUX0;R11C3_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878305 ] ,
          "attributes": {
            "ROUTING": "R11C3_A3;R11C3_F5_A3;1;R11C3_F5;;1;R11C3_S25;R11C3_F5_S250;1;R12C3_A2;R12C3_S251_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878302 ] ,
          "attributes": {
            "ROUTING": "R11C3_F3;;1;R11C3_I1MUX2;R11C3_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878301 ] ,
          "attributes": {
            "ROUTING": "R11C3_F2;;1;R11C3_I0MUX2;R11C3_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": "R11C2_S13;R11C2_F6_S130;1;R11C2_E25;R11C2_S130_E250;1;R11C3_X04;R11C3_E251_X04;1;R11C3_SEL1;R11C3_X04_SEL1;1;R12C3_SEL2;R12C3_E261_SEL2;1;R11C2_F6;;1;R11C2_SN20;R11C2_F6_SN20;1;R12C2_E26;R12C2_S121_E260;1;R12C3_SEL0;R12C3_E261_SEL0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878298 ] ,
          "attributes": {
            "ROUTING": "R11C3_OF0;;1;R11C3_I1MUX1;R11C3_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": "R11C3_OF2;;1;R11C3_I0MUX1;R11C3_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i41.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878292 ] ,
          "attributes": {
            "ROUTING": "R11C4_F6;;1;R11C4_X07;R11C4_F6_X07;1;R11C4_LSR2;R11C4_X07_LSR2;1"
          }
        },
        "calc1.s20[1]": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R11C4_EW20;R11C4_Q5_EW20;1;R11C3_D4;R11C3_W121_D4;1;R11C4_Q5;;1;R11C4_EW10;R11C4_Q5_EW10;1;R11C3_B6;R11C3_W111_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:250.14-250.17",
            "hdlname": "calc1 s20"
          }
        },
        "calc1.4_bit_adder_i41.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878282 ] ,
          "attributes": {
            "ROUTING": "R12C4_F3;;1;R12C4_X06;R12C4_F3_X06;1;R12C4_LSR2;R12C4_X06_LSR2;1"
          }
        },
        "d3[3]": {
          "hide_name": 0,
          "bits": [ 3878279 ] ,
          "attributes": {
            "ROUTING": "R11C3_W27;R11C3_W131_W270;1;R11C2_A6;R11C2_W271_A6;1;R11C4_W13;R11C4_Q3_W130;1;R11C3_A5;R11C3_W131_A5;1;R8C4_X08;R8C4_N231_X08;1;R8C4_B7;R8C4_X08_B7;1;R11C4_Q3;;1;R11C4_N23;R11C4_Q3_N230;1;R9C4_N23;R9C4_N232_N230;1;R7C4_E23;R7C4_N232_E230;1;R7C6_N23;R7C6_E232_N230;1;R6C6_X02;R6C6_N231_X02;1;R6C6_D5;R6C6_X02_D5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s18[3]": {
          "hide_name": 0,
          "bits": [ 3878269 ] ,
          "attributes": {
            "ROUTING": "R11C4_OF0;;1;R11C4_E20;R11C4_OF0_E200;1;R11C4_A3;R11C4_E200_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:248.14-248.17",
            "hdlname": "calc1 s18"
          }
        },
        "calc1.s18[2]": {
          "hide_name": 0,
          "bits": [ 3878265 ] ,
          "attributes": {
            "ROUTING": "R11C5_OF0;;1;R11C5_E20;R11C5_OF0_E200;1;R11C5_A2;R11C5_E200_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:248.14-248.17",
            "hdlname": "calc1 s18"
          }
        },
        "calc1.s20[2]": {
          "hide_name": 0,
          "bits": [ 3878261 ] ,
          "attributes": {
            "ROUTING": "R12C3_C6;R12C3_N130_C6;1;R12C3_X03;R12C3_Q4_X03;1;R12C3_D2;R12C3_X03_D2;1;R12C3_E13;R12C3_Q4_E130;1;R12C3_C3;R12C3_E130_C3;1;R12C3_N13;R12C3_Q4_N130;1;R11C3_D7;R11C3_N131_D7;1;R12C3_N10;R12C3_Q4_N100;1;R11C3_D3;R11C3_N101_D3;1;R11C3_C0;R11C3_N121_C0;1;R12C3_Q4;;1;R12C3_SN20;R12C3_Q4_SN20;1;R11C3_C1;R11C3_N121_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:250.14-250.17",
            "hdlname": "calc1 s20"
          }
        },
        "d3[2]": {
          "hide_name": 0,
          "bits": [ 3878252 ] ,
          "attributes": {
            "ROUTING": "R11C4_W24;R11C4_W101_W240;1;R11C3_C7;R11C3_W241_C7;1;R11C3_B0;R11C3_W211_B0;1;R11C4_W21;R11C4_W111_W210;1;R11C3_B1;R11C3_W211_B1;1;R11C3_C3;R11C3_X01_C3;1;R11C5_W22;R11C5_Q2_W220;1;R11C3_X01;R11C3_W222_X01;1;R11C5_EW10;R11C5_Q2_EW10;1;R12C3_B6;R12C3_W212_B6;1;R6C5_B5;R6C5_X08_B5;1;R10C5_N21;R10C5_N111_N210;1;R8C5_N21;R8C5_N212_N210;1;R6C5_X08;R6C5_N212_X08;1;R6C5_B4;R6C5_X08_B4;1;R12C3_X02;R12C3_W212_X02;1;R12C3_C2;R12C3_X02_C2;1;R11C5_SN10;R11C5_Q2_SN10;1;R12C5_W21;R12C5_S111_W210;1;R12C3_B3;R12C3_W212_B3;1;R11C5_Q2;;1;R11C5_W10;R11C5_Q2_W100;1;R11C4_N24;R11C4_W101_N240;1;R9C4_N25;R9C4_N242_N250;1;R8C4_B5;R8C4_N251_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878241 ] ,
          "attributes": {
            "ROUTING": "R11C3_SEL2;R11C3_X07_SEL2;1;R11C3_SEL0;R11C3_X07_SEL0;1;R11C3_X07;R11C3_F6_X07;1;R11C3_B7;R11C3_X07_B7;1;R11C3_S10;R11C3_F6_S100;1;R12C3_A6;R12C3_S101_A6;1;R11C3_S13;R11C3_F6_S130;1;R12C3_A3;R12C3_S131_A3;1;R11C3_F6;;1;R11C3_SN10;R11C3_F6_SN10;1;R12C3_B2;R12C3_S111_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878239 ] ,
          "attributes": {
            "ROUTING": "R11C3_W13;R11C3_F7_W130;1;R11C2_A1;R11C2_W131_A1;1;R11C4_A0;R11C4_E111_A0;1;R11C3_F7;;1;R11C3_EW10;R11C3_F7_EW10;1;R11C4_A1;R11C4_E111_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880136 ] ,
          "attributes": {
            "ROUTING": "R9C4_F3;;1;R9C4_I1MUX2;R9C4_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i41.s5_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": "R11C3_S26;R11C3_E130_S260;1;R12C3_SEL1;R12C3_S261_SEL1;1;R11C3_A7;R11C3_X03_A7;1;R11C3_B3;R11C3_X03_B3;1;R11C4_B5;R11C4_E131_B5;1;R11C3_X03;R11C3_F4_X03;1;R11C3_A1;R11C3_X03_A1;1;R11C3_A0;R11C3_X03_A0;1;R11C3_E13;R11C3_F4_E130;1;R11C3_F4;;1;R11C3_N24;R11C3_F4_N240;1;R9C3_D5;R9C3_N242_D5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i41.s25_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878230 ] ,
          "attributes": {
            "ROUTING": "R11C3_E10;R11C3_OF1_E100;1;R11C4_S20;R11C4_E101_S200;1;R11C4_A5;R11C4_S200_A5;1;R11C3_W21;R11C3_OF1_W210;1;R11C2_B1;R11C2_W211_B1;1;R11C4_C1;R11C4_X02_C1;1;R11C3_E21;R11C3_OF1_E210;1;R11C4_X02;R11C4_E211_X02;1;R11C4_C0;R11C4_X02_C0;1;R11C3_OF1;;1;R11C3_N21;R11C3_OF1_N210;1;R9C3_X08;R9C3_N212_X08;1;R9C3_C5;R9C3_X08_C5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880135 ] ,
          "attributes": {
            "ROUTING": "R9C4_F2;;1;R9C4_I0MUX2;R9C4_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "d3[1]": {
          "hide_name": 0,
          "bits": [ 3878221 ] ,
          "attributes": {
            "ROUTING": "R9C3_N10;R9C3_Q3_N100;1;R8C3_E20;R8C3_N101_E200;1;R8C5_X05;R8C5_E202_X05;1;R8C5_B7;R8C5_X05_B7;1;R6C5_B0;R6C5_N231_B0;1;R9C3_S23;R9C3_Q3_S230;1;R11C3_A6;R11C3_S232_A6;1;R9C3_E23;R9C3_Q3_E230;1;R6C5_B1;R6C5_N231_B1;1;R9C5_N23;R9C5_E232_N230;1;R9C3_Q3;;1;R11C3_X06;R11C3_S232_X06;1;R7C5_N23;R7C5_N232_N230;1;R11C3_C4;R11C3_X06_C4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s18[1]": {
          "hide_name": 0,
          "bits": [ 3878211 ] ,
          "attributes": {
            "ROUTING": "R9C3_OF4;;1;R9C3_N13;R9C3_OF4_N130;1;R9C3_A3;R9C3_N130_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:248.14-248.17",
            "hdlname": "calc1 s18"
          }
        },
        "calc1.s20[0]": {
          "hide_name": 0,
          "bits": [ 3878207 ] ,
          "attributes": {
            "ROUTING": "R12C4_N10;R12C4_Q5_N100;1;R11C4_B7;R11C4_N101_B7;1;R12C4_N13;R12C4_Q5_N130;1;R11C4_W23;R11C4_N131_W230;1;R11C3_B4;R11C3_W231_B4;1;R12C4_Q5;;1;R12C4_EW20;R12C4_Q5_EW20;1;R12C3_N26;R12C3_W121_N260;1;R11C3_D6;R11C3_N261_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:250.14-250.17",
            "hdlname": "calc1 s20"
          }
        },
        "calc1.s21[0]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": "R11C4_A2;R11C4_F7_A2;1;R11C4_F7;;1;R11C4_S10;R11C4_F7_S100;1;R12C4_A5;R12C4_S101_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:251.14-251.17",
            "hdlname": "calc1 s21"
          }
        },
        "d3[0]": {
          "hide_name": 0,
          "bits": [ 3878191 ] ,
          "attributes": {
            "ROUTING": "R11C4_E13;R11C4_Q2_E130;1;R11C4_A7;R11C4_E130_A7;1;R11C4_W22;R11C4_Q2_W220;1;R11C3_X05;R11C3_W221_X05;1;R11C3_A4;R11C3_X05_A4;1;R11C4_W10;R11C4_Q2_W100;1;R11C3_C6;R11C3_W101_C6;1;R8C6_E26;R8C6_E232_E260;1;R8C7_N26;R8C7_E261_N260;1;R7C7_D4;R7C7_N261_D4;1;R11C4_Q2;;1;R11C4_N13;R11C4_Q2_N130;1;R10C4_N23;R10C4_N131_N230;1;R8C4_E23;R8C4_N232_E230;1;R8C5_B4;R8C5_E231_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880163 ] ,
          "attributes": {
            "ROUTING": "R9C15_F6;;1;R9C15_W26;R9C15_F6_W260;1;R9C14_X07;R9C14_W261_X07;1;R9C14_B7;R9C14_X07_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878175 ] ,
          "attributes": {
            "ROUTING": "R7C2_F6;;1;R7C2_W13;R7C2_F6_W130;1;R7C1_S27;R7C1_W131_S270;1;R8C1_W27;R8C1_S271_W270;1;R8C2_LSR2;R8C2_E272_LSR2;1"
          }
        },
        "calc1.s15[3]": {
          "hide_name": 0,
          "bits": [ 3878174 ] ,
          "attributes": {
            "ROUTING": "R8C2_W13;R8C2_Q4_W130;1;R8C2_B6;R8C2_W130_B6;1;R8C2_Q4;;1;R8C2_E13;R8C2_Q4_E130;1;R8C3_B2;R8C3_E131_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:245.14-245.17",
            "hdlname": "calc1 s15"
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878166 ] ,
          "attributes": {
            "ROUTING": "R8C2_OF2;;1;R8C2_I0MUX1;R8C2_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i40.s6_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R8C2_F2;;1;R8C2_I0MUX2;R8C2_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.Mux_4x1_NBits_i16.in_3_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878162 ] ,
          "attributes": {
            "ROUTING": "R8C3_E10;R8C3_F3_E100;1;R8C4_N24;R8C4_E101_N240;1;R7C4_C1;R7C4_N241_C1;1;R8C3_S13;R8C3_F3_S130;1;R9C3_A0;R9C3_S131_A0;1;R8C3_F3;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s6_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": "R8C2_F3;;1;R8C2_I1MUX2;R8C2_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i40.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878157 ] ,
          "attributes": {
            "ROUTING": "R9C3_F6;;1;R9C3_X07;R9C3_F6_X07;1;R9C3_LSR0;R9C3_X07_LSR0;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3880196 ] ,
          "attributes": {
            "ROUTING": "R4C16_F3;;1;R4C16_S13;R4C16_F3_S130;1;R5C16_A0;R5C16_S131_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878149 ] ,
          "attributes": {
            "ROUTING": "R8C3_F5;;1;R8C3_I1MUX4;R8C3_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878148 ] ,
          "attributes": {
            "ROUTING": "R8C3_F4;;1;R8C3_I0MUX4;R8C3_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878146 ] ,
          "attributes": {
            "ROUTING": "R8C3_X01;R8C3_F2_X01;1;R8C3_A7;R8C3_X01_A7;1;R8C3_F2;;1;R8C3_W13;R8C3_F2_W130;1;R8C2_A2;R8C2_W131_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878143 ] ,
          "attributes": {
            "ROUTING": "R8C3_F7;;1;R8C3_I1MUX6;R8C3_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878142 ] ,
          "attributes": {
            "ROUTING": "R8C3_F6;;1;R8C3_I0MUX6;R8C3_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3878140 ] ,
          "attributes": {
            "ROUTING": "R8C2_E26;R8C2_F6_E260;1;R8C3_X03;R8C3_E261_X03;1;R8C3_SEL5;R8C3_X03_SEL5;1;R8C2_SEL0;R8C2_X07_SEL0;1;R8C2_F6;;1;R8C2_X07;R8C2_F6_X07;1;R8C2_SEL2;R8C2_X07_SEL2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878139 ] ,
          "attributes": {
            "ROUTING": "R8C3_OF4;;1;R8C3_I1MUX5;R8C3_OF4_DUMMY_I1MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": "R8C3_OF6;;1;R8C3_I0MUX5;R8C3_OF6_DUMMY_I0MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i40.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R7C2_F1;;1;R7C2_X06;R7C2_F1_X06;1;R7C2_LSR2;R7C2_X06_LSR2;1"
          }
        },
        "calc1.s15[1]": {
          "hide_name": 0,
          "bits": [ 3878132 ] ,
          "attributes": {
            "ROUTING": "R7C2_X08;R7C2_Q5_X08;1;R7C2_B7;R7C2_X08_B7;1;R7C2_Q5;;1;R7C2_E10;R7C2_Q5_E100;1;R7C3_D6;R7C3_E101_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:245.14-245.17",
            "hdlname": "calc1 s15"
          }
        },
        "calc1.4_bit_adder_i40.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878123 ] ,
          "attributes": {
            "ROUTING": "R7C2_F0;;1;R7C2_X05;R7C2_F0_X05;1;R7C2_LSR1;R7C2_X05_LSR1;1"
          }
        },
        "d2[3]": {
          "hide_name": 0,
          "bits": [ 3878120 ] ,
          "attributes": {
            "ROUTING": "R8C4_S27;R8C4_E271_S270;1;R10C4_S22;R10C4_S272_S220;1;R11C4_D1;R11C4_S221_D1;1;R8C4_A7;R8C4_E271_A7;1;R7C3_Q4;;1;R8C2_A6;R8C2_W271_A6;1;R8C3_A2;R8C3_S131_A2;1;R7C3_S13;R7C3_Q4_S130;1;R8C3_W27;R8C3_S131_W270;1;R8C3_E27;R8C3_S131_E270;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s13[3]": {
          "hide_name": 0,
          "bits": [ 3878110 ] ,
          "attributes": {
            "ROUTING": "R8C3_OF0;;1;R8C3_N20;R8C3_OF0_N200;1;R7C3_X07;R7C3_N201_X07;1;R7C3_A4;R7C3_X07_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:243.14-243.17",
            "hdlname": "calc1 s13"
          }
        },
        "calc1.s13[2]": {
          "hide_name": 0,
          "bits": [ 3878106 ] ,
          "attributes": {
            "ROUTING": "R7C4_OF0;;1;R7C4_W20;R7C4_OF0_W200;1;R7C3_X05;R7C3_W201_X05;1;R7C3_A2;R7C3_X05_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:243.14-243.17",
            "hdlname": "calc1 s13"
          }
        },
        "calc1.s15[2]": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": "R8C3_C3;R8C3_N121_C3;1;R9C3_N20;R9C3_Q0_N200;1;R8C3_X07;R8C3_N201_X07;1;R8C3_D7;R8C3_X07_D7;1;R8C3_C4;R8C3_N111_C4;1;R9C3_SN10;R9C3_Q0_SN10;1;R8C3_C5;R8C3_N111_C5;1;R8C3_W22;R8C3_N121_W220;1;R8C2_D7;R8C2_W221_D7;1;R8C2_X03;R8C2_W261_X03;1;R8C2_D2;R8C2_X03_D2;1;R9C3_Q0;;1;R9C3_SN20;R9C3_Q0_SN20;1;R8C3_W26;R8C3_N121_W260;1;R8C2_C3;R8C2_W261_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:245.14-245.17",
            "hdlname": "calc1 s15"
          }
        },
        "d2[2]": {
          "hide_name": 0,
          "bits": [ 3878093 ] ,
          "attributes": {
            "ROUTING": "R11C5_B1;R11C5_X04_B1;1;R11C5_B0;R11C5_X04_B0;1;R8C3_B3;R8C3_S111_B3;1;R8C3_C7;R8C3_S221_C7;1;R8C2_X06;R8C2_W211_X06;1;R8C2_C7;R8C2_X06_C7;1;R8C2_X02;R8C2_W211_X02;1;R8C2_C2;R8C2_X02_C2;1;R8C3_W21;R8C3_S111_W210;1;R7C3_SN10;R7C3_Q2_SN10;1;R8C2_B3;R8C2_W211_B3;1;R8C3_B4;R8C3_S121_B4;1;R8C3_B5;R8C3_S121_B5;1;R7C3_SN20;R7C3_Q2_SN20;1;R11C5_X04;R11C5_S251_X04;1;R8C3_E25;R8C3_S111_E250;1;R8C4_A5;R8C4_E251_A5;1;R7C3_S22;R7C3_Q2_S220;1;R7C3_Q2;;1;R8C5_S25;R8C5_E252_S250;1;R10C5_S25;R10C5_S252_S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878082 ] ,
          "attributes": {
            "ROUTING": "R8C3_SEL6;R8C3_X08_SEL6;1;R8C3_X08;R8C3_E251_X08;1;R8C3_SEL4;R8C3_X08_SEL4;1;R7C2_SN20;R7C2_F7_SN20;1;R8C2_B7;R8C2_S121_B7;1;R7C2_S13;R7C2_F7_S130;1;R8C2_A3;R8C2_S131_A3;1;R8C2_B2;R8C2_S111_B2;1;R7C2_F7;;1;R7C2_SN10;R7C2_F7_SN10;1;R8C2_E25;R8C2_S111_E250;1;R8C3_A3;R8C3_E251_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878080 ] ,
          "attributes": {
            "ROUTING": "R8C2_A4;R8C2_F7_A4;1;R8C3_A0;R8C3_E111_A0;1;R8C2_F7;;1;R8C2_EW10;R8C2_F7_EW10;1;R8C3_A1;R8C3_E111_A1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880133 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF0;;1;R9C4_I1MUX1;R9C4_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i40.s5_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878073 ] ,
          "attributes": {
            "ROUTING": "R8C3_W20;R8C3_S101_W200;1;R8C2_X01;R8C2_W201_X01;1;R8C2_SEL1;R8C2_X01_SEL1;1;R7C3_X03;R7C3_F6_X03;1;R7C3_D1;R7C3_X03_D1;1;R7C2_B5;R7C2_W111_B5;1;R7C3_S26;R7C3_F6_S260;1;R8C3_X05;R8C3_S261_X05;1;R8C3_B7;R8C3_X05_B7;1;R8C3_A4;R8C3_S101_A4;1;R8C3_A5;R8C3_S101_A5;1;R7C3_S10;R7C3_F6_S100;1;R7C3_F6;;1;R7C3_EW10;R7C3_F6_EW10;1;R7C2_S21;R7C2_W111_S210;1;R8C2_A7;R8C2_S211_A7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i40.s25_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R8C2_N22;R8C2_W121_N220;1;R7C2_X07;R7C2_N221_X07;1;R7C2_A5;R7C2_X07_A5;1;R8C2_W26;R8C2_W121_W260;1;R8C1_E26;R8C1_E262_E260;1;R8C3_C1;R8C3_E262_C1;1;R8C3_W25;R8C3_OF5_W250;1;R8C2_X08;R8C2_W251_X08;1;R8C2_B4;R8C2_X08_B4;1;R7C3_W23;R7C3_N131_W230;1;R7C3_C1;R7C3_W230_C1;1;R8C3_OF5;;1;R8C3_N13;R8C3_OF5_N130;1;R8C3_C0;R8C3_E262_C0;1;R8C3_EW20;R8C3_OF5_EW20;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880132 ] ,
          "attributes": {
            "ROUTING": "R9C4_OF2;;1;R9C4_I0MUX1;R9C4_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "d2[1]": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": "R7C3_X06;R7C3_Q3_X06;1;R7C3_C6;R7C3_X06_C6;1;R9C3_B4;R9C3_S272_B4;1;R7C3_S27;R7C3_W130_S270;1;R9C3_B5;R9C3_S272_B5;1;R7C3_W13;R7C3_Q3_W130;1;R7C2_A7;R7C2_W131_A7;1;R7C3_Q3;;1;R7C3_E23;R7C3_Q3_E230;1;R7C5_S23;R7C5_E232_S230;1;R8C5_A7;R8C5_S231_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s13[1]": {
          "hide_name": 0,
          "bits": [ 3878052 ] ,
          "attributes": {
            "ROUTING": "R7C3_OF0;;1;R7C3_E20;R7C3_OF0_E200;1;R7C3_A3;R7C3_E200_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:243.14-243.17",
            "hdlname": "calc1 s13"
          }
        },
        "calc1.s15[0]": {
          "hide_name": 0,
          "bits": [ 3878048 ] ,
          "attributes": {
            "ROUTING": "R7C3_B7;R7C3_E131_B7;1;R7C2_X02;R7C2_Q3_X02;1;R7C2_D7;R7C2_X02_D7;1;R7C2_Q3;;1;R7C2_E13;R7C2_Q3_E130;1;R7C3_B6;R7C3_E131_B6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:245.14-245.17",
            "hdlname": "calc1 s15"
          }
        },
        "calc1.s16[0]": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R7C3_A5;R7C3_F7_A5;1;R7C3_F7;;1;R7C3_W27;R7C3_F7_W270;1;R7C2_A3;R7C2_W271_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:246.14-246.17",
            "hdlname": "calc1 s16"
          }
        },
        "d2[0]": {
          "hide_name": 0,
          "bits": [ 3878032 ] ,
          "attributes": {
            "ROUTING": "R7C3_A7;R7C3_E130_A7;1;R7C3_E13;R7C3_Q5_E130;1;R7C3_A6;R7C3_E130_A6;1;R7C4_S25;R7C4_E251_S250;1;R9C4_S20;R9C4_S252_S200;1;R11C4_D2;R11C4_S202_D2;1;R7C3_W10;R7C3_Q5_W100;1;R7C2_C7;R7C2_W101_C7;1;R7C3_Q5;;1;R7C5_S25;R7C5_E252_S250;1;R7C3_E25;R7C3_Q5_E250;1;R8C5_X06;R8C5_S251_X06;1;R8C5_A4;R8C5_X06_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880161 ] ,
          "attributes": {
            "ROUTING": "R9C12_F7;;1;R9C12_EW20;R9C12_F7_EW20;1;R9C13_E26;R9C13_E121_E260;1;R9C14_C7;R9C14_E261_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i39.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878018 ] ,
          "attributes": {
            "ROUTING": "R4C7_F1;;1;R4C7_X06;R4C7_F1_X06;1;R4C7_LSR1;R4C7_X06_LSR1;1"
          }
        },
        "calc1.4_bit_adder_i39.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R3C6_F7;;1;R3C6_X08;R3C6_F7_X08;1;R3C6_LSR2;R3C6_X08_LSR2;1"
          }
        },
        "calc1.s11[2]": {
          "hide_name": 0,
          "bits": [ 3878014 ] ,
          "attributes": {
            "ROUTING": "R3C6_E10;R3C6_OF1_E100;1;R3C6_A4;R3C6_E100_A4;1;R3C6_OF1;;1;R3C6_S21;R3C6_OF1_S210;1;R5C6_W21;R5C6_S212_W210;1;R5C5_X02;R5C5_W211_X02;1;R5C5_C3;R5C5_X02_C3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:241.14-241.17",
            "hdlname": "calc1 s11"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878007 ] ,
          "attributes": {
            "ROUTING": "R4C6_F5;;1;R4C6_I1MUX4;R4C6_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R4C6_F4;;1;R4C6_I0MUX4;R4C6_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878002 ] ,
          "attributes": {
            "ROUTING": "R4C6_F7;;1;R4C6_I1MUX6;R4C6_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878001 ] ,
          "attributes": {
            "ROUTING": "R4C6_F6;;1;R4C6_I0MUX6;R4C6_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.s10[3]": {
          "hide_name": 0,
          "bits": [ 3877999 ] ,
          "attributes": {
            "ROUTING": "R4C7_W23;R4C7_Q3_W230;1;R4C6_X02;R4C6_W231_X02;1;R4C6_SEL5;R4C6_X02_SEL5;1;R3C6_B3;R3C6_W211_B3;1;R3C6_B1;R3C6_W211_B1;1;R3C6_B2;R3C6_W211_B2;1;R4C7_Q3;;1;R4C7_SN10;R4C7_Q3_SN10;1;R3C7_W21;R3C7_N111_W210;1;R3C6_B0;R3C6_W211_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:240.14-240.17",
            "hdlname": "calc1 s10"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R4C6_OF4;;1;R4C6_I1MUX5;R4C6_OF4_DUMMY_I1MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877990 ] ,
          "attributes": {
            "ROUTING": "R4C6_OF6;;1;R4C6_I0MUX5;R4C6_OF6_DUMMY_I0MUX5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i39.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877985 ] ,
          "attributes": {
            "ROUTING": "R4C5_F7;;1;R4C5_X08;R4C5_F7_X08;1;R4C5_LSR1;R4C5_X08_LSR1;1"
          }
        },
        "calc1.s10[1]": {
          "hide_name": 0,
          "bits": [ 3877984 ] ,
          "attributes": {
            "ROUTING": "R4C5_E10;R4C5_Q3_E100;1;R4C6_D0;R4C6_E101_D0;1;R4C5_Q3;;1;R4C5_E13;R4C5_Q3_E130;1;R4C6_B2;R4C6_E131_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:240.14-240.17",
            "hdlname": "calc1 s10"
          }
        },
        "calc1.4_bit_adder_i39.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R4C7_F6;;1;R4C7_X07;R4C7_F6_X07;1;R4C7_LSR2;R4C7_X07_LSR2;1"
          }
        },
        "calc1.s8[3]": {
          "hide_name": 0,
          "bits": [ 3877973 ] ,
          "attributes": {
            "ROUTING": "R4C5_OF0;;1;R4C5_S20;R4C5_OF0_S200;1;R4C5_A4;R4C5_S200_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:238.14-238.16",
            "hdlname": "calc1 s8"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880157 ] ,
          "attributes": {
            "ROUTING": "R8C15_F5;;1;R8C15_S13;R8C15_F5_S130;1;R9C15_C7;R9C15_S131_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.s10[2]": {
          "hide_name": 0,
          "bits": [ 3877965 ] ,
          "attributes": {
            "ROUTING": "R3C6_SEL0;R3C6_X07_SEL0;1;R3C6_X07;R3C6_Q4_X07;1;R3C6_SEL2;R3C6_X07_SEL2;1;R3C6_SN20;R3C6_Q4_SN20;1;R4C6_D1;R4C6_S121_D1;1;R4C6_C7;R4C6_S131_C7;1;R4C6_C6;R4C6_S131_C6;1;R3C6_Q4;;1;R3C6_S13;R3C6_Q4_S130;1;R4C6_C4;R4C6_S131_C4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:240.14-240.17",
            "hdlname": "calc1 s10"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877957 ] ,
          "attributes": {
            "ROUTING": "R4C6_N22;R4C6_F2_N220;1;R3C6_X01;R3C6_N221_X01;1;R3C6_SEL1;R3C6_X01_SEL1;1;R4C6_X05;R4C6_F2_X05;1;R4C6_B1;R4C6_X05_B1;1;R4C6_D4;R4C6_F2_D4;1;R4C6_D7;R4C6_F2_D7;1;R4C6_F2;;1;R4C6_D6;R4C6_F2_D6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i39.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R4C6_E21;R4C6_F1_E210;1;R4C7_X02;R4C7_E211_X02;1;R4C7_A3;R4C7_X02_A3;1;R4C5_A1;R4C5_W131_A1;1;R4C6_F1;;1;R4C6_W13;R4C6_F1_W130;1;R4C5_A0;R4C5_W131_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880128 ] ,
          "attributes": {
            "ROUTING": "R9C4_F5;;1;R9C4_I1MUX4;R9C4_F5_DUMMY_I1MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i39.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877948 ] ,
          "attributes": {
            "ROUTING": "R4C6_W20;R4C6_F0_W200;1;R4C5_X01;R4C5_W201_X01;1;R4C5_B3;R4C5_X01_B3;1;R4C6_A1;R4C6_X01_A1;1;R4C6_E10;R4C6_F0_E100;1;R4C6_A4;R4C6_E100_A4;1;R4C6_A7;R4C6_X01_A7;1;R4C6_A6;R4C6_X01_A6;1;R4C6_X01;R4C6_F0_X01;1;R4C6_S10;R4C6_F0_S100;1;R5C6_C1;R5C6_S101_C1;1;R3C6_C0;R3C6_N121_C0;1;R3C6_C3;R3C6_N121_C3;1;R3C6_C2;R3C6_N121_C2;1;R4C6_F0;;1;R4C6_SN20;R4C6_F0_SN20;1;R3C6_C1;R3C6_N121_C1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i39.s25_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": "R4C6_S25;R4C6_OF5_S250;1;R5C6_X06;R5C6_S251_X06;1;R5C6_D1;R5C6_X06_D1;1;R4C5_A3;R4C5_W251_A3;1;R4C7_X04;R4C7_E251_X04;1;R4C6_E25;R4C6_OF5_E250;1;R4C7_B3;R4C7_X04_B3;1;R4C5_B0;R4C5_X04_B0;1;R4C6_OF5;;1;R4C6_W25;R4C6_OF5_W250;1;R4C5_X04;R4C5_W251_X04;1;R4C5_B1;R4C5_X04_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880127 ] ,
          "attributes": {
            "ROUTING": "R9C4_F4;;1;R9C4_I0MUX4;R9C4_F4_DUMMY_I0MUX4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.s8[1]": {
          "hide_name": 0,
          "bits": [ 3877938 ] ,
          "attributes": {
            "ROUTING": "R5C6_OF0;;1;R5C6_E20;R5C6_OF0_E200;1;R5C6_A2;R5C6_E200_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:238.14-238.16",
            "hdlname": "calc1 s8"
          }
        },
        "calc1.s10[0]": {
          "hide_name": 0,
          "bits": [ 3877934 ] ,
          "attributes": {
            "ROUTING": "R4C6_B3;R4C6_W111_B3;1;R4C7_EW20;R4C7_Q5_EW20;1;R4C6_D2;R4C6_W121_D2;1;R4C7_Q5;;1;R4C7_EW10;R4C7_Q5_EW10;1;R4C6_B0;R4C6_W111_B0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:240.14-240.17",
            "hdlname": "calc1 s10"
          }
        },
        "calc1.s11[0]": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R4C6_EW10;R4C6_F3_EW10;1;R4C7_A5;R4C7_E111_A5;1;R4C6_F3;;1;R4C6_S13;R4C6_F3_S130;1;R5C6_A3;R5C6_S131_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:241.14-241.17",
            "hdlname": "calc1 s11"
          }
        },
        "uart1.txState_DFFE_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880159 ] ,
          "attributes": {
            "ROUTING": "R9C13_F7;;1;R9C13_E10;R9C13_F7_E100;1;R9C14_D7;R9C14_E101_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877913 ] ,
          "attributes": {
            "ROUTING": "R5C3_F1;;1;R5C3_I1MUX0;R5C3_F1_DUMMY_I1MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877912 ] ,
          "attributes": {
            "ROUTING": "R5C3_F0;;1;R5C3_I0MUX0;R5C3_F0_DUMMY_I0MUX0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877908 ] ,
          "attributes": {
            "ROUTING": "R5C3_F3;;1;R5C3_I1MUX2;R5C3_F3_DUMMY_I1MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877907 ] ,
          "attributes": {
            "ROUTING": "R5C3_F2;;1;R5C3_I0MUX2;R5C3_F2_DUMMY_I0MUX2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877905 ] ,
          "attributes": {
            "ROUTING": "R5C3_OF0;;1;R5C3_I1MUX1;R5C3_OF0_DUMMY_I1MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "calc1.4_bit_adder_i38.s7_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877904 ] ,
          "attributes": {
            "ROUTING": "R5C3_OF2;;1;R5C3_I0MUX1;R5C3_OF2_DUMMY_I0MUX1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "calc1.4_bit_adder_i38.s7_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877901 ] ,
          "attributes": {
            "ROUTING": "R4C3_F2;;1;R4C3_X05;R4C3_F2_X05;1;R4C3_LSR0;R4C3_X05_LSR0;1"
          }
        },
        "calc1.s3[3]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R4C3_Q1;;1;R4C3_S21;R4C3_Q1_S210;1;R5C3_X02;R5C3_S211_X02;1;R5C3_SEL1;R5C3_X02_SEL1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:233.14-233.16",
            "hdlname": "calc1 s3"
          }
        },
        "calc1.Mux_4x1_NBits_i8.in_3_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": "R5C4_C2;R5C4_F6_C2;1;R5C4_F6;;1;R5C4_SN20;R5C4_F6_SN20;1;R6C4_D1;R6C4_S121_D1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i38.s6_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R5C4_F5;;1;R5C4_X08;R5C4_F5_X08;1;R5C4_LSR1;R5C4_X08_LSR1;1"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3880206 ] ,
          "attributes": {
            "ROUTING": "R4C15_F4;;1;R4C15_SN10;R4C15_F4_SN10;1;R3C15_A0;R3C15_N111_A0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "keypad[3]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": "R6C4_X08;R6C4_N231_X08;1;R6C4_D2;R6C4_X08_D2;1;R7C4_X02;R7C4_Q3_X02;1;R7C4_D7;R7C4_X02_D7;1;R7C4_N23;R7C4_Q3_N230;1;R5C4_X06;R5C4_N232_X06;1;R5C4_D1;R5C4_X06_D1;1;R7C4_Q3;;1;R7C4_E13;R7C4_Q3_E130;1;R7C5_B7;R7C5_E131_B7;1",
            "hdlname": "uart1 keypad",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:11.22-11.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "keypad[2]": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R7C4_N22;R7C4_Q2_N220;1;R6C4_X01;R6C4_N221_X01;1;R6C4_C2;R6C4_X01_C2;1;R7C4_EW10;R7C4_Q2_EW10;1;R7C5_A7;R7C5_E111_A7;1;R7C4_N10;R7C4_Q2_N100;1;R6C4_B6;R6C4_N101_B6;1;R7C4_Q2;;1;R7C4_X05;R7C4_Q2_X05;1;R7C4_C7;R7C4_X05_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:11.22-11.28",
            "hdlname": "uart1 keypad"
          }
        },
        "keypad[1]": {
          "hide_name": 0,
          "bits": [ 3877864 ] ,
          "attributes": {
            "ROUTING": "R7C4_N25;R7C4_Q5_N250;1;R6C4_X04;R6C4_N251_X04;1;R6C4_B2;R6C4_X04_B2;1;R7C4_X08;R7C4_Q5_X08;1;R7C4_B7;R7C4_X08_B7;1;R6C3_B0;R6C3_W211_B0;1;R7C4_SN10;R7C4_Q5_SN10;1;R6C3_B1;R6C3_W211_B1;1;R6C4_W21;R6C4_N111_W210;1;R7C4_Q5;;1;R7C4_EW20;R7C4_Q5_EW20;1;R7C5_C7;R7C5_E121_C7;1",
            "hdlname": "uart1 keypad",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:11.22-11.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i38.s25_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877836 ] ,
          "attributes": {
            "ROUTING": "R8C6_S20;R8C6_E202_S200;1;R9C6_X07;R9C6_S201_X07;1;R9C6_SEL0;R9C6_X07_SEL0;1;R6C5_X05;R6C5_N241_X05;1;R6C5_SEL0;R6C5_X05_SEL0;1;R7C8_B1;R7C8_X04_B1;1;R7C8_X04;R7C8_E251_X04;1;R7C8_B0;R7C8_X04_B0;1;R9C7_X08;R9C7_S211_X08;1;R9C7_SEL6;R9C7_X08_SEL6;1;R7C4_S10;R7C4_F7_S100;1;R8C4_E20;R8C4_S101_E200;1;R8C6_E21;R8C6_E202_E210;1;R8C7_B4;R8C7_E211_B4;1;R11C4_E22;R11C4_S222_E220;1;R11C5_X05;R11C5_E221_X05;1;R7C7_SEL0;R7C7_X07_SEL0;1;R6C3_X06;R6C3_W231_X06;1;R6C3_SEL0;R6C3_X06_SEL0;1;R6C6_E26;R6C6_E232_E260;1;R6C8_SEL0;R6C8_E262_SEL0;1;R5C5_E24;R5C5_N242_E240;1;R5C6_X07;R5C6_E241_X07;1;R5C6_SEL0;R5C6_X07_SEL0;1;R7C4_W83;R7C4_N130_W830;1;R7C5_W26;R7C5_E838_W260;1;R7C4_SEL0;R7C4_W261_SEL0;1;R8C8_X07;R8C8_S221_X07;1;R8C8_SEL0;R8C8_X07_SEL0;1;R7C8_S22;R7C8_E222_S220;1;R9C3_X06;R9C3_S232_X06;1;R9C3_SEL4;R9C3_X06_SEL4;1;R11C4_B1;R11C4_X05_B1;1;R11C4_B0;R11C4_X05_B0;1;R6C4_X06;R6C4_N271_X06;1;R6C4_SEL0;R6C4_X06_SEL0;1;R7C4_W10;R7C4_F7_W100;1;R7C3_N24;R7C3_W101_N240;1;R7C3_B5;R7C3_N240_B5;1;R6C4_W23;R6C4_N131_W230;1;R6C3_B4;R6C3_W231_B4;1;R7C7_X01;R7C7_E221_X01;1;R7C7_B4;R7C7_X01_B4;1;R7C5_E24;R7C5_E101_E240;1;R7C7_X07;R7C7_E242_X07;1;R9C6_X04;R9C6_S272_X04;1;R9C6_B3;R9C6_X04_B3;1;R8C3_B1;R8C3_S231_B1;1;R7C4_W13;R7C4_F7_W130;1;R7C3_S23;R7C3_W131_S230;1;R8C3_B0;R8C3_S231_B0;1;R5C5_S27;R5C5_E271_S270;1;R5C5_D3;R5C5_S270_D3;1;R11C5_SEL0;R11C5_X05_SEL0;1;R11C4_B2;R11C4_X01_B2;1;R5C4_X04;R5C4_N272_X04;1;R5C4_C1;R5C4_X04_C1;1;R5C4_C0;R5C4_X04_C0;1;R11C4_X01;R11C4_S222_X01;1;R7C8_X01;R7C8_E222_X01;1;R7C8_B2;R7C8_X01_B2;1;R6C6_N23;R6C6_E232_N230;1;R5C6_B3;R5C6_N231_B3;1;R6C6_B5;R6C6_E232_B5;1;R7C4_N13;R7C4_F7_N130;1;R6C4_E23;R6C4_N131_E230;1;R6C6_B4;R6C6_E232_B4;1;R7C8_N22;R7C8_E222_N220;1;R6C8_D3;R6C8_N221_D3;1;R5C5_N25;R5C5_N242_N250;1;R3C5_A3;R3C5_N252_A3;1;R7C4_E10;R7C4_F7_E100;1;R7C5_N24;R7C5_E101_N240;1;R5C5_N24;R5C5_N242_N240;1;R4C5_C1;R4C5_N241_C1;1;R5C4_N82;R5C4_N272_N820;1;R4C4_E24;R4C4_S828_E240;1;R4C5_C0;R4C5_E241_C0;1;R11C4_X05;R11C4_S222_X05;1;R8C7_S21;R8C7_E211_S210;1;R7C4_S27;R7C4_F7_S270;1;R9C4_S22;R9C4_S272_S220;1;R6C5_X06;R6C5_E231_X06;1;R6C5_SEL4;R6C5_X06_SEL4;1;R9C6_B5;R9C6_S272_B5;1;R7C6_S27;R7C6_E272_S270;1;R9C6_B4;R9C6_S272_B4;1;R7C4_E27;R7C4_F7_E270;1;R7C6_E22;R7C6_E272_E220;1;R7C3_SEL0;R7C3_W262_SEL0;1;R7C7_E25;R7C7_E242_E250;1;R5C7_C0;R5C7_X01_C0;1;R7C4_F7;;1;R7C4_N27;R7C4_F7_N270;1;R5C4_E27;R5C4_N272_E270;1;R5C6_E22;R5C6_E272_E220;1;R5C7_X01;R5C7_E221_X01;1;R5C7_C1;R5C7_X01_C1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i38.s5_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877830 ] ,
          "attributes": {
            "ROUTING": "R4C3_F6;;1;R4C3_X07;R4C3_F6_X07;1;R4C3_LSR2;R4C3_X07_LSR2;1"
          }
        },
        "calc1.s3[1]": {
          "hide_name": 0,
          "bits": [ 3877829 ] ,
          "attributes": {
            "ROUTING": "R4C3_SN10;R4C3_Q4_SN10;1;R5C3_D7;R5C3_S111_D7;1;R4C3_Q4;;1;R4C3_SN20;R4C3_Q4_SN20;1;R5C3_B4;R5C3_S121_B4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:233.14-233.16",
            "hdlname": "calc1 s3"
          }
        },
        "keypad[0]": {
          "hide_name": 0,
          "bits": [ 3877820 ] ,
          "attributes": {
            "ROUTING": "R4C6_N26;R4C6_N262_N260;1;R3C6_X03;R3C6_N261_X03;1;R3C6_A7;R3C6_X03_A7;1;R11C4_X03;R11C4_S242_X03;1;R11C4_A6;R11C4_X03_A6;1;R6C9_A6;R6C9_E271_A6;1;R6C3_X01;R6C3_W221_X01;1;R6C3_A7;R6C3_X01_A7;1;R5C6_E25;R5C6_E242_E250;1;R5C7_A6;R5C7_E251_A6;1;R5C6_X03;R5C6_N261_X03;1;R5C6_A7;R5C6_X03_A7;1;R12C7_A4;R12C7_X05_A4;1;R7C4_S24;R7C4_Q4_S240;1;R9C4_S24;R9C4_S242_S240;1;R11C4_W27;R11C4_S271_W270;1;R11C2_A4;R11C2_W272_A4;1;R8C7_S27;R8C7_E271_S270;1;R9C7_E27;R9C7_S271_E270;1;R9C8_A6;R9C8_E271_A6;1;R5C4_N25;R5C4_N242_N250;1;R4C4_E25;R4C4_N251_E250;1;R4C5_A7;R4C5_E251_A7;1;R9C4_W26;R9C4_S261_W260;1;R9C3_X03;R9C3_W261_X03;1;R9C3_A6;R9C3_X03_A6;1;R5C4_E24;R5C4_N242_E240;1;R5C5_X03;R5C5_E241_X03;1;R5C5_A7;R5C5_X03_A7;1;R7C4_N24;R7C4_Q4_N240;1;R5C4_X05;R5C4_N242_X05;1;R5C4_A5;R5C4_X05_A5;1;R7C2_A1;R7C2_X03_A1;1;R4C7_A6;R4C7_X03_A6;1;R12C4_E27;R12C4_S272_E270;1;R12C6_E22;R12C6_E272_E220;1;R12C7_X05;R12C7_E221_X05;1;R12C7_A5;R12C7_X05_A5;1;R6C8_E27;R6C8_E272_E270;1;R6C9_N27;R6C9_E271_N270;1;R5C9_X06;R5C9_N271_X06;1;R5C9_A7;R5C9_X06_A7;1;R4C3_A2;R4C3_W251_A2;1;R7C4_E24;R7C4_Q4_E240;1;R7C6_E25;R7C6_E242_E250;1;R7C8_A7;R7C8_E252_A7;1;R7C2_A6;R7C2_X03_A6;1;R6C8_E22;R6C8_E272_E220;1;R6C9_X05;R6C9_E221_X05;1;R6C9_A5;R6C9_X05_A5;1;R4C4_W25;R4C4_N251_W250;1;R6C6_E27;R6C6_E262_E270;1;R8C9_A4;R8C9_E271_A4;1;R12C4_A3;R12C4_S272_A3;1;R11C4_E27;R11C4_S271_E270;1;R11C5_A6;R11C5_E271_A6;1;R8C6_S26;R8C6_E262_S260;1;R10C6_S27;R10C6_S262_S270;1;R12C6_X06;R12C6_S272_X06;1;R12C6_A5;R12C6_X06_A5;1;R8C4_E26;R8C4_S121_E260;1;R8C6_E27;R8C6_E262_E270;1;R8C8_E27;R8C8_E272_E270;1;R8C9_A7;R8C9_E271_A7;1;R4C3_X01;R4C3_N222_X01;1;R4C3_A6;R4C3_X01_A6;1;R6C3_N22;R6C3_W221_N220;1;R8C9_A5;R8C9_E271_A5;1;R7C7_A6;R7C7_E251_A6;1;R8C4_S26;R8C4_S121_S260;1;R10C4_S27;R10C4_S262_S270;1;R12C4_W27;R12C4_S272_W270;1;R12C3_A7;R12C3_W271_A7;1;R6C4_E26;R6C4_N121_E260;1;R6C6_N26;R6C6_E262_N260;1;R4C6_E26;R4C6_N262_E260;1;R4C7_X03;R4C7_E261_X03;1;R4C7_A1;R4C7_X03_A1;1;R7C4_W24;R7C4_Q4_W240;1;R7C2_X03;R7C2_W242_X03;1;R7C2_A0;R7C2_X03_A0;1;R7C4_SN20;R7C4_Q4_SN20;1;R6C4_W22;R6C4_N121_W220;1;R6C3_D4;R6C3_W221_D4;1;R7C4_Q4;;1;R7C4_X03;R7C4_Q4_X03;1;R7C4_A7;R7C4_X03_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:11.22-11.28",
            "hdlname": "uart1 keypad"
          }
        },
        "calc1.4_bit_adder_i38.s4_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": "R6C3_F7;;1;R6C3_X08;R6C3_F7_X08;1;R6C3_LSR1;R6C3_X08_LSR1;1"
          }
        },
        "calc1.4_bit_comparator_i1.s2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3877812 ] ,
          "attributes": {
            "ROUTING": "R8C9_B4;R8C9_E232_B4;1;R12C7_B4;R12C7_X01_B4;1;R12C7_X01;R12C7_S262_X01;1;R12C7_B5;R12C7_X01_B5;1;R7C2_B6;R7C2_S271_B6;1;R4C7_B1;R4C7_N231_B1;1;R7C2_S27;R7C2_W272_S270;1;R9C2_S22;R9C2_S272_S220;1;R11C2_X03;R11C2_S222_X03;1;R11C2_B4;R11C2_X03_B4;1;R6C2_S27;R6C2_W271_S270;1;R8C6_S23;R8C6_E231_S230;1;R10C6_S26;R10C6_S232_S260;1;R12C6_X01;R12C6_S262_X01;1;R12C6_B5;R12C6_X01_B5;1;R12C4_B3;R12C4_S232_B3;1;R6C3_W27;R6C3_W131_W270;1;R10C7_S26;R10C7_S232_S260;1;R3C6_CE2;R3C6_X06_CE2;1;R4C5_CE1;R4C5_X05_CE1;1;R4C3_X04;R4C3_N272_X04;1;R4C3_B2;R4C3_X04_B2;1;R7C2_CE1;R7C2_E211_CE1;1;R4C7_CE1;R4C7_X08_CE1;1;R7C2_B0;R7C2_X04_B0;1;R5C7_B6;R5C7_E231_B6;1;R11C7_X08;R11C7_S231_X08;1;R11C7_CE2;R11C7_X08_CE2;1;R7C2_B1;R7C2_X04_B1;1;R7C2_CE2;R7C2_E211_CE2;1;R4C7_CE2;R4C7_X08_CE2;1;R5C5_X06;R5C5_E231_X06;1;R5C5_CE0;R5C5_X06_CE0;1;R6C9_B5;R6C9_E231_B5;1;R8C8_X06;R8C8_E231_X06;1;R8C8_CE2;R8C8_X06_CE2;1;R8C9_CE1;R8C9_X06_CE1;1;R9C8_X05;R9C8_S262_X05;1;R9C8_CE2;R9C8_X05_CE2;1;R6C9_B6;R6C9_E231_B6;1;R6C4_W13;R6C4_F2_W130;1;R6C3_N27;R6C3_W131_N270;1;R4C3_X06;R4C3_N272_X06;1;R4C3_CE2;R4C3_X06_CE2;1;R5C9_B7;R5C9_E231_B7;1;R11C4_X08;R11C4_S231_X08;1;R11C4_CE2;R11C4_X08_CE2;1;R8C5_E23;R8C5_S232_E230;1;R8C7_E23;R8C7_E232_E230;1;R8C9_B5;R8C9_E232_B5;1;R12C3_B7;R12C3_X07_B7;1;R7C7_X06;R7C7_E232_X06;1;R7C7_CE1;R7C7_X06_CE1;1;R6C5_S23;R6C5_E131_S230;1;R7C5_E23;R7C5_S231_E230;1;R7C7_B6;R7C7_E232_B6;1;R12C6_CE0;R12C6_X07_CE0;1;R8C4_S81;R8C4_S222_S810;1;R12C4_E21;R12C4_S814_E210;1;R12C5_N21;R12C5_E211_N210;1;R11C5_CE2;R11C5_N211_CE2;1;R11C5_B6;R11C5_E231_B6;1;R5C6_E23;R5C6_E232_E230;1;R5C7_N23;R5C7_E231_N230;1;R4C7_X08;R4C7_N231_X08;1;R4C7_B6;R4C7_X08_B6;1;R5C4_CE1;R5C4_N211_CE1;1;R12C6_X07;R12C6_E262_X07;1;R7C4_W27;R7C4_S131_W270;1;R7C2_X04;R7C2_W272_X04;1;R5C6_B7;R5C6_E232_B7;1;R11C4_B6;R11C4_X08_B6;1;R4C3_CE0;R4C3_X06_CE0;1;R6C8_S22;R6C8_E222_S220;1;R7C8_X07;R7C8_S221_X07;1;R7C8_B7;R7C8_X07_B7;1;R9C7_E23;R9C7_S231_E230;1;R10C7_S23;R10C7_S232_S230;1;R5C6_N23;R5C6_E232_N230;1;R3C6_X06;R3C6_N232_X06;1;R9C8_B6;R9C8_E231_B6;1;R8C9_B7;R8C9_E232_B7;1;R6C4_N21;R6C4_S100_N210;1;R6C4_E13;R6C4_F2_E130;1;R8C2_W81;R8C2_W222_W810;1;R8C3_S21;R8C3_E814_S210;1;R9C3_CE0;R9C3_S211_CE0;1;R3C6_B7;R3C6_E231_B7;1;R6C4_N13;R6C4_F2_N130;1;R5C4_E23;R5C4_N131_E230;1;R5C5_B7;R5C5_E231_B7;1;R5C8_X05;R5C8_E221_X05;1;R5C8_CE2;R5C8_X05_CE2;1;R9C2_S23;R9C2_W232_S230;1;R11C2_X08;R11C2_S232_X08;1;R11C2_CE0;R11C2_X08_CE0;1;R5C9_X05;R5C9_E222_X05;1;R5C9_CE2;R5C9_X05_CE2;1;R10C4_S23;R10C4_S232_S230;1;R8C7_S23;R8C7_E232_S230;1;R11C4_E23;R11C4_S231_E230;1;R8C9_X06;R8C9_E232_X06;1;R8C9_CE0;R8C9_X06_CE0;1;R7C8_S26;R7C8_E261_S260;1;R12C4_X07;R12C4_S262_X07;1;R12C4_CE2;R12C4_X07_CE2;1;R5C4_X01;R5C4_N221_X01;1;R5C4_B5;R5C4_X01_B5;1;R6C9_CE0;R6C9_X06_CE0;1;R6C3_B7;R6C3_W212_B7;1;R6C4_S13;R6C4_F2_S130;1;R8C4_W22;R8C4_S222_W220;1;R8C2_X05;R8C2_W222_X05;1;R8C2_CE2;R8C2_X05_CE2;1;R9C4_W23;R9C4_S231_W230;1;R5C5_N23;R5C5_E231_N230;1;R3C5_E23;R3C5_N232_E230;1;R6C4_E22;R6C4_F2_E220;1;R6C6_E22;R6C6_E222_E220;1;R6C8_E23;R6C8_E222_E230;1;R6C9_X06;R6C9_E231_X06;1;R6C9_CE1;R6C9_X06_CE1;1;R12C4_W26;R12C4_S262_W260;1;R12C3_X07;R12C3_W261_X07;1;R12C3_CE2;R12C3_X07_CE2;1;R6C4_S10;R6C4_F2_S100;1;R9C3_B6;R9C3_W231_B6;1;R7C7_E26;R7C7_E232_E260;1;R6C4_N22;R6C4_F2_N220;1;R4C4_E22;R4C4_N222_E220;1;R4C5_X05;R4C5_E221_X05;1;R4C5_B7;R4C5_X05_B7;1;R6C7_N22;R6C7_E221_N220;1;R5C8_E23;R5C8_E232_E230;1;R5C7_E22;R5C7_N221_E220;1;R6C7_CE0;R6C7_E212_CE0;1;R6C1_S21;R6C1_E814_S210;1;R6C5_E21;R6C5_E818_E210;1;R7C1_E21;R7C1_S211_E210;1;R6C4_W81;R6C4_F2_W810;1;R6C5_W21;R6C5_E818_W210;1;R6C3_CE1;R6C3_W212_CE1;1;R4C3_B6;R4C3_N272_B6;1;R5C4_E22;R5C4_N221_E220;1;R5C6_X05;R5C6_E222_X05;1;R5C6_CE2;R5C6_X05_CE2;1;R6C4_F2;;1;R6C4_S22;R6C4_F2_S220;1;R8C4_S23;R8C4_S222_S230;1;R10C4_S26;R10C4_S232_S260;1;R12C4_E26;R12C4_S262_E260;1;R12C6_E27;R12C6_E262_E270;1;R12C7_CE0;R12C7_E271_CE0;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d1[3]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": "R4C6_SEL6;R4C6_X07_SEL6;1;R4C5_E24;R4C5_Q4_E240;1;R4C6_X07;R4C6_E241_X07;1;R4C6_SEL4;R4C6_X07_SEL4;1;R3C6_A3;R3C6_E251_A3;1;R3C6_A1;R3C6_E251_A1;1;R3C6_A2;R3C6_E251_A2;1;R3C5_E25;R3C5_N111_E250;1;R3C6_A0;R3C6_E251_A0;1;R4C5_SN10;R4C5_Q4_SN10;1;R5C5_S25;R5C5_S111_S250;1;R7C5_B4;R7C5_S252_B4;1;R4C5_Q4;;1;R4C5_W24;R4C5_Q4_W240;1;R4C3_S24;R4C3_W242_S240;1;R6C3_S25;R6C3_S242_S250;1;R8C3_X06;R8C3_S252_X06;1;R8C3_D1;R8C3_X06_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": "R7C5_F4;;1;R7C5_X07;R7C5_F4_X07;1;R7C5_A2;R7C5_X07_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d0[3]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": "R5C3_SEL2;R5C3_W261_SEL2;1;R6C4_SN20;R6C4_Q4_SN20;1;R5C4_W26;R5C4_N121_W260;1;R5C3_SEL0;R5C3_W261_SEL0;1;R6C4_EW20;R6C4_Q4_EW20;1;R6C5_N26;R6C5_E121_N260;1;R4C5_X03;R4C5_N262_X03;1;R4C5_D1;R4C5_X03_D1;1;R6C4_Q4;;1;R6C4_SN10;R6C4_Q4_SN10;1;R7C4_E25;R7C4_S111_E250;1;R7C5_A4;R7C5_E251_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s0[3]": {
          "hide_name": 0,
          "bits": [ 3877784 ] ,
          "attributes": {
            "ROUTING": "R5C4_OF0;;1;R5C4_S20;R5C4_OF0_S200;1;R6C4_X07;R6C4_S201_X07;1;R6C4_A4;R6C4_X07_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:230.14-230.16",
            "hdlname": "calc1 s0"
          }
        },
        "d1[2]": {
          "hide_name": 0,
          "bits": [ 3877779 ] ,
          "attributes": {
            "ROUTING": "R4C6_B6;R4C6_N271_B6;1;R5C6_N27;R5C6_E131_N270;1;R4C6_B4;R4C6_N271_B4;1;R6C5_B7;R6C5_S121_B7;1;R7C4_B1;R7C4_X07_B1;1;R5C4_S22;R5C4_W121_S220;1;R7C4_X07;R7C4_S222_X07;1;R7C4_B0;R7C4_X07_B0;1;R4C6_B7;R4C6_N271_B7;1;R5C5_E13;R5C5_Q3_E130;1;R5C5_SN20;R5C5_Q3_SN20;1;R4C5_E26;R4C5_N121_E260;1;R4C6_C1;R4C6_E261_C1;1;R3C6_D2;R3C6_N222_D2;1;R3C6_D3;R3C6_N222_D3;1;R3C6_D1;R3C6_N222_D1;1;R5C5_Q3;;1;R5C5_EW20;R5C5_Q3_EW20;1;R5C6_N22;R5C6_E121_N220;1;R3C6_D0;R3C6_N222_D0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s3_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877768 ] ,
          "attributes": {
            "ROUTING": "R6C5_F7;;1;R6C5_SN10;R6C5_F7_SN10;1;R7C5_B2;R7C5_S111_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.s0[2]": {
          "hide_name": 0,
          "bits": [ 3877766 ] ,
          "attributes": {
            "ROUTING": "R6C4_OF0;;1;R6C4_E10;R6C4_OF0_E100;1;R6C4_A5;R6C4_E100_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:230.14-230.16",
            "hdlname": "calc1 s0"
          }
        },
        "calc1.s3[2]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": "R5C4_N13;R5C4_Q2_N130;1;R5C4_C6;R5C4_N130_C6;1;R5C4_EW20;R5C4_Q2_EW20;1;R5C3_D5;R5C3_W121_D5;1;R5C3_C3;R5C3_W101_C3;1;R5C3_C0;R5C3_W101_C0;1;R5C4_Q2;;1;R5C4_W10;R5C4_Q2_W100;1;R5C3_C2;R5C3_W101_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:233.14-233.16",
            "hdlname": "calc1 s3"
          }
        },
        "d0[2]": {
          "hide_name": 0,
          "bits": [ 3877753 ] ,
          "attributes": {
            "ROUTING": "R6C5_N21;R6C5_E111_N210;1;R5C5_B3;R5C5_N211_B3;1;R5C3_X07;R5C3_W241_X07;1;R5C3_B0;R5C3_X07_B0;1;R6C4_N10;R6C4_Q5_N100;1;R5C4_B6;R5C4_N101_B6;1;R5C3_C5;R5C3_W241_C5;1;R5C3_X01;R5C3_W201_X01;1;R5C3_B2;R5C3_X01_B2;1;R5C4_W24;R5C4_N101_W240;1;R6C5_A7;R6C5_E111_A7;1;R6C4_Q5;;1;R6C4_EW10;R6C4_Q5_EW10;1;R5C3_B3;R5C3_X01_B3;1;R5C4_W20;R5C4_N101_W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s5_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877743 ] ,
          "attributes": {
            "ROUTING": "R5C3_B5;R5C3_X03_B5;1;R5C3_D2;R5C3_X03_D2;1;R5C3_D3;R5C3_X03_D3;1;R5C3_X03;R5C3_F4_X03;1;R5C3_D0;R5C3_X03_D0;1;R5C3_F4;;1;R5C3_EW10;R5C3_F4_EW10;1;R5C4_A6;R5C4_E111_A6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i38.s25_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": "R5C3_N25;R5C3_F5_N250;1;R4C3_A1;R4C3_N251_A1;1;R5C4_A1;R5C4_E251_A1;1;R5C4_A0;R5C4_E251_A0;1;R5C3_E25;R5C3_F5_E250;1;R5C3_F5;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880123 ] ,
          "attributes": {
            "ROUTING": "R9C4_F7;;1;R9C4_I1MUX6;R9C4_F7_DUMMY_I1MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "calc1.4_bit_adder_i38.s5_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877733 ] ,
          "attributes": {
            "ROUTING": "R5C3_E13;R5C3_F7_E130;1;R5C4_B2;R5C4_E131_B2;1;R5C3_N10;R5C3_F7_N100;1;R4C3_B4;R4C3_N101_B4;1;R5C3_A5;R5C3_F7_A5;1;R5C3_A0;R5C3_F7_A0;1;R5C3_A3;R5C3_F7_A3;1;R5C3_A2;R5C3_F7_A2;1;R5C3_S10;R5C3_F7_S100;1;R6C3_C1;R6C3_S101_C1;1;R5C3_F7;;1;R5C3_SN20;R5C3_F7_SN20;1;R6C3_E26;R6C3_S121_E260;1;R6C4_C1;R6C4_E261_C1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "calc1.4_bit_adder_i38.s25_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R5C3_E10;R5C3_OF1_E100;1;R5C3_S22;R5C3_E100_S220;1;R6C3_D1;R6C3_S221_D1;1;R5C3_N21;R5C3_OF1_N210;1;R4C3_A4;R4C3_N211_A4;1;R5C4_X02;R5C4_E211_X02;1;R4C3_B1;R4C3_N211_B1;1;R5C4_A2;R5C4_X02_A2;1;R5C4_B0;R5C4_E211_B0;1;R5C3_E21;R5C3_OF1_E210;1;R5C4_B1;R5C4_E211_B1;1;R5C3_OF1;;1;R5C3_SN10;R5C3_OF1_SN10;1;R6C3_E21;R6C3_S111_E210;1;R6C4_B1;R6C4_E211_B1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880122 ] ,
          "attributes": {
            "ROUTING": "R9C4_F6;;1;R9C4_I0MUX6;R9C4_F6_DUMMY_I0MUX6;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "d1[1]": {
          "hide_name": 0,
          "bits": [ 3877721 ] ,
          "attributes": {
            "ROUTING": "R7C6_X05;R7C6_S222_X05;1;R7C6_B6;R7C6_X05_B6;1;R4C6_A2;R4C6_E200_A2;1;R5C6_N10;R5C6_Q2_N100;1;R4C6_E20;R4C6_N101_E200;1;R7C3_B0;R7C3_W231_B0;1;R4C6_C0;R4C6_N121_C0;1;R5C6_Q2;;1;R7C6_W22;R7C6_S222_W220;1;R7C4_W23;R7C4_W222_W230;1;R7C3_B1;R7C3_W231_B1;1;R5C6_S22;R5C6_Q2_S220;1;R5C6_SN20;R5C6_Q2_SN20;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877711 ] ,
          "attributes": {
            "ROUTING": "R7C6_F6;;1;R7C6_N13;R7C6_F6_N130;1;R7C6_A2;R7C6_N130_A2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d0[1]": {
          "hide_name": 0,
          "bits": [ 3877708 ] ,
          "attributes": {
            "ROUTING": "R6C3_SN10;R6C3_Q5_SN10;1;R5C3_C7;R5C3_N111_C7;1;R5C3_A4;R5C3_X06_A4;1;R6C3_N25;R6C3_Q5_N250;1;R5C3_X06;R5C3_N251_X06;1;R5C6_B0;R5C6_X04_B0;1;R6C5_E25;R6C5_E252_E250;1;R6C6_N25;R6C6_E251_N250;1;R5C6_X04;R5C6_N251_X04;1;R5C6_B1;R5C6_X04_B1;1;R6C3_Q5;;1;R6C3_E25;R6C3_Q5_E250;1;R6C5_S25;R6C5_E252_S250;1;R7C5_E25;R7C5_S251_E250;1;R7C6_A6;R7C6_E251_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.s0[1]": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R6C3_OF0;;1;R6C3_E10;R6C3_OF0_E100;1;R6C3_A5;R6C3_E100_A5;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:230.14-230.16",
            "hdlname": "calc1 s0"
          }
        },
        "calc1.s3[0]": {
          "hide_name": 0,
          "bits": [ 3877694 ] ,
          "attributes": {
            "ROUTING": "R6C3_W13;R6C3_Q2_W130;1;R6C3_B6;R6C3_W130_B6;1;R6C3_N13;R6C3_Q2_N130;1;R5C3_D4;R5C3_N131_D4;1;R6C3_Q2;;1;R6C3_N10;R6C3_Q2_N100;1;R5C3_B7;R5C3_N101_B7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:233.14-233.16",
            "hdlname": "calc1 s3"
          }
        },
        "calc1.s4[0]": {
          "hide_name": 0,
          "bits": [ 3877687 ] ,
          "attributes": {
            "ROUTING": "R6C3_A2;R6C3_X07_A2;1;R6C3_F6;;1;R6C3_X07;R6C3_F6_X07;1;R6C3_A4;R6C3_X07_A4;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:28.14-28.83|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\calculator.v:234.14-234.16",
            "hdlname": "calc1 s4"
          }
        },
        "uart1.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": "R8C5_N24;R8C5_W101_N240;1;R7C5_D6;R7C5_N241_D6;1;R9C9_B6;R9C9_E231_B6;1;R8C6_S13;R8C6_Q0_S130;1;R8C6_D6;R8C6_S130_D6;1;R8C6_W10;R8C6_Q0_W100;1;R8C5_C7;R8C5_W101_C7;1;R8C6_X05;R8C6_Q0_X05;1;R8C6_C7;R8C6_X05_C7;1;R8C5_D4;R8C5_W201_D4;1;R9C6_E23;R9C6_S131_E230;1;R9C8_E23;R9C8_E232_E230;1;R8C6_X01;R8C6_Q0_X01;1;R8C6_C3;R8C6_X01_C3;1;R8C6_W13;R8C6_Q0_W130;1;R8C6_D2;R8C6_W130_D2;1;R7C6_C6;R7C6_N201_C6;1;R7C6_C5;R7C6_N201_C5;1;R7C6_C4;R7C6_N201_C4;1;R8C6_E20;R8C6_Q0_E200;1;R8C8_E21;R8C8_E202_E210;1;R8C9_S21;R8C9_E211_S210;1;R9C9_B3;R9C9_S211_B3;1;R8C4_D5;R8C4_W202_D5;1;R8C6_W20;R8C6_Q0_W200;1;R8C4_X05;R8C4_W202_X05;1;R8C4_C7;R8C4_X05_C7;1;R8C6_N13;R8C6_Q0_N130;1;R7C6_D7;R7C6_N131_D7;1;R7C6_W24;R7C6_N101_W240;1;R7C5_C4;R7C5_W241_C4;1;R8C6_N10;R8C6_Q0_N100;1;R7C6_E20;R7C6_N101_E200;1;R7C7_D7;R7C7_E201_D7;1;R8C6_Q0;;1;R8C6_N20;R8C6_Q0_N200;1;R6C6_W20;R6C6_N202_W200;1;R6C5_D7;R6C5_W201_D7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:109.11-109.22",
            "hdlname": "uart1 txBitNumber"
          }
        },
        "uart1.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3877678 ] ,
          "attributes": {
            "ROUTING": "R8C6_X07;R8C6_Q4_X07;1;R8C6_D7;R8C6_X07_D7;1;R8C6_C6;R8C6_E220_C6;1;R9C9_B1;R9C9_X05_B1;1;R8C6_E10;R8C6_Q4_E100;1;R8C6_E22;R8C6_E100_E220;1;R8C5_C4;R8C5_W241_C4;1;R7C5_D4;R7C5_N261_D4;1;R8C6_E13;R8C6_Q4_E130;1;R8C6_C2;R8C6_E130_C2;1;R9C9_A7;R9C9_X01_A7;1;R9C9_X05;R9C9_E221_X05;1;R8C6_EW20;R8C6_Q4_EW20;1;R8C5_D7;R8C5_W121_D7;1;R9C9_X01;R9C9_E221_X01;1;R8C5_N26;R8C5_W121_N260;1;R9C8_E22;R9C8_E222_E220;1;R9C9_D6;R9C9_E221_D6;1;R7C6_D5;R7C6_N241_D5;1;R8C6_SN10;R8C6_Q4_SN10;1;R7C6_C7;R7C6_N111_C7;1;R9C6_E22;R9C6_S121_E220;1;R8C6_X03;R8C6_Q4_X03;1;R8C6_D3;R8C6_X03_D3;1;R8C4_X07;R8C4_W242_X07;1;R8C4_D7;R8C4_X07_D7;1;R8C6_W24;R8C6_Q4_W240;1;R8C4_C5;R8C4_W242_C5;1;R7C6_D6;R7C6_N241_D6;1;R7C6_D4;R7C6_N241_D4;1;R7C6_W26;R7C6_N121_W260;1;R7C5_C6;R7C5_W261_C6;1;R8C6_SN20;R8C6_Q4_SN20;1;R7C6_E26;R7C6_N121_E260;1;R7C7_C7;R7C7_E261_C7;1;R8C6_Q4;;1;R8C6_N24;R8C6_Q4_N240;1;R6C6_W24;R6C6_N242_W240;1;R6C5_C7;R6C5_W241_C7;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:109.11-109.22",
            "hdlname": "uart1 txBitNumber"
          }
        },
        "d1[0]": {
          "hide_name": 0,
          "bits": [ 3877676 ] ,
          "attributes": {
            "ROUTING": "R5C6_N13;R5C6_Q3_N130;1;R4C6_N23;R4C6_N131_N230;1;R4C6_C2;R4C6_N230_C2;1;R6C3_S26;R6C3_W261_S260;1;R7C3_D5;R7C3_S261_D5;1;R5C6_SN10;R5C6_Q3_SN10;1;R4C6_A0;R4C6_N111_A0;1;R7C6_B7;R7C6_X08_B7;1;R7C6_X08;R7C6_S232_X08;1;R5C6_S13;R5C6_Q3_S130;1;R6C4_W26;R6C4_W232_W260;1;R5C6_Q3;;1;R5C6_S23;R5C6_Q3_S230;1;R4C6_A3;R4C6_N111_A3;1;R6C6_W23;R6C6_S131_W230;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "calc1.4_bit_adder_i38.s1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877667 ] ,
          "attributes": {
            "ROUTING": "R7C6_F7;;1;R7C6_X04;R7C6_F7_X04;1;R7C6_B2;R7C6_X04_B2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "d0[0]": {
          "hide_name": 0,
          "bits": [ 3877663 ] ,
          "attributes": {
            "ROUTING": "R6C3_E13;R6C3_Q4_E130;1;R6C4_E27;R6C4_E131_E270;1;R6C6_S27;R6C6_E272_S270;1;R7C6_X06;R7C6_S271_X06;1;R7C6_A7;R7C6_X06_A7;1;R6C3_N24;R6C3_Q4_N240;1;R5C3_X05;R5C3_N241_X05;1;R5C3_C4;R5C3_X05_C4;1;R6C3_SN20;R6C3_Q4_SN20;1;R5C3_A7;R5C3_N121_A7;1;R5C3_E22;R5C3_N121_E220;1;R5C5_E22;R5C5_E222_E220;1;R6C3_X03;R6C3_Q4_X03;1;R5C6_D3;R5C6_E221_D3;1;R6C3_A6;R6C3_X03_A6;1;R6C3_Q4;;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:12.18-12.23",
            "hdlname": "uart1 seven"
          }
        },
        "uart1.xmitCNT_DFF_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3880190 ] ,
          "attributes": {
            "ROUTING": "R4C18_F2;;1;R4C18_S13;R4C18_F2_S130;1;R5C18_A3;R5C18_S131_A3;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clklow": {
          "hide_name": 0,
          "bits": [ 3877651 ] ,
          "attributes": {
            "ROUTING": "R4C5_CLK1;R4C5_W241_CLK1;1;R6C3_S20;R6C3_W201_S200;1;R7C3_X01;R7C3_S201_X01;1;R7C3_CLK1;R7C3_X01_CLK1;1;R4C7_S24;R4C7_W241_S240;1;R6C7_CLK0;R6C7_S242_CLK0;1;R4C5_CLK2;R4C5_W241_CLK2;1;R6C3_CLK2;R6C3_W241_CLK2;1;R6C8_CLK1;R6C8_X02_CLK1;1;R9C6_W24;R9C6_S241_W240;1;R9C4_W24;R9C4_W242_W240;1;R9C3_CLK1;R9C3_W241_CLK1;1;R7C6_W25;R7C6_W242_W250;1;R7C4_W25;R7C4_W252_W250;1;R7C2_S25;R7C2_W252_S250;1;R8C2_X04;R8C2_S251_X04;1;R8C2_CLK2;R8C2_X04_CLK2;1;R5C9_X02;R5C9_W211_X02;1;R5C9_CLK2;R5C9_X02_CLK2;1;R8C7_CLK2;R8C7_S242_CLK2;1;R5C7_CLK1;R5C7_W241_CLK1;1;R10C3_N24;R10C3_E828_N240;1;R9C3_CLK0;R9C3_N241_CLK0;1;R9C6_CLK1;R9C6_S241_CLK1;1;R6C9_CLK1;R6C9_X04_CLK1;1;R6C4_W20;R6C4_W252_W200;1;R6C2_S20;R6C2_W202_S200;1;R7C2_X01;R7C2_S201_X01;1;R7C2_CLK2;R7C2_X01_CLK2;1;R6C4_CLK2;R6C4_S242_CLK2;1;R10C8_W24;R10C8_S242_W240;1;R10C6_W82;R10C6_W242_W820;1;R10C3_E24;R10C3_E828_E240;1;R10C4_S24;R10C4_E241_S240;1;R11C4_CLK2;R11C4_S241_CLK2;1;R3C5_CLK1;R3C5_W241_CLK1;1;R9C8_X04;R9C8_S251_X04;1;R9C8_CLK2;R9C8_X04_CLK2;1;R7C8_W24;R7C8_S241_W240;1;R7C7_CLK2;R7C7_W241_CLK2;1;R6C9_S21;R6C9_S212_S210;1;R8C9_X04;R8C9_S212_X04;1;R8C9_CLK0;R8C9_X04_CLK0;1;R6C6_S24;R6C6_S242_S240;1;R8C6_S24;R8C6_S242_S240;1;R10C6_W24;R10C6_S242_W240;1;R10C5_S24;R10C5_W241_S240;1;R11C5_CLK2;R11C5_S241_CLK2;1;R8C8_S21;R8C8_S212_S210;1;R10C8_S21;R10C8_S212_S210;1;R11C8_W21;R11C8_S211_W210;1;R11C6_W24;R11C6_W212_W240;1;R11C4_CLK1;R11C4_W242_CLK1;1;R4C3_CLK2;R4C3_W241_CLK2;1;R4C4_W24;R4C4_W242_W240;1;R5C6_CLK1;R5C6_W242_CLK1;1;R4C9_S21;R4C9_W211_S210;1;R6C9_X04;R6C9_S212_X04;1;R6C9_CLK0;R6C9_X04_CLK0;1;R4C5_S24;R4C5_W241_S240;1;R10C3_S24;R10C3_E828_S240;1;R12C3_CLK2;R12C3_S242_CLK2;1;R6C8_X02;R6C8_W212_X02;1;R4C6_S24;R4C6_W242_S240;1;R5C6_CLK2;R5C6_S241_CLK2;1;R3C5_CLK2;R3C5_W241_CLK2;1;R8C8_S25;R8C8_S242_S250;1;R10C8_S20;R10C8_S252_S200;1;R11C8_W20;R11C8_S201_W200;1;R11C6_W20;R11C6_W202_W200;1;R11C5_X01;R11C5_W201_X01;1;R11C5_CLK1;R11C5_X01_CLK1;1;R3C6_W24;R3C6_W242_W240;1;R3C5_CLK0;R3C5_W241_CLK0;1;R6C8_S24;R6C8_S212_S240;1;R8C8_CLK2;R8C8_S242_CLK2;1;R9C8_W24;R9C8_S241_W240;1;R9C7_CLK1;R9C7_W241_CLK1;1;R4C6_W24;R4C6_W242_W240;1;R4C4_S24;R4C4_W242_S240;1;R5C4_CLK1;R5C4_S241_CLK1;1;R11C2_CLK0;R11C2_X01_CLK0;1;R6C6_W25;R6C6_W242_W250;1;R6C4_W25;R6C4_W252_W250;1;R6C3_X04;R6C3_W251_X04;1;R6C3_CLK1;R6C3_X04_CLK1;1;R4C7_CLK1;R4C7_W241_CLK1;1;R4C8_S21;R4C8_W212_S210;1;R5C8_X02;R5C8_S211_X02;1;R5C8_CLK2;R5C8_X02_CLK2;1;R6C2_S24;R6C2_W242_S240;1;R7C2_CLK1;R7C2_S241_CLK1;1;R5C5_CLK0;R5C5_S241_CLK0;1;R11C4_W20;R11C4_W202_W200;1;R11C2_X01;R11C2_W202_X01;1;R4C3_CLK0;R4C3_W241_CLK0;1;R12C6_X04;R12C6_W252_X04;1;R12C6_CLK0;R12C6_X04_CLK0;1;R9C7_CLK2;R9C7_S241_CLK2;1;R6C8_S21;R6C8_W212_S210;1;R7C8_X02;R7C8_S211_X02;1;R7C8_CLK1;R7C8_X02_CLK1;1;R11C7_CLK2;R11C7_S241_CLK2;1;R8C7_S24;R8C7_S242_S240;1;R10C7_S24;R10C7_S242_S240;1;R12C7_CLK0;R12C7_S242_CLK0;1;R8C9_CLK1;R8C9_W241_CLK1;1;R4C10_W21;R4C10_S212_W210;1;R4C8_W24;R4C8_W212_W240;1;R4C7_CLK2;R4C7_W241_CLK2;1;R6C4_W24;R6C4_W212_W240;1;R6C3_S24;R6C3_W241_S240;1;R7C3_CLK2;R7C3_S241_CLK2;1;R6C8_W24;R6C8_W212_W240;1;R6C7_S24;R6C7_W241_S240;1;R7C7_CLK1;R7C7_S241_CLK1;1;R3C10_W21;R3C10_S211_W210;1;R3C8_W24;R3C8_W212_W240;1;R3C6_CLK2;R3C6_W242_CLK2;1;R5C10_W21;R5C10_S211_W210;1;R5C8_W24;R5C8_W212_W240;1;R5C6_W24;R5C6_W242_W240;1;R5C5_CLK1;R5C5_W241_CLK1;1;R6C10_W21;R6C10_S212_W210;1;R6C8_W21;R6C8_W212_W210;1;R6C6_W21;R6C6_W212_W210;1;R6C5_X02;R6C5_W211_X02;1;R6C5_CLK1;R6C5_X02_CLK1;1;R8C8_S24;R8C8_W242_S240;1;R10C8_S25;R10C8_S242_S250;1;R12C8_W25;R12C8_S252_W250;1;R12C6_W25;R12C6_W252_W250;1;R12C4_X04;R12C4_W252_X04;1;R12C4_CLK2;R12C4_X04_CLK2;1;R2C10_Q1;;1;R2C10_S21;R2C10_Q1_S210;1;R4C10_S21;R4C10_S212_S210;1;R6C10_S24;R6C10_S212_S240;1;R8C10_W24;R8C10_S242_W240;1;R8C8_CLK1;R8C8_W242_CLK1;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:17.7-17.13",
            "hdlname": "calc1 DIG_Register_i4 C"
          }
        },
        "calc1.DIG_D_FF_1bit_i5.state_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3877628 ] ,
          "attributes": {
            "ROUTING": "R5C6_CE1;R5C6_E271_CE1;1;R3C5_SN10;R3C5_F7_SN10;1;R4C5_S21;R4C5_S111_S210;1;R5C5_CE1;R5C5_S211_CE1;1;R9C5_E22;R9C5_S222_E220;1;R9C6_X05;R9C6_E221_X05;1;R9C6_CE1;R9C6_X05_CE1;1;R7C7_E22;R7C7_E222_E220;1;R7C8_X05;R7C8_E221_X05;1;R7C8_CE1;R7C8_X05_CE1;1;R9C7_X06;R9C7_S272_X06;1;R9C7_CE2;R9C7_X06_CE2;1;R9C7_CE1;R9C7_X07_CE1;1;R7C3_CE1;R7C3_X08_CE1;1;R7C7_S27;R7C7_S272_S270;1;R7C7_S22;R7C7_E222_S220;1;R9C7_X07;R9C7_S222_X07;1;R5C7_S27;R5C7_E272_S270;1;R6C4_A2;R6C4_X05_A2;1;R5C7_CE1;R5C7_E272_CE1;1;R5C5_W27;R5C5_S272_W270;1;R5C3_S27;R5C3_W272_S270;1;R7C3_X08;R7C3_S272_X08;1;R7C3_CE2;R7C3_X08_CE2;1;R5C5_E27;R5C5_S272_E270;1;R5C7_E27;R5C7_E272_E270;1;R5C8_S27;R5C8_E271_S270;1;R6C8_X06;R6C8_S271_X06;1;R6C8_CE1;R6C8_X06_CE1;1;R4C5_X06;R4C5_S271_X06;1;R4C5_CE2;R4C5_X06_CE2;1;R8C7_X06;R8C7_S271_X06;1;R8C7_CE2;R8C7_X06_CE2;1;R9C5_S23;R9C5_S222_S230;1;R11C5_X06;R11C5_S232_X06;1;R11C5_CE1;R11C5_X06_CE1;1;R11C4_CE1;R11C4_X06_CE1;1;R7C5_E22;R7C5_S222_E220;1;R7C7_X05;R7C7_E222_X05;1;R7C7_CE2;R7C7_X05_CE2;1;R8C5_E22;R8C5_S221_E220;1;R8C7_E22;R8C7_E222_E220;1;R8C8_X05;R8C8_E221_X05;1;R8C8_CE1;R8C8_X05_CE1;1;R6C4_X05;R6C4_W221_X05;1;R6C4_CE2;R6C4_X05_CE2;1;R6C5_X07;R6C5_S221_X07;1;R6C5_CE1;R6C5_X07_CE1;1;R9C5_W22;R9C5_S222_W220;1;R9C3_X05;R9C3_W222_X05;1;R9C3_CE1;R9C3_X05_CE1;1;R11C4_X06;R11C4_W231_X06;1;R7C5_S22;R7C5_S222_S220;1;R11C5_W23;R11C5_S232_W230;1;R3C5_F7;;1;R3C5_S27;R3C5_F7_S270;1;R5C5_S22;R5C5_S272_S220;1;R6C5_W22;R6C5_S221_W220;1;R6C3_X05;R6C3_W222_X05;1;R6C3_CE2;R6C3_X05_CE2;1",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3880304 ] ,
          "attributes": {
            "ROUTING": "R2C17_A2;R2C17_N210_A2;1;R11C17_A2;R11C17_W251_A2;1;R9C12_A2;R9C12_W251_A2;1;R9C13_A1;R9C13_E210_A1;1;R4C12_A5;R4C12_W210_A5;1;R9C12_A5;R9C12_W210_A5;1;R4C16_A2;R4C16_N210_A2;1;R4C17_A5;R4C17_W210_A5;1;R9C13_A5;R9C13_W210_A5;1;R4C14_S25;R4C14_VSS_S250;1;R4C14_B2;R4C14_S250_B2;1;R4C13_A5;R4C13_W210_A5;1;R4C15_A4;R4C15_W210_A4;1;R4C17_A1;R4C17_E210_A1;1;R9C9_A3;R9C9_N210_A3;1;R9C14_A4;R9C14_W210_A4;1;R4C18_A0;R4C18_E210_A0;1;R4C16_A0;R4C16_E210_A0;1;R4C17_W21;R4C17_VSS_W210;1;R4C17_A4;R4C17_W210_A4;1;R4C12_A3;R4C12_N210_A3;1;R2C17_A5;R2C17_W251_A5;1;R9C13_A3;R9C13_N210_A3;1;R9C15_A3;R9C15_E251_A3;1;R4C13_A1;R4C13_E210_A1;1;R10C16_N25;R10C16_VSS_N250;1;R9C16_A1;R9C16_N251_A1;1;R4C17_A2;R4C17_N210_A2;1;R9C14_A0;R9C14_E210_A0;1;R4C18_A3;R4C18_N210_A3;1;R4C17_E21;R4C17_VSS_E210;1;R4C17_A0;R4C17_E210_A0;1;R9C14_A2;R9C14_N210_A2;1;R4C13_E21;R4C13_VSS_E210;1;R4C13_A0;R4C13_E210_A0;1;R4C16_E21;R4C16_VSS_E210;1;R4C16_A1;R4C16_E210_A1;1;R4C13_W21;R4C13_VSS_W210;1;R4C13_A4;R4C13_W210_A4;1;R4C16_A5;R4C16_W210_A5;1;R12C3_E25;R12C3_VSS_E250;1;R12C4_X08;R12C4_E251_X08;1;R12C4_LSR0;R12C4_X08_LSR0;1;R9C14_W21;R9C14_VSS_W210;1;R9C14_A5;R9C14_W210_A5;1;R4C15_A3;R4C15_N210_A3;1;R4C10_A2;R4C10_N210_A2;1;R9C14_N21;R9C14_VSS_N210;1;R9C14_A3;R9C14_N210_A3;1;R9C13_W25;R9C13_VSS_W250;1;R9C12_A3;R9C12_W251_A3;1;R4C15_W21;R4C15_VSS_W210;1;R4C15_A5;R4C15_W210_A5;1;R9C14_E21;R9C14_VSS_E210;1;R9C14_A1;R9C14_E210_A1;1;R4C14_A1;R4C14_E210_A1;1;R9C15_A2;R9C15_E251_A2;1;R4C12_W21;R4C12_VSS_W210;1;R4C12_A4;R4C12_W210_A4;1;R9C13_E21;R9C13_VSS_E210;1;R9C13_A0;R9C13_E210_A0;1;R9C15_A1;R9C15_E210_A1;1;R4C17_N21;R4C17_VSS_N210;1;R4C17_A3;R4C17_N210_A3;1;R9C9_N21;R9C9_VSS_N210;1;R9C9_A2;R9C9_N210_A2;1;R4C14_E21;R4C14_VSS_E210;1;R4C14_A0;R4C14_E210_A0;1;R4C18_E21;R4C18_VSS_E210;1;R4C18_A1;R4C18_E210_A1;1;R4C10_N21;R4C10_VSS_N210;1;R4C10_A3;R4C10_N210_A3;1;R9C12_W21;R9C12_VSS_W210;1;R9C12_A4;R9C12_W210_A4;1;R9C16_S25;R9C16_VSS_S250;1;R9C16_B2;R9C16_S250_B2;1;R11C18_W25;R11C18_VSS_W250;1;R11C17_A3;R11C17_W251_A3;1;R9C15_A4;R9C15_E251_A4;1;R9C14_E25;R9C14_VSS_E250;1;R9C15_A5;R9C15_E251_A5;1;R4C18_N21;R4C18_VSS_N210;1;R4C18_A2;R4C18_N210_A2;1;R4C14_N21;R4C14_VSS_N210;1;R4C14_A2;R4C14_N210_A2;1;R4C12_N21;R4C12_VSS_N210;1;R4C12_A2;R4C12_N210_A2;1;R4C16_N21;R4C16_VSS_N210;1;R4C16_A3;R4C16_N210_A3;1;R9C16_N21;R9C16_VSS_N210;1;R9C16_A2;R9C16_N210_A2;1;R5C16_E27;R5C16_VSS_E270;1;R5C17_LSR1;R5C17_E271_LSR1;1;R4C13_A2;R4C13_N210_A2;1;R9C13_N21;R9C13_VSS_N210;1;R9C13_A2;R9C13_N210_A2;1;R2C17_N21;R2C17_VSS_N210;1;R2C17_A3;R2C17_N210_A3;1;R9C16_X02;R9C16_E211_X02;1;R9C16_A0;R9C16_X02_A0;1;R9C15_E21;R9C15_VSS_E210;1;R9C15_A0;R9C15_E210_A0;1;R2C18_W25;R2C18_VSS_W250;1;R2C17_A4;R2C17_W251_A4;1;R4C13_N21;R4C13_VSS_N210;1;R4C13_A3;R4C13_N210_A3;1;R9C13_W21;R9C13_VSS_W210;1;R9C13_A4;R9C13_W210_A4;1;R4C15_N21;R4C15_VSS_N210;1;R4C15_A2;R4C15_N210_A2;1;VSS;;1;R4C16_W21;R4C16_VSS_W210;1;R4C16_A4;R4C16_W210_A4;1"
          }
        },
        "btn2_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877473 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3880289 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart1.xmitCNT_DFF_Q_D_ALU_SUM_8_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3880262 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "20",
            "src": "d:\\Sabanci\\Courses\\CS303\\Project\\Project\\main.v:27.8-27.103|d:\\Sabanci\\Courses\\CS303\\Project\\Project\\uart.v:36.13-36.22|d:\\Sabanci\\Courses\\CS303\\Project\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
