`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 19 2021 16:50:59 KST (Jan 19 2021 07:50:59 UTC)

module st_weight_addr_gen_Add4u1u1u1u1_4_1(in4, in3, in2, in1, out1);
  input in4, in3, in2, in1;
  output [2:0] out1;
  wire in4, in3, in2, in1;
  wire [2:0] out1;
  wire csa_tree_add_33_2_groupi_n_0, csa_tree_add_33_2_groupi_n_1,
       csa_tree_add_33_2_groupi_n_2;
  ADDHX1 csa_tree_add_33_2_groupi_g49(.A
       (csa_tree_add_33_2_groupi_n_0), .B
       (csa_tree_add_33_2_groupi_n_2), .CO (out1[2]), .S (out1[1]));
  ADDFX1 csa_tree_add_33_2_groupi_g50(.A
       (csa_tree_add_33_2_groupi_n_1), .B (in4), .CI (in2), .CO
       (csa_tree_add_33_2_groupi_n_2), .S (out1[0]));
  ADDHX1 csa_tree_add_33_2_groupi_g51(.A (in1), .B (in3), .CO
       (csa_tree_add_33_2_groupi_n_0), .S
       (csa_tree_add_33_2_groupi_n_1));
endmodule


