TimeQuest Timing Analyzer report for riscv
Sun May  3 20:14:49 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; riscv                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 327.55 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -2.053 ; -40.710            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.403 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -41.550                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.053 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.970      ;
; -1.981 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.899      ;
; -1.981 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.899      ;
; -1.972 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.890      ;
; -1.972 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.890      ;
; -1.970 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.887      ;
; -1.970 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.887      ;
; -1.942 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.860      ;
; -1.942 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.860      ;
; -1.942 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.860      ;
; -1.942 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.860      ;
; -1.942 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.860      ;
; -1.942 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.860      ;
; -1.912 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.400      ;
; -1.912 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.400      ;
; -1.912 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.400      ;
; -1.912 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.400      ;
; -1.912 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.400      ;
; -1.912 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.400      ;
; -1.817 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.735      ;
; -1.817 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.735      ;
; -1.802 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.719      ;
; -1.802 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.719      ;
; -1.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.271      ;
; -1.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.271      ;
; -1.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.271      ;
; -1.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.271      ;
; -1.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.271      ;
; -1.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.271      ;
; -1.753 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.241      ;
; -1.753 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.241      ;
; -1.753 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.241      ;
; -1.753 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.241      ;
; -1.753 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.241      ;
; -1.753 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.241      ;
; -1.751 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.239      ;
; -1.751 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.239      ;
; -1.751 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.239      ;
; -1.751 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.239      ;
; -1.751 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.239      ;
; -1.751 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.510     ; 2.239      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.642      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.642      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.643      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.643      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.643      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.643      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.643      ;
; -1.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.643      ;
; -1.676 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.594      ;
; -1.676 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.594      ;
; -1.676 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.594      ;
; -1.676 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.594      ;
; -1.676 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.594      ;
; -1.676 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.594      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.585      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.585      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.585      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.585      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.585      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.585      ;
; -1.655 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.572      ;
; -1.655 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.572      ;
; -1.646 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.564      ;
; -1.646 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.564      ;
; -1.643 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.560      ;
; -1.643 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.560      ;
; -1.609 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.527      ;
; -1.609 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.527      ;
; -1.609 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.527      ;
; -1.609 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.527      ;
; -1.609 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.527      ;
; -1.609 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.527      ;
; -1.600 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.518      ;
; -1.600 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.518      ;
; -1.600 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.518      ;
; -1.600 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.518      ;
; -1.600 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.518      ;
; -1.600 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.080     ; 2.518      ;
; -1.581 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 1.000        ; -0.080     ; 2.499      ;
; -1.572 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 1.000        ; -0.080     ; 2.490      ;
; -1.562 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.480      ;
; -1.562 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.480      ;
; -1.559 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 1.000        ; -0.080     ; 2.477      ;
; -1.550 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 1.000        ; -0.080     ; 2.468      ;
; -1.542 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 1.000        ; -0.081     ; 2.459      ;
; -1.538 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.456      ;
; -1.538 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.456      ;
; -1.534 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 1.000        ; -0.511     ; 2.021      ;
; -1.529 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 1.000        ; 0.333      ; 2.860      ;
; -1.529 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 1.000        ; 0.333      ; 2.860      ;
; -1.529 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 1.000        ; 0.333      ; 2.860      ;
; -1.529 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 1.000        ; 0.333      ; 2.860      ;
; -1.524 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 1.000        ; -0.080     ; 2.442      ;
; -1.520 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 1.000        ; -0.081     ; 2.437      ;
; -1.515 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 1.000        ; -0.080     ; 2.433      ;
; -1.507 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.424      ;
; -1.499 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 1.000        ; -0.097     ; 2.400      ;
; -1.499 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 1.000        ; -0.097     ; 2.400      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; res_cnt[1]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; res_cnt[2]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; res_cnt[0]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.097      ; 0.693      ;
; 0.429 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.695      ;
; 0.432 ; res_reg2                                          ; int_res                                           ; clock        ; clock       ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.701      ;
; 0.452 ; res_cnt[1]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.080      ; 0.718      ;
; 0.531 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.227      ;
; 0.546 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.242      ;
; 0.547 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.243      ;
; 0.551 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.247      ;
; 0.560 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.256      ;
; 0.574 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.840      ;
; 0.604 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.080      ; 0.870      ;
; 0.622 ; res_cnt[1]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.079      ; 0.887      ;
; 0.627 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.097      ; 0.910      ;
; 0.627 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.097      ; 0.910      ;
; 0.628 ; res_cnt[2]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.895      ;
; 0.629 ; res_cnt[2]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.896      ;
; 0.629 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.097      ; 0.912      ;
; 0.643 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.649 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.652 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.348      ;
; 0.653 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.919      ;
; 0.655 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.668 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.364      ;
; 0.669 ; res_cnt[1]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.935      ;
; 0.672 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.368      ;
; 0.677 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.943      ;
; 0.677 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.373      ;
; 0.771 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.037      ;
; 0.778 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.474      ;
; 0.783 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.479      ;
; 0.791 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.057      ;
; 0.798 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.494      ;
; 0.799 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.080      ; 1.065      ;
; 0.807 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.503      ;
; 0.810 ; res_cnt[0]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.079      ; 1.075      ;
; 0.846 ; res_reg1                                          ; res_reg2                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 1.113      ;
; 0.876 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.080      ; 1.142      ;
; 0.877 ; res_cnt[2]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 1.144      ;
; 0.901 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.167      ;
; 0.904 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.600      ;
; 0.909 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.605      ;
; 0.933 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.080      ; 1.199      ;
; 0.938 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.634      ;
; 0.953 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.218      ;
; 0.954 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.097      ; 1.237      ;
; 0.956 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.079      ; 1.221      ;
; 0.959 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.224      ;
; 0.961 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.967 ; res_cnt[0]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.080      ; 1.233      ;
; 0.976 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.242      ;
; 0.981 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.247      ;
; 0.985 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.251      ;
; 0.999 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.080      ; 1.265      ;
; 1.001 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.080      ; 1.267      ;
; 1.010 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.276      ;
; 1.013 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.279      ;
; 1.017 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.283      ;
; 1.021 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.080      ; 1.287      ;
; 1.021 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.287      ;
; 1.030 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.726      ;
; 1.034 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.300      ;
; 1.035 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.301      ;
; 1.042 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.308      ;
; 1.046 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.312      ;
; 1.059 ; res_cnt[0]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.080      ; 1.325      ;
; 1.059 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.510      ; 1.755      ;
; 1.065 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.079      ; 1.330      ;
; 1.065 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.079      ; 1.330      ;
; 1.065 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.079      ; 1.330      ;
; 1.071 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.337      ;
; 1.072 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.097      ; 1.355      ;
; 1.080 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.097      ; 1.363      ;
; 1.082 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.348      ;
; 1.087 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.353      ;
; 1.102 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.369      ;
; 1.111 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.377      ;
; 1.116 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.080      ; 1.382      ;
; 1.123 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.389      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 357.65 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.796 ; -34.162           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.354 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -41.550                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.796 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.723      ;
; -1.720 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.647      ;
; -1.720 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.647      ;
; -1.708 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.636      ;
; -1.708 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.636      ;
; -1.700 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.628      ;
; -1.700 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.628      ;
; -1.669 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.200      ;
; -1.669 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.200      ;
; -1.669 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.200      ;
; -1.669 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.200      ;
; -1.669 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.200      ;
; -1.669 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.200      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.594      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.594      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.594      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.594      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.594      ;
; -1.667 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.594      ;
; -1.566 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.494      ;
; -1.566 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.494      ;
; -1.562 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.489      ;
; -1.562 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.489      ;
; -1.553 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.084      ;
; -1.553 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.084      ;
; -1.553 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.084      ;
; -1.553 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.084      ;
; -1.553 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.084      ;
; -1.553 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.084      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.468     ; 2.041      ;
; -1.503 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.430      ;
; -1.503 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.430      ;
; -1.487 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.414      ;
; -1.487 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.414      ;
; -1.487 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.414      ;
; -1.487 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.414      ;
; -1.487 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.414      ;
; -1.487 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.414      ;
; -1.437 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.364      ;
; -1.434 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.361      ;
; -1.434 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.361      ;
; -1.422 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.349      ;
; -1.422 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.349      ;
; -1.422 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.349      ;
; -1.422 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.349      ;
; -1.422 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.349      ;
; -1.422 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.349      ;
; -1.417 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.345      ;
; -1.417 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.345      ;
; -1.386 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.313      ;
; -1.386 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.313      ;
; -1.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.296      ;
; -1.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.296      ;
; -1.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.296      ;
; -1.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.296      ;
; -1.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.296      ;
; -1.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.296      ;
; -1.361 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.288      ;
; -1.361 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.288      ;
; -1.361 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.288      ;
; -1.361 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.288      ;
; -1.361 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.288      ;
; -1.361 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.072     ; 2.288      ;
; -1.331 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.259      ;
; -1.331 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.259      ;
; -1.325 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 1.000        ; -0.469     ; 1.855      ;
; -1.318 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 1.000        ; -0.071     ; 2.246      ;
; -1.313 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 1.000        ; -0.072     ; 2.240      ;
; -1.310 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.238      ;
; -1.310 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 2.238      ;
; -1.310 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 1.000        ; -0.071     ; 2.238      ;
; -1.295 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 1.000        ; -0.071     ; 2.223      ;
; -1.289 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 1.000        ; -0.088     ; 2.200      ;
; -1.289 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 1.000        ; -0.088     ; 2.200      ;
; -1.289 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 1.000        ; -0.088     ; 2.200      ;
; -1.289 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 1.000        ; -0.088     ; 2.200      ;
; -1.288 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.215      ;
; -1.287 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 1.000        ; 0.308      ; 2.594      ;
; -1.287 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 1.000        ; 0.308      ; 2.594      ;
; -1.287 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 1.000        ; 0.308      ; 2.594      ;
; -1.287 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 1.000        ; 0.308      ; 2.594      ;
; -1.287 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 1.000        ; -0.071     ; 2.215      ;
; -1.267 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 1.000        ; -0.071     ; 2.195      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; res_cnt[1]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; res_cnt[2]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; res_cnt[0]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.608      ;
; 0.370 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.088      ; 0.629      ;
; 0.389 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.631      ;
; 0.395 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.637      ;
; 0.399 ; res_reg2                                          ; int_res                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.642      ;
; 0.411 ; res_cnt[1]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.071      ; 0.653      ;
; 0.480 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.119      ;
; 0.485 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.124      ;
; 0.495 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.134      ;
; 0.496 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.135      ;
; 0.503 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.142      ;
; 0.520 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.763      ;
; 0.558 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.071      ; 0.800      ;
; 0.571 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.088      ; 0.830      ;
; 0.572 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.088      ; 0.831      ;
; 0.574 ; res_cnt[1]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.070      ; 0.815      ;
; 0.574 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.088      ; 0.833      ;
; 0.577 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.216      ;
; 0.580 ; res_cnt[2]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.823      ;
; 0.582 ; res_cnt[2]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.825      ;
; 0.588 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.832      ;
; 0.593 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.233      ;
; 0.595 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.234      ;
; 0.597 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.839      ;
; 0.602 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.245      ;
; 0.611 ; res_cnt[1]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 0.853      ;
; 0.619 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.862      ;
; 0.689 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.328      ;
; 0.696 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.071      ; 0.938      ;
; 0.698 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.337      ;
; 0.705 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.344      ;
; 0.712 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.351      ;
; 0.714 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.957      ;
; 0.723 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.071      ; 0.965      ;
; 0.749 ; res_reg1                                          ; res_reg2                                          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.992      ;
; 0.754 ; res_cnt[0]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.070      ; 0.995      ;
; 0.797 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.436      ;
; 0.807 ; res_cnt[2]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.072      ; 1.050      ;
; 0.810 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.449      ;
; 0.811 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.072      ; 1.054      ;
; 0.813 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.056      ;
; 0.833 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.472      ;
; 0.844 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.071      ; 1.086      ;
; 0.860 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.088      ; 1.119      ;
; 0.874 ; res_cnt[0]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.071      ; 1.116      ;
; 0.874 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.117      ;
; 0.881 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.124      ;
; 0.882 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.124      ;
; 0.886 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.128      ;
; 0.888 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.131      ;
; 0.892 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.135      ;
; 0.907 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.072      ; 1.150      ;
; 0.909 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.071      ; 1.151      ;
; 0.909 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.548      ;
; 0.912 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.071      ; 1.154      ;
; 0.930 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.172      ;
; 0.930 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.172      ;
; 0.931 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.174      ;
; 0.932 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.468      ; 1.571      ;
; 0.935 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.177      ;
; 0.946 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.189      ;
; 0.947 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.072      ; 1.190      ;
; 0.947 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.190      ;
; 0.949 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.191      ;
; 0.961 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.203      ;
; 0.966 ; res_cnt[0]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.071      ; 1.208      ;
; 0.969 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.088      ; 1.228      ;
; 0.971 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.088      ; 1.230      ;
; 0.975 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.218      ;
; 0.984 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.227      ;
; 0.986 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.229      ;
; 0.991 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.234      ;
; 0.992 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.234      ;
; 0.992 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.234      ;
; 0.992 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.071      ; 1.234      ;
; 0.998 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.241      ;
; 1.009 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.072      ; 1.252      ;
; 1.010 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.072      ; 1.253      ;
; 1.033 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.072      ; 1.276      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.447 ; -6.387            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.182 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -41.946                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.447 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.392      ;
; -0.447 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.392      ;
; -0.436 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.381      ;
; -0.436 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.381      ;
; -0.428 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.374      ;
; -0.428 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.374      ;
; -0.425 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.371      ;
; -0.425 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.371      ;
; -0.406 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.352      ;
; -0.406 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.352      ;
; -0.406 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.352      ;
; -0.406 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.352      ;
; -0.406 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.352      ;
; -0.406 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.352      ;
; -0.356 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.099      ;
; -0.356 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.099      ;
; -0.356 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.099      ;
; -0.356 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.099      ;
; -0.356 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.099      ;
; -0.356 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.099      ;
; -0.354 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.299      ;
; -0.354 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.299      ;
; -0.345 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.291      ;
; -0.345 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.291      ;
; -0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.046      ;
; -0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.046      ;
; -0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.046      ;
; -0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.046      ;
; -0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.046      ;
; -0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.046      ;
; -0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.045      ;
; -0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.045      ;
; -0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.045      ;
; -0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.045      ;
; -0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.045      ;
; -0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.045      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.239      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.239      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.037      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.037      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.037      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.037      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.037      ;
; -0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.244     ; 1.037      ;
; -0.277 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.222      ;
; -0.277 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.222      ;
; -0.271 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.217      ;
; -0.270 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.216      ;
; -0.270 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.216      ;
; -0.270 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.216      ;
; -0.270 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.216      ;
; -0.270 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.216      ;
; -0.270 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.216      ;
; -0.268 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.214      ;
; -0.268 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.214      ;
; -0.263 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.209      ;
; -0.263 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.209      ;
; -0.263 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.209      ;
; -0.263 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.209      ;
; -0.263 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.209      ;
; -0.263 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.209      ;
; -0.257 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 1.000        ; -0.041     ; 1.203      ;
; -0.254 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 1.000        ; -0.041     ; 1.200      ;
; -0.251 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.196      ;
; -0.251 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.196      ;
; -0.250 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 1.000        ; -0.041     ; 1.196      ;
; -0.247 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 1.000        ; -0.041     ; 1.193      ;
; -0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.186      ;
; -0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.186      ;
; -0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.186      ;
; -0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.186      ;
; -0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.186      ;
; -0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.186      ;
; -0.236 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.182      ;
; -0.236 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.182      ;
; -0.236 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.182      ;
; -0.236 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.182      ;
; -0.236 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.182      ;
; -0.236 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 1.000        ; -0.041     ; 1.182      ;
; -0.230 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 1.000        ; -0.041     ; 1.176      ;
; -0.230 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.176      ;
; -0.230 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.176      ;
; -0.228 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 1.000        ; -0.041     ; 1.174      ;
; -0.226 ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 1.000        ; -0.041     ; 1.172      ;
; -0.225 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 1.000        ; -0.041     ; 1.171      ;
; -0.217 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.163      ;
; -0.217 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 1.000        ; -0.041     ; 1.163      ;
; -0.214 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 1.000        ; -0.042     ; 1.159      ;
; -0.211 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 1.000        ; 0.154      ; 1.352      ;
; -0.211 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 1.000        ; 0.154      ; 1.352      ;
; -0.211 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 1.000        ; 0.154      ; 1.352      ;
; -0.211 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 1.000        ; 0.154      ; 1.352      ;
; -0.210 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 1.000        ; -0.040     ; 1.157      ;
; -0.207 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 1.000        ; -0.042     ; 1.152      ;
; -0.207 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 1.000        ; -0.040     ; 1.154      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; res_cnt[1]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; res_cnt[2]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.317      ;
; 0.189 ; res_cnt[0]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; res_reg2                                          ; int_res                                           ; clock        ; clock       ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.319      ;
; 0.197 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.322      ;
; 0.211 ; res_cnt[1]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.041      ; 0.336      ;
; 0.240 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.568      ;
; 0.248 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.576      ;
; 0.250 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.578      ;
; 0.254 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.582      ;
; 0.259 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.587      ;
; 0.263 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.388      ;
; 0.268 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.393      ;
; 0.271 ; res_cnt[1]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.396      ;
; 0.273 ; res_cnt[2]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; res_cnt[2]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.400      ;
; 0.286 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.419      ;
; 0.287 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[3]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.631      ;
; 0.307 ; res_cnt[1]                                        ; res_cnt[0]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.432      ;
; 0.310 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.639      ;
; 0.317 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.645      ;
; 0.319 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.647      ;
; 0.349 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.474      ;
; 0.357 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.482      ;
; 0.361 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.041      ; 0.486      ;
; 0.362 ; res_cnt[0]                                        ; res_cnt[2]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.487      ;
; 0.366 ; res_reg1                                          ; res_reg2                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.492      ;
; 0.369 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.697      ;
; 0.372 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.700      ;
; 0.382 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.710      ;
; 0.388 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.716      ;
; 0.391 ; res_cnt[2]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.041      ; 0.516      ;
; 0.396 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.041      ; 0.521      ;
; 0.409 ; Riscv:u|Uart:uartPrinter|tx_counter[1]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.534      ;
; 0.425 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.040      ; 0.551      ;
; 0.427 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.040      ; 0.551      ;
; 0.430 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.040      ; 0.554      ;
; 0.430 ; res_cnt[0]                                        ; res_reg1                                          ; clock        ; clock       ; 0.000        ; 0.041      ; 0.555      ;
; 0.431 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.555      ;
; 0.435 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.763      ;
; 0.438 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.766      ;
; 0.443 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.568      ;
; 0.445 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.578      ;
; 0.452 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_state                 ; clock        ; clock       ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; int_res                                           ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.577      ;
; 0.454 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.579      ;
; 0.456 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.785      ;
; 0.459 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; Riscv:u|Uart:uartPrinter|tx_counter[2]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.585      ;
; 0.463 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.588      ;
; 0.468 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.594      ;
; 0.470 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.594      ;
; 0.470 ; int_res                                           ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; clock        ; clock       ; 0.000        ; 0.040      ; 0.594      ;
; 0.473 ; res_cnt[0]                                        ; res_cnt[1]                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.598      ;
; 0.473 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2] ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.598      ;
; 0.480 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.605      ;
; 0.492 ; Riscv:u|Uart:uartPrinter|tx_state                 ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.617      ;
; 0.501 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.634      ;
; 0.501 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.829      ;
; 0.506 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.631      ;
; 0.509 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.634      ;
; 0.509 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.634      ;
; 0.510 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]       ; clock        ; clock       ; 0.000        ; 0.049      ; 0.643      ;
; 0.512 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_counter[0]            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; Riscv:u|Uart:uartPrinter|tx_reg                   ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.637      ;
; 0.514 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0] ; clock        ; clock       ; 0.000        ; 0.041      ; 0.639      ;
; 0.518 ; Riscv:u|Uart:uartPrinter|tx_baud_tick             ; Riscv:u|Uart:uartPrinter|tx_reg                   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]       ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]       ; clock        ; clock       ; 0.000        ; 0.244      ; 0.848      ;
; 0.524 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]   ; clock        ; clock       ; 0.000        ; 0.041      ; 0.649      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.053  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.053  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -40.71  ; 0.0   ; 0.0      ; 0.0     ; -41.946             ;
;  clock           ; -40.710 ; 0.000 ; N/A      ; N/A     ; -41.946             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rxd                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 364      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 364      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun May  3 20:14:47 2020
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.053             -40.710 clock 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.550 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.796             -34.162 clock 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.550 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.447              -6.387 clock 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.946 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 899 megabytes
    Info: Processing ended: Sun May  3 20:14:49 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


