ModuleName SegmentOutput
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 54
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 536 ,Y1: 168 ,X2: 696 ,Y2: 168
End
Branches
End
Wire Name: b1
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 568 ,Y1: 184 ,X2: 568 ,Y2: 272
Edge X1: 568 ,Y1: 184 ,X2: 696 ,Y2: 184
End
Branches
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 896 ,Y1: 168 ,X2: 944 ,Y2: 168
End
Branches
End
Wire Name: b5
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1160 ,Y1: 168 ,X2: 1200 ,Y2: 168
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 200 ,X2: 696 ,Y2: 200
End
Branches
End
Wire Name: b7
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 248 ,Y1: 264 ,X2: 264 ,Y2: 264
Edge X1: 264 ,Y1: 264 ,X2: 264 ,Y2: 320
End
Branches
Branch Left: 264 ,Top: 272
BranchStrList
2
End
Branch Left: 264 ,Top: 288
BranchStrList
1
End
Branch Left: 264 ,Top: 304
BranchStrList
0
End
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 256 ,Y1: 160 ,X2: 288 ,Y2: 160
Edge X1: 288 ,Y1: 160 ,X2: 288 ,Y2: 232
End
Branches
Branch Left: 288 ,Top: 168
BranchStrList
3
End
Branch Left: 288 ,Top: 184
BranchStrList
2
End
Branch Left: 288 ,Top: 200
BranchStrList
1
End
Branch Left: 288 ,Top: 216
BranchStrList
0
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 168 ,X2: 336 ,Y2: 168
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 184 ,X2: 336 ,Y2: 184
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 200 ,X2: 336 ,Y2: 200
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 216 ,X2: 336 ,Y2: 216
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 272 ,X2: 336 ,Y2: 272
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 288 ,X2: 336 ,Y2: 288
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 304 ,X2: 336 ,Y2: 304
End
Branches
End
Wire Name: b20
LV: 5
RV: 0
Width: 6
Edges
Edge X1: 1128 ,Y1: 240 ,X2: 1144 ,Y2: 240
Edge X1: 1128 ,Y1: 240 ,X2: 1128 ,Y2: 408
End
Branches
Branch Left: 1128 ,Top: 272
BranchStrList
5
End
Branch Left: 1128 ,Top: 288
BranchStrList
4
End
Branch Left: 1128 ,Top: 304
BranchStrList
3
End
Branch Left: 1128 ,Top: 312
BranchStrList
2
End
Branch Left: 1128 ,Top: 328
BranchStrList
1
End
Branch Left: 1128 ,Top: 344
BranchStrList
0
End
End
Wire Name: w33
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1064 ,Y1: 272 ,X2: 1128 ,Y2: 272
Edge X1: 1064 ,Y1: 272 ,X2: 1064 ,Y2: 288
Edge X1: 1024 ,Y1: 272 ,X2: 1064 ,Y2: 272
Edge X1: 1064 ,Y1: 288 ,X2: 1064 ,Y2: 304
Edge X1: 1064 ,Y1: 288 ,X2: 1128 ,Y2: 288
Edge X1: 1064 ,Y1: 304 ,X2: 1064 ,Y2: 312
Edge X1: 1064 ,Y1: 304 ,X2: 1128 ,Y2: 304
Edge X1: 1064 ,Y1: 312 ,X2: 1064 ,Y2: 328
Edge X1: 1064 ,Y1: 312 ,X2: 1128 ,Y2: 312
Edge X1: 1064 ,Y1: 328 ,X2: 1064 ,Y2: 344
Edge X1: 1064 ,Y1: 328 ,X2: 1128 ,Y2: 328
Edge X1: 1064 ,Y1: 344 ,X2: 1128 ,Y2: 344
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 920 ,Y1: 208 ,X2: 952 ,Y2: 208
Edge X1: 920 ,Y1: 184 ,X2: 920 ,Y2: 208
Edge X1: 952 ,Y1: 208 ,X2: 952 ,Y2: 272
Edge X1: 952 ,Y1: 272 ,X2: 968 ,Y2: 272
Edge X1: 896 ,Y1: 184 ,X2: 920 ,Y2: 184
Edge X1: 920 ,Y1: 184 ,X2: 944 ,Y2: 184
End
Branches
End
End
Ports
Port Left: 256 Top: 160 ,Orientation: 0
Portname: one ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 248 Top: 264 ,Orientation: 0
Portname: ten ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
2
,Width:
3
,RV:
0
Port Left: 1200 Top: 168 ,Orientation: 0
Portname: SegOut ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 616 Top: 200 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 896 Top: 184 ,Orientation: 0
Portname: bomb ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1144 Top: 240 ,Orientation: 0
Portname: zeroSeg ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
5
,Width:
6
,RV:
0
End
Symbols
Symbol Left: 360 Top: 160
Name: s0
LibraryName: (NoLibraryName)
IpName: seven_segment_array
SymbolParameters
End
Symbol Left: 360 Top: 264
Name: s1
LibraryName: (NoLibraryName)
IpName: seven_segement_array_two
SymbolParameters
End
Symbol Left: 720 Top: 160
Name: s2
LibraryName: (NoLibraryName)
IpName: DifModSelector
SymbolParameters
End
Symbol Left: 968 Top: 160
Name: s3
LibraryName: (NoLibraryName)
IpName: SegmentEightEight
SymbolParameters
End
Symbol Left: 968 Top: 264
Name: s29
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
End
Texts
End
Links
End
