 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 26 07:23:37 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          867
Number of nets:                          2721
Number of cells:                         1843
Number of combinational cells:           1444
Number of sequential cells:               354
Number of macros/black boxes:               0
Number of buf/inv:                        250
Number of references:                      24

Combinational area:              13608.535740
Buf/Inv area:                      959.010520
Noncombinational area:           11250.429138
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 24858.964878
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------
SYS_TOP                           24858.9649    100.0     40.0078      0.0000  0.0000  SYS_TOP
ALU_U0                             5671.6941     22.8   1023.7290    560.1092  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_test_1
ALU_U0/add_43                       231.8099      0.9    231.8099      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0
ALU_U0/div_52                      1434.3973      5.8   1434.3973      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0
ALU_U0/mult_49                     2155.7144      8.7   1914.4909      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0
ALU_U0/mult_49/FS_1                 241.2235      1.0    241.2235      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1
ALU_U0/sub_46                       265.9342      1.1    265.9342      0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0
CLKDIV_MUX_U0                        74.1321      0.3     74.1321      0.0000  0.0000  CLKDIV_MUX_WIDTH4
CLK_GATE_U0                          40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
Clk_Div_U0                          796.6259      3.2    441.2625    263.5808  0.0000  Clk_Div_test_0
Clk_Div_U0/add_44                    91.7826      0.4     91.7826      0.0000  0.0000  Clk_Div_0_DW01_inc_0
Clk_Div_U1                          796.6259      3.2    441.2625    263.5808  0.0000  Clk_Div_test_1
Clk_Div_U1/add_44                    91.7826      0.4     91.7826      0.0000  0.0000  Clk_Div_1_DW01_inc_0
DATA_SYNC_U0                        480.0936      1.9     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
FIFO_U0                            4765.6352     19.2     12.9437      0.0000  0.0000  FIFO_DATA_WIDTH8_test_1
FIFO_U0/DF_SYNC_U0                  263.5808      1.1      0.0000    263.5808  0.0000  DF_SYNC_test_0
FIFO_U0/DF_SYNC_U1                  263.5808      1.1      0.0000    263.5808  0.0000  DF_SYNC_test_1
FIFO_U0/FIFO_MEM_CNTRL_U0          3348.8883     13.5   1230.8282   2118.0601  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_test_1
FIFO_U0/FIFO_RD_U0                  436.5557      1.8    204.7458    231.8099  0.0000  FIFO_RD_test_1
FIFO_U0/FIFO_WR_U0                  440.0858      1.8    209.4526    230.6332  0.0000  FIFO_WR_test_1
PULSE_GEN_U0                         71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
REF_CLK_MUX                          15.2971      0.1     15.2971      0.0000  0.0000  MUX_2x1_4
RST_MUX                              11.7670      0.0     11.7670      0.0000  0.0000  MUX_2x1_0
RST_SYNC_U0                          65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
RST_SYNC_U1                          65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
RX_CLK_MUX                           11.7670      0.0     11.7670      0.0000  0.0000  MUX_2x1_2
RegFile_U0                         7044.9032     28.3   2534.6119   4510.2913  0.0000  RegFile_WIDTH8_DEPTH16_ADDR4_test_1
SYNC_RST_0_MUX                       11.7670      0.0     11.7670      0.0000  0.0000  MUX_2x1_6
SYNC_RST_1_MUX                       11.7670      0.0     11.7670      0.0000  0.0000  MUX_2x1_5
SYS_CTRL_U0                        1043.7329      4.2    780.1521    263.5808  0.0000  SYS_CTRL_test_1
TX_CLK_MUX                           11.7670      0.0     11.7670      0.0000  0.0000  MUX_2x1_3
UART_CLK_MUX                         11.7670      0.0     11.7670      0.0000  0.0000  MUX_2x1_1
UART_U0                            3816.0382     15.4      7.0602      0.0000  0.0000  UART_test_1
UART_U0/U0_UART_RX                 2393.4079      9.6      7.0602      0.0000  0.0000  UART_RX_test_1
UART_U0/U0_UART_RX/FSM_u0           496.5674      2.0    397.7246     98.8428  0.0000  UART_RX_FSM_test_1
UART_U0/U0_UART_RX/data_sampling_u0
                                    568.3461      2.3    436.5557    131.7904  0.0000  data_sampling_test_1
UART_U0/U0_UART_RX/desarilzer_u0    447.1460      1.8    183.5652    263.5808  0.0000  desarilzer_test_1
UART_U0/U0_UART_RX/edge_bit_counter_u0
                                    738.9676      3.0    409.4916    329.4760  0.0000  edge_bit_counter_test_1
UART_U0/U0_UART_RX/parity_check_u0
                                    114.1399      0.5    114.1399      0.0000  0.0000  parity_check
UART_U0/U0_UART_RX/start_check_u0     5.8835      0.0      5.8835      0.0000  0.0000  start_check
UART_U0/U0_UART_RX/stop_check_u0     15.2971      0.1     15.2971      0.0000  0.0000  stop_check
UART_U0/U0_UART_TX                 1415.5701      5.7      7.0602      0.0000  0.0000  UART_TX_test_1
UART_U0/U0_UART_TX/MUX               42.3612      0.2     42.3612      0.0000  0.0000  MUX_4x1
UART_U0/U0_UART_TX/PAR_calc         495.3907      2.0    198.8623    296.5284  0.0000  Parity_Calc_test_1
UART_U0/U0_UART_TX/Serializer       674.2491      2.7    244.7536    429.4955  0.0000  serializer_test_1
UART_U0/U0_UART_TX/fsm              196.5089      0.8     97.6661     98.8428  0.0000  UART_TX_FSM_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------
Total                                                  13608.5357  11250.4291  0.0000

1
