# Reading pref.tcl
# do ThreebyEightDecode_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/iitb/dld-vhdl/lab2/ThreebyEightDecodeTest.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:26 on Feb 08,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/lab2/ThreebyEightDecodeTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DECODEtest
# -- Compiling architecture behavior of DECODEtest
# End time: 10:44:26 on Feb 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/iitb/dld-vhdl/lab2/ThreebyEightDecode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:26 on Feb 08,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/lab2/ThreebyEightDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ThreebyEightDecode
# -- Compiling architecture threebyeight_behaviour of ThreebyEightDecode
# End time: 10:44:26 on Feb 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/iitb/dld-vhdl/lab2/basic_gates.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:27 on Feb 08,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/lab2/basic_gates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling entity or_gate
# -- Compiling entity not_gate
# -- Compiling entity fourOrGate
# -- Compiling entity fourAndGate
# -- Compiling architecture and_behaviour of and_gate
# -- Compiling architecture or_behaviour of or_gate
# -- Compiling architecture not_behaviour of not_gate
# -- Compiling architecture fourOr_behaviour of fourOrGate
# -- Compiling architecture fourAnd_behaviour of fourAndGate
# End time: 10:44:27 on Feb 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/iitb/dld-vhdl/lab2/ThreebyEightDecode/../ThreebyEightDecodeTest.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:27 on Feb 08,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/lab2/ThreebyEightDecode/../ThreebyEightDecodeTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DECODEtest
# -- Compiling architecture behavior of DECODEtest
# End time: 10:44:27 on Feb 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DECODEtest
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DECODEtest 
# Start time: 10:44:27 on Feb 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decodetest(behavior)
# Loading work.threebyeightdecode(threebyeight_behaviour)
# Loading work.not_gate(not_behaviour)
# Loading work.fourandgate(fourand_behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 10:46:21 on Feb 08,2021, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
