<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Vivado/DES_AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Vivado/DES_AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Vivado/DES_AO/DES_AO.srcs/sim_1/new/TestSBoxes_Full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestSBoxes_Full
WARNING: [VRFC 10-986] literal value truncated to fit in 47 bits [D:/Programming/Vivado/DES_AO/DES_AO.srcs/sim_1/new/TestSBoxes_Full.v:32]
WARNING: [VRFC 10-986] literal value truncated to fit in 47 bits [D:/Programming/Vivado/DES_AO/DES_AO.srcs/sim_1/new/TestSBoxes_Full.v:34]
||||||| merged common ancestors
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Official/College/Eng 2019/EE460/project/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Official/College/Eng 2019/EE460/project/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Official/College/Eng 2019/EE460/project/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Official/College/Eng 2019/EE460/project/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneratorTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneratorTestBench
>>>>>>> e8bdddde163771ed8373f307ea16de1ce3d6221b
