0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.sim/sim_1/synth/timing/xsim/tb_module_counter_test_time_synth.v,1587194908,verilog,,D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v,,glbl;module_counter_test,,,,,,,,
D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v,1587194714,verilog,,,,tb_module_counter_test,,,,,,,,
