#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 03:52:14 2023
# Process ID: 9500
# Current directory: C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14588 C:\Users\Aquaton\Desktop\Новая папка\digital-electronics-1\project_UART\uart1\uart1.xpr
# Log file: C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/vivado.log
# Journal file: C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1339.496 ; gain = 249.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Nexys_FPGA' [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:59]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:22]
WARNING: [Synth 8-614] signal 'parity' is read in the process but is not in the sensitivity list [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:104]
WARNING: [Synth 8-614] signal 'data_in_sw' is read in the process but is not in the sensitivity list [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:125]
WARNING: [Synth 8-614] signal 'start_bit_sw' is read in the process but is not in the sensitivity list [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:125]
WARNING: [Synth 8-614] signal 'parity' is read in the process but is not in the sensitivity list [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:125]
WARNING: [Synth 8-614] signal 'end_bit_sw' is read in the process but is not in the sensitivity list [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'Nexys_FPGA' (2#1) [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/Nexys_FPGA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'UART' (3#1) [C:/Users/Aquaton/Desktop/Новая папка/digital-electronics-1/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:52]
