 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 06:01:26 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           7.62
  Critical Path Clk Period:     21.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.19
  Critical Path Slack:           5.35
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          9.87
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.12
  Critical Path Slack:           7.16
  Critical Path Clk Period:     21.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4690
  Leaf Cell Count:              26407
  Buf/Inv Cell Count:            2717
  Buf Cell Count:                  22
  Inv Cell Count:                2695
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21194
  Sequential Cell Count:         5213
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52436.020882
  Noncombinational Area: 36650.997673
  Buf/Inv Area:           1884.008745
  Total Buffer Area:            34.67
  Total Inverter Area:        1849.34
  Macro/Black Box Area:      0.000000
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             89087.018556
  Design Area:           89087.262146


  Design Rules
  -----------------------------------
  Total Number of Nets:         30366
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.01
  Logic Optimization:                  1.33
  Mapping Optimization:               16.99
  -----------------------------------------
  Overall Compile Time:               72.75
  Overall Compile Wall Clock Time:    73.33

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
