############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "convolution_kernel/Loop2"
set_directive_pipeline "load_input/Inner_Loop"
set_directive_pipeline "write_output/W_Inner_Loop"
set_directive_dataflow "conv2d"
