/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RL6733
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8291_REG_DEFINITION_H__
#define __RTL8291_REG_DEFINITION_H__

/*
 * Feature: REG_A2_P0
 */
#define RTL8291_A0_REG00_ADDR                                                                                   (0x0)
  #define RTL8291_A0_REG00_A0_REG00_OFFSET                                                                      (0)
  #define RTL8291_A0_REG00_A0_REG00_MASK                                                                        (0xFF << RTL8291_A0_REG00_A0_REG00_OFFSET)

#define RTL8291_A0_REG01_ADDR                                                                                   (0x1)
  #define RTL8291_A0_REG01_A0_REG01_OFFSET                                                                      (0)
  #define RTL8291_A0_REG01_A0_REG01_MASK                                                                        (0xFF << RTL8291_A0_REG01_A0_REG01_OFFSET)

#define RTL8291_A0_REG02_ADDR                                                                                   (0x2)
  #define RTL8291_A0_REG02_A0_REG02_OFFSET                                                                      (0)
  #define RTL8291_A0_REG02_A0_REG02_MASK                                                                        (0xFF << RTL8291_A0_REG02_A0_REG02_OFFSET)

#define RTL8291_A0_REG03_ADDR                                                                                   (0x3)
  #define RTL8291_A0_REG03_A0_REG03_OFFSET                                                                      (0)
  #define RTL8291_A0_REG03_A0_REG03_MASK                                                                        (0xFF << RTL8291_A0_REG03_A0_REG03_OFFSET)

#define RTL8291_A0_REG04_ADDR                                                                                   (0x4)
  #define RTL8291_A0_REG04_A0_REG04_OFFSET                                                                      (0)
  #define RTL8291_A0_REG04_A0_REG04_MASK                                                                        (0xFF << RTL8291_A0_REG04_A0_REG04_OFFSET)

#define RTL8291_A0_REG05_ADDR                                                                                   (0x5)
  #define RTL8291_A0_REG05_A0_REG05_OFFSET                                                                      (0)
  #define RTL8291_A0_REG05_A0_REG05_MASK                                                                        (0xFF << RTL8291_A0_REG05_A0_REG05_OFFSET)

#define RTL8291_A0_REG06_ADDR                                                                                   (0x6)
  #define RTL8291_A0_REG06_A0_REG06_OFFSET                                                                      (0)
  #define RTL8291_A0_REG06_A0_REG06_MASK                                                                        (0xFF << RTL8291_A0_REG06_A0_REG06_OFFSET)

#define RTL8291_A0_REG07_ADDR                                                                                   (0x7)
  #define RTL8291_A0_REG07_A0_REG07_OFFSET                                                                      (0)
  #define RTL8291_A0_REG07_A0_REG07_MASK                                                                        (0xFF << RTL8291_A0_REG07_A0_REG07_OFFSET)

#define RTL8291_A0_REG08_ADDR                                                                                   (0x8)
  #define RTL8291_A0_REG08_A0_REG08_OFFSET                                                                      (0)
  #define RTL8291_A0_REG08_A0_REG08_MASK                                                                        (0xFF << RTL8291_A0_REG08_A0_REG08_OFFSET)

#define RTL8291_A0_REG09_ADDR                                                                                   (0x9)
  #define RTL8291_A0_REG09_A0_REG09_OFFSET                                                                      (0)
  #define RTL8291_A0_REG09_A0_REG09_MASK                                                                        (0xFF << RTL8291_A0_REG09_A0_REG09_OFFSET)

#define RTL8291_A0_REG0A_ADDR                                                                                   (0xA)
  #define RTL8291_A0_REG0A_A0_REG0A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG0A_A0_REG0A_MASK                                                                        (0xFF << RTL8291_A0_REG0A_A0_REG0A_OFFSET)

#define RTL8291_A0_REG0B_ADDR                                                                                   (0xB)
  #define RTL8291_A0_REG0B_A0_REG0B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG0B_A0_REG0B_MASK                                                                        (0xFF << RTL8291_A0_REG0B_A0_REG0B_OFFSET)

#define RTL8291_A0_REG0C_ADDR                                                                                   (0xC)
  #define RTL8291_A0_REG0C_A0_REG0C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG0C_A0_REG0C_MASK                                                                        (0xFF << RTL8291_A0_REG0C_A0_REG0C_OFFSET)

#define RTL8291_A0_REG0D_ADDR                                                                                   (0xD)
  #define RTL8291_A0_REG0D_A0_REG0D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG0D_A0_REG0D_MASK                                                                        (0xFF << RTL8291_A0_REG0D_A0_REG0D_OFFSET)

#define RTL8291_A0_REG0E_ADDR                                                                                   (0xE)
  #define RTL8291_A0_REG0E_A0_REG0E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG0E_A0_REG0E_MASK                                                                        (0xFF << RTL8291_A0_REG0E_A0_REG0E_OFFSET)

#define RTL8291_A0_REG0F_ADDR                                                                                   (0xF)
  #define RTL8291_A0_REG0F_A0_REG0F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG0F_A0_REG0F_MASK                                                                        (0xFF << RTL8291_A0_REG0F_A0_REG0F_OFFSET)

#define RTL8291_A0_REG10_ADDR                                                                                   (0x10)
  #define RTL8291_A0_REG10_A0_REG10_OFFSET                                                                      (0)
  #define RTL8291_A0_REG10_A0_REG10_MASK                                                                        (0xFF << RTL8291_A0_REG10_A0_REG10_OFFSET)

#define RTL8291_A0_REG11_ADDR                                                                                   (0x11)
  #define RTL8291_A0_REG11_A0_REG11_OFFSET                                                                      (0)
  #define RTL8291_A0_REG11_A0_REG11_MASK                                                                        (0xFF << RTL8291_A0_REG11_A0_REG11_OFFSET)

#define RTL8291_A0_REG12_ADDR                                                                                   (0x12)
  #define RTL8291_A0_REG12_A0_REG12_OFFSET                                                                      (0)
  #define RTL8291_A0_REG12_A0_REG12_MASK                                                                        (0xFF << RTL8291_A0_REG12_A0_REG12_OFFSET)

#define RTL8291_A0_REG13_ADDR                                                                                   (0x13)
  #define RTL8291_A0_REG13_A0_REG13_OFFSET                                                                      (0)
  #define RTL8291_A0_REG13_A0_REG13_MASK                                                                        (0xFF << RTL8291_A0_REG13_A0_REG13_OFFSET)

#define RTL8291_A0_REG14_ADDR                                                                                   (0x14)
  #define RTL8291_A0_REG14_A0_REG14_OFFSET                                                                      (0)
  #define RTL8291_A0_REG14_A0_REG14_MASK                                                                        (0xFF << RTL8291_A0_REG14_A0_REG14_OFFSET)

#define RTL8291_A0_REG15_ADDR                                                                                   (0x15)
  #define RTL8291_A0_REG15_A0_REG15_OFFSET                                                                      (0)
  #define RTL8291_A0_REG15_A0_REG15_MASK                                                                        (0xFF << RTL8291_A0_REG15_A0_REG15_OFFSET)

#define RTL8291_A0_REG16_ADDR                                                                                   (0x16)
  #define RTL8291_A0_REG16_A0_REG16_OFFSET                                                                      (0)
  #define RTL8291_A0_REG16_A0_REG16_MASK                                                                        (0xFF << RTL8291_A0_REG16_A0_REG16_OFFSET)

#define RTL8291_A0_REG17_ADDR                                                                                   (0x17)
  #define RTL8291_A0_REG17_A0_REG17_OFFSET                                                                      (0)
  #define RTL8291_A0_REG17_A0_REG17_MASK                                                                        (0xFF << RTL8291_A0_REG17_A0_REG17_OFFSET)

#define RTL8291_A0_REG18_ADDR                                                                                   (0x18)
  #define RTL8291_A0_REG18_A0_REG18_OFFSET                                                                      (0)
  #define RTL8291_A0_REG18_A0_REG18_MASK                                                                        (0xFF << RTL8291_A0_REG18_A0_REG18_OFFSET)

#define RTL8291_A0_REG19_ADDR                                                                                   (0x19)
  #define RTL8291_A0_REG19_A0_REG19_OFFSET                                                                      (0)
  #define RTL8291_A0_REG19_A0_REG19_MASK                                                                        (0xFF << RTL8291_A0_REG19_A0_REG19_OFFSET)

#define RTL8291_A0_REG1A_ADDR                                                                                   (0x1A)
  #define RTL8291_A0_REG1A_A0_REG1A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG1A_A0_REG1A_MASK                                                                        (0xFF << RTL8291_A0_REG1A_A0_REG1A_OFFSET)

#define RTL8291_A0_REG1B_ADDR                                                                                   (0x1B)
  #define RTL8291_A0_REG1B_A0_REG1B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG1B_A0_REG1B_MASK                                                                        (0xFF << RTL8291_A0_REG1B_A0_REG1B_OFFSET)

#define RTL8291_A0_REG1C_ADDR                                                                                   (0x1C)
  #define RTL8291_A0_REG1C_A0_REG1C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG1C_A0_REG1C_MASK                                                                        (0xFF << RTL8291_A0_REG1C_A0_REG1C_OFFSET)

#define RTL8291_A0_REG1D_ADDR                                                                                   (0x1D)
  #define RTL8291_A0_REG1D_A0_REG1D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG1D_A0_REG1D_MASK                                                                        (0xFF << RTL8291_A0_REG1D_A0_REG1D_OFFSET)

#define RTL8291_A0_REG1E_ADDR                                                                                   (0x1E)
  #define RTL8291_A0_REG1E_A0_REG1E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG1E_A0_REG1E_MASK                                                                        (0xFF << RTL8291_A0_REG1E_A0_REG1E_OFFSET)

#define RTL8291_A0_REG1F_ADDR                                                                                   (0x1F)
  #define RTL8291_A0_REG1F_A0_REG1F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG1F_A0_REG1F_MASK                                                                        (0xFF << RTL8291_A0_REG1F_A0_REG1F_OFFSET)

#define RTL8291_A0_REG20_ADDR                                                                                   (0x20)
  #define RTL8291_A0_REG20_A0_REG20_OFFSET                                                                      (0)
  #define RTL8291_A0_REG20_A0_REG20_MASK                                                                        (0xFF << RTL8291_A0_REG20_A0_REG20_OFFSET)

#define RTL8291_A0_REG21_ADDR                                                                                   (0x21)
  #define RTL8291_A0_REG21_A0_REG21_OFFSET                                                                      (0)
  #define RTL8291_A0_REG21_A0_REG21_MASK                                                                        (0xFF << RTL8291_A0_REG21_A0_REG21_OFFSET)

#define RTL8291_A0_REG22_ADDR                                                                                   (0x22)
  #define RTL8291_A0_REG22_A0_REG22_OFFSET                                                                      (0)
  #define RTL8291_A0_REG22_A0_REG22_MASK                                                                        (0xFF << RTL8291_A0_REG22_A0_REG22_OFFSET)

#define RTL8291_A0_REG23_ADDR                                                                                   (0x23)
  #define RTL8291_A0_REG23_A0_REG23_OFFSET                                                                      (0)
  #define RTL8291_A0_REG23_A0_REG23_MASK                                                                        (0xFF << RTL8291_A0_REG23_A0_REG23_OFFSET)

#define RTL8291_A0_REG24_ADDR                                                                                   (0x24)
  #define RTL8291_A0_REG24_A0_REG24_OFFSET                                                                      (0)
  #define RTL8291_A0_REG24_A0_REG24_MASK                                                                        (0xFF << RTL8291_A0_REG24_A0_REG24_OFFSET)

#define RTL8291_A0_REG25_ADDR                                                                                   (0x25)
  #define RTL8291_A0_REG25_A0_REG25_OFFSET                                                                      (0)
  #define RTL8291_A0_REG25_A0_REG25_MASK                                                                        (0xFF << RTL8291_A0_REG25_A0_REG25_OFFSET)

#define RTL8291_A0_REG26_ADDR                                                                                   (0x26)
  #define RTL8291_A0_REG26_A0_REG26_OFFSET                                                                      (0)
  #define RTL8291_A0_REG26_A0_REG26_MASK                                                                        (0xFF << RTL8291_A0_REG26_A0_REG26_OFFSET)

#define RTL8291_A0_REG27_ADDR                                                                                   (0x27)
  #define RTL8291_A0_REG27_A0_REG27_OFFSET                                                                      (0)
  #define RTL8291_A0_REG27_A0_REG27_MASK                                                                        (0xFF << RTL8291_A0_REG27_A0_REG27_OFFSET)

#define RTL8291_A0_REG28_ADDR                                                                                   (0x28)
  #define RTL8291_A0_REG28_A0_REG28_OFFSET                                                                      (0)
  #define RTL8291_A0_REG28_A0_REG28_MASK                                                                        (0xFF << RTL8291_A0_REG28_A0_REG28_OFFSET)

#define RTL8291_A0_REG29_ADDR                                                                                   (0x29)
  #define RTL8291_A0_REG29_A0_REG29_OFFSET                                                                      (0)
  #define RTL8291_A0_REG29_A0_REG29_MASK                                                                        (0xFF << RTL8291_A0_REG29_A0_REG29_OFFSET)

#define RTL8291_A0_REG2A_ADDR                                                                                   (0x2A)
  #define RTL8291_A0_REG2A_A0_REG2A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG2A_A0_REG2A_MASK                                                                        (0xFF << RTL8291_A0_REG2A_A0_REG2A_OFFSET)

#define RTL8291_A0_REG2B_ADDR                                                                                   (0x2B)
  #define RTL8291_A0_REG2B_A0_REG2B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG2B_A0_REG2B_MASK                                                                        (0xFF << RTL8291_A0_REG2B_A0_REG2B_OFFSET)

#define RTL8291_A0_REG2C_ADDR                                                                                   (0x2C)
  #define RTL8291_A0_REG2C_A0_REG2C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG2C_A0_REG2C_MASK                                                                        (0xFF << RTL8291_A0_REG2C_A0_REG2C_OFFSET)

#define RTL8291_A0_REG2D_ADDR                                                                                   (0x2D)
  #define RTL8291_A0_REG2D_A0_REG2D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG2D_A0_REG2D_MASK                                                                        (0xFF << RTL8291_A0_REG2D_A0_REG2D_OFFSET)

#define RTL8291_A0_REG2E_ADDR                                                                                   (0x2E)
  #define RTL8291_A0_REG2E_A0_REG2E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG2E_A0_REG2E_MASK                                                                        (0xFF << RTL8291_A0_REG2E_A0_REG2E_OFFSET)

#define RTL8291_A0_REG2F_ADDR                                                                                   (0x2F)
  #define RTL8291_A0_REG2F_A0_REG2F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG2F_A0_REG2F_MASK                                                                        (0xFF << RTL8291_A0_REG2F_A0_REG2F_OFFSET)

#define RTL8291_A0_REG30_ADDR                                                                                   (0x30)
  #define RTL8291_A0_REG30_A0_REG30_OFFSET                                                                      (0)
  #define RTL8291_A0_REG30_A0_REG30_MASK                                                                        (0xFF << RTL8291_A0_REG30_A0_REG30_OFFSET)

#define RTL8291_A0_REG31_ADDR                                                                                   (0x31)
  #define RTL8291_A0_REG31_A0_REG31_OFFSET                                                                      (0)
  #define RTL8291_A0_REG31_A0_REG31_MASK                                                                        (0xFF << RTL8291_A0_REG31_A0_REG31_OFFSET)

#define RTL8291_A0_REG32_ADDR                                                                                   (0x32)
  #define RTL8291_A0_REG32_A0_REG32_OFFSET                                                                      (0)
  #define RTL8291_A0_REG32_A0_REG32_MASK                                                                        (0xFF << RTL8291_A0_REG32_A0_REG32_OFFSET)

#define RTL8291_A0_REG33_ADDR                                                                                   (0x33)
  #define RTL8291_A0_REG33_A0_REG33_OFFSET                                                                      (0)
  #define RTL8291_A0_REG33_A0_REG33_MASK                                                                        (0xFF << RTL8291_A0_REG33_A0_REG33_OFFSET)

#define RTL8291_A0_REG34_ADDR                                                                                   (0x34)
  #define RTL8291_A0_REG34_A0_REG34_OFFSET                                                                      (0)
  #define RTL8291_A0_REG34_A0_REG34_MASK                                                                        (0xFF << RTL8291_A0_REG34_A0_REG34_OFFSET)

#define RTL8291_A0_REG35_ADDR                                                                                   (0x35)
  #define RTL8291_A0_REG35_A0_REG35_OFFSET                                                                      (0)
  #define RTL8291_A0_REG35_A0_REG35_MASK                                                                        (0xFF << RTL8291_A0_REG35_A0_REG35_OFFSET)

#define RTL8291_A0_REG36_ADDR                                                                                   (0x36)
  #define RTL8291_A0_REG36_A0_REG36_OFFSET                                                                      (0)
  #define RTL8291_A0_REG36_A0_REG36_MASK                                                                        (0xFF << RTL8291_A0_REG36_A0_REG36_OFFSET)

#define RTL8291_A0_REG37_ADDR                                                                                   (0x37)
  #define RTL8291_A0_REG37_A0_REG37_OFFSET                                                                      (0)
  #define RTL8291_A0_REG37_A0_REG37_MASK                                                                        (0xFF << RTL8291_A0_REG37_A0_REG37_OFFSET)

#define RTL8291_A0_REG38_ADDR                                                                                   (0x38)
  #define RTL8291_A0_REG38_A0_REG38_OFFSET                                                                      (0)
  #define RTL8291_A0_REG38_A0_REG38_MASK                                                                        (0xFF << RTL8291_A0_REG38_A0_REG38_OFFSET)

#define RTL8291_A0_REG39_ADDR                                                                                   (0x39)
  #define RTL8291_A0_REG39_A0_REG39_OFFSET                                                                      (0)
  #define RTL8291_A0_REG39_A0_REG39_MASK                                                                        (0xFF << RTL8291_A0_REG39_A0_REG39_OFFSET)

#define RTL8291_A0_REG3A_ADDR                                                                                   (0x3A)
  #define RTL8291_A0_REG3A_A0_REG3A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG3A_A0_REG3A_MASK                                                                        (0xFF << RTL8291_A0_REG3A_A0_REG3A_OFFSET)

#define RTL8291_A0_REG3B_ADDR                                                                                   (0x3B)
  #define RTL8291_A0_REG3B_A0_REG3B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG3B_A0_REG3B_MASK                                                                        (0xFF << RTL8291_A0_REG3B_A0_REG3B_OFFSET)

#define RTL8291_A0_REG3C_ADDR                                                                                   (0x3C)
  #define RTL8291_A0_REG3C_A0_REG3C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG3C_A0_REG3C_MASK                                                                        (0xFF << RTL8291_A0_REG3C_A0_REG3C_OFFSET)

#define RTL8291_A0_REG3D_ADDR                                                                                   (0x3D)
  #define RTL8291_A0_REG3D_A0_REG3D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG3D_A0_REG3D_MASK                                                                        (0xFF << RTL8291_A0_REG3D_A0_REG3D_OFFSET)

#define RTL8291_A0_REG3E_ADDR                                                                                   (0x3E)
  #define RTL8291_A0_REG3E_A0_REG3E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG3E_A0_REG3E_MASK                                                                        (0xFF << RTL8291_A0_REG3E_A0_REG3E_OFFSET)

#define RTL8291_A0_REG3F_ADDR                                                                                   (0x3F)
  #define RTL8291_A0_REG3F_A0_REG3F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG3F_A0_REG3F_MASK                                                                        (0xFF << RTL8291_A0_REG3F_A0_REG3F_OFFSET)

#define RTL8291_A0_REG40_ADDR                                                                                   (0x40)
  #define RTL8291_A0_REG40_A0_REG40_OFFSET                                                                      (0)
  #define RTL8291_A0_REG40_A0_REG40_MASK                                                                        (0xFF << RTL8291_A0_REG40_A0_REG40_OFFSET)

#define RTL8291_A0_REG41_ADDR                                                                                   (0x41)
  #define RTL8291_A0_REG41_A0_REG41_OFFSET                                                                      (0)
  #define RTL8291_A0_REG41_A0_REG41_MASK                                                                        (0xFF << RTL8291_A0_REG41_A0_REG41_OFFSET)

#define RTL8291_A0_REG42_ADDR                                                                                   (0x42)
  #define RTL8291_A0_REG42_A0_REG42_OFFSET                                                                      (0)
  #define RTL8291_A0_REG42_A0_REG42_MASK                                                                        (0xFF << RTL8291_A0_REG42_A0_REG42_OFFSET)

#define RTL8291_A0_REG43_ADDR                                                                                   (0x43)
  #define RTL8291_A0_REG43_A0_REG43_OFFSET                                                                      (0)
  #define RTL8291_A0_REG43_A0_REG43_MASK                                                                        (0xFF << RTL8291_A0_REG43_A0_REG43_OFFSET)

#define RTL8291_A0_REG44_ADDR                                                                                   (0x44)
  #define RTL8291_A0_REG44_A0_REG44_OFFSET                                                                      (0)
  #define RTL8291_A0_REG44_A0_REG44_MASK                                                                        (0xFF << RTL8291_A0_REG44_A0_REG44_OFFSET)

#define RTL8291_A0_REG45_ADDR                                                                                   (0x45)
  #define RTL8291_A0_REG45_A0_REG45_OFFSET                                                                      (0)
  #define RTL8291_A0_REG45_A0_REG45_MASK                                                                        (0xFF << RTL8291_A0_REG45_A0_REG45_OFFSET)

#define RTL8291_A0_REG46_ADDR                                                                                   (0x46)
  #define RTL8291_A0_REG46_A0_REG46_OFFSET                                                                      (0)
  #define RTL8291_A0_REG46_A0_REG46_MASK                                                                        (0xFF << RTL8291_A0_REG46_A0_REG46_OFFSET)

#define RTL8291_A0_REG47_ADDR                                                                                   (0x47)
  #define RTL8291_A0_REG47_A0_REG47_OFFSET                                                                      (0)
  #define RTL8291_A0_REG47_A0_REG47_MASK                                                                        (0xFF << RTL8291_A0_REG47_A0_REG47_OFFSET)

#define RTL8291_A0_REG48_ADDR                                                                                   (0x48)
  #define RTL8291_A0_REG48_A0_REG48_OFFSET                                                                      (0)
  #define RTL8291_A0_REG48_A0_REG48_MASK                                                                        (0xFF << RTL8291_A0_REG48_A0_REG48_OFFSET)

#define RTL8291_A0_REG49_ADDR                                                                                   (0x49)
  #define RTL8291_A0_REG49_A0_REG49_OFFSET                                                                      (0)
  #define RTL8291_A0_REG49_A0_REG49_MASK                                                                        (0xFF << RTL8291_A0_REG49_A0_REG49_OFFSET)

#define RTL8291_A0_REG4A_ADDR                                                                                   (0x4A)
  #define RTL8291_A0_REG4A_A0_REG4A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG4A_A0_REG4A_MASK                                                                        (0xFF << RTL8291_A0_REG4A_A0_REG4A_OFFSET)

#define RTL8291_A0_REG4B_ADDR                                                                                   (0x4B)
  #define RTL8291_A0_REG4B_A0_REG4B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG4B_A0_REG4B_MASK                                                                        (0xFF << RTL8291_A0_REG4B_A0_REG4B_OFFSET)

#define RTL8291_A0_REG4C_ADDR                                                                                   (0x4C)
  #define RTL8291_A0_REG4C_A0_REG4C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG4C_A0_REG4C_MASK                                                                        (0xFF << RTL8291_A0_REG4C_A0_REG4C_OFFSET)

#define RTL8291_A0_REG4D_ADDR                                                                                   (0x4D)
  #define RTL8291_A0_REG4D_A0_REG4D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG4D_A0_REG4D_MASK                                                                        (0xFF << RTL8291_A0_REG4D_A0_REG4D_OFFSET)

#define RTL8291_A0_REG4E_ADDR                                                                                   (0x4E)
  #define RTL8291_A0_REG4E_A0_REG4E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG4E_A0_REG4E_MASK                                                                        (0xFF << RTL8291_A0_REG4E_A0_REG4E_OFFSET)

#define RTL8291_A0_REG4F_ADDR                                                                                   (0x4F)
  #define RTL8291_A0_REG4F_A0_REG4F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG4F_A0_REG4F_MASK                                                                        (0xFF << RTL8291_A0_REG4F_A0_REG4F_OFFSET)

#define RTL8291_A0_REG50_ADDR                                                                                   (0x50)
  #define RTL8291_A0_REG50_A0_REG50_OFFSET                                                                      (0)
  #define RTL8291_A0_REG50_A0_REG50_MASK                                                                        (0xFF << RTL8291_A0_REG50_A0_REG50_OFFSET)

#define RTL8291_A0_REG51_ADDR                                                                                   (0x51)
  #define RTL8291_A0_REG51_A0_REG51_OFFSET                                                                      (0)
  #define RTL8291_A0_REG51_A0_REG51_MASK                                                                        (0xFF << RTL8291_A0_REG51_A0_REG51_OFFSET)

#define RTL8291_A0_REG52_ADDR                                                                                   (0x52)
  #define RTL8291_A0_REG52_A0_REG52_OFFSET                                                                      (0)
  #define RTL8291_A0_REG52_A0_REG52_MASK                                                                        (0xFF << RTL8291_A0_REG52_A0_REG52_OFFSET)

#define RTL8291_A0_REG53_ADDR                                                                                   (0x53)
  #define RTL8291_A0_REG53_A0_REG53_OFFSET                                                                      (0)
  #define RTL8291_A0_REG53_A0_REG53_MASK                                                                        (0xFF << RTL8291_A0_REG53_A0_REG53_OFFSET)

#define RTL8291_A0_REG54_ADDR                                                                                   (0x54)
  #define RTL8291_A0_REG54_A0_REG54_OFFSET                                                                      (0)
  #define RTL8291_A0_REG54_A0_REG54_MASK                                                                        (0xFF << RTL8291_A0_REG54_A0_REG54_OFFSET)

#define RTL8291_A0_REG55_ADDR                                                                                   (0x55)
  #define RTL8291_A0_REG55_A0_REG55_OFFSET                                                                      (0)
  #define RTL8291_A0_REG55_A0_REG55_MASK                                                                        (0xFF << RTL8291_A0_REG55_A0_REG55_OFFSET)

#define RTL8291_A0_REG56_ADDR                                                                                   (0x56)
  #define RTL8291_A0_REG56_A0_REG56_OFFSET                                                                      (0)
  #define RTL8291_A0_REG56_A0_REG56_MASK                                                                        (0xFF << RTL8291_A0_REG56_A0_REG56_OFFSET)

#define RTL8291_A0_REG57_ADDR                                                                                   (0x57)
  #define RTL8291_A0_REG57_A0_REG57_OFFSET                                                                      (0)
  #define RTL8291_A0_REG57_A0_REG57_MASK                                                                        (0xFF << RTL8291_A0_REG57_A0_REG57_OFFSET)

#define RTL8291_A0_REG58_ADDR                                                                                   (0x58)
  #define RTL8291_A0_REG58_A0_REG58_OFFSET                                                                      (0)
  #define RTL8291_A0_REG58_A0_REG58_MASK                                                                        (0xFF << RTL8291_A0_REG58_A0_REG58_OFFSET)

#define RTL8291_A0_REG59_ADDR                                                                                   (0x59)
  #define RTL8291_A0_REG59_A0_REG59_OFFSET                                                                      (0)
  #define RTL8291_A0_REG59_A0_REG59_MASK                                                                        (0xFF << RTL8291_A0_REG59_A0_REG59_OFFSET)

#define RTL8291_A0_REG5A_ADDR                                                                                   (0x5A)
  #define RTL8291_A0_REG5A_A0_REG5A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG5A_A0_REG5A_MASK                                                                        (0xFF << RTL8291_A0_REG5A_A0_REG5A_OFFSET)

#define RTL8291_A0_REG5B_ADDR                                                                                   (0x5B)
  #define RTL8291_A0_REG5B_A0_REG5B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG5B_A0_REG5B_MASK                                                                        (0xFF << RTL8291_A0_REG5B_A0_REG5B_OFFSET)

#define RTL8291_A0_REG5C_ADDR                                                                                   (0x5C)
  #define RTL8291_A0_REG5C_A0_REG5C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG5C_A0_REG5C_MASK                                                                        (0xFF << RTL8291_A0_REG5C_A0_REG5C_OFFSET)

#define RTL8291_A0_REG5D_ADDR                                                                                   (0x5D)
  #define RTL8291_A0_REG5D_A0_REG5D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG5D_A0_REG5D_MASK                                                                        (0xFF << RTL8291_A0_REG5D_A0_REG5D_OFFSET)

#define RTL8291_A0_REG5E_ADDR                                                                                   (0x5E)
  #define RTL8291_A0_REG5E_A0_REG5E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG5E_A0_REG5E_MASK                                                                        (0xFF << RTL8291_A0_REG5E_A0_REG5E_OFFSET)

#define RTL8291_A0_REG5F_ADDR                                                                                   (0x5F)
  #define RTL8291_A0_REG5F_A0_REG5F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG5F_A0_REG5F_MASK                                                                        (0xFF << RTL8291_A0_REG5F_A0_REG5F_OFFSET)

#define RTL8291_A0_REG60_ADDR                                                                                   (0x60)
  #define RTL8291_A0_REG60_A0_REG60_OFFSET                                                                      (0)
  #define RTL8291_A0_REG60_A0_REG60_MASK                                                                        (0xFF << RTL8291_A0_REG60_A0_REG60_OFFSET)

#define RTL8291_A0_REG61_ADDR                                                                                   (0x61)
  #define RTL8291_A0_REG61_A0_REG61_OFFSET                                                                      (0)
  #define RTL8291_A0_REG61_A0_REG61_MASK                                                                        (0xFF << RTL8291_A0_REG61_A0_REG61_OFFSET)

#define RTL8291_A0_REG62_ADDR                                                                                   (0x62)
  #define RTL8291_A0_REG62_A0_REG62_OFFSET                                                                      (0)
  #define RTL8291_A0_REG62_A0_REG62_MASK                                                                        (0xFF << RTL8291_A0_REG62_A0_REG62_OFFSET)

#define RTL8291_A0_REG63_ADDR                                                                                   (0x63)
  #define RTL8291_A0_REG63_A0_REG63_OFFSET                                                                      (0)
  #define RTL8291_A0_REG63_A0_REG63_MASK                                                                        (0xFF << RTL8291_A0_REG63_A0_REG63_OFFSET)

#define RTL8291_A0_REG64_ADDR                                                                                   (0x64)
  #define RTL8291_A0_REG64_A0_REG64_OFFSET                                                                      (0)
  #define RTL8291_A0_REG64_A0_REG64_MASK                                                                        (0xFF << RTL8291_A0_REG64_A0_REG64_OFFSET)

#define RTL8291_A0_REG65_ADDR                                                                                   (0x65)
  #define RTL8291_A0_REG65_A0_REG65_OFFSET                                                                      (0)
  #define RTL8291_A0_REG65_A0_REG65_MASK                                                                        (0xFF << RTL8291_A0_REG65_A0_REG65_OFFSET)

#define RTL8291_A0_REG66_ADDR                                                                                   (0x66)
  #define RTL8291_A0_REG66_A0_REG66_OFFSET                                                                      (0)
  #define RTL8291_A0_REG66_A0_REG66_MASK                                                                        (0xFF << RTL8291_A0_REG66_A0_REG66_OFFSET)

#define RTL8291_A0_REG67_ADDR                                                                                   (0x67)
  #define RTL8291_A0_REG67_A0_REG67_OFFSET                                                                      (0)
  #define RTL8291_A0_REG67_A0_REG67_MASK                                                                        (0xFF << RTL8291_A0_REG67_A0_REG67_OFFSET)

#define RTL8291_A0_REG68_ADDR                                                                                   (0x68)
  #define RTL8291_A0_REG68_A0_REG68_OFFSET                                                                      (0)
  #define RTL8291_A0_REG68_A0_REG68_MASK                                                                        (0xFF << RTL8291_A0_REG68_A0_REG68_OFFSET)

#define RTL8291_A0_REG69_ADDR                                                                                   (0x69)
  #define RTL8291_A0_REG69_A0_REG69_OFFSET                                                                      (0)
  #define RTL8291_A0_REG69_A0_REG69_MASK                                                                        (0xFF << RTL8291_A0_REG69_A0_REG69_OFFSET)

#define RTL8291_A0_REG6A_ADDR                                                                                   (0x6A)
  #define RTL8291_A0_REG6A_A0_REG6A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG6A_A0_REG6A_MASK                                                                        (0xFF << RTL8291_A0_REG6A_A0_REG6A_OFFSET)

#define RTL8291_A0_REG6B_ADDR                                                                                   (0x6B)
  #define RTL8291_A0_REG6B_A0_REG6B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG6B_A0_REG6B_MASK                                                                        (0xFF << RTL8291_A0_REG6B_A0_REG6B_OFFSET)

#define RTL8291_A0_REG6C_ADDR                                                                                   (0x6C)
  #define RTL8291_A0_REG6C_A0_REG6C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG6C_A0_REG6C_MASK                                                                        (0xFF << RTL8291_A0_REG6C_A0_REG6C_OFFSET)

#define RTL8291_A0_REG6D_ADDR                                                                                   (0x6D)
  #define RTL8291_A0_REG6D_A0_REG6D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG6D_A0_REG6D_MASK                                                                        (0xFF << RTL8291_A0_REG6D_A0_REG6D_OFFSET)

#define RTL8291_A0_REG6E_ADDR                                                                                   (0x6E)
  #define RTL8291_A0_REG6E_A0_REG6E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG6E_A0_REG6E_MASK                                                                        (0xFF << RTL8291_A0_REG6E_A0_REG6E_OFFSET)

#define RTL8291_A0_REG6F_ADDR                                                                                   (0x6F)
  #define RTL8291_A0_REG6F_A0_REG6F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG6F_A0_REG6F_MASK                                                                        (0xFF << RTL8291_A0_REG6F_A0_REG6F_OFFSET)

#define RTL8291_A0_REG70_ADDR                                                                                   (0x70)
  #define RTL8291_A0_REG70_A0_REG70_OFFSET                                                                      (0)
  #define RTL8291_A0_REG70_A0_REG70_MASK                                                                        (0xFF << RTL8291_A0_REG70_A0_REG70_OFFSET)

#define RTL8291_A0_REG71_ADDR                                                                                   (0x71)
  #define RTL8291_A0_REG71_A0_REG71_OFFSET                                                                      (0)
  #define RTL8291_A0_REG71_A0_REG71_MASK                                                                        (0xFF << RTL8291_A0_REG71_A0_REG71_OFFSET)

#define RTL8291_A0_REG72_ADDR                                                                                   (0x72)
  #define RTL8291_A0_REG72_A0_REG72_OFFSET                                                                      (0)
  #define RTL8291_A0_REG72_A0_REG72_MASK                                                                        (0xFF << RTL8291_A0_REG72_A0_REG72_OFFSET)

#define RTL8291_A0_REG73_ADDR                                                                                   (0x73)
  #define RTL8291_A0_REG73_A0_REG73_OFFSET                                                                      (0)
  #define RTL8291_A0_REG73_A0_REG73_MASK                                                                        (0xFF << RTL8291_A0_REG73_A0_REG73_OFFSET)

#define RTL8291_A0_REG74_ADDR                                                                                   (0x74)
  #define RTL8291_A0_REG74_A0_REG74_OFFSET                                                                      (0)
  #define RTL8291_A0_REG74_A0_REG74_MASK                                                                        (0xFF << RTL8291_A0_REG74_A0_REG74_OFFSET)

#define RTL8291_A0_REG75_ADDR                                                                                   (0x75)
  #define RTL8291_A0_REG75_A0_REG75_OFFSET                                                                      (0)
  #define RTL8291_A0_REG75_A0_REG75_MASK                                                                        (0xFF << RTL8291_A0_REG75_A0_REG75_OFFSET)

#define RTL8291_A0_REG76_ADDR                                                                                   (0x76)
  #define RTL8291_A0_REG76_A0_REG76_OFFSET                                                                      (0)
  #define RTL8291_A0_REG76_A0_REG76_MASK                                                                        (0xFF << RTL8291_A0_REG76_A0_REG76_OFFSET)

#define RTL8291_A0_REG77_ADDR                                                                                   (0x77)
  #define RTL8291_A0_REG77_A0_REG77_OFFSET                                                                      (0)
  #define RTL8291_A0_REG77_A0_REG77_MASK                                                                        (0xFF << RTL8291_A0_REG77_A0_REG77_OFFSET)

#define RTL8291_A0_REG78_ADDR                                                                                   (0x78)
  #define RTL8291_A0_REG78_A0_REG78_OFFSET                                                                      (0)
  #define RTL8291_A0_REG78_A0_REG78_MASK                                                                        (0xFF << RTL8291_A0_REG78_A0_REG78_OFFSET)

#define RTL8291_A0_REG79_ADDR                                                                                   (0x79)
  #define RTL8291_A0_REG79_A0_REG79_OFFSET                                                                      (0)
  #define RTL8291_A0_REG79_A0_REG79_MASK                                                                        (0xFF << RTL8291_A0_REG79_A0_REG79_OFFSET)

#define RTL8291_A0_REG7A_ADDR                                                                                   (0x7A)
  #define RTL8291_A0_REG7A_A0_REG7A_OFFSET                                                                      (0)
  #define RTL8291_A0_REG7A_A0_REG7A_MASK                                                                        (0xFF << RTL8291_A0_REG7A_A0_REG7A_OFFSET)

#define RTL8291_A0_REG7B_ADDR                                                                                   (0x7B)
  #define RTL8291_A0_REG7B_A0_REG7B_OFFSET                                                                      (0)
  #define RTL8291_A0_REG7B_A0_REG7B_MASK                                                                        (0xFF << RTL8291_A0_REG7B_A0_REG7B_OFFSET)

#define RTL8291_A0_REG7C_ADDR                                                                                   (0x7C)
  #define RTL8291_A0_REG7C_A0_REG7C_OFFSET                                                                      (0)
  #define RTL8291_A0_REG7C_A0_REG7C_MASK                                                                        (0xFF << RTL8291_A0_REG7C_A0_REG7C_OFFSET)

#define RTL8291_A0_REG7D_ADDR                                                                                   (0x7D)
  #define RTL8291_A0_REG7D_A0_REG7D_OFFSET                                                                      (0)
  #define RTL8291_A0_REG7D_A0_REG7D_MASK                                                                        (0xFF << RTL8291_A0_REG7D_A0_REG7D_OFFSET)

#define RTL8291_A0_REG7E_ADDR                                                                                   (0x7E)
  #define RTL8291_A0_REG7E_A0_REG7E_OFFSET                                                                      (0)
  #define RTL8291_A0_REG7E_A0_REG7E_MASK                                                                        (0xFF << RTL8291_A0_REG7E_A0_REG7E_OFFSET)

#define RTL8291_A0_REG7F_ADDR                                                                                   (0x7F)
  #define RTL8291_A0_REG7F_A0_REG7F_OFFSET                                                                      (0)
  #define RTL8291_A0_REG7F_A0_REG7F_MASK                                                                        (0xFF << RTL8291_A0_REG7F_A0_REG7F_OFFSET)

#define RTL8291_A0_HIGH_REG00_ADDR                                                                              (0x80)
  #define RTL8291_A0_HIGH_REG00_A0_HIGH_REG00_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG00_A0_HIGH_REG00_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG00_A0_HIGH_REG00_OFFSET)

#define RTL8291_A0_HIGH_REG01_ADDR                                                                              (0x81)
  #define RTL8291_A0_HIGH_REG01_A0_HIGH_REG01_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG01_A0_HIGH_REG01_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG01_A0_HIGH_REG01_OFFSET)

#define RTL8291_A0_HIGH_REG02_ADDR                                                                              (0x82)
  #define RTL8291_A0_HIGH_REG02_A0_HIGH_REG02_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG02_A0_HIGH_REG02_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG02_A0_HIGH_REG02_OFFSET)

#define RTL8291_A0_HIGH_REG03_ADDR                                                                              (0x83)
  #define RTL8291_A0_HIGH_REG03_A0_HIGH_REG03_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG03_A0_HIGH_REG03_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG03_A0_HIGH_REG03_OFFSET)

#define RTL8291_A0_HIGH_REG04_ADDR                                                                              (0x84)
  #define RTL8291_A0_HIGH_REG04_A0_HIGH_REG04_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG04_A0_HIGH_REG04_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG04_A0_HIGH_REG04_OFFSET)

#define RTL8291_A0_HIGH_REG05_ADDR                                                                              (0x85)
  #define RTL8291_A0_HIGH_REG05_A0_HIGH_REG05_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG05_A0_HIGH_REG05_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG05_A0_HIGH_REG05_OFFSET)

#define RTL8291_A0_HIGH_REG06_ADDR                                                                              (0x86)
  #define RTL8291_A0_HIGH_REG06_A0_HIGH_REG06_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG06_A0_HIGH_REG06_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG06_A0_HIGH_REG06_OFFSET)

#define RTL8291_A0_HIGH_REG07_ADDR                                                                              (0x87)
  #define RTL8291_A0_HIGH_REG07_A0_HIGH_REG07_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG07_A0_HIGH_REG07_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG07_A0_HIGH_REG07_OFFSET)

#define RTL8291_A0_HIGH_REG08_ADDR                                                                              (0x88)
  #define RTL8291_A0_HIGH_REG08_A0_HIGH_REG08_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG08_A0_HIGH_REG08_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG08_A0_HIGH_REG08_OFFSET)

#define RTL8291_A0_HIGH_REG09_ADDR                                                                              (0x89)
  #define RTL8291_A0_HIGH_REG09_A0_HIGH_REG09_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG09_A0_HIGH_REG09_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG09_A0_HIGH_REG09_OFFSET)

#define RTL8291_A0_HIGH_REG0A_ADDR                                                                              (0x8A)
  #define RTL8291_A0_HIGH_REG0A_A0_HIGH_REG0A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG0A_A0_HIGH_REG0A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG0A_A0_HIGH_REG0A_OFFSET)

#define RTL8291_A0_HIGH_REG0B_ADDR                                                                              (0x8B)
  #define RTL8291_A0_HIGH_REG0B_A0_HIGH_REG0B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG0B_A0_HIGH_REG0B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG0B_A0_HIGH_REG0B_OFFSET)

#define RTL8291_A0_HIGH_REG0C_ADDR                                                                              (0x8C)
  #define RTL8291_A0_HIGH_REG0C_A0_HIGH_REG0C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG0C_A0_HIGH_REG0C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG0C_A0_HIGH_REG0C_OFFSET)

#define RTL8291_A0_HIGH_REG0D_ADDR                                                                              (0x8D)
  #define RTL8291_A0_HIGH_REG0D_A0_HIGH_REG0D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG0D_A0_HIGH_REG0D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG0D_A0_HIGH_REG0D_OFFSET)

#define RTL8291_A0_HIGH_REG0E_ADDR                                                                              (0x8E)
  #define RTL8291_A0_HIGH_REG0E_A0_HIGH_REG0E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG0E_A0_HIGH_REG0E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG0E_A0_HIGH_REG0E_OFFSET)

#define RTL8291_A0_HIGH_REG0F_ADDR                                                                              (0x8F)
  #define RTL8291_A0_HIGH_REG0F_A0_HIGH_REG0F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG0F_A0_HIGH_REG0F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG0F_A0_HIGH_REG0F_OFFSET)

#define RTL8291_A0_HIGH_REG10_ADDR                                                                              (0x90)
  #define RTL8291_A0_HIGH_REG10_A0_HIGH_REG10_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG10_A0_HIGH_REG10_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG10_A0_HIGH_REG10_OFFSET)

#define RTL8291_A0_HIGH_REG11_ADDR                                                                              (0x91)
  #define RTL8291_A0_HIGH_REG11_A0_HIGH_REG11_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG11_A0_HIGH_REG11_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG11_A0_HIGH_REG11_OFFSET)

#define RTL8291_A0_HIGH_REG12_ADDR                                                                              (0x92)
  #define RTL8291_A0_HIGH_REG12_A0_HIGH_REG12_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG12_A0_HIGH_REG12_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG12_A0_HIGH_REG12_OFFSET)

#define RTL8291_A0_HIGH_REG13_ADDR                                                                              (0x93)
  #define RTL8291_A0_HIGH_REG13_A0_HIGH_REG13_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG13_A0_HIGH_REG13_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG13_A0_HIGH_REG13_OFFSET)

#define RTL8291_A0_HIGH_REG14_ADDR                                                                              (0x94)
  #define RTL8291_A0_HIGH_REG14_A0_HIGH_REG14_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG14_A0_HIGH_REG14_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG14_A0_HIGH_REG14_OFFSET)

#define RTL8291_A0_HIGH_REG15_ADDR                                                                              (0x95)
  #define RTL8291_A0_HIGH_REG15_A0_HIGH_REG15_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG15_A0_HIGH_REG15_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG15_A0_HIGH_REG15_OFFSET)

#define RTL8291_A0_HIGH_REG16_ADDR                                                                              (0x96)
  #define RTL8291_A0_HIGH_REG16_A0_HIGH_REG16_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG16_A0_HIGH_REG16_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG16_A0_HIGH_REG16_OFFSET)

#define RTL8291_A0_HIGH_REG17_ADDR                                                                              (0x97)
  #define RTL8291_A0_HIGH_REG17_A0_HIGH_REG17_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG17_A0_HIGH_REG17_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG17_A0_HIGH_REG17_OFFSET)

#define RTL8291_A0_HIGH_REG18_ADDR                                                                              (0x98)
  #define RTL8291_A0_HIGH_REG18_A0_HIGH_REG18_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG18_A0_HIGH_REG18_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG18_A0_HIGH_REG18_OFFSET)

#define RTL8291_A0_HIGH_REG19_ADDR                                                                              (0x99)
  #define RTL8291_A0_HIGH_REG19_A0_HIGH_REG19_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG19_A0_HIGH_REG19_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG19_A0_HIGH_REG19_OFFSET)

#define RTL8291_A0_HIGH_REG1A_ADDR                                                                              (0x9A)
  #define RTL8291_A0_HIGH_REG1A_A0_HIGH_REG1A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG1A_A0_HIGH_REG1A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG1A_A0_HIGH_REG1A_OFFSET)

#define RTL8291_A0_HIGH_REG1B_ADDR                                                                              (0x9B)
  #define RTL8291_A0_HIGH_REG1B_A0_HIGH_REG1B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG1B_A0_HIGH_REG1B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG1B_A0_HIGH_REG1B_OFFSET)

#define RTL8291_A0_HIGH_REG1C_ADDR                                                                              (0x9C)
  #define RTL8291_A0_HIGH_REG1C_A0_HIGH_REG1C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG1C_A0_HIGH_REG1C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG1C_A0_HIGH_REG1C_OFFSET)

#define RTL8291_A0_HIGH_REG1D_ADDR                                                                              (0x9D)
  #define RTL8291_A0_HIGH_REG1D_A0_HIGH_REG1D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG1D_A0_HIGH_REG1D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG1D_A0_HIGH_REG1D_OFFSET)

#define RTL8291_A0_HIGH_REG1E_ADDR                                                                              (0x9E)
  #define RTL8291_A0_HIGH_REG1E_A0_HIGH_REG1E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG1E_A0_HIGH_REG1E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG1E_A0_HIGH_REG1E_OFFSET)

#define RTL8291_A0_HIGH_REG1F_ADDR                                                                              (0x9F)
  #define RTL8291_A0_HIGH_REG1F_A0_HIGH_REG1F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG1F_A0_HIGH_REG1F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG1F_A0_HIGH_REG1F_OFFSET)

#define RTL8291_A0_HIGH_REG20_ADDR                                                                              (0xA0)
  #define RTL8291_A0_HIGH_REG20_A0_HIGH_REG20_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG20_A0_HIGH_REG20_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG20_A0_HIGH_REG20_OFFSET)

#define RTL8291_A0_HIGH_REG21_ADDR                                                                              (0xA1)
  #define RTL8291_A0_HIGH_REG21_A0_HIGH_REG21_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG21_A0_HIGH_REG21_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG21_A0_HIGH_REG21_OFFSET)

#define RTL8291_A0_HIGH_REG22_ADDR                                                                              (0xA2)
  #define RTL8291_A0_HIGH_REG22_A0_HIGH_REG22_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG22_A0_HIGH_REG22_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG22_A0_HIGH_REG22_OFFSET)

#define RTL8291_A0_HIGH_REG23_ADDR                                                                              (0xA3)
  #define RTL8291_A0_HIGH_REG23_A0_HIGH_REG23_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG23_A0_HIGH_REG23_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG23_A0_HIGH_REG23_OFFSET)

#define RTL8291_A0_HIGH_REG24_ADDR                                                                              (0xA4)
  #define RTL8291_A0_HIGH_REG24_A0_HIGH_REG24_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG24_A0_HIGH_REG24_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG24_A0_HIGH_REG24_OFFSET)

#define RTL8291_A0_HIGH_REG25_ADDR                                                                              (0xA5)
  #define RTL8291_A0_HIGH_REG25_A0_HIGH_REG25_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG25_A0_HIGH_REG25_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG25_A0_HIGH_REG25_OFFSET)

#define RTL8291_A0_HIGH_REG26_ADDR                                                                              (0xA6)
  #define RTL8291_A0_HIGH_REG26_A0_HIGH_REG26_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG26_A0_HIGH_REG26_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG26_A0_HIGH_REG26_OFFSET)

#define RTL8291_A0_HIGH_REG27_ADDR                                                                              (0xA7)
  #define RTL8291_A0_HIGH_REG27_A0_HIGH_REG27_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG27_A0_HIGH_REG27_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG27_A0_HIGH_REG27_OFFSET)

#define RTL8291_A0_HIGH_REG28_ADDR                                                                              (0xA8)
  #define RTL8291_A0_HIGH_REG28_A0_HIGH_REG28_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG28_A0_HIGH_REG28_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG28_A0_HIGH_REG28_OFFSET)

#define RTL8291_A0_HIGH_REG29_ADDR                                                                              (0xA9)
  #define RTL8291_A0_HIGH_REG29_A0_HIGH_REG29_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG29_A0_HIGH_REG29_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG29_A0_HIGH_REG29_OFFSET)

#define RTL8291_A0_HIGH_REG2A_ADDR                                                                              (0xAA)
  #define RTL8291_A0_HIGH_REG2A_A0_HIGH_REG2A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG2A_A0_HIGH_REG2A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG2A_A0_HIGH_REG2A_OFFSET)

#define RTL8291_A0_HIGH_REG2B_ADDR                                                                              (0xAB)
  #define RTL8291_A0_HIGH_REG2B_A0_HIGH_REG2B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG2B_A0_HIGH_REG2B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG2B_A0_HIGH_REG2B_OFFSET)

#define RTL8291_A0_HIGH_REG2C_ADDR                                                                              (0xAC)
  #define RTL8291_A0_HIGH_REG2C_A0_HIGH_REG2C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG2C_A0_HIGH_REG2C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG2C_A0_HIGH_REG2C_OFFSET)

#define RTL8291_A0_HIGH_REG2D_ADDR                                                                              (0xAD)
  #define RTL8291_A0_HIGH_REG2D_A0_HIGH_REG2D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG2D_A0_HIGH_REG2D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG2D_A0_HIGH_REG2D_OFFSET)

#define RTL8291_A0_HIGH_REG2E_ADDR                                                                              (0xAE)
  #define RTL8291_A0_HIGH_REG2E_A0_HIGH_REG2E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG2E_A0_HIGH_REG2E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG2E_A0_HIGH_REG2E_OFFSET)

#define RTL8291_A0_HIGH_REG2F_ADDR                                                                              (0xAF)
  #define RTL8291_A0_HIGH_REG2F_A0_HIGH_REG2F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG2F_A0_HIGH_REG2F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG2F_A0_HIGH_REG2F_OFFSET)

#define RTL8291_A0_HIGH_REG30_ADDR                                                                              (0xB0)
  #define RTL8291_A0_HIGH_REG30_A0_HIGH_REG30_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG30_A0_HIGH_REG30_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG30_A0_HIGH_REG30_OFFSET)

#define RTL8291_A0_HIGH_REG31_ADDR                                                                              (0xB1)
  #define RTL8291_A0_HIGH_REG31_A0_HIGH_REG31_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG31_A0_HIGH_REG31_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG31_A0_HIGH_REG31_OFFSET)

#define RTL8291_A0_HIGH_REG32_ADDR                                                                              (0xB2)
  #define RTL8291_A0_HIGH_REG32_A0_HIGH_REG32_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG32_A0_HIGH_REG32_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG32_A0_HIGH_REG32_OFFSET)

#define RTL8291_A0_HIGH_REG33_ADDR                                                                              (0xB3)
  #define RTL8291_A0_HIGH_REG33_A0_HIGH_REG33_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG33_A0_HIGH_REG33_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG33_A0_HIGH_REG33_OFFSET)

#define RTL8291_A0_HIGH_REG34_ADDR                                                                              (0xB4)
  #define RTL8291_A0_HIGH_REG34_A0_HIGH_REG34_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG34_A0_HIGH_REG34_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG34_A0_HIGH_REG34_OFFSET)

#define RTL8291_A0_HIGH_REG35_ADDR                                                                              (0xB5)
  #define RTL8291_A0_HIGH_REG35_A0_HIGH_REG35_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG35_A0_HIGH_REG35_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG35_A0_HIGH_REG35_OFFSET)

#define RTL8291_A0_HIGH_REG36_ADDR                                                                              (0xB6)
  #define RTL8291_A0_HIGH_REG36_A0_HIGH_REG36_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG36_A0_HIGH_REG36_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG36_A0_HIGH_REG36_OFFSET)

#define RTL8291_A0_HIGH_REG37_ADDR                                                                              (0xB7)
  #define RTL8291_A0_HIGH_REG37_A0_HIGH_REG37_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG37_A0_HIGH_REG37_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG37_A0_HIGH_REG37_OFFSET)

#define RTL8291_A0_HIGH_REG38_ADDR                                                                              (0xB8)
  #define RTL8291_A0_HIGH_REG38_A0_HIGH_REG38_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG38_A0_HIGH_REG38_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG38_A0_HIGH_REG38_OFFSET)

#define RTL8291_A0_HIGH_REG39_ADDR                                                                              (0xB9)
  #define RTL8291_A0_HIGH_REG39_A0_HIGH_REG39_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG39_A0_HIGH_REG39_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG39_A0_HIGH_REG39_OFFSET)

#define RTL8291_A0_HIGH_REG3A_ADDR                                                                              (0xBA)
  #define RTL8291_A0_HIGH_REG3A_A0_HIGH_REG3A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG3A_A0_HIGH_REG3A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG3A_A0_HIGH_REG3A_OFFSET)

#define RTL8291_A0_HIGH_REG3B_ADDR                                                                              (0xBB)
  #define RTL8291_A0_HIGH_REG3B_A0_HIGH_REG3B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG3B_A0_HIGH_REG3B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG3B_A0_HIGH_REG3B_OFFSET)

#define RTL8291_A0_HIGH_REG3C_ADDR                                                                              (0xBC)
  #define RTL8291_A0_HIGH_REG3C_A0_HIGH_REG3C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG3C_A0_HIGH_REG3C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG3C_A0_HIGH_REG3C_OFFSET)

#define RTL8291_A0_HIGH_REG3D_ADDR                                                                              (0xBD)
  #define RTL8291_A0_HIGH_REG3D_A0_HIGH_REG3D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG3D_A0_HIGH_REG3D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG3D_A0_HIGH_REG3D_OFFSET)

#define RTL8291_A0_HIGH_REG3E_ADDR                                                                              (0xBE)
  #define RTL8291_A0_HIGH_REG3E_A0_HIGH_REG3E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG3E_A0_HIGH_REG3E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG3E_A0_HIGH_REG3E_OFFSET)

#define RTL8291_A0_HIGH_REG3F_ADDR                                                                              (0xBF)
  #define RTL8291_A0_HIGH_REG3F_A0_HIGH_REG3F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG3F_A0_HIGH_REG3F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG3F_A0_HIGH_REG3F_OFFSET)

#define RTL8291_A0_HIGH_REG40_ADDR                                                                              (0xC0)
  #define RTL8291_A0_HIGH_REG40_A0_HIGH_REG40_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG40_A0_HIGH_REG40_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG40_A0_HIGH_REG40_OFFSET)

#define RTL8291_A0_HIGH_REG41_ADDR                                                                              (0xC1)
  #define RTL8291_A0_HIGH_REG41_A0_HIGH_REG41_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG41_A0_HIGH_REG41_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG41_A0_HIGH_REG41_OFFSET)

#define RTL8291_A0_HIGH_REG42_ADDR                                                                              (0xC2)
  #define RTL8291_A0_HIGH_REG42_A0_HIGH_REG42_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG42_A0_HIGH_REG42_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG42_A0_HIGH_REG42_OFFSET)

#define RTL8291_A0_HIGH_REG43_ADDR                                                                              (0xC3)
  #define RTL8291_A0_HIGH_REG43_A0_HIGH_REG43_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG43_A0_HIGH_REG43_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG43_A0_HIGH_REG43_OFFSET)

#define RTL8291_A0_HIGH_REG44_ADDR                                                                              (0xC4)
  #define RTL8291_A0_HIGH_REG44_A0_HIGH_REG44_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG44_A0_HIGH_REG44_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG44_A0_HIGH_REG44_OFFSET)

#define RTL8291_A0_HIGH_REG45_ADDR                                                                              (0xC5)
  #define RTL8291_A0_HIGH_REG45_A0_HIGH_REG45_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG45_A0_HIGH_REG45_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG45_A0_HIGH_REG45_OFFSET)

#define RTL8291_A0_HIGH_REG46_ADDR                                                                              (0xC6)
  #define RTL8291_A0_HIGH_REG46_A0_HIGH_REG46_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG46_A0_HIGH_REG46_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG46_A0_HIGH_REG46_OFFSET)

#define RTL8291_A0_HIGH_REG47_ADDR                                                                              (0xC7)
  #define RTL8291_A0_HIGH_REG47_A0_HIGH_REG47_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG47_A0_HIGH_REG47_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG47_A0_HIGH_REG47_OFFSET)

#define RTL8291_A0_HIGH_REG48_ADDR                                                                              (0xC8)
  #define RTL8291_A0_HIGH_REG48_A0_HIGH_REG48_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG48_A0_HIGH_REG48_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG48_A0_HIGH_REG48_OFFSET)

#define RTL8291_A0_HIGH_REG49_ADDR                                                                              (0xC9)
  #define RTL8291_A0_HIGH_REG49_A0_HIGH_REG49_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG49_A0_HIGH_REG49_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG49_A0_HIGH_REG49_OFFSET)

#define RTL8291_A0_HIGH_REG4A_ADDR                                                                              (0xCA)
  #define RTL8291_A0_HIGH_REG4A_A0_HIGH_REG4A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG4A_A0_HIGH_REG4A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG4A_A0_HIGH_REG4A_OFFSET)

#define RTL8291_A0_HIGH_REG4B_ADDR                                                                              (0xCB)
  #define RTL8291_A0_HIGH_REG4B_A0_HIGH_REG4B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG4B_A0_HIGH_REG4B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG4B_A0_HIGH_REG4B_OFFSET)

#define RTL8291_A0_HIGH_REG4C_ADDR                                                                              (0xCC)
  #define RTL8291_A0_HIGH_REG4C_A0_HIGH_REG4C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG4C_A0_HIGH_REG4C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG4C_A0_HIGH_REG4C_OFFSET)

#define RTL8291_A0_HIGH_REG4D_ADDR                                                                              (0xCD)
  #define RTL8291_A0_HIGH_REG4D_A0_HIGH_REG4D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG4D_A0_HIGH_REG4D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG4D_A0_HIGH_REG4D_OFFSET)

#define RTL8291_A0_HIGH_REG4E_ADDR                                                                              (0xCE)
  #define RTL8291_A0_HIGH_REG4E_A0_HIGH_REG4E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG4E_A0_HIGH_REG4E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG4E_A0_HIGH_REG4E_OFFSET)

#define RTL8291_A0_HIGH_REG4F_ADDR                                                                              (0xCF)
  #define RTL8291_A0_HIGH_REG4F_A0_HIGH_REG4F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG4F_A0_HIGH_REG4F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG4F_A0_HIGH_REG4F_OFFSET)

#define RTL8291_A0_HIGH_REG50_ADDR                                                                              (0xD0)
  #define RTL8291_A0_HIGH_REG50_A0_HIGH_REG50_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG50_A0_HIGH_REG50_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG50_A0_HIGH_REG50_OFFSET)

#define RTL8291_A0_HIGH_REG51_ADDR                                                                              (0xD1)
  #define RTL8291_A0_HIGH_REG51_A0_HIGH_REG51_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG51_A0_HIGH_REG51_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG51_A0_HIGH_REG51_OFFSET)

#define RTL8291_A0_HIGH_REG52_ADDR                                                                              (0xD2)
  #define RTL8291_A0_HIGH_REG52_A0_HIGH_REG52_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG52_A0_HIGH_REG52_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG52_A0_HIGH_REG52_OFFSET)

#define RTL8291_A0_HIGH_REG53_ADDR                                                                              (0xD3)
  #define RTL8291_A0_HIGH_REG53_A0_HIGH_REG53_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG53_A0_HIGH_REG53_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG53_A0_HIGH_REG53_OFFSET)

#define RTL8291_A0_HIGH_REG54_ADDR                                                                              (0xD4)
  #define RTL8291_A0_HIGH_REG54_A0_HIGH_REG54_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG54_A0_HIGH_REG54_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG54_A0_HIGH_REG54_OFFSET)

#define RTL8291_A0_HIGH_REG55_ADDR                                                                              (0xD5)
  #define RTL8291_A0_HIGH_REG55_A0_HIGH_REG55_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG55_A0_HIGH_REG55_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG55_A0_HIGH_REG55_OFFSET)

#define RTL8291_A0_HIGH_REG56_ADDR                                                                              (0xD6)
  #define RTL8291_A0_HIGH_REG56_A0_HIGH_REG56_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG56_A0_HIGH_REG56_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG56_A0_HIGH_REG56_OFFSET)

#define RTL8291_A0_HIGH_REG57_ADDR                                                                              (0xD7)
  #define RTL8291_A0_HIGH_REG57_A0_HIGH_REG57_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG57_A0_HIGH_REG57_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG57_A0_HIGH_REG57_OFFSET)

#define RTL8291_A0_HIGH_REG58_ADDR                                                                              (0xD8)
  #define RTL8291_A0_HIGH_REG58_A0_HIGH_REG58_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG58_A0_HIGH_REG58_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG58_A0_HIGH_REG58_OFFSET)

#define RTL8291_A0_HIGH_REG59_ADDR                                                                              (0xD9)
  #define RTL8291_A0_HIGH_REG59_A0_HIGH_REG59_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG59_A0_HIGH_REG59_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG59_A0_HIGH_REG59_OFFSET)

#define RTL8291_A0_HIGH_REG5A_ADDR                                                                              (0xDA)
  #define RTL8291_A0_HIGH_REG5A_A0_HIGH_REG5A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG5A_A0_HIGH_REG5A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG5A_A0_HIGH_REG5A_OFFSET)

#define RTL8291_A0_HIGH_REG5B_ADDR                                                                              (0xDB)
  #define RTL8291_A0_HIGH_REG5B_A0_HIGH_REG5B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG5B_A0_HIGH_REG5B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG5B_A0_HIGH_REG5B_OFFSET)

#define RTL8291_A0_HIGH_REG5C_ADDR                                                                              (0xDC)
  #define RTL8291_A0_HIGH_REG5C_A0_HIGH_REG5C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG5C_A0_HIGH_REG5C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG5C_A0_HIGH_REG5C_OFFSET)

#define RTL8291_A0_HIGH_REG5D_ADDR                                                                              (0xDD)
  #define RTL8291_A0_HIGH_REG5D_A0_HIGH_REG5D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG5D_A0_HIGH_REG5D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG5D_A0_HIGH_REG5D_OFFSET)

#define RTL8291_A0_HIGH_REG5E_ADDR                                                                              (0xDE)
  #define RTL8291_A0_HIGH_REG5E_A0_HIGH_REG5E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG5E_A0_HIGH_REG5E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG5E_A0_HIGH_REG5E_OFFSET)

#define RTL8291_A0_HIGH_REG5F_ADDR                                                                              (0xDF)
  #define RTL8291_A0_HIGH_REG5F_A0_HIGH_REG5F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG5F_A0_HIGH_REG5F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG5F_A0_HIGH_REG5F_OFFSET)

#define RTL8291_A0_HIGH_REG60_ADDR                                                                              (0xE0)
  #define RTL8291_A0_HIGH_REG60_A0_HIGH_REG60_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG60_A0_HIGH_REG60_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG60_A0_HIGH_REG60_OFFSET)

#define RTL8291_A0_HIGH_REG61_ADDR                                                                              (0xE1)
  #define RTL8291_A0_HIGH_REG61_A0_HIGH_REG61_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG61_A0_HIGH_REG61_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG61_A0_HIGH_REG61_OFFSET)

#define RTL8291_A0_HIGH_REG62_ADDR                                                                              (0xE2)
  #define RTL8291_A0_HIGH_REG62_A0_HIGH_REG62_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG62_A0_HIGH_REG62_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG62_A0_HIGH_REG62_OFFSET)

#define RTL8291_A0_HIGH_REG63_ADDR                                                                              (0xE3)
  #define RTL8291_A0_HIGH_REG63_A0_HIGH_REG63_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG63_A0_HIGH_REG63_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG63_A0_HIGH_REG63_OFFSET)

#define RTL8291_A0_HIGH_REG64_ADDR                                                                              (0xE4)
  #define RTL8291_A0_HIGH_REG64_A0_HIGH_REG64_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG64_A0_HIGH_REG64_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG64_A0_HIGH_REG64_OFFSET)

#define RTL8291_A0_HIGH_REG65_ADDR                                                                              (0xE5)
  #define RTL8291_A0_HIGH_REG65_A0_HIGH_REG65_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG65_A0_HIGH_REG65_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG65_A0_HIGH_REG65_OFFSET)

#define RTL8291_A0_HIGH_REG66_ADDR                                                                              (0xE6)
  #define RTL8291_A0_HIGH_REG66_A0_HIGH_REG66_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG66_A0_HIGH_REG66_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG66_A0_HIGH_REG66_OFFSET)

#define RTL8291_A0_HIGH_REG67_ADDR                                                                              (0xE7)
  #define RTL8291_A0_HIGH_REG67_A0_HIGH_REG67_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG67_A0_HIGH_REG67_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG67_A0_HIGH_REG67_OFFSET)

#define RTL8291_A0_HIGH_REG68_ADDR                                                                              (0xE8)
  #define RTL8291_A0_HIGH_REG68_A0_HIGH_REG68_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG68_A0_HIGH_REG68_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG68_A0_HIGH_REG68_OFFSET)

#define RTL8291_A0_HIGH_REG69_ADDR                                                                              (0xE9)
  #define RTL8291_A0_HIGH_REG69_A0_HIGH_REG69_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG69_A0_HIGH_REG69_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG69_A0_HIGH_REG69_OFFSET)

#define RTL8291_A0_HIGH_REG6A_ADDR                                                                              (0xEA)
  #define RTL8291_A0_HIGH_REG6A_A0_HIGH_REG6A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG6A_A0_HIGH_REG6A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG6A_A0_HIGH_REG6A_OFFSET)

#define RTL8291_A0_HIGH_REG6B_ADDR                                                                              (0xEB)
  #define RTL8291_A0_HIGH_REG6B_A0_HIGH_REG6B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG6B_A0_HIGH_REG6B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG6B_A0_HIGH_REG6B_OFFSET)

#define RTL8291_A0_HIGH_REG6C_ADDR                                                                              (0xEC)
  #define RTL8291_A0_HIGH_REG6C_A0_HIGH_REG6C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG6C_A0_HIGH_REG6C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG6C_A0_HIGH_REG6C_OFFSET)

#define RTL8291_A0_HIGH_REG6D_ADDR                                                                              (0xED)
  #define RTL8291_A0_HIGH_REG6D_A0_HIGH_REG6D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG6D_A0_HIGH_REG6D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG6D_A0_HIGH_REG6D_OFFSET)

#define RTL8291_A0_HIGH_REG6E_ADDR                                                                              (0xEE)
  #define RTL8291_A0_HIGH_REG6E_A0_HIGH_REG6E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG6E_A0_HIGH_REG6E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG6E_A0_HIGH_REG6E_OFFSET)

#define RTL8291_A0_HIGH_REG6F_ADDR                                                                              (0xEF)
  #define RTL8291_A0_HIGH_REG6F_A0_HIGH_REG6F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG6F_A0_HIGH_REG6F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG6F_A0_HIGH_REG6F_OFFSET)

#define RTL8291_A0_HIGH_REG70_ADDR                                                                              (0xF0)
  #define RTL8291_A0_HIGH_REG70_A0_HIGH_REG70_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG70_A0_HIGH_REG70_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG70_A0_HIGH_REG70_OFFSET)

#define RTL8291_A0_HIGH_REG71_ADDR                                                                              (0xF1)
  #define RTL8291_A0_HIGH_REG71_A0_HIGH_REG71_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG71_A0_HIGH_REG71_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG71_A0_HIGH_REG71_OFFSET)

#define RTL8291_A0_HIGH_REG72_ADDR                                                                              (0xF2)
  #define RTL8291_A0_HIGH_REG72_A0_HIGH_REG72_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG72_A0_HIGH_REG72_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG72_A0_HIGH_REG72_OFFSET)

#define RTL8291_A0_HIGH_REG73_ADDR                                                                              (0xF3)
  #define RTL8291_A0_HIGH_REG73_A0_HIGH_REG73_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG73_A0_HIGH_REG73_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG73_A0_HIGH_REG73_OFFSET)

#define RTL8291_A0_HIGH_REG74_ADDR                                                                              (0xF4)
  #define RTL8291_A0_HIGH_REG74_A0_HIGH_REG74_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG74_A0_HIGH_REG74_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG74_A0_HIGH_REG74_OFFSET)

#define RTL8291_A0_HIGH_REG75_ADDR                                                                              (0xF5)
  #define RTL8291_A0_HIGH_REG75_A0_HIGH_REG75_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG75_A0_HIGH_REG75_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG75_A0_HIGH_REG75_OFFSET)

#define RTL8291_A0_HIGH_REG76_ADDR                                                                              (0xF6)
  #define RTL8291_A0_HIGH_REG76_A0_HIGH_REG76_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG76_A0_HIGH_REG76_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG76_A0_HIGH_REG76_OFFSET)

#define RTL8291_A0_HIGH_REG77_ADDR                                                                              (0xF7)
  #define RTL8291_A0_HIGH_REG77_A0_HIGH_REG77_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG77_A0_HIGH_REG77_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG77_A0_HIGH_REG77_OFFSET)

#define RTL8291_A0_HIGH_REG78_ADDR                                                                              (0xF8)
  #define RTL8291_A0_HIGH_REG78_A0_HIGH_REG78_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG78_A0_HIGH_REG78_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG78_A0_HIGH_REG78_OFFSET)

#define RTL8291_A0_HIGH_REG79_ADDR                                                                              (0xF9)
  #define RTL8291_A0_HIGH_REG79_A0_HIGH_REG79_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG79_A0_HIGH_REG79_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG79_A0_HIGH_REG79_OFFSET)

#define RTL8291_A0_HIGH_REG7A_ADDR                                                                              (0xFA)
  #define RTL8291_A0_HIGH_REG7A_A0_HIGH_REG7A_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG7A_A0_HIGH_REG7A_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG7A_A0_HIGH_REG7A_OFFSET)

#define RTL8291_A0_HIGH_REG7B_ADDR                                                                              (0xFB)
  #define RTL8291_A0_HIGH_REG7B_A0_HIGH_REG7B_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG7B_A0_HIGH_REG7B_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG7B_A0_HIGH_REG7B_OFFSET)

#define RTL8291_A0_HIGH_REG7C_ADDR                                                                              (0xFC)
  #define RTL8291_A0_HIGH_REG7C_A0_HIGH_REG7C_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG7C_A0_HIGH_REG7C_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG7C_A0_HIGH_REG7C_OFFSET)

#define RTL8291_A0_HIGH_REG7D_ADDR                                                                              (0xFD)
  #define RTL8291_A0_HIGH_REG7D_A0_HIGH_REG7D_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG7D_A0_HIGH_REG7D_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG7D_A0_HIGH_REG7D_OFFSET)

#define RTL8291_A0_HIGH_REG7E_ADDR                                                                              (0xFE)
  #define RTL8291_A0_HIGH_REG7E_A0_HIGH_REG7E_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG7E_A0_HIGH_REG7E_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG7E_A0_HIGH_REG7E_OFFSET)

#define RTL8291_A0_HIGH_REG7F_ADDR                                                                              (0xFF)
  #define RTL8291_A0_HIGH_REG7F_A0_HIGH_REG7F_OFFSET                                                            (0)
  #define RTL8291_A0_HIGH_REG7F_A0_HIGH_REG7F_MASK                                                              (0xFF << RTL8291_A0_HIGH_REG7F_A0_HIGH_REG7F_OFFSET)

/*
 * Feature: REG_A2_L
 */
#define RTL8291_CFG_TEM_HI_ALAR_TH_HB_ADDR                                                                      (0x100)
  #define RTL8291_CFG_TEM_HI_ALAR_TH_HB_CFG_TEM_HI_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_HI_ALAR_TH_HB_CFG_TEM_HI_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TEM_HI_ALAR_TH_HB_CFG_TEM_HI_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TEM_HI_ALAR_TH_LB_ADDR                                                                      (0x101)
  #define RTL8291_CFG_TEM_HI_ALAR_TH_LB_CFG_TEM_HI_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_HI_ALAR_TH_LB_CFG_TEM_HI_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TEM_HI_ALAR_TH_LB_CFG_TEM_HI_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_TEM_LO_ALAR_TH_HB_ADDR                                                                      (0x102)
  #define RTL8291_CFG_TEM_LO_ALAR_TH_HB_CFG_TEM_LO_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_LO_ALAR_TH_HB_CFG_TEM_LO_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TEM_LO_ALAR_TH_HB_CFG_TEM_LO_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TEM_LO_ALAR_TH_LB_ADDR                                                                      (0x103)
  #define RTL8291_CFG_TEM_LO_ALAR_TH_LB_CFG_TEM_LO_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_LO_ALAR_TH_LB_CFG_TEM_LO_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TEM_LO_ALAR_TH_LB_CFG_TEM_LO_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_TEM_HI_WARN_TH_HB_ADDR                                                                      (0x104)
  #define RTL8291_CFG_TEM_HI_WARN_TH_HB_CFG_TEM_HI_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_HI_WARN_TH_HB_CFG_TEM_HI_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TEM_HI_WARN_TH_HB_CFG_TEM_HI_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_TEM_HI_WARN_TH_LB_ADDR                                                                      (0x105)
  #define RTL8291_CFG_TEM_HI_WARN_TH_LB_CFG_TEM_HI_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_HI_WARN_TH_LB_CFG_TEM_HI_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TEM_HI_WARN_TH_LB_CFG_TEM_HI_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_TEM_LO_WARN_TH_HB_ADDR                                                                      (0x106)
  #define RTL8291_CFG_TEM_LO_WARN_TH_HB_CFG_TEM_LO_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_LO_WARN_TH_HB_CFG_TEM_LO_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TEM_LO_WARN_TH_HB_CFG_TEM_LO_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_TEM_LO_WARN_TH_LB_ADDR                                                                      (0x107)
  #define RTL8291_CFG_TEM_LO_WARN_TH_LB_CFG_TEM_LO_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TEM_LO_WARN_TH_LB_CFG_TEM_LO_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TEM_LO_WARN_TH_LB_CFG_TEM_LO_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_VCC_HI_ALAR_TH_HB_ADDR                                                                      (0x108)
  #define RTL8291_CFG_VCC_HI_ALAR_TH_HB_CFG_VCC_HI_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_HI_ALAR_TH_HB_CFG_VCC_HI_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_VCC_HI_ALAR_TH_HB_CFG_VCC_HI_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_VCC_HI_ALAR_TH_LB_ADDR                                                                      (0x109)
  #define RTL8291_CFG_VCC_HI_ALAR_TH_LB_CFG_VCC_HI_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_HI_ALAR_TH_LB_CFG_VCC_HI_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_VCC_HI_ALAR_TH_LB_CFG_VCC_HI_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_VCC_LO_ALAR_TH_HB_ADDR                                                                      (0x10A)
  #define RTL8291_CFG_VCC_LO_ALAR_TH_HB_CFG_VCC_LO_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_LO_ALAR_TH_HB_CFG_VCC_LO_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_VCC_LO_ALAR_TH_HB_CFG_VCC_LO_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_VCC_LO_ALAR_TH_LB_ADDR                                                                      (0x10B)
  #define RTL8291_CFG_VCC_LO_ALAR_TH_LB_CFG_VCC_LO_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_LO_ALAR_TH_LB_CFG_VCC_LO_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_VCC_LO_ALAR_TH_LB_CFG_VCC_LO_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_VCC_HI_WARN_TH_HB_ADDR                                                                      (0x10C)
  #define RTL8291_CFG_VCC_HI_WARN_TH_HB_CFG_VCC_HI_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_HI_WARN_TH_HB_CFG_VCC_HI_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_VCC_HI_WARN_TH_HB_CFG_VCC_HI_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_VCC_HI_WARN_TH_LB_ADDR                                                                      (0x10D)
  #define RTL8291_CFG_VCC_HI_WARN_TH_LB_CFG_VCC_HI_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_HI_WARN_TH_LB_CFG_VCC_HI_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_VCC_HI_WARN_TH_LB_CFG_VCC_HI_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_VCC_LO_WARN_TH_HB_ADDR                                                                      (0x10E)
  #define RTL8291_CFG_VCC_LO_WARN_TH_HB_CFG_VCC_LO_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_LO_WARN_TH_HB_CFG_VCC_LO_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_VCC_LO_WARN_TH_HB_CFG_VCC_LO_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_VCC_LO_WARN_TH_LB_ADDR                                                                      (0x10F)
  #define RTL8291_CFG_VCC_LO_WARN_TH_LB_CFG_VCC_LO_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_VCC_LO_WARN_TH_LB_CFG_VCC_LO_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_VCC_LO_WARN_TH_LB_CFG_VCC_LO_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_TXB_HI_ALAR_TH_HB_ADDR                                                                      (0x110)
  #define RTL8291_CFG_TXB_HI_ALAR_TH_HB_CFG_TXB_HI_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_HI_ALAR_TH_HB_CFG_TXB_HI_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXB_HI_ALAR_TH_HB_CFG_TXB_HI_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TXB_HI_ALAR_TH_LB_ADDR                                                                      (0x111)
  #define RTL8291_CFG_TXB_HI_ALAR_TH_LB_CFG_TXB_HI_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_HI_ALAR_TH_LB_CFG_TXB_HI_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXB_HI_ALAR_TH_LB_CFG_TXB_HI_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_TXB_LO_ALAR_TH_HB_ADDR                                                                      (0x112)
  #define RTL8291_CFG_TXB_LO_ALAR_TH_HB_CFG_TXB_LO_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_LO_ALAR_TH_HB_CFG_TXB_LO_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXB_LO_ALAR_TH_HB_CFG_TXB_LO_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TXB_LO_ALAR_TH_LB_ADDR                                                                      (0x113)
  #define RTL8291_CFG_TXB_LO_ALAR_TH_LB_CFG_TXB_LO_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_LO_ALAR_TH_LB_CFG_TXB_LO_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXB_LO_ALAR_TH_LB_CFG_TXB_LO_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_TXB_HI_WARN_TH_HB_ADDR                                                                      (0x114)
  #define RTL8291_CFG_TXB_HI_WARN_TH_HB_CFG_TXB_HI_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_HI_WARN_TH_HB_CFG_TXB_HI_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXB_HI_WARN_TH_HB_CFG_TXB_HI_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_TXB_HI_WARN_TH_LB_ADDR                                                                      (0x115)
  #define RTL8291_CFG_TXB_HI_WARN_TH_LB_CFG_TXB_HI_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_HI_WARN_TH_LB_CFG_TXB_HI_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXB_HI_WARN_TH_LB_CFG_TXB_HI_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_TXB_LO_WARN_TH_HB_ADDR                                                                      (0x116)
  #define RTL8291_CFG_TXB_LO_WARN_TH_HB_CFG_TXB_LO_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_LO_WARN_TH_HB_CFG_TXB_LO_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXB_LO_WARN_TH_HB_CFG_TXB_LO_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_TXB_LO_WARN_TH_LB_ADDR                                                                      (0x117)
  #define RTL8291_CFG_TXB_LO_WARN_TH_LB_CFG_TXB_LO_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXB_LO_WARN_TH_LB_CFG_TXB_LO_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXB_LO_WARN_TH_LB_CFG_TXB_LO_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_TXP_HI_ALAR_TH_HB_ADDR                                                                      (0x118)
  #define RTL8291_CFG_TXP_HI_ALAR_TH_HB_CFG_TXP_HI_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_HI_ALAR_TH_HB_CFG_TXP_HI_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXP_HI_ALAR_TH_HB_CFG_TXP_HI_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TXP_HI_ALAR_TH_LB_ADDR                                                                      (0x119)
  #define RTL8291_CFG_TXP_HI_ALAR_TH_LB_CFG_TXP_HI_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_HI_ALAR_TH_LB_CFG_TXP_HI_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXP_HI_ALAR_TH_LB_CFG_TXP_HI_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_TXP_LO_ALAR_TH_HB_ADDR                                                                      (0x11A)
  #define RTL8291_CFG_TXP_LO_ALAR_TH_HB_CFG_TXP_LO_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_LO_ALAR_TH_HB_CFG_TXP_LO_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXP_LO_ALAR_TH_HB_CFG_TXP_LO_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TXP_LO_ALAR_TH_LB_ADDR                                                                      (0x11B)
  #define RTL8291_CFG_TXP_LO_ALAR_TH_LB_CFG_TXP_LO_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_LO_ALAR_TH_LB_CFG_TXP_LO_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXP_LO_ALAR_TH_LB_CFG_TXP_LO_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_TXP_HI_WARN_TH_HB_ADDR                                                                      (0x11C)
  #define RTL8291_CFG_TXP_HI_WARN_TH_HB_CFG_TXP_HI_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_HI_WARN_TH_HB_CFG_TXP_HI_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXP_HI_WARN_TH_HB_CFG_TXP_HI_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_TXP_HI_WARN_TH_LB_ADDR                                                                      (0x11D)
  #define RTL8291_CFG_TXP_HI_WARN_TH_LB_CFG_TXP_HI_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_HI_WARN_TH_LB_CFG_TXP_HI_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXP_HI_WARN_TH_LB_CFG_TXP_HI_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_TXP_LO_WARN_TH_HB_ADDR                                                                      (0x11E)
  #define RTL8291_CFG_TXP_LO_WARN_TH_HB_CFG_TXP_LO_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_LO_WARN_TH_HB_CFG_TXP_LO_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXP_LO_WARN_TH_HB_CFG_TXP_LO_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_TXP_LO_WARN_TH_LB_ADDR                                                                      (0x11F)
  #define RTL8291_CFG_TXP_LO_WARN_TH_LB_CFG_TXP_LO_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXP_LO_WARN_TH_LB_CFG_TXP_LO_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXP_LO_WARN_TH_LB_CFG_TXP_LO_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_RXP_HI_ALAR_TH_HB_ADDR                                                                      (0x120)
  #define RTL8291_CFG_RXP_HI_ALAR_TH_HB_CFG_RXP_HI_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_HI_ALAR_TH_HB_CFG_RXP_HI_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_RXP_HI_ALAR_TH_HB_CFG_RXP_HI_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_RXP_HI_ALAR_TH_LB_ADDR                                                                      (0x121)
  #define RTL8291_CFG_RXP_HI_ALAR_TH_LB_CFG_RXP_HI_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_HI_ALAR_TH_LB_CFG_RXP_HI_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_RXP_HI_ALAR_TH_LB_CFG_RXP_HI_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_RXP_LO_ALAR_TH_HB_ADDR                                                                      (0x122)
  #define RTL8291_CFG_RXP_LO_ALAR_TH_HB_CFG_RXP_LO_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_LO_ALAR_TH_HB_CFG_RXP_LO_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_RXP_LO_ALAR_TH_HB_CFG_RXP_LO_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_RXP_LO_ALAR_TH_LB_ADDR                                                                      (0x123)
  #define RTL8291_CFG_RXP_LO_ALAR_TH_LB_CFG_RXP_LO_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_LO_ALAR_TH_LB_CFG_RXP_LO_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_RXP_LO_ALAR_TH_LB_CFG_RXP_LO_ALAR_TH_LB_OFFSET)

#define RTL8291_CFG_RXP_HI_WARN_TH_HB_ADDR                                                                      (0x124)
  #define RTL8291_CFG_RXP_HI_WARN_TH_HB_CFG_RXP_HI_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_HI_WARN_TH_HB_CFG_RXP_HI_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_RXP_HI_WARN_TH_HB_CFG_RXP_HI_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_RXP_HI_WARN_TH_LB_ADDR                                                                      (0x125)
  #define RTL8291_CFG_RXP_HI_WARN_TH_LB_CFG_RXP_HI_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_HI_WARN_TH_LB_CFG_RXP_HI_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_RXP_HI_WARN_TH_LB_CFG_RXP_HI_WARN_TH_LB_OFFSET)

#define RTL8291_CFG_RXP_LO_WARN_TH_HB_ADDR                                                                      (0x126)
  #define RTL8291_CFG_RXP_LO_WARN_TH_HB_CFG_RXP_LO_WARN_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_LO_WARN_TH_HB_CFG_RXP_LO_WARN_TH_HB_MASK                                              (0xFF << RTL8291_CFG_RXP_LO_WARN_TH_HB_CFG_RXP_LO_WARN_TH_HB_OFFSET)

#define RTL8291_CFG_RXP_LO_WARN_TH_LB_ADDR                                                                      (0x127)
  #define RTL8291_CFG_RXP_LO_WARN_TH_LB_CFG_RXP_LO_WARN_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_RXP_LO_WARN_TH_LB_CFG_RXP_LO_WARN_TH_LB_MASK                                              (0xFF << RTL8291_CFG_RXP_LO_WARN_TH_LB_CFG_RXP_LO_WARN_TH_LB_OFFSET)

#define RTL8291_A2L_REG28_ADDR                                                                                  (0x128)
  #define RTL8291_A2L_REG28_A2L_REG28_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG28_A2L_REG28_MASK                                                                      (0xFF << RTL8291_A2L_REG28_A2L_REG28_OFFSET)

#define RTL8291_A2L_REG29_ADDR                                                                                  (0x129)
  #define RTL8291_A2L_REG29_A2L_REG29_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG29_A2L_REG29_MASK                                                                      (0xFF << RTL8291_A2L_REG29_A2L_REG29_OFFSET)

#define RTL8291_A2L_REG2A_ADDR                                                                                  (0x12A)
  #define RTL8291_A2L_REG2A_A2L_REG2A_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG2A_A2L_REG2A_MASK                                                                      (0xFF << RTL8291_A2L_REG2A_A2L_REG2A_OFFSET)

#define RTL8291_A2L_REG2B_ADDR                                                                                  (0x12B)
  #define RTL8291_A2L_REG2B_A2L_REG2B_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG2B_A2L_REG2B_MASK                                                                      (0xFF << RTL8291_A2L_REG2B_A2L_REG2B_OFFSET)

#define RTL8291_A2L_REG2C_ADDR                                                                                  (0x12C)
  #define RTL8291_A2L_REG2C_A2L_REG2C_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG2C_A2L_REG2C_MASK                                                                      (0xFF << RTL8291_A2L_REG2C_A2L_REG2C_OFFSET)

#define RTL8291_A2L_REG2D_ADDR                                                                                  (0x12D)
  #define RTL8291_A2L_REG2D_A2L_REG2D_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG2D_A2L_REG2D_MASK                                                                      (0xFF << RTL8291_A2L_REG2D_A2L_REG2D_OFFSET)

#define RTL8291_A2L_REG2E_ADDR                                                                                  (0x12E)
  #define RTL8291_A2L_REG2E_A2L_REG2E_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG2E_A2L_REG2E_MASK                                                                      (0xFF << RTL8291_A2L_REG2E_A2L_REG2E_OFFSET)

#define RTL8291_A2L_REG2F_ADDR                                                                                  (0x12F)
  #define RTL8291_A2L_REG2F_A2L_REG2F_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG2F_A2L_REG2F_MASK                                                                      (0xFF << RTL8291_A2L_REG2F_A2L_REG2F_OFFSET)

#define RTL8291_A2L_REG30_ADDR                                                                                  (0x130)
  #define RTL8291_A2L_REG30_A2L_REG30_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG30_A2L_REG30_MASK                                                                      (0xFF << RTL8291_A2L_REG30_A2L_REG30_OFFSET)

#define RTL8291_A2L_REG31_ADDR                                                                                  (0x131)
  #define RTL8291_A2L_REG31_A2L_REG31_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG31_A2L_REG31_MASK                                                                      (0xFF << RTL8291_A2L_REG31_A2L_REG31_OFFSET)

#define RTL8291_A2L_REG32_ADDR                                                                                  (0x132)
  #define RTL8291_A2L_REG32_A2L_REG32_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG32_A2L_REG32_MASK                                                                      (0xFF << RTL8291_A2L_REG32_A2L_REG32_OFFSET)

#define RTL8291_A2L_REG33_ADDR                                                                                  (0x133)
  #define RTL8291_A2L_REG33_A2L_REG33_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG33_A2L_REG33_MASK                                                                      (0xFF << RTL8291_A2L_REG33_A2L_REG33_OFFSET)

#define RTL8291_A2L_REG34_ADDR                                                                                  (0x134)
  #define RTL8291_A2L_REG34_A2L_REG34_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG34_A2L_REG34_MASK                                                                      (0xFF << RTL8291_A2L_REG34_A2L_REG34_OFFSET)

#define RTL8291_A2L_REG35_ADDR                                                                                  (0x135)
  #define RTL8291_A2L_REG35_A2L_REG35_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG35_A2L_REG35_MASK                                                                      (0xFF << RTL8291_A2L_REG35_A2L_REG35_OFFSET)

#define RTL8291_A2L_REG36_ADDR                                                                                  (0x136)
  #define RTL8291_A2L_REG36_A2L_REG36_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG36_A2L_REG36_MASK                                                                      (0xFF << RTL8291_A2L_REG36_A2L_REG36_OFFSET)

#define RTL8291_A2L_REG37_ADDR                                                                                  (0x137)
  #define RTL8291_A2L_REG37_A2L_REG37_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG37_A2L_REG37_MASK                                                                      (0xFF << RTL8291_A2L_REG37_A2L_REG37_OFFSET)

#define RTL8291_A2L_REG38_ADDR                                                                                  (0x138)
  #define RTL8291_A2L_REG38_A2L_REG38_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG38_A2L_REG38_MASK                                                                      (0xFF << RTL8291_A2L_REG38_A2L_REG38_OFFSET)

#define RTL8291_A2L_REG39_ADDR                                                                                  (0x139)
  #define RTL8291_A2L_REG39_A2L_REG39_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG39_A2L_REG39_MASK                                                                      (0xFF << RTL8291_A2L_REG39_A2L_REG39_OFFSET)

#define RTL8291_A2L_REG3A_ADDR                                                                                  (0x13A)
  #define RTL8291_A2L_REG3A_A2L_REG3A_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG3A_A2L_REG3A_MASK                                                                      (0xFF << RTL8291_A2L_REG3A_A2L_REG3A_OFFSET)

#define RTL8291_A2L_REG3B_ADDR                                                                                  (0x13B)
  #define RTL8291_A2L_REG3B_A2L_REG3B_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG3B_A2L_REG3B_MASK                                                                      (0xFF << RTL8291_A2L_REG3B_A2L_REG3B_OFFSET)

#define RTL8291_A2L_REG3C_ADDR                                                                                  (0x13C)
  #define RTL8291_A2L_REG3C_A2L_REG3C_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG3C_A2L_REG3C_MASK                                                                      (0xFF << RTL8291_A2L_REG3C_A2L_REG3C_OFFSET)

#define RTL8291_A2L_REG3D_ADDR                                                                                  (0x13D)
  #define RTL8291_A2L_REG3D_A2L_REG3D_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG3D_A2L_REG3D_MASK                                                                      (0xFF << RTL8291_A2L_REG3D_A2L_REG3D_OFFSET)

#define RTL8291_A2L_REG3E_ADDR                                                                                  (0x13E)
  #define RTL8291_A2L_REG3E_A2L_REG3E_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG3E_A2L_REG3E_MASK                                                                      (0xFF << RTL8291_A2L_REG3E_A2L_REG3E_OFFSET)

#define RTL8291_A2L_REG3F_ADDR                                                                                  (0x13F)
  #define RTL8291_A2L_REG3F_A2L_REG3F_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG3F_A2L_REG3F_MASK                                                                      (0xFF << RTL8291_A2L_REG3F_A2L_REG3F_OFFSET)

#define RTL8291_A2L_REG40_ADDR                                                                                  (0x140)
  #define RTL8291_A2L_REG40_A2L_REG40_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG40_A2L_REG40_MASK                                                                      (0xFF << RTL8291_A2L_REG40_A2L_REG40_OFFSET)

#define RTL8291_A2L_REG41_ADDR                                                                                  (0x141)
  #define RTL8291_A2L_REG41_A2L_REG41_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG41_A2L_REG41_MASK                                                                      (0xFF << RTL8291_A2L_REG41_A2L_REG41_OFFSET)

#define RTL8291_A2L_REG42_ADDR                                                                                  (0x142)
  #define RTL8291_A2L_REG42_A2L_REG42_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG42_A2L_REG42_MASK                                                                      (0xFF << RTL8291_A2L_REG42_A2L_REG42_OFFSET)

#define RTL8291_A2L_REG43_ADDR                                                                                  (0x143)
  #define RTL8291_A2L_REG43_A2L_REG43_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG43_A2L_REG43_MASK                                                                      (0xFF << RTL8291_A2L_REG43_A2L_REG43_OFFSET)

#define RTL8291_A2L_REG44_ADDR                                                                                  (0x144)
  #define RTL8291_A2L_REG44_A2L_REG44_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG44_A2L_REG44_MASK                                                                      (0xFF << RTL8291_A2L_REG44_A2L_REG44_OFFSET)

#define RTL8291_A2L_REG45_ADDR                                                                                  (0x145)
  #define RTL8291_A2L_REG45_A2L_REG45_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG45_A2L_REG45_MASK                                                                      (0xFF << RTL8291_A2L_REG45_A2L_REG45_OFFSET)

#define RTL8291_A2L_REG46_ADDR                                                                                  (0x146)
  #define RTL8291_A2L_REG46_A2L_REG46_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG46_A2L_REG46_MASK                                                                      (0xFF << RTL8291_A2L_REG46_A2L_REG46_OFFSET)

#define RTL8291_A2L_REG47_ADDR                                                                                  (0x147)
  #define RTL8291_A2L_REG47_A2L_REG47_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG47_A2L_REG47_MASK                                                                      (0xFF << RTL8291_A2L_REG47_A2L_REG47_OFFSET)

#define RTL8291_A2L_REG48_ADDR                                                                                  (0x148)
  #define RTL8291_A2L_REG48_A2L_REG48_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG48_A2L_REG48_MASK                                                                      (0xFF << RTL8291_A2L_REG48_A2L_REG48_OFFSET)

#define RTL8291_A2L_REG49_ADDR                                                                                  (0x149)
  #define RTL8291_A2L_REG49_A2L_REG49_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG49_A2L_REG49_MASK                                                                      (0xFF << RTL8291_A2L_REG49_A2L_REG49_OFFSET)

#define RTL8291_A2L_REG4A_ADDR                                                                                  (0x14A)
  #define RTL8291_A2L_REG4A_A2L_REG4A_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG4A_A2L_REG4A_MASK                                                                      (0xFF << RTL8291_A2L_REG4A_A2L_REG4A_OFFSET)

#define RTL8291_A2L_REG4B_ADDR                                                                                  (0x14B)
  #define RTL8291_A2L_REG4B_A2L_REG4B_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG4B_A2L_REG4B_MASK                                                                      (0xFF << RTL8291_A2L_REG4B_A2L_REG4B_OFFSET)

#define RTL8291_A2L_REG4C_ADDR                                                                                  (0x14C)
  #define RTL8291_A2L_REG4C_A2L_REG4C_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG4C_A2L_REG4C_MASK                                                                      (0xFF << RTL8291_A2L_REG4C_A2L_REG4C_OFFSET)

#define RTL8291_A2L_REG4D_ADDR                                                                                  (0x14D)
  #define RTL8291_A2L_REG4D_A2L_REG4D_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG4D_A2L_REG4D_MASK                                                                      (0xFF << RTL8291_A2L_REG4D_A2L_REG4D_OFFSET)

#define RTL8291_A2L_REG4E_ADDR                                                                                  (0x14E)
  #define RTL8291_A2L_REG4E_A2L_REG4E_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG4E_A2L_REG4E_MASK                                                                      (0xFF << RTL8291_A2L_REG4E_A2L_REG4E_OFFSET)

#define RTL8291_A2L_REG4F_ADDR                                                                                  (0x14F)
  #define RTL8291_A2L_REG4F_A2L_REG4F_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG4F_A2L_REG4F_MASK                                                                      (0xFF << RTL8291_A2L_REG4F_A2L_REG4F_OFFSET)

#define RTL8291_A2L_REG50_ADDR                                                                                  (0x150)
  #define RTL8291_A2L_REG50_A2L_REG50_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG50_A2L_REG50_MASK                                                                      (0xFF << RTL8291_A2L_REG50_A2L_REG50_OFFSET)

#define RTL8291_A2L_REG51_ADDR                                                                                  (0x151)
  #define RTL8291_A2L_REG51_A2L_REG51_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG51_A2L_REG51_MASK                                                                      (0xFF << RTL8291_A2L_REG51_A2L_REG51_OFFSET)

#define RTL8291_A2L_REG52_ADDR                                                                                  (0x152)
  #define RTL8291_A2L_REG52_A2L_REG52_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG52_A2L_REG52_MASK                                                                      (0xFF << RTL8291_A2L_REG52_A2L_REG52_OFFSET)

#define RTL8291_A2L_REG53_ADDR                                                                                  (0x153)
  #define RTL8291_A2L_REG53_A2L_REG53_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG53_A2L_REG53_MASK                                                                      (0xFF << RTL8291_A2L_REG53_A2L_REG53_OFFSET)

#define RTL8291_A2L_REG54_ADDR                                                                                  (0x154)
  #define RTL8291_A2L_REG54_A2L_REG54_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG54_A2L_REG54_MASK                                                                      (0xFF << RTL8291_A2L_REG54_A2L_REG54_OFFSET)

#define RTL8291_A2L_REG55_ADDR                                                                                  (0x155)
  #define RTL8291_A2L_REG55_A2L_REG55_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG55_A2L_REG55_MASK                                                                      (0xFF << RTL8291_A2L_REG55_A2L_REG55_OFFSET)

#define RTL8291_A2L_REG56_ADDR                                                                                  (0x156)
  #define RTL8291_A2L_REG56_A2L_REG56_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG56_A2L_REG56_MASK                                                                      (0xFF << RTL8291_A2L_REG56_A2L_REG56_OFFSET)

#define RTL8291_A2L_REG57_ADDR                                                                                  (0x157)
  #define RTL8291_A2L_REG57_A2L_REG57_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG57_A2L_REG57_MASK                                                                      (0xFF << RTL8291_A2L_REG57_A2L_REG57_OFFSET)

#define RTL8291_A2L_REG58_ADDR                                                                                  (0x158)
  #define RTL8291_A2L_REG58_A2L_REG58_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG58_A2L_REG58_MASK                                                                      (0xFF << RTL8291_A2L_REG58_A2L_REG58_OFFSET)

#define RTL8291_A2L_REG59_ADDR                                                                                  (0x159)
  #define RTL8291_A2L_REG59_A2L_REG59_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG59_A2L_REG59_MASK                                                                      (0xFF << RTL8291_A2L_REG59_A2L_REG59_OFFSET)

#define RTL8291_A2L_REG5A_ADDR                                                                                  (0x15A)
  #define RTL8291_A2L_REG5A_A2L_REG5A_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG5A_A2L_REG5A_MASK                                                                      (0xFF << RTL8291_A2L_REG5A_A2L_REG5A_OFFSET)

#define RTL8291_A2L_REG5B_ADDR                                                                                  (0x15B)
  #define RTL8291_A2L_REG5B_A2L_REG5B_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG5B_A2L_REG5B_MASK                                                                      (0xFF << RTL8291_A2L_REG5B_A2L_REG5B_OFFSET)

#define RTL8291_A2L_REG5C_ADDR                                                                                  (0x15C)
  #define RTL8291_A2L_REG5C_A2L_REG5C_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG5C_A2L_REG5C_MASK                                                                      (0xFF << RTL8291_A2L_REG5C_A2L_REG5C_OFFSET)

#define RTL8291_A2L_REG5D_ADDR                                                                                  (0x15D)
  #define RTL8291_A2L_REG5D_A2L_REG5D_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG5D_A2L_REG5D_MASK                                                                      (0xFF << RTL8291_A2L_REG5D_A2L_REG5D_OFFSET)

#define RTL8291_A2L_REG5E_ADDR                                                                                  (0x15E)
  #define RTL8291_A2L_REG5E_A2L_REG5E_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG5E_A2L_REG5E_MASK                                                                      (0xFF << RTL8291_A2L_REG5E_A2L_REG5E_OFFSET)

#define RTL8291_A2L_REG5F_ADDR                                                                                  (0x15F)
  #define RTL8291_A2L_REG5F_A2L_REG5F_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG5F_A2L_REG5F_MASK                                                                      (0xFF << RTL8291_A2L_REG5F_A2L_REG5F_OFFSET)

#define RTL8291_STD_DDMI_TEMP_H_ADDR                                                                            (0x160)
  #define RTL8291_STD_DDMI_TEMP_H_STD_DDMI_TEMP_H_OFFSET                                                        (0)
  #define RTL8291_STD_DDMI_TEMP_H_STD_DDMI_TEMP_H_MASK                                                          (0xFF << RTL8291_STD_DDMI_TEMP_H_STD_DDMI_TEMP_H_OFFSET)

#define RTL8291_STD_DDMI_TEMP_L_ADDR                                                                            (0x161)
  #define RTL8291_STD_DDMI_TEMP_L_STD_DDMI_TEMP_L_OFFSET                                                        (0)
  #define RTL8291_STD_DDMI_TEMP_L_STD_DDMI_TEMP_L_MASK                                                          (0xFF << RTL8291_STD_DDMI_TEMP_L_STD_DDMI_TEMP_L_OFFSET)

#define RTL8291_STD_DDMI_VCC_H_ADDR                                                                             (0x162)
  #define RTL8291_STD_DDMI_VCC_H_STD_DDMI_VCC_H_OFFSET                                                          (0)
  #define RTL8291_STD_DDMI_VCC_H_STD_DDMI_VCC_H_MASK                                                            (0xFF << RTL8291_STD_DDMI_VCC_H_STD_DDMI_VCC_H_OFFSET)

#define RTL8291_STD_DDMI_VCC_L_ADDR                                                                             (0x163)
  #define RTL8291_STD_DDMI_VCC_L_STD_DDMI_VCC_L_OFFSET                                                          (0)
  #define RTL8291_STD_DDMI_VCC_L_STD_DDMI_VCC_L_MASK                                                            (0xFF << RTL8291_STD_DDMI_VCC_L_STD_DDMI_VCC_L_OFFSET)

#define RTL8291_STD_DDMI_TXBIAS_H_ADDR                                                                          (0x164)
  #define RTL8291_STD_DDMI_TXBIAS_H_STD_DDMI_TXBIAS_H_OFFSET                                                    (0)
  #define RTL8291_STD_DDMI_TXBIAS_H_STD_DDMI_TXBIAS_H_MASK                                                      (0xFF << RTL8291_STD_DDMI_TXBIAS_H_STD_DDMI_TXBIAS_H_OFFSET)

#define RTL8291_STD_DDMI_TXBIAS_L_ADDR                                                                          (0x165)
  #define RTL8291_STD_DDMI_TXBIAS_L_STD_DDMI_TXBIAS_L_OFFSET                                                    (0)
  #define RTL8291_STD_DDMI_TXBIAS_L_STD_DDMI_TXBIAS_L_MASK                                                      (0xFF << RTL8291_STD_DDMI_TXBIAS_L_STD_DDMI_TXBIAS_L_OFFSET)

#define RTL8291_STD_DDMI_TXPOW_H_ADDR                                                                           (0x166)
  #define RTL8291_STD_DDMI_TXPOW_H_STD_DDMI_TXPOW_H_OFFSET                                                      (0)
  #define RTL8291_STD_DDMI_TXPOW_H_STD_DDMI_TXPOW_H_MASK                                                        (0xFF << RTL8291_STD_DDMI_TXPOW_H_STD_DDMI_TXPOW_H_OFFSET)

#define RTL8291_STD_DDMI_TXPOW_L_ADDR                                                                           (0x167)
  #define RTL8291_STD_DDMI_TXPOW_L_STD_DDMI_TXPOW_L_OFFSET                                                      (0)
  #define RTL8291_STD_DDMI_TXPOW_L_STD_DDMI_TXPOW_L_MASK                                                        (0xFF << RTL8291_STD_DDMI_TXPOW_L_STD_DDMI_TXPOW_L_OFFSET)

#define RTL8291_STD_DDMI_RXPOW_H_ADDR                                                                           (0x168)
  #define RTL8291_STD_DDMI_RXPOW_H_STD_DDMI_RXPOW_H_OFFSET                                                      (0)
  #define RTL8291_STD_DDMI_RXPOW_H_STD_DDMI_RXPOW_H_MASK                                                        (0xFF << RTL8291_STD_DDMI_RXPOW_H_STD_DDMI_RXPOW_H_OFFSET)

#define RTL8291_STD_DDMI_RXPOW_L_ADDR                                                                           (0x169)
  #define RTL8291_STD_DDMI_RXPOW_L_STD_DDMI_RXPOW_L_OFFSET                                                      (0)
  #define RTL8291_STD_DDMI_RXPOW_L_STD_DDMI_RXPOW_L_MASK                                                        (0xFF << RTL8291_STD_DDMI_RXPOW_L_STD_DDMI_RXPOW_L_OFFSET)

#define RTL8291_A2L_REG6A_ADDR                                                                                  (0x16A)
  #define RTL8291_A2L_REG6A_A2L_REG6A_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG6A_A2L_REG6A_MASK                                                                      (0xFF << RTL8291_A2L_REG6A_A2L_REG6A_OFFSET)

#define RTL8291_A2L_REG6B_ADDR                                                                                  (0x16B)
  #define RTL8291_A2L_REG6B_A2L_REG6B_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG6B_A2L_REG6B_MASK                                                                      (0xFF << RTL8291_A2L_REG6B_A2L_REG6B_OFFSET)

#define RTL8291_A2L_REG6C_ADDR                                                                                  (0x16C)
  #define RTL8291_A2L_REG6C_A2L_REG6C_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG6C_A2L_REG6C_MASK                                                                      (0xFF << RTL8291_A2L_REG6C_A2L_REG6C_OFFSET)

#define RTL8291_A2L_REG6D_ADDR                                                                                  (0x16D)
  #define RTL8291_A2L_REG6D_A2L_REG6D_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG6D_A2L_REG6D_MASK                                                                      (0xFF << RTL8291_A2L_REG6D_A2L_REG6D_OFFSET)

#define RTL8291_A2L_REG6E_ADDR                                                                                  (0x16E)
  #define RTL8291_A2L_REG6E_A2L_REG6E_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG6E_A2L_REG6E_MASK                                                                      (0xFF << RTL8291_A2L_REG6E_A2L_REG6E_OFFSET)

#define RTL8291_A2L_REG6F_ADDR                                                                                  (0x16F)
  #define RTL8291_A2L_REG6F_A2L_REG6F_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG6F_A2L_REG6F_MASK                                                                      (0xFF << RTL8291_A2L_REG6F_A2L_REG6F_OFFSET)

#define RTL8291_A2L_REG70_ADDR                                                                                  (0x170)
  #define RTL8291_A2L_REG70_STS_TEM_HI_ALAR_OFFSET                                                              (7)
  #define RTL8291_A2L_REG70_STS_TEM_HI_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_TEM_HI_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_TEM_LO_ALAR_OFFSET                                                              (6)
  #define RTL8291_A2L_REG70_STS_TEM_LO_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_TEM_LO_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_VCC_HI_ALAR_OFFSET                                                              (5)
  #define RTL8291_A2L_REG70_STS_VCC_HI_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_VCC_HI_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_VCC_LO_ALAR_OFFSET                                                              (4)
  #define RTL8291_A2L_REG70_STS_VCC_LO_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_VCC_LO_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_TXB_HI_ALAR_OFFSET                                                              (3)
  #define RTL8291_A2L_REG70_STS_TXB_HI_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_TXB_HI_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_TXB_LO_ALAR_OFFSET                                                              (2)
  #define RTL8291_A2L_REG70_STS_TXB_LO_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_TXB_LO_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_TXP_HI_ALAR_OFFSET                                                              (1)
  #define RTL8291_A2L_REG70_STS_TXP_HI_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_TXP_HI_ALAR_OFFSET)
  #define RTL8291_A2L_REG70_STS_TXP_LO_ALAR_OFFSET                                                              (0)
  #define RTL8291_A2L_REG70_STS_TXP_LO_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG70_STS_TXP_LO_ALAR_OFFSET)

#define RTL8291_A2L_REG71_ADDR                                                                                  (0x171)
  #define RTL8291_A2L_REG71_STS_RXP_HI_ALAR_OFFSET                                                              (7)
  #define RTL8291_A2L_REG71_STS_RXP_HI_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG71_STS_RXP_HI_ALAR_OFFSET)
  #define RTL8291_A2L_REG71_STS_RXP_LO_ALAR_OFFSET                                                              (6)
  #define RTL8291_A2L_REG71_STS_RXP_LO_ALAR_MASK                                                                (0x1 << RTL8291_A2L_REG71_STS_RXP_LO_ALAR_OFFSET)
  #define RTL8291_A2L_REG71_A2L_REG71_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG71_A2L_REG71_MASK                                                                      (0x3F << RTL8291_A2L_REG71_A2L_REG71_OFFSET)

#define RTL8291_A2L_REG72_ADDR                                                                                  (0x172)
  #define RTL8291_A2L_REG72_A2L_REG72_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG72_A2L_REG72_MASK                                                                      (0xFF << RTL8291_A2L_REG72_A2L_REG72_OFFSET)

#define RTL8291_A2L_REG73_ADDR                                                                                  (0x173)
  #define RTL8291_A2L_REG73_A2L_REG73_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG73_A2L_REG73_MASK                                                                      (0xFF << RTL8291_A2L_REG73_A2L_REG73_OFFSET)

#define RTL8291_A2L_REG74_ADDR                                                                                  (0x174)
  #define RTL8291_A2L_REG74_STS_TEM_HI_WARN_OFFSET                                                              (7)
  #define RTL8291_A2L_REG74_STS_TEM_HI_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_TEM_HI_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_TEM_LO_WARN_OFFSET                                                              (6)
  #define RTL8291_A2L_REG74_STS_TEM_LO_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_TEM_LO_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_VCC_HI_WARN_OFFSET                                                              (5)
  #define RTL8291_A2L_REG74_STS_VCC_HI_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_VCC_HI_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_VCC_LO_WARN_OFFSET                                                              (4)
  #define RTL8291_A2L_REG74_STS_VCC_LO_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_VCC_LO_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_TXB_HI_WARN_OFFSET                                                              (3)
  #define RTL8291_A2L_REG74_STS_TXB_HI_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_TXB_HI_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_TXB_LO_WARN_OFFSET                                                              (2)
  #define RTL8291_A2L_REG74_STS_TXB_LO_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_TXB_LO_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_TXP_HI_WARN_OFFSET                                                              (1)
  #define RTL8291_A2L_REG74_STS_TXP_HI_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_TXP_HI_WARN_OFFSET)
  #define RTL8291_A2L_REG74_STS_TXP_LO_WARN_OFFSET                                                              (0)
  #define RTL8291_A2L_REG74_STS_TXP_LO_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG74_STS_TXP_LO_WARN_OFFSET)

#define RTL8291_A2L_REG75_ADDR                                                                                  (0x175)
  #define RTL8291_A2L_REG75_STS_RXP_HI_WARN_OFFSET                                                              (7)
  #define RTL8291_A2L_REG75_STS_RXP_HI_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG75_STS_RXP_HI_WARN_OFFSET)
  #define RTL8291_A2L_REG75_STS_RXP_LO_WARN_OFFSET                                                              (6)
  #define RTL8291_A2L_REG75_STS_RXP_LO_WARN_MASK                                                                (0x1 << RTL8291_A2L_REG75_STS_RXP_LO_WARN_OFFSET)
  #define RTL8291_A2L_REG75_A2L_REG75_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG75_A2L_REG75_MASK                                                                      (0x3F << RTL8291_A2L_REG75_A2L_REG75_OFFSET)

#define RTL8291_A2L_REG76_ADDR                                                                                  (0x176)
  #define RTL8291_A2L_REG76_A2L_REG76_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG76_A2L_REG76_MASK                                                                      (0xFF << RTL8291_A2L_REG76_A2L_REG76_OFFSET)

#define RTL8291_A2L_REG77_ADDR                                                                                  (0x177)
  #define RTL8291_A2L_REG77_A2L_REG77_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG77_A2L_REG77_MASK                                                                      (0xFF << RTL8291_A2L_REG77_A2L_REG77_OFFSET)

#define RTL8291_A2L_REG78_ADDR                                                                                  (0x178)
  #define RTL8291_A2L_REG78_A2L_REG78_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG78_A2L_REG78_MASK                                                                      (0xFF << RTL8291_A2L_REG78_A2L_REG78_OFFSET)

#define RTL8291_A2L_REG79_ADDR                                                                                  (0x179)
  #define RTL8291_A2L_REG79_A2L_REG79_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG79_A2L_REG79_MASK                                                                      (0xFF << RTL8291_A2L_REG79_A2L_REG79_OFFSET)

#define RTL8291_A2L_REG7A_ADDR                                                                                  (0x17A)
  #define RTL8291_A2L_REG7A_A2L_REG7A_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG7A_A2L_REG7A_MASK                                                                      (0xFF << RTL8291_A2L_REG7A_A2L_REG7A_OFFSET)

#define RTL8291_A2L_REG7B_ADDR                                                                                  (0x17B)
  #define RTL8291_A2L_REG7B_A2L_REG7B_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG7B_A2L_REG7B_MASK                                                                      (0xFF << RTL8291_A2L_REG7B_A2L_REG7B_OFFSET)

#define RTL8291_A2L_REG7C_ADDR                                                                                  (0x17C)
  #define RTL8291_A2L_REG7C_A2L_REG7C_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG7C_A2L_REG7C_MASK                                                                      (0xFF << RTL8291_A2L_REG7C_A2L_REG7C_OFFSET)

#define RTL8291_A2L_REG7D_ADDR                                                                                  (0x17D)
  #define RTL8291_A2L_REG7D_A2L_REG7D_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG7D_A2L_REG7D_MASK                                                                      (0xFF << RTL8291_A2L_REG7D_A2L_REG7D_OFFSET)

#define RTL8291_A2L_REG7E_ADDR                                                                                  (0x17E)
  #define RTL8291_A2L_REG7E_A2L_REG7E_OFFSET                                                                    (0)
  #define RTL8291_A2L_REG7E_A2L_REG7E_MASK                                                                      (0xFF << RTL8291_A2L_REG7E_A2L_REG7E_OFFSET)

#define RTL8291_PAGE_SELECT_ADDR                                                                                (0x17F)
  #define RTL8291_PAGE_SELECT_PAGE_SELECT_OFFSET                                                                (0)
  #define RTL8291_PAGE_SELECT_PAGE_SELECT_MASK                                                                  (0xFF << RTL8291_PAGE_SELECT_PAGE_SELECT_OFFSET)

/*
 * Feature: REG_A2_P0
 */
#define RTL8291_A2P0_REG00_ADDR                                                                                 (0x180)
  #define RTL8291_A2P0_REG00_A2P0_REG00_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG00_A2P0_REG00_MASK                                                                    (0xFF << RTL8291_A2P0_REG00_A2P0_REG00_OFFSET)

#define RTL8291_A2P0_REG01_ADDR                                                                                 (0x181)
  #define RTL8291_A2P0_REG01_A2P0_REG01_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG01_A2P0_REG01_MASK                                                                    (0xFF << RTL8291_A2P0_REG01_A2P0_REG01_OFFSET)

#define RTL8291_A2P0_REG02_ADDR                                                                                 (0x182)
  #define RTL8291_A2P0_REG02_A2P0_REG02_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG02_A2P0_REG02_MASK                                                                    (0xFF << RTL8291_A2P0_REG02_A2P0_REG02_OFFSET)

#define RTL8291_A2P0_REG03_ADDR                                                                                 (0x183)
  #define RTL8291_A2P0_REG03_A2P0_REG03_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG03_A2P0_REG03_MASK                                                                    (0xFF << RTL8291_A2P0_REG03_A2P0_REG03_OFFSET)

#define RTL8291_A2P0_REG04_ADDR                                                                                 (0x184)
  #define RTL8291_A2P0_REG04_A2P0_REG04_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG04_A2P0_REG04_MASK                                                                    (0xFF << RTL8291_A2P0_REG04_A2P0_REG04_OFFSET)

#define RTL8291_A2P0_REG05_ADDR                                                                                 (0x185)
  #define RTL8291_A2P0_REG05_A2P0_REG05_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG05_A2P0_REG05_MASK                                                                    (0xFF << RTL8291_A2P0_REG05_A2P0_REG05_OFFSET)

#define RTL8291_A2P0_REG06_ADDR                                                                                 (0x186)
  #define RTL8291_A2P0_REG06_A2P0_REG06_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG06_A2P0_REG06_MASK                                                                    (0xFF << RTL8291_A2P0_REG06_A2P0_REG06_OFFSET)

#define RTL8291_A2P0_REG07_ADDR                                                                                 (0x187)
  #define RTL8291_A2P0_REG07_A2P0_REG07_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG07_A2P0_REG07_MASK                                                                    (0xFF << RTL8291_A2P0_REG07_A2P0_REG07_OFFSET)

#define RTL8291_A2P0_REG08_ADDR                                                                                 (0x188)
  #define RTL8291_A2P0_REG08_A2P0_REG08_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG08_A2P0_REG08_MASK                                                                    (0xFF << RTL8291_A2P0_REG08_A2P0_REG08_OFFSET)

#define RTL8291_A2P0_REG09_ADDR                                                                                 (0x189)
  #define RTL8291_A2P0_REG09_A2P0_REG09_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG09_A2P0_REG09_MASK                                                                    (0xFF << RTL8291_A2P0_REG09_A2P0_REG09_OFFSET)

#define RTL8291_A2P0_REG0A_ADDR                                                                                 (0x18A)
  #define RTL8291_A2P0_REG0A_A2P0_REG0A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG0A_A2P0_REG0A_MASK                                                                    (0xFF << RTL8291_A2P0_REG0A_A2P0_REG0A_OFFSET)

#define RTL8291_A2P0_REG0B_ADDR                                                                                 (0x18B)
  #define RTL8291_A2P0_REG0B_A2P0_REG0B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG0B_A2P0_REG0B_MASK                                                                    (0xFF << RTL8291_A2P0_REG0B_A2P0_REG0B_OFFSET)

#define RTL8291_A2P0_REG0C_ADDR                                                                                 (0x18C)
  #define RTL8291_A2P0_REG0C_A2P0_REG0C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG0C_A2P0_REG0C_MASK                                                                    (0xFF << RTL8291_A2P0_REG0C_A2P0_REG0C_OFFSET)

#define RTL8291_A2P0_REG0D_ADDR                                                                                 (0x18D)
  #define RTL8291_A2P0_REG0D_A2P0_REG0D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG0D_A2P0_REG0D_MASK                                                                    (0xFF << RTL8291_A2P0_REG0D_A2P0_REG0D_OFFSET)

#define RTL8291_A2P0_REG0E_ADDR                                                                                 (0x18E)
  #define RTL8291_A2P0_REG0E_A2P0_REG0E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG0E_A2P0_REG0E_MASK                                                                    (0xFF << RTL8291_A2P0_REG0E_A2P0_REG0E_OFFSET)

#define RTL8291_A2P0_REG0F_ADDR                                                                                 (0x18F)
  #define RTL8291_A2P0_REG0F_A2P0_REG0F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG0F_A2P0_REG0F_MASK                                                                    (0xFF << RTL8291_A2P0_REG0F_A2P0_REG0F_OFFSET)

#define RTL8291_A2P0_REG10_ADDR                                                                                 (0x190)
  #define RTL8291_A2P0_REG10_A2P0_REG10_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG10_A2P0_REG10_MASK                                                                    (0xFF << RTL8291_A2P0_REG10_A2P0_REG10_OFFSET)

#define RTL8291_A2P0_REG11_ADDR                                                                                 (0x191)
  #define RTL8291_A2P0_REG11_A2P0_REG11_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG11_A2P0_REG11_MASK                                                                    (0xFF << RTL8291_A2P0_REG11_A2P0_REG11_OFFSET)

#define RTL8291_A2P0_REG12_ADDR                                                                                 (0x192)
  #define RTL8291_A2P0_REG12_A2P0_REG12_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG12_A2P0_REG12_MASK                                                                    (0xFF << RTL8291_A2P0_REG12_A2P0_REG12_OFFSET)

#define RTL8291_A2P0_REG13_ADDR                                                                                 (0x193)
  #define RTL8291_A2P0_REG13_A2P0_REG13_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG13_A2P0_REG13_MASK                                                                    (0xFF << RTL8291_A2P0_REG13_A2P0_REG13_OFFSET)

#define RTL8291_A2P0_REG14_ADDR                                                                                 (0x194)
  #define RTL8291_A2P0_REG14_A2P0_REG14_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG14_A2P0_REG14_MASK                                                                    (0xFF << RTL8291_A2P0_REG14_A2P0_REG14_OFFSET)

#define RTL8291_A2P0_REG15_ADDR                                                                                 (0x195)
  #define RTL8291_A2P0_REG15_A2P0_REG15_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG15_A2P0_REG15_MASK                                                                    (0xFF << RTL8291_A2P0_REG15_A2P0_REG15_OFFSET)

#define RTL8291_A2P0_REG16_ADDR                                                                                 (0x196)
  #define RTL8291_A2P0_REG16_A2P0_REG16_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG16_A2P0_REG16_MASK                                                                    (0xFF << RTL8291_A2P0_REG16_A2P0_REG16_OFFSET)

#define RTL8291_A2P0_REG17_ADDR                                                                                 (0x197)
  #define RTL8291_A2P0_REG17_A2P0_REG17_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG17_A2P0_REG17_MASK                                                                    (0xFF << RTL8291_A2P0_REG17_A2P0_REG17_OFFSET)

#define RTL8291_A2P0_REG18_ADDR                                                                                 (0x198)
  #define RTL8291_A2P0_REG18_A2P0_REG18_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG18_A2P0_REG18_MASK                                                                    (0xFF << RTL8291_A2P0_REG18_A2P0_REG18_OFFSET)

#define RTL8291_A2P0_REG19_ADDR                                                                                 (0x199)
  #define RTL8291_A2P0_REG19_A2P0_REG19_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG19_A2P0_REG19_MASK                                                                    (0xFF << RTL8291_A2P0_REG19_A2P0_REG19_OFFSET)

#define RTL8291_A2P0_REG1A_ADDR                                                                                 (0x19A)
  #define RTL8291_A2P0_REG1A_A2P0_REG1A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG1A_A2P0_REG1A_MASK                                                                    (0xFF << RTL8291_A2P0_REG1A_A2P0_REG1A_OFFSET)

#define RTL8291_A2P0_REG1B_ADDR                                                                                 (0x19B)
  #define RTL8291_A2P0_REG1B_A2P0_REG1B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG1B_A2P0_REG1B_MASK                                                                    (0xFF << RTL8291_A2P0_REG1B_A2P0_REG1B_OFFSET)

#define RTL8291_A2P0_REG1C_ADDR                                                                                 (0x19C)
  #define RTL8291_A2P0_REG1C_A2P0_REG1C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG1C_A2P0_REG1C_MASK                                                                    (0xFF << RTL8291_A2P0_REG1C_A2P0_REG1C_OFFSET)

#define RTL8291_A2P0_REG1D_ADDR                                                                                 (0x19D)
  #define RTL8291_A2P0_REG1D_A2P0_REG1D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG1D_A2P0_REG1D_MASK                                                                    (0xFF << RTL8291_A2P0_REG1D_A2P0_REG1D_OFFSET)

#define RTL8291_A2P0_REG1E_ADDR                                                                                 (0x19E)
  #define RTL8291_A2P0_REG1E_A2P0_REG1E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG1E_A2P0_REG1E_MASK                                                                    (0xFF << RTL8291_A2P0_REG1E_A2P0_REG1E_OFFSET)

#define RTL8291_A2P0_REG1F_ADDR                                                                                 (0x19F)
  #define RTL8291_A2P0_REG1F_A2P0_REG1F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG1F_A2P0_REG1F_MASK                                                                    (0xFF << RTL8291_A2P0_REG1F_A2P0_REG1F_OFFSET)

#define RTL8291_A2P0_REG20_ADDR                                                                                 (0x1A0)
  #define RTL8291_A2P0_REG20_A2P0_REG20_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG20_A2P0_REG20_MASK                                                                    (0xFF << RTL8291_A2P0_REG20_A2P0_REG20_OFFSET)

#define RTL8291_A2P0_REG21_ADDR                                                                                 (0x1A1)
  #define RTL8291_A2P0_REG21_A2P0_REG21_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG21_A2P0_REG21_MASK                                                                    (0xFF << RTL8291_A2P0_REG21_A2P0_REG21_OFFSET)

#define RTL8291_A2P0_REG22_ADDR                                                                                 (0x1A2)
  #define RTL8291_A2P0_REG22_A2P0_REG22_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG22_A2P0_REG22_MASK                                                                    (0xFF << RTL8291_A2P0_REG22_A2P0_REG22_OFFSET)

#define RTL8291_A2P0_REG23_ADDR                                                                                 (0x1A3)
  #define RTL8291_A2P0_REG23_A2P0_REG23_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG23_A2P0_REG23_MASK                                                                    (0xFF << RTL8291_A2P0_REG23_A2P0_REG23_OFFSET)

#define RTL8291_A2P0_REG24_ADDR                                                                                 (0x1A4)
  #define RTL8291_A2P0_REG24_A2P0_REG24_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG24_A2P0_REG24_MASK                                                                    (0xFF << RTL8291_A2P0_REG24_A2P0_REG24_OFFSET)

#define RTL8291_A2P0_REG25_ADDR                                                                                 (0x1A5)
  #define RTL8291_A2P0_REG25_A2P0_REG25_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG25_A2P0_REG25_MASK                                                                    (0xFF << RTL8291_A2P0_REG25_A2P0_REG25_OFFSET)

#define RTL8291_A2P0_REG26_ADDR                                                                                 (0x1A6)
  #define RTL8291_A2P0_REG26_A2P0_REG26_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG26_A2P0_REG26_MASK                                                                    (0xFF << RTL8291_A2P0_REG26_A2P0_REG26_OFFSET)

#define RTL8291_A2P0_REG27_ADDR                                                                                 (0x1A7)
  #define RTL8291_A2P0_REG27_A2P0_REG27_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG27_A2P0_REG27_MASK                                                                    (0xFF << RTL8291_A2P0_REG27_A2P0_REG27_OFFSET)

#define RTL8291_A2P0_REG28_ADDR                                                                                 (0x1A8)
  #define RTL8291_A2P0_REG28_A2P0_REG28_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG28_A2P0_REG28_MASK                                                                    (0xFF << RTL8291_A2P0_REG28_A2P0_REG28_OFFSET)

#define RTL8291_A2P0_REG29_ADDR                                                                                 (0x1A9)
  #define RTL8291_A2P0_REG29_A2P0_REG29_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG29_A2P0_REG29_MASK                                                                    (0xFF << RTL8291_A2P0_REG29_A2P0_REG29_OFFSET)

#define RTL8291_A2P0_REG2A_ADDR                                                                                 (0x1AA)
  #define RTL8291_A2P0_REG2A_A2P0_REG2A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG2A_A2P0_REG2A_MASK                                                                    (0xFF << RTL8291_A2P0_REG2A_A2P0_REG2A_OFFSET)

#define RTL8291_A2P0_REG2B_ADDR                                                                                 (0x1AB)
  #define RTL8291_A2P0_REG2B_A2P0_REG2B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG2B_A2P0_REG2B_MASK                                                                    (0xFF << RTL8291_A2P0_REG2B_A2P0_REG2B_OFFSET)

#define RTL8291_A2P0_REG2C_ADDR                                                                                 (0x1AC)
  #define RTL8291_A2P0_REG2C_A2P0_REG2C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG2C_A2P0_REG2C_MASK                                                                    (0xFF << RTL8291_A2P0_REG2C_A2P0_REG2C_OFFSET)

#define RTL8291_A2P0_REG2D_ADDR                                                                                 (0x1AD)
  #define RTL8291_A2P0_REG2D_A2P0_REG2D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG2D_A2P0_REG2D_MASK                                                                    (0xFF << RTL8291_A2P0_REG2D_A2P0_REG2D_OFFSET)

#define RTL8291_A2P0_REG2E_ADDR                                                                                 (0x1AE)
  #define RTL8291_A2P0_REG2E_A2P0_REG2E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG2E_A2P0_REG2E_MASK                                                                    (0xFF << RTL8291_A2P0_REG2E_A2P0_REG2E_OFFSET)

#define RTL8291_A2P0_REG2F_ADDR                                                                                 (0x1AF)
  #define RTL8291_A2P0_REG2F_A2P0_REG2F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG2F_A2P0_REG2F_MASK                                                                    (0xFF << RTL8291_A2P0_REG2F_A2P0_REG2F_OFFSET)

#define RTL8291_A2P0_REG30_ADDR                                                                                 (0x1B0)
  #define RTL8291_A2P0_REG30_A2P0_REG30_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG30_A2P0_REG30_MASK                                                                    (0xFF << RTL8291_A2P0_REG30_A2P0_REG30_OFFSET)

#define RTL8291_A2P0_REG31_ADDR                                                                                 (0x1B1)
  #define RTL8291_A2P0_REG31_A2P0_REG31_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG31_A2P0_REG31_MASK                                                                    (0xFF << RTL8291_A2P0_REG31_A2P0_REG31_OFFSET)

#define RTL8291_A2P0_REG32_ADDR                                                                                 (0x1B2)
  #define RTL8291_A2P0_REG32_A2P0_REG32_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG32_A2P0_REG32_MASK                                                                    (0xFF << RTL8291_A2P0_REG32_A2P0_REG32_OFFSET)

#define RTL8291_A2P0_REG33_ADDR                                                                                 (0x1B3)
  #define RTL8291_A2P0_REG33_A2P0_REG33_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG33_A2P0_REG33_MASK                                                                    (0xFF << RTL8291_A2P0_REG33_A2P0_REG33_OFFSET)

#define RTL8291_A2P0_REG34_ADDR                                                                                 (0x1B4)
  #define RTL8291_A2P0_REG34_A2P0_REG34_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG34_A2P0_REG34_MASK                                                                    (0xFF << RTL8291_A2P0_REG34_A2P0_REG34_OFFSET)

#define RTL8291_A2P0_REG35_ADDR                                                                                 (0x1B5)
  #define RTL8291_A2P0_REG35_A2P0_REG35_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG35_A2P0_REG35_MASK                                                                    (0xFF << RTL8291_A2P0_REG35_A2P0_REG35_OFFSET)

#define RTL8291_A2P0_REG36_ADDR                                                                                 (0x1B6)
  #define RTL8291_A2P0_REG36_A2P0_REG36_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG36_A2P0_REG36_MASK                                                                    (0xFF << RTL8291_A2P0_REG36_A2P0_REG36_OFFSET)

#define RTL8291_A2P0_REG37_ADDR                                                                                 (0x1B7)
  #define RTL8291_A2P0_REG37_A2P0_REG37_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG37_A2P0_REG37_MASK                                                                    (0xFF << RTL8291_A2P0_REG37_A2P0_REG37_OFFSET)

#define RTL8291_A2P0_REG38_ADDR                                                                                 (0x1B8)
  #define RTL8291_A2P0_REG38_A2P0_REG38_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG38_A2P0_REG38_MASK                                                                    (0xFF << RTL8291_A2P0_REG38_A2P0_REG38_OFFSET)

#define RTL8291_A2P0_REG39_ADDR                                                                                 (0x1B9)
  #define RTL8291_A2P0_REG39_A2P0_REG39_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG39_A2P0_REG39_MASK                                                                    (0xFF << RTL8291_A2P0_REG39_A2P0_REG39_OFFSET)

#define RTL8291_A2P0_REG3A_ADDR                                                                                 (0x1BA)
  #define RTL8291_A2P0_REG3A_A2P0_REG3A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG3A_A2P0_REG3A_MASK                                                                    (0xFF << RTL8291_A2P0_REG3A_A2P0_REG3A_OFFSET)

#define RTL8291_A2P0_REG3B_ADDR                                                                                 (0x1BB)
  #define RTL8291_A2P0_REG3B_A2P0_REG3B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG3B_A2P0_REG3B_MASK                                                                    (0xFF << RTL8291_A2P0_REG3B_A2P0_REG3B_OFFSET)

#define RTL8291_A2P0_REG3C_ADDR                                                                                 (0x1BC)
  #define RTL8291_A2P0_REG3C_A2P0_REG3C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG3C_A2P0_REG3C_MASK                                                                    (0xFF << RTL8291_A2P0_REG3C_A2P0_REG3C_OFFSET)

#define RTL8291_A2P0_REG3D_ADDR                                                                                 (0x1BD)
  #define RTL8291_A2P0_REG3D_A2P0_REG3D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG3D_A2P0_REG3D_MASK                                                                    (0xFF << RTL8291_A2P0_REG3D_A2P0_REG3D_OFFSET)

#define RTL8291_A2P0_REG3E_ADDR                                                                                 (0x1BE)
  #define RTL8291_A2P0_REG3E_A2P0_REG3E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG3E_A2P0_REG3E_MASK                                                                    (0xFF << RTL8291_A2P0_REG3E_A2P0_REG3E_OFFSET)

#define RTL8291_A2P0_REG3F_ADDR                                                                                 (0x1BF)
  #define RTL8291_A2P0_REG3F_A2P0_REG3F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG3F_A2P0_REG3F_MASK                                                                    (0xFF << RTL8291_A2P0_REG3F_A2P0_REG3F_OFFSET)

#define RTL8291_A2P0_REG40_ADDR                                                                                 (0x1C0)
  #define RTL8291_A2P0_REG40_A2P0_REG40_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG40_A2P0_REG40_MASK                                                                    (0xFF << RTL8291_A2P0_REG40_A2P0_REG40_OFFSET)

#define RTL8291_A2P0_REG41_ADDR                                                                                 (0x1C1)
  #define RTL8291_A2P0_REG41_A2P0_REG41_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG41_A2P0_REG41_MASK                                                                    (0xFF << RTL8291_A2P0_REG41_A2P0_REG41_OFFSET)

#define RTL8291_A2P0_REG42_ADDR                                                                                 (0x1C2)
  #define RTL8291_A2P0_REG42_A2P0_REG42_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG42_A2P0_REG42_MASK                                                                    (0xFF << RTL8291_A2P0_REG42_A2P0_REG42_OFFSET)

#define RTL8291_A2P0_REG43_ADDR                                                                                 (0x1C3)
  #define RTL8291_A2P0_REG43_A2P0_REG43_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG43_A2P0_REG43_MASK                                                                    (0xFF << RTL8291_A2P0_REG43_A2P0_REG43_OFFSET)

#define RTL8291_A2P0_REG44_ADDR                                                                                 (0x1C4)
  #define RTL8291_A2P0_REG44_A2P0_REG44_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG44_A2P0_REG44_MASK                                                                    (0xFF << RTL8291_A2P0_REG44_A2P0_REG44_OFFSET)

#define RTL8291_A2P0_REG45_ADDR                                                                                 (0x1C5)
  #define RTL8291_A2P0_REG45_A2P0_REG45_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG45_A2P0_REG45_MASK                                                                    (0xFF << RTL8291_A2P0_REG45_A2P0_REG45_OFFSET)

#define RTL8291_A2P0_REG46_ADDR                                                                                 (0x1C6)
  #define RTL8291_A2P0_REG46_A2P0_REG46_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG46_A2P0_REG46_MASK                                                                    (0xFF << RTL8291_A2P0_REG46_A2P0_REG46_OFFSET)

#define RTL8291_A2P0_REG47_ADDR                                                                                 (0x1C7)
  #define RTL8291_A2P0_REG47_A2P0_REG47_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG47_A2P0_REG47_MASK                                                                    (0xFF << RTL8291_A2P0_REG47_A2P0_REG47_OFFSET)

#define RTL8291_A2P0_REG48_ADDR                                                                                 (0x1C8)
  #define RTL8291_A2P0_REG48_A2P0_REG48_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG48_A2P0_REG48_MASK                                                                    (0xFF << RTL8291_A2P0_REG48_A2P0_REG48_OFFSET)

#define RTL8291_A2P0_REG49_ADDR                                                                                 (0x1C9)
  #define RTL8291_A2P0_REG49_A2P0_REG49_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG49_A2P0_REG49_MASK                                                                    (0xFF << RTL8291_A2P0_REG49_A2P0_REG49_OFFSET)

#define RTL8291_A2P0_REG4A_ADDR                                                                                 (0x1CA)
  #define RTL8291_A2P0_REG4A_A2P0_REG4A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG4A_A2P0_REG4A_MASK                                                                    (0xFF << RTL8291_A2P0_REG4A_A2P0_REG4A_OFFSET)

#define RTL8291_A2P0_REG4B_ADDR                                                                                 (0x1CB)
  #define RTL8291_A2P0_REG4B_A2P0_REG4B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG4B_A2P0_REG4B_MASK                                                                    (0xFF << RTL8291_A2P0_REG4B_A2P0_REG4B_OFFSET)

#define RTL8291_A2P0_REG4C_ADDR                                                                                 (0x1CC)
  #define RTL8291_A2P0_REG4C_A2P0_REG4C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG4C_A2P0_REG4C_MASK                                                                    (0xFF << RTL8291_A2P0_REG4C_A2P0_REG4C_OFFSET)

#define RTL8291_A2P0_REG4D_ADDR                                                                                 (0x1CD)
  #define RTL8291_A2P0_REG4D_A2P0_REG4D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG4D_A2P0_REG4D_MASK                                                                    (0xFF << RTL8291_A2P0_REG4D_A2P0_REG4D_OFFSET)

#define RTL8291_A2P0_REG4E_ADDR                                                                                 (0x1CE)
  #define RTL8291_A2P0_REG4E_A2P0_REG4E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG4E_A2P0_REG4E_MASK                                                                    (0xFF << RTL8291_A2P0_REG4E_A2P0_REG4E_OFFSET)

#define RTL8291_A2P0_REG4F_ADDR                                                                                 (0x1CF)
  #define RTL8291_A2P0_REG4F_A2P0_REG4F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG4F_A2P0_REG4F_MASK                                                                    (0xFF << RTL8291_A2P0_REG4F_A2P0_REG4F_OFFSET)

#define RTL8291_A2P0_REG50_ADDR                                                                                 (0x1D0)
  #define RTL8291_A2P0_REG50_A2P0_REG50_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG50_A2P0_REG50_MASK                                                                    (0xFF << RTL8291_A2P0_REG50_A2P0_REG50_OFFSET)

#define RTL8291_A2P0_REG51_ADDR                                                                                 (0x1D1)
  #define RTL8291_A2P0_REG51_A2P0_REG51_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG51_A2P0_REG51_MASK                                                                    (0xFF << RTL8291_A2P0_REG51_A2P0_REG51_OFFSET)

#define RTL8291_A2P0_REG52_ADDR                                                                                 (0x1D2)
  #define RTL8291_A2P0_REG52_A2P0_REG52_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG52_A2P0_REG52_MASK                                                                    (0xFF << RTL8291_A2P0_REG52_A2P0_REG52_OFFSET)

#define RTL8291_A2P0_REG53_ADDR                                                                                 (0x1D3)
  #define RTL8291_A2P0_REG53_A2P0_REG53_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG53_A2P0_REG53_MASK                                                                    (0xFF << RTL8291_A2P0_REG53_A2P0_REG53_OFFSET)

#define RTL8291_A2P0_REG54_ADDR                                                                                 (0x1D4)
  #define RTL8291_A2P0_REG54_A2P0_REG54_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG54_A2P0_REG54_MASK                                                                    (0xFF << RTL8291_A2P0_REG54_A2P0_REG54_OFFSET)

#define RTL8291_A2P0_REG55_ADDR                                                                                 (0x1D5)
  #define RTL8291_A2P0_REG55_A2P0_REG55_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG55_A2P0_REG55_MASK                                                                    (0xFF << RTL8291_A2P0_REG55_A2P0_REG55_OFFSET)

#define RTL8291_A2P0_REG56_ADDR                                                                                 (0x1D6)
  #define RTL8291_A2P0_REG56_A2P0_REG56_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG56_A2P0_REG56_MASK                                                                    (0xFF << RTL8291_A2P0_REG56_A2P0_REG56_OFFSET)

#define RTL8291_A2P0_REG57_ADDR                                                                                 (0x1D7)
  #define RTL8291_A2P0_REG57_A2P0_REG57_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG57_A2P0_REG57_MASK                                                                    (0xFF << RTL8291_A2P0_REG57_A2P0_REG57_OFFSET)

#define RTL8291_A2P0_REG58_ADDR                                                                                 (0x1D8)
  #define RTL8291_A2P0_REG58_A2P0_REG58_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG58_A2P0_REG58_MASK                                                                    (0xFF << RTL8291_A2P0_REG58_A2P0_REG58_OFFSET)

#define RTL8291_A2P0_REG59_ADDR                                                                                 (0x1D9)
  #define RTL8291_A2P0_REG59_A2P0_REG59_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG59_A2P0_REG59_MASK                                                                    (0xFF << RTL8291_A2P0_REG59_A2P0_REG59_OFFSET)

#define RTL8291_A2P0_REG5A_ADDR                                                                                 (0x1DA)
  #define RTL8291_A2P0_REG5A_A2P0_REG5A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG5A_A2P0_REG5A_MASK                                                                    (0xFF << RTL8291_A2P0_REG5A_A2P0_REG5A_OFFSET)

#define RTL8291_A2P0_REG5B_ADDR                                                                                 (0x1DB)
  #define RTL8291_A2P0_REG5B_A2P0_REG5B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG5B_A2P0_REG5B_MASK                                                                    (0xFF << RTL8291_A2P0_REG5B_A2P0_REG5B_OFFSET)

#define RTL8291_A2P0_REG5C_ADDR                                                                                 (0x1DC)
  #define RTL8291_A2P0_REG5C_A2P0_REG5C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG5C_A2P0_REG5C_MASK                                                                    (0xFF << RTL8291_A2P0_REG5C_A2P0_REG5C_OFFSET)

#define RTL8291_A2P0_REG5D_ADDR                                                                                 (0x1DD)
  #define RTL8291_A2P0_REG5D_A2P0_REG5D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG5D_A2P0_REG5D_MASK                                                                    (0xFF << RTL8291_A2P0_REG5D_A2P0_REG5D_OFFSET)

#define RTL8291_A2P0_REG5E_ADDR                                                                                 (0x1DE)
  #define RTL8291_A2P0_REG5E_A2P0_REG5E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG5E_A2P0_REG5E_MASK                                                                    (0xFF << RTL8291_A2P0_REG5E_A2P0_REG5E_OFFSET)

#define RTL8291_A2P0_REG5F_ADDR                                                                                 (0x1DF)
  #define RTL8291_A2P0_REG5F_A2P0_REG5F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG5F_A2P0_REG5F_MASK                                                                    (0xFF << RTL8291_A2P0_REG5F_A2P0_REG5F_OFFSET)

#define RTL8291_A2P0_REG60_ADDR                                                                                 (0x1E0)
  #define RTL8291_A2P0_REG60_A2P0_REG60_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG60_A2P0_REG60_MASK                                                                    (0xFF << RTL8291_A2P0_REG60_A2P0_REG60_OFFSET)

#define RTL8291_A2P0_REG61_ADDR                                                                                 (0x1E1)
  #define RTL8291_A2P0_REG61_A2P0_REG61_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG61_A2P0_REG61_MASK                                                                    (0xFF << RTL8291_A2P0_REG61_A2P0_REG61_OFFSET)

#define RTL8291_A2P0_REG62_ADDR                                                                                 (0x1E2)
  #define RTL8291_A2P0_REG62_A2P0_REG62_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG62_A2P0_REG62_MASK                                                                    (0xFF << RTL8291_A2P0_REG62_A2P0_REG62_OFFSET)

#define RTL8291_A2P0_REG63_ADDR                                                                                 (0x1E3)
  #define RTL8291_A2P0_REG63_A2P0_REG63_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG63_A2P0_REG63_MASK                                                                    (0xFF << RTL8291_A2P0_REG63_A2P0_REG63_OFFSET)

#define RTL8291_A2P0_REG64_ADDR                                                                                 (0x1E4)
  #define RTL8291_A2P0_REG64_A2P0_REG64_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG64_A2P0_REG64_MASK                                                                    (0xFF << RTL8291_A2P0_REG64_A2P0_REG64_OFFSET)

#define RTL8291_A2P0_REG65_ADDR                                                                                 (0x1E5)
  #define RTL8291_A2P0_REG65_A2P0_REG65_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG65_A2P0_REG65_MASK                                                                    (0xFF << RTL8291_A2P0_REG65_A2P0_REG65_OFFSET)

#define RTL8291_A2P0_REG66_ADDR                                                                                 (0x1E6)
  #define RTL8291_A2P0_REG66_A2P0_REG66_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG66_A2P0_REG66_MASK                                                                    (0xFF << RTL8291_A2P0_REG66_A2P0_REG66_OFFSET)

#define RTL8291_A2P0_REG67_ADDR                                                                                 (0x1E7)
  #define RTL8291_A2P0_REG67_A2P0_REG67_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG67_A2P0_REG67_MASK                                                                    (0xFF << RTL8291_A2P0_REG67_A2P0_REG67_OFFSET)

#define RTL8291_A2P0_REG68_ADDR                                                                                 (0x1E8)
  #define RTL8291_A2P0_REG68_A2P0_REG68_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG68_A2P0_REG68_MASK                                                                    (0xFF << RTL8291_A2P0_REG68_A2P0_REG68_OFFSET)

#define RTL8291_A2P0_REG69_ADDR                                                                                 (0x1E9)
  #define RTL8291_A2P0_REG69_A2P0_REG69_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG69_A2P0_REG69_MASK                                                                    (0xFF << RTL8291_A2P0_REG69_A2P0_REG69_OFFSET)

#define RTL8291_A2P0_REG6A_ADDR                                                                                 (0x1EA)
  #define RTL8291_A2P0_REG6A_A2P0_REG6A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG6A_A2P0_REG6A_MASK                                                                    (0xFF << RTL8291_A2P0_REG6A_A2P0_REG6A_OFFSET)

#define RTL8291_A2P0_REG6B_ADDR                                                                                 (0x1EB)
  #define RTL8291_A2P0_REG6B_A2P0_REG6B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG6B_A2P0_REG6B_MASK                                                                    (0xFF << RTL8291_A2P0_REG6B_A2P0_REG6B_OFFSET)

#define RTL8291_A2P0_REG6C_ADDR                                                                                 (0x1EC)
  #define RTL8291_A2P0_REG6C_A2P0_REG6C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG6C_A2P0_REG6C_MASK                                                                    (0xFF << RTL8291_A2P0_REG6C_A2P0_REG6C_OFFSET)

#define RTL8291_A2P0_REG6D_ADDR                                                                                 (0x1ED)
  #define RTL8291_A2P0_REG6D_A2P0_REG6D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG6D_A2P0_REG6D_MASK                                                                    (0xFF << RTL8291_A2P0_REG6D_A2P0_REG6D_OFFSET)

#define RTL8291_A2P0_REG6E_ADDR                                                                                 (0x1EE)
  #define RTL8291_A2P0_REG6E_A2P0_REG6E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG6E_A2P0_REG6E_MASK                                                                    (0xFF << RTL8291_A2P0_REG6E_A2P0_REG6E_OFFSET)

#define RTL8291_A2P0_REG6F_ADDR                                                                                 (0x1EF)
  #define RTL8291_A2P0_REG6F_A2P0_REG6F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG6F_A2P0_REG6F_MASK                                                                    (0xFF << RTL8291_A2P0_REG6F_A2P0_REG6F_OFFSET)

#define RTL8291_A2P0_REG70_ADDR                                                                                 (0x1F0)
  #define RTL8291_A2P0_REG70_A2P0_REG70_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG70_A2P0_REG70_MASK                                                                    (0xFF << RTL8291_A2P0_REG70_A2P0_REG70_OFFSET)

#define RTL8291_A2P0_REG71_ADDR                                                                                 (0x1F1)
  #define RTL8291_A2P0_REG71_A2P0_REG71_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG71_A2P0_REG71_MASK                                                                    (0xFF << RTL8291_A2P0_REG71_A2P0_REG71_OFFSET)

#define RTL8291_A2P0_REG72_ADDR                                                                                 (0x1F2)
  #define RTL8291_A2P0_REG72_A2P0_REG72_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG72_A2P0_REG72_MASK                                                                    (0xFF << RTL8291_A2P0_REG72_A2P0_REG72_OFFSET)

#define RTL8291_A2P0_REG73_ADDR                                                                                 (0x1F3)
  #define RTL8291_A2P0_REG73_A2P0_REG73_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG73_A2P0_REG73_MASK                                                                    (0xFF << RTL8291_A2P0_REG73_A2P0_REG73_OFFSET)

#define RTL8291_A2P0_REG74_ADDR                                                                                 (0x1F4)
  #define RTL8291_A2P0_REG74_A2P0_REG74_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG74_A2P0_REG74_MASK                                                                    (0xFF << RTL8291_A2P0_REG74_A2P0_REG74_OFFSET)

#define RTL8291_A2P0_REG75_ADDR                                                                                 (0x1F5)
  #define RTL8291_A2P0_REG75_A2P0_REG75_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG75_A2P0_REG75_MASK                                                                    (0xFF << RTL8291_A2P0_REG75_A2P0_REG75_OFFSET)

#define RTL8291_A2P0_REG76_ADDR                                                                                 (0x1F6)
  #define RTL8291_A2P0_REG76_A2P0_REG76_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG76_A2P0_REG76_MASK                                                                    (0xFF << RTL8291_A2P0_REG76_A2P0_REG76_OFFSET)

#define RTL8291_A2P0_REG77_ADDR                                                                                 (0x1F7)
  #define RTL8291_A2P0_REG77_A2P0_REG77_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG77_A2P0_REG77_MASK                                                                    (0xFF << RTL8291_A2P0_REG77_A2P0_REG77_OFFSET)

#define RTL8291_A2P0_REG78_ADDR                                                                                 (0x1F8)
  #define RTL8291_A2P0_REG78_A2P0_REG78_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG78_A2P0_REG78_MASK                                                                    (0xFF << RTL8291_A2P0_REG78_A2P0_REG78_OFFSET)

#define RTL8291_A2P0_REG79_ADDR                                                                                 (0x1F9)
  #define RTL8291_A2P0_REG79_A2P0_REG79_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG79_A2P0_REG79_MASK                                                                    (0xFF << RTL8291_A2P0_REG79_A2P0_REG79_OFFSET)

#define RTL8291_A2P0_REG7A_ADDR                                                                                 (0x1FA)
  #define RTL8291_A2P0_REG7A_A2P0_REG7A_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG7A_A2P0_REG7A_MASK                                                                    (0xFF << RTL8291_A2P0_REG7A_A2P0_REG7A_OFFSET)

#define RTL8291_A2P0_REG7B_ADDR                                                                                 (0x1FB)
  #define RTL8291_A2P0_REG7B_A2P0_REG7B_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG7B_A2P0_REG7B_MASK                                                                    (0xFF << RTL8291_A2P0_REG7B_A2P0_REG7B_OFFSET)

#define RTL8291_A2P0_REG7C_ADDR                                                                                 (0x1FC)
  #define RTL8291_A2P0_REG7C_A2P0_REG7C_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG7C_A2P0_REG7C_MASK                                                                    (0xFF << RTL8291_A2P0_REG7C_A2P0_REG7C_OFFSET)

#define RTL8291_A2P0_REG7D_ADDR                                                                                 (0x1FD)
  #define RTL8291_A2P0_REG7D_A2P0_REG7D_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG7D_A2P0_REG7D_MASK                                                                    (0xFF << RTL8291_A2P0_REG7D_A2P0_REG7D_OFFSET)

#define RTL8291_A2P0_REG7E_ADDR                                                                                 (0x1FE)
  #define RTL8291_A2P0_REG7E_A2P0_REG7E_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG7E_A2P0_REG7E_MASK                                                                    (0xFF << RTL8291_A2P0_REG7E_A2P0_REG7E_OFFSET)

#define RTL8291_A2P0_REG7F_ADDR                                                                                 (0x1FF)
  #define RTL8291_A2P0_REG7F_A2P0_REG7F_OFFSET                                                                  (0)
  #define RTL8291_A2P0_REG7F_A2P0_REG7F_MASK                                                                    (0xFF << RTL8291_A2P0_REG7F_A2P0_REG7F_OFFSET)

/*
 * Feature: REG_A2_P1
 */
#define RTL8291_A2P1_REG00_ADDR                                                                                 (0x200)
  #define RTL8291_A2P1_REG00_A2P1_REG00_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG00_A2P1_REG00_MASK                                                                    (0xFF << RTL8291_A2P1_REG00_A2P1_REG00_OFFSET)

#define RTL8291_A2P1_REG01_ADDR                                                                                 (0x201)
  #define RTL8291_A2P1_REG01_A2P1_REG01_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG01_A2P1_REG01_MASK                                                                    (0xFF << RTL8291_A2P1_REG01_A2P1_REG01_OFFSET)

#define RTL8291_A2P1_REG02_ADDR                                                                                 (0x202)
  #define RTL8291_A2P1_REG02_A2P1_REG02_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG02_A2P1_REG02_MASK                                                                    (0xFF << RTL8291_A2P1_REG02_A2P1_REG02_OFFSET)

#define RTL8291_A2P1_REG03_ADDR                                                                                 (0x203)
  #define RTL8291_A2P1_REG03_A2P1_REG03_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG03_A2P1_REG03_MASK                                                                    (0xFF << RTL8291_A2P1_REG03_A2P1_REG03_OFFSET)

#define RTL8291_A2P1_REG04_ADDR                                                                                 (0x204)
  #define RTL8291_A2P1_REG04_A2P1_REG04_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG04_A2P1_REG04_MASK                                                                    (0xFF << RTL8291_A2P1_REG04_A2P1_REG04_OFFSET)

#define RTL8291_A2P1_REG05_ADDR                                                                                 (0x205)
  #define RTL8291_A2P1_REG05_A2P1_REG05_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG05_A2P1_REG05_MASK                                                                    (0xFF << RTL8291_A2P1_REG05_A2P1_REG05_OFFSET)

#define RTL8291_A2P1_REG06_ADDR                                                                                 (0x206)
  #define RTL8291_A2P1_REG06_A2P1_REG06_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG06_A2P1_REG06_MASK                                                                    (0xFF << RTL8291_A2P1_REG06_A2P1_REG06_OFFSET)

#define RTL8291_A2P1_REG07_ADDR                                                                                 (0x207)
  #define RTL8291_A2P1_REG07_A2P1_REG07_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG07_A2P1_REG07_MASK                                                                    (0xFF << RTL8291_A2P1_REG07_A2P1_REG07_OFFSET)

#define RTL8291_A2P1_REG08_ADDR                                                                                 (0x208)
  #define RTL8291_A2P1_REG08_A2P1_REG08_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG08_A2P1_REG08_MASK                                                                    (0xFF << RTL8291_A2P1_REG08_A2P1_REG08_OFFSET)

#define RTL8291_A2P1_REG09_ADDR                                                                                 (0x209)
  #define RTL8291_A2P1_REG09_A2P1_REG09_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG09_A2P1_REG09_MASK                                                                    (0xFF << RTL8291_A2P1_REG09_A2P1_REG09_OFFSET)

#define RTL8291_A2P1_REG0A_ADDR                                                                                 (0x20A)
  #define RTL8291_A2P1_REG0A_A2P1_REG0A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG0A_A2P1_REG0A_MASK                                                                    (0xFF << RTL8291_A2P1_REG0A_A2P1_REG0A_OFFSET)

#define RTL8291_A2P1_REG0B_ADDR                                                                                 (0x20B)
  #define RTL8291_A2P1_REG0B_A2P1_REG0B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG0B_A2P1_REG0B_MASK                                                                    (0xFF << RTL8291_A2P1_REG0B_A2P1_REG0B_OFFSET)

#define RTL8291_A2P1_REG0C_ADDR                                                                                 (0x20C)
  #define RTL8291_A2P1_REG0C_A2P1_REG0C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG0C_A2P1_REG0C_MASK                                                                    (0xFF << RTL8291_A2P1_REG0C_A2P1_REG0C_OFFSET)

#define RTL8291_A2P1_REG0D_ADDR                                                                                 (0x20D)
  #define RTL8291_A2P1_REG0D_A2P1_REG0D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG0D_A2P1_REG0D_MASK                                                                    (0xFF << RTL8291_A2P1_REG0D_A2P1_REG0D_OFFSET)

#define RTL8291_A2P1_REG0E_ADDR                                                                                 (0x20E)
  #define RTL8291_A2P1_REG0E_A2P1_REG0E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG0E_A2P1_REG0E_MASK                                                                    (0xFF << RTL8291_A2P1_REG0E_A2P1_REG0E_OFFSET)

#define RTL8291_A2P1_REG0F_ADDR                                                                                 (0x20F)
  #define RTL8291_A2P1_REG0F_A2P1_REG0F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG0F_A2P1_REG0F_MASK                                                                    (0xFF << RTL8291_A2P1_REG0F_A2P1_REG0F_OFFSET)

#define RTL8291_A2P1_REG10_ADDR                                                                                 (0x210)
  #define RTL8291_A2P1_REG10_A2P1_REG10_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG10_A2P1_REG10_MASK                                                                    (0xFF << RTL8291_A2P1_REG10_A2P1_REG10_OFFSET)

#define RTL8291_A2P1_REG11_ADDR                                                                                 (0x211)
  #define RTL8291_A2P1_REG11_A2P1_REG11_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG11_A2P1_REG11_MASK                                                                    (0xFF << RTL8291_A2P1_REG11_A2P1_REG11_OFFSET)

#define RTL8291_A2P1_REG12_ADDR                                                                                 (0x212)
  #define RTL8291_A2P1_REG12_A2P1_REG12_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG12_A2P1_REG12_MASK                                                                    (0xFF << RTL8291_A2P1_REG12_A2P1_REG12_OFFSET)

#define RTL8291_A2P1_REG13_ADDR                                                                                 (0x213)
  #define RTL8291_A2P1_REG13_A2P1_REG13_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG13_A2P1_REG13_MASK                                                                    (0xFF << RTL8291_A2P1_REG13_A2P1_REG13_OFFSET)

#define RTL8291_A2P1_REG14_ADDR                                                                                 (0x214)
  #define RTL8291_A2P1_REG14_A2P1_REG14_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG14_A2P1_REG14_MASK                                                                    (0xFF << RTL8291_A2P1_REG14_A2P1_REG14_OFFSET)

#define RTL8291_A2P1_REG15_ADDR                                                                                 (0x215)
  #define RTL8291_A2P1_REG15_A2P1_REG15_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG15_A2P1_REG15_MASK                                                                    (0xFF << RTL8291_A2P1_REG15_A2P1_REG15_OFFSET)

#define RTL8291_A2P1_REG16_ADDR                                                                                 (0x216)
  #define RTL8291_A2P1_REG16_A2P1_REG16_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG16_A2P1_REG16_MASK                                                                    (0xFF << RTL8291_A2P1_REG16_A2P1_REG16_OFFSET)

#define RTL8291_A2P1_REG17_ADDR                                                                                 (0x217)
  #define RTL8291_A2P1_REG17_A2P1_REG17_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG17_A2P1_REG17_MASK                                                                    (0xFF << RTL8291_A2P1_REG17_A2P1_REG17_OFFSET)

#define RTL8291_A2P1_REG18_ADDR                                                                                 (0x218)
  #define RTL8291_A2P1_REG18_A2P1_REG18_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG18_A2P1_REG18_MASK                                                                    (0xFF << RTL8291_A2P1_REG18_A2P1_REG18_OFFSET)

#define RTL8291_A2P1_REG19_ADDR                                                                                 (0x219)
  #define RTL8291_A2P1_REG19_A2P1_REG19_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG19_A2P1_REG19_MASK                                                                    (0xFF << RTL8291_A2P1_REG19_A2P1_REG19_OFFSET)

#define RTL8291_A2P1_REG1A_ADDR                                                                                 (0x21A)
  #define RTL8291_A2P1_REG1A_A2P1_REG1A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG1A_A2P1_REG1A_MASK                                                                    (0xFF << RTL8291_A2P1_REG1A_A2P1_REG1A_OFFSET)

#define RTL8291_A2P1_REG1B_ADDR                                                                                 (0x21B)
  #define RTL8291_A2P1_REG1B_A2P1_REG1B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG1B_A2P1_REG1B_MASK                                                                    (0xFF << RTL8291_A2P1_REG1B_A2P1_REG1B_OFFSET)

#define RTL8291_A2P1_REG1C_ADDR                                                                                 (0x21C)
  #define RTL8291_A2P1_REG1C_A2P1_REG1C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG1C_A2P1_REG1C_MASK                                                                    (0xFF << RTL8291_A2P1_REG1C_A2P1_REG1C_OFFSET)

#define RTL8291_A2P1_REG1D_ADDR                                                                                 (0x21D)
  #define RTL8291_A2P1_REG1D_A2P1_REG1D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG1D_A2P1_REG1D_MASK                                                                    (0xFF << RTL8291_A2P1_REG1D_A2P1_REG1D_OFFSET)

#define RTL8291_A2P1_REG1E_ADDR                                                                                 (0x21E)
  #define RTL8291_A2P1_REG1E_A2P1_REG1E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG1E_A2P1_REG1E_MASK                                                                    (0xFF << RTL8291_A2P1_REG1E_A2P1_REG1E_OFFSET)

#define RTL8291_A2P1_REG1F_ADDR                                                                                 (0x21F)
  #define RTL8291_A2P1_REG1F_A2P1_REG1F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG1F_A2P1_REG1F_MASK                                                                    (0xFF << RTL8291_A2P1_REG1F_A2P1_REG1F_OFFSET)

#define RTL8291_A2P1_REG20_ADDR                                                                                 (0x220)
  #define RTL8291_A2P1_REG20_A2P1_REG20_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG20_A2P1_REG20_MASK                                                                    (0xFF << RTL8291_A2P1_REG20_A2P1_REG20_OFFSET)

#define RTL8291_A2P1_REG21_ADDR                                                                                 (0x221)
  #define RTL8291_A2P1_REG21_A2P1_REG21_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG21_A2P1_REG21_MASK                                                                    (0xFF << RTL8291_A2P1_REG21_A2P1_REG21_OFFSET)

#define RTL8291_A2P1_REG22_ADDR                                                                                 (0x222)
  #define RTL8291_A2P1_REG22_A2P1_REG22_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG22_A2P1_REG22_MASK                                                                    (0xFF << RTL8291_A2P1_REG22_A2P1_REG22_OFFSET)

#define RTL8291_A2P1_REG23_ADDR                                                                                 (0x223)
  #define RTL8291_A2P1_REG23_A2P1_REG23_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG23_A2P1_REG23_MASK                                                                    (0xFF << RTL8291_A2P1_REG23_A2P1_REG23_OFFSET)

#define RTL8291_A2P1_REG24_ADDR                                                                                 (0x224)
  #define RTL8291_A2P1_REG24_A2P1_REG24_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG24_A2P1_REG24_MASK                                                                    (0xFF << RTL8291_A2P1_REG24_A2P1_REG24_OFFSET)

#define RTL8291_A2P1_REG25_ADDR                                                                                 (0x225)
  #define RTL8291_A2P1_REG25_A2P1_REG25_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG25_A2P1_REG25_MASK                                                                    (0xFF << RTL8291_A2P1_REG25_A2P1_REG25_OFFSET)

#define RTL8291_A2P1_REG26_ADDR                                                                                 (0x226)
  #define RTL8291_A2P1_REG26_A2P1_REG26_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG26_A2P1_REG26_MASK                                                                    (0xFF << RTL8291_A2P1_REG26_A2P1_REG26_OFFSET)

#define RTL8291_A2P1_REG27_ADDR                                                                                 (0x227)
  #define RTL8291_A2P1_REG27_A2P1_REG27_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG27_A2P1_REG27_MASK                                                                    (0xFF << RTL8291_A2P1_REG27_A2P1_REG27_OFFSET)

#define RTL8291_A2P1_REG28_ADDR                                                                                 (0x228)
  #define RTL8291_A2P1_REG28_A2P1_REG28_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG28_A2P1_REG28_MASK                                                                    (0xFF << RTL8291_A2P1_REG28_A2P1_REG28_OFFSET)

#define RTL8291_A2P1_REG29_ADDR                                                                                 (0x229)
  #define RTL8291_A2P1_REG29_A2P1_REG29_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG29_A2P1_REG29_MASK                                                                    (0xFF << RTL8291_A2P1_REG29_A2P1_REG29_OFFSET)

#define RTL8291_A2P1_REG2A_ADDR                                                                                 (0x22A)
  #define RTL8291_A2P1_REG2A_A2P1_REG2A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG2A_A2P1_REG2A_MASK                                                                    (0xFF << RTL8291_A2P1_REG2A_A2P1_REG2A_OFFSET)

#define RTL8291_A2P1_REG2B_ADDR                                                                                 (0x22B)
  #define RTL8291_A2P1_REG2B_A2P1_REG2B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG2B_A2P1_REG2B_MASK                                                                    (0xFF << RTL8291_A2P1_REG2B_A2P1_REG2B_OFFSET)

#define RTL8291_A2P1_REG2C_ADDR                                                                                 (0x22C)
  #define RTL8291_A2P1_REG2C_A2P1_REG2C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG2C_A2P1_REG2C_MASK                                                                    (0xFF << RTL8291_A2P1_REG2C_A2P1_REG2C_OFFSET)

#define RTL8291_A2P1_REG2D_ADDR                                                                                 (0x22D)
  #define RTL8291_A2P1_REG2D_A2P1_REG2D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG2D_A2P1_REG2D_MASK                                                                    (0xFF << RTL8291_A2P1_REG2D_A2P1_REG2D_OFFSET)

#define RTL8291_A2P1_REG2E_ADDR                                                                                 (0x22E)
  #define RTL8291_A2P1_REG2E_A2P1_REG2E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG2E_A2P1_REG2E_MASK                                                                    (0xFF << RTL8291_A2P1_REG2E_A2P1_REG2E_OFFSET)

#define RTL8291_A2P1_REG2F_ADDR                                                                                 (0x22F)
  #define RTL8291_A2P1_REG2F_A2P1_REG2F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG2F_A2P1_REG2F_MASK                                                                    (0xFF << RTL8291_A2P1_REG2F_A2P1_REG2F_OFFSET)

#define RTL8291_A2P1_REG30_ADDR                                                                                 (0x230)
  #define RTL8291_A2P1_REG30_A2P1_REG30_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG30_A2P1_REG30_MASK                                                                    (0xFF << RTL8291_A2P1_REG30_A2P1_REG30_OFFSET)

#define RTL8291_A2P1_REG31_ADDR                                                                                 (0x231)
  #define RTL8291_A2P1_REG31_A2P1_REG31_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG31_A2P1_REG31_MASK                                                                    (0xFF << RTL8291_A2P1_REG31_A2P1_REG31_OFFSET)

#define RTL8291_A2P1_REG32_ADDR                                                                                 (0x232)
  #define RTL8291_A2P1_REG32_A2P1_REG32_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG32_A2P1_REG32_MASK                                                                    (0xFF << RTL8291_A2P1_REG32_A2P1_REG32_OFFSET)

#define RTL8291_A2P1_REG33_ADDR                                                                                 (0x233)
  #define RTL8291_A2P1_REG33_A2P1_REG33_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG33_A2P1_REG33_MASK                                                                    (0xFF << RTL8291_A2P1_REG33_A2P1_REG33_OFFSET)

#define RTL8291_A2P1_REG34_ADDR                                                                                 (0x234)
  #define RTL8291_A2P1_REG34_A2P1_REG34_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG34_A2P1_REG34_MASK                                                                    (0xFF << RTL8291_A2P1_REG34_A2P1_REG34_OFFSET)

#define RTL8291_A2P1_REG35_ADDR                                                                                 (0x235)
  #define RTL8291_A2P1_REG35_A2P1_REG35_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG35_A2P1_REG35_MASK                                                                    (0xFF << RTL8291_A2P1_REG35_A2P1_REG35_OFFSET)

#define RTL8291_A2P1_REG36_ADDR                                                                                 (0x236)
  #define RTL8291_A2P1_REG36_A2P1_REG36_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG36_A2P1_REG36_MASK                                                                    (0xFF << RTL8291_A2P1_REG36_A2P1_REG36_OFFSET)

#define RTL8291_A2P1_REG37_ADDR                                                                                 (0x237)
  #define RTL8291_A2P1_REG37_A2P1_REG37_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG37_A2P1_REG37_MASK                                                                    (0xFF << RTL8291_A2P1_REG37_A2P1_REG37_OFFSET)

#define RTL8291_A2P1_REG38_ADDR                                                                                 (0x238)
  #define RTL8291_A2P1_REG38_A2P1_REG38_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG38_A2P1_REG38_MASK                                                                    (0xFF << RTL8291_A2P1_REG38_A2P1_REG38_OFFSET)

#define RTL8291_A2P1_REG39_ADDR                                                                                 (0x239)
  #define RTL8291_A2P1_REG39_A2P1_REG39_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG39_A2P1_REG39_MASK                                                                    (0xFF << RTL8291_A2P1_REG39_A2P1_REG39_OFFSET)

#define RTL8291_A2P1_REG3A_ADDR                                                                                 (0x23A)
  #define RTL8291_A2P1_REG3A_A2P1_REG3A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG3A_A2P1_REG3A_MASK                                                                    (0xFF << RTL8291_A2P1_REG3A_A2P1_REG3A_OFFSET)

#define RTL8291_A2P1_REG3B_ADDR                                                                                 (0x23B)
  #define RTL8291_A2P1_REG3B_A2P1_REG3B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG3B_A2P1_REG3B_MASK                                                                    (0xFF << RTL8291_A2P1_REG3B_A2P1_REG3B_OFFSET)

#define RTL8291_A2P1_REG3C_ADDR                                                                                 (0x23C)
  #define RTL8291_A2P1_REG3C_A2P1_REG3C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG3C_A2P1_REG3C_MASK                                                                    (0xFF << RTL8291_A2P1_REG3C_A2P1_REG3C_OFFSET)

#define RTL8291_A2P1_REG3D_ADDR                                                                                 (0x23D)
  #define RTL8291_A2P1_REG3D_A2P1_REG3D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG3D_A2P1_REG3D_MASK                                                                    (0xFF << RTL8291_A2P1_REG3D_A2P1_REG3D_OFFSET)

#define RTL8291_A2P1_REG3E_ADDR                                                                                 (0x23E)
  #define RTL8291_A2P1_REG3E_A2P1_REG3E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG3E_A2P1_REG3E_MASK                                                                    (0xFF << RTL8291_A2P1_REG3E_A2P1_REG3E_OFFSET)

#define RTL8291_A2P1_REG3F_ADDR                                                                                 (0x23F)
  #define RTL8291_A2P1_REG3F_A2P1_REG3F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG3F_A2P1_REG3F_MASK                                                                    (0xFF << RTL8291_A2P1_REG3F_A2P1_REG3F_OFFSET)

#define RTL8291_A2P1_REG40_ADDR                                                                                 (0x240)
  #define RTL8291_A2P1_REG40_A2P1_REG40_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG40_A2P1_REG40_MASK                                                                    (0xFF << RTL8291_A2P1_REG40_A2P1_REG40_OFFSET)

#define RTL8291_A2P1_REG41_ADDR                                                                                 (0x241)
  #define RTL8291_A2P1_REG41_A2P1_REG41_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG41_A2P1_REG41_MASK                                                                    (0xFF << RTL8291_A2P1_REG41_A2P1_REG41_OFFSET)

#define RTL8291_A2P1_REG42_ADDR                                                                                 (0x242)
  #define RTL8291_A2P1_REG42_A2P1_REG42_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG42_A2P1_REG42_MASK                                                                    (0xFF << RTL8291_A2P1_REG42_A2P1_REG42_OFFSET)

#define RTL8291_A2P1_REG43_ADDR                                                                                 (0x243)
  #define RTL8291_A2P1_REG43_A2P1_REG43_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG43_A2P1_REG43_MASK                                                                    (0xFF << RTL8291_A2P1_REG43_A2P1_REG43_OFFSET)

#define RTL8291_A2P1_REG44_ADDR                                                                                 (0x244)
  #define RTL8291_A2P1_REG44_A2P1_REG44_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG44_A2P1_REG44_MASK                                                                    (0xFF << RTL8291_A2P1_REG44_A2P1_REG44_OFFSET)

#define RTL8291_A2P1_REG45_ADDR                                                                                 (0x245)
  #define RTL8291_A2P1_REG45_A2P1_REG45_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG45_A2P1_REG45_MASK                                                                    (0xFF << RTL8291_A2P1_REG45_A2P1_REG45_OFFSET)

#define RTL8291_A2P1_REG46_ADDR                                                                                 (0x246)
  #define RTL8291_A2P1_REG46_A2P1_REG46_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG46_A2P1_REG46_MASK                                                                    (0xFF << RTL8291_A2P1_REG46_A2P1_REG46_OFFSET)

#define RTL8291_A2P1_REG47_ADDR                                                                                 (0x247)
  #define RTL8291_A2P1_REG47_A2P1_REG47_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG47_A2P1_REG47_MASK                                                                    (0xFF << RTL8291_A2P1_REG47_A2P1_REG47_OFFSET)

#define RTL8291_A2P1_REG48_ADDR                                                                                 (0x248)
  #define RTL8291_A2P1_REG48_A2P1_REG48_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG48_A2P1_REG48_MASK                                                                    (0xFF << RTL8291_A2P1_REG48_A2P1_REG48_OFFSET)

#define RTL8291_A2P1_REG49_ADDR                                                                                 (0x249)
  #define RTL8291_A2P1_REG49_A2P1_REG49_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG49_A2P1_REG49_MASK                                                                    (0xFF << RTL8291_A2P1_REG49_A2P1_REG49_OFFSET)

#define RTL8291_A2P1_REG4A_ADDR                                                                                 (0x24A)
  #define RTL8291_A2P1_REG4A_A2P1_REG4A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG4A_A2P1_REG4A_MASK                                                                    (0xFF << RTL8291_A2P1_REG4A_A2P1_REG4A_OFFSET)

#define RTL8291_A2P1_REG4B_ADDR                                                                                 (0x24B)
  #define RTL8291_A2P1_REG4B_A2P1_REG4B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG4B_A2P1_REG4B_MASK                                                                    (0xFF << RTL8291_A2P1_REG4B_A2P1_REG4B_OFFSET)

#define RTL8291_A2P1_REG4C_ADDR                                                                                 (0x24C)
  #define RTL8291_A2P1_REG4C_A2P1_REG4C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG4C_A2P1_REG4C_MASK                                                                    (0xFF << RTL8291_A2P1_REG4C_A2P1_REG4C_OFFSET)

#define RTL8291_A2P1_REG4D_ADDR                                                                                 (0x24D)
  #define RTL8291_A2P1_REG4D_A2P1_REG4D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG4D_A2P1_REG4D_MASK                                                                    (0xFF << RTL8291_A2P1_REG4D_A2P1_REG4D_OFFSET)

#define RTL8291_A2P1_REG4E_ADDR                                                                                 (0x24E)
  #define RTL8291_A2P1_REG4E_A2P1_REG4E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG4E_A2P1_REG4E_MASK                                                                    (0xFF << RTL8291_A2P1_REG4E_A2P1_REG4E_OFFSET)

#define RTL8291_A2P1_REG4F_ADDR                                                                                 (0x24F)
  #define RTL8291_A2P1_REG4F_A2P1_REG4F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG4F_A2P1_REG4F_MASK                                                                    (0xFF << RTL8291_A2P1_REG4F_A2P1_REG4F_OFFSET)

#define RTL8291_A2P1_REG50_ADDR                                                                                 (0x250)
  #define RTL8291_A2P1_REG50_A2P1_REG50_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG50_A2P1_REG50_MASK                                                                    (0xFF << RTL8291_A2P1_REG50_A2P1_REG50_OFFSET)

#define RTL8291_A2P1_REG51_ADDR                                                                                 (0x251)
  #define RTL8291_A2P1_REG51_A2P1_REG51_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG51_A2P1_REG51_MASK                                                                    (0xFF << RTL8291_A2P1_REG51_A2P1_REG51_OFFSET)

#define RTL8291_A2P1_REG52_ADDR                                                                                 (0x252)
  #define RTL8291_A2P1_REG52_A2P1_REG52_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG52_A2P1_REG52_MASK                                                                    (0xFF << RTL8291_A2P1_REG52_A2P1_REG52_OFFSET)

#define RTL8291_A2P1_REG53_ADDR                                                                                 (0x253)
  #define RTL8291_A2P1_REG53_A2P1_REG53_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG53_A2P1_REG53_MASK                                                                    (0xFF << RTL8291_A2P1_REG53_A2P1_REG53_OFFSET)

#define RTL8291_A2P1_REG54_ADDR                                                                                 (0x254)
  #define RTL8291_A2P1_REG54_A2P1_REG54_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG54_A2P1_REG54_MASK                                                                    (0xFF << RTL8291_A2P1_REG54_A2P1_REG54_OFFSET)

#define RTL8291_A2P1_REG55_ADDR                                                                                 (0x255)
  #define RTL8291_A2P1_REG55_A2P1_REG55_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG55_A2P1_REG55_MASK                                                                    (0xFF << RTL8291_A2P1_REG55_A2P1_REG55_OFFSET)

#define RTL8291_A2P1_REG56_ADDR                                                                                 (0x256)
  #define RTL8291_A2P1_REG56_A2P1_REG56_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG56_A2P1_REG56_MASK                                                                    (0xFF << RTL8291_A2P1_REG56_A2P1_REG56_OFFSET)

#define RTL8291_A2P1_REG57_ADDR                                                                                 (0x257)
  #define RTL8291_A2P1_REG57_A2P1_REG57_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG57_A2P1_REG57_MASK                                                                    (0xFF << RTL8291_A2P1_REG57_A2P1_REG57_OFFSET)

#define RTL8291_A2P1_REG58_ADDR                                                                                 (0x258)
  #define RTL8291_A2P1_REG58_A2P1_REG58_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG58_A2P1_REG58_MASK                                                                    (0xFF << RTL8291_A2P1_REG58_A2P1_REG58_OFFSET)

#define RTL8291_A2P1_REG59_ADDR                                                                                 (0x259)
  #define RTL8291_A2P1_REG59_A2P1_REG59_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG59_A2P1_REG59_MASK                                                                    (0xFF << RTL8291_A2P1_REG59_A2P1_REG59_OFFSET)

#define RTL8291_A2P1_REG5A_ADDR                                                                                 (0x25A)
  #define RTL8291_A2P1_REG5A_A2P1_REG5A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG5A_A2P1_REG5A_MASK                                                                    (0xFF << RTL8291_A2P1_REG5A_A2P1_REG5A_OFFSET)

#define RTL8291_A2P1_REG5B_ADDR                                                                                 (0x25B)
  #define RTL8291_A2P1_REG5B_A2P1_REG5B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG5B_A2P1_REG5B_MASK                                                                    (0xFF << RTL8291_A2P1_REG5B_A2P1_REG5B_OFFSET)

#define RTL8291_A2P1_REG5C_ADDR                                                                                 (0x25C)
  #define RTL8291_A2P1_REG5C_A2P1_REG5C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG5C_A2P1_REG5C_MASK                                                                    (0xFF << RTL8291_A2P1_REG5C_A2P1_REG5C_OFFSET)

#define RTL8291_A2P1_REG5D_ADDR                                                                                 (0x25D)
  #define RTL8291_A2P1_REG5D_A2P1_REG5D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG5D_A2P1_REG5D_MASK                                                                    (0xFF << RTL8291_A2P1_REG5D_A2P1_REG5D_OFFSET)

#define RTL8291_A2P1_REG5E_ADDR                                                                                 (0x25E)
  #define RTL8291_A2P1_REG5E_A2P1_REG5E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG5E_A2P1_REG5E_MASK                                                                    (0xFF << RTL8291_A2P1_REG5E_A2P1_REG5E_OFFSET)

#define RTL8291_A2P1_REG5F_ADDR                                                                                 (0x25F)
  #define RTL8291_A2P1_REG5F_A2P1_REG5F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG5F_A2P1_REG5F_MASK                                                                    (0xFF << RTL8291_A2P1_REG5F_A2P1_REG5F_OFFSET)

#define RTL8291_A2P1_REG60_ADDR                                                                                 (0x260)
  #define RTL8291_A2P1_REG60_A2P1_REG60_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG60_A2P1_REG60_MASK                                                                    (0xFF << RTL8291_A2P1_REG60_A2P1_REG60_OFFSET)

#define RTL8291_A2P1_REG61_ADDR                                                                                 (0x261)
  #define RTL8291_A2P1_REG61_A2P1_REG61_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG61_A2P1_REG61_MASK                                                                    (0xFF << RTL8291_A2P1_REG61_A2P1_REG61_OFFSET)

#define RTL8291_A2P1_REG62_ADDR                                                                                 (0x262)
  #define RTL8291_A2P1_REG62_A2P1_REG62_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG62_A2P1_REG62_MASK                                                                    (0xFF << RTL8291_A2P1_REG62_A2P1_REG62_OFFSET)

#define RTL8291_A2P1_REG63_ADDR                                                                                 (0x263)
  #define RTL8291_A2P1_REG63_A2P1_REG63_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG63_A2P1_REG63_MASK                                                                    (0xFF << RTL8291_A2P1_REG63_A2P1_REG63_OFFSET)

#define RTL8291_A2P1_REG64_ADDR                                                                                 (0x264)
  #define RTL8291_A2P1_REG64_A2P1_REG64_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG64_A2P1_REG64_MASK                                                                    (0xFF << RTL8291_A2P1_REG64_A2P1_REG64_OFFSET)

#define RTL8291_A2P1_REG65_ADDR                                                                                 (0x265)
  #define RTL8291_A2P1_REG65_A2P1_REG65_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG65_A2P1_REG65_MASK                                                                    (0xFF << RTL8291_A2P1_REG65_A2P1_REG65_OFFSET)

#define RTL8291_A2P1_REG66_ADDR                                                                                 (0x266)
  #define RTL8291_A2P1_REG66_A2P1_REG66_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG66_A2P1_REG66_MASK                                                                    (0xFF << RTL8291_A2P1_REG66_A2P1_REG66_OFFSET)

#define RTL8291_A2P1_REG67_ADDR                                                                                 (0x267)
  #define RTL8291_A2P1_REG67_A2P1_REG67_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG67_A2P1_REG67_MASK                                                                    (0xFF << RTL8291_A2P1_REG67_A2P1_REG67_OFFSET)

#define RTL8291_A2P1_REG68_ADDR                                                                                 (0x268)
  #define RTL8291_A2P1_REG68_A2P1_REG68_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG68_A2P1_REG68_MASK                                                                    (0xFF << RTL8291_A2P1_REG68_A2P1_REG68_OFFSET)

#define RTL8291_A2P1_REG69_ADDR                                                                                 (0x269)
  #define RTL8291_A2P1_REG69_A2P1_REG69_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG69_A2P1_REG69_MASK                                                                    (0xFF << RTL8291_A2P1_REG69_A2P1_REG69_OFFSET)

#define RTL8291_A2P1_REG6A_ADDR                                                                                 (0x26A)
  #define RTL8291_A2P1_REG6A_A2P1_REG6A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG6A_A2P1_REG6A_MASK                                                                    (0xFF << RTL8291_A2P1_REG6A_A2P1_REG6A_OFFSET)

#define RTL8291_A2P1_REG6B_ADDR                                                                                 (0x26B)
  #define RTL8291_A2P1_REG6B_A2P1_REG6B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG6B_A2P1_REG6B_MASK                                                                    (0xFF << RTL8291_A2P1_REG6B_A2P1_REG6B_OFFSET)

#define RTL8291_A2P1_REG6C_ADDR                                                                                 (0x26C)
  #define RTL8291_A2P1_REG6C_A2P1_REG6C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG6C_A2P1_REG6C_MASK                                                                    (0xFF << RTL8291_A2P1_REG6C_A2P1_REG6C_OFFSET)

#define RTL8291_A2P1_REG6D_ADDR                                                                                 (0x26D)
  #define RTL8291_A2P1_REG6D_A2P1_REG6D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG6D_A2P1_REG6D_MASK                                                                    (0xFF << RTL8291_A2P1_REG6D_A2P1_REG6D_OFFSET)

#define RTL8291_A2P1_REG6E_ADDR                                                                                 (0x26E)
  #define RTL8291_A2P1_REG6E_A2P1_REG6E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG6E_A2P1_REG6E_MASK                                                                    (0xFF << RTL8291_A2P1_REG6E_A2P1_REG6E_OFFSET)

#define RTL8291_A2P1_REG6F_ADDR                                                                                 (0x26F)
  #define RTL8291_A2P1_REG6F_A2P1_REG6F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG6F_A2P1_REG6F_MASK                                                                    (0xFF << RTL8291_A2P1_REG6F_A2P1_REG6F_OFFSET)

#define RTL8291_A2P1_REG70_ADDR                                                                                 (0x270)
  #define RTL8291_A2P1_REG70_A2P1_REG70_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG70_A2P1_REG70_MASK                                                                    (0xFF << RTL8291_A2P1_REG70_A2P1_REG70_OFFSET)

#define RTL8291_A2P1_REG71_ADDR                                                                                 (0x271)
  #define RTL8291_A2P1_REG71_A2P1_REG71_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG71_A2P1_REG71_MASK                                                                    (0xFF << RTL8291_A2P1_REG71_A2P1_REG71_OFFSET)

#define RTL8291_A2P1_REG72_ADDR                                                                                 (0x272)
  #define RTL8291_A2P1_REG72_A2P1_REG72_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG72_A2P1_REG72_MASK                                                                    (0xFF << RTL8291_A2P1_REG72_A2P1_REG72_OFFSET)

#define RTL8291_A2P1_REG73_ADDR                                                                                 (0x273)
  #define RTL8291_A2P1_REG73_A2P1_REG73_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG73_A2P1_REG73_MASK                                                                    (0xFF << RTL8291_A2P1_REG73_A2P1_REG73_OFFSET)

#define RTL8291_A2P1_REG74_ADDR                                                                                 (0x274)
  #define RTL8291_A2P1_REG74_A2P1_REG74_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG74_A2P1_REG74_MASK                                                                    (0xFF << RTL8291_A2P1_REG74_A2P1_REG74_OFFSET)

#define RTL8291_A2P1_REG75_ADDR                                                                                 (0x275)
  #define RTL8291_A2P1_REG75_A2P1_REG75_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG75_A2P1_REG75_MASK                                                                    (0xFF << RTL8291_A2P1_REG75_A2P1_REG75_OFFSET)

#define RTL8291_A2P1_REG76_ADDR                                                                                 (0x276)
  #define RTL8291_A2P1_REG76_A2P1_REG76_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG76_A2P1_REG76_MASK                                                                    (0xFF << RTL8291_A2P1_REG76_A2P1_REG76_OFFSET)

#define RTL8291_A2P1_REG77_ADDR                                                                                 (0x277)
  #define RTL8291_A2P1_REG77_A2P1_REG77_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG77_A2P1_REG77_MASK                                                                    (0xFF << RTL8291_A2P1_REG77_A2P1_REG77_OFFSET)

#define RTL8291_A2P1_REG78_ADDR                                                                                 (0x278)
  #define RTL8291_A2P1_REG78_A2P1_REG78_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG78_A2P1_REG78_MASK                                                                    (0xFF << RTL8291_A2P1_REG78_A2P1_REG78_OFFSET)

#define RTL8291_A2P1_REG79_ADDR                                                                                 (0x279)
  #define RTL8291_A2P1_REG79_A2P1_REG79_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG79_A2P1_REG79_MASK                                                                    (0xFF << RTL8291_A2P1_REG79_A2P1_REG79_OFFSET)

#define RTL8291_A2P1_REG7A_ADDR                                                                                 (0x27A)
  #define RTL8291_A2P1_REG7A_A2P1_REG7A_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG7A_A2P1_REG7A_MASK                                                                    (0xFF << RTL8291_A2P1_REG7A_A2P1_REG7A_OFFSET)

#define RTL8291_A2P1_REG7B_ADDR                                                                                 (0x27B)
  #define RTL8291_A2P1_REG7B_A2P1_REG7B_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG7B_A2P1_REG7B_MASK                                                                    (0xFF << RTL8291_A2P1_REG7B_A2P1_REG7B_OFFSET)

#define RTL8291_A2P1_REG7C_ADDR                                                                                 (0x27C)
  #define RTL8291_A2P1_REG7C_A2P1_REG7C_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG7C_A2P1_REG7C_MASK                                                                    (0xFF << RTL8291_A2P1_REG7C_A2P1_REG7C_OFFSET)

#define RTL8291_A2P1_REG7D_ADDR                                                                                 (0x27D)
  #define RTL8291_A2P1_REG7D_A2P1_REG7D_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG7D_A2P1_REG7D_MASK                                                                    (0xFF << RTL8291_A2P1_REG7D_A2P1_REG7D_OFFSET)

#define RTL8291_A2P1_REG7E_ADDR                                                                                 (0x27E)
  #define RTL8291_A2P1_REG7E_A2P1_REG7E_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG7E_A2P1_REG7E_MASK                                                                    (0xFF << RTL8291_A2P1_REG7E_A2P1_REG7E_OFFSET)

#define RTL8291_A2P1_REG7F_ADDR                                                                                 (0x27F)
  #define RTL8291_A2P1_REG7F_A2P1_REG7F_OFFSET                                                                  (0)
  #define RTL8291_A2P1_REG7F_A2P1_REG7F_MASK                                                                    (0xFF << RTL8291_A2P1_REG7F_A2P1_REG7F_OFFSET)

/*
 * Feature: REG_WB
 */
#define RTL8291_WB_REG00_ADDR                                                                                   (0x280)
  #define RTL8291_WB_REG00_REG_BIAS_4_0_OFFSET                                                                  (3)
  #define RTL8291_WB_REG00_REG_BIAS_4_0_MASK                                                                    (0x1F << RTL8291_WB_REG00_REG_BIAS_4_0_OFFSET)
  #define RTL8291_WB_REG00_DAC_K_L_2_OFFSET                                                                     (2)
  #define RTL8291_WB_REG00_DAC_K_L_2_MASK                                                                       (0x1 << RTL8291_WB_REG00_DAC_K_L_2_OFFSET)
  #define RTL8291_WB_REG00_DAC_K_L_1_0_OFFSET                                                                   (0)
  #define RTL8291_WB_REG00_DAC_K_L_1_0_MASK                                                                     (0x3 << RTL8291_WB_REG00_DAC_K_L_1_0_OFFSET)

#define RTL8291_WB_REG01_ADDR                                                                                   (0x281)
  #define RTL8291_WB_REG01_REG_IBX50U2_OFFSET                                                                   (7)
  #define RTL8291_WB_REG01_REG_IBX50U2_MASK                                                                     (0x1 << RTL8291_WB_REG01_REG_IBX50U2_OFFSET)
  #define RTL8291_WB_REG01_REG_IBX50U1_OFFSET                                                                   (6)
  #define RTL8291_WB_REG01_REG_IBX50U1_MASK                                                                     (0x1 << RTL8291_WB_REG01_REG_IBX50U1_OFFSET)
  #define RTL8291_WB_REG01_REG_IBX25U2_OFFSET                                                                   (5)
  #define RTL8291_WB_REG01_REG_IBX25U2_MASK                                                                     (0x1 << RTL8291_WB_REG01_REG_IBX25U2_OFFSET)
  #define RTL8291_WB_REG01_REG_IBX25U1_OFFSET                                                                   (4)
  #define RTL8291_WB_REG01_REG_IBX25U1_MASK                                                                     (0x1 << RTL8291_WB_REG01_REG_IBX25U1_OFFSET)
  #define RTL8291_WB_REG01_REG_M_2_0_OFFSET                                                                     (1)
  #define RTL8291_WB_REG01_REG_M_2_0_MASK                                                                       (0x7 << RTL8291_WB_REG01_REG_M_2_0_OFFSET)
  #define RTL8291_WB_REG01_PD_OP_MIR_OFFSET                                                                     (0)
  #define RTL8291_WB_REG01_PD_OP_MIR_MASK                                                                       (0x1 << RTL8291_WB_REG01_PD_OP_MIR_OFFSET)

#define RTL8291_WB_REG02_ADDR                                                                                   (0x282)
  #define RTL8291_WB_REG02_REG_CSET_6_0_OFFSET                                                                  (1)
  #define RTL8291_WB_REG02_REG_CSET_6_0_MASK                                                                    (0x7F << RTL8291_WB_REG02_REG_CSET_6_0_OFFSET)

#define RTL8291_WB_REG03_ADDR                                                                                   (0x283)
  #define RTL8291_WB_REG03_REF_L_2_0_OFFSET                                                                     (5)
  #define RTL8291_WB_REG03_REF_L_2_0_MASK                                                                       (0x7 << RTL8291_WB_REG03_REF_L_2_0_OFFSET)
  #define RTL8291_WB_REG03_IFINE_L_4_0_OFFSET                                                                   (0)
  #define RTL8291_WB_REG03_IFINE_L_4_0_MASK                                                                     (0x1F << RTL8291_WB_REG03_IFINE_L_4_0_OFFSET)

#define RTL8291_WB_REG04_ADDR                                                                                   (0x284)
  #define RTL8291_WB_REG04_RG_VIB_OFFSET                                                                        (7)
  #define RTL8291_WB_REG04_RG_VIB_MASK                                                                          (0x1 << RTL8291_WB_REG04_RG_VIB_OFFSET)
  #define RTL8291_WB_REG04_RG_DIV_4_0_OFFSET                                                                    (2)
  #define RTL8291_WB_REG04_RG_DIV_4_0_MASK                                                                      (0x1F << RTL8291_WB_REG04_RG_DIV_4_0_OFFSET)

#define RTL8291_WB_REG05_ADDR                                                                                   (0x285)
  #define RTL8291_WB_REG05_CPI_1_0_OFFSET                                                                       (6)
  #define RTL8291_WB_REG05_CPI_1_0_MASK                                                                         (0x3 << RTL8291_WB_REG05_CPI_1_0_OFFSET)
  #define RTL8291_WB_REG05_SR_1_0_OFFSET                                                                        (4)
  #define RTL8291_WB_REG05_SR_1_0_MASK                                                                          (0x3 << RTL8291_WB_REG05_SR_1_0_OFFSET)
  #define RTL8291_WB_REG05_SC1_OFFSET                                                                           (3)
  #define RTL8291_WB_REG05_SC1_MASK                                                                             (0x1 << RTL8291_WB_REG05_SC1_OFFSET)
  #define RTL8291_WB_REG05_SC2_1_0_OFFSET                                                                       (1)
  #define RTL8291_WB_REG05_SC2_1_0_MASK                                                                         (0x3 << RTL8291_WB_REG05_SC2_1_0_OFFSET)
  #define RTL8291_WB_REG05_EN_TIEHALF_L_OFFSET                                                                  (0)
  #define RTL8291_WB_REG05_EN_TIEHALF_L_MASK                                                                    (0x1 << RTL8291_WB_REG05_EN_TIEHALF_L_OFFSET)

#define RTL8291_WB_REG06_ADDR                                                                                   (0x286)
  #define RTL8291_WB_REG06_RB_5M_OFFSET                                                                         (7)
  #define RTL8291_WB_REG06_RB_5M_MASK                                                                           (0x1 << RTL8291_WB_REG06_RB_5M_OFFSET)
  #define RTL8291_WB_REG06_RB_12M5_OFFSET                                                                       (6)
  #define RTL8291_WB_REG06_RB_12M5_MASK                                                                         (0x1 << RTL8291_WB_REG06_RB_12M5_OFFSET)
  #define RTL8291_WB_REG06_RB_25M_OFFSET                                                                        (5)
  #define RTL8291_WB_REG06_RB_25M_MASK                                                                          (0x1 << RTL8291_WB_REG06_RB_25M_OFFSET)
  #define RTL8291_WB_REG06_RB_125M_OFFSET                                                                       (4)
  #define RTL8291_WB_REG06_RB_125M_MASK                                                                         (0x1 << RTL8291_WB_REG06_RB_125M_OFFSET)
  #define RTL8291_WB_REG06_RB_250M_OFFSET                                                                       (3)
  #define RTL8291_WB_REG06_RB_250M_MASK                                                                         (0x1 << RTL8291_WB_REG06_RB_250M_OFFSET)
  #define RTL8291_WB_REG06_MUXEN_L_OFFSET                                                                       (2)
  #define RTL8291_WB_REG06_MUXEN_L_MASK                                                                         (0x1 << RTL8291_WB_REG06_MUXEN_L_OFFSET)
  #define RTL8291_WB_REG06_MUXSEL_L_1_0_OFFSET                                                                  (0)
  #define RTL8291_WB_REG06_MUXSEL_L_1_0_MASK                                                                    (0x3 << RTL8291_WB_REG06_MUXSEL_L_1_0_OFFSET)

#define RTL8291_WB_REG07_ADDR                                                                                   (0x287)
  #define RTL8291_WB_REG07_RBG_L_3_0_OFFSET                                                                     (4)
  #define RTL8291_WB_REG07_RBG_L_3_0_MASK                                                                       (0xF << RTL8291_WB_REG07_RBG_L_3_0_OFFSET)
  #define RTL8291_WB_REG07_RBG2_L_1_0_OFFSET                                                                    (2)
  #define RTL8291_WB_REG07_RBG2_L_1_0_MASK                                                                      (0x3 << RTL8291_WB_REG07_RBG2_L_1_0_OFFSET)
  #define RTL8291_WB_REG07_ENVBGUP_L_OFFSET                                                                     (1)
  #define RTL8291_WB_REG07_ENVBGUP_L_MASK                                                                       (0x1 << RTL8291_WB_REG07_ENVBGUP_L_OFFSET)

#define RTL8291_WB_REG08_ADDR                                                                                   (0x288)
  #define RTL8291_WB_REG08_RBG_PTAT_L_2_0_OFFSET                                                                (5)
  #define RTL8291_WB_REG08_RBG_PTAT_L_2_0_MASK                                                                  (0x7 << RTL8291_WB_REG08_RBG_PTAT_L_2_0_OFFSET)
  #define RTL8291_WB_REG08_RBG2_PTAT_L_2_0_OFFSET                                                               (2)
  #define RTL8291_WB_REG08_RBG2_PTAT_L_2_0_MASK                                                                 (0x7 << RTL8291_WB_REG08_RBG2_PTAT_L_2_0_OFFSET)
  #define RTL8291_WB_REG08_ENVBGUP_PTAT_L_OFFSET                                                                (1)
  #define RTL8291_WB_REG08_ENVBGUP_PTAT_L_MASK                                                                  (0x1 << RTL8291_WB_REG08_ENVBGUP_PTAT_L_OFFSET)
  #define RTL8291_WB_REG08_RBG_PTAT_EN_L_OFFSET                                                                 (0)
  #define RTL8291_WB_REG08_RBG_PTAT_EN_L_MASK                                                                   (0x1 << RTL8291_WB_REG08_RBG_PTAT_EN_L_OFFSET)

#define RTL8291_WB_REG09_ADDR                                                                                   (0x289)
  #define RTL8291_WB_REG09_RBGLOOP_L_2_0_OFFSET                                                                 (5)
  #define RTL8291_WB_REG09_RBGLOOP_L_2_0_MASK                                                                   (0x7 << RTL8291_WB_REG09_RBGLOOP_L_2_0_OFFSET)
  #define RTL8291_WB_REG09_RBG_CAL_EN_L_OFFSET                                                                  (4)
  #define RTL8291_WB_REG09_RBG_CAL_EN_L_MASK                                                                    (0x1 << RTL8291_WB_REG09_RBG_CAL_EN_L_OFFSET)
  #define RTL8291_WB_REG09_RBG_SEL_RINT_SW_L_1_0_OFFSET                                                         (2)
  #define RTL8291_WB_REG09_RBG_SEL_RINT_SW_L_1_0_MASK                                                           (0x3 << RTL8291_WB_REG09_RBG_SEL_RINT_SW_L_1_0_OFFSET)

#define RTL8291_WB_REG0A_ADDR                                                                                   (0x28A)
  #define RTL8291_WB_REG0A_RBG_BIT_L_5_0_OFFSET                                                                 (2)
  #define RTL8291_WB_REG0A_RBG_BIT_L_5_0_MASK                                                                   (0x3F << RTL8291_WB_REG0A_RBG_BIT_L_5_0_OFFSET)
  #define RTL8291_WB_REG0A_ICP_MODE_L_OFFSET                                                                    (1)
  #define RTL8291_WB_REG0A_ICP_MODE_L_MASK                                                                      (0x1 << RTL8291_WB_REG0A_ICP_MODE_L_OFFSET)
  #define RTL8291_WB_REG0A_RBG_REGICMP_L_OFFSET                                                                 (0)
  #define RTL8291_WB_REG0A_RBG_REGICMP_L_MASK                                                                   (0x1 << RTL8291_WB_REG0A_RBG_REGICMP_L_OFFSET)

#define RTL8291_WB_REG0B_ADDR                                                                                   (0x28B)
  #define RTL8291_WB_REG0B_RBG_TIA_R_L_1_0_OFFSET                                                               (6)
  #define RTL8291_WB_REG0B_RBG_TIA_R_L_1_0_MASK                                                                 (0x3 << RTL8291_WB_REG0B_RBG_TIA_R_L_1_0_OFFSET)
  #define RTL8291_WB_REG0B_MUXEN_L_OFFSET                                                                       (5)
  #define RTL8291_WB_REG0B_MUXEN_L_MASK                                                                         (0x1 << RTL8291_WB_REG0B_MUXEN_L_OFFSET)
  #define RTL8291_WB_REG0B_MUXSEL_L_3_0_OFFSET                                                                  (1)
  #define RTL8291_WB_REG0B_MUXSEL_L_3_0_MASK                                                                    (0xF << RTL8291_WB_REG0B_MUXSEL_L_3_0_OFFSET)

#define RTL8291_WB_REG0C_ADDR                                                                                   (0x28C)
  #define RTL8291_WB_REG0C_CAL_COUNT_2_0_OFFSET                                                                 (5)
  #define RTL8291_WB_REG0C_CAL_COUNT_2_0_MASK                                                                   (0x7 << RTL8291_WB_REG0C_CAL_COUNT_2_0_OFFSET)
  #define RTL8291_WB_REG0C_DLY_COUNT_1_0_OFFSET                                                                 (3)
  #define RTL8291_WB_REG0C_DLY_COUNT_1_0_MASK                                                                   (0x3 << RTL8291_WB_REG0C_DLY_COUNT_1_0_OFFSET)
  #define RTL8291_WB_REG0C_RSSI_OCP_CAL_COUNT_2_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG0C_RSSI_OCP_CAL_COUNT_2_0_MASK                                                          (0x7 << RTL8291_WB_REG0C_RSSI_OCP_CAL_COUNT_2_0_OFFSET)

#define RTL8291_WB_REG0D_ADDR                                                                                   (0x28D)
  #define RTL8291_WB_REG0D_TIA_OUT_CUR_N_L_OFFSET                                                               (7)
  #define RTL8291_WB_REG0D_TIA_OUT_CUR_N_L_MASK                                                                 (0x1 << RTL8291_WB_REG0D_TIA_OUT_CUR_N_L_OFFSET)
  #define RTL8291_WB_REG0D_OCP_BIAS_EN_IN_L_OFFSET                                                              (6)
  #define RTL8291_WB_REG0D_OCP_BIAS_EN_IN_L_MASK                                                                (0x1 << RTL8291_WB_REG0D_OCP_BIAS_EN_IN_L_OFFSET)
  #define RTL8291_WB_REG0D_SEL_OCP_IN_SW_L_OFFSET                                                               (5)
  #define RTL8291_WB_REG0D_SEL_OCP_IN_SW_L_MASK                                                                 (0x1 << RTL8291_WB_REG0D_SEL_OCP_IN_SW_L_OFFSET)
  #define RTL8291_WB_REG0D_DUMMY_OFFSET                                                                         (0)
  #define RTL8291_WB_REG0D_DUMMY_MASK                                                                           (0x1F << RTL8291_WB_REG0D_DUMMY_OFFSET)

#define RTL8291_WB_REG0E_ADDR                                                                                   (0x28E)
  #define RTL8291_WB_REG0E_WB_REG0E_OFFSET                                                                      (0)
  #define RTL8291_WB_REG0E_WB_REG0E_MASK                                                                        (0xFF << RTL8291_WB_REG0E_WB_REG0E_OFFSET)

#define RTL8291_WB_REG0F_ADDR                                                                                   (0x28F)
  #define RTL8291_WB_REG0F_WB_REG0F_OFFSET                                                                      (0)
  #define RTL8291_WB_REG0F_WB_REG0F_MASK                                                                        (0xFF << RTL8291_WB_REG0F_WB_REG0F_OFFSET)

#define RTL8291_WB_REG10_ADDR                                                                                   (0x290)
  #define RTL8291_WB_REG10_REG0X_SWR_4_OFFSET                                                                   (4)
  #define RTL8291_WB_REG10_REG0X_SWR_4_MASK                                                                     (0x1 << RTL8291_WB_REG10_REG0X_SWR_4_OFFSET)
  #define RTL8291_WB_REG10_REG0X_SWR_3_OFFSET                                                                   (3)
  #define RTL8291_WB_REG10_REG0X_SWR_3_MASK                                                                     (0x1 << RTL8291_WB_REG10_REG0X_SWR_3_OFFSET)

#define RTL8291_WB_REG11_ADDR                                                                                   (0x291)
  #define RTL8291_WB_REG11_WB_REG11_OFFSET                                                                      (0)
  #define RTL8291_WB_REG11_WB_REG11_MASK                                                                        (0xFF << RTL8291_WB_REG11_WB_REG11_OFFSET)

#define RTL8291_WB_REG12_ADDR                                                                                   (0x292)
  #define RTL8291_WB_REG12_WB_REG12_OFFSET                                                                      (0)
  #define RTL8291_WB_REG12_WB_REG12_MASK                                                                        (0xFF << RTL8291_WB_REG12_WB_REG12_OFFSET)

#define RTL8291_WB_REG13_ADDR                                                                                   (0x293)
  #define RTL8291_WB_REG13_WB_REG13_OFFSET                                                                      (0)
  #define RTL8291_WB_REG13_WB_REG13_MASK                                                                        (0xFF << RTL8291_WB_REG13_WB_REG13_OFFSET)

#define RTL8291_WB_REG14_ADDR                                                                                   (0x294)
  #define RTL8291_WB_REG14_WB_REG14_OFFSET                                                                      (0)
  #define RTL8291_WB_REG14_WB_REG14_MASK                                                                        (0xFF << RTL8291_WB_REG14_WB_REG14_OFFSET)

#define RTL8291_WB_REG15_ADDR                                                                                   (0x295)
  #define RTL8291_WB_REG15_WB_REG15_OFFSET                                                                      (0)
  #define RTL8291_WB_REG15_WB_REG15_MASK                                                                        (0xFF << RTL8291_WB_REG15_WB_REG15_OFFSET)

#define RTL8291_WB_REG16_ADDR                                                                                   (0x296)
  #define RTL8291_WB_REG16_WB_REG16_OFFSET                                                                      (0)
  #define RTL8291_WB_REG16_WB_REG16_MASK                                                                        (0xFF << RTL8291_WB_REG16_WB_REG16_OFFSET)

#define RTL8291_WB_REG17_ADDR                                                                                   (0x297)
  #define RTL8291_WB_REG17_WB_REG17_OFFSET                                                                      (0)
  #define RTL8291_WB_REG17_WB_REG17_MASK                                                                        (0xFF << RTL8291_WB_REG17_WB_REG17_OFFSET)

#define RTL8291_WB_REG18_ADDR                                                                                   (0x298)
  #define RTL8291_WB_REG18_WB_REG18_OFFSET                                                                      (0)
  #define RTL8291_WB_REG18_WB_REG18_MASK                                                                        (0xFF << RTL8291_WB_REG18_WB_REG18_OFFSET)

#define RTL8291_WB_REG19_ADDR                                                                                   (0x299)
  #define RTL8291_WB_REG19_WB_REG19_OFFSET                                                                      (0)
  #define RTL8291_WB_REG19_WB_REG19_MASK                                                                        (0xFF << RTL8291_WB_REG19_WB_REG19_OFFSET)

#define RTL8291_WB_REG1A_ADDR                                                                                   (0x29A)
  #define RTL8291_WB_REG1A_WB_REG1A_OFFSET                                                                      (0)
  #define RTL8291_WB_REG1A_WB_REG1A_MASK                                                                        (0xFF << RTL8291_WB_REG1A_WB_REG1A_OFFSET)

#define RTL8291_WB_REG1B_ADDR                                                                                   (0x29B)
  #define RTL8291_WB_REG1B_WB_REG1B_OFFSET                                                                      (0)
  #define RTL8291_WB_REG1B_WB_REG1B_MASK                                                                        (0xFF << RTL8291_WB_REG1B_WB_REG1B_OFFSET)

#define RTL8291_WB_REG1C_ADDR                                                                                   (0x29C)
  #define RTL8291_WB_REG1C_WB_REG1C_OFFSET                                                                      (0)
  #define RTL8291_WB_REG1C_WB_REG1C_MASK                                                                        (0xFF << RTL8291_WB_REG1C_WB_REG1C_OFFSET)

#define RTL8291_WB_REG1D_ADDR                                                                                   (0x29D)
  #define RTL8291_WB_REG1D_WB_REG1D_OFFSET                                                                      (0)
  #define RTL8291_WB_REG1D_WB_REG1D_MASK                                                                        (0xFF << RTL8291_WB_REG1D_WB_REG1D_OFFSET)

#define RTL8291_WB_REG1E_ADDR                                                                                   (0x29E)
  #define RTL8291_WB_REG1E_WB_REG1E_OFFSET                                                                      (0)
  #define RTL8291_WB_REG1E_WB_REG1E_MASK                                                                        (0xFF << RTL8291_WB_REG1E_WB_REG1E_OFFSET)

#define RTL8291_WB_REG1F_ADDR                                                                                   (0x29F)
  #define RTL8291_WB_REG1F_WB_REG1F_OFFSET                                                                      (0)
  #define RTL8291_WB_REG1F_WB_REG1F_MASK                                                                        (0xFF << RTL8291_WB_REG1F_WB_REG1F_OFFSET)

#define RTL8291_WB_REG20_ADDR                                                                                   (0x2A0)
  #define RTL8291_WB_REG20_REG_RX_SLP_MAN_L_OFFSET                                                              (7)
  #define RTL8291_WB_REG20_REG_RX_SLP_MAN_L_MASK                                                                (0x1 << RTL8291_WB_REG20_REG_RX_SLP_MAN_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_LDAMP_EN_L_OFFSET                                                             (6)
  #define RTL8291_WB_REG20_REG_RX_LDAMP_EN_L_MASK                                                               (0x1 << RTL8291_WB_REG20_REG_RX_LDAMP_EN_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_LDAMP_V1P2_SET_L_OFFSET                                                       (5)
  #define RTL8291_WB_REG20_REG_RX_LDAMP_V1P2_SET_L_MASK                                                         (0x1 << RTL8291_WB_REG20_REG_RX_LDAMP_V1P2_SET_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_LDODP_EN_L_OFFSET                                                             (4)
  #define RTL8291_WB_REG20_REG_RX_LDODP_EN_L_MASK                                                               (0x1 << RTL8291_WB_REG20_REG_RX_LDODP_EN_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_LDDBH_EN_L_OFFSET                                                             (3)
  #define RTL8291_WB_REG20_REG_RX_LDDBH_EN_L_MASK                                                               (0x1 << RTL8291_WB_REG20_REG_RX_LDDBH_EN_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_LDDBL_EN_L_OFFSET                                                             (2)
  #define RTL8291_WB_REG20_REG_RX_LDDBL_EN_L_MASK                                                               (0x1 << RTL8291_WB_REG20_REG_RX_LDDBL_EN_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_VDD_FD_EN_L_OFFSET                                                            (1)
  #define RTL8291_WB_REG20_REG_RX_VDD_FD_EN_L_MASK                                                              (0x1 << RTL8291_WB_REG20_REG_RX_VDD_FD_EN_L_OFFSET)
  #define RTL8291_WB_REG20_REG_RX_SG_SWAP_L_OFFSET                                                              (0)
  #define RTL8291_WB_REG20_REG_RX_SG_SWAP_L_MASK                                                                (0x1 << RTL8291_WB_REG20_REG_RX_SG_SWAP_L_OFFSET)

#define RTL8291_WB_REG21_ADDR                                                                                   (0x2A1)
  #define RTL8291_WB_REG21_REG_RX_OS_ISET_L_OFFSET                                                              (7)
  #define RTL8291_WB_REG21_REG_RX_OS_ISET_L_MASK                                                                (0x1 << RTL8291_WB_REG21_REG_RX_OS_ISET_L_OFFSET)
  #define RTL8291_WB_REG21_REG_RX_IAMP_TYP_L_OFFSET                                                             (6)
  #define RTL8291_WB_REG21_REG_RX_IAMP_TYP_L_MASK                                                               (0x1 << RTL8291_WB_REG21_REG_RX_IAMP_TYP_L_OFFSET)
  #define RTL8291_WB_REG21_REG_RX_IAMP_SEL_L_2_0_OFFSET                                                         (3)
  #define RTL8291_WB_REG21_REG_RX_IAMP_SEL_L_2_0_MASK                                                           (0x7 << RTL8291_WB_REG21_REG_RX_IAMP_SEL_L_2_0_OFFSET)
  #define RTL8291_WB_REG21_REG_RX_OS_ISEL_L_2_0_OFFSET                                                          (0)
  #define RTL8291_WB_REG21_REG_RX_OS_ISEL_L_2_0_MASK                                                            (0x7 << RTL8291_WB_REG21_REG_RX_OS_ISEL_L_2_0_OFFSET)

#define RTL8291_WB_REG22_ADDR                                                                                   (0x2A2)
  #define RTL8291_WB_REG22_REG_RX_VCMSEL_1_0_OFFSET                                                             (6)
  #define RTL8291_WB_REG22_REG_RX_VCMSEL_1_0_MASK                                                               (0x3 << RTL8291_WB_REG22_REG_RX_VCMSEL_1_0_OFFSET)
  #define RTL8291_WB_REG22_REG_RX_VCMRINSEL_1_0_OFFSET                                                          (4)
  #define RTL8291_WB_REG22_REG_RX_VCMRINSEL_1_0_MASK                                                            (0x3 << RTL8291_WB_REG22_REG_RX_VCMRINSEL_1_0_OFFSET)
  #define RTL8291_WB_REG22_REG_RX_EQSEL_L_2_0_OFFSET                                                            (1)
  #define RTL8291_WB_REG22_REG_RX_EQSEL_L_2_0_MASK                                                              (0x7 << RTL8291_WB_REG22_REG_RX_EQSEL_L_2_0_OFFSET)

#define RTL8291_WB_REG23_ADDR                                                                                   (0x2A3)
  #define RTL8291_WB_REG23_REG_RX_OSEN_L_OFFSET                                                                 (7)
  #define RTL8291_WB_REG23_REG_RX_OSEN_L_MASK                                                                   (0x1 << RTL8291_WB_REG23_REG_RX_OSEN_L_OFFSET)
  #define RTL8291_WB_REG23_REG_RX_IOS_TRM_L_2_0_OFFSET                                                          (4)
  #define RTL8291_WB_REG23_REG_RX_IOS_TRM_L_2_0_MASK                                                            (0x7 << RTL8291_WB_REG23_REG_RX_IOS_TRM_L_2_0_OFFSET)
  #define RTL8291_WB_REG23_REG_RX_DBUF_DRV_L_1_0_OFFSET                                                         (2)
  #define RTL8291_WB_REG23_REG_RX_DBUF_DRV_L_1_0_MASK                                                           (0x3 << RTL8291_WB_REG23_REG_RX_DBUF_DRV_L_1_0_OFFSET)
  #define RTL8291_WB_REG23_REG_RX_DBUF_VOSET_L_1_0_OFFSET                                                       (0)
  #define RTL8291_WB_REG23_REG_RX_DBUF_VOSET_L_1_0_MASK                                                         (0x3 << RTL8291_WB_REG23_REG_RX_DBUF_VOSET_L_1_0_OFFSET)

#define RTL8291_WB_REG24_ADDR                                                                                   (0x2A4)
  #define RTL8291_WB_REG24_WB_REG24_OFFSET                                                                      (0)
  #define RTL8291_WB_REG24_WB_REG24_MASK                                                                        (0xFF << RTL8291_WB_REG24_WB_REG24_OFFSET)

#define RTL8291_WB_REG25_ADDR                                                                                   (0x2A5)
  #define RTL8291_WB_REG25_WB_REG25_OFFSET                                                                      (0)
  #define RTL8291_WB_REG25_WB_REG25_MASK                                                                        (0xFF << RTL8291_WB_REG25_WB_REG25_OFFSET)

#define RTL8291_WB_REG26_ADDR                                                                                   (0x2A6)
  #define RTL8291_WB_REG26_WB_REG26_OFFSET                                                                      (0)
  #define RTL8291_WB_REG26_WB_REG26_MASK                                                                        (0xFF << RTL8291_WB_REG26_WB_REG26_OFFSET)

#define RTL8291_WB_REG27_ADDR                                                                                   (0x2A7)
  #define RTL8291_WB_REG27_WB_REG27_OFFSET                                                                      (0)
  #define RTL8291_WB_REG27_WB_REG27_MASK                                                                        (0xFF << RTL8291_WB_REG27_WB_REG27_OFFSET)

#define RTL8291_WB_REG28_ADDR                                                                                   (0x2A8)
  #define RTL8291_WB_REG28_WB_REG28_OFFSET                                                                      (0)
  #define RTL8291_WB_REG28_WB_REG28_MASK                                                                        (0xFF << RTL8291_WB_REG28_WB_REG28_OFFSET)

#define RTL8291_WB_REG29_ADDR                                                                                   (0x2A9)
  #define RTL8291_WB_REG29_WB_REG29_OFFSET                                                                      (0)
  #define RTL8291_WB_REG29_WB_REG29_MASK                                                                        (0xFF << RTL8291_WB_REG29_WB_REG29_OFFSET)

#define RTL8291_WB_REG2A_ADDR                                                                                   (0x2AA)
  #define RTL8291_WB_REG2A_WB_REG2A_OFFSET                                                                      (0)
  #define RTL8291_WB_REG2A_WB_REG2A_MASK                                                                        (0xFF << RTL8291_WB_REG2A_WB_REG2A_OFFSET)

#define RTL8291_WB_REG2B_ADDR                                                                                   (0x2AB)
  #define RTL8291_WB_REG2B_REG_RXLOS_CKGEN_EN_L_OFFSET                                                          (7)
  #define RTL8291_WB_REG2B_REG_RXLOS_CKGEN_EN_L_MASK                                                            (0x1 << RTL8291_WB_REG2B_REG_RXLOS_CKGEN_EN_L_OFFSET)
  #define RTL8291_WB_REG2B_REG_RXLOS_CKRSTB_MAN_L_OFFSET                                                        (6)
  #define RTL8291_WB_REG2B_REG_RXLOS_CKRSTB_MAN_L_MASK                                                          (0x1 << RTL8291_WB_REG2B_REG_RXLOS_CKRSTB_MAN_L_OFFSET)
  #define RTL8291_WB_REG2B_REG_RXLOS_CK_SEL_L_OFFSET                                                            (5)
  #define RTL8291_WB_REG2B_REG_RXLOS_CK_SEL_L_MASK                                                              (0x1 << RTL8291_WB_REG2B_REG_RXLOS_CK_SEL_L_OFFSET)
  #define RTL8291_WB_REG2B_REG_RXLOS_ASSERT_SET_L_OFFSET                                                        (4)
  #define RTL8291_WB_REG2B_REG_RXLOS_ASSERT_SET_L_MASK                                                          (0x1 << RTL8291_WB_REG2B_REG_RXLOS_ASSERT_SET_L_OFFSET)
  #define RTL8291_WB_REG2B_REG_RXLOS_ASSERT_TESTMD_L_OFFSET                                                     (3)
  #define RTL8291_WB_REG2B_REG_RXLOS_ASSERT_TESTMD_L_MASK                                                       (0x1 << RTL8291_WB_REG2B_REG_RXLOS_ASSERT_TESTMD_L_OFFSET)

#define RTL8291_WB_REG2C_ADDR                                                                                   (0x2AC)
  #define RTL8291_WB_REG2C_REG_RXLOS_INMUX_CKCHP_L_OFFSET                                                       (7)
  #define RTL8291_WB_REG2C_REG_RXLOS_INMUX_CKCHP_L_MASK                                                         (0x1 << RTL8291_WB_REG2C_REG_RXLOS_INMUX_CKCHP_L_OFFSET)
  #define RTL8291_WB_REG2C_REG_RXLOS_INT_CKCHP_EN_L_OFFSET                                                      (6)
  #define RTL8291_WB_REG2C_REG_RXLOS_INT_CKCHP_EN_L_MASK                                                        (0x1 << RTL8291_WB_REG2C_REG_RXLOS_INT_CKCHP_EN_L_OFFSET)
  #define RTL8291_WB_REG2C_REG_RXLOS_DIS_BUF_OS_CKIN_L_OFFSET                                                   (5)
  #define RTL8291_WB_REG2C_REG_RXLOS_DIS_BUF_OS_CKIN_L_MASK                                                     (0x1 << RTL8291_WB_REG2C_REG_RXLOS_DIS_BUF_OS_CKIN_L_OFFSET)
  #define RTL8291_WB_REG2C_REG_RXLOS_DIS_CMP_OS_CKIN_L_OFFSET                                                   (4)
  #define RTL8291_WB_REG2C_REG_RXLOS_DIS_CMP_OS_CKIN_L_MASK                                                     (0x1 << RTL8291_WB_REG2C_REG_RXLOS_DIS_CMP_OS_CKIN_L_OFFSET)
  #define RTL8291_WB_REG2C_REG_RXLOS_CHOP_SEL_L_1_0_OFFSET                                                      (2)
  #define RTL8291_WB_REG2C_REG_RXLOS_CHOP_SEL_L_1_0_MASK                                                        (0x3 << RTL8291_WB_REG2C_REG_RXLOS_CHOP_SEL_L_1_0_OFFSET)
  #define RTL8291_WB_REG2C_REG_RXLOS_SAMP_SEL_L_1_0_OFFSET                                                      (0)
  #define RTL8291_WB_REG2C_REG_RXLOS_SAMP_SEL_L_1_0_MASK                                                        (0x3 << RTL8291_WB_REG2C_REG_RXLOS_SAMP_SEL_L_1_0_OFFSET)

#define RTL8291_WB_REG2D_ADDR                                                                                   (0x2AD)
  #define RTL8291_WB_REG2D_REG_RXLOS_DEASSERT_SEL_L_2_0_OFFSET                                                  (5)
  #define RTL8291_WB_REG2D_REG_RXLOS_DEASSERT_SEL_L_2_0_MASK                                                    (0x7 << RTL8291_WB_REG2D_REG_RXLOS_DEASSERT_SEL_L_2_0_OFFSET)
  #define RTL8291_WB_REG2D_REG_RXLOS_REFX0P7_L_OFFSET                                                           (4)
  #define RTL8291_WB_REG2D_REG_RXLOS_REFX0P7_L_MASK                                                             (0x1 << RTL8291_WB_REG2D_REG_RXLOS_REFX0P7_L_OFFSET)
  #define RTL8291_WB_REG2D_REG_RXLOS_RANGEX2_L_OFFSET                                                           (3)
  #define RTL8291_WB_REG2D_REG_RXLOS_RANGEX2_L_MASK                                                             (0x1 << RTL8291_WB_REG2D_REG_RXLOS_RANGEX2_L_OFFSET)
  #define RTL8291_WB_REG2D_REG_RXLOS_DC_MUXEN_L_OFFSET                                                          (2)
  #define RTL8291_WB_REG2D_REG_RXLOS_DC_MUXEN_L_MASK                                                            (0x1 << RTL8291_WB_REG2D_REG_RXLOS_DC_MUXEN_L_OFFSET)
  #define RTL8291_WB_REG2D_REG_RXLOS_DC_MUXSEL_L_1_0_OFFSET                                                     (0)
  #define RTL8291_WB_REG2D_REG_RXLOS_DC_MUXSEL_L_1_0_MASK                                                       (0x3 << RTL8291_WB_REG2D_REG_RXLOS_DC_MUXSEL_L_1_0_OFFSET)

#define RTL8291_WB_REG2E_ADDR                                                                                   (0x2AE)
  #define RTL8291_WB_REG2E_REG_RXLOS_DAC_CODE_L_6_0_OFFSET                                                      (1)
  #define RTL8291_WB_REG2E_REG_RXLOS_DAC_CODE_L_6_0_MASK                                                        (0x7F << RTL8291_WB_REG2E_REG_RXLOS_DAC_CODE_L_6_0_OFFSET)
  #define RTL8291_WB_REG2E_REG_RXLOS_INT_CAP_SEL_L_OFFSET                                                       (0)
  #define RTL8291_WB_REG2E_REG_RXLOS_INT_CAP_SEL_L_MASK                                                         (0x1 << RTL8291_WB_REG2E_REG_RXLOS_INT_CAP_SEL_L_OFFSET)

#define RTL8291_WB_REG2F_ADDR                                                                                   (0x2AF)
  #define RTL8291_WB_REG2F_WB_REG2F_OFFSET                                                                      (0)
  #define RTL8291_WB_REG2F_WB_REG2F_MASK                                                                        (0xFF << RTL8291_WB_REG2F_WB_REG2F_OFFSET)

#define RTL8291_WB_REG30_ADDR                                                                                   (0x2B0)
  #define RTL8291_WB_REG30_WB_REG30_OFFSET                                                                      (0)
  #define RTL8291_WB_REG30_WB_REG30_MASK                                                                        (0xFF << RTL8291_WB_REG30_WB_REG30_OFFSET)

#define RTL8291_WB_REG31_ADDR                                                                                   (0x2B1)
  #define RTL8291_WB_REG31_WB_REG31_OFFSET                                                                      (0)
  #define RTL8291_WB_REG31_WB_REG31_MASK                                                                        (0xFF << RTL8291_WB_REG31_WB_REG31_OFFSET)

#define RTL8291_WB_REG32_ADDR                                                                                   (0x2B2)
  #define RTL8291_WB_REG32_WB_REG32_OFFSET                                                                      (0)
  #define RTL8291_WB_REG32_WB_REG32_MASK                                                                        (0xFF << RTL8291_WB_REG32_WB_REG32_OFFSET)

#define RTL8291_WB_REG33_ADDR                                                                                   (0x2B3)
  #define RTL8291_WB_REG33_WB_REG33_OFFSET                                                                      (0)
  #define RTL8291_WB_REG33_WB_REG33_MASK                                                                        (0xFF << RTL8291_WB_REG33_WB_REG33_OFFSET)

#define RTL8291_WB_REG34_ADDR                                                                                   (0x2B4)
  #define RTL8291_WB_REG34_WB_REG34_OFFSET                                                                      (0)
  #define RTL8291_WB_REG34_WB_REG34_MASK                                                                        (0xFF << RTL8291_WB_REG34_WB_REG34_OFFSET)

#define RTL8291_WB_REG35_ADDR                                                                                   (0x2B5)
  #define RTL8291_WB_REG35_WB_REG35_OFFSET                                                                      (0)
  #define RTL8291_WB_REG35_WB_REG35_MASK                                                                        (0xFF << RTL8291_WB_REG35_WB_REG35_OFFSET)

#define RTL8291_WB_REG36_ADDR                                                                                   (0x2B6)
  #define RTL8291_WB_REG36_WB_REG36_OFFSET                                                                      (0)
  #define RTL8291_WB_REG36_WB_REG36_MASK                                                                        (0xFF << RTL8291_WB_REG36_WB_REG36_OFFSET)

#define RTL8291_WB_REG37_ADDR                                                                                   (0x2B7)
  #define RTL8291_WB_REG37_WB_REG37_OFFSET                                                                      (0)
  #define RTL8291_WB_REG37_WB_REG37_MASK                                                                        (0xFF << RTL8291_WB_REG37_WB_REG37_OFFSET)

#define RTL8291_WB_REG38_ADDR                                                                                   (0x2B8)
  #define RTL8291_WB_REG38_WB_REG38_OFFSET                                                                      (0)
  #define RTL8291_WB_REG38_WB_REG38_MASK                                                                        (0xFF << RTL8291_WB_REG38_WB_REG38_OFFSET)

#define RTL8291_WB_REG39_ADDR                                                                                   (0x2B9)
  #define RTL8291_WB_REG39_WB_REG39_OFFSET                                                                      (0)
  #define RTL8291_WB_REG39_WB_REG39_MASK                                                                        (0xFF << RTL8291_WB_REG39_WB_REG39_OFFSET)

#define RTL8291_WB_REG3A_ADDR                                                                                   (0x2BA)
  #define RTL8291_WB_REG3A_WB_REG3A_OFFSET                                                                      (0)
  #define RTL8291_WB_REG3A_WB_REG3A_MASK                                                                        (0xFF << RTL8291_WB_REG3A_WB_REG3A_OFFSET)

#define RTL8291_WB_REG3B_ADDR                                                                                   (0x2BB)
  #define RTL8291_WB_REG3B_WB_REG3B_OFFSET                                                                      (0)
  #define RTL8291_WB_REG3B_WB_REG3B_MASK                                                                        (0xFF << RTL8291_WB_REG3B_WB_REG3B_OFFSET)

#define RTL8291_WB_REG3C_ADDR                                                                                   (0x2BC)
  #define RTL8291_WB_REG3C_WB_REG3C_OFFSET                                                                      (0)
  #define RTL8291_WB_REG3C_WB_REG3C_MASK                                                                        (0xFF << RTL8291_WB_REG3C_WB_REG3C_OFFSET)

#define RTL8291_WB_REG3D_ADDR                                                                                   (0x2BD)
  #define RTL8291_WB_REG3D_WB_REG3D_OFFSET                                                                      (0)
  #define RTL8291_WB_REG3D_WB_REG3D_MASK                                                                        (0xFF << RTL8291_WB_REG3D_WB_REG3D_OFFSET)

#define RTL8291_WB_REG3E_ADDR                                                                                   (0x2BE)
  #define RTL8291_WB_REG3E_WB_REG3E_OFFSET                                                                      (0)
  #define RTL8291_WB_REG3E_WB_REG3E_MASK                                                                        (0xFF << RTL8291_WB_REG3E_WB_REG3E_OFFSET)

#define RTL8291_WB_REG3F_ADDR                                                                                   (0x2BF)
  #define RTL8291_WB_REG3F_WB_REG3F_OFFSET                                                                      (0)
  #define RTL8291_WB_REG3F_WB_REG3F_MASK                                                                        (0xFF << RTL8291_WB_REG3F_WB_REG3F_OFFSET)

#define RTL8291_WB_REG40_ADDR                                                                                   (0x2C0)
  #define RTL8291_WB_REG40_WB_REG40_OFFSET                                                                      (0)
  #define RTL8291_WB_REG40_WB_REG40_MASK                                                                        (0xFF << RTL8291_WB_REG40_WB_REG40_OFFSET)

#define RTL8291_WB_REG41_ADDR                                                                                   (0x2C1)
  #define RTL8291_WB_REG41_A_2_0_OFFSET                                                                         (5)
  #define RTL8291_WB_REG41_A_2_0_MASK                                                                           (0x7 << RTL8291_WB_REG41_A_2_0_OFFSET)
  #define RTL8291_WB_REG41_B_21_17_OFFSET                                                                       (0)
  #define RTL8291_WB_REG41_B_21_17_MASK                                                                         (0x1F << RTL8291_WB_REG41_B_21_17_OFFSET)

#define RTL8291_WB_REG42_ADDR                                                                                   (0x2C2)
  #define RTL8291_WB_REG42_B_16_9_OFFSET                                                                        (0)
  #define RTL8291_WB_REG42_B_16_9_MASK                                                                          (0xFF << RTL8291_WB_REG42_B_16_9_OFFSET)

#define RTL8291_WB_REG43_ADDR                                                                                   (0x2C3)
  #define RTL8291_WB_REG43_B_8_1_OFFSET                                                                         (0)
  #define RTL8291_WB_REG43_B_8_1_MASK                                                                           (0xFF << RTL8291_WB_REG43_B_8_1_OFFSET)

#define RTL8291_WB_REG44_ADDR                                                                                   (0x2C4)
  #define RTL8291_WB_REG44_B_0_OFFSET                                                                           (7)
  #define RTL8291_WB_REG44_B_0_MASK                                                                             (0x1 << RTL8291_WB_REG44_B_0_OFFSET)
  #define RTL8291_WB_REG44_R_23_17_OFFSET                                                                       (0)
  #define RTL8291_WB_REG44_R_23_17_MASK                                                                         (0x7F << RTL8291_WB_REG44_R_23_17_OFFSET)

#define RTL8291_WB_REG45_ADDR                                                                                   (0x2C5)
  #define RTL8291_WB_REG45_R_16_9_OFFSET                                                                        (0)
  #define RTL8291_WB_REG45_R_16_9_MASK                                                                          (0xFF << RTL8291_WB_REG45_R_16_9_OFFSET)

#define RTL8291_WB_REG46_ADDR                                                                                   (0x2C6)
  #define RTL8291_WB_REG46_R_8_1_OFFSET                                                                         (0)
  #define RTL8291_WB_REG46_R_8_1_MASK                                                                           (0xFF << RTL8291_WB_REG46_R_8_1_OFFSET)

#define RTL8291_WB_REG47_ADDR                                                                                   (0x2C7)
  #define RTL8291_WB_REG47_R_0_OFFSET                                                                           (7)
  #define RTL8291_WB_REG47_R_0_MASK                                                                             (0x1 << RTL8291_WB_REG47_R_0_OFFSET)
  #define RTL8291_WB_REG47_S_22_16_OFFSET                                                                       (0)
  #define RTL8291_WB_REG47_S_22_16_MASK                                                                         (0x7F << RTL8291_WB_REG47_S_22_16_OFFSET)

#define RTL8291_WB_REG48_ADDR                                                                                   (0x2C8)
  #define RTL8291_WB_REG48_S_15_8_OFFSET                                                                        (0)
  #define RTL8291_WB_REG48_S_15_8_MASK                                                                          (0xFF << RTL8291_WB_REG48_S_15_8_OFFSET)

#define RTL8291_WB_REG49_ADDR                                                                                   (0x2C9)
  #define RTL8291_WB_REG49_S_7_0_OFFSET                                                                         (0)
  #define RTL8291_WB_REG49_S_7_0_MASK                                                                           (0xFF << RTL8291_WB_REG49_S_7_0_OFFSET)

#define RTL8291_WB_REG4A_ADDR                                                                                   (0x2CA)
  #define RTL8291_WB_REG4A_DCMUXEN_OFFSET                                                                       (7)
  #define RTL8291_WB_REG4A_DCMUXEN_MASK                                                                         (0x1 << RTL8291_WB_REG4A_DCMUXEN_OFFSET)
  #define RTL8291_WB_REG4A_DCMUX_3_0_OFFSET                                                                     (3)
  #define RTL8291_WB_REG4A_DCMUX_3_0_MASK                                                                       (0xF << RTL8291_WB_REG4A_DCMUX_3_0_OFFSET)
  #define RTL8291_WB_REG4A_VBG_EN_REAL_OFFSET                                                                   (2)
  #define RTL8291_WB_REG4A_VBG_EN_REAL_MASK                                                                     (0x1 << RTL8291_WB_REG4A_VBG_EN_REAL_OFFSET)
  #define RTL8291_WB_REG4A_GND_SEL_OFFSET                                                                       (1)
  #define RTL8291_WB_REG4A_GND_SEL_MASK                                                                         (0x1 << RTL8291_WB_REG4A_GND_SEL_OFFSET)
  #define RTL8291_WB_REG4A_PN_CONNECT_EN_OFFSET                                                                 (0)
  #define RTL8291_WB_REG4A_PN_CONNECT_EN_MASK                                                                   (0x1 << RTL8291_WB_REG4A_PN_CONNECT_EN_OFFSET)

#define RTL8291_WB_REG4B_ADDR                                                                                   (0x2CB)
  #define RTL8291_WB_REG4B_WB_REG4B_OFFSET                                                                      (0)
  #define RTL8291_WB_REG4B_WB_REG4B_MASK                                                                        (0xFF << RTL8291_WB_REG4B_WB_REG4B_OFFSET)

#define RTL8291_WB_REG4C_ADDR                                                                                   (0x2CC)
  #define RTL8291_WB_REG4C_WB_REG4C_OFFSET                                                                      (0)
  #define RTL8291_WB_REG4C_WB_REG4C_MASK                                                                        (0xFF << RTL8291_WB_REG4C_WB_REG4C_OFFSET)

#define RTL8291_WB_REG4D_ADDR                                                                                   (0x2CD)
  #define RTL8291_WB_REG4D_WB_REG4D_OFFSET                                                                      (0)
  #define RTL8291_WB_REG4D_WB_REG4D_MASK                                                                        (0xFF << RTL8291_WB_REG4D_WB_REG4D_OFFSET)

#define RTL8291_WB_REG4E_ADDR                                                                                   (0x2CE)
  #define RTL8291_WB_REG4E_WB_REG4E_OFFSET                                                                      (0)
  #define RTL8291_WB_REG4E_WB_REG4E_MASK                                                                        (0xFF << RTL8291_WB_REG4E_WB_REG4E_OFFSET)

#define RTL8291_WB_REG4F_ADDR                                                                                   (0x2CF)
  #define RTL8291_WB_REG4F_WB_REG4F_OFFSET                                                                      (0)
  #define RTL8291_WB_REG4F_WB_REG4F_MASK                                                                        (0xFF << RTL8291_WB_REG4F_WB_REG4F_OFFSET)

#define RTL8291_WB_REG50_ADDR                                                                                   (0x2D0)
  #define RTL8291_WB_REG50_IBANK_POWL_OFFSET                                                                    (7)
  #define RTL8291_WB_REG50_IBANK_POWL_MASK                                                                      (0x1 << RTL8291_WB_REG50_IBANK_POWL_OFFSET)
  #define RTL8291_WB_REG50_BEN_ENL_OFFSET                                                                       (6)
  #define RTL8291_WB_REG50_BEN_ENL_MASK                                                                         (0x1 << RTL8291_WB_REG50_BEN_ENL_OFFSET)
  #define RTL8291_WB_REG50_BEN_INTERFACE_OFFSET                                                                 (5)
  #define RTL8291_WB_REG50_BEN_INTERFACE_MASK                                                                   (0x1 << RTL8291_WB_REG50_BEN_INTERFACE_OFFSET)
  #define RTL8291_WB_REG50_BEN_SELL_OFFSET                                                                      (4)
  #define RTL8291_WB_REG50_BEN_SELL_MASK                                                                        (0x1 << RTL8291_WB_REG50_BEN_SELL_OFFSET)
  #define RTL8291_WB_REG50_BEN_INPUT_REF_1_0_OFFSET                                                             (2)
  #define RTL8291_WB_REG50_BEN_INPUT_REF_1_0_MASK                                                               (0x3 << RTL8291_WB_REG50_BEN_INPUT_REF_1_0_OFFSET)
  #define RTL8291_WB_REG50_BEN_SWAPL_OFFSET                                                                     (1)
  #define RTL8291_WB_REG50_BEN_SWAPL_MASK                                                                       (0x1 << RTL8291_WB_REG50_BEN_SWAPL_OFFSET)
  #define RTL8291_WB_REG50_FORCE_ONL_OFFSET                                                                     (0)
  #define RTL8291_WB_REG50_FORCE_ONL_MASK                                                                       (0x1 << RTL8291_WB_REG50_FORCE_ONL_OFFSET)

#define RTL8291_WB_REG51_ADDR                                                                                   (0x2D1)
  #define RTL8291_WB_REG51_CTLE_POWL_OFFSET                                                                     (7)
  #define RTL8291_WB_REG51_CTLE_POWL_MASK                                                                       (0x1 << RTL8291_WB_REG51_CTLE_POWL_OFFSET)
  #define RTL8291_WB_REG51_CML_POWL_OFFSET                                                                      (6)
  #define RTL8291_WB_REG51_CML_POWL_MASK                                                                        (0x1 << RTL8291_WB_REG51_CML_POWL_OFFSET)
  #define RTL8291_WB_REG51_LDO09_POWL_OFFSET                                                                    (5)
  #define RTL8291_WB_REG51_LDO09_POWL_MASK                                                                      (0x1 << RTL8291_WB_REG51_LDO09_POWL_OFFSET)
  #define RTL8291_WB_REG51_LDO09_SEL_L_1_0_OFFSET                                                               (3)
  #define RTL8291_WB_REG51_LDO09_SEL_L_1_0_MASK                                                                 (0x3 << RTL8291_WB_REG51_LDO09_SEL_L_1_0_OFFSET)
  #define RTL8291_WB_REG51_LDO09_DRIVING_STRL_2_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG51_LDO09_DRIVING_STRL_2_0_MASK                                                          (0x7 << RTL8291_WB_REG51_LDO09_DRIVING_STRL_2_0_OFFSET)

#define RTL8291_WB_REG52_ADDR                                                                                   (0x2D2)
  #define RTL8291_WB_REG52_VDD_DOUBLER_ENL_OFFSET                                                               (7)
  #define RTL8291_WB_REG52_VDD_DOUBLER_ENL_MASK                                                                 (0x1 << RTL8291_WB_REG52_VDD_DOUBLER_ENL_OFFSET)
  #define RTL8291_WB_REG52_LS_DM2_L_7_OFFSET                                                                    (6)
  #define RTL8291_WB_REG52_LS_DM2_L_7_MASK                                                                      (0x1 << RTL8291_WB_REG52_LS_DM2_L_7_OFFSET)
  #define RTL8291_WB_REG52_LOD09_2_POWL_OFFSET                                                                  (5)
  #define RTL8291_WB_REG52_LOD09_2_POWL_MASK                                                                    (0x1 << RTL8291_WB_REG52_LOD09_2_POWL_OFFSET)
  #define RTL8291_WB_REG52_LDO09_2_SEL_L_1_0_OFFSET                                                             (3)
  #define RTL8291_WB_REG52_LDO09_2_SEL_L_1_0_MASK                                                               (0x3 << RTL8291_WB_REG52_LDO09_2_SEL_L_1_0_OFFSET)
  #define RTL8291_WB_REG52_LDO09_2_DRIVING_STRL_2_0_OFFSET                                                      (0)
  #define RTL8291_WB_REG52_LDO09_2_DRIVING_STRL_2_0_MASK                                                        (0x7 << RTL8291_WB_REG52_LDO09_2_DRIVING_STRL_2_0_OFFSET)

#define RTL8291_WB_REG53_ADDR                                                                                   (0x2D3)
  #define RTL8291_WB_REG53_TX_IN_SWAPL_OFFSET                                                                   (7)
  #define RTL8291_WB_REG53_TX_IN_SWAPL_MASK                                                                     (0x1 << RTL8291_WB_REG53_TX_IN_SWAPL_OFFSET)
  #define RTL8291_WB_REG53_TX_OUT_SWAPL_OFFSET                                                                  (6)
  #define RTL8291_WB_REG53_TX_OUT_SWAPL_MASK                                                                    (0x1 << RTL8291_WB_REG53_TX_OUT_SWAPL_OFFSET)
  #define RTL8291_WB_REG53_LDO09_3_POWL_OFFSET                                                                  (5)
  #define RTL8291_WB_REG53_LDO09_3_POWL_MASK                                                                    (0x1 << RTL8291_WB_REG53_LDO09_3_POWL_OFFSET)
  #define RTL8291_WB_REG53_LDO09_3_SEL_L_1_0_OFFSET                                                             (3)
  #define RTL8291_WB_REG53_LDO09_3_SEL_L_1_0_MASK                                                               (0x3 << RTL8291_WB_REG53_LDO09_3_SEL_L_1_0_OFFSET)
  #define RTL8291_WB_REG53_LDO09_3_DRIVING_STRL_2_0_OFFSET                                                      (0)
  #define RTL8291_WB_REG53_LDO09_3_DRIVING_STRL_2_0_MASK                                                        (0x7 << RTL8291_WB_REG53_LDO09_3_DRIVING_STRL_2_0_OFFSET)

#define RTL8291_WB_REG54_ADDR                                                                                   (0x2D4)
  #define RTL8291_WB_REG54_CTLE_CAP_SELL_3_0_OFFSET                                                             (4)
  #define RTL8291_WB_REG54_CTLE_CAP_SELL_3_0_MASK                                                               (0xF << RTL8291_WB_REG54_CTLE_CAP_SELL_3_0_OFFSET)
  #define RTL8291_WB_REG54_CTLE_NCAP_SELL_2_0_OFFSET                                                            (1)
  #define RTL8291_WB_REG54_CTLE_NCAP_SELL_2_0_MASK                                                              (0x7 << RTL8291_WB_REG54_CTLE_NCAP_SELL_2_0_OFFSET)
  #define RTL8291_WB_REG54_LS_DM2_L_6_OFFSET                                                                    (0)
  #define RTL8291_WB_REG54_LS_DM2_L_6_MASK                                                                      (0x1 << RTL8291_WB_REG54_LS_DM2_L_6_OFFSET)

#define RTL8291_WB_REG55_ADDR                                                                                   (0x2D5)
  #define RTL8291_WB_REG55_CTLE_VREF_VOCM_MODEL_OFFSET                                                          (7)
  #define RTL8291_WB_REG55_CTLE_VREF_VOCM_MODEL_MASK                                                            (0x1 << RTL8291_WB_REG55_CTLE_VREF_VOCM_MODEL_OFFSET)
  #define RTL8291_WB_REG55_CTLE_VREF_VOCM_SELL_2_0_OFFSET                                                       (4)
  #define RTL8291_WB_REG55_CTLE_VREF_VOCM_SELL_2_0_MASK                                                         (0x7 << RTL8291_WB_REG55_CTLE_VREF_VOCM_SELL_2_0_OFFSET)
  #define RTL8291_WB_REG55_CTLE_VREF_VS_MODEL_OFFSET                                                            (3)
  #define RTL8291_WB_REG55_CTLE_VREF_VS_MODEL_MASK                                                              (0x1 << RTL8291_WB_REG55_CTLE_VREF_VS_MODEL_OFFSET)
  #define RTL8291_WB_REG55_CTLE_VREF_VS_SELL_2_0_OFFSET                                                         (0)
  #define RTL8291_WB_REG55_CTLE_VREF_VS_SELL_2_0_MASK                                                           (0x7 << RTL8291_WB_REG55_CTLE_VREF_VS_SELL_2_0_OFFSET)

#define RTL8291_WB_REG56_ADDR                                                                                   (0x2D6)
  #define RTL8291_WB_REG56_CML_NCAP_SELL_3_0_OFFSET                                                             (4)
  #define RTL8291_WB_REG56_CML_NCAP_SELL_3_0_MASK                                                               (0xF << RTL8291_WB_REG56_CML_NCAP_SELL_3_0_OFFSET)
  #define RTL8291_WB_REG56_EYEX_LEVEL_ENL_OFFSET                                                                (3)
  #define RTL8291_WB_REG56_EYEX_LEVEL_ENL_MASK                                                                  (0x1 << RTL8291_WB_REG56_EYEX_LEVEL_ENL_OFFSET)
  #define RTL8291_WB_REG56_EYEX_LEVEL_CROSS_DIR_L_OFFSET                                                        (2)
  #define RTL8291_WB_REG56_EYEX_LEVEL_CROSS_DIR_L_MASK                                                          (0x1 << RTL8291_WB_REG56_EYEX_LEVEL_CROSS_DIR_L_OFFSET)
  #define RTL8291_WB_REG56_EYEX_LEVEL_CROSS_CTRL_L_1_0_OFFSET                                                   (0)
  #define RTL8291_WB_REG56_EYEX_LEVEL_CROSS_CTRL_L_1_0_MASK                                                     (0x3 << RTL8291_WB_REG56_EYEX_LEVEL_CROSS_CTRL_L_1_0_OFFSET)

#define RTL8291_WB_REG57_ADDR                                                                                   (0x2D7)
  #define RTL8291_WB_REG57_LS_DM2_L_5_OFFSET                                                                    (7)
  #define RTL8291_WB_REG57_LS_DM2_L_5_MASK                                                                      (0x1 << RTL8291_WB_REG57_LS_DM2_L_5_OFFSET)
  #define RTL8291_WB_REG57_EYEX_LEVEL_PULL_HIGH_ENB_OFFSET                                                      (6)
  #define RTL8291_WB_REG57_EYEX_LEVEL_PULL_HIGH_ENB_MASK                                                        (0x1 << RTL8291_WB_REG57_EYEX_LEVEL_PULL_HIGH_ENB_OFFSET)
  #define RTL8291_WB_REG57_EYEX_LEVEL_PULL_LOW_ENB_OFFSET                                                       (5)
  #define RTL8291_WB_REG57_EYEX_LEVEL_PULL_LOW_ENB_MASK                                                         (0x1 << RTL8291_WB_REG57_EYEX_LEVEL_PULL_LOW_ENB_OFFSET)
  #define RTL8291_WB_REG57_EYEX_ADJ_DIR_L_OFFSET                                                                (4)
  #define RTL8291_WB_REG57_EYEX_ADJ_DIR_L_MASK                                                                  (0x1 << RTL8291_WB_REG57_EYEX_ADJ_DIR_L_OFFSET)
  #define RTL8291_WB_REG57_EYEX_ADJ_CTRL_L_3_0_OFFSET                                                           (0)
  #define RTL8291_WB_REG57_EYEX_ADJ_CTRL_L_3_0_MASK                                                             (0xF << RTL8291_WB_REG57_EYEX_ADJ_CTRL_L_3_0_OFFSET)

#define RTL8291_WB_REG58_ADDR                                                                                   (0x2D8)
  #define RTL8291_WB_REG58_DE_ISI1_ENL_OFFSET                                                                   (7)
  #define RTL8291_WB_REG58_DE_ISI1_ENL_MASK                                                                     (0x1 << RTL8291_WB_REG58_DE_ISI1_ENL_OFFSET)
  #define RTL8291_WB_REG58_DE_ISI1_CAP_CTRL_L_2_0_OFFSET                                                        (4)
  #define RTL8291_WB_REG58_DE_ISI1_CAP_CTRL_L_2_0_MASK                                                          (0x7 << RTL8291_WB_REG58_DE_ISI1_CAP_CTRL_L_2_0_OFFSET)
  #define RTL8291_WB_REG58_DE_ISI2_ENL_OFFSET                                                                   (3)
  #define RTL8291_WB_REG58_DE_ISI2_ENL_MASK                                                                     (0x1 << RTL8291_WB_REG58_DE_ISI2_ENL_OFFSET)
  #define RTL8291_WB_REG58_DE_ISI2_CAP_CTRL_L_2_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG58_DE_ISI2_CAP_CTRL_L_2_0_MASK                                                          (0x7 << RTL8291_WB_REG58_DE_ISI2_CAP_CTRL_L_2_0_OFFSET)

#define RTL8291_WB_REG59_ADDR                                                                                   (0x2D9)
  #define RTL8291_WB_REG59_DE_ISI3_ENL_OFFSET                                                                   (7)
  #define RTL8291_WB_REG59_DE_ISI3_ENL_MASK                                                                     (0x1 << RTL8291_WB_REG59_DE_ISI3_ENL_OFFSET)
  #define RTL8291_WB_REG59_DE_ISI3_CAP_CTRL_L_2_0_OFFSET                                                        (4)
  #define RTL8291_WB_REG59_DE_ISI3_CAP_CTRL_L_2_0_MASK                                                          (0x7 << RTL8291_WB_REG59_DE_ISI3_CAP_CTRL_L_2_0_OFFSET)
  #define RTL8291_WB_REG59_PREDRIVER_DRIVER_VHVL_POWL_OFFSET                                                    (3)
  #define RTL8291_WB_REG59_PREDRIVER_DRIVER_VHVL_POWL_MASK                                                      (0x1 << RTL8291_WB_REG59_PREDRIVER_DRIVER_VHVL_POWL_OFFSET)
  #define RTL8291_WB_REG59_PREDRIVER_DRIVER_VREF_MODEL_OFFSET                                                   (2)
  #define RTL8291_WB_REG59_PREDRIVER_DRIVER_VREF_MODEL_MASK                                                     (0x1 << RTL8291_WB_REG59_PREDRIVER_DRIVER_VREF_MODEL_OFFSET)
  #define RTL8291_WB_REG59_VHVL_GEN_REF_SELL_1_0_OFFSET                                                         (0)
  #define RTL8291_WB_REG59_VHVL_GEN_REF_SELL_1_0_MASK                                                           (0x3 << RTL8291_WB_REG59_VHVL_GEN_REF_SELL_1_0_OFFSET)

#define RTL8291_WB_REG5A_ADDR                                                                                   (0x2DA)
  #define RTL8291_WB_REG5A_VHVL_GEN_VH_REF_SELL_2_0_OFFSET                                                      (5)
  #define RTL8291_WB_REG5A_VHVL_GEN_VH_REF_SELL_2_0_MASK                                                        (0x7 << RTL8291_WB_REG5A_VHVL_GEN_VH_REF_SELL_2_0_OFFSET)
  #define RTL8291_WB_REG5A_VHVL_GEN_VL_REF_SELL_1_0_OFFSET                                                      (3)
  #define RTL8291_WB_REG5A_VHVL_GEN_VL_REF_SELL_1_0_MASK                                                        (0x3 << RTL8291_WB_REG5A_VHVL_GEN_VL_REF_SELL_1_0_OFFSET)
  #define RTL8291_WB_REG5A_VH_DRIVING_STRL_2_0_OFFSET                                                           (0)
  #define RTL8291_WB_REG5A_VH_DRIVING_STRL_2_0_MASK                                                             (0x7 << RTL8291_WB_REG5A_VH_DRIVING_STRL_2_0_OFFSET)

#define RTL8291_WB_REG5B_ADDR                                                                                   (0x2DB)
  #define RTL8291_WB_REG5B_VL_DRIVING_STRL_2_0_OFFSET                                                           (5)
  #define RTL8291_WB_REG5B_VL_DRIVING_STRL_2_0_MASK                                                             (0x7 << RTL8291_WB_REG5B_VL_DRIVING_STRL_2_0_OFFSET)
  #define RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_MODEL_OFFSET                                                   (4)
  #define RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_MODEL_MASK                                                     (0x1 << RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_MODEL_OFFSET)
  #define RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_SELL_OFFSET                                                    (3)
  #define RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_SELL_MASK                                                      (0x1 << RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_SELL_OFFSET)
  #define RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_SETL_2_0_OFFSET                                                (0)
  #define RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_SETL_2_0_MASK                                                  (0x7 << RTL8291_WB_REG5B_PREDRIVER_DRIVER_VOUT_SETL_2_0_OFFSET)

#define RTL8291_WB_REG5C_ADDR                                                                                   (0x2DC)
  #define RTL8291_WB_REG5C_VHVL_DE_PS_POWL_OFFSET                                                               (7)
  #define RTL8291_WB_REG5C_VHVL_DE_PS_POWL_MASK                                                                 (0x1 << RTL8291_WB_REG5C_VHVL_DE_PS_POWL_OFFSET)
  #define RTL8291_WB_REG5C_VHVL_DE_PS_CAP_CTRL_L_1_0_OFFSET                                                     (5)
  #define RTL8291_WB_REG5C_VHVL_DE_PS_CAP_CTRL_L_1_0_MASK                                                       (0x3 << RTL8291_WB_REG5C_VHVL_DE_PS_CAP_CTRL_L_1_0_OFFSET)
  #define RTL8291_WB_REG5C_MOD_DAC_POWL_OFFSET                                                                  (4)
  #define RTL8291_WB_REG5C_MOD_DAC_POWL_MASK                                                                    (0x1 << RTL8291_WB_REG5C_MOD_DAC_POWL_OFFSET)
  #define RTL8291_WB_REG5C_MOD_DAC_CLK_ENL_OFFSET                                                               (3)
  #define RTL8291_WB_REG5C_MOD_DAC_CLK_ENL_MASK                                                                 (0x1 << RTL8291_WB_REG5C_MOD_DAC_CLK_ENL_OFFSET)
  #define RTL8291_WB_REG5C_MOD_DAC_CLK_RESETL_OFFSET                                                            (2)
  #define RTL8291_WB_REG5C_MOD_DAC_CLK_RESETL_MASK                                                              (0x1 << RTL8291_WB_REG5C_MOD_DAC_CLK_RESETL_OFFSET)
  #define RTL8291_WB_REG5C_MOD_DAC_SYNCL_OFFSET                                                                 (1)
  #define RTL8291_WB_REG5C_MOD_DAC_SYNCL_MASK                                                                   (0x1 << RTL8291_WB_REG5C_MOD_DAC_SYNCL_OFFSET)
  #define RTL8291_WB_REG5C_MOD_DAC_SYNC_RSTBL_OFFSET                                                            (0)
  #define RTL8291_WB_REG5C_MOD_DAC_SYNC_RSTBL_MASK                                                              (0x1 << RTL8291_WB_REG5C_MOD_DAC_SYNC_RSTBL_OFFSET)

#define RTL8291_WB_REG5D_ADDR                                                                                   (0x2DD)
  #define RTL8291_WB_REG5D_MOD_DAC_POW_SLEEP_SELL_OFFSET                                                        (7)
  #define RTL8291_WB_REG5D_MOD_DAC_POW_SLEEP_SELL_MASK                                                          (0x1 << RTL8291_WB_REG5D_MOD_DAC_POW_SLEEP_SELL_OFFSET)
  #define RTL8291_WB_REG5D_MOD_DAC_BLEED_ENL_OFFSET                                                             (6)
  #define RTL8291_WB_REG5D_MOD_DAC_BLEED_ENL_MASK                                                               (0x1 << RTL8291_WB_REG5D_MOD_DAC_BLEED_ENL_OFFSET)
  #define RTL8291_WB_REG5D_MOD_DAC_BLEED_CTRLL_1_0_OFFSET                                                       (4)
  #define RTL8291_WB_REG5D_MOD_DAC_BLEED_CTRLL_1_0_MASK                                                         (0x3 << RTL8291_WB_REG5D_MOD_DAC_BLEED_CTRLL_1_0_OFFSET)
  #define RTL8291_WB_REG5D_Reserved_3_0_OFFSET                                                                  (0)
  #define RTL8291_WB_REG5D_Reserved_3_0_MASK                                                                    (0xF << RTL8291_WB_REG5D_Reserved_3_0_OFFSET)

#define RTL8291_WB_REG5E_ADDR                                                                                   (0x2DE)
  #define RTL8291_WB_REG5E_MOD_DAC_P_VBN_CTRLL_OFFSET                                                           (7)
  #define RTL8291_WB_REG5E_MOD_DAC_P_VBN_CTRLL_MASK                                                             (0x1 << RTL8291_WB_REG5E_MOD_DAC_P_VBN_CTRLL_OFFSET)
  #define RTL8291_WB_REG5E_MOD_DAC_N_VBN_CTRLL_OFFSET                                                           (6)
  #define RTL8291_WB_REG5E_MOD_DAC_N_VBN_CTRLL_MASK                                                             (0x1 << RTL8291_WB_REG5E_MOD_DAC_N_VBN_CTRLL_OFFSET)
  #define RTL8291_WB_REG5E_MOD_DAC_VBN2P_L_2_0_OFFSET                                                           (3)
  #define RTL8291_WB_REG5E_MOD_DAC_VBN2P_L_2_0_MASK                                                             (0x7 << RTL8291_WB_REG5E_MOD_DAC_VBN2P_L_2_0_OFFSET)
  #define RTL8291_WB_REG5E_MOD_DAC_VBN2N_L_2_0_OFFSET                                                           (0)
  #define RTL8291_WB_REG5E_MOD_DAC_VBN2N_L_2_0_MASK                                                             (0x7 << RTL8291_WB_REG5E_MOD_DAC_VBN2N_L_2_0_OFFSET)

#define RTL8291_WB_REG5F_ADDR                                                                                   (0x2DF)
  #define RTL8291_WB_REG5F_MOD_DAC_VBN1P_L_2_0_OFFSET                                                           (5)
  #define RTL8291_WB_REG5F_MOD_DAC_VBN1P_L_2_0_MASK                                                             (0x7 << RTL8291_WB_REG5F_MOD_DAC_VBN1P_L_2_0_OFFSET)
  #define RTL8291_WB_REG5F_MOD_DAC_VBN1N_L_2_0_OFFSET                                                           (2)
  #define RTL8291_WB_REG5F_MOD_DAC_VBN1N_L_2_0_MASK                                                             (0x7 << RTL8291_WB_REG5F_MOD_DAC_VBN1N_L_2_0_OFFSET)
  #define RTL8291_WB_REG5F_RT_POWL_OFFSET                                                                       (1)
  #define RTL8291_WB_REG5F_RT_POWL_MASK                                                                         (0x1 << RTL8291_WB_REG5F_RT_POWL_OFFSET)
  #define RTL8291_WB_REG5F_LS_DM2_L_4_OFFSET                                                                    (0)
  #define RTL8291_WB_REG5F_LS_DM2_L_4_MASK                                                                      (0x1 << RTL8291_WB_REG5F_LS_DM2_L_4_OFFSET)

#define RTL8291_WB_REG60_ADDR                                                                                   (0x2E0)
  #define RTL8291_WB_REG60_BIAS_DAC_POWL_OFFSET                                                                 (7)
  #define RTL8291_WB_REG60_BIAS_DAC_POWL_MASK                                                                   (0x1 << RTL8291_WB_REG60_BIAS_DAC_POWL_OFFSET)
  #define RTL8291_WB_REG60_BIAS_DAC_CLK_ENL_OFFSET                                                              (6)
  #define RTL8291_WB_REG60_BIAS_DAC_CLK_ENL_MASK                                                                (0x1 << RTL8291_WB_REG60_BIAS_DAC_CLK_ENL_OFFSET)
  #define RTL8291_WB_REG60_BIAS_DAC_CLK_RESETL_OFFSET                                                           (5)
  #define RTL8291_WB_REG60_BIAS_DAC_CLK_RESETL_MASK                                                             (0x1 << RTL8291_WB_REG60_BIAS_DAC_CLK_RESETL_OFFSET)
  #define RTL8291_WB_REG60_BIAS_DAC_SYNCL_OFFSET                                                                (4)
  #define RTL8291_WB_REG60_BIAS_DAC_SYNCL_MASK                                                                  (0x1 << RTL8291_WB_REG60_BIAS_DAC_SYNCL_OFFSET)
  #define RTL8291_WB_REG60_BIAS_DAC_SYNC_RSTBL_OFFSET                                                           (3)
  #define RTL8291_WB_REG60_BIAS_DAC_SYNC_RSTBL_MASK                                                             (0x1 << RTL8291_WB_REG60_BIAS_DAC_SYNC_RSTBL_OFFSET)
  #define RTL8291_WB_REG60_BIAS_DAC_BEN_SW_CTRLL_OFFSET                                                         (2)
  #define RTL8291_WB_REG60_BIAS_DAC_BEN_SW_CTRLL_MASK                                                           (0x1 << RTL8291_WB_REG60_BIAS_DAC_BEN_SW_CTRLL_OFFSET)
  #define RTL8291_WB_REG60_BIAS_DAC_BEN_SF_CTRLL_1_0_OFFSET                                                     (0)
  #define RTL8291_WB_REG60_BIAS_DAC_BEN_SF_CTRLL_1_0_MASK                                                       (0x3 << RTL8291_WB_REG60_BIAS_DAC_BEN_SF_CTRLL_1_0_OFFSET)

#define RTL8291_WB_REG61_ADDR                                                                                   (0x2E1)
  #define RTL8291_WB_REG61_RT_FRONT_CTRLL_3_0_OFFSET                                                            (4)
  #define RTL8291_WB_REG61_RT_FRONT_CTRLL_3_0_MASK                                                              (0xF << RTL8291_WB_REG61_RT_FRONT_CTRLL_3_0_OFFSET)
  #define RTL8291_WB_REG61_RT_BACK_CTRLL_3_0_OFFSET                                                             (0)
  #define RTL8291_WB_REG61_RT_BACK_CTRLL_3_0_MASK                                                               (0xF << RTL8291_WB_REG61_RT_BACK_CTRLL_3_0_OFFSET)

#define RTL8291_WB_REG62_ADDR                                                                                   (0x2E2)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_POWL_OFFSET                                                       (7)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_POWL_MASK                                                         (0x1 << RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_POWL_OFFSET)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_AMP_VG_SEL_MODEL_OFFSET                                           (6)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_AMP_VG_SEL_MODEL_MASK                                             (0x1 << RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_AMP_VG_SEL_MODEL_OFFSET)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_VG_DRIVING_STRL_2_0_OFFSET                                        (3)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_VG_DRIVING_STRL_2_0_MASK                                          (0x7 << RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_VG_DRIVING_STRL_2_0_OFFSET)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_LEVELL_2_0_OFFSET                                                 (0)
  #define RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_LEVELL_2_0_MASK                                                   (0x7 << RTL8291_WB_REG62_TX_EYEADJ_EMPHASIS_LEVELL_2_0_OFFSET)

#define RTL8291_WB_REG63_ADDR                                                                                   (0x2E3)
  #define RTL8291_WB_REG63_TX_EYEADJ_EMPHASIS_AMP_VG_SELL_3_0_OFFSET                                            (4)
  #define RTL8291_WB_REG63_TX_EYEADJ_EMPHASIS_AMP_VG_SELL_3_0_MASK                                              (0xF << RTL8291_WB_REG63_TX_EYEADJ_EMPHASIS_AMP_VG_SELL_3_0_OFFSET)
  #define RTL8291_WB_REG63_TX_EYEADJ_DATA_DELAY_ENL_OFFSET                                                      (3)
  #define RTL8291_WB_REG63_TX_EYEADJ_DATA_DELAY_ENL_MASK                                                        (0x1 << RTL8291_WB_REG63_TX_EYEADJ_DATA_DELAY_ENL_OFFSET)
  #define RTL8291_WB_REG63_LS_DM2_L_2_OFFSET                                                                    (2)
  #define RTL8291_WB_REG63_LS_DM2_L_2_MASK                                                                      (0x1 << RTL8291_WB_REG63_LS_DM2_L_2_OFFSET)
  #define RTL8291_WB_REG63_LS_DM2_L_1_OFFSET                                                                    (1)
  #define RTL8291_WB_REG63_LS_DM2_L_1_MASK                                                                      (0x1 << RTL8291_WB_REG63_LS_DM2_L_1_OFFSET)
  #define RTL8291_WB_REG63_LS_DM2_L_0_OFFSET                                                                    (0)
  #define RTL8291_WB_REG63_LS_DM2_L_0_MASK                                                                      (0x1 << RTL8291_WB_REG63_LS_DM2_L_0_OFFSET)

#define RTL8291_WB_REG64_ADDR                                                                                   (0x2E4)
  #define RTL8291_WB_REG64_TX_EYEADJ_DATA_DELAY_CTRLL_7_0_OFFSET                                                (0)
  #define RTL8291_WB_REG64_TX_EYEADJ_DATA_DELAY_CTRLL_7_0_MASK                                                  (0xFF << RTL8291_WB_REG64_TX_EYEADJ_DATA_DELAY_CTRLL_7_0_OFFSET)
  #define RTL8291_WB_REG64_TX_EYEADJ_DELAY_RISING_3_0_OFFSET                                                    (4)
  #define RTL8291_WB_REG64_TX_EYEADJ_DELAY_RISING_3_0_MASK                                                      (0xF << RTL8291_WB_REG64_TX_EYEADJ_DELAY_RISING_3_0_OFFSET)
  #define RTL8291_WB_REG64_TX_EYEADJ_DELAY_FALLING_3_0_OFFSET                                                   (0)
  #define RTL8291_WB_REG64_TX_EYEADJ_DELAY_FALLING_3_0_MASK                                                     (0xF << RTL8291_WB_REG64_TX_EYEADJ_DELAY_FALLING_3_0_OFFSET)

#define RTL8291_WB_REG65_ADDR                                                                                   (0x2E5)
  #define RTL8291_WB_REG65_TX_VDD_FD_POWL_OFFSET                                                                (7)
  #define RTL8291_WB_REG65_TX_VDD_FD_POWL_MASK                                                                  (0x1 << RTL8291_WB_REG65_TX_VDD_FD_POWL_OFFSET)
  #define RTL8291_WB_REG65_ENL_TX_VDD_HIGH_FD_OFFSET                                                            (6)
  #define RTL8291_WB_REG65_ENL_TX_VDD_HIGH_FD_MASK                                                              (0x1 << RTL8291_WB_REG65_ENL_TX_VDD_HIGH_FD_OFFSET)
  #define RTL8291_WB_REG65_ENL_TX_VDD_LOW_FD_OFFSET                                                             (5)
  #define RTL8291_WB_REG65_ENL_TX_VDD_LOW_FD_MASK                                                               (0x1 << RTL8291_WB_REG65_ENL_TX_VDD_LOW_FD_OFFSET)
  #define RTL8291_WB_REG65_TX_LASERPN_FD_POWL_OFFSET                                                            (4)
  #define RTL8291_WB_REG65_TX_LASERPN_FD_POWL_MASK                                                              (0x1 << RTL8291_WB_REG65_TX_LASERPN_FD_POWL_OFFSET)
  #define RTL8291_WB_REG65_TX_LASERPN_FD_ENL_OFFSET                                                             (3)
  #define RTL8291_WB_REG65_TX_LASERPN_FD_ENL_MASK                                                               (0x1 << RTL8291_WB_REG65_TX_LASERPN_FD_ENL_OFFSET)
  #define RTL8291_WB_REG65_ENL_LASERPN_ROGUE_ONU_OFFSET                                                         (2)
  #define RTL8291_WB_REG65_ENL_LASERPN_ROGUE_ONU_MASK                                                           (0x1 << RTL8291_WB_REG65_ENL_LASERPN_ROGUE_ONU_OFFSET)
  #define RTL8291_WB_REG65_ENL_LASERPN_VLOW_DETECT_OFFSET                                                       (1)
  #define RTL8291_WB_REG65_ENL_LASERPN_VLOW_DETECT_MASK                                                         (0x1 << RTL8291_WB_REG65_ENL_LASERPN_VLOW_DETECT_OFFSET)
  #define RTL8291_WB_REG65_LS_DM2_L_3_OFFSET                                                                    (0)
  #define RTL8291_WB_REG65_LS_DM2_L_3_MASK                                                                      (0x1 << RTL8291_WB_REG65_LS_DM2_L_3_OFFSET)

#define RTL8291_WB_REG66_ADDR                                                                                   (0x2E6)
  #define RTL8291_WB_REG66_TX_BIASP_FD_POWL_OFFSET                                                              (7)
  #define RTL8291_WB_REG66_TX_BIASP_FD_POWL_MASK                                                                (0x1 << RTL8291_WB_REG66_TX_BIASP_FD_POWL_OFFSET)
  #define RTL8291_WB_REG66_TX_BIASP_FD_ENL_OFFSET                                                               (6)
  #define RTL8291_WB_REG66_TX_BIASP_FD_ENL_MASK                                                                 (0x1 << RTL8291_WB_REG66_TX_BIASP_FD_ENL_OFFSET)
  #define RTL8291_WB_REG66_ENL_BIASP_ROGUE_ONU_OFFSET                                                           (5)
  #define RTL8291_WB_REG66_ENL_BIASP_ROGUE_ONU_MASK                                                             (0x1 << RTL8291_WB_REG66_ENL_BIASP_ROGUE_ONU_OFFSET)
  #define RTL8291_WB_REG66_ENL_BIASP_VLOW_DETECT_OFFSET                                                         (4)
  #define RTL8291_WB_REG66_ENL_BIASP_VLOW_DETECT_MASK                                                           (0x1 << RTL8291_WB_REG66_ENL_BIASP_VLOW_DETECT_OFFSET)
  #define RTL8291_WB_REG66_TXSD_VTH_SELL_2_0_OFFSET                                                             (1)
  #define RTL8291_WB_REG66_TXSD_VTH_SELL_2_0_MASK                                                               (0x7 << RTL8291_WB_REG66_TXSD_VTH_SELL_2_0_OFFSET)
  #define RTL8291_WB_REG66_TXSD_VMODE_SELL_OFFSET                                                               (0)
  #define RTL8291_WB_REG66_TXSD_VMODE_SELL_MASK                                                                 (0x1 << RTL8291_WB_REG66_TXSD_VMODE_SELL_OFFSET)

#define RTL8291_WB_REG67_ADDR                                                                                   (0x2E7)
  #define RTL8291_WB_REG67_APC_DATA_ENL_OFFSET                                                                  (7)
  #define RTL8291_WB_REG67_APC_DATA_ENL_MASK                                                                    (0x1 << RTL8291_WB_REG67_APC_DATA_ENL_OFFSET)
  #define RTL8291_WB_REG67_APC_DATA_OFF_SWAP_OFFSET                                                             (6)
  #define RTL8291_WB_REG67_APC_DATA_OFF_SWAP_MASK                                                               (0x1 << RTL8291_WB_REG67_APC_DATA_OFF_SWAP_OFFSET)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_ENL_OFFSET                                                            (5)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_ENL_MASK                                                              (0x1 << RTL8291_WB_REG67_APC_EYEX_LEVEL_ENL_OFFSET)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_CROSS_DIR_L_OFFSET                                                    (4)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_CROSS_DIR_L_MASK                                                      (0x1 << RTL8291_WB_REG67_APC_EYEX_LEVEL_CROSS_DIR_L_OFFSET)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_CROSS_CTRL_L_1_0_OFFSET                                               (2)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_CROSS_CTRL_L_1_0_MASK                                                 (0x3 << RTL8291_WB_REG67_APC_EYEX_LEVEL_CROSS_CTRL_L_1_0_OFFSET)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_PULL_HIGH_ENB_OFFSET                                                  (1)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_PULL_HIGH_ENB_MASK                                                    (0x1 << RTL8291_WB_REG67_APC_EYEX_LEVEL_PULL_HIGH_ENB_OFFSET)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_PULL_LOW_ENB_OFFSET                                                   (0)
  #define RTL8291_WB_REG67_APC_EYEX_LEVEL_PULL_LOW_ENB_MASK                                                     (0x1 << RTL8291_WB_REG67_APC_EYEX_LEVEL_PULL_LOW_ENB_OFFSET)

#define RTL8291_WB_REG68_ADDR                                                                                   (0x2E8)
  #define RTL8291_WB_REG68_LS_DM_L_7_5_OFFSET                                                                   (5)
  #define RTL8291_WB_REG68_LS_DM_L_7_5_MASK                                                                     (0x7 << RTL8291_WB_REG68_LS_DM_L_7_5_OFFSET)
  #define RTL8291_WB_REG68_LS_DM_L_4_OFFSET                                                                     (4)
  #define RTL8291_WB_REG68_LS_DM_L_4_MASK                                                                       (0x1 << RTL8291_WB_REG68_LS_DM_L_4_OFFSET)
  #define RTL8291_WB_REG68_LS_DM_L_3_0_OFFSET                                                                   (0)
  #define RTL8291_WB_REG68_LS_DM_L_3_0_MASK                                                                     (0xF << RTL8291_WB_REG68_LS_DM_L_3_0_OFFSET)

#define RTL8291_WB_REG69_ADDR                                                                                   (0x2E9)
  #define RTL8291_WB_REG69_TX_EYEADJ_DATA_DELAY_SELL_OFFSET                                                     (7)
  #define RTL8291_WB_REG69_TX_EYEADJ_DATA_DELAY_SELL_MASK                                                       (0x1 << RTL8291_WB_REG69_TX_EYEADJ_DATA_DELAY_SELL_OFFSET)
  #define RTL8291_WB_REG69_LS_DM3_L_6_0_OFFSET                                                                  (0)
  #define RTL8291_WB_REG69_LS_DM3_L_6_0_MASK                                                                    (0x7F << RTL8291_WB_REG69_LS_DM3_L_6_0_OFFSET)

#define RTL8291_WB_REG6A_ADDR                                                                                   (0x2EA)
  #define RTL8291_WB_REG6A_REG_APCDIG_ANALOG_POW_OFFSET                                                         (7)
  #define RTL8291_WB_REG6A_REG_APCDIG_ANALOG_POW_MASK                                                           (0x1 << RTL8291_WB_REG6A_REG_APCDIG_ANALOG_POW_OFFSET)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_CORE_COMMON_POW_OFFSET                                                (6)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_CORE_COMMON_POW_MASK                                                  (0x1 << RTL8291_WB_REG6A_REG_APCDIG_APC_CORE_COMMON_POW_OFFSET)
  #define RTL8291_WB_REG6A_REG_APCDIG_MPD_TIA_POW_OFFSET                                                        (5)
  #define RTL8291_WB_REG6A_REG_APCDIG_MPD_TIA_POW_MASK                                                          (0x1 << RTL8291_WB_REG6A_REG_APCDIG_MPD_TIA_POW_OFFSET)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_INT_POW_OFFSET                                                        (4)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_INT_POW_MASK                                                          (0x1 << RTL8291_WB_REG6A_REG_APCDIG_APC_INT_POW_OFFSET)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_PREAMP_POW_OFFSET                                                     (3)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_PREAMP_POW_MASK                                                       (0x1 << RTL8291_WB_REG6A_REG_APCDIG_APC_PREAMP_POW_OFFSET)
  #define RTL8291_WB_REG6A_REG_APCDIG_PREAMP_VCM_BUF_POW_OFFSET                                                 (2)
  #define RTL8291_WB_REG6A_REG_APCDIG_PREAMP_VCM_BUF_POW_MASK                                                   (0x1 << RTL8291_WB_REG6A_REG_APCDIG_PREAMP_VCM_BUF_POW_OFFSET)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_DCVS_POW_OFFSET                                                       (1)
  #define RTL8291_WB_REG6A_REG_APCDIG_APC_DCVS_POW_MASK                                                         (0x1 << RTL8291_WB_REG6A_REG_APCDIG_APC_DCVS_POW_OFFSET)
  #define RTL8291_WB_REG6A_RED_APCDIG_REF_GEN_EN_OFFSET                                                         (0)
  #define RTL8291_WB_REG6A_RED_APCDIG_REF_GEN_EN_MASK                                                           (0x1 << RTL8291_WB_REG6A_RED_APCDIG_REF_GEN_EN_OFFSET)

#define RTL8291_WB_REG6B_ADDR                                                                                   (0x2EB)
  #define RTL8291_WB_REG6B_REG_APCDIG_REF_TIA_POW_OFFSET                                                        (7)
  #define RTL8291_WB_REG6B_REG_APCDIG_REF_TIA_POW_MASK                                                          (0x1 << RTL8291_WB_REG6B_REG_APCDIG_REF_TIA_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_PGA_POW_OFFSET                                                            (6)
  #define RTL8291_WB_REG6B_REG_APCDIG_PGA_POW_MASK                                                              (0x1 << RTL8291_WB_REG6B_REG_APCDIG_PGA_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_LPF_POW_OFFSET                                                            (5)
  #define RTL8291_WB_REG6B_REG_APCDIG_LPF_POW_MASK                                                              (0x1 << RTL8291_WB_REG6B_REG_APCDIG_LPF_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_REC_POW_OFFSET                                                            (4)
  #define RTL8291_WB_REG6B_REG_APCDIG_REC_POW_MASK                                                              (0x1 << RTL8291_WB_REG6B_REG_APCDIG_REC_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_ERC_PREAMP_POW_OFFSET                                                     (3)
  #define RTL8291_WB_REG6B_REG_APCDIG_ERC_PREAMP_POW_MASK                                                       (0x1 << RTL8291_WB_REG6B_REG_APCDIG_ERC_PREAMP_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_ERC_INT_POW_OFFSET                                                        (2)
  #define RTL8291_WB_REG6B_REG_APCDIG_ERC_INT_POW_MASK                                                          (0x1 << RTL8291_WB_REG6B_REG_APCDIG_ERC_INT_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_ERC_DCVS_POW_OFFSET                                                       (1)
  #define RTL8291_WB_REG6B_REG_APCDIG_ERC_DCVS_POW_MASK                                                         (0x1 << RTL8291_WB_REG6B_REG_APCDIG_ERC_DCVS_POW_OFFSET)
  #define RTL8291_WB_REG6B_REG_APCDIG_SYSTEM_CLK_DISABLE_OFFSET                                                 (0)
  #define RTL8291_WB_REG6B_REG_APCDIG_SYSTEM_CLK_DISABLE_MASK                                                   (0x1 << RTL8291_WB_REG6B_REG_APCDIG_SYSTEM_CLK_DISABLE_OFFSET)

#define RTL8291_WB_REG6C_ADDR                                                                                   (0x2EC)
  #define RTL8291_WB_REG6C_REG_APCDIG_TIA_GAIN_2_0_OFFSET                                                       (5)
  #define RTL8291_WB_REG6C_REG_APCDIG_TIA_GAIN_2_0_MASK                                                         (0x7 << RTL8291_WB_REG6C_REG_APCDIG_TIA_GAIN_2_0_OFFSET)
  #define RTL8291_WB_REG6C_REG_APCDIG_PGA_GAIN_2_0_OFFSET                                                       (2)
  #define RTL8291_WB_REG6C_REG_APCDIG_PGA_GAIN_2_0_MASK                                                         (0x7 << RTL8291_WB_REG6C_REG_APCDIG_PGA_GAIN_2_0_OFFSET)
  #define RTL8291_WB_REG6C_REG_APCDIG_LPF_BW_1_0_OFFSET                                                         (0)
  #define RTL8291_WB_REG6C_REG_APCDIG_LPF_BW_1_0_MASK                                                           (0x3 << RTL8291_WB_REG6C_REG_APCDIG_LPF_BW_1_0_OFFSET)

#define RTL8291_WB_REG6D_ADDR                                                                                   (0x2ED)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_MAN_OFFSET                                                       (7)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_MAN_MASK                                                         (0x1 << RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_MAN_OFFSET)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_I25U_2_0_OFFSET                                                  (4)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_I25U_2_0_MASK                                                    (0x7 << RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_I25U_2_0_OFFSET)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_I125U_2_0_OFFSET                                                 (1)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_I125U_2_0_MASK                                                   (0x7 << RTL8291_WB_REG6D_REG_APCDIG_TIA_COMP_I125U_2_0_OFFSET)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_BIAS_HALF_OFFSET                                                      (0)
  #define RTL8291_WB_REG6D_REG_APCDIG_TIA_BIAS_HALF_MASK                                                        (0x1 << RTL8291_WB_REG6D_REG_APCDIG_TIA_BIAS_HALF_OFFSET)

#define RTL8291_WB_REG6E_ADDR                                                                                   (0x2EE)
  #define RTL8291_WB_REG6E_REG_APCDIG_TIA_COMP_C_2_0_OFFSET                                                     (5)
  #define RTL8291_WB_REG6E_REG_APCDIG_TIA_COMP_C_2_0_MASK                                                       (0x7 << RTL8291_WB_REG6E_REG_APCDIG_TIA_COMP_C_2_0_OFFSET)
  #define RTL8291_WB_REG6E_REG_APCDIG_TIA_COM_R_1_0_OFFSET                                                      (3)
  #define RTL8291_WB_REG6E_REG_APCDIG_TIA_COM_R_1_0_MASK                                                        (0x3 << RTL8291_WB_REG6E_REG_APCDIG_TIA_COM_R_1_0_OFFSET)
  #define RTL8291_WB_REG6E_REG_APCDIG_PGA_OP_BIAS_SEL_1_0_OFFSET                                                (1)
  #define RTL8291_WB_REG6E_REG_APCDIG_PGA_OP_BIAS_SEL_1_0_MASK                                                  (0x3 << RTL8291_WB_REG6E_REG_APCDIG_PGA_OP_BIAS_SEL_1_0_OFFSET)
  #define RTL8291_WB_REG6E_REG_APCDIG_PGA_BIAS_HALF_OFFSET                                                      (0)
  #define RTL8291_WB_REG6E_REG_APCDIG_PGA_BIAS_HALF_MASK                                                        (0x1 << RTL8291_WB_REG6E_REG_APCDIG_PGA_BIAS_HALF_OFFSET)

#define RTL8291_WB_REG6F_ADDR                                                                                   (0x2EF)
  #define RTL8291_WB_REG6F_REG_APCDIG_LPF_BW_FINE_1_0_OFFSET                                                    (6)
  #define RTL8291_WB_REG6F_REG_APCDIG_LPF_BW_FINE_1_0_MASK                                                      (0x3 << RTL8291_WB_REG6F_REG_APCDIG_LPF_BW_FINE_1_0_OFFSET)
  #define RTL8291_WB_REG6F_REG_APCDIG_LPF_OP_BIAS_SEL_1_0_OFFSET                                                (4)
  #define RTL8291_WB_REG6F_REG_APCDIG_LPF_OP_BIAS_SEL_1_0_MASK                                                  (0x3 << RTL8291_WB_REG6F_REG_APCDIG_LPF_OP_BIAS_SEL_1_0_OFFSET)
  #define RTL8291_WB_REG6F_REG_APCDIG_LPF_BIAS_HALF_OFFSET                                                      (3)
  #define RTL8291_WB_REG6F_REG_APCDIG_LPF_BIAS_HALF_MASK                                                        (0x1 << RTL8291_WB_REG6F_REG_APCDIG_LPF_BIAS_HALF_OFFSET)
  #define RTL8291_WB_REG6F_REG_APCDIG_APC_INT_OP_BIAS_SEL_1_0_OFFSET                                            (1)
  #define RTL8291_WB_REG6F_REG_APCDIG_APC_INT_OP_BIAS_SEL_1_0_MASK                                              (0x3 << RTL8291_WB_REG6F_REG_APCDIG_APC_INT_OP_BIAS_SEL_1_0_OFFSET)
  #define RTL8291_WB_REG6F_REG_APCDIG_DYNAMIC_MANUAL_OFFSET                                                     (0)
  #define RTL8291_WB_REG6F_REG_APCDIG_DYNAMIC_MANUAL_MASK                                                       (0x1 << RTL8291_WB_REG6F_REG_APCDIG_DYNAMIC_MANUAL_OFFSET)

#define RTL8291_WB_REG70_ADDR                                                                                   (0x2F0)
  #define RTL8291_WB_REG70_REG_APCDIG_OMA_POW_OFFSET                                                            (7)
  #define RTL8291_WB_REG70_REG_APCDIG_OMA_POW_MASK                                                              (0x1 << RTL8291_WB_REG70_REG_APCDIG_OMA_POW_OFFSET)
  #define RTL8291_WB_REG70_REG_APCDIG_OMA_MPD_MODE_OFFSET                                                       (6)
  #define RTL8291_WB_REG70_REG_APCDIG_OMA_MPD_MODE_MASK                                                         (0x1 << RTL8291_WB_REG70_REG_APCDIG_OMA_MPD_MODE_OFFSET)
  #define RTL8291_WB_REG70_REG_APCDIG_OMA_SET_5_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG70_REG_APCDIG_OMA_SET_5_0_MASK                                                          (0x3F << RTL8291_WB_REG70_REG_APCDIG_OMA_SET_5_0_OFFSET)

#define RTL8291_WB_REG71_ADDR                                                                                   (0x2F1)
  #define RTL8291_WB_REG71_REG_APCDIG_IAVG_DAC_7_0_OFFSET                                                       (0)
  #define RTL8291_WB_REG71_REG_APCDIG_IAVG_DAC_7_0_MASK                                                         (0xFF << RTL8291_WB_REG71_REG_APCDIG_IAVG_DAC_7_0_OFFSET)

#define RTL8291_WB_REG72_ADDR                                                                                   (0x2F2)
  #define RTL8291_WB_REG72_REG_APCDIG_OMA_MPD_AC_EN_OFFSET                                                      (7)
  #define RTL8291_WB_REG72_REG_APCDIG_OMA_MPD_AC_EN_MASK                                                        (0x1 << RTL8291_WB_REG72_REG_APCDIG_OMA_MPD_AC_EN_OFFSET)
  #define RTL8291_WB_REG72_REG_APCDIG_ERC_COUNT_RST_WIDTH_1_0_OFFSET                                            (5)
  #define RTL8291_WB_REG72_REG_APCDIG_ERC_COUNT_RST_WIDTH_1_0_MASK                                              (0x3 << RTL8291_WB_REG72_REG_APCDIG_ERC_COUNT_RST_WIDTH_1_0_OFFSET)
  #define RTL8291_WB_REG72_REG_APCDIG_REF_CMPD_2_0_OFFSET                                                       (2)
  #define RTL8291_WB_REG72_REG_APCDIG_REF_CMPD_2_0_MASK                                                         (0x7 << RTL8291_WB_REG72_REG_APCDIG_REF_CMPD_2_0_OFFSET)
  #define RTL8291_WB_REG72_REG_APCDIG_ERC_CAL_DIR_OFFSET                                                        (1)
  #define RTL8291_WB_REG72_REG_APCDIG_ERC_CAL_DIR_MASK                                                          (0x1 << RTL8291_WB_REG72_REG_APCDIG_ERC_CAL_DIR_OFFSET)
  #define RTL8291_WB_REG72_REG_APCDIG_BACKUP_4_OFFSET                                                           (0)
  #define RTL8291_WB_REG72_REG_APCDIG_BACKUP_4_MASK                                                             (0x1 << RTL8291_WB_REG72_REG_APCDIG_BACKUP_4_OFFSET)

#define RTL8291_WB_REG73_ADDR                                                                                   (0x2F3)
  #define RTL8291_WB_REG73_REG_APCDIG_DMY1_1_OFFSET                                                             (7)
  #define RTL8291_WB_REG73_REG_APCDIG_DMY1_1_MASK                                                               (0x1 << RTL8291_WB_REG73_REG_APCDIG_DMY1_1_OFFSET)
  #define RTL8291_WB_REG73_REG_APCDIG_BIAS_INI_10_4_OFFSET                                                      (0)
  #define RTL8291_WB_REG73_REG_APCDIG_BIAS_INI_10_4_MASK                                                        (0x7F << RTL8291_WB_REG73_REG_APCDIG_BIAS_INI_10_4_OFFSET)

#define RTL8291_WB_REG74_ADDR                                                                                   (0x2F4)
  #define RTL8291_WB_REG74_REG_APCDIG_DMY1_0_OFFSET                                                             (7)
  #define RTL8291_WB_REG74_REG_APCDIG_DMY1_0_MASK                                                               (0x1 << RTL8291_WB_REG74_REG_APCDIG_DMY1_0_OFFSET)
  #define RTL8291_WB_REG74_REG_APCDIG_MOD_INI_10_4_OFFSET                                                       (0)
  #define RTL8291_WB_REG74_REG_APCDIG_MOD_INI_10_4_MASK                                                         (0x7F << RTL8291_WB_REG74_REG_APCDIG_MOD_INI_10_4_OFFSET)

#define RTL8291_WB_REG75_ADDR                                                                                   (0x2F5)
  #define RTL8291_WB_REG75_REG_APCDIG_BIAS_INI_3_0_OFFSET                                                       (4)
  #define RTL8291_WB_REG75_REG_APCDIG_BIAS_INI_3_0_MASK                                                         (0xF << RTL8291_WB_REG75_REG_APCDIG_BIAS_INI_3_0_OFFSET)
  #define RTL8291_WB_REG75_REG_APCDIG_MOD_INI_3_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG75_REG_APCDIG_MOD_INI_3_0_MASK                                                          (0xF << RTL8291_WB_REG75_REG_APCDIG_MOD_INI_3_0_OFFSET)

#define RTL8291_WB_REG76_ADDR                                                                                   (0x2F6)
  #define RTL8291_WB_REG76_REG_APCDIG_CODE_LOADIN_OFFSET                                                        (7)
  #define RTL8291_WB_REG76_REG_APCDIG_CODE_LOADIN_MASK                                                          (0x1 << RTL8291_WB_REG76_REG_APCDIG_CODE_LOADIN_OFFSET)
  #define RTL8291_WB_REG76_REG_APCDIG_LOOPMODE_2_0_OFFSET                                                       (4)
  #define RTL8291_WB_REG76_REG_APCDIG_LOOPMODE_2_0_MASK                                                         (0x7 << RTL8291_WB_REG76_REG_APCDIG_LOOPMODE_2_0_OFFSET)
  #define RTL8291_WB_REG76_REG_APCDIG_LM3_FSM_MOD_OFFSET                                                        (3)
  #define RTL8291_WB_REG76_REG_APCDIG_LM3_FSM_MOD_MASK                                                          (0x1 << RTL8291_WB_REG76_REG_APCDIG_LM3_FSM_MOD_OFFSET)
  #define RTL8291_WB_REG76_REG_APCDIG_LM3_IMADJ_1_0_OFFSET                                                      (1)
  #define RTL8291_WB_REG76_REG_APCDIG_LM3_IMADJ_1_0_MASK                                                        (0x3 << RTL8291_WB_REG76_REG_APCDIG_LM3_IMADJ_1_0_OFFSET)
  #define RTL8291_WB_REG76_REG_APCDIG_DMY1_3_OFFSET                                                             (0)
  #define RTL8291_WB_REG76_REG_APCDIG_DMY1_3_MASK                                                               (0x1 << RTL8291_WB_REG76_REG_APCDIG_DMY1_3_OFFSET)

#define RTL8291_WB_REG77_ADDR                                                                                   (0x2F7)
  #define RTL8291_WB_REG77_REG_APCDIG_APC_TIMER_1_0_OFFSET                                                      (6)
  #define RTL8291_WB_REG77_REG_APCDIG_APC_TIMER_1_0_MASK                                                        (0x3 << RTL8291_WB_REG77_REG_APCDIG_APC_TIMER_1_0_OFFSET)
  #define RTL8291_WB_REG77_REG_APCDIG_ERC_TIMER_1_0_OFFSET                                                      (4)
  #define RTL8291_WB_REG77_REG_APCDIG_ERC_TIMER_1_0_MASK                                                        (0x3 << RTL8291_WB_REG77_REG_APCDIG_ERC_TIMER_1_0_OFFSET)
  #define RTL8291_WB_REG77_REG_APCDIG_APC_LOOPGAIN_2_0_OFFSET                                                   (1)
  #define RTL8291_WB_REG77_REG_APCDIG_APC_LOOPGAIN_2_0_MASK                                                     (0x7 << RTL8291_WB_REG77_REG_APCDIG_APC_LOOPGAIN_2_0_OFFSET)
  #define RTL8291_WB_REG77_REG_APCDIG_DMY1_2_OFFSET                                                             (0)
  #define RTL8291_WB_REG77_REG_APCDIG_DMY1_2_MASK                                                               (0x1 << RTL8291_WB_REG77_REG_APCDIG_DMY1_2_OFFSET)

#define RTL8291_WB_REG78_ADDR                                                                                   (0x2F8)
  #define RTL8291_WB_REG78_REG_APCDIG_ERC_LOOPGAIN_2_0_OFFSET                                                   (5)
  #define RTL8291_WB_REG78_REG_APCDIG_ERC_LOOPGAIN_2_0_MASK                                                     (0x7 << RTL8291_WB_REG78_REG_APCDIG_ERC_LOOPGAIN_2_0_OFFSET)
  #define RTL8291_WB_REG78_REG_APCDIG_TX_LASER_ON_DELAY_TIME_2_0_OFFSET                                         (2)
  #define RTL8291_WB_REG78_REG_APCDIG_TX_LASER_ON_DELAY_TIME_2_0_MASK                                           (0x7 << RTL8291_WB_REG78_REG_APCDIG_TX_LASER_ON_DELAY_TIME_2_0_OFFSET)
  #define RTL8291_WB_REG78_REG_APCDIG_TX_LASER_OFF_DELAY_TIME_1_0_OFFSET                                        (0)
  #define RTL8291_WB_REG78_REG_APCDIG_TX_LASER_OFF_DELAY_TIME_1_0_MASK                                          (0x3 << RTL8291_WB_REG78_REG_APCDIG_TX_LASER_OFF_DELAY_TIME_1_0_OFFSET)

#define RTL8291_WB_REG79_ADDR                                                                                   (0x2F9)
  #define RTL8291_WB_REG79_REG_APCDIG_SETTLE_COUNT_1_0_OFFSET                                                   (6)
  #define RTL8291_WB_REG79_REG_APCDIG_SETTLE_COUNT_1_0_MASK                                                     (0x3 << RTL8291_WB_REG79_REG_APCDIG_SETTLE_COUNT_1_0_OFFSET)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_MODE_OFFSET                                                          (5)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_MODE_MASK                                                            (0x1 << RTL8291_WB_REG79_REG_APCDIG_TXSD_MODE_OFFSET)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_HIGH_LOOPGAIN_OFFSET                                                 (4)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_HIGH_LOOPGAIN_MASK                                                   (0x1 << RTL8291_WB_REG79_REG_APCDIG_TXSD_HIGH_LOOPGAIN_OFFSET)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_LOW_LOOPGAIN_OFFSET                                                  (3)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_LOW_LOOPGAIN_MASK                                                    (0x1 << RTL8291_WB_REG79_REG_APCDIG_TXSD_LOW_LOOPGAIN_OFFSET)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_TIA_GAIN_2_0_OFFSET                                                  (0)
  #define RTL8291_WB_REG79_REG_APCDIG_TXSD_TIA_GAIN_2_0_MASK                                                    (0x7 << RTL8291_WB_REG79_REG_APCDIG_TXSD_TIA_GAIN_2_0_OFFSET)

#define RTL8291_WB_REG7A_ADDR                                                                                   (0x2FA)
  #define RTL8291_WB_REG7A_REG_APCDIG_TXSD_ITH_2_0_OFFSET                                                       (5)
  #define RTL8291_WB_REG7A_REG_APCDIG_TXSD_ITH_2_0_MASK                                                         (0x7 << RTL8291_WB_REG7A_REG_APCDIG_TXSD_ITH_2_0_OFFSET)
  #define RTL8291_WB_REG7A_REG_APCDIG_TXSD_ON_RST_COUNT_1_0_OFFSET                                              (3)
  #define RTL8291_WB_REG7A_REG_APCDIG_TXSD_ON_RST_COUNT_1_0_MASK                                                (0x3 << RTL8291_WB_REG7A_REG_APCDIG_TXSD_ON_RST_COUNT_1_0_OFFSET)
  #define RTL8291_WB_REG7A_REG_APCDIG_TXSD_OFF_RST_COUNT_1_0_OFFSET                                             (1)
  #define RTL8291_WB_REG7A_REG_APCDIG_TXSD_OFF_RST_COUNT_1_0_MASK                                               (0x3 << RTL8291_WB_REG7A_REG_APCDIG_TXSD_OFF_RST_COUNT_1_0_OFFSET)
  #define RTL8291_WB_REG7A_REG_APCDIG_POWER_SAVE_EN_OFFSET                                                      (0)
  #define RTL8291_WB_REG7A_REG_APCDIG_POWER_SAVE_EN_MASK                                                        (0x1 << RTL8291_WB_REG7A_REG_APCDIG_POWER_SAVE_EN_OFFSET)

#define RTL8291_WB_REG7B_ADDR                                                                                   (0x2FB)
  #define RTL8291_WB_REG7B_REG_APCDIG_CAL_EN_OFFSET                                                             (7)
  #define RTL8291_WB_REG7B_REG_APCDIG_CAL_EN_MASK                                                               (0x1 << RTL8291_WB_REG7B_REG_APCDIG_CAL_EN_OFFSET)
  #define RTL8291_WB_REG7B_REG_APCDIG_CAL_MODE_OFFSET                                                           (6)
  #define RTL8291_WB_REG7B_REG_APCDIG_CAL_MODE_MASK                                                             (0x1 << RTL8291_WB_REG7B_REG_APCDIG_CAL_MODE_OFFSET)
  #define RTL8291_WB_REG7B_REG_APCDIG_APC_CAL_LOOPGAIN_OFFSET                                                   (5)
  #define RTL8291_WB_REG7B_REG_APCDIG_APC_CAL_LOOPGAIN_MASK                                                     (0x1 << RTL8291_WB_REG7B_REG_APCDIG_APC_CAL_LOOPGAIN_OFFSET)
  #define RTL8291_WB_REG7B_REG_APCDIG_ERC_CAL_LOOPGAIN_OFFSET                                                   (4)
  #define RTL8291_WB_REG7B_REG_APCDIG_ERC_CAL_LOOPGAIN_MASK                                                     (0x1 << RTL8291_WB_REG7B_REG_APCDIG_ERC_CAL_LOOPGAIN_OFFSET)
  #define RTL8291_WB_REG7B_REG_APCDIG_APC_CAL_DAC_LOAD_OFFSET                                                   (3)
  #define RTL8291_WB_REG7B_REG_APCDIG_APC_CAL_DAC_LOAD_MASK                                                     (0x1 << RTL8291_WB_REG7B_REG_APCDIG_APC_CAL_DAC_LOAD_OFFSET)
  #define RTL8291_WB_REG7B_REG_APCDIG_ERC_CAL_DAC_LOAD_OFFSET                                                   (2)
  #define RTL8291_WB_REG7B_REG_APCDIG_ERC_CAL_DAC_LOAD_MASK                                                     (0x1 << RTL8291_WB_REG7B_REG_APCDIG_ERC_CAL_DAC_LOAD_OFFSET)
  #define RTL8291_WB_REG7B_REG_APCDIG_POWER_SAVE_CTRL_1_0_OFFSET                                                (0)
  #define RTL8291_WB_REG7B_REG_APCDIG_POWER_SAVE_CTRL_1_0_MASK                                                  (0x3 << RTL8291_WB_REG7B_REG_APCDIG_POWER_SAVE_CTRL_1_0_OFFSET)

#define RTL8291_WB_REG7C_ADDR                                                                                   (0x2FC)
  #define RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_EN_OFFSET                                                     (7)
  #define RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_EN_MASK                                                       (0x1 << RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_EN_OFFSET)
  #define RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_SGN_OFFSET                                                    (6)
  #define RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_SGN_MASK                                                      (0x1 << RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_SGN_OFFSET)
  #define RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_BIT_4_0_OFFSET                                                (1)
  #define RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_BIT_4_0_MASK                                                  (0x1F << RTL8291_WB_REG7C_REG_APCDIG_APC_CAL_DAC_BIT_4_0_OFFSET)
  #define RTL8291_WB_REG7C_REG_APCDIG_ERC_CAL_DAC_EN_OFFSET                                                     (0)
  #define RTL8291_WB_REG7C_REG_APCDIG_ERC_CAL_DAC_EN_MASK                                                       (0x1 << RTL8291_WB_REG7C_REG_APCDIG_ERC_CAL_DAC_EN_OFFSET)

#define RTL8291_WB_REG7D_ADDR                                                                                   (0x2FD)
  #define RTL8291_WB_REG7D_REG_APCDIG_ERC_CAL_DAC_SGN_OFFSET                                                    (7)
  #define RTL8291_WB_REG7D_REG_APCDIG_ERC_CAL_DAC_SGN_MASK                                                      (0x1 << RTL8291_WB_REG7D_REG_APCDIG_ERC_CAL_DAC_SGN_OFFSET)
  #define RTL8291_WB_REG7D_REG_APCDIG_ERC_CAL_DAC_BIT_6_0_OFFSET                                                (0)
  #define RTL8291_WB_REG7D_REG_APCDIG_ERC_CAL_DAC_BIT_6_0_MASK                                                  (0x7F << RTL8291_WB_REG7D_REG_APCDIG_ERC_CAL_DAC_BIT_6_0_OFFSET)

#define RTL8291_WB_REG7E_ADDR                                                                                   (0x2FE)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_EN_OFFSET                                                             (7)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_EN_MASK                                                               (0x1 << RTL8291_WB_REG7E_REG_APCDIG_FSU_EN_OFFSET)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_MODE_OFFSET                                                           (6)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_MODE_MASK                                                             (0x1 << RTL8291_WB_REG7E_REG_APCDIG_FSU_MODE_OFFSET)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_LOOPGAIN_1_0_OFFSET                                               (4)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_LOOPGAIN_1_0_MASK                                                 (0x3 << RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_LOOPGAIN_1_0_OFFSET)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_RAMPB_1_0_OFFSET                                                  (2)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_RAMPB_1_0_MASK                                                    (0x3 << RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_RAMPB_1_0_OFFSET)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_RAMPM_1_0_OFFSET                                                  (0)
  #define RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_RAMPM_1_0_MASK                                                    (0x3 << RTL8291_WB_REG7E_REG_APCDIG_FSU_APC_RAMPM_1_0_OFFSET)

#define RTL8291_WB_REG7F_ADDR                                                                                   (0x2FF)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_RST_CLK_COUNT_OFFSET                                                  (7)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_RST_CLK_COUNT_MASK                                                    (0x1 << RTL8291_WB_REG7F_REG_APCDIG_FSU_RST_CLK_COUNT_OFFSET)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_SETTLE_CLK_COUNT_1_0_OFFSET                                           (5)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_SETTLE_CLK_COUNT_1_0_MASK                                             (0x3 << RTL8291_WB_REG7F_REG_APCDIG_FSU_SETTLE_CLK_COUNT_1_0_OFFSET)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_ERC_LOOPGAIN_1_0_OFFSET                                               (3)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_ERC_LOOPGAIN_1_0_MASK                                                 (0x3 << RTL8291_WB_REG7F_REG_APCDIG_FSU_ERC_LOOPGAIN_1_0_OFFSET)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_ERC_RAMPM_1_0_OFFSET                                                  (1)
  #define RTL8291_WB_REG7F_REG_APCDIG_FSU_ERC_RAMPM_1_0_MASK                                                    (0x3 << RTL8291_WB_REG7F_REG_APCDIG_FSU_ERC_RAMPM_1_0_OFFSET)
  #define RTL8291_WB_REG7F_REG_APCDIG_SYSTEM_CLK_MODE_OFFSET                                                    (0)
  #define RTL8291_WB_REG7F_REG_APCDIG_SYSTEM_CLK_MODE_MASK                                                      (0x1 << RTL8291_WB_REG7F_REG_APCDIG_SYSTEM_CLK_MODE_OFFSET)

/*
 * Feature: REG_RB
 */
#define RTL8291_RB_REG00_ADDR                                                                                   (0x300)
  #define RTL8291_RB_REG00_PORB33V_L_OFFSET                                                                     (7)
  #define RTL8291_RB_REG00_PORB33V_L_MASK                                                                       (0x1 << RTL8291_RB_REG00_PORB33V_L_OFFSET)
  #define RTL8291_RB_REG00_PORSTB_L_OFFSET                                                                      (6)
  #define RTL8291_RB_REG00_PORSTB_L_MASK                                                                        (0x1 << RTL8291_RB_REG00_PORSTB_L_OFFSET)
  #define RTL8291_RB_REG00_POR12V_VTH_L_OFFSET                                                                  (5)
  #define RTL8291_RB_REG00_POR12V_VTH_L_MASK                                                                    (0x1 << RTL8291_RB_REG00_POR12V_VTH_L_OFFSET)
  #define RTL8291_RB_REG00_POR33V_VTH_L_1_0_OFFSET                                                              (3)
  #define RTL8291_RB_REG00_POR33V_VTH_L_1_0_MASK                                                                (0x3 << RTL8291_RB_REG00_POR33V_VTH_L_1_0_OFFSET)

#define RTL8291_RB_REG01_ADDR                                                                                   (0x301)
  #define RTL8291_RB_REG01_LVCMP_LV_L_OFFSET                                                                    (7)
  #define RTL8291_RB_REG01_LVCMP_LV_L_MASK                                                                      (0x1 << RTL8291_RB_REG01_LVCMP_LV_L_OFFSET)
  #define RTL8291_RB_REG01_LVCMP_RXLDDBUFH_L_OFFSET                                                             (6)
  #define RTL8291_RB_REG01_LVCMP_RXLDDBUFH_L_MASK                                                               (0x1 << RTL8291_RB_REG01_LVCMP_RXLDDBUFH_L_OFFSET)
  #define RTL8291_RB_REG01_LVCMP_RXLDDBUFL_L_OFFSET                                                             (5)
  #define RTL8291_RB_REG01_LVCMP_RXLDDBUFL_L_MASK                                                               (0x1 << RTL8291_RB_REG01_LVCMP_RXLDDBUFL_L_OFFSET)
  #define RTL8291_RB_REG01_LVCMP_LDDP_L_OFFSET                                                                  (4)
  #define RTL8291_RB_REG01_LVCMP_LDDP_L_MASK                                                                    (0x1 << RTL8291_RB_REG01_LVCMP_LDDP_L_OFFSET)
  #define RTL8291_RB_REG01_LVCMP_RXAMP_L_OFFSET                                                                 (3)
  #define RTL8291_RB_REG01_LVCMP_RXAMP_L_MASK                                                                   (0x1 << RTL8291_RB_REG01_LVCMP_RXAMP_L_OFFSET)
  #define RTL8291_RB_REG01_LVCMP_TX1_L_OFFSET                                                                   (2)
  #define RTL8291_RB_REG01_LVCMP_TX1_L_MASK                                                                     (0x1 << RTL8291_RB_REG01_LVCMP_TX1_L_OFFSET)
  #define RTL8291_RB_REG01_LVCMP_TX2_L_OFFSET                                                                   (1)
  #define RTL8291_RB_REG01_LVCMP_TX2_L_MASK                                                                     (0x1 << RTL8291_RB_REG01_LVCMP_TX2_L_OFFSET)
  #define RTL8291_RB_REG01_LDO_BYPASS_FLOG_L_OFFSET                                                             (0)
  #define RTL8291_RB_REG01_LDO_BYPASS_FLOG_L_MASK                                                               (0x1 << RTL8291_RB_REG01_LDO_BYPASS_FLOG_L_OFFSET)

#define RTL8291_RB_REG02_ADDR                                                                                   (0x302)
  #define RTL8291_RB_REG02_CKOUT0X_SWR_L_7_0_OFFSET                                                             (0)
  #define RTL8291_RB_REG02_CKOUT0X_SWR_L_7_0_MASK                                                               (0xFF << RTL8291_RB_REG02_CKOUT0X_SWR_L_7_0_OFFSET)

#define RTL8291_RB_REG03_ADDR                                                                                   (0x303)
  #define RTL8291_RB_REG03_FAULTL_DIG_VDD_LOW_OFFSET                                                            (7)
  #define RTL8291_RB_REG03_FAULTL_DIG_VDD_LOW_MASK                                                              (0x1 << RTL8291_RB_REG03_FAULTL_DIG_VDD_LOW_OFFSET)
  #define RTL8291_RB_REG03_FAULTL_DIG_VDD_HIGH_OFFSET                                                           (6)
  #define RTL8291_RB_REG03_FAULTL_DIG_VDD_HIGH_MASK                                                             (0x1 << RTL8291_RB_REG03_FAULTL_DIG_VDD_HIGH_OFFSET)
  #define RTL8291_RB_REG03_CKOUT1X_SWR_L_5_0_OFFSET                                                             (0)
  #define RTL8291_RB_REG03_CKOUT1X_SWR_L_5_0_MASK                                                               (0x3F << RTL8291_RB_REG03_CKOUT1X_SWR_L_5_0_OFFSET)

#define RTL8291_RB_REG04_ADDR                                                                                   (0x304)
  #define RTL8291_RB_REG04_CKOUT2X_SWR_L_7_0_OFFSET                                                             (0)
  #define RTL8291_RB_REG04_CKOUT2X_SWR_L_7_0_MASK                                                               (0xFF << RTL8291_RB_REG04_CKOUT2X_SWR_L_7_0_OFFSET)

#define RTL8291_RB_REG05_ADDR                                                                                   (0x305)
  #define RTL8291_RB_REG05_DIN_2V1_OFFSET                                                                       (7)
  #define RTL8291_RB_REG05_DIN_2V1_MASK                                                                         (0x1 << RTL8291_RB_REG05_DIN_2V1_OFFSET)
  #define RTL8291_RB_REG05_DIN_0V5_OFFSET                                                                       (6)
  #define RTL8291_RB_REG05_DIN_0V5_MASK                                                                         (0x1 << RTL8291_RB_REG05_DIN_0V5_OFFSET)
  #define RTL8291_RB_REG05_FAULTL_RX_VDD_HIGH_OFFSET                                                            (5)
  #define RTL8291_RB_REG05_FAULTL_RX_VDD_HIGH_MASK                                                              (0x1 << RTL8291_RB_REG05_FAULTL_RX_VDD_HIGH_OFFSET)
  #define RTL8291_RB_REG05_FAULTL_RX_VDD_LOW_OFFSET                                                             (4)
  #define RTL8291_RB_REG05_FAULTL_RX_VDD_LOW_MASK                                                               (0x1 << RTL8291_RB_REG05_FAULTL_RX_VDD_LOW_OFFSET)

#define RTL8291_RB_REG06_ADDR                                                                                   (0x306)
  #define RTL8291_RB_REG06_FAULTL_BIASP_ROUGU_ONU_OFFSET                                                        (7)
  #define RTL8291_RB_REG06_FAULTL_BIASP_ROUGU_ONU_MASK                                                          (0x1 << RTL8291_RB_REG06_FAULTL_BIASP_ROUGU_ONU_OFFSET)
  #define RTL8291_RB_REG06_FAULTL_BIASP_VLOW_OFFSET                                                             (6)
  #define RTL8291_RB_REG06_FAULTL_BIASP_VLOW_MASK                                                               (0x1 << RTL8291_RB_REG06_FAULTL_BIASP_VLOW_OFFSET)
  #define RTL8291_RB_REG06_FAULTL_LASERPN_ROGUE_ONU_OFFSET                                                      (5)
  #define RTL8291_RB_REG06_FAULTL_LASERPN_ROGUE_ONU_MASK                                                        (0x1 << RTL8291_RB_REG06_FAULTL_LASERPN_ROGUE_ONU_OFFSET)
  #define RTL8291_RB_REG06_FAULTL_LASERPN_VLOW_OFFSET                                                           (4)
  #define RTL8291_RB_REG06_FAULTL_LASERPN_VLOW_MASK                                                             (0x1 << RTL8291_RB_REG06_FAULTL_LASERPN_VLOW_OFFSET)
  #define RTL8291_RB_REG06_FAULTL_TX_VDD_HIGH_OFFSET                                                            (3)
  #define RTL8291_RB_REG06_FAULTL_TX_VDD_HIGH_MASK                                                              (0x1 << RTL8291_RB_REG06_FAULTL_TX_VDD_HIGH_OFFSET)
  #define RTL8291_RB_REG06_FAULTL_TX_VDD_LOW_OFFSET                                                             (2)
  #define RTL8291_RB_REG06_FAULTL_TX_VDD_LOW_MASK                                                               (0x1 << RTL8291_RB_REG06_FAULTL_TX_VDD_LOW_OFFSET)

#define RTL8291_RB_REG07_ADDR                                                                                   (0x307)
  #define RTL8291_RB_REG07_REG_APCDIG_RO_OFFK_DONE_OFFSET                                                       (7)
  #define RTL8291_RB_REG07_REG_APCDIG_RO_OFFK_DONE_MASK                                                         (0x1 << RTL8291_RB_REG07_REG_APCDIG_RO_OFFK_DONE_OFFSET)
  #define RTL8291_RB_REG07_REG_APCDIG_RO_BIAS_10_4_OFFSET                                                       (0)
  #define RTL8291_RB_REG07_REG_APCDIG_RO_BIAS_10_4_MASK                                                         (0x7F << RTL8291_RB_REG07_REG_APCDIG_RO_BIAS_10_4_OFFSET)

#define RTL8291_RB_REG08_ADDR                                                                                   (0x308)
  #define RTL8291_RB_REG08_REG_APCDIG_RO_MOD_10_4_OFFSET                                                        (0)
  #define RTL8291_RB_REG08_REG_APCDIG_RO_MOD_10_4_MASK                                                          (0x7F << RTL8291_RB_REG08_REG_APCDIG_RO_MOD_10_4_OFFSET)

#define RTL8291_RB_REG09_ADDR                                                                                   (0x309)
  #define RTL8291_RB_REG09_REG_APCDIG_RO_BIAS_3_0_OFFSET                                                        (4)
  #define RTL8291_RB_REG09_REG_APCDIG_RO_BIAS_3_0_MASK                                                          (0xF << RTL8291_RB_REG09_REG_APCDIG_RO_BIAS_3_0_OFFSET)
  #define RTL8291_RB_REG09_REG_APCDIG_RO_MOD_3_0_OFFSET                                                         (0)
  #define RTL8291_RB_REG09_REG_APCDIG_RO_MOD_3_0_MASK                                                           (0xF << RTL8291_RB_REG09_REG_APCDIG_RO_MOD_3_0_OFFSET)

#define RTL8291_RB_REG0A_ADDR                                                                                   (0x30A)
  #define RTL8291_RB_REG0A_REG_APCDIG_RO_DATA_7_0_OFFSET                                                        (0)
  #define RTL8291_RB_REG0A_REG_APCDIG_RO_DATA_7_0_MASK                                                          (0xFF << RTL8291_RB_REG0A_REG_APCDIG_RO_DATA_7_0_OFFSET)

#define RTL8291_RB_REG0B_ADDR                                                                                   (0x30B)
  #define RTL8291_RB_REG0B_APC_FAULT_MPD_VHIGH_OFFSET                                                           (7)
  #define RTL8291_RB_REG0B_APC_FAULT_MPD_VHIGH_MASK                                                             (0x1 << RTL8291_RB_REG0B_APC_FAULT_MPD_VHIGH_OFFSET)
  #define RTL8291_RB_REG0B_APC_FAULT_MPD_VLOW_OFFSET                                                            (6)
  #define RTL8291_RB_REG0B_APC_FAULT_MPD_VLOW_MASK                                                              (0x1 << RTL8291_RB_REG0B_APC_FAULT_MPD_VLOW_OFFSET)
  #define RTL8291_RB_REG0B_APC_FAULT_APC_VDD_VHIGH_OFFSET                                                       (5)
  #define RTL8291_RB_REG0B_APC_FAULT_APC_VDD_VHIGH_MASK                                                         (0x1 << RTL8291_RB_REG0B_APC_FAULT_APC_VDD_VHIGH_OFFSET)
  #define RTL8291_RB_REG0B_APC_FAULT_APC_VDD_VLOW_OFFSET                                                        (4)
  #define RTL8291_RB_REG0B_APC_FAULT_APC_VDD_VLOW_MASK                                                          (0x1 << RTL8291_RB_REG0B_APC_FAULT_APC_VDD_VLOW_OFFSET)

#define RTL8291_RB_REG0C_ADDR                                                                                   (0x30C)
  #define RTL8291_RB_REG0C_RB_REG0C_OFFSET                                                                      (0)
  #define RTL8291_RB_REG0C_RB_REG0C_MASK                                                                        (0xFF << RTL8291_RB_REG0C_RB_REG0C_OFFSET)

#define RTL8291_RB_REG0D_ADDR                                                                                   (0x30D)
  #define RTL8291_RB_REG0D_RB_REG0D_OFFSET                                                                      (0)
  #define RTL8291_RB_REG0D_RB_REG0D_MASK                                                                        (0xFF << RTL8291_RB_REG0D_RB_REG0D_OFFSET)

#define RTL8291_RB_REG0E_ADDR                                                                                   (0x30E)
  #define RTL8291_RB_REG0E_RB_REG0E_OFFSET                                                                      (0)
  #define RTL8291_RB_REG0E_RB_REG0E_MASK                                                                        (0xFF << RTL8291_RB_REG0E_RB_REG0E_OFFSET)

#define RTL8291_RB_REG0F_ADDR                                                                                   (0x30F)
  #define RTL8291_RB_REG0F_RB_REG0F_OFFSET                                                                      (0)
  #define RTL8291_RB_REG0F_RB_REG0F_MASK                                                                        (0xFF << RTL8291_RB_REG0F_RB_REG0F_OFFSET)

#define RTL8291_RB_REG10_ADDR                                                                                   (0x310)
  #define RTL8291_RB_REG10_RB_REG10_OFFSET                                                                      (0)
  #define RTL8291_RB_REG10_RB_REG10_MASK                                                                        (0xFF << RTL8291_RB_REG10_RB_REG10_OFFSET)

#define RTL8291_RB_REG11_ADDR                                                                                   (0x311)
  #define RTL8291_RB_REG11_RB_REG11_OFFSET                                                                      (0)
  #define RTL8291_RB_REG11_RB_REG11_MASK                                                                        (0xFF << RTL8291_RB_REG11_RB_REG11_OFFSET)

#define RTL8291_RB_REG12_ADDR                                                                                   (0x312)
  #define RTL8291_RB_REG12_RB_REG12_OFFSET                                                                      (0)
  #define RTL8291_RB_REG12_RB_REG12_MASK                                                                        (0xFF << RTL8291_RB_REG12_RB_REG12_OFFSET)

#define RTL8291_RB_REG13_ADDR                                                                                   (0x313)
  #define RTL8291_RB_REG13_RB_REG13_OFFSET                                                                      (0)
  #define RTL8291_RB_REG13_RB_REG13_MASK                                                                        (0xFF << RTL8291_RB_REG13_RB_REG13_OFFSET)

#define RTL8291_RB_REG14_ADDR                                                                                   (0x314)
  #define RTL8291_RB_REG14_RB_REG14_OFFSET                                                                      (0)
  #define RTL8291_RB_REG14_RB_REG14_MASK                                                                        (0xFF << RTL8291_RB_REG14_RB_REG14_OFFSET)

#define RTL8291_RB_REG15_ADDR                                                                                   (0x315)
  #define RTL8291_RB_REG15_RB_REG15_OFFSET                                                                      (0)
  #define RTL8291_RB_REG15_RB_REG15_MASK                                                                        (0xFF << RTL8291_RB_REG15_RB_REG15_OFFSET)

#define RTL8291_RB_REG16_ADDR                                                                                   (0x316)
  #define RTL8291_RB_REG16_RB_REG16_OFFSET                                                                      (0)
  #define RTL8291_RB_REG16_RB_REG16_MASK                                                                        (0xFF << RTL8291_RB_REG16_RB_REG16_OFFSET)

#define RTL8291_RB_REG17_ADDR                                                                                   (0x317)
  #define RTL8291_RB_REG17_RB_REG17_OFFSET                                                                      (0)
  #define RTL8291_RB_REG17_RB_REG17_MASK                                                                        (0xFF << RTL8291_RB_REG17_RB_REG17_OFFSET)

#define RTL8291_RB_REG18_ADDR                                                                                   (0x318)
  #define RTL8291_RB_REG18_RB_REG18_OFFSET                                                                      (0)
  #define RTL8291_RB_REG18_RB_REG18_MASK                                                                        (0xFF << RTL8291_RB_REG18_RB_REG18_OFFSET)

#define RTL8291_RB_REG19_ADDR                                                                                   (0x319)
  #define RTL8291_RB_REG19_RB_REG19_OFFSET                                                                      (0)
  #define RTL8291_RB_REG19_RB_REG19_MASK                                                                        (0xFF << RTL8291_RB_REG19_RB_REG19_OFFSET)

#define RTL8291_RB_REG1A_ADDR                                                                                   (0x31A)
  #define RTL8291_RB_REG1A_RB_REG1A_OFFSET                                                                      (0)
  #define RTL8291_RB_REG1A_RB_REG1A_MASK                                                                        (0xFF << RTL8291_RB_REG1A_RB_REG1A_OFFSET)

#define RTL8291_RB_REG1B_ADDR                                                                                   (0x31B)
  #define RTL8291_RB_REG1B_RB_REG1B_OFFSET                                                                      (0)
  #define RTL8291_RB_REG1B_RB_REG1B_MASK                                                                        (0xFF << RTL8291_RB_REG1B_RB_REG1B_OFFSET)

#define RTL8291_RB_REG1C_ADDR                                                                                   (0x31C)
  #define RTL8291_RB_REG1C_RB_REG1C_OFFSET                                                                      (0)
  #define RTL8291_RB_REG1C_RB_REG1C_MASK                                                                        (0xFF << RTL8291_RB_REG1C_RB_REG1C_OFFSET)

#define RTL8291_CODE_TEM_H_ADDR                                                                                 (0x31D)
  #define RTL8291_CODE_TEM_H_CODE_TEM_H_OFFSET                                                                  (0)
  #define RTL8291_CODE_TEM_H_CODE_TEM_H_MASK                                                                    (0xFF << RTL8291_CODE_TEM_H_CODE_TEM_H_OFFSET)

#define RTL8291_CODE_TEM_M_ADDR                                                                                 (0x31E)
  #define RTL8291_CODE_TEM_M_CODE_TEM_M_OFFSET                                                                  (0)
  #define RTL8291_CODE_TEM_M_CODE_TEM_M_MASK                                                                    (0xFF << RTL8291_CODE_TEM_M_CODE_TEM_M_OFFSET)

#define RTL8291_CODE_TEM_L_ADDR                                                                                 (0x31F)
  #define RTL8291_CODE_TEM_L_CODE_TEM_L_OFFSET                                                                  (0)
  #define RTL8291_CODE_TEM_L_CODE_TEM_L_MASK                                                                    (0xFF << RTL8291_CODE_TEM_L_CODE_TEM_L_OFFSET)

#define RTL8291_CODE_CALV_H_ADDR                                                                                (0x320)
  #define RTL8291_CODE_CALV_H_CODE_CALV_H_OFFSET                                                                (0)
  #define RTL8291_CODE_CALV_H_CODE_CALV_H_MASK                                                                  (0xFF << RTL8291_CODE_CALV_H_CODE_CALV_H_OFFSET)

#define RTL8291_CODE_CALV_M_ADDR                                                                                (0x321)
  #define RTL8291_CODE_CALV_M_CODE_CALV_M_OFFSET                                                                (0)
  #define RTL8291_CODE_CALV_M_CODE_CALV_M_MASK                                                                  (0xFF << RTL8291_CODE_CALV_M_CODE_CALV_M_OFFSET)

#define RTL8291_CODE_CALV_L_ADDR                                                                                (0x322)
  #define RTL8291_CODE_CALV_L_CODE_CALV_L_OFFSET                                                                (0)
  #define RTL8291_CODE_CALV_L_CODE_CALV_L_MASK                                                                  (0xFF << RTL8291_CODE_CALV_L_CODE_CALV_L_OFFSET)

#define RTL8291_CODE_PS_H_ADDR                                                                                  (0x323)
  #define RTL8291_CODE_PS_H_CODE_PS_H_OFFSET                                                                    (0)
  #define RTL8291_CODE_PS_H_CODE_PS_H_MASK                                                                      (0xFF << RTL8291_CODE_PS_H_CODE_PS_H_OFFSET)

#define RTL8291_CODE_PS_M_ADDR                                                                                  (0x324)
  #define RTL8291_CODE_PS_M_CODE_PS_M_OFFSET                                                                    (0)
  #define RTL8291_CODE_PS_M_CODE_PS_M_MASK                                                                      (0xFF << RTL8291_CODE_PS_M_CODE_PS_M_OFFSET)

#define RTL8291_CODE_PS_L_ADDR                                                                                  (0x325)
  #define RTL8291_CODE_PS_L_CODE_PS_L_OFFSET                                                                    (0)
  #define RTL8291_CODE_PS_L_CODE_PS_L_MASK                                                                      (0xFF << RTL8291_CODE_PS_L_CODE_PS_L_OFFSET)

#define RTL8291_CODE_TXAPC_H_ADDR                                                                               (0x326)
  #define RTL8291_CODE_TXAPC_H_CODE_TXAPC_H_OFFSET                                                              (0)
  #define RTL8291_CODE_TXAPC_H_CODE_TXAPC_H_MASK                                                                (0xFF << RTL8291_CODE_TXAPC_H_CODE_TXAPC_H_OFFSET)

#define RTL8291_CODE_TXAPC_M_ADDR                                                                               (0x327)
  #define RTL8291_CODE_TXAPC_M_CODE_TXAPC_M_OFFSET                                                              (0)
  #define RTL8291_CODE_TXAPC_M_CODE_TXAPC_M_MASK                                                                (0xFF << RTL8291_CODE_TXAPC_M_CODE_TXAPC_M_OFFSET)

#define RTL8291_CODE_TXAPC_L_ADDR                                                                               (0x328)
  #define RTL8291_CODE_TXAPC_L_CODE_TXAPC_L_OFFSET                                                              (0)
  #define RTL8291_CODE_TXAPC_L_CODE_TXAPC_L_MASK                                                                (0xFF << RTL8291_CODE_TXAPC_L_CODE_TXAPC_L_OFFSET)

#define RTL8291_CODE_LDO_H_ADDR                                                                                 (0x329)
  #define RTL8291_CODE_LDO_H_CODE_LDO_H_OFFSET                                                                  (0)
  #define RTL8291_CODE_LDO_H_CODE_LDO_H_MASK                                                                    (0xFF << RTL8291_CODE_LDO_H_CODE_LDO_H_OFFSET)

#define RTL8291_CODE_LDO_M_ADDR                                                                                 (0x32A)
  #define RTL8291_CODE_LDO_M_CODE_LDO_M_OFFSET                                                                  (0)
  #define RTL8291_CODE_LDO_M_CODE_LDO_M_MASK                                                                    (0xFF << RTL8291_CODE_LDO_M_CODE_LDO_M_OFFSET)

#define RTL8291_CODE_LDO_L_ADDR                                                                                 (0x32B)
  #define RTL8291_CODE_LDO_L_CODE_LDO_L_OFFSET                                                                  (0)
  #define RTL8291_CODE_LDO_L_CODE_LDO_L_MASK                                                                    (0xFF << RTL8291_CODE_LDO_L_CODE_LDO_L_OFFSET)

#define RTL8291_CODE_RSSIINP_SEL_ADDR                                                                           (0x32C)
  #define RTL8291_CODE_RSSIINP_SEL_CODE_RSSIINP_SEL_OFFSET                                                      (0)
  #define RTL8291_CODE_RSSIINP_SEL_CODE_RSSIINP_SEL_MASK                                                        (0xFF << RTL8291_CODE_RSSIINP_SEL_CODE_RSSIINP_SEL_OFFSET)

#define RTL8291_CODE_RSSIINP_H_ADDR                                                                             (0x32D)
  #define RTL8291_CODE_RSSIINP_H_CODE_RSSIINP_H_OFFSET                                                          (0)
  #define RTL8291_CODE_RSSIINP_H_CODE_RSSIINP_H_MASK                                                            (0xFF << RTL8291_CODE_RSSIINP_H_CODE_RSSIINP_H_OFFSET)

#define RTL8291_CODE_RSSIINP_M_ADDR                                                                             (0x32E)
  #define RTL8291_CODE_RSSIINP_M_CODE_RSSIINP_M_OFFSET                                                          (0)
  #define RTL8291_CODE_RSSIINP_M_CODE_RSSIINP_M_MASK                                                            (0xFF << RTL8291_CODE_RSSIINP_M_CODE_RSSIINP_M_OFFSET)

#define RTL8291_CODE_RSSIINP_L_ADDR                                                                             (0x32F)
  #define RTL8291_CODE_RSSIINP_L_CODE_RSSIINP_L_OFFSET                                                          (0)
  #define RTL8291_CODE_RSSIINP_L_CODE_RSSIINP_L_MASK                                                            (0xFF << RTL8291_CODE_RSSIINP_L_CODE_RSSIINP_L_OFFSET)

#define RTL8291_CODE_RSSIINN_SEL_ADDR                                                                           (0x330)
  #define RTL8291_CODE_RSSIINN_SEL_CODE_RSSIINN_SEL_OFFSET                                                      (0)
  #define RTL8291_CODE_RSSIINN_SEL_CODE_RSSIINN_SEL_MASK                                                        (0xFF << RTL8291_CODE_RSSIINN_SEL_CODE_RSSIINN_SEL_OFFSET)

#define RTL8291_CODE_RSSIINN_H_ADDR                                                                             (0x331)
  #define RTL8291_CODE_RSSIINN_H_CODE_RSSIINN_H_OFFSET                                                          (0)
  #define RTL8291_CODE_RSSIINN_H_CODE_RSSIINN_H_MASK                                                            (0xFF << RTL8291_CODE_RSSIINN_H_CODE_RSSIINN_H_OFFSET)

#define RTL8291_CODE_RSSIINN_M_ADDR                                                                             (0x332)
  #define RTL8291_CODE_RSSIINN_M_CODE_RSSIINN_M_OFFSET                                                          (0)
  #define RTL8291_CODE_RSSIINN_M_CODE_RSSIINN_M_MASK                                                            (0xFF << RTL8291_CODE_RSSIINN_M_CODE_RSSIINN_M_OFFSET)

#define RTL8291_CODE_RSSIINN_L_ADDR                                                                             (0x333)
  #define RTL8291_CODE_RSSIINN_L_CODE_RSSIINN_L_OFFSET                                                          (0)
  #define RTL8291_CODE_RSSIINN_L_CODE_RSSIINN_L_MASK                                                            (0xFF << RTL8291_CODE_RSSIINN_L_CODE_RSSIINN_L_OFFSET)

#define RTL8291_CODE_RSSIFL_SEL_ADDR                                                                            (0x334)
  #define RTL8291_CODE_RSSIFL_SEL_CODE_RSSIFL_SEL_OFFSET                                                        (0)
  #define RTL8291_CODE_RSSIFL_SEL_CODE_RSSIFL_SEL_MASK                                                          (0xFF << RTL8291_CODE_RSSIFL_SEL_CODE_RSSIFL_SEL_OFFSET)

#define RTL8291_CODE_RSSIFL_H_ADDR                                                                              (0x335)
  #define RTL8291_CODE_RSSIFL_H_CODE_RSSIFL_H_OFFSET                                                            (0)
  #define RTL8291_CODE_RSSIFL_H_CODE_RSSIFL_H_MASK                                                              (0xFF << RTL8291_CODE_RSSIFL_H_CODE_RSSIFL_H_OFFSET)

#define RTL8291_CODE_RSSIFL_M_ADDR                                                                              (0x336)
  #define RTL8291_CODE_RSSIFL_M_CODE_RSSIFL_M_OFFSET                                                            (0)
  #define RTL8291_CODE_RSSIFL_M_CODE_RSSIFL_M_MASK                                                              (0xFF << RTL8291_CODE_RSSIFL_M_CODE_RSSIFL_M_OFFSET)

#define RTL8291_CODE_RSSIFL_L_ADDR                                                                              (0x337)
  #define RTL8291_CODE_RSSIFL_L_CODE_RSSIFL_L_OFFSET                                                            (0)
  #define RTL8291_CODE_RSSIFL_L_CODE_RSSIFL_L_MASK                                                              (0xFF << RTL8291_CODE_RSSIFL_L_CODE_RSSIFL_L_OFFSET)

#define RTL8291_CODE_VLASERP_H_ADDR                                                                             (0x338)
  #define RTL8291_CODE_VLASERP_H_CODE_VLASERP_H_OFFSET                                                          (0)
  #define RTL8291_CODE_VLASERP_H_CODE_VLASERP_H_MASK                                                            (0xFF << RTL8291_CODE_VLASERP_H_CODE_VLASERP_H_OFFSET)

#define RTL8291_CODE_VLASERP_M_ADDR                                                                             (0x339)
  #define RTL8291_CODE_VLASERP_M_CODE_VLASERP_M_OFFSET                                                          (0)
  #define RTL8291_CODE_VLASERP_M_CODE_VLASERP_M_MASK                                                            (0xFF << RTL8291_CODE_VLASERP_M_CODE_VLASERP_M_OFFSET)

#define RTL8291_CODE_VLASERP_L_ADDR                                                                             (0x33A)
  #define RTL8291_CODE_VLASERP_L_CODE_VLASERP_L_OFFSET                                                          (0)
  #define RTL8291_CODE_VLASERP_L_CODE_VLASERP_L_MASK                                                            (0xFF << RTL8291_CODE_VLASERP_L_CODE_VLASERP_L_OFFSET)

#define RTL8291_CODE_VLASERN_H_ADDR                                                                             (0x33B)
  #define RTL8291_CODE_VLASERN_H_CODE_VLASERN_H_OFFSET                                                          (0)
  #define RTL8291_CODE_VLASERN_H_CODE_VLASERN_H_MASK                                                            (0xFF << RTL8291_CODE_VLASERN_H_CODE_VLASERN_H_OFFSET)

#define RTL8291_CODE_VLASERN_M_ADDR                                                                             (0x33C)
  #define RTL8291_CODE_VLASERN_M_CODE_VLASERN_M_OFFSET                                                          (0)
  #define RTL8291_CODE_VLASERN_M_CODE_VLASERN_M_MASK                                                            (0xFF << RTL8291_CODE_VLASERN_M_CODE_VLASERN_M_OFFSET)

#define RTL8291_CODE_VLASERN_L_ADDR                                                                             (0x33D)
  #define RTL8291_CODE_VLASERN_L_CODE_VLASERN_L_OFFSET                                                          (0)
  #define RTL8291_CODE_VLASERN_L_CODE_VLASERN_L_MASK                                                            (0xFF << RTL8291_CODE_VLASERN_L_CODE_VLASERN_L_OFFSET)

#define RTL8291_CODE_ADCIN_H_ADDR                                                                               (0x33E)
  #define RTL8291_CODE_ADCIN_H_CODE_ADCIN_H_OFFSET                                                              (0)
  #define RTL8291_CODE_ADCIN_H_CODE_ADCIN_H_MASK                                                                (0xFF << RTL8291_CODE_ADCIN_H_CODE_ADCIN_H_OFFSET)

#define RTL8291_CODE_ADCIN_M_ADDR                                                                               (0x33F)
  #define RTL8291_CODE_ADCIN_M_CODE_ADCIN_M_OFFSET                                                              (0)
  #define RTL8291_CODE_ADCIN_M_CODE_ADCIN_M_MASK                                                                (0xFF << RTL8291_CODE_ADCIN_M_CODE_ADCIN_M_OFFSET)

#define RTL8291_CODE_ADCIN_L_ADDR                                                                               (0x340)
  #define RTL8291_CODE_ADCIN_L_CODE_ADCIN_L_OFFSET                                                              (0)
  #define RTL8291_CODE_ADCIN_L_CODE_ADCIN_L_MASK                                                                (0xFF << RTL8291_CODE_ADCIN_L_CODE_ADCIN_L_OFFSET)

#define RTL8291_CODE_PS_TX_H_ADDR                                                                               (0x341)
  #define RTL8291_CODE_PS_TX_H_CODE_PS_TX_H_OFFSET                                                              (0)
  #define RTL8291_CODE_PS_TX_H_CODE_PS_TX_H_MASK                                                                (0xFF << RTL8291_CODE_PS_TX_H_CODE_PS_TX_H_OFFSET)

#define RTL8291_CODE_PS_TX_M_ADDR                                                                               (0x342)
  #define RTL8291_CODE_PS_TX_M_CODE_PS_TX_M_OFFSET                                                              (0)
  #define RTL8291_CODE_PS_TX_M_CODE_PS_TX_M_MASK                                                                (0xFF << RTL8291_CODE_PS_TX_M_CODE_PS_TX_M_OFFSET)

#define RTL8291_CODE_PS_TX_L_ADDR                                                                               (0x343)
  #define RTL8291_CODE_PS_TX_L_CODE_PS_TX_L_OFFSET                                                              (0)
  #define RTL8291_CODE_PS_TX_L_CODE_PS_TX_L_MASK                                                                (0xFF << RTL8291_CODE_PS_TX_L_CODE_PS_TX_L_OFFSET)

#define RTL8291_CODE_PS_RX_H_ADDR                                                                               (0x344)
  #define RTL8291_CODE_PS_RX_H_CODE_PS_RX_H_OFFSET                                                              (0)
  #define RTL8291_CODE_PS_RX_H_CODE_PS_RX_H_MASK                                                                (0xFF << RTL8291_CODE_PS_RX_H_CODE_PS_RX_H_OFFSET)

#define RTL8291_CODE_PS_RX_M_ADDR                                                                               (0x345)
  #define RTL8291_CODE_PS_RX_M_CODE_PS_RX_M_OFFSET                                                              (0)
  #define RTL8291_CODE_PS_RX_M_CODE_PS_RX_M_MASK                                                                (0xFF << RTL8291_CODE_PS_RX_M_CODE_PS_RX_M_OFFSET)

#define RTL8291_CODE_PS_RX_L_ADDR                                                                               (0x346)
  #define RTL8291_CODE_PS_RX_L_CODE_PS_RX_L_OFFSET                                                              (0)
  #define RTL8291_CODE_PS_RX_L_CODE_PS_RX_L_MASK                                                                (0xFF << RTL8291_CODE_PS_RX_L_CODE_PS_RX_L_OFFSET)

#define RTL8291_CODE_VBG_H_ADDR                                                                                 (0x347)
  #define RTL8291_CODE_VBG_H_CODE_VBG_H_OFFSET                                                                  (0)
  #define RTL8291_CODE_VBG_H_CODE_VBG_H_MASK                                                                    (0xFF << RTL8291_CODE_VBG_H_CODE_VBG_H_OFFSET)

#define RTL8291_CODE_VBG_M_ADDR                                                                                 (0x348)
  #define RTL8291_CODE_VBG_M_CODE_VBG_M_OFFSET                                                                  (0)
  #define RTL8291_CODE_VBG_M_CODE_VBG_M_MASK                                                                    (0xFF << RTL8291_CODE_VBG_M_CODE_VBG_M_OFFSET)

#define RTL8291_CODE_VBG_L_ADDR                                                                                 (0x349)
  #define RTL8291_CODE_VBG_L_CODE_VBG_L_OFFSET                                                                  (0)
  #define RTL8291_CODE_VBG_L_CODE_VBG_L_MASK                                                                    (0xFF << RTL8291_CODE_VBG_L_CODE_VBG_L_OFFSET)

#define RTL8291_CODE_CALG_H_ADDR                                                                                (0x34A)
  #define RTL8291_CODE_CALG_H_CODE_CALG_H_OFFSET                                                                (0)
  #define RTL8291_CODE_CALG_H_CODE_CALG_H_MASK                                                                  (0xFF << RTL8291_CODE_CALG_H_CODE_CALG_H_OFFSET)

#define RTL8291_CODE_CALG_M_ADDR                                                                                (0x34B)
  #define RTL8291_CODE_CALG_M_CODE_CALG_M_OFFSET                                                                (0)
  #define RTL8291_CODE_CALG_M_CODE_CALG_M_MASK                                                                  (0xFF << RTL8291_CODE_CALG_M_CODE_CALG_M_OFFSET)

#define RTL8291_CODE_CALG_L_ADDR                                                                                (0x34C)
  #define RTL8291_CODE_CALG_L_CODE_CALG_L_OFFSET                                                                (0)
  #define RTL8291_CODE_CALG_L_CODE_CALG_L_MASK                                                                  (0xFF << RTL8291_CODE_CALG_L_CODE_CALG_L_OFFSET)

#define RTL8291_TX_MOD_LUT_CODE_FL_H_ADDR                                                                       (0x34D)
  #define RTL8291_TX_MOD_LUT_CODE_FL_H_TX_MOD_LUT_CODE_FL_H_OFFSET                                              (0)
  #define RTL8291_TX_MOD_LUT_CODE_FL_H_TX_MOD_LUT_CODE_FL_H_MASK                                                (0xFF << RTL8291_TX_MOD_LUT_CODE_FL_H_TX_MOD_LUT_CODE_FL_H_OFFSET)

#define RTL8291_TX_MOD_LUT_CODE_FL_L_ADDR                                                                       (0x34E)
  #define RTL8291_TX_MOD_LUT_CODE_FL_L_TX_MOD_LUT_CODE_FL_L_OFFSET                                              (0)
  #define RTL8291_TX_MOD_LUT_CODE_FL_L_TX_MOD_LUT_CODE_FL_L_MASK                                                (0xFF << RTL8291_TX_MOD_LUT_CODE_FL_L_TX_MOD_LUT_CODE_FL_L_OFFSET)

#define RTL8291_TX_BIA_LUT_CODE_FL_H_ADDR                                                                       (0x34F)
  #define RTL8291_TX_BIA_LUT_CODE_FL_H_TX_BIA_LUT_CODE_FL_H_OFFSET                                              (0)
  #define RTL8291_TX_BIA_LUT_CODE_FL_H_TX_BIA_LUT_CODE_FL_H_MASK                                                (0xFF << RTL8291_TX_BIA_LUT_CODE_FL_H_TX_BIA_LUT_CODE_FL_H_OFFSET)

#define RTL8291_TX_BIA_LUT_CODE_FL_L_ADDR                                                                       (0x350)
  #define RTL8291_TX_BIA_LUT_CODE_FL_L_TX_BIA_LUT_CODE_FL_L_OFFSET                                              (0)
  #define RTL8291_TX_BIA_LUT_CODE_FL_L_TX_BIA_LUT_CODE_FL_L_MASK                                                (0xFF << RTL8291_TX_BIA_LUT_CODE_FL_L_TX_BIA_LUT_CODE_FL_L_OFFSET)

#define RTL8291_APD_DA_LUT_CODE_FL_H_ADDR                                                                       (0x351)
  #define RTL8291_APD_DA_LUT_CODE_FL_H_APD_DA_LUT_CODE_FL_H_OFFSET                                              (0)
  #define RTL8291_APD_DA_LUT_CODE_FL_H_APD_DA_LUT_CODE_FL_H_MASK                                                (0xFF << RTL8291_APD_DA_LUT_CODE_FL_H_APD_DA_LUT_CODE_FL_H_OFFSET)

#define RTL8291_APD_DA_LUT_CODE_FL_L_ADDR                                                                       (0x352)
  #define RTL8291_APD_DA_LUT_CODE_FL_L_APD_DA_LUT_CODE_FL_L_OFFSET                                              (0)
  #define RTL8291_APD_DA_LUT_CODE_FL_L_APD_DA_LUT_CODE_FL_L_MASK                                                (0xFF << RTL8291_APD_DA_LUT_CODE_FL_L_APD_DA_LUT_CODE_FL_L_OFFSET)

#define RTL8291_TX_MOD_LUT_CODE_MI_H_ADDR                                                                       (0x353)
  #define RTL8291_TX_MOD_LUT_CODE_MI_H_TX_MOD_LUT_CODE_MI_H_OFFSET                                              (0)
  #define RTL8291_TX_MOD_LUT_CODE_MI_H_TX_MOD_LUT_CODE_MI_H_MASK                                                (0xFF << RTL8291_TX_MOD_LUT_CODE_MI_H_TX_MOD_LUT_CODE_MI_H_OFFSET)

#define RTL8291_TX_MOD_LUT_CODE_MI_L_ADDR                                                                       (0x354)
  #define RTL8291_TX_MOD_LUT_CODE_MI_L_TX_MOD_LUT_CODE_MI_L_OFFSET                                              (0)
  #define RTL8291_TX_MOD_LUT_CODE_MI_L_TX_MOD_LUT_CODE_MI_L_MASK                                                (0xFF << RTL8291_TX_MOD_LUT_CODE_MI_L_TX_MOD_LUT_CODE_MI_L_OFFSET)

#define RTL8291_TX_BIA_LUT_CODE_MI_H_ADDR                                                                       (0x355)
  #define RTL8291_TX_BIA_LUT_CODE_MI_H_TX_BIA_LUT_CODE_MI_H_OFFSET                                              (0)
  #define RTL8291_TX_BIA_LUT_CODE_MI_H_TX_BIA_LUT_CODE_MI_H_MASK                                                (0xFF << RTL8291_TX_BIA_LUT_CODE_MI_H_TX_BIA_LUT_CODE_MI_H_OFFSET)

#define RTL8291_TX_BIA_LUT_CODE_MI_L_ADDR                                                                       (0x356)
  #define RTL8291_TX_BIA_LUT_CODE_MI_L_TX_BIA_LUT_CODE_MI_L_OFFSET                                              (0)
  #define RTL8291_TX_BIA_LUT_CODE_MI_L_TX_BIA_LUT_CODE_MI_L_MASK                                                (0xFF << RTL8291_TX_BIA_LUT_CODE_MI_L_TX_BIA_LUT_CODE_MI_L_OFFSET)

#define RTL8291_APD_DA_LUT_CODE_MI_H_ADDR                                                                       (0x357)
  #define RTL8291_APD_DA_LUT_CODE_MI_H_APD_DA_LUT_CODE_MI_H_OFFSET                                              (0)
  #define RTL8291_APD_DA_LUT_CODE_MI_H_APD_DA_LUT_CODE_MI_H_MASK                                                (0xFF << RTL8291_APD_DA_LUT_CODE_MI_H_APD_DA_LUT_CODE_MI_H_OFFSET)

#define RTL8291_APD_DA_LUT_CODE_MI_L_ADDR                                                                       (0x358)
  #define RTL8291_APD_DA_LUT_CODE_MI_L_APD_DA_LUT_CODE_MI_L_OFFSET                                              (0)
  #define RTL8291_APD_DA_LUT_CODE_MI_L_APD_DA_LUT_CODE_MI_L_MASK                                                (0xFF << RTL8291_APD_DA_LUT_CODE_MI_L_APD_DA_LUT_CODE_MI_L_OFFSET)

#define RTL8291_DDMI_TEMP_H_ADDR                                                                                (0x359)
  #define RTL8291_DDMI_TEMP_H_DDMI_TEMP_H_OFFSET                                                                (0)
  #define RTL8291_DDMI_TEMP_H_DDMI_TEMP_H_MASK                                                                  (0xFF << RTL8291_DDMI_TEMP_H_DDMI_TEMP_H_OFFSET)

#define RTL8291_DDMI_TEMP_L_ADDR                                                                                (0x35A)
  #define RTL8291_DDMI_TEMP_L_DDMI_TEMP_L_OFFSET                                                                (0)
  #define RTL8291_DDMI_TEMP_L_DDMI_TEMP_L_MASK                                                                  (0xFF << RTL8291_DDMI_TEMP_L_DDMI_TEMP_L_OFFSET)

#define RTL8291_DDMI_VCC_H_ADDR                                                                                 (0x35B)
  #define RTL8291_DDMI_VCC_H_DDMI_VCC_H_OFFSET                                                                  (0)
  #define RTL8291_DDMI_VCC_H_DDMI_VCC_H_MASK                                                                    (0xFF << RTL8291_DDMI_VCC_H_DDMI_VCC_H_OFFSET)

#define RTL8291_DDMI_VCC_L_ADDR                                                                                 (0x35C)
  #define RTL8291_DDMI_VCC_L_DDMI_VCC_L_OFFSET                                                                  (0)
  #define RTL8291_DDMI_VCC_L_DDMI_VCC_L_MASK                                                                    (0xFF << RTL8291_DDMI_VCC_L_DDMI_VCC_L_OFFSET)

#define RTL8291_DDMI_TXBIAS_H_ADDR                                                                              (0x35D)
  #define RTL8291_DDMI_TXBIAS_H_DDMI_TXBIAS_H_OFFSET                                                            (0)
  #define RTL8291_DDMI_TXBIAS_H_DDMI_TXBIAS_H_MASK                                                              (0xFF << RTL8291_DDMI_TXBIAS_H_DDMI_TXBIAS_H_OFFSET)

#define RTL8291_DDMI_TXBIAS_L_ADDR                                                                              (0x35E)
  #define RTL8291_DDMI_TXBIAS_L_DDMI_TXBIAS_L_OFFSET                                                            (0)
  #define RTL8291_DDMI_TXBIAS_L_DDMI_TXBIAS_L_MASK                                                              (0xFF << RTL8291_DDMI_TXBIAS_L_DDMI_TXBIAS_L_OFFSET)

#define RTL8291_DDMI_TXPOW_H_ADDR                                                                               (0x35F)
  #define RTL8291_DDMI_TXPOW_H_DDMI_TXPOW_H_OFFSET                                                              (0)
  #define RTL8291_DDMI_TXPOW_H_DDMI_TXPOW_H_MASK                                                                (0xFF << RTL8291_DDMI_TXPOW_H_DDMI_TXPOW_H_OFFSET)

#define RTL8291_DDMI_TXPOW_L_ADDR                                                                               (0x360)
  #define RTL8291_DDMI_TXPOW_L_DDMI_TXPOW_L_OFFSET                                                              (0)
  #define RTL8291_DDMI_TXPOW_L_DDMI_TXPOW_L_MASK                                                                (0xFF << RTL8291_DDMI_TXPOW_L_DDMI_TXPOW_L_OFFSET)

#define RTL8291_DDMI_RXPOW_H_ADDR                                                                               (0x361)
  #define RTL8291_DDMI_RXPOW_H_DDMI_RXPOW_H_OFFSET                                                              (0)
  #define RTL8291_DDMI_RXPOW_H_DDMI_RXPOW_H_MASK                                                                (0xFF << RTL8291_DDMI_RXPOW_H_DDMI_RXPOW_H_OFFSET)

#define RTL8291_DDMI_RXPOW_L_ADDR                                                                               (0x362)
  #define RTL8291_DDMI_RXPOW_L_DDMI_RXPOW_L_OFFSET                                                              (0)
  #define RTL8291_DDMI_RXPOW_L_DDMI_RXPOW_L_MASK                                                                (0xFF << RTL8291_DDMI_RXPOW_L_DDMI_RXPOW_L_OFFSET)

#define RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_H_ADDR                                                               (0x363)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_H_ST_OTP_MARGIN_READ_ERR_ADD_H_OFFSET                              (0)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_H_ST_OTP_MARGIN_READ_ERR_ADD_H_MASK                                (0xFF << RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_H_ST_OTP_MARGIN_READ_ERR_ADD_H_OFFSET)

#define RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_L_ADDR                                                               (0x364)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_L_ST_OTP_MARGIN_READ_ERR_ADD_L_OFFSET                              (0)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_L_ST_OTP_MARGIN_READ_ERR_ADD_L_MASK                                (0xFF << RTL8291_ST_OTP_MARGIN_READ_ERR_ADD_L_ST_OTP_MARGIN_READ_ERR_ADD_L_OFFSET)

#define RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_H_ADDR                                                               (0x365)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_H_ST_OTP_MARGIN_READ_ERR_CNT_H_OFFSET                              (0)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_H_ST_OTP_MARGIN_READ_ERR_CNT_H_MASK                                (0xFF << RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_H_ST_OTP_MARGIN_READ_ERR_CNT_H_OFFSET)

#define RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_L_ADDR                                                               (0x366)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_L_ST_OTP_MARGIN_READ_ERR_CNT_L_OFFSET                              (0)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_L_ST_OTP_MARGIN_READ_ERR_CNT_L_MASK                                (0xFF << RTL8291_ST_OTP_MARGIN_READ_ERR_CNT_L_ST_OTP_MARGIN_READ_ERR_CNT_L_OFFSET)

#define RTL8291_ST_OTP_MARGIN_READ_ERR_DATA_ADDR                                                                (0x367)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_DATA_ST_OTP_MARGIN_READ_ERR_DATA_OFFSET                                (0)
  #define RTL8291_ST_OTP_MARGIN_READ_ERR_DATA_ST_OTP_MARGIN_READ_ERR_DATA_MASK                                  (0xFF << RTL8291_ST_OTP_MARGIN_READ_ERR_DATA_ST_OTP_MARGIN_READ_ERR_DATA_OFFSET)

#define RTL8291_DDMI_TXMOD_H_ADDR                                                                               (0x368)
  #define RTL8291_DDMI_TXMOD_H_DDMI_TXMOD_H_OFFSET                                                              (0)
  #define RTL8291_DDMI_TXMOD_H_DDMI_TXMOD_H_MASK                                                                (0xFF << RTL8291_DDMI_TXMOD_H_DDMI_TXMOD_H_OFFSET)

#define RTL8291_DDMI_TXMOD_L_ADDR                                                                               (0x369)
  #define RTL8291_DDMI_TXMOD_L_DDMI_TXMOD_L_OFFSET                                                              (0)
  #define RTL8291_DDMI_TXMOD_L_DDMI_TXMOD_L_MASK                                                                (0xFF << RTL8291_DDMI_TXMOD_L_DDMI_TXMOD_L_OFFSET)

#define RTL8291_DDMI_EXTRA_H_ADDR                                                                               (0x36A)
  #define RTL8291_DDMI_EXTRA_H_DDMI_EXTRA_H_OFFSET                                                              (0)
  #define RTL8291_DDMI_EXTRA_H_DDMI_EXTRA_H_MASK                                                                (0xFF << RTL8291_DDMI_EXTRA_H_DDMI_EXTRA_H_OFFSET)

#define RTL8291_DDMI_EXTRA_L_ADDR                                                                               (0x36B)
  #define RTL8291_DDMI_EXTRA_L_DDMI_EXTRA_L_OFFSET                                                              (0)
  #define RTL8291_DDMI_EXTRA_L_DDMI_EXTRA_L_MASK                                                                (0xFF << RTL8291_DDMI_EXTRA_L_DDMI_EXTRA_L_OFFSET)

#define RTL8291_DDMI_IMPD_H_ADDR                                                                                (0x36C)
  #define RTL8291_DDMI_IMPD_H_DDMI_IMPD_H_OFFSET                                                                (0)
  #define RTL8291_DDMI_IMPD_H_DDMI_IMPD_H_MASK                                                                  (0xFF << RTL8291_DDMI_IMPD_H_DDMI_IMPD_H_OFFSET)

#define RTL8291_DDMI_IMPD_M_ADDR                                                                                (0x36D)
  #define RTL8291_DDMI_IMPD_M_DDMI_IMPD_M_OFFSET                                                                (0)
  #define RTL8291_DDMI_IMPD_M_DDMI_IMPD_M_MASK                                                                  (0xFF << RTL8291_DDMI_IMPD_M_DDMI_IMPD_M_OFFSET)

#define RTL8291_DDMI_IMPD_L_ADDR                                                                                (0x36E)
  #define RTL8291_DDMI_IMPD_L_DDMI_IMPD_L_OFFSET                                                                (0)
  #define RTL8291_DDMI_IMPD_L_DDMI_IMPD_L_MASK                                                                  (0xFF << RTL8291_DDMI_IMPD_L_DDMI_IMPD_L_OFFSET)

#define RTL8291_DDMI_IRSSI_B5_ADDR                                                                              (0x36F)
  #define RTL8291_DDMI_IRSSI_B5_DDMI_IRSSI_B5_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_B5_DDMI_IRSSI_B5_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_B5_DDMI_IRSSI_B5_OFFSET)

#define RTL8291_DDMI_IRSSI_B4_ADDR                                                                              (0x370)
  #define RTL8291_DDMI_IRSSI_B4_DDMI_IRSSI_B4_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_B4_DDMI_IRSSI_B4_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_B4_DDMI_IRSSI_B4_OFFSET)

#define RTL8291_DDMI_IRSSI_B3_ADDR                                                                              (0x371)
  #define RTL8291_DDMI_IRSSI_B3_DDMI_IRSSI_B3_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_B3_DDMI_IRSSI_B3_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_B3_DDMI_IRSSI_B3_OFFSET)

#define RTL8291_DDMI_IRSSI_B2_ADDR                                                                              (0x372)
  #define RTL8291_DDMI_IRSSI_B2_DDMI_IRSSI_B2_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_B2_DDMI_IRSSI_B2_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_B2_DDMI_IRSSI_B2_OFFSET)

#define RTL8291_DDMI_IRSSI_B1_ADDR                                                                              (0x373)
  #define RTL8291_DDMI_IRSSI_B1_DDMI_IRSSI_B1_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_B1_DDMI_IRSSI_B1_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_B1_DDMI_IRSSI_B1_OFFSET)

#define RTL8291_DDMI_IRSSI_B0_ADDR                                                                              (0x374)
  #define RTL8291_DDMI_IRSSI_B0_DDMI_IRSSI_B0_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_B0_DDMI_IRSSI_B0_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_B0_DDMI_IRSSI_B0_OFFSET)

#define RTL8291_DDMI_IRSSI_2P_ADDR                                                                              (0x375)
  #define RTL8291_DDMI_IRSSI_2P_DDMI_IRSSI_2P_OFFSET                                                            (0)
  #define RTL8291_DDMI_IRSSI_2P_DDMI_IRSSI_2P_MASK                                                              (0xFF << RTL8291_DDMI_IRSSI_2P_DDMI_IRSSI_2P_OFFSET)

/*
 * Feature: REG_DIG
 */
#define RTL8291_REG_APCDIG_RSTN_ADDR                                                                            (0x380)
  #define RTL8291_REG_APCDIG_RSTN_CFG_FRC_NCTL_WAIT_OFFSET                                                      (2)
  #define RTL8291_REG_APCDIG_RSTN_CFG_FRC_NCTL_WAIT_MASK                                                        (0x1 << RTL8291_REG_APCDIG_RSTN_CFG_FRC_NCTL_WAIT_OFFSET)
  #define RTL8291_REG_APCDIG_RSTN_SCK_M_FUNCHG_OFFSET                                                           (1)
  #define RTL8291_REG_APCDIG_RSTN_SCK_M_FUNCHG_MASK                                                             (0x1 << RTL8291_REG_APCDIG_RSTN_SCK_M_FUNCHG_OFFSET)
  #define RTL8291_REG_APCDIG_RSTN_APCDIG_RSTN_OFFSET                                                            (0)
  #define RTL8291_REG_APCDIG_RSTN_APCDIG_RSTN_MASK                                                              (0x1 << RTL8291_REG_APCDIG_RSTN_APCDIG_RSTN_OFFSET)

#define RTL8291_REG_IMOD_TH_ADDR                                                                                (0x381)
  #define RTL8291_REG_IMOD_TH_IMOD_THRESHOLD_OFFSET                                                             (0)
  #define RTL8291_REG_IMOD_TH_IMOD_THRESHOLD_MASK                                                               (0xFF << RTL8291_REG_IMOD_TH_IMOD_THRESHOLD_OFFSET)

#define RTL8291_REG_MAGIC_CODE_ADDR                                                                             (0x382)
  #define RTL8291_REG_MAGIC_CODE_MAGIC_CODE_OFFSET                                                              (0)
  #define RTL8291_REG_MAGIC_CODE_MAGIC_CODE_MASK                                                                (0xFF << RTL8291_REG_MAGIC_CODE_MAGIC_CODE_OFFSET)

#define RTL8291_REG_SW_VERSION_ADDR                                                                             (0x383)
  #define RTL8291_REG_SW_VERSION_SW_VERSION_OFFSET                                                              (0)
  #define RTL8291_REG_SW_VERSION_SW_VERSION_MASK                                                                (0xFF << RTL8291_REG_SW_VERSION_SW_VERSION_OFFSET)

#define RTL8291_REG_STATUS_1_ADDR                                                                               (0x384)
  #define RTL8291_REG_STATUS_1_PATCH_REG_CHECKSUM_ERROR_OFFSET                                                  (5)
  #define RTL8291_REG_STATUS_1_PATCH_REG_CHECKSUM_ERROR_MASK                                                    (0x1 << RTL8291_REG_STATUS_1_PATCH_REG_CHECKSUM_ERROR_OFFSET)
  #define RTL8291_REG_STATUS_1_PROM_CHECKSUM_ERROR_OFFSET                                                       (4)
  #define RTL8291_REG_STATUS_1_PROM_CHECKSUM_ERROR_MASK                                                         (0x1 << RTL8291_REG_STATUS_1_PROM_CHECKSUM_ERROR_OFFSET)
  #define RTL8291_REG_STATUS_1_DDMI_READY_STATUS_OFFSET                                                         (3)
  #define RTL8291_REG_STATUS_1_DDMI_READY_STATUS_MASK                                                           (0x1 << RTL8291_REG_STATUS_1_DDMI_READY_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_1_READY_STATUS_OFFSET                                                              (2)
  #define RTL8291_REG_STATUS_1_READY_STATUS_MASK                                                                (0x1 << RTL8291_REG_STATUS_1_READY_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_1_IROM_SOURCE_OFFSET                                                               (1)
  #define RTL8291_REG_STATUS_1_IROM_SOURCE_MASK                                                                 (0x1 << RTL8291_REG_STATUS_1_IROM_SOURCE_OFFSET)
  #define RTL8291_REG_STATUS_1_BYPASS_ANALOG_RESET_BYPASS_OFFSET                                                (0)
  #define RTL8291_REG_STATUS_1_BYPASS_ANALOG_RESET_BYPASS_MASK                                                  (0x1 << RTL8291_REG_STATUS_1_BYPASS_ANALOG_RESET_BYPASS_OFFSET)

#define RTL8291_REG_STATUS_2_ADDR                                                                               (0x385)
  #define RTL8291_REG_STATUS_2_LVCMP_LV_L_OFFSET                                                                (7)
  #define RTL8291_REG_STATUS_2_LVCMP_LV_L_MASK                                                                  (0x1 << RTL8291_REG_STATUS_2_LVCMP_LV_L_OFFSET)
  #define RTL8291_REG_STATUS_2_TEMP_VALID_OFFSET                                                                (6)
  #define RTL8291_REG_STATUS_2_TEMP_VALID_MASK                                                                  (0x1 << RTL8291_REG_STATUS_2_TEMP_VALID_OFFSET)
  #define RTL8291_REG_STATUS_2_DEBUG_MODE_STATUS_OFFSET                                                         (5)
  #define RTL8291_REG_STATUS_2_DEBUG_MODE_STATUS_MASK                                                           (0x1 << RTL8291_REG_STATUS_2_DEBUG_MODE_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_2_FAULT_STATUS_OFFSET                                                              (4)
  #define RTL8291_REG_STATUS_2_FAULT_STATUS_MASK                                                                (0x1 << RTL8291_REG_STATUS_2_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_2_TX_DIS_STATUS_OFFSET                                                             (3)
  #define RTL8291_REG_STATUS_2_TX_DIS_STATUS_MASK                                                               (0x1 << RTL8291_REG_STATUS_2_TX_DIS_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_2_RX_LOS_STATUS_OFFSET                                                             (2)
  #define RTL8291_REG_STATUS_2_RX_LOS_STATUS_MASK                                                               (0x1 << RTL8291_REG_STATUS_2_RX_LOS_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_2_EEPROM_DOWNLOAD_STATUS_OFFSET                                                    (1)
  #define RTL8291_REG_STATUS_2_EEPROM_DOWNLOAD_STATUS_MASK                                                      (0x1 << RTL8291_REG_STATUS_2_EEPROM_DOWNLOAD_STATUS_OFFSET)
  #define RTL8291_REG_STATUS_2_PATCH_REG_STATUS_OFFSET                                                          (0)
  #define RTL8291_REG_STATUS_2_PATCH_REG_STATUS_MASK                                                            (0x1 << RTL8291_REG_STATUS_2_PATCH_REG_STATUS_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION0_ADDR                                                                        (0x386)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_TX_SD_FAULT_TMR_LEN_OFFSET                                            (5)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_TX_SD_FAULT_TMR_LEN_MASK                                              (0x7 << RTL8291_REG_EXTRA_ADDITION0_CFG_TX_SD_FAULT_TMR_LEN_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION0_REG_EXTRA_ADDITION0_B4_OFFSET                                             (4)
  #define RTL8291_REG_EXTRA_ADDITION0_REG_EXTRA_ADDITION0_B4_MASK                                               (0x1 << RTL8291_REG_EXTRA_ADDITION0_REG_EXTRA_ADDITION0_B4_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_TX_SD_HT_AT_BENOFF_OFFSET                                             (3)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_TX_SD_HT_AT_BENOFF_MASK                                               (0x1 << RTL8291_REG_EXTRA_ADDITION0_CFG_TX_SD_HT_AT_BENOFF_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_CPUQ_EXT_BUS_DBG_MODE_OFFSET                                          (2)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_CPUQ_EXT_BUS_DBG_MODE_MASK                                            (0x1 << RTL8291_REG_EXTRA_ADDITION0_CFG_CPUQ_EXT_BUS_DBG_MODE_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_I2C_SLV_RTCE_NORMAL_OFFSET                                            (1)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_I2C_SLV_RTCE_NORMAL_MASK                                              (0x1 << RTL8291_REG_EXTRA_ADDITION0_CFG_I2C_SLV_RTCE_NORMAL_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_I2C_SLV_ARB_NORMAL_OFFSET                                             (0)
  #define RTL8291_REG_EXTRA_ADDITION0_CFG_I2C_SLV_ARB_NORMAL_MASK                                               (0x1 << RTL8291_REG_EXTRA_ADDITION0_CFG_I2C_SLV_ARB_NORMAL_OFFSET)

#define RTL8291_REG_CONTROL1_ADDR                                                                               (0x387)
  #define RTL8291_REG_CONTROL1_TX_BURST_EN_DIG_VALUE_OFFSET                                                     (7)
  #define RTL8291_REG_CONTROL1_TX_BURST_EN_DIG_VALUE_MASK                                                       (0x1 << RTL8291_REG_CONTROL1_TX_BURST_EN_DIG_VALUE_OFFSET)
  #define RTL8291_REG_CONTROL1_REG_CONTROL1_B6_OFFSET                                                           (6)
  #define RTL8291_REG_CONTROL1_REG_CONTROL1_B6_MASK                                                             (0x1 << RTL8291_REG_CONTROL1_REG_CONTROL1_B6_OFFSET)
  #define RTL8291_REG_CONTROL1_REG_CONTROL1_B5_OFFSET                                                           (5)
  #define RTL8291_REG_CONTROL1_REG_CONTROL1_B5_MASK                                                             (0x1 << RTL8291_REG_CONTROL1_REG_CONTROL1_B5_OFFSET)
  #define RTL8291_REG_CONTROL1_FREEZE_DDMI_UPDATE_OFFSET                                                        (4)
  #define RTL8291_REG_CONTROL1_FREEZE_DDMI_UPDATE_MASK                                                          (0x1 << RTL8291_REG_CONTROL1_FREEZE_DDMI_UPDATE_OFFSET)
  #define RTL8291_REG_CONTROL1_I2C_ROMCODE_WRITE_FINISH_OFFSET                                                  (3)
  #define RTL8291_REG_CONTROL1_I2C_ROMCODE_WRITE_FINISH_MASK                                                    (0x1 << RTL8291_REG_CONTROL1_I2C_ROMCODE_WRITE_FINISH_OFFSET)
  #define RTL8291_REG_CONTROL1_INTERNAL_MCU_DISABLE_OFFSET                                                      (2)
  #define RTL8291_REG_CONTROL1_INTERNAL_MCU_DISABLE_MASK                                                        (0x1 << RTL8291_REG_CONTROL1_INTERNAL_MCU_DISABLE_OFFSET)
  #define RTL8291_REG_CONTROL1_SYSTEM_SPEED_OFFSET                                                              (0)
  #define RTL8291_REG_CONTROL1_SYSTEM_SPEED_MASK                                                                (0x3 << RTL8291_REG_CONTROL1_SYSTEM_SPEED_OFFSET)

#define RTL8291_REG_CONTROL2_ADDR                                                                               (0x388)
  #define RTL8291_REG_CONTROL2_TX_SD_PIN_ENA_OFFSET                                                             (7)
  #define RTL8291_REG_CONTROL2_TX_SD_PIN_ENA_MASK                                                               (0x1 << RTL8291_REG_CONTROL2_TX_SD_PIN_ENA_OFFSET)
  #define RTL8291_REG_CONTROL2_LOS_PIN_NO_TRI_OFFSET                                                            (6)
  #define RTL8291_REG_CONTROL2_LOS_PIN_NO_TRI_MASK                                                              (0x1 << RTL8291_REG_CONTROL2_LOS_PIN_NO_TRI_OFFSET)
  #define RTL8291_REG_CONTROL2_RX_OVER_POWER_ACTION_OFFSET                                                      (4)
  #define RTL8291_REG_CONTROL2_RX_OVER_POWER_ACTION_MASK                                                        (0x3 << RTL8291_REG_CONTROL2_RX_OVER_POWER_ACTION_OFFSET)
  #define RTL8291_REG_CONTROL2_REG_CONTROL2_B3_OFFSET                                                           (3)
  #define RTL8291_REG_CONTROL2_REG_CONTROL2_B3_MASK                                                             (0x1 << RTL8291_REG_CONTROL2_REG_CONTROL2_B3_OFFSET)
  #define RTL8291_REG_CONTROL2_REG_CONTROL2_B2_OFFSET                                                           (2)
  #define RTL8291_REG_CONTROL2_REG_CONTROL2_B2_MASK                                                             (0x1 << RTL8291_REG_CONTROL2_REG_CONTROL2_B2_OFFSET)
  #define RTL8291_REG_CONTROL2_TX_DIS_CTL_OFFSET                                                                (0)
  #define RTL8291_REG_CONTROL2_TX_DIS_CTL_MASK                                                                  (0x3 << RTL8291_REG_CONTROL2_TX_DIS_CTL_OFFSET)

#define RTL8291_REG_CONTROL3_ADDR                                                                               (0x389)
  #define RTL8291_REG_CONTROL3_RSSI_SOURCE_OFFSET                                                               (7)
  #define RTL8291_REG_CONTROL3_RSSI_SOURCE_MASK                                                                 (0x1 << RTL8291_REG_CONTROL3_RSSI_SOURCE_OFFSET)
  #define RTL8291_REG_CONTROL3_APCDIG_RO_CLK_INV_OFFSET                                                         (6)
  #define RTL8291_REG_CONTROL3_APCDIG_RO_CLK_INV_MASK                                                           (0x1 << RTL8291_REG_CONTROL3_APCDIG_RO_CLK_INV_OFFSET)
  #define RTL8291_REG_CONTROL3_TX_DIS_PIN_TIME_CHECK_OFFSET                                                     (5)
  #define RTL8291_REG_CONTROL3_TX_DIS_PIN_TIME_CHECK_MASK                                                       (0x1 << RTL8291_REG_CONTROL3_TX_DIS_PIN_TIME_CHECK_OFFSET)
  #define RTL8291_REG_CONTROL3_DDMI_TX_DIS_HW_ENABLE_OFFSET                                                     (4)
  #define RTL8291_REG_CONTROL3_DDMI_TX_DIS_HW_ENABLE_MASK                                                       (0x1 << RTL8291_REG_CONTROL3_DDMI_TX_DIS_HW_ENABLE_OFFSET)
  #define RTL8291_REG_CONTROL3_DDMI_TX_DIS_OFFSET                                                               (3)
  #define RTL8291_REG_CONTROL3_DDMI_TX_DIS_MASK                                                                 (0x1 << RTL8291_REG_CONTROL3_DDMI_TX_DIS_OFFSET)
  #define RTL8291_REG_CONTROL3_UNDER_TX_DIS_RELEASE_OFFSET                                                      (2)
  #define RTL8291_REG_CONTROL3_UNDER_TX_DIS_RELEASE_MASK                                                        (0x1 << RTL8291_REG_CONTROL3_UNDER_TX_DIS_RELEASE_OFFSET)
  #define RTL8291_REG_CONTROL3_UNDER_RX_OVER_POWER_RELEASE_OFFSET                                               (1)
  #define RTL8291_REG_CONTROL3_UNDER_RX_OVER_POWER_RELEASE_MASK                                                 (0x1 << RTL8291_REG_CONTROL3_UNDER_RX_OVER_POWER_RELEASE_OFFSET)
  #define RTL8291_REG_CONTROL3_UNDER_FAULT_RELEASE_OFFSET                                                       (0)
  #define RTL8291_REG_CONTROL3_UNDER_FAULT_RELEASE_MASK                                                         (0x1 << RTL8291_REG_CONTROL3_UNDER_FAULT_RELEASE_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION1_ADDR                                                                        (0x38A)
  #define RTL8291_REG_EXTRA_ADDITION1_CFG_LOS_INT_LEVEL_TRIGGER_OFFSET                                          (7)
  #define RTL8291_REG_EXTRA_ADDITION1_CFG_LOS_INT_LEVEL_TRIGGER_MASK                                            (0x1 << RTL8291_REG_EXTRA_ADDITION1_CFG_LOS_INT_LEVEL_TRIGGER_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION1_CFG_LOS_SINGLE_TRIGGER_OFFSET                                             (6)
  #define RTL8291_REG_EXTRA_ADDITION1_CFG_LOS_SINGLE_TRIGGER_MASK                                               (0x1 << RTL8291_REG_EXTRA_ADDITION1_CFG_LOS_SINGLE_TRIGGER_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION1_CFG_BEN_OFF_OT_LEN_OFFSET                                                 (4)
  #define RTL8291_REG_EXTRA_ADDITION1_CFG_BEN_OFF_OT_LEN_MASK                                                   (0x3 << RTL8291_REG_EXTRA_ADDITION1_CFG_BEN_OFF_OT_LEN_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION1_DBG_CTRL_RSSI_OFFSET                                                      (0)
  #define RTL8291_REG_EXTRA_ADDITION1_DBG_CTRL_RSSI_MASK                                                        (0xF << RTL8291_REG_EXTRA_ADDITION1_DBG_CTRL_RSSI_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION2_ADDR                                                                        (0x38B)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_LOS_DEBNE_LENGTH_OFFSET                                               (6)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_LOS_DEBNE_LENGTH_MASK                                                 (0x3 << RTL8291_REG_EXTRA_ADDITION2_CFG_LOS_DEBNE_LENGTH_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_FORCE_LOS_OFFSET                                             (5)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_FORCE_LOS_MASK                                               (0x1 << RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_FORCE_LOS_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_LA_OFFSET                                                 (4)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_LA_MASK                                                   (0x1 << RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_LA_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_BOOSTER_OFFSET                                            (3)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_BOOSTER_MASK                                              (0x1 << RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_BOOSTER_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_RSSI_OFFSET                                               (2)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_RSSI_MASK                                                 (0x1 << RTL8291_REG_EXTRA_ADDITION2_CFG_RX_SLEEP_PD_RSSI_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_SW_RX_SLEEP_OFFSET                                                    (1)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_SW_RX_SLEEP_MASK                                                      (0x1 << RTL8291_REG_EXTRA_ADDITION2_CFG_SW_RX_SLEEP_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_SDA_M_FUNCHG_OFFSET                                                   (0)
  #define RTL8291_REG_EXTRA_ADDITION2_CFG_SDA_M_FUNCHG_MASK                                                     (0x1 << RTL8291_REG_EXTRA_ADDITION2_CFG_SDA_M_FUNCHG_OFFSET)

#define RTL8291_REG_SW_INT_CODE_ADDR                                                                            (0x38C)
  #define RTL8291_REG_SW_INT_CODE_SW_REQ_CODE_OFFSET                                                            (0)
  #define RTL8291_REG_SW_INT_CODE_SW_REQ_CODE_MASK                                                              (0xFF << RTL8291_REG_SW_INT_CODE_SW_REQ_CODE_OFFSET)

#define RTL8291_REG_INT_MASK1_ADDR                                                                              (0x38D)
  #define RTL8291_REG_INT_MASK1_TX_DIS_INT_MASK_OFFSET                                                          (7)
  #define RTL8291_REG_INT_MASK1_TX_DIS_INT_MASK_MASK                                                            (0x1 << RTL8291_REG_INT_MASK1_TX_DIS_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_DDMI_TX_DIS_INT_MASK_OFFSET                                                     (6)
  #define RTL8291_REG_INT_MASK1_DDMI_TX_DIS_INT_MASK_MASK                                                       (0x1 << RTL8291_REG_INT_MASK1_DDMI_TX_DIS_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_DDMI_WRITE_INT_MASK_OFFSET                                                      (5)
  #define RTL8291_REG_INT_MASK1_DDMI_WRITE_INT_MASK_MASK                                                        (0x1 << RTL8291_REG_INT_MASK1_DDMI_WRITE_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_FAULT_RELEASE_INT_MASK_OFFSET                                                   (4)
  #define RTL8291_REG_INT_MASK1_FAULT_RELEASE_INT_MASK_MASK                                                     (0x1 << RTL8291_REG_INT_MASK1_FAULT_RELEASE_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_FAULT_INT_MASK_OFFSET                                                           (3)
  #define RTL8291_REG_INT_MASK1_FAULT_INT_MASK_MASK                                                             (0x1 << RTL8291_REG_INT_MASK1_FAULT_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_LOST_INT_MASK_OFFSET                                                            (2)
  #define RTL8291_REG_INT_MASK1_LOST_INT_MASK_MASK                                                              (0x1 << RTL8291_REG_INT_MASK1_LOST_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_RSSI_ER_INT_MASK_OFFSET                                                         (1)
  #define RTL8291_REG_INT_MASK1_RSSI_ER_INT_MASK_MASK                                                           (0x1 << RTL8291_REG_INT_MASK1_RSSI_ER_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK1_TEMP_CHANGE_INT_MASK_OFFSET                                                     (0)
  #define RTL8291_REG_INT_MASK1_TEMP_CHANGE_INT_MASK_MASK                                                       (0x1 << RTL8291_REG_INT_MASK1_TEMP_CHANGE_INT_MASK_OFFSET)

#define RTL8291_REG_INT_MASK2_ADDR                                                                              (0x38E)
  #define RTL8291_REG_INT_MASK2_AUTO_POWER_LEVEL_INT_MASK_OFFSET                                                (7)
  #define RTL8291_REG_INT_MASK2_AUTO_POWER_LEVEL_INT_MASK_MASK                                                  (0x1 << RTL8291_REG_INT_MASK2_AUTO_POWER_LEVEL_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_RX_SLEEP_INT_MASK_OFFSET                                                        (6)
  #define RTL8291_REG_INT_MASK2_RX_SLEEP_INT_MASK_MASK                                                          (0x1 << RTL8291_REG_INT_MASK2_RX_SLEEP_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_TX_SD_TOGGLE_INT_MASK_OFFSET                                                    (5)
  #define RTL8291_REG_INT_MASK2_TX_SD_TOGGLE_INT_MASK_MASK                                                      (0x1 << RTL8291_REG_INT_MASK2_TX_SD_TOGGLE_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_UNDER_TX_DIS_RELEASE_INT_MASK_OFFSET                                            (4)
  #define RTL8291_REG_INT_MASK2_UNDER_TX_DIS_RELEASE_INT_MASK_MASK                                              (0x1 << RTL8291_REG_INT_MASK2_UNDER_TX_DIS_RELEASE_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_UNDER_RX_OVER_POWER_RELEASE_INT_MASK_OFFSET                                     (3)
  #define RTL8291_REG_INT_MASK2_UNDER_RX_OVER_POWER_RELEASE_INT_MASK_MASK                                       (0x1 << RTL8291_REG_INT_MASK2_UNDER_RX_OVER_POWER_RELEASE_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_WDOG_TIMEOUT_FAULT_INT_STAUS_MASK_OFFSET                                        (2)
  #define RTL8291_REG_INT_MASK2_WDOG_TIMEOUT_FAULT_INT_STAUS_MASK_MASK                                          (0x1 << RTL8291_REG_INT_MASK2_WDOG_TIMEOUT_FAULT_INT_STAUS_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_RX_OVER_POWER_INT_MASK_OFFSET                                                   (1)
  #define RTL8291_REG_INT_MASK2_RX_OVER_POWER_INT_MASK_MASK                                                     (0x1 << RTL8291_REG_INT_MASK2_RX_OVER_POWER_INT_MASK_OFFSET)
  #define RTL8291_REG_INT_MASK2_SW_REQ_INT_MASK_OFFSET                                                          (0)
  #define RTL8291_REG_INT_MASK2_SW_REQ_INT_MASK_MASK                                                            (0x1 << RTL8291_REG_INT_MASK2_SW_REQ_INT_MASK_OFFSET)

#define RTL8291_REG_FORBID_0_ADDR                                                                               (0x38F)
  #define RTL8291_REG_FORBID_0_REG_FT_CONTROL_OFFSET                                                            (0)
  #define RTL8291_REG_FORBID_0_REG_FT_CONTROL_MASK                                                              (0xFF << RTL8291_REG_FORBID_0_REG_FT_CONTROL_OFFSET)

#define RTL8291_REG_INT_STATUS1_ADDR                                                                            (0x390)
  #define RTL8291_REG_INT_STATUS1_TX_DIS_INT_STATUS_OFFSET                                                      (7)
  #define RTL8291_REG_INT_STATUS1_TX_DIS_INT_STATUS_MASK                                                        (0x1 << RTL8291_REG_INT_STATUS1_TX_DIS_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_DDMI_TX_DIS_INT_STATUS_OFFSET                                                 (6)
  #define RTL8291_REG_INT_STATUS1_DDMI_TX_DIS_INT_STATUS_MASK                                                   (0x1 << RTL8291_REG_INT_STATUS1_DDMI_TX_DIS_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_DDMI_WRITE_INT_STAUS_OFFSET                                                   (5)
  #define RTL8291_REG_INT_STATUS1_DDMI_WRITE_INT_STAUS_MASK                                                     (0x1 << RTL8291_REG_INT_STATUS1_DDMI_WRITE_INT_STAUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_FAULT_RELEASE_INT_STATUS_OFFSET                                               (4)
  #define RTL8291_REG_INT_STATUS1_FAULT_RELEASE_INT_STATUS_MASK                                                 (0x1 << RTL8291_REG_INT_STATUS1_FAULT_RELEASE_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_FAULT_INT_STATUS_OFFSET                                                       (3)
  #define RTL8291_REG_INT_STATUS1_FAULT_INT_STATUS_MASK                                                         (0x1 << RTL8291_REG_INT_STATUS1_FAULT_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_LOST_INT_STATUS_OFFSET                                                        (2)
  #define RTL8291_REG_INT_STATUS1_LOST_INT_STATUS_MASK                                                          (0x1 << RTL8291_REG_INT_STATUS1_LOST_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_RSSI_ER_INT_STATUS_OFFSET                                                     (1)
  #define RTL8291_REG_INT_STATUS1_RSSI_ER_INT_STATUS_MASK                                                       (0x1 << RTL8291_REG_INT_STATUS1_RSSI_ER_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS1_TEMP_CHANGE_INT_STATUS_OFFSET                                                 (0)
  #define RTL8291_REG_INT_STATUS1_TEMP_CHANGE_INT_STATUS_MASK                                                   (0x1 << RTL8291_REG_INT_STATUS1_TEMP_CHANGE_INT_STATUS_OFFSET)

#define RTL8291_REG_INT_STATUS2_ADDR                                                                            (0x391)
  #define RTL8291_REG_INT_STATUS2_AUTO_POWER_LEVEL_INT_OFFSET                                                   (7)
  #define RTL8291_REG_INT_STATUS2_AUTO_POWER_LEVEL_INT_MASK                                                     (0x1 << RTL8291_REG_INT_STATUS2_AUTO_POWER_LEVEL_INT_OFFSET)
  #define RTL8291_REG_INT_STATUS2_RX_SLEEP_INT_OFFSET                                                           (6)
  #define RTL8291_REG_INT_STATUS2_RX_SLEEP_INT_MASK                                                             (0x1 << RTL8291_REG_INT_STATUS2_RX_SLEEP_INT_OFFSET)
  #define RTL8291_REG_INT_STATUS2_TX_SD_TOGGLE_INT_OFFSET                                                       (5)
  #define RTL8291_REG_INT_STATUS2_TX_SD_TOGGLE_INT_MASK                                                         (0x1 << RTL8291_REG_INT_STATUS2_TX_SD_TOGGLE_INT_OFFSET)
  #define RTL8291_REG_INT_STATUS2_UNDER_TX_DIS_RELEASE_INT_OFFSET                                               (4)
  #define RTL8291_REG_INT_STATUS2_UNDER_TX_DIS_RELEASE_INT_MASK                                                 (0x1 << RTL8291_REG_INT_STATUS2_UNDER_TX_DIS_RELEASE_INT_OFFSET)
  #define RTL8291_REG_INT_STATUS2_UNDER_RX_OVER_POWER_RELEASE_INT_OFFSET                                        (3)
  #define RTL8291_REG_INT_STATUS2_UNDER_RX_OVER_POWER_RELEASE_INT_MASK                                          (0x1 << RTL8291_REG_INT_STATUS2_UNDER_RX_OVER_POWER_RELEASE_INT_OFFSET)
  #define RTL8291_REG_INT_STATUS2_WDOG_TIMEOUT_FAULT_INT_STAUS_OFFSET                                           (2)
  #define RTL8291_REG_INT_STATUS2_WDOG_TIMEOUT_FAULT_INT_STAUS_MASK                                             (0x1 << RTL8291_REG_INT_STATUS2_WDOG_TIMEOUT_FAULT_INT_STAUS_OFFSET)
  #define RTL8291_REG_INT_STATUS2_RX_OVER_POWER_INT_STATUS_OFFSET                                               (1)
  #define RTL8291_REG_INT_STATUS2_RX_OVER_POWER_INT_STATUS_MASK                                                 (0x1 << RTL8291_REG_INT_STATUS2_RX_OVER_POWER_INT_STATUS_OFFSET)
  #define RTL8291_REG_INT_STATUS2_SW_REQ_INT_STATUS_OFFSET                                                      (0)
  #define RTL8291_REG_INT_STATUS2_SW_REQ_INT_STATUS_MASK                                                        (0x1 << RTL8291_REG_INT_STATUS2_SW_REQ_INT_STATUS_OFFSET)

#define RTL8291_REG_DDMI_INT_STATUS_ADDR                                                                        (0x392)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P7_INT_OFFSET                                                        (7)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P7_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P7_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P6_INT_OFFSET                                                        (6)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P6_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P6_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P5_INT_OFFSET                                                        (5)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P5_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P5_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P4_INT_OFFSET                                                        (4)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P4_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P4_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P3_INT_OFFSET                                                        (3)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P3_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P3_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P2_INT_OFFSET                                                        (2)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P2_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P2_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P1_INT_OFFSET                                                        (1)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P1_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P1_INT_OFFSET)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P0_INT_OFFSET                                                        (0)
  #define RTL8291_REG_DDMI_INT_STATUS_DDMI_P0_INT_MASK                                                          (0x1 << RTL8291_REG_DDMI_INT_STATUS_DDMI_P0_INT_OFFSET)

#define RTL8291_REG_TEMP_INT_OFFSET_ADDR                                                                        (0x393)
  #define RTL8291_REG_TEMP_INT_OFFSET_TEMPERATURE_OFFSET_FRACTION_OFFSET                                        (3)
  #define RTL8291_REG_TEMP_INT_OFFSET_TEMPERATURE_OFFSET_FRACTION_MASK                                          (0x3 << RTL8291_REG_TEMP_INT_OFFSET_TEMPERATURE_OFFSET_FRACTION_OFFSET)
  #define RTL8291_REG_TEMP_INT_OFFSET_TEMPERATURE_OFFSET_INTERGET_OFFSET                                        (0)
  #define RTL8291_REG_TEMP_INT_OFFSET_TEMPERATURE_OFFSET_INTERGET_MASK                                          (0x7 << RTL8291_REG_TEMP_INT_OFFSET_TEMPERATURE_OFFSET_INTERGET_OFFSET)

#define RTL8291_REG_DIG_EXTRA_CTL_0_ADDR                                                                        (0x394)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B4_OFFSET                                             (4)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B4_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B4_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B3_OFFSET                                             (3)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B3_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B3_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B2_OFFSET                                             (2)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B2_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B2_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B1_OFFSET                                             (1)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B1_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B1_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B0_OFFSET                                             (0)
  #define RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B0_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_CTL_0_REG_DIG_EXTRA_CTL_0_B0_OFFSET)

#define RTL8291_REG_DIG_EXTRA_STS_0_ADDR                                                                        (0x395)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B7_OFFSET                                             (7)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B7_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B7_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B6_OFFSET                                             (6)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B6_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B6_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B5_OFFSET                                             (5)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B5_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B5_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B4_OFFSET                                             (4)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B4_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B4_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B3_OFFSET                                             (3)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B3_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B3_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B2_OFFSET                                             (2)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B2_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B2_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B1_OFFSET                                             (1)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B1_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B1_OFFSET)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B0_OFFSET                                             (0)
  #define RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B0_MASK                                               (0x1 << RTL8291_REG_DIG_EXTRA_STS_0_REG_DIG_EXTRA_STS_0_B0_OFFSET)

#define RTL8291_REG_LUT_CONTROL0_ADDR                                                                           (0x396)
  #define RTL8291_REG_LUT_CONTROL0_APD_OFFSET_OFFSET                                                            (6)
  #define RTL8291_REG_LUT_CONTROL0_APD_OFFSET_MASK                                                              (0x3 << RTL8291_REG_LUT_CONTROL0_APD_OFFSET_OFFSET)
  #define RTL8291_REG_LUT_CONTROL0_APD_MODE_OFFSET                                                              (4)
  #define RTL8291_REG_LUT_CONTROL0_APD_MODE_MASK                                                                (0x3 << RTL8291_REG_LUT_CONTROL0_APD_MODE_OFFSET)
  #define RTL8291_REG_LUT_CONTROL0_APD_LUT_LOOKUP_ENABLE_OFFSET                                                 (3)
  #define RTL8291_REG_LUT_CONTROL0_APD_LUT_LOOKUP_ENABLE_MASK                                                   (0x1 << RTL8291_REG_LUT_CONTROL0_APD_LUT_LOOKUP_ENABLE_OFFSET)
  #define RTL8291_REG_LUT_CONTROL0_TX_LUT_LOOKUP_ENABLE_OFFSET                                                  (2)
  #define RTL8291_REG_LUT_CONTROL0_TX_LUT_LOOKUP_ENABLE_MASK                                                    (0x1 << RTL8291_REG_LUT_CONTROL0_TX_LUT_LOOKUP_ENABLE_OFFSET)
  #define RTL8291_REG_LUT_CONTROL0_TX_LUT_SOURCE_OFFSET                                                         (1)
  #define RTL8291_REG_LUT_CONTROL0_TX_LUT_SOURCE_MASK                                                           (0x1 << RTL8291_REG_LUT_CONTROL0_TX_LUT_SOURCE_OFFSET)
  #define RTL8291_REG_LUT_CONTROL0_APD_LUT_SOURCE_OFFSET                                                        (0)
  #define RTL8291_REG_LUT_CONTROL0_APD_LUT_SOURCE_MASK                                                          (0x1 << RTL8291_REG_LUT_CONTROL0_APD_LUT_SOURCE_OFFSET)

#define RTL8291_REG_LUT_CONTROL1_ADDR                                                                           (0x397)
  #define RTL8291_REG_LUT_CONTROL1_CFG_TXAPD_LUT_START_OFFSET                                                   (7)
  #define RTL8291_REG_LUT_CONTROL1_CFG_TXAPD_LUT_START_MASK                                                     (0x1 << RTL8291_REG_LUT_CONTROL1_CFG_TXAPD_LUT_START_OFFSET)
  #define RTL8291_REG_LUT_CONTROL1_TRIG_LUT_RELOOK_OFFSET                                                       (6)
  #define RTL8291_REG_LUT_CONTROL1_TRIG_LUT_RELOOK_MASK                                                         (0x1 << RTL8291_REG_LUT_CONTROL1_TRIG_LUT_RELOOK_OFFSET)
  #define RTL8291_REG_LUT_CONTROL1_APD_LUT_STEP_SIZE_OFFSET                                                     (4)
  #define RTL8291_REG_LUT_CONTROL1_APD_LUT_STEP_SIZE_MASK                                                       (0x3 << RTL8291_REG_LUT_CONTROL1_APD_LUT_STEP_SIZE_OFFSET)
  #define RTL8291_REG_LUT_CONTROL1_TX_BIAS_LUT_STEP_SIZE_OFFSET                                                 (2)
  #define RTL8291_REG_LUT_CONTROL1_TX_BIAS_LUT_STEP_SIZE_MASK                                                   (0x3 << RTL8291_REG_LUT_CONTROL1_TX_BIAS_LUT_STEP_SIZE_OFFSET)
  #define RTL8291_REG_LUT_CONTROL1_TX_MOD_LUT_STEP_SIZE_OFFSET                                                  (0)
  #define RTL8291_REG_LUT_CONTROL1_TX_MOD_LUT_STEP_SIZE_MASK                                                    (0x3 << RTL8291_REG_LUT_CONTROL1_TX_MOD_LUT_STEP_SIZE_OFFSET)

#define RTL8291_REG_POLARITY_ADDR                                                                               (0x398)
  #define RTL8291_REG_POLARITY_POL_DUMMY_OFFSET                                                                 (5)
  #define RTL8291_REG_POLARITY_POL_DUMMY_MASK                                                                   (0x7 << RTL8291_REG_POLARITY_POL_DUMMY_OFFSET)
  #define RTL8291_REG_POLARITY_I2C_S_SDA_ADD_DELAY_OFFSET                                                       (4)
  #define RTL8291_REG_POLARITY_I2C_S_SDA_ADD_DELAY_MASK                                                         (0x1 << RTL8291_REG_POLARITY_I2C_S_SDA_ADD_DELAY_OFFSET)
  #define RTL8291_REG_POLARITY_FAULT_TEST_POLARITY_OFFSET                                                       (3)
  #define RTL8291_REG_POLARITY_FAULT_TEST_POLARITY_MASK                                                         (0x1 << RTL8291_REG_POLARITY_FAULT_TEST_POLARITY_OFFSET)
  #define RTL8291_REG_POLARITY_TX_DIS_POLARITY_CTL_OFFSET                                                       (2)
  #define RTL8291_REG_POLARITY_TX_DIS_POLARITY_CTL_MASK                                                         (0x1 << RTL8291_REG_POLARITY_TX_DIS_POLARITY_CTL_OFFSET)
  #define RTL8291_REG_POLARITY_TX_SD_POLARITY_CTL_OFFSET                                                        (1)
  #define RTL8291_REG_POLARITY_TX_SD_POLARITY_CTL_MASK                                                          (0x1 << RTL8291_REG_POLARITY_TX_SD_POLARITY_CTL_OFFSET)
  #define RTL8291_REG_POLARITY_LOS_SD_POLARITY_CTL_OFFSET                                                       (0)
  #define RTL8291_REG_POLARITY_LOS_SD_POLARITY_CTL_MASK                                                         (0x1 << RTL8291_REG_POLARITY_LOS_SD_POLARITY_CTL_OFFSET)

#define RTL8291_REG_FAULT_CTL_ADDR                                                                              (0x399)
  #define RTL8291_REG_FAULT_CTL_WDOG_TOUT_ACTION_OFFSET                                                         (5)
  #define RTL8291_REG_FAULT_CTL_WDOG_TOUT_ACTION_MASK                                                           (0x3 << RTL8291_REG_FAULT_CTL_WDOG_TOUT_ACTION_OFFSET)
  #define RTL8291_REG_FAULT_CTL_FAULT_ACTION_OFFSET                                                             (3)
  #define RTL8291_REG_FAULT_CTL_FAULT_ACTION_MASK                                                               (0x3 << RTL8291_REG_FAULT_CTL_FAULT_ACTION_OFFSET)
  #define RTL8291_REG_FAULT_CTL_FAULT_FORCE_OFFSET                                                              (2)
  #define RTL8291_REG_FAULT_CTL_FAULT_FORCE_MASK                                                                (0x1 << RTL8291_REG_FAULT_CTL_FAULT_FORCE_OFFSET)
  #define RTL8291_REG_FAULT_CTL_FAULT_LATCH_OFFSET                                                              (1)
  #define RTL8291_REG_FAULT_CTL_FAULT_LATCH_MASK                                                                (0x1 << RTL8291_REG_FAULT_CTL_FAULT_LATCH_OFFSET)
  #define RTL8291_REG_FAULT_CTL_FAULT_MODE_OFFSET                                                               (0)
  #define RTL8291_REG_FAULT_CTL_FAULT_MODE_MASK                                                                 (0x1 << RTL8291_REG_FAULT_CTL_FAULT_MODE_OFFSET)

#define RTL8291_REG_FAULT_INHIBIT_ADDR                                                                          (0x39A)
  #define RTL8291_REG_FAULT_INHIBIT_OVER_TEMP_FAULT_INHIBIT_OFFSET                                              (7)
  #define RTL8291_REG_FAULT_INHIBIT_OVER_TEMP_FAULT_INHIBIT_MASK                                                (0x1 << RTL8291_REG_FAULT_INHIBIT_OVER_TEMP_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_OVER_VOL_FAULT_INHIBIT_OFFSET                                               (6)
  #define RTL8291_REG_FAULT_INHIBIT_OVER_VOL_FAULT_INHIBIT_MASK                                                 (0x1 << RTL8291_REG_FAULT_INHIBIT_OVER_VOL_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_OVER_IMPD_FAULT_INHIBIT_OFFSET                                              (5)
  #define RTL8291_REG_FAULT_INHIBIT_OVER_IMPD_FAULT_INHIBIT_MASK                                                (0x1 << RTL8291_REG_FAULT_INHIBIT_OVER_IMPD_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_TX_LV_FAULT_INHIBIT_OFFSET                                                  (4)
  #define RTL8291_REG_FAULT_INHIBIT_TX_LV_FAULT_INHIBIT_MASK                                                    (0x1 << RTL8291_REG_FAULT_INHIBIT_TX_LV_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_BEN_TOO_LONG_FAULT_INHIBIT_OFFSET                                           (3)
  #define RTL8291_REG_FAULT_INHIBIT_BEN_TOO_LONG_FAULT_INHIBIT_MASK                                             (0x1 << RTL8291_REG_FAULT_INHIBIT_BEN_TOO_LONG_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_ANALOG_POWER_FAULT_INHIBIT_OFFSET                                           (2)
  #define RTL8291_REG_FAULT_INHIBIT_ANALOG_POWER_FAULT_INHIBIT_MASK                                             (0x1 << RTL8291_REG_FAULT_INHIBIT_ANALOG_POWER_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_TX_SD_FAULT_INHIBIT_OFFSET                                                  (1)
  #define RTL8291_REG_FAULT_INHIBIT_TX_SD_FAULT_INHIBIT_MASK                                                    (0x1 << RTL8291_REG_FAULT_INHIBIT_TX_SD_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT_TX_FAULT_INHIBIT_OFFSET                                                     (0)
  #define RTL8291_REG_FAULT_INHIBIT_TX_FAULT_INHIBIT_MASK                                                       (0x1 << RTL8291_REG_FAULT_INHIBIT_TX_FAULT_INHIBIT_OFFSET)

#define RTL8291_REG_FAULT_INHIBIT2_ADDR                                                                         (0x39B)
  #define RTL8291_REG_FAULT_INHIBIT2_TX_SD_TOO_LONG_FAULT_INHIBIT_OFFSET                                        (1)
  #define RTL8291_REG_FAULT_INHIBIT2_TX_SD_TOO_LONG_FAULT_INHIBIT_MASK                                          (0x1 << RTL8291_REG_FAULT_INHIBIT2_TX_SD_TOO_LONG_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_FAULT_INHIBIT2_SW_FAULT_STATUS_INHIBIT_OFFSET                                             (0)
  #define RTL8291_REG_FAULT_INHIBIT2_SW_FAULT_STATUS_INHIBIT_MASK                                               (0x1 << RTL8291_REG_FAULT_INHIBIT2_SW_FAULT_STATUS_INHIBIT_OFFSET)

#define RTL8291_REG_SW_FAULT_INHIBIT1_ADDR                                                                      (0x39C)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LTXPWR_FAULT_INHIBIT_OFFSET                                        (7)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LTXPWR_FAULT_INHIBIT_MASK                                          (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LTXPWR_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HTXPWR_FAULT_INHIBIT_OFFSET                                        (6)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HTXPWR_FAULT_INHIBIT_MASK                                          (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HTXPWR_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LBIAS_FAULT_INHIBIT_OFFSET                                         (5)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LBIAS_FAULT_INHIBIT_MASK                                           (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LBIAS_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HBIAS_FAULT_INHIBIT_OFFSET                                         (4)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HBIAS_FAULT_INHIBIT_MASK                                           (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HBIAS_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LVOL_FAULT_INHIBIT_OFFSET                                          (3)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LVOL_FAULT_INHIBIT_MASK                                            (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LVOL_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HVOL_FAULT_INHIBIT_OFFSET                                          (2)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HVOL_FAULT_INHIBIT_MASK                                            (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HVOL_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LTEMP_FAULT_INHIBIT_OFFSET                                         (1)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LTEMP_FAULT_INHIBIT_MASK                                           (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_LTEMP_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HTEMP_FAULT_INHIBIT_OFFSET                                         (0)
  #define RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HTEMP_FAULT_INHIBIT_MASK                                           (0x1 << RTL8291_REG_SW_FAULT_INHIBIT1_OVER_HTEMP_FAULT_INHIBIT_OFFSET)

#define RTL8291_REG_SW_FAULT_INHIBIT2_ADDR                                                                      (0x39D)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_EXTRA_FAULT_INHIBIT_OFFSET                                              (3)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_EXTRA_FAULT_INHIBIT_MASK                                                (0x1F << RTL8291_REG_SW_FAULT_INHIBIT2_EXTRA_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_OVER_MOD_FAULT_INHIBIT_OFFSET                                           (2)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_OVER_MOD_FAULT_INHIBIT_MASK                                             (0x1 << RTL8291_REG_SW_FAULT_INHIBIT2_OVER_MOD_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_OVER_LRXPWR_FAULT_INHIBIT_OFFSET                                        (1)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_OVER_LRXPWR_FAULT_INHIBIT_MASK                                          (0x1 << RTL8291_REG_SW_FAULT_INHIBIT2_OVER_LRXPWR_FAULT_INHIBIT_OFFSET)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_OVER_HRXPWR_FAULT_INHIBIT_OFFSET                                        (0)
  #define RTL8291_REG_SW_FAULT_INHIBIT2_OVER_HRXPWR_FAULT_INHIBIT_MASK                                          (0x1 << RTL8291_REG_SW_FAULT_INHIBIT2_OVER_HRXPWR_FAULT_INHIBIT_OFFSET)

#define RTL8291_REG_FORBID_1_ADDR                                                                               (0x39E)
  #define RTL8291_REG_FORBID_1_REG_FT_MODE_OFFSET                                                               (0)
  #define RTL8291_REG_FORBID_1_REG_FT_MODE_MASK                                                                 (0x3 << RTL8291_REG_FORBID_1_REG_FT_MODE_OFFSET)

#define RTL8291_REG_FAULT_STATUS_ADDR                                                                           (0x39F)
  #define RTL8291_REG_FAULT_STATUS_OVER_TEMP_FAULT_STATUS_OFFSET                                                (7)
  #define RTL8291_REG_FAULT_STATUS_OVER_TEMP_FAULT_STATUS_MASK                                                  (0x1 << RTL8291_REG_FAULT_STATUS_OVER_TEMP_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_OVER_VOL_FAULT_STATUS_OFFSET                                                 (6)
  #define RTL8291_REG_FAULT_STATUS_OVER_VOL_FAULT_STATUS_MASK                                                   (0x1 << RTL8291_REG_FAULT_STATUS_OVER_VOL_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_OVER_IMPD_FAULT_STATUS_OFFSET                                                (5)
  #define RTL8291_REG_FAULT_STATUS_OVER_IMPD_FAULT_STATUS_MASK                                                  (0x1 << RTL8291_REG_FAULT_STATUS_OVER_IMPD_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_TX_LV_FAULT_STATUS_OFFSET                                                    (4)
  #define RTL8291_REG_FAULT_STATUS_TX_LV_FAULT_STATUS_MASK                                                      (0x1 << RTL8291_REG_FAULT_STATUS_TX_LV_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_BEN_TOO_LONG_FAULT_STATUS_OFFSET                                             (3)
  #define RTL8291_REG_FAULT_STATUS_BEN_TOO_LONG_FAULT_STATUS_MASK                                               (0x1 << RTL8291_REG_FAULT_STATUS_BEN_TOO_LONG_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_ANALOG_POWER_FAULT_STATUS_OFFSET                                             (2)
  #define RTL8291_REG_FAULT_STATUS_ANALOG_POWER_FAULT_STATUS_MASK                                               (0x1 << RTL8291_REG_FAULT_STATUS_ANALOG_POWER_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_TX_SD_FAULT_STATUS_OFFSET                                                    (1)
  #define RTL8291_REG_FAULT_STATUS_TX_SD_FAULT_STATUS_MASK                                                      (0x1 << RTL8291_REG_FAULT_STATUS_TX_SD_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS_TX_FAULT_STATUS_OFFSET                                                       (0)
  #define RTL8291_REG_FAULT_STATUS_TX_FAULT_STATUS_MASK                                                         (0x1 << RTL8291_REG_FAULT_STATUS_TX_FAULT_STATUS_OFFSET)

#define RTL8291_REG_FAULT_STATUS2_ADDR                                                                          (0x3A0)
  #define RTL8291_REG_FAULT_STATUS2_TX_SD_TOO_LONG_FAULT_STATUS_OFFSET                                          (1)
  #define RTL8291_REG_FAULT_STATUS2_TX_SD_TOO_LONG_FAULT_STATUS_MASK                                            (0x1 << RTL8291_REG_FAULT_STATUS2_TX_SD_TOO_LONG_FAULT_STATUS_OFFSET)
  #define RTL8291_REG_FAULT_STATUS2_SW_FAULT_STATUS_OFFSET                                                      (0)
  #define RTL8291_REG_FAULT_STATUS2_SW_FAULT_STATUS_MASK                                                        (0x1 << RTL8291_REG_FAULT_STATUS2_SW_FAULT_STATUS_OFFSET)

#define RTL8291_REG_SW_FAULT_STATUS1_ADDR                                                                       (0x3A1)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LTXPWR_FAULT_OFFSET                                                 (7)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LTXPWR_FAULT_MASK                                                   (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_LTXPWR_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HTXPWR_FAULT_OFFSET                                                 (6)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HTXPWR_FAULT_MASK                                                   (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_HTXPWR_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LBIAS_FAULT_OFFSET                                                  (5)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LBIAS_FAULT_MASK                                                    (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_LBIAS_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HBIAS_FAULT_OFFSET                                                  (4)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HBIAS_FAULT_MASK                                                    (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_HBIAS_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LVOL_FAULT_OFFSET                                                   (3)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LVOL_FAULT_MASK                                                     (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_LVOL_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HVOL_FAULT_OFFSET                                                   (2)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HVOL_FAULT_MASK                                                     (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_HVOL_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LTEMP_FAULT_OFFSET                                                  (1)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_LTEMP_FAULT_MASK                                                    (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_LTEMP_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HTEMP_FAULT_OFFSET                                                  (0)
  #define RTL8291_REG_SW_FAULT_STATUS1_OVER_HTEMP_FAULT_MASK                                                    (0x1 << RTL8291_REG_SW_FAULT_STATUS1_OVER_HTEMP_FAULT_OFFSET)

#define RTL8291_REG_SW_FAULT_STATUS2_ADDR                                                                       (0x3A2)
  #define RTL8291_REG_SW_FAULT_STATUS2_OVER_MOD_FAULT_OFFSET                                                    (2)
  #define RTL8291_REG_SW_FAULT_STATUS2_OVER_MOD_FAULT_MASK                                                      (0x1 << RTL8291_REG_SW_FAULT_STATUS2_OVER_MOD_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS2_OVER_LRXPWR_FAULT_OFFSET                                                 (1)
  #define RTL8291_REG_SW_FAULT_STATUS2_OVER_LRXPWR_FAULT_MASK                                                   (0x1 << RTL8291_REG_SW_FAULT_STATUS2_OVER_LRXPWR_FAULT_OFFSET)
  #define RTL8291_REG_SW_FAULT_STATUS2_OVER_HRXPWR_FAULT_OFFSET                                                 (0)
  #define RTL8291_REG_SW_FAULT_STATUS2_OVER_HRXPWR_FAULT_MASK                                                   (0x1 << RTL8291_REG_SW_FAULT_STATUS2_OVER_HRXPWR_FAULT_OFFSET)

#define RTL8291_REG_DAC_HB_ADDR                                                                                 (0x3A3)
  #define RTL8291_REG_DAC_HB_DIN_L_8_1_OFFSET                                                                   (0)
  #define RTL8291_REG_DAC_HB_DIN_L_8_1_MASK                                                                     (0xFF << RTL8291_REG_DAC_HB_DIN_L_8_1_OFFSET)

#define RTL8291_REG_DAC_LB_ADDR                                                                                 (0x3A4)
  #define RTL8291_REG_DAC_LB_DIN_L_0_OFFSET                                                                     (0)
  #define RTL8291_REG_DAC_LB_DIN_L_0_MASK                                                                       (0x1 << RTL8291_REG_DAC_LB_DIN_L_0_OFFSET)

#define RTL8291_REG_EXT_RSSI_LOW_TH_ADDR                                                                        (0x3A5)
  #define RTL8291_REG_EXT_RSSI_LOW_TH_EXT_RSSI_LOW_THRESHOLD_OFFSET                                             (0)
  #define RTL8291_REG_EXT_RSSI_LOW_TH_EXT_RSSI_LOW_THRESHOLD_MASK                                               (0xFF << RTL8291_REG_EXT_RSSI_LOW_TH_EXT_RSSI_LOW_THRESHOLD_OFFSET)

#define RTL8291_REG_EXT_RSSI_HIGH_TH_ADDR                                                                       (0x3A6)
  #define RTL8291_REG_EXT_RSSI_HIGH_TH_EXT_RSSI_HIGH_THRESHOLD_OFFSET                                           (0)
  #define RTL8291_REG_EXT_RSSI_HIGH_TH_EXT_RSSI_HIGH_THRESHOLD_MASK                                             (0xFF << RTL8291_REG_EXT_RSSI_HIGH_TH_EXT_RSSI_HIGH_THRESHOLD_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION3_ADDR                                                                        (0x3A7)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_SDADC_POW_SEL_VAL_OFFSET                                          (6)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_SDADC_POW_SEL_VAL_MASK                                            (0x3 << RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_SDADC_POW_SEL_VAL_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_SDADC_POW_SEL_EN_OFFSET                                           (5)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_SDADC_POW_SEL_EN_MASK                                             (0x1 << RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_SDADC_POW_SEL_EN_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_CODE_NORMAL_SEL_OFFSET                                                (3)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_CODE_NORMAL_SEL_MASK                                                  (0x3 << RTL8291_REG_EXTRA_ADDITION3_CFG_CODE_NORMAL_SEL_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_TEMP_VALID_OFFSET                                                 (2)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_TEMP_VALID_MASK                                                   (0x1 << RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_TEMP_VALID_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_ISR_BLK_BY_IMR_OFFSET                                                 (1)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_ISR_BLK_BY_IMR_MASK                                                   (0x1 << RTL8291_REG_EXTRA_ADDITION3_CFG_ISR_BLK_BY_IMR_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_EEPROM_OK_OFFSET                                                  (0)
  #define RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_EEPROM_OK_MASK                                                    (0x1 << RTL8291_REG_EXTRA_ADDITION3_CFG_FRC_EEPROM_OK_OFFSET)

#define RTL8291_REG_RSSI_RSEL_0_ADDR                                                                            (0x3A8)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_RSEL_EXTRA_CONTROL_0_OFFSET                                               (7)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_RSEL_EXTRA_CONTROL_0_MASK                                                 (0x1 << RTL8291_REG_RSSI_RSEL_0_CFG_RSEL_EXTRA_CONTROL_0_OFFSET)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_RSSI_POWL_NO_TOGGLE_OFFSET                                                (6)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_RSSI_POWL_NO_TOGGLE_MASK                                                  (0x1 << RTL8291_REG_RSSI_RSEL_0_CFG_RSSI_POWL_NO_TOGGLE_OFFSET)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_AUTO_POWER_LEVEL_RSEL_HTH_OFFSET                                          (3)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_AUTO_POWER_LEVEL_RSEL_HTH_MASK                                            (0x7 << RTL8291_REG_RSSI_RSEL_0_CFG_AUTO_POWER_LEVEL_RSEL_HTH_OFFSET)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_AUTO_POWER_LEVEL_RSEL_LTH_OFFSET                                          (0)
  #define RTL8291_REG_RSSI_RSEL_0_CFG_AUTO_POWER_LEVEL_RSEL_LTH_MASK                                            (0x7 << RTL8291_REG_RSSI_RSEL_0_CFG_AUTO_POWER_LEVEL_RSEL_LTH_OFFSET)

#define RTL8291_REG_RSSI_RSEL_1_ADDR                                                                            (0x3A9)
  #define RTL8291_REG_RSSI_RSEL_1_CFG_RSEL_EXTRA_CONTROL_1_OFFSET                                               (3)
  #define RTL8291_REG_RSSI_RSEL_1_CFG_RSEL_EXTRA_CONTROL_1_MASK                                                 (0x1F << RTL8291_REG_RSSI_RSEL_1_CFG_RSEL_EXTRA_CONTROL_1_OFFSET)
  #define RTL8291_REG_RSSI_RSEL_1_RX_OVER_PWR_RSEL_TH_OFFSET                                                    (0)
  #define RTL8291_REG_RSSI_RSEL_1_RX_OVER_PWR_RSEL_TH_MASK                                                      (0x7 << RTL8291_REG_RSSI_RSEL_1_RX_OVER_PWR_RSEL_TH_OFFSET)

#define RTL8291_REG_RX_OVER_PWR_TH_ADDR                                                                         (0x3AA)
  #define RTL8291_REG_RX_OVER_PWR_TH_RX_OVER_PWR_TH_OFFSET                                                      (0)
  #define RTL8291_REG_RX_OVER_PWR_TH_RX_OVER_PWR_TH_MASK                                                        (0xFF << RTL8291_REG_RX_OVER_PWR_TH_RX_OVER_PWR_TH_OFFSET)

#define RTL8291_REG_IMPD_TH_0_ADDR                                                                              (0x3AB)
  #define RTL8291_REG_IMPD_TH_0_IMPD_THRESHOLD_0_OFFSET                                                         (0)
  #define RTL8291_REG_IMPD_TH_0_IMPD_THRESHOLD_0_MASK                                                           (0xFF << RTL8291_REG_IMPD_TH_0_IMPD_THRESHOLD_0_OFFSET)

#define RTL8291_REG_IMPD_TH_1_ADDR                                                                              (0x3AC)
  #define RTL8291_REG_IMPD_TH_1_IMPD_THRESHOLD_1_OFFSET                                                         (0)
  #define RTL8291_REG_IMPD_TH_1_IMPD_THRESHOLD_1_MASK                                                           (0xFF << RTL8291_REG_IMPD_TH_1_IMPD_THRESHOLD_1_OFFSET)

#define RTL8291_REG_TEMP_TH_ADDR                                                                                (0x3AD)
  #define RTL8291_REG_TEMP_TH_TEMP_THRESHOLD_OFFSET                                                             (0)
  #define RTL8291_REG_TEMP_TH_TEMP_THRESHOLD_MASK                                                               (0xFF << RTL8291_REG_TEMP_TH_TEMP_THRESHOLD_OFFSET)

#define RTL8291_REG_VOL_TH_ADDR                                                                                 (0x3AE)
  #define RTL8291_REG_VOL_TH_VOL_THRESHOLD_OFFSET                                                               (0)
  #define RTL8291_REG_VOL_TH_VOL_THRESHOLD_MASK                                                                 (0xFF << RTL8291_REG_VOL_TH_VOL_THRESHOLD_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION4_ADDR                                                                        (0x3AF)
  #define RTL8291_REG_EXTRA_ADDITION4_CFG_AUTO_POWER_LEVEL_HTH_H_OFFSET                                         (0)
  #define RTL8291_REG_EXTRA_ADDITION4_CFG_AUTO_POWER_LEVEL_HTH_H_MASK                                           (0xFF << RTL8291_REG_EXTRA_ADDITION4_CFG_AUTO_POWER_LEVEL_HTH_H_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION5_ADDR                                                                        (0x3B0)
  #define RTL8291_REG_EXTRA_ADDITION5_CFG_AUTO_POWER_LEVEL_LTH_H_OFFSET                                         (0)
  #define RTL8291_REG_EXTRA_ADDITION5_CFG_AUTO_POWER_LEVEL_LTH_H_MASK                                           (0xFF << RTL8291_REG_EXTRA_ADDITION5_CFG_AUTO_POWER_LEVEL_LTH_H_OFFSET)

#define RTL8291_REG_EXTRA_ADDITION6_ADDR                                                                        (0x3B1)
  #define RTL8291_REG_EXTRA_ADDITION6_CFG_AUTO_POWER_LEVEL_HTH_L_OFFSET                                         (4)
  #define RTL8291_REG_EXTRA_ADDITION6_CFG_AUTO_POWER_LEVEL_HTH_L_MASK                                           (0xF << RTL8291_REG_EXTRA_ADDITION6_CFG_AUTO_POWER_LEVEL_HTH_L_OFFSET)
  #define RTL8291_REG_EXTRA_ADDITION6_CFG_AUTO_POWER_LEVEL_LTH_L_OFFSET                                         (0)
  #define RTL8291_REG_EXTRA_ADDITION6_CFG_AUTO_POWER_LEVEL_LTH_L_MASK                                           (0xF << RTL8291_REG_EXTRA_ADDITION6_CFG_AUTO_POWER_LEVEL_LTH_L_OFFSET)

#define RTL8291_REG_READY_DELAY_ADDR                                                                            (0x3B2)
  #define RTL8291_REG_READY_DELAY_READY_DELAY_TIME_OFFSET                                                       (0)
  #define RTL8291_REG_READY_DELAY_READY_DELAY_TIME_MASK                                                         (0xFF << RTL8291_REG_READY_DELAY_READY_DELAY_TIME_OFFSET)

#define RTL8291_REG_DDMI_W_LCT_ADDR                                                                             (0x3B3)
  #define RTL8291_REG_DDMI_W_LCT_DDMI_WRITE_INT_GEN_COUNTER_LSB_OFFSET                                          (0)
  #define RTL8291_REG_DDMI_W_LCT_DDMI_WRITE_INT_GEN_COUNTER_LSB_MASK                                            (0xFF << RTL8291_REG_DDMI_W_LCT_DDMI_WRITE_INT_GEN_COUNTER_LSB_OFFSET)

#define RTL8291_REG_DDMI_W_HCT_ADDR                                                                             (0x3B4)
  #define RTL8291_REG_DDMI_W_HCT_DDMI_WRITE_INT_GEN_COUNTER_MSB_OFFSET                                          (0)
  #define RTL8291_REG_DDMI_W_HCT_DDMI_WRITE_INT_GEN_COUNTER_MSB_MASK                                            (0xFF << RTL8291_REG_DDMI_W_HCT_DDMI_WRITE_INT_GEN_COUNTER_MSB_OFFSET)

#define RTL8291_REG_DEBUG_CTL_ADDR                                                                              (0x3B5)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_2_OFFSET                                           (7)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_2_MASK                                             (0x1 << RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_2_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_1_OFFSET                                           (6)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_1_MASK                                             (0x1 << RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_1_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_0_OFFSET                                           (5)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_0_MASK                                             (0x1 << RTL8291_REG_DEBUG_CTL_DEBUGPIN_OUTPUT_ENABLE_GROUP_0_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DATAOUT_OUTPUT_ENABLE_OFFSET                                                    (4)
  #define RTL8291_REG_DEBUG_CTL_DATAOUT_OUTPUT_ENABLE_MASK                                                      (0x1 << RTL8291_REG_DEBUG_CTL_DATAOUT_OUTPUT_ENABLE_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_SLR_OFFSET                                                             (3)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_SLR_MASK                                                               (0x1 << RTL8291_REG_DEBUG_CTL_DEBUGPIN_SLR_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_DRI_OFFSET                                                             (2)
  #define RTL8291_REG_DEBUG_CTL_DEBUGPIN_DRI_MASK                                                               (0x1 << RTL8291_REG_DEBUG_CTL_DEBUGPIN_DRI_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DATAPIN_SLR_OFFSET                                                              (1)
  #define RTL8291_REG_DEBUG_CTL_DATAPIN_SLR_MASK                                                                (0x1 << RTL8291_REG_DEBUG_CTL_DATAPIN_SLR_OFFSET)
  #define RTL8291_REG_DEBUG_CTL_DATAPIN_DRI_OFFSET                                                              (0)
  #define RTL8291_REG_DEBUG_CTL_DATAPIN_DRI_MASK                                                                (0x1 << RTL8291_REG_DEBUG_CTL_DATAPIN_DRI_OFFSET)

#define RTL8291_REG_DEBUG_SL1_ADDR                                                                              (0x3B6)
  #define RTL8291_REG_DEBUG_SL1_DEBUG_SELECT_LSB_OFFSET                                                         (0)
  #define RTL8291_REG_DEBUG_SL1_DEBUG_SELECT_LSB_MASK                                                           (0xFF << RTL8291_REG_DEBUG_SL1_DEBUG_SELECT_LSB_OFFSET)

#define RTL8291_REG_DEBUG_SL2_ADDR                                                                              (0x3B7)
  #define RTL8291_REG_DEBUG_SL2_DEBUG_SELECT_MSB_OFFSET                                                         (0)
  #define RTL8291_REG_DEBUG_SL2_DEBUG_SELECT_MSB_MASK                                                           (0xFF << RTL8291_REG_DEBUG_SL2_DEBUG_SELECT_MSB_OFFSET)

#define RTL8291_REG_DEBUG_OUT0_ADDR                                                                             (0x3B8)
  #define RTL8291_REG_DEBUG_OUT0_DEBUG_OUTPUT_PART_0_OFFSET                                                     (0)
  #define RTL8291_REG_DEBUG_OUT0_DEBUG_OUTPUT_PART_0_MASK                                                       (0xFF << RTL8291_REG_DEBUG_OUT0_DEBUG_OUTPUT_PART_0_OFFSET)

#define RTL8291_REG_DEBUG_OUT1_ADDR                                                                             (0x3B9)
  #define RTL8291_REG_DEBUG_OUT1_DEBUG_OUTPUT_PART_1_OFFSET                                                     (0)
  #define RTL8291_REG_DEBUG_OUT1_DEBUG_OUTPUT_PART_1_MASK                                                       (0xFF << RTL8291_REG_DEBUG_OUT1_DEBUG_OUTPUT_PART_1_OFFSET)

#define RTL8291_REG_DEBUG_OUT2_ADDR                                                                             (0x3BA)
  #define RTL8291_REG_DEBUG_OUT2_DEBUG_OUTPUT_PART_2_OFFSET                                                     (0)
  #define RTL8291_REG_DEBUG_OUT2_DEBUG_OUTPUT_PART_2_MASK                                                       (0xFF << RTL8291_REG_DEBUG_OUT2_DEBUG_OUTPUT_PART_2_OFFSET)

#define RTL8291_REG_EXTRA_ADDR                                                                                  (0x3BB)
  #define RTL8291_REG_EXTRA_DPADRIGHT_SLR_OFFSET                                                                (5)
  #define RTL8291_REG_EXTRA_DPADRIGHT_SLR_MASK                                                                  (0x1 << RTL8291_REG_EXTRA_DPADRIGHT_SLR_OFFSET)
  #define RTL8291_REG_EXTRA_DPADRIGHT_DRI_OFFSET                                                                (4)
  #define RTL8291_REG_EXTRA_DPADRIGHT_DRI_MASK                                                                  (0x1 << RTL8291_REG_EXTRA_DPADRIGHT_DRI_OFFSET)
  #define RTL8291_REG_EXTRA_SW_REQ_STATUS_OFFSET                                                                (3)
  #define RTL8291_REG_EXTRA_SW_REQ_STATUS_MASK                                                                  (0x1 << RTL8291_REG_EXTRA_SW_REQ_STATUS_OFFSET)
  #define RTL8291_REG_EXTRA_C0C1_VALID_OFFSET                                                                   (2)
  #define RTL8291_REG_EXTRA_C0C1_VALID_MASK                                                                     (0x1 << RTL8291_REG_EXTRA_C0C1_VALID_OFFSET)
  #define RTL8291_REG_EXTRA_MCU_DDMI_READY_STATUS_OFFSET                                                        (1)
  #define RTL8291_REG_EXTRA_MCU_DDMI_READY_STATUS_MASK                                                          (0x1 << RTL8291_REG_EXTRA_MCU_DDMI_READY_STATUS_OFFSET)
  #define RTL8291_REG_EXTRA_MCU_READY_STATUS_OFFSET                                                             (0)
  #define RTL8291_REG_EXTRA_MCU_READY_STATUS_MASK                                                               (0x1 << RTL8291_REG_EXTRA_MCU_READY_STATUS_OFFSET)

#define RTL8291_REG_EXTRA_CONTROL1_ADDR                                                                         (0x3BC)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_TX_SAVE_POWER_EX_MODE_OFFSET                                           (7)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_TX_SAVE_POWER_EX_MODE_MASK                                             (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_TX_SAVE_POWER_EX_MODE_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_TX_DIS_EDGE_TRIGGER_OFFSET                                             (6)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_TX_DIS_EDGE_TRIGGER_MASK                                               (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_TX_DIS_EDGE_TRIGGER_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_REG_EXTRA_CONTROL1_B5_OFFSET                                               (5)
  #define RTL8291_REG_EXTRA_CONTROL1_REG_EXTRA_CONTROL1_B5_MASK                                                 (0x1 << RTL8291_REG_EXTRA_CONTROL1_REG_EXTRA_CONTROL1_B5_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_DW8051_INT_OPEN_DRAIN_OFFSET                                           (4)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_DW8051_INT_OPEN_DRAIN_MASK                                             (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_DW8051_INT_OPEN_DRAIN_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_FAULT_OPEN_DRAIN_OFFSET                                                (3)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_FAULT_OPEN_DRAIN_MASK                                                  (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_FAULT_OPEN_DRAIN_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_TX_SD_ORI_FUNC_OFFSET                                                  (2)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_TX_SD_ORI_FUNC_MASK                                                    (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_TX_SD_ORI_FUNC_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_DW8051_INT_MX_POL_OFFSET                                               (1)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_DW8051_INT_MX_POL_MASK                                                 (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_DW8051_INT_MX_POL_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_PATTERN_OUT_SLOW_OFFSET                                                (0)
  #define RTL8291_REG_EXTRA_CONTROL1_CFG_PATTERN_OUT_SLOW_MASK                                                  (0x1 << RTL8291_REG_EXTRA_CONTROL1_CFG_PATTERN_OUT_SLOW_OFFSET)

#define RTL8291_REG_EXTRA_STATUS1_ADDR                                                                          (0x3BD)
  #define RTL8291_REG_EXTRA_STATUS1_CFG_I2C_NO_PIPELINE_OFFSET                                                  (7)
  #define RTL8291_REG_EXTRA_STATUS1_CFG_I2C_NO_PIPELINE_MASK                                                    (0x1 << RTL8291_REG_EXTRA_STATUS1_CFG_I2C_NO_PIPELINE_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_CFG_INT_OD_POL_OFFSET                                                       (6)
  #define RTL8291_REG_EXTRA_STATUS1_CFG_INT_OD_POL_MASK                                                         (0x1 << RTL8291_REG_EXTRA_STATUS1_CFG_INT_OD_POL_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_ST_TX_NORMAL_POW_OFFSET                                                     (5)
  #define RTL8291_REG_EXTRA_STATUS1_ST_TX_NORMAL_POW_MASK                                                       (0x1 << RTL8291_REG_EXTRA_STATUS1_ST_TX_NORMAL_POW_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_ST_TX_SD_OFFSET                                                             (4)
  #define RTL8291_REG_EXTRA_STATUS1_ST_TX_SD_MASK                                                               (0x1 << RTL8291_REG_EXTRA_STATUS1_ST_TX_SD_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_ST_INTERRUPT_PIN_STATUS_OFFSET                                              (3)
  #define RTL8291_REG_EXTRA_STATUS1_ST_INTERRUPT_PIN_STATUS_MASK                                                (0x1 << RTL8291_REG_EXTRA_STATUS1_ST_INTERRUPT_PIN_STATUS_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_REG_EXTRA_STATUS1_B2_OFFSET                                                 (2)
  #define RTL8291_REG_EXTRA_STATUS1_REG_EXTRA_STATUS1_B2_MASK                                                   (0x1 << RTL8291_REG_EXTRA_STATUS1_REG_EXTRA_STATUS1_B2_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_ST_RX_SLEEP_PIN_OFFSET                                                      (1)
  #define RTL8291_REG_EXTRA_STATUS1_ST_RX_SLEEP_PIN_MASK                                                        (0x1 << RTL8291_REG_EXTRA_STATUS1_ST_RX_SLEEP_PIN_OFFSET)
  #define RTL8291_REG_EXTRA_STATUS1_ST_AUTO_POWER_LEVEL_OFFSET                                                  (0)
  #define RTL8291_REG_EXTRA_STATUS1_ST_AUTO_POWER_LEVEL_MASK                                                    (0x1 << RTL8291_REG_EXTRA_STATUS1_ST_AUTO_POWER_LEVEL_OFFSET)

#define RTL8291_REG_EXTRA_CONTROL2_ADDR                                                                         (0x3BE)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_I2C_BURST_RD_DIS_BY_ADD_OFFSET                                         (7)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_I2C_BURST_RD_DIS_BY_ADD_MASK                                           (0x1 << RTL8291_REG_EXTRA_CONTROL2_CFG_I2C_BURST_RD_DIS_BY_ADD_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_EN_I2C_BURST_RD_OFFSET                                                 (6)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_EN_I2C_BURST_RD_MASK                                                   (0x1 << RTL8291_REG_EXTRA_CONTROL2_CFG_EN_I2C_BURST_RD_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_PROB_TX_SD_FAULT_OFFSET                                                (5)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_PROB_TX_SD_FAULT_MASK                                                  (0x1 << RTL8291_REG_EXTRA_CONTROL2_CFG_PROB_TX_SD_FAULT_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_ROMCK_STYLE_REVB_OFFSET                                                (4)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_ROMCK_STYLE_REVB_MASK                                                  (0x1 << RTL8291_REG_EXTRA_CONTROL2_CFG_ROMCK_STYLE_REVB_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_ST_TX_FAULT_DI_NON_DEBNE_OFFSET                                        (3)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_ST_TX_FAULT_DI_NON_DEBNE_MASK                                          (0x1 << RTL8291_REG_EXTRA_CONTROL2_CFG_ST_TX_FAULT_DI_NON_DEBNE_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_TX_SD_NON_DEBNE_OFFSET                                                 (2)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_TX_SD_NON_DEBNE_MASK                                                   (0x1 << RTL8291_REG_EXTRA_CONTROL2_CFG_TX_SD_NON_DEBNE_OFFSET)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_LOS_FRC_MD_OFFSET                                                      (0)
  #define RTL8291_REG_EXTRA_CONTROL2_CFG_LOS_FRC_MD_MASK                                                        (0x3 << RTL8291_REG_EXTRA_CONTROL2_CFG_LOS_FRC_MD_OFFSET)

#define RTL8291_REG_ADDTION_4_ADDR                                                                              (0x3BF)
  #define RTL8291_REG_ADDTION_4_ADDTION_4_OFFSET                                                                (3)
  #define RTL8291_REG_ADDTION_4_ADDTION_4_MASK                                                                  (0x1F << RTL8291_REG_ADDTION_4_ADDTION_4_OFFSET)
  #define RTL8291_REG_ADDTION_4_ST_UNDER_FAULT_OFFSET                                                           (2)
  #define RTL8291_REG_ADDTION_4_ST_UNDER_FAULT_MASK                                                             (0x1 << RTL8291_REG_ADDTION_4_ST_UNDER_FAULT_OFFSET)
  #define RTL8291_REG_ADDTION_4_ST_UNDER_RX_OVER_POWER_OFFSET                                                   (1)
  #define RTL8291_REG_ADDTION_4_ST_UNDER_RX_OVER_POWER_MASK                                                     (0x1 << RTL8291_REG_ADDTION_4_ST_UNDER_RX_OVER_POWER_OFFSET)
  #define RTL8291_REG_ADDTION_4_ST_UNDER_TX_DIS_OFFSET                                                          (0)
  #define RTL8291_REG_ADDTION_4_ST_UNDER_TX_DIS_MASK                                                            (0x1 << RTL8291_REG_ADDTION_4_ST_UNDER_TX_DIS_OFFSET)

#define RTL8291_CFG_TX_POWER_SLOPE_L_ADDR                                                                       (0x3C0)
  #define RTL8291_CFG_TX_POWER_SLOPE_L_CFG_TX_POWER_SLOPE_L_OFFSET                                              (0)
  #define RTL8291_CFG_TX_POWER_SLOPE_L_CFG_TX_POWER_SLOPE_L_MASK                                                (0xFF << RTL8291_CFG_TX_POWER_SLOPE_L_CFG_TX_POWER_SLOPE_L_OFFSET)

#define RTL8291_CFG_TX_POWER_SLOPE_H_ADDR                                                                       (0x3C1)
  #define RTL8291_CFG_TX_POWER_SLOPE_H_CFG_TX_POWER_SLOPE_H_OFFSET                                              (0)
  #define RTL8291_CFG_TX_POWER_SLOPE_H_CFG_TX_POWER_SLOPE_H_MASK                                                (0xFF << RTL8291_CFG_TX_POWER_SLOPE_H_CFG_TX_POWER_SLOPE_H_OFFSET)

#define RTL8291_CFG_RX_POWER_SLOPE1_L_ADDR                                                                      (0x3C2)
  #define RTL8291_CFG_RX_POWER_SLOPE1_L_CFG_RX_POWER_SLOPE1_L_OFFSET                                            (0)
  #define RTL8291_CFG_RX_POWER_SLOPE1_L_CFG_RX_POWER_SLOPE1_L_MASK                                              (0xFF << RTL8291_CFG_RX_POWER_SLOPE1_L_CFG_RX_POWER_SLOPE1_L_OFFSET)

#define RTL8291_CFG_RX_POWER_SLOPE1_H_ADDR                                                                      (0x3C3)
  #define RTL8291_CFG_RX_POWER_SLOPE1_H_CFG_RX_POWER_SLOPE1_H_OFFSET                                            (0)
  #define RTL8291_CFG_RX_POWER_SLOPE1_H_CFG_RX_POWER_SLOPE1_H_MASK                                              (0xFF << RTL8291_CFG_RX_POWER_SLOPE1_H_CFG_RX_POWER_SLOPE1_H_OFFSET)

#define RTL8291_CFG_RX_POWER_SLOPE2_L_ADDR                                                                      (0x3C4)
  #define RTL8291_CFG_RX_POWER_SLOPE2_L_CFG_RX_POWER_SLOPE2_L_OFFSET                                            (0)
  #define RTL8291_CFG_RX_POWER_SLOPE2_L_CFG_RX_POWER_SLOPE2_L_MASK                                              (0xFF << RTL8291_CFG_RX_POWER_SLOPE2_L_CFG_RX_POWER_SLOPE2_L_OFFSET)

#define RTL8291_CFG_RX_POWER_SLOPE2_H_ADDR                                                                      (0x3C5)
  #define RTL8291_CFG_RX_POWER_SLOPE2_H_CFG_RX_POWER_SLOPE2_H_OFFSET                                            (0)
  #define RTL8291_CFG_RX_POWER_SLOPE2_H_CFG_RX_POWER_SLOPE2_H_MASK                                              (0xFF << RTL8291_CFG_RX_POWER_SLOPE2_H_CFG_RX_POWER_SLOPE2_H_OFFSET)

#define RTL8291_REG_IMPD_TH_ORI_ADDR                                                                            (0x3C6)
  #define RTL8291_REG_IMPD_TH_ORI_IMPD_TH_ORI_OFFSET                                                            (0)
  #define RTL8291_REG_IMPD_TH_ORI_IMPD_TH_ORI_MASK                                                              (0xFF << RTL8291_REG_IMPD_TH_ORI_IMPD_TH_ORI_OFFSET)

#define RTL8291_REG_ANA_EXTRA_CTL_0_ADDR                                                                        (0x3C7)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_SDADC_VALID_HW_SRC_OFFSET                                             (7)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_SDADC_VALID_HW_SRC_MASK                                               (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_SDADC_VALID_HW_SRC_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_DEEP_MODE_OFFSET                                             (6)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_DEEP_MODE_MASK                                               (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_DEEP_MODE_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_PD_LOS_OFFSET                                                (5)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_PD_LOS_MASK                                                  (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_PD_LOS_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_PD_RX_OFFSET                                                 (4)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_PD_RX_MASK                                                   (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_PD_RX_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_APCDIG_SLEEP_EN_OFFSET                                                (3)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_APCDIG_SLEEP_EN_MASK                                                  (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_APCDIG_SLEEP_EN_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_TX_SLEEP_EN_OFFSET                                                    (2)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_TX_SLEEP_EN_MASK                                                      (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_TX_SLEEP_EN_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_TX_SLEEP_FAST_WAKE_OFFSET                                             (1)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_TX_SLEEP_FAST_WAKE_MASK                                               (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_TX_SLEEP_FAST_WAKE_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_CTL_BY_TXDIS_PIN_OFFSET                                      (0)
  #define RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_CTL_BY_TXDIS_PIN_MASK                                        (0x1 << RTL8291_REG_ANA_EXTRA_CTL_0_CFG_RX_SLEEP_CTL_BY_TXDIS_PIN_OFFSET)

#define RTL8291_REG_ANA_EXTRA_CTL_1_ADDR                                                                        (0x3C8)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RXSLEEP_PIN_POL_OFFSET                                                (7)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RXSLEEP_PIN_POL_MASK                                                  (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RXSLEEP_PIN_POL_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_ADCIN_FUNCHG_OFFSET                                                   (6)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_ADCIN_FUNCHG_MASK                                                     (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_ADCIN_FUNCHG_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_AUTO_POWER_LEVEL_HW_AUTO_OFFSET                                       (5)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_AUTO_POWER_LEVEL_HW_AUTO_MASK                                         (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_AUTO_POWER_LEVEL_HW_AUTO_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_TX_DIS_PIN_DIS_OFFSET                                                     (4)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_TX_DIS_PIN_DIS_MASK                                                       (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_TX_DIS_PIN_DIS_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RX_SLEEP_PD_VCM_OFFSET                                                (3)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RX_SLEEP_PD_VCM_MASK                                                  (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RX_SLEEP_PD_VCM_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_FORCE_RX_SQUELCH_OFFSET                                               (2)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_FORCE_RX_SQUELCH_MASK                                                 (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_FORCE_RX_SQUELCH_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RX_SQUELCH_LOS_OFFSET                                                 (1)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RX_SQUELCH_LOS_MASK                                                   (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_RX_SQUELCH_LOS_OFFSET)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_LOS_SINGLE_DEBNE_OFFSET                                               (0)
  #define RTL8291_REG_ANA_EXTRA_CTL_1_CFG_LOS_SINGLE_DEBNE_MASK                                                 (0x1 << RTL8291_REG_ANA_EXTRA_CTL_1_CFG_LOS_SINGLE_DEBNE_OFFSET)

#define RTL8291_REG_DIG_EXTRA_STS_1_ADDR                                                                        (0x3C9)
  #define RTL8291_REG_DIG_EXTRA_STS_1_ST_EFUSE_READY_OFFSET                                                     (0)
  #define RTL8291_REG_DIG_EXTRA_STS_1_ST_EFUSE_READY_MASK                                                       (0x1 << RTL8291_REG_DIG_EXTRA_STS_1_ST_EFUSE_READY_OFFSET)

#define RTL8291_REG_I2C_CONTROL_0_ADDR                                                                          (0x3CA)
  #define RTL8291_REG_I2C_CONTROL_0_I2C_ADDRESS_OFFSET                                                          (4)
  #define RTL8291_REG_I2C_CONTROL_0_I2C_ADDRESS_MASK                                                            (0xF << RTL8291_REG_I2C_CONTROL_0_I2C_ADDRESS_OFFSET)
  #define RTL8291_REG_I2C_CONTROL_0_TX_DIS_CSB_EB_OFFSET                                                        (3)
  #define RTL8291_REG_I2C_CONTROL_0_TX_DIS_CSB_EB_MASK                                                          (0x1 << RTL8291_REG_I2C_CONTROL_0_TX_DIS_CSB_EB_OFFSET)
  #define RTL8291_REG_I2C_CONTROL_0_STARTUP_EN_OFFSET                                                           (0)
  #define RTL8291_REG_I2C_CONTROL_0_STARTUP_EN_MASK                                                             (0x7 << RTL8291_REG_I2C_CONTROL_0_STARTUP_EN_OFFSET)

#define RTL8291_REG_I2C_CONTROL_1_ADDR                                                                          (0x3CB)
  #define RTL8291_REG_I2C_CONTROL_1_REG_I2C_CONTROL_EXTRA_0_OFFSET                                              (1)
  #define RTL8291_REG_I2C_CONTROL_1_REG_I2C_CONTROL_EXTRA_0_MASK                                                (0x7F << RTL8291_REG_I2C_CONTROL_1_REG_I2C_CONTROL_EXTRA_0_OFFSET)
  #define RTL8291_REG_I2C_CONTROL_1_CFG_TX_DIS_CSB_EB_SEL_OFFSET                                                (0)
  #define RTL8291_REG_I2C_CONTROL_1_CFG_TX_DIS_CSB_EB_SEL_MASK                                                  (0x1 << RTL8291_REG_I2C_CONTROL_1_CFG_TX_DIS_CSB_EB_SEL_OFFSET)

#define RTL8291_REG_RESET_ADDR                                                                                  (0x3CC)
  #define RTL8291_REG_RESET_REG_RESET_OFFSET                                                                    (5)
  #define RTL8291_REG_RESET_REG_RESET_MASK                                                                      (0x1 << RTL8291_REG_RESET_REG_RESET_OFFSET)
  #define RTL8291_REG_RESET_CKT_RESET_OFFSET                                                                    (4)
  #define RTL8291_REG_RESET_CKT_RESET_MASK                                                                      (0x1 << RTL8291_REG_RESET_CKT_RESET_OFFSET)
  #define RTL8291_REG_RESET_ALL_ANALOG_RESET_OFFSET                                                             (3)
  #define RTL8291_REG_RESET_ALL_ANALOG_RESET_MASK                                                               (0x1 << RTL8291_REG_RESET_ALL_ANALOG_RESET_OFFSET)
  #define RTL8291_REG_RESET_MCU_RESET_OFFSET                                                                    (2)
  #define RTL8291_REG_RESET_MCU_RESET_MASK                                                                      (0x1 << RTL8291_REG_RESET_MCU_RESET_OFFSET)
  #define RTL8291_REG_RESET_ALL_DIGITAL_RESET_OFFSET                                                            (1)
  #define RTL8291_REG_RESET_ALL_DIGITAL_RESET_MASK                                                              (0x1 << RTL8291_REG_RESET_ALL_DIGITAL_RESET_OFFSET)
  #define RTL8291_REG_RESET_TOTAL_CHIP_RESET_OFFSET                                                             (0)
  #define RTL8291_REG_RESET_TOTAL_CHIP_RESET_MASK                                                               (0x1 << RTL8291_REG_RESET_TOTAL_CHIP_RESET_OFFSET)

#define RTL8291_REG_IIC_M_ADDR                                                                                  (0x3CD)
  #define RTL8291_REG_IIC_M_I2C_MASTER_SPEED_OFFSET                                                             (2)
  #define RTL8291_REG_IIC_M_I2C_MASTER_SPEED_MASK                                                               (0x7 << RTL8291_REG_IIC_M_I2C_MASTER_SPEED_OFFSET)
  #define RTL8291_REG_IIC_M_I2C_MASTER_SPEED_CONTROL_OFFSET                                                     (1)
  #define RTL8291_REG_IIC_M_I2C_MASTER_SPEED_CONTROL_MASK                                                       (0x1 << RTL8291_REG_IIC_M_I2C_MASTER_SPEED_CONTROL_OFFSET)
  #define RTL8291_REG_IIC_M_I2C_MASTER_DISABLE_OFFSET                                                           (0)
  #define RTL8291_REG_IIC_M_I2C_MASTER_DISABLE_MASK                                                             (0x1 << RTL8291_REG_IIC_M_I2C_MASTER_DISABLE_OFFSET)

#define RTL8291_REG_IIC_S_ADDR                                                                                  (0x3CE)
  #define RTL8291_REG_IIC_S_SW_REQ_OFFSET                                                                       (5)
  #define RTL8291_REG_IIC_S_SW_REQ_MASK                                                                         (0x1 << RTL8291_REG_IIC_S_SW_REQ_OFFSET)
  #define RTL8291_REG_IIC_S_EEPROM_RW_ENABLE_OFFSET                                                             (4)
  #define RTL8291_REG_IIC_S_EEPROM_RW_ENABLE_MASK                                                               (0x1 << RTL8291_REG_IIC_S_EEPROM_RW_ENABLE_OFFSET)
  #define RTL8291_REG_IIC_S_IROM_RW_ENABLE_OFFSET                                                               (3)
  #define RTL8291_REG_IIC_S_IROM_RW_ENABLE_MASK                                                                 (0x1 << RTL8291_REG_IIC_S_IROM_RW_ENABLE_OFFSET)
  #define RTL8291_REG_IIC_S_INTERAL_REGISTER_RW_ENABLE_OFFSET                                                   (2)
  #define RTL8291_REG_IIC_S_INTERAL_REGISTER_RW_ENABLE_MASK                                                     (0x1 << RTL8291_REG_IIC_S_INTERAL_REGISTER_RW_ENABLE_OFFSET)
  #define RTL8291_REG_IIC_S_IGNORE_DDMI_TX_DIS_SET_OFFSET                                                       (1)
  #define RTL8291_REG_IIC_S_IGNORE_DDMI_TX_DIS_SET_MASK                                                         (0x1 << RTL8291_REG_IIC_S_IGNORE_DDMI_TX_DIS_SET_OFFSET)
  #define RTL8291_REG_IIC_S_VENDER_MODE_OFFSET                                                                  (0)
  #define RTL8291_REG_IIC_S_VENDER_MODE_MASK                                                                    (0x1 << RTL8291_REG_IIC_S_VENDER_MODE_OFFSET)

#define RTL8291_REG_10G_EXTRA_12_ADDR                                                                           (0x3CF)
  #define RTL8291_REG_10G_EXTRA_12_REG_10G_EXTRA_12_OFFSET                                                      (2)
  #define RTL8291_REG_10G_EXTRA_12_REG_10G_EXTRA_12_MASK                                                        (0x3F << RTL8291_REG_10G_EXTRA_12_REG_10G_EXTRA_12_OFFSET)
  #define RTL8291_REG_10G_EXTRA_12_CFG_EEPROM_PATCH_SEL_OFFSET                                                  (1)
  #define RTL8291_REG_10G_EXTRA_12_CFG_EEPROM_PATCH_SEL_MASK                                                    (0x1 << RTL8291_REG_10G_EXTRA_12_CFG_EEPROM_PATCH_SEL_OFFSET)
  #define RTL8291_REG_10G_EXTRA_12_CFG_TDWREQ_POL_OFFSET                                                        (0)
  #define RTL8291_REG_10G_EXTRA_12_CFG_TDWREQ_POL_MASK                                                          (0x1 << RTL8291_REG_10G_EXTRA_12_CFG_TDWREQ_POL_OFFSET)

#define RTL8291_REG_PROM_LENGTH_HB_ADDR                                                                         (0x3D0)
  #define RTL8291_REG_PROM_LENGTH_HB_PROM_LEN_HB_OFFSET                                                         (0)
  #define RTL8291_REG_PROM_LENGTH_HB_PROM_LEN_HB_MASK                                                           (0xFF << RTL8291_REG_PROM_LENGTH_HB_PROM_LEN_HB_OFFSET)

#define RTL8291_REG_PROM_LENGTH_LB_ADDR                                                                         (0x3D1)
  #define RTL8291_REG_PROM_LENGTH_LB_PROM_LEN_LB_OFFSET                                                         (0)
  #define RTL8291_REG_PROM_LENGTH_LB_PROM_LEN_LB_MASK                                                           (0xFF << RTL8291_REG_PROM_LENGTH_LB_PROM_LEN_LB_OFFSET)

#define RTL8291_REG_REG_LENGTH_ADDR                                                                             (0x3D2)
  #define RTL8291_REG_REG_LENGTH_REG_PATCH_LENGTH_OFFSET                                                        (0)
  #define RTL8291_REG_REG_LENGTH_REG_PATCH_LENGTH_MASK                                                          (0xFF << RTL8291_REG_REG_LENGTH_REG_PATCH_LENGTH_OFFSET)

#define RTL8291_REG_BOID_CONTROL_ADDR                                                                           (0x3D3)
  #define RTL8291_REG_BOID_CONTROL_REG_BOID_CTL_OFFSET                                                          (0)
  #define RTL8291_REG_BOID_CONTROL_REG_BOID_CTL_MASK                                                            (0xFF << RTL8291_REG_BOID_CONTROL_REG_BOID_CTL_OFFSET)

#define RTL8291_REG_BOID_READONLY_ADDR                                                                          (0x3D4)
  #define RTL8291_REG_BOID_READONLY_REG_EEPROM_SEL_OFFSET                                                       (3)
  #define RTL8291_REG_BOID_READONLY_REG_EEPROM_SEL_MASK                                                         (0x1 << RTL8291_REG_BOID_READONLY_REG_EEPROM_SEL_OFFSET)
  #define RTL8291_REG_BOID_READONLY_REG_BOID_RO_OFFSET                                                          (0)
  #define RTL8291_REG_BOID_READONLY_REG_BOID_RO_MASK                                                            (0x7 << RTL8291_REG_BOID_READONLY_REG_BOID_RO_OFFSET)

#define RTL8291_REG_10G_EXTRA_0_ADDR                                                                            (0x3D5)
  #define RTL8291_REG_10G_EXTRA_0_REG_10G_EXTRA_0_OFFSET                                                        (0)
  #define RTL8291_REG_10G_EXTRA_0_REG_10G_EXTRA_0_MASK                                                          (0xFF << RTL8291_REG_10G_EXTRA_0_REG_10G_EXTRA_0_OFFSET)

#define RTL8291_REG_10G_EXTRA_1_ADDR                                                                            (0x3D6)
  #define RTL8291_REG_10G_EXTRA_1_REG_10G_EXTRA_1_OFFSET                                                        (0)
  #define RTL8291_REG_10G_EXTRA_1_REG_10G_EXTRA_1_MASK                                                          (0xFF << RTL8291_REG_10G_EXTRA_1_REG_10G_EXTRA_1_OFFSET)

#define RTL8291_REG_10G_EXTRA_2_ADDR                                                                            (0x3D7)
  #define RTL8291_REG_10G_EXTRA_2_REG_10G_EXTRA_2_OFFSET                                                        (0)
  #define RTL8291_REG_10G_EXTRA_2_REG_10G_EXTRA_2_MASK                                                          (0xFF << RTL8291_REG_10G_EXTRA_2_REG_10G_EXTRA_2_OFFSET)

#define RTL8291_REG_10G_EXTRA_3_ADDR                                                                            (0x3D8)
  #define RTL8291_REG_10G_EXTRA_3_REG_10G_EXTRA_3_OFFSET                                                        (0)
  #define RTL8291_REG_10G_EXTRA_3_REG_10G_EXTRA_3_MASK                                                          (0xFF << RTL8291_REG_10G_EXTRA_3_REG_10G_EXTRA_3_OFFSET)

#define RTL8291_REG_10G_EXTRA_4_ADDR                                                                            (0x3D9)
  #define RTL8291_REG_10G_EXTRA_4_REG_10G_EXTRA_4_OFFSET                                                        (0)
  #define RTL8291_REG_10G_EXTRA_4_REG_10G_EXTRA_4_MASK                                                          (0xFF << RTL8291_REG_10G_EXTRA_4_REG_10G_EXTRA_4_OFFSET)

#define RTL8291_REG_EFUSE_IND_CMD_ADDR                                                                          (0x3DA)
  #define RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_STATUS_OFFSET                                                      (7)
  #define RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_STATUS_MASK                                                        (0x1 << RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_STATUS_OFFSET)
  #define RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_WE_OFFSET                                                          (6)
  #define RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_WE_MASK                                                            (0x1 << RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_WE_OFFSET)
  #define RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_A_OFFSET                                                           (0)
  #define RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_A_MASK                                                             (0x3F << RTL8291_REG_EFUSE_IND_CMD_EFUS_IND_A_OFFSET)

#define RTL8291_REG_EFUSE_AUTOLOAD_ADDR                                                                         (0x3DB)
  #define RTL8291_REG_EFUSE_AUTOLOAD_AUTOLOAD_PATCH_CNT_OFFSET                                                  (0)
  #define RTL8291_REG_EFUSE_AUTOLOAD_AUTOLOAD_PATCH_CNT_MASK                                                    (0xFF << RTL8291_REG_EFUSE_AUTOLOAD_AUTOLOAD_PATCH_CNT_OFFSET)

#define RTL8291_REG_EFUSE_IND_WD_ADDR                                                                           (0x3DC)
  #define RTL8291_REG_EFUSE_IND_WD_EFUS_IND_D_7_0_OFFSET                                                        (0)
  #define RTL8291_REG_EFUSE_IND_WD_EFUS_IND_D_7_0_MASK                                                          (0xFF << RTL8291_REG_EFUSE_IND_WD_EFUS_IND_D_7_0_OFFSET)

#define RTL8291_REG_EFUSE_ACCESS_EN_ADDR                                                                        (0x3DD)
  #define RTL8291_REG_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET                                                    (0)
  #define RTL8291_REG_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_MASK                                                      (0xFF << RTL8291_REG_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET)

#define RTL8291_REG_EFUSE_READ_MODE_ADDR                                                                        (0x3DE)
  #define RTL8291_REG_EFUSE_READ_MODE_EFUS_IND_AH_OFFSET                                                        (1)
  #define RTL8291_REG_EFUSE_READ_MODE_EFUS_IND_AH_MASK                                                          (0x7 << RTL8291_REG_EFUSE_READ_MODE_EFUS_IND_AH_OFFSET)
  #define RTL8291_REG_EFUSE_READ_MODE_EFUS_READ_MODE_OFFSET                                                     (0)
  #define RTL8291_REG_EFUSE_READ_MODE_EFUS_READ_MODE_MASK                                                       (0x1 << RTL8291_REG_EFUSE_READ_MODE_EFUS_READ_MODE_OFFSET)

#define RTL8291_REG_EFUSE_IND_RD_ADDR                                                                           (0x3DF)
  #define RTL8291_REG_EFUSE_IND_RD_EFUS_IND_Q_7_0_OFFSET                                                        (0)
  #define RTL8291_REG_EFUSE_IND_RD_EFUS_IND_Q_7_0_MASK                                                          (0xFF << RTL8291_REG_EFUSE_IND_RD_EFUS_IND_Q_7_0_OFFSET)

#define RTL8291_CFG_TX_POWER_SHIFT_ADDR                                                                         (0x3E0)
  #define RTL8291_CFG_TX_POWER_SHIFT_CFG_TX_POWER_SLOPE_SHIFT_OFFSET                                            (4)
  #define RTL8291_CFG_TX_POWER_SHIFT_CFG_TX_POWER_SLOPE_SHIFT_MASK                                              (0xF << RTL8291_CFG_TX_POWER_SHIFT_CFG_TX_POWER_SLOPE_SHIFT_OFFSET)
  #define RTL8291_CFG_TX_POWER_SHIFT_CFG_TX_POWER_OFFSET_SHIFT_OFFSET                                           (0)
  #define RTL8291_CFG_TX_POWER_SHIFT_CFG_TX_POWER_OFFSET_SHIFT_MASK                                             (0xF << RTL8291_CFG_TX_POWER_SHIFT_CFG_TX_POWER_OFFSET_SHIFT_OFFSET)

#define RTL8291_CFG_RX_POWER_SHIFT0_ADDR                                                                        (0x3E1)
  #define RTL8291_CFG_RX_POWER_SHIFT0_CFG_RX_POWER_SLOPE2_SHIFT_OFFSET                                          (0)
  #define RTL8291_CFG_RX_POWER_SHIFT0_CFG_RX_POWER_SLOPE2_SHIFT_MASK                                            (0xFF << RTL8291_CFG_RX_POWER_SHIFT0_CFG_RX_POWER_SLOPE2_SHIFT_OFFSET)

#define RTL8291_CFG_RX_POWER_SHIFT1_ADDR                                                                        (0x3E2)
  #define RTL8291_CFG_RX_POWER_SHIFT1_CFG_RX_POWER_SLOPE1_SHIFT_OFFSET                                          (4)
  #define RTL8291_CFG_RX_POWER_SHIFT1_CFG_RX_POWER_SLOPE1_SHIFT_MASK                                            (0xF << RTL8291_CFG_RX_POWER_SHIFT1_CFG_RX_POWER_SLOPE1_SHIFT_OFFSET)
  #define RTL8291_CFG_RX_POWER_SHIFT1_CFG_RX_POWER_OFFSET_SHIFT_OFFSET                                          (0)
  #define RTL8291_CFG_RX_POWER_SHIFT1_CFG_RX_POWER_OFFSET_SHIFT_MASK                                            (0xF << RTL8291_CFG_RX_POWER_SHIFT1_CFG_RX_POWER_OFFSET_SHIFT_OFFSET)

#define RTL8291_REG_CODE_CTL_ADDR                                                                               (0x3E3)
  #define RTL8291_REG_CODE_CTL_REG_CODE_CTL_OFFSET                                                              (0)
  #define RTL8291_REG_CODE_CTL_REG_CODE_CTL_MASK                                                                (0xFF << RTL8291_REG_CODE_CTL_REG_CODE_CTL_OFFSET)

#define RTL8291_CFG_TX_POWER_OFFSET_L_ADDR                                                                      (0x3E4)
  #define RTL8291_CFG_TX_POWER_OFFSET_L_CFG_TX_POWER_OFFSET_L_OFFSET                                            (0)
  #define RTL8291_CFG_TX_POWER_OFFSET_L_CFG_TX_POWER_OFFSET_L_MASK                                              (0xFF << RTL8291_CFG_TX_POWER_OFFSET_L_CFG_TX_POWER_OFFSET_L_OFFSET)

#define RTL8291_CFG_TX_POWER_OFFSET_H_ADDR                                                                      (0x3E5)
  #define RTL8291_CFG_TX_POWER_OFFSET_H_CFG_TX_POWER_OFFSET_H_OFFSET                                            (0)
  #define RTL8291_CFG_TX_POWER_OFFSET_H_CFG_TX_POWER_OFFSET_H_MASK                                              (0xFF << RTL8291_CFG_TX_POWER_OFFSET_H_CFG_TX_POWER_OFFSET_H_OFFSET)

#define RTL8291_CFG_RX_POWER_OFFSET_L_ADDR                                                                      (0x3E6)
  #define RTL8291_CFG_RX_POWER_OFFSET_L_CFG_RX_POWER_OFFSET_L_OFFSET                                            (0)
  #define RTL8291_CFG_RX_POWER_OFFSET_L_CFG_RX_POWER_OFFSET_L_MASK                                              (0xFF << RTL8291_CFG_RX_POWER_OFFSET_L_CFG_RX_POWER_OFFSET_L_OFFSET)

#define RTL8291_CFG_RX_POWER_OFFSET_H_ADDR                                                                      (0x3E7)
  #define RTL8291_CFG_RX_POWER_OFFSET_H_CFG_RX_POWER_OFFSET_H_OFFSET                                            (0)
  #define RTL8291_CFG_RX_POWER_OFFSET_H_CFG_RX_POWER_OFFSET_H_MASK                                              (0xFF << RTL8291_CFG_RX_POWER_OFFSET_H_CFG_RX_POWER_OFFSET_H_OFFSET)

#define RTL8291_TX_POWER_CTL_ADDR                                                                               (0x3E8)
  #define RTL8291_TX_POWER_CTL_CFG_EXTRA_TX_POWER_CTL_OFFSET                                                    (7)
  #define RTL8291_TX_POWER_CTL_CFG_EXTRA_TX_POWER_CTL_MASK                                                      (0x1 << RTL8291_TX_POWER_CTL_CFG_EXTRA_TX_POWER_CTL_OFFSET)
  #define RTL8291_TX_POWER_CTL_CFG_SKIP_NCTL_POR_SEQ_OFFSET                                                     (6)
  #define RTL8291_TX_POWER_CTL_CFG_SKIP_NCTL_POR_SEQ_MASK                                                       (0x1 << RTL8291_TX_POWER_CTL_CFG_SKIP_NCTL_POR_SEQ_OFFSET)
  #define RTL8291_TX_POWER_CTL_CFG_MASK_MOD_DAC_VBN_OFFSET                                                      (5)
  #define RTL8291_TX_POWER_CTL_CFG_MASK_MOD_DAC_VBN_MASK                                                        (0x1 << RTL8291_TX_POWER_CTL_CFG_MASK_MOD_DAC_VBN_OFFSET)
  #define RTL8291_TX_POWER_CTL_CFG_TX_BURST_EN_DIG_OFFSET                                                       (4)
  #define RTL8291_TX_POWER_CTL_CFG_TX_BURST_EN_DIG_MASK                                                         (0x1 << RTL8291_TX_POWER_CTL_CFG_TX_BURST_EN_DIG_OFFSET)
  #define RTL8291_TX_POWER_CTL_TX_POWL_OFFSET                                                                   (3)
  #define RTL8291_TX_POWER_CTL_TX_POWL_MASK                                                                     (0x1 << RTL8291_TX_POWER_CTL_TX_POWL_OFFSET)
  #define RTL8291_TX_POWER_CTL_TX_SLEEPL_OFFSET                                                                 (2)
  #define RTL8291_TX_POWER_CTL_TX_SLEEPL_MASK                                                                   (0x1 << RTL8291_TX_POWER_CTL_TX_SLEEPL_OFFSET)
  #define RTL8291_TX_POWER_CTL_APC_POWL_OFFSET                                                                  (1)
  #define RTL8291_TX_POWER_CTL_APC_POWL_MASK                                                                    (0x1 << RTL8291_TX_POWER_CTL_APC_POWL_OFFSET)
  #define RTL8291_TX_POWER_CTL_APC_SLEEPL_OFFSET                                                                (0)
  #define RTL8291_TX_POWER_CTL_APC_SLEEPL_MASK                                                                  (0x1 << RTL8291_TX_POWER_CTL_APC_SLEEPL_OFFSET)

#define RTL8291_RX_POWER_CTL_ADDR                                                                               (0x3E9)
  #define RTL8291_RX_POWER_CTL_CFG_EXTRA_RX_POWER_CTL_OFFSET                                                    (7)
  #define RTL8291_RX_POWER_CTL_CFG_EXTRA_RX_POWER_CTL_MASK                                                      (0x1 << RTL8291_RX_POWER_CTL_CFG_EXTRA_RX_POWER_CTL_OFFSET)
  #define RTL8291_RX_POWER_CTL_CFG_RX_OVER_PWR_RELEASE_CTL_OFFSET                                               (6)
  #define RTL8291_RX_POWER_CTL_CFG_RX_OVER_PWR_RELEASE_CTL_MASK                                                 (0x1 << RTL8291_RX_POWER_CTL_CFG_RX_OVER_PWR_RELEASE_CTL_OFFSET)
  #define RTL8291_RX_POWER_CTL_RX_POWL_OFFSET                                                                   (5)
  #define RTL8291_RX_POWER_CTL_RX_POWL_MASK                                                                     (0x1 << RTL8291_RX_POWER_CTL_RX_POWL_OFFSET)
  #define RTL8291_RX_POWER_CTL_RX_SLEEPL_OFFSET                                                                 (4)
  #define RTL8291_RX_POWER_CTL_RX_SLEEPL_MASK                                                                   (0x1 << RTL8291_RX_POWER_CTL_RX_SLEEPL_OFFSET)
  #define RTL8291_RX_POWER_CTL_RX_SQUELCHL_OFFSET                                                               (3)
  #define RTL8291_RX_POWER_CTL_RX_SQUELCHL_MASK                                                                 (0x1 << RTL8291_RX_POWER_CTL_RX_SQUELCHL_OFFSET)
  #define RTL8291_RX_POWER_CTL_FRC_EFUSE_FINISH_OFFSET                                                          (2)
  #define RTL8291_RX_POWER_CTL_FRC_EFUSE_FINISH_MASK                                                            (0x1 << RTL8291_RX_POWER_CTL_FRC_EFUSE_FINISH_OFFSET)
  #define RTL8291_RX_POWER_CTL_DAC_POWL_OFFSET                                                                  (1)
  #define RTL8291_RX_POWER_CTL_DAC_POWL_MASK                                                                    (0x1 << RTL8291_RX_POWER_CTL_DAC_POWL_OFFSET)
  #define RTL8291_RX_POWER_CTL_RX_LOS_POWL_OFFSET                                                               (0)
  #define RTL8291_RX_POWER_CTL_RX_LOS_POWL_MASK                                                                 (0x1 << RTL8291_RX_POWER_CTL_RX_LOS_POWL_OFFSET)

#define RTL8291_MISC_POWER_CTL_ADDR                                                                             (0x3EA)
  #define RTL8291_MISC_POWER_CTL_CFG_FAULT_RELEASE_CTL_OFFSET                                                   (7)
  #define RTL8291_MISC_POWER_CTL_CFG_FAULT_RELEASE_CTL_MASK                                                     (0x1 << RTL8291_MISC_POWER_CTL_CFG_FAULT_RELEASE_CTL_OFFSET)
  #define RTL8291_MISC_POWER_CTL_TX_DCD_CAL_STR_OFFSET                                                          (3)
  #define RTL8291_MISC_POWER_CTL_TX_DCD_CAL_STR_MASK                                                            (0xF << RTL8291_MISC_POWER_CTL_TX_DCD_CAL_STR_OFFSET)
  #define RTL8291_MISC_POWER_CTL_ADC_POWL_OFFSET                                                                (2)
  #define RTL8291_MISC_POWER_CTL_ADC_POWL_MASK                                                                  (0x1 << RTL8291_MISC_POWER_CTL_ADC_POWL_OFFSET)
  #define RTL8291_MISC_POWER_CTL_RSSI_POWL_OFFSET                                                               (1)
  #define RTL8291_MISC_POWER_CTL_RSSI_POWL_MASK                                                                 (0x1 << RTL8291_MISC_POWER_CTL_RSSI_POWL_OFFSET)
  #define RTL8291_MISC_POWER_CTL_TS_POWL_OFFSET                                                                 (0)
  #define RTL8291_MISC_POWER_CTL_TS_POWL_MASK                                                                   (0x1 << RTL8291_MISC_POWER_CTL_TS_POWL_OFFSET)

#define RTL8291_REG_ANA_CTL_0_ADDR                                                                              (0x3EB)
  #define RTL8291_REG_ANA_CTL_0_CFG_EXTRA_ANA_CTL_SET_OFFSET                                                    (6)
  #define RTL8291_REG_ANA_CTL_0_CFG_EXTRA_ANA_CTL_SET_MASK                                                      (0x3 << RTL8291_REG_ANA_CTL_0_CFG_EXTRA_ANA_CTL_SET_OFFSET)
  #define RTL8291_REG_ANA_CTL_0_CFG_FRC_TD_WREQ_OFFSET                                                          (4)
  #define RTL8291_REG_ANA_CTL_0_CFG_FRC_TD_WREQ_MASK                                                            (0x3 << RTL8291_REG_ANA_CTL_0_CFG_FRC_TD_WREQ_OFFSET)
  #define RTL8291_REG_ANA_CTL_0_CFG_FAULT_DUMMY_OFFSET                                                          (3)
  #define RTL8291_REG_ANA_CTL_0_CFG_FAULT_DUMMY_MASK                                                            (0x1 << RTL8291_REG_ANA_CTL_0_CFG_FAULT_DUMMY_OFFSET)
  #define RTL8291_REG_ANA_CTL_0_CFG_APCDIG_HOLD_OFFSET                                                          (2)
  #define RTL8291_REG_ANA_CTL_0_CFG_APCDIG_HOLD_MASK                                                            (0x1 << RTL8291_REG_ANA_CTL_0_CFG_APCDIG_HOLD_OFFSET)
  #define RTL8291_REG_ANA_CTL_0_CFG_DRX_VCM_EN_L_OFFSET                                                         (1)
  #define RTL8291_REG_ANA_CTL_0_CFG_DRX_VCM_EN_L_MASK                                                           (0x1 << RTL8291_REG_ANA_CTL_0_CFG_DRX_VCM_EN_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_0_CFG_DRXLOS_VCM_EN_L_OFFSET                                                      (0)
  #define RTL8291_REG_ANA_CTL_0_CFG_DRXLOS_VCM_EN_L_MASK                                                        (0x1 << RTL8291_REG_ANA_CTL_0_CFG_DRXLOS_VCM_EN_L_OFFSET)

#define RTL8291_REG_ANA_CTL_1_ADDR                                                                              (0x3EC)
  #define RTL8291_REG_ANA_CTL_1_CFG_REF_SEL_LDO_LV_L_OFFSET                                                     (5)
  #define RTL8291_REG_ANA_CTL_1_CFG_REF_SEL_LDO_LV_L_MASK                                                       (0x7 << RTL8291_REG_ANA_CTL_1_CFG_REF_SEL_LDO_LV_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_1_CFG_RCK_RST_L_OFFSET                                                            (4)
  #define RTL8291_REG_ANA_CTL_1_CFG_RCK_RST_L_MASK                                                              (0x1 << RTL8291_REG_ANA_CTL_1_CFG_RCK_RST_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_1_CFG_RCK_POWL_OFFSET                                                             (3)
  #define RTL8291_REG_ANA_CTL_1_CFG_RCK_POWL_MASK                                                               (0x1 << RTL8291_REG_ANA_CTL_1_CFG_RCK_POWL_OFFSET)
  #define RTL8291_REG_ANA_CTL_1_CFG_RX_POWDVRBIAS_L_OFFSET                                                      (2)
  #define RTL8291_REG_ANA_CTL_1_CFG_RX_POWDVRBIAS_L_MASK                                                        (0x1 << RTL8291_REG_ANA_CTL_1_CFG_RX_POWDVRBIAS_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_1_CFG_RX_PWDNL_OFFSET                                                             (1)
  #define RTL8291_REG_ANA_CTL_1_CFG_RX_PWDNL_MASK                                                               (0x1 << RTL8291_REG_ANA_CTL_1_CFG_RX_PWDNL_OFFSET)
  #define RTL8291_REG_ANA_CTL_1_CFG_RSSI_ANA_EN_L_OFFSET                                                        (0)
  #define RTL8291_REG_ANA_CTL_1_CFG_RSSI_ANA_EN_L_MASK                                                          (0x1 << RTL8291_REG_ANA_CTL_1_CFG_RSSI_ANA_EN_L_OFFSET)

#define RTL8291_REG_ANA_CTL_2_ADDR                                                                              (0x3ED)
  #define RTL8291_REG_ANA_CTL_2_RBG_CAL_EN_SAR_L_OFFSET                                                         (7)
  #define RTL8291_REG_ANA_CTL_2_RBG_CAL_EN_SAR_L_MASK                                                           (0x1 << RTL8291_REG_ANA_CTL_2_RBG_CAL_EN_SAR_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_RSSI_P_LV_RSSI_L_OFFSET                                                         (6)
  #define RTL8291_REG_ANA_CTL_2_RSSI_P_LV_RSSI_L_MASK                                                           (0x1 << RTL8291_REG_ANA_CTL_2_RSSI_P_LV_RSSI_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_RST_N_SAR_L_OFFSET                                                              (5)
  #define RTL8291_REG_ANA_CTL_2_RST_N_SAR_L_MASK                                                                (0x1 << RTL8291_REG_ANA_CTL_2_RST_N_SAR_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_CP_MODE_ON_L_OFFSET                                                             (4)
  #define RTL8291_REG_ANA_CTL_2_CP_MODE_ON_L_MASK                                                               (0x1 << RTL8291_REG_ANA_CTL_2_CP_MODE_ON_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_RSSI_RST_L_OFFSET                                                               (3)
  #define RTL8291_REG_ANA_CTL_2_RSSI_RST_L_MASK                                                                 (0x1 << RTL8291_REG_ANA_CTL_2_RSSI_RST_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_EN_TRI_TXFT_L_OFFSET                                                            (2)
  #define RTL8291_REG_ANA_CTL_2_EN_TRI_TXFT_L_MASK                                                              (0x1 << RTL8291_REG_ANA_CTL_2_EN_TRI_TXFT_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_RX_DBUF_EN_L_OFFSET                                                             (1)
  #define RTL8291_REG_ANA_CTL_2_RX_DBUF_EN_L_MASK                                                               (0x1 << RTL8291_REG_ANA_CTL_2_RX_DBUF_EN_L_OFFSET)
  #define RTL8291_REG_ANA_CTL_2_ADCIN_RXSLP_CTRL_L_OFFSET                                                       (0)
  #define RTL8291_REG_ANA_CTL_2_ADCIN_RXSLP_CTRL_L_MASK                                                         (0x1 << RTL8291_REG_ANA_CTL_2_ADCIN_RXSLP_CTRL_L_OFFSET)

#define RTL8291_REG_FORCE_MODE_EXTRA_0_ADDR                                                                     (0x3EE)
  #define RTL8291_REG_FORCE_MODE_EXTRA_0_CFG_FORCE_MODE_DUMMY_0_OFFSET                                          (3)
  #define RTL8291_REG_FORCE_MODE_EXTRA_0_CFG_FORCE_MODE_DUMMY_0_MASK                                            (0x1F << RTL8291_REG_FORCE_MODE_EXTRA_0_CFG_FORCE_MODE_DUMMY_0_OFFSET)
  #define RTL8291_REG_FORCE_MODE_EXTRA_0_CFG_PGA_FORCE_IN_OFFSET                                                (1)
  #define RTL8291_REG_FORCE_MODE_EXTRA_0_CFG_PGA_FORCE_IN_MASK                                                  (0x3 << RTL8291_REG_FORCE_MODE_EXTRA_0_CFG_PGA_FORCE_IN_OFFSET)
  #define RTL8291_REG_FORCE_MODE_EXTRA_0_FORCE_MODE_RSSI_OFFSET                                                 (0)
  #define RTL8291_REG_FORCE_MODE_EXTRA_0_FORCE_MODE_RSSI_MASK                                                   (0x1 << RTL8291_REG_FORCE_MODE_EXTRA_0_FORCE_MODE_RSSI_OFFSET)

#define RTL8291_REG_FORCE_MODE_0_ADDR                                                                           (0x3EF)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_TX_SLEEPL_OFFSET                                                     (6)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_TX_SLEEPL_MASK                                                       (0x3 << RTL8291_REG_FORCE_MODE_0_CFG_FRC_TX_SLEEPL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_APC_SLEEPL_OFFSET                                                    (4)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_APC_SLEEPL_MASK                                                      (0x3 << RTL8291_REG_FORCE_MODE_0_CFG_FRC_APC_SLEEPL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_RX_POWL_OFFSET                                                       (2)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_RX_POWL_MASK                                                         (0x3 << RTL8291_REG_FORCE_MODE_0_CFG_FRC_RX_POWL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_RX_SLEEPL_OFFSET                                                     (0)
  #define RTL8291_REG_FORCE_MODE_0_CFG_FRC_RX_SLEEPL_MASK                                                       (0x3 << RTL8291_REG_FORCE_MODE_0_CFG_FRC_RX_SLEEPL_OFFSET)

#define RTL8291_REG_FORCE_MODE_1_ADDR                                                                           (0x3F0)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_DRX_VCM_EN_L_OFFSET                                                  (6)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_DRX_VCM_EN_L_MASK                                                    (0x3 << RTL8291_REG_FORCE_MODE_1_CFG_FRC_DRX_VCM_EN_L_OFFSET)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_RX_LOS_POWL_OFFSET                                                   (4)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_RX_LOS_POWL_MASK                                                     (0x3 << RTL8291_REG_FORCE_MODE_1_CFG_FRC_RX_LOS_POWL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_RSSI_POWL_OFFSET                                                     (2)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_RSSI_POWL_MASK                                                       (0x3 << RTL8291_REG_FORCE_MODE_1_CFG_FRC_RSSI_POWL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_ADC_POWL_OFFSET                                                      (0)
  #define RTL8291_REG_FORCE_MODE_1_CFG_FRC_ADC_POWL_MASK                                                        (0x3 << RTL8291_REG_FORCE_MODE_1_CFG_FRC_ADC_POWL_OFFSET)

#define RTL8291_REG_FORCE_MODE_2_ADDR                                                                           (0x3F1)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_TX_POWL_OFFSET                                                       (6)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_TX_POWL_MASK                                                         (0x3 << RTL8291_REG_FORCE_MODE_2_CFG_FRC_TX_POWL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_APC_POWL_OFFSET                                                      (4)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_APC_POWL_MASK                                                        (0x3 << RTL8291_REG_FORCE_MODE_2_CFG_FRC_APC_POWL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_APCDIG_HOLD_OFFSET                                                   (2)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_APCDIG_HOLD_MASK                                                     (0x3 << RTL8291_REG_FORCE_MODE_2_CFG_FRC_APCDIG_HOLD_OFFSET)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_FAULT_TEST_OFFSET                                                    (0)
  #define RTL8291_REG_FORCE_MODE_2_CFG_FRC_FAULT_TEST_MASK                                                      (0x3 << RTL8291_REG_FORCE_MODE_2_CFG_FRC_FAULT_TEST_OFFSET)

#define RTL8291_REG_FORCE_MODE_3_ADDR                                                                           (0x3F2)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RCK_RST_L_OFFSET                                                     (6)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RCK_RST_L_MASK                                                       (0x3 << RTL8291_REG_FORCE_MODE_3_CFG_FRC_RCK_RST_L_OFFSET)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RCK_POWL_OFFSET                                                      (4)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RCK_POWL_MASK                                                        (0x3 << RTL8291_REG_FORCE_MODE_3_CFG_FRC_RCK_POWL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RX_POWDVRBIAS_L_OFFSET                                               (2)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RX_POWDVRBIAS_L_MASK                                                 (0x3 << RTL8291_REG_FORCE_MODE_3_CFG_FRC_RX_POWDVRBIAS_L_OFFSET)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RX_PWDNL_OFFSET                                                      (0)
  #define RTL8291_REG_FORCE_MODE_3_CFG_FRC_RX_PWDNL_MASK                                                        (0x3 << RTL8291_REG_FORCE_MODE_3_CFG_FRC_RX_PWDNL_OFFSET)

#define RTL8291_REG_FORCE_MODE_4_ADDR                                                                           (0x3F3)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_VREFSS_CTL_OFFSET                                                 (6)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_VREFSS_CTL_MASK                                                   (0x3 << RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_VREFSS_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_SAW_CTL_OFFSET                                                    (4)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_SAW_CTL_MASK                                                      (0x3 << RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_SAW_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_PWM_CTL_OFFSET                                                    (2)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_PWM_CTL_MASK                                                      (0x3 << RTL8291_REG_FORCE_MODE_4_CFG_FRC_EN_PWM_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_RSSI_ANA_EN_L_OFFSET                                                 (0)
  #define RTL8291_REG_FORCE_MODE_4_CFG_FRC_RSSI_ANA_EN_L_MASK                                                   (0x3 << RTL8291_REG_FORCE_MODE_4_CFG_FRC_RSSI_ANA_EN_L_OFFSET)

#define RTL8291_REG_FORCE_MODE_5_ADDR                                                                           (0x3F4)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_EN_MAX_DUTY_CTL_OFFSET                                               (6)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_EN_MAX_DUTY_CTL_MASK                                                 (0x3 << RTL8291_REG_FORCE_MODE_5_CFG_FRC_EN_MAX_DUTY_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_EN_QUICK_TRIP_CTL_OFFSET                                             (4)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_EN_QUICK_TRIP_CTL_MASK                                               (0x3 << RTL8291_REG_FORCE_MODE_5_CFG_FRC_EN_QUICK_TRIP_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_TX_SD_OFFSET                                                         (2)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_TX_SD_MASK                                                           (0x3 << RTL8291_REG_FORCE_MODE_5_CFG_FRC_TX_SD_OFFSET)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_DRXLOS_VCM_EN_L_OFFSET                                               (0)
  #define RTL8291_REG_FORCE_MODE_5_CFG_FRC_DRXLOS_VCM_EN_L_MASK                                                 (0x3 << RTL8291_REG_FORCE_MODE_5_CFG_FRC_DRXLOS_VCM_EN_L_OFFSET)

#define RTL8291_CFG_AVG_EN_0_ADDR                                                                               (0x3F5)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TEMP_OFFSET                                                           (7)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TEMP_MASK                                                             (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TEMP_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TEMP_POWON_OFFSET                                                     (6)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TEMP_POWON_MASK                                                       (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TEMP_POWON_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_CALV_OFFSET                                                           (5)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_CALV_MASK                                                             (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_CALV_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_OFFSET                                                            (4)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_MASK                                                              (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_TX_OFFSET                                                         (3)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_TX_MASK                                                           (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_TX_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_RX_OFFSET                                                         (2)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_RX_MASK                                                           (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_POW_RX_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TXAPC_OFFSET                                                          (1)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TXAPC_MASK                                                            (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_TXAPC_OFFSET)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_LDO_OFFSET                                                            (0)
  #define RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_LDO_MASK                                                              (0x1 << RTL8291_CFG_AVG_EN_0_CFG_AVG_EN_LDO_OFFSET)

#define RTL8291_CFG_AVG_EN_1_ADDR                                                                               (0x3F6)
  #define RTL8291_CFG_AVG_EN_1_CFG_TS_OFFSET_CTL_OFFSET                                                         (7)
  #define RTL8291_CFG_AVG_EN_1_CFG_TS_OFFSET_CTL_MASK                                                           (0x1 << RTL8291_CFG_AVG_EN_1_CFG_TS_OFFSET_CTL_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_RSSIP_OFFSET                                                          (6)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_RSSIP_MASK                                                            (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_RSSIP_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_RSSI_OFFSET                                                           (5)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_RSSI_MASK                                                             (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_RSSI_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_CALG_OFFSET                                                           (4)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_CALG_MASK                                                             (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_CALG_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VLASERP_OFFSET                                                        (3)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VLASERP_MASK                                                          (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VLASERP_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VLASERN_OFFSET                                                        (2)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VLASERN_MASK                                                          (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VLASERN_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_ADCIN_OFFSET                                                          (1)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_ADCIN_MASK                                                            (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_ADCIN_OFFSET)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VBG_OFFSET                                                            (0)
  #define RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VBG_MASK                                                              (0x1 << RTL8291_CFG_AVG_EN_1_CFG_AVG_EN_VBG_OFFSET)

#define RTL8291_REG_OTP_PATCH_CONTROL_ADDR                                                                      (0x3F7)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_EFUSE_EXTRA_MODE_0_OFFSET                                           (3)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_EFUSE_EXTRA_MODE_0_MASK                                             (0x1F << RTL8291_REG_OTP_PATCH_CONTROL_CFG_EFUSE_EXTRA_MODE_0_OFFSET)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_ARR_OFFSET                                                (2)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_ARR_MASK                                                  (0x1 << RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_ARR_OFFSET)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_DR_EXT_1_OFFSET                                           (1)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_DR_EXT_1_MASK                                             (0x1 << RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_DR_EXT_1_OFFSET)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_DR_EXT_0_OFFSET                                           (0)
  #define RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_DR_EXT_0_MASK                                             (0x1 << RTL8291_REG_OTP_PATCH_CONTROL_CFG_OTP_PATCH_DR_EXT_0_OFFSET)

#define RTL8291_ST_TX_POWER_NEW_STYLE_B2_ADDR                                                                   (0x3F8)
  #define RTL8291_ST_TX_POWER_NEW_STYLE_B2_ST_TX_POWER_NEW_STYLE_B2_OFFSET                                      (0)
  #define RTL8291_ST_TX_POWER_NEW_STYLE_B2_ST_TX_POWER_NEW_STYLE_B2_MASK                                        (0xFF << RTL8291_ST_TX_POWER_NEW_STYLE_B2_ST_TX_POWER_NEW_STYLE_B2_OFFSET)

#define RTL8291_ST_TX_POWER_NEW_STYLE_B1_ADDR                                                                   (0x3F9)
  #define RTL8291_ST_TX_POWER_NEW_STYLE_B1_ST_TX_POWER_NEW_STYLE_B1_OFFSET                                      (0)
  #define RTL8291_ST_TX_POWER_NEW_STYLE_B1_ST_TX_POWER_NEW_STYLE_B1_MASK                                        (0xFF << RTL8291_ST_TX_POWER_NEW_STYLE_B1_ST_TX_POWER_NEW_STYLE_B1_OFFSET)

#define RTL8291_ST_TX_POWER_NEW_STYLE_B0_ADDR                                                                   (0x3FA)
  #define RTL8291_ST_TX_POWER_NEW_STYLE_B0_ST_TX_POWER_NEW_STYLE_B0_OFFSET                                      (0)
  #define RTL8291_ST_TX_POWER_NEW_STYLE_B0_ST_TX_POWER_NEW_STYLE_B0_MASK                                        (0xFF << RTL8291_ST_TX_POWER_NEW_STYLE_B0_ST_TX_POWER_NEW_STYLE_B0_OFFSET)

#define RTL8291_ST_EXTEN_STATUS_0_ADDR                                                                          (0x3FB)
  #define RTL8291_ST_EXTEN_STATUS_0_ST_EXTEN_STATUS_0_OFFSET                                                    (0)
  #define RTL8291_ST_EXTEN_STATUS_0_ST_EXTEN_STATUS_0_MASK                                                      (0xFF << RTL8291_ST_EXTEN_STATUS_0_ST_EXTEN_STATUS_0_OFFSET)

#define RTL8291_REG_EFUSE_MODE_0_ADDR                                                                           (0x3FC)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_EXTRA_MODE_1_OFFSET                                                (7)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_EXTRA_MODE_1_MASK                                                  (0x1 << RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_EXTRA_MODE_1_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_DEEP_SLEEP_MODE_OFFSET                                             (6)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_DEEP_SLEEP_MODE_MASK                                               (0x1 << RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_DEEP_SLEEP_MODE_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_FRC_OTP_PTRIM_OFFSET                                                     (4)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_FRC_OTP_PTRIM_MASK                                                       (0x3 << RTL8291_REG_EFUSE_MODE_0_CFG_FRC_OTP_PTRIM_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_IND_MODE_OFFSET                                                    (0)
  #define RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_IND_MODE_MASK                                                      (0xF << RTL8291_REG_EFUSE_MODE_0_CFG_EFUSE_IND_MODE_OFFSET)

#define RTL8291_REG_EFUSE_MODE_1_ADDR                                                                           (0x3FD)
  #define RTL8291_REG_EFUSE_MODE_1_CFG_EFUSE_EXTRA_MODE_2_OFFSET                                                (7)
  #define RTL8291_REG_EFUSE_MODE_1_CFG_EFUSE_EXTRA_MODE_2_MASK                                                  (0x1 << RTL8291_REG_EFUSE_MODE_1_CFG_EFUSE_EXTRA_MODE_2_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_1_RE_AUTOLOAD_OFFSET                                                           (6)
  #define RTL8291_REG_EFUSE_MODE_1_RE_AUTOLOAD_MASK                                                             (0x1 << RTL8291_REG_EFUSE_MODE_1_RE_AUTOLOAD_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_1_CFG_EFUSE_TMRF_OFFSET                                                        (4)
  #define RTL8291_REG_EFUSE_MODE_1_CFG_EFUSE_TMRF_MASK                                                          (0x3 << RTL8291_REG_EFUSE_MODE_1_CFG_EFUSE_TMRF_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_1_EF_SLV_PTR_OFFSET                                                            (3)
  #define RTL8291_REG_EFUSE_MODE_1_EF_SLV_PTR_MASK                                                              (0x1 << RTL8291_REG_EFUSE_MODE_1_EF_SLV_PTR_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_1_EF_SLV_PAS_OFFSET                                                            (2)
  #define RTL8291_REG_EFUSE_MODE_1_EF_SLV_PAS_MASK                                                              (0x1 << RTL8291_REG_EFUSE_MODE_1_EF_SLV_PAS_OFFSET)
  #define RTL8291_REG_EFUSE_MODE_1_CFG_OTP_CHK_END_HB_OFFSET                                                    (0)
  #define RTL8291_REG_EFUSE_MODE_1_CFG_OTP_CHK_END_HB_MASK                                                      (0x3 << RTL8291_REG_EFUSE_MODE_1_CFG_OTP_CHK_END_HB_OFFSET)

#define RTL8291_REG_EFUSE_MODE_2_ADDR                                                                           (0x3FE)
  #define RTL8291_REG_EFUSE_MODE_2_CFG_OTP_CHK_END_LB_OFFSET                                                    (0)
  #define RTL8291_REG_EFUSE_MODE_2_CFG_OTP_CHK_END_LB_MASK                                                      (0xFF << RTL8291_REG_EFUSE_MODE_2_CFG_OTP_CHK_END_LB_OFFSET)

/*
 * Feature: TX_LUT
 */
#define RTL8291_TX_LUT_REG00_ADDR                                                                               (0x400)
  #define RTL8291_TX_LUT_REG00_TX_LUT_REG00_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG00_TX_LUT_REG00_MASK                                                                (0xFF << RTL8291_TX_LUT_REG00_TX_LUT_REG00_OFFSET)

#define RTL8291_TX_LUT_REG01_ADDR                                                                               (0x401)
  #define RTL8291_TX_LUT_REG01_TX_LUT_REG01_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG01_TX_LUT_REG01_MASK                                                                (0xFF << RTL8291_TX_LUT_REG01_TX_LUT_REG01_OFFSET)

#define RTL8291_TX_LUT_REG02_ADDR                                                                               (0x402)
  #define RTL8291_TX_LUT_REG02_TX_LUT_REG02_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG02_TX_LUT_REG02_MASK                                                                (0xFF << RTL8291_TX_LUT_REG02_TX_LUT_REG02_OFFSET)

#define RTL8291_TX_LUT_REG03_ADDR                                                                               (0x403)
  #define RTL8291_TX_LUT_REG03_TX_LUT_REG03_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG03_TX_LUT_REG03_MASK                                                                (0xFF << RTL8291_TX_LUT_REG03_TX_LUT_REG03_OFFSET)

#define RTL8291_TX_LUT_REG04_ADDR                                                                               (0x404)
  #define RTL8291_TX_LUT_REG04_TX_LUT_REG04_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG04_TX_LUT_REG04_MASK                                                                (0xFF << RTL8291_TX_LUT_REG04_TX_LUT_REG04_OFFSET)

#define RTL8291_TX_LUT_REG05_ADDR                                                                               (0x405)
  #define RTL8291_TX_LUT_REG05_TX_LUT_REG05_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG05_TX_LUT_REG05_MASK                                                                (0xFF << RTL8291_TX_LUT_REG05_TX_LUT_REG05_OFFSET)

#define RTL8291_TX_LUT_REG06_ADDR                                                                               (0x406)
  #define RTL8291_TX_LUT_REG06_TX_LUT_REG06_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG06_TX_LUT_REG06_MASK                                                                (0xFF << RTL8291_TX_LUT_REG06_TX_LUT_REG06_OFFSET)

#define RTL8291_TX_LUT_REG07_ADDR                                                                               (0x407)
  #define RTL8291_TX_LUT_REG07_TX_LUT_REG07_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG07_TX_LUT_REG07_MASK                                                                (0xFF << RTL8291_TX_LUT_REG07_TX_LUT_REG07_OFFSET)

#define RTL8291_TX_LUT_REG08_ADDR                                                                               (0x408)
  #define RTL8291_TX_LUT_REG08_TX_LUT_REG08_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG08_TX_LUT_REG08_MASK                                                                (0xFF << RTL8291_TX_LUT_REG08_TX_LUT_REG08_OFFSET)

#define RTL8291_TX_LUT_REG09_ADDR                                                                               (0x409)
  #define RTL8291_TX_LUT_REG09_TX_LUT_REG09_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG09_TX_LUT_REG09_MASK                                                                (0xFF << RTL8291_TX_LUT_REG09_TX_LUT_REG09_OFFSET)

#define RTL8291_TX_LUT_REG0A_ADDR                                                                               (0x40A)
  #define RTL8291_TX_LUT_REG0A_TX_LUT_REG0A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG0A_TX_LUT_REG0A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG0A_TX_LUT_REG0A_OFFSET)

#define RTL8291_TX_LUT_REG0B_ADDR                                                                               (0x40B)
  #define RTL8291_TX_LUT_REG0B_TX_LUT_REG0B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG0B_TX_LUT_REG0B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG0B_TX_LUT_REG0B_OFFSET)

#define RTL8291_TX_LUT_REG0C_ADDR                                                                               (0x40C)
  #define RTL8291_TX_LUT_REG0C_TX_LUT_REG0C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG0C_TX_LUT_REG0C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG0C_TX_LUT_REG0C_OFFSET)

#define RTL8291_TX_LUT_REG0D_ADDR                                                                               (0x40D)
  #define RTL8291_TX_LUT_REG0D_TX_LUT_REG0D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG0D_TX_LUT_REG0D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG0D_TX_LUT_REG0D_OFFSET)

#define RTL8291_TX_LUT_REG0E_ADDR                                                                               (0x40E)
  #define RTL8291_TX_LUT_REG0E_TX_LUT_REG0E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG0E_TX_LUT_REG0E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG0E_TX_LUT_REG0E_OFFSET)

#define RTL8291_TX_LUT_REG0F_ADDR                                                                               (0x40F)
  #define RTL8291_TX_LUT_REG0F_TX_LUT_REG0F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG0F_TX_LUT_REG0F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG0F_TX_LUT_REG0F_OFFSET)

#define RTL8291_TX_LUT_REG10_ADDR                                                                               (0x410)
  #define RTL8291_TX_LUT_REG10_TX_LUT_REG10_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG10_TX_LUT_REG10_MASK                                                                (0xFF << RTL8291_TX_LUT_REG10_TX_LUT_REG10_OFFSET)

#define RTL8291_TX_LUT_REG11_ADDR                                                                               (0x411)
  #define RTL8291_TX_LUT_REG11_TX_LUT_REG11_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG11_TX_LUT_REG11_MASK                                                                (0xFF << RTL8291_TX_LUT_REG11_TX_LUT_REG11_OFFSET)

#define RTL8291_TX_LUT_REG12_ADDR                                                                               (0x412)
  #define RTL8291_TX_LUT_REG12_TX_LUT_REG12_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG12_TX_LUT_REG12_MASK                                                                (0xFF << RTL8291_TX_LUT_REG12_TX_LUT_REG12_OFFSET)

#define RTL8291_TX_LUT_REG13_ADDR                                                                               (0x413)
  #define RTL8291_TX_LUT_REG13_TX_LUT_REG13_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG13_TX_LUT_REG13_MASK                                                                (0xFF << RTL8291_TX_LUT_REG13_TX_LUT_REG13_OFFSET)

#define RTL8291_TX_LUT_REG14_ADDR                                                                               (0x414)
  #define RTL8291_TX_LUT_REG14_TX_LUT_REG14_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG14_TX_LUT_REG14_MASK                                                                (0xFF << RTL8291_TX_LUT_REG14_TX_LUT_REG14_OFFSET)

#define RTL8291_TX_LUT_REG15_ADDR                                                                               (0x415)
  #define RTL8291_TX_LUT_REG15_TX_LUT_REG15_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG15_TX_LUT_REG15_MASK                                                                (0xFF << RTL8291_TX_LUT_REG15_TX_LUT_REG15_OFFSET)

#define RTL8291_TX_LUT_REG16_ADDR                                                                               (0x416)
  #define RTL8291_TX_LUT_REG16_TX_LUT_REG16_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG16_TX_LUT_REG16_MASK                                                                (0xFF << RTL8291_TX_LUT_REG16_TX_LUT_REG16_OFFSET)

#define RTL8291_TX_LUT_REG17_ADDR                                                                               (0x417)
  #define RTL8291_TX_LUT_REG17_TX_LUT_REG17_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG17_TX_LUT_REG17_MASK                                                                (0xFF << RTL8291_TX_LUT_REG17_TX_LUT_REG17_OFFSET)

#define RTL8291_TX_LUT_REG18_ADDR                                                                               (0x418)
  #define RTL8291_TX_LUT_REG18_TX_LUT_REG18_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG18_TX_LUT_REG18_MASK                                                                (0xFF << RTL8291_TX_LUT_REG18_TX_LUT_REG18_OFFSET)

#define RTL8291_TX_LUT_REG19_ADDR                                                                               (0x419)
  #define RTL8291_TX_LUT_REG19_TX_LUT_REG19_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG19_TX_LUT_REG19_MASK                                                                (0xFF << RTL8291_TX_LUT_REG19_TX_LUT_REG19_OFFSET)

#define RTL8291_TX_LUT_REG1A_ADDR                                                                               (0x41A)
  #define RTL8291_TX_LUT_REG1A_TX_LUT_REG1A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG1A_TX_LUT_REG1A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG1A_TX_LUT_REG1A_OFFSET)

#define RTL8291_TX_LUT_REG1B_ADDR                                                                               (0x41B)
  #define RTL8291_TX_LUT_REG1B_TX_LUT_REG1B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG1B_TX_LUT_REG1B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG1B_TX_LUT_REG1B_OFFSET)

#define RTL8291_TX_LUT_REG1C_ADDR                                                                               (0x41C)
  #define RTL8291_TX_LUT_REG1C_TX_LUT_REG1C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG1C_TX_LUT_REG1C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG1C_TX_LUT_REG1C_OFFSET)

#define RTL8291_TX_LUT_REG1D_ADDR                                                                               (0x41D)
  #define RTL8291_TX_LUT_REG1D_TX_LUT_REG1D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG1D_TX_LUT_REG1D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG1D_TX_LUT_REG1D_OFFSET)

#define RTL8291_TX_LUT_REG1E_ADDR                                                                               (0x41E)
  #define RTL8291_TX_LUT_REG1E_TX_LUT_REG1E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG1E_TX_LUT_REG1E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG1E_TX_LUT_REG1E_OFFSET)

#define RTL8291_TX_LUT_REG1F_ADDR                                                                               (0x41F)
  #define RTL8291_TX_LUT_REG1F_TX_LUT_REG1F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG1F_TX_LUT_REG1F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG1F_TX_LUT_REG1F_OFFSET)

#define RTL8291_TX_LUT_REG20_ADDR                                                                               (0x420)
  #define RTL8291_TX_LUT_REG20_TX_LUT_REG20_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG20_TX_LUT_REG20_MASK                                                                (0xFF << RTL8291_TX_LUT_REG20_TX_LUT_REG20_OFFSET)

#define RTL8291_TX_LUT_REG21_ADDR                                                                               (0x421)
  #define RTL8291_TX_LUT_REG21_TX_LUT_REG21_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG21_TX_LUT_REG21_MASK                                                                (0xFF << RTL8291_TX_LUT_REG21_TX_LUT_REG21_OFFSET)

#define RTL8291_TX_LUT_REG22_ADDR                                                                               (0x422)
  #define RTL8291_TX_LUT_REG22_TX_LUT_REG22_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG22_TX_LUT_REG22_MASK                                                                (0xFF << RTL8291_TX_LUT_REG22_TX_LUT_REG22_OFFSET)

#define RTL8291_TX_LUT_REG23_ADDR                                                                               (0x423)
  #define RTL8291_TX_LUT_REG23_TX_LUT_REG23_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG23_TX_LUT_REG23_MASK                                                                (0xFF << RTL8291_TX_LUT_REG23_TX_LUT_REG23_OFFSET)

#define RTL8291_TX_LUT_REG24_ADDR                                                                               (0x424)
  #define RTL8291_TX_LUT_REG24_TX_LUT_REG24_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG24_TX_LUT_REG24_MASK                                                                (0xFF << RTL8291_TX_LUT_REG24_TX_LUT_REG24_OFFSET)

#define RTL8291_TX_LUT_REG25_ADDR                                                                               (0x425)
  #define RTL8291_TX_LUT_REG25_TX_LUT_REG25_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG25_TX_LUT_REG25_MASK                                                                (0xFF << RTL8291_TX_LUT_REG25_TX_LUT_REG25_OFFSET)

#define RTL8291_TX_LUT_REG26_ADDR                                                                               (0x426)
  #define RTL8291_TX_LUT_REG26_TX_LUT_REG26_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG26_TX_LUT_REG26_MASK                                                                (0xFF << RTL8291_TX_LUT_REG26_TX_LUT_REG26_OFFSET)

#define RTL8291_TX_LUT_REG27_ADDR                                                                               (0x427)
  #define RTL8291_TX_LUT_REG27_TX_LUT_REG27_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG27_TX_LUT_REG27_MASK                                                                (0xFF << RTL8291_TX_LUT_REG27_TX_LUT_REG27_OFFSET)

#define RTL8291_TX_LUT_REG28_ADDR                                                                               (0x428)
  #define RTL8291_TX_LUT_REG28_TX_LUT_REG28_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG28_TX_LUT_REG28_MASK                                                                (0xFF << RTL8291_TX_LUT_REG28_TX_LUT_REG28_OFFSET)

#define RTL8291_TX_LUT_REG29_ADDR                                                                               (0x429)
  #define RTL8291_TX_LUT_REG29_TX_LUT_REG29_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG29_TX_LUT_REG29_MASK                                                                (0xFF << RTL8291_TX_LUT_REG29_TX_LUT_REG29_OFFSET)

#define RTL8291_TX_LUT_REG2A_ADDR                                                                               (0x42A)
  #define RTL8291_TX_LUT_REG2A_TX_LUT_REG2A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG2A_TX_LUT_REG2A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG2A_TX_LUT_REG2A_OFFSET)

#define RTL8291_TX_LUT_REG2B_ADDR                                                                               (0x42B)
  #define RTL8291_TX_LUT_REG2B_TX_LUT_REG2B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG2B_TX_LUT_REG2B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG2B_TX_LUT_REG2B_OFFSET)

#define RTL8291_TX_LUT_REG2C_ADDR                                                                               (0x42C)
  #define RTL8291_TX_LUT_REG2C_TX_LUT_REG2C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG2C_TX_LUT_REG2C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG2C_TX_LUT_REG2C_OFFSET)

#define RTL8291_TX_LUT_REG2D_ADDR                                                                               (0x42D)
  #define RTL8291_TX_LUT_REG2D_TX_LUT_REG2D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG2D_TX_LUT_REG2D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG2D_TX_LUT_REG2D_OFFSET)

#define RTL8291_TX_LUT_REG2E_ADDR                                                                               (0x42E)
  #define RTL8291_TX_LUT_REG2E_TX_LUT_REG2E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG2E_TX_LUT_REG2E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG2E_TX_LUT_REG2E_OFFSET)

#define RTL8291_TX_LUT_REG2F_ADDR                                                                               (0x42F)
  #define RTL8291_TX_LUT_REG2F_TX_LUT_REG2F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG2F_TX_LUT_REG2F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG2F_TX_LUT_REG2F_OFFSET)

#define RTL8291_TX_LUT_REG30_ADDR                                                                               (0x430)
  #define RTL8291_TX_LUT_REG30_TX_LUT_REG30_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG30_TX_LUT_REG30_MASK                                                                (0xFF << RTL8291_TX_LUT_REG30_TX_LUT_REG30_OFFSET)

#define RTL8291_TX_LUT_REG31_ADDR                                                                               (0x431)
  #define RTL8291_TX_LUT_REG31_TX_LUT_REG31_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG31_TX_LUT_REG31_MASK                                                                (0xFF << RTL8291_TX_LUT_REG31_TX_LUT_REG31_OFFSET)

#define RTL8291_TX_LUT_REG32_ADDR                                                                               (0x432)
  #define RTL8291_TX_LUT_REG32_TX_LUT_REG32_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG32_TX_LUT_REG32_MASK                                                                (0xFF << RTL8291_TX_LUT_REG32_TX_LUT_REG32_OFFSET)

#define RTL8291_TX_LUT_REG33_ADDR                                                                               (0x433)
  #define RTL8291_TX_LUT_REG33_TX_LUT_REG33_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG33_TX_LUT_REG33_MASK                                                                (0xFF << RTL8291_TX_LUT_REG33_TX_LUT_REG33_OFFSET)

#define RTL8291_TX_LUT_REG34_ADDR                                                                               (0x434)
  #define RTL8291_TX_LUT_REG34_TX_LUT_REG34_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG34_TX_LUT_REG34_MASK                                                                (0xFF << RTL8291_TX_LUT_REG34_TX_LUT_REG34_OFFSET)

#define RTL8291_TX_LUT_REG35_ADDR                                                                               (0x435)
  #define RTL8291_TX_LUT_REG35_TX_LUT_REG35_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG35_TX_LUT_REG35_MASK                                                                (0xFF << RTL8291_TX_LUT_REG35_TX_LUT_REG35_OFFSET)

#define RTL8291_TX_LUT_REG36_ADDR                                                                               (0x436)
  #define RTL8291_TX_LUT_REG36_TX_LUT_REG36_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG36_TX_LUT_REG36_MASK                                                                (0xFF << RTL8291_TX_LUT_REG36_TX_LUT_REG36_OFFSET)

#define RTL8291_TX_LUT_REG37_ADDR                                                                               (0x437)
  #define RTL8291_TX_LUT_REG37_TX_LUT_REG37_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG37_TX_LUT_REG37_MASK                                                                (0xFF << RTL8291_TX_LUT_REG37_TX_LUT_REG37_OFFSET)

#define RTL8291_TX_LUT_REG38_ADDR                                                                               (0x438)
  #define RTL8291_TX_LUT_REG38_TX_LUT_REG38_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG38_TX_LUT_REG38_MASK                                                                (0xFF << RTL8291_TX_LUT_REG38_TX_LUT_REG38_OFFSET)

#define RTL8291_TX_LUT_REG39_ADDR                                                                               (0x439)
  #define RTL8291_TX_LUT_REG39_TX_LUT_REG39_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG39_TX_LUT_REG39_MASK                                                                (0xFF << RTL8291_TX_LUT_REG39_TX_LUT_REG39_OFFSET)

#define RTL8291_TX_LUT_REG3A_ADDR                                                                               (0x43A)
  #define RTL8291_TX_LUT_REG3A_TX_LUT_REG3A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG3A_TX_LUT_REG3A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG3A_TX_LUT_REG3A_OFFSET)

#define RTL8291_TX_LUT_REG3B_ADDR                                                                               (0x43B)
  #define RTL8291_TX_LUT_REG3B_TX_LUT_REG3B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG3B_TX_LUT_REG3B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG3B_TX_LUT_REG3B_OFFSET)

#define RTL8291_TX_LUT_REG3C_ADDR                                                                               (0x43C)
  #define RTL8291_TX_LUT_REG3C_TX_LUT_REG3C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG3C_TX_LUT_REG3C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG3C_TX_LUT_REG3C_OFFSET)

#define RTL8291_TX_LUT_REG3D_ADDR                                                                               (0x43D)
  #define RTL8291_TX_LUT_REG3D_TX_LUT_REG3D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG3D_TX_LUT_REG3D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG3D_TX_LUT_REG3D_OFFSET)

#define RTL8291_TX_LUT_REG3E_ADDR                                                                               (0x43E)
  #define RTL8291_TX_LUT_REG3E_TX_LUT_REG3E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG3E_TX_LUT_REG3E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG3E_TX_LUT_REG3E_OFFSET)

#define RTL8291_TX_LUT_REG3F_ADDR                                                                               (0x43F)
  #define RTL8291_TX_LUT_REG3F_TX_LUT_REG3F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG3F_TX_LUT_REG3F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG3F_TX_LUT_REG3F_OFFSET)

#define RTL8291_TX_LUT_REG40_ADDR                                                                               (0x440)
  #define RTL8291_TX_LUT_REG40_TX_LUT_REG40_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG40_TX_LUT_REG40_MASK                                                                (0xFF << RTL8291_TX_LUT_REG40_TX_LUT_REG40_OFFSET)

#define RTL8291_TX_LUT_REG41_ADDR                                                                               (0x441)
  #define RTL8291_TX_LUT_REG41_TX_LUT_REG41_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG41_TX_LUT_REG41_MASK                                                                (0xFF << RTL8291_TX_LUT_REG41_TX_LUT_REG41_OFFSET)

#define RTL8291_TX_LUT_REG42_ADDR                                                                               (0x442)
  #define RTL8291_TX_LUT_REG42_TX_LUT_REG42_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG42_TX_LUT_REG42_MASK                                                                (0xFF << RTL8291_TX_LUT_REG42_TX_LUT_REG42_OFFSET)

#define RTL8291_TX_LUT_REG43_ADDR                                                                               (0x443)
  #define RTL8291_TX_LUT_REG43_TX_LUT_REG43_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG43_TX_LUT_REG43_MASK                                                                (0xFF << RTL8291_TX_LUT_REG43_TX_LUT_REG43_OFFSET)

#define RTL8291_TX_LUT_REG44_ADDR                                                                               (0x444)
  #define RTL8291_TX_LUT_REG44_TX_LUT_REG44_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG44_TX_LUT_REG44_MASK                                                                (0xFF << RTL8291_TX_LUT_REG44_TX_LUT_REG44_OFFSET)

#define RTL8291_TX_LUT_REG45_ADDR                                                                               (0x445)
  #define RTL8291_TX_LUT_REG45_TX_LUT_REG45_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG45_TX_LUT_REG45_MASK                                                                (0xFF << RTL8291_TX_LUT_REG45_TX_LUT_REG45_OFFSET)

#define RTL8291_TX_LUT_REG46_ADDR                                                                               (0x446)
  #define RTL8291_TX_LUT_REG46_TX_LUT_REG46_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG46_TX_LUT_REG46_MASK                                                                (0xFF << RTL8291_TX_LUT_REG46_TX_LUT_REG46_OFFSET)

#define RTL8291_TX_LUT_REG47_ADDR                                                                               (0x447)
  #define RTL8291_TX_LUT_REG47_TX_LUT_REG47_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG47_TX_LUT_REG47_MASK                                                                (0xFF << RTL8291_TX_LUT_REG47_TX_LUT_REG47_OFFSET)

#define RTL8291_TX_LUT_REG48_ADDR                                                                               (0x448)
  #define RTL8291_TX_LUT_REG48_TX_LUT_REG48_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG48_TX_LUT_REG48_MASK                                                                (0xFF << RTL8291_TX_LUT_REG48_TX_LUT_REG48_OFFSET)

#define RTL8291_TX_LUT_REG49_ADDR                                                                               (0x449)
  #define RTL8291_TX_LUT_REG49_TX_LUT_REG49_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG49_TX_LUT_REG49_MASK                                                                (0xFF << RTL8291_TX_LUT_REG49_TX_LUT_REG49_OFFSET)

#define RTL8291_TX_LUT_REG4A_ADDR                                                                               (0x44A)
  #define RTL8291_TX_LUT_REG4A_TX_LUT_REG4A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG4A_TX_LUT_REG4A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG4A_TX_LUT_REG4A_OFFSET)

#define RTL8291_TX_LUT_REG4B_ADDR                                                                               (0x44B)
  #define RTL8291_TX_LUT_REG4B_TX_LUT_REG4B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG4B_TX_LUT_REG4B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG4B_TX_LUT_REG4B_OFFSET)

#define RTL8291_TX_LUT_REG4C_ADDR                                                                               (0x44C)
  #define RTL8291_TX_LUT_REG4C_TX_LUT_REG4C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG4C_TX_LUT_REG4C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG4C_TX_LUT_REG4C_OFFSET)

#define RTL8291_TX_LUT_REG4D_ADDR                                                                               (0x44D)
  #define RTL8291_TX_LUT_REG4D_TX_LUT_REG4D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG4D_TX_LUT_REG4D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG4D_TX_LUT_REG4D_OFFSET)

#define RTL8291_TX_LUT_REG4E_ADDR                                                                               (0x44E)
  #define RTL8291_TX_LUT_REG4E_TX_LUT_REG4E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG4E_TX_LUT_REG4E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG4E_TX_LUT_REG4E_OFFSET)

#define RTL8291_TX_LUT_REG4F_ADDR                                                                               (0x44F)
  #define RTL8291_TX_LUT_REG4F_TX_LUT_REG4F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG4F_TX_LUT_REG4F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG4F_TX_LUT_REG4F_OFFSET)

#define RTL8291_TX_LUT_REG50_ADDR                                                                               (0x450)
  #define RTL8291_TX_LUT_REG50_TX_LUT_REG50_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG50_TX_LUT_REG50_MASK                                                                (0xFF << RTL8291_TX_LUT_REG50_TX_LUT_REG50_OFFSET)

#define RTL8291_TX_LUT_REG51_ADDR                                                                               (0x451)
  #define RTL8291_TX_LUT_REG51_TX_LUT_REG51_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG51_TX_LUT_REG51_MASK                                                                (0xFF << RTL8291_TX_LUT_REG51_TX_LUT_REG51_OFFSET)

#define RTL8291_TX_LUT_REG52_ADDR                                                                               (0x452)
  #define RTL8291_TX_LUT_REG52_TX_LUT_REG52_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG52_TX_LUT_REG52_MASK                                                                (0xFF << RTL8291_TX_LUT_REG52_TX_LUT_REG52_OFFSET)

#define RTL8291_TX_LUT_REG53_ADDR                                                                               (0x453)
  #define RTL8291_TX_LUT_REG53_TX_LUT_REG53_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG53_TX_LUT_REG53_MASK                                                                (0xFF << RTL8291_TX_LUT_REG53_TX_LUT_REG53_OFFSET)

#define RTL8291_TX_LUT_REG54_ADDR                                                                               (0x454)
  #define RTL8291_TX_LUT_REG54_TX_LUT_REG54_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG54_TX_LUT_REG54_MASK                                                                (0xFF << RTL8291_TX_LUT_REG54_TX_LUT_REG54_OFFSET)

#define RTL8291_TX_LUT_REG55_ADDR                                                                               (0x455)
  #define RTL8291_TX_LUT_REG55_TX_LUT_REG55_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG55_TX_LUT_REG55_MASK                                                                (0xFF << RTL8291_TX_LUT_REG55_TX_LUT_REG55_OFFSET)

#define RTL8291_TX_LUT_REG56_ADDR                                                                               (0x456)
  #define RTL8291_TX_LUT_REG56_TX_LUT_REG56_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG56_TX_LUT_REG56_MASK                                                                (0xFF << RTL8291_TX_LUT_REG56_TX_LUT_REG56_OFFSET)

#define RTL8291_TX_LUT_REG57_ADDR                                                                               (0x457)
  #define RTL8291_TX_LUT_REG57_TX_LUT_REG57_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG57_TX_LUT_REG57_MASK                                                                (0xFF << RTL8291_TX_LUT_REG57_TX_LUT_REG57_OFFSET)

#define RTL8291_TX_LUT_REG58_ADDR                                                                               (0x458)
  #define RTL8291_TX_LUT_REG58_TX_LUT_REG58_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG58_TX_LUT_REG58_MASK                                                                (0xFF << RTL8291_TX_LUT_REG58_TX_LUT_REG58_OFFSET)

#define RTL8291_TX_LUT_REG59_ADDR                                                                               (0x459)
  #define RTL8291_TX_LUT_REG59_TX_LUT_REG59_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG59_TX_LUT_REG59_MASK                                                                (0xFF << RTL8291_TX_LUT_REG59_TX_LUT_REG59_OFFSET)

#define RTL8291_TX_LUT_REG5A_ADDR                                                                               (0x45A)
  #define RTL8291_TX_LUT_REG5A_TX_LUT_REG5A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG5A_TX_LUT_REG5A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG5A_TX_LUT_REG5A_OFFSET)

#define RTL8291_TX_LUT_REG5B_ADDR                                                                               (0x45B)
  #define RTL8291_TX_LUT_REG5B_TX_LUT_REG5B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG5B_TX_LUT_REG5B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG5B_TX_LUT_REG5B_OFFSET)

#define RTL8291_TX_LUT_REG5C_ADDR                                                                               (0x45C)
  #define RTL8291_TX_LUT_REG5C_TX_LUT_REG5C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG5C_TX_LUT_REG5C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG5C_TX_LUT_REG5C_OFFSET)

#define RTL8291_TX_LUT_REG5D_ADDR                                                                               (0x45D)
  #define RTL8291_TX_LUT_REG5D_TX_LUT_REG5D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG5D_TX_LUT_REG5D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG5D_TX_LUT_REG5D_OFFSET)

#define RTL8291_TX_LUT_REG5E_ADDR                                                                               (0x45E)
  #define RTL8291_TX_LUT_REG5E_TX_LUT_REG5E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG5E_TX_LUT_REG5E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG5E_TX_LUT_REG5E_OFFSET)

#define RTL8291_TX_LUT_REG5F_ADDR                                                                               (0x45F)
  #define RTL8291_TX_LUT_REG5F_TX_LUT_REG5F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG5F_TX_LUT_REG5F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG5F_TX_LUT_REG5F_OFFSET)

#define RTL8291_TX_LUT_REG60_ADDR                                                                               (0x460)
  #define RTL8291_TX_LUT_REG60_TX_LUT_REG60_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG60_TX_LUT_REG60_MASK                                                                (0xFF << RTL8291_TX_LUT_REG60_TX_LUT_REG60_OFFSET)

#define RTL8291_TX_LUT_REG61_ADDR                                                                               (0x461)
  #define RTL8291_TX_LUT_REG61_TX_LUT_REG61_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG61_TX_LUT_REG61_MASK                                                                (0xFF << RTL8291_TX_LUT_REG61_TX_LUT_REG61_OFFSET)

#define RTL8291_TX_LUT_REG62_ADDR                                                                               (0x462)
  #define RTL8291_TX_LUT_REG62_TX_LUT_REG62_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG62_TX_LUT_REG62_MASK                                                                (0xFF << RTL8291_TX_LUT_REG62_TX_LUT_REG62_OFFSET)

#define RTL8291_TX_LUT_REG63_ADDR                                                                               (0x463)
  #define RTL8291_TX_LUT_REG63_TX_LUT_REG63_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG63_TX_LUT_REG63_MASK                                                                (0xFF << RTL8291_TX_LUT_REG63_TX_LUT_REG63_OFFSET)

#define RTL8291_TX_LUT_REG64_ADDR                                                                               (0x464)
  #define RTL8291_TX_LUT_REG64_TX_LUT_REG64_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG64_TX_LUT_REG64_MASK                                                                (0xFF << RTL8291_TX_LUT_REG64_TX_LUT_REG64_OFFSET)

#define RTL8291_TX_LUT_REG65_ADDR                                                                               (0x465)
  #define RTL8291_TX_LUT_REG65_TX_LUT_REG65_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG65_TX_LUT_REG65_MASK                                                                (0xFF << RTL8291_TX_LUT_REG65_TX_LUT_REG65_OFFSET)

#define RTL8291_TX_LUT_REG66_ADDR                                                                               (0x466)
  #define RTL8291_TX_LUT_REG66_TX_LUT_REG66_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG66_TX_LUT_REG66_MASK                                                                (0xFF << RTL8291_TX_LUT_REG66_TX_LUT_REG66_OFFSET)

#define RTL8291_TX_LUT_REG67_ADDR                                                                               (0x467)
  #define RTL8291_TX_LUT_REG67_TX_LUT_REG67_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG67_TX_LUT_REG67_MASK                                                                (0xFF << RTL8291_TX_LUT_REG67_TX_LUT_REG67_OFFSET)

#define RTL8291_TX_LUT_REG68_ADDR                                                                               (0x468)
  #define RTL8291_TX_LUT_REG68_TX_LUT_REG68_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG68_TX_LUT_REG68_MASK                                                                (0xFF << RTL8291_TX_LUT_REG68_TX_LUT_REG68_OFFSET)

#define RTL8291_TX_LUT_REG69_ADDR                                                                               (0x469)
  #define RTL8291_TX_LUT_REG69_TX_LUT_REG69_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG69_TX_LUT_REG69_MASK                                                                (0xFF << RTL8291_TX_LUT_REG69_TX_LUT_REG69_OFFSET)

#define RTL8291_TX_LUT_REG6A_ADDR                                                                               (0x46A)
  #define RTL8291_TX_LUT_REG6A_TX_LUT_REG6A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG6A_TX_LUT_REG6A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG6A_TX_LUT_REG6A_OFFSET)

#define RTL8291_TX_LUT_REG6B_ADDR                                                                               (0x46B)
  #define RTL8291_TX_LUT_REG6B_TX_LUT_REG6B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG6B_TX_LUT_REG6B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG6B_TX_LUT_REG6B_OFFSET)

#define RTL8291_TX_LUT_REG6C_ADDR                                                                               (0x46C)
  #define RTL8291_TX_LUT_REG6C_TX_LUT_REG6C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG6C_TX_LUT_REG6C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG6C_TX_LUT_REG6C_OFFSET)

#define RTL8291_TX_LUT_REG6D_ADDR                                                                               (0x46D)
  #define RTL8291_TX_LUT_REG6D_TX_LUT_REG6D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG6D_TX_LUT_REG6D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG6D_TX_LUT_REG6D_OFFSET)

#define RTL8291_TX_LUT_REG6E_ADDR                                                                               (0x46E)
  #define RTL8291_TX_LUT_REG6E_TX_LUT_REG6E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG6E_TX_LUT_REG6E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG6E_TX_LUT_REG6E_OFFSET)

#define RTL8291_TX_LUT_REG6F_ADDR                                                                               (0x46F)
  #define RTL8291_TX_LUT_REG6F_TX_LUT_REG6F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG6F_TX_LUT_REG6F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG6F_TX_LUT_REG6F_OFFSET)

#define RTL8291_TX_LUT_REG70_ADDR                                                                               (0x470)
  #define RTL8291_TX_LUT_REG70_TX_LUT_REG70_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG70_TX_LUT_REG70_MASK                                                                (0xFF << RTL8291_TX_LUT_REG70_TX_LUT_REG70_OFFSET)

#define RTL8291_TX_LUT_REG71_ADDR                                                                               (0x471)
  #define RTL8291_TX_LUT_REG71_TX_LUT_REG71_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG71_TX_LUT_REG71_MASK                                                                (0xFF << RTL8291_TX_LUT_REG71_TX_LUT_REG71_OFFSET)

#define RTL8291_TX_LUT_REG72_ADDR                                                                               (0x472)
  #define RTL8291_TX_LUT_REG72_TX_LUT_REG72_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG72_TX_LUT_REG72_MASK                                                                (0xFF << RTL8291_TX_LUT_REG72_TX_LUT_REG72_OFFSET)

#define RTL8291_TX_LUT_REG73_ADDR                                                                               (0x473)
  #define RTL8291_TX_LUT_REG73_TX_LUT_REG73_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG73_TX_LUT_REG73_MASK                                                                (0xFF << RTL8291_TX_LUT_REG73_TX_LUT_REG73_OFFSET)

#define RTL8291_TX_LUT_REG74_ADDR                                                                               (0x474)
  #define RTL8291_TX_LUT_REG74_TX_LUT_REG74_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG74_TX_LUT_REG74_MASK                                                                (0xFF << RTL8291_TX_LUT_REG74_TX_LUT_REG74_OFFSET)

#define RTL8291_TX_LUT_REG75_ADDR                                                                               (0x475)
  #define RTL8291_TX_LUT_REG75_TX_LUT_REG75_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG75_TX_LUT_REG75_MASK                                                                (0xFF << RTL8291_TX_LUT_REG75_TX_LUT_REG75_OFFSET)

#define RTL8291_TX_LUT_REG76_ADDR                                                                               (0x476)
  #define RTL8291_TX_LUT_REG76_TX_LUT_REG76_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG76_TX_LUT_REG76_MASK                                                                (0xFF << RTL8291_TX_LUT_REG76_TX_LUT_REG76_OFFSET)

#define RTL8291_TX_LUT_REG77_ADDR                                                                               (0x477)
  #define RTL8291_TX_LUT_REG77_TX_LUT_REG77_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG77_TX_LUT_REG77_MASK                                                                (0xFF << RTL8291_TX_LUT_REG77_TX_LUT_REG77_OFFSET)

#define RTL8291_TX_LUT_REG78_ADDR                                                                               (0x478)
  #define RTL8291_TX_LUT_REG78_TX_LUT_REG78_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG78_TX_LUT_REG78_MASK                                                                (0xFF << RTL8291_TX_LUT_REG78_TX_LUT_REG78_OFFSET)

#define RTL8291_TX_LUT_REG79_ADDR                                                                               (0x479)
  #define RTL8291_TX_LUT_REG79_TX_LUT_REG79_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG79_TX_LUT_REG79_MASK                                                                (0xFF << RTL8291_TX_LUT_REG79_TX_LUT_REG79_OFFSET)

#define RTL8291_TX_LUT_REG7A_ADDR                                                                               (0x47A)
  #define RTL8291_TX_LUT_REG7A_TX_LUT_REG7A_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG7A_TX_LUT_REG7A_MASK                                                                (0xFF << RTL8291_TX_LUT_REG7A_TX_LUT_REG7A_OFFSET)

#define RTL8291_TX_LUT_REG7B_ADDR                                                                               (0x47B)
  #define RTL8291_TX_LUT_REG7B_TX_LUT_REG7B_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG7B_TX_LUT_REG7B_MASK                                                                (0xFF << RTL8291_TX_LUT_REG7B_TX_LUT_REG7B_OFFSET)

#define RTL8291_TX_LUT_REG7C_ADDR                                                                               (0x47C)
  #define RTL8291_TX_LUT_REG7C_TX_LUT_REG7C_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG7C_TX_LUT_REG7C_MASK                                                                (0xFF << RTL8291_TX_LUT_REG7C_TX_LUT_REG7C_OFFSET)

#define RTL8291_TX_LUT_REG7D_ADDR                                                                               (0x47D)
  #define RTL8291_TX_LUT_REG7D_TX_LUT_REG7D_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG7D_TX_LUT_REG7D_MASK                                                                (0xFF << RTL8291_TX_LUT_REG7D_TX_LUT_REG7D_OFFSET)

#define RTL8291_TX_LUT_REG7E_ADDR                                                                               (0x47E)
  #define RTL8291_TX_LUT_REG7E_TX_LUT_REG7E_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG7E_TX_LUT_REG7E_MASK                                                                (0xFF << RTL8291_TX_LUT_REG7E_TX_LUT_REG7E_OFFSET)

#define RTL8291_TX_LUT_REG7F_ADDR                                                                               (0x47F)
  #define RTL8291_TX_LUT_REG7F_TX_LUT_REG7F_OFFSET                                                              (0)
  #define RTL8291_TX_LUT_REG7F_TX_LUT_REG7F_MASK                                                                (0xFF << RTL8291_TX_LUT_REG7F_TX_LUT_REG7F_OFFSET)

/*
 * Feature: APD_LUT
 */
#define RTL8291_APD_LUT_REG00_ADDR                                                                              (0x480)
  #define RTL8291_APD_LUT_REG00_APD_LUT_REG00_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG00_APD_LUT_REG00_MASK                                                              (0xFF << RTL8291_APD_LUT_REG00_APD_LUT_REG00_OFFSET)

#define RTL8291_APD_LUT_REG01_ADDR                                                                              (0x481)
  #define RTL8291_APD_LUT_REG01_APD_LUT_REG01_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG01_APD_LUT_REG01_MASK                                                              (0xFF << RTL8291_APD_LUT_REG01_APD_LUT_REG01_OFFSET)

#define RTL8291_APD_LUT_REG02_ADDR                                                                              (0x482)
  #define RTL8291_APD_LUT_REG02_APD_LUT_REG02_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG02_APD_LUT_REG02_MASK                                                              (0xFF << RTL8291_APD_LUT_REG02_APD_LUT_REG02_OFFSET)

#define RTL8291_APD_LUT_REG03_ADDR                                                                              (0x483)
  #define RTL8291_APD_LUT_REG03_APD_LUT_REG03_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG03_APD_LUT_REG03_MASK                                                              (0xFF << RTL8291_APD_LUT_REG03_APD_LUT_REG03_OFFSET)

#define RTL8291_APD_LUT_REG04_ADDR                                                                              (0x484)
  #define RTL8291_APD_LUT_REG04_APD_LUT_REG04_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG04_APD_LUT_REG04_MASK                                                              (0xFF << RTL8291_APD_LUT_REG04_APD_LUT_REG04_OFFSET)

#define RTL8291_APD_LUT_REG05_ADDR                                                                              (0x485)
  #define RTL8291_APD_LUT_REG05_APD_LUT_REG05_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG05_APD_LUT_REG05_MASK                                                              (0xFF << RTL8291_APD_LUT_REG05_APD_LUT_REG05_OFFSET)

#define RTL8291_APD_LUT_REG06_ADDR                                                                              (0x486)
  #define RTL8291_APD_LUT_REG06_APD_LUT_REG06_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG06_APD_LUT_REG06_MASK                                                              (0xFF << RTL8291_APD_LUT_REG06_APD_LUT_REG06_OFFSET)

#define RTL8291_APD_LUT_REG07_ADDR                                                                              (0x487)
  #define RTL8291_APD_LUT_REG07_APD_LUT_REG07_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG07_APD_LUT_REG07_MASK                                                              (0xFF << RTL8291_APD_LUT_REG07_APD_LUT_REG07_OFFSET)

#define RTL8291_APD_LUT_REG08_ADDR                                                                              (0x488)
  #define RTL8291_APD_LUT_REG08_APD_LUT_REG08_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG08_APD_LUT_REG08_MASK                                                              (0xFF << RTL8291_APD_LUT_REG08_APD_LUT_REG08_OFFSET)

#define RTL8291_APD_LUT_REG09_ADDR                                                                              (0x489)
  #define RTL8291_APD_LUT_REG09_APD_LUT_REG09_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG09_APD_LUT_REG09_MASK                                                              (0xFF << RTL8291_APD_LUT_REG09_APD_LUT_REG09_OFFSET)

#define RTL8291_APD_LUT_REG0A_ADDR                                                                              (0x48A)
  #define RTL8291_APD_LUT_REG0A_APD_LUT_REG0A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG0A_APD_LUT_REG0A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG0A_APD_LUT_REG0A_OFFSET)

#define RTL8291_APD_LUT_REG0B_ADDR                                                                              (0x48B)
  #define RTL8291_APD_LUT_REG0B_APD_LUT_REG0B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG0B_APD_LUT_REG0B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG0B_APD_LUT_REG0B_OFFSET)

#define RTL8291_APD_LUT_REG0C_ADDR                                                                              (0x48C)
  #define RTL8291_APD_LUT_REG0C_APD_LUT_REG0C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG0C_APD_LUT_REG0C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG0C_APD_LUT_REG0C_OFFSET)

#define RTL8291_APD_LUT_REG0D_ADDR                                                                              (0x48D)
  #define RTL8291_APD_LUT_REG0D_APD_LUT_REG0D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG0D_APD_LUT_REG0D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG0D_APD_LUT_REG0D_OFFSET)

#define RTL8291_APD_LUT_REG0E_ADDR                                                                              (0x48E)
  #define RTL8291_APD_LUT_REG0E_APD_LUT_REG0E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG0E_APD_LUT_REG0E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG0E_APD_LUT_REG0E_OFFSET)

#define RTL8291_APD_LUT_REG0F_ADDR                                                                              (0x48F)
  #define RTL8291_APD_LUT_REG0F_APD_LUT_REG0F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG0F_APD_LUT_REG0F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG0F_APD_LUT_REG0F_OFFSET)

#define RTL8291_APD_LUT_REG10_ADDR                                                                              (0x490)
  #define RTL8291_APD_LUT_REG10_APD_LUT_REG10_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG10_APD_LUT_REG10_MASK                                                              (0xFF << RTL8291_APD_LUT_REG10_APD_LUT_REG10_OFFSET)

#define RTL8291_APD_LUT_REG11_ADDR                                                                              (0x491)
  #define RTL8291_APD_LUT_REG11_APD_LUT_REG11_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG11_APD_LUT_REG11_MASK                                                              (0xFF << RTL8291_APD_LUT_REG11_APD_LUT_REG11_OFFSET)

#define RTL8291_APD_LUT_REG12_ADDR                                                                              (0x492)
  #define RTL8291_APD_LUT_REG12_APD_LUT_REG12_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG12_APD_LUT_REG12_MASK                                                              (0xFF << RTL8291_APD_LUT_REG12_APD_LUT_REG12_OFFSET)

#define RTL8291_APD_LUT_REG13_ADDR                                                                              (0x493)
  #define RTL8291_APD_LUT_REG13_APD_LUT_REG13_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG13_APD_LUT_REG13_MASK                                                              (0xFF << RTL8291_APD_LUT_REG13_APD_LUT_REG13_OFFSET)

#define RTL8291_APD_LUT_REG14_ADDR                                                                              (0x494)
  #define RTL8291_APD_LUT_REG14_APD_LUT_REG14_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG14_APD_LUT_REG14_MASK                                                              (0xFF << RTL8291_APD_LUT_REG14_APD_LUT_REG14_OFFSET)

#define RTL8291_APD_LUT_REG15_ADDR                                                                              (0x495)
  #define RTL8291_APD_LUT_REG15_APD_LUT_REG15_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG15_APD_LUT_REG15_MASK                                                              (0xFF << RTL8291_APD_LUT_REG15_APD_LUT_REG15_OFFSET)

#define RTL8291_APD_LUT_REG16_ADDR                                                                              (0x496)
  #define RTL8291_APD_LUT_REG16_APD_LUT_REG16_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG16_APD_LUT_REG16_MASK                                                              (0xFF << RTL8291_APD_LUT_REG16_APD_LUT_REG16_OFFSET)

#define RTL8291_APD_LUT_REG17_ADDR                                                                              (0x497)
  #define RTL8291_APD_LUT_REG17_APD_LUT_REG17_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG17_APD_LUT_REG17_MASK                                                              (0xFF << RTL8291_APD_LUT_REG17_APD_LUT_REG17_OFFSET)

#define RTL8291_APD_LUT_REG18_ADDR                                                                              (0x498)
  #define RTL8291_APD_LUT_REG18_APD_LUT_REG18_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG18_APD_LUT_REG18_MASK                                                              (0xFF << RTL8291_APD_LUT_REG18_APD_LUT_REG18_OFFSET)

#define RTL8291_APD_LUT_REG19_ADDR                                                                              (0x499)
  #define RTL8291_APD_LUT_REG19_APD_LUT_REG19_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG19_APD_LUT_REG19_MASK                                                              (0xFF << RTL8291_APD_LUT_REG19_APD_LUT_REG19_OFFSET)

#define RTL8291_APD_LUT_REG1A_ADDR                                                                              (0x49A)
  #define RTL8291_APD_LUT_REG1A_APD_LUT_REG1A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG1A_APD_LUT_REG1A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG1A_APD_LUT_REG1A_OFFSET)

#define RTL8291_APD_LUT_REG1B_ADDR                                                                              (0x49B)
  #define RTL8291_APD_LUT_REG1B_APD_LUT_REG1B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG1B_APD_LUT_REG1B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG1B_APD_LUT_REG1B_OFFSET)

#define RTL8291_APD_LUT_REG1C_ADDR                                                                              (0x49C)
  #define RTL8291_APD_LUT_REG1C_APD_LUT_REG1C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG1C_APD_LUT_REG1C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG1C_APD_LUT_REG1C_OFFSET)

#define RTL8291_APD_LUT_REG1D_ADDR                                                                              (0x49D)
  #define RTL8291_APD_LUT_REG1D_APD_LUT_REG1D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG1D_APD_LUT_REG1D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG1D_APD_LUT_REG1D_OFFSET)

#define RTL8291_APD_LUT_REG1E_ADDR                                                                              (0x49E)
  #define RTL8291_APD_LUT_REG1E_APD_LUT_REG1E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG1E_APD_LUT_REG1E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG1E_APD_LUT_REG1E_OFFSET)

#define RTL8291_APD_LUT_REG1F_ADDR                                                                              (0x49F)
  #define RTL8291_APD_LUT_REG1F_APD_LUT_REG1F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG1F_APD_LUT_REG1F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG1F_APD_LUT_REG1F_OFFSET)

#define RTL8291_APD_LUT_REG20_ADDR                                                                              (0x4A0)
  #define RTL8291_APD_LUT_REG20_APD_LUT_REG20_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG20_APD_LUT_REG20_MASK                                                              (0xFF << RTL8291_APD_LUT_REG20_APD_LUT_REG20_OFFSET)

#define RTL8291_APD_LUT_REG21_ADDR                                                                              (0x4A1)
  #define RTL8291_APD_LUT_REG21_APD_LUT_REG21_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG21_APD_LUT_REG21_MASK                                                              (0xFF << RTL8291_APD_LUT_REG21_APD_LUT_REG21_OFFSET)

#define RTL8291_APD_LUT_REG22_ADDR                                                                              (0x4A2)
  #define RTL8291_APD_LUT_REG22_APD_LUT_REG22_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG22_APD_LUT_REG22_MASK                                                              (0xFF << RTL8291_APD_LUT_REG22_APD_LUT_REG22_OFFSET)

#define RTL8291_APD_LUT_REG23_ADDR                                                                              (0x4A3)
  #define RTL8291_APD_LUT_REG23_APD_LUT_REG23_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG23_APD_LUT_REG23_MASK                                                              (0xFF << RTL8291_APD_LUT_REG23_APD_LUT_REG23_OFFSET)

#define RTL8291_APD_LUT_REG24_ADDR                                                                              (0x4A4)
  #define RTL8291_APD_LUT_REG24_APD_LUT_REG24_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG24_APD_LUT_REG24_MASK                                                              (0xFF << RTL8291_APD_LUT_REG24_APD_LUT_REG24_OFFSET)

#define RTL8291_APD_LUT_REG25_ADDR                                                                              (0x4A5)
  #define RTL8291_APD_LUT_REG25_APD_LUT_REG25_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG25_APD_LUT_REG25_MASK                                                              (0xFF << RTL8291_APD_LUT_REG25_APD_LUT_REG25_OFFSET)

#define RTL8291_APD_LUT_REG26_ADDR                                                                              (0x4A6)
  #define RTL8291_APD_LUT_REG26_APD_LUT_REG26_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG26_APD_LUT_REG26_MASK                                                              (0xFF << RTL8291_APD_LUT_REG26_APD_LUT_REG26_OFFSET)

#define RTL8291_APD_LUT_REG27_ADDR                                                                              (0x4A7)
  #define RTL8291_APD_LUT_REG27_APD_LUT_REG27_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG27_APD_LUT_REG27_MASK                                                              (0xFF << RTL8291_APD_LUT_REG27_APD_LUT_REG27_OFFSET)

#define RTL8291_APD_LUT_REG28_ADDR                                                                              (0x4A8)
  #define RTL8291_APD_LUT_REG28_APD_LUT_REG28_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG28_APD_LUT_REG28_MASK                                                              (0xFF << RTL8291_APD_LUT_REG28_APD_LUT_REG28_OFFSET)

#define RTL8291_APD_LUT_REG29_ADDR                                                                              (0x4A9)
  #define RTL8291_APD_LUT_REG29_APD_LUT_REG29_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG29_APD_LUT_REG29_MASK                                                              (0xFF << RTL8291_APD_LUT_REG29_APD_LUT_REG29_OFFSET)

#define RTL8291_APD_LUT_REG2A_ADDR                                                                              (0x4AA)
  #define RTL8291_APD_LUT_REG2A_APD_LUT_REG2A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG2A_APD_LUT_REG2A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG2A_APD_LUT_REG2A_OFFSET)

#define RTL8291_APD_LUT_REG2B_ADDR                                                                              (0x4AB)
  #define RTL8291_APD_LUT_REG2B_APD_LUT_REG2B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG2B_APD_LUT_REG2B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG2B_APD_LUT_REG2B_OFFSET)

#define RTL8291_APD_LUT_REG2C_ADDR                                                                              (0x4AC)
  #define RTL8291_APD_LUT_REG2C_APD_LUT_REG2C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG2C_APD_LUT_REG2C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG2C_APD_LUT_REG2C_OFFSET)

#define RTL8291_APD_LUT_REG2D_ADDR                                                                              (0x4AD)
  #define RTL8291_APD_LUT_REG2D_APD_LUT_REG2D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG2D_APD_LUT_REG2D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG2D_APD_LUT_REG2D_OFFSET)

#define RTL8291_APD_LUT_REG2E_ADDR                                                                              (0x4AE)
  #define RTL8291_APD_LUT_REG2E_APD_LUT_REG2E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG2E_APD_LUT_REG2E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG2E_APD_LUT_REG2E_OFFSET)

#define RTL8291_APD_LUT_REG2F_ADDR                                                                              (0x4AF)
  #define RTL8291_APD_LUT_REG2F_APD_LUT_REG2F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG2F_APD_LUT_REG2F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG2F_APD_LUT_REG2F_OFFSET)

#define RTL8291_APD_LUT_REG30_ADDR                                                                              (0x4B0)
  #define RTL8291_APD_LUT_REG30_APD_LUT_REG30_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG30_APD_LUT_REG30_MASK                                                              (0xFF << RTL8291_APD_LUT_REG30_APD_LUT_REG30_OFFSET)

#define RTL8291_APD_LUT_REG31_ADDR                                                                              (0x4B1)
  #define RTL8291_APD_LUT_REG31_APD_LUT_REG31_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG31_APD_LUT_REG31_MASK                                                              (0xFF << RTL8291_APD_LUT_REG31_APD_LUT_REG31_OFFSET)

#define RTL8291_APD_LUT_REG32_ADDR                                                                              (0x4B2)
  #define RTL8291_APD_LUT_REG32_APD_LUT_REG32_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG32_APD_LUT_REG32_MASK                                                              (0xFF << RTL8291_APD_LUT_REG32_APD_LUT_REG32_OFFSET)

#define RTL8291_APD_LUT_REG33_ADDR                                                                              (0x4B3)
  #define RTL8291_APD_LUT_REG33_APD_LUT_REG33_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG33_APD_LUT_REG33_MASK                                                              (0xFF << RTL8291_APD_LUT_REG33_APD_LUT_REG33_OFFSET)

#define RTL8291_APD_LUT_REG34_ADDR                                                                              (0x4B4)
  #define RTL8291_APD_LUT_REG34_APD_LUT_REG34_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG34_APD_LUT_REG34_MASK                                                              (0xFF << RTL8291_APD_LUT_REG34_APD_LUT_REG34_OFFSET)

#define RTL8291_APD_LUT_REG35_ADDR                                                                              (0x4B5)
  #define RTL8291_APD_LUT_REG35_APD_LUT_REG35_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG35_APD_LUT_REG35_MASK                                                              (0xFF << RTL8291_APD_LUT_REG35_APD_LUT_REG35_OFFSET)

#define RTL8291_APD_LUT_REG36_ADDR                                                                              (0x4B6)
  #define RTL8291_APD_LUT_REG36_APD_LUT_REG36_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG36_APD_LUT_REG36_MASK                                                              (0xFF << RTL8291_APD_LUT_REG36_APD_LUT_REG36_OFFSET)

#define RTL8291_APD_LUT_REG37_ADDR                                                                              (0x4B7)
  #define RTL8291_APD_LUT_REG37_APD_LUT_REG37_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG37_APD_LUT_REG37_MASK                                                              (0xFF << RTL8291_APD_LUT_REG37_APD_LUT_REG37_OFFSET)

#define RTL8291_APD_LUT_REG38_ADDR                                                                              (0x4B8)
  #define RTL8291_APD_LUT_REG38_APD_LUT_REG38_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG38_APD_LUT_REG38_MASK                                                              (0xFF << RTL8291_APD_LUT_REG38_APD_LUT_REG38_OFFSET)

#define RTL8291_APD_LUT_REG39_ADDR                                                                              (0x4B9)
  #define RTL8291_APD_LUT_REG39_APD_LUT_REG39_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG39_APD_LUT_REG39_MASK                                                              (0xFF << RTL8291_APD_LUT_REG39_APD_LUT_REG39_OFFSET)

#define RTL8291_APD_LUT_REG3A_ADDR                                                                              (0x4BA)
  #define RTL8291_APD_LUT_REG3A_APD_LUT_REG3A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG3A_APD_LUT_REG3A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG3A_APD_LUT_REG3A_OFFSET)

#define RTL8291_APD_LUT_REG3B_ADDR                                                                              (0x4BB)
  #define RTL8291_APD_LUT_REG3B_APD_LUT_REG3B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG3B_APD_LUT_REG3B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG3B_APD_LUT_REG3B_OFFSET)

#define RTL8291_APD_LUT_REG3C_ADDR                                                                              (0x4BC)
  #define RTL8291_APD_LUT_REG3C_APD_LUT_REG3C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG3C_APD_LUT_REG3C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG3C_APD_LUT_REG3C_OFFSET)

#define RTL8291_APD_LUT_REG3D_ADDR                                                                              (0x4BD)
  #define RTL8291_APD_LUT_REG3D_APD_LUT_REG3D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG3D_APD_LUT_REG3D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG3D_APD_LUT_REG3D_OFFSET)

#define RTL8291_APD_LUT_REG3E_ADDR                                                                              (0x4BE)
  #define RTL8291_APD_LUT_REG3E_APD_LUT_REG3E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG3E_APD_LUT_REG3E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG3E_APD_LUT_REG3E_OFFSET)

#define RTL8291_APD_LUT_REG3F_ADDR                                                                              (0x4BF)
  #define RTL8291_APD_LUT_REG3F_APD_LUT_REG3F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG3F_APD_LUT_REG3F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG3F_APD_LUT_REG3F_OFFSET)

#define RTL8291_APD_LUT_REG40_ADDR                                                                              (0x4C0)
  #define RTL8291_APD_LUT_REG40_APD_LUT_REG40_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG40_APD_LUT_REG40_MASK                                                              (0xFF << RTL8291_APD_LUT_REG40_APD_LUT_REG40_OFFSET)

#define RTL8291_APD_LUT_REG41_ADDR                                                                              (0x4C1)
  #define RTL8291_APD_LUT_REG41_APD_LUT_REG41_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG41_APD_LUT_REG41_MASK                                                              (0xFF << RTL8291_APD_LUT_REG41_APD_LUT_REG41_OFFSET)

#define RTL8291_APD_LUT_REG42_ADDR                                                                              (0x4C2)
  #define RTL8291_APD_LUT_REG42_APD_LUT_REG42_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG42_APD_LUT_REG42_MASK                                                              (0xFF << RTL8291_APD_LUT_REG42_APD_LUT_REG42_OFFSET)

#define RTL8291_APD_LUT_REG43_ADDR                                                                              (0x4C3)
  #define RTL8291_APD_LUT_REG43_APD_LUT_REG43_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG43_APD_LUT_REG43_MASK                                                              (0xFF << RTL8291_APD_LUT_REG43_APD_LUT_REG43_OFFSET)

#define RTL8291_APD_LUT_REG44_ADDR                                                                              (0x4C4)
  #define RTL8291_APD_LUT_REG44_APD_LUT_REG44_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG44_APD_LUT_REG44_MASK                                                              (0xFF << RTL8291_APD_LUT_REG44_APD_LUT_REG44_OFFSET)

#define RTL8291_APD_LUT_REG45_ADDR                                                                              (0x4C5)
  #define RTL8291_APD_LUT_REG45_APD_LUT_REG45_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG45_APD_LUT_REG45_MASK                                                              (0xFF << RTL8291_APD_LUT_REG45_APD_LUT_REG45_OFFSET)

#define RTL8291_APD_LUT_REG46_ADDR                                                                              (0x4C6)
  #define RTL8291_APD_LUT_REG46_APD_LUT_REG46_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG46_APD_LUT_REG46_MASK                                                              (0xFF << RTL8291_APD_LUT_REG46_APD_LUT_REG46_OFFSET)

#define RTL8291_APD_LUT_REG47_ADDR                                                                              (0x4C7)
  #define RTL8291_APD_LUT_REG47_APD_LUT_REG47_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG47_APD_LUT_REG47_MASK                                                              (0xFF << RTL8291_APD_LUT_REG47_APD_LUT_REG47_OFFSET)

#define RTL8291_APD_LUT_REG48_ADDR                                                                              (0x4C8)
  #define RTL8291_APD_LUT_REG48_APD_LUT_REG48_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG48_APD_LUT_REG48_MASK                                                              (0xFF << RTL8291_APD_LUT_REG48_APD_LUT_REG48_OFFSET)

#define RTL8291_APD_LUT_REG49_ADDR                                                                              (0x4C9)
  #define RTL8291_APD_LUT_REG49_APD_LUT_REG49_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG49_APD_LUT_REG49_MASK                                                              (0xFF << RTL8291_APD_LUT_REG49_APD_LUT_REG49_OFFSET)

#define RTL8291_APD_LUT_REG4A_ADDR                                                                              (0x4CA)
  #define RTL8291_APD_LUT_REG4A_APD_LUT_REG4A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG4A_APD_LUT_REG4A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG4A_APD_LUT_REG4A_OFFSET)

#define RTL8291_APD_LUT_REG4B_ADDR                                                                              (0x4CB)
  #define RTL8291_APD_LUT_REG4B_APD_LUT_REG4B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG4B_APD_LUT_REG4B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG4B_APD_LUT_REG4B_OFFSET)

#define RTL8291_APD_LUT_REG4C_ADDR                                                                              (0x4CC)
  #define RTL8291_APD_LUT_REG4C_APD_LUT_REG4C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG4C_APD_LUT_REG4C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG4C_APD_LUT_REG4C_OFFSET)

#define RTL8291_APD_LUT_REG4D_ADDR                                                                              (0x4CD)
  #define RTL8291_APD_LUT_REG4D_APD_LUT_REG4D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG4D_APD_LUT_REG4D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG4D_APD_LUT_REG4D_OFFSET)

#define RTL8291_APD_LUT_REG4E_ADDR                                                                              (0x4CE)
  #define RTL8291_APD_LUT_REG4E_APD_LUT_REG4E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG4E_APD_LUT_REG4E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG4E_APD_LUT_REG4E_OFFSET)

#define RTL8291_APD_LUT_REG4F_ADDR                                                                              (0x4CF)
  #define RTL8291_APD_LUT_REG4F_APD_LUT_REG4F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG4F_APD_LUT_REG4F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG4F_APD_LUT_REG4F_OFFSET)

#define RTL8291_APD_LUT_REG50_ADDR                                                                              (0x4D0)
  #define RTL8291_APD_LUT_REG50_APD_LUT_REG50_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG50_APD_LUT_REG50_MASK                                                              (0xFF << RTL8291_APD_LUT_REG50_APD_LUT_REG50_OFFSET)

#define RTL8291_APD_LUT_REG51_ADDR                                                                              (0x4D1)
  #define RTL8291_APD_LUT_REG51_APD_LUT_REG51_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG51_APD_LUT_REG51_MASK                                                              (0xFF << RTL8291_APD_LUT_REG51_APD_LUT_REG51_OFFSET)

#define RTL8291_APD_LUT_REG52_ADDR                                                                              (0x4D2)
  #define RTL8291_APD_LUT_REG52_APD_LUT_REG52_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG52_APD_LUT_REG52_MASK                                                              (0xFF << RTL8291_APD_LUT_REG52_APD_LUT_REG52_OFFSET)

#define RTL8291_APD_LUT_REG53_ADDR                                                                              (0x4D3)
  #define RTL8291_APD_LUT_REG53_APD_LUT_REG53_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG53_APD_LUT_REG53_MASK                                                              (0xFF << RTL8291_APD_LUT_REG53_APD_LUT_REG53_OFFSET)

#define RTL8291_APD_LUT_REG54_ADDR                                                                              (0x4D4)
  #define RTL8291_APD_LUT_REG54_APD_LUT_REG54_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG54_APD_LUT_REG54_MASK                                                              (0xFF << RTL8291_APD_LUT_REG54_APD_LUT_REG54_OFFSET)

#define RTL8291_APD_LUT_REG55_ADDR                                                                              (0x4D5)
  #define RTL8291_APD_LUT_REG55_APD_LUT_REG55_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG55_APD_LUT_REG55_MASK                                                              (0xFF << RTL8291_APD_LUT_REG55_APD_LUT_REG55_OFFSET)

#define RTL8291_APD_LUT_REG56_ADDR                                                                              (0x4D6)
  #define RTL8291_APD_LUT_REG56_APD_LUT_REG56_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG56_APD_LUT_REG56_MASK                                                              (0xFF << RTL8291_APD_LUT_REG56_APD_LUT_REG56_OFFSET)

#define RTL8291_APD_LUT_REG57_ADDR                                                                              (0x4D7)
  #define RTL8291_APD_LUT_REG57_APD_LUT_REG57_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG57_APD_LUT_REG57_MASK                                                              (0xFF << RTL8291_APD_LUT_REG57_APD_LUT_REG57_OFFSET)

#define RTL8291_APD_LUT_REG58_ADDR                                                                              (0x4D8)
  #define RTL8291_APD_LUT_REG58_APD_LUT_REG58_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG58_APD_LUT_REG58_MASK                                                              (0xFF << RTL8291_APD_LUT_REG58_APD_LUT_REG58_OFFSET)

#define RTL8291_APD_LUT_REG59_ADDR                                                                              (0x4D9)
  #define RTL8291_APD_LUT_REG59_APD_LUT_REG59_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG59_APD_LUT_REG59_MASK                                                              (0xFF << RTL8291_APD_LUT_REG59_APD_LUT_REG59_OFFSET)

#define RTL8291_APD_LUT_REG5A_ADDR                                                                              (0x4DA)
  #define RTL8291_APD_LUT_REG5A_APD_LUT_REG5A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG5A_APD_LUT_REG5A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG5A_APD_LUT_REG5A_OFFSET)

#define RTL8291_APD_LUT_REG5B_ADDR                                                                              (0x4DB)
  #define RTL8291_APD_LUT_REG5B_APD_LUT_REG5B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG5B_APD_LUT_REG5B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG5B_APD_LUT_REG5B_OFFSET)

#define RTL8291_APD_LUT_REG5C_ADDR                                                                              (0x4DC)
  #define RTL8291_APD_LUT_REG5C_APD_LUT_REG5C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG5C_APD_LUT_REG5C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG5C_APD_LUT_REG5C_OFFSET)

#define RTL8291_APD_LUT_REG5D_ADDR                                                                              (0x4DD)
  #define RTL8291_APD_LUT_REG5D_APD_LUT_REG5D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG5D_APD_LUT_REG5D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG5D_APD_LUT_REG5D_OFFSET)

#define RTL8291_APD_LUT_REG5E_ADDR                                                                              (0x4DE)
  #define RTL8291_APD_LUT_REG5E_APD_LUT_REG5E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG5E_APD_LUT_REG5E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG5E_APD_LUT_REG5E_OFFSET)

#define RTL8291_APD_LUT_REG5F_ADDR                                                                              (0x4DF)
  #define RTL8291_APD_LUT_REG5F_APD_LUT_REG5F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG5F_APD_LUT_REG5F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG5F_APD_LUT_REG5F_OFFSET)

#define RTL8291_APD_LUT_REG60_ADDR                                                                              (0x4E0)
  #define RTL8291_APD_LUT_REG60_APD_LUT_REG60_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG60_APD_LUT_REG60_MASK                                                              (0xFF << RTL8291_APD_LUT_REG60_APD_LUT_REG60_OFFSET)

#define RTL8291_APD_LUT_REG61_ADDR                                                                              (0x4E1)
  #define RTL8291_APD_LUT_REG61_APD_LUT_REG61_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG61_APD_LUT_REG61_MASK                                                              (0xFF << RTL8291_APD_LUT_REG61_APD_LUT_REG61_OFFSET)

#define RTL8291_APD_LUT_REG62_ADDR                                                                              (0x4E2)
  #define RTL8291_APD_LUT_REG62_APD_LUT_REG62_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG62_APD_LUT_REG62_MASK                                                              (0xFF << RTL8291_APD_LUT_REG62_APD_LUT_REG62_OFFSET)

#define RTL8291_APD_LUT_REG63_ADDR                                                                              (0x4E3)
  #define RTL8291_APD_LUT_REG63_APD_LUT_REG63_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG63_APD_LUT_REG63_MASK                                                              (0xFF << RTL8291_APD_LUT_REG63_APD_LUT_REG63_OFFSET)

#define RTL8291_APD_LUT_REG64_ADDR                                                                              (0x4E4)
  #define RTL8291_APD_LUT_REG64_APD_LUT_REG64_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG64_APD_LUT_REG64_MASK                                                              (0xFF << RTL8291_APD_LUT_REG64_APD_LUT_REG64_OFFSET)

#define RTL8291_APD_LUT_REG65_ADDR                                                                              (0x4E5)
  #define RTL8291_APD_LUT_REG65_APD_LUT_REG65_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG65_APD_LUT_REG65_MASK                                                              (0xFF << RTL8291_APD_LUT_REG65_APD_LUT_REG65_OFFSET)

#define RTL8291_APD_LUT_REG66_ADDR                                                                              (0x4E6)
  #define RTL8291_APD_LUT_REG66_APD_LUT_REG66_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG66_APD_LUT_REG66_MASK                                                              (0xFF << RTL8291_APD_LUT_REG66_APD_LUT_REG66_OFFSET)

#define RTL8291_APD_LUT_REG67_ADDR                                                                              (0x4E7)
  #define RTL8291_APD_LUT_REG67_APD_LUT_REG67_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG67_APD_LUT_REG67_MASK                                                              (0xFF << RTL8291_APD_LUT_REG67_APD_LUT_REG67_OFFSET)

#define RTL8291_APD_LUT_REG68_ADDR                                                                              (0x4E8)
  #define RTL8291_APD_LUT_REG68_APD_LUT_REG68_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG68_APD_LUT_REG68_MASK                                                              (0xFF << RTL8291_APD_LUT_REG68_APD_LUT_REG68_OFFSET)

#define RTL8291_APD_LUT_REG69_ADDR                                                                              (0x4E9)
  #define RTL8291_APD_LUT_REG69_APD_LUT_REG69_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG69_APD_LUT_REG69_MASK                                                              (0xFF << RTL8291_APD_LUT_REG69_APD_LUT_REG69_OFFSET)

#define RTL8291_APD_LUT_REG6A_ADDR                                                                              (0x4EA)
  #define RTL8291_APD_LUT_REG6A_APD_LUT_REG6A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG6A_APD_LUT_REG6A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG6A_APD_LUT_REG6A_OFFSET)

#define RTL8291_APD_LUT_REG6B_ADDR                                                                              (0x4EB)
  #define RTL8291_APD_LUT_REG6B_APD_LUT_REG6B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG6B_APD_LUT_REG6B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG6B_APD_LUT_REG6B_OFFSET)

#define RTL8291_APD_LUT_REG6C_ADDR                                                                              (0x4EC)
  #define RTL8291_APD_LUT_REG6C_APD_LUT_REG6C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG6C_APD_LUT_REG6C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG6C_APD_LUT_REG6C_OFFSET)

#define RTL8291_APD_LUT_REG6D_ADDR                                                                              (0x4ED)
  #define RTL8291_APD_LUT_REG6D_APD_LUT_REG6D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG6D_APD_LUT_REG6D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG6D_APD_LUT_REG6D_OFFSET)

#define RTL8291_APD_LUT_REG6E_ADDR                                                                              (0x4EE)
  #define RTL8291_APD_LUT_REG6E_APD_LUT_REG6E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG6E_APD_LUT_REG6E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG6E_APD_LUT_REG6E_OFFSET)

#define RTL8291_APD_LUT_REG6F_ADDR                                                                              (0x4EF)
  #define RTL8291_APD_LUT_REG6F_APD_LUT_REG6F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG6F_APD_LUT_REG6F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG6F_APD_LUT_REG6F_OFFSET)

#define RTL8291_APD_LUT_REG70_ADDR                                                                              (0x4F0)
  #define RTL8291_APD_LUT_REG70_APD_LUT_REG70_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG70_APD_LUT_REG70_MASK                                                              (0xFF << RTL8291_APD_LUT_REG70_APD_LUT_REG70_OFFSET)

#define RTL8291_APD_LUT_REG71_ADDR                                                                              (0x4F1)
  #define RTL8291_APD_LUT_REG71_APD_LUT_REG71_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG71_APD_LUT_REG71_MASK                                                              (0xFF << RTL8291_APD_LUT_REG71_APD_LUT_REG71_OFFSET)

#define RTL8291_APD_LUT_REG72_ADDR                                                                              (0x4F2)
  #define RTL8291_APD_LUT_REG72_APD_LUT_REG72_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG72_APD_LUT_REG72_MASK                                                              (0xFF << RTL8291_APD_LUT_REG72_APD_LUT_REG72_OFFSET)

#define RTL8291_APD_LUT_REG73_ADDR                                                                              (0x4F3)
  #define RTL8291_APD_LUT_REG73_APD_LUT_REG73_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG73_APD_LUT_REG73_MASK                                                              (0xFF << RTL8291_APD_LUT_REG73_APD_LUT_REG73_OFFSET)

#define RTL8291_APD_LUT_REG74_ADDR                                                                              (0x4F4)
  #define RTL8291_APD_LUT_REG74_APD_LUT_REG74_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG74_APD_LUT_REG74_MASK                                                              (0xFF << RTL8291_APD_LUT_REG74_APD_LUT_REG74_OFFSET)

#define RTL8291_APD_LUT_REG75_ADDR                                                                              (0x4F5)
  #define RTL8291_APD_LUT_REG75_APD_LUT_REG75_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG75_APD_LUT_REG75_MASK                                                              (0xFF << RTL8291_APD_LUT_REG75_APD_LUT_REG75_OFFSET)

#define RTL8291_APD_LUT_REG76_ADDR                                                                              (0x4F6)
  #define RTL8291_APD_LUT_REG76_APD_LUT_REG76_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG76_APD_LUT_REG76_MASK                                                              (0xFF << RTL8291_APD_LUT_REG76_APD_LUT_REG76_OFFSET)

#define RTL8291_APD_LUT_REG77_ADDR                                                                              (0x4F7)
  #define RTL8291_APD_LUT_REG77_APD_LUT_REG77_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG77_APD_LUT_REG77_MASK                                                              (0xFF << RTL8291_APD_LUT_REG77_APD_LUT_REG77_OFFSET)

#define RTL8291_APD_LUT_REG78_ADDR                                                                              (0x4F8)
  #define RTL8291_APD_LUT_REG78_APD_LUT_REG78_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG78_APD_LUT_REG78_MASK                                                              (0xFF << RTL8291_APD_LUT_REG78_APD_LUT_REG78_OFFSET)

#define RTL8291_APD_LUT_REG79_ADDR                                                                              (0x4F9)
  #define RTL8291_APD_LUT_REG79_APD_LUT_REG79_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG79_APD_LUT_REG79_MASK                                                              (0xFF << RTL8291_APD_LUT_REG79_APD_LUT_REG79_OFFSET)

#define RTL8291_APD_LUT_REG7A_ADDR                                                                              (0x4FA)
  #define RTL8291_APD_LUT_REG7A_APD_LUT_REG7A_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG7A_APD_LUT_REG7A_MASK                                                              (0xFF << RTL8291_APD_LUT_REG7A_APD_LUT_REG7A_OFFSET)

#define RTL8291_APD_LUT_REG7B_ADDR                                                                              (0x4FB)
  #define RTL8291_APD_LUT_REG7B_APD_LUT_REG7B_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG7B_APD_LUT_REG7B_MASK                                                              (0xFF << RTL8291_APD_LUT_REG7B_APD_LUT_REG7B_OFFSET)

#define RTL8291_APD_LUT_REG7C_ADDR                                                                              (0x4FC)
  #define RTL8291_APD_LUT_REG7C_APD_LUT_REG7C_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG7C_APD_LUT_REG7C_MASK                                                              (0xFF << RTL8291_APD_LUT_REG7C_APD_LUT_REG7C_OFFSET)

#define RTL8291_APD_LUT_REG7D_ADDR                                                                              (0x4FD)
  #define RTL8291_APD_LUT_REG7D_APD_LUT_REG7D_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG7D_APD_LUT_REG7D_MASK                                                              (0xFF << RTL8291_APD_LUT_REG7D_APD_LUT_REG7D_OFFSET)

#define RTL8291_APD_LUT_REG7E_ADDR                                                                              (0x4FE)
  #define RTL8291_APD_LUT_REG7E_APD_LUT_REG7E_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG7E_APD_LUT_REG7E_MASK                                                              (0xFF << RTL8291_APD_LUT_REG7E_APD_LUT_REG7E_OFFSET)

#define RTL8291_APD_LUT_REG7F_ADDR                                                                              (0x4FF)
  #define RTL8291_APD_LUT_REG7F_APD_LUT_REG7F_OFFSET                                                            (0)
  #define RTL8291_APD_LUT_REG7F_APD_LUT_REG7F_MASK                                                              (0xFF << RTL8291_APD_LUT_REG7F_APD_LUT_REG7F_OFFSET)

/*
 * Feature: TX_LUT
 */
#define RTL8291_RSV_LUT_1_REG00_ADDR                                                                            (0x500)
  #define RTL8291_RSV_LUT_1_REG00_RSV_LUT_1_REG00_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG00_RSV_LUT_1_REG00_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG00_RSV_LUT_1_REG00_OFFSET)

#define RTL8291_RSV_LUT_1_REG01_ADDR                                                                            (0x501)
  #define RTL8291_RSV_LUT_1_REG01_RSV_LUT_1_REG01_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG01_RSV_LUT_1_REG01_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG01_RSV_LUT_1_REG01_OFFSET)

#define RTL8291_RSV_LUT_1_REG02_ADDR                                                                            (0x502)
  #define RTL8291_RSV_LUT_1_REG02_RSV_LUT_1_REG02_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG02_RSV_LUT_1_REG02_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG02_RSV_LUT_1_REG02_OFFSET)

#define RTL8291_RSV_LUT_1_REG03_ADDR                                                                            (0x503)
  #define RTL8291_RSV_LUT_1_REG03_RSV_LUT_1_REG03_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG03_RSV_LUT_1_REG03_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG03_RSV_LUT_1_REG03_OFFSET)

#define RTL8291_RSV_LUT_1_REG04_ADDR                                                                            (0x504)
  #define RTL8291_RSV_LUT_1_REG04_RSV_LUT_1_REG04_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG04_RSV_LUT_1_REG04_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG04_RSV_LUT_1_REG04_OFFSET)

#define RTL8291_RSV_LUT_1_REG05_ADDR                                                                            (0x505)
  #define RTL8291_RSV_LUT_1_REG05_RSV_LUT_1_REG05_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG05_RSV_LUT_1_REG05_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG05_RSV_LUT_1_REG05_OFFSET)

#define RTL8291_RSV_LUT_1_REG06_ADDR                                                                            (0x506)
  #define RTL8291_RSV_LUT_1_REG06_RSV_LUT_1_REG06_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG06_RSV_LUT_1_REG06_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG06_RSV_LUT_1_REG06_OFFSET)

#define RTL8291_RSV_LUT_1_REG07_ADDR                                                                            (0x507)
  #define RTL8291_RSV_LUT_1_REG07_RSV_LUT_1_REG07_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG07_RSV_LUT_1_REG07_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG07_RSV_LUT_1_REG07_OFFSET)

#define RTL8291_RSV_LUT_1_REG08_ADDR                                                                            (0x508)
  #define RTL8291_RSV_LUT_1_REG08_RSV_LUT_1_REG08_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG08_RSV_LUT_1_REG08_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG08_RSV_LUT_1_REG08_OFFSET)

#define RTL8291_RSV_LUT_1_REG09_ADDR                                                                            (0x509)
  #define RTL8291_RSV_LUT_1_REG09_RSV_LUT_1_REG09_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG09_RSV_LUT_1_REG09_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG09_RSV_LUT_1_REG09_OFFSET)

#define RTL8291_RSV_LUT_1_REG0A_ADDR                                                                            (0x50A)
  #define RTL8291_RSV_LUT_1_REG0A_RSV_LUT_1_REG0A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG0A_RSV_LUT_1_REG0A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG0A_RSV_LUT_1_REG0A_OFFSET)

#define RTL8291_RSV_LUT_1_REG0B_ADDR                                                                            (0x50B)
  #define RTL8291_RSV_LUT_1_REG0B_RSV_LUT_1_REG0B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG0B_RSV_LUT_1_REG0B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG0B_RSV_LUT_1_REG0B_OFFSET)

#define RTL8291_RSV_LUT_1_REG0C_ADDR                                                                            (0x50C)
  #define RTL8291_RSV_LUT_1_REG0C_RSV_LUT_1_REG0C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG0C_RSV_LUT_1_REG0C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG0C_RSV_LUT_1_REG0C_OFFSET)

#define RTL8291_RSV_LUT_1_REG0D_ADDR                                                                            (0x50D)
  #define RTL8291_RSV_LUT_1_REG0D_RSV_LUT_1_REG0D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG0D_RSV_LUT_1_REG0D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG0D_RSV_LUT_1_REG0D_OFFSET)

#define RTL8291_RSV_LUT_1_REG0E_ADDR                                                                            (0x50E)
  #define RTL8291_RSV_LUT_1_REG0E_RSV_LUT_1_REG0E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG0E_RSV_LUT_1_REG0E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG0E_RSV_LUT_1_REG0E_OFFSET)

#define RTL8291_RSV_LUT_1_REG0F_ADDR                                                                            (0x50F)
  #define RTL8291_RSV_LUT_1_REG0F_RSV_LUT_1_REG0F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG0F_RSV_LUT_1_REG0F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG0F_RSV_LUT_1_REG0F_OFFSET)

#define RTL8291_RSV_LUT_1_REG10_ADDR                                                                            (0x510)
  #define RTL8291_RSV_LUT_1_REG10_RSV_LUT_1_REG10_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG10_RSV_LUT_1_REG10_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG10_RSV_LUT_1_REG10_OFFSET)

#define RTL8291_RSV_LUT_1_REG11_ADDR                                                                            (0x511)
  #define RTL8291_RSV_LUT_1_REG11_RSV_LUT_1_REG11_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG11_RSV_LUT_1_REG11_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG11_RSV_LUT_1_REG11_OFFSET)

#define RTL8291_RSV_LUT_1_REG12_ADDR                                                                            (0x512)
  #define RTL8291_RSV_LUT_1_REG12_RSV_LUT_1_REG12_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG12_RSV_LUT_1_REG12_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG12_RSV_LUT_1_REG12_OFFSET)

#define RTL8291_RSV_LUT_1_REG13_ADDR                                                                            (0x513)
  #define RTL8291_RSV_LUT_1_REG13_RSV_LUT_1_REG13_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG13_RSV_LUT_1_REG13_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG13_RSV_LUT_1_REG13_OFFSET)

#define RTL8291_RSV_LUT_1_REG14_ADDR                                                                            (0x514)
  #define RTL8291_RSV_LUT_1_REG14_RSV_LUT_1_REG14_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG14_RSV_LUT_1_REG14_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG14_RSV_LUT_1_REG14_OFFSET)

#define RTL8291_RSV_LUT_1_REG15_ADDR                                                                            (0x515)
  #define RTL8291_RSV_LUT_1_REG15_RSV_LUT_1_REG15_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG15_RSV_LUT_1_REG15_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG15_RSV_LUT_1_REG15_OFFSET)

#define RTL8291_RSV_LUT_1_REG16_ADDR                                                                            (0x516)
  #define RTL8291_RSV_LUT_1_REG16_RSV_LUT_1_REG16_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG16_RSV_LUT_1_REG16_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG16_RSV_LUT_1_REG16_OFFSET)

#define RTL8291_RSV_LUT_1_REG17_ADDR                                                                            (0x517)
  #define RTL8291_RSV_LUT_1_REG17_RSV_LUT_1_REG17_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG17_RSV_LUT_1_REG17_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG17_RSV_LUT_1_REG17_OFFSET)

#define RTL8291_RSV_LUT_1_REG18_ADDR                                                                            (0x518)
  #define RTL8291_RSV_LUT_1_REG18_RSV_LUT_1_REG18_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG18_RSV_LUT_1_REG18_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG18_RSV_LUT_1_REG18_OFFSET)

#define RTL8291_RSV_LUT_1_REG19_ADDR                                                                            (0x519)
  #define RTL8291_RSV_LUT_1_REG19_RSV_LUT_1_REG19_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG19_RSV_LUT_1_REG19_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG19_RSV_LUT_1_REG19_OFFSET)

#define RTL8291_RSV_LUT_1_REG1A_ADDR                                                                            (0x51A)
  #define RTL8291_RSV_LUT_1_REG1A_RSV_LUT_1_REG1A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG1A_RSV_LUT_1_REG1A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG1A_RSV_LUT_1_REG1A_OFFSET)

#define RTL8291_RSV_LUT_1_REG1B_ADDR                                                                            (0x51B)
  #define RTL8291_RSV_LUT_1_REG1B_RSV_LUT_1_REG1B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG1B_RSV_LUT_1_REG1B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG1B_RSV_LUT_1_REG1B_OFFSET)

#define RTL8291_RSV_LUT_1_REG1C_ADDR                                                                            (0x51C)
  #define RTL8291_RSV_LUT_1_REG1C_RSV_LUT_1_REG1C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG1C_RSV_LUT_1_REG1C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG1C_RSV_LUT_1_REG1C_OFFSET)

#define RTL8291_RSV_LUT_1_REG1D_ADDR                                                                            (0x51D)
  #define RTL8291_RSV_LUT_1_REG1D_RSV_LUT_1_REG1D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG1D_RSV_LUT_1_REG1D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG1D_RSV_LUT_1_REG1D_OFFSET)

#define RTL8291_RSV_LUT_1_REG1E_ADDR                                                                            (0x51E)
  #define RTL8291_RSV_LUT_1_REG1E_RSV_LUT_1_REG1E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG1E_RSV_LUT_1_REG1E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG1E_RSV_LUT_1_REG1E_OFFSET)

#define RTL8291_RSV_LUT_1_REG1F_ADDR                                                                            (0x51F)
  #define RTL8291_RSV_LUT_1_REG1F_RSV_LUT_1_REG1F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG1F_RSV_LUT_1_REG1F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG1F_RSV_LUT_1_REG1F_OFFSET)

#define RTL8291_RSV_LUT_1_REG20_ADDR                                                                            (0x520)
  #define RTL8291_RSV_LUT_1_REG20_RSV_LUT_1_REG20_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG20_RSV_LUT_1_REG20_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG20_RSV_LUT_1_REG20_OFFSET)

#define RTL8291_RSV_LUT_1_REG21_ADDR                                                                            (0x521)
  #define RTL8291_RSV_LUT_1_REG21_RSV_LUT_1_REG21_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG21_RSV_LUT_1_REG21_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG21_RSV_LUT_1_REG21_OFFSET)

#define RTL8291_RSV_LUT_1_REG22_ADDR                                                                            (0x522)
  #define RTL8291_RSV_LUT_1_REG22_RSV_LUT_1_REG22_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG22_RSV_LUT_1_REG22_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG22_RSV_LUT_1_REG22_OFFSET)

#define RTL8291_RSV_LUT_1_REG23_ADDR                                                                            (0x523)
  #define RTL8291_RSV_LUT_1_REG23_RSV_LUT_1_REG23_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG23_RSV_LUT_1_REG23_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG23_RSV_LUT_1_REG23_OFFSET)

#define RTL8291_RSV_LUT_1_REG24_ADDR                                                                            (0x524)
  #define RTL8291_RSV_LUT_1_REG24_RSV_LUT_1_REG24_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG24_RSV_LUT_1_REG24_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG24_RSV_LUT_1_REG24_OFFSET)

#define RTL8291_RSV_LUT_1_REG25_ADDR                                                                            (0x525)
  #define RTL8291_RSV_LUT_1_REG25_RSV_LUT_1_REG25_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG25_RSV_LUT_1_REG25_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG25_RSV_LUT_1_REG25_OFFSET)

#define RTL8291_RSV_LUT_1_REG26_ADDR                                                                            (0x526)
  #define RTL8291_RSV_LUT_1_REG26_RSV_LUT_1_REG26_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG26_RSV_LUT_1_REG26_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG26_RSV_LUT_1_REG26_OFFSET)

#define RTL8291_RSV_LUT_1_REG27_ADDR                                                                            (0x527)
  #define RTL8291_RSV_LUT_1_REG27_RSV_LUT_1_REG27_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG27_RSV_LUT_1_REG27_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG27_RSV_LUT_1_REG27_OFFSET)

#define RTL8291_RSV_LUT_1_REG28_ADDR                                                                            (0x528)
  #define RTL8291_RSV_LUT_1_REG28_RSV_LUT_1_REG28_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG28_RSV_LUT_1_REG28_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG28_RSV_LUT_1_REG28_OFFSET)

#define RTL8291_RSV_LUT_1_REG29_ADDR                                                                            (0x529)
  #define RTL8291_RSV_LUT_1_REG29_RSV_LUT_1_REG29_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG29_RSV_LUT_1_REG29_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG29_RSV_LUT_1_REG29_OFFSET)

#define RTL8291_RSV_LUT_1_REG2A_ADDR                                                                            (0x52A)
  #define RTL8291_RSV_LUT_1_REG2A_RSV_LUT_1_REG2A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG2A_RSV_LUT_1_REG2A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG2A_RSV_LUT_1_REG2A_OFFSET)

#define RTL8291_RSV_LUT_1_REG2B_ADDR                                                                            (0x52B)
  #define RTL8291_RSV_LUT_1_REG2B_RSV_LUT_1_REG2B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG2B_RSV_LUT_1_REG2B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG2B_RSV_LUT_1_REG2B_OFFSET)

#define RTL8291_RSV_LUT_1_REG2C_ADDR                                                                            (0x52C)
  #define RTL8291_RSV_LUT_1_REG2C_RSV_LUT_1_REG2C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG2C_RSV_LUT_1_REG2C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG2C_RSV_LUT_1_REG2C_OFFSET)

#define RTL8291_RSV_LUT_1_REG2D_ADDR                                                                            (0x52D)
  #define RTL8291_RSV_LUT_1_REG2D_RSV_LUT_1_REG2D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG2D_RSV_LUT_1_REG2D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG2D_RSV_LUT_1_REG2D_OFFSET)

#define RTL8291_RSV_LUT_1_REG2E_ADDR                                                                            (0x52E)
  #define RTL8291_RSV_LUT_1_REG2E_RSV_LUT_1_REG2E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG2E_RSV_LUT_1_REG2E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG2E_RSV_LUT_1_REG2E_OFFSET)

#define RTL8291_RSV_LUT_1_REG2F_ADDR                                                                            (0x52F)
  #define RTL8291_RSV_LUT_1_REG2F_RSV_LUT_1_REG2F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG2F_RSV_LUT_1_REG2F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG2F_RSV_LUT_1_REG2F_OFFSET)

#define RTL8291_RSV_LUT_1_REG30_ADDR                                                                            (0x530)
  #define RTL8291_RSV_LUT_1_REG30_RSV_LUT_1_REG30_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG30_RSV_LUT_1_REG30_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG30_RSV_LUT_1_REG30_OFFSET)

#define RTL8291_RSV_LUT_1_REG31_ADDR                                                                            (0x531)
  #define RTL8291_RSV_LUT_1_REG31_RSV_LUT_1_REG31_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG31_RSV_LUT_1_REG31_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG31_RSV_LUT_1_REG31_OFFSET)

#define RTL8291_RSV_LUT_1_REG32_ADDR                                                                            (0x532)
  #define RTL8291_RSV_LUT_1_REG32_RSV_LUT_1_REG32_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG32_RSV_LUT_1_REG32_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG32_RSV_LUT_1_REG32_OFFSET)

#define RTL8291_RSV_LUT_1_REG33_ADDR                                                                            (0x533)
  #define RTL8291_RSV_LUT_1_REG33_RSV_LUT_1_REG33_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG33_RSV_LUT_1_REG33_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG33_RSV_LUT_1_REG33_OFFSET)

#define RTL8291_RSV_LUT_1_REG34_ADDR                                                                            (0x534)
  #define RTL8291_RSV_LUT_1_REG34_RSV_LUT_1_REG34_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG34_RSV_LUT_1_REG34_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG34_RSV_LUT_1_REG34_OFFSET)

#define RTL8291_RSV_LUT_1_REG35_ADDR                                                                            (0x535)
  #define RTL8291_RSV_LUT_1_REG35_RSV_LUT_1_REG35_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG35_RSV_LUT_1_REG35_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG35_RSV_LUT_1_REG35_OFFSET)

#define RTL8291_RSV_LUT_1_REG36_ADDR                                                                            (0x536)
  #define RTL8291_RSV_LUT_1_REG36_RSV_LUT_1_REG36_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG36_RSV_LUT_1_REG36_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG36_RSV_LUT_1_REG36_OFFSET)

#define RTL8291_RSV_LUT_1_REG37_ADDR                                                                            (0x537)
  #define RTL8291_RSV_LUT_1_REG37_RSV_LUT_1_REG37_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG37_RSV_LUT_1_REG37_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG37_RSV_LUT_1_REG37_OFFSET)

#define RTL8291_RSV_LUT_1_REG38_ADDR                                                                            (0x538)
  #define RTL8291_RSV_LUT_1_REG38_RSV_LUT_1_REG38_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG38_RSV_LUT_1_REG38_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG38_RSV_LUT_1_REG38_OFFSET)

#define RTL8291_RSV_LUT_1_REG39_ADDR                                                                            (0x539)
  #define RTL8291_RSV_LUT_1_REG39_RSV_LUT_1_REG39_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG39_RSV_LUT_1_REG39_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG39_RSV_LUT_1_REG39_OFFSET)

#define RTL8291_RSV_LUT_1_REG3A_ADDR                                                                            (0x53A)
  #define RTL8291_RSV_LUT_1_REG3A_RSV_LUT_1_REG3A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG3A_RSV_LUT_1_REG3A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG3A_RSV_LUT_1_REG3A_OFFSET)

#define RTL8291_RSV_LUT_1_REG3B_ADDR                                                                            (0x53B)
  #define RTL8291_RSV_LUT_1_REG3B_RSV_LUT_1_REG3B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG3B_RSV_LUT_1_REG3B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG3B_RSV_LUT_1_REG3B_OFFSET)

#define RTL8291_RSV_LUT_1_REG3C_ADDR                                                                            (0x53C)
  #define RTL8291_RSV_LUT_1_REG3C_RSV_LUT_1_REG3C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG3C_RSV_LUT_1_REG3C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG3C_RSV_LUT_1_REG3C_OFFSET)

#define RTL8291_RSV_LUT_1_REG3D_ADDR                                                                            (0x53D)
  #define RTL8291_RSV_LUT_1_REG3D_RSV_LUT_1_REG3D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG3D_RSV_LUT_1_REG3D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG3D_RSV_LUT_1_REG3D_OFFSET)

#define RTL8291_RSV_LUT_1_REG3E_ADDR                                                                            (0x53E)
  #define RTL8291_RSV_LUT_1_REG3E_RSV_LUT_1_REG3E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG3E_RSV_LUT_1_REG3E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG3E_RSV_LUT_1_REG3E_OFFSET)

#define RTL8291_RSV_LUT_1_REG3F_ADDR                                                                            (0x53F)
  #define RTL8291_RSV_LUT_1_REG3F_RSV_LUT_1_REG3F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG3F_RSV_LUT_1_REG3F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG3F_RSV_LUT_1_REG3F_OFFSET)

#define RTL8291_RSV_LUT_1_REG40_ADDR                                                                            (0x540)
  #define RTL8291_RSV_LUT_1_REG40_RSV_LUT_1_REG40_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG40_RSV_LUT_1_REG40_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG40_RSV_LUT_1_REG40_OFFSET)

#define RTL8291_RSV_LUT_1_REG41_ADDR                                                                            (0x541)
  #define RTL8291_RSV_LUT_1_REG41_RSV_LUT_1_REG41_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG41_RSV_LUT_1_REG41_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG41_RSV_LUT_1_REG41_OFFSET)

#define RTL8291_RSV_LUT_1_REG42_ADDR                                                                            (0x542)
  #define RTL8291_RSV_LUT_1_REG42_RSV_LUT_1_REG42_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG42_RSV_LUT_1_REG42_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG42_RSV_LUT_1_REG42_OFFSET)

#define RTL8291_RSV_LUT_1_REG43_ADDR                                                                            (0x543)
  #define RTL8291_RSV_LUT_1_REG43_RSV_LUT_1_REG43_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG43_RSV_LUT_1_REG43_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG43_RSV_LUT_1_REG43_OFFSET)

#define RTL8291_RSV_LUT_1_REG44_ADDR                                                                            (0x544)
  #define RTL8291_RSV_LUT_1_REG44_RSV_LUT_1_REG44_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG44_RSV_LUT_1_REG44_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG44_RSV_LUT_1_REG44_OFFSET)

#define RTL8291_RSV_LUT_1_REG45_ADDR                                                                            (0x545)
  #define RTL8291_RSV_LUT_1_REG45_RSV_LUT_1_REG45_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG45_RSV_LUT_1_REG45_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG45_RSV_LUT_1_REG45_OFFSET)

#define RTL8291_RSV_LUT_1_REG46_ADDR                                                                            (0x546)
  #define RTL8291_RSV_LUT_1_REG46_RSV_LUT_1_REG46_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG46_RSV_LUT_1_REG46_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG46_RSV_LUT_1_REG46_OFFSET)

#define RTL8291_RSV_LUT_1_REG47_ADDR                                                                            (0x547)
  #define RTL8291_RSV_LUT_1_REG47_RSV_LUT_1_REG47_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG47_RSV_LUT_1_REG47_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG47_RSV_LUT_1_REG47_OFFSET)

#define RTL8291_RSV_LUT_1_REG48_ADDR                                                                            (0x548)
  #define RTL8291_RSV_LUT_1_REG48_RSV_LUT_1_REG48_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG48_RSV_LUT_1_REG48_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG48_RSV_LUT_1_REG48_OFFSET)

#define RTL8291_RSV_LUT_1_REG49_ADDR                                                                            (0x549)
  #define RTL8291_RSV_LUT_1_REG49_RSV_LUT_1_REG49_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG49_RSV_LUT_1_REG49_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG49_RSV_LUT_1_REG49_OFFSET)

#define RTL8291_RSV_LUT_1_REG4A_ADDR                                                                            (0x54A)
  #define RTL8291_RSV_LUT_1_REG4A_RSV_LUT_1_REG4A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG4A_RSV_LUT_1_REG4A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG4A_RSV_LUT_1_REG4A_OFFSET)

#define RTL8291_RSV_LUT_1_REG4B_ADDR                                                                            (0x54B)
  #define RTL8291_RSV_LUT_1_REG4B_RSV_LUT_1_REG4B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG4B_RSV_LUT_1_REG4B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG4B_RSV_LUT_1_REG4B_OFFSET)

#define RTL8291_RSV_LUT_1_REG4C_ADDR                                                                            (0x54C)
  #define RTL8291_RSV_LUT_1_REG4C_RSV_LUT_1_REG4C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG4C_RSV_LUT_1_REG4C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG4C_RSV_LUT_1_REG4C_OFFSET)

#define RTL8291_RSV_LUT_1_REG4D_ADDR                                                                            (0x54D)
  #define RTL8291_RSV_LUT_1_REG4D_RSV_LUT_1_REG4D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG4D_RSV_LUT_1_REG4D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG4D_RSV_LUT_1_REG4D_OFFSET)

#define RTL8291_RSV_LUT_1_REG4E_ADDR                                                                            (0x54E)
  #define RTL8291_RSV_LUT_1_REG4E_RSV_LUT_1_REG4E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG4E_RSV_LUT_1_REG4E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG4E_RSV_LUT_1_REG4E_OFFSET)

#define RTL8291_RSV_LUT_1_REG4F_ADDR                                                                            (0x54F)
  #define RTL8291_RSV_LUT_1_REG4F_RSV_LUT_1_REG4F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG4F_RSV_LUT_1_REG4F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG4F_RSV_LUT_1_REG4F_OFFSET)

#define RTL8291_RSV_LUT_1_REG50_ADDR                                                                            (0x550)
  #define RTL8291_RSV_LUT_1_REG50_RSV_LUT_1_REG50_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG50_RSV_LUT_1_REG50_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG50_RSV_LUT_1_REG50_OFFSET)

#define RTL8291_RSV_LUT_1_REG51_ADDR                                                                            (0x551)
  #define RTL8291_RSV_LUT_1_REG51_RSV_LUT_1_REG51_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG51_RSV_LUT_1_REG51_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG51_RSV_LUT_1_REG51_OFFSET)

#define RTL8291_RSV_LUT_1_REG52_ADDR                                                                            (0x552)
  #define RTL8291_RSV_LUT_1_REG52_RSV_LUT_1_REG52_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG52_RSV_LUT_1_REG52_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG52_RSV_LUT_1_REG52_OFFSET)

#define RTL8291_RSV_LUT_1_REG53_ADDR                                                                            (0x553)
  #define RTL8291_RSV_LUT_1_REG53_RSV_LUT_1_REG53_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG53_RSV_LUT_1_REG53_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG53_RSV_LUT_1_REG53_OFFSET)

#define RTL8291_RSV_LUT_1_REG54_ADDR                                                                            (0x554)
  #define RTL8291_RSV_LUT_1_REG54_RSV_LUT_1_REG54_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG54_RSV_LUT_1_REG54_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG54_RSV_LUT_1_REG54_OFFSET)

#define RTL8291_RSV_LUT_1_REG55_ADDR                                                                            (0x555)
  #define RTL8291_RSV_LUT_1_REG55_RSV_LUT_1_REG55_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG55_RSV_LUT_1_REG55_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG55_RSV_LUT_1_REG55_OFFSET)

#define RTL8291_RSV_LUT_1_REG56_ADDR                                                                            (0x556)
  #define RTL8291_RSV_LUT_1_REG56_RSV_LUT_1_REG56_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG56_RSV_LUT_1_REG56_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG56_RSV_LUT_1_REG56_OFFSET)

#define RTL8291_RSV_LUT_1_REG57_ADDR                                                                            (0x557)
  #define RTL8291_RSV_LUT_1_REG57_RSV_LUT_1_REG57_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG57_RSV_LUT_1_REG57_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG57_RSV_LUT_1_REG57_OFFSET)

#define RTL8291_RSV_LUT_1_REG58_ADDR                                                                            (0x558)
  #define RTL8291_RSV_LUT_1_REG58_RSV_LUT_1_REG58_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG58_RSV_LUT_1_REG58_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG58_RSV_LUT_1_REG58_OFFSET)

#define RTL8291_RSV_LUT_1_REG59_ADDR                                                                            (0x559)
  #define RTL8291_RSV_LUT_1_REG59_RSV_LUT_1_REG59_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG59_RSV_LUT_1_REG59_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG59_RSV_LUT_1_REG59_OFFSET)

#define RTL8291_RSV_LUT_1_REG5A_ADDR                                                                            (0x55A)
  #define RTL8291_RSV_LUT_1_REG5A_RSV_LUT_1_REG5A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG5A_RSV_LUT_1_REG5A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG5A_RSV_LUT_1_REG5A_OFFSET)

#define RTL8291_RSV_LUT_1_REG5B_ADDR                                                                            (0x55B)
  #define RTL8291_RSV_LUT_1_REG5B_RSV_LUT_1_REG5B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG5B_RSV_LUT_1_REG5B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG5B_RSV_LUT_1_REG5B_OFFSET)

#define RTL8291_RSV_LUT_1_REG5C_ADDR                                                                            (0x55C)
  #define RTL8291_RSV_LUT_1_REG5C_RSV_LUT_1_REG5C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG5C_RSV_LUT_1_REG5C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG5C_RSV_LUT_1_REG5C_OFFSET)

#define RTL8291_RSV_LUT_1_REG5D_ADDR                                                                            (0x55D)
  #define RTL8291_RSV_LUT_1_REG5D_RSV_LUT_1_REG5D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG5D_RSV_LUT_1_REG5D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG5D_RSV_LUT_1_REG5D_OFFSET)

#define RTL8291_RSV_LUT_1_REG5E_ADDR                                                                            (0x55E)
  #define RTL8291_RSV_LUT_1_REG5E_RSV_LUT_1_REG5E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG5E_RSV_LUT_1_REG5E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG5E_RSV_LUT_1_REG5E_OFFSET)

#define RTL8291_RSV_LUT_1_REG5F_ADDR                                                                            (0x55F)
  #define RTL8291_RSV_LUT_1_REG5F_RSV_LUT_1_REG5F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG5F_RSV_LUT_1_REG5F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG5F_RSV_LUT_1_REG5F_OFFSET)

#define RTL8291_RSV_LUT_1_REG60_ADDR                                                                            (0x560)
  #define RTL8291_RSV_LUT_1_REG60_RSV_LUT_1_REG60_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG60_RSV_LUT_1_REG60_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG60_RSV_LUT_1_REG60_OFFSET)

#define RTL8291_RSV_LUT_1_REG61_ADDR                                                                            (0x561)
  #define RTL8291_RSV_LUT_1_REG61_RSV_LUT_1_REG61_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG61_RSV_LUT_1_REG61_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG61_RSV_LUT_1_REG61_OFFSET)

#define RTL8291_RSV_LUT_1_REG62_ADDR                                                                            (0x562)
  #define RTL8291_RSV_LUT_1_REG62_RSV_LUT_1_REG62_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG62_RSV_LUT_1_REG62_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG62_RSV_LUT_1_REG62_OFFSET)

#define RTL8291_RSV_LUT_1_REG63_ADDR                                                                            (0x563)
  #define RTL8291_RSV_LUT_1_REG63_RSV_LUT_1_REG63_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG63_RSV_LUT_1_REG63_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG63_RSV_LUT_1_REG63_OFFSET)

#define RTL8291_RSV_LUT_1_REG64_ADDR                                                                            (0x564)
  #define RTL8291_RSV_LUT_1_REG64_RSV_LUT_1_REG64_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG64_RSV_LUT_1_REG64_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG64_RSV_LUT_1_REG64_OFFSET)

#define RTL8291_RSV_LUT_1_REG65_ADDR                                                                            (0x565)
  #define RTL8291_RSV_LUT_1_REG65_RSV_LUT_1_REG65_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG65_RSV_LUT_1_REG65_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG65_RSV_LUT_1_REG65_OFFSET)

#define RTL8291_RSV_LUT_1_REG66_ADDR                                                                            (0x566)
  #define RTL8291_RSV_LUT_1_REG66_RSV_LUT_1_REG66_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG66_RSV_LUT_1_REG66_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG66_RSV_LUT_1_REG66_OFFSET)

#define RTL8291_RSV_LUT_1_REG67_ADDR                                                                            (0x567)
  #define RTL8291_RSV_LUT_1_REG67_RSV_LUT_1_REG67_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG67_RSV_LUT_1_REG67_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG67_RSV_LUT_1_REG67_OFFSET)

#define RTL8291_RSV_LUT_1_REG68_ADDR                                                                            (0x568)
  #define RTL8291_RSV_LUT_1_REG68_RSV_LUT_1_REG68_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG68_RSV_LUT_1_REG68_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG68_RSV_LUT_1_REG68_OFFSET)

#define RTL8291_RSV_LUT_1_REG69_ADDR                                                                            (0x569)
  #define RTL8291_RSV_LUT_1_REG69_RSV_LUT_1_REG69_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG69_RSV_LUT_1_REG69_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG69_RSV_LUT_1_REG69_OFFSET)

#define RTL8291_RSV_LUT_1_REG6A_ADDR                                                                            (0x56A)
  #define RTL8291_RSV_LUT_1_REG6A_RSV_LUT_1_REG6A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG6A_RSV_LUT_1_REG6A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG6A_RSV_LUT_1_REG6A_OFFSET)

#define RTL8291_RSV_LUT_1_REG6B_ADDR                                                                            (0x56B)
  #define RTL8291_RSV_LUT_1_REG6B_RSV_LUT_1_REG6B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG6B_RSV_LUT_1_REG6B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG6B_RSV_LUT_1_REG6B_OFFSET)

#define RTL8291_RSV_LUT_1_REG6C_ADDR                                                                            (0x56C)
  #define RTL8291_RSV_LUT_1_REG6C_RSV_LUT_1_REG6C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG6C_RSV_LUT_1_REG6C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG6C_RSV_LUT_1_REG6C_OFFSET)

#define RTL8291_RSV_LUT_1_REG6D_ADDR                                                                            (0x56D)
  #define RTL8291_RSV_LUT_1_REG6D_RSV_LUT_1_REG6D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG6D_RSV_LUT_1_REG6D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG6D_RSV_LUT_1_REG6D_OFFSET)

#define RTL8291_RSV_LUT_1_REG6E_ADDR                                                                            (0x56E)
  #define RTL8291_RSV_LUT_1_REG6E_RSV_LUT_1_REG6E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG6E_RSV_LUT_1_REG6E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG6E_RSV_LUT_1_REG6E_OFFSET)

#define RTL8291_RSV_LUT_1_REG6F_ADDR                                                                            (0x56F)
  #define RTL8291_RSV_LUT_1_REG6F_RSV_LUT_1_REG6F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG6F_RSV_LUT_1_REG6F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG6F_RSV_LUT_1_REG6F_OFFSET)

#define RTL8291_RSV_LUT_1_REG70_ADDR                                                                            (0x570)
  #define RTL8291_RSV_LUT_1_REG70_RSV_LUT_1_REG70_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG70_RSV_LUT_1_REG70_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG70_RSV_LUT_1_REG70_OFFSET)

#define RTL8291_RSV_LUT_1_REG71_ADDR                                                                            (0x571)
  #define RTL8291_RSV_LUT_1_REG71_RSV_LUT_1_REG71_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG71_RSV_LUT_1_REG71_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG71_RSV_LUT_1_REG71_OFFSET)

#define RTL8291_RSV_LUT_1_REG72_ADDR                                                                            (0x572)
  #define RTL8291_RSV_LUT_1_REG72_RSV_LUT_1_REG72_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG72_RSV_LUT_1_REG72_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG72_RSV_LUT_1_REG72_OFFSET)

#define RTL8291_RSV_LUT_1_REG73_ADDR                                                                            (0x573)
  #define RTL8291_RSV_LUT_1_REG73_RSV_LUT_1_REG73_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG73_RSV_LUT_1_REG73_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG73_RSV_LUT_1_REG73_OFFSET)

#define RTL8291_RSV_LUT_1_REG74_ADDR                                                                            (0x574)
  #define RTL8291_RSV_LUT_1_REG74_RSV_LUT_1_REG74_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG74_RSV_LUT_1_REG74_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG74_RSV_LUT_1_REG74_OFFSET)

#define RTL8291_RSV_LUT_1_REG75_ADDR                                                                            (0x575)
  #define RTL8291_RSV_LUT_1_REG75_RSV_LUT_1_REG75_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG75_RSV_LUT_1_REG75_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG75_RSV_LUT_1_REG75_OFFSET)

#define RTL8291_RSV_LUT_1_REG76_ADDR                                                                            (0x576)
  #define RTL8291_RSV_LUT_1_REG76_RSV_LUT_1_REG76_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG76_RSV_LUT_1_REG76_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG76_RSV_LUT_1_REG76_OFFSET)

#define RTL8291_RSV_LUT_1_REG77_ADDR                                                                            (0x577)
  #define RTL8291_RSV_LUT_1_REG77_RSV_LUT_1_REG77_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG77_RSV_LUT_1_REG77_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG77_RSV_LUT_1_REG77_OFFSET)

#define RTL8291_RSV_LUT_1_REG78_ADDR                                                                            (0x578)
  #define RTL8291_RSV_LUT_1_REG78_RSV_LUT_1_REG78_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG78_RSV_LUT_1_REG78_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG78_RSV_LUT_1_REG78_OFFSET)

#define RTL8291_RSV_LUT_1_REG79_ADDR                                                                            (0x579)
  #define RTL8291_RSV_LUT_1_REG79_RSV_LUT_1_REG79_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG79_RSV_LUT_1_REG79_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG79_RSV_LUT_1_REG79_OFFSET)

#define RTL8291_RSV_LUT_1_REG7A_ADDR                                                                            (0x57A)
  #define RTL8291_RSV_LUT_1_REG7A_RSV_LUT_1_REG7A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG7A_RSV_LUT_1_REG7A_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG7A_RSV_LUT_1_REG7A_OFFSET)

#define RTL8291_RSV_LUT_1_REG7B_ADDR                                                                            (0x57B)
  #define RTL8291_RSV_LUT_1_REG7B_RSV_LUT_1_REG7B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG7B_RSV_LUT_1_REG7B_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG7B_RSV_LUT_1_REG7B_OFFSET)

#define RTL8291_RSV_LUT_1_REG7C_ADDR                                                                            (0x57C)
  #define RTL8291_RSV_LUT_1_REG7C_RSV_LUT_1_REG7C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG7C_RSV_LUT_1_REG7C_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG7C_RSV_LUT_1_REG7C_OFFSET)

#define RTL8291_RSV_LUT_1_REG7D_ADDR                                                                            (0x57D)
  #define RTL8291_RSV_LUT_1_REG7D_RSV_LUT_1_REG7D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG7D_RSV_LUT_1_REG7D_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG7D_RSV_LUT_1_REG7D_OFFSET)

#define RTL8291_RSV_LUT_1_REG7E_ADDR                                                                            (0x57E)
  #define RTL8291_RSV_LUT_1_REG7E_RSV_LUT_1_REG7E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG7E_RSV_LUT_1_REG7E_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG7E_RSV_LUT_1_REG7E_OFFSET)

#define RTL8291_RSV_LUT_1_REG7F_ADDR                                                                            (0x57F)
  #define RTL8291_RSV_LUT_1_REG7F_RSV_LUT_1_REG7F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_1_REG7F_RSV_LUT_1_REG7F_MASK                                                          (0xFF << RTL8291_RSV_LUT_1_REG7F_RSV_LUT_1_REG7F_OFFSET)

/*
 * Feature: TX_LUT
 */
#define RTL8291_RSV_LUT_2_REG00_ADDR                                                                            (0x580)
  #define RTL8291_RSV_LUT_2_REG00_RSV_LUT_2_REG00_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG00_RSV_LUT_2_REG00_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG00_RSV_LUT_2_REG00_OFFSET)

#define RTL8291_RSV_LUT_2_REG01_ADDR                                                                            (0x581)
  #define RTL8291_RSV_LUT_2_REG01_RSV_LUT_2_REG01_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG01_RSV_LUT_2_REG01_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG01_RSV_LUT_2_REG01_OFFSET)

#define RTL8291_RSV_LUT_2_REG02_ADDR                                                                            (0x582)
  #define RTL8291_RSV_LUT_2_REG02_RSV_LUT_2_REG02_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG02_RSV_LUT_2_REG02_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG02_RSV_LUT_2_REG02_OFFSET)

#define RTL8291_RSV_LUT_2_REG03_ADDR                                                                            (0x583)
  #define RTL8291_RSV_LUT_2_REG03_RSV_LUT_2_REG03_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG03_RSV_LUT_2_REG03_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG03_RSV_LUT_2_REG03_OFFSET)

#define RTL8291_RSV_LUT_2_REG04_ADDR                                                                            (0x584)
  #define RTL8291_RSV_LUT_2_REG04_RSV_LUT_2_REG04_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG04_RSV_LUT_2_REG04_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG04_RSV_LUT_2_REG04_OFFSET)

#define RTL8291_RSV_LUT_2_REG05_ADDR                                                                            (0x585)
  #define RTL8291_RSV_LUT_2_REG05_RSV_LUT_2_REG05_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG05_RSV_LUT_2_REG05_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG05_RSV_LUT_2_REG05_OFFSET)

#define RTL8291_RSV_LUT_2_REG06_ADDR                                                                            (0x586)
  #define RTL8291_RSV_LUT_2_REG06_RSV_LUT_2_REG06_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG06_RSV_LUT_2_REG06_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG06_RSV_LUT_2_REG06_OFFSET)

#define RTL8291_RSV_LUT_2_REG07_ADDR                                                                            (0x587)
  #define RTL8291_RSV_LUT_2_REG07_RSV_LUT_2_REG07_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG07_RSV_LUT_2_REG07_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG07_RSV_LUT_2_REG07_OFFSET)

#define RTL8291_RSV_LUT_2_REG08_ADDR                                                                            (0x588)
  #define RTL8291_RSV_LUT_2_REG08_RSV_LUT_2_REG08_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG08_RSV_LUT_2_REG08_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG08_RSV_LUT_2_REG08_OFFSET)

#define RTL8291_RSV_LUT_2_REG09_ADDR                                                                            (0x589)
  #define RTL8291_RSV_LUT_2_REG09_RSV_LUT_2_REG09_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG09_RSV_LUT_2_REG09_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG09_RSV_LUT_2_REG09_OFFSET)

#define RTL8291_RSV_LUT_2_REG0A_ADDR                                                                            (0x58A)
  #define RTL8291_RSV_LUT_2_REG0A_RSV_LUT_2_REG0A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG0A_RSV_LUT_2_REG0A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG0A_RSV_LUT_2_REG0A_OFFSET)

#define RTL8291_RSV_LUT_2_REG0B_ADDR                                                                            (0x58B)
  #define RTL8291_RSV_LUT_2_REG0B_RSV_LUT_2_REG0B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG0B_RSV_LUT_2_REG0B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG0B_RSV_LUT_2_REG0B_OFFSET)

#define RTL8291_RSV_LUT_2_REG0C_ADDR                                                                            (0x58C)
  #define RTL8291_RSV_LUT_2_REG0C_RSV_LUT_2_REG0C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG0C_RSV_LUT_2_REG0C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG0C_RSV_LUT_2_REG0C_OFFSET)

#define RTL8291_RSV_LUT_2_REG0D_ADDR                                                                            (0x58D)
  #define RTL8291_RSV_LUT_2_REG0D_RSV_LUT_2_REG0D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG0D_RSV_LUT_2_REG0D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG0D_RSV_LUT_2_REG0D_OFFSET)

#define RTL8291_RSV_LUT_2_REG0E_ADDR                                                                            (0x58E)
  #define RTL8291_RSV_LUT_2_REG0E_RSV_LUT_2_REG0E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG0E_RSV_LUT_2_REG0E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG0E_RSV_LUT_2_REG0E_OFFSET)

#define RTL8291_RSV_LUT_2_REG0F_ADDR                                                                            (0x58F)
  #define RTL8291_RSV_LUT_2_REG0F_RSV_LUT_2_REG0F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG0F_RSV_LUT_2_REG0F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG0F_RSV_LUT_2_REG0F_OFFSET)

#define RTL8291_RSV_LUT_2_REG10_ADDR                                                                            (0x590)
  #define RTL8291_RSV_LUT_2_REG10_RSV_LUT_2_REG10_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG10_RSV_LUT_2_REG10_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG10_RSV_LUT_2_REG10_OFFSET)

#define RTL8291_RSV_LUT_2_REG11_ADDR                                                                            (0x591)
  #define RTL8291_RSV_LUT_2_REG11_RSV_LUT_2_REG11_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG11_RSV_LUT_2_REG11_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG11_RSV_LUT_2_REG11_OFFSET)

#define RTL8291_RSV_LUT_2_REG12_ADDR                                                                            (0x592)
  #define RTL8291_RSV_LUT_2_REG12_RSV_LUT_2_REG12_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG12_RSV_LUT_2_REG12_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG12_RSV_LUT_2_REG12_OFFSET)

#define RTL8291_RSV_LUT_2_REG13_ADDR                                                                            (0x593)
  #define RTL8291_RSV_LUT_2_REG13_RSV_LUT_2_REG13_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG13_RSV_LUT_2_REG13_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG13_RSV_LUT_2_REG13_OFFSET)

#define RTL8291_RSV_LUT_2_REG14_ADDR                                                                            (0x594)
  #define RTL8291_RSV_LUT_2_REG14_RSV_LUT_2_REG14_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG14_RSV_LUT_2_REG14_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG14_RSV_LUT_2_REG14_OFFSET)

#define RTL8291_RSV_LUT_2_REG15_ADDR                                                                            (0x595)
  #define RTL8291_RSV_LUT_2_REG15_RSV_LUT_2_REG15_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG15_RSV_LUT_2_REG15_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG15_RSV_LUT_2_REG15_OFFSET)

#define RTL8291_RSV_LUT_2_REG16_ADDR                                                                            (0x596)
  #define RTL8291_RSV_LUT_2_REG16_RSV_LUT_2_REG16_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG16_RSV_LUT_2_REG16_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG16_RSV_LUT_2_REG16_OFFSET)

#define RTL8291_RSV_LUT_2_REG17_ADDR                                                                            (0x597)
  #define RTL8291_RSV_LUT_2_REG17_RSV_LUT_2_REG17_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG17_RSV_LUT_2_REG17_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG17_RSV_LUT_2_REG17_OFFSET)

#define RTL8291_RSV_LUT_2_REG18_ADDR                                                                            (0x598)
  #define RTL8291_RSV_LUT_2_REG18_RSV_LUT_2_REG18_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG18_RSV_LUT_2_REG18_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG18_RSV_LUT_2_REG18_OFFSET)

#define RTL8291_RSV_LUT_2_REG19_ADDR                                                                            (0x599)
  #define RTL8291_RSV_LUT_2_REG19_RSV_LUT_2_REG19_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG19_RSV_LUT_2_REG19_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG19_RSV_LUT_2_REG19_OFFSET)

#define RTL8291_RSV_LUT_2_REG1A_ADDR                                                                            (0x59A)
  #define RTL8291_RSV_LUT_2_REG1A_RSV_LUT_2_REG1A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG1A_RSV_LUT_2_REG1A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG1A_RSV_LUT_2_REG1A_OFFSET)

#define RTL8291_RSV_LUT_2_REG1B_ADDR                                                                            (0x59B)
  #define RTL8291_RSV_LUT_2_REG1B_RSV_LUT_2_REG1B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG1B_RSV_LUT_2_REG1B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG1B_RSV_LUT_2_REG1B_OFFSET)

#define RTL8291_RSV_LUT_2_REG1C_ADDR                                                                            (0x59C)
  #define RTL8291_RSV_LUT_2_REG1C_RSV_LUT_2_REG1C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG1C_RSV_LUT_2_REG1C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG1C_RSV_LUT_2_REG1C_OFFSET)

#define RTL8291_RSV_LUT_2_REG1D_ADDR                                                                            (0x59D)
  #define RTL8291_RSV_LUT_2_REG1D_RSV_LUT_2_REG1D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG1D_RSV_LUT_2_REG1D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG1D_RSV_LUT_2_REG1D_OFFSET)

#define RTL8291_RSV_LUT_2_REG1E_ADDR                                                                            (0x59E)
  #define RTL8291_RSV_LUT_2_REG1E_RSV_LUT_2_REG1E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG1E_RSV_LUT_2_REG1E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG1E_RSV_LUT_2_REG1E_OFFSET)

#define RTL8291_RSV_LUT_2_REG1F_ADDR                                                                            (0x59F)
  #define RTL8291_RSV_LUT_2_REG1F_RSV_LUT_2_REG1F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG1F_RSV_LUT_2_REG1F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG1F_RSV_LUT_2_REG1F_OFFSET)

#define RTL8291_RSV_LUT_2_REG20_ADDR                                                                            (0x5A0)
  #define RTL8291_RSV_LUT_2_REG20_RSV_LUT_2_REG20_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG20_RSV_LUT_2_REG20_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG20_RSV_LUT_2_REG20_OFFSET)

#define RTL8291_RSV_LUT_2_REG21_ADDR                                                                            (0x5A1)
  #define RTL8291_RSV_LUT_2_REG21_RSV_LUT_2_REG21_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG21_RSV_LUT_2_REG21_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG21_RSV_LUT_2_REG21_OFFSET)

#define RTL8291_RSV_LUT_2_REG22_ADDR                                                                            (0x5A2)
  #define RTL8291_RSV_LUT_2_REG22_RSV_LUT_2_REG22_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG22_RSV_LUT_2_REG22_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG22_RSV_LUT_2_REG22_OFFSET)

#define RTL8291_RSV_LUT_2_REG23_ADDR                                                                            (0x5A3)
  #define RTL8291_RSV_LUT_2_REG23_RSV_LUT_2_REG23_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG23_RSV_LUT_2_REG23_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG23_RSV_LUT_2_REG23_OFFSET)

#define RTL8291_RSV_LUT_2_REG24_ADDR                                                                            (0x5A4)
  #define RTL8291_RSV_LUT_2_REG24_RSV_LUT_2_REG24_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG24_RSV_LUT_2_REG24_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG24_RSV_LUT_2_REG24_OFFSET)

#define RTL8291_RSV_LUT_2_REG25_ADDR                                                                            (0x5A5)
  #define RTL8291_RSV_LUT_2_REG25_RSV_LUT_2_REG25_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG25_RSV_LUT_2_REG25_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG25_RSV_LUT_2_REG25_OFFSET)

#define RTL8291_RSV_LUT_2_REG26_ADDR                                                                            (0x5A6)
  #define RTL8291_RSV_LUT_2_REG26_RSV_LUT_2_REG26_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG26_RSV_LUT_2_REG26_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG26_RSV_LUT_2_REG26_OFFSET)

#define RTL8291_RSV_LUT_2_REG27_ADDR                                                                            (0x5A7)
  #define RTL8291_RSV_LUT_2_REG27_RSV_LUT_2_REG27_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG27_RSV_LUT_2_REG27_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG27_RSV_LUT_2_REG27_OFFSET)

#define RTL8291_RSV_LUT_2_REG28_ADDR                                                                            (0x5A8)
  #define RTL8291_RSV_LUT_2_REG28_RSV_LUT_2_REG28_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG28_RSV_LUT_2_REG28_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG28_RSV_LUT_2_REG28_OFFSET)

#define RTL8291_RSV_LUT_2_REG29_ADDR                                                                            (0x5A9)
  #define RTL8291_RSV_LUT_2_REG29_RSV_LUT_2_REG29_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG29_RSV_LUT_2_REG29_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG29_RSV_LUT_2_REG29_OFFSET)

#define RTL8291_RSV_LUT_2_REG2A_ADDR                                                                            (0x5AA)
  #define RTL8291_RSV_LUT_2_REG2A_RSV_LUT_2_REG2A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG2A_RSV_LUT_2_REG2A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG2A_RSV_LUT_2_REG2A_OFFSET)

#define RTL8291_RSV_LUT_2_REG2B_ADDR                                                                            (0x5AB)
  #define RTL8291_RSV_LUT_2_REG2B_RSV_LUT_2_REG2B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG2B_RSV_LUT_2_REG2B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG2B_RSV_LUT_2_REG2B_OFFSET)

#define RTL8291_RSV_LUT_2_REG2C_ADDR                                                                            (0x5AC)
  #define RTL8291_RSV_LUT_2_REG2C_RSV_LUT_2_REG2C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG2C_RSV_LUT_2_REG2C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG2C_RSV_LUT_2_REG2C_OFFSET)

#define RTL8291_RSV_LUT_2_REG2D_ADDR                                                                            (0x5AD)
  #define RTL8291_RSV_LUT_2_REG2D_RSV_LUT_2_REG2D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG2D_RSV_LUT_2_REG2D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG2D_RSV_LUT_2_REG2D_OFFSET)

#define RTL8291_RSV_LUT_2_REG2E_ADDR                                                                            (0x5AE)
  #define RTL8291_RSV_LUT_2_REG2E_RSV_LUT_2_REG2E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG2E_RSV_LUT_2_REG2E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG2E_RSV_LUT_2_REG2E_OFFSET)

#define RTL8291_RSV_LUT_2_REG2F_ADDR                                                                            (0x5AF)
  #define RTL8291_RSV_LUT_2_REG2F_RSV_LUT_2_REG2F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG2F_RSV_LUT_2_REG2F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG2F_RSV_LUT_2_REG2F_OFFSET)

#define RTL8291_RSV_LUT_2_REG30_ADDR                                                                            (0x5B0)
  #define RTL8291_RSV_LUT_2_REG30_RSV_LUT_2_REG30_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG30_RSV_LUT_2_REG30_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG30_RSV_LUT_2_REG30_OFFSET)

#define RTL8291_RSV_LUT_2_REG31_ADDR                                                                            (0x5B1)
  #define RTL8291_RSV_LUT_2_REG31_RSV_LUT_2_REG31_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG31_RSV_LUT_2_REG31_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG31_RSV_LUT_2_REG31_OFFSET)

#define RTL8291_RSV_LUT_2_REG32_ADDR                                                                            (0x5B2)
  #define RTL8291_RSV_LUT_2_REG32_RSV_LUT_2_REG32_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG32_RSV_LUT_2_REG32_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG32_RSV_LUT_2_REG32_OFFSET)

#define RTL8291_RSV_LUT_2_REG33_ADDR                                                                            (0x5B3)
  #define RTL8291_RSV_LUT_2_REG33_RSV_LUT_2_REG33_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG33_RSV_LUT_2_REG33_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG33_RSV_LUT_2_REG33_OFFSET)

#define RTL8291_RSV_LUT_2_REG34_ADDR                                                                            (0x5B4)
  #define RTL8291_RSV_LUT_2_REG34_RSV_LUT_2_REG34_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG34_RSV_LUT_2_REG34_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG34_RSV_LUT_2_REG34_OFFSET)

#define RTL8291_RSV_LUT_2_REG35_ADDR                                                                            (0x5B5)
  #define RTL8291_RSV_LUT_2_REG35_RSV_LUT_2_REG35_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG35_RSV_LUT_2_REG35_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG35_RSV_LUT_2_REG35_OFFSET)

#define RTL8291_RSV_LUT_2_REG36_ADDR                                                                            (0x5B6)
  #define RTL8291_RSV_LUT_2_REG36_RSV_LUT_2_REG36_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG36_RSV_LUT_2_REG36_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG36_RSV_LUT_2_REG36_OFFSET)

#define RTL8291_RSV_LUT_2_REG37_ADDR                                                                            (0x5B7)
  #define RTL8291_RSV_LUT_2_REG37_RSV_LUT_2_REG37_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG37_RSV_LUT_2_REG37_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG37_RSV_LUT_2_REG37_OFFSET)

#define RTL8291_RSV_LUT_2_REG38_ADDR                                                                            (0x5B8)
  #define RTL8291_RSV_LUT_2_REG38_RSV_LUT_2_REG38_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG38_RSV_LUT_2_REG38_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG38_RSV_LUT_2_REG38_OFFSET)

#define RTL8291_RSV_LUT_2_REG39_ADDR                                                                            (0x5B9)
  #define RTL8291_RSV_LUT_2_REG39_RSV_LUT_2_REG39_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG39_RSV_LUT_2_REG39_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG39_RSV_LUT_2_REG39_OFFSET)

#define RTL8291_RSV_LUT_2_REG3A_ADDR                                                                            (0x5BA)
  #define RTL8291_RSV_LUT_2_REG3A_RSV_LUT_2_REG3A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG3A_RSV_LUT_2_REG3A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG3A_RSV_LUT_2_REG3A_OFFSET)

#define RTL8291_RSV_LUT_2_REG3B_ADDR                                                                            (0x5BB)
  #define RTL8291_RSV_LUT_2_REG3B_RSV_LUT_2_REG3B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG3B_RSV_LUT_2_REG3B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG3B_RSV_LUT_2_REG3B_OFFSET)

#define RTL8291_RSV_LUT_2_REG3C_ADDR                                                                            (0x5BC)
  #define RTL8291_RSV_LUT_2_REG3C_RSV_LUT_2_REG3C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG3C_RSV_LUT_2_REG3C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG3C_RSV_LUT_2_REG3C_OFFSET)

#define RTL8291_RSV_LUT_2_REG3D_ADDR                                                                            (0x5BD)
  #define RTL8291_RSV_LUT_2_REG3D_RSV_LUT_2_REG3D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG3D_RSV_LUT_2_REG3D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG3D_RSV_LUT_2_REG3D_OFFSET)

#define RTL8291_RSV_LUT_2_REG3E_ADDR                                                                            (0x5BE)
  #define RTL8291_RSV_LUT_2_REG3E_RSV_LUT_2_REG3E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG3E_RSV_LUT_2_REG3E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG3E_RSV_LUT_2_REG3E_OFFSET)

#define RTL8291_RSV_LUT_2_REG3F_ADDR                                                                            (0x5BF)
  #define RTL8291_RSV_LUT_2_REG3F_RSV_LUT_2_REG3F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG3F_RSV_LUT_2_REG3F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG3F_RSV_LUT_2_REG3F_OFFSET)

#define RTL8291_RSV_LUT_2_REG40_ADDR                                                                            (0x5C0)
  #define RTL8291_RSV_LUT_2_REG40_RSV_LUT_2_REG40_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG40_RSV_LUT_2_REG40_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG40_RSV_LUT_2_REG40_OFFSET)

#define RTL8291_RSV_LUT_2_REG41_ADDR                                                                            (0x5C1)
  #define RTL8291_RSV_LUT_2_REG41_RSV_LUT_2_REG41_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG41_RSV_LUT_2_REG41_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG41_RSV_LUT_2_REG41_OFFSET)

#define RTL8291_RSV_LUT_2_REG42_ADDR                                                                            (0x5C2)
  #define RTL8291_RSV_LUT_2_REG42_RSV_LUT_2_REG42_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG42_RSV_LUT_2_REG42_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG42_RSV_LUT_2_REG42_OFFSET)

#define RTL8291_RSV_LUT_2_REG43_ADDR                                                                            (0x5C3)
  #define RTL8291_RSV_LUT_2_REG43_RSV_LUT_2_REG43_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG43_RSV_LUT_2_REG43_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG43_RSV_LUT_2_REG43_OFFSET)

#define RTL8291_RSV_LUT_2_REG44_ADDR                                                                            (0x5C4)
  #define RTL8291_RSV_LUT_2_REG44_RSV_LUT_2_REG44_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG44_RSV_LUT_2_REG44_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG44_RSV_LUT_2_REG44_OFFSET)

#define RTL8291_RSV_LUT_2_REG45_ADDR                                                                            (0x5C5)
  #define RTL8291_RSV_LUT_2_REG45_RSV_LUT_2_REG45_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG45_RSV_LUT_2_REG45_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG45_RSV_LUT_2_REG45_OFFSET)

#define RTL8291_RSV_LUT_2_REG46_ADDR                                                                            (0x5C6)
  #define RTL8291_RSV_LUT_2_REG46_RSV_LUT_2_REG46_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG46_RSV_LUT_2_REG46_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG46_RSV_LUT_2_REG46_OFFSET)

#define RTL8291_RSV_LUT_2_REG47_ADDR                                                                            (0x5C7)
  #define RTL8291_RSV_LUT_2_REG47_RSV_LUT_2_REG47_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG47_RSV_LUT_2_REG47_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG47_RSV_LUT_2_REG47_OFFSET)

#define RTL8291_RSV_LUT_2_REG48_ADDR                                                                            (0x5C8)
  #define RTL8291_RSV_LUT_2_REG48_RSV_LUT_2_REG48_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG48_RSV_LUT_2_REG48_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG48_RSV_LUT_2_REG48_OFFSET)

#define RTL8291_RSV_LUT_2_REG49_ADDR                                                                            (0x5C9)
  #define RTL8291_RSV_LUT_2_REG49_RSV_LUT_2_REG49_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG49_RSV_LUT_2_REG49_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG49_RSV_LUT_2_REG49_OFFSET)

#define RTL8291_RSV_LUT_2_REG4A_ADDR                                                                            (0x5CA)
  #define RTL8291_RSV_LUT_2_REG4A_RSV_LUT_2_REG4A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG4A_RSV_LUT_2_REG4A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG4A_RSV_LUT_2_REG4A_OFFSET)

#define RTL8291_RSV_LUT_2_REG4B_ADDR                                                                            (0x5CB)
  #define RTL8291_RSV_LUT_2_REG4B_RSV_LUT_2_REG4B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG4B_RSV_LUT_2_REG4B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG4B_RSV_LUT_2_REG4B_OFFSET)

#define RTL8291_RSV_LUT_2_REG4C_ADDR                                                                            (0x5CC)
  #define RTL8291_RSV_LUT_2_REG4C_RSV_LUT_2_REG4C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG4C_RSV_LUT_2_REG4C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG4C_RSV_LUT_2_REG4C_OFFSET)

#define RTL8291_RSV_LUT_2_REG4D_ADDR                                                                            (0x5CD)
  #define RTL8291_RSV_LUT_2_REG4D_RSV_LUT_2_REG4D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG4D_RSV_LUT_2_REG4D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG4D_RSV_LUT_2_REG4D_OFFSET)

#define RTL8291_RSV_LUT_2_REG4E_ADDR                                                                            (0x5CE)
  #define RTL8291_RSV_LUT_2_REG4E_RSV_LUT_2_REG4E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG4E_RSV_LUT_2_REG4E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG4E_RSV_LUT_2_REG4E_OFFSET)

#define RTL8291_RSV_LUT_2_REG4F_ADDR                                                                            (0x5CF)
  #define RTL8291_RSV_LUT_2_REG4F_RSV_LUT_2_REG4F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG4F_RSV_LUT_2_REG4F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG4F_RSV_LUT_2_REG4F_OFFSET)

#define RTL8291_RSV_LUT_2_REG50_ADDR                                                                            (0x5D0)
  #define RTL8291_RSV_LUT_2_REG50_RSV_LUT_2_REG50_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG50_RSV_LUT_2_REG50_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG50_RSV_LUT_2_REG50_OFFSET)

#define RTL8291_RSV_LUT_2_REG51_ADDR                                                                            (0x5D1)
  #define RTL8291_RSV_LUT_2_REG51_RSV_LUT_2_REG51_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG51_RSV_LUT_2_REG51_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG51_RSV_LUT_2_REG51_OFFSET)

#define RTL8291_RSV_LUT_2_REG52_ADDR                                                                            (0x5D2)
  #define RTL8291_RSV_LUT_2_REG52_RSV_LUT_2_REG52_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG52_RSV_LUT_2_REG52_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG52_RSV_LUT_2_REG52_OFFSET)

#define RTL8291_RSV_LUT_2_REG53_ADDR                                                                            (0x5D3)
  #define RTL8291_RSV_LUT_2_REG53_RSV_LUT_2_REG53_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG53_RSV_LUT_2_REG53_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG53_RSV_LUT_2_REG53_OFFSET)

#define RTL8291_RSV_LUT_2_REG54_ADDR                                                                            (0x5D4)
  #define RTL8291_RSV_LUT_2_REG54_RSV_LUT_2_REG54_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG54_RSV_LUT_2_REG54_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG54_RSV_LUT_2_REG54_OFFSET)

#define RTL8291_RSV_LUT_2_REG55_ADDR                                                                            (0x5D5)
  #define RTL8291_RSV_LUT_2_REG55_RSV_LUT_2_REG55_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG55_RSV_LUT_2_REG55_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG55_RSV_LUT_2_REG55_OFFSET)

#define RTL8291_RSV_LUT_2_REG56_ADDR                                                                            (0x5D6)
  #define RTL8291_RSV_LUT_2_REG56_RSV_LUT_2_REG56_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG56_RSV_LUT_2_REG56_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG56_RSV_LUT_2_REG56_OFFSET)

#define RTL8291_RSV_LUT_2_REG57_ADDR                                                                            (0x5D7)
  #define RTL8291_RSV_LUT_2_REG57_RSV_LUT_2_REG57_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG57_RSV_LUT_2_REG57_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG57_RSV_LUT_2_REG57_OFFSET)

#define RTL8291_RSV_LUT_2_REG58_ADDR                                                                            (0x5D8)
  #define RTL8291_RSV_LUT_2_REG58_RSV_LUT_2_REG58_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG58_RSV_LUT_2_REG58_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG58_RSV_LUT_2_REG58_OFFSET)

#define RTL8291_RSV_LUT_2_REG59_ADDR                                                                            (0x5D9)
  #define RTL8291_RSV_LUT_2_REG59_RSV_LUT_2_REG59_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG59_RSV_LUT_2_REG59_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG59_RSV_LUT_2_REG59_OFFSET)

#define RTL8291_RSV_LUT_2_REG5A_ADDR                                                                            (0x5DA)
  #define RTL8291_RSV_LUT_2_REG5A_RSV_LUT_2_REG5A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG5A_RSV_LUT_2_REG5A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG5A_RSV_LUT_2_REG5A_OFFSET)

#define RTL8291_RSV_LUT_2_REG5B_ADDR                                                                            (0x5DB)
  #define RTL8291_RSV_LUT_2_REG5B_RSV_LUT_2_REG5B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG5B_RSV_LUT_2_REG5B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG5B_RSV_LUT_2_REG5B_OFFSET)

#define RTL8291_RSV_LUT_2_REG5C_ADDR                                                                            (0x5DC)
  #define RTL8291_RSV_LUT_2_REG5C_RSV_LUT_2_REG5C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG5C_RSV_LUT_2_REG5C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG5C_RSV_LUT_2_REG5C_OFFSET)

#define RTL8291_RSV_LUT_2_REG5D_ADDR                                                                            (0x5DD)
  #define RTL8291_RSV_LUT_2_REG5D_RSV_LUT_2_REG5D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG5D_RSV_LUT_2_REG5D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG5D_RSV_LUT_2_REG5D_OFFSET)

#define RTL8291_RSV_LUT_2_REG5E_ADDR                                                                            (0x5DE)
  #define RTL8291_RSV_LUT_2_REG5E_RSV_LUT_2_REG5E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG5E_RSV_LUT_2_REG5E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG5E_RSV_LUT_2_REG5E_OFFSET)

#define RTL8291_RSV_LUT_2_REG5F_ADDR                                                                            (0x5DF)
  #define RTL8291_RSV_LUT_2_REG5F_RSV_LUT_2_REG5F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG5F_RSV_LUT_2_REG5F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG5F_RSV_LUT_2_REG5F_OFFSET)

#define RTL8291_RSV_LUT_2_REG60_ADDR                                                                            (0x5E0)
  #define RTL8291_RSV_LUT_2_REG60_RSV_LUT_2_REG60_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG60_RSV_LUT_2_REG60_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG60_RSV_LUT_2_REG60_OFFSET)

#define RTL8291_RSV_LUT_2_REG61_ADDR                                                                            (0x5E1)
  #define RTL8291_RSV_LUT_2_REG61_RSV_LUT_2_REG61_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG61_RSV_LUT_2_REG61_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG61_RSV_LUT_2_REG61_OFFSET)

#define RTL8291_RSV_LUT_2_REG62_ADDR                                                                            (0x5E2)
  #define RTL8291_RSV_LUT_2_REG62_RSV_LUT_2_REG62_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG62_RSV_LUT_2_REG62_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG62_RSV_LUT_2_REG62_OFFSET)

#define RTL8291_RSV_LUT_2_REG63_ADDR                                                                            (0x5E3)
  #define RTL8291_RSV_LUT_2_REG63_RSV_LUT_2_REG63_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG63_RSV_LUT_2_REG63_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG63_RSV_LUT_2_REG63_OFFSET)

#define RTL8291_RSV_LUT_2_REG64_ADDR                                                                            (0x5E4)
  #define RTL8291_RSV_LUT_2_REG64_RSV_LUT_2_REG64_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG64_RSV_LUT_2_REG64_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG64_RSV_LUT_2_REG64_OFFSET)

#define RTL8291_RSV_LUT_2_REG65_ADDR                                                                            (0x5E5)
  #define RTL8291_RSV_LUT_2_REG65_RSV_LUT_2_REG65_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG65_RSV_LUT_2_REG65_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG65_RSV_LUT_2_REG65_OFFSET)

#define RTL8291_RSV_LUT_2_REG66_ADDR                                                                            (0x5E6)
  #define RTL8291_RSV_LUT_2_REG66_RSV_LUT_2_REG66_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG66_RSV_LUT_2_REG66_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG66_RSV_LUT_2_REG66_OFFSET)

#define RTL8291_RSV_LUT_2_REG67_ADDR                                                                            (0x5E7)
  #define RTL8291_RSV_LUT_2_REG67_RSV_LUT_2_REG67_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG67_RSV_LUT_2_REG67_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG67_RSV_LUT_2_REG67_OFFSET)

#define RTL8291_RSV_LUT_2_REG68_ADDR                                                                            (0x5E8)
  #define RTL8291_RSV_LUT_2_REG68_RSV_LUT_2_REG68_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG68_RSV_LUT_2_REG68_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG68_RSV_LUT_2_REG68_OFFSET)

#define RTL8291_RSV_LUT_2_REG69_ADDR                                                                            (0x5E9)
  #define RTL8291_RSV_LUT_2_REG69_RSV_LUT_2_REG69_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG69_RSV_LUT_2_REG69_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG69_RSV_LUT_2_REG69_OFFSET)

#define RTL8291_RSV_LUT_2_REG6A_ADDR                                                                            (0x5EA)
  #define RTL8291_RSV_LUT_2_REG6A_RSV_LUT_2_REG6A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG6A_RSV_LUT_2_REG6A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG6A_RSV_LUT_2_REG6A_OFFSET)

#define RTL8291_RSV_LUT_2_REG6B_ADDR                                                                            (0x5EB)
  #define RTL8291_RSV_LUT_2_REG6B_RSV_LUT_2_REG6B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG6B_RSV_LUT_2_REG6B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG6B_RSV_LUT_2_REG6B_OFFSET)

#define RTL8291_RSV_LUT_2_REG6C_ADDR                                                                            (0x5EC)
  #define RTL8291_RSV_LUT_2_REG6C_RSV_LUT_2_REG6C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG6C_RSV_LUT_2_REG6C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG6C_RSV_LUT_2_REG6C_OFFSET)

#define RTL8291_RSV_LUT_2_REG6D_ADDR                                                                            (0x5ED)
  #define RTL8291_RSV_LUT_2_REG6D_RSV_LUT_2_REG6D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG6D_RSV_LUT_2_REG6D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG6D_RSV_LUT_2_REG6D_OFFSET)

#define RTL8291_RSV_LUT_2_REG6E_ADDR                                                                            (0x5EE)
  #define RTL8291_RSV_LUT_2_REG6E_RSV_LUT_2_REG6E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG6E_RSV_LUT_2_REG6E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG6E_RSV_LUT_2_REG6E_OFFSET)

#define RTL8291_RSV_LUT_2_REG6F_ADDR                                                                            (0x5EF)
  #define RTL8291_RSV_LUT_2_REG6F_RSV_LUT_2_REG6F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG6F_RSV_LUT_2_REG6F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG6F_RSV_LUT_2_REG6F_OFFSET)

#define RTL8291_RSV_LUT_2_REG70_ADDR                                                                            (0x5F0)
  #define RTL8291_RSV_LUT_2_REG70_RSV_LUT_2_REG70_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG70_RSV_LUT_2_REG70_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG70_RSV_LUT_2_REG70_OFFSET)

#define RTL8291_RSV_LUT_2_REG71_ADDR                                                                            (0x5F1)
  #define RTL8291_RSV_LUT_2_REG71_RSV_LUT_2_REG71_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG71_RSV_LUT_2_REG71_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG71_RSV_LUT_2_REG71_OFFSET)

#define RTL8291_RSV_LUT_2_REG72_ADDR                                                                            (0x5F2)
  #define RTL8291_RSV_LUT_2_REG72_RSV_LUT_2_REG72_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG72_RSV_LUT_2_REG72_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG72_RSV_LUT_2_REG72_OFFSET)

#define RTL8291_RSV_LUT_2_REG73_ADDR                                                                            (0x5F3)
  #define RTL8291_RSV_LUT_2_REG73_RSV_LUT_2_REG73_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG73_RSV_LUT_2_REG73_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG73_RSV_LUT_2_REG73_OFFSET)

#define RTL8291_RSV_LUT_2_REG74_ADDR                                                                            (0x5F4)
  #define RTL8291_RSV_LUT_2_REG74_RSV_LUT_2_REG74_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG74_RSV_LUT_2_REG74_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG74_RSV_LUT_2_REG74_OFFSET)

#define RTL8291_RSV_LUT_2_REG75_ADDR                                                                            (0x5F5)
  #define RTL8291_RSV_LUT_2_REG75_RSV_LUT_2_REG75_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG75_RSV_LUT_2_REG75_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG75_RSV_LUT_2_REG75_OFFSET)

#define RTL8291_RSV_LUT_2_REG76_ADDR                                                                            (0x5F6)
  #define RTL8291_RSV_LUT_2_REG76_RSV_LUT_2_REG76_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG76_RSV_LUT_2_REG76_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG76_RSV_LUT_2_REG76_OFFSET)

#define RTL8291_RSV_LUT_2_REG77_ADDR                                                                            (0x5F7)
  #define RTL8291_RSV_LUT_2_REG77_RSV_LUT_2_REG77_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG77_RSV_LUT_2_REG77_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG77_RSV_LUT_2_REG77_OFFSET)

#define RTL8291_RSV_LUT_2_REG78_ADDR                                                                            (0x5F8)
  #define RTL8291_RSV_LUT_2_REG78_RSV_LUT_2_REG78_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG78_RSV_LUT_2_REG78_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG78_RSV_LUT_2_REG78_OFFSET)

#define RTL8291_RSV_LUT_2_REG79_ADDR                                                                            (0x5F9)
  #define RTL8291_RSV_LUT_2_REG79_RSV_LUT_2_REG79_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG79_RSV_LUT_2_REG79_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG79_RSV_LUT_2_REG79_OFFSET)

#define RTL8291_RSV_LUT_2_REG7A_ADDR                                                                            (0x5FA)
  #define RTL8291_RSV_LUT_2_REG7A_RSV_LUT_2_REG7A_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG7A_RSV_LUT_2_REG7A_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG7A_RSV_LUT_2_REG7A_OFFSET)

#define RTL8291_RSV_LUT_2_REG7B_ADDR                                                                            (0x5FB)
  #define RTL8291_RSV_LUT_2_REG7B_RSV_LUT_2_REG7B_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG7B_RSV_LUT_2_REG7B_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG7B_RSV_LUT_2_REG7B_OFFSET)

#define RTL8291_RSV_LUT_2_REG7C_ADDR                                                                            (0x5FC)
  #define RTL8291_RSV_LUT_2_REG7C_RSV_LUT_2_REG7C_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG7C_RSV_LUT_2_REG7C_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG7C_RSV_LUT_2_REG7C_OFFSET)

#define RTL8291_RSV_LUT_2_REG7D_ADDR                                                                            (0x5FD)
  #define RTL8291_RSV_LUT_2_REG7D_RSV_LUT_2_REG7D_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG7D_RSV_LUT_2_REG7D_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG7D_RSV_LUT_2_REG7D_OFFSET)

#define RTL8291_RSV_LUT_2_REG7E_ADDR                                                                            (0x5FE)
  #define RTL8291_RSV_LUT_2_REG7E_RSV_LUT_2_REG7E_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG7E_RSV_LUT_2_REG7E_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG7E_RSV_LUT_2_REG7E_OFFSET)

#define RTL8291_RSV_LUT_2_REG7F_ADDR                                                                            (0x5FF)
  #define RTL8291_RSV_LUT_2_REG7F_RSV_LUT_2_REG7F_OFFSET                                                        (0)
  #define RTL8291_RSV_LUT_2_REG7F_RSV_LUT_2_REG7F_MASK                                                          (0xFF << RTL8291_RSV_LUT_2_REG7F_RSV_LUT_2_REG7F_OFFSET)

/*
 * Feature: DIG_EXT
 */
#define RTL8291_WB_REG80_ADDR                                                                                   (0x700)
  #define RTL8291_WB_REG80_REG_APCDIG_MOD_MAX_7_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG80_REG_APCDIG_MOD_MAX_7_0_MASK                                                          (0xFF << RTL8291_WB_REG80_REG_APCDIG_MOD_MAX_7_0_OFFSET)

#define RTL8291_WB_REG81_ADDR                                                                                   (0x701)
  #define RTL8291_WB_REG81_REG_APCDIG_MOD_MIN_7_0_OFFSET                                                        (0)
  #define RTL8291_WB_REG81_REG_APCDIG_MOD_MIN_7_0_MASK                                                          (0xFF << RTL8291_WB_REG81_REG_APCDIG_MOD_MIN_7_0_OFFSET)

#define RTL8291_WB_REG82_ADDR                                                                                   (0x702)
  #define RTL8291_WB_REG82_REG_APCDIG_BIAS_MAX_7_0_OFFSET                                                       (0)
  #define RTL8291_WB_REG82_REG_APCDIG_BIAS_MAX_7_0_MASK                                                         (0xFF << RTL8291_WB_REG82_REG_APCDIG_BIAS_MAX_7_0_OFFSET)

#define RTL8291_WB_REG83_ADDR                                                                                   (0x703)
  #define RTL8291_WB_REG83_REG_APCDIG_BIAS_MIN_7_0_OFFSET                                                       (0)
  #define RTL8291_WB_REG83_REG_APCDIG_BIAS_MIN_7_0_MASK                                                         (0xFF << RTL8291_WB_REG83_REG_APCDIG_BIAS_MIN_7_0_OFFSET)

#define RTL8291_WB_REG84_ADDR                                                                                   (0x704)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MAX_EN_OFFSET                                                         (7)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MAX_EN_MASK                                                           (0x1 << RTL8291_WB_REG84_REG_APCDIG_MOD_MAX_EN_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MIN_EN_OFFSET                                                         (6)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MIN_EN_MASK                                                           (0x1 << RTL8291_WB_REG84_REG_APCDIG_MOD_MIN_EN_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MAX_EN_OFFSET                                                        (5)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MAX_EN_MASK                                                          (0x1 << RTL8291_WB_REG84_REG_APCDIG_BIAS_MAX_EN_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MIN_EN_OFFSET                                                        (4)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MIN_EN_MASK                                                          (0x1 << RTL8291_WB_REG84_REG_APCDIG_BIAS_MIN_EN_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MAX_LOAD_OFFSET                                                       (3)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MAX_LOAD_MASK                                                         (0x1 << RTL8291_WB_REG84_REG_APCDIG_MOD_MAX_LOAD_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MIN_LOAD_OFFSET                                                       (2)
  #define RTL8291_WB_REG84_REG_APCDIG_MOD_MIN_LOAD_MASK                                                         (0x1 << RTL8291_WB_REG84_REG_APCDIG_MOD_MIN_LOAD_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MAX_LOAD_OFFSET                                                      (1)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MAX_LOAD_MASK                                                        (0x1 << RTL8291_WB_REG84_REG_APCDIG_BIAS_MAX_LOAD_OFFSET)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MIN_LOAD_OFFSET                                                      (0)
  #define RTL8291_WB_REG84_REG_APCDIG_BIAS_MIN_LOAD_MASK                                                        (0x1 << RTL8291_WB_REG84_REG_APCDIG_BIAS_MIN_LOAD_OFFSET)

#define RTL8291_WB_REG85_ADDR                                                                                   (0x705)
  #define RTL8291_WB_REG85_REG_APCDIG_POWER_LEVEL_1_0_OFFSET                                                    (6)
  #define RTL8291_WB_REG85_REG_APCDIG_POWER_LEVEL_1_0_MASK                                                      (0x3 << RTL8291_WB_REG85_REG_APCDIG_POWER_LEVEL_1_0_OFFSET)
  #define RTL8291_WB_REG85_REG_APCDIG_POWER_LEVEL_ER_MAX_1_0_OFFSET                                             (4)
  #define RTL8291_WB_REG85_REG_APCDIG_POWER_LEVEL_ER_MAX_1_0_MASK                                               (0x3 << RTL8291_WB_REG85_REG_APCDIG_POWER_LEVEL_ER_MAX_1_0_OFFSET)
  #define RTL8291_WB_REG85_REG_APCDIG_IMP_READ_ASK_OFFSET                                                       (3)
  #define RTL8291_WB_REG85_REG_APCDIG_IMP_READ_ASK_MASK                                                         (0x1 << RTL8291_WB_REG85_REG_APCDIG_IMP_READ_ASK_OFFSET)
  #define RTL8291_WB_REG85_REG_APCDIG_IMPD_READ_DISABLE_OFFSET                                                  (2)
  #define RTL8291_WB_REG85_REG_APCDIG_IMPD_READ_DISABLE_MASK                                                    (0x1 << RTL8291_WB_REG85_REG_APCDIG_IMPD_READ_DISABLE_OFFSET)
  #define RTL8291_WB_REG85_REG_APCDIG_IMPD_READ_OPTION_OFFSET                                                   (1)
  #define RTL8291_WB_REG85_REG_APCDIG_IMPD_READ_OPTION_MASK                                                     (0x1 << RTL8291_WB_REG85_REG_APCDIG_IMPD_READ_OPTION_OFFSET)
  #define RTL8291_WB_REG85_REG_APCDIG_IMPD_CAL_EN_OFFSET                                                        (0)
  #define RTL8291_WB_REG85_REG_APCDIG_IMPD_CAL_EN_MASK                                                          (0x1 << RTL8291_WB_REG85_REG_APCDIG_IMPD_CAL_EN_OFFSET)

#define RTL8291_WB_REG86_ADDR                                                                                   (0x706)
  #define RTL8291_WB_REG86_WB_REG86_OFFSET                                                                      (0)
  #define RTL8291_WB_REG86_WB_REG86_MASK                                                                        (0xFF << RTL8291_WB_REG86_WB_REG86_OFFSET)

#define RTL8291_WB_REG87_ADDR                                                                                   (0x707)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_CAL_SEL_OFFSET                                                        (7)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_CAL_SEL_MASK                                                          (0x1 << RTL8291_WB_REG87_REG_APCDIG_ERC_CAL_SEL_OFFSET)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_CHOP_EN_OFFSET                                                        (6)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_CHOP_EN_MASK                                                          (0x1 << RTL8291_WB_REG87_REG_APCDIG_ERC_CHOP_EN_OFFSET)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_CHOP_SEL_1_0_OFFSET                                                   (4)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_CHOP_SEL_1_0_MASK                                                     (0x3 << RTL8291_WB_REG87_REG_APCDIG_ERC_CHOP_SEL_1_0_OFFSET)
  #define RTL8291_WB_REG87_REG_APCDIG_APC_DOUT_POS_EDGE_OFFSET                                                  (3)
  #define RTL8291_WB_REG87_REG_APCDIG_APC_DOUT_POS_EDGE_MASK                                                    (0x1 << RTL8291_WB_REG87_REG_APCDIG_APC_DOUT_POS_EDGE_OFFSET)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_DOUT_POS_EDGE_OFFSET                                                  (2)
  #define RTL8291_WB_REG87_REG_APCDIG_ERC_DOUT_POS_EDGE_MASK                                                    (0x1 << RTL8291_WB_REG87_REG_APCDIG_ERC_DOUT_POS_EDGE_OFFSET)
  #define RTL8291_WB_REG87_REG_APCDIG_HT_ER_COMP_EN_OFFSET                                                      (1)
  #define RTL8291_WB_REG87_REG_APCDIG_HT_ER_COMP_EN_MASK                                                        (0x1 << RTL8291_WB_REG87_REG_APCDIG_HT_ER_COMP_EN_OFFSET)
  #define RTL8291_WB_REG87_REG_APCDIG_HT_ER_COMP_DIR_OFFSET                                                     (0)
  #define RTL8291_WB_REG87_REG_APCDIG_HT_ER_COMP_DIR_MASK                                                       (0x1 << RTL8291_WB_REG87_REG_APCDIG_HT_ER_COMP_DIR_OFFSET)

#define RTL8291_WB_REG88_ADDR                                                                                   (0x708)
  #define RTL8291_WB_REG88_REG_APCDIG_RO_DATA_SEL_3_0_OFFSET                                                    (4)
  #define RTL8291_WB_REG88_REG_APCDIG_RO_DATA_SEL_3_0_MASK                                                      (0xF << RTL8291_WB_REG88_REG_APCDIG_RO_DATA_SEL_3_0_OFFSET)
  #define RTL8291_WB_REG88_REG_APCDIG_RO_PAGE_OFFSET                                                            (3)
  #define RTL8291_WB_REG88_REG_APCDIG_RO_PAGE_MASK                                                              (0x1 << RTL8291_WB_REG88_REG_APCDIG_RO_PAGE_OFFSET)
  #define RTL8291_WB_REG88_REG_APCDIG_REG_BYPASS_OFFSET                                                         (2)
  #define RTL8291_WB_REG88_REG_APCDIG_REG_BYPASS_MASK                                                           (0x1 << RTL8291_WB_REG88_REG_APCDIG_REG_BYPASS_OFFSET)
  #define RTL8291_WB_REG88_REG_APCDIG_LT_ER_COMP_ER_OFFSET                                                      (1)
  #define RTL8291_WB_REG88_REG_APCDIG_LT_ER_COMP_ER_MASK                                                        (0x1 << RTL8291_WB_REG88_REG_APCDIG_LT_ER_COMP_ER_OFFSET)
  #define RTL8291_WB_REG88_REG_APCDIG_LT_ER_COM_DIR_OFFSET                                                      (0)
  #define RTL8291_WB_REG88_REG_APCDIG_LT_ER_COM_DIR_MASK                                                        (0x1 << RTL8291_WB_REG88_REG_APCDIG_LT_ER_COM_DIR_OFFSET)

#define RTL8291_WB_REG89_ADDR                                                                                   (0x709)
  #define RTL8291_WB_REG89_WB_REG89_OFFSET                                                                      (0)
  #define RTL8291_WB_REG89_WB_REG89_MASK                                                                        (0xFF << RTL8291_WB_REG89_WB_REG89_OFFSET)

#define RTL8291_WB_REG8A_ADDR                                                                                   (0x70A)
  #define RTL8291_WB_REG8A_WB_REG8A_OFFSET                                                                      (0)
  #define RTL8291_WB_REG8A_WB_REG8A_MASK                                                                        (0xFF << RTL8291_WB_REG8A_WB_REG8A_OFFSET)

#define RTL8291_WB_REG8B_ADDR                                                                                   (0x70B)
  #define RTL8291_WB_REG8B_WB_REG8B_OFFSET                                                                      (0)
  #define RTL8291_WB_REG8B_WB_REG8B_MASK                                                                        (0xFF << RTL8291_WB_REG8B_WB_REG8B_OFFSET)

#define RTL8291_WB_REG8C_ADDR                                                                                   (0x70C)
  #define RTL8291_WB_REG8C_WB_REG8C_OFFSET                                                                      (0)
  #define RTL8291_WB_REG8C_WB_REG8C_MASK                                                                        (0xFF << RTL8291_WB_REG8C_WB_REG8C_OFFSET)

#define RTL8291_WB_REG8D_ADDR                                                                                   (0x70D)
  #define RTL8291_WB_REG8D_WB_REG8D_OFFSET                                                                      (0)
  #define RTL8291_WB_REG8D_WB_REG8D_MASK                                                                        (0xFF << RTL8291_WB_REG8D_WB_REG8D_OFFSET)

#define RTL8291_WB_REG8E_ADDR                                                                                   (0x70E)
  #define RTL8291_WB_REG8E_WB_REG8E_OFFSET                                                                      (0)
  #define RTL8291_WB_REG8E_WB_REG8E_MASK                                                                        (0xFF << RTL8291_WB_REG8E_WB_REG8E_OFFSET)

#define RTL8291_WB_REG8F_ADDR                                                                                   (0x70F)
  #define RTL8291_WB_REG8F_WB_REG8F_OFFSET                                                                      (0)
  #define RTL8291_WB_REG8F_WB_REG8F_MASK                                                                        (0xFF << RTL8291_WB_REG8F_WB_REG8F_OFFSET)

#define RTL8291_WB_REG90_ADDR                                                                                   (0x710)
  #define RTL8291_WB_REG90_WB_REG90_OFFSET                                                                      (0)
  #define RTL8291_WB_REG90_WB_REG90_MASK                                                                        (0xFF << RTL8291_WB_REG90_WB_REG90_OFFSET)

#define RTL8291_WB_REG91_ADDR                                                                                   (0x711)
  #define RTL8291_WB_REG91_WB_REG91_OFFSET                                                                      (0)
  #define RTL8291_WB_REG91_WB_REG91_MASK                                                                        (0xFF << RTL8291_WB_REG91_WB_REG91_OFFSET)

#define RTL8291_WB_REG92_ADDR                                                                                   (0x712)
  #define RTL8291_WB_REG92_WB_REG92_OFFSET                                                                      (0)
  #define RTL8291_WB_REG92_WB_REG92_MASK                                                                        (0xFF << RTL8291_WB_REG92_WB_REG92_OFFSET)

#define RTL8291_WB_REG93_ADDR                                                                                   (0x713)
  #define RTL8291_WB_REG93_WB_REG93_OFFSET                                                                      (0)
  #define RTL8291_WB_REG93_WB_REG93_MASK                                                                        (0xFF << RTL8291_WB_REG93_WB_REG93_OFFSET)

#define RTL8291_WB_REG94_ADDR                                                                                   (0x714)
  #define RTL8291_WB_REG94_WB_REG94_OFFSET                                                                      (0)
  #define RTL8291_WB_REG94_WB_REG94_MASK                                                                        (0xFF << RTL8291_WB_REG94_WB_REG94_OFFSET)

#define RTL8291_WB_REG95_ADDR                                                                                   (0x715)
  #define RTL8291_WB_REG95_WB_REG95_OFFSET                                                                      (0)
  #define RTL8291_WB_REG95_WB_REG95_MASK                                                                        (0xFF << RTL8291_WB_REG95_WB_REG95_OFFSET)

#define RTL8291_WB_REG96_ADDR                                                                                   (0x716)
  #define RTL8291_WB_REG96_WB_REG96_OFFSET                                                                      (0)
  #define RTL8291_WB_REG96_WB_REG96_MASK                                                                        (0xFF << RTL8291_WB_REG96_WB_REG96_OFFSET)

#define RTL8291_WB_REG97_ADDR                                                                                   (0x717)
  #define RTL8291_WB_REG97_WB_REG97_OFFSET                                                                      (0)
  #define RTL8291_WB_REG97_WB_REG97_MASK                                                                        (0xFF << RTL8291_WB_REG97_WB_REG97_OFFSET)

#define RTL8291_CFG_RAM_CTL_0_ADDR                                                                              (0x718)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_LS_OFFSET                                                          (4)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_LS_MASK                                                            (0x1 << RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_LS_OFFSET)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_RME_OFFSET                                                         (3)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_RME_MASK                                                           (0x1 << RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_RME_OFFSET)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_TEST1_OFFSET                                                       (2)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_TEST1_MASK                                                         (0x1 << RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_TEST1_OFFSET)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_RM_OFFSET                                                          (0)
  #define RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_RM_MASK                                                            (0x3 << RTL8291_CFG_RAM_CTL_0_CFG_RAM256_0_RM_OFFSET)

#define RTL8291_CFG_RAM_CTL_1_ADDR                                                                              (0x719)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_LS_OFFSET                                                          (4)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_LS_MASK                                                            (0x1 << RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_LS_OFFSET)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_RME_OFFSET                                                         (3)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_RME_MASK                                                           (0x1 << RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_RME_OFFSET)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_TEST1_OFFSET                                                       (2)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_TEST1_MASK                                                         (0x1 << RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_TEST1_OFFSET)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_RM_OFFSET                                                          (0)
  #define RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_RM_MASK                                                            (0x3 << RTL8291_CFG_RAM_CTL_1_CFG_RAM256_1_RM_OFFSET)

#define RTL8291_CFG_RAM_CTL_2_ADDR                                                                              (0x71A)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_LS_OFFSET                                                          (4)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_LS_MASK                                                            (0x1 << RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_LS_OFFSET)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_RME_OFFSET                                                         (3)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_RME_MASK                                                           (0x1 << RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_RME_OFFSET)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_TEST1_OFFSET                                                       (2)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_TEST1_MASK                                                         (0x1 << RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_TEST1_OFFSET)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_RM_OFFSET                                                          (0)
  #define RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_RM_MASK                                                            (0x3 << RTL8291_CFG_RAM_CTL_2_CFG_RAM256_2_RM_OFFSET)

#define RTL8291_CFG_RAM_CTL_3_ADDR                                                                              (0x71B)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_LS_OFFSET                                                          (4)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_LS_MASK                                                            (0x1 << RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_LS_OFFSET)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_RME_OFFSET                                                         (3)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_RME_MASK                                                           (0x1 << RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_RME_OFFSET)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_TEST1_OFFSET                                                       (2)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_TEST1_MASK                                                         (0x1 << RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_TEST1_OFFSET)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_RM_OFFSET                                                          (0)
  #define RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_RM_MASK                                                            (0x3 << RTL8291_CFG_RAM_CTL_3_CFG_RAM256_3_RM_OFFSET)

#define RTL8291_CFG_RAM_CTL_4_ADDR                                                                              (0x71C)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_LS_OFFSET                                                            (4)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_LS_MASK                                                              (0x1 << RTL8291_CFG_RAM_CTL_4_CFG_RAM128_LS_OFFSET)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_RME_OFFSET                                                           (3)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_RME_MASK                                                             (0x1 << RTL8291_CFG_RAM_CTL_4_CFG_RAM128_RME_OFFSET)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_TEST1_OFFSET                                                         (2)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_TEST1_MASK                                                           (0x1 << RTL8291_CFG_RAM_CTL_4_CFG_RAM128_TEST1_OFFSET)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_RM_OFFSET                                                            (0)
  #define RTL8291_CFG_RAM_CTL_4_CFG_RAM128_RM_MASK                                                              (0x3 << RTL8291_CFG_RAM_CTL_4_CFG_RAM128_RM_OFFSET)

#define RTL8291_CFG_RAM_BIST_CTL_0_ADDR                                                                         (0x71D)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM128_BIST_LOOP_MODE_OFFSET                                           (7)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM128_BIST_LOOP_MODE_MASK                                             (0x1 << RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM128_BIST_LOOP_MODE_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM128_BIST_MODE_OFFSET                                                (6)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM128_BIST_MODE_MASK                                                  (0x1 << RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM128_BIST_MODE_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_GRP_EN_OFFSET                                                   (2)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_GRP_EN_MASK                                                     (0xF << RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_GRP_EN_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_BIST_LOOP_MODE_OFFSET                                           (1)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_BIST_LOOP_MODE_MASK                                             (0x1 << RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_BIST_LOOP_MODE_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_BIST_MODE_OFFSET                                                (0)
  #define RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_BIST_MODE_MASK                                                  (0x1 << RTL8291_CFG_RAM_BIST_CTL_0_CFG_RAM256_BIST_MODE_OFFSET)

#define RTL8291_CFG_RAM_BIST_CTL_1_ADDR                                                                         (0x71E)
  #define RTL8291_CFG_RAM_BIST_CTL_1_CFG_RAM_BIST_CTL_1_OFFSET                                                  (0)
  #define RTL8291_CFG_RAM_BIST_CTL_1_CFG_RAM_BIST_CTL_1_MASK                                                    (0xFF << RTL8291_CFG_RAM_BIST_CTL_1_CFG_RAM_BIST_CTL_1_OFFSET)

#define RTL8291_CFG_RAM_BIST_CTL_2_ADDR                                                                         (0x71F)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM_BIST_CTL_2_OFFSET                                                  (6)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM_BIST_CTL_2_MASK                                                    (0x3 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM_BIST_CTL_2_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DYN_READ_EN_OFFSET                                              (5)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DYN_READ_EN_MASK                                                (0x1 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DYN_READ_EN_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DYN_READ_EN_OFFSET                                              (4)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DYN_READ_EN_MASK                                                (0x1 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DYN_READ_EN_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DRF_BIST_MODE_OFFSET                                            (3)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DRF_BIST_MODE_MASK                                              (0x1 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DRF_BIST_MODE_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DRF_TEST_RESUME_OFFSET                                          (2)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DRF_TEST_RESUME_MASK                                            (0x1 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM128_DRF_TEST_RESUME_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DRF_BIST_MODE_OFFSET                                            (1)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DRF_BIST_MODE_MASK                                              (0x1 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DRF_BIST_MODE_OFFSET)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DRF_TEST_RESUME_OFFSET                                          (0)
  #define RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DRF_TEST_RESUME_MASK                                            (0x1 << RTL8291_CFG_RAM_BIST_CTL_2_CFG_RAM256_DRF_TEST_RESUME_OFFSET)

#define RTL8291_STS_RAM_BIST_0_ADDR                                                                             (0x720)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM_BIST_EXTRA_0_OFFSET                                                    (7)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM_BIST_EXTRA_0_MASK                                                      (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM_BIST_EXTRA_0_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM128_BIST_FAIL_OFFSET                                                    (6)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM128_BIST_FAIL_MASK                                                      (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM128_BIST_FAIL_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM128_BIST_DONE_OFFSET                                                    (5)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM128_BIST_DONE_MASK                                                      (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM128_BIST_DONE_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_3_OFFSET                                                  (4)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_3_MASK                                                    (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_3_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_2_OFFSET                                                  (3)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_2_MASK                                                    (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_2_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_1_OFFSET                                                  (2)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_1_MASK                                                    (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_1_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_0_OFFSET                                                  (1)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_0_MASK                                                    (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_FAIL_0_OFFSET)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_DONE_OFFSET                                                    (0)
  #define RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_DONE_MASK                                                      (0x1 << RTL8291_STS_RAM_BIST_0_STS_RAM256_BIST_DONE_OFFSET)

#define RTL8291_STS_RAM_BIST_1_ADDR                                                                             (0x721)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM_BIST_EXTRA_1_OFFSET                                                    (6)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM_BIST_EXTRA_1_MASK                                                      (0x3 << RTL8291_STS_RAM_BIST_1_STS_RAM_BIST_EXTRA_1_OFFSET)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_START_PAUSE_OFFSET                                              (5)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_START_PAUSE_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_START_PAUSE_OFFSET)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_DONE_OFFSET                                                (4)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_DONE_MASK                                                  (0x1 << RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_DONE_OFFSET)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_3_OFFSET                                              (3)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_3_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_3_OFFSET)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_2_OFFSET                                              (2)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_2_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_2_OFFSET)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_1_OFFSET                                              (1)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_1_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_1_OFFSET)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_0_OFFSET                                              (0)
  #define RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_0_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_1_STS_RAM256_DRF_BIST_FAIL_0_OFFSET)

#define RTL8291_STS_RAM_BIST_2_ADDR                                                                             (0x722)
  #define RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_START_PAUSE_OFFSET                                              (2)
  #define RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_START_PAUSE_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_START_PAUSE_OFFSET)
  #define RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_BIST_DONE_OFFSET                                                (1)
  #define RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_BIST_DONE_MASK                                                  (0x1 << RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_BIST_DONE_OFFSET)
  #define RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_BIST_FAIL_0_OFFSET                                              (0)
  #define RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_BIST_FAIL_0_MASK                                                (0x1 << RTL8291_STS_RAM_BIST_2_STS_RAM128_DRF_BIST_FAIL_0_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL0_ADDR                                                                        (0x723)
  #define RTL8291_CFG_DR_EXT_CONTROL0_DBG_CTRL_SAR_OFFSET                                                       (4)
  #define RTL8291_CFG_DR_EXT_CONTROL0_DBG_CTRL_SAR_MASK                                                         (0xF << RTL8291_CFG_DR_EXT_CONTROL0_DBG_CTRL_SAR_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL0_DBG_CTRL_TD_OFFSET                                                        (0)
  #define RTL8291_CFG_DR_EXT_CONTROL0_DBG_CTRL_TD_MASK                                                          (0xF << RTL8291_CFG_DR_EXT_CONTROL0_DBG_CTRL_TD_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL1_ADDR                                                                        (0x724)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_RX_DBUF_EN_L_OFFSET                                               (6)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_RX_DBUF_EN_L_MASK                                                 (0x3 << RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_RX_DBUF_EN_L_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_TX_DISABLE_DIG_L_OFFSET                                           (4)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_TX_DISABLE_DIG_L_MASK                                             (0x3 << RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_TX_DISABLE_DIG_L_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_APD_OVP_OFFSET                                                    (2)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_APD_OVP_MASK                                                      (0x3 << RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_APD_OVP_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_APD_OC_OFFSET                                                     (0)
  #define RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_APD_OC_MASK                                                       (0x3 << RTL8291_CFG_DR_EXT_CONTROL1_CFG_FRC_APD_OC_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL2_ADDR                                                                        (0x725)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_FRC_RSSI_RST_L_OFFSET                                                 (6)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_FRC_RSSI_RST_L_MASK                                                   (0x3 << RTL8291_CFG_DR_EXT_CONTROL2_CFG_FRC_RSSI_RST_L_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_FRC_RST_N_SAR_L_OFFSET                                                (4)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_FRC_RST_N_SAR_L_MASK                                                  (0x3 << RTL8291_CFG_DR_EXT_CONTROL2_CFG_FRC_RST_N_SAR_L_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_RX_DBUF_EN_L_MSK_LEN_OFFSET                                           (1)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_RX_DBUF_EN_L_MSK_LEN_MASK                                             (0x7 << RTL8291_CFG_DR_EXT_CONTROL2_CFG_RX_DBUF_EN_L_MSK_LEN_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_DIS_APD_FAULT_DEBC_OFFSET                                             (0)
  #define RTL8291_CFG_DR_EXT_CONTROL2_CFG_DIS_APD_FAULT_DEBC_MASK                                               (0x1 << RTL8291_CFG_DR_EXT_CONTROL2_CFG_DIS_APD_FAULT_DEBC_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL3_ADDR                                                                        (0x726)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DR_EXT_CONTROL3_DUMMY_OFFSET                                          (7)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DR_EXT_CONTROL3_DUMMY_MASK                                            (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_DR_EXT_CONTROL3_DUMMY_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_RSSI_TOGGLE_SPDUP_OFFSET                                              (6)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_RSSI_TOGGLE_SPDUP_MASK                                                (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_RSSI_TOGGLE_SPDUP_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_LOS_POWL_DELAY_OFFSET                                                 (5)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_LOS_POWL_DELAY_MASK                                                   (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_LOS_POWL_DELAY_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_PAD_FORCE_MODE_OFFSET                                                 (4)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_PAD_FORCE_MODE_MASK                                                   (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_PAD_FORCE_MODE_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_SLR_2_OFFSET                                                (3)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_SLR_2_MASK                                                  (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_SLR_2_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_DRI_2_OFFSET                                                (2)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_DRI_2_MASK                                                  (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_DRI_2_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_SLR_1_OFFSET                                                (1)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_SLR_1_MASK                                                  (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_SLR_1_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_DRI_1_OFFSET                                                (0)
  #define RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_DRI_1_MASK                                                  (0x1 << RTL8291_CFG_DR_EXT_CONTROL3_CFG_DPADRIGHT_DRI_1_OFFSET)

#define RTL8291_CFG_PAD_EN_FOR_VA_L_ADDR                                                                        (0x727)
  #define RTL8291_CFG_PAD_EN_FOR_VA_L_CFG_PAD_EN_FOR_VA_L_OFFSET                                                (0)
  #define RTL8291_CFG_PAD_EN_FOR_VA_L_CFG_PAD_EN_FOR_VA_L_MASK                                                  (0xFF << RTL8291_CFG_PAD_EN_FOR_VA_L_CFG_PAD_EN_FOR_VA_L_OFFSET)

#define RTL8291_CFG_PAD_EN_FOR_VA_H_ADDR                                                                        (0x728)
  #define RTL8291_CFG_PAD_EN_FOR_VA_H_CFG_PAD_EN_FOR_VA_H_OFFSET                                                (0)
  #define RTL8291_CFG_PAD_EN_FOR_VA_H_CFG_PAD_EN_FOR_VA_H_MASK                                                  (0xFF << RTL8291_CFG_PAD_EN_FOR_VA_H_CFG_PAD_EN_FOR_VA_H_OFFSET)

#define RTL8291_CFG_PAD_OUT_FOR_VA_L_ADDR                                                                       (0x729)
  #define RTL8291_CFG_PAD_OUT_FOR_VA_L_CFG_PAD_OUT_FOR_VA_L_OFFSET                                              (0)
  #define RTL8291_CFG_PAD_OUT_FOR_VA_L_CFG_PAD_OUT_FOR_VA_L_MASK                                                (0xFF << RTL8291_CFG_PAD_OUT_FOR_VA_L_CFG_PAD_OUT_FOR_VA_L_OFFSET)

#define RTL8291_CFG_PAD_OUT_FOR_VA_H_ADDR                                                                       (0x72A)
  #define RTL8291_CFG_PAD_OUT_FOR_VA_H_CFG_PAD_OUT_FOR_VA_H_OFFSET                                              (0)
  #define RTL8291_CFG_PAD_OUT_FOR_VA_H_CFG_PAD_OUT_FOR_VA_H_MASK                                                (0xFF << RTL8291_CFG_PAD_OUT_FOR_VA_H_CFG_PAD_OUT_FOR_VA_H_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL4_ADDR                                                                        (0x72B)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_DR_EXT_CONTROL4_DUMMY_OFFSET                                          (7)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_DR_EXT_CONTROL4_DUMMY_MASK                                            (0x1 << RTL8291_CFG_DR_EXT_CONTROL4_CFG_DR_EXT_CONTROL4_DUMMY_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_TX_SD_VOL_MODE_OFFSET                                                 (6)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_TX_SD_VOL_MODE_MASK                                                   (0x1 << RTL8291_CFG_DR_EXT_CONTROL4_CFG_TX_SD_VOL_MODE_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_DEBUG_BUS_SEL_OFFSET                                                  (4)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_DEBUG_BUS_SEL_MASK                                                    (0x3 << RTL8291_CFG_DR_EXT_CONTROL4_CFG_DEBUG_BUS_SEL_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_DEBUG_BUS_SFT_OFFSET                                                  (0)
  #define RTL8291_CFG_DR_EXT_CONTROL4_CFG_DEBUG_BUS_SFT_MASK                                                    (0xF << RTL8291_CFG_DR_EXT_CONTROL4_CFG_DEBUG_BUS_SFT_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL5_ADDR                                                                        (0x72C)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_IMPD_FAULT_CODE_SRC_OFFSET                                            (7)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_IMPD_FAULT_CODE_SRC_MASK                                              (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_IMPD_FAULT_CODE_SRC_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_DRX_VCM_PD_AT_CHARGE_OFFSET                                           (6)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_DRX_VCM_PD_AT_CHARGE_MASK                                             (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_DRX_VCM_PD_AT_CHARGE_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_BYPASS_VCM_CHARGE_OFFSET                                              (5)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_BYPASS_VCM_CHARGE_MASK                                                (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_BYPASS_VCM_CHARGE_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_UNSET_RX_SLEEP_VCM_CHARGE_OFFSET                                      (4)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_UNSET_RX_SLEEP_VCM_CHARGE_MASK                                        (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_UNSET_RX_SLEEP_VCM_CHARGE_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_ANARST_OFFSET                                               (3)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_ANARST_MASK                                                 (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_ANARST_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_FAULT_OFFSET                                                (2)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_FAULT_MASK                                                  (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_FAULT_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_SLEEP_OFFSET                                                (1)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_SLEEP_MASK                                                  (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_LOSVCM_PD_SLEEP_OFFSET)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_VCM_CHARGE_CNT_LONG_OFFSET                                            (0)
  #define RTL8291_CFG_DR_EXT_CONTROL5_CFG_VCM_CHARGE_CNT_LONG_MASK                                              (0x1 << RTL8291_CFG_DR_EXT_CONTROL5_CFG_VCM_CHARGE_CNT_LONG_OFFSET)

#define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_ADDR                                                                (0x72D)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_TX_PD_CNTA_FULL_NUM_OFFSET                                    (4)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_TX_PD_CNTA_FULL_NUM_MASK                                      (0xF << RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_TX_PD_CNTA_FULL_NUM_OFFSET)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_EEPROM_WR_SDAEN_EDGE_SEL_OFFSET                               (3)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_EEPROM_WR_SDAEN_EDGE_SEL_MASK                                 (0x1 << RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_EEPROM_WR_SDAEN_EDGE_SEL_OFFSET)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_EEPROM_RD_SDAEN_EDGE_SEL_OFFSET                               (2)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_EEPROM_RD_SDAEN_EDGE_SEL_MASK                                 (0x1 << RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_CFG_EEPROM_RD_SDAEN_EDGE_SEL_OFFSET)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_EF_SLV_PTR_DUMMY_OFFSET                                           (1)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_EF_SLV_PTR_DUMMY_MASK                                             (0x1 << RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_EF_SLV_PTR_DUMMY_OFFSET)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_EF_SLV_PAS_DUMMY_OFFSET                                           (0)
  #define RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_EF_SLV_PAS_DUMMY_MASK                                             (0x1 << RTL8291_CFG_TX_PD_CNT_AND_I2C_EXTRA_EF_SLV_PAS_DUMMY_OFFSET)

#define RTL8291_REG_FORCE_MODE_BOOSTER_ADDR                                                                     (0x72E)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_POW_BOOSTER_CTL_OFFSET                                         (6)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_POW_BOOSTER_CTL_MASK                                           (0x3 << RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_POW_BOOSTER_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_POW_DA_CTL_OFFSET                                              (4)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_POW_DA_CTL_MASK                                                (0x3 << RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_POW_DA_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_BPSSR_CTL_OFFSET                                               (2)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_BPSSR_CTL_MASK                                                 (0x3 << RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_BPSSR_CTL_OFFSET)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_EN_SWR_CTL_OFFSET                                              (0)
  #define RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_EN_SWR_CTL_MASK                                                (0x3 << RTL8291_REG_FORCE_MODE_BOOSTER_CFG_FRC_EN_SWR_CTL_OFFSET)

#define RTL8291_REG_ANA_CTL_BOOSTER_0_ADDR                                                                      (0x72F)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_EN_APD_RAMP_OFFSET                                                  (7)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_EN_APD_RAMP_MASK                                                    (0x1 << RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_EN_APD_RAMP_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_BOTR_RESTART_EN_OFFSET                                              (6)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_BOTR_RESTART_EN_MASK                                                (0x1 << RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_BOTR_RESTART_EN_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_APD_BOOT_UP_DELAY_OFFSET                                            (4)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_APD_BOOT_UP_DELAY_MASK                                              (0x3 << RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_APD_BOOT_UP_DELAY_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_TARGET_DAC_PERIOD_OFFSET                                            (2)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_TARGET_DAC_PERIOD_MASK                                              (0x3 << RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_TARGET_DAC_PERIOD_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_BOTR_RESTART_TIMER_OFFSET                                           (0)
  #define RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_BOTR_RESTART_TIMER_MASK                                             (0x3 << RTL8291_REG_ANA_CTL_BOOSTER_0_CFG_BOTR_RESTART_TIMER_OFFSET)

#define RTL8291_REG_ANA_CTL_BOOSTER_1_ADDR                                                                      (0x730)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOSTER_CTL_EXTRA_OFFSET                                            (3)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOSTER_CTL_EXTRA_MASK                                              (0x1F << RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOSTER_CTL_EXTRA_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOST_QUICK_TRIP_POL_OFFSET                                         (2)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOST_QUICK_TRIP_POL_MASK                                           (0x1 << RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOST_QUICK_TRIP_POL_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOST_DIS_OFFSET                                                    (1)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOST_DIS_MASK                                                      (0x1 << RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_BOOST_DIS_OFFSET)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_FAULT_CNT_DIS_BOOSTER_OFFSET                                        (0)
  #define RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_FAULT_CNT_DIS_BOOSTER_MASK                                          (0x1 << RTL8291_REG_ANA_CTL_BOOSTER_1_CFG_FAULT_CNT_DIS_BOOSTER_OFFSET)

#define RTL8291_CFG_EEP_FLASH_CTL1_ADDR                                                                         (0x731)
  #define RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_DUMMY_OFFSET                                                 (4)
  #define RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_DUMMY_MASK                                                   (0xF << RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_DUMMY_OFFSET)
  #define RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_SEL_OFFSET                                                   (2)
  #define RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_SEL_MASK                                                     (0x3 << RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_SEL_OFFSET)
  #define RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_CMD_OFFSET                                                   (1)
  #define RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_CMD_MASK                                                     (0x1 << RTL8291_CFG_EEP_FLASH_CTL1_CFG_EEP_FLASH_CMD_OFFSET)
  #define RTL8291_CFG_EEP_FLASH_CTL1_STS_EEP_FLASH_BUSY_OFFSET                                                  (0)
  #define RTL8291_CFG_EEP_FLASH_CTL1_STS_EEP_FLASH_BUSY_MASK                                                    (0x1 << RTL8291_CFG_EEP_FLASH_CTL1_STS_EEP_FLASH_BUSY_OFFSET)

#define RTL8291_CFG_EEP_FLASH_CTL2_ADDR                                                                         (0x732)
  #define RTL8291_CFG_EEP_FLASH_CTL2_CFG_EEP_FLASH_PAGE_OFFSET                                                  (0)
  #define RTL8291_CFG_EEP_FLASH_CTL2_CFG_EEP_FLASH_PAGE_MASK                                                    (0xFF << RTL8291_CFG_EEP_FLASH_CTL2_CFG_EEP_FLASH_PAGE_OFFSET)

#define RTL8291_CFG_TX_PD_CNT_1_ADDR                                                                            (0x733)
  #define RTL8291_CFG_TX_PD_CNT_1_CFG_TX_PD_CNTC_FULL_NUM_OFFSET                                                (4)
  #define RTL8291_CFG_TX_PD_CNT_1_CFG_TX_PD_CNTC_FULL_NUM_MASK                                                  (0xF << RTL8291_CFG_TX_PD_CNT_1_CFG_TX_PD_CNTC_FULL_NUM_OFFSET)
  #define RTL8291_CFG_TX_PD_CNT_1_CFG_TX_PD_CNTB_FULL_NUM_OFFSET                                                (0)
  #define RTL8291_CFG_TX_PD_CNT_1_CFG_TX_PD_CNTB_FULL_NUM_MASK                                                  (0xF << RTL8291_CFG_TX_PD_CNT_1_CFG_TX_PD_CNTB_FULL_NUM_OFFSET)

#define RTL8291_CFG_APC_PD_CNT_ADDR                                                                             (0x734)
  #define RTL8291_CFG_APC_PD_CNT_CFG_APC_PD_CNTB_FULL_NUM_OFFSET                                                (4)
  #define RTL8291_CFG_APC_PD_CNT_CFG_APC_PD_CNTB_FULL_NUM_MASK                                                  (0xF << RTL8291_CFG_APC_PD_CNT_CFG_APC_PD_CNTB_FULL_NUM_OFFSET)
  #define RTL8291_CFG_APC_PD_CNT_CFG_APC_PD_CNTA_FULL_NUM_OFFSET                                                (0)
  #define RTL8291_CFG_APC_PD_CNT_CFG_APC_PD_CNTA_FULL_NUM_MASK                                                  (0xF << RTL8291_CFG_APC_PD_CNT_CFG_APC_PD_CNTA_FULL_NUM_OFFSET)

#define RTL8291_MOD_DRV_LUT_CTL_ADDR                                                                            (0x735)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_MOD_DRV_LUT_CTL_DUMMY_OFFSET                                              (3)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_MOD_DRV_LUT_CTL_DUMMY_MASK                                                (0x1F << RTL8291_MOD_DRV_LUT_CTL_CFG_MOD_DRV_LUT_CTL_DUMMY_OFFSET)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_VHVL_LUT_EN_OFFSET                                                        (2)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_VHVL_LUT_EN_MASK                                                          (0x1 << RTL8291_MOD_DRV_LUT_CTL_CFG_VHVL_LUT_EN_OFFSET)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_EYEX_LUT_EN_OFFSET                                                        (1)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_EYEX_LUT_EN_MASK                                                          (0x1 << RTL8291_MOD_DRV_LUT_CTL_CFG_EYEX_LUT_EN_OFFSET)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_VBN_LUT_EN_OFFSET                                                         (0)
  #define RTL8291_MOD_DRV_LUT_CTL_CFG_VBN_LUT_EN_MASK                                                           (0x1 << RTL8291_MOD_DRV_LUT_CTL_CFG_VBN_LUT_EN_OFFSET)

#define RTL8291_CFG_ANA_UNIT_OFF_CTL_ADDR                                                                       (0x736)
  #define RTL8291_CFG_ANA_UNIT_OFF_CTL_CFG_ANA_UNIT_OFF_CTL_DUMMY_OFFSET                                        (1)
  #define RTL8291_CFG_ANA_UNIT_OFF_CTL_CFG_ANA_UNIT_OFF_CTL_DUMMY_MASK                                          (0x7F << RTL8291_CFG_ANA_UNIT_OFF_CTL_CFG_ANA_UNIT_OFF_CTL_DUMMY_OFFSET)
  #define RTL8291_CFG_ANA_UNIT_OFF_CTL_CFG_TEMP_OFF_SEL_OFFSET                                                  (0)
  #define RTL8291_CFG_ANA_UNIT_OFF_CTL_CFG_TEMP_OFF_SEL_MASK                                                    (0x1 << RTL8291_CFG_ANA_UNIT_OFF_CTL_CFG_TEMP_OFF_SEL_OFFSET)

#define RTL8291_CFG_DDMI_SEL_ADDR                                                                               (0x737)
  #define RTL8291_CFG_DDMI_SEL_CFG_DR_EXT_CONTROL11_OFFSET                                                      (2)
  #define RTL8291_CFG_DDMI_SEL_CFG_DR_EXT_CONTROL11_MASK                                                        (0x3F << RTL8291_CFG_DDMI_SEL_CFG_DR_EXT_CONTROL11_OFFSET)
  #define RTL8291_CFG_DDMI_SEL_CFG_DDMI_VCC_SEL_OFFSET                                                          (0)
  #define RTL8291_CFG_DDMI_SEL_CFG_DDMI_VCC_SEL_MASK                                                            (0x3 << RTL8291_CFG_DDMI_SEL_CFG_DDMI_VCC_SEL_OFFSET)

#define RTL8291_CFG_ANA_CFG_0_ADDR                                                                              (0x738)
  #define RTL8291_CFG_ANA_CFG_0_CFG_ANA_CFG_DUMMY_0_OFFSET                                                      (2)
  #define RTL8291_CFG_ANA_CFG_0_CFG_ANA_CFG_DUMMY_0_MASK                                                        (0x3F << RTL8291_CFG_ANA_CFG_0_CFG_ANA_CFG_DUMMY_0_OFFSET)
  #define RTL8291_CFG_ANA_CFG_0_CFG_DBUF_DLY_SEL_OFFSET                                                         (0)
  #define RTL8291_CFG_ANA_CFG_0_CFG_DBUF_DLY_SEL_MASK                                                           (0x3 << RTL8291_CFG_ANA_CFG_0_CFG_DBUF_DLY_SEL_OFFSET)

#define RTL8291_PRE_DDMI_VCC_H_ADDR                                                                             (0x739)
  #define RTL8291_PRE_DDMI_VCC_H_PRE_DDMI_VCC_H_OFFSET                                                          (0)
  #define RTL8291_PRE_DDMI_VCC_H_PRE_DDMI_VCC_H_MASK                                                            (0xFF << RTL8291_PRE_DDMI_VCC_H_PRE_DDMI_VCC_H_OFFSET)

#define RTL8291_PRE_DDMI_VCC_L_ADDR                                                                             (0x73A)
  #define RTL8291_PRE_DDMI_VCC_L_PRE_DDMI_VCC_L_OFFSET                                                          (0)
  #define RTL8291_PRE_DDMI_VCC_L_PRE_DDMI_VCC_L_MASK                                                            (0xFF << RTL8291_PRE_DDMI_VCC_L_PRE_DDMI_VCC_L_OFFSET)

#define RTL8291_PRE_DDMI_TXBIAS_H_ADDR                                                                          (0x73B)
  #define RTL8291_PRE_DDMI_TXBIAS_H_PRE_DDMI_TXBIAS_H_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_TXBIAS_H_PRE_DDMI_TXBIAS_H_MASK                                                      (0xFF << RTL8291_PRE_DDMI_TXBIAS_H_PRE_DDMI_TXBIAS_H_OFFSET)

#define RTL8291_PRE_DDMI_TXBIAS_L_ADDR                                                                          (0x73C)
  #define RTL8291_PRE_DDMI_TXBIAS_L_PRE_DDMI_TXBIAS_L_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_TXBIAS_L_PRE_DDMI_TXBIAS_L_MASK                                                      (0xFF << RTL8291_PRE_DDMI_TXBIAS_L_PRE_DDMI_TXBIAS_L_OFFSET)

#define RTL8291_PRE_DDMI_TXPOW_H_ADDR                                                                           (0x73D)
  #define RTL8291_PRE_DDMI_TXPOW_H_PRE_DDMI_TXPOW_H_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_TXPOW_H_PRE_DDMI_TXPOW_H_MASK                                                        (0xFF << RTL8291_PRE_DDMI_TXPOW_H_PRE_DDMI_TXPOW_H_OFFSET)

#define RTL8291_PRE_DDMI_TXPOW_L_ADDR                                                                           (0x73E)
  #define RTL8291_PRE_DDMI_TXPOW_L_PRE_DDMI_TXPOW_L_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_TXPOW_L_PRE_DDMI_TXPOW_L_MASK                                                        (0xFF << RTL8291_PRE_DDMI_TXPOW_L_PRE_DDMI_TXPOW_L_OFFSET)

#define RTL8291_PRE_DDMI_RXPOW_H_ADDR                                                                           (0x73F)
  #define RTL8291_PRE_DDMI_RXPOW_H_PRE_DDMI_RXPOW_H_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_RXPOW_H_PRE_DDMI_RXPOW_H_MASK                                                        (0xFF << RTL8291_PRE_DDMI_RXPOW_H_PRE_DDMI_RXPOW_H_OFFSET)

#define RTL8291_PRE_DDMI_RXPOW_L_ADDR                                                                           (0x740)
  #define RTL8291_PRE_DDMI_RXPOW_L_PRE_DDMI_RXPOW_L_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_RXPOW_L_PRE_DDMI_RXPOW_L_MASK                                                        (0xFF << RTL8291_PRE_DDMI_RXPOW_L_PRE_DDMI_RXPOW_L_OFFSET)

#define RTL8291_PRE_DDMI_TXMOD_H_ADDR                                                                           (0x741)
  #define RTL8291_PRE_DDMI_TXMOD_H_PRE_DDMI_TXMOD_H_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_TXMOD_H_PRE_DDMI_TXMOD_H_MASK                                                        (0xFF << RTL8291_PRE_DDMI_TXMOD_H_PRE_DDMI_TXMOD_H_OFFSET)

#define RTL8291_PRE_DDMI_TXMOD_L_ADDR                                                                           (0x742)
  #define RTL8291_PRE_DDMI_TXMOD_L_PRE_DDMI_TXMOD_L_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_TXMOD_L_PRE_DDMI_TXMOD_L_MASK                                                        (0xFF << RTL8291_PRE_DDMI_TXMOD_L_PRE_DDMI_TXMOD_L_OFFSET)

#define RTL8291_PRE_DDMI_EXTRA_H_ADDR                                                                           (0x743)
  #define RTL8291_PRE_DDMI_EXTRA_H_PRE_DDMI_EXTRA_H_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_EXTRA_H_PRE_DDMI_EXTRA_H_MASK                                                        (0xFF << RTL8291_PRE_DDMI_EXTRA_H_PRE_DDMI_EXTRA_H_OFFSET)

#define RTL8291_PRE_DDMI_EXTRA_L_ADDR                                                                           (0x744)
  #define RTL8291_PRE_DDMI_EXTRA_L_PRE_DDMI_EXTRA_L_OFFSET                                                      (0)
  #define RTL8291_PRE_DDMI_EXTRA_L_PRE_DDMI_EXTRA_L_MASK                                                        (0xFF << RTL8291_PRE_DDMI_EXTRA_L_PRE_DDMI_EXTRA_L_OFFSET)

#define RTL8291_PRE_DDMI_IMPD_H_ADDR                                                                            (0x745)
  #define RTL8291_PRE_DDMI_IMPD_H_PRE_DDMI_IMPD_H_OFFSET                                                        (0)
  #define RTL8291_PRE_DDMI_IMPD_H_PRE_DDMI_IMPD_H_MASK                                                          (0xFF << RTL8291_PRE_DDMI_IMPD_H_PRE_DDMI_IMPD_H_OFFSET)

#define RTL8291_PRE_DDMI_IMPD_M_ADDR                                                                            (0x746)
  #define RTL8291_PRE_DDMI_IMPD_M_PRE_DDMI_IMPD_M_OFFSET                                                        (0)
  #define RTL8291_PRE_DDMI_IMPD_M_PRE_DDMI_IMPD_M_MASK                                                          (0xFF << RTL8291_PRE_DDMI_IMPD_M_PRE_DDMI_IMPD_M_OFFSET)

#define RTL8291_PRE_DDMI_IMPD_L_ADDR                                                                            (0x747)
  #define RTL8291_PRE_DDMI_IMPD_L_PRE_DDMI_IMPD_L_OFFSET                                                        (0)
  #define RTL8291_PRE_DDMI_IMPD_L_PRE_DDMI_IMPD_L_MASK                                                          (0xFF << RTL8291_PRE_DDMI_IMPD_L_PRE_DDMI_IMPD_L_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_B5_ADDR                                                                          (0x748)
  #define RTL8291_PRE_DDMI_IRSSI_B5_PRE_DDMI_IRSSI_B5_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_B5_PRE_DDMI_IRSSI_B5_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_B5_PRE_DDMI_IRSSI_B5_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_B4_ADDR                                                                          (0x749)
  #define RTL8291_PRE_DDMI_IRSSI_B4_PRE_DDMI_IRSSI_B4_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_B4_PRE_DDMI_IRSSI_B4_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_B4_PRE_DDMI_IRSSI_B4_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_B3_ADDR                                                                          (0x74A)
  #define RTL8291_PRE_DDMI_IRSSI_B3_PRE_DDMI_IRSSI_B3_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_B3_PRE_DDMI_IRSSI_B3_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_B3_PRE_DDMI_IRSSI_B3_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_B2_ADDR                                                                          (0x74B)
  #define RTL8291_PRE_DDMI_IRSSI_B2_PRE_DDMI_IRSSI_B2_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_B2_PRE_DDMI_IRSSI_B2_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_B2_PRE_DDMI_IRSSI_B2_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_B1_ADDR                                                                          (0x74C)
  #define RTL8291_PRE_DDMI_IRSSI_B1_PRE_DDMI_IRSSI_B1_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_B1_PRE_DDMI_IRSSI_B1_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_B1_PRE_DDMI_IRSSI_B1_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_B0_ADDR                                                                          (0x74D)
  #define RTL8291_PRE_DDMI_IRSSI_B0_PRE_DDMI_IRSSI_B0_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_B0_PRE_DDMI_IRSSI_B0_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_B0_PRE_DDMI_IRSSI_B0_OFFSET)

#define RTL8291_PRE_DDMI_IRSSI_2P_ADDR                                                                          (0x74E)
  #define RTL8291_PRE_DDMI_IRSSI_2P_PRE_DDMI_IRSSI_2P_OFFSET                                                    (0)
  #define RTL8291_PRE_DDMI_IRSSI_2P_PRE_DDMI_IRSSI_2P_MASK                                                      (0xFF << RTL8291_PRE_DDMI_IRSSI_2P_PRE_DDMI_IRSSI_2P_OFFSET)

#define RTL8291_STS_BOOSTER_0_ADDR                                                                              (0x74F)
  #define RTL8291_STS_BOOSTER_0_BOOSTER_STATUS_OFFSET                                                           (4)
  #define RTL8291_STS_BOOSTER_0_BOOSTER_STATUS_MASK                                                             (0xF << RTL8291_STS_BOOSTER_0_BOOSTER_STATUS_OFFSET)
  #define RTL8291_STS_BOOSTER_0_OV_STATUS_OFFSET                                                                (3)
  #define RTL8291_STS_BOOSTER_0_OV_STATUS_MASK                                                                  (0x1 << RTL8291_STS_BOOSTER_0_OV_STATUS_OFFSET)
  #define RTL8291_STS_BOOSTER_0_OV_STATUS_LATCH_OFFSET                                                          (2)
  #define RTL8291_STS_BOOSTER_0_OV_STATUS_LATCH_MASK                                                            (0x1 << RTL8291_STS_BOOSTER_0_OV_STATUS_LATCH_OFFSET)
  #define RTL8291_STS_BOOSTER_0_OC_STATUS_OFFSET                                                                (1)
  #define RTL8291_STS_BOOSTER_0_OC_STATUS_MASK                                                                  (0x1 << RTL8291_STS_BOOSTER_0_OC_STATUS_OFFSET)
  #define RTL8291_STS_BOOSTER_0_OC_STATUS_LATCH_OFFSET                                                          (0)
  #define RTL8291_STS_BOOSTER_0_OC_STATUS_LATCH_MASK                                                            (0x1 << RTL8291_STS_BOOSTER_0_OC_STATUS_LATCH_OFFSET)

#define RTL8291_CFG_FRC_TXPSAV_ADDR                                                                             (0x750)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_TXPSAV_DUMMY_OFFSET                                                    (6)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_TXPSAV_DUMMY_MASK                                                      (0x3 << RTL8291_CFG_FRC_TXPSAV_CFG_FRC_TXPSAV_DUMMY_OFFSET)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG51_6_MD_OFFSET                                                   (5)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG51_6_MD_MASK                                                     (0x1 << RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG51_6_MD_OFFSET)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5C_4_MD_OFFSET                                                   (4)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5C_4_MD_MASK                                                     (0x1 << RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5C_4_MD_OFFSET)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5E_5_0_MD_OFFSET                                                 (2)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5E_5_0_MD_MASK                                                   (0x3 << RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5E_5_0_MD_OFFSET)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5F_7_2_MD_OFFSET                                                 (0)
  #define RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5F_7_2_MD_MASK                                                   (0x3 << RTL8291_CFG_FRC_TXPSAV_CFG_FRC_WB_REG5F_7_2_MD_OFFSET)

#define RTL8291_CFG_FRC_APCPSAV_ADDR                                                                            (0x751)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_FRC_APCPSAV_DUMMY_OFFSET                                                  (3)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_FRC_APCPSAV_DUMMY_MASK                                                    (0x1F << RTL8291_CFG_FRC_APCPSAV_CFG_FRC_APCPSAV_DUMMY_OFFSET)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_FOR_NOREL_WB_REG76_OFFSET                                                 (2)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_FOR_NOREL_WB_REG76_MASK                                                   (0x1 << RTL8291_CFG_FRC_APCPSAV_CFG_FOR_NOREL_WB_REG76_OFFSET)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_FOR_NOREL_WB_REG7E_7_OFFSET                                               (1)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_FOR_NOREL_WB_REG7E_7_MASK                                                 (0x1 << RTL8291_CFG_FRC_APCPSAV_CFG_FOR_NOREL_WB_REG7E_7_OFFSET)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_TXDIS_NO_PD_APC_OFFSET                                                    (0)
  #define RTL8291_CFG_FRC_APCPSAV_CFG_TXDIS_NO_PD_APC_MASK                                                      (0x1 << RTL8291_CFG_FRC_APCPSAV_CFG_TXDIS_NO_PD_APC_OFFSET)

#define RTL8291_CFG_NCTL_NOTE_ADDR                                                                              (0x752)
  #define RTL8291_CFG_NCTL_NOTE_CFG_NCTL_NOTE_OFFSET                                                            (0)
  #define RTL8291_CFG_NCTL_NOTE_CFG_NCTL_NOTE_MASK                                                              (0xFF << RTL8291_CFG_NCTL_NOTE_CFG_NCTL_NOTE_OFFSET)

#define RTL8291_CFG_DDMI_EXTRA_CTL_ADDR                                                                         (0x753)
  #define RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_EXTRA_CTL_DUMMY_OFFSET                                            (3)
  #define RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_EXTRA_CTL_DUMMY_MASK                                              (0x1F << RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_EXTRA_CTL_DUMMY_OFFSET)
  #define RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_BASE_SEL_OFFSET                                                   (2)
  #define RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_BASE_SEL_MASK                                                     (0x1 << RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_BASE_SEL_OFFSET)
  #define RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_PS_SEL_OFFSET                                                     (0)
  #define RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_PS_SEL_MASK                                                       (0x3 << RTL8291_CFG_DDMI_EXTRA_CTL_CFG_DDMI_PS_SEL_OFFSET)

#define RTL8291_CFG_NCTL_EXTRA_SEL_ADDR                                                                         (0x754)
  #define RTL8291_CFG_NCTL_EXTRA_SEL_CFG_NCTL_EXTRA_SEL_OFFSET                                                  (0)
  #define RTL8291_CFG_NCTL_EXTRA_SEL_CFG_NCTL_EXTRA_SEL_MASK                                                    (0xFF << RTL8291_CFG_NCTL_EXTRA_SEL_CFG_NCTL_EXTRA_SEL_OFFSET)

#define RTL8291_CFG_ANA_POR_EXTRA_CTL_ADDR                                                                      (0x755)
  #define RTL8291_CFG_ANA_POR_EXTRA_CTL_CFG_DR_EXT_CONTROL18_OFFSET                                             (1)
  #define RTL8291_CFG_ANA_POR_EXTRA_CTL_CFG_DR_EXT_CONTROL18_MASK                                               (0x7F << RTL8291_CFG_ANA_POR_EXTRA_CTL_CFG_DR_EXT_CONTROL18_OFFSET)
  #define RTL8291_CFG_ANA_POR_EXTRA_CTL_CFG_DIS_LUT_KEEP_MOD_OFFSET                                             (0)
  #define RTL8291_CFG_ANA_POR_EXTRA_CTL_CFG_DIS_LUT_KEEP_MOD_MASK                                               (0x1 << RTL8291_CFG_ANA_POR_EXTRA_CTL_CFG_DIS_LUT_KEEP_MOD_OFFSET)

#define RTL8291_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_ADDR                                                             (0x756)
  #define RTL8291_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_OFFSET                          (0)
  #define RTL8291_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_MASK                            (0xFF << RTL8291_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_CFG_DDMIBUF_TEMP_H_WITH_OFFSET_OFFSET)

#define RTL8291_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_ADDR                                                             (0x757)
  #define RTL8291_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_OFFSET                          (0)
  #define RTL8291_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_MASK                            (0xFF << RTL8291_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_CFG_DDMIBUF_TEMP_L_WITH_OFFSET_OFFSET)

#define RTL8291_REG_SW_FAULT_STATUS1_REC_ADDR                                                                   (0x758)
  #define RTL8291_REG_SW_FAULT_STATUS1_REC_REG_SW_FAULT_STATUS1_REC_OFFSET                                      (0)
  #define RTL8291_REG_SW_FAULT_STATUS1_REC_REG_SW_FAULT_STATUS1_REC_MASK                                        (0xFF << RTL8291_REG_SW_FAULT_STATUS1_REC_REG_SW_FAULT_STATUS1_REC_OFFSET)

#define RTL8291_REG_SW_FAULT_STATUS2_REC_ADDR                                                                   (0x759)
  #define RTL8291_REG_SW_FAULT_STATUS2_REC_REG_SW_FAULT_STATUS2_REC_OFFSET                                      (0)
  #define RTL8291_REG_SW_FAULT_STATUS2_REC_REG_SW_FAULT_STATUS2_REC_MASK                                        (0xFF << RTL8291_REG_SW_FAULT_STATUS2_REC_REG_SW_FAULT_STATUS2_REC_OFFSET)

#define RTL8291_CFG_TXM_HI_ALAR_TH_HB_ADDR                                                                      (0x75A)
  #define RTL8291_CFG_TXM_HI_ALAR_TH_HB_CFG_TXM_HI_ALAR_TH_HB_OFFSET                                            (0)
  #define RTL8291_CFG_TXM_HI_ALAR_TH_HB_CFG_TXM_HI_ALAR_TH_HB_MASK                                              (0xFF << RTL8291_CFG_TXM_HI_ALAR_TH_HB_CFG_TXM_HI_ALAR_TH_HB_OFFSET)

#define RTL8291_CFG_TXM_HI_ALAR_TH_LB_ADDR                                                                      (0x75B)
  #define RTL8291_CFG_TXM_HI_ALAR_TH_LB_CFG_TXM_HI_ALAR_TH_LB_OFFSET                                            (0)
  #define RTL8291_CFG_TXM_HI_ALAR_TH_LB_CFG_TXM_HI_ALAR_TH_LB_MASK                                              (0xFF << RTL8291_CFG_TXM_HI_ALAR_TH_LB_CFG_TXM_HI_ALAR_TH_LB_OFFSET)

#define RTL8291_REG_ROM_VERSION_ADDR                                                                            (0x75C)
  #define RTL8291_REG_ROM_VERSION_REG_ROM_VERSION_OFFSET                                                        (0)
  #define RTL8291_REG_ROM_VERSION_REG_ROM_VERSION_MASK                                                          (0xFF << RTL8291_REG_ROM_VERSION_REG_ROM_VERSION_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL26_ADDR                                                                       (0x75D)
  #define RTL8291_CFG_DR_EXT_CONTROL26_CFG_DR_EXT_CONTROL26_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL26_CFG_DR_EXT_CONTROL26_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL26_CFG_DR_EXT_CONTROL26_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL27_ADDR                                                                       (0x75E)
  #define RTL8291_CFG_DR_EXT_CONTROL27_CFG_DR_EXT_CONTROL27_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL27_CFG_DR_EXT_CONTROL27_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL27_CFG_DR_EXT_CONTROL27_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL28_ADDR                                                                       (0x75F)
  #define RTL8291_CFG_DR_EXT_CONTROL28_CFG_DR_EXT_CONTROL28_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL28_CFG_DR_EXT_CONTROL28_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL28_CFG_DR_EXT_CONTROL28_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL29_ADDR                                                                       (0x760)
  #define RTL8291_CFG_DR_EXT_CONTROL29_CFG_DR_EXT_CONTROL29_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL29_CFG_DR_EXT_CONTROL29_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL29_CFG_DR_EXT_CONTROL29_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL30_ADDR                                                                       (0x761)
  #define RTL8291_CFG_DR_EXT_CONTROL30_CFG_DR_EXT_CONTROL30_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL30_CFG_DR_EXT_CONTROL30_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL30_CFG_DR_EXT_CONTROL30_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL31_ADDR                                                                       (0x762)
  #define RTL8291_CFG_DR_EXT_CONTROL31_CFG_DR_EXT_CONTROL31_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL31_CFG_DR_EXT_CONTROL31_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL31_CFG_DR_EXT_CONTROL31_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL32_ADDR                                                                       (0x763)
  #define RTL8291_CFG_DR_EXT_CONTROL32_CFG_DR_EXT_CONTROL32_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL32_CFG_DR_EXT_CONTROL32_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL32_CFG_DR_EXT_CONTROL32_OFFSET)

#define RTL8291_NCTL_DDMI_L_ADDR                                                                                (0x764)
  #define RTL8291_NCTL_DDMI_L_NCTL_DDMI_L_OFFSET                                                                (0)
  #define RTL8291_NCTL_DDMI_L_NCTL_DDMI_L_MASK                                                                  (0xFF << RTL8291_NCTL_DDMI_L_NCTL_DDMI_L_OFFSET)

#define RTL8291_NCTL_IBUF_B2_ADDR                                                                               (0x765)
  #define RTL8291_NCTL_IBUF_B2_NCTL_IBUF_B2_OFFSET                                                              (0)
  #define RTL8291_NCTL_IBUF_B2_NCTL_IBUF_B2_MASK                                                                (0xFF << RTL8291_NCTL_IBUF_B2_NCTL_IBUF_B2_OFFSET)

#define RTL8291_NCTL_IBUF_B1_ADDR                                                                               (0x766)
  #define RTL8291_NCTL_IBUF_B1_NCTL_IBUF_B1_OFFSET                                                              (0)
  #define RTL8291_NCTL_IBUF_B1_NCTL_IBUF_B1_MASK                                                                (0xFF << RTL8291_NCTL_IBUF_B1_NCTL_IBUF_B1_OFFSET)

#define RTL8291_NCTL_IBUF_B0_ADDR                                                                               (0x767)
  #define RTL8291_NCTL_IBUF_B0_NCTL_IBUF_B0_OFFSET                                                              (0)
  #define RTL8291_NCTL_IBUF_B0_NCTL_IBUF_B0_MASK                                                                (0xFF << RTL8291_NCTL_IBUF_B0_NCTL_IBUF_B0_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL37_ADDR                                                                       (0x768)
  #define RTL8291_CFG_DR_EXT_CONTROL37_CFG_DR_EXT_CONTROL37_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL37_CFG_DR_EXT_CONTROL37_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL37_CFG_DR_EXT_CONTROL37_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL38_ADDR                                                                       (0x769)
  #define RTL8291_CFG_DR_EXT_CONTROL38_CFG_DR_EXT_CONTROL38_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL38_CFG_DR_EXT_CONTROL38_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL38_CFG_DR_EXT_CONTROL38_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL39_ADDR                                                                       (0x76A)
  #define RTL8291_CFG_DR_EXT_CONTROL39_CFG_DR_EXT_CONTROL39_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL39_CFG_DR_EXT_CONTROL39_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL39_CFG_DR_EXT_CONTROL39_OFFSET)

#define RTL8291_CFG_DR_EXT_CONTROL40_ADDR                                                                       (0x76B)
  #define RTL8291_CFG_DR_EXT_CONTROL40_CFG_DR_EXT_CONTROL40_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT_CONTROL40_CFG_DR_EXT_CONTROL40_MASK                                                (0xFF << RTL8291_CFG_DR_EXT_CONTROL40_CFG_DR_EXT_CONTROL40_OFFSET)

/*
 * Feature: DIG_EXT2
 */
#define RTL8291_NCTL_CONTROL_00_ADDR                                                                            (0x780)
  #define RTL8291_NCTL_CONTROL_00_CFG_NCTL_PC_SPECIFY_EN_OFFSET                                                 (3)
  #define RTL8291_NCTL_CONTROL_00_CFG_NCTL_PC_SPECIFY_EN_MASK                                                   (0x1 << RTL8291_NCTL_CONTROL_00_CFG_NCTL_PC_SPECIFY_EN_OFFSET)
  #define RTL8291_NCTL_CONTROL_00_CFG_NCTL_PATCH_MODE_EN_OFFSET                                                 (2)
  #define RTL8291_NCTL_CONTROL_00_CFG_NCTL_PATCH_MODE_EN_MASK                                                   (0x1 << RTL8291_NCTL_CONTROL_00_CFG_NCTL_PATCH_MODE_EN_OFFSET)
  #define RTL8291_NCTL_CONTROL_00_CFG_NCTL_CPU_EN_OFFSET                                                        (0)
  #define RTL8291_NCTL_CONTROL_00_CFG_NCTL_CPU_EN_MASK                                                          (0x3 << RTL8291_NCTL_CONTROL_00_CFG_NCTL_CPU_EN_OFFSET)

#define RTL8291_CFG_NCTL_PC_SPECIFY_L_ADDR                                                                      (0x781)
  #define RTL8291_CFG_NCTL_PC_SPECIFY_L_CFG_NCTL_PC_SPECIFY_L_OFFSET                                            (0)
  #define RTL8291_CFG_NCTL_PC_SPECIFY_L_CFG_NCTL_PC_SPECIFY_L_MASK                                              (0xFF << RTL8291_CFG_NCTL_PC_SPECIFY_L_CFG_NCTL_PC_SPECIFY_L_OFFSET)

#define RTL8291_CFG_NCTL_PC_SPECIFY_H_ADDR                                                                      (0x782)
  #define RTL8291_CFG_NCTL_PC_SPECIFY_H_CFG_NCTL_PC_SPECIFY_H_OFFSET                                            (0)
  #define RTL8291_CFG_NCTL_PC_SPECIFY_H_CFG_NCTL_PC_SPECIFY_H_MASK                                              (0xF << RTL8291_CFG_NCTL_PC_SPECIFY_H_CFG_NCTL_PC_SPECIFY_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P00_L_ADDR                                                                     (0x783)
  #define RTL8291_CFG_NCTL_BP_ADDR_P00_L_CFG_NCTL_BP_ADDR_P00_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P00_L_CFG_NCTL_BP_ADDR_P00_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P00_L_CFG_NCTL_BP_ADDR_P00_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P00_H_ADDR                                                                     (0x784)
  #define RTL8291_CFG_NCTL_BP_ADDR_P00_H_CFG_NCTL_BP_P00_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P00_H_CFG_NCTL_BP_P00_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P00_H_CFG_NCTL_BP_P00_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P00_H_CFG_NCTL_BP_ADDR_P00_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P00_H_CFG_NCTL_BP_ADDR_P00_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P00_H_CFG_NCTL_BP_ADDR_P00_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P00_L_ADDR                                                                     (0x785)
  #define RTL8291_CFG_NCTL_BP_TARG_P00_L_CFG_NCTL_BP_TARG_P00_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P00_L_CFG_NCTL_BP_TARG_P00_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P00_L_CFG_NCTL_BP_TARG_P00_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P00_H_ADDR                                                                     (0x786)
  #define RTL8291_CFG_NCTL_BP_TARG_P00_H_CFG_NCTL_BP_TARG_P00_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P00_H_CFG_NCTL_BP_TARG_P00_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P00_H_CFG_NCTL_BP_TARG_P00_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P01_L_ADDR                                                                     (0x787)
  #define RTL8291_CFG_NCTL_BP_ADDR_P01_L_CFG_NCTL_BP_ADDR_P01_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P01_L_CFG_NCTL_BP_ADDR_P01_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P01_L_CFG_NCTL_BP_ADDR_P01_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P01_H_ADDR                                                                     (0x788)
  #define RTL8291_CFG_NCTL_BP_ADDR_P01_H_CFG_NCTL_BP_P01_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P01_H_CFG_NCTL_BP_P01_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P01_H_CFG_NCTL_BP_P01_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P01_H_CFG_NCTL_BP_ADDR_P01_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P01_H_CFG_NCTL_BP_ADDR_P01_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P01_H_CFG_NCTL_BP_ADDR_P01_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P01_L_ADDR                                                                     (0x789)
  #define RTL8291_CFG_NCTL_BP_TARG_P01_L_CFG_NCTL_BP_TARG_P01_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P01_L_CFG_NCTL_BP_TARG_P01_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P01_L_CFG_NCTL_BP_TARG_P01_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P01_H_ADDR                                                                     (0x78A)
  #define RTL8291_CFG_NCTL_BP_TARG_P01_H_CFG_NCTL_BP_TARG_P01_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P01_H_CFG_NCTL_BP_TARG_P01_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P01_H_CFG_NCTL_BP_TARG_P01_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P02_L_ADDR                                                                     (0x78B)
  #define RTL8291_CFG_NCTL_BP_ADDR_P02_L_CFG_NCTL_BP_ADDR_P02_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P02_L_CFG_NCTL_BP_ADDR_P02_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P02_L_CFG_NCTL_BP_ADDR_P02_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P02_H_ADDR                                                                     (0x78C)
  #define RTL8291_CFG_NCTL_BP_ADDR_P02_H_CFG_NCTL_BP_P02_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P02_H_CFG_NCTL_BP_P02_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P02_H_CFG_NCTL_BP_P02_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P02_H_CFG_NCTL_BP_ADDR_P02_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P02_H_CFG_NCTL_BP_ADDR_P02_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P02_H_CFG_NCTL_BP_ADDR_P02_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P02_L_ADDR                                                                     (0x78D)
  #define RTL8291_CFG_NCTL_BP_TARG_P02_L_CFG_NCTL_BP_TARG_P02_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P02_L_CFG_NCTL_BP_TARG_P02_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P02_L_CFG_NCTL_BP_TARG_P02_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P02_H_ADDR                                                                     (0x78E)
  #define RTL8291_CFG_NCTL_BP_TARG_P02_H_CFG_NCTL_BP_TARG_P02_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P02_H_CFG_NCTL_BP_TARG_P02_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P02_H_CFG_NCTL_BP_TARG_P02_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P03_L_ADDR                                                                     (0x78F)
  #define RTL8291_CFG_NCTL_BP_ADDR_P03_L_CFG_NCTL_BP_ADDR_P03_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P03_L_CFG_NCTL_BP_ADDR_P03_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P03_L_CFG_NCTL_BP_ADDR_P03_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P03_H_ADDR                                                                     (0x790)
  #define RTL8291_CFG_NCTL_BP_ADDR_P03_H_CFG_NCTL_BP_P03_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P03_H_CFG_NCTL_BP_P03_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P03_H_CFG_NCTL_BP_P03_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P03_H_CFG_NCTL_BP_ADDR_P03_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P03_H_CFG_NCTL_BP_ADDR_P03_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P03_H_CFG_NCTL_BP_ADDR_P03_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P03_L_ADDR                                                                     (0x791)
  #define RTL8291_CFG_NCTL_BP_TARG_P03_L_CFG_NCTL_BP_TARG_P03_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P03_L_CFG_NCTL_BP_TARG_P03_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P03_L_CFG_NCTL_BP_TARG_P03_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P03_H_ADDR                                                                     (0x792)
  #define RTL8291_CFG_NCTL_BP_TARG_P03_H_CFG_NCTL_BP_TARG_P03_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P03_H_CFG_NCTL_BP_TARG_P03_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P03_H_CFG_NCTL_BP_TARG_P03_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P04_L_ADDR                                                                     (0x793)
  #define RTL8291_CFG_NCTL_BP_ADDR_P04_L_CFG_NCTL_BP_ADDR_P04_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P04_L_CFG_NCTL_BP_ADDR_P04_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P04_L_CFG_NCTL_BP_ADDR_P04_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P04_H_ADDR                                                                     (0x794)
  #define RTL8291_CFG_NCTL_BP_ADDR_P04_H_CFG_NCTL_BP_P04_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P04_H_CFG_NCTL_BP_P04_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P04_H_CFG_NCTL_BP_P04_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P04_H_CFG_NCTL_BP_ADDR_P04_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P04_H_CFG_NCTL_BP_ADDR_P04_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P04_H_CFG_NCTL_BP_ADDR_P04_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P04_L_ADDR                                                                     (0x795)
  #define RTL8291_CFG_NCTL_BP_TARG_P04_L_CFG_NCTL_BP_TARG_P04_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P04_L_CFG_NCTL_BP_TARG_P04_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P04_L_CFG_NCTL_BP_TARG_P04_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P04_H_ADDR                                                                     (0x796)
  #define RTL8291_CFG_NCTL_BP_TARG_P04_H_CFG_NCTL_BP_TARG_P04_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P04_H_CFG_NCTL_BP_TARG_P04_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P04_H_CFG_NCTL_BP_TARG_P04_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P05_L_ADDR                                                                     (0x797)
  #define RTL8291_CFG_NCTL_BP_ADDR_P05_L_CFG_NCTL_BP_ADDR_P05_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P05_L_CFG_NCTL_BP_ADDR_P05_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P05_L_CFG_NCTL_BP_ADDR_P05_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P05_H_ADDR                                                                     (0x798)
  #define RTL8291_CFG_NCTL_BP_ADDR_P05_H_CFG_NCTL_BP_P05_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P05_H_CFG_NCTL_BP_P05_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P05_H_CFG_NCTL_BP_P05_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P05_H_CFG_NCTL_BP_ADDR_P05_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P05_H_CFG_NCTL_BP_ADDR_P05_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P05_H_CFG_NCTL_BP_ADDR_P05_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P05_L_ADDR                                                                     (0x799)
  #define RTL8291_CFG_NCTL_BP_TARG_P05_L_CFG_NCTL_BP_TARG_P05_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P05_L_CFG_NCTL_BP_TARG_P05_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P05_L_CFG_NCTL_BP_TARG_P05_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P05_H_ADDR                                                                     (0x79A)
  #define RTL8291_CFG_NCTL_BP_TARG_P05_H_CFG_NCTL_BP_TARG_P05_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P05_H_CFG_NCTL_BP_TARG_P05_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P05_H_CFG_NCTL_BP_TARG_P05_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P06_L_ADDR                                                                     (0x79B)
  #define RTL8291_CFG_NCTL_BP_ADDR_P06_L_CFG_NCTL_BP_ADDR_P06_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P06_L_CFG_NCTL_BP_ADDR_P06_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P06_L_CFG_NCTL_BP_ADDR_P06_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P06_H_ADDR                                                                     (0x79C)
  #define RTL8291_CFG_NCTL_BP_ADDR_P06_H_CFG_NCTL_BP_P06_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P06_H_CFG_NCTL_BP_P06_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P06_H_CFG_NCTL_BP_P06_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P06_H_CFG_NCTL_BP_ADDR_P06_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P06_H_CFG_NCTL_BP_ADDR_P06_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P06_H_CFG_NCTL_BP_ADDR_P06_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P06_L_ADDR                                                                     (0x79D)
  #define RTL8291_CFG_NCTL_BP_TARG_P06_L_CFG_NCTL_BP_TARG_P06_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P06_L_CFG_NCTL_BP_TARG_P06_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P06_L_CFG_NCTL_BP_TARG_P06_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P06_H_ADDR                                                                     (0x79E)
  #define RTL8291_CFG_NCTL_BP_TARG_P06_H_CFG_NCTL_BP_TARG_P06_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P06_H_CFG_NCTL_BP_TARG_P06_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P06_H_CFG_NCTL_BP_TARG_P06_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P07_L_ADDR                                                                     (0x79F)
  #define RTL8291_CFG_NCTL_BP_ADDR_P07_L_CFG_NCTL_BP_ADDR_P07_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P07_L_CFG_NCTL_BP_ADDR_P07_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P07_L_CFG_NCTL_BP_ADDR_P07_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P07_H_ADDR                                                                     (0x7A0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P07_H_CFG_NCTL_BP_P07_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P07_H_CFG_NCTL_BP_P07_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P07_H_CFG_NCTL_BP_P07_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P07_H_CFG_NCTL_BP_ADDR_P07_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P07_H_CFG_NCTL_BP_ADDR_P07_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P07_H_CFG_NCTL_BP_ADDR_P07_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P07_L_ADDR                                                                     (0x7A1)
  #define RTL8291_CFG_NCTL_BP_TARG_P07_L_CFG_NCTL_BP_TARG_P07_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P07_L_CFG_NCTL_BP_TARG_P07_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P07_L_CFG_NCTL_BP_TARG_P07_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P07_H_ADDR                                                                     (0x7A2)
  #define RTL8291_CFG_NCTL_BP_TARG_P07_H_CFG_NCTL_BP_TARG_P07_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P07_H_CFG_NCTL_BP_TARG_P07_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P07_H_CFG_NCTL_BP_TARG_P07_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P08_L_ADDR                                                                     (0x7A3)
  #define RTL8291_CFG_NCTL_BP_ADDR_P08_L_CFG_NCTL_BP_ADDR_P08_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P08_L_CFG_NCTL_BP_ADDR_P08_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P08_L_CFG_NCTL_BP_ADDR_P08_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P08_H_ADDR                                                                     (0x7A4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P08_H_CFG_NCTL_BP_P08_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P08_H_CFG_NCTL_BP_P08_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P08_H_CFG_NCTL_BP_P08_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P08_H_CFG_NCTL_BP_ADDR_P08_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P08_H_CFG_NCTL_BP_ADDR_P08_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P08_H_CFG_NCTL_BP_ADDR_P08_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P08_L_ADDR                                                                     (0x7A5)
  #define RTL8291_CFG_NCTL_BP_TARG_P08_L_CFG_NCTL_BP_TARG_P08_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P08_L_CFG_NCTL_BP_TARG_P08_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P08_L_CFG_NCTL_BP_TARG_P08_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P08_H_ADDR                                                                     (0x7A6)
  #define RTL8291_CFG_NCTL_BP_TARG_P08_H_CFG_NCTL_BP_TARG_P08_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P08_H_CFG_NCTL_BP_TARG_P08_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P08_H_CFG_NCTL_BP_TARG_P08_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P09_L_ADDR                                                                     (0x7A7)
  #define RTL8291_CFG_NCTL_BP_ADDR_P09_L_CFG_NCTL_BP_ADDR_P09_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P09_L_CFG_NCTL_BP_ADDR_P09_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P09_L_CFG_NCTL_BP_ADDR_P09_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P09_H_ADDR                                                                     (0x7A8)
  #define RTL8291_CFG_NCTL_BP_ADDR_P09_H_CFG_NCTL_BP_P09_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P09_H_CFG_NCTL_BP_P09_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P09_H_CFG_NCTL_BP_P09_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P09_H_CFG_NCTL_BP_ADDR_P09_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P09_H_CFG_NCTL_BP_ADDR_P09_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P09_H_CFG_NCTL_BP_ADDR_P09_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P09_L_ADDR                                                                     (0x7A9)
  #define RTL8291_CFG_NCTL_BP_TARG_P09_L_CFG_NCTL_BP_TARG_P09_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P09_L_CFG_NCTL_BP_TARG_P09_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P09_L_CFG_NCTL_BP_TARG_P09_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P09_H_ADDR                                                                     (0x7AA)
  #define RTL8291_CFG_NCTL_BP_TARG_P09_H_CFG_NCTL_BP_TARG_P09_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P09_H_CFG_NCTL_BP_TARG_P09_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P09_H_CFG_NCTL_BP_TARG_P09_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P10_L_ADDR                                                                     (0x7AB)
  #define RTL8291_CFG_NCTL_BP_ADDR_P10_L_CFG_NCTL_BP_ADDR_P10_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P10_L_CFG_NCTL_BP_ADDR_P10_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P10_L_CFG_NCTL_BP_ADDR_P10_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P10_H_ADDR                                                                     (0x7AC)
  #define RTL8291_CFG_NCTL_BP_ADDR_P10_H_CFG_NCTL_BP_P10_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P10_H_CFG_NCTL_BP_P10_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P10_H_CFG_NCTL_BP_P10_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P10_H_CFG_NCTL_BP_ADDR_P10_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P10_H_CFG_NCTL_BP_ADDR_P10_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P10_H_CFG_NCTL_BP_ADDR_P10_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P10_L_ADDR                                                                     (0x7AD)
  #define RTL8291_CFG_NCTL_BP_TARG_P10_L_CFG_NCTL_BP_TARG_P10_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P10_L_CFG_NCTL_BP_TARG_P10_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P10_L_CFG_NCTL_BP_TARG_P10_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P10_H_ADDR                                                                     (0x7AE)
  #define RTL8291_CFG_NCTL_BP_TARG_P10_H_CFG_NCTL_BP_TARG_P10_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P10_H_CFG_NCTL_BP_TARG_P10_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P10_H_CFG_NCTL_BP_TARG_P10_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P11_L_ADDR                                                                     (0x7AF)
  #define RTL8291_CFG_NCTL_BP_ADDR_P11_L_CFG_NCTL_BP_ADDR_P11_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P11_L_CFG_NCTL_BP_ADDR_P11_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P11_L_CFG_NCTL_BP_ADDR_P11_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P11_H_ADDR                                                                     (0x7B0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P11_H_CFG_NCTL_BP_P11_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P11_H_CFG_NCTL_BP_P11_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P11_H_CFG_NCTL_BP_P11_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P11_H_CFG_NCTL_BP_ADDR_P11_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P11_H_CFG_NCTL_BP_ADDR_P11_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P11_H_CFG_NCTL_BP_ADDR_P11_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P11_L_ADDR                                                                     (0x7B1)
  #define RTL8291_CFG_NCTL_BP_TARG_P11_L_CFG_NCTL_BP_TARG_P11_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P11_L_CFG_NCTL_BP_TARG_P11_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P11_L_CFG_NCTL_BP_TARG_P11_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P11_H_ADDR                                                                     (0x7B2)
  #define RTL8291_CFG_NCTL_BP_TARG_P11_H_CFG_NCTL_BP_TARG_P11_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P11_H_CFG_NCTL_BP_TARG_P11_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P11_H_CFG_NCTL_BP_TARG_P11_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P12_L_ADDR                                                                     (0x7B3)
  #define RTL8291_CFG_NCTL_BP_ADDR_P12_L_CFG_NCTL_BP_ADDR_P12_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P12_L_CFG_NCTL_BP_ADDR_P12_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P12_L_CFG_NCTL_BP_ADDR_P12_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P12_H_ADDR                                                                     (0x7B4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P12_H_CFG_NCTL_BP_P12_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P12_H_CFG_NCTL_BP_P12_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P12_H_CFG_NCTL_BP_P12_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P12_H_CFG_NCTL_BP_ADDR_P12_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P12_H_CFG_NCTL_BP_ADDR_P12_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P12_H_CFG_NCTL_BP_ADDR_P12_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P12_L_ADDR                                                                     (0x7B5)
  #define RTL8291_CFG_NCTL_BP_TARG_P12_L_CFG_NCTL_BP_TARG_P12_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P12_L_CFG_NCTL_BP_TARG_P12_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P12_L_CFG_NCTL_BP_TARG_P12_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P12_H_ADDR                                                                     (0x7B6)
  #define RTL8291_CFG_NCTL_BP_TARG_P12_H_CFG_NCTL_BP_TARG_P12_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P12_H_CFG_NCTL_BP_TARG_P12_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P12_H_CFG_NCTL_BP_TARG_P12_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P13_L_ADDR                                                                     (0x7B7)
  #define RTL8291_CFG_NCTL_BP_ADDR_P13_L_CFG_NCTL_BP_ADDR_P13_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P13_L_CFG_NCTL_BP_ADDR_P13_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P13_L_CFG_NCTL_BP_ADDR_P13_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P13_H_ADDR                                                                     (0x7B8)
  #define RTL8291_CFG_NCTL_BP_ADDR_P13_H_CFG_NCTL_BP_P13_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P13_H_CFG_NCTL_BP_P13_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P13_H_CFG_NCTL_BP_P13_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P13_H_CFG_NCTL_BP_ADDR_P13_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P13_H_CFG_NCTL_BP_ADDR_P13_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P13_H_CFG_NCTL_BP_ADDR_P13_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P13_L_ADDR                                                                     (0x7B9)
  #define RTL8291_CFG_NCTL_BP_TARG_P13_L_CFG_NCTL_BP_TARG_P13_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P13_L_CFG_NCTL_BP_TARG_P13_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P13_L_CFG_NCTL_BP_TARG_P13_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P13_H_ADDR                                                                     (0x7BA)
  #define RTL8291_CFG_NCTL_BP_TARG_P13_H_CFG_NCTL_BP_TARG_P13_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P13_H_CFG_NCTL_BP_TARG_P13_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P13_H_CFG_NCTL_BP_TARG_P13_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P14_L_ADDR                                                                     (0x7BB)
  #define RTL8291_CFG_NCTL_BP_ADDR_P14_L_CFG_NCTL_BP_ADDR_P14_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P14_L_CFG_NCTL_BP_ADDR_P14_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P14_L_CFG_NCTL_BP_ADDR_P14_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P14_H_ADDR                                                                     (0x7BC)
  #define RTL8291_CFG_NCTL_BP_ADDR_P14_H_CFG_NCTL_BP_P14_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P14_H_CFG_NCTL_BP_P14_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P14_H_CFG_NCTL_BP_P14_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P14_H_CFG_NCTL_BP_ADDR_P14_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P14_H_CFG_NCTL_BP_ADDR_P14_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P14_H_CFG_NCTL_BP_ADDR_P14_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P14_L_ADDR                                                                     (0x7BD)
  #define RTL8291_CFG_NCTL_BP_TARG_P14_L_CFG_NCTL_BP_TARG_P14_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P14_L_CFG_NCTL_BP_TARG_P14_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P14_L_CFG_NCTL_BP_TARG_P14_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P14_H_ADDR                                                                     (0x7BE)
  #define RTL8291_CFG_NCTL_BP_TARG_P14_H_CFG_NCTL_BP_TARG_P14_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P14_H_CFG_NCTL_BP_TARG_P14_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P14_H_CFG_NCTL_BP_TARG_P14_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P15_L_ADDR                                                                     (0x7BF)
  #define RTL8291_CFG_NCTL_BP_ADDR_P15_L_CFG_NCTL_BP_ADDR_P15_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P15_L_CFG_NCTL_BP_ADDR_P15_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_ADDR_P15_L_CFG_NCTL_BP_ADDR_P15_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_ADDR_P15_H_ADDR                                                                     (0x7C0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P15_H_CFG_NCTL_BP_P15_EN_OFFSET                                              (4)
  #define RTL8291_CFG_NCTL_BP_ADDR_P15_H_CFG_NCTL_BP_P15_EN_MASK                                                (0x1 << RTL8291_CFG_NCTL_BP_ADDR_P15_H_CFG_NCTL_BP_P15_EN_OFFSET)
  #define RTL8291_CFG_NCTL_BP_ADDR_P15_H_CFG_NCTL_BP_ADDR_P15_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_ADDR_P15_H_CFG_NCTL_BP_ADDR_P15_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_ADDR_P15_H_CFG_NCTL_BP_ADDR_P15_H_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P15_L_ADDR                                                                     (0x7C1)
  #define RTL8291_CFG_NCTL_BP_TARG_P15_L_CFG_NCTL_BP_TARG_P15_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P15_L_CFG_NCTL_BP_TARG_P15_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_BP_TARG_P15_L_CFG_NCTL_BP_TARG_P15_L_OFFSET)

#define RTL8291_CFG_NCTL_BP_TARG_P15_H_ADDR                                                                     (0x7C2)
  #define RTL8291_CFG_NCTL_BP_TARG_P15_H_CFG_NCTL_BP_TARG_P15_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_BP_TARG_P15_H_CFG_NCTL_BP_TARG_P15_H_MASK                                            (0xF << RTL8291_CFG_NCTL_BP_TARG_P15_H_CFG_NCTL_BP_TARG_P15_H_OFFSET)

#define RTL8291_CFG_NCTL_SRCA_VAL_I0_L_ADDR                                                                     (0x7C3)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I0_L_CFG_NCTL_SRCA_VAL_I0_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I0_L_CFG_NCTL_SRCA_VAL_I0_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCA_VAL_I0_L_CFG_NCTL_SRCA_VAL_I0_L_OFFSET)

#define RTL8291_CFG_NCTL_SRCA_VAL_I0_H_ADDR                                                                     (0x7C4)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I0_H_CFG_NCTL_SRCA_VAL_I0_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I0_H_CFG_NCTL_SRCA_VAL_I0_H_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCA_VAL_I0_H_CFG_NCTL_SRCA_VAL_I0_H_OFFSET)

#define RTL8291_CFG_NCTL_SRCA_VAL_I1_L_ADDR                                                                     (0x7C5)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I1_L_CFG_NCTL_SRCA_VAL_I1_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I1_L_CFG_NCTL_SRCA_VAL_I1_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCA_VAL_I1_L_CFG_NCTL_SRCA_VAL_I1_L_OFFSET)

#define RTL8291_CFG_NCTL_SRCA_VAL_I1_H_ADDR                                                                     (0x7C6)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I1_H_CFG_NCTL_SRCA_VAL_I1_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I1_H_CFG_NCTL_SRCA_VAL_I1_H_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCA_VAL_I1_H_CFG_NCTL_SRCA_VAL_I1_H_OFFSET)

#define RTL8291_CFG_NCTL_SRCA_VAL_I2_L_ADDR                                                                     (0x7C7)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I2_L_CFG_NCTL_SRCA_VAL_I2_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I2_L_CFG_NCTL_SRCA_VAL_I2_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCA_VAL_I2_L_CFG_NCTL_SRCA_VAL_I2_L_OFFSET)

#define RTL8291_CFG_NCTL_SRCA_VAL_I2_H_ADDR                                                                     (0x7C8)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I2_H_CFG_NCTL_SRCA_VAL_I2_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCA_VAL_I2_H_CFG_NCTL_SRCA_VAL_I2_H_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCA_VAL_I2_H_CFG_NCTL_SRCA_VAL_I2_H_OFFSET)

#define RTL8291_CFG_NCTL_SRCB_VAL_I0_L_ADDR                                                                     (0x7C9)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I0_L_CFG_NCTL_SRCB_VAL_I0_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I0_L_CFG_NCTL_SRCB_VAL_I0_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCB_VAL_I0_L_CFG_NCTL_SRCB_VAL_I0_L_OFFSET)

#define RTL8291_CFG_NCTL_SRCB_VAL_I0_H_ADDR                                                                     (0x7CA)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I0_H_CFG_NCTL_SRCB_VAL_I0_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I0_H_CFG_NCTL_SRCB_VAL_I0_H_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCB_VAL_I0_H_CFG_NCTL_SRCB_VAL_I0_H_OFFSET)

#define RTL8291_CFG_NCTL_SRCB_VAL_I1_L_ADDR                                                                     (0x7CB)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I1_L_CFG_NCTL_SRCB_VAL_I1_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I1_L_CFG_NCTL_SRCB_VAL_I1_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCB_VAL_I1_L_CFG_NCTL_SRCB_VAL_I1_L_OFFSET)

#define RTL8291_CFG_NCTL_SRCB_VAL_I1_H_ADDR                                                                     (0x7CC)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I1_H_CFG_NCTL_SRCB_VAL_I1_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I1_H_CFG_NCTL_SRCB_VAL_I1_H_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCB_VAL_I1_H_CFG_NCTL_SRCB_VAL_I1_H_OFFSET)

#define RTL8291_CFG_NCTL_SRCB_VAL_I2_L_ADDR                                                                     (0x7CD)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I2_L_CFG_NCTL_SRCB_VAL_I2_L_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I2_L_CFG_NCTL_SRCB_VAL_I2_L_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCB_VAL_I2_L_CFG_NCTL_SRCB_VAL_I2_L_OFFSET)

#define RTL8291_CFG_NCTL_SRCB_VAL_I2_H_ADDR                                                                     (0x7CE)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I2_H_CFG_NCTL_SRCB_VAL_I2_H_OFFSET                                          (0)
  #define RTL8291_CFG_NCTL_SRCB_VAL_I2_H_CFG_NCTL_SRCB_VAL_I2_H_MASK                                            (0xFF << RTL8291_CFG_NCTL_SRCB_VAL_I2_H_CFG_NCTL_SRCB_VAL_I2_H_OFFSET)

#define RTL8291_CFG_NCTL_CI_SEL_ADDR                                                                            (0x7CF)
  #define RTL8291_CFG_NCTL_CI_SEL_CFG_NCTL_CI_SEL_OFFSET                                                        (0)
  #define RTL8291_CFG_NCTL_CI_SEL_CFG_NCTL_CI_SEL_MASK                                                          (0xFF << RTL8291_CFG_NCTL_CI_SEL_CFG_NCTL_CI_SEL_OFFSET)

#define RTL8291_CFG_NCTL_CO_SEL_ADDR                                                                            (0x7D0)
  #define RTL8291_CFG_NCTL_CO_SEL_CFG_NCTL_CO_SEL_OFFSET                                                        (0)
  #define RTL8291_CFG_NCTL_CO_SEL_CFG_NCTL_CO_SEL_MASK                                                          (0xFF << RTL8291_CFG_NCTL_CO_SEL_CFG_NCTL_CO_SEL_OFFSET)

#define RTL8291_CFG_NCTL_CO_MON_L_ADDR                                                                          (0x7D1)
  #define RTL8291_CFG_NCTL_CO_MON_L_CFG_NCTL_CO_MON_L_OFFSET                                                    (0)
  #define RTL8291_CFG_NCTL_CO_MON_L_CFG_NCTL_CO_MON_L_MASK                                                      (0xFF << RTL8291_CFG_NCTL_CO_MON_L_CFG_NCTL_CO_MON_L_OFFSET)

#define RTL8291_CFG_NCTL_CO_MON_H_ADDR                                                                          (0x7D2)
  #define RTL8291_CFG_NCTL_CO_MON_H_CFG_NCTL_CO_MON_H_OFFSET                                                    (0)
  #define RTL8291_CFG_NCTL_CO_MON_H_CFG_NCTL_CO_MON_H_MASK                                                      (0xFF << RTL8291_CFG_NCTL_CO_MON_H_CFG_NCTL_CO_MON_H_OFFSET)

#define RTL8291_CFG_NCTL_CI_LSB_MON_L_ADDR                                                                      (0x7D3)
  #define RTL8291_CFG_NCTL_CI_LSB_MON_L_CFG_NCTL_CI_LSB_MON_L_OFFSET                                            (0)
  #define RTL8291_CFG_NCTL_CI_LSB_MON_L_CFG_NCTL_CI_LSB_MON_L_MASK                                              (0xFF << RTL8291_CFG_NCTL_CI_LSB_MON_L_CFG_NCTL_CI_LSB_MON_L_OFFSET)

#define RTL8291_CFG_NCTL_CI_LSB_MON_H_ADDR                                                                      (0x7D4)
  #define RTL8291_CFG_NCTL_CI_LSB_MON_H_CFG_NCTL_CI_LSB_MON_H_OFFSET                                            (0)
  #define RTL8291_CFG_NCTL_CI_LSB_MON_H_CFG_NCTL_CI_LSB_MON_H_MASK                                              (0xFF << RTL8291_CFG_NCTL_CI_LSB_MON_H_CFG_NCTL_CI_LSB_MON_H_OFFSET)

#define RTL8291_CFG_NCTL_CI_MSB_MON_L_ADDR                                                                      (0x7D5)
  #define RTL8291_CFG_NCTL_CI_MSB_MON_L_CFG_NCTL_CI_MSB_MON_L_OFFSET                                            (0)
  #define RTL8291_CFG_NCTL_CI_MSB_MON_L_CFG_NCTL_CI_MSB_MON_L_MASK                                              (0xFF << RTL8291_CFG_NCTL_CI_MSB_MON_L_CFG_NCTL_CI_MSB_MON_L_OFFSET)

#define RTL8291_CFG_NCTL_CI_MSB_MON_H_ADDR                                                                      (0x7D6)
  #define RTL8291_CFG_NCTL_CI_MSB_MON_H_CFG_NCTL_CI_MSB_MON_H_OFFSET                                            (0)
  #define RTL8291_CFG_NCTL_CI_MSB_MON_H_CFG_NCTL_CI_MSB_MON_H_MASK                                              (0xFF << RTL8291_CFG_NCTL_CI_MSB_MON_H_CFG_NCTL_CI_MSB_MON_H_OFFSET)

#define RTL8291_NCTL_RAM_ACCESS_00_ADDR                                                                         (0x7D7)
  #define RTL8291_NCTL_RAM_ACCESS_00_CFG_NCTL_ADR_L_OFFSET                                                      (0)
  #define RTL8291_NCTL_RAM_ACCESS_00_CFG_NCTL_ADR_L_MASK                                                        (0xFF << RTL8291_NCTL_RAM_ACCESS_00_CFG_NCTL_ADR_L_OFFSET)

#define RTL8291_NCTL_RAM_ACCESS_01_ADDR                                                                         (0x7D8)
  #define RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_CMD_OFFSET                                                        (5)
  #define RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_CMD_MASK                                                          (0x1 << RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_CMD_OFFSET)
  #define RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_WR_OFFSET                                                         (4)
  #define RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_WR_MASK                                                           (0x1 << RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_WR_OFFSET)
  #define RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_ADR_H_OFFSET                                                      (0)
  #define RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_ADR_H_MASK                                                        (0xF << RTL8291_NCTL_RAM_ACCESS_01_CFG_NCTL_ADR_H_OFFSET)

#define RTL8291_CFG_NCTL_RAM_WDT_L_ADDR                                                                         (0x7D9)
  #define RTL8291_CFG_NCTL_RAM_WDT_L_CFG_NCTL_RAM_WDT_L_OFFSET                                                  (0)
  #define RTL8291_CFG_NCTL_RAM_WDT_L_CFG_NCTL_RAM_WDT_L_MASK                                                    (0xFF << RTL8291_CFG_NCTL_RAM_WDT_L_CFG_NCTL_RAM_WDT_L_OFFSET)

#define RTL8291_CFG_NCTL_RAM_WDT_H_ADDR                                                                         (0x7DA)
  #define RTL8291_CFG_NCTL_RAM_WDT_H_CFG_NCTL_RAM_WDT_H_OFFSET                                                  (0)
  #define RTL8291_CFG_NCTL_RAM_WDT_H_CFG_NCTL_RAM_WDT_H_MASK                                                    (0xFF << RTL8291_CFG_NCTL_RAM_WDT_H_CFG_NCTL_RAM_WDT_H_OFFSET)

#define RTL8291_CFG_NCTL_RAM_RDT_L_ADDR                                                                         (0x7DB)
  #define RTL8291_CFG_NCTL_RAM_RDT_L_CFG_NCTL_RAM_RDT_L_OFFSET                                                  (0)
  #define RTL8291_CFG_NCTL_RAM_RDT_L_CFG_NCTL_RAM_RDT_L_MASK                                                    (0xFF << RTL8291_CFG_NCTL_RAM_RDT_L_CFG_NCTL_RAM_RDT_L_OFFSET)

#define RTL8291_CFG_NCTL_RAM_RDT_H_ADDR                                                                         (0x7DC)
  #define RTL8291_CFG_NCTL_RAM_RDT_H_CFG_NCTL_RAM_RDT_H_OFFSET                                                  (0)
  #define RTL8291_CFG_NCTL_RAM_RDT_H_CFG_NCTL_RAM_RDT_H_MASK                                                    (0xFF << RTL8291_CFG_NCTL_RAM_RDT_H_CFG_NCTL_RAM_RDT_H_OFFSET)

#define RTL8291_CFG_NCTL_RAM_CTL_0_ADDR                                                                         (0x7DD)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_RAMCTL_EXTRA0_OFFSET                                                   (6)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_RAMCTL_EXTRA0_MASK                                                     (0x3 << RTL8291_CFG_NCTL_RAM_CTL_0_CFG_RAMCTL_EXTRA0_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_TESTRWM_OFFSET                                                (5)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_TESTRWM_MASK                                                  (0x1 << RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_TESTRWM_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_LS_OFFSET                                                     (4)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_LS_MASK                                                       (0x1 << RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_LS_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_RME_OFFSET                                                    (3)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_RME_MASK                                                      (0x1 << RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_RME_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_TEST1_OFFSET                                                  (2)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_TEST1_MASK                                                    (0x1 << RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_TEST1_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_RM_OFFSET                                                     (0)
  #define RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_RM_MASK                                                       (0x3 << RTL8291_CFG_NCTL_RAM_CTL_0_CFG_NCTL_RAM_RM_OFFSET)

#define RTL8291_CFG_NCTL_RAM_CTL_1_ADDR                                                                         (0x7DE)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_RAMCTL_EXTRA1_OFFSET                                                   (5)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_RAMCTL_EXTRA1_MASK                                                     (0x7 << RTL8291_CFG_NCTL_RAM_CTL_1_CFG_RAMCTL_EXTRA1_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_LS_OFFSET                                                     (4)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_LS_MASK                                                       (0x1 << RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_LS_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_RME_OFFSET                                                    (3)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_RME_MASK                                                      (0x1 << RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_RME_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_TEST1_OFFSET                                                  (2)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_TEST1_MASK                                                    (0x1 << RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_TEST1_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_RM_OFFSET                                                     (0)
  #define RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_RM_MASK                                                       (0x3 << RTL8291_CFG_NCTL_RAM_CTL_1_CFG_NCTL_ROM_RM_OFFSET)

#define RTL8291_CFG_NCTL_RAM_CTL_2_ADDR                                                                         (0x7DF)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_RAMCTL_EXTRA2_OFFSET                                                   (5)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_RAMCTL_EXTRA2_MASK                                                     (0x7 << RTL8291_CFG_NCTL_RAM_CTL_2_CFG_RAMCTL_EXTRA2_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_LS_OFFSET                                               (4)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_LS_MASK                                                 (0x1 << RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_LS_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_RME_OFFSET                                              (3)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_RME_MASK                                                (0x1 << RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_RME_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_TEST1_OFFSET                                            (2)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_TEST1_MASK                                              (0x1 << RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_TEST1_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_RM_OFFSET                                               (0)
  #define RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_RM_MASK                                                 (0x3 << RTL8291_CFG_NCTL_RAM_CTL_2_CFG_NCTL_ROM_BANK1_RM_OFFSET)

#define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_ADDR                                                                    (0x7E0)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_BIST_EXTRA0_OFFSET                                                (7)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_BIST_EXTRA0_MASK                                                  (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_BIST_EXTRA0_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_ROM_BANK1_BIST_MODE_OFFSET                                   (6)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_ROM_BANK1_BIST_MODE_MASK                                     (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_ROM_BANK1_BIST_MODE_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_ROM_BIST_MODE_OFFSET                                         (5)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_ROM_BIST_MODE_MASK                                           (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_ROM_BIST_MODE_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DYN_READ_EN_OFFSET                                       (4)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DYN_READ_EN_MASK                                         (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DYN_READ_EN_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DRF_TEST_RESUME_OFFSET                                   (3)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DRF_TEST_RESUME_MASK                                     (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DRF_TEST_RESUME_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DRF_BIST_MODE_OFFSET                                     (2)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DRF_BIST_MODE_MASK                                       (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_DRF_BIST_MODE_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_BIST_LOOP_MODE_OFFSET                                    (1)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_BIST_LOOP_MODE_MASK                                      (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_BIST_LOOP_MODE_OFFSET)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_BIST_MODE_OFFSET                                         (0)
  #define RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_BIST_MODE_MASK                                           (0x1 << RTL8291_CFG_NCTL_RAM_BIST_CTL_0_CFG_NCTL_RAM_BIST_MODE_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_0_ADDR                                                                        (0x7E1)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_DIG_EX2_EXTRA0_OFFSET                                                 (7)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_DIG_EX2_EXTRA0_MASK                                                   (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_DIG_EX2_EXTRA0_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_ROM_BANK1_BIST_DONE_OFFSET                                       (6)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_ROM_BANK1_BIST_DONE_MASK                                         (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_ROM_BANK1_BIST_DONE_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_ROM_BIST_DONE_OFFSET                                             (5)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_ROM_BIST_DONE_MASK                                               (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_ROM_BIST_DONE_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_START_PAUSE_OFFSET                                       (4)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_START_PAUSE_MASK                                         (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_START_PAUSE_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_BIST_FAIL_OFFSET                                         (3)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_BIST_FAIL_MASK                                           (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_BIST_FAIL_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_BIST_DONE_OFFSET                                         (2)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_BIST_DONE_MASK                                           (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_DRF_BIST_DONE_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_BIST_FAIL_OFFSET                                             (1)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_BIST_FAIL_MASK                                               (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_BIST_FAIL_OFFSET)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_BIST_DONE_OFFSET                                             (0)
  #define RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_BIST_DONE_MASK                                               (0x1 << RTL8291_STS_NCTL_RAM_BIST_0_STS_NCTL_RAM_BIST_DONE_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_1_ADDR                                                                        (0x7E2)
  #define RTL8291_STS_NCTL_RAM_BIST_1_STS_NCTL_ROM_MISR_DO_0_OFFSET                                             (0)
  #define RTL8291_STS_NCTL_RAM_BIST_1_STS_NCTL_ROM_MISR_DO_0_MASK                                               (0xFF << RTL8291_STS_NCTL_RAM_BIST_1_STS_NCTL_ROM_MISR_DO_0_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_2_ADDR                                                                        (0x7E3)
  #define RTL8291_STS_NCTL_RAM_BIST_2_STS_NCTL_ROM_MISR_DO_1_OFFSET                                             (0)
  #define RTL8291_STS_NCTL_RAM_BIST_2_STS_NCTL_ROM_MISR_DO_1_MASK                                               (0xFF << RTL8291_STS_NCTL_RAM_BIST_2_STS_NCTL_ROM_MISR_DO_1_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_3_ADDR                                                                        (0x7E4)
  #define RTL8291_STS_NCTL_RAM_BIST_3_STS_NCTL_ROM_MISR_DO_2_OFFSET                                             (0)
  #define RTL8291_STS_NCTL_RAM_BIST_3_STS_NCTL_ROM_MISR_DO_2_MASK                                               (0xFF << RTL8291_STS_NCTL_RAM_BIST_3_STS_NCTL_ROM_MISR_DO_2_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_4_ADDR                                                                        (0x7E5)
  #define RTL8291_STS_NCTL_RAM_BIST_4_STS_NCTL_ROM_MISR_DO_3_OFFSET                                             (0)
  #define RTL8291_STS_NCTL_RAM_BIST_4_STS_NCTL_ROM_MISR_DO_3_MASK                                               (0xFF << RTL8291_STS_NCTL_RAM_BIST_4_STS_NCTL_ROM_MISR_DO_3_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_5_ADDR                                                                        (0x7E6)
  #define RTL8291_STS_NCTL_RAM_BIST_5_STS_NCTL_ROM_BANK1_MISR_DO_0_OFFSET                                       (0)
  #define RTL8291_STS_NCTL_RAM_BIST_5_STS_NCTL_ROM_BANK1_MISR_DO_0_MASK                                         (0xFF << RTL8291_STS_NCTL_RAM_BIST_5_STS_NCTL_ROM_BANK1_MISR_DO_0_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_6_ADDR                                                                        (0x7E7)
  #define RTL8291_STS_NCTL_RAM_BIST_6_STS_NCTL_ROM_BANK1_MISR_DO_1_OFFSET                                       (0)
  #define RTL8291_STS_NCTL_RAM_BIST_6_STS_NCTL_ROM_BANK1_MISR_DO_1_MASK                                         (0xFF << RTL8291_STS_NCTL_RAM_BIST_6_STS_NCTL_ROM_BANK1_MISR_DO_1_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_7_ADDR                                                                        (0x7E8)
  #define RTL8291_STS_NCTL_RAM_BIST_7_STS_NCTL_ROM_BANK1_MISR_DO_2_OFFSET                                       (0)
  #define RTL8291_STS_NCTL_RAM_BIST_7_STS_NCTL_ROM_BANK1_MISR_DO_2_MASK                                         (0xFF << RTL8291_STS_NCTL_RAM_BIST_7_STS_NCTL_ROM_BANK1_MISR_DO_2_OFFSET)

#define RTL8291_STS_NCTL_RAM_BIST_8_ADDR                                                                        (0x7E9)
  #define RTL8291_STS_NCTL_RAM_BIST_8_STS_NCTL_ROM_BANK1_MISR_DO_3_OFFSET                                       (0)
  #define RTL8291_STS_NCTL_RAM_BIST_8_STS_NCTL_ROM_BANK1_MISR_DO_3_MASK                                         (0xFF << RTL8291_STS_NCTL_RAM_BIST_8_STS_NCTL_ROM_BANK1_MISR_DO_3_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL0_ADDR                                                                       (0x7EA)
  #define RTL8291_CFG_DR_EXT2_CONTROL0_CFG_DR_EXT2_CONTROL0_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL0_CFG_DR_EXT2_CONTROL0_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL0_CFG_DR_EXT2_CONTROL0_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL1_ADDR                                                                       (0x7EB)
  #define RTL8291_CFG_DR_EXT2_CONTROL1_CFG_DR_EXT2_CONTROL1_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL1_CFG_DR_EXT2_CONTROL1_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL1_CFG_DR_EXT2_CONTROL1_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL2_ADDR                                                                       (0x7EC)
  #define RTL8291_CFG_DR_EXT2_CONTROL2_CFG_DR_EXT2_CONTROL2_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL2_CFG_DR_EXT2_CONTROL2_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL2_CFG_DR_EXT2_CONTROL2_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL3_ADDR                                                                       (0x7ED)
  #define RTL8291_CFG_DR_EXT2_CONTROL3_CFG_DR_EXT2_CONTROL3_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL3_CFG_DR_EXT2_CONTROL3_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL3_CFG_DR_EXT2_CONTROL3_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL4_ADDR                                                                       (0x7EE)
  #define RTL8291_CFG_DR_EXT2_CONTROL4_CFG_DR_EXT2_CONTROL4_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL4_CFG_DR_EXT2_CONTROL4_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL4_CFG_DR_EXT2_CONTROL4_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL5_ADDR                                                                       (0x7EF)
  #define RTL8291_CFG_DR_EXT2_CONTROL5_CFG_DR_EXT2_CONTROL5_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL5_CFG_DR_EXT2_CONTROL5_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL5_CFG_DR_EXT2_CONTROL5_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL6_ADDR                                                                       (0x7F0)
  #define RTL8291_CFG_DR_EXT2_CONTROL6_CFG_DR_EXT2_CONTROL6_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL6_CFG_DR_EXT2_CONTROL6_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL6_CFG_DR_EXT2_CONTROL6_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL7_ADDR                                                                       (0x7F1)
  #define RTL8291_CFG_DR_EXT2_CONTROL7_CFG_DR_EXT2_CONTROL7_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL7_CFG_DR_EXT2_CONTROL7_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL7_CFG_DR_EXT2_CONTROL7_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL8_ADDR                                                                       (0x7F2)
  #define RTL8291_CFG_DR_EXT2_CONTROL8_CFG_DR_EXT2_CONTROL8_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL8_CFG_DR_EXT2_CONTROL8_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL8_CFG_DR_EXT2_CONTROL8_OFFSET)

#define RTL8291_CFG_DR_EXT2_CONTROL9_ADDR                                                                       (0x7F3)
  #define RTL8291_CFG_DR_EXT2_CONTROL9_CFG_DR_EXT2_CONTROL9_OFFSET                                              (0)
  #define RTL8291_CFG_DR_EXT2_CONTROL9_CFG_DR_EXT2_CONTROL9_MASK                                                (0xFF << RTL8291_CFG_DR_EXT2_CONTROL9_CFG_DR_EXT2_CONTROL9_OFFSET)

/*
 * Feature: REG_IND
 */
#define RTL8291_REG_INDACC_CONTROL_ADDR                                                                         (0x610)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_BYTE_RW_MODE_OFFSET                                                 (4)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_BYTE_RW_MODE_MASK                                                   (0x1 << RTL8291_REG_INDACC_CONTROL_INDACC_BYTE_RW_MODE_OFFSET)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_DATA_MODE_OFFSET                                                    (2)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_DATA_MODE_MASK                                                      (0x3 << RTL8291_REG_INDACC_CONTROL_INDACC_DATA_MODE_OFFSET)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_WE_OFFSET                                                           (1)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_WE_MASK                                                             (0x1 << RTL8291_REG_INDACC_CONTROL_INDACC_WE_OFFSET)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_CMD_OFFSET                                                          (0)
  #define RTL8291_REG_INDACC_CONTROL_INDACC_CMD_MASK                                                            (0x1 << RTL8291_REG_INDACC_CONTROL_INDACC_CMD_OFFSET)

#define RTL8291_REG_INDACC_STATUS_ADDR                                                                          (0x611)
  #define RTL8291_REG_INDACC_STATUS_INDACC_IROM_BUSY_OFFSET                                                     (1)
  #define RTL8291_REG_INDACC_STATUS_INDACC_IROM_BUSY_MASK                                                       (0x1 << RTL8291_REG_INDACC_STATUS_INDACC_IROM_BUSY_OFFSET)
  #define RTL8291_REG_INDACC_STATUS_INDACC_EEPROM_BUSY_OFFSET                                                   (0)
  #define RTL8291_REG_INDACC_STATUS_INDACC_EEPROM_BUSY_MASK                                                     (0x1 << RTL8291_REG_INDACC_STATUS_INDACC_EEPROM_BUSY_OFFSET)

#define RTL8291_REG_INDACC_DEVICE_ADDR                                                                          (0x612)
  #define RTL8291_REG_INDACC_DEVICE_INDACC_DEVICE_OFFSET                                                        (0)
  #define RTL8291_REG_INDACC_DEVICE_INDACC_DEVICE_MASK                                                          (0xFF << RTL8291_REG_INDACC_DEVICE_INDACC_DEVICE_OFFSET)

#define RTL8291_REG_INDACC_ADDR_LB_ADDR                                                                         (0x613)
  #define RTL8291_REG_INDACC_ADDR_LB_INDACC_ADDR_LB_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_ADDR_LB_INDACC_ADDR_LB_MASK                                                        (0xFF << RTL8291_REG_INDACC_ADDR_LB_INDACC_ADDR_LB_OFFSET)

#define RTL8291_REG_INDACC_ADDR_HB_ADDR                                                                         (0x614)
  #define RTL8291_REG_INDACC_ADDR_HB_INDACC_ADDR_HB_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_ADDR_HB_INDACC_ADDR_HB_MASK                                                        (0xFF << RTL8291_REG_INDACC_ADDR_HB_INDACC_ADDR_HB_OFFSET)

/*
 * Feature: REG_IND_DATA
 */
#define RTL8291_REG_INDACC_WDATA_0_ADDR                                                                         (0x620)
  #define RTL8291_REG_INDACC_WDATA_0_INDACC_WDATA_0_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_0_INDACC_WDATA_0_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_0_INDACC_WDATA_0_OFFSET)

#define RTL8291_REG_INDACC_WDATA_1_ADDR                                                                         (0x621)
  #define RTL8291_REG_INDACC_WDATA_1_INDACC_WDATA_1_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_1_INDACC_WDATA_1_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_1_INDACC_WDATA_1_OFFSET)

#define RTL8291_REG_INDACC_WDATA_2_ADDR                                                                         (0x622)
  #define RTL8291_REG_INDACC_WDATA_2_INDACC_WDATA_2_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_2_INDACC_WDATA_2_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_2_INDACC_WDATA_2_OFFSET)

#define RTL8291_REG_INDACC_WDATA_3_ADDR                                                                         (0x623)
  #define RTL8291_REG_INDACC_WDATA_3_INDACC_WDATA_3_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_3_INDACC_WDATA_3_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_3_INDACC_WDATA_3_OFFSET)

#define RTL8291_REG_INDACC_WDATA_4_ADDR                                                                         (0x624)
  #define RTL8291_REG_INDACC_WDATA_4_INDACC_WDATA_4_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_4_INDACC_WDATA_4_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_4_INDACC_WDATA_4_OFFSET)

#define RTL8291_REG_INDACC_WDATA_5_ADDR                                                                         (0x625)
  #define RTL8291_REG_INDACC_WDATA_5_INDACC_WDATA_5_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_5_INDACC_WDATA_5_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_5_INDACC_WDATA_5_OFFSET)

#define RTL8291_REG_INDACC_WDATA_6_ADDR                                                                         (0x626)
  #define RTL8291_REG_INDACC_WDATA_6_INDACC_WDATA_6_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_6_INDACC_WDATA_6_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_6_INDACC_WDATA_6_OFFSET)

#define RTL8291_REG_INDACC_WDATA_7_ADDR                                                                         (0x627)
  #define RTL8291_REG_INDACC_WDATA_7_INDACC_WDATA_7_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_7_INDACC_WDATA_7_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_7_INDACC_WDATA_7_OFFSET)

#define RTL8291_REG_INDACC_WDATA_8_ADDR                                                                         (0x628)
  #define RTL8291_REG_INDACC_WDATA_8_INDACC_WDATA_8_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_8_INDACC_WDATA_8_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_8_INDACC_WDATA_8_OFFSET)

#define RTL8291_REG_INDACC_WDATA_9_ADDR                                                                         (0x629)
  #define RTL8291_REG_INDACC_WDATA_9_INDACC_WDATA_9_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_WDATA_9_INDACC_WDATA_9_MASK                                                        (0xFF << RTL8291_REG_INDACC_WDATA_9_INDACC_WDATA_9_OFFSET)

#define RTL8291_REG_INDACC_WDATA_10_ADDR                                                                        (0x62A)
  #define RTL8291_REG_INDACC_WDATA_10_INDACC_WDATA_10_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_WDATA_10_INDACC_WDATA_10_MASK                                                      (0xFF << RTL8291_REG_INDACC_WDATA_10_INDACC_WDATA_10_OFFSET)

#define RTL8291_REG_INDACC_WDATA_11_ADDR                                                                        (0x62B)
  #define RTL8291_REG_INDACC_WDATA_11_INDACC_WDATA_11_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_WDATA_11_INDACC_WDATA_11_MASK                                                      (0xFF << RTL8291_REG_INDACC_WDATA_11_INDACC_WDATA_11_OFFSET)

#define RTL8291_REG_INDACC_WDATA_12_ADDR                                                                        (0x62C)
  #define RTL8291_REG_INDACC_WDATA_12_INDACC_WDATA_12_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_WDATA_12_INDACC_WDATA_12_MASK                                                      (0xFF << RTL8291_REG_INDACC_WDATA_12_INDACC_WDATA_12_OFFSET)

#define RTL8291_REG_INDACC_WDATA_13_ADDR                                                                        (0x62D)
  #define RTL8291_REG_INDACC_WDATA_13_INDACC_WDATA_13_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_WDATA_13_INDACC_WDATA_13_MASK                                                      (0xFF << RTL8291_REG_INDACC_WDATA_13_INDACC_WDATA_13_OFFSET)

#define RTL8291_REG_INDACC_WDATA_14_ADDR                                                                        (0x62E)
  #define RTL8291_REG_INDACC_WDATA_14_INDACC_WDATA_14_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_WDATA_14_INDACC_WDATA_14_MASK                                                      (0xFF << RTL8291_REG_INDACC_WDATA_14_INDACC_WDATA_14_OFFSET)

#define RTL8291_REG_INDACC_WDATA_15_ADDR                                                                        (0x62F)
  #define RTL8291_REG_INDACC_WDATA_15_INDACC_WDATA_15_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_WDATA_15_INDACC_WDATA_15_MASK                                                      (0xFF << RTL8291_REG_INDACC_WDATA_15_INDACC_WDATA_15_OFFSET)

#define RTL8291_REG_INDACC_RDATA_0_ADDR                                                                         (0x630)
  #define RTL8291_REG_INDACC_RDATA_0_INDACC_RDATA_0_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_0_INDACC_RDATA_0_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_0_INDACC_RDATA_0_OFFSET)

#define RTL8291_REG_INDACC_RDATA_1_ADDR                                                                         (0x631)
  #define RTL8291_REG_INDACC_RDATA_1_INDACC_RDATA_1_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_1_INDACC_RDATA_1_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_1_INDACC_RDATA_1_OFFSET)

#define RTL8291_REG_INDACC_RDATA_2_ADDR                                                                         (0x632)
  #define RTL8291_REG_INDACC_RDATA_2_INDACC_RDATA_2_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_2_INDACC_RDATA_2_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_2_INDACC_RDATA_2_OFFSET)

#define RTL8291_REG_INDACC_RDATA_3_ADDR                                                                         (0x633)
  #define RTL8291_REG_INDACC_RDATA_3_INDACC_RDATA_3_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_3_INDACC_RDATA_3_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_3_INDACC_RDATA_3_OFFSET)

#define RTL8291_REG_INDACC_RDATA_4_ADDR                                                                         (0x634)
  #define RTL8291_REG_INDACC_RDATA_4_INDACC_RDATA_4_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_4_INDACC_RDATA_4_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_4_INDACC_RDATA_4_OFFSET)

#define RTL8291_REG_INDACC_RDATA_5_ADDR                                                                         (0x635)
  #define RTL8291_REG_INDACC_RDATA_5_INDACC_RDATA_5_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_5_INDACC_RDATA_5_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_5_INDACC_RDATA_5_OFFSET)

#define RTL8291_REG_INDACC_RDATA_6_ADDR                                                                         (0x636)
  #define RTL8291_REG_INDACC_RDATA_6_INDACC_RDATA_6_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_6_INDACC_RDATA_6_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_6_INDACC_RDATA_6_OFFSET)

#define RTL8291_REG_INDACC_RDATA_7_ADDR                                                                         (0x637)
  #define RTL8291_REG_INDACC_RDATA_7_INDACC_RDATA_7_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_7_INDACC_RDATA_7_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_7_INDACC_RDATA_7_OFFSET)

#define RTL8291_REG_INDACC_RDATA_8_ADDR                                                                         (0x638)
  #define RTL8291_REG_INDACC_RDATA_8_INDACC_RDATA_8_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_8_INDACC_RDATA_8_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_8_INDACC_RDATA_8_OFFSET)

#define RTL8291_REG_INDACC_RDATA_9_ADDR                                                                         (0x639)
  #define RTL8291_REG_INDACC_RDATA_9_INDACC_RDATA_9_OFFSET                                                      (0)
  #define RTL8291_REG_INDACC_RDATA_9_INDACC_RDATA_9_MASK                                                        (0xFF << RTL8291_REG_INDACC_RDATA_9_INDACC_RDATA_9_OFFSET)

#define RTL8291_REG_INDACC_RDATA_10_ADDR                                                                        (0x63A)
  #define RTL8291_REG_INDACC_RDATA_10_INDACC_RDATA_10_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_RDATA_10_INDACC_RDATA_10_MASK                                                      (0xFF << RTL8291_REG_INDACC_RDATA_10_INDACC_RDATA_10_OFFSET)

#define RTL8291_REG_INDACC_RDATA_11_ADDR                                                                        (0x63B)
  #define RTL8291_REG_INDACC_RDATA_11_INDACC_RDATA_11_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_RDATA_11_INDACC_RDATA_11_MASK                                                      (0xFF << RTL8291_REG_INDACC_RDATA_11_INDACC_RDATA_11_OFFSET)

#define RTL8291_REG_INDACC_RDATA_12_ADDR                                                                        (0x63C)
  #define RTL8291_REG_INDACC_RDATA_12_INDACC_RDATA_12_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_RDATA_12_INDACC_RDATA_12_MASK                                                      (0xFF << RTL8291_REG_INDACC_RDATA_12_INDACC_RDATA_12_OFFSET)

#define RTL8291_REG_INDACC_RDATA_13_ADDR                                                                        (0x63D)
  #define RTL8291_REG_INDACC_RDATA_13_INDACC_RDATA_13_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_RDATA_13_INDACC_RDATA_13_MASK                                                      (0xFF << RTL8291_REG_INDACC_RDATA_13_INDACC_RDATA_13_OFFSET)

#define RTL8291_REG_INDACC_RDATA_14_ADDR                                                                        (0x63E)
  #define RTL8291_REG_INDACC_RDATA_14_INDACC_RDATA_14_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_RDATA_14_INDACC_RDATA_14_MASK                                                      (0xFF << RTL8291_REG_INDACC_RDATA_14_INDACC_RDATA_14_OFFSET)

#define RTL8291_REG_INDACC_RDATA_15_ADDR                                                                        (0x63F)
  #define RTL8291_REG_INDACC_RDATA_15_INDACC_RDATA_15_OFFSET                                                    (0)
  #define RTL8291_REG_INDACC_RDATA_15_INDACC_RDATA_15_MASK                                                      (0xFF << RTL8291_REG_INDACC_RDATA_15_INDACC_RDATA_15_OFFSET)

/*
 * Feature: REG_INFO
 */
#define RTL8291_REG_RTL_NUM_HB_ADDR                                                                             (0x680)
  #define RTL8291_REG_RTL_NUM_HB_RTL_NUM_HB_OFFSET                                                              (0)
  #define RTL8291_REG_RTL_NUM_HB_RTL_NUM_HB_MASK                                                                (0xFF << RTL8291_REG_RTL_NUM_HB_RTL_NUM_HB_OFFSET)

#define RTL8291_REG_RTL_NUM_LB_ADDR                                                                             (0x681)
  #define RTL8291_REG_RTL_NUM_LB_RTL_NUM_LB_OFFSET                                                              (0)
  #define RTL8291_REG_RTL_NUM_LB_RTL_NUM_LB_MASK                                                                (0xFF << RTL8291_REG_RTL_NUM_LB_RTL_NUM_LB_OFFSET)

#define RTL8291_REG_RL_NUM_HB_ADDR                                                                              (0x682)
  #define RTL8291_REG_RL_NUM_HB_RL_NUM_HB_OFFSET                                                                (0)
  #define RTL8291_REG_RL_NUM_HB_RL_NUM_HB_MASK                                                                  (0xFF << RTL8291_REG_RL_NUM_HB_RL_NUM_HB_OFFSET)

#define RTL8291_REG_RL_NUM_LB_ADDR                                                                              (0x683)
  #define RTL8291_REG_RL_NUM_LB_RL_NUM_LB_OFFSET                                                                (0)
  #define RTL8291_REG_RL_NUM_LB_RL_NUM_LB_MASK                                                                  (0xFF << RTL8291_REG_RL_NUM_LB_RL_NUM_LB_OFFSET)

#define RTL8291_REG_RTL_VID_ADDR                                                                                (0x684)
  #define RTL8291_REG_RTL_VID_RTL_VID_OFFSET                                                                    (0)
  #define RTL8291_REG_RTL_VID_RTL_VID_MASK                                                                      (0xF << RTL8291_REG_RTL_VID_RTL_VID_OFFSET)

#define RTL8291_REG_RL_VID_ADDR                                                                                 (0x685)
  #define RTL8291_REG_RL_VID_RL_VID_OFFSET                                                                      (0)
  #define RTL8291_REG_RL_VID_RL_VID_MASK                                                                        (0xF << RTL8291_REG_RL_VID_RL_VID_OFFSET)

#define RTL8291_CHIP_INIT_RDY_ADDR                                                                              (0x686)
  #define RTL8291_CHIP_INIT_RDY_CHIP_INIT_RDY_OFFSET                                                            (0)
  #define RTL8291_CHIP_INIT_RDY_CHIP_INIT_RDY_MASK                                                              (0x1 << RTL8291_CHIP_INIT_RDY_CHIP_INIT_RDY_OFFSET)

#define RTL8291_RSSI_K1_MSB_ADDR                                                                                (0x687)
  #define RTL8291_RSSI_K1_MSB_RSSI_K1_MSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_K1_MSB_RSSI_K1_MSB_MASK                                                                  (0xFF << RTL8291_RSSI_K1_MSB_RSSI_K1_MSB_OFFSET)

#define RTL8291_MPD_K_MSB_ADDR                                                                                  (0x688)
  #define RTL8291_MPD_K_MSB_MPD_K_MSB_OFFSET                                                                    (0)
  #define RTL8291_MPD_K_MSB_MPD_K_MSB_MASK                                                                      (0xFF << RTL8291_MPD_K_MSB_MPD_K_MSB_OFFSET)

#define RTL8291_RSSI_K1_MPD_K_LSB_ADDR                                                                          (0x689)
  #define RTL8291_RSSI_K1_MPD_K_LSB_RSSI_K1_LSB_OFFSET                                                          (4)
  #define RTL8291_RSSI_K1_MPD_K_LSB_RSSI_K1_LSB_MASK                                                            (0xF << RTL8291_RSSI_K1_MPD_K_LSB_RSSI_K1_LSB_OFFSET)
  #define RTL8291_RSSI_K1_MPD_K_LSB_MPD_K_LSB_OFFSET                                                            (0)
  #define RTL8291_RSSI_K1_MPD_K_LSB_MPD_K_LSB_MASK                                                              (0xF << RTL8291_RSSI_K1_MPD_K_LSB_MPD_K_LSB_OFFSET)

#define RTL8291_TS_OFFSET_ADDR                                                                                  (0x68A)
  #define RTL8291_TS_OFFSET_TS_OFFSET_OFFSET                                                                    (0)
  #define RTL8291_TS_OFFSET_TS_OFFSET_MASK                                                                      (0xFF << RTL8291_TS_OFFSET_TS_OFFSET_OFFSET)

#define RTL8291_NORM_VALUE_ADDR                                                                                 (0x68B)
  #define RTL8291_NORM_VALUE_NORM_VALUE_OFFSET                                                                  (0)
  #define RTL8291_NORM_VALUE_NORM_VALUE_MASK                                                                    (0xFF << RTL8291_NORM_VALUE_NORM_VALUE_OFFSET)

#define RTL8291_EXTRA_OTP_INFO_ADDR                                                                             (0x68C)
  #define RTL8291_EXTRA_OTP_INFO_EXTRA_OTP_INFO_OFFSET                                                          (0)
  #define RTL8291_EXTRA_OTP_INFO_EXTRA_OTP_INFO_MASK                                                            (0xFF << RTL8291_EXTRA_OTP_INFO_EXTRA_OTP_INFO_OFFSET)

#define RTL8291_RSSI_K2_MSB_ADDR                                                                                (0x68D)
  #define RTL8291_RSSI_K2_MSB_RSSI_K2_MSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_K2_MSB_RSSI_K2_MSB_MASK                                                                  (0xFF << RTL8291_RSSI_K2_MSB_RSSI_K2_MSB_OFFSET)

#define RTL8291_RSSI_K3_MSB_ADDR                                                                                (0x68E)
  #define RTL8291_RSSI_K3_MSB_RSSI_K3_MSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_K3_MSB_RSSI_K3_MSB_MASK                                                                  (0xFF << RTL8291_RSSI_K3_MSB_RSSI_K3_MSB_OFFSET)

#define RTL8291_RSSI_K2_RSSI_K3_LSB_ADDR                                                                        (0x68F)
  #define RTL8291_RSSI_K2_RSSI_K3_LSB_RSSI_K2_LSB_OFFSET                                                        (4)
  #define RTL8291_RSSI_K2_RSSI_K3_LSB_RSSI_K2_LSB_MASK                                                          (0xF << RTL8291_RSSI_K2_RSSI_K3_LSB_RSSI_K2_LSB_OFFSET)
  #define RTL8291_RSSI_K2_RSSI_K3_LSB_RSSI_K3_LSB_OFFSET                                                        (0)
  #define RTL8291_RSSI_K2_RSSI_K3_LSB_RSSI_K3_LSB_MASK                                                          (0xF << RTL8291_RSSI_K2_RSSI_K3_LSB_RSSI_K3_LSB_OFFSET)

#define RTL8291_RSSI_R1_MSB_ADDR                                                                                (0x690)
  #define RTL8291_RSSI_R1_MSB_RSSI_R1_MSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_R1_MSB_RSSI_R1_MSB_MASK                                                                  (0xFF << RTL8291_RSSI_R1_MSB_RSSI_R1_MSB_OFFSET)

#define RTL8291_RSSI_R1_LSB_ADDR                                                                                (0x691)
  #define RTL8291_RSSI_R1_LSB_RSSI_EXTRA_INFO_OFFSET                                                            (4)
  #define RTL8291_RSSI_R1_LSB_RSSI_EXTRA_INFO_MASK                                                              (0xF << RTL8291_RSSI_R1_LSB_RSSI_EXTRA_INFO_OFFSET)
  #define RTL8291_RSSI_R1_LSB_RSSI_R1_LSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_R1_LSB_RSSI_R1_LSB_MASK                                                                  (0xF << RTL8291_RSSI_R1_LSB_RSSI_R1_LSB_OFFSET)

#define RTL8291_RSSI_R2_MSB_ADDR                                                                                (0x692)
  #define RTL8291_RSSI_R2_MSB_RSSI_R2_MSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_R2_MSB_RSSI_R2_MSB_MASK                                                                  (0xFF << RTL8291_RSSI_R2_MSB_RSSI_R2_MSB_OFFSET)

#define RTL8291_RSSI_R3_MSB_ADDR                                                                                (0x693)
  #define RTL8291_RSSI_R3_MSB_RSSI_R3_MSB_OFFSET                                                                (0)
  #define RTL8291_RSSI_R3_MSB_RSSI_R3_MSB_MASK                                                                  (0xFF << RTL8291_RSSI_R3_MSB_RSSI_R3_MSB_OFFSET)

#define RTL8291_RSSI_R2_RSSI_R3_LSB_ADDR                                                                        (0x694)
  #define RTL8291_RSSI_R2_RSSI_R3_LSB_RSSI_R2_LSB_OFFSET                                                        (4)
  #define RTL8291_RSSI_R2_RSSI_R3_LSB_RSSI_R2_LSB_MASK                                                          (0xF << RTL8291_RSSI_R2_RSSI_R3_LSB_RSSI_R2_LSB_OFFSET)
  #define RTL8291_RSSI_R2_RSSI_R3_LSB_RSSI_R3_LSB_OFFSET                                                        (0)
  #define RTL8291_RSSI_R2_RSSI_R3_LSB_RSSI_R3_LSB_MASK                                                          (0xF << RTL8291_RSSI_R2_RSSI_R3_LSB_RSSI_R3_LSB_OFFSET)

#define RTL8291_CFG_SPDUP_ADDR                                                                                  (0x695)
  #define RTL8291_CFG_SPDUP_CFG_SPDUP_OFFSET                                                                    (0)
  #define RTL8291_CFG_SPDUP_CFG_SPDUP_MASK                                                                      (0x1 << RTL8291_CFG_SPDUP_CFG_SPDUP_OFFSET)

#define RTL8291_CFG_NCTL_INIT_DONE_ADDR                                                                         (0x696)
  #define RTL8291_CFG_NCTL_INIT_DONE_CFG_NCTL_INIT_DONE_OFFSET                                                  (0)
  #define RTL8291_CFG_NCTL_INIT_DONE_CFG_NCTL_INIT_DONE_MASK                                                    (0x1 << RTL8291_CFG_NCTL_INIT_DONE_CFG_NCTL_INIT_DONE_OFFSET)

#define RTL8291_NCTL_RAM_INFO_ADDR                                                                              (0x697)
  #define RTL8291_NCTL_RAM_INFO_NCTL_RAM_INFO_EXTRA_OFFSET                                                      (7)
  #define RTL8291_NCTL_RAM_INFO_NCTL_RAM_INFO_EXTRA_MASK                                                        (0x1 << RTL8291_NCTL_RAM_INFO_NCTL_RAM_INFO_EXTRA_OFFSET)
  #define RTL8291_NCTL_RAM_INFO_NCTL_RAM_BANK_SEL_OFFSET                                                        (6)
  #define RTL8291_NCTL_RAM_INFO_NCTL_RAM_BANK_SEL_MASK                                                          (0x1 << RTL8291_NCTL_RAM_INFO_NCTL_RAM_BANK_SEL_OFFSET)
  #define RTL8291_NCTL_RAM_INFO_NCTL_RAM_SIZE_OFFSET                                                            (0)
  #define RTL8291_NCTL_RAM_INFO_NCTL_RAM_SIZE_MASK                                                              (0x3F << RTL8291_NCTL_RAM_INFO_NCTL_RAM_SIZE_OFFSET)

#define RTL8291_STS_SYSTEM_MODE_ADDR                                                                            (0x698)
  #define RTL8291_STS_SYSTEM_MODE_STS_SYSTEM_MODE_DUMMY_OFFSET                                                  (1)
  #define RTL8291_STS_SYSTEM_MODE_STS_SYSTEM_MODE_DUMMY_MASK                                                    (0x7F << RTL8291_STS_SYSTEM_MODE_STS_SYSTEM_MODE_DUMMY_OFFSET)
  #define RTL8291_STS_SYSTEM_MODE_STS_EN_EEPROM_OFFSET                                                          (0)
  #define RTL8291_STS_SYSTEM_MODE_STS_EN_EEPROM_MASK                                                            (0x1 << RTL8291_STS_SYSTEM_MODE_STS_EN_EEPROM_OFFSET)

#define RTL8291_CFG_SYSTEM_MODE_ADDR                                                                            (0x699)
  #define RTL8291_CFG_SYSTEM_MODE_CFG_SYSTEM_MODE_DUMMY_OFFSET                                                  (2)
  #define RTL8291_CFG_SYSTEM_MODE_CFG_SYSTEM_MODE_DUMMY_MASK                                                    (0x3F << RTL8291_CFG_SYSTEM_MODE_CFG_SYSTEM_MODE_DUMMY_OFFSET)
  #define RTL8291_CFG_SYSTEM_MODE_CFG_MPD_UNIT_SEL_OFFSET                                                       (1)
  #define RTL8291_CFG_SYSTEM_MODE_CFG_MPD_UNIT_SEL_MASK                                                         (0x1 << RTL8291_CFG_SYSTEM_MODE_CFG_MPD_UNIT_SEL_OFFSET)
  #define RTL8291_CFG_SYSTEM_MODE_CFG_MCUMD_INIT_DONE_OFFSET                                                    (0)
  #define RTL8291_CFG_SYSTEM_MODE_CFG_MCUMD_INIT_DONE_MASK                                                      (0x1 << RTL8291_CFG_SYSTEM_MODE_CFG_MCUMD_INIT_DONE_OFFSET)

#define RTL8291_RSSI_IR1_ADDR                                                                                   (0x69A)
  #define RTL8291_RSSI_IR1_RSSI_IR1_OFFSET                                                                      (0)
  #define RTL8291_RSSI_IR1_RSSI_IR1_MASK                                                                        (0xFF << RTL8291_RSSI_IR1_RSSI_IR1_OFFSET)

#define RTL8291_RSSI_IR2_ADDR                                                                                   (0x69B)
  #define RTL8291_RSSI_IR2_RSSI_IR2_OFFSET                                                                      (0)
  #define RTL8291_RSSI_IR2_RSSI_IR2_MASK                                                                        (0xFF << RTL8291_RSSI_IR2_RSSI_IR2_OFFSET)

#define RTL8291_RSSI_IR3_ADDR                                                                                   (0x69C)
  #define RTL8291_RSSI_IR3_RSSI_IR3_OFFSET                                                                      (0)
  #define RTL8291_RSSI_IR3_RSSI_IR3_MASK                                                                        (0xFF << RTL8291_RSSI_IR3_RSSI_IR3_OFFSET)

#define RTL8291_RSSI_ICAL1_ADDR                                                                                 (0x69D)
  #define RTL8291_RSSI_ICAL1_RSSI_ICAL1_OFFSET                                                                  (0)
  #define RTL8291_RSSI_ICAL1_RSSI_ICAL1_MASK                                                                    (0xFF << RTL8291_RSSI_ICAL1_RSSI_ICAL1_OFFSET)

#define RTL8291_RSSI_ICAL2_ADDR                                                                                 (0x69E)
  #define RTL8291_RSSI_ICAL2_RSSI_ICAL2_OFFSET                                                                  (0)
  #define RTL8291_RSSI_ICAL2_RSSI_ICAL2_MASK                                                                    (0xFF << RTL8291_RSSI_ICAL2_RSSI_ICAL2_OFFSET)

#define RTL8291_RSSI_ICAL3_ADDR                                                                                 (0x69F)
  #define RTL8291_RSSI_ICAL3_RSSI_ICAL3_OFFSET                                                                  (0)
  #define RTL8291_RSSI_ICAL3_RSSI_ICAL3_MASK                                                                    (0xFF << RTL8291_RSSI_ICAL3_RSSI_ICAL3_OFFSET)

#define RTL8291_RSSI_GAINERRORPRO_ADDR                                                                          (0x6A0)
  #define RTL8291_RSSI_GAINERRORPRO_RSSI_GAINERRORPRO_OFFSET                                                    (0)
  #define RTL8291_RSSI_GAINERRORPRO_RSSI_GAINERRORPRO_MASK                                                      (0xFF << RTL8291_RSSI_GAINERRORPRO_RSSI_GAINERRORPRO_OFFSET)

#define RTL8291_MPD_R_HB_ADDR                                                                                   (0x6A1)
  #define RTL8291_MPD_R_HB_MPD_R1_HB_OFFSET                                                                     (4)
  #define RTL8291_MPD_R_HB_MPD_R1_HB_MASK                                                                       (0xF << RTL8291_MPD_R_HB_MPD_R1_HB_OFFSET)
  #define RTL8291_MPD_R_HB_MPD_R0_HB_OFFSET                                                                     (0)
  #define RTL8291_MPD_R_HB_MPD_R0_HB_MASK                                                                       (0xF << RTL8291_MPD_R_HB_MPD_R0_HB_OFFSET)

#define RTL8291_MPD_R0_LB_ADDR                                                                                  (0x6A2)
  #define RTL8291_MPD_R0_LB_MPD_R0_LB_OFFSET                                                                    (0)
  #define RTL8291_MPD_R0_LB_MPD_R0_LB_MASK                                                                      (0xFF << RTL8291_MPD_R0_LB_MPD_R0_LB_OFFSET)

#define RTL8291_MPD_R1_LB_ADDR                                                                                  (0x6A3)
  #define RTL8291_MPD_R1_LB_MPD_R1_LB_OFFSET                                                                    (0)
  #define RTL8291_MPD_R1_LB_MPD_R1_LB_MASK                                                                      (0xFF << RTL8291_MPD_R1_LB_MPD_R1_LB_OFFSET)

#define RTL8291_MPD_K1_MSB_ADDR                                                                                 (0x6A4)
  #define RTL8291_MPD_K1_MSB_MPD_K1_MSB_OFFSET                                                                  (0)
  #define RTL8291_MPD_K1_MSB_MPD_K1_MSB_MASK                                                                    (0xFF << RTL8291_MPD_K1_MSB_MPD_K1_MSB_OFFSET)

#define RTL8291_MPD_K1_LSB_ADDR                                                                                 (0x6A5)
  #define RTL8291_MPD_K1_LSB_CFG_DDMI_DUMMY0_OFFSET                                                             (4)
  #define RTL8291_MPD_K1_LSB_CFG_DDMI_DUMMY0_MASK                                                               (0xF << RTL8291_MPD_K1_LSB_CFG_DDMI_DUMMY0_OFFSET)
  #define RTL8291_MPD_K1_LSB_MPD_K1_LSB_OFFSET                                                                  (0)
  #define RTL8291_MPD_K1_LSB_MPD_K1_LSB_MASK                                                                    (0xF << RTL8291_MPD_K1_LSB_MPD_K1_LSB_OFFSET)

#define RTL8291_CHIP_INFO_REG00_ADDR                                                                            (0x6A6)
  #define RTL8291_CHIP_INFO_REG00_CHIP_INFO_REG00_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG00_CHIP_INFO_REG00_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG00_CHIP_INFO_REG00_OFFSET)

#define RTL8291_CHIP_INFO_REG01_ADDR                                                                            (0x6A7)
  #define RTL8291_CHIP_INFO_REG01_CHIP_INFO_REG01_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG01_CHIP_INFO_REG01_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG01_CHIP_INFO_REG01_OFFSET)

#define RTL8291_CHIP_INFO_REG02_ADDR                                                                            (0x6A8)
  #define RTL8291_CHIP_INFO_REG02_CHIP_INFO_REG02_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG02_CHIP_INFO_REG02_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG02_CHIP_INFO_REG02_OFFSET)

#define RTL8291_CHIP_INFO_REG03_ADDR                                                                            (0x6A9)
  #define RTL8291_CHIP_INFO_REG03_CHIP_INFO_REG03_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG03_CHIP_INFO_REG03_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG03_CHIP_INFO_REG03_OFFSET)

#define RTL8291_CHIP_INFO_REG04_ADDR                                                                            (0x6AA)
  #define RTL8291_CHIP_INFO_REG04_CHIP_INFO_REG04_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG04_CHIP_INFO_REG04_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG04_CHIP_INFO_REG04_OFFSET)

#define RTL8291_CHIP_INFO_REG05_ADDR                                                                            (0x6AB)
  #define RTL8291_CHIP_INFO_REG05_CHIP_INFO_REG05_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG05_CHIP_INFO_REG05_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG05_CHIP_INFO_REG05_OFFSET)

#define RTL8291_CHIP_INFO_REG06_ADDR                                                                            (0x6AC)
  #define RTL8291_CHIP_INFO_REG06_CHIP_INFO_REG06_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG06_CHIP_INFO_REG06_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG06_CHIP_INFO_REG06_OFFSET)

#define RTL8291_CHIP_INFO_REG07_ADDR                                                                            (0x6AD)
  #define RTL8291_CHIP_INFO_REG07_CHIP_INFO_REG07_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG07_CHIP_INFO_REG07_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG07_CHIP_INFO_REG07_OFFSET)

#define RTL8291_CHIP_INFO_REG08_ADDR                                                                            (0x6AE)
  #define RTL8291_CHIP_INFO_REG08_CHIP_INFO_REG08_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG08_CHIP_INFO_REG08_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG08_CHIP_INFO_REG08_OFFSET)

#define RTL8291_CHIP_INFO_REG09_ADDR                                                                            (0x6AF)
  #define RTL8291_CHIP_INFO_REG09_CHIP_INFO_REG09_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG09_CHIP_INFO_REG09_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG09_CHIP_INFO_REG09_OFFSET)

#define RTL8291_CHIP_INFO_REG0A_ADDR                                                                            (0x6B0)
  #define RTL8291_CHIP_INFO_REG0A_CHIP_INFO_REG0A_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG0A_CHIP_INFO_REG0A_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG0A_CHIP_INFO_REG0A_OFFSET)

#define RTL8291_CHIP_INFO_REG0B_ADDR                                                                            (0x6B1)
  #define RTL8291_CHIP_INFO_REG0B_CHIP_INFO_REG0B_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG0B_CHIP_INFO_REG0B_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG0B_CHIP_INFO_REG0B_OFFSET)

#define RTL8291_CHIP_INFO_REG0C_ADDR                                                                            (0x6B2)
  #define RTL8291_CHIP_INFO_REG0C_CHIP_INFO_REG0C_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG0C_CHIP_INFO_REG0C_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG0C_CHIP_INFO_REG0C_OFFSET)

#define RTL8291_CHIP_INFO_REG0D_ADDR                                                                            (0x6B3)
  #define RTL8291_CHIP_INFO_REG0D_CHIP_INFO_REG0D_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG0D_CHIP_INFO_REG0D_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG0D_CHIP_INFO_REG0D_OFFSET)

#define RTL8291_CHIP_INFO_REG0E_ADDR                                                                            (0x6B4)
  #define RTL8291_CHIP_INFO_REG0E_CHIP_INFO_REG0E_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG0E_CHIP_INFO_REG0E_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG0E_CHIP_INFO_REG0E_OFFSET)

#define RTL8291_CHIP_INFO_REG0F_ADDR                                                                            (0x6B5)
  #define RTL8291_CHIP_INFO_REG0F_CHIP_INFO_REG0F_OFFSET                                                        (0)
  #define RTL8291_CHIP_INFO_REG0F_CHIP_INFO_REG0F_MASK                                                          (0xFF << RTL8291_CHIP_INFO_REG0F_CHIP_INFO_REG0F_OFFSET)


#endif    /* __RTL8291_REG_DEFINITION_H__ */

