

================================================================
== Vivado HLS Report for 'Conversion'
================================================================
* Date:           Fri Nov 10 10:35:52 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        sc_loop
* Solution:       nexys4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.82|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    3|    1|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+
        |                                    |                          |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module          | min | max | min | max |   Type  |
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+
        |grp_Conversion_do_conversion_fu_56  |Conversion_do_conversion  |    2|    2|    2|    2|   none  |
        +------------------------------------+--------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       2|     35|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       2|     35|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+-------+---+----+
    |              Instance              |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+--------------------------+---------+-------+---+----+
    |grp_Conversion_do_conversion_fu_56  |Conversion_do_conversion  |        0|      0|  2|  35|
    +------------------------------------+--------------------------+---------+-------+---+----+
    |Total                               |                          |        0|      0|  2|  35|
    +------------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------+-----+-----+------------+------------------------+--------------+
|clk        |  in |    1| ap_ctrl_hs | Conversion::Conversion | return value |
|reset      |  in |    1| ap_ctrl_hs | Conversion::Conversion | return value |
|e_dout     |  in |    8|   ap_fifo  |            e           |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |            e           |    pointer   |
|e_read     | out |    1|   ap_fifo  |            e           |    pointer   |
|s_din      | out |    8|   ap_fifo  |            s           |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |            s           |    pointer   |
|s_write    | out |    1|   ap_fifo  |            s           |    pointer   |
+-----------+-----+-----+------------+------------------------+--------------+

