$date
	Wed Dec  3 18:56:51 2025
$end

$version
	Synopsys VCS version X-2025.06-1_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 81405f62bcf7c97f $end


$scope module switch_collision_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end

$scope task drive_pkt $end
$var reg 32 # p_idx [31:0] $end
$var reg 4 $ src [3:0] $end
$var reg 4 % tgt [3:0] $end
$var reg 8 & payload [7:0] $end
$upscope $end


$scope fork unnamed$$_vcs_0 $end

$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_2 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_3 $end

$scope begin unnamed$$_vcs_4 $end
$upscope $end


$scope begin unnamed$$_vcs_5 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_6 $end

$scope begin unnamed$$_vcs_7 $end
$upscope $end


$scope begin unnamed$$_vcs_8 $end
$upscope $end


$scope begin unnamed$$_vcs_9 $end
$upscope $end

$upscope $end


$scope module port0 $end
$var reg 1 ' valid_in $end
$var reg 4 ( source_in [3:0] $end
$var reg 4 ) target_in [3:0] $end
$var reg 8 * data_in [7:0] $end
$var reg 1 + valid_out $end
$var reg 8 , data_out [7:0] $end
$var reg 1 - clk $end
$var reg 1 . rst_n $end
$var reg 4 / source_out [3:0] $end
$var reg 4 0 target_out [3:0] $end
$upscope $end


$scope module port1 $end
$var reg 1 1 valid_in $end
$var reg 4 2 source_in [3:0] $end
$var reg 4 3 target_in [3:0] $end
$var reg 8 4 data_in [7:0] $end
$var reg 1 5 valid_out $end
$var reg 8 6 data_out [7:0] $end
$var reg 1 - clk $end
$var reg 1 . rst_n $end
$var reg 4 7 source_out [3:0] $end
$var reg 4 8 target_out [3:0] $end
$upscope $end


$scope module port2 $end
$var reg 1 9 valid_in $end
$var reg 4 : source_in [3:0] $end
$var reg 4 ; target_in [3:0] $end
$var reg 8 < data_in [7:0] $end
$var reg 1 = valid_out $end
$var reg 8 > data_out [7:0] $end
$var reg 1 - clk $end
$var reg 1 . rst_n $end
$var reg 4 ? source_out [3:0] $end
$var reg 4 @ target_out [3:0] $end
$upscope $end


$scope module port3 $end
$var reg 1 A valid_in $end
$var reg 4 B source_in [3:0] $end
$var reg 4 C target_in [3:0] $end
$var reg 8 D data_in [7:0] $end
$var reg 1 E valid_out $end
$var reg 8 F data_out [7:0] $end
$var reg 1 - clk $end
$var reg 1 . rst_n $end
$var reg 4 G source_out [3:0] $end
$var reg 4 H target_out [3:0] $end
$upscope $end


$scope module dut $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 I grant [3:0] $end
$var reg 2 J mux_sel0 [1:0] $end
$var reg 2 K mux_sel1 [1:0] $end
$var reg 2 L mux_sel2 [1:0] $end
$var reg 2 M mux_sel3 [1:0] $end
$var reg 4 N port0_dst [3:0] $end
$var reg 4 O port1_dst [3:0] $end
$var reg 4 P port2_dst [3:0] $end
$var reg 4 Q port3_dst [3:0] $end
$var reg 1 R arb_active $end
$var reg 1 S active0 $end
$var reg 1 T active1 $end
$var reg 1 U active2 $end
$var reg 1 V active3 $end
$var reg 16 W fifo_data_out0 [15:0] $end
$var reg 16 X fifo_data_out1 [15:0] $end
$var reg 16 Y fifo_data_out2 [15:0] $end
$var reg 16 Z fifo_data_out3 [15:0] $end
$var reg 4 [ port_reqs [3:0] $end

$scope module port0_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 ' valid_in $end
$var reg 4 ^ source_in [3:0] $end
$var reg 4 _ target_in [3:0] $end
$var reg 8 ` data_in [7:0] $end
$var reg 1 a grant $end
$var reg 4 N pkt_dst [3:0] $end
$var reg 16 W fifo_data_out [15:0] $end
$var reg 1 b port_req $end
$var reg 1 c fifo_full $end
$var reg 1 d fifo_empty $end
$var reg 8 e header_out [7:0] $end
$var reg 2 f current_state [1:0] $end
$var reg 2 g next_state [1:0] $end
$var reg 2 h Packet_Type [1:0] $end
$var reg 2 i pkt_type [1:0] $end
$var reg 1 j pkt_valid $end
$var reg 1 k read_en_fifo $end

$scope module parser_inst $end
$var reg 4 l source [3:0] $end
$var reg 4 m target [3:0] $end
$var reg 2 i pkt_type [1:0] $end
$var reg 1 j pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 n data_in [15:0] $end
$var reg 1 ' wr_en $end
$var reg 1 c fifo_full $end
$var reg 8 e header_out [7:0] $end
$var reg 1 k rd_en $end
$var reg 16 W data_out [15:0] $end
$var reg 1 d fifo_empty $end
$var reg 3 o wr_ptr [2:0] $end
$var reg 3 p rd_ptr [2:0] $end
$var reg 4 q fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port1_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 1 valid_in $end
$var reg 4 r source_in [3:0] $end
$var reg 4 s target_in [3:0] $end
$var reg 8 t data_in [7:0] $end
$var reg 1 u grant $end
$var reg 4 O pkt_dst [3:0] $end
$var reg 16 X fifo_data_out [15:0] $end
$var reg 1 v port_req $end
$var reg 1 w fifo_full $end
$var reg 1 x fifo_empty $end
$var reg 8 y header_out [7:0] $end
$var reg 2 z current_state [1:0] $end
$var reg 2 { next_state [1:0] $end
$var reg 2 | Packet_Type [1:0] $end
$var reg 2 } pkt_type [1:0] $end
$var reg 1 ~ pkt_valid $end
$var reg 1 "! read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "" source [3:0] $end
$var reg 4 "# target [3:0] $end
$var reg 2 } pkt_type [1:0] $end
$var reg 1 ~ pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 "$ data_in [15:0] $end
$var reg 1 1 wr_en $end
$var reg 1 w fifo_full $end
$var reg 8 y header_out [7:0] $end
$var reg 1 "! rd_en $end
$var reg 16 X data_out [15:0] $end
$var reg 1 x fifo_empty $end
$var reg 3 "% wr_ptr [2:0] $end
$var reg 3 "& rd_ptr [2:0] $end
$var reg 4 "' fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port2_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 9 valid_in $end
$var reg 4 "( source_in [3:0] $end
$var reg 4 ") target_in [3:0] $end
$var reg 8 "* data_in [7:0] $end
$var reg 1 "+ grant $end
$var reg 4 P pkt_dst [3:0] $end
$var reg 16 Y fifo_data_out [15:0] $end
$var reg 1 ", port_req $end
$var reg 1 "- fifo_full $end
$var reg 1 ". fifo_empty $end
$var reg 8 "/ header_out [7:0] $end
$var reg 2 "0 current_state [1:0] $end
$var reg 2 "1 next_state [1:0] $end
$var reg 2 "2 Packet_Type [1:0] $end
$var reg 2 "3 pkt_type [1:0] $end
$var reg 1 "4 pkt_valid $end
$var reg 1 "5 read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "6 source [3:0] $end
$var reg 4 "7 target [3:0] $end
$var reg 2 "3 pkt_type [1:0] $end
$var reg 1 "4 pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 "8 data_in [15:0] $end
$var reg 1 9 wr_en $end
$var reg 1 "- fifo_full $end
$var reg 8 "/ header_out [7:0] $end
$var reg 1 "5 rd_en $end
$var reg 16 Y data_out [15:0] $end
$var reg 1 ". fifo_empty $end
$var reg 3 "9 wr_ptr [2:0] $end
$var reg 3 ": rd_ptr [2:0] $end
$var reg 4 "; fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port3_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 A valid_in $end
$var reg 4 "< source_in [3:0] $end
$var reg 4 "= target_in [3:0] $end
$var reg 8 "> data_in [7:0] $end
$var reg 1 "? grant $end
$var reg 4 Q pkt_dst [3:0] $end
$var reg 16 Z fifo_data_out [15:0] $end
$var reg 1 "@ port_req $end
$var reg 1 "A fifo_full $end
$var reg 1 "B fifo_empty $end
$var reg 8 "C header_out [7:0] $end
$var reg 2 "D current_state [1:0] $end
$var reg 2 "E next_state [1:0] $end
$var reg 2 "F Packet_Type [1:0] $end
$var reg 2 "G pkt_type [1:0] $end
$var reg 1 "H pkt_valid $end
$var reg 1 "I read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "J source [3:0] $end
$var reg 4 "K target [3:0] $end
$var reg 2 "G pkt_type [1:0] $end
$var reg 1 "H pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 "L data_in [15:0] $end
$var reg 1 A wr_en $end
$var reg 1 "A fifo_full $end
$var reg 8 "C header_out [7:0] $end
$var reg 1 "I rd_en $end
$var reg 16 Z data_out [15:0] $end
$var reg 1 "B fifo_empty $end
$var reg 3 "M wr_ptr [2:0] $end
$var reg 3 "N rd_ptr [2:0] $end
$var reg 4 "O fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module top_arb_i $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 [ port_reqs [3:0] $end
$var reg 4 N port0_dst [3:0] $end
$var reg 4 O port1_dst [3:0] $end
$var reg 4 P port2_dst [3:0] $end
$var reg 4 Q port3_dst [3:0] $end
$var reg 4 I grant_bus [3:0] $end
$var reg 2 J mux_sel0 [1:0] $end
$var reg 2 K mux_sel1 [1:0] $end
$var reg 2 L mux_sel2 [1:0] $end
$var reg 2 M mux_sel3 [1:0] $end
$var reg 1 S active0 $end
$var reg 1 T active1 $end
$var reg 1 U active2 $end
$var reg 1 V active3 $end
$var reg 2 "P ptr0 [1:0] $end
$var reg 2 "Q ptr1 [1:0] $end
$var reg 2 "R ptr2 [1:0] $end
$var reg 2 "S ptr3 [1:0] $end
$var reg 4 "T win_out0 [3:0] $end
$var reg 4 "U win_out1 [3:0] $end
$var reg 4 "V win_out2 [3:0] $end
$var reg 4 "W win_out3 [3:0] $end
$var reg 4 "X reqs_out0 [3:0] $end
$var reg 4 "Y reqs_out1 [3:0] $end
$var reg 4 "Z reqs_out2 [3:0] $end
$var reg 4 "[ reqs_out3 [3:0] $end
$upscope $end


$scope module mux0_i $end
$var reg 2 J mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "\ arb_active $end
$var reg 8 "] data_out [7:0] $end
$var reg 1 "^ valid_out $end
$upscope $end


$scope module mux1_i $end
$var reg 2 K mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "_ arb_active $end
$var reg 8 "` data_out [7:0] $end
$var reg 1 "a valid_out $end
$upscope $end


$scope module mux2_i $end
$var reg 2 L mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "b arb_active $end
$var reg 8 "c data_out [7:0] $end
$var reg 1 "d valid_out $end
$upscope $end


$scope module mux3_i $end
$var reg 2 M mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "e arb_active $end
$var reg 8 "f data_out [7:0] $end
$var reg 1 "g valid_out $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0S
0T
0U
0V
0!
0"
bxxxxxxxx &
bxxxx $
bxxxx %
b0000000000000000 W
b0000000000000000 X
b0000000000000000 Y
b0000000000000000 Z
b0000 I
bxx J
bxx K
bxx L
bxx M
b0000 N
b0000 O
b0000 P
b0000 Q
b0000 [
b00 "P
b00 "Q
b00 "R
b00 "S
b0000 "X
b0000 "Y
b0000 "Z
b0000 "[
b0000 "T
b0000 "U
b0000 "V
b0000 "W
b00000000000000000000000000000000 #
b00000000 ,
b00000000 *
b0000 )
b0000 (
b00000000 6
bxxxxxxxx 4
bxxxx 3
bxxxx 2
b00000000 >
bxxxxxxxx <
bxxxx ;
bxxxx :
b00000000 F
bxxxxxxxx D
bxxxx C
bxxxx B
1d
0c
0j
0b
0k
b00 h
b00 f
b00000000 `
b0000 q
b00000000 e
b00 g
b00 i
b000 p
b0000 ^
b0000 _
bxxxxxxxxxxxxxxxx n
bxxxx m
bxxxx l
b000 o
1x
0w
0~
0v
0"!
b00 |
b00 z
bxxxxxxxx t
b0000 "'
b00000000 y
b00 {
b00 }
b000 "&
bxxxx r
bxxxx s
bxxxxxxxxxxxxxxxx "$
bxxxx "#
bxxxx ""
b000 "%
1".
0"-
0"4
0",
0"5
b00 "2
b00 "0
bxxxxxxxx "*
b0000 ";
b00000000 "/
b00 "1
b00 "3
b000 ":
bxxxx "(
bxxxx ")
bxxxxxxxxxxxxxxxx "8
bxxxx "7
bxxxx "6
b000 "9
1"B
0"A
0"H
0"@
0"I
b00 "F
b00 "D
bxxxxxxxx ">
b0000 "O
b00000000 "C
b00 "E
b00 "G
b000 "N
bxxxx "<
bxxxx "=
bxxxxxxxxxxxxxxxx "L
bxxxx "K
bxxxx "J
b000 "M
0"^
b00000000 "]
0"a
b00000000 "`
0"d
b00000000 "c
0"g
b00000000 "f
xR
0\
0]
0a
0u
0"+
0"?
0"\
0"_
0"b
0"e
0-
0.
0'
0+
01
05
09
0=
0A
0E
$end
bxxxxxxxxxxxx0000 n
bxxxxxxxx00000000 n
b0000000000000000 n
b0000 m
b0000 l
b0000 "#
b0000 ""
b0000 "7
b0000 "6
b0000 "K
b0000 "J
#5
1!
1\
1-
#10
0!
0\
0-
#15
1!
1\
1-
#20
0!
0\
0-
#25
1!
1\
1-
#30
0!
0\
0-
#35
1!
1\
1-
#40
0!
0\
0-
#45
1!
1\
1-
1"
1.
1]
b00 J
b00 K
b00 L
b00 M
#50
0!
0\
0-
#55
1!
1\
1-
#60
0!
0\
0-
#65
1!
1\
1-
#70
0!
0\
0-
#75
1!
1\
1-
#80
0!
0\
0-
#85
1!
1\
1-
#90
0!
0\
0-
#95
1!
1\
1-
b0001 $
b1100 %
b10100000 &
1'
b0001 (
b0001 ^
b0000000000000001 n
b1100 )
b1100 _
b0000000011000001 n
b10100000 *
b10100000 `
b1010000011000001 n
b00000000000000000000000000000001 #
b0010 $
b10110000 &
11
b0010 2
b0010 r
bxxxxxxxxxxxx0010 "$
b1100 3
b1100 s
bxxxxxxxx11000010 "$
b10110000 4
b10110000 t
b1011000011000010 "$
#100
0!
0\
0-
#105
1!
1\
1-
0'
01
b001 o
b0001 q
0d
b001 "%
b0001 "'
0x
b11000001 e
b1100 m
b0001 l
b1100 N
b01 g
b11000010 y
b1100 "#
b0010 ""
b1100 O
b01 {
b0011 "Z
b0011 "[
b10 i
1j
b10 }
1~
b0001 "V
b0001 "W
#110
0!
0\
0-
#115
1!
1\
1-
b01 f
b01 z
b10 g
b10 {
#120
0!
0\
0-
#125
1!
1\
1-
b10 f
b10 h
b10 z
b10 |
1b
1v
b0011 [
b0001 I
1a
b11 g
1k
#130
0!
0\
0-
#135
1!
1\
1-
b1010000011000001 W
b001 p
b0000 q
1d
b11 f
1U
1"b
1V
1"e
b01 "R
b01 "S
b10100000 "f
b10100000 F
1"g
1E
b10100000 "c
b10100000 >
1"d
1=
b00000000 e
b0000 m
b0000 l
b0000 N
b00 g
0b
0k
b0010 "V
b0010 "W
b0010 I
0a
1u
b0010 "Z
b0010 "[
b00 i
0j
b0010 [
b11 {
1"!
#140
0!
0\
0-
#145
1!
1\
1-
b00 f
b1011000011000010 X
b001 "&
b0000 "'
1x
b11 z
b01 L
b01 M
b10 "R
b10 "S
b10110000 "f
b10110000 F
b10110000 "c
b10110000 >
b00000000 y
b0000 "#
b0000 ""
b0000 O
b00 {
0v
0"!
b0000 I
0u
b0000 "Z
b0000 "[
b00 }
0~
b0000 [
b0000 "V
b0000 "W
#150
0!
0\
0-
#155
1!
1\
1-
b00 z
0U
0"b
0V
0"e
b00 L
b00 M
b00000000 "c
b00000000 >
0"d
0=
b00000000 "f
b00000000 F
0"g
0E
#160
0!
0\
0-
#165
1!
1\
1-
#170
0!
0\
0-
#175
1!
1\
1-
#180
0!
0\
0-
#185
1!
1\
1-
#190
0!
0\
0-
#195
1!
1\
1-
#200
0!
0\
0-
#205
1!
1\
1-
#210
0!
0\
0-
#215
1!
1\
1-
#220
0!
0\
0-
#225
1!
1\
1-
#230
0!
0\
0-
#235
1!
1\
1-
#240
0!
0\
0-
#245
1!
1\
1-
#250
0!
0\
0-
#255
1!
1\
1-
#260
0!
0\
0-
#265
1!
1\
1-
#270
0!
0\
0-
#275
1!
1\
1-
#280
0!
0\
0-
#285
1!
1\
1-
#290
0!
0\
0-
#295
1!
1\
1-
#300
0!
0\
0-
#305
1!
1\
1-
b00000000000000000000000000000010 #
b0100 $
b1111 %
b11111111 &
19
b0100 :
b0100 "(
bxxxxxxxxxxxx0100 "8
b1111 ;
b1111 ")
bxxxxxxxx11110100 "8
b11111111 <
b11111111 "*
b1111111111110100 "8
b00000000000000000000000000000011 #
b1000 $
b0001 %
b00110011 &
1A
b1000 B
b1000 "<
bxxxxxxxxxxxx1000 "L
b0001 C
b0001 "=
bxxxxxxxx00011000 "L
b00110011 D
b00110011 ">
b0011001100011000 "L
#310
0!
0\
0-
#315
1!
1\
1-
09
0A
b001 "9
b0001 ";
0".
b001 "M
b0001 "O
0"B
b11110100 "/
b1111 "7
b0100 "6
b1111 P
b01 "1
b00011000 "C
b0001 "K
b1000 "J
b0001 Q
b01 "E
b1100 "X
b0100 "Y
b0100 "Z
b0100 "[
b11 "3
1"4
b01 "G
1"H
b0100 "T
b0100 "U
b0100 "V
b0100 "W
#320
0!
0\
0-
#325
1!
1\
1-
b01 "0
b01 "D
b10 J
b10 K
b10 L
b10 M
b10 "1
b10 "E
#330
0!
0\
0-
#335
1!
1\
1-
b10 "0
b11 "2
b10 "D
b01 "F
1",
1"@
b1100 [
b0100 I
1"+
b11 "1
1"5
#340
0!
0\
0-
#345
1!
1\
1-
b1111111111110100 Y
b001 ":
b0000 ";
1".
b11 "0
1S
1"\
1T
1"_
1U
1"b
1V
1"e
b11 "P
b11 "Q
b11 "R
b11 "S
b11111111 "f
b11111111 F
1"g
1E
b11111111 "c
b11111111 >
1"d
1=
b11111111 "`
b11111111 6
1"a
15
b11111111 "]
b11111111 ,
1"^
1+
b00000000 "/
b0000 "7
b0000 "6
b0000 P
b00 "1
0",
0"5
b1000 "T
b1000 I
0"+
1"?
b1000 "X
b0000 "Y
b0000 "Z
b0000 "[
b00 "3
0"4
b1000 [
b11 "E
1"I
b0000 "U
b0000 "V
b0000 "W
#350
0!
0\
0-
#355
1!
1\
1-
b00 "0
b0011001100011000 Z
b001 "N
b0000 "O
1"B
b11 "D
0T
0"_
0U
0"b
0V
0"e
b11 J
b00 K
b00 L
b00 M
b00 "P
b00000000 "f
b00000000 F
0"g
0E
b00000000 "c
b00000000 >
0"d
0=
b00000000 "`
b00000000 6
0"a
05
b00110011 "]
b00110011 ,
b00000000 "C
b0000 "K
b0000 "J
b0000 Q
b00 "E
0"@
0"I
b0000 I
0"?
b0000 "X
b00 "G
0"H
b0000 [
b0000 "T
#360
0!
0\
0-
#365
1!
1\
1-
b00 "D
0S
0"\
b00 J
b00000000 "]
b00000000 ,
0"^
0+
#370
0!
0\
0-
#375
1!
1\
1-
#380
0!
0\
0-
#385
1!
1\
1-
#390
0!
0\
0-
#395
1!
1\
1-
#400
0!
0\
0-
#405
1!
1\
1-
#410
0!
0\
0-
#415
1!
1\
1-
#420
0!
0\
0-
#425
1!
1\
1-
#430
0!
0\
0-
#435
1!
1\
1-
#440
0!
0\
0-
#445
1!
1\
1-
#450
0!
0\
0-
#455
1!
1\
1-
#460
0!
0\
0-
#465
1!
1\
1-
#470
0!
0\
0-
#475
1!
1\
1-
#480
0!
0\
0-
#485
1!
1\
1-
#490
0!
0\
0-
#495
1!
1\
1-
#500
0!
0\
0-
#505
1!
1\
1-
#510
0!
0\
0-
#515
1!
1\
1-
#520
0!
0\
0-
#525
1!
1\
1-
#530
0!
0\
0-
#535
1!
1\
1-
#540
0!
0\
0-
#545
1!
1\
1-
#550
0!
0\
0-
#555
1!
1\
1-
#560
0!
0\
0-
#565
1!
1\
1-
b00000000000000000000000000000000 #
b0001 $
b0110 %
b11001100 &
1'
b0110 )
b0110 _
b1010000001100001 n
b11001100 *
b11001100 `
b1100110001100001 n
b00000000000000000000000000000001 #
b0010 $
b1100 %
b11011101 &
11
b11011101 4
b11011101 t
b1101110111000010 "$
b00000000000000000000000000000011 #
b1000 $
b1111 %
b11101110 &
1A
b1111 C
b1111 "=
b0011001111111000 "L
b11101110 D
b11101110 ">
b1110111011111000 "L
#570
0!
0\
0-
#575
1!
1\
1-
0'
01
0A
b010 o
b0001 q
0d
b010 "%
b0001 "'
0x
b010 "M
b0001 "O
0"B
b01100001 e
b0110 m
b0001 l
b0110 N
b01 g
b11000010 y
b1100 "#
b0010 ""
b1100 O
b01 {
b11111000 "C
b1111 "K
b1000 "J
b1111 Q
b01 "E
b1001 "Y
b1011 "Z
b10 i
1j
b1010 "[
b10 }
1~
b1000 "X
b11 "G
1"H
b1000 "T
b1000 "U
b1000 "V
b1000 "W
#580
0!
0\
0-
#585
1!
1\
1-
b01 f
b01 z
b01 "D
b11 J
b11 K
b11 L
b11 M
b10 g
b10 {
b10 "E
#590
0!
0\
0-
#595
1!
1\
1-
b10 f
b10 z
b10 "D
b11 "F
1b
1v
1"@
b1011 [
b1000 I
1"?
b11 "E
1"I
#600
0!
0\
0-
#605
1!
1\
1-
b1110111011111000 Z
b010 "N
b0000 "O
1"B
b11 "D
1S
1"\
1T
1"_
1U
1"b
1V
1"e
b00 "Q
b00 "R
b00 "S
b11101110 "f
b11101110 F
1"g
1E
b11101110 "c
b11101110 >
1"d
1=
b11101110 "`
b11101110 6
1"a
15
b11101110 "]
b11101110 ,
1"^
1+
b00000000 "C
b0000 "K
b0000 "J
b0000 Q
b00 "E
0"@
0"I
b0001 "U
b0001 "V
b0010 "W
b0001 I
1a
0"?
b0000 "X
b0001 "Y
b0011 "Z
b0010 "[
b00 "G
0"H
b0011 [
b11 g
1k
b0000 "T
#610
0!
0\
0-
#615
1!
1\
1-
b1100110001100001 W
b010 p
b0000 q
1d
b11 f
b00 "D
0S
0"\
b00 J
b00 K
b00 L
b01 M
b01 "Q
b01 "R
b10110000 "f
b10110000 F
b11001100 "c
b11001100 >
b11001100 "`
b11001100 6
b00000000 "]
b00000000 ,
0"^
0+
b00000000 e
b0000 m
b0000 l
b0000 N
b00 g
0b
0k
b0010 "V
b0010 I
0a
1u
b0000 "Y
b0010 "Z
b00 i
0j
b0010 [
b11 {
1"!
b0000 "U
#620
0!
0\
0-
#625
1!
1\
1-
b00 f
b1101110111000010 X
b010 "&
b0000 "'
1x
b11 z
0T
0"_
b01 L
b10 "R
b10 "S
b11011101 "f
b11011101 F
b11011101 "c
b11011101 >
b00000000 "`
b00000000 6
0"a
05
b00000000 y
b0000 "#
b0000 ""
b0000 O
b00 {
0v
0"!
b0000 I
0u
b0000 "Z
b0000 "[
b00 }
0~
b0000 [
b0000 "V
b0000 "W
#630
0!
0\
0-
#635
1!
1\
1-
b00 z
0U
0"b
0V
0"e
b00 L
b00 M
b00000000 "c
b00000000 >
0"d
0=
b00000000 "f
b00000000 F
0"g
0E
#640
0!
0\
0-
#645
1!
1\
1-
#650
0!
0\
0-
#655
1!
1\
1-
#660
0!
0\
0-
#665
1!
1\
1-
#670
0!
0\
0-
#675
1!
1\
1-
#680
0!
0\
0-
#685
1!
1\
1-
#690
0!
0\
0-
#695
1!
1\
1-
#700
0!
0\
0-
#705
1!
1\
1-
#710
0!
0\
0-
#715
1!
1\
1-
#720
0!
0\
0-
#725
1!
1\
1-
#730
0!
0\
0-
#735
1!
1\
1-
#740
0!
0\
0-
#745
1!
1\
1-
#750
0!
0\
0-
#755
1!
1\
1-
#760
0!
0\
0-
#765
1!
1\
1-
#770
0!
0\
0-
#775
1!
1\
1-
#780
0!
0\
0-
#785
1!
1\
1-
#790
0!
0\
0-
#795
1!
1\
1-
#800
0!
0\
0-
#805
1!
1\
1-
#810
0!
0\
0-
#815
1!
1\
1-
#820
0!
0\
0-
#825
1!
1\
1-
#830
0!
0\
0-
#835
1!
1\
1-
#840
0!
0\
0-
#845
1!
1\
1-
#850
0!
0\
0-
#855
1!
1\
1-
#860
0!
0\
0-
#865
1!
1\
1-
#870
0!
0\
0-
#875
1!
1\
1-
#880
0!
0\
0-
#885
1!
1\
1-
#890
0!
0\
0-
#895
1!
1\
1-
#900
0!
0\
0-
#905
1!
1\
1-
#910
0!
0\
0-
#915
1!
1\
1-
#920
0!
0\
0-
#925
1!
1\
1-
#930
0!
0\
0-
#935
1!
1\
1-
#940
0!
0\
0-
#945
1!
1\
1-
#950
0!
0\
0-
#955
1!
1\
1-
#960
0!
0\
0-
#965
1!
1\
1-
#970
0!
0\
0-
#975
1!
1\
1-
