Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ae465938575848428b8e7fc011e27e4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PmodJSTK_Demo_behav xil_defaultlib.PmodJSTK_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'AN' [S:/joystickFinal/PmodJSTK_Demo.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.Binary_To_BCD
Compiling module xil_defaultlib.ssdCtrl
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.PmodJSTK_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot PmodJSTK_Demo_behav
