<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1354</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1354-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1354.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-74&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:190px;left:79px;white-space:nowrap" class="ft02">416H</p>
<p style="position:absolute;top:190px;left:135px;white-space:nowrap" class="ft02">1046</p>
<p style="position:absolute;top:190px;left:185px;white-space:nowrap" class="ft02">IA32_MC5_ADDR</p>
<p style="position:absolute;top:190px;left:357px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:190px;left:448px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;MSR_MC4_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:227px;left:448px;white-space:nowrap" class="ft02">contains no&#160;address if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;MSR_MC4_STATUS&#160;</p>
<p style="position:absolute;top:244px;left:448px;white-space:nowrap" class="ft04">register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the&#160;processor,&#160;all reads and&#160;writes&#160;to&#160;this&#160;</p>
<p style="position:absolute;top:281px;left:448px;white-space:nowrap" class="ft02">MSR&#160;will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:306px;left:79px;white-space:nowrap" class="ft02">480H</p>
<p style="position:absolute;top:306px;left:135px;white-space:nowrap" class="ft02">1152</p>
<p style="position:absolute;top:306px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:306px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:306px;left:448px;white-space:nowrap" class="ft05">Reporting Register of&#160;Basic&#160;VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1943.html">Appendix A.1,&#160;“Basic VMX Information.”</a></p>
<p style="position:absolute;top:371px;left:79px;white-space:nowrap" class="ft02">481H</p>
<p style="position:absolute;top:371px;left:135px;white-space:nowrap" class="ft02">1153</p>
<p style="position:absolute;top:371px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_</p>
<p style="position:absolute;top:388px;left:185px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:371px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:371px;left:448px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Pin-based&#160;VM-execution&#160;</p>
<p style="position:absolute;top:388px;left:448px;white-space:nowrap" class="ft05">Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1944.html">Appendix&#160;A.3,&#160;“VM-Execution Controls.”</a></p>
<p style="position:absolute;top:454px;left:79px;white-space:nowrap" class="ft02">482H</p>
<p style="position:absolute;top:454px;left:135px;white-space:nowrap" class="ft02">1154</p>
<p style="position:absolute;top:454px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:471px;left:185px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:454px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:454px;left:448px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Primary Processor-based&#160;</p>
<p style="position:absolute;top:471px;left:448px;white-space:nowrap" class="ft04">VM-execution Controls&#160;(R/O)<br/>See&#160;<a href="o_fe12b1e2a880e0ce-1944.html">Appendix&#160;A.3,&#160;“VM-Execution Controls.”</a></p>
<p style="position:absolute;top:516px;left:79px;white-space:nowrap" class="ft02">483H</p>
<p style="position:absolute;top:516px;left:135px;white-space:nowrap" class="ft02">1155</p>
<p style="position:absolute;top:516px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:516px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:516px;left:448px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;VM-exit Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1946.html">Appendix A.4, “VM-Exit Controls.”</a></p>
<p style="position:absolute;top:582px;left:79px;white-space:nowrap" class="ft02">484H</p>
<p style="position:absolute;top:582px;left:135px;white-space:nowrap" class="ft02">1156</p>
<p style="position:absolute;top:582px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_ENTRY_CTLS</p>
<p style="position:absolute;top:582px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:582px;left:448px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;VM-entry Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1947.html">Appendix&#160;A.5,&#160;“VM-Entry Controls.”</a></p>
<p style="position:absolute;top:647px;left:79px;white-space:nowrap" class="ft02">485H</p>
<p style="position:absolute;top:647px;left:135px;white-space:nowrap" class="ft02">1157</p>
<p style="position:absolute;top:647px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_MISC</p>
<p style="position:absolute;top:647px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:647px;left:448px;white-space:nowrap" class="ft04">Reporting Register of&#160;Miscellaneous&#160;VMX&#160;Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1947.html">Appendix&#160;A.6,&#160;“Miscellaneous Data.”</a></p>
<p style="position:absolute;top:714px;left:79px;white-space:nowrap" class="ft02">486H</p>
<p style="position:absolute;top:714px;left:135px;white-space:nowrap" class="ft02">1158</p>
<p style="position:absolute;top:714px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED0</p>
<p style="position:absolute;top:714px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:714px;left:448px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR0 Bits Fixed to&#160;0 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1948.html">Appendix A.7,&#160;“VMX-Fixed&#160;Bits in&#160;CR0.”</a></p>
<p style="position:absolute;top:780px;left:79px;white-space:nowrap" class="ft02">487H</p>
<p style="position:absolute;top:780px;left:135px;white-space:nowrap" class="ft02">1159</p>
<p style="position:absolute;top:780px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED1</p>
<p style="position:absolute;top:780px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:780px;left:448px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;CR0 Bits Fixed to&#160;1 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1948.html">Appendix A.7,&#160;“VMX-Fixed&#160;Bits in&#160;CR0.”</a></p>
<p style="position:absolute;top:845px;left:79px;white-space:nowrap" class="ft02">488H</p>
<p style="position:absolute;top:845px;left:135px;white-space:nowrap" class="ft02">1160</p>
<p style="position:absolute;top:845px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED0</p>
<p style="position:absolute;top:845px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:845px;left:448px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR4 Bits Fixed to&#160;0 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1948.html">Appendix A.8,&#160;“VMX-Fixed&#160;Bits in&#160;CR4.”</a></p>
<p style="position:absolute;top:912px;left:79px;white-space:nowrap" class="ft02">489H</p>
<p style="position:absolute;top:912px;left:135px;white-space:nowrap" class="ft02">1161</p>
<p style="position:absolute;top:912px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED1</p>
<p style="position:absolute;top:912px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:912px;left:448px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR4 Bits Fixed to&#160;1 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1948.html">Appendix A.8,&#160;“VMX-Fixed&#160;Bits in&#160;CR4.”</a></p>
<p style="position:absolute;top:978px;left:79px;white-space:nowrap" class="ft02">48AH</p>
<p style="position:absolute;top:978px;left:135px;white-space:nowrap" class="ft02">1162</p>
<p style="position:absolute;top:978px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_VMCS_ENUM</p>
<p style="position:absolute;top:978px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:978px;left:448px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;VMCS&#160;Field&#160;Enumeration (R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See&#160;<a href="o_fe12b1e2a880e0ce-1949.html">Appendix&#160;A.9,&#160;“VMCS Enumeration.”</a></p>
<p style="position:absolute;top:100px;left:86px;white-space:nowrap" class="ft03">Table 35-6. &#160;&#160;MSRs&#160;Common to&#160;the Silvermont&#160;Microarchitecture and&#160;Newer Microarchitectures for Intel Atom&#160;</p>
<p style="position:absolute;top:118px;left:414px;white-space:nowrap" class="ft03">Processors</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:220px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:142px;left:378px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:594px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:166px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:166px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
