INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/250319_Memory_FIFO_4/250319_Memory_FIFO_Final/project_2/project_2.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module FIFO_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/250319_Memory_FIFO_4/250319_Memory_FIFO_Final/project_2/project_2.srcs/sim_1/new/sim_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIFO
