# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple aarch64 -run-pass=aarch64-prelegalizer-combiner -verify-machineinstrs %s -o - | FileCheck %s
# REQUIRES: asserts


---
name:            valid_and_eq_0_eq_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: valid_and_eq_0_eq_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s32) = G_OR %x, %y
    ; CHECK-NEXT: %and:_(s1) = G_ICMP intpred(eq), [[OR]](s32), %zero
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s32), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %and:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_and_eq_1_eq_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_and_eq_1_eq_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s32), %one
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s32), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %one:_(s32) = G_CONSTANT i32 1
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s32), %one:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s32), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %and:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_and_eq_0_eq_1_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_and_eq_0_eq_1_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s32), %one
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %one:_(s32) = G_CONSTANT i32 1
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s32), %one:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %and:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_and_ne_0_eq_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_and_ne_0_eq_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s32), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s32), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %and:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_and_eq_0_ne_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_and_eq_0_ne_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s32), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s32), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %and:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_and_ne_0_ne_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_and_ne_0_ne_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s32), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s32), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %and:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            valid_or_ne_0_ne_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: valid_or_ne_0_ne_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s32) = G_OR %x, %y
    ; CHECK-NEXT: %or:_(s1) = G_ICMP intpred(ne), [[OR]](s32), %zero
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s32), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %or:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_or_ne_1_ne_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_or_ne_1_ne_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s32), %one
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s32), %zero
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %one:_(s32) = G_CONSTANT i32 1
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s32), %one:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s32), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %or:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_or_ne_0_ne_1_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_or_ne_0_ne_1_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %one:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s32), %one
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %one:_(s32) = G_CONSTANT i32 1
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s32), %one:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %or:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_or_eq_0_ne_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_or_eq_0_ne_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s32), %zero
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s32), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %or:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...
---
name:            invalid_or_ne_0_eq_0_s32
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $w1

    ; CHECK-LABEL: name: invalid_or_ne_0_eq_0_s32
    ; CHECK: liveins: $w0, $w1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s32) = COPY $w1
    ; CHECK-NEXT: %zero:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s32), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s32), %zero
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s32) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $w0 = COPY %zext(s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    %x:_(s32) = COPY $w0
    %y:_(s32) = COPY $w1
    %zero:_(s32) = G_CONSTANT i32 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s32), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s32), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s32) = G_ZEXT %or:_(s1)
    $w0 = COPY %zext
    RET_ReallyLR implicit $w0

...

---
name:            valid_and_eq_0_eq_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: valid_and_eq_0_eq_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR %x, %y
    ; CHECK-NEXT: %and:_(s1) = G_ICMP intpred(eq), [[OR]](s64), %zero
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s64), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_and_eq_1_eq_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_and_eq_1_eq_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %one:_(s64) = G_CONSTANT i64 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s64), %one
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s64), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %one:_(s64) = G_CONSTANT i64 1
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s64), %one:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s64), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_and_eq_0_eq_1_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_and_eq_0_eq_1_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %one:_(s64) = G_CONSTANT i64 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s64), %one
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %one:_(s64) = G_CONSTANT i64 1
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s64), %one:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_and_ne_0_eq_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_and_ne_0_eq_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s64), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s64), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_and_eq_0_ne_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_and_eq_0_ne_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s64), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s64), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_and_ne_0_ne_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_and_ne_0_ne_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s64), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s64), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            valid_or_ne_0_ne_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: valid_or_ne_0_ne_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR %x, %y
    ; CHECK-NEXT: %or:_(s1) = G_ICMP intpred(ne), [[OR]](s64), %zero
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s64), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %or:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_or_ne_1_ne_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_or_ne_1_ne_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %one:_(s64) = G_CONSTANT i64 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s64), %one
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s64), %zero
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %one:_(s64) = G_CONSTANT i64 1
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s64), %one:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s64), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %or:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_or_ne_0_ne_1_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_or_ne_0_ne_1_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %one:_(s64) = G_CONSTANT i64 1
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s64), %one
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %one:_(s64) = G_CONSTANT i64 1
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s64), %one:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %or:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_or_eq_0_ne_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_or_eq_0_ne_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(ne), %y(s64), %zero
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(ne), %y:_(s64), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %or:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_or_ne_0_eq_0_s64
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_or_ne_0_eq_0_s64
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s64) = COPY $x0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(ne), %x(s64), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s64), %zero
    ; CHECK-NEXT: %or:_(s1) = G_OR %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %or(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s64) = COPY $x0
    %y:_(s64) = COPY $x1
    %zero:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(ne), %x:_(s64), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s64), %zero:_
    %or:_(s1) = G_OR %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %or:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_p0_src
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: invalid_p0_src
    ; CHECK: liveins: $x0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(p0) = COPY $x0
    ; CHECK-NEXT: %y:_(p0) = COPY $x1
    ; CHECK-NEXT: %zero:_(p0) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(p0), %zero
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(p0), %zero
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(p0) = COPY $x0
    %y:_(p0) = COPY $x1
    %zero:_(p0) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(p0), %zero:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(p0), %zero:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
---
name:            invalid_diff_src_ty
tracksRegLiveness: true
legalized: true
body:             |
  bb.0:
    liveins: $w0, $x1

    ; CHECK-LABEL: name: invalid_diff_src_ty
    ; CHECK: liveins: $w0, $x1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %x:_(s32) = COPY $w0
    ; CHECK-NEXT: %y:_(s64) = COPY $x1
    ; CHECK-NEXT: %zero_s32:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: %zero_s64:_(s64) = G_CONSTANT i64 0
    ; CHECK-NEXT: %cmp1:_(s1) = G_ICMP intpred(eq), %x(s32), %zero_s32
    ; CHECK-NEXT: %cmp2:_(s1) = G_ICMP intpred(eq), %y(s64), %zero_s64
    ; CHECK-NEXT: %and:_(s1) = G_AND %cmp1, %cmp2
    ; CHECK-NEXT: %zext:_(s64) = G_ZEXT %and(s1)
    ; CHECK-NEXT: $x0 = COPY %zext(s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $x0
    %x:_(s32) = COPY $w0
    %y:_(s64) = COPY $x1
    %zero_s32:_(s32) = G_CONSTANT i32 0
    %zero_s64:_(s64) = G_CONSTANT i64 0
    %cmp1:_(s1) = G_ICMP intpred(eq), %x:_(s32), %zero_s32:_
    %cmp2:_(s1) = G_ICMP intpred(eq), %y:_(s64), %zero_s64:_
    %and:_(s1) = G_AND %cmp1, %cmp2
    %zext:_(s64) = G_ZEXT %and:_(s1)
    $x0 = COPY %zext
    RET_ReallyLR implicit $x0

...
