#ifndef _CSLR__ISP5_001_H_
#define _CSLR__ISP5_001_H_

#include <cslr.h>

#include <tistdtypes.h>


/* Minimum unit = 4 bytes */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct {
  volatile Uint32 PID;
  volatile Uint32 PCCR;
  volatile Uint32 BCR;
  volatile Uint32 INTSTAT;
  volatile Uint32 INTSEL1;
  volatile Uint32 INTSEL2;
  volatile Uint32 INTSEL3;
  volatile Uint32 EVTSEL;
  volatile Uint32 CCDCMUX;
  volatile Uint32 PG_PULSE_CTRL;
  volatile Uint32 PG_FRAME_SIZE;
  volatile Uint32 MPSR;
} CSL_Isp5Regs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* PID */

#define CSL_ISP5_PID_PREV_MASK (0xFFFFFFFFu)
#define CSL_ISP5_PID_PREV_SHIFT (0x00000000u)
#define CSL_ISP5_PID_PREV_RESETVAL (0x4C180800u)

#define CSL_ISP5_PID_RESETVAL (0x4C180800u)

/* PCCR */


#define CSL_ISP5_PCCR_PSYNC_CLK_SEL_MASK (0x00000080u)
#define CSL_ISP5_PCCR_PSYNC_CLK_SEL_SHIFT (0x00000007u)
#define CSL_ISP5_PCCR_PSYNC_CLK_SEL_RESETVAL (0x00000000u)

#define CSL_ISP5_PCCR_SYNC_ENABLE_MASK (0x00000040u)
#define CSL_ISP5_PCCR_SYNC_ENABLE_SHIFT (0x00000006u)
#define CSL_ISP5_PCCR_SYNC_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_IPIPEIF_CLK_ENABLE_MASK (0x00000020u)
#define CSL_ISP5_PCCR_IPIPEIF_CLK_ENABLE_SHIFT (0x00000005u)
#define CSL_ISP5_PCCR_IPIPEIF_CLK_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_IPIPE_CLK_ENABLE_MASK (0x00000010u)
#define CSL_ISP5_PCCR_IPIPE_CLK_ENABLE_SHIFT (0x00000004u)
#define CSL_ISP5_PCCR_IPIPE_CLK_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_RSZ_CLK_ENABLE_MASK (0x00000008u)
#define CSL_ISP5_PCCR_RSZ_CLK_ENABLE_SHIFT (0x00000003u)
#define CSL_ISP5_PCCR_RSZ_CLK_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_H3A_CLK_ENABLE_MASK (0x00000004u)
#define CSL_ISP5_PCCR_H3A_CLK_ENABLE_SHIFT (0x00000002u)
#define CSL_ISP5_PCCR_H3A_CLK_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_ISIF_CLK_ENABLE_MASK (0x00000002u)
#define CSL_ISP5_PCCR_ISIF_CLK_ENABLE_SHIFT (0x00000001u)
#define CSL_ISP5_PCCR_ISIF_CLK_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_BL_CLK_ENABLE_MASK (0x00000001u)
#define CSL_ISP5_PCCR_BL_CLK_ENABLE_SHIFT (0x00000000u)
#define CSL_ISP5_PCCR_BL_CLK_ENABLE_RESETVAL (0x00000001u)

#define CSL_ISP5_PCCR_RESETVAL (0x0000007Fu)

/* BCR */


#define CSL_ISP5_BCR_CPRIORITY_W_MASK (0x000000E0u)
#define CSL_ISP5_BCR_CPRIORITY_W_SHIFT (0x00000005u)
#define CSL_ISP5_BCR_CPRIORITY_W_RESETVAL (0x00000000u)

#define CSL_ISP5_BCR_CPRIORITY_R_MASK (0x0000001Cu)
#define CSL_ISP5_BCR_CPRIORITY_R_SHIFT (0x00000002u)
#define CSL_ISP5_BCR_CPRIORITY_R_RESETVAL (0x00000000u)

#define CSL_ISP5_BCR_SRC_SEL_ISIF_IPIPE_MASK (0x00000002u)
#define CSL_ISP5_BCR_SRC_SEL_ISIF_IPIPE_SHIFT (0x00000001u)
#define CSL_ISP5_BCR_SRC_SEL_ISIF_IPIPE_RESETVAL (0x00000001u)
/*----SRC_SEL_ISIF_IPIPE Tokens----*/
#define CSL_ISP5_BCR_SRC_SEL_ISIF_IPIPE_IPIPE (0x00000000u)
#define CSL_ISP5_BCR_SRC_SEL_ISIF_IPIPE_ISIF (0x00000001u)

#define CSL_ISP5_BCR_SRC_SEL_IPIPE_LDC_MASK (0x00000001u)
#define CSL_ISP5_BCR_SRC_SEL_IPIPE_LDC_SHIFT (0x00000000u)
#define CSL_ISP5_BCR_SRC_SEL_IPIPE_LDC_RESETVAL (0x00000000u)
/*----SRC_SEL_IPIPE_LDC Tokens----*/
#define CSL_ISP5_BCR_SRC_SEL_IPIPE_LDC_LDC (0x00000000u)
#define CSL_ISP5_BCR_SRC_SEL_IPIPE_LDC_IPIPE (0x00000001u)

#define CSL_ISP5_BCR_RESETVAL (0x00000002u)

/* INTSTAT */


#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW1_MASK (0x40000000u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW1_SHIFT (0x0000001Eu)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW1_RESETVAL (0x00000000u)
/*----IPIPE_INT_DPC_RNEW1 Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW1_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW0_MASK (0x20000000u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW0_SHIFT (0x0000001Du)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW0_RESETVAL (0x00000000u)
/*----IPIPE_INT_DPC_RNEW0 Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_RNEW0_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_INI_MASK (0x10000000u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_INI_SHIFT (0x0000001Cu)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_INI_RESETVAL (0x00000000u)
/*----IPIPE_INT_DPC_INI Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_DPC_INI_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_FDIF_INT_EOF_MASK (0x08000000u)
#define CSL_ISP5_INTSTAT_FDIF_INT_EOF_SHIFT (0x0000001Bu)
#define CSL_ISP5_INTSTAT_FDIF_INT_EOF_RESETVAL (0x00000000u)

#define CSL_ISP5_INTSTAT_LDC_INT_EOF_MASK (0x04000000u)
#define CSL_ISP5_INTSTAT_LDC_INT_EOF_SHIFT (0x0000001Au)
#define CSL_ISP5_INTSTAT_LDC_INT_EOF_RESETVAL (0x00000000u)
/*----LDC_INT_EOF Tokens----*/
#define CSL_ISP5_INTSTAT_LDC_INT_EOF_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_EOF_MASK (0x02000000u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_EOF_SHIFT (0x00000019u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_EOF_RESETVAL (0x00000000u)
/*----IPIPE_INT_EOF Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_EOF_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_H3A_INT_EOF_MASK (0x01000000u)
#define CSL_ISP5_INTSTAT_H3A_INT_EOF_SHIFT (0x00000018u)
#define CSL_ISP5_INTSTAT_H3A_INT_EOF_RESETVAL (0x00000000u)
/*----H3A_INT_EOF Tokens----*/
#define CSL_ISP5_INTSTAT_H3A_INT_EOF_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_EOF1_MASK (0x00800000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_EOF1_SHIFT (0x00000017u)
#define CSL_ISP5_INTSTAT_RSZ_INT_EOF1_RESETVAL (0x00000000u)
/*----RSZ_INT_EOF1 Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_EOF1_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_EOF0_MASK (0x00400000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_EOF0_SHIFT (0x00000016u)
#define CSL_ISP5_INTSTAT_RSZ_INT_EOF0_RESETVAL (0x00000000u)
/*----RSZ_INT_EOF0 Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_EOF0_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_VENC_INT_MASK (0x00200000u)
#define CSL_ISP5_INTSTAT_VENC_INT_SHIFT (0x00000015u)
#define CSL_ISP5_INTSTAT_VENC_INT_RESETVAL (0x00000000u)
/*----VENC_INT Tokens----*/
#define CSL_ISP5_INTSTAT_VENC_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_OSD_INT_MASK (0x00100000u)
#define CSL_ISP5_INTSTAT_OSD_INT_SHIFT (0x00000014u)
#define CSL_ISP5_INTSTAT_OSD_INT_RESETVAL (0x00000000u)
/*----OSD_INT Tokens----*/
#define CSL_ISP5_INTSTAT_OSD_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_FDIF_INT_MASK (0x00080000u)
#define CSL_ISP5_INTSTAT_FDIF_INT_SHIFT (0x00000013u)
#define CSL_ISP5_INTSTAT_FDIF_INT_RESETVAL (0x00000000u)
/*----FDIF_INT Tokens----*/
#define CSL_ISP5_INTSTAT_FDIF_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_LDC_INT_MASK (0x00040000u)
#define CSL_ISP5_INTSTAT_LDC_INT_SHIFT (0x00000012u)
#define CSL_ISP5_INTSTAT_LDC_INT_RESETVAL (0x00000000u)
/*----LDC_INT Tokens----*/
#define CSL_ISP5_INTSTAT_LDC_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZB_MASK (0x00020000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZB_SHIFT (0x00000011u)
#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZB_RESETVAL (0x00000000u)
/*----RSZ_INT_CYC_RZB Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZB_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZA_MASK (0x00010000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZA_SHIFT (0x00000010u)
#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZA_RESETVAL (0x00000000u)
/*----RSZ_INT_CYC_RZA Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_CYC_RZA_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_DMA_MASK (0x00008000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_DMA_SHIFT (0x0000000Fu)
#define CSL_ISP5_INTSTAT_RSZ_INT_DMA_RESETVAL (0x00000000u)
/*----RSZ_INT_DMA Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_DMA_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_LAST_PIX_MASK (0x00004000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_LAST_PIX_SHIFT (0x0000000Eu)
#define CSL_ISP5_INTSTAT_RSZ_INT_LAST_PIX_RESETVAL (0x00000000u)
/*----RSZ_INT_LAST_PIX Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_LAST_PIX_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RSZ_INT_REG_MASK (0x00002000u)
#define CSL_ISP5_INTSTAT_RSZ_INT_REG_SHIFT (0x0000000Du)
#define CSL_ISP5_INTSTAT_RSZ_INT_REG_RESETVAL (0x00000000u)
/*----RSZ_INT_REG Tokens----*/
#define CSL_ISP5_INTSTAT_RSZ_INT_REG_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_H3A_INT_MASK (0x00001000u)
#define CSL_ISP5_INTSTAT_H3A_INT_SHIFT (0x0000000Cu)
#define CSL_ISP5_INTSTAT_H3A_INT_RESETVAL (0x00000000u)
/*----H3A_INT Tokens----*/
#define CSL_ISP5_INTSTAT_H3A_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_AF_INT_MASK (0x00000800u)
#define CSL_ISP5_INTSTAT_AF_INT_SHIFT (0x0000000Bu)
#define CSL_ISP5_INTSTAT_AF_INT_RESETVAL (0x00000000u)
/*----AF_INT Tokens----*/
#define CSL_ISP5_INTSTAT_AF_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_AEW_INT_MASK (0x00000400u)
#define CSL_ISP5_INTSTAT_AEW_INT_SHIFT (0x0000000Au)
#define CSL_ISP5_INTSTAT_AEW_INT_RESETVAL (0x00000000u)
/*----AEW_INT Tokens----*/
#define CSL_ISP5_INTSTAT_AEW_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPEIF_INT_MASK (0x00000200u)
#define CSL_ISP5_INTSTAT_IPIPEIF_INT_SHIFT (0x00000009u)
#define CSL_ISP5_INTSTAT_IPIPEIF_INT_RESETVAL (0x00000000u)
/*----IPIPEIF_INT Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPEIF_INT_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_HST_MASK (0x00000100u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_HST_SHIFT (0x00000008u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_HST_RESETVAL (0x00000000u)
/*----IPIPE_INT_HST Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_HST_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_BSC_MASK (0x00000080u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_BSC_SHIFT (0x00000007u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_BSC_RESETVAL (0x00000000u)
/*----IPIPE_INT_BSC Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_BSC_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_DMA_MASK (0x00000040u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DMA_SHIFT (0x00000006u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_DMA_RESETVAL (0x00000000u)
/*----IPIPE_INT_DMA Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_DMA_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_LAST_PIX_MASK (0x00000020u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_LAST_PIX_SHIFT (0x00000005u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_LAST_PIX_RESETVAL (0x00000000u)
/*----IPIPE_INT_LAST_PIX Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_LAST_PIX_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_IPIPE_INT_REG_MASK (0x00000010u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_REG_SHIFT (0x00000004u)
#define CSL_ISP5_INTSTAT_IPIPE_INT_REG_RESETVAL (0x00000000u)
/*----IPIPE_INT_REG Tokens----*/
#define CSL_ISP5_INTSTAT_IPIPE_INT_REG_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_ISIF_INT3_MASK (0x00000008u)
#define CSL_ISP5_INTSTAT_ISIF_INT3_SHIFT (0x00000003u)
#define CSL_ISP5_INTSTAT_ISIF_INT3_RESETVAL (0x00000000u)
/*----ISIF_INT3 Tokens----*/
#define CSL_ISP5_INTSTAT_ISIF_INT3_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_ISIF_INT2_MASK (0x00000004u)
#define CSL_ISP5_INTSTAT_ISIF_INT2_SHIFT (0x00000002u)
#define CSL_ISP5_INTSTAT_ISIF_INT2_RESETVAL (0x00000000u)
/*----ISIF_INT2 Tokens----*/
#define CSL_ISP5_INTSTAT_ISIF_INT2_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_ISIF_INT1_MASK (0x00000002u)
#define CSL_ISP5_INTSTAT_ISIF_INT1_SHIFT (0x00000001u)
#define CSL_ISP5_INTSTAT_ISIF_INT1_RESETVAL (0x00000000u)
/*----ISIF_INT1 Tokens----*/
#define CSL_ISP5_INTSTAT_ISIF_INT1_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_ISIF_INT0_MASK (0x00000001u)
#define CSL_ISP5_INTSTAT_ISIF_INT0_SHIFT (0x00000000u)
#define CSL_ISP5_INTSTAT_ISIF_INT0_RESETVAL (0x00000000u)
/*----ISIF_INT0 Tokens----*/
#define CSL_ISP5_INTSTAT_ISIF_INT0_CLEAR (0x00000001u)

#define CSL_ISP5_INTSTAT_RESETVAL (0x00000000u)

/* INTSEL1 */


#define CSL_ISP5_INTSEL1_INTSEL3_MASK (0x1F000000u)
#define CSL_ISP5_INTSEL1_INTSEL3_SHIFT (0x00000018u)
#define CSL_ISP5_INTSEL1_INTSEL3_RESETVAL (0x00000000u)
/*----INTSEL3 Tokens----*/
#define CSL_ISP5_INTSEL1_INTSEL3_ISIF_INT0 (0x00000000u)
#define CSL_ISP5_INTSEL1_INTSEL3_ISIF_INT1 (0x00000001u)
#define CSL_ISP5_INTSEL1_INTSEL3_ISIF_INT2 (0x00000002u)
#define CSL_ISP5_INTSEL1_INTSEL3_ISIF_INT3 (0x00000003u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_REG (0x00000004u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_LAST_PIX (0x00000005u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_DMA (0x00000006u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_BSC (0x00000007u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_HST (0x00000008u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPEIF_INT (0x00000009u)
#define CSL_ISP5_INTSEL1_INTSEL3_AEW_INT (0x0000000Au)
#define CSL_ISP5_INTSEL1_INTSEL3_AF_INT (0x0000000Bu)
#define CSL_ISP5_INTSEL1_INTSEL3_H3A_INT (0x0000000Cu)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_REG (0x0000000Du)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_LAST_PIX (0x0000000Eu)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_DMA (0x0000000Fu)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_CYC_RZA (0x00000010u)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_CYC_RZB (0x00000011u)
#define CSL_ISP5_INTSEL1_INTSEL3_LDC_INT (0x00000012u)
#define CSL_ISP5_INTSEL1_INTSEL3_FDIF_INT (0x00000013u)
#define CSL_ISP5_INTSEL1_INTSEL3_OSD_INT (0x00000014u)
#define CSL_ISP5_INTSEL1_INTSEL3_VENC_INT (0x00000015u)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_EOF0 (0x00000016u)
#define CSL_ISP5_INTSEL1_INTSEL3_RSZ_INT_EOF1 (0x00000017u)
#define CSL_ISP5_INTSEL1_INTSEL3_H3A_INT_EOF (0x00000018u)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_EOF (0x00000019u)
#define CSL_ISP5_INTSEL1_INTSEL3_LDC_INT_EOF (0x0000001Au)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_DPC_INI (0x0000001Bu)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_DPC_RNEW0 (0x0000001Cu)
#define CSL_ISP5_INTSEL1_INTSEL3_IPIPE_INT_DPC_RNEW1 (0x0000001Du)


#define CSL_ISP5_INTSEL1_INTSEL2_MASK (0x001F0000u)
#define CSL_ISP5_INTSEL1_INTSEL2_SHIFT (0x00000010u)
#define CSL_ISP5_INTSEL1_INTSEL2_RESETVAL (0x00000000u)


#define CSL_ISP5_INTSEL1_INTSEL1_MASK (0x00001F00u)
#define CSL_ISP5_INTSEL1_INTSEL1_SHIFT (0x00000008u)
#define CSL_ISP5_INTSEL1_INTSEL1_RESETVAL (0x00000000u)


#define CSL_ISP5_INTSEL1_INTSEL0_MASK (0x0000001Fu)
#define CSL_ISP5_INTSEL1_INTSEL0_SHIFT (0x00000000u)
#define CSL_ISP5_INTSEL1_INTSEL0_RESETVAL (0x00000000u)

#define CSL_ISP5_INTSEL1_RESETVAL (0x00000000u)

/* INTSEL2 */


#define CSL_ISP5_INTSEL2_INTSEL7_MASK (0x1F000000u)
#define CSL_ISP5_INTSEL2_INTSEL7_SHIFT (0x00000018u)
#define CSL_ISP5_INTSEL2_INTSEL7_RESETVAL (0x00000000u)


#define CSL_ISP5_INTSEL2_INTSEL6_MASK (0x001F0000u)
#define CSL_ISP5_INTSEL2_INTSEL6_SHIFT (0x00000010u)
#define CSL_ISP5_INTSEL2_INTSEL6_RESETVAL (0x00000000u)


#define CSL_ISP5_INTSEL2_INTSEL5_MASK (0x00001F00u)
#define CSL_ISP5_INTSEL2_INTSEL5_SHIFT (0x00000008u)
#define CSL_ISP5_INTSEL2_INTSEL5_RESETVAL (0x00000000u)


#define CSL_ISP5_INTSEL2_INTSEL4_MASK (0x0000001Fu)
#define CSL_ISP5_INTSEL2_INTSEL4_SHIFT (0x00000000u)
#define CSL_ISP5_INTSEL2_INTSEL4_RESETVAL (0x00000000u)

#define CSL_ISP5_INTSEL2_RESETVAL (0x00000000u)

/* INTSEL3 */


#define CSL_ISP5_INTSEL3_INTSEL8_MASK (0x0000001Fu)
#define CSL_ISP5_INTSEL3_INTSEL8_SHIFT (0x00000000u)
#define CSL_ISP5_INTSEL3_INTSEL8_RESETVAL (0x00000000u)

#define CSL_ISP5_INTSEL3_RESETVAL (0x00000000u)

/* EVTSEL */


#define CSL_ISP5_EVTSEL_EVTSEL3_MASK (0x1F000000u)
#define CSL_ISP5_EVTSEL_EVTSEL3_SHIFT (0x00000018u)
#define CSL_ISP5_EVTSEL_EVTSEL3_RESETVAL (0x00000000u)
/*----EVTSEL3 Tokens----*/
#define CSL_ISP5_EVTSEL_EVTSEL3_ISIF_INT0 (0x00000000u)
#define CSL_ISP5_EVTSEL_EVTSEL3_ISIF_INT1 (0x00000001u)
#define CSL_ISP5_EVTSEL_EVTSEL3_ISIF_INT2 (0x00000002u)
#define CSL_ISP5_EVTSEL_EVTSEL3_ISIF_INT3 (0x00000003u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_REG (0x00000004u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_LAST_PIX (0x00000005u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_DMA (0x00000006u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_BSC (0x00000007u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_HST (0x00000008u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPEIF_INT (0x00000009u)
#define CSL_ISP5_EVTSEL_EVTSEL3_AEW_INT (0x0000000Au)
#define CSL_ISP5_EVTSEL_EVTSEL3_AF_INT (0x0000000Bu)
#define CSL_ISP5_EVTSEL_EVTSEL3_H3A_INT (0x0000000Cu)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_REG (0x0000000Du)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_LAST_PIX (0x0000000Eu)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_DMA (0x0000000Fu)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_CYC_RZA (0x00000010u)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_CYC_RZB (0x00000011u)
#define CSL_ISP5_EVTSEL_EVTSEL3_LDC_INT (0x00000012u)
#define CSL_ISP5_EVTSEL_EVTSEL3_FDIF_INT (0x00000013u)
#define CSL_ISP5_EVTSEL_EVTSEL3_OSD_INT (0x00000014u)
#define CSL_ISP5_EVTSEL_EVTSEL3_VENC_INT (0x00000015u)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_EOF0 (0x00000016u)
#define CSL_ISP5_EVTSEL_EVTSEL3_RSZ_INT_EOF1 (0x00000017u)
#define CSL_ISP5_EVTSEL_EVTSEL3_H3A_INT_EOF (0x00000018u)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_EOF (0x00000019u)
#define CSL_ISP5_EVTSEL_EVTSEL3_LDC_INT_EOF (0x0000001Au)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_DPC_INI (0x0000001Bu)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_DPC_RNEW0 (0x0000001Cu)
#define CSL_ISP5_EVTSEL_EVTSEL3_IPIPE_INT_DPC_RNEW1 (0x0000001Du)


#define CSL_ISP5_EVTSEL_EVTSEL2_MASK (0x001F0000u)
#define CSL_ISP5_EVTSEL_EVTSEL2_SHIFT (0x00000010u)
#define CSL_ISP5_EVTSEL_EVTSEL2_RESETVAL (0x00000000u)


#define CSL_ISP5_EVTSEL_EVTSEL1_MASK (0x00001F00u)
#define CSL_ISP5_EVTSEL_EVTSEL1_SHIFT (0x00000008u)
#define CSL_ISP5_EVTSEL_EVTSEL1_RESETVAL (0x00000000u)


#define CSL_ISP5_EVTSEL_EVTSEL0_MASK (0x0000001Fu)
#define CSL_ISP5_EVTSEL_EVTSEL0_SHIFT (0x00000000u)
#define CSL_ISP5_EVTSEL_EVTSEL0_RESETVAL (0x00000000u)

#define CSL_ISP5_EVTSEL_RESETVAL (0x00000000u)

/* CCDCMUX */


#define CSL_ISP5_CCDCMUX_HSSIRSEL_MASK (0x00000030u)
#define CSL_ISP5_CCDCMUX_HSSIRSEL_SHIFT (0x00000004u)
#define CSL_ISP5_CCDCMUX_HSSIRSEL_RESETVAL (0x00000000u)
/*----HSSIRSEL Tokens----*/
#define CSL_ISP5_CCDCMUX_HSSIRSEL_CCDCIN (0x00000000u)
#define CSL_ISP5_CCDCMUX_HSSIRSEL_HSSIRIN (0x00000001u)
#define CSL_ISP5_CCDCMUX_HSSIRSEL_CCDPGLOOPBACK (0x00000002u)
#define CSL_ISP5_CCDCMUX_HSSIRSEL_CCDPG (0x00000003u)

#define CSL_ISP5_CCDCMUX_CCDPG_EN_MASK (0x00000008u)
#define CSL_ISP5_CCDCMUX_CCDPG_EN_SHIFT (0x00000003u)
#define CSL_ISP5_CCDCMUX_CCDPG_EN_RESETVAL (0x00000000u)
/*----CCDPG_EN Tokens----*/
#define CSL_ISP5_CCDCMUX_CCDPG_EN_DISABLE (0x00000000u)
#define CSL_ISP5_CCDCMUX_CCDPG_EN_ENABLE (0x00000001u)

#define CSL_ISP5_CCDCMUX_CCDPG_WEN_MASK (0x00000004u)
#define CSL_ISP5_CCDCMUX_CCDPG_WEN_SHIFT (0x00000002u)
#define CSL_ISP5_CCDCMUX_CCDPG_WEN_RESETVAL (0x00000000u)
/*----CCDPG_WEN Tokens----*/
#define CSL_ISP5_CCDCMUX_CCDPG_WEN_ALWAYSON (0x00000000u)
#define CSL_ISP5_CCDCMUX_CCDPG_WEN_ON8OFF8 (0x00000001u)

#define CSL_ISP5_CCDCMUX_CCDPG_HDPOL_MASK (0x00000002u)
#define CSL_ISP5_CCDCMUX_CCDPG_HDPOL_SHIFT (0x00000001u)
#define CSL_ISP5_CCDCMUX_CCDPG_HDPOL_RESETVAL (0x00000000u)
/*----CCDPG_HDPOL Tokens----*/
#define CSL_ISP5_CCDCMUX_CCDPG_HDPOL_ACTIVEHIGH (0x00000000u)
#define CSL_ISP5_CCDCMUX_CCDPG_HDPOL_ACTIVELOW (0x00000001u)

#define CSL_ISP5_CCDCMUX_CCDPG_VDPOL_MASK (0x00000001u)
#define CSL_ISP5_CCDCMUX_CCDPG_VDPOL_SHIFT (0x00000000u)
#define CSL_ISP5_CCDCMUX_CCDPG_VDPOL_RESETVAL (0x00000000u)
/*----CCDPG_VDPOL Tokens----*/
#define CSL_ISP5_CCDCMUX_CCDPG_VDPOL_ACTIVEHIGH (0x00000000u)
#define CSL_ISP5_CCDCMUX_CCDPG_VDPOL_ACTIVELOW (0x00000001u)

#define CSL_ISP5_CCDCMUX_RESETVAL (0x00000000u)

/* PG_PULSE_CTRL */


#define CSL_ISP5_PG_PULSE_CTRL_VDW_MASK (0x0FFF0000u)
#define CSL_ISP5_PG_PULSE_CTRL_VDW_SHIFT (0x00000010u)
#define CSL_ISP5_PG_PULSE_CTRL_VDW_RESETVAL (0x00000000u)


#define CSL_ISP5_PG_PULSE_CTRL_HDW_MASK (0x00001FFFu)
#define CSL_ISP5_PG_PULSE_CTRL_HDW_SHIFT (0x00000000u)
#define CSL_ISP5_PG_PULSE_CTRL_HDW_RESETVAL (0x00000000u)

#define CSL_ISP5_PG_PULSE_CTRL_RESETVAL (0x00000000u)

/* PG_FRAME_SIZE */

#define CSL_ISP5_PG_FRAME_SIZE_HLPFR_MASK (0xFFFF0000u)
#define CSL_ISP5_PG_FRAME_SIZE_HLPFR_SHIFT (0x00000010u)
#define CSL_ISP5_PG_FRAME_SIZE_HLPFR_RESETVAL (0x00000000u)

#define CSL_ISP5_PG_FRAME_SIZE_PPLN_MASK (0x0000FFFFu)
#define CSL_ISP5_PG_FRAME_SIZE_PPLN_SHIFT (0x00000000u)
#define CSL_ISP5_PG_FRAME_SIZE_PPLN_RESETVAL (0x00000000u)

#define CSL_ISP5_PG_FRAME_SIZE_RESETVAL (0x00000000u)

/* MPSR */


#define CSL_ISP5_MPSR_RGBCOPY_MASK (0x01000000u)
#define CSL_ISP5_MPSR_RGBCOPY_SHIFT (0x00000018u)
#define CSL_ISP5_MPSR_RGBCOPY_RESETVAL (0x00000000u)


#define CSL_ISP5_MPSR_BSC_TB1_MASK (0x00100000u)
#define CSL_ISP5_MPSR_BSC_TB1_SHIFT (0x00000014u)
#define CSL_ISP5_MPSR_BSC_TB1_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_BSC_TB0_MASK (0x00080000u)
#define CSL_ISP5_MPSR_BSC_TB0_SHIFT (0x00000013u)
#define CSL_ISP5_MPSR_BSC_TB0_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_HST_TB3_MASK (0x00040000u)
#define CSL_ISP5_MPSR_HST_TB3_SHIFT (0x00000012u)
#define CSL_ISP5_MPSR_HST_TB3_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_HST_TB2_MASK (0x00020000u)
#define CSL_ISP5_MPSR_HST_TB2_SHIFT (0x00000011u)
#define CSL_ISP5_MPSR_HST_TB2_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_HST_TB1_MASK (0x00010000u)
#define CSL_ISP5_MPSR_HST_TB1_SHIFT (0x00000010u)
#define CSL_ISP5_MPSR_HST_TB1_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_HST_TB0_MASK (0x00008000u)
#define CSL_ISP5_MPSR_HST_TB0_SHIFT (0x0000000Fu)
#define CSL_ISP5_MPSR_HST_TB0_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_D3L_TB3_MASK (0x00004000u)
#define CSL_ISP5_MPSR_D3L_TB3_SHIFT (0x0000000Eu)
#define CSL_ISP5_MPSR_D3L_TB3_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_D3L_TB2_MASK (0x00002000u)
#define CSL_ISP5_MPSR_D3L_TB2_SHIFT (0x0000000Du)
#define CSL_ISP5_MPSR_D3L_TB2_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_D3L_TB1_MASK (0x00001000u)
#define CSL_ISP5_MPSR_D3L_TB1_SHIFT (0x0000000Cu)
#define CSL_ISP5_MPSR_D3L_TB1_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_D3L_TB0_MASK (0x00000800u)
#define CSL_ISP5_MPSR_D3L_TB0_SHIFT (0x0000000Bu)
#define CSL_ISP5_MPSR_D3L_TB0_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_GBC_TB_MASK (0x00000400u)
#define CSL_ISP5_MPSR_GBC_TB_SHIFT (0x0000000Au)
#define CSL_ISP5_MPSR_GBC_TB_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_YEE_TB_MASK (0x00000200u)
#define CSL_ISP5_MPSR_YEE_TB_SHIFT (0x00000009u)
#define CSL_ISP5_MPSR_YEE_TB_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_GMM_TBR_MASK (0x00000100u)
#define CSL_ISP5_MPSR_GMM_TBR_SHIFT (0x00000008u)
#define CSL_ISP5_MPSR_GMM_TBR_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_GMM_TBG_MASK (0x00000080u)
#define CSL_ISP5_MPSR_GMM_TBG_SHIFT (0x00000007u)
#define CSL_ISP5_MPSR_GMM_TBG_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_GMM_TBB_MASK (0x00000040u)
#define CSL_ISP5_MPSR_GMM_TBB_SHIFT (0x00000006u)
#define CSL_ISP5_MPSR_GMM_TBB_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_DPC_TB_MASK (0x00000020u)
#define CSL_ISP5_MPSR_DPC_TB_SHIFT (0x00000005u)
#define CSL_ISP5_MPSR_DPC_TB_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_DCLAMP_MASK (0x00000010u)
#define CSL_ISP5_MPSR_DCLAMP_SHIFT (0x00000004u)
#define CSL_ISP5_MPSR_DCLAMP_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_LS_TB1_MASK (0x00000008u)
#define CSL_ISP5_MPSR_LS_TB1_SHIFT (0x00000003u)
#define CSL_ISP5_MPSR_LS_TB1_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_LS_TB0_MASK (0x00000004u)
#define CSL_ISP5_MPSR_LS_TB0_SHIFT (0x00000002u)
#define CSL_ISP5_MPSR_LS_TB0_RESETVAL (0x00000000u)

#define CSL_ISP5_MPSR_LIN_TB_MASK (0x00000002u)
#define CSL_ISP5_MPSR_LIN_TB_SHIFT (0x00000001u)
#define CSL_ISP5_MPSR_LIN_TB_RESETVAL (0x00000000u)


#define CSL_ISP5_MPSR_RESETVAL (0x00000000u)

#endif
