[2025-09-16 18:27:36] START suite=gap trace=bfs-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2859890 heartbeat IPC: 3.497 cumulative IPC: 3.497 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 7427799 heartbeat IPC: 2.189 cumulative IPC: 2.693 (Simulation time: 00 hr 01 min 34 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 7427799 cumulative IPC: 2.693 (Simulation time: 00 hr 01 min 34 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 7427799 cumulative IPC: 2.693 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 47449273 heartbeat IPC: 0.2499 cumulative IPC: 0.2499 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 88892281 heartbeat IPC: 0.2413 cumulative IPC: 0.2455 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 135658912 heartbeat IPC: 0.2138 cumulative IPC: 0.234 (Simulation time: 00 hr 11 min 57 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 170846531 heartbeat IPC: 0.2842 cumulative IPC: 0.2448 (Simulation time: 00 hr 14 min 43 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 173018369 heartbeat IPC: 4.604 cumulative IPC: 0.3019 (Simulation time: 00 hr 15 min 15 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 187164503 heartbeat IPC: 0.7069 cumulative IPC: 0.3338 (Simulation time: 00 hr 16 min 45 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 214563358 heartbeat IPC: 0.365 cumulative IPC: 0.3379 (Simulation time: 00 hr 19 min 03 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 250486398 heartbeat IPC: 0.2784 cumulative IPC: 0.3291 (Simulation time: 00 hr 22 min 04 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 286387464 heartbeat IPC: 0.2785 cumulative IPC: 0.3226 (Simulation time: 00 hr 25 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 322664741 cumulative IPC: 0.3099 (Simulation time: 00 hr 28 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 322664741 cumulative IPC: 0.3099 (Simulation time: 00 hr 28 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3099 instructions: 100000000 cycles: 322664741
CPU 0 Branch Prediction Accuracy: 81.99% MPKI: 37.95 Average ROB Occupancy at Mispredict: 4.205
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 37.95
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.0002


====Backend Stall Breakdown====
ROB_STALL: 2068970
LQ_STALL: 0
SQ_STALL: 133652


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.962875
REPLAY_LOAD: 122.69881
NON_REPLAY_LOAD: 50.530354

== Total ==
ADDR_TRANS: 49118
REPLAY_LOAD: 184539
NON_REPLAY_LOAD: 1835313

== Counts ==
ADDR_TRANS: 431
REPLAY_LOAD: 1504
NON_REPLAY_LOAD: 36321

cpu0->cpu0_STLB TOTAL        ACCESS:     107977 HIT:      13598 MISS:      94379 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     107977 HIT:      13598 MISS:      94379 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 203.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3258131 HIT:    1217891 MISS:    2040240 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2751274 HIT:     898696 MISS:    1852578 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      81148 HIT:       4786 MISS:      76362 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     311919 HIT:     311907 MISS:         12 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     113790 HIT:       2502 MISS:     111288 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 115.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3389564 HIT:    3389547 MISS:         17 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    3389564 HIT:    3389547 MISS:         17 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 177.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25037757 HIT:   20260966 MISS:    4776791 MSHR_MERGE:    1830593
cpu0->cpu0_L1D LOAD         ACCESS:   21536823 HIT:   17117580 MISS:    4419243 MSHR_MERGE:    1667985
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3311772 HIT:    3068675 MISS:     243097 MSHR_MERGE:     161947
cpu0->cpu0_L1D TRANSLATION  ACCESS:     189162 HIT:      74711 MISS:     114451 MSHR_MERGE:        661
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3365307 HIT:    3365307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    3365307 HIT:    3365307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24781641 HIT:   24627571 MISS:     154070 MSHR_MERGE:      46093
cpu0->cpu0_DTLB LOAD         ACCESS:   24781641 HIT:   24627571 MISS:     154070 MSHR_MERGE:      46093
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 180.1 cycles
cpu0->LLC TOTAL        ACCESS:    2349669 HIT:     419520 MISS:    1930149 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1852578 HIT:     109792 MISS:    1742786 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      76362 HIT:       2352 MISS:      74010 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     309441 HIT:     307102 MISS:       2339 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     111288 HIT:        274 MISS:     111014 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      80153
  ROW_BUFFER_MISS:    1847635
  AVG DBUS CONGESTED CYCLE: 7.447
Channel 0 WQ ROW_BUFFER_HIT:      32335
  ROW_BUFFER_MISS:     271871
  FULL:          0
Channel 0 REFRESHES ISSUED:      26889

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         1068         6282         3465        11416
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8            7           48       147892
  STLB miss resolved @ L2C                0            4           16           16         5066
  STLB miss resolved @ LLC                0            0           25           89          428
  STLB miss resolved @ MEM                0           51          115          131       109770

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:55:57] END   suite=gap trace=bfs-14 (rc=0)
