# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:44 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 13:59:44 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 13:59:46 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# ** Error: Cannot open macro file: controlSignals_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: controlSignals_wave.do
#     while executing
# "do controlSignals_wave.do"
add wave -position end  sim:/controlSignals_testbench/instruction
add wave -position end  sim:/controlSignals_testbench/Reg2Loc
add wave -position end  sim:/controlSignals_testbench/ALUSrc
add wave -position end  sim:/controlSignals_testbench/MemToReg
add wave -position end  sim:/controlSignals_testbench/RegWrite
add wave -position end  sim:/controlSignals_testbench/MemWrite
add wave -position end  sim:/controlSignals_testbench/BrTaken
add wave -position end  sim:/controlSignals_testbench/UncondBr
add wave -position end  sim:/controlSignals_testbench/ALUOp
add wave -position end  sim:/controlSignals_testbench/zero
add wave -position end  sim:/controlSignals_testbench/negative
add wave -position end  sim:/controlSignals_testbench/carry_out
add wave -position end  sim:/controlSignals_testbench/overflow
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/controlSignals_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:44 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:01:44 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:46 on Feb 03,2022, Elapsed time: 0:02:00
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:01:46 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:25 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# ** Error: (vlog-13069) ./controlSignals.sv(8): near "10ns": syntax error, unexpected TIME_LITERAL.
# ** Error: ./controlSignals.sv(8): (vlog-13205) Syntax error found in the scope following 'timescale'. Is there a missing '::'?
# End time: 14:03:25 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/EE/ee_programs2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# D:/EE/ee_programs2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controlSignals.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:09 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:12:09 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:12:11 on Feb 03,2022, Elapsed time: 0:10:25
# Errors: 5, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:12:11 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:46 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:12:46 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:12:48 on Feb 03,2022, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:12:48 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controlSignals.sv(187)
#    Time: 400 ns  Iteration: 0  Instance: /controlSignals_testbench
# Break in Module controlSignals_testbench at ./controlSignals.sv line 187
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:14 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:18:14 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:18:16 on Feb 03,2022, Elapsed time: 0:05:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:18:16 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controlSignals.sv(187)
#    Time: 32080 ps  Iteration: 0  Instance: /controlSignals_testbench
# Break in Module controlSignals_testbench at ./controlSignals.sv line 187
add wave -position 1  sim:/controlSignals_testbench/dut/LDUR
add wave -position 2  sim:/controlSignals_testbench/dut/ADDI
add wave -position 3  sim:/controlSignals_testbench/dut/B
add wave -position 4  sim:/controlSignals_testbench/dut/SUBS
add wave -position 5  sim:/controlSignals_testbench/dut/EOR
add wave -position 6  sim:/controlSignals_testbench/dut/CBZ
add wave -position 7  sim:/controlSignals_testbench/dut/STUR
add wave -position 8  sim:/controlSignals_testbench/dut/ADDS
add wave -position 9  sim:/controlSignals_testbench/dut/LSR
add wave -position 10  sim:/controlSignals_testbench/dut/AND
add wave -position 11  sim:/controlSignals_testbench/dut/BLT
add wave -position 12  sim:/controlSignals_testbench/dut/overflow
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/controlSignals_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:30:48 on Feb 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:30:50 on Feb 03,2022, Elapsed time: 0:12:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:30:50 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controlSignals.sv(187)
#    Time: 32080 ps  Iteration: 0  Instance: /controlSignals_testbench
# Break in Module controlSignals_testbench at ./controlSignals.sv line 187
add wave -position end  sim:/controlSignals_testbench/dut/Reg2Loc
add wave -position end  sim:/controlSignals_testbench/dut/ALUSrc
add wave -position end  sim:/controlSignals_testbench/dut/MemToReg
add wave -position end  sim:/controlSignals_testbench/dut/RegWrite
add wave -position end  sim:/controlSignals_testbench/dut/MemWrite
add wave -position end  sim:/controlSignals_testbench/dut/BrTaken
add wave -position end  sim:/controlSignals_testbench/dut/UncondBr
add wave -position end  sim:/controlSignals_testbench/dut/ALUOp
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/controlSignals_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:37:44 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:46 on Feb 03,2022, Elapsed time: 0:06:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:37:47 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controlSignals.sv(187)
#    Time: 32080 ps  Iteration: 0  Instance: /controlSignals_testbench
# Break in Module controlSignals_testbench at ./controlSignals.sv line 187
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/controlSignals_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:02 on Feb 03,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:41:02 on Feb 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:04 on Feb 03,2022, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlSignals_testbench 
# Start time: 14:41:04 on Feb 03,2022
# Loading sv_std.std
# Loading work.controlSignals_testbench
# Loading work.controlSignals
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controlSignals.sv(187)
#    Time: 32080 ps  Iteration: 0  Instance: /controlSignals_testbench
# Break in Module controlSignals_testbench at ./controlSignals.sv line 187
# End time: 14:42:16 on Feb 03,2022, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
