
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 867.832 ; gain = 234.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
	Parameter pixel_depth_g bound to: 8 - type: integer 
	Parameter input_width_g bound to: 25 - type: integer 
	Parameter address_width_g bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'padding' declared at 'D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:34' bound to instance 'pad1' of component 'padding' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:184]
INFO: [Synth 8-638] synthesizing module 'padding' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth_g bound to: 8 - type: integer 
	Parameter input_width_g bound to: 25 - type: integer 
	Parameter address_width_g bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pad_x_index_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element pad_y_index_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'padding' (1#1) [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth_g bound to: 8 - type: integer 
	Parameter input_width_g bound to: 25 - type: integer 
	Parameter address_width_g bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'convolve' declared at 'D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:34' bound to instance 'conv1' of component 'convolve' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convolve' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
	Parameter pixel_depth_g bound to: 8 - type: integer 
	Parameter input_width_g bound to: 25 - type: integer 
	Parameter address_width_g bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element kernel_x_index_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element kernel_y_index_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element img_x_index_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element img_y_index_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element img_pixel_reg was removed.  [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'convolve' (2#1) [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
INFO: [Synth 8-3491] module 'input_image' declared at 'D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/input_image_stub.vhdl:5' bound to instance 'input_ram' of component 'input_image' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'input_image' [D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/input_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'padded_image' declared at 'D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/padded_image_stub.vhdl:5' bound to instance 'padded_ram' of component 'padded_image' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'padded_image' [D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/padded_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'output_image' declared at 'D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/output_image_stub.vhdl:5' bound to instance 'output_ram' of component 'output_image' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_image' [D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/output_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:34' bound to instance 'fsm1' of component 'fsm' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (3#1) [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
	Parameter pixel_depth_g bound to: 8 - type: integer 
	Parameter input_width_g bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width_g bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:36' bound to instance 'uart1' of component 'uart' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:58]
	Parameter pixel_depth_g bound to: 8 - type: integer 
	Parameter input_width_g bound to: 25 - type: integer 
	Parameter address_width_g bound to: 10 - type: integer 
WARNING: [Synth 8-3819] Generic 'baud_rate' not present in instantiated entity will be ignored [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:255]
	Parameter mem_addr_size_g bound to: 10 - type: integer 
	Parameter pixel_data_size_g bound to: 8 - type: integer 
	Parameter base_val bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'uartComms' declared at 'D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uartComms.vhd:27' bound to instance 'uart_communication_unit_1_comm' of component 'uartComms' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:154]
INFO: [Synth 8-638] synthesizing module 'uartComms' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uartComms.vhd:90]
	Parameter mem_addr_size_g bound to: 10 - type: integer 
	Parameter pixel_data_size_g bound to: 8 - type: integer 
	Parameter base_val_g bound to: 0 - type: integer 
WARNING: [Synth 8-3819] Generic 'base_val' not present in instantiated entity will be ignored [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'uartComms' (4#1) [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uartComms.vhd:90]
INFO: [Synth 8-3491] module 'axi_uartlite_0' declared at 'D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/axi_uartlite_0_stub.vhdl:5' bound to instance 'axi_uartlite_module_1_auu' of component 'axi_uartlite_0' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:186]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite_0' [D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/.Xil/Vivado-19648-SkyNet/realtime/axi_uartlite_0_stub.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'UART' (5#1) [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:58]
WARNING: [Synth 8-3848] Net input_img_uart in module/entity main does not have driver. [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_bresp_in[1]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_bresp_in[0]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[31]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[30]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[29]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[28]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[27]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[26]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[25]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[24]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[23]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[22]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[21]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[20]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[19]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[18]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[17]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[16]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[15]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[14]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[13]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[12]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[11]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[10]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[9]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rdata_in[8]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rresp_in[1]
WARNING: [Synth 8-3331] design uartComms has unconnected port uart_s_axi_rresp_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 943.973 ; gain = 310.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 943.973 ; gain = 310.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 943.973 ; gain = 310.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 943.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/input_image/input_image/input_image_in_context.xdc] for cell 'input_ram'
Finished Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/input_image/input_image/input_image_in_context.xdc] for cell 'input_ram'
Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image/padded_image_in_context.xdc] for cell 'padded_ram'
Finished Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image/padded_image_in_context.xdc] for cell 'padded_ram'
Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/output_image/output_image/output_image_in_context.xdc] for cell 'output_ram'
Finished Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/output_image/output_image/output_image_in_context.xdc] for cell 'output_ram'
Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart1/axi_uartlite_module_1_auu'
Finished Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart1/axi_uartlite_module_1_auu'
Parsing XDC File [D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1038.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1038.320 ; gain = 404.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1038.320 ; gain = 404.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for input_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for padded_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for output_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart1/axi_uartlite_module_1_auu. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1038.320 ; gain = 404.707
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:100]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'finished_send_out_reg' into 'finished_rec_out_reg' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uartComms.vhd:178]
INFO: [Synth 8-4471] merging register 'uart_s_axi_wvalid_out_reg' into 'uart_s_axi_awvalid_out_reg' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uartComms.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'comm_state_reg' in module 'uartComms'
INFO: [Synth 8-5544] ROM "finished_rec_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fetch_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'input_img_enable_out_reg' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'input_img_enable_out_reg' [D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                receiver |                              001 |                              011
                 padding |                              010 |                              001
                convolve |                              011 |                              010
             transmitter |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
            set_ctrl_reg |                        000000010 |                             0001
               receiving |                        000000100 |                             0100
                 storing |                        000001000 |                             0101
        incrementing_rec |                        000010000 |                             0111
                fetching |                        000100000 |                             0010
                 sending |                        001000000 |                             0011
       incrementing_send |                        010000000 |                             0110
                    done |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'comm_state_reg' using encoding 'one-hot' in module 'uartComms'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1038.320 ; gain = 404.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     31 Bit       Adders := 4     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module padding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
Module convolve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
Module uartComms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 4     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uart1/uart_communication_unit_1_comm/uart_s_axi_wstrb_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wstrb_out_reg[1]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wstrb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wstrb_out_reg[2]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wstrb_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart1/uart_communication_unit_1_comm/uart_s_axi_wstrb_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[8]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[9]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[10]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[11]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[12]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[13]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[14]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[15]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[16]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[17]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[18]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[19]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[20]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[21]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[22]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[23]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[24]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[25]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[26]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[27]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[28]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[29]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[30]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[31]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_awaddr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart1/uart_communication_unit_1_comm/uart_s_axi_awaddr_out_reg[0]' (FDE) to 'uart1/uart_communication_unit_1_comm/uart_s_axi_awaddr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart1/uart_communication_unit_1_comm/uart_s_axi_awaddr_out_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1038.320 ; gain = 404.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1043.445 ; gain = 409.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1044.738 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pad1/input_img_enable_out_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (conv1/input_img_enable_out_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1101.242 ; gain = 467.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |input_image    |         1|
|2     |padded_image   |         1|
|3     |output_image   |         1|
|4     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axi_uartlite_0_bbox_3 |     1|
|2     |input_image_bbox_0    |     1|
|3     |output_image_bbox_2   |     1|
|4     |padded_image_bbox_1   |     1|
|5     |BUFG                  |     1|
|6     |CARRY4                |   626|
|7     |LUT1                  |   201|
|8     |LUT2                  |   443|
|9     |LUT3                  |   870|
|10    |LUT4                  |   586|
|11    |LUT5                  |   584|
|12    |LUT6                  |  1417|
|13    |FDCE                  |   326|
|14    |FDPE                  |     2|
|15    |FDRE                  |   112|
|16    |IBUF                  |     4|
|17    |OBUF                  |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------------------------------+----------+------+
|      |Instance                           |Module    |Cells |
+------+-----------------------------------+----------+------+
|1     |top                                |          |  5265|
|2     |  conv1                            |convolve  |  2524|
|3     |  fsm1                             |fsm       |    19|
|4     |  pad1                             |padding   |  1702|
|5     |  uart1                            |UART      |   442|
|6     |    uart_communication_unit_1_comm |uartComms |   399|
+------+-----------------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1106.031 ; gain = 378.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1106.031 ; gain = 472.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1115.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1115.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1115.078 ; gain = 752.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1115.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/code/HDL/HDL_Project/edge_detection.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 00:45:32 2020...
