
---------- Begin Simulation Statistics ----------
final_tick                               2542238277500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226887                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226886                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.49                       # Real time elapsed on the host
host_tick_rate                              661228722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195904                       # Number of instructions simulated
sim_ops                                       4195904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012228                       # Number of seconds simulated
sim_ticks                                 12228432500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.273403                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378369                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               737944                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2657                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121626                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            950191                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28551                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          199050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           170499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159880                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72675                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30553                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195904                       # Number of instructions committed
system.cpu.committedOps                       4195904                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.825452                       # CPI: cycles per instruction
system.cpu.discardedOps                        330976                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619850                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1483219                       # DTB hits
system.cpu.dtb.data_misses                       8632                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417970                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       878460                       # DTB read hits
system.cpu.dtb.read_misses                       7748                       # DTB read misses
system.cpu.dtb.write_accesses                  201880                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604759                       # DTB write hits
system.cpu.dtb.write_misses                       884                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18266                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3715437                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1180045                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           691928                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17148462                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171660                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004305                       # ITB accesses
system.cpu.itb.fetch_acv                          561                       # ITB acv
system.cpu.itb.fetch_hits                      998703                       # ITB hits
system.cpu.itb.fetch_misses                      5602                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11269922000     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9183500      0.08%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19371000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               934340500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12232817000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8231613500     67.29%     67.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4001203500     32.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24443038                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541502     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839263     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592479     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195904                       # Class of committed instruction
system.cpu.quiesceCycles                        13827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7294576                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22857454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22857454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22857454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22857454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117217.712821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117217.712821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117217.712821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117217.712821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13093489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13093489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13093489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13093489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67146.097436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67146.097436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67146.097436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67146.097436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22507957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22507957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117228.942708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117228.942708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12893992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12893992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67156.208333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67156.208333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.299120                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539715758000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.299120                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206195                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206195                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131240                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34904                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89189                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34574                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28973                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41355                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11449728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11449728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18184697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160523                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052461                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160080     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160523                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838748038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378363500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476121750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5741632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10242304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5741632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5741632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469531316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368049789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837581105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469531316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469531316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182677216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182677216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182677216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469531316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368049789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020258320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166120750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114470                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123872                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1969                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049456500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4853875250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13702.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32452.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105816                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.497593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.062119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.976775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35480     42.59%     42.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24588     29.51%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10131     12.16%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4703      5.64%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2507      3.01%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1498      1.80%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          997      1.20%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          604      0.72%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2805      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83313                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.941467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.359248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.755621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1362     18.16%     18.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5647     75.29%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.15%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6666     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.29%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              492      6.56%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.47%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.77%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9572416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7800192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10242304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7927808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12228427500                       # Total gap between requests
system.mem_ctrls.avgGap                      43071.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5102848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7800192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417293712.828688383102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365506208.583970189095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637873415.092244982719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2596345250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257530000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300606472500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28940.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32102.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2426750.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320164740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170148825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569743440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315627300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5345437770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194296800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7880403675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.432856                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    450725500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11369507000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274782900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146024010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           498179220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320575860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5290005840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240976320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7735528950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.585489                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    574330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11245902500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12221232500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726816                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726816                       # number of overall hits
system.cpu.icache.overall_hits::total         1726816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89780                       # number of overall misses
system.cpu.icache.overall_misses::total         89780                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5532956000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5532956000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5532956000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5532956000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049422                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049422                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049422                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61627.934952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61627.934952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61627.934952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61627.934952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89189                       # number of writebacks
system.cpu.icache.writebacks::total             89189                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89780                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5443177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5443177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5443177000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5443177000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049422                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049422                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049422                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049422                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60627.946090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60627.946090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60627.946090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60627.946090                       # average overall mshr miss latency
system.cpu.icache.replacements                  89189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726816                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89780                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5532956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5532956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61627.934952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61627.934952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5443177000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5443177000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60627.946090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60627.946090                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.862697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1778398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.922233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.862697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3722971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3722971                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338912                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106023                       # number of overall misses
system.cpu.dcache.overall_misses::total        106023                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6790851000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6790851000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6790851000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6790851000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073376                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073376                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073376                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073376                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64050.734275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64050.734275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64050.734275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64050.734275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34728                       # number of writebacks
system.cpu.dcache.writebacks::total             34728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36574                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420977500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420977500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420977500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420977500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048064                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048064                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63657.900042                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63657.900042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63657.900042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63657.900042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327300500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327300500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       857697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       857697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67100.258132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67100.258132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2706387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2706387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.128664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.128664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3463550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3463550500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61371.296690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61371.296690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1714590500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1714590500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59150.326008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59150.326008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62625000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62625000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70207.399103                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70207.399103                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079714                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079714                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69207.399103                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69207.399103                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542238277500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.494348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.206612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.494348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3004821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3004821                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552182465500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 644713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   644707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.99                       # Real time elapsed on the host
host_tick_rate                              636174347                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7729008                       # Number of instructions simulated
sim_ops                                       7729008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007627                       # Number of seconds simulated
sim_ticks                                  7626730000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.832313                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181201                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               404175                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12381                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             72137                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            504304                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17495                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          116353                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            98858                       # Number of indirect misses.
system.cpu.branchPred.lookups                  676097                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   82159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19954                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793671                       # Number of instructions committed
system.cpu.committedOps                       2793671                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.407873                       # CPI: cycles per instruction
system.cpu.discardedOps                        280115                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   353741                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       882282                       # DTB hits
system.cpu.dtb.data_misses                       2259                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   236664                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       549521                       # DTB read hits
system.cpu.dtb.read_misses                       1809                       # DTB read misses
system.cpu.dtb.write_accesses                  117077                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332761                       # DTB write hits
system.cpu.dtb.write_misses                       450                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205071                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2394568                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            723766                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383326                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10554835                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.184916                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  576235                       # ITB accesses
system.cpu.itb.fetch_acv                         2837                       # ITB acv
system.cpu.itb.fetch_hits                      574810                       # ITB hits
system.cpu.itb.fetch_misses                      1425                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.54%      3.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4349     82.35%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.64%     89.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.81%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5281                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7340                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1825     38.80%     38.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2831     60.18%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4704                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1822     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1822     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3692                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5136896500     67.33%     67.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73211500      0.96%     68.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9013500      0.12%     68.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2410409500     31.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7629531000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998356                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.643589                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.784864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 269                      
system.cpu.kern.mode_good::user                   264                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 264                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  10                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.555785                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.709763                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5931687500     77.75%     77.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1498477500     19.64%     97.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            199366000      2.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15107819                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108397      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700753     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4405      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470517     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295738     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40208      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793671                       # Class of committed instruction
system.cpu.quiesceCycles                       145641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4552984                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2976097883                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2976097883                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2976097883                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2976097883                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118014.826037                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118014.826037                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118014.826037                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118014.826037                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            31                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1713773618                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1713773618                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1713773618                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1713773618                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67958.347926                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67958.347926                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67958.347926                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67958.347926                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7616968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7616968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115408.606061                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115408.606061                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4316968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4316968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65408.606061                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65408.606061                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2968480915                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2968480915                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118021.664878                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118021.664878                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1709456650                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1709456650                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67965.038566                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67965.038566                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              81355                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38941                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67814                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9373                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10355                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10355                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67815                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 326096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8679488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8679488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2360832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2363424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12652640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117606                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001411                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037543                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117440     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     166      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117606                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2525000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           670119511                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362718                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          127045750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          360544750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4339392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1478336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5817728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4339392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4339392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38941                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38941                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         568971499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193836153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762807652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    568971499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        568971499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      326774909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            326774909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      326774909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        568971499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193836153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1089582560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340744500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251258                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99913                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106694                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3526                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5215                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1345527500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  436880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2983827500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15399.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34149.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       119                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62727                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    401                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.263653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.752050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.560905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22810     40.46%     40.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16965     30.09%     70.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7210     12.79%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3207      5.69%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1729      3.07%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          967      1.72%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          606      1.07%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          402      0.71%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2485      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56381                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.437096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.959923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1569     24.13%     24.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              51      0.78%     24.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            100      1.54%     26.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           657     10.10%     36.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3451     53.08%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           424      6.52%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           109      1.68%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            57      0.88%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            38      0.58%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      0.29%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            11      0.17%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6502                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.304827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5984     92.03%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           458      7.04%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            40      0.62%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6502                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5592064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  225664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6771648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5817728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6828416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       887.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    895.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7626730000                       # Total gap between requests
system.mem_ctrls.avgGap                      38597.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4119936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1472128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6771648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 540196912.700462698936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193022173.329854339361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 887883535.932175397873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2166705250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    817122250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191726210000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31955.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35374.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1796972.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223967520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119018790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           334002060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          289255860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     601732560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3108185490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        311591520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4987753800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.983267                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    782774250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    254540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6590317500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178714200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94962285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           289955400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          263140200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     601732560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3196513830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237026400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4862044875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.500590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    588234250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    254540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6784380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               211000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131371883                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1477500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              727000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               60500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     799695.876289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    282858.571815                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9866617500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     77570500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1026687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1026687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1026687                       # number of overall hits
system.cpu.icache.overall_hits::total         1026687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67815                       # number of overall misses
system.cpu.icache.overall_misses::total         67815                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4446868000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4446868000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4446868000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4446868000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1094502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1094502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1094502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1094502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061960                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061960                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061960                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061960                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65573.516184                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65573.516184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65573.516184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65573.516184                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67814                       # number of writebacks
system.cpu.icache.writebacks::total             67814                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67815                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4379053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4379053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4379053000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4379053000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061960                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061960                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061960                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061960                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64573.516184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64573.516184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64573.516184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64573.516184                       # average overall mshr miss latency
system.cpu.icache.replacements                  67814                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1026687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1026687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67815                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4446868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4446868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1094502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1094502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061960                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061960                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65573.516184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65573.516184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4379053000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4379053000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061960                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061960                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64573.516184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64573.516184                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1144653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.879302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998515                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2256819                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2256819                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       817163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           817163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       817163                       # number of overall hits
system.cpu.dcache.overall_hits::total          817163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33934                       # number of overall misses
system.cpu.dcache.overall_misses::total         33934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2248107500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2248107500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2248107500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2248107500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       851097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       851097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       851097                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       851097                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039871                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66249.410621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66249.410621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66249.410621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66249.410621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13789                       # number of writebacks
system.cpu.dcache.writebacks::total             13789                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1520811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1520811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1520811500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1520811500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138683500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138683500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67007.908883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67007.908883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67007.908883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67007.908883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94988.698630                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94988.698630                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23096                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       515369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          515369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1021784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1021784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72210.883392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72210.883392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    894434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    894434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138683500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138683500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72529.516705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72529.516705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189977.397260                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189977.397260                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1226323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1226323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61985.619693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61985.619693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    626377500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    626377500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60437.813585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60437.813585                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6632                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6632                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          418                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          418                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32474000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32474000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059291                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059291                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77688.995215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77688.995215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          417                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          417                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32009000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32009000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059149                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059149                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76760.191847                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76760.191847                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6917                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6917                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9944188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              832259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.030088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1753227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1753227                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3197214355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   439770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.07                       # Real time elapsed on the host
host_tick_rate                              365649979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   775784383                       # Number of instructions simulated
sim_ops                                     775784383                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.645032                       # Number of seconds simulated
sim_ticks                                645031890000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.730738                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19798251                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22827260                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2156                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6259723                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23085865                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             695895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1623302                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           927407                       # Number of indirect misses.
system.cpu.branchPred.lookups                33546771                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4290026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       349903                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   768055375                       # Number of instructions committed
system.cpu.committedOps                     768055375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.678826                       # CPI: cycles per instruction
system.cpu.discardedOps                      17517317                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                172817877                       # DTB accesses
system.cpu.dtb.data_acv                             3                       # DTB access violations
system.cpu.dtb.data_hits                    174377239                       # DTB hits
system.cpu.dtb.data_misses                       4960                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                123896603                       # DTB read accesses
system.cpu.dtb.read_acv                             3                       # DTB read access violations
system.cpu.dtb.read_hits                    124619045                       # DTB read hits
system.cpu.dtb.read_misses                       4258                       # DTB read misses
system.cpu.dtb.write_accesses                48921274                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49758194                       # DTB write hits
system.cpu.dtb.write_misses                       702                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              510737                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          596783414                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         136234872                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         53053376                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       599929439                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595654                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               120159564                       # ITB accesses
system.cpu.itb.fetch_acv                          204                       # ITB acv
system.cpu.itb.fetch_hits                   120131250                       # ITB hits
system.cpu.itb.fetch_misses                     28314                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13903     82.40%     82.76% # number of callpals executed
system.cpu.kern.callpal::rdps                    1460      8.65%     91.41% # number of callpals executed
system.cpu.kern.callpal::rti                     1219      7.22%     98.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16873                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      46298                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4400     27.85%     27.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.09%     27.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     660      4.18%     32.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10722     67.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15797                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4361     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      660      7.02%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4361     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9397                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             632443717500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29465500      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               910927500      0.14%     98.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10738609500      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         644122720000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991136                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.406734                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.594860                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1155                      
system.cpu.kern.mode_good::user                  1153                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1276                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1153                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.905172                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.949445                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20784972500      3.23%      3.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         623256262500     96.76%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             81433000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1289431580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48454899      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               543635171     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5144436      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504577      0.07%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              120534312     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49523306      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12210      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9003      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               237109      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                768055375                       # Class of committed instruction
system.cpu.quiesceCycles                       632200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       689502141                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7483                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5458827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10917580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2032822709                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2032822709                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2032822709                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2032822709                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117810.646711                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117810.646711                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117810.646711                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117810.646711                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            83                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    20.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169116274                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169116274                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169116274                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169116274                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67755.217270                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67755.217270                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67755.217270                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67755.217270                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4832485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4832485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123909.871795                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123909.871795                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2882485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2882485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73909.871795                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73909.871795                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2027990224                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2027990224                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117796.829926                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117796.829926                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166233789                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166233789                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67741.274919                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67741.274919                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5307372                       # Transaction distribution
system.membus.trans_dist::WriteReq               1210                       # Transaction distribution
system.membus.trans_dist::WriteResp              1210                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       225165                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5030998                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202590                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134610                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134610                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5030998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        275929                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15087006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15087006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1231504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1234814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16356332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    643584512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    643584512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39580736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39587441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               684273905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6025                       # Total snoops (count)
system.membus.snoopTraffic                     385600                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5460412                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001370                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036994                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5452929     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7483      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5460412                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3451500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32373360580                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2221886750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26562738500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      321600640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26272000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          347872768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    321600640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     321600640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14410560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14410560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5025010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          410500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5435512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       225165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             225165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         498580993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40729769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             539310960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    498580993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        498580993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22340849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22340849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22340849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        498580993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40729769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            561651809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5209000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4865476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    407943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000642376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       321630                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       321630                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15600239                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4891531                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5435512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5248873                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5435512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5248873                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 162091                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39873                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            863121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            153543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            530107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            221013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            272919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            291246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             98394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           302973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           383141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           420330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           251278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           738010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            841689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            185770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            108149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            533440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            323676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           300053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           354746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           416783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           242041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           732238                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55938064000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26367105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            154814707750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10607.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29357.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        70                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4474954                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4237650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5435512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5248873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5104061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  163788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 310098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 321954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 323491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 322195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 322062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 321832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 322004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 322380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 322672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 321990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 321854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 321798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 321497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 321727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 321650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    243                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1769840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.061321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.259801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.864794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       426975     24.13%     24.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       409135     23.12%     47.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       239479     13.53%     60.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155726      8.80%     69.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109144      6.17%     75.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91488      5.17%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61069      3.45%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46290      2.62%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230534     13.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1769840                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       321630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.395952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.185862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2479      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28137      8.75%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        287017     89.24%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2824      0.88%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           572      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           236      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           108      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            68      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            50      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            32      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            18      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            24      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        321630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       321630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           291998     90.79%     90.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2541      0.79%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22863      7.11%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2585      0.80%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1444      0.45%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        321630                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337498944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10373824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               333376640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               347872768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335927872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       523.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       516.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    539.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    520.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  645028507000                       # Total gap between requests
system.mem_ctrls.avgGap                      60371.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    311390464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26108352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    333376640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 482752045.019045472145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40476063.904375329614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 198.439801170141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 516837454.346637010574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5025010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       410500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5248873                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 140350808000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14463599500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       300250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15704732202250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27930.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35234.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    150125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2992019.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6219254160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3305634750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19341153300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13952950380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50918621520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     231138816150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53049032160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       377925462420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.901981                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135640754500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21539180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 487851955500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6417310620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3410908050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18311072640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13238081820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50918621520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     228147169440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55568313600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       376011477690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.934710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142380044000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21539180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 481112666000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18426                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18426                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1410                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6705                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108841                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1734000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2100000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89977709                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              683500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1016500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    132690.364310                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       161500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    644709889500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    116466436                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        116466436                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    116466436                       # number of overall hits
system.cpu.icache.overall_hits::total       116466436                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5030997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5030997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5030997                       # number of overall misses
system.cpu.icache.overall_misses::total       5030997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 312817696500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 312817696500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 312817696500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 312817696500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    121497433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    121497433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    121497433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    121497433                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041408                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041408                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62178.072557                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62178.072557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62178.072557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62178.072557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5030998                       # number of writebacks
system.cpu.icache.writebacks::total           5030998                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5030997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5030997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5030997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5030997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 307786698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 307786698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 307786698500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 307786698500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041408                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041408                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041408                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041408                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61178.072358                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61178.072358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61178.072358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61178.072358                       # average overall mshr miss latency
system.cpu.icache.replacements                5030998                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    116466436                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       116466436                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5030997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5030997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 312817696500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 312817696500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    121497433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    121497433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62178.072557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62178.072557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5030997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5030997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 307786698500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 307786698500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61178.072358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61178.072358                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           121505303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5031510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.148874                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         248025864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        248025864                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    168612115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        168612115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    168612115                       # number of overall hits
system.cpu.dcache.overall_hits::total       168612115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       551295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         551295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       551295                       # number of overall misses
system.cpu.dcache.overall_misses::total        551295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36805998500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36805998500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36805998500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36805998500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    169163410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    169163410                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    169163410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    169163410                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66762.801223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66762.801223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66762.801223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66762.801223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       207949                       # number of writebacks
system.cpu.dcache.writebacks::total            207949                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       409059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       409059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       409059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       409059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1655                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1655                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27419606000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27419606000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27419606000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27419606000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87664000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87664000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002418                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67030.931968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67030.931968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67030.931968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67030.931968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 52969.184290                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 52969.184290                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 410500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    119338925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       119338925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       309489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        309489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21376673500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21376673500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    119648414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    119648414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69070.866816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69070.866816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       274445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       274445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18761922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18761922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87664000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87664000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68363.141977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68363.141977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196997.752809                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196997.752809                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49273190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49273190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       241806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15429325000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15429325000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49514996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49514996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63808.693746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63808.693746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       134614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1210                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8657683500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8657683500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64314.881810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64314.881810                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10778                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10778                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1446                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1446                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    107805500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107805500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.118292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74554.287690                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74554.287690                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1445                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1445                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    106285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    106285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.118210                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118210                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73553.633218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73553.633218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 645031890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           169098882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            411524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            410.908919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         338786170                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        338786170                       # Number of data accesses

---------- End Simulation Statistics   ----------
