// Seed: 3334385178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    module_0,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_27;
  id_28(
      .id_0(1), .id_1(1 - id_6), .id_2(1'b0 - ~id_21), .id_3(1), .id_4(id_7), .id_5(id_23), .id_6(1)
  );
  assign id_7 = 1 ? id_19 : id_11;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  tri1  id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9
  );
  wand id_11 = 1;
  wire id_12;
endmodule
