Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:26:14 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0087     -0.0087

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0208      1.0700    0.0000     -0.0087 r    (46.20,11.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0418      1.0500    0.0840      0.0753 f    (45.95,11.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0111
  U304/I (INVD1BWP16P90CPD)                                                                               0.0421      1.0700    0.0016      0.0769 f    (48.73,15.12)
  U304/ZN (INVD1BWP16P90CPD)                                                                              0.0425      1.0500    0.0388      0.1157 r    (48.66,15.13)
  n396 (net)                                                                           8      0.0109
  U256/A2 (NR2SKPBD1BWP16P90CPD)                                                                          0.0425      1.0700    0.0003      0.1160 r    (48.10,14.54)
  U256/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0435      1.0500    0.0405      0.1565 f    (47.98,14.54)
  n222 (net)                                                                           3      0.0049
  U257/B1 (IND2D2BWP16P90CPD)                                                                             0.0435      1.0700    0.0002      0.1566 f    (48.84,12.87)
  U257/ZN (IND2D2BWP16P90CPD)                                                                             0.0240      1.0500    0.0264      0.1830 r    (48.84,12.87)
  n220 (net)                                                                           7      0.0083
  U262/A1 (INR2D1BWP16P90CPD)                                                                             0.0241      1.0700    0.0003      0.1833 r    (51.15,14.58)
  U262/ZN (INR2D1BWP16P90CPD)                                                                             0.0202      1.0500    0.0268      0.2101 r    (51.29,14.54)
  n139 (net)                                                                           2      0.0022
  U305/A1 (INR3D1BWP16P90CPD)                                                                             0.0202      1.0700    0.0001      0.2101 r    (53.50,15.06)
  U305/ZN (INR3D1BWP16P90CPD)                                                                             0.0271      1.0500    0.0281      0.2382 r    (53.69,15.12)
  n141 (net)                                                                           1      0.0012
  U276/B (IAO21D1BWP16P90CPD)                                                                             0.0271      1.0700    0.0001      0.2383 r    (54.34,12.75)
  U276/ZN (IAO21D1BWP16P90CPD)                                                                            0.0277      1.0500    0.0246      0.2629 f    (54.35,12.81)
  n145 (net)                                                                           3      0.0051
  U547/I (INVD1BWP16P90CPD)                                                                               0.0277      1.0700    0.0002      0.2631 f    (54.88,12.82)
  U547/ZN (INVD1BWP16P90CPD)                                                                              0.0120      1.0500    0.0138      0.2769 r    (54.95,12.82)
  n458 (net)                                                                           2      0.0017
  U285/B1 (INR2D1BWP16P90CPD)                                                                             0.0120      1.0700    0.0000      0.2769 r    (55.41,12.24)
  U285/ZN (INR2D1BWP16P90CPD)                                                                             0.0123      1.0500    0.0129      0.2899 f    (55.43,12.24)
  n455 (net)                                                                           1      0.0019
  U280/A2 (AOI22D2BWP16P90CPD)                                                                            0.0123      1.0700    0.0001      0.2900 f    (54.77,13.90)
  U280/ZN (AOI22D2BWP16P90CPD)                                                                            0.0127      1.0500    0.0125      0.3025 r    (54.92,13.95)
  n454 (net)                                                                           1      0.0010
  U284/A1 (ND2SKND1BWP16P90CPD)                                                                           0.0127      1.0700    0.0000      0.3025 r    (56.05,13.34)
  U284/ZN (ND2SKND1BWP16P90CPD)                                                                           0.0102      1.0500    0.0115      0.3140 f    (56.08,13.39)
  n472 (net)                                                                           1      0.0010
  U281/B1 (INR2D1BWP16P90CPD)                                                                             0.0102      1.0700    0.0001      0.3141 f    (56.40,11.66)
  U281/ZN (INR2D1BWP16P90CPD)                                                                             0.0126      1.0500    0.0119      0.3260 r    (56.42,11.66)
  n255 (net)                                                                           1      0.0012
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0126      1.0700    0.0001      0.3260 r    (58.39,12.21)     s, n
  data arrival time                                                                                                                         0.3260

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (propagated)                                                                                             -0.0144      0.5856
  clock reconvergence pessimism                                                                                                 0.0046      0.5902
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0214      0.9300    0.0000      0.5902 f    (60.51,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5602
  duty cycle clock jitter                                                                                                      -0.0090      0.5512
  library setup time                                                                                                  1.0000   -0.0092      0.5420
  data required time                                                                                                                        0.5420
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5420
  data arrival time                                                                                                                        -0.3260
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2159



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0056      1.0500    0.0012      0.5012 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0012
  FTB_1__39/I (BUFFSKND1BWP16P90CPD)                                                                      0.0055      1.0700    0.0000      0.5012 r    (58.71,12.82)     s
  FTB_1__39/Z (BUFFSKND1BWP16P90CPD)                                                                      0.0479      1.0500    0.0344      0.5356 r    (58.56,12.82)     s
  aps_rename_1_ (net)                                                                  7      0.0106
  FTB_2__40/I (CKBD1BWP16P90CPD)                                                                          0.0477      1.0700    0.0006      0.5362 r    (59.12,18.00)     s
  FTB_2__40/Z (CKBD1BWP16P90CPD)                                                                          0.0290      1.0500    0.0333      0.5695 r    (59.27,18.00)     s
  ropt_net_155 (net)                                                                   1      0.0067
  ropt_mt_inst_1231/I (CKBD14BWP16P90CPDULVT)                                                             0.0290      1.0700    0.0002      0.5697 r    (59.01,19.15)
  ropt_mt_inst_1231/Z (CKBD14BWP16P90CPDULVT)                                                             0.0241      1.0500    0.0222      0.5919 r    (59.91,19.15)
  dbg_datm_si[0] (net)                                                                 1      0.1004
  dbg_datm_si[0] (out)                                                                                    0.0298      1.0700    0.0072      0.5991 r    (61.75,17.01)
  data arrival time                                                                                                                         0.5991

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock reconvergence pessimism                                                                                                 0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  cycle clock jitter                                                                                                           -0.0070      1.1630
  output external delay                                                                                                        -0.5000      0.6630
  data required time                                                                                                                        0.6630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6630
  data arrival time                                                                                                                        -0.5991
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0639



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0065      1.0500    0.0024      0.5024 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0023
  U280/A1 (AOI22D2BWP16P90CPD)                                                                            0.0064      1.0700    0.0000      0.5025 f    (54.78,13.97)
  U280/ZN (AOI22D2BWP16P90CPD)                                                                            0.0127      1.0500    0.0102      0.5127 r    (54.92,13.95)
  n454 (net)                                                                           1      0.0010
  U284/A1 (ND2SKND1BWP16P90CPD)                                                                           0.0127      1.0700    0.0000      0.5127 r    (56.05,13.34)
  U284/ZN (ND2SKND1BWP16P90CPD)                                                                           0.0102      1.0500    0.0115      0.5243 f    (56.08,13.39)
  n472 (net)                                                                           1      0.0010
  U281/B1 (INR2D1BWP16P90CPD)                                                                             0.0102      1.0700    0.0001      0.5243 f    (56.40,11.66)
  U281/ZN (INR2D1BWP16P90CPD)                                                                             0.0126      1.0500    0.0119      0.5362 r    (56.42,11.66)
  n255 (net)                                                                           1      0.0012
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0126      1.0700    0.0001      0.5363 r    (58.39,12.21)     s, n
  data arrival time                                                                                                                         0.5363

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (propagated)                                                                                             -0.0144      0.5856
  clock reconvergence pessimism                                                                                                 0.0000      0.5856
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0214      0.9300    0.0000      0.5856 f    (60.51,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5556
  duty cycle clock jitter                                                                                                      -0.0090      0.5466
  library setup time                                                                                                  1.0000   -0.0092      0.5374
  data required time                                                                                                                        0.5374
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5374
  data arrival time                                                                                                                        -0.5363
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0011



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (propagated)                                                                                             -0.0096      0.5904

  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0215      1.0700    0.0000      0.5904 f    (60.51,12.24)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNSNQD4BWP16P90CPDULVT)                                                     0.0043      1.0500    0.0356      0.6260 r    (60.09,12.24)     s, n
  n256 (net)                                                                           1      0.0016
  U297/I (CKND2BWP16P90CPDLVT)                                                                            0.0043      1.0700    0.0001      0.6261 r    (59.17,10.51)
  U297/ZN (CKND2BWP16P90CPDLVT)                                                                           0.0100      1.0500    0.0075      0.6336 f    (59.21,10.51)
  ropt_net_152 (net)                                                                   1      0.0054
  ropt_mt_inst_1227/I (CKBD14BWP16P90CPDULVT)                                                             0.0100      1.0700    0.0001      0.6337 f    (59.01,11.09)
  ropt_mt_inst_1227/Z (CKBD14BWP16P90CPDULVT)                                                             0.0248      1.0500    0.0187      0.6525 f    (59.91,11.09)
  tdo (net)                                                                            1      0.1004
  tdo (out)                                                                                               0.0300      1.0700    0.0071      0.6596 f    (61.75,11.97)
  data arrival time                                                                                                                         0.6596

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock reconvergence pessimism                                                                                                 0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  duty cycle clock jitter                                                                                                      -0.0090      1.1610
  output external delay                                                                                                        -0.5000      0.6610
  data required time                                                                                                                        0.6610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6610
  data arrival time                                                                                                                        -0.6596
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0014


1
