Analysis & Synthesis report for rv32i_core_udp
Tue Apr 30 23:53:32 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|state
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Physical Synthesis Netlist Optimizations
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (No Restructuring Performed)
 19. Source assignments for rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component|altsyncram_k8k1:auto_generated
 20. Source assignments for rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated
 21. Source assignments for rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0|altsyncram_trd1:auto_generated
 22. Source assignments for rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1|altsyncram_trd1:auto_generated
 23. Parameter Settings for User Entity Instance: Top-level Entity: |rv32i_top
 24. Parameter Settings for User Entity Instance: sys_pll:sys_pll_inst0|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0
 26. Parameter Settings for User Entity Instance: rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0
 27. Parameter Settings for User Entity Instance: rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0
 30. Parameter Settings for Inferred Entity Instance: rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "rv32i_pipeline:rv32i_pipeline_inst0"
 34. Port Connectivity Checks: "rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component"
 35. Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0"
 36. Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0"
 37. Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0"
 38. Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 30 23:53:32 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; rv32i_core_udp                                  ;
; Top-level Entity Name              ; rv32i_top                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,807                                           ;
;     Total combinational functions  ; 4,330                                           ;
;     Dedicated logic registers      ; 1,463                                           ;
; Total registers                    ; 1463                                            ;
; Total pins                         ; 16                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 26,624                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; rv32i_top          ; rv32i_core_udp     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library    ;
+--------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+------------+
; rtl/rv32i_core/rv32i_alu_op.vh                                                                         ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu_op.vh                        ;            ;
; rtl/rv32i_core/rv32i_bus_constants.vh                                                                  ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_bus_constants.vh                 ;            ;
; rtl/rv32i_core/rv32i_csr_addr_map.vh                                                                   ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_addr_map.vh                  ;            ;
; rtl/rv32i_core/rv32i_ctrl_constants.vh                                                                 ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh                ;            ;
; rtl/rv32i_core/rv32i_load_data.vh                                                                      ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_load_data.vh                     ;            ;
; rtl/rv32i_core/rv32i_md_constants.vh                                                                   ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_md_constants.vh                  ;            ;
; rtl/rv32i_core/rv32i_opcodes.vh                                                                        ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh                       ;            ;
; rtl/rv32i_core/rv32i_platform_constants.vh                                                             ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_platform_constants.vh            ;            ;
; rtl/rv32i_core/rv32i_store_data.vh                                                                     ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_store_data.vh                    ;            ;
; rtl/rv32i_sys_clk/sys_pll.v                                                                            ; yes             ; User Wizard-Generated File   ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v                           ;            ;
; rtl/rv32i_top.v                                                                                        ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v                                       ;            ;
; rtl/rv32i_core/rv32i_src_b_mux.v                                                                       ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v                      ;            ;
; rtl/rv32i_core/rv32i_src_a_mux.v                                                                       ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v                      ;            ;
; rtl/rv32i_core/rv32i_regfile.v                                                                         ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v                        ;            ;
; rtl/rv32i_core/rv32i_pipeline.v                                                                        ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v                       ;            ;
; rtl/rv32i_core/rv32i_PC_mux.v                                                                          ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v                         ;            ;
; rtl/rv32i_core/rv32i_opcode_decode.v                                                                   ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v                  ;            ;
; rtl/rv32i_core/rv32i_mul_div_ctrl.v                                                                    ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v                   ;            ;
; rtl/rv32i_core/rv32i_mul_div.v                                                                         ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v                        ;            ;
; rtl/rv32i_core/rv32i_imm_gen.v                                                                         ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v                        ;            ;
; rtl/rv32i_core/rv32i_ctrl.v                                                                            ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v                           ;            ;
; rtl/rv32i_core/rv32i_csr_file.v                                                                        ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v                       ;            ;
; rtl/rv32i_core/rv32i_alu.v                                                                             ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v                            ;            ;
; rtl/rv32i_core/rv32i_all_opcode_decode.v                                                               ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v              ;            ;
; rtl/icache/rv32i_icache.v                                                                              ; yes             ; User Wizard-Generated File   ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v                             ;            ;
; rtl/dcache/rv32i_dcache.v                                                                              ; yes             ; User Wizard-Generated File   ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v                             ;            ;
; rtl/rv32i_udp/rv32i_udp_cmd.vh                                                                         ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp_cmd.vh                        ;            ;
; rtl/rv32i_udp/rv32i_udp.v                                                                              ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v                             ;            ;
; rtl/rv32i_udp/rv32i_ipsend.v                                                                           ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v                          ;            ;
; rtl/rv32i_udp/rv32i_iprecieve.v                                                                        ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v                       ;            ;
; rtl/rv32i_udp/rv32i_crc.v                                                                              ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v                             ;            ;
; e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/rv32i_cken.v                         ; yes             ; Auto-Found Verilog HDL File  ; e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/rv32i_cken.v                         ; rv32i_cken ;
; e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v ; yes             ; Auto-Found Verilog HDL File  ; e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v ; rv32i_cken ;
; altpll.tdf                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                           ;            ;
; aglobal171.inc                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                       ;            ;
; stratix_pll.inc                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;            ;
; stratixii_pll.inc                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;            ;
; cycloneii_pll.inc                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;            ;
; db/sys_pll_altpll.v                                                                                    ; yes             ; Auto-Generated Megafunction  ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v                                   ;            ;
; altsyncram.tdf                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;            ;
; stratix_ram_block.inc                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;            ;
; lpm_mux.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;            ;
; lpm_decode.inc                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;            ;
; a_rdenreg.inc                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;            ;
; altrom.inc                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                           ;            ;
; altram.inc                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                           ;            ;
; altdpram.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                         ;            ;
; db/altsyncram_k8k1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_k8k1.tdf                                ;            ;
; db/altsyncram_o3r1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_o3r1.tdf                                ;            ;
; db/altsyncram_trd1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_trd1.tdf                                ;            ;
+--------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,807                                                                                                                                                   ;
;                                             ;                                                                                                                                                         ;
; Total combinational functions               ; 4330                                                                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                         ;
;     -- 4 input functions                    ; 2363                                                                                                                                                    ;
;     -- 3 input functions                    ; 1224                                                                                                                                                    ;
;     -- <=2 input functions                  ; 743                                                                                                                                                     ;
;                                             ;                                                                                                                                                         ;
; Logic elements by mode                      ;                                                                                                                                                         ;
;     -- normal mode                          ; 3406                                                                                                                                                    ;
;     -- arithmetic mode                      ; 924                                                                                                                                                     ;
;                                             ;                                                                                                                                                         ;
; Total registers                             ; 1463                                                                                                                                                    ;
;     -- Dedicated logic registers            ; 1463                                                                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                                                                       ;
;                                             ;                                                                                                                                                         ;
; I/O pins                                    ; 16                                                                                                                                                      ;
; Total memory bits                           ; 26624                                                                                                                                                   ;
;                                             ;                                                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                       ;
;                                             ;                                                                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                                                                       ;
;     -- PLLs                                 ; 1                                                                                                                                                       ;
;                                             ;                                                                                                                                                         ;
; Maximum fan-out node                        ; rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 1201                                                                                                                                                    ;
; Total fan-out                               ; 21502                                                                                                                                                   ;
; Average fan-out                             ; 3.61                                                                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name                 ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |rv32i_top                                                                   ; 4330 (45)           ; 1463 (29)                 ; 26624       ; 0            ; 0       ; 0         ; 16   ; 0            ; |rv32i_top                                                                                                                                         ; rv32i_top                   ; work         ;
;    |rv32i_cken:rv32i_cken_inst0|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_cken:rv32i_cken_inst0                                                                                                             ; rv32i_cken                  ; rv32i_cken   ;
;       |rv32i_cken_altclkctrl_0:altclkctrl_0|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0                                                                        ; rv32i_cken_altclkctrl_0     ; rv32i_cken   ;
;          |rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component      ; rv32i_cken_altclkctrl_0_sub ; rv32i_cken   ;
;    |rv32i_dcache:rv32i_dcache_inst0|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_dcache:rv32i_dcache_inst0                                                                                                         ; rv32i_dcache                ; work         ;
;       |altsyncram:altsyncram_component|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component                                                                         ; altsyncram                  ; work         ;
;          |altsyncram_o3r1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated                                          ; altsyncram_o3r1             ; work         ;
;    |rv32i_icache:rv32i_icache_inst0|                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_icache:rv32i_icache_inst0                                                                                                         ; rv32i_icache                ; work         ;
;       |altsyncram:altsyncram_component|                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component                                                                         ; altsyncram                  ; work         ;
;          |altsyncram_k8k1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component|altsyncram_k8k1:auto_generated                                          ; altsyncram_k8k1             ; work         ;
;    |rv32i_pipeline:rv32i_pipeline_inst0|                                     ; 3643 (380)          ; 1060 (227)                ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0                                                                                                     ; rv32i_pipeline              ; work         ;
;       |rv32i_PC_mux:PCmux|                                                   ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux                                                                                  ; rv32i_PC_mux                ; work         ;
;       |rv32i_alu:ALU_inst0|                                                  ; 714 (714)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0                                                                                 ; rv32i_alu                   ; work         ;
;       |rv32i_csr_file:csr|                                                   ; 1237 (1237)         ; 521 (521)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr                                                                                  ; rv32i_csr_file              ; work         ;
;       |rv32i_ctrl:ctrl|                                                      ; 131 (65)            ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl                                                                                     ; rv32i_ctrl                  ; work         ;
;          |rv32i_all_opcode_decode:rv32i_aopc_deco_inst0|                     ; 65 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0                                       ; rv32i_all_opcode_decode     ; work         ;
;             |rv32i_opcode_decode:rv32i_opcde_inst0|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0|rv32i_opcode_decode:rv32i_opcde_inst0 ; rv32i_opcode_decode         ; work         ;
;          |rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0                                              ; rv32i_mul_div_ctrl          ; work         ;
;       |rv32i_imm_gen:imm_gen|                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_imm_gen:imm_gen                                                                               ; rv32i_imm_gen               ; work         ;
;       |rv32i_mul_div:md|                                                     ; 844 (844)           ; 205 (205)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md                                                                                    ; rv32i_mul_div               ; work         ;
;       |rv32i_regfile:regfile_inst0|                                          ; 12 (12)             ; 88 (88)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0                                                                         ; rv32i_regfile               ; work         ;
;          |altsyncram:data_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0                                                   ; altsyncram                  ; work         ;
;             |altsyncram_trd1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0|altsyncram_trd1:auto_generated                    ; altsyncram_trd1             ; work         ;
;          |altsyncram:data_rtl_1|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1                                                   ; altsyncram                  ; work         ;
;             |altsyncram_trd1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1|altsyncram_trd1:auto_generated                    ; altsyncram_trd1             ; work         ;
;       |rv32i_src_a_mux:src_a_mux|                                            ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_a_mux:src_a_mux                                                                           ; rv32i_src_a_mux             ; work         ;
;       |rv32i_src_b_mux:src_b_mux|                                            ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_b_mux:src_b_mux                                                                           ; rv32i_src_b_mux             ; work         ;
;    |rv32i_udp:rv32i_udp_inst0|                                               ; 641 (0)             ; 373 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_udp:rv32i_udp_inst0                                                                                                               ; rv32i_udp                   ; work         ;
;       |rv32i_crc:rv32i_crc_inst0|                                            ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0                                                                                     ; rv32i_crc                   ; work         ;
;       |rv32i_iprecieve:rv32i_iprecieve_inst0|                                ; 122 (122)           ; 207 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0                                                                         ; rv32i_iprecieve             ; work         ;
;       |rv32i_ipsend:rv32i_ipsend_inst0|                                      ; 483 (483)           ; 134 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0                                                                               ; rv32i_ipsend                ; work         ;
;    |sys_pll:sys_pll_inst0|                                                   ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|sys_pll:sys_pll_inst0                                                                                                                   ; sys_pll                     ; work         ;
;       |altpll:altpll_component|                                              ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|sys_pll:sys_pll_inst0|altpll:altpll_component                                                                                           ; altpll                      ; work         ;
;          |sys_pll_altpll:auto_generated|                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rv32i_top|sys_pll:sys_pll_inst0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                             ; sys_pll_altpll              ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component|altsyncram_k8k1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------------------------+
; N/A    ; altclkctrl   ; 17.1    ; N/A          ; N/A          ; |rv32i_top|rv32i_cken:rv32i_cken_inst0     ; E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rv32i_cken.qsys ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |rv32i_top|rv32i_dcache:rv32i_dcache_inst0 ; rtl/dcache/rv32i_dcache.v                                        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |rv32i_top|rv32i_icache:rv32i_icache_inst0 ; rtl/icache/rv32i_icache.v                                        ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |rv32i_top|sys_pll:sys_pll_inst0           ; rtl/rv32i_sys_clk/sys_pll.v                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|state       ;
+----------------------+--------------+----------------------+-----------------+--------------+
; Name                 ; state.s_done ; state.s_setup_output ; state.s_compute ; state.s_idle ;
+----------------------+--------------+----------------------+-----------------+--------------+
; state.s_idle         ; 0            ; 0                    ; 0               ; 0            ;
; state.s_compute      ; 0            ; 0                    ; 1               ; 1            ;
; state.s_setup_output ; 0            ; 1                    ; 0               ; 1            ;
; state.s_done         ; 1            ; 0                    ; 0               ; 1            ;
+----------------------+--------------+----------------------+-----------------+--------------+


+-------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                      ;
+---------------------------------------------------------------+---+
; Logic Cell Name                                               ;   ;
+---------------------------------------------------------------+---+
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|kill_DX~0 ;   ;
; Number of logic cells representing combinational loops        ; 1 ;
+---------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                      ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                                     ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|htif_state              ; Lost fanout                                                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|prev_ex_code_WB[2]         ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][15]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][13]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][12]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][11]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][10]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][9]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][8]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][7]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][6]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][5]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][4]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][3]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][2]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][1]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][0]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][31]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][29]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][28]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][27]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][25]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][23]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][22]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][21]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][20]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][19]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][18]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][17]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][16]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][15]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][14]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][13]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][12]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][11]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][10]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][9]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][8]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][7]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][6]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][3]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][1]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][0]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][17]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][18]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][19]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][21]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][22]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][23]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][24]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][25]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][26]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][27]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][28]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][29]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][30]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][3]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][6]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][9]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][10]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][11]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][12]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][13]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][14]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][15]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][16]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][17]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][18]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][20]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][22]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][24]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][25]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][26]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][27]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][28]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][29]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][0]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][2]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][5]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][6]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][7]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][9]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][10]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][11]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][12]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][13]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][14]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][15]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][16]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][17]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][18]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][20]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][22]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][24]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][25]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][26]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][27]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][28]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][29]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][0]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][1]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][2]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][3]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][5]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][6]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][13]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][14]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][15]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][16]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][17]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][18]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][19]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][21]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][22]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][29]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][30]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][31]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][0]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][1]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][2]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][3]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][4]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][5]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][6]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][7]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][8]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][9]           ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][10]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][11]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][12]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][13]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][14]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][15]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][16]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][17]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][18]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][19]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][20]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][22]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][23]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][24]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][25]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][26]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][27]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][28]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][29]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][30]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][31]          ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[6][21]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][28]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][28]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][27]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][27]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][26]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][26]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][25]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][25]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][24]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][24]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][23]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][23]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][20]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][20]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][12]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][12]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][11]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][11]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][10]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][10]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][9]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][9]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][8]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][8]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][7]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][7]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][4]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[5][4]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][31]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][31]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][30]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][30]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][23]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][23]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][21]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][21]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][19]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][19]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][8]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][8]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][4]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][4]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][3]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][3]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][1]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[4][1]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][31]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][31]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][30]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][30]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][23]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][23]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][21]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][21]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][19]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][19]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][8]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][8]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][7]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][7]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][5]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][5]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][4]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][4]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][2]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][2]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][1]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][1]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][0]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][0]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][31]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][31]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][20]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][20]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][16]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][16]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][2]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][2]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][4]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][4]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][5]       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][5]           ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][24]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][24]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][26]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][26]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][30]      ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[0][30]          ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][14]      ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mepc[1]                 ; Merged with rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mepc[0]             ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtvec[1]                ; Merged with rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtvec[0]            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|out_sel[1]                ; Merged with rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|op[1]                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[20..31] ; Merged with rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[19] ;
; data_mem_mask_reg[3]                                                           ; Merged with data_mem_mask_reg[2]                                                       ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mepc[0]                 ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtvec[0]                ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|had_ex_DX                  ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|b[63]                     ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[19]     ; Stuck at GND due to stuck port data_in                                                 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~32        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~31        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~30        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~29        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~28        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~27        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~26        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~25        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~24        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~23        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~22        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~21        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~20        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~19        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~18        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~17        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~16        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~15        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~14        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~13        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~12        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~11        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~10        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~9         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~8         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~7         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~6         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~5         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~4         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~3         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~2         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~1         ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~65        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~64        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~63        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~62        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~61        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~60        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~59        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~58        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~57        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~56        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~55        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~54        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~53        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~52        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~51        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~50        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~49        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~48        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~47        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~46        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~45        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~44        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~43        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~42        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~41        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~40        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~39        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~38        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~37        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~36        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~35        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data~34        ; Stuck at GND due to stuck port clock_enable                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|state~2                   ; Lost fanout                                                                            ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|state~3                   ; Lost fanout                                                                            ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|i[3,4]               ; Stuck at GND due to stuck port data_in                                                 ;
; Total Number of Removed Registers = 282                                        ;                                                                                        ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[3][16] ; Stuck at GND              ; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[19] ;
;                                                                       ; due to stuck port data_in ;                                                                            ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1463  ;
; Number of registers using Synchronous Clear  ; 333   ;
; Number of registers using Synchronous Load   ; 108   ;
; Number of registers using Asynchronous Clear ; 237   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 923   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[7]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[11]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[15]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[3]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[27]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[23]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[19]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[10]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[6]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[14]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[2]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[26]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[22]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[18]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[9]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[5]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[13]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[1]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[21]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[31]              ; 7       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[25]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[17]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[8]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[4]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[12]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[0]               ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[20]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[30]              ; 5       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[24]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[16]              ; 2       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[28]              ; 5       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0|Crc[29]              ; 3       ;
; rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0|state[0] ; 27      ;
; rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[4]                           ; 24      ;
; rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[1]                           ; 10      ;
; rv32i_pipeline:rv32i_pipeline_inst0|inst_DX[0]                           ; 10      ;
; Total number of inverted registers = 36                                  ;         ;
+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                    ;
+------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                               ; Action           ; Reason              ;
+------------------------------------------------------------------------------------+------------------+---------------------+
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0|Add0~9                     ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0|Add0~124                   ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0|Add1~1                     ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0|Mux31~4                    ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Add1~1                      ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Add1~14                     ; Deleted          ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Add2~1                      ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Add3~1                      ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Add4~1                      ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|cycle_full~9                ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|instret_full~10             ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mepc[2]~2                   ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|time_full~9                 ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|Add0~0                        ; Deleted          ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|Add0~1                        ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|Add1~2                        ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|Add5~1                        ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|Add5~168                      ; Modified         ; Timing optimization ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|Selector162~0                 ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add8~1                   ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add9~1                   ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add10~1                  ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add10~2                  ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add10~33                 ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add10~42                 ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Add14~1                  ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Mux58~7                  ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Mux152~0                 ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|Mux153~0                 ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[7]          ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[7]_OTERM43  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[7]_OTERM45  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[8]          ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[8]_OTERM39  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[8]_OTERM41  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[9]          ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[9]_OTERM35  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[9]_OTERM37  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[10]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[10]_OTERM31 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[10]_OTERM33 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[11]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[11]_OTERM27 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[11]_OTERM29 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[12]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[12]_OTERM23 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[12]_OTERM25 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[13]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[13]_OTERM17 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[13]_OTERM19 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[14]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[14]_OTERM11 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[14]_OTERM13 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[15]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[15]_OTERM1  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[15]_OTERM3  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[15]_OTERM5  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[16]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[16]_OTERM21 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[17]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[17]_OTERM15 ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[18]         ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[18]_OTERM7  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[18]_OTERM9  ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][16]_OTERM49      ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][16]~45           ; Deleted          ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][17]_OTERM53      ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[1][17]~16           ; Modified         ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][0]_OTERM47       ; Retimed Register ; Timing optimization ;
; rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][1]_OTERM51       ; Retimed Register ; Timing optimization ;
+------------------------------------------------------------------------------------+------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                         ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                         ; RAM Name                                                                   ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[0]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[1]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[2]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[3]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[4]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[5]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[6]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[7]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[8]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[9]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[10] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[11] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[12] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[13] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[14] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[15] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[16] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[17] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[18] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[19] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[20] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[21] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[22] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[23] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[24] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[25] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[26] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[27] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[28] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[29] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[30] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[31] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[32] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[33] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[34] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[35] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[36] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[37] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[38] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[39] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[40] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[41] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0_bypass[42] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[0]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[1]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[2]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[3]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[4]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[5]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[6]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[7]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[8]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[9]  ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[10] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[11] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[12] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[13] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[14] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[15] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[16] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[17] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[18] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[19] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[20] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[21] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[22] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[23] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[24] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[25] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[26] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[27] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[28] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[29] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[30] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[31] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[32] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[33] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[34] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[35] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[36] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[37] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[38] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[39] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[40] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[41] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1_bypass[42] ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1 ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mie[17]                                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtvec[21]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|cycle_full[43]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|cycle_full[21]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|time_full[35]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|time_full[28]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtimecmp[23]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtime_full[52]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mtime_full[0]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mscratch[14]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|to_host[31]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|from_host[20]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |rv32i_top|dmem_wen_reg                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0|mydata[23]                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|uses_md_WB                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mepc[20]                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |rv32i_top|icache_wr_addr[7]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mbadaddr[20]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0|byte_data[3]                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|instret_full[38]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|instret_full[23]                                           ;
; 4:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|b[6]                                                         ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|q[0]                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[18]                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mint                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|mecode[3]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|prev_ex_code_WB[1]                                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema[2][11]                                             ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|k[1]                                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|j[0]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|priv_stack[3]                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|priv_stack[0]                                              ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|check_buffer[13]                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|package_cnt[0]                                          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|p[3]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|b[55]                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|a[59]                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|a[20]                                                        ;
; 128:1              ; 2 bits    ; 170 LEs       ; 16 LEs               ; 154 LEs                ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|wb_src_sel_WB[1]                                              ;
; 12:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|i[3]                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|result[59]                                                   ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0|byte_counter[0]                                   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[12]                                                                ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[23]                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|state[1]                                                ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[24]                                                                ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md|result[30]                                                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|alu_out_WB[29]                                                                ;
; 18:1               ; 32 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|datain_reg[31]                                          ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0|state_counter[0]                                  ;
; 29:1               ; 2 bits    ; 38 LEs        ; 12 LEs               ; 26 LEs                 ; Yes        ; |rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0|state[1]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|ShiftRight0                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0|wfi_unkilled_DX ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|wb_data_WB[2]                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_b_mux:src_b_mux|Mux21                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_b_mux:src_b_mux|Mux5                                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux|Mux32                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux|Mux44                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux|Mux61                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux|Mux31                                                      ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux|Mux22                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_b_mux:src_b_mux|Mux14                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|Selector23                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|Selector5                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_b_mux:src_b_mux|Mux27                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rs1_data_bypassed[15]                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rs2_data_bypassed[24]                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|wdata_internal                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|wb_data_WB[21]                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|PC_src_sel[0]                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|wb_data_WB[9]                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0|Mux27                                                     ;
; 134:1              ; 2 bits    ; 178 LEs       ; 14 LEs               ; 164 LEs                ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0|Selector6       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0|Mux29                                                     ;
; 24:1               ; 24 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Selector68                                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Selector92                                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr|Selector96                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component|altsyncram_k8k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |rv32i_top ;
+------------------+-------+------------------------------------------------+
; Parameter Name   ; Value ; Type                                           ;
+------------------+-------+------------------------------------------------+
; risc_v2udp_ack   ; ack+  ; String                                         ;
; risc_v2udp_OK    ; OK!   ; String                                         ;
;                  ;       ;                                                ;
; risc_v2udp_ERROR ; ER!   ; String                                         ;
;                  ;       ;                                                ;
; udp2risc_v_nop   ; nop-  ; String                                         ;
; udp2risc_v_rst   ; rst-  ; String                                         ;
; udp2risc_v_prg   ; prg-  ; String                                         ;
; udp2risc_v_run   ; run-  ; String                                         ;
; udp2risc_v_held  ; hld-  ; String                                         ;
; udp2risc_v_RROM  ; rd00  ; String                                         ;
+------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_inst0|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------------+
; Parameter Name                ; Value                     ; Type                           ;
+-------------------------------+---------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                        ;
; PLL_TYPE                      ; AUTO                      ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                        ;
; LOCK_HIGH                     ; 1                         ; Untyped                        ;
; LOCK_LOW                      ; 1                         ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                        ;
; SKIP_VCO                      ; OFF                       ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                        ;
; BANDWIDTH                     ; 0                         ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                        ;
; DOWN_SPREAD                   ; 0                         ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                        ;
; DPA_DIVIDER                   ; 0                         ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                        ;
; VCO_MIN                       ; 0                         ; Untyped                        ;
; VCO_MAX                       ; 0                         ; Untyped                        ;
; VCO_CENTER                    ; 0                         ; Untyped                        ;
; PFD_MIN                       ; 0                         ; Untyped                        ;
; PFD_MAX                       ; 0                         ; Untyped                        ;
; M_INITIAL                     ; 0                         ; Untyped                        ;
; M                             ; 0                         ; Untyped                        ;
; N                             ; 1                         ; Untyped                        ;
; M2                            ; 1                         ; Untyped                        ;
; N2                            ; 1                         ; Untyped                        ;
; SS                            ; 1                         ; Untyped                        ;
; C0_HIGH                       ; 0                         ; Untyped                        ;
; C1_HIGH                       ; 0                         ; Untyped                        ;
; C2_HIGH                       ; 0                         ; Untyped                        ;
; C3_HIGH                       ; 0                         ; Untyped                        ;
; C4_HIGH                       ; 0                         ; Untyped                        ;
; C5_HIGH                       ; 0                         ; Untyped                        ;
; C6_HIGH                       ; 0                         ; Untyped                        ;
; C7_HIGH                       ; 0                         ; Untyped                        ;
; C8_HIGH                       ; 0                         ; Untyped                        ;
; C9_HIGH                       ; 0                         ; Untyped                        ;
; C0_LOW                        ; 0                         ; Untyped                        ;
; C1_LOW                        ; 0                         ; Untyped                        ;
; C2_LOW                        ; 0                         ; Untyped                        ;
; C3_LOW                        ; 0                         ; Untyped                        ;
; C4_LOW                        ; 0                         ; Untyped                        ;
; C5_LOW                        ; 0                         ; Untyped                        ;
; C6_LOW                        ; 0                         ; Untyped                        ;
; C7_LOW                        ; 0                         ; Untyped                        ;
; C8_LOW                        ; 0                         ; Untyped                        ;
; C9_LOW                        ; 0                         ; Untyped                        ;
; C0_INITIAL                    ; 0                         ; Untyped                        ;
; C1_INITIAL                    ; 0                         ; Untyped                        ;
; C2_INITIAL                    ; 0                         ; Untyped                        ;
; C3_INITIAL                    ; 0                         ; Untyped                        ;
; C4_INITIAL                    ; 0                         ; Untyped                        ;
; C5_INITIAL                    ; 0                         ; Untyped                        ;
; C6_INITIAL                    ; 0                         ; Untyped                        ;
; C7_INITIAL                    ; 0                         ; Untyped                        ;
; C8_INITIAL                    ; 0                         ; Untyped                        ;
; C9_INITIAL                    ; 0                         ; Untyped                        ;
; C0_MODE                       ; BYPASS                    ; Untyped                        ;
; C1_MODE                       ; BYPASS                    ; Untyped                        ;
; C2_MODE                       ; BYPASS                    ; Untyped                        ;
; C3_MODE                       ; BYPASS                    ; Untyped                        ;
; C4_MODE                       ; BYPASS                    ; Untyped                        ;
; C5_MODE                       ; BYPASS                    ; Untyped                        ;
; C6_MODE                       ; BYPASS                    ; Untyped                        ;
; C7_MODE                       ; BYPASS                    ; Untyped                        ;
; C8_MODE                       ; BYPASS                    ; Untyped                        ;
; C9_MODE                       ; BYPASS                    ; Untyped                        ;
; C0_PH                         ; 0                         ; Untyped                        ;
; C1_PH                         ; 0                         ; Untyped                        ;
; C2_PH                         ; 0                         ; Untyped                        ;
; C3_PH                         ; 0                         ; Untyped                        ;
; C4_PH                         ; 0                         ; Untyped                        ;
; C5_PH                         ; 0                         ; Untyped                        ;
; C6_PH                         ; 0                         ; Untyped                        ;
; C7_PH                         ; 0                         ; Untyped                        ;
; C8_PH                         ; 0                         ; Untyped                        ;
; C9_PH                         ; 0                         ; Untyped                        ;
; L0_HIGH                       ; 1                         ; Untyped                        ;
; L1_HIGH                       ; 1                         ; Untyped                        ;
; G0_HIGH                       ; 1                         ; Untyped                        ;
; G1_HIGH                       ; 1                         ; Untyped                        ;
; G2_HIGH                       ; 1                         ; Untyped                        ;
; G3_HIGH                       ; 1                         ; Untyped                        ;
; E0_HIGH                       ; 1                         ; Untyped                        ;
; E1_HIGH                       ; 1                         ; Untyped                        ;
; E2_HIGH                       ; 1                         ; Untyped                        ;
; E3_HIGH                       ; 1                         ; Untyped                        ;
; L0_LOW                        ; 1                         ; Untyped                        ;
; L1_LOW                        ; 1                         ; Untyped                        ;
; G0_LOW                        ; 1                         ; Untyped                        ;
; G1_LOW                        ; 1                         ; Untyped                        ;
; G2_LOW                        ; 1                         ; Untyped                        ;
; G3_LOW                        ; 1                         ; Untyped                        ;
; E0_LOW                        ; 1                         ; Untyped                        ;
; E1_LOW                        ; 1                         ; Untyped                        ;
; E2_LOW                        ; 1                         ; Untyped                        ;
; E3_LOW                        ; 1                         ; Untyped                        ;
; L0_INITIAL                    ; 1                         ; Untyped                        ;
; L1_INITIAL                    ; 1                         ; Untyped                        ;
; G0_INITIAL                    ; 1                         ; Untyped                        ;
; G1_INITIAL                    ; 1                         ; Untyped                        ;
; G2_INITIAL                    ; 1                         ; Untyped                        ;
; G3_INITIAL                    ; 1                         ; Untyped                        ;
; E0_INITIAL                    ; 1                         ; Untyped                        ;
; E1_INITIAL                    ; 1                         ; Untyped                        ;
; E2_INITIAL                    ; 1                         ; Untyped                        ;
; E3_INITIAL                    ; 1                         ; Untyped                        ;
; L0_MODE                       ; BYPASS                    ; Untyped                        ;
; L1_MODE                       ; BYPASS                    ; Untyped                        ;
; G0_MODE                       ; BYPASS                    ; Untyped                        ;
; G1_MODE                       ; BYPASS                    ; Untyped                        ;
; G2_MODE                       ; BYPASS                    ; Untyped                        ;
; G3_MODE                       ; BYPASS                    ; Untyped                        ;
; E0_MODE                       ; BYPASS                    ; Untyped                        ;
; E1_MODE                       ; BYPASS                    ; Untyped                        ;
; E2_MODE                       ; BYPASS                    ; Untyped                        ;
; E3_MODE                       ; BYPASS                    ; Untyped                        ;
; L0_PH                         ; 0                         ; Untyped                        ;
; L1_PH                         ; 0                         ; Untyped                        ;
; G0_PH                         ; 0                         ; Untyped                        ;
; G1_PH                         ; 0                         ; Untyped                        ;
; G2_PH                         ; 0                         ; Untyped                        ;
; G3_PH                         ; 0                         ; Untyped                        ;
; E0_PH                         ; 0                         ; Untyped                        ;
; E1_PH                         ; 0                         ; Untyped                        ;
; E2_PH                         ; 0                         ; Untyped                        ;
; E3_PH                         ; 0                         ; Untyped                        ;
; M_PH                          ; 0                         ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; CLK0_COUNTER                  ; G0                        ; Untyped                        ;
; CLK1_COUNTER                  ; G0                        ; Untyped                        ;
; CLK2_COUNTER                  ; G0                        ; Untyped                        ;
; CLK3_COUNTER                  ; G0                        ; Untyped                        ;
; CLK4_COUNTER                  ; G0                        ; Untyped                        ;
; CLK5_COUNTER                  ; G0                        ; Untyped                        ;
; CLK6_COUNTER                  ; E0                        ; Untyped                        ;
; CLK7_COUNTER                  ; E1                        ; Untyped                        ;
; CLK8_COUNTER                  ; E2                        ; Untyped                        ;
; CLK9_COUNTER                  ; E3                        ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                        ;
; M_TIME_DELAY                  ; 0                         ; Untyped                        ;
; N_TIME_DELAY                  ; 0                         ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                        ;
; VCO_POST_SCALE                ; 0                         ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                        ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                 ;
+-------------------------------+---------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0 ;
+------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------+
; risc_v2udp_ack   ; ack+  ; String                                                                      ;
; risc_v2udp_OK    ; OK!   ; String                                                                      ;
;                  ;       ;                                                                             ;
; risc_v2udp_ERROR ; ER!   ; String                                                                      ;
;                  ;       ;                                                                             ;
; udp2risc_v_nop   ; nop-  ; String                                                                      ;
; udp2risc_v_rst   ; rst-  ; String                                                                      ;
; udp2risc_v_prg   ; prg-  ; String                                                                      ;
; udp2risc_v_run   ; run-  ; String                                                                      ;
; udp2risc_v_held  ; hld-  ; String                                                                      ;
; udp2risc_v_RROM  ; rd00  ; String                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0 ;
+------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------+
; risc_v2udp_ack   ; ack+  ; String                                                                            ;
; risc_v2udp_OK    ; OK!   ; String                                                                            ;
;                  ;       ;                                                                                   ;
; risc_v2udp_ERROR ; ER!   ; String                                                                            ;
;                  ;       ;                                                                                   ;
; udp2risc_v_nop   ; nop-  ; String                                                                            ;
; udp2risc_v_rst   ; rst-  ; String                                                                            ;
; udp2risc_v_prg   ; prg-  ; String                                                                            ;
; udp2risc_v_run   ; run-  ; String                                                                            ;
; udp2risc_v_held  ; hld-  ; String                                                                            ;
; udp2risc_v_RROM  ; rd00  ; String                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_k8k1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_o3r1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; sys_pll:sys_pll_inst0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                     ;
; Entity Instance                           ; rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_pipeline:rv32i_pipeline_inst0"                                                                                                                                    ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ext_interrupts      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "ext_interrupts[23..1]" will be connected to GND. ;
; imem_wait           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; imem_addr[31..11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; imem_addr[1..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; imem_badmem_e       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; dmem_wait           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; dmem_addr[31..8]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; dmem_badmem_e       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; htif_pcr_req_valid  ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; htif_pcr_req_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; htif_pcr_req_rw     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; htif_pcr_req_addr   ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; htif_pcr_req_data   ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; htif_pcr_resp_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; htif_pcr_resp_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; htif_pcr_resp_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0"                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; board_IP  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; board_mac ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; IP_layer  ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (1 bits) it drives; bit(s) "IP_layer[159..1]" have no fanouts ;
; IP_layer  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; IP_Prtcl  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "IP_Prtcl[15..1]" have no fanouts   ;
; IP_Prtcl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; total_len ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; pc_IP     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "pc_IP[31..1]" have no fanouts      ;
; pc_IP     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; pc_mac    ; Output ; Warning  ; Output or bidir port (48 bits) is wider than the port expression (1 bits) it drives; bit(s) "pc_mac[47..1]" have no fanouts     ;
; pc_mac    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; state     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; UDP_layer ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (1 bits) it drives; bit(s) "UDP_layer[63..1]" have no fanouts  ;
; UDP_layer ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; CrcNext[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0"                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clr     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clr[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; state   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_udp:rv32i_udp_inst0"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; phy_eth_txer ; Output ; Info     ; Explicitly unconnected                                                              ;
; valid_ip_p   ; Output ; Info     ; Explicitly unconnected                                                              ;
; tx_finish    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; prg_data_len ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 1463                        ;
;     CLR               ; 3                           ;
;     ENA               ; 626                         ;
;     ENA CLR           ; 234                         ;
;     ENA SCLR          ; 52                          ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 243                         ;
;     SCLR SLD          ; 33                          ;
;     SLD               ; 64                          ;
;     plain             ; 197                         ;
; cycloneiii_lcell_comb ; 4331                        ;
;     arith             ; 924                         ;
;         2 data inputs ; 470                         ;
;         3 data inputs ; 454                         ;
;     normal            ; 3407                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 248                         ;
;         3 data inputs ; 770                         ;
;         4 data inputs ; 2363                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 24.90                       ;
; Average LUT depth     ; 10.23                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 30 23:53:04 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i_core_udp -c rv32i_core_udp
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "rv32i_cken.qsys"
Info (12250): 2019.04.30.23:53:16 Progress: Loading Altera_RISC_V_Core_UDP/rv32i_cken.qsys
Info (12250): 2019.04.30.23:53:16 Progress: Reading input file
Info (12250): 2019.04.30.23:53:16 Progress: Adding altclkctrl_0 [altclkctrl 17.1]
Info (12250): 2019.04.30.23:53:16 Progress: Parameterizing module altclkctrl_0
Info (12250): 2019.04.30.23:53:16 Progress: Building connections
Info (12250): 2019.04.30.23:53:16 Progress: Parameterizing connections
Info (12250): 2019.04.30.23:53:16 Progress: Validating
Info (12250): 2019.04.30.23:53:17 Progress: Done reading input file
Info (12250): 2019.04.30.23:53:17 : rv32i_cken.altclkctrl_0: Targeting device family: Cyclone IV E.
Info (12250): 2019.04.30.23:53:17 : rv32i_cken.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info (12250): Rv32i_cken: Generating rv32i_cken "rv32i_cken" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity rv32i_cken_altclkctrl_0.
Info (12250): Altclkctrl_0: "rv32i_cken" instantiated altclkctrl "altclkctrl_0"
Info (12250): Rv32i_cken: Done "rv32i_cken" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "rv32i_cken.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_sys_clk/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_top.v
    Info (12023): Found entity 1: rv32i_top File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_src_b_mux.v
    Info (12023): Found entity 1: rv32i_src_b_mux File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_src_a_mux.v
    Info (12023): Found entity 1: rv32i_src_a_mux File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_regfile.v
    Info (12023): Found entity 1: rv32i_regfile File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_pipeline.v
    Info (12023): Found entity 1: rv32i_pipeline File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_pc_mux.v
    Info (12023): Found entity 1: rv32i_PC_mux File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_opcode_decode.v
    Info (12023): Found entity 1: rv32i_opcode_decode File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_mul_div_ctrl.v
    Info (12023): Found entity 1: rv32i_mul_div_ctrl File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_mul_div.v
    Info (12023): Found entity 1: rv32i_mul_div File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_imm_gen.v
    Info (12023): Found entity 1: rv32i_imm_gen File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_ctrl.v
    Info (12023): Found entity 1: rv32i_ctrl File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_csr_file.v
    Info (12023): Found entity 1: rv32i_csr_file File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_alu.v
    Info (12023): Found entity 1: rv32i_alu File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_all_opcode_decode.v
    Info (12023): Found entity 1: rv32i_all_opcode_decode File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/icache/rv32i_icache.v
    Info (12023): Found entity 1: rv32i_icache File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dcache/rv32i_dcache.v
    Info (12023): Found entity 1: rv32i_dcache File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_udp.v
    Info (12023): Found entity 1: rv32i_udp File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_ipsend.v
    Info (12023): Found entity 1: rv32i_ipsend File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_iprecieve.v
    Info (12023): Found entity 1: rv32i_iprecieve File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_crc.v
    Info (12023): Found entity 1: rv32i_crc File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/rv32i_cken/rv32i_cken.v
    Info (12023): Found entity 1: rv32i_cken File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/rv32i_cken.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v
    Info (12023): Found entity 1: rv32i_cken_altclkctrl_0_sub File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: rv32i_cken_altclkctrl_0 File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at rv32i_top.v(146): created implicit net for "data_o_valid" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at rv32i_top.v(248): created implicit net for "rv32i_global_clk" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 248
Warning (10236): Verilog HDL Implicit Net warning at rv32i_top.v(331): created implicit net for "ext_interrupts" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 331
Warning (10236): Verilog HDL Implicit Net warning at rv32i_udp.v(87): created implicit net for "IP_layer" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at rv32i_udp.v(88): created implicit net for "IP_Ptrcl" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at rv32i_udp.v(91): created implicit net for "pc_IP" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at rv32i_udp.v(92): created implicit net for "pc_mac" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at rv32i_udp.v(97): created implicit net for "UDP_layer" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 97
Info (12127): Elaborating entity "rv32i_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at rv32i_top.v(75): object "prg_data_len_reg" assigned a value but never read File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 75
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 124
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_inst0|altpll:altpll_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_inst0|altpll:altpll_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v Line: 103
Info (12133): Instantiated megafunction "sys_pll:sys_pll_inst0|altpll:altpll_component" with the following parameter: File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_inst0|altpll:altpll_component|sys_pll_altpll:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rv32i_udp" for hierarchy "rv32i_udp:rv32i_udp_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 156
Info (12128): Elaborating entity "rv32i_ipsend" for hierarchy "rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 63
Warning (10030): Net "mema2.data_a" at rv32i_ipsend.v(41) has no driver or initial value, using a default initial value '0' File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v Line: 41
Warning (10030): Net "mema2.waddr_a" at rv32i_ipsend.v(41) has no driver or initial value, using a default initial value '0' File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v Line: 41
Warning (10030): Net "mema2.we_a" at rv32i_ipsend.v(41) has no driver or initial value, using a default initial value '0' File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v Line: 41
Info (12128): Elaborating entity "rv32i_crc" for hierarchy "rv32i_udp:rv32i_udp_inst0|rv32i_crc:rv32i_crc_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 72
Info (12128): Elaborating entity "rv32i_iprecieve" for hierarchy "rv32i_udp:rv32i_udp_inst0|rv32i_iprecieve:rv32i_iprecieve_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v Line: 98
Info (12128): Elaborating entity "rv32i_icache" for hierarchy "rv32i_icache:rv32i_icache_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 251
Info (12128): Elaborating entity "altsyncram" for hierarchy "rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v Line: 90
Info (12130): Elaborated megafunction instantiation "rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v Line: 90
Info (12133): Instantiated megafunction "rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component" with the following parameter: File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8k1.tdf
    Info (12023): Found entity 1: altsyncram_k8k1 File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_k8k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k8k1" for hierarchy "rv32i_icache:rv32i_icache_inst0|altsyncram:altsyncram_component|altsyncram_k8k1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rv32i_dcache" for hierarchy "rv32i_dcache:rv32i_dcache_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 305
Info (12128): Elaborating entity "altsyncram" for hierarchy "rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v Line: 94
Info (12130): Elaborated megafunction instantiation "rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v Line: 94
Info (12133): Instantiated megafunction "rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component" with the following parameter: File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3r1.tdf
    Info (12023): Found entity 1: altsyncram_o3r1 File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_o3r1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o3r1" for hierarchy "rv32i_dcache:rv32i_dcache_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rv32i_cken" for hierarchy "rv32i_cken:rv32i_cken_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 318
Info (12128): Elaborating entity "rv32i_cken_altclkctrl_0" for hierarchy "rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/rv32i_cken.v Line: 16
Info (12128): Elaborating entity "rv32i_cken_altclkctrl_0_sub" for hierarchy "rv32i_cken:rv32i_cken_inst0|rv32i_cken_altclkctrl_0:altclkctrl_0|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v Line: 119
Info (12128): Elaborating entity "rv32i_pipeline" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 357
Info (12128): Elaborating entity "rv32i_ctrl" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 166
Info (12128): Elaborating entity "rv32i_all_opcode_decode" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v Line: 243
Info (12128): Elaborating entity "rv32i_opcode_decode" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0|rv32i_opcode_decode:rv32i_opcde_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v Line: 78
Info (12128): Elaborating entity "rv32i_mul_div_ctrl" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_ctrl:ctrl|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v Line: 260
Info (12128): Elaborating entity "rv32i_PC_mux" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_PC_mux:PCmux" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 177
Info (12128): Elaborating entity "rv32i_regfile" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 229
Info (12128): Elaborating entity "rv32i_imm_gen" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_imm_gen:imm_gen" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 235
Info (12128): Elaborating entity "rv32i_src_a_mux" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_a_mux:src_a_mux" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 242
Info (12128): Elaborating entity "rv32i_src_b_mux" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_src_b_mux:src_b_mux" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 249
Info (12128): Elaborating entity "rv32i_alu" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_alu:ALU_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 261
Info (12128): Elaborating entity "rv32i_mul_div" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 279
Info (10264): Verilog HDL Case Statement information at rv32i_mul_div.v(93): all case item expressions in this case statement are onehot File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v Line: 93
Info (12128): Elaborating entity "rv32i_csr_file" for hierarchy "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_csr_file:csr" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v Line: 356
Warning (276020): Inferred RAM node "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0|mema2" is uninferred due to inappropriate RAM size File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v Line: 41
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/rv32i_core_udp.ram0_rv32i_ipsend_23e51fdc.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|data_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "rv32i_pipeline:rv32i_pipeline_inst0|rv32i_regfile:regfile_inst0|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1 File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_trd1.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "E_RESET" is stuck at VCC File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'rv32i_core_udp.sdc'
Warning (332125): Found combinational loop of 29 nodes File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v Line: 63
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|kill_DX|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|system_wen~4|datad"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|system_wen~4|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|system_wen~5|datac"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|system_wen~5|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|illegal_region~1|datac"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|illegal_region~1|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~1|datad"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~1|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~2|dataa"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~2|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~3|dataa"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~3|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|new_ex_DX~0|dataa"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|new_ex_DX~0|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|stall_DX~7|dataa"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|stall_DX~7|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|kill_DX|datab"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|kill_DX|datad"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|csr_cmd[2]~0|datac"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|csr_cmd[2]~0|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~0|datab"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~0|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~1|dataa"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|illegal_access~15|dataa"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|illegal_access~15|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|illegal_access~17|datab"
    Warning (332126): Node "rv32i_pipeline_inst0|csr|illegal_access~17|combout"
    Warning (332126): Node "rv32i_pipeline_inst0|ctrl|ex_code_DX~2|datac"
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sys_pll_inst0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From E_TXC (Rise) to E_TXC (Rise) (setup and hold)
    Critical Warning (332169): From E_RXC (Rise) to E_TXC (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to E_TXC (Rise) (setup and hold)
    Critical Warning (332169): From E_TXC (Rise) to E_RXC (Rise) (setup and hold)
    Critical Warning (332169): From E_RXC (Rise) to E_RXC (Rise) (setup and hold)
    Critical Warning (332169): From E_RXC (Fall) to E_RXC (Rise) (setup and hold)
    Critical Warning (332169): From E_RXC (Rise) to E_RXC (Fall) (setup and hold)
    Critical Warning (332169): From E_RXC (Fall) to E_RXC (Fall) (setup and hold)
    Critical Warning (332169): From E_RXC (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From E_RXC (Fall) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From E_RXC (Fall) to sys_clk (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000        E_RXC
    Info (332111):   40.000        E_TXC
    Info (332111):   20.000      sys_clk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 541 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "E_RXER" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v Line: 15
Info (21057): Implemented 5146 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 5000 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 742 megabytes
    Info: Processing ended: Tue Apr 30 23:53:32 2019
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:47


