// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AXIvideo2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_in_TDATA,
        stream_in_TVALID,
        stream_in_TREADY,
        stream_in_TKEEP,
        stream_in_TSTRB,
        stream_in_TUSER,
        stream_in_TLAST,
        stream_in_TID,
        stream_in_TDEST,
        img_data_stream_0_V_din,
        img_data_stream_0_V_full_n,
        img_data_stream_0_V_write,
        img_data_stream_1_V_din,
        img_data_stream_1_V_full_n,
        img_data_stream_1_V_write,
        img_data_stream_2_V_din,
        img_data_stream_2_V_full_n,
        img_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_pp1_stage0 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_state8 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] stream_in_TDATA;
input   stream_in_TVALID;
output   stream_in_TREADY;
input  [2:0] stream_in_TKEEP;
input  [2:0] stream_in_TSTRB;
input  [0:0] stream_in_TUSER;
input  [0:0] stream_in_TLAST;
input  [0:0] stream_in_TID;
input  [0:0] stream_in_TDEST;
output  [7:0] img_data_stream_0_V_din;
input   img_data_stream_0_V_full_n;
output   img_data_stream_0_V_write;
output  [7:0] img_data_stream_1_V_din;
input   img_data_stream_1_V_full_n;
output   img_data_stream_1_V_write;
output  [7:0] img_data_stream_2_V_din;
input   img_data_stream_2_V_full_n;
output   img_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_in_TREADY;
reg img_data_stream_0_V_write;
reg img_data_stream_1_V_write;
reg img_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_in_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] exitcond_fu_333_p2;
wire   [0:0] brmerge_fu_348_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] ap_phi_mux_eol_2_phi_fu_295_p4;
reg    img_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond_reg_412;
reg    img_data_stream_1_V_blk_n;
reg    img_data_stream_2_V_blk_n;
reg   [0:0] eol_1_reg_198;
reg   [23:0] axi_data_V_1_reg_209;
reg   [10:0] t_V_3_reg_220;
reg   [0:0] eol_reg_231;
reg   [0:0] axi_last_V_2_reg_243;
reg   [23:0] p_Val2_s_reg_256;
reg   [23:0] tmp_data_V_reg_383;
reg   [0:0] tmp_last_V_reg_391;
wire   [0:0] exitcond5_fu_321_p2;
wire    ap_CS_fsm_state4;
wire   [10:0] i_V_fu_327_p2;
reg   [10:0] i_V_reg_407;
reg    ap_predicate_op50_read_state5;
reg    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [10:0] j_V_fu_339_p2;
wire   [7:0] tmp_96_fu_354_p1;
reg   [7:0] tmp_96_reg_425;
reg   [7:0] tmp_32_reg_430;
reg   [7:0] tmp_33_reg_435;
reg    ap_block_state8;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg   [0:0] axi_last_V_3_reg_268;
reg   [0:0] axi_last_V1_reg_167;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state3;
reg   [23:0] axi_data_V_3_reg_280;
reg   [23:0] axi_data_V1_reg_177;
reg   [10:0] t_V_reg_187;
reg   [0:0] ap_phi_mux_eol_1_phi_fu_201_p4;
reg   [23:0] ap_phi_mux_axi_data_V_1_phi_fu_212_p4;
reg   [0:0] ap_phi_mux_eol_phi_fu_235_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_axi_last_V_2_reg_243;
reg   [23:0] ap_phi_mux_p_Val2_s_phi_fu_260_p4;
wire   [23:0] ap_phi_reg_pp1_iter0_p_Val2_s_reg_256;
wire    ap_CS_fsm_state7;
reg   [0:0] eol_2_reg_292;
reg    ap_block_pp1_stage0_01001;
reg   [0:0] sof_1_fu_124;
wire   [0:0] tmp_user_V_fu_312_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_225;
reg    ap_condition_145;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((exitcond5_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((exitcond5_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        axi_data_V1_reg_177 <= tmp_data_V_reg_383;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        axi_data_V1_reg_177 <= axi_data_V_3_reg_280;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_412 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        axi_data_V_1_reg_209 <= p_Val2_s_reg_256;
    end else if (((exitcond5_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        axi_data_V_1_reg_209 <= axi_data_V1_reg_177;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        axi_data_V_3_reg_280 <= axi_data_V_1_reg_209;
    end else if ((~((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0)) & (eol_2_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        axi_data_V_3_reg_280 <= stream_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        axi_last_V1_reg_167 <= tmp_last_V_reg_391;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        axi_last_V1_reg_167 <= axi_last_V_3_reg_268;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_145)) begin
        if (((brmerge_fu_348_p2 == 1'd1) & (exitcond_fu_333_p2 == 1'd0))) begin
            axi_last_V_2_reg_243 <= ap_phi_mux_eol_1_phi_fu_201_p4;
        end else if (((brmerge_fu_348_p2 == 1'd0) & (exitcond_fu_333_p2 == 1'd0))) begin
            axi_last_V_2_reg_243 <= stream_in_TLAST;
        end else if ((1'b1 == 1'b1)) begin
            axi_last_V_2_reg_243 <= ap_phi_reg_pp1_iter0_axi_last_V_2_reg_243;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        axi_last_V_3_reg_268 <= eol_1_reg_198;
    end else if ((~((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0)) & (eol_2_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        axi_last_V_3_reg_268 <= stream_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_412 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        eol_1_reg_198 <= axi_last_V_2_reg_243;
    end else if (((exitcond5_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        eol_1_reg_198 <= axi_last_V1_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        eol_2_reg_292 <= eol_reg_231;
    end else if ((~((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0)) & (eol_2_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        eol_2_reg_292 <= stream_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_412 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        eol_reg_231 <= axi_last_V_2_reg_243;
    end else if (((exitcond5_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        eol_reg_231 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_145)) begin
        if (((brmerge_fu_348_p2 == 1'd1) & (exitcond_fu_333_p2 == 1'd0))) begin
            p_Val2_s_reg_256 <= ap_phi_mux_axi_data_V_1_phi_fu_212_p4;
        end else if (((brmerge_fu_348_p2 == 1'd0) & (exitcond_fu_333_p2 == 1'd0))) begin
            p_Val2_s_reg_256 <= stream_in_TDATA;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_256 <= ap_phi_reg_pp1_iter0_p_Val2_s_reg_256;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_333_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        sof_1_fu_124 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sof_1_fu_124 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_333_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t_V_3_reg_220 <= j_V_fu_339_p2;
    end else if (((exitcond5_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        t_V_3_reg_220 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_reg_187 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_reg_187 <= i_V_reg_407;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        exitcond_reg_412 <= exitcond_fu_333_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_reg_407 <= i_V_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_32_reg_430 <= {{ap_phi_mux_p_Val2_s_phi_fu_260_p4[15:8]}};
        tmp_33_reg_435 <= {{ap_phi_mux_p_Val2_s_phi_fu_260_p4[23:16]}};
        tmp_96_reg_425 <= tmp_96_fu_354_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((stream_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_data_V_reg_383 <= stream_in_TDATA;
        tmp_last_V_reg_391 <= stream_in_TLAST;
    end
end

always @ (*) begin
    if ((exitcond_fu_333_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state4) & (exitcond5_fu_321_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_axi_data_V_1_phi_fu_212_p4 = p_Val2_s_reg_256;
    end else begin
        ap_phi_mux_axi_data_V_1_phi_fu_212_p4 = axi_data_V_1_reg_209;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_eol_1_phi_fu_201_p4 = axi_last_V_2_reg_243;
    end else begin
        ap_phi_mux_eol_1_phi_fu_201_p4 = eol_1_reg_198;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_eol_phi_fu_235_p4 = axi_last_V_2_reg_243;
    end else begin
        ap_phi_mux_eol_phi_fu_235_p4 = eol_reg_231;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_225)) begin
        if ((brmerge_fu_348_p2 == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_260_p4 = ap_phi_mux_axi_data_V_1_phi_fu_212_p4;
        end else if ((brmerge_fu_348_p2 == 1'd0)) begin
            ap_phi_mux_p_Val2_s_phi_fu_260_p4 = stream_in_TDATA;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_260_p4 = ap_phi_reg_pp1_iter0_p_Val2_s_reg_256;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_260_p4 = ap_phi_reg_pp1_iter0_p_Val2_s_reg_256;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond5_fu_321_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        img_data_stream_0_V_blk_n = img_data_stream_0_V_full_n;
    end else begin
        img_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        img_data_stream_0_V_write = 1'b1;
    end else begin
        img_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        img_data_stream_1_V_blk_n = img_data_stream_1_V_full_n;
    end else begin
        img_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        img_data_stream_1_V_write = 1'b1;
    end else begin
        img_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        img_data_stream_2_V_blk_n = img_data_stream_2_V_full_n;
    end else begin
        img_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_reg_412 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        img_data_stream_2_V_write = 1'b1;
    end else begin
        img_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((eol_2_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((brmerge_fu_348_p2 == 1'd0) & (exitcond_fu_333_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        stream_in_TDATA_blk_n = stream_in_TVALID;
    end else begin
        stream_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0)) & (eol_2_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op50_read_state5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((stream_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_in_TREADY = 1'b1;
    end else begin
        stream_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_user_V_fu_312_p1 == 1'd0) & (stream_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((stream_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (tmp_user_V_fu_312_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond5_fu_321_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((exitcond_fu_333_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((exitcond_fu_333_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0)) & (eol_2_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0)) & (ap_phi_mux_eol_2_phi_fu_295_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((exitcond_reg_412 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)))) | ((stream_in_TVALID == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op50_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((exitcond_reg_412 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)))) | ((stream_in_TVALID == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op50_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((exitcond_reg_412 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)))) | ((stream_in_TVALID == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op50_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp1_stage0_iter0 = ((stream_in_TVALID == 1'b0) & (ap_predicate_op50_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = (((exitcond_reg_412 == 1'd0) & (img_data_stream_2_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_1_V_full_n == 1'b0)) | ((exitcond_reg_412 == 1'd0) & (img_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state8 = ((eol_2_reg_292 == 1'd0) & (stream_in_TVALID == 1'b0));
end

always @ (*) begin
    ap_condition_145 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001));
end

always @ (*) begin
    ap_condition_225 = ((exitcond_fu_333_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_eol_2_phi_fu_295_p4 = eol_2_reg_292;

assign ap_phi_reg_pp1_iter0_axi_last_V_2_reg_243 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_s_reg_256 = 'bx;

always @ (*) begin
    ap_predicate_op50_read_state5 = ((brmerge_fu_348_p2 == 1'd0) & (exitcond_fu_333_p2 == 1'd0));
end

assign brmerge_fu_348_p2 = (sof_1_fu_124 | ap_phi_mux_eol_phi_fu_235_p4);

assign exitcond5_fu_321_p2 = ((t_V_reg_187 == 11'd1050) ? 1'b1 : 1'b0);

assign exitcond_fu_333_p2 = ((t_V_3_reg_220 == 11'd1680) ? 1'b1 : 1'b0);

assign i_V_fu_327_p2 = (t_V_reg_187 + 11'd1);

assign img_data_stream_0_V_din = tmp_96_reg_425;

assign img_data_stream_1_V_din = tmp_32_reg_430;

assign img_data_stream_2_V_din = tmp_33_reg_435;

assign j_V_fu_339_p2 = (t_V_3_reg_220 + 11'd1);

assign tmp_96_fu_354_p1 = ap_phi_mux_p_Val2_s_phi_fu_260_p4[7:0];

assign tmp_user_V_fu_312_p1 = stream_in_TUSER;

endmodule //AXIvideo2Mat
