module VGA (
    input vga_clk, reset, // æ—¶é’Ÿä¿¡å·ï¼›é‡ç½®ä¿¡å?
    input [11:0] color, // å½“å‰æ˜¾ç¤ºé¢œè‰²
    output reg [8:0] row_addr, // åƒç´ ç‚¹çš„è¡Œåœ°å?
    output reg [9:0] col_addr, // ä¸‹ä¸€ä¸ªåƒç´ ç‚¹çš„åˆ—åœ°å€
    output reg addr_valid, // ä¸‹ä¸€ä¸ªåƒç´ ç‚¹åœ°å€æ˜¯å¦åœ¨æœ‰æ•ˆèŒƒå›?
    output reg [3:0] r, g, b, // é¢œè‰²è¾“å‡º
    output reg vsync, hsync // åŒæ­¥ä¿¡å·
);
    reg [9:0] nowh,nowv;
    initial begin
        nowh=0;nowv=0;
        r=4'd0;g=4'd0;b=4'd0;
        addr_valid=0;
        vsync=0;hsync=0;
        row_addr=0;col_addr=0;
    end
    always @ (posedge vga_clk) begin
        nowh <= (reset || nowh==10'd799)?10'd0:(nowh+10'd1);
    end
    
    always @ (posedge vga_clk or negedge reset) begin
       if (reset) nowv=10'd0;
       else if (nowh == 10'd799) nowv <= (nowv==10'd524)?10'd0:(nowv+10'd1);
   end
   
   wire  read   = (nowh > 10'd142) && (nowh < 10'd783) &&  (nowv > 10'd34)  &&  (nowv < 10'd515); 
    always @ (posedge vga_clk) begin
        row_addr  <=  nowv - 10'd35; // pixel ram row address
        col_addr  <=  nowh - 10'd143;      // pixel ram col address
        addr_valid<= ~read;     // read pixel (active low)
        hsync        <=  (nowh > 10'd95);   // horizontal synchronization
        vsync        <=  (nowv > 10'd1);   // vertical   synchronization
        r         <=  addr_valid ? 4'h0 : color[3:0]; // 3-bit red
        g         <=  addr_valid ? 4'h0 : color[7:4]; // 3-bit green
        b         <=  addr_valid ? 4'h0 : color[11:8]; // 3-bit blue
    end
endmodule
