# VHDL-projects

Series of vhdl projects for learning VHDl Language

## Description

This repository contains series of different `VHDL` modules that were created for learning porpuses in `Computer-Aided Design Systems (CADS)` Course in `Noshirvani University of Technology`.

This modules and projects were developed and tested using `Xilinx ISE Design Suite 14.7` on `Windows XP`.

## Requirements

- Xilinx ISE Design Suite 14.7

## Modules
- Full adders(behavioral):
  - [All](./full_adders)
  - [Case](./full_adders/fa_Case.vhd)
  - [If](./full_adders/fa_if.vhd)
  - [When](./full_adders/fa_When.vhd)
  - [With](./full_adders/fa_WithSelect.vhd)
- Four bit adder(structural):
  - [All](./four_bit_adder)
  - [Full adder](./four_bit_adder/full_adder.vhd)
  - [Four bit adder](./four_bit_adder/fourBit_adder.vhd)
- Generic full adder(structural):
  - [All](./generic_full_adder)
  - [Full adder](./generic_full_adder/full_adder.vhd)
  - [Generic full adder](./generic_full_adder/generic_full_adder.vhd)
- Generic multiplexers(behavioral):
  - [All](./generic_mux)
  - [2-to-1 multiplexer](./generic_mux/mux21.vhd)
  - [4-to-1 multiplexer](./generic_mux/mux41.vhd)
  - [8-to-1 multiplexer](./generic_mux/mux81.vhd)
- Self package:
  - [All](./self_package)
  - [Package](./self_package/mam_package.vhd)
  - [Full adder](./self_package/full_adder.vhd)
  - [Generic adder-subtractor](./self_package/generic_adder_subtractor.vhd)
- Generic register(structural):
  - [All](./generic_register)
  - [D latch](./generic_register/dlatch.vhd)
  - [D flip flop](./generic_register/dff.vhd)
  - [Register](./generic_register/reg.vhd)
  - [Generic register](./generic_register/nbit_register.vhd)
- Real time OR(behavioral):
  - [Real Time OR](./Real_time_or/dlatch.vhd)


