EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:microchip_pic12mcu
LIBS:xilinx7
LIBS:hdmi3dmix
LIBS:TPD12S016_PW_24_TSSOP
LIBS:TPD12S016_RKT_24_UQFN
LIBS:crystal
LIBS:SMA_SMD_from_Eagle
LIBS:DDR3
LIBS:hiroseConnMichael
LIBS:Ethernet_DP83867IRPAP
LIBS:SN74AVC4T245PWR
LIBS:Ethernet_7499111221A
LIBS:VideoGPU
LIBS:TPS74701DRCR
LIBS:TPS82130
LIBS:HDMIInputBeagle-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 22
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L xc7a200tffg1156 U?
U 14 1 58D6EEA9
P 1100 1550
AR Path="/588B3F73/58D6EEA9" Ref="U?"  Part="14" 
AR Path="/588B3F73/58B1EF72/58D6EEA9" Ref="U10"  Part="14" 
AR Path="/5922FB8D/58D6EEA9" Ref="U10"  Part="14" 
AR Path="/588B3F73/59231637/58D6EEA9" Ref="U10"  Part="14" 
F 0 "U10" H 1300 1800 60  0000 L CNN
F 1 "xc7a200tffg1156" H 1300 1700 60  0000 L CNN
F 2 "" H 1100 1550 60  0001 C CNN
F 3 "" H 1100 1550 60  0001 C CNN
	14   1100 1550
	1    0    0    -1  
$EndComp
$Comp
L xc7a200tffg1156 U?
U 15 1 58D6EEB0
P 3200 1450
AR Path="/588B3F73/58D6EEB0" Ref="U?"  Part="15" 
AR Path="/588B3F73/58B1EF72/58D6EEB0" Ref="U10"  Part="15" 
AR Path="/5922FB8D/58D6EEB0" Ref="U10"  Part="15" 
AR Path="/588B3F73/59231637/58D6EEB0" Ref="U10"  Part="15" 
F 0 "U10" H 3400 1700 60  0000 L CNN
F 1 "xc7a200tffg1156" H 3400 1600 60  0000 L CNN
F 2 "" H 3200 1450 60  0001 C CNN
F 3 "" H 3200 1450 60  0001 C CNN
	15   3200 1450
	1    0    0    -1  
$EndComp
$Comp
L R R74
U 1 1 58D6EEBA
P 650 1000
AR Path="/588B3F73/58B1EF72/58D6EEBA" Ref="R74"  Part="1" 
AR Path="/5922FB8D/58D6EEBA" Ref="R74"  Part="1" 
AR Path="/588B3F73/59231637/58D6EEBA" Ref="R74"  Part="1" 
F 0 "R74" V 730 1000 50  0000 C CNN
F 1 "4.7k" V 650 1000 50  0000 C CNN
F 2 "Resistors_SMD:R_0805" V 580 1000 50  0001 C CNN
F 3 "http://www.mouser.co.il/ProductDetail/Panasonic/ERJ-6GEYJ472V/?qs=tQNqqtTOejJz%2fGQTI2SwEA==" H 650 1000 50  0001 C CNN
F 4 "5%" V 650 1000 60  0001 C CNN "Tolerance"
F 5 "1/8 W" V 650 1000 60  0001 C CNN "Power"
F 6 "ERJ-6GEYJ472V" V 650 1000 60  0001 C CNN "Part Number"
	1    650  1000
	1    0    0    -1  
$EndComp
Wire Wire Line
	650  1150 650  1550
Wire Wire Line
	650  850  650  650 
Wire Wire Line
	650  1550 1100 1550
Wire Wire Line
	950  1550 950  6550
Wire Wire Line
	950  1650 1100 1650
Connection ~ 950  1550
Wire Wire Line
	950  6550 1100 6550
Connection ~ 950  1650
Wire Wire Line
	950  1750 1100 1750
Connection ~ 950  1750
Wire Wire Line
	950  1850 1100 1850
Connection ~ 950  1850
Wire Wire Line
	1100 1950 950  1950
Connection ~ 950  1950
Wire Wire Line
	950  2050 1100 2050
Connection ~ 950  2050
Wire Wire Line
	950  2150 1100 2150
Wire Wire Line
	950  2250 1100 2250
Wire Wire Line
	950  2350 1100 2350
Wire Wire Line
	950  2450 1100 2450
Wire Wire Line
	950  2550 1100 2550
Wire Wire Line
	950  2650 1100 2650
Wire Wire Line
	950  2750 1100 2750
Wire Wire Line
	950  2850 1100 2850
Wire Wire Line
	950  2950 1100 2950
Wire Wire Line
	950  3050 1100 3050
Wire Wire Line
	950  3150 1100 3150
Wire Wire Line
	950  3250 1100 3250
Wire Wire Line
	950  3350 1100 3350
Wire Wire Line
	950  3450 1100 3450
Wire Wire Line
	950  3550 1100 3550
Wire Wire Line
	950  3650 1100 3650
Wire Wire Line
	950  3750 1100 3750
Wire Wire Line
	950  3850 1100 3850
Wire Wire Line
	950  3950 1100 3950
Wire Wire Line
	950  4050 1100 4050
Wire Wire Line
	950  4150 1100 4150
Wire Wire Line
	950  4250 1100 4250
Wire Wire Line
	950  4350 1100 4350
Wire Wire Line
	950  4450 1100 4450
Wire Wire Line
	950  4550 1100 4550
Wire Wire Line
	950  4650 1100 4650
Wire Wire Line
	950  4750 1100 4750
Wire Wire Line
	950  4850 1100 4850
Wire Wire Line
	950  4950 1100 4950
Wire Wire Line
	950  5050 1100 5050
Wire Wire Line
	950  5150 1100 5150
Wire Wire Line
	950  5250 1100 5250
Wire Wire Line
	950  5350 1100 5350
Wire Wire Line
	950  5450 1100 5450
Wire Wire Line
	950  5550 1100 5550
Wire Wire Line
	950  5650 1100 5650
Wire Wire Line
	950  5750 1100 5750
Wire Wire Line
	950  5850 1100 5850
Wire Wire Line
	950  5950 1100 5950
Wire Wire Line
	950  6050 1100 6050
Wire Wire Line
	950  6150 1100 6150
Wire Wire Line
	950  6250 1100 6250
Wire Wire Line
	950  6350 1100 6350
Wire Wire Line
	950  6450 1100 6450
Connection ~ 950  2150
Connection ~ 950  2250
Connection ~ 950  2350
Connection ~ 950  2450
Connection ~ 950  2550
Connection ~ 950  2650
Connection ~ 950  2750
Connection ~ 950  2850
Connection ~ 950  2950
Connection ~ 950  3050
Connection ~ 950  3150
Connection ~ 950  3250
Connection ~ 950  3350
Connection ~ 950  3450
Connection ~ 950  3550
Connection ~ 950  3650
Connection ~ 950  3750
Connection ~ 950  3850
Connection ~ 950  3950
Connection ~ 950  4050
Connection ~ 950  4150
Connection ~ 950  4250
Connection ~ 950  4350
Connection ~ 950  4450
Connection ~ 950  4550
Connection ~ 950  4650
Connection ~ 950  4750
Connection ~ 950  4850
Connection ~ 950  4950
Connection ~ 950  5050
Connection ~ 950  5150
Connection ~ 950  5250
Connection ~ 950  5350
Connection ~ 950  5450
Connection ~ 950  5550
Connection ~ 950  5650
Connection ~ 950  5750
Connection ~ 950  5850
Connection ~ 950  5950
Connection ~ 950  6050
Connection ~ 950  6150
Connection ~ 950  6250
Connection ~ 950  6350
Connection ~ 950  6450
$Sheet
S 5750 750  950  2250
U 58D716FE
F0 "DDR_bank_1" 60
F1 "DDR3_Memory.sch" 60
F2 "DQL0" I L 5750 850 60 
F3 "DQL1" I L 5750 950 60 
F4 "DQL2" I L 5750 1050 60 
F5 "DQL3" I L 5750 1150 60 
F6 "DQL4" I L 5750 1250 60 
F7 "DQL5" I L 5750 1350 60 
F8 "DQL6" I L 5750 1450 60 
F9 "DQL7" I L 5750 1550 60 
F10 "DQU0" I L 5750 1650 60 
F11 "DQU1" I L 5750 1750 60 
F12 "DQU2" I L 5750 1850 60 
F13 "DQU3" I L 5750 1950 60 
F14 "DQU4" I L 5750 2050 60 
F15 "DQU5" I L 5750 2150 60 
F16 "DQU6" I L 5750 2250 60 
F17 "DQU7" I L 5750 2350 60 
F18 "A0" I R 6700 850 60 
F19 "A1" I R 6700 950 60 
F20 "A2" I R 6700 1050 60 
F21 "A3" I R 6700 1150 60 
F22 "A4" I R 6700 1250 60 
F23 "A5" I R 6700 1350 60 
F24 "A6" I R 6700 1450 60 
F25 "A7" I R 6700 1550 60 
F26 "A8" I R 6700 1650 60 
F27 "A9" I R 6700 1750 60 
F28 "A10" I R 6700 1850 60 
F29 "A11" I R 6700 1950 60 
F30 "A12" I R 6700 2050 60 
F31 "A13" I R 6700 2150 60 
$EndSheet
$Sheet
S 7500 750  950  2250
U 58D7B3E2
F0 "DDR_bank_2" 60
F1 "DDR3_Memory.sch" 60
F2 "DQL0" I L 7500 850 60 
F3 "DQL1" I L 7500 950 60 
F4 "DQL2" I L 7500 1050 60 
F5 "DQL3" I L 7500 1150 60 
F6 "DQL4" I L 7500 1250 60 
F7 "DQL5" I L 7500 1350 60 
F8 "DQL6" I L 7500 1450 60 
F9 "DQL7" I L 7500 1550 60 
F10 "DQU0" I L 7500 1650 60 
F11 "DQU1" I L 7500 1750 60 
F12 "DQU2" I L 7500 1850 60 
F13 "DQU3" I L 7500 1950 60 
F14 "DQU4" I L 7500 2050 60 
F15 "DQU5" I L 7500 2150 60 
F16 "DQU6" I L 7500 2250 60 
F17 "DQU7" I L 7500 2350 60 
F18 "A0" I R 8450 850 60 
F19 "A1" I R 8450 950 60 
F20 "A2" I R 8450 1050 60 
F21 "A3" I R 8450 1150 60 
F22 "A4" I R 8450 1250 60 
F23 "A5" I R 8450 1350 60 
F24 "A6" I R 8450 1450 60 
F25 "A7" I R 8450 1550 60 
F26 "A8" I R 8450 1650 60 
F27 "A9" I R 8450 1750 60 
F28 "A10" I R 8450 1850 60 
F29 "A11" I R 8450 1950 60 
F30 "A12" I R 8450 2050 60 
F31 "A13" I R 8450 2150 60 
$EndSheet
$Sheet
S 9000 750  950  2250
U 58D87FF2
F0 "DDR_bank_3" 60
F1 "DDR3_Memory.sch" 60
F2 "DQL0" I L 9000 850 60 
F3 "DQL1" I L 9000 950 60 
F4 "DQL2" I L 9000 1050 60 
F5 "DQL3" I L 9000 1150 60 
F6 "DQL4" I L 9000 1250 60 
F7 "DQL5" I L 9000 1350 60 
F8 "DQL6" I L 9000 1450 60 
F9 "DQL7" I L 9000 1550 60 
F10 "DQU0" I L 9000 1650 60 
F11 "DQU1" I L 9000 1750 60 
F12 "DQU2" I L 9000 1850 60 
F13 "DQU3" I L 9000 1950 60 
F14 "DQU4" I L 9000 2050 60 
F15 "DQU5" I L 9000 2150 60 
F16 "DQU6" I L 9000 2250 60 
F17 "DQU7" I L 9000 2350 60 
F18 "A0" I R 9950 850 60 
F19 "A1" I R 9950 950 60 
F20 "A2" I R 9950 1050 60 
F21 "A3" I R 9950 1150 60 
F22 "A4" I R 9950 1250 60 
F23 "A5" I R 9950 1350 60 
F24 "A6" I R 9950 1450 60 
F25 "A7" I R 9950 1550 60 
F26 "A8" I R 9950 1650 60 
F27 "A9" I R 9950 1750 60 
F28 "A10" I R 9950 1850 60 
F29 "A11" I R 9950 1950 60 
F30 "A12" I R 9950 2050 60 
F31 "A13" I R 9950 2150 60 
$EndSheet
$Sheet
S 5800 4050 950  2250
U 58D96576
F0 "DDR_bank_4" 60
F1 "DDR3_Memory.sch" 60
F2 "DQL0" I L 5800 4150 60 
F3 "DQL1" I L 5800 4250 60 
F4 "DQL2" I L 5800 4350 60 
F5 "DQL3" I L 5800 4450 60 
F6 "DQL4" I L 5800 4550 60 
F7 "DQL5" I L 5800 4650 60 
F8 "DQL6" I L 5800 4750 60 
F9 "DQL7" I L 5800 4850 60 
F10 "DQU0" I L 5800 4950 60 
F11 "DQU1" I L 5800 5050 60 
F12 "DQU2" I L 5800 5150 60 
F13 "DQU3" I L 5800 5250 60 
F14 "DQU4" I L 5800 5350 60 
F15 "DQU5" I L 5800 5450 60 
F16 "DQU6" I L 5800 5550 60 
F17 "DQU7" I L 5800 5650 60 
F18 "A0" I R 6750 4150 60 
F19 "A1" I R 6750 4250 60 
F20 "A2" I R 6750 4350 60 
F21 "A3" I R 6750 4450 60 
F22 "A4" I R 6750 4550 60 
F23 "A5" I R 6750 4650 60 
F24 "A6" I R 6750 4750 60 
F25 "A7" I R 6750 4850 60 
F26 "A8" I R 6750 4950 60 
F27 "A9" I R 6750 5050 60 
F28 "A10" I R 6750 5150 60 
F29 "A11" I R 6750 5250 60 
F30 "A12" I R 6750 5350 60 
F31 "A13" I R 6750 5450 60 
$EndSheet
$Sheet
S 7650 4050 950  2250
U 58D985B8
F0 "DDR_bank_5" 60
F1 "DDR3_Memory.sch" 60
F2 "DQL0" I L 7650 4150 60 
F3 "DQL1" I L 7650 4250 60 
F4 "DQL2" I L 7650 4350 60 
F5 "DQL3" I L 7650 4450 60 
F6 "DQL4" I L 7650 4550 60 
F7 "DQL5" I L 7650 4650 60 
F8 "DQL6" I L 7650 4750 60 
F9 "DQL7" I L 7650 4850 60 
F10 "DQU0" I L 7650 4950 60 
F11 "DQU1" I L 7650 5050 60 
F12 "DQU2" I L 7650 5150 60 
F13 "DQU3" I L 7650 5250 60 
F14 "DQU4" I L 7650 5350 60 
F15 "DQU5" I L 7650 5450 60 
F16 "DQU6" I L 7650 5550 60 
F17 "DQU7" I L 7650 5650 60 
F18 "A0" I R 8600 4150 60 
F19 "A1" I R 8600 4250 60 
F20 "A2" I R 8600 4350 60 
F21 "A3" I R 8600 4450 60 
F22 "A4" I R 8600 4550 60 
F23 "A5" I R 8600 4650 60 
F24 "A6" I R 8600 4750 60 
F25 "A7" I R 8600 4850 60 
F26 "A8" I R 8600 4950 60 
F27 "A9" I R 8600 5050 60 
F28 "A10" I R 8600 5150 60 
F29 "A11" I R 8600 5250 60 
F30 "A12" I R 8600 5350 60 
F31 "A13" I R 8600 5450 60 
$EndSheet
$EndSCHEMATC
