
STM32F103C6_Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e68  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000f98  08000f98  00010f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000fb0  08000fb0  00010fb8  2**0
                  CONTENTS
  4 .ARM          00000000  08000fb0  08000fb0  00010fb8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fb0  08000fb8  00010fb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fb0  08000fb0  00010fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000fb4  08000fb4  00010fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010fb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000000  08000fb8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08000fb8  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010fb8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005202  00000000  00000000  00010fe1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000cbf  00000000  00000000  000161e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000d78  00000000  00000000  00016ea2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000230  00000000  00000000  00017c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001c8  00000000  00000000  00017e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000010cc  00000000  00000000  00018018  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000283f  00000000  00000000  000190e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000bc19  00000000  00000000  0001b923  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0002753c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000704  00000000  00000000  000275b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000f80 	.word	0x08000f80

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000f80 	.word	0x08000f80

08000170 <EXTI0_IRQHandler>:




/* EXTI Line0 interrupt                             */
void EXTI0_IRQHandler(){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	EXTI->PR |= (1<<EXTI0); 		//Clear Pending register
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <EXTI0_IRQHandler+0x1c>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a04      	ldr	r2, [pc, #16]	; (800018c <EXTI0_IRQHandler+0x1c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[0]() ;			//Call function in application layer
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <EXTI0_IRQHandler+0x20>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4798      	blx	r3
}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010400 	.word	0x40010400
 8000190:	20000028 	.word	0x20000028

08000194 <EXTI1_IRQHandler>:


/* EXTI Line1interrupt                             */
void EXTI1_IRQHandler(){
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	EXTI->PR |= (1<<EXTI1); 		//Clear Pending register
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019a:	695b      	ldr	r3, [r3, #20]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019e:	f043 0302 	orr.w	r3, r3, #2
 80001a2:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[1]() ;			//Call function in application layer
 80001a4:	4b03      	ldr	r3, [pc, #12]	; (80001b4 <EXTI1_IRQHandler+0x20>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4798      	blx	r3
}
 80001aa:	bf00      	nop
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	40010400 	.word	0x40010400
 80001b4:	20000028 	.word	0x20000028

080001b8 <EXTI2_IRQHandler>:

/* EXTI Line2 interrupt                             */
void EXTI2_IRQHandler(){
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	EXTI->PR |= (1<<EXTI2); 		//Clear Pending register
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001be:	695b      	ldr	r3, [r3, #20]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[2]() ;			//Call function in application layer
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <EXTI2_IRQHandler+0x20>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4798      	blx	r3
}
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40010400 	.word	0x40010400
 80001d8:	20000028 	.word	0x20000028

080001dc <EXTI3_IRQHandler>:

/* EXTI Line3 interrupt                             */
void EXTI3_IRQHandler(){
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	EXTI->PR |= (1<<EXTI3); 		//Clear Pending register
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e2:	695b      	ldr	r3, [r3, #20]
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e6:	f043 0308 	orr.w	r3, r3, #8
 80001ea:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[3]() ;			//Call function in application layer
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <EXTI3_IRQHandler+0x20>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4798      	blx	r3
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010400 	.word	0x40010400
 80001fc:	20000028 	.word	0x20000028

08000200 <EXTI4_IRQHandler>:

/* EXTI Line4 interrupt                             */
void EXTI4_IRQHandler(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	EXTI->PR |= (1<<EXTI4); 		//Clear Pending register
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI4_IRQHandler+0x1c>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI4_IRQHandler+0x1c>)
 800020a:	f043 0310 	orr.w	r3, r3, #16
 800020e:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[4]() ;			//Call function in application layer
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <EXTI4_IRQHandler+0x20>)
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	4798      	blx	r3
}
 8000216:	bf00      	nop
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40010400 	.word	0x40010400
 8000220:	20000028 	.word	0x20000028

08000224 <EXTI9_5_IRQHandler>:

/* EXTI Line[9:5] interrupts                        */
void EXTI9_5_IRQHandler(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0

	if(EXTI->PR & (1<<5)){
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f003 0320 	and.w	r3, r3, #32
 8000230:	2b00      	cmp	r3, #0
 8000232:	d008      	beq.n	8000246 <EXTI9_5_IRQHandler+0x22>
	EXTI->PR |= (1<<EXTI5); 		//Clear Pending register
 8000234:	4b23      	ldr	r3, [pc, #140]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000236:	695b      	ldr	r3, [r3, #20]
 8000238:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[5]() ;			//Call function in application layer
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<6)){
 8000246:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024e:	2b00      	cmp	r3, #0
 8000250:	d008      	beq.n	8000264 <EXTI9_5_IRQHandler+0x40>
	EXTI->PR |= (1<<EXTI6); 		//Clear Pending register
 8000252:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800025c:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[6]() ;			//Call function in application layer
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<7)){
 8000264:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <EXTI9_5_IRQHandler+0x5e>
	EXTI->PR |= (1<<EXTI7); 		//Clear Pending register
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000272:	695b      	ldr	r3, [r3, #20]
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800027a:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[7]() ;			//Call function in application layer
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<8)){
 8000282:	4b10      	ldr	r3, [pc, #64]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <EXTI9_5_IRQHandler+0x7c>
	EXTI->PR |= (1<<EXTI8); 		//Clear Pending register
 800028e:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000298:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[8]() ;			//Call function in application layer
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800029c:	6a1b      	ldr	r3, [r3, #32]
 800029e:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<9)){
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <EXTI9_5_IRQHandler+0x9a>
	EXTI->PR |= (1<<EXTI9); 		//Clear Pending register
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002ae:	695b      	ldr	r3, [r3, #20]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[9]() ;			//Call function in application layer
 80002b8:	4b03      	ldr	r3, [pc, #12]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 80002ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002bc:	4798      	blx	r3
	}

}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010400 	.word	0x40010400
 80002c8:	20000028 	.word	0x20000028

080002cc <EXTI15_10_IRQHandler>:
/* EXTI Line[15:10] interrupts                      */
void EXTI15_10_IRQHandler(){
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0

	if(EXTI->PR & (1<<10)){
 80002d0:	4b2d      	ldr	r3, [pc, #180]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d008      	beq.n	80002ee <EXTI15_10_IRQHandler+0x22>
	EXTI->PR |= (1<<EXTI10); 		//Clear Pending register
 80002dc:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	4a29      	ldr	r2, [pc, #164]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002e6:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[10]() ;			//Call function in application layer
 80002e8:	4b28      	ldr	r3, [pc, #160]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 80002ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002ec:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<11)){
 80002ee:	4b26      	ldr	r3, [pc, #152]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d008      	beq.n	800030c <EXTI15_10_IRQHandler+0x40>
	EXTI->PR |= (1<<EXTI11); 		//Clear Pending register
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a22      	ldr	r2, [pc, #136]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000304:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[11]() ;			//Call function in application layer
 8000306:	4b21      	ldr	r3, [pc, #132]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<12)){
 800030c:	4b1e      	ldr	r3, [pc, #120]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000314:	2b00      	cmp	r3, #0
 8000316:	d008      	beq.n	800032a <EXTI15_10_IRQHandler+0x5e>
	EXTI->PR |= (1<<EXTI12); 		//Clear Pending register
 8000318:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000322:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[12]() ;			//Call function in application layer
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000328:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<13)){
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <EXTI15_10_IRQHandler+0x7c>
	EXTI->PR |= (1<<EXTI13); 		//Clear Pending register
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800033c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000340:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[13]() ;			//Call function in application layer
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000346:	4798      	blx	r3
	}

	if(EXTI->PR & (1<<14)){
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <EXTI15_10_IRQHandler+0x9a>
	EXTI->PR |= (1<<EXTI14); 		//Clear Pending register
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a0b      	ldr	r2, [pc, #44]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800035a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800035e:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[14]() ;			//Call function in application layer
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000364:	4798      	blx	r3
	}
	if(EXTI->PR & (1<<15)){
 8000366:	4b08      	ldr	r3, [pc, #32]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800036e:	2b00      	cmp	r3, #0
 8000370:	d008      	beq.n	8000384 <EXTI15_10_IRQHandler+0xb8>
	EXTI->PR |= (1<<EXTI15); 		//Clear Pending register
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800037c:	6153      	str	r3, [r2, #20]
	GP_EXTI_CallBack[15]() ;			//Call function in application layer
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000382:	4798      	blx	r3
	}
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40010400 	.word	0x40010400
 800038c:	20000028 	.word	0x20000028

08000390 <MCAL_RCC_GetSYS_CLCKFreq>:
//101: HCLK divided by 4
//110: HCLK divided by 8
//111: HCLK divided by 16
const uint8_t APBPrescaler[8U] = {0 , 0 , 0 , 0 , 1 , 2 , 3 , 4};

uint32_t MCAL_RCC_GetSYS_CLCKFreq(void){
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
	switch((RCC->CFGR >> 2) & 0b11){
 8000394:	4b0a      	ldr	r3, [pc, #40]	; (80003c0 <MCAL_RCC_GetSYS_CLCKFreq+0x30>)
 8000396:	685b      	ldr	r3, [r3, #4]
 8000398:	089b      	lsrs	r3, r3, #2
 800039a:	f003 0303 	and.w	r3, r3, #3
 800039e:	2b01      	cmp	r3, #1
 80003a0:	d006      	beq.n	80003b0 <MCAL_RCC_GetSYS_CLCKFreq+0x20>
 80003a2:	2b01      	cmp	r3, #1
 80003a4:	d302      	bcc.n	80003ac <MCAL_RCC_GetSYS_CLCKFreq+0x1c>
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d004      	beq.n	80003b4 <MCAL_RCC_GetSYS_CLCKFreq+0x24>
 80003aa:	e005      	b.n	80003b8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
	case 0 :
		return HSI_RC_Clock;
 80003ac:	4b05      	ldr	r3, [pc, #20]	; (80003c4 <MCAL_RCC_GetSYS_CLCKFreq+0x34>)
 80003ae:	e003      	b.n	80003b8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
			break;
	case 1 :
		return HSE_Clock;
 80003b0:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 80003b2:	e001      	b.n	80003b8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
			break;
	case 2 :
		return 16000000;
 80003b4:	4b04      	ldr	r3, [pc, #16]	; (80003c8 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 80003b6:	e7ff      	b.n	80003b8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break;
	}
}
 80003b8:	4618      	mov	r0, r3
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bc80      	pop	{r7}
 80003be:	4770      	bx	lr
 80003c0:	40021000 	.word	0x40021000
 80003c4:	007a1200 	.word	0x007a1200
 80003c8:	00f42400 	.word	0x00f42400

080003cc <MCAL_RCC_GetHCLK_CLCKFreq>:


//: AHB prescaler
//Set and cleared by software to control AHB clock division factor.
uint32_t MCAL_RCC_GetHCLK_CLCKFreq(void){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	return (MCAL_RCC_GetSYS_CLCKFreq() >> AHBPrescaler[((RCC->CFGR >> 4) & 0xF)] );
 80003d0:	f7ff ffde 	bl	8000390 <MCAL_RCC_GetSYS_CLCKFreq>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4b05      	ldr	r3, [pc, #20]	; (80003ec <MCAL_RCC_GetHCLK_CLCKFreq+0x20>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	091b      	lsrs	r3, r3, #4
 80003dc:	f003 030f 	and.w	r3, r3, #15
 80003e0:	4a03      	ldr	r2, [pc, #12]	; (80003f0 <MCAL_RCC_GetHCLK_CLCKFreq+0x24>)
 80003e2:	5cd3      	ldrb	r3, [r2, r3]
 80003e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80003e8:	4618      	mov	r0, r3
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40021000 	.word	0x40021000
 80003f0:	08000f98 	.word	0x08000f98

080003f4 <MCAL_RCC_GetPCLK1_CLCKFreq>:



//Set and cleared by software to control the division factor of the APB Low speed clock (PCLK1).
uint32_t MCAL_RCC_GetPCLK1_CLCKFreq(void){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	return ( MCAL_RCC_GetHCLK_CLCKFreq() >> APBPrescaler[((RCC->CFGR>>8) & 0b111) ] );
 80003f8:	f7ff ffe8 	bl	80003cc <MCAL_RCC_GetHCLK_CLCKFreq>
 80003fc:	4601      	mov	r1, r0
 80003fe:	4b05      	ldr	r3, [pc, #20]	; (8000414 <MCAL_RCC_GetPCLK1_CLCKFreq+0x20>)
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	0a1b      	lsrs	r3, r3, #8
 8000404:	f003 0307 	and.w	r3, r3, #7
 8000408:	4a03      	ldr	r2, [pc, #12]	; (8000418 <MCAL_RCC_GetPCLK1_CLCKFreq+0x24>)
 800040a:	5cd3      	ldrb	r3, [r2, r3]
 800040c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000410:	4618      	mov	r0, r3
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40021000 	.word	0x40021000
 8000418:	08000fa8 	.word	0x08000fa8

0800041c <MCAL_RCC_GetPCLK2_CLCKFreq>:



//PPRE2[2:0]: APB high-speed prescaler (APB2)
//Set and cleared by software to control the division factor of the APB High speed clock (PCLK2).
uint32_t MCAL_RCC_GetPCLK2_CLCKFreq(void){
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	return ( MCAL_RCC_GetHCLK_CLCKFreq() >> APBPrescaler[((RCC->CFGR>>11) & 0b111) ] );
 8000420:	f7ff ffd4 	bl	80003cc <MCAL_RCC_GetHCLK_CLCKFreq>
 8000424:	4601      	mov	r1, r0
 8000426:	4b05      	ldr	r3, [pc, #20]	; (800043c <MCAL_RCC_GetPCLK2_CLCKFreq+0x20>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	0adb      	lsrs	r3, r3, #11
 800042c:	f003 0307 	and.w	r3, r3, #7
 8000430:	4a03      	ldr	r2, [pc, #12]	; (8000440 <MCAL_RCC_GetPCLK2_CLCKFreq+0x24>)
 8000432:	5cd3      	ldrb	r3, [r2, r3]
 8000434:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000438:	4618      	mov	r0, r3
 800043a:	bd80      	pop	{r7, pc}
 800043c:	40021000 	.word	0x40021000
 8000440:	08000fa8 	.word	0x08000fa8

08000444 <MCAL_SPI_Init>:
 * @param [in] 			- SPI_Config: All the SPI configurations
 * @retval 				- None
 * Note					- Supports SPI full duplex Master/Slave only & NSS HW/SW
 * 						in case of master you have to configure pin and drive it
 */
void MCAL_SPI_Init(SPI_typedef* SPIx, SPI_Config* SPI_Config){
 8000444:	b4b0      	push	{r4, r5, r7}
 8000446:	b085      	sub	sp, #20
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
 800044c:	6039      	str	r1, [r7, #0]

	//SAFETY TO THE CONFIG
	uint16_t tmp_CR1 = 0 ;
 800044e:	2300      	movs	r3, #0
 8000450:	81fb      	strh	r3, [r7, #14]
	uint16_t tmp_CR2 = 0;
 8000452:	2300      	movs	r3, #0
 8000454:	81bb      	strh	r3, [r7, #12]

	//enable clock
	if(SPIx == SPI1){
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a4c      	ldr	r2, [pc, #304]	; (800058c <MCAL_SPI_Init+0x148>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d113      	bne.n	8000486 <MCAL_SPI_Init+0x42>

		Gp_SPI1_Config  = *SPI_Config;
 800045e:	4a4c      	ldr	r2, [pc, #304]	; (8000590 <MCAL_SPI_Init+0x14c>)
 8000460:	683b      	ldr	r3, [r7, #0]
 8000462:	4614      	mov	r4, r2
 8000464:	461d      	mov	r5, r3
 8000466:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000468:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800046a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800046e:	e884 0003 	stmia.w	r4, {r0, r1}
		Gp_SPI_Config[SPI1_INDEX] = &Gp_SPI1_Config;
 8000472:	4b48      	ldr	r3, [pc, #288]	; (8000594 <MCAL_SPI_Init+0x150>)
 8000474:	4a46      	ldr	r2, [pc, #280]	; (8000590 <MCAL_SPI_Init+0x14c>)
 8000476:	601a      	str	r2, [r3, #0]
		RCC_SPI1_CLK_Enable();
 8000478:	4b47      	ldr	r3, [pc, #284]	; (8000598 <MCAL_SPI_Init+0x154>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a46      	ldr	r2, [pc, #280]	; (8000598 <MCAL_SPI_Init+0x154>)
 800047e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	e016      	b.n	80004b4 <MCAL_SPI_Init+0x70>

	}else if(SPIx == SPI2){
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a44      	ldr	r2, [pc, #272]	; (800059c <MCAL_SPI_Init+0x158>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d112      	bne.n	80004b4 <MCAL_SPI_Init+0x70>

		Gp_SPI2_Config  = *SPI_Config;
 800048e:	4a44      	ldr	r2, [pc, #272]	; (80005a0 <MCAL_SPI_Init+0x15c>)
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	4614      	mov	r4, r2
 8000494:	461d      	mov	r5, r3
 8000496:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000498:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800049a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800049e:	e884 0003 	stmia.w	r4, {r0, r1}
		Gp_SPI_Config[SPI2_INDEX] = &Gp_SPI2_Config;
 80004a2:	4b3c      	ldr	r3, [pc, #240]	; (8000594 <MCAL_SPI_Init+0x150>)
 80004a4:	4a3e      	ldr	r2, [pc, #248]	; (80005a0 <MCAL_SPI_Init+0x15c>)
 80004a6:	605a      	str	r2, [r3, #4]
		RCC_SPI2_CLK_Enable();
 80004a8:	4b3b      	ldr	r3, [pc, #236]	; (8000598 <MCAL_SPI_Init+0x154>)
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	4a3a      	ldr	r2, [pc, #232]	; (8000598 <MCAL_SPI_Init+0x154>)
 80004ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004b2:	61d3      	str	r3, [r2, #28]

	}

	//Enable SPI
	tmp_CR1 |= (1<<6);
 80004b4:	89fb      	ldrh	r3, [r7, #14]
 80004b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004ba:	81fb      	strh	r3, [r7, #14]

	//device mode
	tmp_CR1 |= SPI_Config->Device_Mode;
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	881a      	ldrh	r2, [r3, #0]
 80004c0:	89fb      	ldrh	r3, [r7, #14]
 80004c2:	4313      	orrs	r3, r2
 80004c4:	81fb      	strh	r3, [r7, #14]

	//communication mode
	tmp_CR1 |= SPI_Config->Communication_Mode;
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	885a      	ldrh	r2, [r3, #2]
 80004ca:	89fb      	ldrh	r3, [r7, #14]
 80004cc:	4313      	orrs	r3, r2
 80004ce:	81fb      	strh	r3, [r7, #14]

	//frame format
	tmp_CR1 |= SPI_Config->Frame_Format;
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	889a      	ldrh	r2, [r3, #4]
 80004d4:	89fb      	ldrh	r3, [r7, #14]
 80004d6:	4313      	orrs	r3, r2
 80004d8:	81fb      	strh	r3, [r7, #14]

	//data size
	tmp_CR1 |= SPI_Config->Data_Size;
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	88da      	ldrh	r2, [r3, #6]
 80004de:	89fb      	ldrh	r3, [r7, #14]
 80004e0:	4313      	orrs	r3, r2
 80004e2:	81fb      	strh	r3, [r7, #14]

	//clock polarity
	tmp_CR1 |= SPI_Config->Clock_Polarity;
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	891a      	ldrh	r2, [r3, #8]
 80004e8:	89fb      	ldrh	r3, [r7, #14]
 80004ea:	4313      	orrs	r3, r2
 80004ec:	81fb      	strh	r3, [r7, #14]

	//clock phase
	tmp_CR1 |= SPI_Config->Clock_Phase;
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	895a      	ldrh	r2, [r3, #10]
 80004f2:	89fb      	ldrh	r3, [r7, #14]
 80004f4:	4313      	orrs	r3, r2
 80004f6:	81fb      	strh	r3, [r7, #14]


	// ===================== NSS ===================
	if(SPI_Config->NSS == SPI_NSS_HW_MASTER_OUTPUT_ENABLED){
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	899b      	ldrh	r3, [r3, #12]
 80004fc:	2b04      	cmp	r3, #4
 80004fe:	d105      	bne.n	800050c <MCAL_SPI_Init+0xc8>

		tmp_CR2 |= SPI_Config->NSS;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	899a      	ldrh	r2, [r3, #12]
 8000504:	89bb      	ldrh	r3, [r7, #12]
 8000506:	4313      	orrs	r3, r2
 8000508:	81bb      	strh	r3, [r7, #12]
 800050a:	e010      	b.n	800052e <MCAL_SPI_Init+0xea>

	}else if (SPI_Config->NSS == SPI_NSS_HW_MASTER_OUTPUT_DISABLED){
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	899b      	ldrh	r3, [r3, #12]
 8000510:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000514:	4293      	cmp	r3, r2
 8000516:	d105      	bne.n	8000524 <MCAL_SPI_Init+0xe0>

		tmp_CR2 &= SPI_Config->NSS;
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	899a      	ldrh	r2, [r3, #12]
 800051c:	89bb      	ldrh	r3, [r7, #12]
 800051e:	4013      	ands	r3, r2
 8000520:	81bb      	strh	r3, [r7, #12]
 8000522:	e004      	b.n	800052e <MCAL_SPI_Init+0xea>

	}else{

		tmp_CR1 |= SPI_Config->NSS;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	899a      	ldrh	r2, [r3, #12]
 8000528:	89fb      	ldrh	r3, [r7, #14]
 800052a:	4313      	orrs	r3, r2
 800052c:	81fb      	strh	r3, [r7, #14]

	}


	//Buadrate
	tmp_CR1 |= SPI_Config->Buadrate_Prescaler;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	89da      	ldrh	r2, [r3, #14]
 8000532:	89fb      	ldrh	r3, [r7, #14]
 8000534:	4313      	orrs	r3, r2
 8000536:	81fb      	strh	r3, [r7, #14]


	// ===================== IRQ ==================
	if(SPI_Config->IRQ_En != SPI_IRQ_NONE){
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	8a1b      	ldrh	r3, [r3, #16]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d019      	beq.n	8000574 <MCAL_SPI_Init+0x130>

		tmp_CR2 |= SPI_Config->IRQ_En;
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	8a1a      	ldrh	r2, [r3, #16]
 8000544:	89bb      	ldrh	r3, [r7, #12]
 8000546:	4313      	orrs	r3, r2
 8000548:	81bb      	strh	r3, [r7, #12]

		if(SPIx == SPI1){
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	4a0f      	ldr	r2, [pc, #60]	; (800058c <MCAL_SPI_Init+0x148>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d106      	bne.n	8000560 <MCAL_SPI_Init+0x11c>

			NVIC_SPI1_IRQ_Enable;
 8000552:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <MCAL_SPI_Init+0x160>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a13      	ldr	r2, [pc, #76]	; (80005a4 <MCAL_SPI_Init+0x160>)
 8000558:	f043 0308 	orr.w	r3, r3, #8
 800055c:	6013      	str	r3, [r2, #0]
 800055e:	e009      	b.n	8000574 <MCAL_SPI_Init+0x130>


		}else if (SPIx == SPI2){
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	4a0e      	ldr	r2, [pc, #56]	; (800059c <MCAL_SPI_Init+0x158>)
 8000564:	4293      	cmp	r3, r2
 8000566:	d105      	bne.n	8000574 <MCAL_SPI_Init+0x130>

			NVIC_SPI2_IRQ_Enable;
 8000568:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <MCAL_SPI_Init+0x160>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a0d      	ldr	r2, [pc, #52]	; (80005a4 <MCAL_SPI_Init+0x160>)
 800056e:	f043 0310 	orr.w	r3, r3, #16
 8000572:	6013      	str	r3, [r2, #0]
		}

	}


	SPIx->CR1 = tmp_CR1;
 8000574:	89fa      	ldrh	r2, [r7, #14]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = tmp_CR2;
 800057a:	89ba      	ldrh	r2, [r7, #12]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	605a      	str	r2, [r3, #4]

}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	bcb0      	pop	{r4, r5, r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	40013000 	.word	0x40013000
 8000590:	2000007c 	.word	0x2000007c
 8000594:	2000001c 	.word	0x2000001c
 8000598:	40021000 	.word	0x40021000
 800059c:	40003800 	.word	0x40003800
 80005a0:	20000064 	.word	0x20000064
 80005a4:	e000e104 	.word	0xe000e104

080005a8 <MCAL_SPI_TX_RX>:
 * @param [in] 			- poll_en: Whether you're using polling or interrupt
 * @retval 				- None
 * Note					- None
 */

void MCAL_SPI_TX_RX(SPI_typedef* SPIx, uint16_t * pBuffer , enum pollingMechanism poll_en){
 80005a8:	b480      	push	{r7}
 80005aa:	b085      	sub	sp, #20
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	4613      	mov	r3, r2
 80005b4:	71fb      	strb	r3, [r7, #7]

	if(poll_en == En)
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d106      	bne.n	80005ca <MCAL_SPI_TX_RX+0x22>
		while(!(SPIx->SR & (TXE_BIT)));
 80005bc:	bf00      	nop
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	f003 0302 	and.w	r3, r3, #2
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d0f9      	beq.n	80005be <MCAL_SPI_TX_RX+0x16>
	 SPIx->DR = *pBuffer;
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	881b      	ldrh	r3, [r3, #0]
 80005ce:	461a      	mov	r2, r3
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	60da      	str	r2, [r3, #12]

	if(poll_en == En)
 80005d4:	79fb      	ldrb	r3, [r7, #7]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d106      	bne.n	80005e8 <MCAL_SPI_TX_RX+0x40>
		while(!(SPIx->SR & (RXNE_BIT)));
 80005da:	bf00      	nop
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d0f9      	beq.n	80005dc <MCAL_SPI_TX_RX+0x34>
	 *pBuffer = SPIx->DR ;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	b29a      	uxth	r2, r3
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	801a      	strh	r2, [r3, #0]

}
 80005f2:	bf00      	nop
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr

080005fc <MCAL_SPI_GPIO_Set_Pins>:
 * @param [in] 			- SPIx: where x can be (1 or 2) depending on the device used
 * @retval 				- None
 * Note					- None
 */

void MCAL_SPI_GPIO_Set_Pins(SPI_typedef* SPIx){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]

	GPIO_pinConfig gpio_cfg;

	//check SPI number
	if (SPIx == SPI1){
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4a83      	ldr	r2, [pc, #524]	; (8000814 <MCAL_SPI_GPIO_Set_Pins+0x218>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d178      	bne.n	80006fe <MCAL_SPI_GPIO_Set_Pins+0x102>
		//PA5 SPI1_SCK
		//PA6 SPI1_MISO
		//PA7 SPI1_MOSI

		//master
		if(Gp_SPI_Config[SPI1_INDEX]->Device_Mode == SPI_Device_Mode_Master){
 800060c:	4b82      	ldr	r3, [pc, #520]	; (8000818 <MCAL_SPI_GPIO_Set_Pins+0x21c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	2b04      	cmp	r3, #4
 8000614:	d143      	bne.n	800069e <MCAL_SPI_GPIO_Set_Pins+0xa2>

			//PA4 SPI1_NSS
			switch(Gp_SPI_Config[SPI1_INDEX]->NSS){
 8000616:	4b80      	ldr	r3, [pc, #512]	; (8000818 <MCAL_SPI_GPIO_Set_Pins+0x21c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	899b      	ldrh	r3, [r3, #12]
 800061c:	2b04      	cmp	r3, #4
 800061e:	d00e      	beq.n	800063e <MCAL_SPI_GPIO_Set_Pins+0x42>
 8000620:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000624:	4293      	cmp	r3, r2
 8000626:	d117      	bne.n	8000658 <MCAL_SPI_GPIO_Set_Pins+0x5c>

			case SPI_NSS_HW_MASTER_OUTPUT_DISABLED:

				gpio_cfg.GPIO_PinNum = GPIO_PIN_4;
 8000628:	2310      	movs	r3, #16
 800062a:	81bb      	strh	r3, [r7, #12]
				gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 800062c:	2301      	movs	r3, #1
 800062e:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_init(GPIOA, &gpio_cfg);
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	4619      	mov	r1, r3
 8000636:	4879      	ldr	r0, [pc, #484]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 8000638:	f000 fb2f 	bl	8000c9a <MCAL_GPIO_init>

				break;
 800063c:	e00c      	b.n	8000658 <MCAL_SPI_GPIO_Set_Pins+0x5c>

			case SPI_NSS_HW_MASTER_OUTPUT_ENABLED:

				gpio_cfg.GPIO_PinNum = GPIO_PIN_4;
 800063e:	2310      	movs	r3, #16
 8000640:	81bb      	strh	r3, [r7, #12]
				gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 8000642:	2306      	movs	r3, #6
 8000644:	73bb      	strb	r3, [r7, #14]
				gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000646:	2301      	movs	r3, #1
 8000648:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_init(GPIOA, &gpio_cfg);
 800064a:	f107 030c 	add.w	r3, r7, #12
 800064e:	4619      	mov	r1, r3
 8000650:	4872      	ldr	r0, [pc, #456]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 8000652:	f000 fb22 	bl	8000c9a <MCAL_GPIO_init>

				break;
 8000656:	bf00      	nop
			}

			//PA5 SPI1_SCK Master Alternate function push-pull
			gpio_cfg.GPIO_PinNum = GPIO_PIN_5;
 8000658:	2320      	movs	r3, #32
 800065a:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 800065c:	2306      	movs	r3, #6
 800065e:	73bb      	strb	r3, [r7, #14]
			gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000660:	2301      	movs	r3, #1
 8000662:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_init(GPIOA, &gpio_cfg);
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	4619      	mov	r1, r3
 800066a:	486c      	ldr	r0, [pc, #432]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 800066c:	f000 fb15 	bl	8000c9a <MCAL_GPIO_init>

			//PA6 SPI1_MISO		Full duplex / master Input floating / Input pull-up
			gpio_cfg.GPIO_PinNum = GPIO_PIN_6;
 8000670:	2340      	movs	r3, #64	; 0x40
 8000672:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 8000674:	2301      	movs	r3, #1
 8000676:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_init(GPIOA, &gpio_cfg);
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	4619      	mov	r1, r3
 800067e:	4867      	ldr	r0, [pc, #412]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 8000680:	f000 fb0b 	bl	8000c9a <MCAL_GPIO_init>

			//PA7 SPI1_MOSI Full duplex / master Alternate function push-pull
			gpio_cfg.GPIO_PinNum = GPIO_PIN_7;
 8000684:	2380      	movs	r3, #128	; 0x80
 8000686:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 8000688:	2306      	movs	r3, #6
 800068a:	73bb      	strb	r3, [r7, #14]
			gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 800068c:	2301      	movs	r3, #1
 800068e:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_init(GPIOA, &gpio_cfg);
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	4619      	mov	r1, r3
 8000696:	4861      	ldr	r0, [pc, #388]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 8000698:	f000 faff 	bl	8000c9a <MCAL_GPIO_init>
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
		}
	}


}
 800069c:	e0b5      	b.n	800080a <MCAL_SPI_GPIO_Set_Pins+0x20e>
			if(Gp_SPI_Config[SPI1_INDEX]->NSS == SPI_NSS_HW_SLAVE){
 800069e:	4b5e      	ldr	r3, [pc, #376]	; (8000818 <MCAL_SPI_GPIO_Set_Pins+0x21c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	899b      	ldrh	r3, [r3, #12]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d109      	bne.n	80006bc <MCAL_SPI_GPIO_Set_Pins+0xc0>
				gpio_cfg.GPIO_PinNum = GPIO_PIN_4;
 80006a8:	2310      	movs	r3, #16
 80006aa:	81bb      	strh	r3, [r7, #12]
				gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 80006ac:	2301      	movs	r3, #1
 80006ae:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_init(GPIOA, &gpio_cfg);
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	4619      	mov	r1, r3
 80006b6:	4859      	ldr	r0, [pc, #356]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 80006b8:	f000 faef 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_5;
 80006bc:	2320      	movs	r3, #32
 80006be:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 80006c0:	2301      	movs	r3, #1
 80006c2:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_init(GPIOA, &gpio_cfg);
 80006c4:	f107 030c 	add.w	r3, r7, #12
 80006c8:	4619      	mov	r1, r3
 80006ca:	4854      	ldr	r0, [pc, #336]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 80006cc:	f000 fae5 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_6;
 80006d0:	2340      	movs	r3, #64	; 0x40
 80006d2:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 80006d4:	2306      	movs	r3, #6
 80006d6:	73bb      	strb	r3, [r7, #14]
			gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 80006d8:	2301      	movs	r3, #1
 80006da:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_init(GPIOA, &gpio_cfg);
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	4619      	mov	r1, r3
 80006e2:	484e      	ldr	r0, [pc, #312]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 80006e4:	f000 fad9 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_7;
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 80006ec:	2301      	movs	r3, #1
 80006ee:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_init(GPIOA, &gpio_cfg);
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	4619      	mov	r1, r3
 80006f6:	4849      	ldr	r0, [pc, #292]	; (800081c <MCAL_SPI_GPIO_Set_Pins+0x220>)
 80006f8:	f000 facf 	bl	8000c9a <MCAL_GPIO_init>
}
 80006fc:	e085      	b.n	800080a <MCAL_SPI_GPIO_Set_Pins+0x20e>
	}else if (SPIx == SPI2){
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4a47      	ldr	r2, [pc, #284]	; (8000820 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 8000702:	4293      	cmp	r3, r2
 8000704:	f040 8081 	bne.w	800080a <MCAL_SPI_GPIO_Set_Pins+0x20e>
		if(Gp_SPI_Config[SPI2_INDEX]->Device_Mode == SPI_Device_Mode_Master){
 8000708:	4b43      	ldr	r3, [pc, #268]	; (8000818 <MCAL_SPI_GPIO_Set_Pins+0x21c>)
 800070a:	685b      	ldr	r3, [r3, #4]
 800070c:	881b      	ldrh	r3, [r3, #0]
 800070e:	2b04      	cmp	r3, #4
 8000710:	d148      	bne.n	80007a4 <MCAL_SPI_GPIO_Set_Pins+0x1a8>
			switch(Gp_SPI_Config[SPI2_INDEX]->NSS){
 8000712:	4b41      	ldr	r3, [pc, #260]	; (8000818 <MCAL_SPI_GPIO_Set_Pins+0x21c>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	899b      	ldrh	r3, [r3, #12]
 8000718:	2b04      	cmp	r3, #4
 800071a:	d00f      	beq.n	800073c <MCAL_SPI_GPIO_Set_Pins+0x140>
 800071c:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000720:	4293      	cmp	r3, r2
 8000722:	d119      	bne.n	8000758 <MCAL_SPI_GPIO_Set_Pins+0x15c>
				gpio_cfg.GPIO_PinNum = GPIO_PIN_12;
 8000724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000728:	81bb      	strh	r3, [r7, #12]
				gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 800072a:	2301      	movs	r3, #1
 800072c:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_init(GPIOB, &gpio_cfg);
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	4619      	mov	r1, r3
 8000734:	483b      	ldr	r0, [pc, #236]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 8000736:	f000 fab0 	bl	8000c9a <MCAL_GPIO_init>
				break;
 800073a:	e00d      	b.n	8000758 <MCAL_SPI_GPIO_Set_Pins+0x15c>
				gpio_cfg.GPIO_PinNum = GPIO_PIN_12;
 800073c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000740:	81bb      	strh	r3, [r7, #12]
				gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 8000742:	2306      	movs	r3, #6
 8000744:	73bb      	strb	r3, [r7, #14]
				gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000746:	2301      	movs	r3, #1
 8000748:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_init(GPIOB, &gpio_cfg);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	4834      	ldr	r0, [pc, #208]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 8000752:	f000 faa2 	bl	8000c9a <MCAL_GPIO_init>
				break;
 8000756:	bf00      	nop
			gpio_cfg.GPIO_PinNum = GPIO_PIN_13;
 8000758:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800075c:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 800075e:	2306      	movs	r3, #6
 8000760:	73bb      	strb	r3, [r7, #14]
			gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000762:	2301      	movs	r3, #1
 8000764:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
 8000766:	f107 030c 	add.w	r3, r7, #12
 800076a:	4619      	mov	r1, r3
 800076c:	482d      	ldr	r0, [pc, #180]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 800076e:	f000 fa94 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_14;
 8000772:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000776:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 8000778:	2301      	movs	r3, #1
 800077a:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	4619      	mov	r1, r3
 8000782:	4828      	ldr	r0, [pc, #160]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 8000784:	f000 fa89 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_15;
 8000788:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800078c:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 800078e:	2306      	movs	r3, #6
 8000790:	73bb      	strb	r3, [r7, #14]
			gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000792:	2301      	movs	r3, #1
 8000794:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
 8000796:	f107 030c 	add.w	r3, r7, #12
 800079a:	4619      	mov	r1, r3
 800079c:	4821      	ldr	r0, [pc, #132]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 800079e:	f000 fa7c 	bl	8000c9a <MCAL_GPIO_init>
}
 80007a2:	e032      	b.n	800080a <MCAL_SPI_GPIO_Set_Pins+0x20e>
			if(Gp_SPI_Config[SPI2_INDEX]->NSS == SPI_NSS_HW_SLAVE){
 80007a4:	4b1c      	ldr	r3, [pc, #112]	; (8000818 <MCAL_SPI_GPIO_Set_Pins+0x21c>)
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	899b      	ldrh	r3, [r3, #12]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d10a      	bne.n	80007c4 <MCAL_SPI_GPIO_Set_Pins+0x1c8>
				gpio_cfg.GPIO_PinNum = GPIO_PIN_12;
 80007ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b2:	81bb      	strh	r3, [r7, #12]
				gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 80007b4:	2301      	movs	r3, #1
 80007b6:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_init(GPIOB, &gpio_cfg);
 80007b8:	f107 030c 	add.w	r3, r7, #12
 80007bc:	4619      	mov	r1, r3
 80007be:	4819      	ldr	r0, [pc, #100]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 80007c0:	f000 fa6b 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_13;
 80007c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007c8:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 80007ca:	2301      	movs	r3, #1
 80007cc:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	4619      	mov	r1, r3
 80007d4:	4813      	ldr	r0, [pc, #76]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 80007d6:	f000 fa60 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_14;
 80007da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007de:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 80007e0:	2306      	movs	r3, #6
 80007e2:	73bb      	strb	r3, [r7, #14]
			gpio_cfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 80007e4:	2301      	movs	r3, #1
 80007e6:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
 80007e8:	f107 030c 	add.w	r3, r7, #12
 80007ec:	4619      	mov	r1, r3
 80007ee:	480d      	ldr	r0, [pc, #52]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 80007f0:	f000 fa53 	bl	8000c9a <MCAL_GPIO_init>
			gpio_cfg.GPIO_PinNum = GPIO_PIN_15;
 80007f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007f8:	81bb      	strh	r3, [r7, #12]
			gpio_cfg.GPIO_PinMode = INPUT_FLOATING_MODE;
 80007fa:	2301      	movs	r3, #1
 80007fc:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_init(GPIOB, &gpio_cfg);
 80007fe:	f107 030c 	add.w	r3, r7, #12
 8000802:	4619      	mov	r1, r3
 8000804:	4807      	ldr	r0, [pc, #28]	; (8000824 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 8000806:	f000 fa48 	bl	8000c9a <MCAL_GPIO_init>
}
 800080a:	bf00      	nop
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40013000 	.word	0x40013000
 8000818:	2000001c 	.word	0x2000001c
 800081c:	40010800 	.word	0x40010800
 8000820:	40003800 	.word	0x40003800
 8000824:	40010c00 	.word	0x40010c00

08000828 <SPI1_IRQHandler>:
// -------------------------------------------------------------------------
// ======================= IRQ ================================
// -------------------------------------------------------------------------


void SPI1_IRQHandler(void){
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0

	struct SPI_Interrupt_source irq_src;

	irq_src.TXE = (((SPI1->SR)&(1<<1)) >> 1);
 800082e:	4b13      	ldr	r3, [pc, #76]	; (800087c <SPI1_IRQHandler+0x54>)
 8000830:	689b      	ldr	r3, [r3, #8]
 8000832:	085b      	lsrs	r3, r3, #1
 8000834:	f003 0301 	and.w	r3, r3, #1
 8000838:	b2da      	uxtb	r2, r3
 800083a:	793b      	ldrb	r3, [r7, #4]
 800083c:	f362 0300 	bfi	r3, r2, #0, #1
 8000840:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = (((SPI1->SR)&(1<<0)) >> 0);
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <SPI1_IRQHandler+0x54>)
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	b2da      	uxtb	r2, r3
 800084c:	793b      	ldrb	r3, [r7, #4]
 800084e:	f362 0341 	bfi	r3, r2, #1, #1
 8000852:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = (((SPI1->SR)&(1<<4)) >> 4);
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <SPI1_IRQHandler+0x54>)
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	091b      	lsrs	r3, r3, #4
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	b2da      	uxtb	r2, r3
 8000860:	793b      	ldrb	r3, [r7, #4]
 8000862:	f362 0382 	bfi	r3, r2, #2, #1
 8000866:	713b      	strb	r3, [r7, #4]

	Gp_SPI_Config[SPI1_INDEX]->P_IRQ_CallBack(irq_src);
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <SPI1_IRQHandler+0x58>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	7938      	ldrb	r0, [r7, #4]
 8000870:	4798      	blx	r3

}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40013000 	.word	0x40013000
 8000880:	2000001c 	.word	0x2000001c

08000884 <SPI2_IRQHandler>:



void SPI2_IRQHandler(void){
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0

	struct SPI_Interrupt_source irq_src;

	irq_src.TXE = (((SPI2->SR)&(1<<1)) >> 1);
 800088a:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <SPI2_IRQHandler+0x54>)
 800088c:	689b      	ldr	r3, [r3, #8]
 800088e:	085b      	lsrs	r3, r3, #1
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	b2da      	uxtb	r2, r3
 8000896:	793b      	ldrb	r3, [r7, #4]
 8000898:	f362 0300 	bfi	r3, r2, #0, #1
 800089c:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = (((SPI2->SR)&(1<<0)) >> 0);
 800089e:	4b0e      	ldr	r3, [pc, #56]	; (80008d8 <SPI2_IRQHandler+0x54>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	793b      	ldrb	r3, [r7, #4]
 80008aa:	f362 0341 	bfi	r3, r2, #1, #1
 80008ae:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = (((SPI2->SR)&(1<<4)) >> 4);
 80008b0:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <SPI2_IRQHandler+0x54>)
 80008b2:	689b      	ldr	r3, [r3, #8]
 80008b4:	091b      	lsrs	r3, r3, #4
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	793b      	ldrb	r3, [r7, #4]
 80008be:	f362 0382 	bfi	r3, r2, #2, #1
 80008c2:	713b      	strb	r3, [r7, #4]

	Gp_SPI_Config[SPI2_INDEX]->P_IRQ_CallBack(irq_src);
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <SPI2_IRQHandler+0x58>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	695b      	ldr	r3, [r3, #20]
 80008ca:	7938      	ldrb	r0, [r7, #4]
 80008cc:	4798      	blx	r3
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40003800 	.word	0x40003800
 80008dc:	2000001c 	.word	0x2000001c

080008e0 <MCAL_UART_Init>:
 * @param [in] 			- UARTCfg: All the UART configurations
 * @retval 				- None
 * Note					- The driver supports Asynchronous mode & HSI clock 8 Mhz
 */

void MCAL_UART_Init(USART_typedef* USARTx, UART_Config * UARTCfg){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
	GP_UART_Config = UARTCfg;    //Backup
 80008ea:	4a5c      	ldr	r2, [pc, #368]	; (8000a5c <MCAL_UART_Init+0x17c>)
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	6013      	str	r3, [r2, #0]

	uint32_t BRR,PCLCK;

	//Enable clock
	if(USARTx == USART1){
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4a5b      	ldr	r2, [pc, #364]	; (8000a60 <MCAL_UART_Init+0x180>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d106      	bne.n	8000906 <MCAL_UART_Init+0x26>
		RCC_USART1_CLK_Enable();
 80008f8:	4b5a      	ldr	r3, [pc, #360]	; (8000a64 <MCAL_UART_Init+0x184>)
 80008fa:	699b      	ldr	r3, [r3, #24]
 80008fc:	4a59      	ldr	r2, [pc, #356]	; (8000a64 <MCAL_UART_Init+0x184>)
 80008fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000902:	6193      	str	r3, [r2, #24]
 8000904:	e014      	b.n	8000930 <MCAL_UART_Init+0x50>
	}else if (USARTx == USART2){
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a57      	ldr	r2, [pc, #348]	; (8000a68 <MCAL_UART_Init+0x188>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d106      	bne.n	800091c <MCAL_UART_Init+0x3c>
		RCC_USART2_CLK_Enable();
 800090e:	4b55      	ldr	r3, [pc, #340]	; (8000a64 <MCAL_UART_Init+0x184>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	4a54      	ldr	r2, [pc, #336]	; (8000a64 <MCAL_UART_Init+0x184>)
 8000914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000918:	61d3      	str	r3, [r2, #28]
 800091a:	e009      	b.n	8000930 <MCAL_UART_Init+0x50>
	}else if(USARTx == USART3){
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4a53      	ldr	r2, [pc, #332]	; (8000a6c <MCAL_UART_Init+0x18c>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d105      	bne.n	8000930 <MCAL_UART_Init+0x50>
		RCC_USART3_CLK_Enable();
 8000924:	4b4f      	ldr	r3, [pc, #316]	; (8000a64 <MCAL_UART_Init+0x184>)
 8000926:	69db      	ldr	r3, [r3, #28]
 8000928:	4a4e      	ldr	r2, [pc, #312]	; (8000a64 <MCAL_UART_Init+0x184>)
 800092a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800092e:	61d3      	str	r3, [r2, #28]
	}

	//Enable usart UE bit in USART_CR1
	USARTx->CR1 |= (1<<13);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	60da      	str	r2, [r3, #12]

	//programin M Bit in USART_CR1
	USARTx->CR1 |= UARTCfg->Word_Lenght;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	683a      	ldr	r2, [r7, #0]
 8000942:	7852      	ldrb	r2, [r2, #1]
 8000944:	431a      	orrs	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	60da      	str	r2, [r3, #12]

	//stop Bits
	USARTx->CR2 |= UARTCfg->StopBits;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	691b      	ldr	r3, [r3, #16]
 800094e:	683a      	ldr	r2, [r7, #0]
 8000950:	7892      	ldrb	r2, [r2, #2]
 8000952:	431a      	orrs	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	611a      	str	r2, [r3, #16]

	//select desired buadrate
	if(USARTx == USART1){
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a41      	ldr	r2, [pc, #260]	; (8000a60 <MCAL_UART_Init+0x180>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d103      	bne.n	8000968 <MCAL_UART_Init+0x88>
		PCLCK = MCAL_RCC_GetPCLK2_CLCKFreq();
 8000960:	f7ff fd5c 	bl	800041c <MCAL_RCC_GetPCLK2_CLCKFreq>
 8000964:	60f8      	str	r0, [r7, #12]
 8000966:	e006      	b.n	8000976 <MCAL_UART_Init+0x96>
	}else if (USARTx == USART2){
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a3f      	ldr	r2, [pc, #252]	; (8000a68 <MCAL_UART_Init+0x188>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d102      	bne.n	8000976 <MCAL_UART_Init+0x96>
		PCLCK = MCAL_RCC_GetPCLK1_CLCKFreq();
 8000970:	f7ff fd40 	bl	80003f4 <MCAL_RCC_GetPCLK1_CLCKFreq>
 8000974:	60f8      	str	r0, [r7, #12]
	}
	BRR = UART_BRR_Register(PCLCK,UARTCfg->BuadRate);
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	011b      	lsls	r3, r3, #4
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000982:	0119      	lsls	r1, r3, #4
 8000984:	68fa      	ldr	r2, [r7, #12]
 8000986:	4613      	mov	r3, r2
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	4413      	add	r3, r2
 800098c:	009a      	lsls	r2, r3, #2
 800098e:	441a      	add	r2, r3
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	fbb2 f2f3 	udiv	r2, r2, r3
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	011b      	lsls	r3, r3, #4
 80009a0:	68f8      	ldr	r0, [r7, #12]
 80009a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80009a6:	2064      	movs	r0, #100	; 0x64
 80009a8:	fb00 f303 	mul.w	r3, r0, r3
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	011b      	lsls	r3, r3, #4
 80009b0:	4a2f      	ldr	r2, [pc, #188]	; (8000a70 <MCAL_UART_Init+0x190>)
 80009b2:	fba2 2303 	umull	r2, r3, r2, r3
 80009b6:	095b      	lsrs	r3, r3, #5
 80009b8:	f003 030f 	and.w	r3, r3, #15
 80009bc:	430b      	orrs	r3, r1
 80009be:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68ba      	ldr	r2, [r7, #8]
 80009c4:	609a      	str	r2, [r3, #8]

	//select desired stop bit
	USARTx->CR2 |= UARTCfg->StopBits;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	691b      	ldr	r3, [r3, #16]
 80009ca:	683a      	ldr	r2, [r7, #0]
 80009cc:	7892      	ldrb	r2, [r2, #2]
 80009ce:	431a      	orrs	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	611a      	str	r2, [r3, #16]

	//Select Parity bit
	USARTx->CR1 |= UARTCfg->Parity;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	683a      	ldr	r2, [r7, #0]
 80009da:	7a12      	ldrb	r2, [r2, #8]
 80009dc:	431a      	orrs	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	60da      	str	r2, [r3, #12]

	//Select HWFlow CTRl
	USARTx->CR3 |= UARTCfg->HWFlowCtl;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	695b      	ldr	r3, [r3, #20]
 80009e6:	683a      	ldr	r2, [r7, #0]
 80009e8:	7a52      	ldrb	r2, [r2, #9]
 80009ea:	431a      	orrs	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	615a      	str	r2, [r3, #20]

	//select TX/Rx MOde
	USARTx->CR1 |= UARTCfg->USART_Mode;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	683a      	ldr	r2, [r7, #0]
 80009f6:	7812      	ldrb	r2, [r2, #0]
 80009f8:	431a      	orrs	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	60da      	str	r2, [r3, #12]

	//select between interrupt and polling
	if(UARTCfg->IRQEnable != UART_IRQ_Enable_NONE){
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	7a9b      	ldrb	r3, [r3, #10]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d026      	beq.n	8000a54 <MCAL_UART_Init+0x174>

		USARTx->CR1 |= UARTCfg->IRQEnable;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	683a      	ldr	r2, [r7, #0]
 8000a0c:	7a92      	ldrb	r2, [r2, #10]
 8000a0e:	431a      	orrs	r2, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	60da      	str	r2, [r3, #12]

		if(USARTx == USART1){
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a12      	ldr	r2, [pc, #72]	; (8000a60 <MCAL_UART_Init+0x180>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d106      	bne.n	8000a2a <MCAL_UART_Init+0x14a>
			NVIC_USART1_IRQ_Enable;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <MCAL_UART_Init+0x194>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a14      	ldr	r2, [pc, #80]	; (8000a74 <MCAL_UART_Init+0x194>)
 8000a22:	f043 0320 	orr.w	r3, r3, #32
 8000a26:	6013      	str	r3, [r2, #0]
			NVIC_USART2_IRQ_Enable;
		}else if(USARTx == USART3){
			NVIC_USART3_IRQ_Enable;
		}
	}
}
 8000a28:	e014      	b.n	8000a54 <MCAL_UART_Init+0x174>
		}else if (USARTx == USART2){
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <MCAL_UART_Init+0x188>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d106      	bne.n	8000a40 <MCAL_UART_Init+0x160>
			NVIC_USART2_IRQ_Enable;
 8000a32:	4b10      	ldr	r3, [pc, #64]	; (8000a74 <MCAL_UART_Init+0x194>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a0f      	ldr	r2, [pc, #60]	; (8000a74 <MCAL_UART_Init+0x194>)
 8000a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a3c:	6013      	str	r3, [r2, #0]
}
 8000a3e:	e009      	b.n	8000a54 <MCAL_UART_Init+0x174>
		}else if(USARTx == USART3){
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <MCAL_UART_Init+0x18c>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d105      	bne.n	8000a54 <MCAL_UART_Init+0x174>
			NVIC_USART3_IRQ_Enable;
 8000a48:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <MCAL_UART_Init+0x194>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a09      	ldr	r2, [pc, #36]	; (8000a74 <MCAL_UART_Init+0x194>)
 8000a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a52:	6013      	str	r3, [r2, #0]
}
 8000a54:	bf00      	nop
 8000a56:	3710      	adds	r7, #16
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20000024 	.word	0x20000024
 8000a60:	40013800 	.word	0x40013800
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40004400 	.word	0x40004400
 8000a6c:	40004800 	.word	0x40004800
 8000a70:	51eb851f 	.word	0x51eb851f
 8000a74:	e000e104 	.word	0xe000e104

08000a78 <MCAL_UART_GPIO_SetPins>:
 * @param [in] 			- USARTx: where x can be (1..3) depending on the device used
 * @retval 				- None
 * Note					- should enable the corresponding AFIO & GPIO in RCC clock
 * 						  based on the recommended settings in data sheet
 */
void MCAL_UART_GPIO_SetPins(USART_typedef* USARTx){
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	GPIO_pinConfig PINCfg;

	if(USARTx == USART1){
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a2b      	ldr	r2, [pc, #172]	; (8000b30 <MCAL_UART_GPIO_SetPins+0xb8>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d118      	bne.n	8000aba <MCAL_UART_GPIO_SetPins+0x42>

		//PA9-->Tx
		PINCfg.GPIO_PinNum = GPIO_PIN_9;
 8000a88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a8c:	81bb      	strh	r3, [r7, #12]
		PINCfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 8000a8e:	2306      	movs	r3, #6
 8000a90:	73bb      	strb	r3, [r7, #14]
		PINCfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000a92:	2301      	movs	r3, #1
 8000a94:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA, &PINCfg);
 8000a96:	f107 030c 	add.w	r3, r7, #12
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4825      	ldr	r0, [pc, #148]	; (8000b34 <MCAL_UART_GPIO_SetPins+0xbc>)
 8000a9e:	f000 f8fc 	bl	8000c9a <MCAL_GPIO_init>

		//PA10--->RX
		PINCfg.GPIO_PinNum = GPIO_PIN_10;
 8000aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aa6:	81bb      	strh	r3, [r7, #12]
		PINCfg.GPIO_PinMode = AF_INPUT_FLOATING_MODE;
 8000aa8:	2308      	movs	r3, #8
 8000aaa:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_init(GPIOA, &PINCfg);
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4820      	ldr	r0, [pc, #128]	; (8000b34 <MCAL_UART_GPIO_SetPins+0xbc>)
 8000ab4:	f000 f8f1 	bl	8000c9a <MCAL_GPIO_init>
			PINCfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
			MCAL_GPIO_init(GPIOB, &PINCfg);
		}

	}
}
 8000ab8:	e036      	b.n	8000b28 <MCAL_UART_GPIO_SetPins+0xb0>
	}else if (USARTx == USART2){
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4a1e      	ldr	r2, [pc, #120]	; (8000b38 <MCAL_UART_GPIO_SetPins+0xc0>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d116      	bne.n	8000af0 <MCAL_UART_GPIO_SetPins+0x78>
		PINCfg.GPIO_PinNum = GPIO_PIN_2;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	81bb      	strh	r3, [r7, #12]
		PINCfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 8000ac6:	2306      	movs	r3, #6
 8000ac8:	73bb      	strb	r3, [r7, #14]
		PINCfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000aca:	2301      	movs	r3, #1
 8000acc:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA, &PINCfg);
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4817      	ldr	r0, [pc, #92]	; (8000b34 <MCAL_UART_GPIO_SetPins+0xbc>)
 8000ad6:	f000 f8e0 	bl	8000c9a <MCAL_GPIO_init>
		PINCfg.GPIO_PinNum = GPIO_PIN_3;
 8000ada:	2308      	movs	r3, #8
 8000adc:	81bb      	strh	r3, [r7, #12]
		PINCfg.GPIO_PinMode = AF_INPUT_FLOATING_MODE;
 8000ade:	2308      	movs	r3, #8
 8000ae0:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_init(GPIOA, &PINCfg);
 8000ae2:	f107 030c 	add.w	r3, r7, #12
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4812      	ldr	r0, [pc, #72]	; (8000b34 <MCAL_UART_GPIO_SetPins+0xbc>)
 8000aea:	f000 f8d6 	bl	8000c9a <MCAL_GPIO_init>
}
 8000aee:	e01b      	b.n	8000b28 <MCAL_UART_GPIO_SetPins+0xb0>
	}else if(USARTx == USART3){
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a12      	ldr	r2, [pc, #72]	; (8000b3c <MCAL_UART_GPIO_SetPins+0xc4>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d117      	bne.n	8000b28 <MCAL_UART_GPIO_SetPins+0xb0>
		PINCfg.GPIO_PinNum = GPIO_PIN_10;
 8000af8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000afc:	81bb      	strh	r3, [r7, #12]
		PINCfg.GPIO_PinMode = AF_OUTPUT_PUSH_PULL_MODE;
 8000afe:	2306      	movs	r3, #6
 8000b00:	73bb      	strb	r3, [r7, #14]
		PINCfg.GPIO_Output_Speed = GPIO_SPEED_10MHZ;
 8000b02:	2301      	movs	r3, #1
 8000b04:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOB, &PINCfg);
 8000b06:	f107 030c 	add.w	r3, r7, #12
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	480c      	ldr	r0, [pc, #48]	; (8000b40 <MCAL_UART_GPIO_SetPins+0xc8>)
 8000b0e:	f000 f8c4 	bl	8000c9a <MCAL_GPIO_init>
		PINCfg.GPIO_PinNum = GPIO_PIN_11;
 8000b12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b16:	81bb      	strh	r3, [r7, #12]
		PINCfg.GPIO_PinMode = AF_INPUT_FLOATING_MODE;
 8000b18:	2308      	movs	r3, #8
 8000b1a:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_init(GPIOB, &PINCfg);
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	4619      	mov	r1, r3
 8000b22:	4807      	ldr	r0, [pc, #28]	; (8000b40 <MCAL_UART_GPIO_SetPins+0xc8>)
 8000b24:	f000 f8b9 	bl	8000c9a <MCAL_GPIO_init>
}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40013800 	.word	0x40013800
 8000b34:	40010800 	.word	0x40010800
 8000b38:	40004400 	.word	0x40004400
 8000b3c:	40004800 	.word	0x40004800
 8000b40:	40010c00 	.word	0x40010c00

08000b44 <MCAL_UART_SendDate>:
 * Note					- When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register),
							the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect
							because it is replaced by the parity.
							When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.
 */
void MCAL_UART_SendDate(USART_typedef* USARTx, uint16_t* pTXBuffer, enum polling_Mechanism PollingState){
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	4613      	mov	r3, r2
 8000b50:	71fb      	strb	r3, [r7, #7]

	//wait till TXE is set
	if(PollingState == Enable){
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d106      	bne.n	8000b66 <MCAL_UART_SendDate+0x22>
		while(!(USARTx->SR & 1<<7));
 8000b58:	bf00      	nop
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f9      	beq.n	8000b5a <MCAL_UART_SendDate+0x16>
	}

	//check the word lenght
	if(GP_UART_Config ->Word_Lenght == UART_Word_Lenght_8B){
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <MCAL_UART_SendDate+0x50>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	785b      	ldrb	r3, [r3, #1]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d105      	bne.n	8000b7c <MCAL_UART_SendDate+0x38>
		USARTx->DR = (*pTXBuffer & (uint8_t)0xFF);
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	881b      	ldrh	r3, [r3, #0]
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	605a      	str	r2, [r3, #4]
	}else{
		USARTx->DR = (*pTXBuffer & (uint16_t)0x01FF);
	}
}
 8000b7a:	e005      	b.n	8000b88 <MCAL_UART_SendDate+0x44>
		USARTx->DR = (*pTXBuffer & (uint16_t)0x01FF);
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	881b      	ldrh	r3, [r3, #0]
 8000b80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	605a      	str	r2, [r3, #4]
}
 8000b88:	bf00      	nop
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	20000024 	.word	0x20000024

08000b98 <USART1_IRQHandler>:




//ISR HANDELER
	void USART1_IRQHandler(void){
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
		GP_UART_Config->P_IRQ_CallBack();
 8000b9c:	4b02      	ldr	r3, [pc, #8]	; (8000ba8 <USART1_IRQHandler+0x10>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	4798      	blx	r3
	}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000024 	.word	0x20000024

08000bac <USART2_IRQHandler>:

	void USART2_IRQHandler(void){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
			GP_UART_Config->P_IRQ_CallBack();
 8000bb0:	4b02      	ldr	r3, [pc, #8]	; (8000bbc <USART2_IRQHandler+0x10>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	4798      	blx	r3
		}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	20000024 	.word	0x20000024

08000bc0 <USART3_IRQHandler>:

	void USART3_IRQHandler(void){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
			GP_UART_Config->P_IRQ_CallBack();
 8000bc4:	4b02      	ldr	r3, [pc, #8]	; (8000bd0 <USART3_IRQHandler+0x10>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	68db      	ldr	r3, [r3, #12]
 8000bca:	4798      	blx	r3
		}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000024 	.word	0x20000024

08000bd4 <GPIO_CRLH_PIN_POSITION>:
#include <STM32F103x8.h>
#include <STM32F103x8.h>
#include "../includes/GPIO_driver.h"


uint16_t GPIO_CRLH_PIN_POSITION(uint16_t pinNumber){
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	80fb      	strh	r3, [r7, #6]
	switch(pinNumber){
 8000bde:	88fb      	ldrh	r3, [r7, #6]
 8000be0:	2b80      	cmp	r3, #128	; 0x80
 8000be2:	d042      	beq.n	8000c6a <GPIO_CRLH_PIN_POSITION+0x96>
 8000be4:	2b80      	cmp	r3, #128	; 0x80
 8000be6:	dc11      	bgt.n	8000c0c <GPIO_CRLH_PIN_POSITION+0x38>
 8000be8:	2b08      	cmp	r3, #8
 8000bea:	d036      	beq.n	8000c5a <GPIO_CRLH_PIN_POSITION+0x86>
 8000bec:	2b08      	cmp	r3, #8
 8000bee:	dc06      	bgt.n	8000bfe <GPIO_CRLH_PIN_POSITION+0x2a>
 8000bf0:	2b02      	cmp	r3, #2
 8000bf2:	d02e      	beq.n	8000c52 <GPIO_CRLH_PIN_POSITION+0x7e>
 8000bf4:	2b04      	cmp	r3, #4
 8000bf6:	d02e      	beq.n	8000c56 <GPIO_CRLH_PIN_POSITION+0x82>
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d028      	beq.n	8000c4e <GPIO_CRLH_PIN_POSITION+0x7a>
 8000bfc:	e047      	b.n	8000c8e <GPIO_CRLH_PIN_POSITION+0xba>
 8000bfe:	2b20      	cmp	r3, #32
 8000c00:	d02f      	beq.n	8000c62 <GPIO_CRLH_PIN_POSITION+0x8e>
 8000c02:	2b40      	cmp	r3, #64	; 0x40
 8000c04:	d02f      	beq.n	8000c66 <GPIO_CRLH_PIN_POSITION+0x92>
 8000c06:	2b10      	cmp	r3, #16
 8000c08:	d029      	beq.n	8000c5e <GPIO_CRLH_PIN_POSITION+0x8a>
 8000c0a:	e040      	b.n	8000c8e <GPIO_CRLH_PIN_POSITION+0xba>
 8000c0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000c10:	d033      	beq.n	8000c7a <GPIO_CRLH_PIN_POSITION+0xa6>
 8000c12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000c16:	dc09      	bgt.n	8000c2c <GPIO_CRLH_PIN_POSITION+0x58>
 8000c18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c1c:	d029      	beq.n	8000c72 <GPIO_CRLH_PIN_POSITION+0x9e>
 8000c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c22:	d028      	beq.n	8000c76 <GPIO_CRLH_PIN_POSITION+0xa2>
 8000c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c28:	d021      	beq.n	8000c6e <GPIO_CRLH_PIN_POSITION+0x9a>
 8000c2a:	e030      	b.n	8000c8e <GPIO_CRLH_PIN_POSITION+0xba>
 8000c2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c30:	d027      	beq.n	8000c82 <GPIO_CRLH_PIN_POSITION+0xae>
 8000c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c36:	dc03      	bgt.n	8000c40 <GPIO_CRLH_PIN_POSITION+0x6c>
 8000c38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c3c:	d01f      	beq.n	8000c7e <GPIO_CRLH_PIN_POSITION+0xaa>
 8000c3e:	e026      	b.n	8000c8e <GPIO_CRLH_PIN_POSITION+0xba>
 8000c40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000c44:	d01f      	beq.n	8000c86 <GPIO_CRLH_PIN_POSITION+0xb2>
 8000c46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000c4a:	d01e      	beq.n	8000c8a <GPIO_CRLH_PIN_POSITION+0xb6>
 8000c4c:	e01f      	b.n	8000c8e <GPIO_CRLH_PIN_POSITION+0xba>
	case GPIO_PIN_0 :
		return 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e01e      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_1 :
		return 4;
 8000c52:	2304      	movs	r3, #4
 8000c54:	e01c      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_2 :
		return 8;
 8000c56:	2308      	movs	r3, #8
 8000c58:	e01a      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_3 :
		return 12;
 8000c5a:	230c      	movs	r3, #12
 8000c5c:	e018      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_4 :
		return 16;
 8000c5e:	2310      	movs	r3, #16
 8000c60:	e016      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_5 :
		return 20;
 8000c62:	2314      	movs	r3, #20
 8000c64:	e014      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_6 :
		return 24;
 8000c66:	2318      	movs	r3, #24
 8000c68:	e012      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_7 :
		return 28;
 8000c6a:	231c      	movs	r3, #28
 8000c6c:	e010      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
	case GPIO_PIN_8 :
		return 0;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e00e      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_9 :
		return 4;
 8000c72:	2304      	movs	r3, #4
 8000c74:	e00c      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_10 :
		return 8;
 8000c76:	2308      	movs	r3, #8
 8000c78:	e00a      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_11 :
		return 12;
 8000c7a:	230c      	movs	r3, #12
 8000c7c:	e008      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_12 :
		return 16;
 8000c7e:	2310      	movs	r3, #16
 8000c80:	e006      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_13 :
		return 20;
 8000c82:	2314      	movs	r3, #20
 8000c84:	e004      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_14 :
		return 24;
 8000c86:	2318      	movs	r3, #24
 8000c88:	e002      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>
		break;
	case GPIO_PIN_15 :
		return 28;
 8000c8a:	231c      	movs	r3, #28
 8000c8c:	e000      	b.n	8000c90 <GPIO_CRLH_PIN_POSITION+0xbc>

	}

	return 0;
 8000c8e:	2300      	movs	r3, #0
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr

08000c9a <MCAL_GPIO_init>:
 * @retval						-none
 * @Note						-stm32F103C6 MCU has GPIO A,B,C,D,E Modules
 * 								But LQFP48 package has only GPIO A,B part of C,D exported as PINS from the MCU
 *
 */
void MCAL_GPIO_init(GPIO_typedefConfig* GPIOx, GPIO_pinConfig* pinConfig){
 8000c9a:	b590      	push	{r4, r7, lr}
 8000c9c:	b085      	sub	sp, #20
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
 8000ca2:	6039      	str	r1, [r7, #0]

	//port configuration register low (pins from 0 >> 7 )	GPIOx_CRL
	//port configuration register high (pins from 8 >> 15 )	GPIOx_CRH
	volatile uint32_t * configRegister = NULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
	uint8_t Pin_Conf = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	73fb      	strb	r3, [r7, #15]

	configRegister = (pinConfig->GPIO_PinNum)<GPIO_PIN_8 ? &GPIOx->CRL : &GPIOx->CRH;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	881b      	ldrh	r3, [r3, #0]
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	2bff      	cmp	r3, #255	; 0xff
 8000cb4:	d801      	bhi.n	8000cba <MCAL_GPIO_init+0x20>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	e001      	b.n	8000cbe <MCAL_GPIO_init+0x24>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	60bb      	str	r3, [r7, #8]

	//Clear CNFx[1:0] and MODEx[1:0]
	(*configRegister) &= ~(0xf<<GPIO_CRLH_PIN_POSITION(pinConfig->GPIO_PinNum));
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	881b      	ldrh	r3, [r3, #0]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff ff84 	bl	8000bd4 <GPIO_CRLH_PIN_POSITION>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	461a      	mov	r2, r3
 8000cd0:	230f      	movs	r3, #15
 8000cd2:	4093      	lsls	r3, r2
 8000cd4:	43da      	mvns	r2, r3
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	401a      	ands	r2, r3
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	601a      	str	r2, [r3, #0]

	// if pin is output
	if(pinConfig->GPIO_PinMode == OUTPUT_OPEN_DRAIN_MODE || pinConfig->GPIO_PinMode == OUTPUT_PUSH_PULL_MODE || pinConfig->GPIO_PinMode == AF_OUTPUT_OPEN_DRAIN_MODE || pinConfig->GPIO_PinMode == AF_OUTPUT_PUSH_PULL_MODE){
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	789b      	ldrb	r3, [r3, #2]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b05      	cmp	r3, #5
 8000ce8:	d00e      	beq.n	8000d08 <MCAL_GPIO_init+0x6e>
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	789b      	ldrb	r3, [r3, #2]
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	2b04      	cmp	r3, #4
 8000cf2:	d009      	beq.n	8000d08 <MCAL_GPIO_init+0x6e>
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	789b      	ldrb	r3, [r3, #2]
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	2b07      	cmp	r3, #7
 8000cfc:	d004      	beq.n	8000d08 <MCAL_GPIO_init+0x6e>
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	789b      	ldrb	r3, [r3, #2]
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	2b06      	cmp	r3, #6
 8000d06:	d110      	bne.n	8000d2a <MCAL_GPIO_init+0x90>

		//configure pin CNF and MODE
		Pin_Conf = (((pinConfig->GPIO_PinMode-4) << 2) | ((pinConfig->GPIO_Output_Speed )& 0x0f));
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	789b      	ldrb	r3, [r3, #2]
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	3b04      	subs	r3, #4
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	b25a      	sxtb	r2, r3
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	78db      	ldrb	r3, [r3, #3]
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	b25b      	sxtb	r3, r3
 8000d1c:	f003 030f 	and.w	r3, r3, #15
 8000d20:	b25b      	sxtb	r3, r3
 8000d22:	4313      	orrs	r3, r2
 8000d24:	b25b      	sxtb	r3, r3
 8000d26:	73fb      	strb	r3, [r7, #15]
 8000d28:	e039      	b.n	8000d9e <MCAL_GPIO_init+0x104>

	}else{	//if pin is input
		if (pinConfig -> GPIO_PinMode == INPUT_ANLOG_MODE || pinConfig->GPIO_PinMode == INPUT_FLOATING_MODE){
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	789b      	ldrb	r3, [r3, #2]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d004      	beq.n	8000d3e <MCAL_GPIO_init+0xa4>
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	789b      	ldrb	r3, [r3, #2]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d108      	bne.n	8000d50 <MCAL_GPIO_init+0xb6>
			Pin_Conf = ((pinConfig->GPIO_PinMode<<2) | 0x00) & 0x0f;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	789b      	ldrb	r3, [r3, #2]
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	f003 030f 	and.w	r3, r3, #15
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e026      	b.n	8000d9e <MCAL_GPIO_init+0x104>
		}else if (pinConfig -> GPIO_PinMode == AF_INPUT_FLOATING_MODE){ //Input Floating
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	789b      	ldrb	r3, [r3, #2]
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	2b08      	cmp	r3, #8
 8000d58:	d102      	bne.n	8000d60 <MCAL_GPIO_init+0xc6>
			Pin_Conf = ((INPUT_FLOATING_MODE<<2) | 0x00) & 0x0f;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	73fb      	strb	r3, [r7, #15]
 8000d5e:	e01e      	b.n	8000d9e <MCAL_GPIO_init+0x104>
		}else{		//Input PU PD
			Pin_Conf = ((pinConfig->GPIO_PinMode<<2) | 0x00) & 0x0f;
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	789b      	ldrb	r3, [r3, #2]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	f003 030f 	and.w	r3, r3, #15
 8000d6e:	73fb      	strb	r3, [r7, #15]

			if(pinConfig->GPIO_PinMode == INPUT_PULL_UP_MODE){
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	789b      	ldrb	r3, [r3, #2]
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d108      	bne.n	8000d8c <MCAL_GPIO_init+0xf2>
				GPIOx->ODR |= pinConfig->GPIO_PinNum;
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	881b      	ldrh	r3, [r3, #0]
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	431a      	orrs	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	e008      	b.n	8000d9e <MCAL_GPIO_init+0x104>
			}else{
				GPIOx->ODR &= ~(pinConfig->GPIO_PinNum);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	43da      	mvns	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	401a      	ands	r2, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	60da      	str	r2, [r3, #12]
			}

		}
	}
	//write on the register
	(*configRegister) |= (Pin_Conf<<GPIO_CRLH_PIN_POSITION(pinConfig->GPIO_PinNum));
 8000d9e:	7bfc      	ldrb	r4, [r7, #15]
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff ff14 	bl	8000bd4 <GPIO_CRLH_PIN_POSITION>
 8000dac:	4603      	mov	r3, r0
 8000dae:	fa04 f203 	lsl.w	r2, r4, r3
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	431a      	orrs	r2, r3
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	601a      	str	r2, [r3, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd90      	pop	{r4, r7, pc}

08000dc4 <ARAFA_CallBack>:
#include"SPI.h"


unsigned int IRQ_FLAG = 0;
unsigned char  ch;
void ARAFA_CallBack(void){
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
	MCAL_GPIO_Write_Pin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
	MCAL_SPI_TX_RX(SPI1, &ch, En);
	MCAL_GPIO_Write_Pin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);

#endif
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr

08000dd0 <clock_init>:

void clock_init(void){
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
	//	Bit 2 IOPAEN: IO port A clock enable
	//	Set and cleared by software.
	//	0: IO port A clock disabled
	//	1: IO port A clock enabled

	RCC_GPIOA_CLK_EN();
 8000dd4:	4b0d      	ldr	r3, [pc, #52]	; (8000e0c <clock_init+0x3c>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	4a0c      	ldr	r2, [pc, #48]	; (8000e0c <clock_init+0x3c>)
 8000dda:	f043 0304 	orr.w	r3, r3, #4
 8000dde:	6193      	str	r3, [r2, #24]

	//	Bit 3 IOPBEN: IO port B clock enable
	//	Set and cleared by software.
	//	0: IO port B clock disabled
	//	1: IO port B clock enabled
	RCC_GPIOB_CLK_EN();
 8000de0:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <clock_init+0x3c>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	4a09      	ldr	r2, [pc, #36]	; (8000e0c <clock_init+0x3c>)
 8000de6:	f043 0308 	orr.w	r3, r3, #8
 8000dea:	6193      	str	r3, [r2, #24]

	RCC_AFIO_CLK_EN();
 8000dec:	4b07      	ldr	r3, [pc, #28]	; (8000e0c <clock_init+0x3c>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	4a06      	ldr	r2, [pc, #24]	; (8000e0c <clock_init+0x3c>)
 8000df2:	f043 0301 	orr.w	r3, r3, #1
 8000df6:	6193      	str	r3, [r2, #24]

	RCC_USART1_CLK_Enable();
 8000df8:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <clock_init+0x3c>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a03      	ldr	r2, [pc, #12]	; (8000e0c <clock_init+0x3c>)
 8000dfe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e02:	6193      	str	r3, [r2, #24]



}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	40021000 	.word	0x40021000

08000e10 <Arafa_SPI1_IRQHandler>:


void Arafa_SPI1_IRQHandler(struct SPI_Interrupt_source irq_src){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	7138      	strb	r0, [r7, #4]
#ifdef	SPI_ACT_AS_Slave
	if(irq_src.RXNE){
 8000e18:	793b      	ldrb	r3, [r7, #4]
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d00c      	beq.n	8000e3e <Arafa_SPI1_IRQHandler+0x2e>

		ch = 0xf;
 8000e24:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <Arafa_SPI1_IRQHandler+0x38>)
 8000e26:	220f      	movs	r2, #15
 8000e28:	701a      	strb	r2, [r3, #0]
		MCAL_SPI_TX_RX(SPI1, &ch, dis);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	4906      	ldr	r1, [pc, #24]	; (8000e48 <Arafa_SPI1_IRQHandler+0x38>)
 8000e2e:	4807      	ldr	r0, [pc, #28]	; (8000e4c <Arafa_SPI1_IRQHandler+0x3c>)
 8000e30:	f7ff fbba 	bl	80005a8 <MCAL_SPI_TX_RX>
		MCAL_UART_SendDate(USART1, &ch, Enable);
 8000e34:	2201      	movs	r2, #1
 8000e36:	4904      	ldr	r1, [pc, #16]	; (8000e48 <Arafa_SPI1_IRQHandler+0x38>)
 8000e38:	4805      	ldr	r0, [pc, #20]	; (8000e50 <Arafa_SPI1_IRQHandler+0x40>)
 8000e3a:	f7ff fe83 	bl	8000b44 <MCAL_UART_SendDate>

	}
#endif
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000094 	.word	0x20000094
 8000e4c:	40013000 	.word	0x40013000
 8000e50:	40013800 	.word	0x40013800

08000e54 <main>:


int main(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08c      	sub	sp, #48	; 0x30
 8000e58:	af00      	add	r7, sp, #0

	GPIO_pinConfig pinConfiguration;

	clock_init();
 8000e5a:	f7ff ffb9 	bl	8000dd0 <clock_init>


	//>>>>>>>>>>>UART INit<<<<<<<<<<<<<<<<<<
	UART_Config uartcfg;

	uartcfg.BuadRate = UART_BuadRate_115200;
 8000e5e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000e62:	623b      	str	r3, [r7, #32]
	uartcfg.HWFlowCtl = UART_HWFlowCtrl_NONE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uartcfg.IRQEnable = UART_IRQ_Enable_RXNE_or_ORE ;
 8000e6a:	2320      	movs	r3, #32
 8000e6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uartcfg.P_IRQ_CallBack = ARAFA_CallBack;
 8000e70:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <main+0x80>)
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
	uartcfg.Parity = UART_Parity_NONE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uartcfg.Word_Lenght = UART_Word_Lenght_8B;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	777b      	strb	r3, [r7, #29]
	uartcfg.StopBits = UART_StopBits_One;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	77bb      	strb	r3, [r7, #30]
	uartcfg.USART_Mode = UART_Mode_RX_TX;
 8000e82:	230c      	movs	r3, #12
 8000e84:	773b      	strb	r3, [r7, #28]

	MCAL_UART_Init(USART1, &uartcfg);
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4812      	ldr	r0, [pc, #72]	; (8000ed8 <main+0x84>)
 8000e8e:	f7ff fd27 	bl	80008e0 <MCAL_UART_Init>
	MCAL_UART_GPIO_SetPins(USART1);
 8000e92:	4811      	ldr	r0, [pc, #68]	; (8000ed8 <main+0x84>)
 8000e94:	f7ff fdf0 	bl	8000a78 <MCAL_UART_GPIO_SetPins>


	//>>>>>>>>>>>SPI INit<<<<<<<<<<<<<<<<<<
	SPI_Config spi_cfg;
	spi_cfg.Clock_Phase = SPI_CLOCK_PHASE_SECOND_CLK_FIRST_CAPTURE_EDGE;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	81fb      	strh	r3, [r7, #14]
	spi_cfg.Clock_Polarity = SPI_CLOCK_POLARITY_HIGH_IDLE;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	81bb      	strh	r3, [r7, #12]
	spi_cfg.Communication_Mode = SPI_Two_Direction_2Lines;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	80fb      	strh	r3, [r7, #6]
	spi_cfg.Data_Size = SPI_8BIT_DATA_FRAME;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	817b      	strh	r3, [r7, #10]
	spi_cfg.Frame_Format = SPI_Frame_Format_MSB_First;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	813b      	strh	r3, [r7, #8]
	//assume pclk2 is 8mhz
	spi_cfg.Buadrate_Prescaler = SPI_BUADRATE_PRESCALER_8;
 8000eac:	2310      	movs	r3, #16
 8000eae:	827b      	strh	r3, [r7, #18]
#endif


#ifdef SPI_ACT_AS_Slave

	spi_cfg.Device_Mode = SPI_Device_Mode_Slave;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	80bb      	strh	r3, [r7, #4]
	spi_cfg.IRQ_En = SPI_IRQ_RXNEIE;
 8000eb4:	2340      	movs	r3, #64	; 0x40
 8000eb6:	82bb      	strh	r3, [r7, #20]
	spi_cfg.NSS = SPI_NSS_HW_SLAVE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	823b      	strh	r3, [r7, #16]
	spi_cfg.P_IRQ_CallBack = Arafa_SPI1_IRQHandler;
 8000ebc:	4b07      	ldr	r3, [pc, #28]	; (8000edc <main+0x88>)
 8000ebe:	61bb      	str	r3, [r7, #24]

#endif

	MCAL_SPI_Init(SPI1, &spi_cfg);
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4806      	ldr	r0, [pc, #24]	; (8000ee0 <main+0x8c>)
 8000ec6:	f7ff fabd 	bl	8000444 <MCAL_SPI_Init>
	MCAL_SPI_GPIO_Set_Pins(SPI1);
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <main+0x8c>)
 8000ecc:	f7ff fb96 	bl	80005fc <MCAL_SPI_GPIO_Set_Pins>

	while(1){
 8000ed0:	e7fe      	b.n	8000ed0 <main+0x7c>
 8000ed2:	bf00      	nop
 8000ed4:	08000dc5 	.word	0x08000dc5
 8000ed8:	40013800 	.word	0x40013800
 8000edc:	08000e11 	.word	0x08000e11
 8000ee0:	40013000 	.word	0x40013000

08000ee4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ee4:	480d      	ldr	r0, [pc, #52]	; (8000f1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ee6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ee8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	; (8000f20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	; (8000f24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <LoopForever+0xe>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	; (8000f2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	; (8000f30 <LoopForever+0x16>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f12:	f000 f811 	bl	8000f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f16:	f7ff ff9d 	bl	8000e54 <main>

08000f1a <LoopForever>:

LoopForever:
    b LoopForever
 8000f1a:	e7fe      	b.n	8000f1a <LoopForever>
  ldr   r0, =_estack
 8000f1c:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000f28:	08000fb8 	.word	0x08000fb8
  ldr r2, =_sbss
 8000f2c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000f30:	20000098 	.word	0x20000098

08000f34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <ADC1_2_IRQHandler>
	...

08000f38 <__libc_init_array>:
 8000f38:	b570      	push	{r4, r5, r6, lr}
 8000f3a:	2500      	movs	r5, #0
 8000f3c:	4e0c      	ldr	r6, [pc, #48]	; (8000f70 <__libc_init_array+0x38>)
 8000f3e:	4c0d      	ldr	r4, [pc, #52]	; (8000f74 <__libc_init_array+0x3c>)
 8000f40:	1ba4      	subs	r4, r4, r6
 8000f42:	10a4      	asrs	r4, r4, #2
 8000f44:	42a5      	cmp	r5, r4
 8000f46:	d109      	bne.n	8000f5c <__libc_init_array+0x24>
 8000f48:	f000 f81a 	bl	8000f80 <_init>
 8000f4c:	2500      	movs	r5, #0
 8000f4e:	4e0a      	ldr	r6, [pc, #40]	; (8000f78 <__libc_init_array+0x40>)
 8000f50:	4c0a      	ldr	r4, [pc, #40]	; (8000f7c <__libc_init_array+0x44>)
 8000f52:	1ba4      	subs	r4, r4, r6
 8000f54:	10a4      	asrs	r4, r4, #2
 8000f56:	42a5      	cmp	r5, r4
 8000f58:	d105      	bne.n	8000f66 <__libc_init_array+0x2e>
 8000f5a:	bd70      	pop	{r4, r5, r6, pc}
 8000f5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f60:	4798      	blx	r3
 8000f62:	3501      	adds	r5, #1
 8000f64:	e7ee      	b.n	8000f44 <__libc_init_array+0xc>
 8000f66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f6a:	4798      	blx	r3
 8000f6c:	3501      	adds	r5, #1
 8000f6e:	e7f2      	b.n	8000f56 <__libc_init_array+0x1e>
 8000f70:	08000fb0 	.word	0x08000fb0
 8000f74:	08000fb0 	.word	0x08000fb0
 8000f78:	08000fb0 	.word	0x08000fb0
 8000f7c:	08000fb4 	.word	0x08000fb4

08000f80 <_init>:
 8000f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f82:	bf00      	nop
 8000f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f86:	bc08      	pop	{r3}
 8000f88:	469e      	mov	lr, r3
 8000f8a:	4770      	bx	lr

08000f8c <_fini>:
 8000f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f8e:	bf00      	nop
 8000f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f92:	bc08      	pop	{r3}
 8000f94:	469e      	mov	lr, r3
 8000f96:	4770      	bx	lr
