
ubuntu-preinstalled/telnet.netkit:     file format elf32-littlearm


Disassembly of section .init:

0000232c <.init>:
    232c:	push	{r3, lr}
    2330:	bl	2e90 <__printf_chk@plt+0x648>
    2334:	pop	{r3, pc}

Disassembly of section .plt:

00002338 <signal@plt-0x14>:
    2338:	push	{lr}		; (str lr, [sp, #-4]!)
    233c:	ldr	lr, [pc, #4]	; 2348 <signal@plt-0x4>
    2340:	add	lr, pc, lr
    2344:	ldr	pc, [lr, #8]!
    2348:	andeq	lr, r1, r0, ror #19

0000234c <signal@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #122880	; 0x1e000
    2354:	ldr	pc, [ip, #2528]!	; 0x9e0

00002358 <_Znwj@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #122880	; 0x1e000
    2360:	ldr	pc, [ip, #2520]!	; 0x9d8

00002364 <getpwnam@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #122880	; 0x1e000
    236c:	ldr	pc, [ip, #2512]!	; 0x9d0

00002370 <__memcpy_chk@plt>:
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #122880	; 0x1e000
    2378:	ldr	pc, [ip, #2504]!	; 0x9c8

0000237c <__aeabi_atexit@plt>:
    237c:			; <UNDEFINED> instruction: 0xe7fd4778
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #122880	; 0x1e000
    2388:	ldr	pc, [ip, #2492]!	; 0x9bc

0000238c <__longjmp_chk@plt>:
    238c:	add	ip, pc, #0, 12
    2390:	add	ip, ip, #122880	; 0x1e000
    2394:	ldr	pc, [ip, #2484]!	; 0x9b4

00002398 <strcasecmp@plt>:
    2398:	add	ip, pc, #0, 12
    239c:	add	ip, ip, #122880	; 0x1e000
    23a0:	ldr	pc, [ip, #2476]!	; 0x9ac

000023a4 <freeaddrinfo@plt>:
    23a4:	add	ip, pc, #0, 12
    23a8:	add	ip, ip, #122880	; 0x1e000
    23ac:	ldr	pc, [ip, #2468]!	; 0x9a4

000023b0 <strtol@plt>:
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #122880	; 0x1e000
    23b8:	ldr	pc, [ip, #2460]!	; 0x99c

000023bc <free@plt>:
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #122880	; 0x1e000
    23c4:	ldr	pc, [ip, #2452]!	; 0x994

000023c8 <getaddrinfo@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #122880	; 0x1e000
    23d0:	ldr	pc, [ip, #2444]!	; 0x98c

000023d4 <__gethostname_chk@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #122880	; 0x1e000
    23dc:	ldr	pc, [ip, #2436]!	; 0x984

000023e0 <strncmp@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #122880	; 0x1e000
    23e8:	ldr	pc, [ip, #2428]!	; 0x97c

000023ec <wait@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #122880	; 0x1e000
    23f4:	ldr	pc, [ip, #2420]!	; 0x974

000023f8 <inet_aton@plt>:
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #122880	; 0x1e000
    2400:	ldr	pc, [ip, #2412]!	; 0x96c

00002404 <exit@plt>:
    2404:	add	ip, pc, #0, 12
    2408:	add	ip, ip, #122880	; 0x1e000
    240c:	ldr	pc, [ip, #2404]!	; 0x964

00002410 <cfgetispeed@plt>:
    2410:	add	ip, pc, #0, 12
    2414:	add	ip, ip, #122880	; 0x1e000
    2418:	ldr	pc, [ip, #2396]!	; 0x95c

0000241c <__vsnprintf_chk@plt>:
    241c:	add	ip, pc, #0, 12
    2420:	add	ip, ip, #122880	; 0x1e000
    2424:	ldr	pc, [ip, #2388]!	; 0x954

00002428 <feof@plt>:
    2428:	add	ip, pc, #0, 12
    242c:	add	ip, ip, #122880	; 0x1e000
    2430:	ldr	pc, [ip, #2380]!	; 0x94c

00002434 <puts@plt>:
    2434:			; <UNDEFINED> instruction: 0xe7fd4778
    2438:	add	ip, pc, #0, 12
    243c:	add	ip, ip, #122880	; 0x1e000
    2440:	ldr	pc, [ip, #2368]!	; 0x940

00002444 <strtok@plt>:
    2444:	add	ip, pc, #0, 12
    2448:	add	ip, ip, #122880	; 0x1e000
    244c:	ldr	pc, [ip, #2360]!	; 0x938

00002450 <perror@plt>:
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #122880	; 0x1e000
    2458:	ldr	pc, [ip, #2352]!	; 0x930

0000245c <rindex@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #122880	; 0x1e000
    2464:	ldr	pc, [ip, #2344]!	; 0x928

00002468 <getpwuid@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #122880	; 0x1e000
    2470:	ldr	pc, [ip, #2336]!	; 0x920

00002474 <__fprintf_chk@plt>:
    2474:			; <UNDEFINED> instruction: 0xe7fd4778
    2478:	add	ip, pc, #0, 12
    247c:	add	ip, ip, #122880	; 0x1e000
    2480:	ldr	pc, [ip, #2324]!	; 0x914

00002484 <__cxa_guard_release@plt>:
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #122880	; 0x1e000
    248c:	ldr	pc, [ip, #2316]!	; 0x90c

00002490 <execl@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #122880	; 0x1e000
    2498:	ldr	pc, [ip, #2308]!	; 0x904

0000249c <putchar@plt>:
    249c:	add	ip, pc, #0, 12
    24a0:	add	ip, ip, #122880	; 0x1e000
    24a4:	ldr	pc, [ip, #2300]!	; 0x8fc

000024a8 <memset@plt>:
    24a8:	add	ip, pc, #0, 12
    24ac:	add	ip, ip, #122880	; 0x1e000
    24b0:	ldr	pc, [ip, #2292]!	; 0x8f4

000024b4 <_ZdlPvj@plt>:
    24b4:	add	ip, pc, #0, 12
    24b8:	add	ip, ip, #122880	; 0x1e000
    24bc:	ldr	pc, [ip, #2284]!	; 0x8ec

000024c0 <recv@plt>:
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #122880	; 0x1e000
    24c8:	ldr	pc, [ip, #2276]!	; 0x8e4

000024cc <close@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #122880	; 0x1e000
    24d4:	ldr	pc, [ip, #2268]!	; 0x8dc

000024d8 <fopen@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #122880	; 0x1e000
    24e0:	ldr	pc, [ip, #2260]!	; 0x8d4

000024e4 <_Znaj@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #122880	; 0x1e000
    24ec:	ldr	pc, [ip, #2252]!	; 0x8cc

000024f0 <read@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #122880	; 0x1e000
    24f8:	ldr	pc, [ip, #2244]!	; 0x8c4

000024fc <abort@plt>:
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #122880	; 0x1e000
    2504:	ldr	pc, [ip, #2236]!	; 0x8bc

00002508 <__ctype_toupper_loc@plt>:
    2508:	add	ip, pc, #0, 12
    250c:	add	ip, ip, #122880	; 0x1e000
    2510:	ldr	pc, [ip, #2228]!	; 0x8b4

00002514 <__strncpy_chk@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #122880	; 0x1e000
    251c:	ldr	pc, [ip, #2220]!	; 0x8ac

00002520 <gethostbyname@plt>:
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #122880	; 0x1e000
    2528:	ldr	pc, [ip, #2212]!	; 0x8a4

0000252c <kill@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #122880	; 0x1e000
    2534:	ldr	pc, [ip, #2204]!	; 0x89c

00002538 <ioctl@plt>:
    2538:			; <UNDEFINED> instruction: 0xe7fd4778
    253c:	add	ip, pc, #0, 12
    2540:	add	ip, ip, #122880	; 0x1e000
    2544:	ldr	pc, [ip, #2192]!	; 0x890

00002548 <inet_ntoa@plt>:
    2548:	add	ip, pc, #0, 12
    254c:	add	ip, ip, #122880	; 0x1e000
    2550:	ldr	pc, [ip, #2184]!	; 0x888

00002554 <realloc@plt>:
    2554:	add	ip, pc, #0, 12
    2558:	add	ip, ip, #122880	; 0x1e000
    255c:	ldr	pc, [ip, #2176]!	; 0x880

00002560 <strcpy@plt>:
    2560:	add	ip, pc, #0, 12
    2564:	add	ip, ip, #122880	; 0x1e000
    2568:	ldr	pc, [ip, #2168]!	; 0x878

0000256c <__assert_fail@plt>:
    256c:	add	ip, pc, #0, 12
    2570:	add	ip, ip, #122880	; 0x1e000
    2574:	ldr	pc, [ip, #2160]!	; 0x870

00002578 <getopt@plt>:
    2578:	add	ip, pc, #0, 12
    257c:	add	ip, ip, #122880	; 0x1e000
    2580:	ldr	pc, [ip, #2152]!	; 0x868

00002584 <bind@plt>:
    2584:	add	ip, pc, #0, 12
    2588:	add	ip, ip, #122880	; 0x1e000
    258c:	ldr	pc, [ip, #2144]!	; 0x860

00002590 <tcsetattr@plt>:
    2590:	add	ip, pc, #0, 12
    2594:	add	ip, ip, #122880	; 0x1e000
    2598:	ldr	pc, [ip, #2136]!	; 0x858

0000259c <fileno@plt>:
    259c:	add	ip, pc, #0, 12
    25a0:	add	ip, ip, #122880	; 0x1e000
    25a4:	ldr	pc, [ip, #2128]!	; 0x850

000025a8 <__stack_chk_fail@plt>:
    25a8:	add	ip, pc, #0, 12
    25ac:	add	ip, ip, #122880	; 0x1e000
    25b0:	ldr	pc, [ip, #2120]!	; 0x848

000025b4 <socket@plt>:
    25b4:	add	ip, pc, #0, 12
    25b8:	add	ip, ip, #122880	; 0x1e000
    25bc:	ldr	pc, [ip, #2112]!	; 0x840

000025c0 <vfork@plt>:
    25c0:	add	ip, pc, #0, 12
    25c4:	add	ip, ip, #122880	; 0x1e000
    25c8:	ldr	pc, [ip, #2104]!	; 0x838

000025cc <putc@plt>:
    25cc:	add	ip, pc, #0, 12
    25d0:	add	ip, ip, #122880	; 0x1e000
    25d4:	ldr	pc, [ip, #2096]!	; 0x830

000025d8 <isatty@plt>:
    25d8:	add	ip, pc, #0, 12
    25dc:	add	ip, ip, #122880	; 0x1e000
    25e0:	ldr	pc, [ip, #2088]!	; 0x828

000025e4 <__strcpy_chk@plt>:
    25e4:			; <UNDEFINED> instruction: 0xe7fd4778
    25e8:	add	ip, pc, #0, 12
    25ec:	add	ip, ip, #122880	; 0x1e000
    25f0:	ldr	pc, [ip, #2076]!	; 0x81c

000025f4 <herror@plt>:
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #122880	; 0x1e000
    25fc:	ldr	pc, [ip, #2068]!	; 0x814

00002600 <getnameinfo@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #122880	; 0x1e000
    2608:	ldr	pc, [ip, #2060]!	; 0x80c

0000260c <strncasecmp@plt>:
    260c:	add	ip, pc, #0, 12
    2610:	add	ip, ip, #122880	; 0x1e000
    2614:	ldr	pc, [ip, #2052]!	; 0x804

00002618 <__asprintf_chk@plt>:
    2618:	add	ip, pc, #0, 12
    261c:	add	ip, ip, #122880	; 0x1e000
    2620:	ldr	pc, [ip, #2044]!	; 0x7fc

00002624 <_ZdaPv@plt>:
    2624:	add	ip, pc, #0, 12
    2628:	add	ip, ip, #122880	; 0x1e000
    262c:	ldr	pc, [ip, #2036]!	; 0x7f4

00002630 <setsockopt@plt>:
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #122880	; 0x1e000
    2638:	ldr	pc, [ip, #2028]!	; 0x7ec

0000263c <select@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #122880	; 0x1e000
    2644:	ldr	pc, [ip, #2020]!	; 0x7e4

00002648 <shutdown@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #122880	; 0x1e000
    2650:	ldr	pc, [ip, #2012]!	; 0x7dc

00002654 <sleep@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #122880	; 0x1e000
    265c:	ldr	pc, [ip, #2004]!	; 0x7d4

00002660 <raise@plt>:
    2660:			; <UNDEFINED> instruction: 0xe7fd4778
    2664:	add	ip, pc, #0, 12
    2668:	add	ip, ip, #122880	; 0x1e000
    266c:	ldr	pc, [ip, #1992]!	; 0x7c8

00002670 <__aeabi_idivmod@plt>:
    2670:	add	ip, pc, #0, 12
    2674:	add	ip, ip, #122880	; 0x1e000
    2678:	ldr	pc, [ip, #1984]!	; 0x7c0

0000267c <__ctype_b_loc@plt>:
    267c:	add	ip, pc, #0, 12
    2680:	add	ip, ip, #122880	; 0x1e000
    2684:	ldr	pc, [ip, #1976]!	; 0x7b8

00002688 <getuid@plt>:
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #122880	; 0x1e000
    2690:	ldr	pc, [ip, #1968]!	; 0x7b0

00002694 <connect@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #122880	; 0x1e000
    269c:	ldr	pc, [ip, #1960]!	; 0x7a8

000026a0 <ferror@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #122880	; 0x1e000
    26a8:	ldr	pc, [ip, #1952]!	; 0x7a0

000026ac <__cxa_throw_bad_array_new_length@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #122880	; 0x1e000
    26b4:	ldr	pc, [ip, #1944]!	; 0x798

000026b8 <fgets@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #122880	; 0x1e000
    26c0:	ldr	pc, [ip, #1936]!	; 0x790

000026c4 <fputc@plt>:
    26c4:			; <UNDEFINED> instruction: 0xe7fd4778
    26c8:	add	ip, pc, #0, 12
    26cc:	add	ip, ip, #122880	; 0x1e000
    26d0:	ldr	pc, [ip, #1924]!	; 0x784

000026d4 <fwrite@plt>:
    26d4:			; <UNDEFINED> instruction: 0xe7fd4778
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #122880	; 0x1e000
    26e0:	ldr	pc, [ip, #1912]!	; 0x778

000026e4 <memcpy@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #122880	; 0x1e000
    26ec:	ldr	pc, [ip, #1904]!	; 0x770

000026f0 <malloc@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #122880	; 0x1e000
    26f8:	ldr	pc, [ip, #1896]!	; 0x768

000026fc <strlen@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #122880	; 0x1e000
    2704:	ldr	pc, [ip, #1888]!	; 0x760

00002708 <__snprintf_chk@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #122880	; 0x1e000
    2710:	ldr	pc, [ip, #1880]!	; 0x758

00002714 <fclose@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #122880	; 0x1e000
    271c:	ldr	pc, [ip, #1872]!	; 0x750

00002720 <write@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #122880	; 0x1e000
    2728:	ldr	pc, [ip, #1864]!	; 0x748

0000272c <__fdelt_chk@plt>:
    272c:	add	ip, pc, #0, 12
    2730:	add	ip, ip, #122880	; 0x1e000
    2734:	ldr	pc, [ip, #1856]!	; 0x740

00002738 <__gxx_personality_v0@plt>:
    2738:	add	ip, pc, #0, 12
    273c:	add	ip, ip, #122880	; 0x1e000
    2740:	ldr	pc, [ip, #1848]!	; 0x738

00002744 <_exit@plt>:
    2744:	add	ip, pc, #0, 12
    2748:	add	ip, ip, #122880	; 0x1e000
    274c:	ldr	pc, [ip, #1840]!	; 0x730

00002750 <strcmp@plt>:
    2750:	add	ip, pc, #0, 12
    2754:	add	ip, ip, #122880	; 0x1e000
    2758:	ldr	pc, [ip, #1832]!	; 0x728

0000275c <tcgetattr@plt>:
    275c:	add	ip, pc, #0, 12
    2760:	add	ip, ip, #122880	; 0x1e000
    2764:	ldr	pc, [ip, #1824]!	; 0x720

00002768 <__errno_location@plt>:
    2768:	add	ip, pc, #0, 12
    276c:	add	ip, ip, #122880	; 0x1e000
    2770:	ldr	pc, [ip, #1816]!	; 0x718

00002774 <send@plt>:
    2774:			; <UNDEFINED> instruction: 0xe7fd4778
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #122880	; 0x1e000
    2780:	ldr	pc, [ip, #1804]!	; 0x70c

00002784 <strncpy@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #122880	; 0x1e000
    278c:	ldr	pc, [ip, #1796]!	; 0x704

00002790 <__strcat_chk@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #122880	; 0x1e000
    2798:	ldr	pc, [ip, #1788]!	; 0x6fc

0000279c <fflush@plt>:
    279c:			; <UNDEFINED> instruction: 0xe7fd4778
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #122880	; 0x1e000
    27a8:	ldr	pc, [ip, #1776]!	; 0x6f0

000027ac <gai_strerror@plt>:
    27ac:	add	ip, pc, #0, 12
    27b0:	add	ip, ip, #122880	; 0x1e000
    27b4:	ldr	pc, [ip, #1768]!	; 0x6e8

000027b8 <__sigsetjmp@plt>:
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #122880	; 0x1e000
    27c0:	ldr	pc, [ip, #1760]!	; 0x6e0

000027c4 <cfgetospeed@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #122880	; 0x1e000
    27cc:	ldr	pc, [ip, #1752]!	; 0x6d8

000027d0 <__cxa_guard_acquire@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #122880	; 0x1e000
    27d8:	ldr	pc, [ip, #1744]!	; 0x6d0

000027dc <strrchr@plt>:
    27dc:	add	ip, pc, #0, 12
    27e0:	add	ip, ip, #122880	; 0x1e000
    27e4:	ldr	pc, [ip, #1736]!	; 0x6c8

000027e8 <__ctype_tolower_loc@plt>:
    27e8:	add	ip, pc, #0, 12
    27ec:	add	ip, ip, #122880	; 0x1e000
    27f0:	ldr	pc, [ip, #1728]!	; 0x6c0

000027f4 <fputs@plt>:
    27f4:	add	ip, pc, #0, 12
    27f8:	add	ip, ip, #122880	; 0x1e000
    27fc:	ldr	pc, [ip, #1720]!	; 0x6b8

00002800 <getenv@plt>:
    2800:	add	ip, pc, #0, 12
    2804:	add	ip, ip, #122880	; 0x1e000
    2808:	ldr	pc, [ip, #1712]!	; 0x6b0

0000280c <__libc_start_main@plt>:
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #122880	; 0x1e000
    2814:	ldr	pc, [ip, #1704]!	; 0x6a8

00002818 <__gmon_start__@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #122880	; 0x1e000
    2820:	ldr	pc, [ip, #1696]!	; 0x6a0

00002824 <strchr@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #122880	; 0x1e000
    282c:	ldr	pc, [ip, #1688]!	; 0x698

00002830 <__cxa_finalize@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #122880	; 0x1e000
    2838:	ldr	pc, [ip, #1680]!	; 0x690

0000283c <strdup@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #122880	; 0x1e000
    2844:	ldr	pc, [ip, #1672]!	; 0x688

00002848 <__printf_chk@plt>:
    2848:			; <UNDEFINED> instruction: 0xe7fd4778
    284c:	add	ip, pc, #0, 12
    2850:	add	ip, ip, #122880	; 0x1e000
    2854:	ldr	pc, [ip, #1660]!	; 0x67c

Disassembly of section .text:

00002858 <.text>:
    2858:	strcs	fp, [r0, #-1392]	; 0xfffffa90
    285c:	addlt	r4, r2, r4, lsl ip
    2860:	blmi	554cb8 <__printf_chk@plt+0x552470>
    2864:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    2868:			; <UNDEFINED> instruction: 0xf8c44a14
    286c:			; <UNDEFINED> instruction: 0xf5045254
    2870:	stmib	r4, {r0, r2, r4, ip, sp, lr}^
    2874:	ldrbtmi	r5, [sl], #-1430	; 0xfffffa6a
    2878:	andls	r5, r1, #13500416	; 0xce0000
    287c:			; <UNDEFINED> instruction: 0xf7ff4631
    2880:	bls	7de88 <__printf_chk@plt+0x7b640>
    2884:			; <UNDEFINED> instruction: 0xf5044631
    2888:			; <UNDEFINED> instruction: 0xf8c47018
    288c:	stmib	r4, {r5, r6, r9, ip, lr}^
    2890:			; <UNDEFINED> instruction: 0xf7ff5599
    2894:	bls	7de74 <__printf_chk@plt+0x7b62c>
    2898:	andsvc	pc, pc, r4, lsl #10
    289c:			; <UNDEFINED> instruction: 0xf8c44631
    28a0:	stmib	r4, {r2, r3, r4, r5, r6, r9, ip, lr}^
    28a4:	andlt	r5, r2, r0, lsr #11
    28a8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    28ac:	stcllt	7, cr15, [r6, #-1020]!	; 0xfffffc04
    28b0:	strdeq	pc, [r1], -ip
    28b4:			; <UNDEFINED> instruction: 0x0001e4be
    28b8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28bc:	andeq	lr, r1, sl, lsl #15
    28c0:	andcs	r4, r0, #393216	; 0x60000
    28c4:	ldrbtmi	r4, [r8], #-2310	; 0xfffff6fa
    28c8:	ldrbtmi	r4, [r9], #-2822	; 0xfffff4fa
    28cc:	stmib	r0, {r1, sp, lr}^
    28d0:	bmi	14b0dc <__printf_chk@plt+0x148894>
    28d4:	ldrbtmi	r5, [sl], #-2249	; 0xfffff737
    28d8:	ldcllt	7, cr15, [r0, #-1020]	; 0xfffffc04
    28dc:	andeq	pc, r1, lr, asr sl	; <UNPREDICTABLE>
    28e0:	andeq	lr, r1, sl, asr r4
    28e4:	andeq	r0, r0, r4, asr #5
    28e8:	andeq	lr, r1, sl, lsr #14
    28ec:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    28f0:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    28f4:	push	{r1, r3, r4, r5, r6, sl, lr}
    28f8:			; <UNDEFINED> instruction: 0xb0934ff0
    28fc:			; <UNDEFINED> instruction: 0x460558d3
    2900:	strmi	pc, [r8], #-2271	; 0xfffff721
    2904:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2908:			; <UNDEFINED> instruction: 0xf04f9311
    290c:			; <UNDEFINED> instruction: 0xf0040300
    2910:			; <UNDEFINED> instruction: 0xf008faf3
    2914:	blmi	fffc2640 <__printf_chk@plt+0xfffbfdf8>
    2918:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    291c:	vst2.32	{d6-d7}, [r3 :64], fp
    2920:	blcs	c1f788 <__printf_chk@plt+0xc1cf40>
    2924:	blmi	ffef6938 <__printf_chk@plt+0xffef40f0>
    2928:	stmiapl	r3!, {r9, sp}^
    292c:	ldmdavs	r8!, {r1, r3, r4, sp, lr}
    2930:			; <UNDEFINED> instruction: 0xf7ff212f
    2934:	blmi	ffe3e68c <__printf_chk@plt+0xffe3be44>
    2938:	andsvs	r5, r8, r3, ror #17
    293c:			; <UNDEFINED> instruction: 0xf0002800
    2940:	ldrdcc	r8, [r1], -r7
    2944:	andcs	r4, r4, #244, 22	; 0x3d000
    2948:			; <UNDEFINED> instruction: 0x260049f4
    294c:	bicshi	pc, r0, #14614528	; 0xdf0000
    2950:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2954:	ldrbtmi	r9, [r8], #1541	; 0x605
    2958:	biclt	pc, r8, #14614528	; 0xdf0000
    295c:			; <UNDEFINED> instruction: 0xf7ff6018
    2960:	bmi	ffc7de68 <__printf_chk@plt+0xffc7b620>
    2964:	blmi	ffc53d58 <__printf_chk@plt+0xffc51510>
    2968:	bicge	pc, r4, #14614528	; 0xdf0000
    296c:	strls	r5, [r6], -r2, lsr #17
    2970:	adcsmi	r4, r0, #-100663296	; 0xfa000000
    2974:	cmncs	lr, ip, lsl #30
    2978:	andsvc	r4, r1, r1, lsr r6
    297c:	rscscc	pc, pc, #79	; 0x4f
    2980:	andsvs	r5, sl, r3, ror #17
    2984:	ldrtmi	r4, [r9], -r2, asr #12
    2988:			; <UNDEFINED> instruction: 0xf7ff4628
    298c:	mcrrne	13, 15, lr, r3, cr6
    2990:	addshi	pc, sp, r0
    2994:	stmdacs	r4, {r2, r4, r5, fp, ip, sp}^
    2998:			; <UNDEFINED> instruction: 0x81aff200
    299c:			; <UNDEFINED> instruction: 0xf853a302
    29a0:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    29a4:	svclt	0x00004718
    29a8:	andeq	r0, r0, r5, lsl r1
    29ac:	andeq	r0, r0, r3, asr r3
    29b0:	andeq	r0, r0, fp, ror #5
    29b4:	andeq	r0, r0, r1, ror #5
    29b8:	ldrdeq	r0, [r0], -r7
    29bc:	andeq	r0, r0, r3, asr r3
    29c0:	andeq	r0, r0, r3, asr r3
    29c4:	andeq	r0, r0, r3, asr r3
    29c8:	andeq	r0, r0, r3, asr r3
    29cc:	andeq	r0, r0, r3, asr r3
    29d0:	andeq	r0, r0, r3, asr r3
    29d4:	andeq	r0, r0, r3, asr r3
    29d8:	andeq	r0, r0, r3, asr r3
    29dc:	andeq	r0, r0, r3, asr r3
    29e0:	andeq	r0, r0, r3, asr r3
    29e4:	andeq	r0, r0, r3, asr r3
    29e8:	andeq	r0, r0, r3, asr r3
    29ec:	andeq	r0, r0, r7, asr #5
    29f0:	andeq	r0, r0, r3, asr r3
    29f4:	andeq	r0, r0, r3, asr r3
    29f8:	andeq	r0, r0, r3, asr r3
    29fc:	andeq	r0, r0, r3, asr r3
    2a00:	andeq	r0, r0, r3, asr r3
    2a04:			; <UNDEFINED> instruction: 0xffffffdd
    2a08:			; <UNDEFINED> instruction: 0x000002b9
    2a0c:	andeq	r0, r0, r3, asr r3
    2a10:	andeq	r0, r0, r3, asr r3
    2a14:	andeq	r0, r0, r3, asr r3
    2a18:	andeq	r0, r0, r3, asr r3
    2a1c:	andeq	r0, r0, r3, asr r3
    2a20:	andeq	r0, r0, r3, asr r3
    2a24:	muleq	r0, r3, r2
    2a28:	andeq	r0, r0, r3, asr r3
    2a2c:	andeq	r0, r0, r3, asr r3
    2a30:	andeq	r0, r0, r3, asr r3
    2a34:	andeq	r0, r0, r3, asr r3
    2a38:			; <UNDEFINED> instruction: 0xffffffdd
    2a3c:	andeq	r0, r0, r3, asr r3
    2a40:	andeq	r0, r0, r3, asr r3
    2a44:	andeq	r0, r0, r3, asr r3
    2a48:	andeq	r0, r0, r3, asr r3
    2a4c:	andeq	r0, r0, r3, asr r3
    2a50:	andeq	r0, r0, r3, asr r3
    2a54:	andeq	r0, r0, r3, asr r3
    2a58:	andeq	r0, r0, r3, asr r3
    2a5c:	andeq	r0, r0, r9, lsl #5
    2a60:	andeq	r0, r0, pc, ror r2
    2a64:	andeq	r0, r0, r5, ror r2
    2a68:	andeq	r0, r0, fp, ror #4
    2a6c:	andeq	r0, r0, pc, asr r2
    2a70:	andeq	r0, r0, r3, asr r3
    2a74:	andeq	r0, r0, r3, asr r3
    2a78:	andeq	r0, r0, r3, asr r3
    2a7c:	andeq	r0, r0, r3, asr r3
    2a80:	andeq	r0, r0, r3, asr r3
    2a84:	andeq	r0, r0, r3, asr r2
    2a88:	andeq	r0, r0, r1, asr #4
    2a8c:	andeq	r0, r0, r3, asr r3
    2a90:	andeq	r0, r0, r5, lsr r2
    2a94:	andeq	r0, r0, r3, asr r3
    2a98:	andeq	r0, r0, r3, asr r3
    2a9c:	andeq	r0, r0, r3, asr r3
    2aa0:	andeq	r0, r0, fp, lsr #4
    2aa4:	andeq	r0, r0, r3, asr r3
    2aa8:	andeq	r0, r0, r5, lsr #4
    2aac:	andeq	r0, r0, r3, asr r3
    2ab0:	andeq	r0, r0, r3, asr r3
    2ab4:	andeq	r0, r0, r3, asr r3
    2ab8:	andeq	r0, r0, pc, lsl #4
    2abc:	ldrtmi	r4, [r9], -r2, asr #12
    2ac0:	strcs	r4, [r2], -r8, lsr #12
    2ac4:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    2ac8:			; <UNDEFINED> instruction: 0xf47f1c43
    2acc:	blmi	fe5ee860 <__printf_chk@plt+0xfe5ec018>
    2ad0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    2ad4:	tstle	r6, r1, lsl #4
    2ad8:	stmiapl	r2!, {r0, r1, r4, r7, r9, fp, lr}
    2adc:	bcc	20b2c <__printf_chk@plt+0x1e2e4>
    2ae0:	andcs	fp, r1, #24, 30	; 0x60
    2ae4:	blmi	fe4dab54 <__printf_chk@plt+0xfe4d830c>
    2ae8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2aec:	bl	1c96a8 <__printf_chk@plt+0x1c6e60>
    2af0:			; <UNDEFINED> instruction: 0xf0000083
    2af4:	stccs	0, cr8, [r2, #-832]	; 0xfffffcc0
    2af8:	andls	sl, r9, #40960	; 0xa000
    2afc:	rscshi	pc, sp, r0, lsl #6
    2b00:	stmdbls	r9, {r0, r2, r7, r9, fp, lr}
    2b04:	stfeqd	f7, [r4], {1}
    2b08:	eorgt	pc, r4, sp, asr #17
    2b0c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2b10:	bls	19ab40 <__printf_chk@plt+0x1982f8>
    2b14:			; <UNDEFINED> instruction: 0xf8ddb16a
    2b18:	bmi	fe1f2bb0 <__printf_chk@plt+0xfe1f0368>
    2b1c:	tsteq	r4, ip, lsl #2	; <UNPREDICTABLE>
    2b20:	stmdbls	r9, {r0, r3, r8, ip, pc}
    2b24:			; <UNDEFINED> instruction: 0xf8cc447a
    2b28:	stcne	0, cr2, [sl, #-0]
    2b2c:	bls	1a7358 <__printf_chk@plt+0x1a4b10>
    2b30:	bls	15ab60 <__printf_chk@plt+0x158318>
    2b34:			; <UNDEFINED> instruction: 0xf8ddb16a
    2b38:	bmi	fe032bd0 <__printf_chk@plt+0xfe030388>
    2b3c:	tsteq	r4, ip, lsl #2	; <UNPREDICTABLE>
    2b40:	stmdbls	r9, {r0, r3, r8, ip, pc}
    2b44:			; <UNDEFINED> instruction: 0xf8cc447a
    2b48:	stcne	0, cr2, [sl, #-0]
    2b4c:	bls	167378 <__printf_chk@plt+0x164b30>
    2b50:	cdpcs	0, 0, cr6, cr0, cr10, {0}
    2b54:	sbchi	pc, r3, r0, asr #32
    2b58:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    2b5c:	blls	24df6c <__printf_chk@plt+0x24b724>
    2b60:	tsteq	r4, r3, lsl #2	; <UNPREDICTABLE>
    2b64:	andsvs	r9, sl, r9, lsl #2
    2b68:	blls	276f80 <__printf_chk@plt+0x274738>
    2b6c:	ldcne	8, cr6, [r9, #-264]	; 0xfffffef8
    2b70:	andsvs	r9, sl, r9, lsl #2
    2b74:	andcs	r9, r0, r9, lsl #20
    2b78:	tstcs	r1, r1, ror fp
    2b7c:	stmiapl	r0!, {r4, sp, lr}^
    2b80:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    2b84:	andcs	fp, r0, r0, lsl r1
    2b88:			; <UNDEFINED> instruction: 0xf9f6f00a
    2b8c:	stmdbge	sl, {r0, r3, fp, ip, pc}
    2b90:	addne	r1, r0, r0, asr #20
    2b94:	blx	ff3beba8 <__printf_chk@plt+0xff3bc360>
    2b98:	blmi	16d5548 <__printf_chk@plt+0x16d2d00>
    2b9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ba0:	svclt	0x00183801
    2ba4:	ldmdavs	sl, {r0, sp}
    2ba8:	subsmi	r9, sl, r1, lsl fp
    2bac:	adchi	pc, r7, r0, asr #32
    2bb0:	pop	{r0, r1, r4, ip, sp, pc}
    2bb4:	blmi	1626b7c <__printf_chk@plt+0x1624334>
    2bb8:	stmdami	r3!, {r1, r3, r4, r6, r9, sl, lr}^
    2bbc:	stmiapl	r3!, {r0, r8, sp}^
    2bc0:	ldmdavs	fp, {r5, fp, ip, lr}
    2bc4:			; <UNDEFINED> instruction: 0xf7ff6800
    2bc8:			; <UNDEFINED> instruction: 0xe6dbec58
    2bcc:			; <UNDEFINED> instruction: 0x46524b52
    2bd0:	blmi	157cba4 <__printf_chk@plt+0x157a35c>
    2bd4:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r9, sp}^
    2bd8:			; <UNDEFINED> instruction: 0xe6d3701a
    2bdc:	stmiapl	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
    2be0:			; <UNDEFINED> instruction: 0xf0086818
    2be4:	strb	pc, [sp], pc, lsl #29	; <UNPREDICTABLE>
    2be8:	tstcs	r1, r0, asr sl
    2bec:	stmiapl	r2!, {r0, r1, r2, r4, r6, r8, r9, fp, lr}
    2bf0:	stmiapl	r3!, {r0, r4, sp, lr}^
    2bf4:	movwls	r6, #26651	; 0x681b
    2bf8:	bmi	157c710 <__printf_chk@plt+0x1579ec8>
    2bfc:	blmi	118b008 <__printf_chk@plt+0x11887c0>
    2c00:	ldrbtmi	r4, [sl], #-2129	; 0xfffff7af
    2c04:	blmi	147cb78 <__printf_chk@plt+0x147a330>
    2c08:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2c0c:			; <UNDEFINED> instruction: 0xf8aef002
    2c10:	blmi	143c6f8 <__printf_chk@plt+0x1439eb0>
    2c14:	stmiapl	r3!, {r0, r9, sp}^
    2c18:	ssat	r6, #20, sl
    2c1c:	andcs	r4, r1, #79872	; 0x13800
    2c20:	andsvs	r5, sl, r3, ror #17
    2c24:	blmi	127c6e4 <__printf_chk@plt+0x1279e9c>
    2c28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2c2c:	strt	r9, [r9], r5, lsl #6
    2c30:	andcs	r4, r1, #63488	; 0xf800
    2c34:	andsvs	r5, sl, r3, ror #17
    2c38:			; <UNDEFINED> instruction: 0xf7ffe6a4
    2c3c:	blmi	10fe29c <__printf_chk@plt+0x10fba54>
    2c40:	ldrmi	r2, [r1], -r0, lsl #4
    2c44:	strmi	r6, [r1], r2
    2c48:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2c4c:			; <UNDEFINED> instruction: 0xf7ff9307
    2c50:			; <UNDEFINED> instruction: 0xf8d9ebb0
    2c54:	bllt	16cec5c <__printf_chk@plt+0x16cc414>
    2c58:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
    2c5c:			; <UNDEFINED> instruction: 0xe6916018
    2c60:	stmiapl	r2!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    2c64:			; <UNDEFINED> instruction: 0xf0436813
    2c68:	andsvs	r0, r3, r2, lsl #6
    2c6c:	bmi	f7c69c <__printf_chk@plt+0xf79e54>
    2c70:	blmi	b4b078 <__printf_chk@plt+0xb48830>
    2c74:	andsvc	r5, r1, r2, lsr #17
    2c78:	andsvc	r5, r9, r3, ror #17
    2c7c:	blmi	e3c68c <__printf_chk@plt+0xe39e44>
    2c80:	stmiapl	r3!, {r0, r1, r9, sp}^
    2c84:			; <UNDEFINED> instruction: 0xe67d601a
    2c88:	andcs	r4, r0, #34816	; 0x8800
    2c8c:	andsvs	r5, sl, r3, ror #17
    2c90:			; <UNDEFINED> instruction: 0x260ae678
    2c94:	blmi	abc674 <__printf_chk@plt+0xab9e2c>
    2c98:	stmiapl	r0!, {r0, r8, sp}^
    2c9c:	stc	7, cr15, [ip, #1020]	; 0x3fc
    2ca0:	strcs	r2, [r1, #-1024]	; 0xfffffc00
    2ca4:	strtmi	r4, [r1], -r2, lsr #12
    2ca8:			; <UNDEFINED> instruction: 0xf0034628
    2cac:			; <UNDEFINED> instruction: 0xe7f9f91f
    2cb0:	tstcs	r1, r5, lsr #20
    2cb4:	stmdals	r7, {r3, r4, r8, r9, fp, lr}
    2cb8:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    2cbc:	ldrd	pc, [r0], -r0
    2cc0:	bmi	a5cd08 <__printf_chk@plt+0xa5a4c0>
    2cc4:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    2cc8:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    2ccc:	bmi	a274d4 <__printf_chk@plt+0xa24c8c>
    2cd0:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    2cd4:	ldrbtmi	lr, [sl], #-3073	; 0xfffff3ff
    2cd8:	bl	ff3c0cdc <__printf_chk@plt+0xff3be494>
    2cdc:	mcrcs	6, 0, lr, cr2, cr2, {2}
    2ce0:	cdpmi	0, 2, cr13, cr4, cr8, {0}
    2ce4:	bls	253ee4 <__printf_chk@plt+0x25169c>
    2ce8:	tstls	r9, r1, lsl sp
    2cec:			; <UNDEFINED> instruction: 0xe7336016
    2cf0:			; <UNDEFINED> instruction: 0xe6276838
    2cf4:	ldrbtmi	r4, [lr], #-3616	; 0xfffff1e0
    2cf8:			; <UNDEFINED> instruction: 0xf004e7f5
    2cfc:			; <UNDEFINED> instruction: 0xf7fff909
    2d00:	svclt	0x0000ec54
    2d04:	andeq	lr, r1, r0, lsr r4
    2d08:	ldrdeq	r0, [r0], -r8
    2d0c:	andeq	lr, r1, ip, lsl #8
    2d10:	ldrdeq	r0, [r0], -r4
    2d14:	andeq	r0, r0, r4, ror #3
    2d18:	ldrdeq	r0, [r0], -ip
    2d1c:			; <UNDEFINED> instruction: 0x0000c6be
    2d20:	andeq	ip, r0, r2, asr #13
    2d24:	andeq	ip, r0, r0, ror r7
    2d28:	andeq	r0, r0, r4, ror r2
    2d2c:	andeq	r0, r0, ip, asr r2
    2d30:	andeq	ip, r0, r4, lsr r7
    2d34:	andeq	r0, r0, r0, ror #3
    2d38:	ldrdeq	ip, [r0], -r8
    2d3c:			; <UNDEFINED> instruction: 0x0000c5bc
    2d40:	andeq	r0, r0, r4, lsr #4
    2d44:	andeq	lr, r1, r8, lsl #3
    2d48:	andeq	r0, r0, r8, lsr r2
    2d4c:	andeq	r0, r0, r4, lsl r2
    2d50:	andeq	ip, r0, r6, ror r4
    2d54:	andeq	r0, r0, r8, lsr #5
    2d58:	andeq	r0, r0, r0, asr #3
    2d5c:	andeq	r0, r0, ip, lsl #5
    2d60:	andeq	r0, r0, ip, asr #3
    2d64:	strdeq	r0, [r0], -r8
    2d68:	muleq	r0, sl, r3
    2d6c:	andeq	ip, r0, r0, ror r3
    2d70:	andeq	ip, r0, lr, asr r3
    2d74:	andeq	ip, r0, r8, lsr #6
    2d78:	andeq	ip, r0, r2, lsl r3
    2d7c:			; <UNDEFINED> instruction: 0xf04f4810
    2d80:	bmi	40fd84 <__printf_chk@plt+0x40d53c>
    2d84:	ldmdbmi	r0, {r3, r4, r5, r6, sl, lr}
    2d88:	addlt	fp, r3, r0, lsr r5
    2d8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2d90:	stcmi	0, cr6, [lr], {67}	; 0x43
    2d94:	andls	r4, r1, #896	; 0x380
    2d98:	b	ffcc0d9c <__printf_chk@plt+0xffcbe554>
    2d9c:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    2da0:	bls	53f9c <__printf_chk@plt+0x51754>
    2da4:	strtmi	r5, [r8], -r1, ror #17
    2da8:	b	ffac0dac <__printf_chk@plt+0xffabe564>
    2dac:	bls	559dc <__printf_chk@plt+0x53194>
    2db0:	stmiapl	r1!, {r3, r5, r8, sl, fp, ip}^
    2db4:	pop	{r0, r1, ip, sp, pc}
    2db8:			; <UNDEFINED> instruction: 0xf7ff4030
    2dbc:	svclt	0x0000badf
    2dc0:	andeq	pc, r1, ip, lsr #11
    2dc4:	andeq	lr, r1, r4, ror r2
    2dc8:	ldrdeq	r4, [r0], -fp
    2dcc:	andeq	sp, r1, r6, lsl #31
    2dd0:	andeq	lr, r1, r0, lsl #28
    2dd4:			; <UNDEFINED> instruction: 0x000002b0
    2dd8:			; <UNDEFINED> instruction: 0x000001b8
    2ddc:	blmi	1551f4 <__printf_chk@plt+0x1529ac>
    2de0:	bmi	153fcc <__printf_chk@plt+0x151784>
    2de4:	ldrbtmi	r4, [sl], #-2053	; 0xfffff7fb
    2de8:	ldrbtmi	r5, [r8], #-2249	; 0xfffff737
    2dec:	blt	ff1c0df0 <__printf_chk@plt+0xff1be5a8>
    2df0:	andeq	sp, r1, r4, asr #30
    2df4:			; <UNDEFINED> instruction: 0x000002b4
    2df8:	andeq	lr, r1, sl, lsl r2
    2dfc:	andeq	lr, r1, sl, lsr lr
    2e00:	addlt	fp, r3, r0, lsr r5
    2e04:	blmi	316238 <__printf_chk@plt+0x3139f0>
    2e08:	ldrbtmi	r4, [sp], #-3084	; 0xfffff3f4
    2e0c:	ldrbtmi	r4, [ip], #-2572	; 0xfffff5f4
    2e10:	ldrbtmi	r5, [sl], #-2281	; 0xfffff717
    2e14:	andeq	pc, r8, r4, lsl #2
    2e18:			; <UNDEFINED> instruction: 0xf7ff9201
    2e1c:	blmi	27d8ec <__printf_chk@plt+0x27b0a4>
    2e20:	andeq	pc, ip, r4, lsl #2
    2e24:	stmiapl	r9!, {r0, r9, fp, ip, pc}^
    2e28:	pop	{r0, r1, ip, sp, pc}
    2e2c:			; <UNDEFINED> instruction: 0xf7ff4030
    2e30:	svclt	0x0000baa5
    2e34:	andeq	sp, r1, sl, lsl pc
    2e38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2e3c:	andeq	lr, r1, lr, ror pc
    2e40:	andeq	lr, r1, lr, ror #3
    2e44:	andeq	r0, r0, r4, asr r2
    2e48:	bleq	3ef8c <__printf_chk@plt+0x3c744>
    2e4c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2e50:	strbtmi	fp, [sl], -r2, lsl #24
    2e54:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2e58:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2e5c:	ldrmi	sl, [sl], #776	; 0x308
    2e60:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2e64:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2e68:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2e6c:			; <UNDEFINED> instruction: 0xf85a4b06
    2e70:	stmdami	r6, {r0, r1, ip, sp}
    2e74:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2e78:	stcl	7, cr15, [r8], {255}	; 0xff
    2e7c:	bl	fc0e80 <__printf_chk@plt+0xfbe638>
    2e80:	andeq	sp, r1, r8, lsr #29
    2e84:			; <UNDEFINED> instruction: 0x000002bc
    2e88:	andeq	r0, r0, r4, lsl #5
    2e8c:	strdeq	r0, [r0], -r4
    2e90:	ldr	r3, [pc, #20]	; 2eac <__printf_chk@plt+0x664>
    2e94:	ldr	r2, [pc, #20]	; 2eb0 <__printf_chk@plt+0x668>
    2e98:	add	r3, pc, r3
    2e9c:	ldr	r2, [r3, r2]
    2ea0:	cmp	r2, #0
    2ea4:	bxeq	lr
    2ea8:	b	2818 <__gmon_start__@plt>
    2eac:	andeq	sp, r1, r8, lsl #29
    2eb0:	andeq	r0, r0, r8, asr #5
    2eb4:	blmi	1d4ed4 <__printf_chk@plt+0x1d268c>
    2eb8:	bmi	1d40a0 <__printf_chk@plt+0x1d1858>
    2ebc:	addmi	r4, r3, #2063597568	; 0x7b000000
    2ec0:	andle	r4, r3, sl, ror r4
    2ec4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2ec8:	ldrmi	fp, [r8, -r3, lsl #2]
    2ecc:	svclt	0x00004770
    2ed0:	andeq	pc, r1, r0, lsr #3
    2ed4:	muleq	r1, ip, r1
    2ed8:	andeq	sp, r1, r4, ror #28
    2edc:			; <UNDEFINED> instruction: 0x000002b8
    2ee0:	stmdbmi	r9, {r3, fp, lr}
    2ee4:	bmi	2540cc <__printf_chk@plt+0x251884>
    2ee8:	bne	2540d4 <__printf_chk@plt+0x25188c>
    2eec:	svceq	0x00cb447a
    2ef0:			; <UNDEFINED> instruction: 0x01a1eb03
    2ef4:	andle	r1, r3, r9, asr #32
    2ef8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2efc:	ldrmi	fp, [r8, -r3, lsl #2]
    2f00:	svclt	0x00004770
    2f04:	andeq	pc, r1, r4, ror r1	; <UNPREDICTABLE>
    2f08:	andeq	pc, r1, r0, ror r1	; <UNPREDICTABLE>
    2f0c:	andeq	sp, r1, r8, lsr lr
    2f10:	andeq	r0, r0, ip, asr #5
    2f14:	blmi	2b033c <__printf_chk@plt+0x2adaf4>
    2f18:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2f1c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2f20:	blmi	2714d4 <__printf_chk@plt+0x26ec8c>
    2f24:	ldrdlt	r5, [r3, -r3]!
    2f28:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2f2c:			; <UNDEFINED> instruction: 0xf7ff6818
    2f30:			; <UNDEFINED> instruction: 0xf7ffec80
    2f34:	blmi	1c2e38 <__printf_chk@plt+0x1c05f0>
    2f38:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2f3c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2f40:	andeq	pc, r1, r2, asr #2
    2f44:	andeq	sp, r1, r8, lsl #28
    2f48:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f4c:	ldrdeq	lr, [r1], -r6
    2f50:	andeq	pc, r1, r2, lsr #2
    2f54:	svclt	0x0000e7c4
    2f58:	andcs	r4, r1, r3, lsl #22
    2f5c:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    2f60:	mulsvs	r8, fp, r8
    2f64:	svclt	0x00004770
    2f68:	andeq	sp, r1, r6, asr #27
    2f6c:	andeq	r0, r0, ip, lsl #4
    2f70:	stmdacs	r1, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    2f74:	addlt	r4, r7, r0, lsr pc
    2f78:	cfstrsle	mvf4, [r5, #-508]!	; 0xfffffe04
    2f7c:	stmdbmi	pc!, {r1, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    2f80:	andscs	r4, r0, #5242880	; 0x500000
    2f84:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
    2f88:			; <UNDEFINED> instruction: 0xff96f003
    2f8c:	stmdacs	r0, {r2, r9, sl, lr}
    2f90:	stmdacs	r1, {r0, r1, r2, r4, r5, ip, lr, pc}
    2f94:	stmiavs	r2, {r6, ip, lr, pc}^
    2f98:	adcmi	r1, fp, #37632	; 0x9300
    2f9c:	stmvs	r3, {r1, r2, r8, ip, lr, pc}
    2fa0:	ldrdeq	lr, [r2, -r6]
    2fa4:	mulcs	r1, r8, r7
    2fa8:	ldcllt	0, cr11, [r0, #28]!
    2fac:	strcc	r4, [r1, #-2852]	; 0xfffff4dc
    2fb0:	ldmpl	fp!, {r1, r3, r5, r7, r9, lr}^
    2fb4:	movwls	r6, #22555	; 0x581b
    2fb8:	bcs	7a008 <__printf_chk@plt+0x777c0>
    2fbc:	blmi	8774a0 <__printf_chk@plt+0x874c58>
    2fc0:	ldrbtmi	r4, [fp], #-2337	; 0xfffff6df
    2fc4:	and	r4, pc, r9, ror r4	; <UNPREDICTABLE>
    2fc8:	eorscs	r4, lr, #29696	; 0x7400
    2fcc:	tstcs	r1, pc, lsl r8
    2fd0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    2fd4:			; <UNDEFINED> instruction: 0xf7ff681b
    2fd8:	andcs	lr, r0, r0, lsl #23
    2fdc:	ldcllt	0, cr11, [r0, #28]!
    2fe0:	ldmdbmi	ip, {r0, r1, r3, r4, r8, r9, fp, lr}
    2fe4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2fe8:	andls	r6, r0, #36, 16	; 0x240000
    2fec:	tstls	r1, sl, lsl sl
    2ff0:	stmdals	r5, {r0, r8, sp}
    2ff4:	strls	r4, [r2], #-1146	; 0xfffffb86
    2ff8:	b	fc0ffc <__printf_chk@plt+0xfbe7b4>
    2ffc:	andlt	r2, r7, r0
    3000:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3004:	bmi	54b410 <__printf_chk@plt+0x548bc8>
    3008:	ldmdapl	r8!, {r0, r1, r4, r5, r6, fp, sp, lr}
    300c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3010:	b	cc1014 <__printf_chk@plt+0xcbe7cc>
    3014:	strb	r4, [r7, r0, lsr #12]
    3018:	strtmi	r4, [r1], -r9, lsl #16
    301c:	ldmdavs	r3!, {r4, r9, fp, lr}^
    3020:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    3024:			; <UNDEFINED> instruction: 0xf7ff6800
    3028:	andcs	lr, r0, r8, lsr #20
    302c:	blmi	37cf24 <__printf_chk@plt+0x37a6dc>
    3030:	ldrbtmi	r4, [fp], #-2317	; 0xfffff6f3
    3034:			; <UNDEFINED> instruction: 0xe7d74479
    3038:	andeq	sp, r1, ip, lsr #27
    303c:	andeq	lr, r1, lr, lsl #6
    3040:	andeq	r0, r0, r8, lsr r2
    3044:	andeq	sl, r0, r6, asr #32
    3048:	andeq	sl, r0, ip, asr #27
    304c:	andeq	sl, r0, lr, lsr r0
    3050:	andeq	sl, r0, ip, lsr #27
    3054:	andeq	ip, r0, sl, asr r6
    3058:	andeq	sl, r0, r0, asr #1
    305c:	andeq	sl, r0, r4, asr #32
    3060:	andeq	sl, r0, lr, asr r0
    3064:	ldrdeq	r9, [r0], -r6
    3068:	andeq	ip, r0, ip, lsl #12
    306c:	cfstr32mi	mvfx11, [sl], {56}	; 0x38
    3070:			; <UNDEFINED> instruction: 0xf8d4447c
    3074:			; <UNDEFINED> instruction: 0xb1622090
    3078:	ldrcc	r4, [r0], #3336	; 0xd08
    307c:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3080:	andcs	r4, r1, r9, lsr #12
    3084:			; <UNDEFINED> instruction: 0xf7ffb10b
    3088:			; <UNDEFINED> instruction: 0xf854ebe2
    308c:	bcs	ed04 <__printf_chk@plt+0xc4bc>
    3090:	strdcs	sp, [r0], -r5
    3094:	svclt	0x0000bd38
    3098:	andeq	lr, r1, r4, lsr #4
    309c:	andeq	sl, r0, r0, lsl #1
    30a0:	cfldr32mi	mvfx11, [r6], {112}	; 0x70
    30a4:			; <UNDEFINED> instruction: 0xf8d4447c
    30a8:	biclt	r2, r2, r8, ror #6
    30ac:			; <UNDEFINED> instruction: 0xf5044e14
    30b0:	ldrbtmi	r7, [lr], #-1114	; 0xfffffba6
    30b4:	andcs	lr, r1, r5
    30b8:	bl	ff2410bc <__printf_chk@plt+0xff23e874>
    30bc:	svccs	0x0014f854
    30c0:	stmdavs	r3!, {r1, r3, r5, r6, r8, ip, sp, pc}^
    30c4:	rscsle	r2, r9, r0, lsl #22
    30c8:	andcs	r7, sl, sp, lsl r8
    30cc:	stccs	6, cr4, [r0, #-196]	; 0xffffff3c
    30d0:			; <UNDEFINED> instruction: 0xf7ffd1f1
    30d4:			; <UNDEFINED> instruction: 0xf854e9e4
    30d8:	bcs	ed30 <__printf_chk@plt+0xc4e8>
    30dc:	strdcs	sp, [sl], -r1
    30e0:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30e4:	bmi	215d08 <__printf_chk@plt+0x2134c0>
    30e8:	stmdbmi	r8, {r0, sp}
    30ec:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    30f0:			; <UNDEFINED> instruction: 0xf7ff4479
    30f4:	andcs	lr, r0, ip, lsr #23
    30f8:	svclt	0x0000bd70
    30fc:	strdeq	lr, [r1], -r0
    3100:	andeq	sl, r0, r6, asr r0
    3104:	andeq	sl, r0, r0, lsr r0
    3108:	andeq	ip, r0, lr, asr #15
    310c:	andeq	sl, r0, ip
    3110:	mvnsmi	lr, sp, lsr #18
    3114:	ldcmi	0, cr11, [r5], {130}	; 0x82
    3118:			; <UNDEFINED> instruction: 0xf8d4447c
    311c:	tstlt	r2, #104, 6	; 0xa0000001
    3120:			; <UNDEFINED> instruction: 0xf5044b13
    3124:	cfmvrsmi	r7, mvf3
    3128:	ldrdhi	pc, [ip], #-143	; 0xffffff71
    312c:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    3130:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
    3134:	sadd16mi	fp, lr, r8
    3138:	strls	lr, [r0, #-5]
    313c:	bl	fe1c1140 <__printf_chk@plt+0xfe1be8f8>
    3140:	svccs	0x0014f854
    3144:	stmdavs	r5!, {r1, r3, r4, r5, r6, r8, ip, sp, pc}^
    3148:			; <UNDEFINED> instruction: 0x46414633
    314c:	stccs	0, cr2, [r0, #-4]
    3150:	stmdavc	pc!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    3154:	mvnsle	r2, r0, lsl #30
    3158:			; <UNDEFINED> instruction: 0xf7ff200a
    315c:			; <UNDEFINED> instruction: 0xf854e9a0
    3160:	bcs	edb8 <__printf_chk@plt+0xc570>
    3164:	andlt	sp, r2, pc, ror #3
    3168:	ldrhhi	lr, [r0, #141]!	; 0x8d
    316c:	andeq	lr, r1, ip, ror r1
    3170:	andeq	sl, r0, ip
    3174:	andeq	sl, r0, r2, lsl r0
    3178:	andeq	sl, r0, r8, lsl r0
    317c:	cfldr32mi	mvfx11, [r0], {112}	; 0x70
    3180:	ldrbtmi	r4, [ip], #-2064	; 0xfffff7f0
    3184:			; <UNDEFINED> instruction: 0xf7ff4478
    3188:	stmdavs	r2!, {r3, r4, r6, r8, fp, sp, lr, pc}
    318c:	mcrmi	1, 0, fp, cr14, cr2, {5}
    3190:	and	r4, r5, lr, ror r4
    3194:			; <UNDEFINED> instruction: 0xf7ff2001
    3198:			; <UNDEFINED> instruction: 0xf854eb5a
    319c:	cmnlt	sl, r4, lsl pc
    31a0:	blcs	1d334 <__printf_chk@plt+0x1aaec>
    31a4:	ldmdavc	sp, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    31a8:	ldrtmi	r2, [r1], -sl
    31ac:	mvnsle	r2, r0, lsl #26
    31b0:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31b4:	svccs	0x0014f854
    31b8:	mvnsle	r2, r0, lsl #20
    31bc:	ldcllt	0, cr2, [r0, #-0]
    31c0:	andeq	lr, r1, r2, ror #14
    31c4:	ldrdeq	r9, [r0], -r4
    31c8:	andeq	r9, r0, ip, ror #30
    31cc:	cfstr32mi	mvfx11, [lr], {112}	; 0x70
    31d0:	stmdavs	r2!, {r2, r3, r4, r5, r6, sl, lr}
    31d4:	mcrmi	1, 0, fp, cr13, cr2, {5}
    31d8:	and	r4, r5, lr, ror r4
    31dc:			; <UNDEFINED> instruction: 0xf7ff2001
    31e0:			; <UNDEFINED> instruction: 0xf854eb36
    31e4:	cmnlt	sl, r0, lsl pc
    31e8:	blcs	1d37c <__printf_chk@plt+0x1ab34>
    31ec:	ldmdavc	sp, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    31f0:	ldrtmi	r2, [r1], -sl
    31f4:	mvnsle	r2, r0, lsl #26
    31f8:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31fc:	svccs	0x0010f854
    3200:	mvnsle	r2, r0, lsl #20
    3204:	svclt	0x0000bd70
    3208:	andeq	lr, r1, r4, asr #1
    320c:	andeq	r9, r0, r4, lsr #30
    3210:	svcmi	0x00f0e92d
    3214:	blmi	c8d220 <__printf_chk@plt+0xc8a9d8>
    3218:	ldrbtmi	fp, [fp], #-131	; 0xffffff7d
    321c:	ldclle	3, cr9, [r0, #-4]
    3220:	ldrdhi	pc, [r0], #143	; 0x8f
    3224:			; <UNDEFINED> instruction: 0xf8df1d0e
    3228:	cdpne	0, 8, cr9, cr5, cr0, {6}
    322c:	ldrsbtlt	pc, [ip], pc	; <UNPREDICTABLE>
    3230:			; <UNDEFINED> instruction: 0xf50844f8
    3234:	ldrbtmi	r7, [r9], #2138	; 0x85a
    3238:			; <UNDEFINED> instruction: 0x270144fb
    323c:	orrlt	lr, r8, #25
    3240:	cmnlt	r2, r2, asr #17
    3244:	stmdbvs	r3!, {r4, fp, sp, lr}
    3248:			; <UNDEFINED> instruction: 0xf180fab0
    324c:	andsvs	r0, r1, r9, asr #18
    3250:			; <UNDEFINED> instruction: 0x465ab13b
    3254:	bmi	9af67c <__printf_chk@plt+0x9ace34>
    3258:			; <UNDEFINED> instruction: 0x4649447a
    325c:			; <UNDEFINED> instruction: 0xf7ff2001
    3260:	stmiavs	r3!, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3264:			; <UNDEFINED> instruction: 0xf04fb11b
    3268:			; <UNDEFINED> instruction: 0x479830ff
    326c:	stccc	0, cr4, [r1, #-28]	; 0xffffffe4
    3270:			; <UNDEFINED> instruction: 0xf856d314
    3274:	andscs	sl, r4, #4, 22	; 0x1000
    3278:	ldrbmi	r4, [r0], -r1, asr #12
    327c:	cdp2	0, 1, cr15, cr12, cr3, {0}
    3280:	strmi	r2, [r4], -r1, lsl #16
    3284:	ldmdami	fp, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
    3288:	stcls	6, cr4, [r1], {33}	; 0x21
    328c:	bmi	694be0 <__printf_chk@plt+0x692398>
    3290:	stmdapl	r0!, {r8, r9, sl, sp}
    3294:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3298:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    329c:	andlt	r4, r3, r8, lsr r6
    32a0:	svchi	0x00f0e8bd
    32a4:	ldmdami	r3, {r0, r1, r2, r5, r9, sl, lr}
    32a8:	ldrbmi	r9, [r3], -r1, lsl #24
    32ac:	tstcs	r1, r3, lsl sl
    32b0:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    32b4:			; <UNDEFINED> instruction: 0xf7ff6800
    32b8:	ldrtmi	lr, [r8], -r0, ror #17
    32bc:	pop	{r0, r1, ip, sp, pc}
    32c0:	stcls	15, cr8, [r1], {240}	; 0xf0
    32c4:	blmi	2cbbbc <__printf_chk@plt+0x2c9374>
    32c8:	stmdami	sp, {r0, r8, sp}
    32cc:	stmiapl	r3!, {r8, r9, sl, sp}^
    32d0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    32d4:	b	412d8 <__printf_chk@plt+0x3ea90>
    32d8:	andlt	r4, r3, r8, lsr r6
    32dc:	svchi	0x00f0e8bd
    32e0:	andeq	sp, r1, sl, lsl #22
    32e4:	andeq	lr, r1, r4, rrx
    32e8:	andeq	sl, r0, sl
    32ec:	andeq	r9, r0, r4, asr pc
    32f0:	andeq	r9, r0, ip, lsr pc
    32f4:	andeq	r0, r0, r8, lsr r2
    32f8:	andeq	r9, r0, r8, asr #30
    32fc:	andeq	r9, r0, lr, asr pc
    3300:	andeq	r9, r0, ip, asr #29
    3304:	tstcs	r1, r8, lsl #10
    3308:	eorcs	r4, r2, r8, lsl #22
    330c:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
    3310:	mulsvs	r9, fp, r8
    3314:	blx	83f330 <__printf_chk@plt+0x83cae8>
    3318:	andcs	r2, r3, r1, lsl #2
    331c:			; <UNDEFINED> instruction: 0xf9def005
    3320:	strmi	r2, [r8], -r1, lsl #2
    3324:			; <UNDEFINED> instruction: 0xf9daf005
    3328:	stclt	0, cr2, [r8, #-0]
    332c:	andeq	sp, r1, r6, lsl sl
    3330:	andeq	r0, r0, ip, lsl r2
    3334:	blmi	2b075c <__printf_chk@plt+0x2adf14>
    3338:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    333c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    3340:	tstcs	r1, fp, asr #18
    3344:			; <UNDEFINED> instruction: 0xf0052022
    3348:	smlattcs	r1, r9, r9, pc	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf0054608
    3350:	andcs	pc, r1, r5, asr #19
    3354:	tstcs	r1, r8, lsl #26
    3358:			; <UNDEFINED> instruction: 0xf0052003
    335c:			; <UNDEFINED> instruction: 0xe7f0f9bf
    3360:	andeq	sp, r1, sl, ror #19
    3364:	andeq	r0, r0, ip, lsl r2
    3368:	tstcs	r1, r8, lsl #10
    336c:	bmi	315fa0 <__printf_chk@plt+0x313758>
    3370:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3374:	cmplt	r3, fp, lsl r8
    3378:			; <UNDEFINED> instruction: 0xf0052003
    337c:			; <UNDEFINED> instruction: 0x2101f991
    3380:			; <UNDEFINED> instruction: 0xf0054608
    3384:	andcs	pc, r1, sp, lsl #19
    3388:	eorcs	fp, r2, r8, lsl #26
    338c:			; <UNDEFINED> instruction: 0xf9e4f005
    3390:	strmi	r2, [r8], -r1, lsl #2
    3394:			; <UNDEFINED> instruction: 0xf984f005
    3398:	stclt	0, cr2, [r8, #-4]
    339c:			; <UNDEFINED> instruction: 0x0001d9b4
    33a0:	andeq	r0, r0, ip, lsl r2
    33a4:	blmi	895c30 <__printf_chk@plt+0x8933e8>
    33a8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    33ac:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    33b0:	movwls	r6, #22555	; 0x581b
    33b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33b8:			; <UNDEFINED> instruction: 0xf9f2f008
    33bc:	stmdage	r1, {r1, r8, fp, sp, pc}
    33c0:			; <UNDEFINED> instruction: 0xffaef007
    33c4:			; <UNDEFINED> instruction: 0x46042114
    33c8:			; <UNDEFINED> instruction: 0xf7ff2000
    33cc:	stmdbge	r4, {r4, r5, r7, fp, sp, lr, pc}
    33d0:			; <UNDEFINED> instruction: 0xf007a803
    33d4:	blmi	603270 <__printf_chk@plt+0x600a28>
    33d8:	ldrbtmi	r4, [fp], #-2327	; 0xfffff6e9
    33dc:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
    33e0:	svclt	0x000c42c4
    33e4:	andcs	r2, r0, #268435456	; 0x10000000
    33e8:	svclt	0x00142b00
    33ec:	movwcs	r4, #1555	; 0x613
    33f0:			; <UNDEFINED> instruction: 0xf008b97b
    33f4:	ldrdcs	pc, [r0], -r9
    33f8:			; <UNDEFINED> instruction: 0xf9c6f008
    33fc:	blmi	315c40 <__printf_chk@plt+0x3133f8>
    3400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3404:	blls	15d474 <__printf_chk@plt+0x15ac2c>
    3408:	qaddle	r4, sl, sp
    340c:	andlt	r2, r6, r1
    3410:	bls	72858 <__printf_chk@plt+0x70010>
    3414:	addsmi	r9, sl, #3072	; 0xc00
    3418:	bls	b782c <__printf_chk@plt+0xb4fe4>
    341c:	addsmi	r9, sl, #4, 22	; 0x1000
    3420:			; <UNDEFINED> instruction: 0xf007d0e7
    3424:	strb	pc, [r4, r9, lsr #18]!	; <UNPREDICTABLE>
    3428:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    342c:	andeq	sp, r1, ip, ror r9
    3430:	ldrdeq	r0, [r0], -r8
    3434:	andeq	sp, r1, sl, asr #18
    3438:	ldrdeq	r0, [r0], -r4
    343c:	andeq	sp, r1, r4, lsr #18
    3440:	mvnsmi	lr, sp, lsr #18
    3444:	svcmi	0x00432300
    3448:			; <UNDEFINED> instruction: 0xf897447f
    344c:			; <UNDEFINED> instruction: 0xf8c74050
    3450:	stfcss	f3, [r1], #-320	; 0xfffffec0
    3454:	shadd16mi	fp, lr, ip
    3458:	ldrbeq	pc, [r0, #-262]	; 0xfffffefa	; <UNPREDICTABLE>
    345c:	stccs	0, cr13, [r0], {92}	; 0x5c
    3460:	blmi	f77544 <__printf_chk@plt+0xf74cfc>
    3464:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    3468:	ldrsbhi	pc, [r0, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    346c:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3470:	and	r6, r1, r2, lsl #16
    3474:	svcmi	0x0001f815
    3478:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    347c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    3480:	stfcsd	f5, [r0], {248}	; 0xf8
    3484:			; <UNDEFINED> instruction: 0xf108d05c
    3488:	strtmi	r0, [sl], -r1, lsl #16
    348c:			; <UNDEFINED> instruction: 0xf8464629
    3490:	and	r5, r7, r4, lsl #22
    3494:	mlasle	r6, ip, r2, r4
    3498:	strtmi	r4, [r9], -pc, lsl #12
    349c:	blmi	814ac <__printf_chk@plt+0x7ec64>
    34a0:	teqlt	r4, #124, 16	; 0x7c0000
    34a4:	blcs	108b0 <__printf_chk@plt+0xe068>
    34a8:	ldfcsp	f5, [ip], {244}	; 0xf4
    34ac:	stccs	0, cr13, [r2], #-84	; 0xffffffac
    34b0:	stccs	0, cr13, [r7], #-100	; 0xffffff9c
    34b4:	stmdavs	r7, {r0, r1, r2, r4, ip, lr, pc}
    34b8:	andsvc	pc, r4, r7, lsr r8	; <UNPREDICTABLE>
    34bc:	strble	r0, [fp, #1215]!	; 0x4bf
    34c0:	smladcs	r1, r3, r0, r7
    34c4:	stccs	8, cr7, [r0], {76}	; 0x4c
    34c8:	blmi	937c18 <__printf_chk@plt+0x9353d0>
    34cc:			; <UNDEFINED> instruction: 0xf8c3447b
    34d0:	movwcs	r8, #336	; 0x150
    34d4:	pop	{r0, r1, r4, r5, sp, lr}
    34d8:	stmdavc	ip, {r4, r5, r6, r7, r8, pc}^
    34dc:	stfned	f3, [pc], {188}	; 0xbc
    34e0:	ldrtmi	r4, [sp], -r9, lsr #12
    34e4:			; <UNDEFINED> instruction: 0x460fe7d8
    34e8:	ldmdavc	ip!, {r0, r1, r5, r9, sl, lr}^
    34ec:	stccs	6, cr4, [r0], {41}	; 0x29
    34f0:	blmi	6f7c58 <__printf_chk@plt+0x6f5410>
    34f4:			; <UNDEFINED> instruction: 0xf8c3447b
    34f8:	movwcs	r8, #336	; 0x150
    34fc:	movwcs	r7, #19
    3500:	pop	{r0, r1, r4, r5, sp, lr}
    3504:			; <UNDEFINED> instruction: 0x460f81f0
    3508:	strtmi	r2, [r9], -r0, lsl #6
    350c:	blmi	57d434 <__printf_chk@plt+0x57abec>
    3510:			; <UNDEFINED> instruction: 0xf8c3447b
    3514:	ubfx	r8, r0, #2, #17
    3518:	addvc	pc, r0, #1325400064	; 0x4f000000
    351c:	cmpeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    3520:	adcvc	pc, sl, r7, lsl #10
    3524:			; <UNDEFINED> instruction: 0xf7ff1d3e
    3528:	blmi	3fd6b0 <__printf_chk@plt+0x3fae68>
    352c:			; <UNDEFINED> instruction: 0xf8972201
    3530:	ldrbtmi	r4, [fp], #-81	; 0xffffffaf
    3534:	ldrbeq	pc, [r1, #-263]	; 0xfffffef9	; <UNPREDICTABLE>
    3538:	cmpcs	r0, r7, asr #17	; <UNPREDICTABLE>
    353c:			; <UNDEFINED> instruction: 0xe78e603b
    3540:	sbcle	r2, r6, r0, lsl #30
    3544:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    3548:	cmphi	r0, r3, asr #17	; <UNPREDICTABLE>
    354c:	eorsvs	r2, r3, r0, lsl #6
    3550:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3554:	andeq	lr, r1, r8, lsl ip
    3558:	strdeq	lr, [r1], -sl
    355c:	muleq	r1, r4, fp
    3560:	andeq	lr, r1, ip, ror #22
    3564:	andeq	lr, r1, r0, asr fp
    3568:	andeq	r9, r0, r6, lsl sp
    356c:	andeq	lr, r1, sl, lsl fp
    3570:	cfldr32mi	mvfx11, [r0], {56}	; 0x38
    3574:	ldrbtmi	r4, [ip], #-2832	; 0xfffff4f0
    3578:	stmiapl	r5!, {r4, fp, lr}^
    357c:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    3580:			; <UNDEFINED> instruction: 0xf383fab3
    3584:	eorvs	r0, fp, fp, asr r9
    3588:	svc	0x0056f7fe
    358c:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    3590:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    3594:	andcs	r4, r1, fp, lsl #18
    3598:			; <UNDEFINED> instruction: 0xf7ff4479
    359c:	blmi	2bdb04 <__printf_chk@plt+0x2bb2bc>
    35a0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    35a4:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35a8:	ldclt	0, cr2, [r8, #-4]!
    35ac:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    35b0:	svclt	0x0000e7f0
    35b4:	andeq	sp, r1, lr, lsr #15
    35b8:			; <UNDEFINED> instruction: 0x000001b0
    35bc:	ldrdeq	r9, [r0], -r0
    35c0:	andeq	r9, r0, r2, lsl #24
    35c4:	strdeq	r9, [r0], -r0
    35c8:	muleq	r0, r0, r2
    35cc:	ldrdeq	r9, [r0], -lr
    35d0:	strlt	r2, [r8, #-0]
    35d4:	blx	9bf5f2 <__printf_chk@plt+0x9bcdaa>
    35d8:	stclt	0, cr2, [r8, #-4]
    35dc:	strlt	r2, [r8, #-1]
    35e0:	blx	83f5fe <__printf_chk@plt+0x83cdb6>
    35e4:	stclt	0, cr2, [r8, #-4]
    35e8:			; <UNDEFINED> instruction: 0xf005b508
    35ec:	andcs	pc, r1, sp, ror lr	; <UNPREDICTABLE>
    35f0:	svclt	0x0000bd08
    35f4:	stmdbmi	r5, {r2, r9, fp, lr}
    35f8:	blmi	1547e8 <__printf_chk@plt+0x151fa0>
    35fc:	ldmpl	r0, {r0, r4, r6, fp, ip, lr}^
    3600:			; <UNDEFINED> instruction: 0xf0036809
    3604:	svclt	0x0000bcbf
    3608:	andeq	sp, r1, ip, lsr #14
    360c:	andeq	r0, r0, r8, lsr #5
    3610:	andeq	r0, r0, r0, lsl #5
    3614:	ldcllt	0, cr15, [r2, #24]
    3618:	bmi	4d5a68 <__printf_chk@plt+0x4d3220>
    361c:	blmi	4d4808 <__printf_chk@plt+0x4d1fc0>
    3620:	addlt	fp, r2, r0, lsl r5
    3624:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    3628:			; <UNDEFINED> instruction: 0xf10d4c11
    362c:	ldmdavs	r2, {r0, r1, r8}
    3630:			; <UNDEFINED> instruction: 0xf04f9201
    3634:	stmdami	pc, {r9}	; <UNPREDICTABLE>
    3638:	ldmdbpl	ip, {r0, r9, sp}
    363c:			; <UNDEFINED> instruction: 0xf88d7824
    3640:	ldmdapl	r8, {r0, r1, lr}
    3644:			; <UNDEFINED> instruction: 0xf8d2f004
    3648:	blmi	1d5e7c <__printf_chk@plt+0x1d3634>
    364c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3650:	blls	5d6c0 <__printf_chk@plt+0x5ae78>
    3654:	qaddle	r4, sl, r2
    3658:	andlt	r2, r2, r1
    365c:			; <UNDEFINED> instruction: 0xf7febd10
    3660:	svclt	0x0000efa4
    3664:	andeq	sp, r1, r8, lsl #14
    3668:	ldrdeq	r0, [r0], -r8
    366c:	strdeq	sp, [r1], -lr
    3670:	strdeq	r0, [r0], -r8
    3674:	andeq	r0, r0, r4, ror #4
    3678:	ldrdeq	sp, [r1], -r8
    367c:	svcmi	0x00f0e92d
    3680:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    3684:	strmi	r8, [r2], r2, lsl #22
    3688:			; <UNDEFINED> instruction: 0x46204939
    368c:	addlt	r4, r5, r9, ror r4
    3690:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3694:	blmi	e15f78 <__printf_chk@plt+0xe13730>
    3698:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    369c:	bcs	43eec4 <__printf_chk@plt+0x43c67c>
    36a0:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    36a4:	bcs	fe43eecc <__printf_chk@plt+0xfe43c684>
    36a8:	andsvc	pc, r5, #12582912	; 0xc00000
    36ac:	tstvc	r8, #12582912	; 0xc00000	; <UNPREDICTABLE>
    36b0:	movwls	r9, #12802	; 0x3202
    36b4:	blls	676c0 <__printf_chk@plt+0x64e78>
    36b8:	subsle	r2, r3, r0, lsl #22
    36bc:	bne	43ef24 <__printf_chk@plt+0x43c6dc>
    36c0:			; <UNDEFINED> instruction: 0xf7fe4620
    36c4:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    36c8:	cdp	0, 1, cr13, cr8, cr12, {2}
    36cc:			; <UNDEFINED> instruction: 0x46201a90
    36d0:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    36d4:	suble	r2, r5, r0, lsl #16
    36d8:	ldrdhi	pc, [r4], -sl
    36dc:	svceq	0x0000f1b8
    36e0:			; <UNDEFINED> instruction: 0xf8dadd42
    36e4:	strcs	r7, [r1, #-0]
    36e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    36ec:	ldrtmi	r3, [fp], r4, lsl #30
    36f0:			; <UNDEFINED> instruction: 0xf1b9e006
    36f4:			; <UNDEFINED> instruction: 0xd12e0f00
    36f8:	ldrtmi	r4, [r9], r8, lsr #11
    36fc:	strcc	sp, [r1, #-3364]	; 0xfffff2dc
    3700:	svcvc	0x0004f85b
    3704:	ldmdavs	lr!, {r0, r5, r9, sl, lr}
    3708:			; <UNDEFINED> instruction: 0xf7fe4630
    370c:	strmi	lr, [r3], -r6, asr #28
    3710:	biclt	r4, fp, r0, lsr #12
    3714:	svc	0x00f2f7fe
    3718:	strmi	r4, [r2], -r1, lsr #12
    371c:			; <UNDEFINED> instruction: 0xf7fe4630
    3720:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3724:	strbmi	sp, [r5, #-229]	; 0xffffff1b
    3728:	blx	fee7a6d4 <__printf_chk@plt+0xfee77e8c>
    372c:	ldmdbeq	fp, {r0, r3, r7, r8, r9, ip, sp, lr, pc}^
    3730:	ldrmi	r9, [r2, #2562]	; 0xa02
    3734:	movwcs	fp, #3860	; 0xf14
    3738:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    373c:	ldrdge	pc, [ip], -sp
    3740:			; <UNDEFINED> instruction: 0xd1b82b00
    3744:	and	r4, r0, lr, asr #12
    3748:			; <UNDEFINED> instruction: 0x4630463e
    374c:	ldc	0, cr11, [sp], #20
    3750:	pop	{r1, r8, r9, fp, pc}
    3754:			; <UNDEFINED> instruction: 0x26018ff0
    3758:	andlt	r4, r5, r0, lsr r6
    375c:	blhi	bea58 <__printf_chk@plt+0xbc210>
    3760:	svchi	0x00f0e8bd
    3764:	ldrb	r2, [r0, r2, lsl #12]!
    3768:			; <UNDEFINED> instruction: 0xf04f2301
    376c:	ldrb	r0, [pc, r0, lsl #18]
    3770:	andeq	ip, r0, r0, lsr r2
    3774:	andeq	fp, r0, r8, asr #16
    3778:	andeq	lr, r1, r6, asr #19
    377c:	andeq	r9, r0, sl, lsl #24
    3780:	eorsle	r2, r0, pc, ror r8
    3784:	cmplt	r8, #3145728	; 0x300000
    3788:	ldrlt	r2, [r0], #-2175	; 0xfffff781
    378c:	bmi	7f9bfc <__printf_chk@plt+0x7f73b4>
    3790:	biceq	pc, r2, r3, asr #7
    3794:			; <UNDEFINED> instruction: 0xf0030980
    3798:	ldrbtmi	r0, [sl], #-775	; 0xfffffcf9
    379c:	teqcc	r0, r0, lsr r0
    37a0:			; <UNDEFINED> instruction: 0xf882245c
    37a4:	teqcc	r0, #-805306362	; 0xd0000006
    37a8:	rsbne	pc, lr, #8519680	; 0x820000
    37ac:			; <UNDEFINED> instruction: 0xf8822100
    37b0:			; <UNDEFINED> instruction: 0xf502426c
    37b4:			; <UNDEFINED> instruction: 0xf882701b
    37b8:			; <UNDEFINED> instruction: 0xf882326f
    37bc:			; <UNDEFINED> instruction: 0xf85d1270
    37c0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    37c4:	ldmdble	r1, {r0, r1, r2, r3, r4, fp, sp}
    37c8:	tstcs	r0, r1, lsl sl
    37cc:			; <UNDEFINED> instruction: 0xf502447a
    37d0:			; <UNDEFINED> instruction: 0xf882701b
    37d4:			; <UNDEFINED> instruction: 0xf882326c
    37d8:			; <UNDEFINED> instruction: 0xf85d126d
    37dc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    37e0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    37e4:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    37e8:			; <UNDEFINED> instruction: 0x47704478
    37ec:	ldrbcs	r4, [lr], #-2571	; 0xfffff5f5
    37f0:	tstcs	r0, r0, asr #6
    37f4:			; <UNDEFINED> instruction: 0xf502447a
    37f8:			; <UNDEFINED> instruction: 0xf882701b
    37fc:			; <UNDEFINED> instruction: 0xf882326d
    3800:			; <UNDEFINED> instruction: 0xf882426c
    3804:			; <UNDEFINED> instruction: 0xf85d126e
    3808:	ldrbmi	r4, [r0, -r4, lsl #22]!
    380c:	andeq	lr, r1, r6, asr #17
    3810:	muleq	r1, r4, r8
    3814:	ldrdeq	r9, [r0], -r6
    3818:	andeq	r9, r0, ip, asr #21
    381c:	andeq	lr, r1, ip, ror #16
    3820:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
    3824:	stmdavc	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}
    3828:	andle	r2, sl, r0, lsr #22
    382c:	movwcs	lr, #10704	; 0x29d0
    3830:	stmdbmi	sl, {r1, r6, r8, ip, sp, pc}
    3834:	andcs	r4, r1, r2, lsr #12
    3838:			; <UNDEFINED> instruction: 0x4010e8bd
    383c:			; <UNDEFINED> instruction: 0xf7ff4479
    3840:	ldclt	8, cr11, [r0, #-12]
    3844:			; <UNDEFINED> instruction: 0xf7ff7818
    3848:	stmdbmi	r5, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    384c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    3850:			; <UNDEFINED> instruction: 0x4010e8bd
    3854:	andcs	r4, r1, r3, lsl #12
    3858:	svclt	0x00f6f7fe
    385c:	andeq	r9, r0, ip, lsl #21
    3860:	andeq	r9, r0, lr, ror #20
    3864:	svcmi	0x00f0e92d
    3868:	stc	8, cr2, [sp, #-4]!
    386c:			; <UNDEFINED> instruction: 0xf8df8b02
    3870:	ldrbtmi	sl, [sl], #412	; 0x19c
    3874:	vhadd.u8	d27, d16, d3
    3878:			; <UNDEFINED> instruction: 0x460e8096
    387c:	strmi	r4, [r5], -r4, ror #18
    3880:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
    3884:	blx	ff63f898 <__printf_chk@plt+0xff63d050>
    3888:	stclmi	3, cr11, [r2], #-256	; 0xffffff00
    388c:			; <UNDEFINED> instruction: 0xf8d4447c
    3890:	ldrdlt	r2, [r2, #-64]!	; 0xffffffc0
    3894:			; <UNDEFINED> instruction: 0xf5044d60
    3898:	ldrbtmi	r6, [sp], #-1178	; 0xfffffb66
    389c:	strtmi	r6, [r9], -r3, ror #16
    38a0:			; <UNDEFINED> instruction: 0xf7fe2001
    38a4:			; <UNDEFINED> instruction: 0xf854efd4
    38a8:	bcs	f4f0 <__printf_chk@plt+0xcca8>
    38ac:	strdcs	sp, [sl], -r6
    38b0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    38b4:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    38b8:			; <UNDEFINED> instruction: 0xf7ff4648
    38bc:	blmi	1602968 <__printf_chk@plt+0x1600120>
    38c0:	andcs	r4, r1, r7, asr sl
    38c4:	ldrbtmi	r4, [fp], #-2391	; 0xfffff6a9
    38c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    38cc:	svc	0x00bef7fe
    38d0:	andlt	r4, r3, r8, asr #12
    38d4:	blhi	bebd0 <__printf_chk@plt+0xbc388>
    38d8:	svchi	0x00f0e8bd
    38dc:	ldmdavs	r0!, {r1, r4, r6, r8, fp, lr}^
    38e0:			; <UNDEFINED> instruction: 0xf0034479
    38e4:	strmi	pc, [r1], r9, lsr #21
    38e8:	bicle	r2, lr, r0, lsl #16
    38ec:	strcc	r4, [r4], -pc, asr #20
    38f0:	vstrcc	d4, [r2, #-316]	; 0xfffffec4
    38f4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    38f8:	cdp	3, 0, cr9, cr8, cr1, {0}
    38fc:			; <UNDEFINED> instruction: 0xf5032a10
    3900:	mul	pc, sl, r8	; <UNPREDICTABLE>
    3904:	rsble	r2, r0, r1, lsl #16
    3908:	blcs	1db1c <__printf_chk@plt+0x1b2d4>
    390c:	andcs	sp, r0, fp, lsr r0
    3910:	stmdbmi	r8, {r3, r4, r7, r8, r9, sl, lr}^
    3914:	andcs	r6, r1, r3, ror #17
    3918:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    391c:	svc	0x0096f7fe
    3920:			; <UNDEFINED> instruction: 0xd3283d01
    3924:	bllt	141a84 <__printf_chk@plt+0x13f23c>
    3928:			; <UNDEFINED> instruction: 0x46412210
    392c:			; <UNDEFINED> instruction: 0xf0034658
    3930:	strmi	pc, [r4], -r3, asr #21
    3934:	mvnle	r2, r0, lsl #16
    3938:	andscs	r9, r4, #1024	; 0x400
    393c:			; <UNDEFINED> instruction: 0xf5034658
    3940:			; <UNDEFINED> instruction: 0xf003715a
    3944:			; <UNDEFINED> instruction: 0x4607fab9
    3948:	suble	r2, r9, r0, lsl #16
    394c:	subsle	r2, r2, r1, lsl #16
    3950:	smlalbtlt	r6, sl, r2, r8
    3954:	andsvs	r6, r4, r3, lsl #18
    3958:	bmi	defe2c <__printf_chk@plt+0xded5e4>
    395c:	ldmdbmi	r7!, {r0, sp}
    3960:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3964:	svc	0x0072f7fe
    3968:	blcs	1dc5c <__printf_chk@plt+0x1b414>
    396c:	ldrdcs	sp, [r0], -r8
    3970:	stccc	7, cr4, [r1, #-608]	; 0xfffffda0
    3974:			; <UNDEFINED> instruction: 0xf04fd2d6
    3978:	strbmi	r0, [r8], -r1, lsl #18
    397c:	ldc	0, cr11, [sp], #12
    3980:	pop	{r1, r8, r9, fp, pc}
    3984:	stmiavs	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    3988:	stmiavs	r3, {r0, r1, r4, ip, sp, lr}^
    398c:	ldmdavc	r8, {r1, fp, sp, lr}
    3990:			; <UNDEFINED> instruction: 0xf7ff9200
    3994:	mrc	14, 0, APSR_nzcv, cr8, cr5, {7}
    3998:	bls	a1e0 <__printf_chk@plt+0x7998>
    399c:	andcs	r4, r1, r3, lsl #12
    39a0:	svc	0x0054f7fe
    39a4:	blmi	9bd89c <__printf_chk@plt+0x9bb054>
    39a8:	stmdami	r6!, {r1, r3, r4, r5, r9, sp}
    39ac:			; <UNDEFINED> instruction: 0xf04f2101
    39b0:			; <UNDEFINED> instruction: 0xf85a0900
    39b4:	ldrbtmi	r3, [r8], #-3
    39b8:			; <UNDEFINED> instruction: 0xf7fe681b
    39bc:	strbmi	lr, [r8], -lr, lsl #29
    39c0:	ldc	0, cr11, [sp], #12
    39c4:	pop	{r1, r8, r9, fp, pc}
    39c8:	ldmdami	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    39cc:	bmi	795340 <__printf_chk@plt+0x792af8>
    39d0:			; <UNDEFINED> instruction: 0xf85a4621
    39d4:	ldrbtmi	r0, [sl], #-0
    39d8:			; <UNDEFINED> instruction: 0xf7fe6800
    39dc:	ldrb	lr, [r7, -lr, asr #26]!
    39e0:			; <UNDEFINED> instruction: 0x465b4817
    39e4:	tstcs	r1, r9, lsl sl
    39e8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    39ec:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    39f0:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    39f4:	ldmdami	r2, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    39f8:	bmi	55536c <__printf_chk@plt+0x552b24>
    39fc:			; <UNDEFINED> instruction: 0xf85a4639
    3a00:	ldrbtmi	r0, [sl], #-0
    3a04:			; <UNDEFINED> instruction: 0xf7fe6800
    3a08:			; <UNDEFINED> instruction: 0xe761ed38
    3a0c:			; <UNDEFINED> instruction: 0x0001d4b2
    3a10:	andeq	ip, r0, sl, lsr r0
    3a14:	andeq	sp, r1, r8, lsl #20
    3a18:	andeq	r9, r0, r2, ror #16
    3a1c:	andeq	r9, r0, r6, asr r8
    3a20:	strdeq	fp, [r0], -r4
    3a24:	andeq	r9, r0, r2, lsr r8
    3a28:	andeq	r9, r0, ip, asr #19
    3a2c:	muleq	r0, r0, sl
    3a30:	muleq	r1, lr, r9
    3a34:	andeq	r9, r0, r6, asr sl
    3a38:	andeq	r9, r0, r4, lsr r8
    3a3c:	ldrdeq	r9, [r0], -lr
    3a40:	andeq	r0, r0, r8, lsr r2
    3a44:	andeq	r9, r0, lr, lsl r9
    3a48:	andeq	r9, r0, sl, ror #18
    3a4c:	andeq	r9, r0, r4, lsr #18
    3a50:	andeq	r9, r0, lr, lsr r9
    3a54:	cfstr64mi	mvdx11, [r3], {112}	; 0x70
    3a58:	ldrbtmi	r4, [ip], #-2883	; 0xfffff4bd
    3a5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3a60:	blmi	10b01f4 <__printf_chk@plt+0x10ad9ac>
    3a64:	stmdbmi	r2, {r0, r2, r9, sl, lr}^
    3a68:	ldrbtmi	r2, [fp], #-1
    3a6c:			; <UNDEFINED> instruction: 0xf8d34479
    3a70:			; <UNDEFINED> instruction: 0xf7fe2274
    3a74:			; <UNDEFINED> instruction: 0xb1b5eeec
    3a78:	stmiapl	r3!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    3a7c:			; <UNDEFINED> instruction: 0xf7ff7818
    3a80:	ldmdbmi	sp!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    3a84:			; <UNDEFINED> instruction: 0x46024479
    3a88:			; <UNDEFINED> instruction: 0xf7fe2001
    3a8c:	blmi	eff614 <__printf_chk@plt+0xefcdcc>
    3a90:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3a94:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3a98:	ldcllt	0, cr2, [r0, #-4]!
    3a9c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    3aa0:	stcl	7, cr15, [sl], {254}	; 0xfe
    3aa4:			; <UNDEFINED> instruction: 0xf007e7e8
    3aa8:	blmi	dc286c <__printf_chk@plt+0xdc0024>
    3aac:			; <UNDEFINED> instruction: 0xf89658e6
    3ab0:	ldreq	r3, [r9, r2, lsr #32]
    3ab4:	strtle	r4, [r9], #-1541	; 0xfffff9fb
    3ab8:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
    3abc:	tstlt	r3, fp, lsl r8
    3ac0:			; <UNDEFINED> instruction: 0x071878f3
    3ac4:	ldmdami	r1!, {r0, r6, r8, sl, ip, lr, pc}
    3ac8:			; <UNDEFINED> instruction: 0xf7fe4478
    3acc:	blmi	c3edac <__printf_chk@plt+0xc3c564>
    3ad0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3ad4:	teqle	sp, r0, lsl #22
    3ad8:	ldrle	r0, [r4], #-1449	; 0xfffffa57
    3adc:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    3ae0:	andcs	r4, r1, sp, lsr #18
    3ae4:			; <UNDEFINED> instruction: 0xf7fe4479
    3ae8:			; <UNDEFINED> instruction: 0xf896eeb2
    3aec:	ldreq	r3, [sl, r1, lsr #32]
    3af0:	strbeq	sp, [fp, #1474]!	; 0x5c2
    3af4:	bmi	a78b88 <__printf_chk@plt+0xa76340>
    3af8:	stmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
    3afc:	ldrbtmi	r2, [r9], #-1
    3b00:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3b04:	bmi	9fd9ec <__printf_chk@plt+0x9fb1a4>
    3b08:			; <UNDEFINED> instruction: 0xe7e9447a
    3b0c:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    3b10:	ldc	7, cr15, [r2], {254}	; 0xfe
    3b14:	ldrle	r0, [r5], #-2026	; 0xfffff816
    3b18:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    3b1c:	andcs	r4, r1, r4, lsr #18
    3b20:			; <UNDEFINED> instruction: 0xf7fe4479
    3b24:			; <UNDEFINED> instruction: 0x07abee94
    3b28:	bmi	8b8b94 <__printf_chk@plt+0x8b634c>
    3b2c:	stmdbmi	r2!, {r1, r3, r4, r5, r6, sl, lr}
    3b30:	ldrbtmi	r2, [r9], #-1
    3b34:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3b38:			; <UNDEFINED> instruction: 0xffe8f004
    3b3c:	bmi	7fda74 <__printf_chk@plt+0x7fb22c>
    3b40:			; <UNDEFINED> instruction: 0xe7da447a
    3b44:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    3b48:	ldmdami	lr, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3b4c:			; <UNDEFINED> instruction: 0xf7fe4478
    3b50:			; <UNDEFINED> instruction: 0xe7c1ec74
    3b54:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    3b58:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3b5c:	bmi	6fda54 <__printf_chk@plt+0x6fb20c>
    3b60:			; <UNDEFINED> instruction: 0xe7e4447a
    3b64:	andeq	sp, r1, sl, asr #5
    3b68:	ldrdeq	r0, [r0], -r4
    3b6c:	strdeq	lr, [r1], -r6
    3b70:	andeq	r9, r0, r4, asr #18
    3b74:	strdeq	r0, [r0], -r8
    3b78:	andeq	r9, r0, r4, lsr #20
    3b7c:	muleq	r0, r0, r2
    3b80:	strdeq	r9, [r0], -sl
    3b84:	andeq	r0, r0, r8, ror #4
    3b88:	andeq	r0, r0, ip, lsl r2
    3b8c:	andeq	r9, r0, r8, ror #18
    3b90:	andeq	r0, r0, r8, ror r2
    3b94:	andeq	r9, r0, sl, asr #17
    3b98:	andeq	r9, r0, ip, lsl #19
    3b9c:	andeq	r9, r0, ip, lsr #17
    3ba0:	andeq	r9, r0, r6, lsl #19
    3ba4:	muleq	r0, r4, r8
    3ba8:			; <UNDEFINED> instruction: 0x000098b6
    3bac:	andeq	r9, r0, sl, lsl #17
    3bb0:	andeq	r9, r0, r4, asr #17
    3bb4:	andeq	r9, r0, r8, ror r8
    3bb8:	andeq	r9, r0, r6, asr #17
    3bbc:	andeq	r9, r0, ip, asr r8
    3bc0:	andeq	r9, r0, r6, asr r8
    3bc4:	andeq	r9, r0, r4, asr #17
    3bc8:	strdeq	r9, [r0], -lr
    3bcc:	andeq	r9, r0, ip, lsr r8
    3bd0:	ldr	r2, [pc, -r0]!
    3bd4:	stmdacs	r2, {r1, r3, r5, r9, fp, lr}
    3bd8:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    3bdc:	addlt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
    3be0:	stcmi	8, cr5, [r9], #-844	; 0xfffffcb4
    3be4:	movwls	r6, #55323	; 0xd81b
    3be8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3bec:	cfstrsle	mvf4, [sp], #-496	; 0xfffffe10
    3bf0:	andcs	r4, r1, r6, lsr #22
    3bf4:	strbtmi	r4, [sp], -r6, lsr #18
    3bf8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3bfc:			; <UNDEFINED> instruction: 0xf7fe461a
    3c00:	stmdbmi	r4!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    3c04:	ldrbtmi	r2, [r9], #-1
    3c08:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3c0c:	strtmi	r4, [r8], -r2, lsr #22
    3c10:	stmiapl	r3!, {r1, r4, r5, r8, sp}^
    3c14:			; <UNDEFINED> instruction: 0xf7fe681a
    3c18:	stmdavc	fp!, {r4, r6, r8, sl, fp, sp, lr, pc}
    3c1c:	bmi	7f0070 <__printf_chk@plt+0x7ed828>
    3c20:	andsvc	r5, r3, r2, lsr #17
    3c24:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    3c28:	bicslt	r6, r3, fp, lsl r8
    3c2c:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    3c30:			; <UNDEFINED> instruction: 0xf7fe6818
    3c34:	bmi	73f314 <__printf_chk@plt+0x73cacc>
    3c38:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    3c3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c40:	subsmi	r9, sl, sp, lsl #22
    3c44:	andcs	sp, r1, r9, lsl r1
    3c48:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
    3c4c:	strmi	r6, [sp], -fp, asr #16
    3c50:	andcs	r4, r1, r6, lsl sl
    3c54:	ldrbtmi	r4, [sl], #-2326	; 0xfffff6ea
    3c58:			; <UNDEFINED> instruction: 0xf7fe4479
    3c5c:	stmdavs	sp!, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    3c60:	blmi	3bdbd4 <__printf_chk@plt+0x3bb38c>
    3c64:	ldmdavc	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3c68:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    3c6c:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    3c70:	andcs	r4, r1, r2, lsl #12
    3c74:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    3c78:			; <UNDEFINED> instruction: 0xf7fee7d8
    3c7c:	svclt	0x0000ec96
    3c80:	andeq	sp, r1, sl, asr #2
    3c84:	ldrdeq	r0, [r0], -r8
    3c88:	andeq	sp, r1, r8, lsr r1
    3c8c:	muleq	r0, r8, r1
    3c90:	andeq	r9, r0, sl, asr #17
    3c94:	strdeq	r9, [r0], -lr
    3c98:	andeq	r0, r0, ip, lsr #3
    3c9c:	strdeq	r0, [r0], -r8
    3ca0:	andeq	r0, r0, r8, asr #4
    3ca4:	muleq	r0, r0, r2
    3ca8:	andeq	sp, r1, sl, ror #1
    3cac:	ldrdeq	sl, [r0], -r2
    3cb0:	andeq	r9, r0, ip, ror #16
    3cb4:	andeq	r9, r0, sl, lsr r8
    3cb8:	ldrblt	r1, [r0, #3715]!	; 0xe83
    3cbc:	svcmi	0x00732b01
    3cc0:	ldrbtmi	fp, [pc], #-131	; 3cc8 <__printf_chk@plt+0x1480>
    3cc4:			; <UNDEFINED> instruction: 0x4604d85c
    3cc8:	stmdavs	r8, {r1, sl, fp, sp}^
    3ccc:	andsle	r4, lr, sp, lsl #12
    3cd0:	andscs	r4, r0, #1818624	; 0x1bc000
    3cd4:			; <UNDEFINED> instruction: 0xf5014479
    3cd8:			; <UNDEFINED> instruction: 0xf003619a
    3cdc:	strmi	pc, [r6], -sp, ror #17
    3ce0:	rsbsle	r2, r3, r0, lsl #16
    3ce4:			; <UNDEFINED> instruction: 0xf0002801
    3ce8:	stmvs	r3, {r0, r2, r3, r4, r7, pc}
    3cec:	blcs	1dfa4 <__printf_chk@plt+0x1b75c>
    3cf0:	strtmi	sp, [r0], -sp, asr #32
    3cf4:	stmdbmi	r7!, {r3, r4, r7, r8, r9, sl, lr}^
    3cf8:	strdcs	r6, [r1], -r3
    3cfc:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    3d00:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    3d04:			; <UNDEFINED> instruction: 0xf82af005
    3d08:	andlt	r2, r3, r1
    3d0c:	stmdbmi	r2!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    3d10:			; <UNDEFINED> instruction: 0xf0034479
    3d14:	tstlt	r8, #9502720	; 0x910000	; <UNPREDICTABLE>
    3d18:	ldrbtmi	r4, [ip], #-3168	; 0xfffff3a0
    3d1c:	ldrbcs	pc, [r0], #2260	; 0x8d4	; <UNPREDICTABLE>
    3d20:	ldfmip	f3, [pc, #-392]	; 3ba0 <__printf_chk@plt+0x1358>
    3d24:	ldrvs	pc, [sl], #1284	; 0x504
    3d28:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3d2c:	andcs	r4, r1, r9, lsr #12
    3d30:	stc	7, cr15, [ip, #1016]	; 0x3f8
    3d34:	svccs	0x0010f854
    3d38:	mvnsle	r2, r0, lsl #20
    3d3c:			; <UNDEFINED> instruction: 0xf7fe200a
    3d40:	andcs	lr, r1, lr, lsr #23
    3d44:			; <UNDEFINED> instruction: 0xf9e4f7ff
    3d48:	bmi	15d6aa8 <__printf_chk@plt+0x15d4260>
    3d4c:	ldmdbmi	r7, {r0, sp}^
    3d50:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3d54:			; <UNDEFINED> instruction: 0xf7fe4479
    3d58:	andcs	lr, r0, sl, ror sp
    3d5c:	ldcllt	0, cr11, [r0, #12]!
    3d60:	stmdavs	r8!, {r0, r1, r4, r6, r8, fp, lr}^
    3d64:			; <UNDEFINED> instruction: 0xf0034479
    3d68:	stmdacs	r0, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
    3d6c:	ldmdbmi	r1, {r2, r4, r6, r7, r8, ip, lr, pc}^
    3d70:	stmdavs	r8!, {r4, r9, sp}^
    3d74:			; <UNDEFINED> instruction: 0xf5014479
    3d78:			; <UNDEFINED> instruction: 0xf003619a
    3d7c:	msrlt	CPSR_f, #10289152	; 0x9d0000
    3d80:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    3d84:	bl	1641d84 <__printf_chk@plt+0x163f53c>
    3d88:	andlt	r2, r3, r0
    3d8c:	stmdami	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    3d90:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3d94:	ldcl	7, cr15, [ip], {254}	; 0xfe
    3d98:	stmdavc	r0!, {r6, r8, ip, sp, pc}
    3d9c:	tstle	r5, lr, asr r8
    3da0:	ldmdacs	pc!, {r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    3da4:			; <UNDEFINED> instruction: 0xf000bf14
    3da8:	rsbscs	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    3dac:			; <UNDEFINED> instruction: 0x701868f3
    3db0:	ldmdavs	r2!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
    3db4:	andls	r7, r1, #24, 16	; 0x180000
    3db8:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    3dbc:	bls	562c4 <__printf_chk@plt+0x53a7c>
    3dc0:			; <UNDEFINED> instruction: 0x46034479
    3dc4:			; <UNDEFINED> instruction: 0xf7fe2001
    3dc8:	ldr	lr, [fp, r2, asr #26]
    3dcc:	andscs	r4, r4, #999424	; 0xf4000
    3dd0:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    3dd4:	cmpvc	sl, r1, lsl #10	; <UNPREDICTABLE>
    3dd8:			; <UNDEFINED> instruction: 0xf86ef003
    3ddc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3de0:	stmdacs	r1, {r0, r1, r2, r4, r5, ip, lr, pc}
    3de4:	stmiavs	r7, {r6, ip, lr, pc}^
    3de8:	stfcsd	f3, [r2], {175}	; 0xaf
    3dec:	stmiavs	r9!, {r3, ip, lr, pc}
    3df0:	blcs	1be1e24 <__printf_chk@plt+0x1bdf5dc>
    3df4:	stmdavc	fp, {r0, r5, r8, ip, lr, pc}^
    3df8:	tstle	lr, lr, ror #22
    3dfc:	stmiblt	r3!, {r0, r1, r3, r7, fp, ip, sp, lr}^
    3e00:	andcs	r6, r1, #835584	; 0xcc000
    3e04:	teqlt	r3, sl, lsr r0
    3e08:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
    3e0c:	andcs	r4, r1, pc, lsr #18
    3e10:			; <UNDEFINED> instruction: 0xf7fe4479
    3e14:	ldmvs	r3!, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    3e18:			; <UNDEFINED> instruction: 0xf43f2b00
    3e1c:	andcs	sl, r1, r3, ror pc
    3e20:			; <UNDEFINED> instruction: 0xe76f4798
    3e24:	ldrtmi	r4, [r1], -sl, lsr #16
    3e28:	stmdavs	fp!, {r1, r3, r5, r9, fp, lr}^
    3e2c:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    3e30:			; <UNDEFINED> instruction: 0xf7fe6800
    3e34:	andcs	lr, r0, r2, lsr #22
    3e38:	stmdami	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    3e3c:			; <UNDEFINED> instruction: 0xf7fe4478
    3e40:	stmiblt	r0!, {r3, r7, sl, fp, sp, lr, pc}^
    3e44:	bmi	95e318 <__printf_chk@plt+0x95bad0>
    3e48:	ldrbtmi	r6, [sl], #-56	; 0xffffffc8
    3e4c:	bicsle	r2, sp, r0, lsl #22
    3e50:	ldmdami	pc, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3e54:	bmi	88c260 <__printf_chk@plt+0x889a18>
    3e58:	ldmdapl	r8!, {r0, r1, r3, r5, r6, fp, sp, lr}
    3e5c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3e60:	bl	2c1e60 <__printf_chk@plt+0x2bf618>
    3e64:			; <UNDEFINED> instruction: 0xe7904630
    3e68:			; <UNDEFINED> instruction: 0x46314819
    3e6c:	stmdavs	fp!, {r0, r2, r3, r4, r9, fp, lr}^
    3e70:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    3e74:			; <UNDEFINED> instruction: 0xf7fe6800
    3e78:	andcs	lr, r0, r0, lsl #22
    3e7c:	ldmdami	sl, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    3e80:			; <UNDEFINED> instruction: 0xf7fe4478
    3e84:	ldrdcs	lr, [r0], -sl
    3e88:	svclt	0x0000e77f
    3e8c:	andeq	sp, r1, r2, rrx
    3e90:	andeq	sp, r1, r0, asr #11
    3e94:	andeq	r9, r0, r2, ror #17
    3e98:	andeq	fp, r0, ip, lsr #23
    3e9c:	andeq	sp, r1, sl, ror r5
    3ea0:	ldrdeq	r9, [r0], -r4
    3ea4:	andeq	r9, r0, ip, asr #7
    3ea8:	andeq	fp, r0, sl, ror #22
    3eac:	andeq	r9, r0, r8, lsr #7
    3eb0:	andeq	r9, r0, r8, asr #10
    3eb4:	andeq	sp, r1, r0, lsr #10
    3eb8:	muleq	r0, sl, r7
    3ebc:	andeq	r9, r0, r6, lsr #10
    3ec0:	andeq	r9, r0, r4, asr #11
    3ec4:	andeq	sp, r1, r2, asr #9
    3ec8:	andeq	r9, r0, r2, lsl #7
    3ecc:	andeq	r9, r0, r0, lsr r4
    3ed0:	andeq	r0, r0, r8, lsr r2
    3ed4:	andeq	r9, r0, sl, asr #14
    3ed8:	andeq	r9, r0, ip, ror r4
    3edc:	andeq	r9, r0, sl, asr #6
    3ee0:	strdeq	r9, [r0], -r0
    3ee4:	andeq	r9, r0, r6, lsl #14
    3ee8:	andeq	r9, r0, r8, lsr #14
    3eec:	blmi	271314 <__printf_chk@plt+0x26eacc>
    3ef0:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
    3ef4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    3ef8:	stmdami	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
    3efc:			; <UNDEFINED> instruction: 0xf7fe4478
    3f00:	mulcs	r1, ip, sl
    3f04:	stmdami	r6, {r3, r8, sl, fp, ip, sp, pc}
    3f08:			; <UNDEFINED> instruction: 0xf7fe4478
    3f0c:	mulcs	r1, r6, sl
    3f10:	svclt	0x0000bd08
    3f14:	andeq	ip, r1, r2, lsr lr
    3f18:	andeq	r0, r0, r0, lsr #4
    3f1c:	strdeq	r9, [r0], -r8
    3f20:	andeq	r9, r0, ip, lsl r7
    3f24:	stmdavs	fp, {r3, r6, r7, r8, ip, sp, pc}
    3f28:			; <UNDEFINED> instruction: 0x460cb510
    3f2c:	stmdavs	r3, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    3f30:	stmdbmi	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    3f34:	ldrbtmi	r2, [r9], #-1
    3f38:	stc	7, cr15, [r8], {254}	; 0xfe
    3f3c:	andcs	r4, r1, r8, lsl #18
    3f40:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    3f44:			; <UNDEFINED> instruction: 0x4010e8bd
    3f48:	ldcllt	7, cr15, [lr], #-1016	; 0xfffffc08
    3f4c:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    3f50:	ldrbtmi	r2, [r9], #-1
    3f54:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    3f58:			; <UNDEFINED> instruction: 0x4770e7f0
    3f5c:	andeq	r9, r0, lr, lsl r7
    3f60:	andeq	r9, r0, sl, ror r4
    3f64:	andeq	r9, r0, sl, lsl #14
    3f68:	push	{r0, fp, sp}
    3f6c:	ldrshtle	r4, [r5], -r8
    3f70:			; <UNDEFINED> instruction: 0xf8dfdd56
    3f74:	stcne	0, cr8, [sp, #-816]	; 0xfffffcd0
    3f78:	strcs	r4, [r1], -r7, lsl #12
    3f7c:			; <UNDEFINED> instruction: 0xf50844f8
    3f80:	mul	ip, sl, r9
    3f84:	bleq	13e8cc <__printf_chk@plt+0x13c084>
    3f88:	tstlt	r0, pc, asr #32
    3f8c:			; <UNDEFINED> instruction: 0xf7ff68c0
    3f90:	strtmi	pc, [r0], -r9, asr #31
    3f94:			; <UNDEFINED> instruction: 0xf7ffb10c
    3f98:	adcsmi	pc, r7, #17152	; 0x4300
    3f9c:	stmdavs	r8!, {r6, ip, lr, pc}
    3fa0:			; <UNDEFINED> instruction: 0x46492210
    3fa4:			; <UNDEFINED> instruction: 0xf00246aa
    3fa8:			; <UNDEFINED> instruction: 0xf508ff87
    3fac:	andscs	r7, r4, #-2147483626	; 0x80000016
    3fb0:	strmi	r3, [r4], -r1, lsl #12
    3fb4:	bleq	142110 <__printf_chk@plt+0x13f8c8>
    3fb8:			; <UNDEFINED> instruction: 0xff7ef002
    3fbc:	svclt	0x00182801
    3fc0:			; <UNDEFINED> instruction: 0xf1002c01
    3fc4:	bicsle	r0, sp, r0, lsl r1
    3fc8:	andcs	r4, r1, lr, lsl r9
    3fcc:	ldrdcs	pc, [r0], -sl
    3fd0:			; <UNDEFINED> instruction: 0xf7fe4479
    3fd4:	andcs	lr, r0, ip, lsr ip
    3fd8:	svchi	0x00f8e8bd
    3fdc:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    3fe0:	msrcc	SPSR_f, #212, 16	; 0xd40000
    3fe4:			; <UNDEFINED> instruction: 0xf504b15b
    3fe8:			; <UNDEFINED> instruction: 0xf854745e
    3fec:	strtmi	r0, [r1], -r4, lsl #24
    3ff0:			; <UNDEFINED> instruction: 0xf7ff3414
    3ff4:			; <UNDEFINED> instruction: 0xf854ff97
    3ff8:	blcs	13040 <__printf_chk@plt+0x107f8>
    3ffc:	ldfmid	f5, [r3], {245}	; 0xf5
    4000:			; <UNDEFINED> instruction: 0xf7fe200a
    4004:	ldrbtmi	lr, [ip], #-2636	; 0xfffff5b4
    4008:	ldrbcc	pc, [r0], #2260	; 0x8d4	; <UNPREDICTABLE>
    400c:			; <UNDEFINED> instruction: 0xf504b143
    4010:			; <UNDEFINED> instruction: 0x4620649a
    4014:	stc2	7, cr15, [r4], {255}	; 0xff
    4018:	svccc	0x0010f854
    401c:	mvnsle	r2, r0, lsl #22
    4020:	ldc2l	0, cr15, [lr, #28]
    4024:	pop	{r0, sp}
    4028:	stmdbmi	r9, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    402c:			; <UNDEFINED> instruction: 0xf8da2001
    4030:	ldrbtmi	r2, [r9], #-0
    4034:	stc	7, cr15, [sl], {254}	; 0xfe
    4038:	pop	{r3, r4, r6, r9, sl, lr}
    403c:	svclt	0x00008ff8
    4040:	andeq	sp, r1, r8, lsl r3
    4044:	muleq	r0, r4, r6
    4048:			; <UNDEFINED> instruction: 0x0001d2b6
    404c:	andeq	sp, r1, lr, lsl #5
    4050:	andeq	r9, r0, lr, asr #12
    4054:	andscs	r4, r4, #442368	; 0x6c000
    4058:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    405c:			; <UNDEFINED> instruction: 0xf0024604
    4060:	ldcmi	15, cr15, [r9, #-172]	; 0xffffff54
    4064:	tstlt	r0, #2097152000	; 0x7d000000
    4068:	andle	r2, fp, r1, lsl #16
    406c:	tstlt	fp, r3, asr #17
    4070:	stmiapl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
    4074:	orrlt	r6, r3, fp, lsl r8
    4078:	cmnlt	r3, r3, lsl #17
    407c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4080:	ldrmi	r6, [r8, -r0, lsl #18]
    4084:			; <UNDEFINED> instruction: 0x46014e12
    4088:			; <UNDEFINED> instruction: 0x46234a12
    408c:	ldrbtmi	r5, [sl], #-2472	; 0xfffff658
    4090:			; <UNDEFINED> instruction: 0xf7fe6800
    4094:	strdcs	lr, [r0], -r2
    4098:	stmdami	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    409c:			; <UNDEFINED> instruction: 0xf7fe4478
    40a0:	stmdami	lr, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    40a4:			; <UNDEFINED> instruction: 0xf7fe4478
    40a8:	andcs	lr, r0, r8, asr #19
    40ac:	stmdami	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    40b0:	bmi	2d5944 <__printf_chk@plt+0x2d30fc>
    40b4:	stmdapl	r8!, {r0, r8, sp}
    40b8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    40bc:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40c0:	ldcllt	0, cr2, [r0, #-0]
    40c4:	andeq	sp, r1, sl, lsl #17
    40c8:	andeq	ip, r1, r0, asr #25
    40cc:	ldrdeq	r0, [r0], -r4
    40d0:	andeq	r0, r0, r8, lsr r2
    40d4:	andeq	r9, r0, r6, lsr r6
    40d8:	andeq	r9, r0, r4, asr r6
    40dc:	andeq	r9, r0, ip, ror #12
    40e0:	andeq	r9, r0, r4, ror #11
    40e4:	blmi	716958 <__printf_chk@plt+0x714110>
    40e8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    40ec:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    40f0:	ldmdavs	fp, {r1, r3, r4, r9, sl, fp, lr}
    40f4:			; <UNDEFINED> instruction: 0xf04f9301
    40f8:	blmi	644d00 <__printf_chk@plt+0x6424b8>
    40fc:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4100:	mlacc	r2, r3, r8, pc	; <UNPREDICTABLE>
    4104:	streq	pc, [r2], #-19	; 0xffffffed
    4108:	blmi	5b8170 <__printf_chk@plt+0x5b5928>
    410c:	strmi	r2, [r5], -r1, lsl #4
    4110:			; <UNDEFINED> instruction: 0xf10d4611
    4114:	ldmpl	r3!, {r0, r1}^
    4118:	b	8de18c <__printf_chk@plt+0x8db944>
    411c:			; <UNDEFINED> instruction: 0xf88d0505
    4120:			; <UNDEFINED> instruction: 0xf0045003
    4124:	andcs	pc, r1, sp, ror #25
    4128:	blmi	2d696c <__printf_chk@plt+0x2d4124>
    412c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4130:	blls	5e1a0 <__printf_chk@plt+0x5b958>
    4134:	qaddle	r4, sl, fp
    4138:	ldcllt	0, cr11, [r0, #-8]!
    413c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    4140:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4144:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    4148:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    414c:	strb	r4, [fp, r0, lsr #12]!
    4150:	b	ac2150 <__printf_chk@plt+0xabf908>
    4154:	andeq	ip, r1, ip, lsr ip
    4158:	ldrdeq	r0, [r0], -r8
    415c:	andeq	ip, r1, r8, lsr #24
    4160:	andeq	r0, r0, r8, ror #4
    4164:	andeq	r0, r0, r8, lsl #4
    4168:	strdeq	ip, [r1], -r8
    416c:	andeq	r9, r0, r6, ror #11
    4170:	andeq	r9, r0, sl, asr #11
    4174:			; <UNDEFINED> instruction: 0x4604b570
    4178:	blmi	4179bc <__printf_chk@plt+0x415174>
    417c:	ldmpl	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4180:	ldmdblt	r3, {r0, r1, r3, r5, fp, sp, lr}
    4184:	mulcs	r1, ip, r1
    4188:	blmi	373750 <__printf_chk@plt+0x370f08>
    418c:	ldmpl	r0!, {r0, r8, sp}^
    4190:			; <UNDEFINED> instruction: 0xff14f002
    4194:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    4198:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    419c:	andcs	r4, r0, #10240	; 0x2800
    41a0:	andcs	r6, r1, #42	; 0x2a
    41a4:			; <UNDEFINED> instruction: 0x601a58f3
    41a8:	cdp2	0, 10, cr15, cr6, cr2, {0}
    41ac:	blmi	1fe15c <__printf_chk@plt+0x1fb914>
    41b0:	ldmpl	r0!, {r0, r8, sp}^
    41b4:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41b8:	andeq	ip, r1, r8, lsr #23
    41bc:	ldrdeq	r0, [r0], -r4
    41c0:	andeq	r0, r0, r0, lsl #5
    41c4:			; <UNDEFINED> instruction: 0x000095be
    41c8:	andeq	r0, r0, r0, lsl r2
    41cc:	andeq	r0, r0, r4, lsr #4
    41d0:	andcs	fp, r1, r8, lsl #10
    41d4:			; <UNDEFINED> instruction: 0xffcef7ff
    41d8:			; <UNDEFINED> instruction: 0xf0082000
    41dc:	andcs	pc, r0, sp, asr #29
    41e0:	svclt	0x0000bd08
    41e4:	bmi	256e0c <__printf_chk@plt+0x2545c4>
    41e8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    41ec:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    41f0:	pop	{r2, r3, r4, r8, ip, sp, pc}
    41f4:	andcs	r4, r0, r0, lsl r0
    41f8:	stmdami	r5, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    41fc:			; <UNDEFINED> instruction: 0xf7fe4478
    4200:			; <UNDEFINED> instruction: 0x4620e91c
    4204:	svclt	0x0000bd10
    4208:	andeq	ip, r1, ip, lsr fp
    420c:	ldrdeq	r0, [r0], -r4
    4210:	andeq	r9, r0, ip, ror #10
    4214:	bmi	2d6e44 <__printf_chk@plt+0x2d45fc>
    4218:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    421c:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    4220:	tstcs	r1, r4, asr #2
    4224:	andscs	r2, r2, r1, lsl #8
    4228:	blx	ec0240 <__printf_chk@plt+0xebd9f8>
    422c:			; <UNDEFINED> instruction: 0xf91ef003
    4230:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4234:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    4238:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    423c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4240:	andeq	ip, r1, ip, lsl #22
    4244:	ldrdeq	r0, [r0], -r4
    4248:	andeq	r9, r0, sl, asr r5
    424c:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    4250:	bmi	695444 <__printf_chk@plt+0x692bfc>
    4254:	strcs	fp, [r1], #-1296	; 0xfffffaf0
    4258:	andvs	r5, ip, r9, asr r8
    425c:	mcrrne	8, 9, r5, r2, cr11
    4260:			; <UNDEFINED> instruction: 0xf003781b
    4264:	svclt	0x00040302
    4268:			; <UNDEFINED> instruction: 0xf083fab3
    426c:	stmdacs	r1, {r6, r8, fp}
    4270:	cmplt	r3, pc
    4274:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    4278:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    427c:			; <UNDEFINED> instruction: 0xf0062002
    4280:	andcs	pc, r1, r3, lsl #30
    4284:	stmdami	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    4288:			; <UNDEFINED> instruction: 0xf7fe4478
    428c:	ldrdcs	lr, [r1], -r6
    4290:			; <UNDEFINED> instruction: 0xb12bbd10
    4294:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    4298:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    429c:	ldclt	0, cr2, [r0, #-4]
    42a0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    42a4:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42a8:			; <UNDEFINED> instruction: 0xf0062002
    42ac:	andcs	pc, r1, r5, lsl #29
    42b0:	svclt	0x0000bd10
    42b4:	ldrdeq	ip, [r1], -r4
    42b8:	muleq	r0, r4, r2
    42bc:	andeq	r0, r0, r8, ror #4
    42c0:			; <UNDEFINED> instruction: 0x000095be
    42c4:	andeq	r9, r0, r0, lsl #11
    42c8:	andeq	r9, r0, r6, lsr #10
    42cc:	andeq	r9, r0, r2, asr #10
    42d0:	strcs	fp, [r1, #-1336]	; 0xfffffac8
    42d4:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    42d8:	bmi	6954cc <__printf_chk@plt+0x692c84>
    42dc:	andvs	r5, sp, r9, asr r8
    42e0:	mcrrne	8, 9, r5, r2, cr11
    42e4:			; <UNDEFINED> instruction: 0x4604bf18
    42e8:			; <UNDEFINED> instruction: 0xf003781b
    42ec:	svclt	0x00040308
    42f0:	vst3.32			; <UNDEFINED> instruction: 0xf483fab3
    42f4:			; <UNDEFINED> instruction: 0x2c010964
    42f8:	cmplt	r3, pc
    42fc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    4300:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4304:			; <UNDEFINED> instruction: 0xf0062001
    4308:			; <UNDEFINED> instruction: 0x2001febf
    430c:	stmdami	pc, {r3, r4, r5, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    4310:			; <UNDEFINED> instruction: 0xf7fe4478
    4314:	mulcs	r1, r2, r8
    4318:			; <UNDEFINED> instruction: 0xb12bbd38
    431c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    4320:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4324:	ldclt	0, cr2, [r8, #-4]!
    4328:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    432c:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4330:			; <UNDEFINED> instruction: 0xf0064620
    4334:	andcs	pc, r1, r1, asr #28
    4338:	svclt	0x0000bd38
    433c:	andeq	ip, r1, ip, asr #20
    4340:	muleq	r0, r4, r2
    4344:	andeq	r0, r0, r8, ror #4
    4348:	ldrdeq	r9, [r0], -r6
    434c:	muleq	r0, r8, r5
    4350:	andeq	r9, r0, r2, asr #10
    4354:	andeq	r9, r0, sl, asr r5
    4358:	stmdacs	r0, {r2, r5, r8, r9, fp, lr}
    435c:	ldrbtmi	r4, [fp], #-2340	; 0xfffff6dc
    4360:	ldrlt	r4, [r0, #-2596]	; 0xfffff5dc
    4364:	streq	pc, [r1], #-79	; 0xffffffb1
    4368:	andvs	r5, ip, r9, asr r8
    436c:	ldmdavc	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    4370:	movweq	pc, #40963	; 0xa003	; <UNPREDICTABLE>
    4374:	bmi	83afe0 <__printf_chk@plt+0x838798>
    4378:	ldrbtmi	r4, [sl], #-672	; 0xfffffd60
    437c:	rsbseq	pc, r8, #12713984	; 0xc20000
    4380:	stmdblt	fp, {r0, r1, r5, ip, lr, pc}^
    4384:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    4388:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    438c:	ldclt	0, cr2, [r0, #-4]
    4390:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    4394:	rsbsmi	pc, r8, #12779520	; 0xc30000
    4398:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    439c:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43a0:			; <UNDEFINED> instruction: 0xf0062003
    43a4:	andcs	pc, r1, r1, ror lr	; <UNPREDICTABLE>
    43a8:	blcs	2b37f0 <__printf_chk@plt+0x2b0fa8>
    43ac:	stmiblt	r3!, {r4, r5, r6, r7, ip, lr, pc}
    43b0:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
    43b4:	rsbscc	pc, r8, #12713984	; 0xc20000
    43b8:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    43bc:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43c0:			; <UNDEFINED> instruction: 0xf0062003
    43c4:	strdcs	pc, [r1], -r9
    43c8:	blcs	2b3810 <__printf_chk@plt+0x2b0fc8>
    43cc:	ldmdami	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    43d0:			; <UNDEFINED> instruction: 0xf7fe4478
    43d4:	andcs	lr, r1, r2, lsr r8
    43d8:	bmi	3b3820 <__printf_chk@plt+0x3b0fd8>
    43dc:			; <UNDEFINED> instruction: 0xf8d2447a
    43e0:	bcs	cdc8 <__printf_chk@plt+0xa580>
    43e4:	blcs	3878c <__printf_chk@plt+0x35f44>
    43e8:	ldrb	sp, [r5, ip, asr #1]
    43ec:	andeq	ip, r1, r6, asr #19
    43f0:	muleq	r0, r4, r2
    43f4:	andeq	r0, r0, r8, ror #4
    43f8:	andeq	sp, r1, r6, ror #25
    43fc:	ldrdeq	r9, [r0], -sl
    4400:	andeq	sp, r1, lr, asr #25
    4404:	strdeq	r9, [r0], -r6
    4408:	andeq	sp, r1, lr, lsr #25
    440c:	andeq	r9, r0, sl, ror r5
    4410:	andeq	r9, r0, r0, lsr r5
    4414:	andeq	sp, r1, r4, lsl #25
    4418:	svcmi	0x00f0e92d
    441c:	stc	8, cr2, [sp, #-4]!
    4420:	bmi	fe4a7030 <__printf_chk@plt+0xfe4a47e8>
    4424:	ldrbtmi	r4, [sl], #-2962	; 0xfffff46e
    4428:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    442c:	movwls	r6, #38939	; 0x981b
    4430:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4434:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    4438:	vcgt.u8	d25, d0, d6
    443c:	strmi	r8, [ip], -fp, ror #1
    4440:	blmi	fe396a7c <__printf_chk@plt+0xfe394234>
    4444:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    4448:			; <UNDEFINED> instruction: 0xf1012601
    444c:			; <UNDEFINED> instruction: 0x46050a90
    4450:			; <UNDEFINED> instruction: 0x46b146b8
    4454:	movwls	r4, #21627	; 0x547b
    4458:	eoreq	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    445c:			; <UNDEFINED> instruction: 0x4651221c
    4460:	streq	lr, [r9], r4, lsl #22
    4464:	stc2	0, cr15, [r8, #-8]!
    4468:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    446c:	addshi	pc, ip, r0
    4470:			; <UNDEFINED> instruction: 0xf0002801
    4474:	stmiavs	r2, {r0, r2, r3, r5, r7, pc}^
    4478:	tsteq	r9, r2, lsl #22
    447c:	vhsub.u8	d20, d16, d13
    4480:	ldmib	r0, {r1, r2, r3, r5, r7, pc}^
    4484:	ldrmi	r3, [r0], #516	; 0x204
    4488:	addsmi	r9, r3, #20480	; 0x5000
    448c:	adcshi	pc, ip, r0
    4490:	stmdbeq	r1, {r0, r8, ip, sp, lr, pc}
    4494:	strbmi	r6, [sp, #-2178]	; 0xfffff77e
    4498:	cfldrdle	mvd4, [sp], {23}
    449c:			; <UNDEFINED> instruction: 0xf1b74b78
    44a0:	bls	1870a8 <__printf_chk@plt+0x184860>
    44a4:			; <UNDEFINED> instruction: 0xf04fbf18
    44a8:	ldmpl	r3, {r0, r8, r9, fp}^
    44ac:	mcrcs	8, 0, r6, cr0, cr14, {0}
    44b0:	ldrbmi	fp, [lr], -ip, lsl #30
    44b4:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    44b8:	sbchi	pc, fp, r0, asr #32
    44bc:	bls	197288 <__printf_chk@plt+0x194a40>
    44c0:	ldmvs	r3, {r1, r4, r6, r7, fp, ip, lr}^
    44c4:	ldmibvs	r2, {r0, r2, r9, ip, pc}
    44c8:	ldrmi	r1, [r8, #2715]	; 0xa9b
    44cc:	adchi	pc, pc, r0, lsl #6
    44d0:	ldrtmi	r4, [r3], sp, ror #22
    44d4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    44d8:	ldrbtmi	r4, [fp], #-1622	; 0xfffff9aa
    44dc:	mcr	6, 0, r4, cr8, cr10, {6}
    44e0:	blmi	1a92d28 <__printf_chk@plt+0x1a904e0>
    44e4:	mcr	4, 0, r4, cr8, cr11, {3}
    44e8:	muls	sl, r0, sl
    44ec:	blcs	1e9e0 <__printf_chk@plt+0x1c198>
    44f0:	ldmvs	sl!, {r0, r1, r2, r4, r5, ip, lr, pc}^
    44f4:	beq	80924 <__printf_chk@plt+0x7e0dc>
    44f8:	svclt	0x00dc2a00
    44fc:	strmi	r2, [r1], -r0
    4500:	strtmi	sp, [r1], #3335	; 0xd07
    4504:			; <UNDEFINED> instruction: 0xf8d92a01
    4508:	svclt	0x000c0004
    450c:			; <UNDEFINED> instruction: 0xf8d92100
    4510:	ldrmi	r1, [r8, r8]
    4514:	ldrmi	r6, [r8], #2299	; 0x8fb
    4518:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    451c:	strmi	r4, [r3], #1349	; 0x545
    4520:			; <UNDEFINED> instruction: 0xf854dd3c
    4524:	andscs	r0, ip, #40	; 0x28
    4528:	b	13d5df4 <__printf_chk@plt+0x13d35ac>
    452c:			; <UNDEFINED> instruction: 0xf0020988
    4530:	strmi	pc, [r7], -r3, asr #25
    4534:	bicsle	r2, r9, r0, lsl #16
    4538:	eorcs	r4, ip, #87040	; 0x15400
    453c:	mufe	f2, f0, f1
    4540:			; <UNDEFINED> instruction: 0x469c0a10
    4544:			; <UNDEFINED> instruction: 0xf8539b06
    4548:	ldmdavs	fp, {r2, r3, ip, sp}
    454c:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4550:			; <UNDEFINED> instruction: 0xf7ff2001
    4554:	ldrtmi	pc, [r8], -pc, lsl #28	; <UNPREDICTABLE>
    4558:	stc2	0, cr15, [lr, #-32]	; 0xffffffe0
    455c:	blcs	1ea50 <__printf_chk@plt+0x1c208>
    4560:			; <UNDEFINED> instruction: 0xf10dd1c7
    4564:	stmdals	r5, {r0, r1, r5, r8}
    4568:			; <UNDEFINED> instruction: 0xf04f2201
    456c:	strdls	r0, [r7, -pc]
    4570:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4574:	eorls	pc, r3, sp, lsl #17
    4578:			; <UNDEFINED> instruction: 0xf938f003
    457c:	andcs	r6, r1, #3063808	; 0x2ec000
    4580:	stmdals	r5, {r0, r1, r2, r8, fp, ip, pc}
    4584:	eorcc	pc, r3, sp, lsl #17
    4588:			; <UNDEFINED> instruction: 0xf930f003
    458c:	beq	fe43fdf4 <__printf_chk@plt+0xfe43d5ac>
    4590:	ldmibvs	sl!, {r0, r3, r6, r9, sl, lr}
    4594:	blx	1ec05b8 <__printf_chk@plt+0x1ebdd70>
    4598:	cfstr64le	mvdx4, [r2], {69}	; 0x45
    459c:	andeq	lr, fp, sl, lsr #23
    45a0:			; <UNDEFINED> instruction: 0xf080fab0
    45a4:	and	r0, r6, r0, asr #18
    45a8:	andcs	r4, r1, sl, lsr r9
    45ac:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    45b0:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45b4:	bmi	e15f1c <__printf_chk@plt+0xe136d4>
    45b8:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    45bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    45c0:	subsmi	r9, sl, r9, lsl #22
    45c4:	andlt	sp, fp, pc, asr #2
    45c8:	blhi	bf8c4 <__printf_chk@plt+0xbd07c>
    45cc:	svchi	0x00f0e8bd
    45d0:	ldmdavs	r2!, {r1, r4, r5, r8, fp, lr}
    45d4:			; <UNDEFINED> instruction: 0xf7fe4479
    45d8:	andcs	lr, r0, sl, lsr r9
    45dc:	blmi	b3e590 <__printf_chk@plt+0xb3bd48>
    45e0:	stmdbls	r6, {r0, r9, fp, sp}
    45e4:	ldmdavs	r8, {r0, r1, r3, r6, r7, fp, ip, lr}
    45e8:	pushmi	{r1, r2, r3, r4, ip, lr, pc}
    45ec:			; <UNDEFINED> instruction: 0xf8db4479
    45f0:	ldrmi	r4, [r3], -r0
    45f4:	tstls	r0, fp, lsr #20
    45f8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    45fc:	strmi	lr, [r1], #-2509	; 0xfffff633
    4600:	svc	0x003af7fd
    4604:	ldrb	r2, [r6, r0]
    4608:	strmi	r2, [r8], -r0, lsl #2
    460c:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    4610:	ldrb	r2, [r0, r0]
    4614:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    4618:	svc	0x000ef7fd
    461c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    4620:	svc	0x000af7fd
    4624:	strb	r2, [r6, r0]
    4628:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
    462c:	stmdami	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4630:			; <UNDEFINED> instruction: 0xf7fd4478
    4634:	stmdami	r0!, {r1, r8, r9, sl, fp, sp, lr, pc}
    4638:			; <UNDEFINED> instruction: 0xf7fd4478
    463c:	ldmdami	pc, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4640:			; <UNDEFINED> instruction: 0xf7fd4478
    4644:	ldmdami	lr, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4648:			; <UNDEFINED> instruction: 0xf7fd4478
    464c:			; <UNDEFINED> instruction: 0x4630eef6
    4650:	ldmdami	ip, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4654:			; <UNDEFINED> instruction: 0xf7fd4478
    4658:	ldmdami	fp, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    465c:			; <UNDEFINED> instruction: 0xf7fd4478
    4660:	andcs	lr, r0, ip, ror #29
    4664:			; <UNDEFINED> instruction: 0xf7fde7a7
    4668:	svclt	0x0000efa0
    466c:	strdeq	ip, [r1], -lr
    4670:	ldrdeq	r0, [r0], -r8
    4674:	andeq	ip, r1, lr, ror #17
    4678:	andeq	ip, r1, lr, asr #28
    467c:			; <UNDEFINED> instruction: 0xffffec15
    4680:	ldrdeq	r0, [r0], -r4
    4684:	andeq	r0, r0, r4, ror #4
    4688:	muleq	r0, r6, r6
    468c:			; <UNDEFINED> instruction: 0x000096bc
    4690:	andeq	r0, r0, r8, lsr r2
    4694:	andeq	r9, r0, sl, asr r4
    4698:	andeq	ip, r1, sl, ror #14
    469c:	andeq	r9, r0, r4, ror #8
    46a0:	andeq	fp, r0, r4, asr r0
    46a4:	andeq	r9, r0, r2, ror r4
    46a8:	andeq	r9, r0, lr, lsr #7
    46ac:	ldrdeq	r9, [r0], -r6
    46b0:	andeq	r9, r0, r6, ror #14
    46b4:	andeq	r9, r0, r0, lsl #9
    46b8:			; <UNDEFINED> instruction: 0x000094b0
    46bc:	ldrdeq	r9, [r0], -r8
    46c0:	andeq	r9, r0, r8, lsl #10
    46c4:	muleq	r0, ip, r0
    46c8:	muleq	r0, r8, r3
    46cc:	ldrbmi	lr, [r0, sp, lsr #18]!
    46d0:			; <UNDEFINED> instruction: 0xf8d2460e
    46d4:	addlt	r9, r2, r0
    46d8:			; <UNDEFINED> instruction: 0x46074615
    46dc:			; <UNDEFINED> instruction: 0x8198f8df
    46e0:			; <UNDEFINED> instruction: 0xf7fe4649
    46e4:	ldrbtmi	pc, [r8], #4043	; 0xfcb	; <UNPREDICTABLE>
    46e8:	eorsle	r2, fp, r2, lsl #16
    46ec:	strmi	r2, [r4], -r1, lsl #16
    46f0:	orrslt	sp, r0, r0, ror r0
    46f4:	vcge.f32	d18, d0, d0
    46f8:	stmvs	r3, {r1, r2, r4, r5, r7, pc}
    46fc:	blle	9cf304 <__printf_chk@plt+0x9ccabc>
    4700:	addsmi	r1, r6, #23040	; 0x5a00
    4704:	blcs	38b50 <__printf_chk@plt+0x36308>
    4708:	stmiavs	r3, {r2, r3, r5, r6, r8, ip, lr, pc}^
    470c:	stmdacc	r0, {r3, r4, r7, r8, r9, sl, lr}
    4710:	andcs	fp, r1, r8, lsl pc
    4714:	pop	{r1, ip, sp, pc}
    4718:	ldmdami	r8, {r4, r5, r6, r7, r8, r9, sl, pc}^
    471c:			; <UNDEFINED> instruction: 0xf7fd4478
    4720:	strtmi	lr, [r0], -ip, lsl #29
    4724:	pop	{r1, ip, sp, pc}
    4728:	blmi	15666f0 <__printf_chk@plt+0x1563ea8>
    472c:	ldmdami	r5, {r0, r1, r2, r5, r9, sp}^
    4730:			; <UNDEFINED> instruction: 0xf8582101
    4734:	ldrbtmi	r4, [r8], #-3
    4738:			; <UNDEFINED> instruction: 0xf7fd6823
    473c:	bmi	14c067c <__printf_chk@plt+0x14bde34>
    4740:	tstcs	r1, r0, lsr #16
    4744:	ldrbtmi	r6, [sl], #-2091	; 0xfffff7d5
    4748:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    474c:	strb	r2, [r9, r0]!
    4750:			; <UNDEFINED> instruction: 0xd1501c9a
    4754:	subsle	r2, r9, r1, lsl #28
    4758:	cdpne	13, 7, cr1, cr1, cr10, {1}
    475c:			; <UNDEFINED> instruction: 0xf7ff68c0
    4760:			; <UNDEFINED> instruction: 0xe7d4ffb5
    4764:	rsble	r2, r3, r1, lsl #28
    4768:			; <UNDEFINED> instruction: 0xf8dfdd23
    476c:	bl	164bf4 <__printf_chk@plt+0x1623ac>
    4770:			; <UNDEFINED> instruction: 0xf8df0686
    4774:	stfned	f1, [ip, #-112]!	; 0xffffff90
    4778:			; <UNDEFINED> instruction: 0xa118f8df
    477c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    4780:	strd	r4, [r8], -sl
    4784:	andsle	r2, sl, r1, lsl #16
    4788:	stmdavs	r0, {r4, r5, r6, r7, r8, ip, sp, pc}^
    478c:			; <UNDEFINED> instruction: 0xf7fdb1a8
    4790:	adcmi	lr, r6, #84, 28	; 0x540
    4794:			; <UNDEFINED> instruction: 0xf854d00d
    4798:	ldrtmi	r5, [r8], -r4, lsl #22
    479c:			; <UNDEFINED> instruction: 0xf7fe4629
    47a0:	stmdacs	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    47a4:	ldmdami	ip!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    47a8:			; <UNDEFINED> instruction: 0xf7fd4478
    47ac:	adcmi	lr, r6, #1120	; 0x460
    47b0:	strdcs	sp, [r0], -r1
    47b4:	pop	{r1, ip, sp, pc}
    47b8:			; <UNDEFINED> instruction: 0x464087f0
    47bc:	strtmi	lr, [sl], -r7, ror #15
    47c0:			; <UNDEFINED> instruction: 0xf7fe4651
    47c4:	strb	lr, [r4, r4, asr #16]!
    47c8:	strbmi	r4, [r9], -sl, lsr #12
    47cc:			; <UNDEFINED> instruction: 0xf7fe2001
    47d0:			; <UNDEFINED> instruction: 0xe7dee83e
    47d4:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    47d8:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    47dc:	andlt	r2, r2, r0
    47e0:			; <UNDEFINED> instruction: 0x87f0e8bd
    47e4:	andle	r2, sp, r1, lsl #22
    47e8:	mvnle	r2, r2, lsl #22
    47ec:	ldmib	r5, {r0, r1, r6, r7, fp, sp, lr}^
    47f0:	ldrmi	r0, [r8, r1, lsl #2]
    47f4:	movwcc	lr, #6027	; 0x178b
    47f8:	stmiavs	r3!, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    47fc:	ldrtmi	r4, [r0], -r9, lsr #12
    4800:			; <UNDEFINED> instruction: 0xe7844798
    4804:	stmdavs	r8!, {r0, r1, r6, r7, fp, sp, lr}^
    4808:			; <UNDEFINED> instruction: 0xe7804798
    480c:			; <UNDEFINED> instruction: 0x464b481c
    4810:	ldrtmi	r4, [r1], -r3, lsr #20
    4814:	andmi	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    4818:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    481c:	mcr	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4820:	stmdavs	r0!, {r5, r9, fp, lr}
    4824:	stmdavs	fp!, {r0, r4, r5, r9, sl, lr}
    4828:			; <UNDEFINED> instruction: 0xf7fd447a
    482c:	strb	lr, [r0, r6, lsr #28]
    4830:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    4834:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4838:	bcs	1ea28 <__printf_chk@plt+0x1c1e0>
    483c:	ldcmi	13, cr13, [fp, #-740]	; 0xfffffd1c
    4840:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    4844:			; <UNDEFINED> instruction: 0xf853683b
    4848:	ldmdavs	r8, {r2, r5, ip, sp}^
    484c:	ldmdavs	fp, {r3, r4, r5, r8, ip, sp, pc}
    4850:	andls	r2, r0, r8, lsl #4
    4854:	andcs	r4, r1, r9, lsr #12
    4858:	svc	0x00f8f7fd
    485c:	strcc	r6, [r1], #-2170	; 0xfffff786
    4860:	sfmle	f4, 2, [pc], #648	; 4af0 <__printf_chk@plt+0x22a8>
    4864:	blmi	4be700 <__printf_chk@plt+0x4bbeb8>
    4868:	ldmdbmi	r2, {r0, r2, r3, r4, r7, r9, sp}
    486c:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
    4870:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4874:	mrc	7, 3, APSR_nzcv, cr10, cr13, {7}
    4878:	andeq	ip, r1, lr, lsr r6
    487c:	andeq	r9, r0, r0, asr #10
    4880:	andeq	r0, r0, r8, lsr r2
    4884:			; <UNDEFINED> instruction: 0x000095b2
    4888:	andeq	r9, r0, sl, asr #11
    488c:			; <UNDEFINED> instruction: 0x000094b8
    4890:	muleq	r0, sl, r4
    4894:	andeq	r9, r0, ip, ror r4
    4898:	andeq	r9, r0, ip, lsr r4
    489c:	andeq	r9, r0, r2, ror r4
    48a0:	andeq	r9, r0, ip, lsl #10
    48a4:	andeq	r9, r0, ip, lsl r5
    48a8:	andeq	r9, r0, r6, ror r3
    48ac:	muleq	r0, r6, r3
    48b0:	andeq	r9, r0, r2, lsl #8
    48b4:	andeq	r9, r0, ip, lsr #8
    48b8:	andeq	r9, r0, lr, ror #8
    48bc:	svcmi	0x00f0e92d
    48c0:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    48c4:	ldrmi	r8, [sp], -r2, lsl #22
    48c8:			; <UNDEFINED> instruction: 0x46894a79
    48cc:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
    48d0:	svcge	0x0000b08b
    48d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    48d8:			; <UNDEFINED> instruction: 0xf04f627b
    48dc:			; <UNDEFINED> instruction: 0x61b80300
    48e0:	svc	0x000cf7fd
    48e4:	strbmi	r4, [r8], -r0, lsl #13
    48e8:	svc	0x0008f7fd
    48ec:	strtmi	r4, [r0], -r3, lsl #13
    48f0:	andslt	pc, ip, r7, asr #17
    48f4:	svc	0x0002f7fd
    48f8:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
    48fc:			; <UNDEFINED> instruction: 0xf023466a
    4900:	cdp	3, 0, cr0, cr8, cr7, {0}
    4904:	bl	feb4f14c <__printf_chk@plt+0xfeb4c904>
    4908:	ldmibvs	r9!, {r0, r1, r8, sl, fp}
    490c:	strmi	r4, [r3], -sl, ror #13
    4910:			; <UNDEFINED> instruction: 0xf0233308
    4914:	strmi	r0, [r2], -r7, lsl #6
    4918:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    491c:	bleq	80d2c <__printf_chk@plt+0x7e4e4>
    4920:			; <UNDEFINED> instruction: 0xf1086178
    4924:	ldrbmi	r0, [r0], -r1, lsl #4
    4928:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    492c:	ldrbmi	r4, [sl], -r1, lsr #12
    4930:			; <UNDEFINED> instruction: 0xf7fd4668
    4934:	stmdbmi	r0!, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    4938:	strtmi	r4, [r8], -fp, ror #12
    493c:	mcr	4, 0, r4, cr8, cr9, {3}
    4940:			; <UNDEFINED> instruction: 0xf7fd3a90
    4944:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    4948:	blmi	1738b4c <__printf_chk@plt+0x1736304>
    494c:	bmi	1716164 <__printf_chk@plt+0x171391c>
    4950:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    4954:	ldrbtmi	r6, [sl], #-315	; 0xfffffec5
    4958:	ldrbeq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
    495c:			; <UNDEFINED> instruction: 0xf10261ba
    4960:	ldmibvs	sl!, {r4, r6, r8, r9}^
    4964:	ldrbmi	r6, [fp], #-187	; 0xffffff45
    4968:	ldrhtvs	r1, [fp], #-130	; 0xffffff7e
    496c:			; <UNDEFINED> instruction: 0xf8df60fa
    4970:			; <UNDEFINED> instruction: 0x4622b154
    4974:	orrvc	pc, r0, pc, asr #8
    4978:			; <UNDEFINED> instruction: 0xf10b44fb
    497c:			; <UNDEFINED> instruction: 0xf7fd0050
    4980:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    4984:			; <UNDEFINED> instruction: 0xf89bd05e
    4988:			; <UNDEFINED> instruction: 0xf1bbb050
    498c:	subsle	r0, r9, r0, lsl #30
    4990:	svceq	0x0023f1bb
    4994:	stccs	0, cr13, [r0, #-940]	; 0xfffffc54
    4998:	blx	3f8e94 <__printf_chk@plt+0x3f664c>
    499c:			; <UNDEFINED> instruction: 0xf7fdfb8b
    49a0:	stmdavs	r3, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    49a4:	andscc	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
    49a8:	strble	r0, [r9], #-1179	; 0xfffffb65
    49ac:	ldrbmi	r4, [r1], -r2, asr #12
    49b0:			; <UNDEFINED> instruction: 0xf7fd4630
    49b4:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    49b8:	ldmibvs	sl!, {r1, r3, r4, r6, ip, lr, pc}^
    49bc:	ldrtmi	r4, [r0], -r9, asr #12
    49c0:	mcr	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    49c4:	subsle	r2, sp, r0, lsl #16
    49c8:	andcs	r4, r7, #1032192	; 0xfc000
    49cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    49d0:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    49d4:	ldmdbvs	fp!, {r5, r7, r8, r9, fp, ip, sp, pc}
    49d8:			; <UNDEFINED> instruction: 0x463022f9
    49dc:	cmpeq	r7, r3, lsl #2	; <UNPREDICTABLE>
    49e0:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    49e4:			; <UNDEFINED> instruction: 0xf89369bb
    49e8:	blcs	e90b30 <__printf_chk@plt+0xe8e2e8>
    49ec:			; <UNDEFINED> instruction: 0xf1a3d01d
    49f0:	blcs	80521c <__printf_chk@plt+0x8029d4>
    49f4:	bcs	7465c <__printf_chk@plt+0x71e14>
    49f8:			; <UNDEFINED> instruction: 0xf7fed822
    49fc:	bmi	d03e88 <__printf_chk@plt+0xd01640>
    4a00:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4a04:			; <UNDEFINED> instruction: 0xf8d2b393
    4a08:			; <UNDEFINED> instruction: 0xf5021150
    4a0c:	strcs	r7, [r1, #-21]	; 0xffffffeb
    4a10:	mrc2	7, 2, pc, cr12, cr15, {7}
    4a14:			; <UNDEFINED> instruction: 0xf7fde7ab
    4a18:	blx	4002e8 <__printf_chk@plt+0x3fdaa0>
    4a1c:	stmdavs	r3, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    4a20:	andscc	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
    4a24:	ldrle	r0, [sl, #1178]!	; 0x49a
    4a28:			; <UNDEFINED> instruction: 0xf8d7e7e7
    4a2c:	ldmibvs	sp!, {r2, r4, ip, sp, pc}
    4a30:	bne	fe440298 <__printf_chk@plt+0xfe43da50>
    4a34:	subseq	pc, r1, r5, lsl #2
    4a38:			; <UNDEFINED> instruction: 0xf7fd465a
    4a3c:	bllt	14401e4 <__printf_chk@plt+0x143d99c>
    4a40:	ldr	r2, [r4, r0, lsl #10]
    4a44:			; <UNDEFINED> instruction: 0xf7fd4620
    4a48:	cdp	14, 1, cr14, cr8, cr6, {3}
    4a4c:	bmi	813294 <__printf_chk@plt+0x810a4c>
    4a50:			; <UNDEFINED> instruction: 0x469d447a
    4a54:	ldmpl	r3, {r0, r1, r2, r4, r8, r9, fp, lr}^
    4a58:	bvs	1edeac8 <__printf_chk@plt+0x1edc280>
    4a5c:	qsuble	r4, sl, r5
    4a60:	ldrtmi	r3, [sp], ip, lsr #14
    4a64:	blhi	bfd60 <__printf_chk@plt+0xbd518>
    4a68:	svchi	0x00f0e8bd
    4a6c:	ldrb	r2, [lr, -r1, lsl #10]!
    4a70:	orrvc	pc, r0, #1325400064	; 0x4f000000
    4a74:	tsteq	r8, r6, lsl #22
    4a78:	andeq	lr, r8, #166912	; 0x28c00
    4a7c:			; <UNDEFINED> instruction: 0xf7fd4630
    4a80:	str	lr, [pc, sl, asr #26]!
    4a84:	vst2.<illegal width 64>	{d22,d24}, [pc :256], sl
    4a88:	ldmvs	r9!, {r7, r8, r9, ip, sp, lr}^
    4a8c:	bne	fe696354 <__printf_chk@plt+0xfe693b0c>
    4a90:	stcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    4a94:	vst1.32	{d30}, [pc :128], r6
    4a98:	ldmib	r7, {r7, r8, r9, ip, sp, lr}^
    4a9c:			; <UNDEFINED> instruction: 0xf1cb1001
    4aa0:			; <UNDEFINED> instruction: 0xf7fd02ff
    4aa4:			; <UNDEFINED> instruction: 0xf895ed38
    4aa8:	sbfx	r3, r0, #0, #1
    4aac:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4ab0:	andeq	ip, r1, r6, asr r4
    4ab4:	ldrdeq	r0, [r0], -r8
    4ab8:	andeq	sl, r0, ip, asr #9
    4abc:	andeq	sp, r1, lr, lsl #14
    4ac0:	andeq	sp, r1, sl, lsl #14
    4ac4:	andeq	sp, r1, r8, ror #13
    4ac8:	andeq	r9, r0, sl, lsl #7
    4acc:	andeq	sp, r1, r0, ror #12
    4ad0:	ldrdeq	ip, [r1], -r4
    4ad4:	blmi	717348 <__printf_chk@plt+0x714b00>
    4ad8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4adc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    4ae0:	ldmdavs	fp, {r1, r3, r4, r9, sl, fp, lr}
    4ae4:			; <UNDEFINED> instruction: 0xf04f9301
    4ae8:	blmi	6456f0 <__printf_chk@plt+0x642ea8>
    4aec:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4af0:	mlacc	r2, r3, r8, pc	; <UNPREDICTABLE>
    4af4:	streq	pc, [r2], #-19	; 0xffffffed
    4af8:	blmi	5b8b5c <__printf_chk@plt+0x5b6314>
    4afc:	strmi	r2, [r5], -r1, lsl #4
    4b00:			; <UNDEFINED> instruction: 0xf10d4611
    4b04:	ldmpl	r3!, {r0, r1}^
    4b08:	tstmi	sp, #1769472	; 0x1b0000
    4b0c:	andpl	pc, r3, sp, lsl #17
    4b10:			; <UNDEFINED> instruction: 0xfff6f003
    4b14:	bmi	40cb20 <__printf_chk@plt+0x40a2d8>
    4b18:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4b1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b20:	subsmi	r9, sl, r1, lsl #22
    4b24:	andlt	sp, r2, fp, lsl #2
    4b28:	stmdami	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4b2c:			; <UNDEFINED> instruction: 0xf7fd4478
    4b30:	stmdami	fp, {r2, r7, sl, fp, sp, lr, pc}
    4b34:			; <UNDEFINED> instruction: 0xf7fd4478
    4b38:	strtmi	lr, [r0], -r0, lsl #25
    4b3c:			; <UNDEFINED> instruction: 0xf7fde7eb
    4b40:	svclt	0x0000ed34
    4b44:	andeq	ip, r1, ip, asr #4
    4b48:	ldrdeq	r0, [r0], -r8
    4b4c:	andeq	ip, r1, r8, lsr r2
    4b50:	andeq	r0, r0, r8, ror #4
    4b54:	andeq	r0, r0, r8, lsl #4
    4b58:	andeq	ip, r1, sl, lsl #4
    4b5c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    4b60:	ldrdeq	r8, [r0], -ip
    4b64:	mvnsmi	lr, sp, lsr #18
    4b68:	ldrmi	r4, [r4], -r0, lsl #13
    4b6c:	bmi	12d63b4 <__printf_chk@plt+0x12d3b6c>
    4b70:	blmi	12d63b0 <__printf_chk@plt+0x12d3b68>
    4b74:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    4b78:	svcmi	0x004b494a
    4b7c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    4b80:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4b84:			; <UNDEFINED> instruction: 0xf04f9305
    4b88:			; <UNDEFINED> instruction: 0xf0020300
    4b8c:	ldmdblt	r8!, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    4b90:	strtmi	r4, [r0], -r6, asr #18
    4b94:			; <UNDEFINED> instruction: 0xf0024479
    4b98:	strmi	pc, [r5], -pc, asr #18
    4b9c:	eorsle	r2, fp, r0, lsl #16
    4ba0:	ldrtmi	r4, [r2], -r3, asr #18
    4ba4:	ldrbtmi	r2, [r9], #-1
    4ba8:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    4bac:	andcs	r4, r1, r1, asr #18
    4bb0:			; <UNDEFINED> instruction: 0xf7fd4479
    4bb4:	blmi	10404ec <__printf_chk@plt+0x103dca4>
    4bb8:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4bbc:			; <UNDEFINED> instruction: 0xf8dfb1e0
    4bc0:			; <UNDEFINED> instruction: 0x260880fc
    4bc4:	ldrbtmi	r4, [r8], #3902	; 0xf3e
    4bc8:	and	r4, r7, pc, ror r4
    4bcc:	ldrtmi	r6, [r9], -sl, lsr #16
    4bd0:			; <UNDEFINED> instruction: 0xf7fd2001
    4bd4:			; <UNDEFINED> instruction: 0xf855ee3c
    4bd8:	cmnlt	r8, r4, lsl #30
    4bdc:	stc	7, cr15, [lr, #1012]	; 0x3f4
    4be0:	strmi	r1, [r4], -r3, asr #24
    4be4:	mcrcs	4, 2, r4, cr1, cr14, {0}
    4be8:			; <UNDEFINED> instruction: 0x4641ddf0
    4bec:			; <UNDEFINED> instruction: 0xf7fd2001
    4bf0:			; <UNDEFINED> instruction: 0xf104ee2e
    4bf4:	strb	r0, [r9, r9, lsl #12]!
    4bf8:	strcs	r2, [r0, #-10]
    4bfc:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    4c00:	blmi	9d74c8 <__printf_chk@plt+0x9d4c80>
    4c04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c08:	blls	15ec78 <__printf_chk@plt+0x15c430>
    4c0c:	qdaddle	r4, sl, r2
    4c10:	andlt	r4, r6, r8, lsr #12
    4c14:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4c18:	andcs	r4, r4, #39936	; 0x9c00
    4c1c:	ldmpl	fp!, {r5, r9, sl, lr}^
    4c20:	movwls	r4, #13849	; 0x3619
    4c24:			; <UNDEFINED> instruction: 0xf948f002
    4c28:	eorle	r2, r7, r1, lsl #16
    4c2c:	bne	ff0eb840 <__printf_chk@plt+0xff0e8ff8>
    4c30:			; <UNDEFINED> instruction: 0xb168109b
    4c34:	ldmpl	sl!, {r2, r5, r9, fp, lr}
    4c38:			; <UNDEFINED> instruction: 0xb1256815
    4c3c:	tstcs	r1, r8, lsl r6
    4c40:	strcs	r4, [r1, #-1984]	; 0xfffff840
    4c44:	stmdami	r1!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4c48:			; <UNDEFINED> instruction: 0xf7fd4478
    4c4c:			; <UNDEFINED> instruction: 0xe7d7ebf6
    4c50:	stmdbge	r4, {r1, r3, r9, sp}
    4c54:			; <UNDEFINED> instruction: 0xf7fd4620
    4c58:	bls	13fb10 <__printf_chk@plt+0x13d2c8>
    4c5c:			; <UNDEFINED> instruction: 0x46037812
    4c60:	ldmcs	pc!, {r1, r3, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    4c64:	ldmdami	sl, {r1, r2, r5, r6, r7, r8, fp, ip, lr, pc}
    4c68:	bmi	6964fc <__printf_chk@plt+0x693cb4>
    4c6c:	ldmdapl	r8!, {r0, r8, sp}
    4c70:			; <UNDEFINED> instruction: 0x9600447a
    4c74:			; <UNDEFINED> instruction: 0xf7fd6800
    4c78:	strb	lr, [r1, r0, lsl #24]
    4c7c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4c80:	bmi	55648c <__printf_chk@plt+0x553c44>
    4c84:			; <UNDEFINED> instruction: 0xf8574623
    4c88:	ldrbtmi	r0, [sl], #-12
    4c8c:	stmdavs	r0, {r9, sl, ip, pc}
    4c90:	bl	ffcc2c8c <__printf_chk@plt+0xffcc0444>
    4c94:			; <UNDEFINED> instruction: 0xf7fde7b4
    4c98:	svclt	0x0000ec88
    4c9c:	andeq	ip, r1, lr, lsr #3
    4ca0:	ldrdeq	r0, [r0], -r8
    4ca4:	andeq	r8, r0, lr, lsr #14
    4ca8:	andeq	ip, r1, r4, lsr #3
    4cac:	andeq	sl, r0, r8, lsr #26
    4cb0:			; <UNDEFINED> instruction: 0x000091ba
    4cb4:	andeq	r9, r0, ip, asr #3
    4cb8:	andeq	r0, r0, r0, lsl #4
    4cbc:	andeq	r9, r0, lr, asr #3
    4cc0:	ldrdeq	r9, [r0], -r0
    4cc4:	andeq	ip, r1, r0, lsr #2
    4cc8:	ldrdeq	r0, [r0], -r4
    4ccc:	andeq	r8, r0, r8, lsr #21
    4cd0:	andeq	r0, r0, r8, lsr r2
    4cd4:	andeq	r9, r0, r0, ror #2
    4cd8:	andeq	r9, r0, r2, lsl r1
    4cdc:	strmi	r4, [r2], -r5, lsl #22
    4ce0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    4ce4:	stmdbmi	r5, {r2, sl, fp, lr}
    4ce8:	ldrbtmi	r5, [r9], #-2328	; 0xfffff6e8
    4cec:	blmi	142e68 <__printf_chk@plt+0x140620>
    4cf0:	svclt	0x0038f7ff
    4cf4:	andeq	ip, r1, r2, asr #32
    4cf8:	andeq	r0, r0, ip, asr #4
    4cfc:	andeq	r9, r0, r6, lsl r1
    4d00:	strmi	r4, [r2], -r5, lsl #22
    4d04:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    4d08:	stmdbmi	r5, {r2, sl, fp, lr}
    4d0c:	ldrbtmi	r5, [r9], #-2328	; 0xfffff6e8
    4d10:	blmi	142e8c <__printf_chk@plt+0x140644>
    4d14:	svclt	0x0026f7ff
    4d18:	andeq	ip, r1, lr, lsl r0
    4d1c:	andeq	r0, r0, ip, ror r2
    4d20:	andeq	r8, r0, r6, asr #18
    4d24:	strmi	r4, [r2], -r5, lsl #22
    4d28:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    4d2c:	stmdbmi	r5, {r2, sl, fp, lr}
    4d30:	ldrbtmi	r5, [r9], #-2328	; 0xfffff6e8
    4d34:	blmi	142eb0 <__printf_chk@plt+0x140668>
    4d38:	svclt	0x0014f7ff
    4d3c:	strdeq	fp, [r1], -sl
    4d40:	andeq	r0, r0, ip, lsr #4
    4d44:	ldrdeq	r9, [r0], -r6
    4d48:	strmi	r4, [r2], -r5, lsl #22
    4d4c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    4d50:	stmdbmi	r5, {r2, sl, fp, lr}
    4d54:	ldrbtmi	r5, [r9], #-2328	; 0xfffff6e8
    4d58:	blmi	142ed4 <__printf_chk@plt+0x14068c>
    4d5c:	svclt	0x0002f7ff
    4d60:	ldrdeq	fp, [r1], -r6
    4d64:	andeq	r0, r0, r0, asr #5
    4d68:	strheq	r9, [r0], -sl
    4d6c:	strlt	r4, [r8, #-2587]	; 0xfffff5e5
    4d70:	blmi	6d5f60 <__printf_chk@plt+0x6d3718>
    4d74:	stmdavc	fp, {r0, r4, r6, r7, fp, ip, lr}
    4d78:			; <UNDEFINED> instruction: 0x4603b1bb
    4d7c:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
    4d80:	blcs	17b1274 <__printf_chk@plt+0x17aea2c>
    4d84:	stmdavc	r3, {r0, r2, r8, ip, lr, pc}^
    4d88:	svclt	0x00142b3f
    4d8c:	tsteq	pc, #3	; <UNPREDICTABLE>
    4d90:			; <UNDEFINED> instruction: 0x4618237f
    4d94:			; <UNDEFINED> instruction: 0xf7fe700b
    4d98:	ldmdbmi	r2, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    4d9c:			; <UNDEFINED> instruction: 0x4008e8bd
    4da0:			; <UNDEFINED> instruction: 0x46024479
    4da4:			; <UNDEFINED> instruction: 0xf7fd2001
    4da8:	cmplt	r8, pc, asr #26
    4dac:	teqlt	fp, r3, lsl #16
    4db0:	tstle	r5, lr, asr fp
    4db4:	blcs	fe2ec8 <__printf_chk@plt+0xfe0680>
    4db8:			; <UNDEFINED> instruction: 0xf003bf14
    4dbc:	cmncs	pc, #2080374784	; 0x7c000000
    4dc0:	ldrmi	r4, [r8], -r9, lsl #18
    4dc4:	andsvc	r5, r3, r2, asr r8
    4dc8:	ldc2l	7, cr15, [sl], {254}	; 0xfe
    4dcc:	pop	{r0, r1, r2, r8, fp, lr}
    4dd0:	ldrbtmi	r4, [r9], #-8
    4dd4:	andcs	r4, r1, r2, lsl #12
    4dd8:	ldclt	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4ddc:			; <UNDEFINED> instruction: 0x0001bfb4
    4de0:	andeq	r0, r0, r4, ror r2
    4de4:	andeq	r9, r0, r4, ror r0
    4de8:	strdeq	r0, [r0], -r8
    4dec:	andeq	r9, r0, lr, rrx
    4df0:	addlt	fp, r4, r0, lsl r5
    4df4:			; <UNDEFINED> instruction: 0xf0069003
    4df8:			; <UNDEFINED> instruction: 0xf7fdfcd3
    4dfc:	mcrrne	11, 14, lr, r3, cr2
    4e00:	bllt	38ea4 <__printf_chk@plt+0x3665c>
    4e04:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    4e08:	ldcl	7, cr15, [sl], #1012	; 0x3f4
    4e0c:	cmnlt	r0, #4, 12	; 0x400000
    4e10:	strtmi	r2, [r0], -pc, lsr #2
    4e14:	bl	8c2e10 <__printf_chk@plt+0x8c05c8>
    4e18:	teqlt	r0, #16640	; 0x4100
    4e1c:	blcs	6ba30 <__printf_chk@plt+0x691e8>
    4e20:	blmi	57c2a0 <__printf_chk@plt+0x579a58>
    4e24:	andls	r2, r0, #0, 4
    4e28:	bmi	5166b0 <__printf_chk@plt+0x513e68>
    4e2c:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    4e30:	ldrbtmi	r1, [sl], #-853	; 0xfffffcab
    4e34:	bl	b42e30 <__printf_chk@plt+0xb405e8>
    4e38:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    4e3c:	bl	242e38 <__printf_chk@plt+0x2405f0>
    4e40:			; <UNDEFINED> instruction: 0xf7fd2001
    4e44:	andcs	lr, r0, r0, lsl #25
    4e48:	b	ff442e44 <__printf_chk@plt+0xff4405fc>
    4e4c:	andlt	r2, r4, r1
    4e50:	stmdami	ip, {r4, r8, sl, fp, ip, sp, pc}
    4e54:			; <UNDEFINED> instruction: 0xf7fd4478
    4e58:	strdcs	lr, [r1], -ip
    4e5c:	ldclt	0, cr11, [r0, #-16]
    4e60:	andcs	r4, r0, #32, 12	; 0x2000000
    4e64:	bl	542e60 <__printf_chk@plt+0x540618>
    4e68:	strtmi	lr, [r1], -r6, ror #15
    4e6c:	stcmi	7, cr14, [r6], {214}	; 0xd6
    4e70:			; <UNDEFINED> instruction: 0xe7cd447c
    4e74:	andeq	r9, r0, r6, ror r0
    4e78:	andeq	sp, r1, r4, lsr r2
    4e7c:	andeq	r9, r0, r2, asr r0
    4e80:	andeq	r9, r0, lr, asr #32
    4e84:	andeq	r9, r0, r8, lsl r0
    4e88:	strdeq	r8, [r0], -r4
    4e8c:	andcs	fp, r1, r8, lsl #10
    4e90:			; <UNDEFINED> instruction: 0xf970f7ff
    4e94:			; <UNDEFINED> instruction: 0x4008e8bd
    4e98:			; <UNDEFINED> instruction: 0xf0082000
    4e9c:	svclt	0x0000b86d
    4ea0:	mvnsmi	lr, sp, lsr #18
    4ea4:			; <UNDEFINED> instruction: 0xf7fd2010
    4ea8:			; <UNDEFINED> instruction: 0xf8dfea58
    4eac:			; <UNDEFINED> instruction: 0xf8df5e10
    4eb0:	ldrbtmi	r1, [sp], #-3600	; 0xfffff1f0
    4eb4:	mcrcc	8, 0, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
    4eb8:			; <UNDEFINED> instruction: 0xf8df4479
    4ebc:			; <UNDEFINED> instruction: 0xf8d52e0c
    4ec0:	ldrbtmi	r6, [fp], #-600	; 0xfffffda8
    4ec4:	cfldrdne	mvd4, [r7], #-488	; 0xfffffe18
    4ec8:	andcs	r4, r0, r4, lsl #12
    4ecc:	movwne	lr, #2500	; 0x9c4
    4ed0:	subscc	pc, ip, #13959168	; 0xd50000
    4ed4:	addsmi	r6, pc, #160	; 0xa0
    4ed8:	vhadd.u8	q3, q8, q9
    4edc:			; <UNDEFINED> instruction: 0xf8d587cf
    4ee0:			; <UNDEFINED> instruction: 0x46338254
    4ee4:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    4ee8:	orreq	lr, r3, #8, 22	; 0x2000
    4eec:	orreq	lr, r7, r8, lsl #22
    4ef0:			; <UNDEFINED> instruction: 0xf8432200
    4ef4:	addmi	r2, fp, #4, 22	; 0x1000
    4ef8:			; <UNDEFINED> instruction: 0xf8dfd1fb
    4efc:			; <UNDEFINED> instruction: 0x20105dd0
    4f00:			; <UNDEFINED> instruction: 0xf8c5447d
    4f04:			; <UNDEFINED> instruction: 0xf8487258
    4f08:			; <UNDEFINED> instruction: 0xf7fd4026
    4f0c:			; <UNDEFINED> instruction: 0xf8dfea26
    4f10:			; <UNDEFINED> instruction: 0xf8d53dc0
    4f14:	tstcs	r0, r8, asr r2
    4f18:	ldccs	8, cr15, [r8, #892]!	; 0x37c
    4f1c:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    4f20:	sbcvs	r4, r3, sl, ror r4
    4f24:			; <UNDEFINED> instruction: 0xf8d54604
    4f28:	andvs	r3, r2, ip, asr r2
    4f2c:	stccs	8, cr15, [r8, #892]!	; 0x37c
    4f30:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    4f34:	svclt	0x00d8447a
    4f38:	subshi	pc, r4, #13959168	; 0xd50000
    4f3c:	andseq	pc, ip, #-2147483648	; 0x80000000
    4f40:			; <UNDEFINED> instruction: 0x4633bfd8
    4f44:	vhadd.u8	q3, q0, q1
    4f48:	addsmi	r8, pc, #145752064	; 0x8b00000
    4f4c:	bl	23c374 <__printf_chk@plt+0x239b2c>
    4f50:	bl	205d64 <__printf_chk@plt+0x20351c>
    4f54:	andcs	r0, r0, #-1073741791	; 0xc0000021
    4f58:	blcs	14306c <__printf_chk@plt+0x140824>
    4f5c:	mvnsle	r4, fp, lsl #5
    4f60:	ldclpl	8, cr15, [r8, #-892]!	; 0xfffffc84
    4f64:	ldrbtmi	r2, [sp], #-16
    4f68:	subsvc	pc, r8, #12910592	; 0xc50000
    4f6c:	eormi	pc, r6, r8, asr #16
    4f70:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f74:	stclcc	8, cr15, [r8, #-892]!	; 0xfffffc84
    4f78:	subsvs	pc, r8, #13959168	; 0xd50000
    4f7c:	mvnscc	pc, pc, asr #32
    4f80:	stclcs	8, cr15, [r0, #-892]!	; 0xfffffc84
    4f84:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    4f88:	sbcvs	r4, r3, sl, ror r4
    4f8c:			; <UNDEFINED> instruction: 0xf8d54604
    4f90:	andvs	r3, r2, ip, asr r2
    4f94:	ldclcs	8, cr15, [r0, #-892]	; 0xfffffc84
    4f98:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    4f9c:	svclt	0x00d8447a
    4fa0:	subshi	pc, r4, #13959168	; 0xd50000
    4fa4:	subseq	pc, r4, #-2147483648	; 0x80000000
    4fa8:			; <UNDEFINED> instruction: 0x4633bfd8
    4fac:	vhadd.u8	q3, q0, q1
    4fb0:	addsmi	r8, pc, #42991616	; 0x2900000
    4fb4:	bl	23c3dc <__printf_chk@plt+0x239b94>
    4fb8:	bl	205dcc <__printf_chk@plt+0x203584>
    4fbc:	andcs	r0, r0, #-1073741791	; 0xc0000021
    4fc0:	blcs	1430d4 <__printf_chk@plt+0x14088c>
    4fc4:	mvnsle	r4, fp, lsl #5
    4fc8:	stcpl	8, cr15, [r0, #-892]!	; 0xfffffc84
    4fcc:	ldrbtmi	r2, [sp], #-16
    4fd0:	subsvc	pc, r8, #12910592	; 0xc50000
    4fd4:	eormi	pc, r6, r8, asr #16
    4fd8:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fdc:	ldccc	8, cr15, [r0, #-892]	; 0xfffffc84
    4fe0:	subsvs	pc, r8, #13959168	; 0xd50000
    4fe4:			; <UNDEFINED> instruction: 0xf8df2101
    4fe8:	ldrbtmi	r2, [fp], #-3340	; 0xfffff2f4
    4fec:	ldrbtmi	r1, [sl], #-2167	; 0xfffff789
    4ff0:	strmi	r6, [r4], -r3, asr #1
    4ff4:	subscc	pc, ip, #13959168	; 0xd50000
    4ff8:			; <UNDEFINED> instruction: 0xf8df6002
    4ffc:	addsmi	r2, pc, #252, 24	; 0xfc00
    5000:	ldrbtmi	r6, [sl], #-129	; 0xffffff7f
    5004:			; <UNDEFINED> instruction: 0xf8d5bfd8
    5008:			; <UNDEFINED> instruction: 0xf1028254
    500c:	svclt	0x00d80274
    5010:	subvs	r4, r2, r3, lsr r6
    5014:	strbhi	pc, [r8, #768]	; 0x300	; <UNPREDICTABLE>
    5018:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    501c:	orreq	lr, r3, #8, 22	; 0x2000
    5020:	orreq	lr, r7, r8, lsl #22
    5024:			; <UNDEFINED> instruction: 0xf8432200
    5028:	addmi	r2, fp, #4, 22	; 0x1000
    502c:			; <UNDEFINED> instruction: 0xf8dfd1fb
    5030:	andscs	r5, r0, ip, asr #25
    5034:			; <UNDEFINED> instruction: 0xf8c5447d
    5038:			; <UNDEFINED> instruction: 0xf8487258
    503c:			; <UNDEFINED> instruction: 0xf7fd4026
    5040:			; <UNDEFINED> instruction: 0xf8dfe98c
    5044:			; <UNDEFINED> instruction: 0xf8d53cbc
    5048:			; <UNDEFINED> instruction: 0xf04f6258
    504c:			; <UNDEFINED> instruction: 0xf8df31ff
    5050:	ldrbtmi	r2, [fp], #-3252	; 0xfffff34c
    5054:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    5058:	strmi	r6, [r4], -r3, asr #1
    505c:	subscc	pc, ip, #13959168	; 0xd50000
    5060:			; <UNDEFINED> instruction: 0xf8df6002
    5064:	addsmi	r2, pc, #164, 24	; 0xa400
    5068:	ldrbtmi	r6, [sl], #-129	; 0xffffff7f
    506c:			; <UNDEFINED> instruction: 0xf8d5bfd8
    5070:			; <UNDEFINED> instruction: 0xf1028254
    5074:	svclt	0x00d802ac
    5078:	subvs	r4, r2, r3, lsr r6
    507c:	strbhi	pc, [r6, #-768]!	; 0xfffffd00	; <UNPREDICTABLE>
    5080:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    5084:	orreq	lr, r3, #8, 22	; 0x2000
    5088:	orreq	lr, r7, r8, lsl #22
    508c:			; <UNDEFINED> instruction: 0xf8432200
    5090:	addmi	r2, fp, #4, 22	; 0x1000
    5094:			; <UNDEFINED> instruction: 0xf8dfd1fb
    5098:	andscs	r5, r0, r4, ror ip
    509c:			; <UNDEFINED> instruction: 0xf8c5447d
    50a0:			; <UNDEFINED> instruction: 0xf8487258
    50a4:			; <UNDEFINED> instruction: 0xf7fd4026
    50a8:			; <UNDEFINED> instruction: 0xf8dfe958
    50ac:			; <UNDEFINED> instruction: 0xf8d53c64
    50b0:	tstcs	r0, r8, asr r2
    50b4:	mrrccs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    50b8:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    50bc:	sbcvs	r4, r3, sl, ror r4
    50c0:			; <UNDEFINED> instruction: 0xf8d54604
    50c4:	andvs	r3, r2, ip, asr r2
    50c8:	mcrrcs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    50cc:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    50d0:	svclt	0x00d8447a
    50d4:	subshi	pc, r4, #13959168	; 0xd50000
    50d8:	sbceq	pc, r0, #-2147483648	; 0x80000000
    50dc:			; <UNDEFINED> instruction: 0x4633bfd8
    50e0:	vhadd.u8	q3, q0, q1
    50e4:	addsmi	r8, pc, #20971520	; 0x1400000
    50e8:	bl	23c510 <__printf_chk@plt+0x239cc8>
    50ec:	bl	205f00 <__printf_chk@plt+0x2036b8>
    50f0:	andcs	r0, r0, #-1073741791	; 0xc0000021
    50f4:	blcs	143208 <__printf_chk@plt+0x1409c0>
    50f8:			; <UNDEFINED> instruction: 0xd1fb4299
    50fc:	ldcpl	8, cr15, [ip], {223}	; 0xdf
    5100:	ldrbtmi	r2, [sp], #-16
    5104:	subsvc	pc, r8, #12910592	; 0xc50000
    5108:	eormi	pc, r6, r8, asr #16
    510c:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5110:	stccc	8, cr15, [ip], {223}	; 0xdf
    5114:	subsvs	pc, r8, #13959168	; 0xd50000
    5118:	mvnscc	pc, pc, asr #32
    511c:	stccs	8, cr15, [r4], {223}	; 0xdf
    5120:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    5124:	sbcvs	r4, r3, sl, ror r4
    5128:			; <UNDEFINED> instruction: 0xf8d54604
    512c:	andvs	r3, r2, ip, asr r2
    5130:	blcs	ffd434b4 <__printf_chk@plt+0xffd40c6c>
    5134:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    5138:	svclt	0x00d8447a
    513c:	subshi	pc, r4, #13959168	; 0xd50000
    5140:	sbceq	pc, ip, #-2147483648	; 0x80000000
    5144:			; <UNDEFINED> instruction: 0x4633bfd8
    5148:	vhadd.u8	q3, q0, q1
    514c:	addsmi	r8, pc, #-1560281088	; 0xa3000000
    5150:	bl	23c578 <__printf_chk@plt+0x239d30>
    5154:	bl	205f68 <__printf_chk@plt+0x203720>
    5158:	andcs	r0, r0, #-1073741791	; 0xc0000021
    515c:	blcs	143270 <__printf_chk@plt+0x140a28>
    5160:			; <UNDEFINED> instruction: 0xd1fb4299
    5164:	blpl	ff1434e8 <__printf_chk@plt+0xff140ca0>
    5168:	ldrbtmi	r2, [sp], #-16
    516c:	subsvc	pc, r8, #12910592	; 0xc50000
    5170:	eormi	pc, r6, r8, asr #16
    5174:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5178:	blcc	fed434fc <__printf_chk@plt+0xfed40cb4>
    517c:	subsvs	pc, r8, #13959168	; 0xd50000
    5180:	mvnscc	pc, pc, asr #32
    5184:	blcs	feb43508 <__printf_chk@plt+0xfeb40cc0>
    5188:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    518c:	sbcvs	r4, r3, sl, ror r4
    5190:			; <UNDEFINED> instruction: 0xf8d54604
    5194:	andvs	r3, r2, ip, asr r2
    5198:	blcs	fe74351c <__printf_chk@plt+0xfe740cd4>
    519c:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    51a0:	svclt	0x00d8447a
    51a4:	subshi	pc, r4, #13959168	; 0xd50000
    51a8:	rscseq	pc, ip, #-2147483648	; 0x80000000
    51ac:			; <UNDEFINED> instruction: 0x4633bfd8
    51b0:	vhadd.u8	q3, q0, q1
    51b4:	addsmi	r8, pc, #1090519040	; 0x41000000
    51b8:	bl	23c5e0 <__printf_chk@plt+0x239d98>
    51bc:	bl	205fd0 <__printf_chk@plt+0x203788>
    51c0:	andcs	r0, r0, #-1073741791	; 0xc0000021
    51c4:	blcs	1432d8 <__printf_chk@plt+0x140a90>
    51c8:			; <UNDEFINED> instruction: 0xd1fb4299
    51cc:	blpl	1b43550 <__printf_chk@plt+0x1b40d08>
    51d0:	ldrbtmi	r2, [sp], #-16
    51d4:	subsvc	pc, r8, #12910592	; 0xc50000
    51d8:	eormi	pc, r6, r8, asr #16
    51dc:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51e0:	blcc	1743564 <__printf_chk@plt+0x1740d1c>
    51e4:	subsvs	pc, r8, #13959168	; 0xd50000
    51e8:	mvnscc	pc, pc, asr #32
    51ec:	blcs	1543570 <__printf_chk@plt+0x1540d28>
    51f0:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    51f4:	sbcvs	r4, r3, sl, ror r4
    51f8:			; <UNDEFINED> instruction: 0xf8d54604
    51fc:	andvs	r3, r2, ip, asr r2
    5200:	blcs	1143584 <__printf_chk@plt+0x1140d3c>
    5204:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    5208:	svclt	0x00d8447a
    520c:	subshi	pc, r4, #13959168	; 0xd50000
    5210:	addsvc	pc, r4, #8388608	; 0x800000
    5214:			; <UNDEFINED> instruction: 0x4633bfd8
    5218:	vhadd.u8	q3, q0, q1
    521c:	addsmi	r8, pc, #1946157059	; 0x74000003
    5220:	bl	23c648 <__printf_chk@plt+0x239e00>
    5224:	bl	206038 <__printf_chk@plt+0x2037f0>
    5228:	andcs	r0, r0, #-1073741791	; 0xc0000021
    522c:	blcs	143340 <__printf_chk@plt+0x140af8>
    5230:			; <UNDEFINED> instruction: 0xd1fb4299
    5234:	blpl	5435b8 <__printf_chk@plt+0x540d70>
    5238:	ldrbtmi	r2, [sp], #-16
    523c:	subsvc	pc, r8, #12910592	; 0xc50000
    5240:	eormi	pc, r6, r8, asr #16
    5244:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5248:	blcc	1435cc <__printf_chk@plt+0x140d84>
    524c:	subsvs	pc, r8, #13959168	; 0xd50000
    5250:			; <UNDEFINED> instruction: 0xf8df2100
    5254:	ldrbtmi	r2, [fp], #-2816	; 0xfffff500
    5258:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    525c:	strmi	r6, [r4], -r3, asr #1
    5260:	subscc	pc, ip, #13959168	; 0xd50000
    5264:			; <UNDEFINED> instruction: 0xf8df6002
    5268:	addsmi	r2, pc, #240, 20	; 0xf0000
    526c:	ldrbtmi	r6, [sl], #-129	; 0xffffff7f
    5270:			; <UNDEFINED> instruction: 0xf8d5bfd8
    5274:			; <UNDEFINED> instruction: 0xf5028254
    5278:	svclt	0x00d872ac
    527c:	subvs	r4, r2, r3, lsr r6
    5280:	cmnhi	fp, #0, 6	; <UNPREDICTABLE>
    5284:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    5288:	orreq	lr, r3, #8, 22	; 0x2000
    528c:	orreq	lr, r7, r8, lsl #22
    5290:			; <UNDEFINED> instruction: 0xf8432200
    5294:	addmi	r2, fp, #4, 22	; 0x1000
    5298:			; <UNDEFINED> instruction: 0xf8dfd1fb
    529c:	andscs	r5, r0, r0, asr #21
    52a0:			; <UNDEFINED> instruction: 0xf8c5447d
    52a4:			; <UNDEFINED> instruction: 0xf8487258
    52a8:			; <UNDEFINED> instruction: 0xf7fd4026
    52ac:			; <UNDEFINED> instruction: 0xf8dfe856
    52b0:			; <UNDEFINED> instruction: 0xf8d53ab0
    52b4:			; <UNDEFINED> instruction: 0xf04f6258
    52b8:			; <UNDEFINED> instruction: 0xf8df31ff
    52bc:	ldrbtmi	r2, [fp], #-2728	; 0xfffff558
    52c0:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    52c4:	strmi	r6, [r4], -r3, asr #1
    52c8:	subscc	pc, ip, #13959168	; 0xd50000
    52cc:			; <UNDEFINED> instruction: 0xf8df6002
    52d0:	addsmi	r2, pc, #152, 20	; 0x98000
    52d4:	ldrbtmi	r6, [sl], #-129	; 0xffffff7f
    52d8:			; <UNDEFINED> instruction: 0xf8d5bfd8
    52dc:			; <UNDEFINED> instruction: 0xf5028254
    52e0:	svclt	0x00d872ba
    52e4:	subvs	r4, r2, r3, lsr r6
    52e8:	tsthi	r8, #0, 6	; <UNPREDICTABLE>
    52ec:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    52f0:	orreq	lr, r3, #8, 22	; 0x2000
    52f4:	orreq	lr, r7, r8, lsl #22
    52f8:			; <UNDEFINED> instruction: 0xf8432200
    52fc:	addsmi	r2, r9, #4, 22	; 0x1000
    5300:			; <UNDEFINED> instruction: 0xf8dfd1fb
    5304:	andscs	r5, r0, r8, ror #20
    5308:			; <UNDEFINED> instruction: 0xf8c5447d
    530c:			; <UNDEFINED> instruction: 0xf8487258
    5310:			; <UNDEFINED> instruction: 0xf7fd4026
    5314:			; <UNDEFINED> instruction: 0xf8dfe822
    5318:			; <UNDEFINED> instruction: 0xf8d53a58
    531c:			; <UNDEFINED> instruction: 0xf06f6258
    5320:	ldrbtmi	r0, [fp], #-257	; 0xfffffeff
    5324:	bcs	13436a8 <__printf_chk@plt+0x1340e60>
    5328:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    532c:	strmi	r6, [r4], -r3, asr #32
    5330:	subscc	pc, ip, #13959168	; 0xd50000
    5334:			; <UNDEFINED> instruction: 0xf5056002
    5338:	addsmi	r7, pc, #-268435455	; 0xf0000001
    533c:	sbcvs	r6, r2, r1, lsl #1
    5340:			; <UNDEFINED> instruction: 0xf8d5bfdc
    5344:			; <UNDEFINED> instruction: 0x46338254
    5348:	adcshi	pc, r9, #0, 6
    534c:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    5350:	orreq	lr, r3, #8, 22	; 0x2000
    5354:	orreq	lr, r7, r8, lsl #22
    5358:			; <UNDEFINED> instruction: 0xf8432200
    535c:	addsmi	r2, r9, #4, 22	; 0x1000
    5360:			; <UNDEFINED> instruction: 0xf8dfd1fb
    5364:	andscs	r5, r0, r4, lsl sl
    5368:			; <UNDEFINED> instruction: 0xf8c5447d
    536c:			; <UNDEFINED> instruction: 0xf8487258
    5370:			; <UNDEFINED> instruction: 0xf7fc4026
    5374:			; <UNDEFINED> instruction: 0xf8dfeff2
    5378:			; <UNDEFINED> instruction: 0xf8d53a04
    537c:	tstcs	r0, r8, asr r2
    5380:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5384:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    5388:	sbcvs	r4, r3, sl, ror r4
    538c:			; <UNDEFINED> instruction: 0xf8d54604
    5390:	andvs	r3, r2, ip, asr r2
    5394:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5398:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    539c:	svclt	0x00d8447a
    53a0:	subshi	pc, r4, #13959168	; 0xd50000
    53a4:	sbcsvc	pc, r4, #8388608	; 0x800000
    53a8:			; <UNDEFINED> instruction: 0x4633bfd8
    53ac:	vhadd.u8	q3, q0, q1
    53b0:	addsmi	r8, pc, #1879048197	; 0x70000005
    53b4:	bl	23c7dc <__printf_chk@plt+0x239f94>
    53b8:	bl	2061cc <__printf_chk@plt+0x203984>
    53bc:	andcs	r0, r0, #-1073741791	; 0xc0000021
    53c0:	blcs	1434d4 <__printf_chk@plt+0x140c8c>
    53c4:			; <UNDEFINED> instruction: 0xd1fb4299
    53c8:	ldmibpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53cc:	ldrbtmi	r2, [sp], #-16
    53d0:	subsvc	pc, r8, #12910592	; 0xc50000
    53d4:	eormi	pc, r6, r8, asr #16
    53d8:	svc	0x00bef7fc
    53dc:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53e0:	subsvs	pc, r8, #13959168	; 0xd50000
    53e4:	mvnscc	pc, pc, asr #32
    53e8:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53ec:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    53f0:	sbcvs	r4, r3, sl, ror r4
    53f4:			; <UNDEFINED> instruction: 0xf8d54604
    53f8:	andvs	r3, r2, ip, asr r2
    53fc:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5400:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    5404:	svclt	0x00d8447a
    5408:	subshi	pc, r4, #13959168	; 0xd50000
    540c:	sbcsvc	pc, ip, #8388608	; 0x800000
    5410:			; <UNDEFINED> instruction: 0x4633bfd8
    5414:	vhadd.u8	q3, q0, q1
    5418:	addsmi	r8, pc, #244, 2	; 0x3d
    541c:	bl	23c844 <__printf_chk@plt+0x239ffc>
    5420:	bl	206234 <__printf_chk@plt+0x2039ec>
    5424:	andcs	r0, r0, #-1073741791	; 0xc0000021
    5428:	blcs	14353c <__printf_chk@plt+0x140cf4>
    542c:			; <UNDEFINED> instruction: 0xd1fb4299
    5430:	stmdbpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5434:	ldrbtmi	r2, [sp], #-16
    5438:	subsvc	pc, r8, #12910592	; 0xc50000
    543c:	eormi	pc, r6, r8, asr #16
    5440:	svc	0x008af7fc
    5444:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5448:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    544c:	addvs	pc, r0, #13959168	; 0xd50000
    5450:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    5454:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5458:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    545c:	andcs	r4, r0, r4, lsl #12
    5460:	movwne	lr, #2500	; 0x9c4
    5464:	addcc	pc, r4, #13959168	; 0xd50000
    5468:	addsmi	r6, pc, #160	; 0xa0
    546c:	svclt	0x00dc60e2
    5470:	rsbshi	pc, ip, #13959168	; 0xd50000
    5474:	vmin.u8	d4, d0, d19
    5478:	addsmi	r8, pc, #1073741861	; 0x40000025
    547c:	bl	23c8a4 <__printf_chk@plt+0x23a05c>
    5480:	bl	206294 <__printf_chk@plt+0x203a4c>
    5484:	andcs	r0, r0, #-1073741791	; 0xc0000021
    5488:	blcs	14359c <__printf_chk@plt+0x140d54>
    548c:			; <UNDEFINED> instruction: 0xd1fb4299
    5490:	ldmdbpl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5494:	ldrbtmi	r2, [sp], #-16
    5498:	addvc	pc, r0, #12910592	; 0xc50000
    549c:	eormi	pc, r6, r8, asr #16
    54a0:	svc	0x005af7fc
    54a4:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    54a8:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    54ac:	addvs	pc, r0, #13959168	; 0xd50000
    54b0:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    54b4:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    54b8:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    54bc:	andcs	r4, r0, r4, lsl #12
    54c0:	movwne	lr, #2500	; 0x9c4
    54c4:	addcc	pc, r4, #13959168	; 0xd50000
    54c8:	addsmi	r6, pc, #160	; 0xa0
    54cc:	svclt	0x00dc60e2
    54d0:	rsbshi	pc, ip, #13959168	; 0xd50000
    54d4:	vmin.u8	d4, d0, d19
    54d8:	addsmi	r8, pc, #-2147483635	; 0x8000000d
    54dc:	bl	23c904 <__printf_chk@plt+0x23a0bc>
    54e0:	bl	2062f4 <__printf_chk@plt+0x203aac>
    54e4:	andcs	r0, r0, #-1073741791	; 0xc0000021
    54e8:	blcs	1435fc <__printf_chk@plt+0x140db4>
    54ec:			; <UNDEFINED> instruction: 0xd1fb4299
    54f0:	stmiapl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    54f4:	ldrbtmi	r2, [sp], #-16
    54f8:	addvc	pc, r0, #12910592	; 0xc50000
    54fc:	eormi	pc, r6, r8, asr #16
    5500:	svc	0x002af7fc
    5504:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5508:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    550c:	addvs	pc, r0, #13959168	; 0xd50000
    5510:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    5514:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5518:	ldrbtmi	r1, [sl], #-3191	; 0xfffff389
    551c:	andcs	r4, r0, r4, lsl #12
    5520:	movwne	lr, #2500	; 0x9c4
    5524:	addcc	pc, r4, #13959168	; 0xd50000
    5528:	addsmi	r6, pc, #160	; 0xa0
    552c:	svclt	0x00dc60e2
    5530:	rsbshi	pc, ip, #13959168	; 0xd50000
    5534:	vmin.u8	d4, d0, d19
    5538:	addsmi	r8, pc, #215	; 0xd7
    553c:	bl	23c964 <__printf_chk@plt+0x23a11c>
    5540:	bl	206354 <__printf_chk@plt+0x203b0c>
    5544:	andcs	r0, r0, #-1073741791	; 0xc0000021
    5548:	blcs	14365c <__printf_chk@plt+0x140e14>
    554c:			; <UNDEFINED> instruction: 0xd1fb4299
    5550:	ldmdapl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5554:	ldrbtmi	r2, [sp], #-16
    5558:	addvc	pc, r0, #12910592	; 0xc50000
    555c:	eormi	pc, r6, r8, asr #16
    5560:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    5564:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5568:	rsbvs	pc, r4, #13959168	; 0xd50000
    556c:	mvnscc	pc, pc, asr #32
    5570:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5574:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    5578:	sbcvs	r4, r3, sl, ror r4
    557c:			; <UNDEFINED> instruction: 0xf8d54604
    5580:	andvs	r3, r2, r8, ror #4
    5584:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5588:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    558c:	svclt	0x00d8447a
    5590:	rsbhi	pc, r0, #13959168	; 0xd50000
    5594:	rscsvc	pc, r6, #8388608	; 0x800000
    5598:			; <UNDEFINED> instruction: 0x4633bfd8
    559c:	ldclle	0, cr6, [r4], #-264	; 0xfffffef8
    55a0:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    55a4:	orreq	lr, r3, #8, 22	; 0x2000
    55a8:	orreq	lr, r7, r8, lsl #22
    55ac:			; <UNDEFINED> instruction: 0xf8432200
    55b0:	addmi	r2, fp, #4, 22	; 0x1000
    55b4:			; <UNDEFINED> instruction: 0xf8dfd1fb
    55b8:	andscs	r5, r0, r0, lsr #16
    55bc:			; <UNDEFINED> instruction: 0xf8c5447d
    55c0:			; <UNDEFINED> instruction: 0xf8487264
    55c4:			; <UNDEFINED> instruction: 0xf7fc4026
    55c8:			; <UNDEFINED> instruction: 0xf8dfeec8
    55cc:			; <UNDEFINED> instruction: 0xf8d53810
    55d0:	tstcs	r0, r4, ror #4
    55d4:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    55d8:	cfldrdne	mvd4, [r7], #-492	; 0xfffffe14
    55dc:	sbcvs	r4, r3, sl, ror r4
    55e0:			; <UNDEFINED> instruction: 0xf8d54604
    55e4:	andvs	r3, r2, r8, ror #4
    55e8:	ubfxcs	pc, pc, #17, #25
    55ec:	umullvs	r4, r1, pc, r2	; <UNPREDICTABLE>
    55f0:	svclt	0x00d8447a
    55f4:	rsbhi	pc, r0, #13959168	; 0xd50000
    55f8:	andvc	pc, r7, #8388608	; 0x800000
    55fc:			; <UNDEFINED> instruction: 0x4633bfd8
    5600:	ldcle	0, cr6, [r3], {66}	; 0x42
    5604:	sfmle	f4, 4, [r8, #-636]	; 0xfffffd84
    5608:	orreq	lr, r3, #8, 22	; 0x2000
    560c:	orreq	lr, r7, r8, lsl #22
    5610:			; <UNDEFINED> instruction: 0xf8432200
    5614:	addmi	r2, fp, #4, 22	; 0x1000
    5618:			; <UNDEFINED> instruction: 0xf8dfd1fb
    561c:	ldrbtmi	r3, [fp], #-1996	; 0xfffff834
    5620:	rsbvc	pc, r4, #12779520	; 0xc30000
    5624:	eormi	pc, r6, r8, asr #16
    5628:	ldrhhi	lr, [r0, #141]!	; 0x8d
    562c:	tstcc	r0, #240, 20	; 0xf0000
    5630:	andeq	pc, pc, r0, lsr #32
    5634:	rsbmi	pc, r0, #111	; 0x6f
    5638:			; <UNDEFINED> instruction: 0xf8c54418
    563c:	addsmi	r0, r0, #104, 4	; 0x80000006
    5640:	strbhi	pc, [lr], #-128	; 0xffffff80	; <UNPREDICTABLE>
    5644:			; <UNDEFINED> instruction: 0xf7fc0080
    5648:			; <UNDEFINED> instruction: 0xf8d5ef4e
    564c:	blcs	11fe4 <__printf_chk@plt+0xf79c>
    5650:			; <UNDEFINED> instruction: 0xf8d54680
    5654:	sfmle	f0, 4, [sl, #-384]	; 0xfffffe80
    5658:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    565c:	vstmiaeq	r3, {d14-d13}
    5660:			; <UNDEFINED> instruction: 0xf8524602
    5664:	strbmi	r5, [r2, #-2820]!	; 0xfffff4fc
    5668:	svcpl	0x0004f841
    566c:	teqlt	r0, r9	; <illegal shifter operand>
    5670:	svc	0x00d8f7fc
    5674:			; <UNDEFINED> instruction: 0x3774f8df
    5678:			; <UNDEFINED> instruction: 0xf8d3447b
    567c:			; <UNDEFINED> instruction: 0xf8df3264
    5680:	ldrbtmi	r2, [sl], #-1904	; 0xfffff890
    5684:	rsbhi	pc, r0, #12713984	; 0xc20000
    5688:	bne	ffc3f580 <__printf_chk@plt+0xffc3cd38>
    568c:			; <UNDEFINED> instruction: 0xf0203310
    5690:			; <UNDEFINED> instruction: 0xf06f000f
    5694:	ldrmi	r4, [r8], #-608	; 0xfffffda0
    5698:	rsbeq	pc, r8, #12910592	; 0xc50000
    569c:			; <UNDEFINED> instruction: 0xf0804290
    56a0:	addeq	r8, r0, pc, lsl r4
    56a4:	svc	0x001ef7fc
    56a8:	rsbcc	pc, r4, #13959168	; 0xd50000
    56ac:	strmi	r2, [r0], r0, lsl #22
    56b0:	rsbeq	pc, r0, #13959168	; 0xd50000
    56b4:			; <UNDEFINED> instruction: 0xf1a8dd0a
    56b8:	bl	5ad0 <__printf_chk@plt+0x3288>
    56bc:	strmi	r0, [r2], -r3, lsl #25
    56c0:	blpl	143810 <__printf_chk@plt+0x140fc8>
    56c4:			; <UNDEFINED> instruction: 0xf8414594
    56c8:	mvnsle	r5, r4, lsl #30
    56cc:			; <UNDEFINED> instruction: 0xf7fcb130
    56d0:			; <UNDEFINED> instruction: 0xf8dfefaa
    56d4:	ldrbtmi	r3, [fp], #-1824	; 0xfffff8e0
    56d8:	rsbcc	pc, r4, #13828096	; 0xd30000
    56dc:			; <UNDEFINED> instruction: 0x2718f8df
    56e0:			; <UNDEFINED> instruction: 0xf8c2447a
    56e4:	ldrb	r8, [fp, -r0, ror #4]
    56e8:	tstcc	r0, #240, 20	; 0xf0000
    56ec:	andeq	pc, pc, r0, lsr #32
    56f0:	rsbmi	pc, r0, #111	; 0x6f
    56f4:			; <UNDEFINED> instruction: 0xf8c54418
    56f8:	addsmi	r0, r0, #132, 4	; 0x40000008
    56fc:	mvnshi	pc, #128	; 0x80
    5700:			; <UNDEFINED> instruction: 0xf7fc0080
    5704:			; <UNDEFINED> instruction: 0xf8d5eef0
    5708:	blcs	12110 <__printf_chk@plt+0xf8c8>
    570c:			; <UNDEFINED> instruction: 0xf8d54680
    5710:	sfmle	f0, 4, [sl, #-496]	; 0xfffffe10
    5714:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5718:	vstmiaeq	r3, {d14-d13}
    571c:			; <UNDEFINED> instruction: 0xf8524602
    5720:	ldrmi	r5, [r4, #2820]	; 0xb04
    5724:	svcpl	0x0004f841
    5728:	teqlt	r0, r9	; <illegal shifter operand>
    572c:	svc	0x007af7fc
    5730:			; <UNDEFINED> instruction: 0x36c8f8df
    5734:			; <UNDEFINED> instruction: 0xf8d3447b
    5738:			; <UNDEFINED> instruction: 0xf8df3280
    573c:	ldrbtmi	r2, [sl], #-1732	; 0xfffff93c
    5740:	rsbshi	pc, ip, #12713984	; 0xc20000
    5744:	bne	ffc3f330 <__printf_chk@plt+0xffc3cae8>
    5748:			; <UNDEFINED> instruction: 0xf0203310
    574c:			; <UNDEFINED> instruction: 0xf06f000f
    5750:	ldrmi	r4, [r8], #-608	; 0xfffffda0
    5754:	addeq	pc, r4, #12910592	; 0xc50000
    5758:			; <UNDEFINED> instruction: 0xf0804290
    575c:	addeq	r8, r0, r1, asr #7
    5760:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5764:	addcc	pc, r0, #13959168	; 0xd50000
    5768:	strmi	r2, [r0], r0, lsl #22
    576c:	rsbseq	pc, ip, #13959168	; 0xd50000
    5770:			; <UNDEFINED> instruction: 0xf1a8dd0a
    5774:	bl	5b8c <__printf_chk@plt+0x3344>
    5778:	strmi	r0, [r2], -r3, lsl #25
    577c:	blpl	1438cc <__printf_chk@plt+0x141084>
    5780:			; <UNDEFINED> instruction: 0xf8414562
    5784:	mvnsle	r5, r4, lsl #30
    5788:			; <UNDEFINED> instruction: 0xf7fcb130
    578c:			; <UNDEFINED> instruction: 0xf8dfef4c
    5790:	ldrbtmi	r3, [fp], #-1652	; 0xfffff98c
    5794:	addcc	pc, r0, #13828096	; 0xd30000
    5798:			; <UNDEFINED> instruction: 0x266cf8df
    579c:			; <UNDEFINED> instruction: 0xf8c2447a
    57a0:			; <UNDEFINED> instruction: 0xe69a827c
    57a4:	tstcc	r0, #240, 20	; 0xf0000
    57a8:	andeq	pc, pc, r0, lsr #32
    57ac:	rsbmi	pc, r0, #111	; 0x6f
    57b0:			; <UNDEFINED> instruction: 0xf8c54418
    57b4:	addsmi	r0, r0, #132, 4	; 0x40000008
    57b8:	orrshi	pc, r2, #128	; 0x80
    57bc:			; <UNDEFINED> instruction: 0xf7fc0080
    57c0:			; <UNDEFINED> instruction: 0xf8d5ee92
    57c4:	blcs	121cc <__printf_chk@plt+0xf984>
    57c8:			; <UNDEFINED> instruction: 0xf8d54680
    57cc:	sfmle	f0, 4, [sl, #-496]	; 0xfffffe10
    57d0:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    57d4:	vstmiaeq	r3, {d14-d13}
    57d8:			; <UNDEFINED> instruction: 0xf8524602
    57dc:	ldrmi	r5, [r4, #2820]	; 0xb04
    57e0:	svcpl	0x0004f841
    57e4:	teqlt	r0, r9	; <illegal shifter operand>
    57e8:	svc	0x001cf7fc
    57ec:			; <UNDEFINED> instruction: 0x361cf8df
    57f0:			; <UNDEFINED> instruction: 0xf8d3447b
    57f4:			; <UNDEFINED> instruction: 0xf8df3280
    57f8:	ldrbtmi	r2, [sl], #-1560	; 0xfffff9e8
    57fc:	rsbshi	pc, ip, #12713984	; 0xc20000
    5800:	bne	ffc3f0f4 <__printf_chk@plt+0xffc3c8ac>
    5804:			; <UNDEFINED> instruction: 0xf0203310
    5808:			; <UNDEFINED> instruction: 0xf06f000f
    580c:	ldrmi	r4, [r8], #-608	; 0xfffffda0
    5810:	subseq	pc, ip, #12910592	; 0xc50000
    5814:			; <UNDEFINED> instruction: 0xf0804290
    5818:	addeq	r8, r0, r3, ror #6
    581c:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5820:	subscc	pc, r8, #13959168	; 0xd50000
    5824:	strmi	r2, [r0], r0, lsl #22
    5828:	subseq	pc, r4, #13959168	; 0xd50000
    582c:			; <UNDEFINED> instruction: 0xf1a8dd0a
    5830:	bl	5c48 <__printf_chk@plt+0x3400>
    5834:	strmi	r0, [r2], -r3, lsl #25
    5838:	blpl	143988 <__printf_chk@plt+0x141140>
    583c:			; <UNDEFINED> instruction: 0xf8414594
    5840:	mvnsle	r5, r4, lsl #30
    5844:			; <UNDEFINED> instruction: 0xf7fcb130
    5848:			; <UNDEFINED> instruction: 0xf8dfeeee
    584c:	ldrbtmi	r3, [fp], #-1480	; 0xfffffa38
    5850:	subscc	pc, r8, #13828096	; 0xd30000
    5854:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    5858:			; <UNDEFINED> instruction: 0xf8c2447a
    585c:	ldrb	r8, [ip, #596]	; 0x254
    5860:	tstcc	r0, #240, 20	; 0xf0000
    5864:	andeq	pc, pc, r0, lsr #32
    5868:	rsbmi	pc, r0, #111	; 0x6f
    586c:			; <UNDEFINED> instruction: 0xf8c54418
    5870:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5874:	teqhi	r4, #128	; 0x80	; <UNPREDICTABLE>
    5878:			; <UNDEFINED> instruction: 0xf7fc0080
    587c:			; <UNDEFINED> instruction: 0xf8d5ee34
    5880:	blcs	121e8 <__printf_chk@plt+0xf9a0>
    5884:			; <UNDEFINED> instruction: 0xf8d54680
    5888:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    588c:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5890:	vstmiaeq	r3, {d14-d13}
    5894:			; <UNDEFINED> instruction: 0xf8524602
    5898:	ldrmi	r5, [r4, #2820]	; 0xb04
    589c:	svcpl	0x0004f841
    58a0:	teqlt	r0, r9	; <illegal shifter operand>
    58a4:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    58a8:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    58ac:			; <UNDEFINED> instruction: 0xf8d3447b
    58b0:			; <UNDEFINED> instruction: 0xf8df3258
    58b4:	ldrbtmi	r2, [sl], #-1388	; 0xfffffa94
    58b8:	subshi	pc, r4, #12713984	; 0xc20000
    58bc:	bne	ffc3eea8 <__printf_chk@plt+0xffc3c660>
    58c0:			; <UNDEFINED> instruction: 0xf0203310
    58c4:			; <UNDEFINED> instruction: 0xf06f000f
    58c8:	ldrmi	r4, [r8], #-608	; 0xfffffda0
    58cc:	subseq	pc, ip, #12910592	; 0xc50000
    58d0:			; <UNDEFINED> instruction: 0xf0804290
    58d4:	addeq	r8, r0, r5, lsl #6
    58d8:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    58dc:	subscc	pc, r8, #13959168	; 0xd50000
    58e0:	strmi	r2, [r0], r0, lsl #22
    58e4:	subseq	pc, r4, #13959168	; 0xd50000
    58e8:			; <UNDEFINED> instruction: 0xf1a8dd0a
    58ec:	bl	5d04 <__printf_chk@plt+0x34bc>
    58f0:	strmi	r0, [r2], -r3, lsl #25
    58f4:	blpl	143a44 <__printf_chk@plt+0x1411fc>
    58f8:			; <UNDEFINED> instruction: 0xf8414594
    58fc:	mvnsle	r5, r4, lsl #30
    5900:			; <UNDEFINED> instruction: 0xf7fcb130
    5904:			; <UNDEFINED> instruction: 0xf8dfee90
    5908:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
    590c:	subscc	pc, r8, #13828096	; 0xd30000
    5910:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
    5914:			; <UNDEFINED> instruction: 0xf8c2447a
    5918:	ldr	r8, [r7, #-596]	; 0xfffffdac
    591c:	tstcc	r0, #240, 20	; 0xf0000
    5920:	andeq	pc, pc, r0, lsr #32
    5924:	rsbmi	pc, r0, #111	; 0x6f
    5928:			; <UNDEFINED> instruction: 0xf8c54418
    592c:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5930:	sbcshi	pc, r6, #128	; 0x80
    5934:			; <UNDEFINED> instruction: 0xf7fc0080
    5938:			; <UNDEFINED> instruction: 0xf8d5edd6
    593c:	blcs	122a4 <__printf_chk@plt+0xfa5c>
    5940:			; <UNDEFINED> instruction: 0xf8d54680
    5944:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5948:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    594c:	vstmiaeq	r3, {d14-d13}
    5950:			; <UNDEFINED> instruction: 0xf8524602
    5954:	ldrmi	r5, [r4, #2820]	; 0xb04
    5958:	svcpl	0x0004f841
    595c:	teqlt	r0, r9	; <illegal shifter operand>
    5960:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5964:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5968:			; <UNDEFINED> instruction: 0xf8d3447b
    596c:			; <UNDEFINED> instruction: 0xf8df3258
    5970:	ldrbtmi	r2, [sl], #-1216	; 0xfffffb40
    5974:	subshi	pc, r4, #12713984	; 0xc20000
    5978:	bne	ffc3ec60 <__printf_chk@plt+0xffc3c418>
    597c:			; <UNDEFINED> instruction: 0xf0203310
    5980:			; <UNDEFINED> instruction: 0xf06f000f
    5984:	ldrmi	r4, [r8], #-608	; 0xfffffda0
    5988:	subseq	pc, ip, #12910592	; 0xc50000
    598c:			; <UNDEFINED> instruction: 0xf0804290
    5990:	addeq	r8, r0, r7, lsr #5
    5994:	stc	7, cr15, [r6, #1008]!	; 0x3f0
    5998:	subscc	pc, r8, #13959168	; 0xd50000
    599c:	strmi	r2, [r0], r0, lsl #22
    59a0:	subseq	pc, r4, #13959168	; 0xd50000
    59a4:			; <UNDEFINED> instruction: 0xf1a8dd0a
    59a8:	bl	5dc0 <__printf_chk@plt+0x3578>
    59ac:	strmi	r0, [r2], -r3, lsl #25
    59b0:	blpl	143b00 <__printf_chk@plt+0x1412b8>
    59b4:			; <UNDEFINED> instruction: 0xf8414562
    59b8:	mvnsle	r5, r4, lsl #30
    59bc:			; <UNDEFINED> instruction: 0xf7fcb130
    59c0:			; <UNDEFINED> instruction: 0xf8dfee32
    59c4:	ldrbtmi	r3, [fp], #-1136	; 0xfffffb90
    59c8:	subscc	pc, r8, #13828096	; 0xd30000
    59cc:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    59d0:			; <UNDEFINED> instruction: 0xf8c2447a
    59d4:	ldrb	r8, [r5], #-596	; 0xfffffdac
    59d8:	tstcc	r0, #240, 20	; 0xf0000
    59dc:	andeq	pc, pc, r0, lsr #32
    59e0:	rsbmi	pc, r0, #111	; 0x6f
    59e4:			; <UNDEFINED> instruction: 0xf8c54418
    59e8:	addsmi	r0, r0, #92, 4	; 0xc0000005
    59ec:	rsbshi	pc, r8, #128	; 0x80
    59f0:			; <UNDEFINED> instruction: 0xf7fc0080
    59f4:			; <UNDEFINED> instruction: 0xf8d5ed78
    59f8:	blcs	12360 <__printf_chk@plt+0xfb18>
    59fc:			; <UNDEFINED> instruction: 0xf8d54680
    5a00:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5a04:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5a08:	vstmiaeq	r3, {d14-d13}
    5a0c:			; <UNDEFINED> instruction: 0xf8524602
    5a10:	strbmi	r5, [r2, #-2820]!	; 0xfffff4fc
    5a14:	svcpl	0x0004f841
    5a18:	teqlt	r0, r9	; <illegal shifter operand>
    5a1c:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5a20:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    5a24:			; <UNDEFINED> instruction: 0xf8d3447b
    5a28:			; <UNDEFINED> instruction: 0xf8df3258
    5a2c:	ldrbtmi	r2, [sl], #-1044	; 0xfffffbec
    5a30:	subshi	pc, r4, #12713984	; 0xc20000
    5a34:	bllt	ffd03a38 <__printf_chk@plt+0xffd011f0>
    5a38:	tstcc	r0, #240, 20	; 0xf0000
    5a3c:	andeq	pc, pc, r0, lsr #32
    5a40:	rsbmi	pc, r0, #111	; 0x6f
    5a44:			; <UNDEFINED> instruction: 0xf8c54418
    5a48:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5a4c:	subhi	pc, r8, #128	; 0x80
    5a50:			; <UNDEFINED> instruction: 0xf7fc0080
    5a54:			; <UNDEFINED> instruction: 0xf8d5ed48
    5a58:	blcs	123c0 <__printf_chk@plt+0xfb78>
    5a5c:			; <UNDEFINED> instruction: 0xf8d54680
    5a60:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5a64:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5a68:	vstmiaeq	r3, {d14-d13}
    5a6c:			; <UNDEFINED> instruction: 0xf8524602
    5a70:	strbmi	r5, [r2, #-2820]!	; 0xfffff4fc
    5a74:	svcpl	0x0004f841
    5a78:	strdlt	sp, [r8, -r9]!
    5a7c:	ldcl	7, cr15, [r2, #1008]	; 0x3f0
    5a80:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
    5a84:	subscc	pc, r8, #13828096	; 0xd30000
    5a88:	ldrbtmi	r4, [sl], #-2799	; 0xfffff511
    5a8c:	subshi	pc, r4, #12713984	; 0xc20000
    5a90:	bllt	fe483a94 <__printf_chk@plt+0xfe48124c>
    5a94:	tstcc	r0, #240, 20	; 0xf0000
    5a98:	andeq	pc, pc, r0, lsr #32
    5a9c:	rsbmi	pc, r0, #111	; 0x6f
    5aa0:			; <UNDEFINED> instruction: 0xf8c54418
    5aa4:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5aa8:	andshi	pc, sl, #128	; 0x80
    5aac:			; <UNDEFINED> instruction: 0xf7fc0080
    5ab0:			; <UNDEFINED> instruction: 0xf8d5ed1a
    5ab4:	blcs	1241c <__printf_chk@plt+0xfbd4>
    5ab8:			; <UNDEFINED> instruction: 0xf8d54680
    5abc:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5ac0:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5ac4:	vstmiaeq	r3, {d14-d13}
    5ac8:			; <UNDEFINED> instruction: 0xf8524602
    5acc:	ldrmi	r5, [r4, #2820]	; 0xb04
    5ad0:	svcpl	0x0004f841
    5ad4:	strdlt	sp, [r8, -r9]!
    5ad8:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    5adc:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
    5ae0:	subscc	pc, r8, #13828096	; 0xd30000
    5ae4:	ldrbtmi	r4, [sl], #-2778	; 0xfffff526
    5ae8:	subshi	pc, r4, #12713984	; 0xc20000
    5aec:	bllt	c03af0 <__printf_chk@plt+0xc012a8>
    5af0:	tstcc	r0, #240, 20	; 0xf0000
    5af4:	andeq	pc, pc, r0, lsr #32
    5af8:	rsbmi	pc, r0, #111	; 0x6f
    5afc:			; <UNDEFINED> instruction: 0xf8c54418
    5b00:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5b04:	mvnhi	pc, r0, lsl #1
    5b08:			; <UNDEFINED> instruction: 0xf7fc0080
    5b0c:			; <UNDEFINED> instruction: 0xf8d5ecec
    5b10:	blcs	12478 <__printf_chk@plt+0xfc30>
    5b14:			; <UNDEFINED> instruction: 0xf8d54680
    5b18:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5b1c:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5b20:	vstmiaeq	r3, {d14-d13}
    5b24:			; <UNDEFINED> instruction: 0xf8524602
    5b28:	ldrmi	r5, [r4, #2820]	; 0xb04
    5b2c:	svcpl	0x0004f841
    5b30:	strdlt	sp, [r8, -r9]!
    5b34:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    5b38:	ldrbtmi	r4, [fp], #-3014	; 0xfffff43a
    5b3c:	subscc	pc, r8, #13828096	; 0xd30000
    5b40:	ldrbtmi	r4, [sl], #-2757	; 0xfffff53b
    5b44:	subshi	pc, r4, #12713984	; 0xc20000
    5b48:	blt	ff383b4c <__printf_chk@plt+0xff381304>
    5b4c:	tstcc	r0, #240, 20	; 0xf0000
    5b50:	andeq	pc, pc, r0, lsr #32
    5b54:	rsbmi	pc, r0, #111	; 0x6f
    5b58:			; <UNDEFINED> instruction: 0xf8c54418
    5b5c:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5b60:			; <UNDEFINED> instruction: 0x81bef080
    5b64:			; <UNDEFINED> instruction: 0xf7fc0080
    5b68:			; <UNDEFINED> instruction: 0xf8d5ecbe
    5b6c:	blcs	124d4 <__printf_chk@plt+0xfc8c>
    5b70:			; <UNDEFINED> instruction: 0xf8d54680
    5b74:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5b78:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5b7c:	vstmiaeq	r3, {d14-d13}
    5b80:			; <UNDEFINED> instruction: 0xf8524602
    5b84:	ldrmi	r5, [r4, #2820]	; 0xb04
    5b88:	svcpl	0x0004f841
    5b8c:	strdlt	sp, [r8, -r9]!
    5b90:	stcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    5b94:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
    5b98:	subscc	pc, r8, #13828096	; 0xd30000
    5b9c:	ldrbtmi	r4, [sl], #-2736	; 0xfffff550
    5ba0:	subshi	pc, r4, #12713984	; 0xc20000
    5ba4:	blt	1b43ba8 <__printf_chk@plt+0x1b41360>
    5ba8:	tstcc	r0, #240, 20	; 0xf0000
    5bac:	andeq	pc, pc, r0, lsr #32
    5bb0:	rsbmi	pc, r0, #111	; 0x6f
    5bb4:			; <UNDEFINED> instruction: 0xf8c54418
    5bb8:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5bbc:	orrshi	pc, r0, r0, lsl #1
    5bc0:			; <UNDEFINED> instruction: 0xf7fc0080
    5bc4:			; <UNDEFINED> instruction: 0xf8d5ec90
    5bc8:	blcs	12530 <__printf_chk@plt+0xfce8>
    5bcc:			; <UNDEFINED> instruction: 0xf8d54680
    5bd0:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5bd4:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5bd8:	vstmiaeq	r3, {d14-d13}
    5bdc:			; <UNDEFINED> instruction: 0xf8524602
    5be0:	strbmi	r5, [r2, #-2820]!	; 0xfffff4fc
    5be4:	svcpl	0x0004f841
    5be8:	strdlt	sp, [r8, -r9]!
    5bec:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    5bf0:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    5bf4:	subscc	pc, r8, #13828096	; 0xd30000
    5bf8:	ldrbtmi	r4, [sl], #-2715	; 0xfffff565
    5bfc:	subshi	pc, r4, #12713984	; 0xc20000
    5c00:	blt	2c3c04 <__printf_chk@plt+0x2c13bc>
    5c04:	tstcc	r0, #240, 20	; 0xf0000
    5c08:	andeq	pc, pc, r0, lsr #32
    5c0c:	rsbmi	pc, r0, #111	; 0x6f
    5c10:			; <UNDEFINED> instruction: 0xf8c54418
    5c14:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5c18:	msrhi	SPSR_x, r0, lsl #1
    5c1c:			; <UNDEFINED> instruction: 0xf7fc0080
    5c20:			; <UNDEFINED> instruction: 0xf8d5ec62
    5c24:	blcs	1258c <__printf_chk@plt+0xfd44>
    5c28:			; <UNDEFINED> instruction: 0xf8d54680
    5c2c:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5c30:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5c34:	vstmiaeq	r3, {d14-d13}
    5c38:			; <UNDEFINED> instruction: 0xf8524602
    5c3c:	strbmi	r5, [r2, #-2820]!	; 0xfffff4fc
    5c40:	svcpl	0x0004f841
    5c44:	strdlt	sp, [r8, -r9]!
    5c48:	stcl	7, cr15, [ip], #1008	; 0x3f0
    5c4c:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
    5c50:	subscc	pc, r8, #13828096	; 0xd30000
    5c54:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    5c58:	subshi	pc, r4, #12713984	; 0xc20000
    5c5c:	stmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c60:	tstcc	r0, #240, 20	; 0xf0000
    5c64:	andeq	pc, pc, r0, lsr #32
    5c68:	rsbmi	pc, r0, #111	; 0x6f
    5c6c:			; <UNDEFINED> instruction: 0xf8c54418
    5c70:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5c74:	teqhi	r4, r0, lsl #1	; <UNPREDICTABLE>
    5c78:			; <UNDEFINED> instruction: 0xf7fc0080
    5c7c:			; <UNDEFINED> instruction: 0xf8d5ec34
    5c80:	blcs	125e8 <__printf_chk@plt+0xfda0>
    5c84:			; <UNDEFINED> instruction: 0xf8d54680
    5c88:	sfmle	f0, 4, [sl, #-336]	; 0xfffffeb0
    5c8c:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    5c90:	vstmiaeq	r3, {d14-d13}
    5c94:			; <UNDEFINED> instruction: 0xf8524602
    5c98:	strbmi	r5, [r2, #-2820]!	; 0xfffff4fc
    5c9c:	svcpl	0x0004f841
    5ca0:	strdlt	sp, [r8, -r9]!
    5ca4:	ldc	7, cr15, [lr], #1008	; 0x3f0
    5ca8:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    5cac:	subscc	pc, r8, #13828096	; 0xd30000
    5cb0:	ldrbtmi	r4, [sl], #-2673	; 0xfffff58f
    5cb4:	subshi	pc, r4, #12713984	; 0xc20000
    5cb8:	stmdblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cbc:	andeq	sp, r1, lr, lsr #3
    5cc0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    5cc4:	andeq	ip, r1, r2, asr #2
    5cc8:			; <UNDEFINED> instruction: 0xfffff31d
    5ccc:	andeq	sp, r1, r0, ror #2
    5cd0:			; <UNDEFINED> instruction: 0xfffff2f5
    5cd4:	andeq	r8, r0, r8, ror pc
    5cd8:	ldrdeq	ip, [r1], -r0
    5cdc:	strdeq	sp, [r1], -sl
    5ce0:			; <UNDEFINED> instruction: 0xffffefe1
    5ce4:	andeq	r8, r0, r8, lsl pc
    5ce8:	andeq	ip, r1, r8, rrx
    5cec:	muleq	r1, r2, r0
    5cf0:			; <UNDEFINED> instruction: 0xfffff067
    5cf4:	strdeq	r9, [r0], -lr
    5cf8:	andeq	ip, r1, r2
    5cfc:	andeq	sp, r1, ip, lsr #32
    5d00:	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    5d04:	andeq	r8, r0, r2, asr lr
    5d08:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    5d0c:	andeq	ip, r1, r4, asr #31
    5d10:			; <UNDEFINED> instruction: 0xfffff115
    5d14:	strdeq	r8, [r0], -r4
    5d18:	andeq	fp, r1, r4, lsr pc
    5d1c:	andeq	ip, r1, lr, asr pc
    5d20:			; <UNDEFINED> instruction: 0xfffff2f5
    5d24:	muleq	r0, r4, sp
    5d28:	andeq	fp, r1, ip, asr #29
    5d2c:	strdeq	ip, [r1], -r6
    5d30:			; <UNDEFINED> instruction: 0xffffeb2d
    5d34:	andeq	r8, r0, r4, lsr sp
    5d38:	andeq	fp, r1, r4, ror #28
    5d3c:	andeq	ip, r1, lr, lsl #29
    5d40:			; <UNDEFINED> instruction: 0xffffe671
    5d44:	ldrdeq	r8, [r0], -r0
    5d48:	strdeq	fp, [r1], -ip
    5d4c:	andeq	ip, r1, r6, lsr #28
    5d50:			; <UNDEFINED> instruction: 0xffffe977
    5d54:	andeq	r8, r0, r2, ror ip
    5d58:	muleq	r1, r6, sp
    5d5c:	andeq	ip, r1, r0, asr #27
    5d60:			; <UNDEFINED> instruction: 0xffffdf4f
    5d64:	andeq	r8, r0, r2, lsl ip
    5d68:	andeq	fp, r1, lr, lsr #26
    5d6c:	andeq	ip, r1, r8, asr sp
    5d70:			; <UNDEFINED> instruction: 0x00008bbe
    5d74:			; <UNDEFINED> instruction: 0x00008bb2
    5d78:	strdeq	ip, [r1], -r8
    5d7c:			; <UNDEFINED> instruction: 0xffffe01d
    5d80:	andeq	r8, r0, r0, lsl #23
    5d84:	andeq	fp, r1, r8, ror #24
    5d88:	muleq	r1, r2, ip
    5d8c:			; <UNDEFINED> instruction: 0xffffdb81
    5d90:	andeq	r8, r0, ip, lsl fp
    5d94:	andeq	fp, r1, r0, lsl #24
    5d98:	andeq	ip, r1, sl, lsr #24
    5d9c:	andeq	r8, r0, r4, asr #21
    5da0:	andeq	r8, r0, sl, asr #21
    5da4:			; <UNDEFINED> instruction: 0xffffe18b
    5da8:	andeq	ip, r1, sl, asr #23
    5dac:	muleq	r0, r4, sl
    5db0:	muleq	r0, sl, sl
    5db4:			; <UNDEFINED> instruction: 0xffffe11f
    5db8:	andeq	ip, r1, sl, ror #22
    5dbc:	andeq	r8, r0, r8, ror #20
    5dc0:	andeq	r8, r0, lr, ror #20
    5dc4:			; <UNDEFINED> instruction: 0xffffe0b3
    5dc8:	andeq	ip, r1, sl, lsl #22
    5dcc:			; <UNDEFINED> instruction: 0xffffe65d
    5dd0:	andeq	r8, r0, r4, lsr sl
    5dd4:	andeq	fp, r1, r8, ror sl
    5dd8:	andeq	ip, r1, r4, lsr #21
    5ddc:			; <UNDEFINED> instruction: 0xffffdf95
    5de0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    5de4:	andeq	fp, r1, r4, lsl sl
    5de8:	andeq	ip, r1, r2, asr #20
    5dec:	andeq	ip, r1, r8, ror #19
    5df0:	ldrdeq	ip, [r1], -lr
    5df4:	andeq	ip, r1, sl, lsl #19
    5df8:	andeq	ip, r1, r0, lsl #19
    5dfc:	andeq	ip, r1, ip, lsr #18
    5e00:	andeq	ip, r1, r2, lsr #18
    5e04:	andeq	ip, r1, lr, asr #17
    5e08:	andeq	ip, r1, r4, asr #17
    5e0c:	andeq	ip, r1, r0, ror r8
    5e10:	andeq	ip, r1, r6, ror #16
    5e14:	andeq	ip, r1, r2, lsl r8
    5e18:	andeq	ip, r1, r8, lsl #16
    5e1c:			; <UNDEFINED> instruction: 0x0001c7b4
    5e20:	andeq	ip, r1, sl, lsr #15
    5e24:	andeq	ip, r1, r6, asr r7
    5e28:	andeq	ip, r1, ip, asr #14
    5e2c:	strdeq	ip, [r1], -r8
    5e30:	andeq	ip, r1, lr, ror #13
    5e34:	muleq	r1, sl, r6
    5e38:	muleq	r1, r0, r6
    5e3c:	andeq	ip, r1, ip, lsr r6
    5e40:	andeq	ip, r1, r2, lsr r6
    5e44:	ldrdeq	ip, [r1], -lr
    5e48:	ldrdeq	ip, [r1], -r6
    5e4c:	andeq	ip, r1, r2, lsl #11
    5e50:	andeq	ip, r1, sl, ror r5
    5e54:	andeq	ip, r1, r6, lsr #10
    5e58:	andeq	ip, r1, lr, lsl r5
    5e5c:	andeq	ip, r1, sl, asr #9
    5e60:	andeq	ip, r1, r2, asr #9
    5e64:	andeq	ip, r1, lr, ror #8
    5e68:	andeq	ip, r1, r6, ror #8
    5e6c:	andeq	ip, r1, r2, lsl r4
    5e70:	andeq	ip, r1, sl, lsl #8
    5e74:			; <UNDEFINED> instruction: 0x0001c3b6
    5e78:	andeq	ip, r1, lr, lsr #7
    5e7c:	tstcc	r0, #240, 20	; 0xf0000
    5e80:	andeq	pc, pc, r0, lsr #32
    5e84:	rsbmi	pc, r0, #111	; 0x6f
    5e88:			; <UNDEFINED> instruction: 0xf8c54418
    5e8c:	addsmi	r0, r0, #92, 4	; 0xc0000005
    5e90:	addeq	sp, r0, r6, lsr #4
    5e94:	bl	9c3e8c <__printf_chk@plt+0x9c1644>
    5e98:	subscc	pc, r8, #13959168	; 0xd50000
    5e9c:	strmi	r2, [r0], r0, lsl #22
    5ea0:			; <UNDEFINED> instruction: 0xf8d5dd19
    5ea4:			; <UNDEFINED> instruction: 0xf1a80254
    5ea8:	bl	62c0 <__printf_chk@plt+0x3a78>
    5eac:	strmi	r0, [r2], -r3, lsl #25
    5eb0:	blpl	144000 <__printf_chk@plt+0x1417b8>
    5eb4:			; <UNDEFINED> instruction: 0xf8414562
    5eb8:	mvnsle	r5, r4, lsl #30
    5ebc:			; <UNDEFINED> instruction: 0xf7fcb128
    5ec0:	blmi	240d90 <__printf_chk@plt+0x23e548>
    5ec4:			; <UNDEFINED> instruction: 0xf8d3447b
    5ec8:	bmi	1d2830 <__printf_chk@plt+0x1cffe8>
    5ecc:			; <UNDEFINED> instruction: 0xf8c2447a
    5ed0:			; <UNDEFINED> instruction: 0xf7ff8254
    5ed4:			; <UNDEFINED> instruction: 0xf8d5b807
    5ed8:	stmdacs	r0, {r2, r4, r6, r9}
    5edc:	ldrb	sp, [r4, pc, ror #3]!
    5ee0:	bl	ff943ed8 <__printf_chk@plt+0xff941690>
    5ee4:	muleq	r1, ip, r1
    5ee8:	muleq	r1, r4, r1
    5eec:	mvnsmi	lr, sp, lsr #18
    5ef0:	ldclmi	6, cr4, [r8, #-28]	; 0xffffffe4
    5ef4:	ldrmi	r4, [r4], -r8, lsl #13
    5ef8:			; <UNDEFINED> instruction: 0xf005447d
    5efc:	svccs	0x0000fc51
    5f00:	blmi	157a4f4 <__printf_chk@plt+0x1577cac>
    5f04:	stmiapl	fp!, {r1, r3, sp}^
    5f08:			; <UNDEFINED> instruction: 0xf7fc6819
    5f0c:	blmi	1500c94 <__printf_chk@plt+0x14fe44c>
    5f10:			; <UNDEFINED> instruction: 0xf89658ee
    5f14:			; <UNDEFINED> instruction: 0xf1bee000
    5f18:	rsbsle	r0, sp, r0, lsl #30
    5f1c:	svceq	0x0000f1b8
    5f20:	stccs	0, cr13, [r0], {51}	; 0x33
    5f24:	blmi	13bd3f0 <__printf_chk@plt+0x13baba8>
    5f28:	mvnscc	pc, r8, lsl #2
    5f2c:	cmpcc	r0, #2063597568	; 0x7b000000
    5f30:	svccs	0x0001f811
    5f34:	bcs	2979ac <__printf_chk@plt+0x295164>
    5f38:	blcs	83f4c <__printf_chk@plt+0x81704>
    5f3c:	stccc	0, cr13, [r1], {46}	; 0x2e
    5f40:			; <UNDEFINED> instruction: 0xf1bed1f6
    5f44:			; <UNDEFINED> instruction: 0xd1200f00
    5f48:			; <UNDEFINED> instruction: 0xf44f4b46
    5f4c:	stmdami	r6, {r7, r8, ip, sp, lr}^
    5f50:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    5f54:	stmdavs	r2!, {r4, r6, ip, sp}
    5f58:	bl	febc3f50 <__printf_chk@plt+0xfebc1708>
    5f5c:	eorsle	r2, r8, r0, lsl #16
    5f60:	ldrbtmi	r4, [ip], #-3138	; 0xfffff3be
    5f64:			; <UNDEFINED> instruction: 0x3050f894
    5f68:	eorsle	r2, ip, r0, lsl #22
    5f6c:	blx	1a43f68 <__printf_chk@plt+0x1a41720>
    5f70:	blcs	20004 <__printf_chk@plt+0x1d7bc>
    5f74:			; <UNDEFINED> instruction: 0xf8d4d037
    5f78:			; <UNDEFINED> instruction: 0xf5041150
    5f7c:			; <UNDEFINED> instruction: 0x46227015
    5f80:	blx	fe943f82 <__printf_chk@plt+0xfe94173a>
    5f84:	ldmdavc	r3!, {r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    5f88:	blmi	e7269c <__printf_chk@plt+0xe6fe54>
    5f8c:	ldmdbmi	r9!, {r0, sp}
    5f90:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    5f94:			; <UNDEFINED> instruction: 0xf7fc681a
    5f98:			; <UNDEFINED> instruction: 0xe7d5ec5a
    5f9c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    5fa0:	addmi	r3, r3, #80	; 0x50
    5fa4:	strmi	sp, [r4, #205]	; 0xcd
    5fa8:	andcs	sp, r0, #203	; 0xcb
    5fac:	stccs	8, cr15, [r1], {3}
    5fb0:	svceq	0x0000f1be
    5fb4:			; <UNDEFINED> instruction: 0xf7fcd1d4
    5fb8:	ldrb	lr, [r1, r0, asr #20]
    5fbc:	andcs	r4, r1, ip, lsr #22
    5fc0:	stmiapl	fp!, {r1, r2, r3, r5, r8, fp, lr}^
    5fc4:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    5fc8:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    5fcc:	mul	r0, r6, r8
    5fd0:	stmdavs	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5fd4:	b	a43fcc <__printf_chk@plt+0xa41784>
    5fd8:	andcs	fp, r1, r8, lsl #7
    5fdc:			; <UNDEFINED> instruction: 0xf8caf7fe
    5fe0:			; <UNDEFINED> instruction: 0xf0062000
    5fe4:	bllt	1205f10 <__printf_chk@plt+0x12036c8>
    5fe8:	stmiapl	fp!, {r0, r2, r5, r8, r9, fp, lr}^
    5fec:	cmnlt	r3, #1769472	; 0x1b0000
    5ff0:	pop	{r3, r4, r5, r9, sl, lr}
    5ff4:			; <UNDEFINED> instruction: 0xf00541f0
    5ff8:	smlabtcs	r0, r7, fp, fp
    5ffc:			; <UNDEFINED> instruction: 0xf7fc2002
    6000:	smlatbcs	r0, r6, r9, lr
    6004:			; <UNDEFINED> instruction: 0xf7fc2003
    6008:	blmi	540698 <__printf_chk@plt+0x53de50>
    600c:			; <UNDEFINED> instruction: 0xf89658ee
    6010:			; <UNDEFINED> instruction: 0xf1bee000
    6014:	orrle	r0, r1, r0, lsl #30
    6018:	andcs	r4, r1, r5, lsl fp
    601c:	stmiapl	fp!, {r0, r3, r4, r8, fp, lr}^
    6020:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    6024:	ldc	7, cr15, [r2], {252}	; 0xfc
    6028:	svceq	0x0000f1b8
    602c:	stccs	0, cr13, [r0], {206}	; 0xce
    6030:	mul	r0, r6, r8
    6034:	svcge	0x0077f73f
    6038:	pop	{r0, r1, r7, r8, r9, sl, sp, lr, pc}
    603c:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    6040:	bl	bc4038 <__printf_chk@plt+0xbc17f0>
    6044:	bicle	r2, r8, r0, lsl #16
    6048:	blmi	3fff84 <__printf_chk@plt+0x3fd73c>
    604c:	stmiapl	r8!, {r0, r8, sp}^
    6050:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6054:	andeq	sl, r1, ip, lsr #28
    6058:	muleq	r0, r0, r2
    605c:	andeq	r0, r0, r4, ror r2
    6060:	andeq	ip, r1, r4, lsr r1
    6064:	andeq	r0, r0, ip, lsr #3
    6068:	andeq	ip, r1, lr, lsl #2
    606c:	strdeq	ip, [r1], -lr
    6070:	ldrdeq	r0, [r0], -ip
    6074:	andeq	r8, r0, sl, lsr #32
    6078:	andeq	ip, r1, r2, asr #1
    607c:	strdeq	r7, [r0], -r8
    6080:	ldrdeq	r0, [r0], -r4
    6084:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    6088:	andeq	r0, r0, r4, lsr #4
    608c:	addlt	fp, r2, r0, ror r5
    6090:	stcmi	13, cr4, [r0], #-124	; 0xffffff84
    6094:	blmi	817290 <__printf_chk@plt+0x814a48>
    6098:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    609c:	stmdavs	r4!, {r8, sl, sp}
    60a0:			; <UNDEFINED> instruction: 0xf04f9401
    60a4:	cfldrsmi	mvf0, [sp], {-0}
    60a8:	ldmdbpl	fp, {r8, sl, ip, pc}
    60ac:	cmplt	fp, fp, lsl r8
    60b0:	blmi	618924 <__printf_chk@plt+0x6160dc>
    60b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60b8:	blls	60128 <__printf_chk@plt+0x5d8e0>
    60bc:	qsuble	r4, sl, r4
    60c0:	ldcllt	0, cr11, [r0, #-8]!
    60c4:			; <UNDEFINED> instruction: 0x460c4b17
    60c8:			; <UNDEFINED> instruction: 0x46054616
    60cc:			; <UNDEFINED> instruction: 0xf7fe447b
    60d0:	ldmdami	r5, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    60d4:			; <UNDEFINED> instruction: 0xf7fc4478
    60d8:	bmi	540f30 <__printf_chk@plt+0x53e6e8>
    60dc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    60e0:	strbtmi	r4, [r8], -r3, lsl #12
    60e4:	b	fe6440dc <__printf_chk@plt+0xfe641894>
    60e8:	andle	r3, r9, r1
    60ec:	blls	17994 <__printf_chk@plt+0x1514c>
    60f0:			; <UNDEFINED> instruction: 0x46214632
    60f4:	blx	ff8c40f6 <__printf_chk@plt+0xff8c18ae>
    60f8:			; <UNDEFINED> instruction: 0xf7fc9800
    60fc:	ldrb	lr, [r7, r0, ror #18]
    6100:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    6104:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6108:			; <UNDEFINED> instruction: 0xf7fce7d2
    610c:	svclt	0x0000ea4e
    6110:	muleq	r1, r0, ip
    6114:	ldrdeq	r0, [r0], -r8
    6118:	andeq	sl, r1, sl, lsl #25
    611c:	andeq	r0, r0, r0, asr #3
    6120:	andeq	sl, r1, r0, ror ip
    6124:	strdeq	r7, [r0], -r8
    6128:	andeq	r7, r0, r0, lsl #30
    612c:	strdeq	r7, [r0], -lr
    6130:	andeq	r7, r0, sl, ror #29
    6134:	svcmi	0x00f0e92d
    6138:	lfmmi	f7, 1, [ip, #692]	; 0x2b4
    613c:			; <UNDEFINED> instruction: 0x46dcf8df
    6140:			; <UNDEFINED> instruction: 0xf8df2500
    6144:	ldrbtmi	r3, [ip], #-1756	; 0xfffff924
    6148:			; <UNDEFINED> instruction: 0x26d8f8df
    614c:			; <UNDEFINED> instruction: 0x66d8f8df
    6150:	andls	r4, r5, #2046820352	; 0x7a000000
    6154:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6158:	ldrcc	pc, [r4], #2253	; 0x8cd
    615c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6160:	strls	r9, [sp, #-1292]	; 0xfffffaf4
    6164:	ldrpl	lr, [r8, #-2509]	; 0xfffff633
    6168:	ldrpl	lr, [sl, #-2509]	; 0xfffff633
    616c:	ldmdavs	r4, {r1, r4, r7, r8, fp, ip, lr}
    6170:			; <UNDEFINED> instruction: 0xf0402c00
    6174:			; <UNDEFINED> instruction: 0xf8df80ac
    6178:			; <UNDEFINED> instruction: 0x468156b4
    617c:	ldrbtmi	r4, [sp], #-1675	; 0xfffff975
    6180:	adcseq	pc, r4, #13959168	; 0xd50000
    6184:			; <UNDEFINED> instruction: 0xf7fcb118
    6188:			; <UNDEFINED> instruction: 0xf8c5ea4e
    618c:			; <UNDEFINED> instruction: 0xf1b942b4
    6190:	vpmax.f32	d16, d0, d1
    6194:			; <UNDEFINED> instruction: 0xf1b980a8
    6198:			; <UNDEFINED> instruction: 0xf85b0901
    619c:	rsbsle	sl, lr, r4, lsl #22
    61a0:	pkhtbhi	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    61a4:	strtmi	r2, [pc], -r0, lsl #10
    61a8:	ldrbtmi	r4, [r8], #1582	; 0x62e
    61ac:	ldrdeq	pc, [r0], -fp
    61b0:			; <UNDEFINED> instruction: 0xf0004641
    61b4:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
    61b8:			; <UNDEFINED> instruction: 0xf8dbd171
    61bc:	stmdavc	r3, {}	; <UNPREDICTABLE>
    61c0:	cmple	r6, sp, lsr #22
    61c4:	blcs	1b242d8 <__printf_chk@plt+0x1b21a90>
    61c8:	stmvc	r3, {r0, r1, r6, r8, ip, lr, pc}
    61cc:	cmple	r0, r0, lsl #22
    61d0:	svceq	0x0001f1b9
    61d4:			; <UNDEFINED> instruction: 0xf8dbd063
    61d8:			; <UNDEFINED> instruction: 0xf1a92004
    61dc:			; <UNDEFINED> instruction: 0xf10b0902
    61e0:	andls	r0, ip, #8, 22	; 0x2000
    61e4:	svceq	0x0000f1b9
    61e8:	stfcsd	f5, [r0, #-896]	; 0xfffffc80
    61ec:			; <UNDEFINED> instruction: 0xf895d057
    61f0:			; <UNDEFINED> instruction: 0xf1b88000
    61f4:	svclt	0x00180f21
    61f8:	svceq	0x0040f1b8
    61fc:	sbcshi	pc, r6, r0, asr #32
    6200:			; <UNDEFINED> instruction: 0x4628213a
    6204:	b	ffac41fc <__printf_chk@plt+0xffac19b4>
    6208:			; <UNDEFINED> instruction: 0xf0002800
    620c:			; <UNDEFINED> instruction: 0xf1b88205
    6210:			; <UNDEFINED> instruction: 0xf8df0f21
    6214:			; <UNDEFINED> instruction: 0xf8df3620
    6218:			; <UNDEFINED> instruction: 0xf1002620
    621c:	ldrbtmi	r0, [fp], #-1
    6220:			; <UNDEFINED> instruction: 0xf895bf06
    6224:	orrcs	r8, r9, r1
    6228:			; <UNDEFINED> instruction: 0xf8c32183
    622c:	ldrbtmi	r0, [sl], #-628	; 0xfffffd8c
    6230:	stclne	15, cr11, [fp], #-48	; 0xffffffd0
    6234:			; <UNDEFINED> instruction: 0xf1b8462b
    6238:			; <UNDEFINED> instruction: 0xf8820f40
    623c:			; <UNDEFINED> instruction: 0xf0001288
    6240:			; <UNDEFINED> instruction: 0xf8df81f6
    6244:			; <UNDEFINED> instruction: 0x462a15f8
    6248:	ldrbtmi	r2, [r9], #-1
    624c:	b	fffc4244 <__printf_chk@plt+0xfffc19fc>
    6250:	stmdavc	r3, {r2, r3, r5, sp, lr, pc}
    6254:	tstle	r1, sp, lsr #22
    6258:	blcs	18a436c <__printf_chk@plt+0x18a1b24>
    625c:	stmvc	r3, {r1, r2, r3, r8, ip, lr, pc}
    6260:			; <UNDEFINED> instruction: 0xf1b9b963
    6264:	andsle	r0, sl, r1, lsl #30
    6268:	stmdbeq	r2, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    626c:	ldrdvs	pc, [r4], -fp
    6270:	bleq	2426a4 <__printf_chk@plt+0x23fe5c>
    6274:	svceq	0x0000f1b9
    6278:			; <UNDEFINED> instruction: 0xe7b6d198
    627c:	blcs	b64290 <__printf_chk@plt+0xb61a48>
    6280:	stmdavc	r3, {r1, r8, ip, lr, pc}^
    6284:	rsble	r2, r5, r1, ror #22
    6288:	blcs	b6429c <__printf_chk@plt+0xb61a54>
    628c:	stmdavc	r3, {r1, r4, r6, ip, lr, pc}
    6290:	rsbsle	r2, r1, sp, lsr #22
    6294:			; <UNDEFINED> instruction: 0xf0002d00
    6298:	svccs	0x000080c9
    629c:			; <UNDEFINED> instruction: 0xf8dfd07c
    62a0:	ldrbmi	r1, [r2], -r0, lsr #11
    62a4:	ldrbtmi	r2, [r9], #-1
    62a8:	b	ff4442a0 <__printf_chk@plt+0xff441a58>
    62ac:	ldrcs	pc, [r4, #2271]	; 0x8df
    62b0:			; <UNDEFINED> instruction: 0xf8df2000
    62b4:	ldrbtmi	r3, [sl], #-1388	; 0xfffffa94
    62b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    62bc:	ldrcc	pc, [r4], #2269	; 0x8dd
    62c0:			; <UNDEFINED> instruction: 0xf040405a
    62c4:	vqsub.s8	d8, d13, d22
    62c8:	pop	{r2, r3, r4, r7, r8, sl, fp, lr}
    62cc:			; <UNDEFINED> instruction: 0xf8df8ff0
    62d0:	andcs	r3, r1, r8, ror r5
    62d4:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    62d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    62dc:	rsbscs	pc, r4, #13828096	; 0xd30000
    62e0:	b	fed442d8 <__printf_chk@plt+0xfed41a90>
    62e4:			; <UNDEFINED> instruction: 0xf8dfe7e2
    62e8:			; <UNDEFINED> instruction: 0xf8df3568
    62ec:	ldrbtmi	r5, [fp], #-1384	; 0xfffffa98
    62f0:	ldm	r3, {r0, r2, r3, r4, r5, r6, sl, lr}
    62f4:			; <UNDEFINED> instruction: 0xf1050003
    62f8:	ssatmi	r0, #12, r0, asr #12
    62fc:	subsne	pc, r4, r5, lsr #17
    6300:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6304:	andcs	r6, r1, r8, lsr #10
    6308:			; <UNDEFINED> instruction: 0xf7fc4479
    630c:	ldrtmi	lr, [r0], -r0, lsr #21
    6310:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6314:			; <UNDEFINED> instruction: 0xf8df9a05
    6318:	ldmpl	r3, {r2, r6, r8, sl, ip, sp}^
    631c:			; <UNDEFINED> instruction: 0x4601681a
    6320:			; <UNDEFINED> instruction: 0xf5c11830
    6324:			; <UNDEFINED> instruction: 0xf7fc7180
    6328:			; <UNDEFINED> instruction: 0xf7fde9c8
    632c:			; <UNDEFINED> instruction: 0xf8d5f889
    6330:			; <UNDEFINED> instruction: 0xe7309150
    6334:	blcs	da4448 <__printf_chk@plt+0xda1c00>
    6338:	stmvc	r3, {r0, r3, r5, r7, r8, ip, lr, pc}
    633c:			; <UNDEFINED> instruction: 0xd1a62b00
    6340:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6344:	bleq	142778 <__printf_chk@plt+0x13ff30>
    6348:			; <UNDEFINED> instruction: 0xf1b9240a
    634c:			; <UNDEFINED> instruction: 0xf47f0f00
    6350:	strb	sl, [sl, -sp, lsr #30]
    6354:	blcs	24568 <__printf_chk@plt+0x21d20>
    6358:			; <UNDEFINED> instruction: 0xf8dfd196
    635c:			; <UNDEFINED> instruction: 0xf1093504
    6360:	stmdbls	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    6364:			; <UNDEFINED> instruction: 0xf10b2201
    6368:	stmiapl	fp, {r2, r8, r9, fp}^
    636c:			; <UNDEFINED> instruction: 0xf1b9601a
    6370:			; <UNDEFINED> instruction: 0xf47f0f00
    6374:			; <UNDEFINED> instruction: 0xe738af1b
    6378:	blcs	d2448c <__printf_chk@plt+0xd21c44>
    637c:	stmvc	r3, {r1, r3, r7, r8, ip, lr, pc}
    6380:	orrle	r2, r7, r0, lsl #22
    6384:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6388:	bleq	1427bc <__printf_chk@plt+0x13ff74>
    638c:			; <UNDEFINED> instruction: 0xf1b92402
    6390:			; <UNDEFINED> instruction: 0xf47f0f00
    6394:	str	sl, [r8, -fp, lsl #30]!
    6398:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    639c:	bleq	1427d0 <__printf_chk@plt+0x13ff88>
    63a0:			; <UNDEFINED> instruction: 0xf1b94607
    63a4:			; <UNDEFINED> instruction: 0xf47f0f00
    63a8:	ldr	sl, [lr, -r1, lsl #30]
    63ac:	strtmi	r4, [sl], r8, asr #13
    63b0:			; <UNDEFINED> instruction: 0xf0002f00
    63b4:	ldmdavc	fp!, {r2, r3, r8, pc}
    63b8:			; <UNDEFINED> instruction: 0xf8df2b2d
    63bc:			; <UNDEFINED> instruction: 0xf00034a8
    63c0:	stmdbls	r5, {r4, r5, r8, pc}
    63c4:	stmiapl	fp, {r9, sp}^
    63c8:	ldmdavc	fp!, {r1, r3, r4, sp, lr}
    63cc:	blcs	255094 <__printf_chk@plt+0x25284c>
    63d0:	orrhi	pc, r3, r0, asr #4
    63d4:	tstcs	r0, r0, lsl sl
    63d8:			; <UNDEFINED> instruction: 0xf04f2304
    63dc:	andsvs	r0, r3, r1, lsl #22
    63e0:	andlt	pc, r8, r2, asr #17
    63e4:	tstne	r3, sp, asr #19
    63e8:	tstne	r5, sp, asr #19
    63ec:	subsvs	r9, r4, r7, lsl r1
    63f0:	eorsle	r2, r8, r0, lsl #28
    63f4:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    63f8:	ldrtmi	sl, [r0], -sp, lsl #24
    63fc:	ldrbtmi	r9, [r9], #-519	; 0xfffffdf9
    6400:			; <UNDEFINED> instruction: 0xf7fb4623
    6404:	bls	202394 <__printf_chk@plt+0x1ffb4c>
    6408:	bls	172b90 <__printf_chk@plt+0x170348>
    640c:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6410:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    6414:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6418:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    641c:			; <UNDEFINED> instruction: 0x46594633
    6420:	andls	r4, r0, sl, ror r4
    6424:			; <UNDEFINED> instruction: 0xf7fc4620
    6428:	ldr	lr, [pc, -r8, lsr #16]!
    642c:	b	1c4424 <__printf_chk@plt+0x1c1bdc>
    6430:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6434:	bleq	142868 <__printf_chk@plt+0x140020>
    6438:			; <UNDEFINED> instruction: 0xf1b94605
    643c:			; <UNDEFINED> instruction: 0xf47f0f00
    6440:			; <UNDEFINED> instruction: 0xe6d2aeb5
    6444:			; <UNDEFINED> instruction: 0xf8df6821
    6448:	stmdavs	r8, {r2, r3, r5, sl, ip, sp}^
    644c:	bls	15e594 <__printf_chk@plt+0x15bd4c>
    6450:			; <UNDEFINED> instruction: 0xf00058d0
    6454:	strmi	pc, [r3], -pc, ror #27
    6458:	ldrmi	r6, [ip], -r0, lsr #16
    645c:	svc	0x00a2f7fb
    6460:			; <UNDEFINED> instruction: 0xf6ff2c00
    6464:	stcge	15, cr10, [sp], {35}	; 0x23
    6468:			; <UNDEFINED> instruction: 0x4639ae10
    646c:			; <UNDEFINED> instruction: 0x46234650
    6470:			; <UNDEFINED> instruction: 0xf7fb4632
    6474:	stcne	15, cr14, [r3], {170}	; 0xaa
    6478:	adcshi	pc, r1, r0
    647c:	stccs	8, cr6, [r0], {36}	; 0x24
    6480:	adcshi	pc, sl, r0
    6484:			; <UNDEFINED> instruction: 0x61a32300
    6488:			; <UNDEFINED> instruction: 0xf0402800
    648c:			; <UNDEFINED> instruction: 0xf7fc80b5
    6490:			; <UNDEFINED> instruction: 0xf8dfe96c
    6494:			; <UNDEFINED> instruction: 0xf8dfb3e4
    6498:	cdpge	3, 2, cr10, cr4, cr4, {7}
    649c:			; <UNDEFINED> instruction: 0x9014f8dd
    64a0:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    64a4:	strls	r2, [r8, #-768]	; 0xfffffd00
    64a8:	andvs	r9, r3, r9
    64ac:	blcs	60640 <__printf_chk@plt+0x5ddf8>
    64b0:	stmdbvs	r1!, {r1, r2, r4, r5, r6, ip, lr, pc}
    64b4:	stmdbvs	r0!, {r0, r1, r9, sp}^
    64b8:	stmib	sp, {r5, r8, r9, sp}^
    64bc:	blge	712cc8 <__printf_chk@plt+0x710480>
    64c0:	movwls	r4, #1586	; 0x632
    64c4:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    64c8:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64cc:			; <UNDEFINED> instruction: 0x46594632
    64d0:			; <UNDEFINED> instruction: 0xf7fc2001
    64d4:			; <UNDEFINED> instruction: 0xf8dae9bc
    64d8:	stmibmi	r9!, {r4, r6, r9, ip, lr}^
    64dc:	stmiami	r5!, {r0, r1, r6, r9, sl, lr}^
    64e0:			; <UNDEFINED> instruction: 0xf8594622
    64e4:			; <UNDEFINED> instruction: 0xf8591001
    64e8:	strls	r0, [r1, #-0]
    64ec:	stmdavs	r9, {r1, r2, r8, sl, fp, ip, pc}
    64f0:			; <UNDEFINED> instruction: 0xf0009500
    64f4:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    64f8:	blmi	ff2fa694 <__printf_chk@plt+0xff2f7e4c>
    64fc:			; <UNDEFINED> instruction: 0xf8592801
    6500:	ldmdavs	r3, {r0, r1, sp}
    6504:	movwcc	sp, #4176	; 0x1050
    6508:	blcs	1e55c <__printf_chk@plt+0x1bd14>
    650c:	stmibvs	r0!, {r1, r2, r3, r6, r7, ip, lr, pc}
    6510:	stmdacs	r0, {r3, r8, sl, fp, ip, pc}
    6514:	tsthi	sl, r0	; <UNPREDICTABLE>
    6518:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    651c:			; <UNDEFINED> instruction: 0xf7fb3001
    6520:	blmi	ff6424b0 <__printf_chk@plt+0xff63fc68>
    6524:	ldrbtmi	r6, [fp], #-2465	; 0xfffff65f
    6528:			; <UNDEFINED> instruction: 0xf8c34606
    652c:			; <UNDEFINED> instruction: 0xf7fc0274
    6530:			; <UNDEFINED> instruction: 0x463ae818
    6534:			; <UNDEFINED> instruction: 0x46284631
    6538:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    653c:			; <UNDEFINED> instruction: 0xf7fb980d
    6540:	blmi	ff202210 <__printf_chk@plt+0xff1ff9c8>
    6544:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    6548:			; <UNDEFINED> instruction: 0xb123681b
    654c:			; <UNDEFINED> instruction: 0xac0c9b0c
    6550:			; <UNDEFINED> instruction: 0xf0002b00
    6554:	bls	326984 <__printf_chk@plt+0x32413c>
    6558:	cmplt	r2, ip, lsl #22
    655c:	ldmdavs	r9, {r1, r3, r6, r7, fp, lr}
    6560:	andls	r4, fp, r8, ror r4
    6564:	blx	124256e <__printf_chk@plt+0x123fd26>
    6568:			; <UNDEFINED> instruction: 0xf000980b
    656c:	andcs	pc, r1, r9, asr fp	; <UNPREDICTABLE>
    6570:	blx	1c4456c <__printf_chk@plt+0x1c41d24>
    6574:	bls	159490 <__printf_chk@plt+0x156c48>
    6578:	ldmpl	r0, {r0, r8, sp}^
    657c:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6580:	stmdals	ip, {r4, r8, fp, ip, sp, pc}
    6584:	stc2	0, cr15, [ip, #-16]!
    6588:			; <UNDEFINED> instruction: 0x21004bba
    658c:	ldmpl	r0, {r0, r2, r9, fp, ip, pc}^
    6590:	ldc2	0, cr15, [r4, #-0]
    6594:			; <UNDEFINED> instruction: 0x210148be
    6598:			; <UNDEFINED> instruction: 0xf0064478
    659c:			; <UNDEFINED> instruction: 0xe685fcf5
    65a0:			; <UNDEFINED> instruction: 0xf8594ba1
    65a4:	ldmdavs	fp, {r0, r1, ip, sp}
    65a8:	blcs	20d40 <__printf_chk@plt+0x1e4f8>
    65ac:	stfcsd	f5, [r0], {175}	; 0xaf
    65b0:	svcge	0x007cf47f
    65b4:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    65b8:			; <UNDEFINED> instruction: 0xf0002b00
    65bc:	ldmmi	r5!, {r2, r3, r4, r5, r7, pc}
    65c0:			; <UNDEFINED> instruction: 0xf7fb4478
    65c4:	stmdals	sp, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    65c8:	mcr	7, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    65cc:	blmi	fe97ff8c <__printf_chk@plt+0xfe97d744>
    65d0:	stmdbls	r5, {r0, r9, sp}
    65d4:	stmiapl	fp, {r4, r5, r7, r8, r9, sl, fp, lr}^
    65d8:	andsvs	r4, sl, pc, ror r4
    65dc:	strdcs	lr, [r2], -sl
    65e0:	eorsvs	r4, r0, r2, lsr r6
    65e4:	ldrtmi	r4, [r9], -r3, lsr #12
    65e8:			; <UNDEFINED> instruction: 0xf7fb4650
    65ec:	ldmdblt	r8, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    65f0:	stccs	8, cr6, [r0], {36}	; 0x24
    65f4:	svcge	0x004bf47f
    65f8:	blmi	fe72ce14 <__printf_chk@plt+0xfe72a5cc>
    65fc:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    6600:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6604:	ldrbmi	r4, [r3], -r5, lsr #21
    6608:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    660c:	andvc	lr, r0, sp, asr #19
    6610:			; <UNDEFINED> instruction: 0xf7fb4620
    6614:			; <UNDEFINED> instruction: 0xe649ef32
    6618:	strtmi	r2, [r8], -r0, asr #2
    661c:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6620:	stmdbls	r5, {r0, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    6624:	strcc	r2, [r1, -r1, lsl #4]
    6628:	andsvs	r5, sl, fp, asr #17
    662c:	ldrdcs	lr, [r0], -r2
    6630:			; <UNDEFINED> instruction: 0xf103499b
    6634:	strmi	r0, [r1], r1, lsl #22
    6638:	svceq	0x003af1b9
    663c:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
    6640:			; <UNDEFINED> instruction: 0x46da23b3
    6644:	tsteq	r4, pc, asr #32	; <UNPREDICTABLE>
    6648:	vmin.s8	d4, d18, d19
    664c:	strtmi	r2, [r6], -fp, lsl #17
    6650:	svclt	0x0008930a
    6654:	andls	r2, pc, r0, lsl #8
    6658:	addne	pc, sl, #8519680	; 0x820000
    665c:	stmdbge	pc, {r0, r1, r2, r5, r8, ip, lr, pc}	; <UNPREDICTABLE>
    6660:			; <UNDEFINED> instruction: 0xf7fb4650
    6664:	stmiblt	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    6668:			; <UNDEFINED> instruction: 0xf7fb4650
    666c:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    6670:	sbchi	pc, pc, r0
    6674:	movwcs	r6, #18626	; 0x48c2
    6678:	bcs	120a84 <__printf_chk@plt+0x11e23c>
    667c:	svclt	0x00c46809
    6680:	sbcvs	r2, r2, r4, lsl #4
    6684:			; <UNDEFINED> instruction: 0xf7fba80f
    6688:	stmdals	pc, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    668c:			; <UNDEFINED> instruction: 0xf8424642
    6690:			; <UNDEFINED> instruction: 0x2c000b04
    6694:	addhi	pc, r5, r0
    6698:	addsmi	r9, sl, #10240	; 0x2800
    669c:	cfldrdge	mvd15, [r1, #252]	; 0xfc
    66a0:	svceq	0x003af1b9
    66a4:	ldrmi	r4, [r0], r2, lsr #13
    66a8:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    66ac:			; <UNDEFINED> instruction: 0xf89ad0d7
    66b0:			; <UNDEFINED> instruction: 0xf1b99000
    66b4:			; <UNDEFINED> instruction: 0xf0000f00
    66b8:			; <UNDEFINED> instruction: 0x4653809d
    66bc:	bcs	b17fec <__printf_chk@plt+0xb157a4>
    66c0:	streq	pc, [r1], #-259	; 0xfffffefd
    66c4:	addshi	pc, r8, r0
    66c8:	andle	r2, r1, r0, asr #20
    66cc:			; <UNDEFINED> instruction: 0xd1212a3a
    66d0:			; <UNDEFINED> instruction: 0xf04f4691
    66d4:	andsvc	r0, sl, r0, lsl #4
    66d8:	stmdbge	lr, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    66dc:	ldrtmi	r2, [r8], -sl, lsl #4
    66e0:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    66e4:			; <UNDEFINED> instruction: 0xf7fc4683
    66e8:	stmdavs	r3, {r6, fp, sp, lr, pc}
    66ec:	andsle	r2, r6, r2, lsr #22
    66f0:	blcc	2b24 <__printf_chk@plt+0x2dc>
    66f4:	mvnsvc	pc, #82837504	; 0x4f00000
    66f8:			; <UNDEFINED> instruction: 0xf67f459b
    66fc:	bmi	1a720b0 <__printf_chk@plt+0x1a6f868>
    6700:	ldmdami	sl, {r0, r1, r3, r4, r5, r9, sl, lr}^
    6704:	cfstrsls	mvf4, [r5], {122}	; 0x7a
    6708:	stmdapl	r0!, {r0, r8, sp}
    670c:			; <UNDEFINED> instruction: 0xf7fb6800
    6710:	strb	lr, [fp, #3764]	; 0xeb4
    6714:	bcs	247a4 <__printf_chk@plt+0x21f5c>
    6718:			; <UNDEFINED> instruction: 0x4623d078
    671c:			; <UNDEFINED> instruction: 0xf10be7cf
    6720:	blcc	57328 <__printf_chk@plt+0x54ae0>
    6724:	stmible	r3!, {r0, r1, r8, r9, ip, sp}^
    6728:			; <UNDEFINED> instruction: 0x463b4a5f
    672c:	ldrbtmi	r4, [sl], #-2127	; 0xfffff7b1
    6730:			; <UNDEFINED> instruction: 0xf7fbe7e9
    6734:	stcls	15, cr14, [r5], {58}	; 0x3a
    6738:	blmi	130f028 <__printf_chk@plt+0x130c7e0>
    673c:	ldmdami	fp, {r0, r8, sp}^
    6740:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    6744:			; <UNDEFINED> instruction: 0xf7fb681b
    6748:	ldr	lr, [ip, -r8, asr #31]!
    674c:			; <UNDEFINED> instruction: 0xf7fb4628
    6750:	ldrdcc	lr, [r1], -r6
    6754:	mcr	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6758:			; <UNDEFINED> instruction: 0x46294b55
    675c:			; <UNDEFINED> instruction: 0x4606447b
    6760:	rsbseq	pc, r4, #12779520	; 0xc30000
    6764:	mrc	7, 7, APSR_nzcv, cr12, cr11, {7}
    6768:	ldmdami	r2, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}^
    676c:			; <UNDEFINED> instruction: 0xf7fc4478
    6770:	eorvs	lr, r0, r8, asr #16
    6774:	cmplt	fp, r3, lsr #16
    6778:			; <UNDEFINED> instruction: 0xf7fb6820
    677c:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6780:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    6784:			; <UNDEFINED> instruction: 0xf7fb6884
    6788:	addmi	lr, r4, #128, 30	; 0x200
    678c:	mcrge	4, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    6790:	svc	0x007af7fb
    6794:	mcr	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6798:	eorsle	r2, ip, r0, lsl #16
    679c:	andls	r6, ip, #131072	; 0x20000
    67a0:			; <UNDEFINED> instruction: 0xf8dfe6d9
    67a4:			; <UNDEFINED> instruction: 0x4634c114
    67a8:	ldrbtmi	r4, [ip], #1630	; 0x65e
    67ac:	msrvc	CPSR_x, #12, 10	; 0x3000000
    67b0:	sbclt	r1, r9, #856064	; 0xd1000
    67b4:	addne	pc, r9, #140, 16	; 0x8c0000
    67b8:			; <UNDEFINED> instruction: 0xf67f2907
    67bc:			; <UNDEFINED> instruction: 0xf108ad42
    67c0:			; <UNDEFINED> instruction: 0xf04f0905
    67c4:	bl	fea497d0 <__printf_chk@plt+0xfea46f88>
    67c8:			; <UNDEFINED> instruction: 0xf8820103
    67cc:	mrsls	ip, (UNDEF: 6)
    67d0:	ldrmi	fp, [fp], r0, lsr #18
    67d4:			; <UNDEFINED> instruction: 0xf7fb4658
    67d8:	strb	lr, [r7, #-3854]!	; 0xfffff0f2
    67dc:			; <UNDEFINED> instruction: 0xf43f1c42
    67e0:	andcs	sl, r2, #48, 26	; 0xc00
    67e4:	mulsls	r9, r8, r6
    67e8:	rsbcs	pc, r0, sp, lsr #17
    67ec:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    67f0:	ldrb	r4, [sp, #1666]	; 0x682
    67f4:	ldr	r4, [r2, -ip, asr #12]!
    67f8:			; <UNDEFINED> instruction: 0x46917859
    67fc:	andeq	pc, r0, #79	; 0x4f
    6800:	stmdbcs	r0, {r1, r3, r4, ip, sp, lr}^
    6804:	svcge	0x002bf47f
    6808:			; <UNDEFINED> instruction: 0xe7281c9c
    680c:			; <UNDEFINED> instruction: 0x46144691
    6810:	ldrbmi	lr, [r3], r5, lsr #14
    6814:	ldrdls	lr, [ip], -lr	; <UNPREDICTABLE>
    6818:	svclt	0x0000e69d
    681c:	ldrdeq	sl, [r1], -lr
    6820:	ldrdeq	r0, [r0], -r8
    6824:	ldrdeq	sl, [r1], -r4
    6828:	ldrdeq	r0, [r0], -r4
    682c:	andeq	fp, r1, r2, ror #29
    6830:	andeq	r9, r0, r2, lsl r7
    6834:	andeq	fp, r1, r2, asr #28
    6838:	andeq	fp, r1, r2, lsr lr
    683c:	andeq	r7, r0, lr, lsl #28
    6840:	andeq	r7, r0, r6, lsl #27
    6844:	andeq	sl, r1, lr, ror #20
    6848:	andeq	fp, r1, r8, lsl #27
    684c:	andeq	r7, r0, r6, lsr #26
    6850:	andeq	r7, r0, lr, lsr #26
    6854:	andeq	fp, r1, r0, ror sp
    6858:	andeq	r7, r0, ip, lsl sp
    685c:	andeq	r0, r0, ip, lsr #3
    6860:	andeq	r0, r0, ip, asr r2
    6864:			; <UNDEFINED> instruction: 0x000001bc
    6868:	andeq	r8, r0, r2, ror #28
    686c:	andeq	r0, r0, r8, lsr r2
    6870:	muleq	r0, r4, ip
    6874:	andeq	r0, r0, r0, lsl #5
    6878:	andeq	r7, r0, r8, asr #25
    687c:	andeq	sl, r1, r2, ror #22
    6880:	andeq	r0, r0, r8, lsr #5
    6884:	andeq	fp, r1, sl, lsr fp
    6888:	andeq	r7, r0, r8, lsl ip
    688c:	strdeq	r0, [r0], -ip
    6890:	andeq	r7, r0, r8, ror #23
    6894:	andeq	r7, r0, r0, asr #22
    6898:	andeq	r7, r0, r0, lsr #20
    689c:	andeq	r7, r0, lr, asr #21
    68a0:	andeq	fp, r1, r4, lsr #20
    68a4:	muleq	r0, r0, r9
    68a8:	andeq	r7, r0, sl, asr #18
    68ac:	andeq	r7, r0, sl, ror #19
    68b0:	andeq	fp, r1, r4, lsl #18
    68b4:	andeq	r7, r0, ip, lsl #20
    68b8:			; <UNDEFINED> instruction: 0x0001b8b6
    68bc:			; <UNDEFINED> instruction: 0x4604b510
    68c0:	tstlt	r8, r0, lsl #16
    68c4:	mcr	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    68c8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    68cc:	push	{r0, r2, r3, r8, r9, fp, lr}
    68d0:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    68d4:	ldrdhi	pc, [r4], -r3
    68d8:	svceq	0x0000f1b8
    68dc:	ldmdavs	ip, {r0, r2, r3, r8, sl, fp, ip, lr, pc}
    68e0:	strcs	r4, [r0, #-1542]	; 0xfffff9fa
    68e4:	strtmi	r6, [r7], -r0, lsr #16
    68e8:	strcc	r3, [ip], #-1281	; 0xfffffaff
    68ec:	tstlt	r0, r1, lsr r6
    68f0:	svc	0x002ef7fb
    68f4:	strbmi	fp, [r5, #-272]	; 0xfffffef0
    68f8:			; <UNDEFINED> instruction: 0x2700d1f4
    68fc:	pop	{r3, r4, r5, r9, sl, lr}
    6900:	svclt	0x000081f0
    6904:	andeq	fp, r1, r2, asr sl
    6908:	svcmi	0x00f0e92d
    690c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    6910:	ldrmi	r8, [r7], -r2, lsl #22
    6914:	addlt	r4, r3, r5, lsl #12
    6918:			; <UNDEFINED> instruction: 0xffd8f7ff
    691c:	tstlt	r8, #4, 12	; 0x400000
    6920:	tstlt	r8, r0, lsr #16
    6924:	mrc	7, 3, APSR_nzcv, cr14, cr11, {7}
    6928:	tstlt	r8, r0, ror #16
    692c:	mrc	7, 3, APSR_nzcv, cr10, cr11, {7}
    6930:			; <UNDEFINED> instruction: 0xf7fb4628
    6934:	andcc	lr, r1, r4, ror #29
    6938:	ldcl	7, cr15, [r4, #1004]	; 0x3ec
    693c:	strmi	r4, [r5], -r9, lsr #12
    6940:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6944:	ldrtmi	r6, [r0], -r5, lsr #32
    6948:	mrc	7, 6, APSR_nzcv, cr8, cr11, {7}
    694c:			; <UNDEFINED> instruction: 0xf7fb3001
    6950:	ldrtmi	lr, [r1], -sl, asr #27
    6954:			; <UNDEFINED> instruction: 0xf7fb4605
    6958:	stmib	r4, {r2, r9, sl, fp, sp, lr, pc}^
    695c:	andlt	r5, r3, r1, lsl #14
    6960:	blhi	c1c5c <__printf_chk@plt+0xbf414>
    6964:	svchi	0x00f0e8bd
    6968:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    696c:	ldmib	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    6970:			; <UNDEFINED> instruction: 0xf1099201
    6974:	ldrmi	r0, [r2, #2561]	; 0xa01
    6978:	andcs	sp, ip, #20, 24	; 0x1400
    697c:	ldrdne	pc, [r0], -fp
    6980:	vqrdmulh.s<illegal width 8>	d15, d9, d2
    6984:	subsvs	r1, r0, sl, asr #17
    6988:	addsvs	r5, r0, r8, asr #1
    698c:			; <UNDEFINED> instruction: 0xf1b94b33
    6990:	ldrbtmi	r0, [fp], #-3840	; 0xfffff100
    6994:	andge	pc, r4, r3, asr #17
    6998:	ldmdavs	r8, {r0, r2, r4, r6, r8, r9, fp, ip, lr, pc}
    699c:	blx	10f9d6 <__printf_chk@plt+0x10d18e>
    69a0:	ldr	r0, [sp, r9, lsl #8]!
    69a4:	andeq	lr, r2, r9, lsr #23
    69a8:			; <UNDEFINED> instruction: 0xf0203210
    69ac:			; <UNDEFINED> instruction: 0xf04f000f
    69b0:	ldrmi	r0, [r0], #-2060	; 0xfffff7f4
    69b4:	andeq	pc, r8, fp, asr #17
    69b8:			; <UNDEFINED> instruction: 0xf000fb08
    69bc:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    69c0:	ldrdcs	pc, [r4], -fp
    69c4:	ldrdne	pc, [r0], -fp
    69c8:	vqdmulh.s<illegal width 8>	d15, d2, d8
    69cc:	andls	r9, r0, r1, lsl #2
    69d0:	mcr	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    69d4:	strmi	r9, [r8], -r1, lsl #18
    69d8:	mcr	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    69dc:	ldrdcc	pc, [r4], -fp
    69e0:	ldrmi	r9, [sl, #2560]	; 0xa00
    69e4:	andcs	pc, r0, fp, asr #17
    69e8:	blx	23de32 <__printf_chk@plt+0x23b5ea>
    69ec:	blx	20f602 <__printf_chk@plt+0x20cdba>
    69f0:	addsvs	r2, ip, sl, lsl #16
    69f4:	strmi	lr, [r0], #-2499	; 0xfffff63d
    69f8:	ldrmi	r3, [r8, #780]	; 0x30c
    69fc:	addsvs	sp, ip, r6, asr #1
    6a00:	strmi	lr, [r0], #-2499	; 0xfffff63d
    6a04:	ldrmi	r3, [r8, #780]	; 0x30c
    6a08:			; <UNDEFINED> instruction: 0xe7bfd1f3
    6a0c:	mcr	0, 0, sp, cr8, cr14, {5}
    6a10:			; <UNDEFINED> instruction: 0xf8cd5a10
    6a14:	ldrbmi	r8, [ip], -r0
    6a18:	blls	18560 <__printf_chk@plt+0x15d18>
    6a1c:	blx	e0aae <__printf_chk@plt+0xde266>
    6a20:	ldmne	r5, {r3, r8, r9, ip, sp, lr, pc}^
    6a24:	ldrdlt	r5, [r8, -r0]
    6a28:	ldcl	7, cr15, [ip, #1004]!	; 0x3ec
    6a2c:	tstlt	r8, r8, ror #16
    6a30:	ldcl	7, cr15, [r8, #1004]!	; 0x3ec
    6a34:	ldrdcc	pc, [r4], -fp
    6a38:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6a3c:	cfstr64le	mvdx4, [ip], #268	; 0x10c
    6a40:	bpl	4422a8 <__printf_chk@plt+0x43fa60>
    6a44:	blmi	1c08d4 <__printf_chk@plt+0x1be08c>
    6a48:	stmdbmi	r6, {r0, r4, r6, r9, sp}
    6a4c:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    6a50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6a54:	stc	7, cr15, [sl, #1004]	; 0x3ec
    6a58:			; <UNDEFINED> instruction: 0x0001b9b8
    6a5c:	muleq	r1, r2, r9
    6a60:	andeq	r8, r0, lr, lsl r4
    6a64:	andeq	r8, r0, r4, asr r4
    6a68:	muleq	r0, r2, r4
    6a6c:	bmi	1618fd0 <__printf_chk@plt+0x1616788>
    6a70:	blmi	1617c5c <__printf_chk@plt+0x1615414>
    6a74:	mvnsmi	lr, sp, lsr #18
    6a78:	stmpl	sl, {r1, r6, r7, ip, sp, pc}
    6a7c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    6a80:			; <UNDEFINED> instruction: 0xf04f9241
    6a84:	bmi	150728c <__printf_chk@plt+0x1504a44>
    6a88:	ldmdavs	r3!, {r1, r2, r3, r4, r7, fp, ip, lr}
    6a8c:			; <UNDEFINED> instruction: 0xb1b86818
    6a90:			; <UNDEFINED> instruction: 0xf04f2500
    6a94:			; <UNDEFINED> instruction: 0x462f083d
    6a98:			; <UNDEFINED> instruction: 0xf7fb213d
    6a9c:	strmi	lr, [r4], -r4, asr #29
    6aa0:	strmi	fp, [r1], -r8, asr #2
    6aa4:			; <UNDEFINED> instruction: 0xf8012200
    6aa8:	ldmdavs	r3!, {r0, r8, r9, fp, ip, sp, lr}
    6aac:			; <UNDEFINED> instruction: 0xf7ff5958
    6ab0:			; <UNDEFINED> instruction: 0xf884ff2b
    6ab4:	ldmdavs	r3!, {pc}
    6ab8:	ldmdbpl	r8, {r2, r8, sl, ip, sp}^
    6abc:	mvnle	r2, r0, lsl #16
    6ac0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    6ac4:			; <UNDEFINED> instruction: 0xff02f7ff
    6ac8:	stmdacs	r0, {r2, r9, sl, lr}
    6acc:	stmdavs	r5, {r0, r3, r6, ip, lr, pc}^
    6ad0:	addvs	r2, r3, r1, lsl #6
    6ad4:	blcs	ea4b88 <__printf_chk@plt+0xea2340>
    6ad8:	stmdbmi	r1, {r0, r1, r2, ip, lr, pc}^
    6adc:	strtmi	r2, [r8], -r5, lsl #4
    6ae0:			; <UNDEFINED> instruction: 0xf7fb4479
    6ae4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    6ae8:	teqcs	sl, fp, lsr r1
    6aec:			; <UNDEFINED> instruction: 0xf7fb4628
    6af0:	stcge	14, cr14, [r1, #-472]	; 0xfffffe28
    6af4:			; <UNDEFINED> instruction: 0xf7fb4680
    6af8:			; <UNDEFINED> instruction: 0xf44fee02
    6afc:			; <UNDEFINED> instruction: 0xf1c07280
    6b00:			; <UNDEFINED> instruction: 0x462806ff
    6b04:			; <UNDEFINED> instruction: 0xf7fb4631
    6b08:	strtmi	lr, [r8], -r6, ror #24
    6b0c:	movwcs	r2, #302	; 0x12e
    6b10:			; <UNDEFINED> instruction: 0xf7fb55ab
    6b14:	strmi	lr, [r7], -r8, lsl #29
    6b18:	suble	r2, r7, r0, lsl #16
    6b1c:	vst1.16	{d20-d22}, [pc], r1
    6b20:	strtmi	r7, [r8], -r0, lsl #5
    6b24:	mrc	7, 1, APSR_nzcv, cr4, cr11, {7}
    6b28:	tstlt	r8, r0, lsr #16
    6b2c:	ldcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    6b30:	tstlt	r8, r0, ror #16
    6b34:	ldcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    6b38:			; <UNDEFINED> instruction: 0xf7fb2008
    6b3c:	bmi	a81e94 <__printf_chk@plt+0xa7f64c>
    6b40:			; <UNDEFINED> instruction: 0x4603447a
    6b44:	andsvs	ip, r8, r3, lsl #20
    6b48:	subsvs	r4, r9, r8, lsr #12
    6b4c:			; <UNDEFINED> instruction: 0xf7fb6023
    6b50:	ldrdcc	lr, [r1], -r6
    6b54:	stcl	7, cr15, [r6], {251}	; 0xfb
    6b58:	strmi	r4, [r5], -r9, lsr #12
    6b5c:	stc	7, cr15, [r0, #-1004]	; 0xfffffc14
    6b60:	stcmi	0, cr6, [r1, #-404]!	; 0xfffffe6c
    6b64:			; <UNDEFINED> instruction: 0x4628447d
    6b68:	mrc2	7, 5, pc, cr0, cr15, {7}
    6b6c:	orrlt	r4, r8, r4, lsl #12
    6b70:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    6b74:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    6b78:	movwcs	fp, #4360	; 0x1108
    6b7c:	bmi	71ed90 <__printf_chk@plt+0x71c548>
    6b80:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    6b84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b88:	subsmi	r9, sl, r1, asr #22
    6b8c:	sublt	sp, r2, ip, lsl r1
    6b90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6b94:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    6b98:	mrc2	7, 4, pc, cr8, cr15, {7}
    6b9c:	rscle	r2, r7, r0, lsl #16
    6ba0:	strtmi	r6, [r2], -r1, asr #16
    6ba4:			; <UNDEFINED> instruction: 0xf7ff4628
    6ba8:	strb	pc, [r1, pc, lsr #29]!	; <UNPREDICTABLE>
    6bac:			; <UNDEFINED> instruction: 0xf7fb4628
    6bb0:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    6bb4:	stmdavs	r1, {r1, r4, r5, r7, ip, lr, pc}
    6bb8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    6bbc:			; <UNDEFINED> instruction: 0x46284632
    6bc0:	stc	7, cr15, [r8], #1004	; 0x3ec
    6bc4:	str	r5, [r9, pc, lsr #11]!
    6bc8:	stcl	7, cr15, [lr], #1004	; 0x3ec
    6bcc:			; <UNDEFINED> instruction: 0x0001a2b4
    6bd0:	ldrdeq	r0, [r0], -r8
    6bd4:	andeq	sl, r1, r8, lsr #5
    6bd8:	andeq	r0, r0, r0, ror r2
    6bdc:	andeq	r8, r0, r2, lsr r4
    6be0:	andeq	r8, r0, ip, lsl r4
    6be4:			; <UNDEFINED> instruction: 0x000083b4
    6be8:	andeq	r7, r0, r4, lsl r6
    6bec:	muleq	r0, sl, r3
    6bf0:	andeq	sl, r1, r2, lsr #3
    6bf4:	andeq	r8, r0, lr, ror #6
    6bf8:	str	r2, [r5], r1, lsl #4
    6bfc:			; <UNDEFINED> instruction: 0xf7ffb510
    6c00:	cmplt	r8, r5, ror #28	; <UNPREDICTABLE>
    6c04:	stmdavs	r0, {r2, r9, sl, lr}
    6c08:			; <UNDEFINED> instruction: 0xf7fbb108
    6c0c:	stmdavs	r0!, {r2, r3, r8, sl, fp, sp, lr, pc}^
    6c10:			; <UNDEFINED> instruction: 0xf7fbb108
    6c14:	movwcs	lr, #3336	; 0xd08
    6c18:	movwcc	lr, #2500	; 0x9c4
    6c1c:	svclt	0x0000bd10
    6c20:			; <UNDEFINED> instruction: 0xf7ffb508
    6c24:	tstlt	r8, r3, asr lr	; <UNPREDICTABLE>
    6c28:	addvs	r2, r3, r1, lsl #6
    6c2c:	svclt	0x0000bd08
    6c30:			; <UNDEFINED> instruction: 0xf7ffb508
    6c34:	tstlt	r8, fp, asr #28	; <UNPREDICTABLE>
    6c38:	addvs	r2, r3, r0, lsl #6
    6c3c:	svclt	0x0000bd08
    6c40:			; <UNDEFINED> instruction: 0x4606b570
    6c44:	bmi	4da094 <__printf_chk@plt+0x4d784c>
    6c48:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6c4c:	mlacc	r7, r3, r8, pc	; <UNPREDICTABLE>
    6c50:	strle	r0, [sp, #-2011]	; 0xfffff825
    6c54:	mrc2	7, 1, pc, cr10, cr15, {7}
    6c58:	lsllt	r4, r4, #12
    6c5c:	blx	fe8c2c6e <__printf_chk@plt+0xfe8c0426>
    6c60:			; <UNDEFINED> instruction: 0xf0026820
    6c64:	pop	{r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6c68:	andcs	r4, r0, r0, ror r0
    6c6c:	ldclt	0, cr15, [ip], {2}
    6c70:	ldrtmi	r4, [r3], -r9, lsl #20
    6c74:	ldrbtmi	r4, [sl], #-2057	; 0xfffff7f7
    6c78:	tstcs	r1, r8, lsr #16
    6c7c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6c80:			; <UNDEFINED> instruction: 0xf7fb6800
    6c84:	bmi	1b5c68 <__printf_chk@plt+0x1b3420>
    6c88:	stmdami	r4, {r0, r1, r4, r5, r9, sl, lr}
    6c8c:			; <UNDEFINED> instruction: 0xe7f3447a
    6c90:	ldrdeq	sl, [r1], -ip
    6c94:	andeq	r0, r0, r8, ror #4
    6c98:	muleq	r0, lr, r2
    6c9c:	andeq	r0, r0, r8, lsr r2
    6ca0:			; <UNDEFINED> instruction: 0x000082bc
    6ca4:	mvnsmi	lr, #737280	; 0xb4000
    6ca8:	cdpmi	0, 1, cr11, cr1, cr3, {4}
    6cac:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    6cb0:	vldrle	d2, [sl, #-0]
    6cb4:	ldrsbtls	pc, [ip], -pc	; <UNPREDICTABLE>
    6cb8:	ldrtmi	r2, [r0], r0, lsl #8
    6cbc:	ldrbtmi	r4, [r9], #1573	; 0x625
    6cc0:	andcs	r6, r1, r3, lsr r8
    6cc4:	strmi	r4, [r5], #-1609	; 0xfffff9b7
    6cc8:	ldmdbpl	fp, {r1, r3, r4, r8, fp, ip}
    6ccc:	cmplt	r3, ip, lsl #8
    6cd0:			; <UNDEFINED> instruction: 0x2701e9d2
    6cd4:	andls	r2, r0, #0, 30
    6cd8:	eorcs	fp, sl, #20, 30	; 0x50
    6cdc:			; <UNDEFINED> instruction: 0xf7fb2220
    6ce0:			; <UNDEFINED> instruction: 0xf8d8edb6
    6ce4:	addsmi	r3, sp, #4
    6ce8:	andlt	sp, r3, sl, ror #23
    6cec:	mvnshi	lr, #12386304	; 0xbd0000
    6cf0:	andeq	fp, r1, r8, ror r6
    6cf4:			; <UNDEFINED> instruction: 0x000082b2
    6cf8:	andvs	r2, r3, r0, lsl #6
    6cfc:	svclt	0x00004770
    6d00:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    6d04:	blle	95190c <__printf_chk@plt+0x94f0c4>
    6d08:			; <UNDEFINED> instruction: 0x46074c18
    6d0c:			; <UNDEFINED> instruction: 0xf8df200c
    6d10:	blx	36e9a <__printf_chk@plt+0x34652>
    6d14:	ldrbtmi	pc, [ip], #-3	; <UNPREDICTABLE>
    6d18:	ldmib	r4, {r2, r3, r4, r5, r6, r7, sl, lr}^
    6d1c:	andcc	r2, r8, r0, lsl #8
    6d20:	and	r4, r1, r2, lsl #8
    6d24:	strtmi	r3, [fp], -ip, lsl #4
    6d28:	lfmle	f4, 4, [r3, #-624]	; 0xfffffd90
    6d2c:	eorsvs	r1, sp, sp, asr ip
    6d30:	ldrdmi	pc, [r4], -ip
    6d34:	sfmle	f4, 4, [pc, #-624]	; 6acc <__printf_chk@plt+0x4284>
    6d38:	stceq	8, cr15, [r8], {82}	; 0x52
    6d3c:	rscsle	r2, r1, r0, lsl #16
    6d40:			; <UNDEFINED> instruction: 0xf381fab1
    6d44:	ldmdbeq	fp, {r1, r2, r4, fp, sp, lr}^
    6d48:	svclt	0x00182e00
    6d4c:	blcs	f958 <__printf_chk@plt+0xd110>
    6d50:	ldcllt	0, cr13, [r8, #928]!	; 0x3a0
    6d54:	ldcllt	0, cr2, [r8]
    6d58:	subscs	r4, r1, #6144	; 0x1800
    6d5c:	stmdami	r7, {r1, r2, r8, fp, lr}
    6d60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6d64:			; <UNDEFINED> instruction: 0xf7fb4478
    6d68:	svclt	0x0000ec02
    6d6c:	andeq	fp, r1, lr, lsl #12
    6d70:	andeq	fp, r1, ip, lsl #12
    6d74:	andeq	r8, r0, ip, lsl #2
    6d78:	andeq	r8, r0, r2, asr #2
    6d7c:	andeq	r8, r0, r0, lsl #3
    6d80:			; <UNDEFINED> instruction: 0x460cb510
    6d84:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    6d88:	stmdblt	ip, {r3, r8, ip, sp, pc}
    6d8c:	ldclt	8, cr6, [r0, #-256]	; 0xffffff00
    6d90:	blcs	20fa4 <__printf_chk@plt+0x1e75c>
    6d94:			; <UNDEFINED> instruction: 0x4618d1fa
    6d98:	svclt	0x0000bd10
    6d9c:	push	{r0, r1, r7, fp, sp, lr}
    6da0:	blcs	17568 <__printf_chk@plt+0x14d20>
    6da4:	blle	5985bc <__printf_chk@plt+0x595d74>
    6da8:	stmdavs	r5, {r0, r1, r5, r6, fp, sp, lr}
    6dac:	ble	b119b4 <__printf_chk@plt+0xb0f16c>
    6db0:	andcs	r2, r0, #12, 2
    6db4:	movwpl	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    6db8:	stmib	r3, {r1, r3, r4, r7, sp, lr}^
    6dbc:	movwcc	r2, #49664	; 0xc200
    6dc0:	mvnsle	r4, fp, lsr #5
    6dc4:	rsbvs	r2, r3, r0, lsl #6
    6dc8:			; <UNDEFINED> instruction: 0x4628b115
    6dcc:	stc	7, cr15, [sl], #-1004	; 0xfffffc14
    6dd0:	pop	{r5, r9, sl, lr}
    6dd4:	bicsmi	r8, r8, #240, 2	; 0x3c
    6dd8:			; <UNDEFINED> instruction: 0xf0203310
    6ddc:	strcs	r0, [ip, -pc]
    6de0:	adcvs	r4, r0, r8, lsl r4
    6de4:			; <UNDEFINED> instruction: 0xf000fb07
    6de8:	bl	1f44ddc <__printf_chk@plt+0x1f42594>
    6dec:	stmdavs	r2!, {r1, r2, r5, fp, sp, lr}^
    6df0:	blx	1d86be <__printf_chk@plt+0x1d5e76>
    6df4:	strmi	pc, [r5], -r2, lsl #4
    6df8:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    6dfc:			; <UNDEFINED> instruction: 0xf7fb4630
    6e00:	stmdavs	r3!, {r1, r4, sl, fp, sp, lr, pc}^
    6e04:	blcs	1eea0 <__printf_chk@plt+0x1c658>
    6e08:	ldrsble	sp, [fp], #178	; 0xb2
    6e0c:	strcs	r2, [ip, -r0, lsl #12]
    6e10:	vqrdmulh.s<illegal width 8>	d15, d6, d7
    6e14:	stmdaeq	r3, {r0, r2, r8, r9, fp, sp, lr, pc}
    6e18:	smlattlt	r8, r8, r8, r5
    6e1c:	stc	7, cr15, [r2], {251}	; 0xfb
    6e20:	ldrdeq	pc, [r4], -r8
    6e24:			; <UNDEFINED> instruction: 0xf7fbb108
    6e28:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    6e2c:	stmdavs	r5!, {r0, r9, sl, ip, sp}
    6e30:	sfmle	f4, 2, [sp], #716	; 0x2cc
    6e34:	svclt	0x0000e7c6
    6e38:	svcmi	0x00f8e92d
    6e3c:	cdpcs	8, 0, cr7, cr0, cr6, {0}
    6e40:			; <UNDEFINED> instruction: 0x4680d037
    6e44:			; <UNDEFINED> instruction: 0xf7fb460f
    6e48:			; <UNDEFINED> instruction: 0x46c3ec1a
    6e4c:			; <UNDEFINED> instruction: 0xf8d0783d
    6e50:	and	sl, r3, r0
    6e54:	svcvs	0x0001f81b
    6e58:	svcpl	0x0001f817
    6e5c:			; <UNDEFINED> instruction: 0xf986fa0f
    6e60:			; <UNDEFINED> instruction: 0xf83a4634
    6e64:	ldrbeq	r3, [sl, #25]
    6e68:			; <UNDEFINED> instruction: 0xf7fbd504
    6e6c:	stmdavs	r3, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    6e70:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    6e74:			; <UNDEFINED> instruction: 0xf985fa0f
    6e78:	andscc	pc, r9, sl, lsr r8	; <UNPREDICTABLE>
    6e7c:	strle	r0, [r4, #-1499]	; 0xfffffa25
    6e80:	ldc	7, cr15, [r2], #1004	; 0x3ec
    6e84:			; <UNDEFINED> instruction: 0xf8536803
    6e88:	blne	191af34 <__printf_chk@plt+0x19186ec>
    6e8c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    6e90:	svclt	0x00082e00
    6e94:	cfstrscs	mvf2, [r0], {1}
    6e98:			; <UNDEFINED> instruction: 0xf89bd0dc
    6e9c:	andcs	r3, r0, r0
    6ea0:	ldmdavc	fp!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    6ea4:	andeq	lr, r8, fp, lsr #23
    6ea8:	bl	fea352dc <__printf_chk@plt+0xfea32a94>
    6eac:	pop	{r0, r1, r3}
    6eb0:			; <UNDEFINED> instruction: 0xf04f8ff8
    6eb4:	udf	#41743	; 0xa30f
    6eb8:			; <UNDEFINED> instruction: 0x4606b5f8
    6ebc:	strmi	fp, [ip], -r0, asr #3
    6ec0:			; <UNDEFINED> instruction: 0xb1b96809
    6ec4:	strcs	r4, [r0, #-1559]	; 0xfffff9e9
    6ec8:			; <UNDEFINED> instruction: 0xf7ff4630
    6ecc:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6ed0:	blle	1faee0 <__printf_chk@plt+0x1f8698>
    6ed4:	strtmi	fp, [r5], -sp, asr #18
    6ed8:	stmdavs	r1!, {r2, r3, r4, r5, sl, lr}
    6edc:	mvnsle	r2, r0, lsl #18
    6ee0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    6ee4:	strtmi	r4, [r8], -r5, lsr #12
    6ee8:	strcs	fp, [r1, #-3576]	; 0xfffff208
    6eec:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    6ef0:	ldrb	r4, [r5, r5, lsl #12]!
    6ef4:	ldrb	r4, [r3, sp, lsl #12]!
    6ef8:			; <UNDEFINED> instruction: 0xf004b508
    6efc:			; <UNDEFINED> instruction: 0xf000f91b
    6f00:			; <UNDEFINED> instruction: 0xf001fa83
    6f04:	pop	{r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6f08:			; <UNDEFINED> instruction: 0xf0004008
    6f0c:	svclt	0x0000bd59
    6f10:	tstcs	r1, lr, lsl #22
    6f14:	bmi	3d8f54 <__printf_chk@plt+0x3d670c>
    6f18:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    6f1c:	ldmpl	sl, {r2, r7, ip, sp, pc}
    6f20:	stcmi	8, cr5, [sp], {24}
    6f24:	stmdavs	r3, {r0, r2, r3, r9, sl, fp, lr}
    6f28:	ldmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
    6f2c:	bmi	31812c <__printf_chk@plt+0x3158e4>
    6f30:	ldrbtmi	r4, [sl], #-3340	; 0xfffff2f4
    6f34:	strcs	lr, [r0], #-2509	; 0xfffff633
    6f38:	ldrbtmi	r4, [sp], #-2571	; 0xfffff5f5
    6f3c:	strpl	lr, [r2], -sp, asr #19
    6f40:			; <UNDEFINED> instruction: 0xf7fb447a
    6f44:	mulcs	r1, sl, sl
    6f48:	b	1744f3c <__printf_chk@plt+0x17426f4>
    6f4c:	andeq	r9, r1, ip, lsl #28
    6f50:	ldrdeq	r0, [r0], -ip
    6f54:	andeq	r0, r0, r8, lsr r2
    6f58:	andeq	r8, r0, r8, lsl #1
    6f5c:	andeq	r8, r0, r8, rrx
    6f60:	muleq	r0, lr, r0
    6f64:	andeq	r8, r0, lr, rrx
    6f68:	andeq	r8, r0, r0, asr #32
    6f6c:			; <UNDEFINED> instruction: 0x4604b510
    6f70:			; <UNDEFINED> instruction: 0xf7fb6840
    6f74:	strtmi	lr, [r0], -ip, lsr #21
    6f78:	svclt	0x0000bd10
    6f7c:	mvnscc	pc, #79	; 0x4f
    6f80:	ldrbmi	r6, [r0, -r3, asr #32]!
    6f84:	ldrlt	r6, [r0, #-2112]	; 0xfffff7c0
    6f88:	addlt	r2, r4, r0, lsl #16
    6f8c:	stfled	f1, [r2], {3}
    6f90:	andlt	r2, r4, r1
    6f94:	andcs	fp, r1, #16, 26	; 0x400
    6f98:	ldrmi	sl, [r1], -r3, lsl #22
    6f9c:	strls	r2, [r0], #-1028	; 0xfffffbfc
    6fa0:	bl	11c4f94 <__printf_chk@plt+0x11c274c>
    6fa4:	ble	ffcd0fac <__printf_chk@plt+0xffcce764>
    6fa8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    6fac:	b	1444fa0 <__printf_chk@plt+0x1442758>
    6fb0:	andlt	r2, r4, r1
    6fb4:	svclt	0x0000bd10
    6fb8:	andeq	r8, r0, sl, asr r1
    6fbc:			; <UNDEFINED> instruction: 0x4604b510
    6fc0:	stmdblt	r9!, {r6, fp, sp, lr}
    6fc4:	b	fe0c4fb8 <__printf_chk@plt+0xfe0c2770>
    6fc8:	mvnscc	pc, #79	; 0x4f
    6fcc:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
    6fd0:			; <UNDEFINED> instruction: 0xf7fb2102
    6fd4:	stmdavs	r0!, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    6fd8:	b	1e44fcc <__printf_chk@plt+0x1e42784>
    6fdc:	mvnscc	pc, #79	; 0x4f
    6fe0:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
    6fe4:			; <UNDEFINED> instruction: 0x4604b538
    6fe8:	ldrdcc	lr, [r0], -r0
    6fec:	addmi	r4, fp, #13631488	; 0xd00000
    6ff0:	stmdacs	r0, {r0, r1, r8, ip, lr, pc}
    6ff4:	andcs	sp, r2, r6, lsl #22
    6ff8:			; <UNDEFINED> instruction: 0xf7fbbd38
    6ffc:			; <UNDEFINED> instruction: 0xf04fea68
    7000:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    7004:	andcs	r4, r0, #40, 12	; 0x2800000
    7008:	eorvs	r2, r5, r1, lsl #2
    700c:	b	ff4c5000 <__printf_chk@plt+0xff4c27b8>
    7010:	rsbvs	r2, r0, r0, lsl #16
    7014:			; <UNDEFINED> instruction: 0xf7fbdaef
    7018:	stmdavs	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    701c:	svclt	0x00082b61
    7020:	rscle	r2, r9, r1
    7024:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    7028:	b	4c501c <__printf_chk@plt+0x4c27d4>
    702c:	ldclt	0, cr2, [r8, #-0]
    7030:	strdeq	r8, [r0], -r6
    7034:			; <UNDEFINED> instruction: 0x460cb538
    7038:	strmi	r6, [r5], -r9, asr #16
    703c:			; <UNDEFINED> instruction: 0xffd2f7ff
    7040:	ldcle	8, cr2, [r0, #-4]
    7044:	ldmib	r4, {r3, r5, r6, fp, sp, lr}^
    7048:			; <UNDEFINED> instruction: 0xf7fb2104
    704c:	stmdacs	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    7050:	andcs	fp, r0, r8, lsr #31
    7054:	vldmdblt	r8!, {d13-d12}
    7058:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    705c:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7060:	rscscc	pc, pc, pc, asr #32
    7064:	svclt	0x0018bd38
    7068:	rscscc	pc, pc, pc, asr #32
    706c:	stmdami	r4, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    7070:			; <UNDEFINED> instruction: 0xf7fb4478
    7074:			; <UNDEFINED> instruction: 0xf04fe9ee
    7078:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    707c:	ldrdeq	r8, [r0], -r2
    7080:	andeq	r8, r0, ip, lsr #1
    7084:	mvnsmi	lr, sp, lsr #18
    7088:	ldrmi	r4, [r4], -pc, lsl #12
    708c:	bmi	f211d8 <__printf_chk@plt+0xf1e990>
    7090:	blmi	f18910 <__printf_chk@plt+0xf160c8>
    7094:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    7098:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    709c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    70a0:	movwls	r6, #14363	; 0x381b
    70a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    70a8:	andhi	pc, r8, sp, asr #17
    70ac:			; <UNDEFINED> instruction: 0xff9af7ff
    70b0:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    70b4:	cfldr32le	mvfx4, [pc, #-256]	; 6fbc <__printf_chk@plt+0x4774>
    70b8:	stmdavs	r2!, {r1, r2, r5, r6, r8, ip, sp, pc}^
    70bc:	teqle	ip, r2, lsl #20
    70c0:	andcs	r9, r4, #10240	; 0x2800
    70c4:	movwls	r2, #256	; 0x100
    70c8:	stmdavs	r8!, {r0, r1, r4, r5, r9, sl, lr}^
    70cc:	b	fec450c0 <__printf_chk@plt+0xfec42878>
    70d0:	blle	12510d8 <__printf_chk@plt+0x124e890>
    70d4:	blcs	2dd08 <__printf_chk@plt+0x2b4c0>
    70d8:	tstcs	r0, #188, 30	; 0x2f0
    70dc:	blle	5abd10 <__printf_chk@plt+0x5a94c8>
    70e0:	stmdavs	r8!, {r0, r2, r4, r8, ip, lr, pc}^
    70e4:	teqle	r4, r0, lsl #30
    70e8:	ldrdcs	lr, [r4, -r4]
    70ec:	b	ff4c50e0 <__printf_chk@plt+0xff4c2898>
    70f0:	svclt	0x00ac2800
    70f4:	andcs	r2, r1, r2
    70f8:	blmi	899990 <__printf_chk@plt+0x897148>
    70fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7100:	blls	e1170 <__printf_chk@plt+0xde928>
    7104:	teqle	r9, sl, asr r0
    7108:	pop	{r2, ip, sp, pc}
    710c:	andcs	r8, r4, #240, 2	; 0x3c
    7110:	andls	sl, r0, #11264	; 0x2c00
    7114:	stmdavs	r8!, {r8, sp}^
    7118:			; <UNDEFINED> instruction: 0xf7fb2201
    711c:	stmdacs	r0, {r1, r3, r7, r9, fp, sp, lr, pc}
    7120:			; <UNDEFINED> instruction: 0xf7fbdadf
    7124:	stmdavs	r3, {r1, r5, r8, r9, fp, sp, lr, pc}
    7128:	svclt	0x00182b5c
    712c:	sbcsle	r2, r8, pc, asr fp
    7130:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    7134:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7138:			; <UNDEFINED> instruction: 0xf8dfe7d3
    713c:			; <UNDEFINED> instruction: 0x4641c058
    7140:	eorcs	r4, r8, #1376256	; 0x150000
    7144:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    7148:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    714c:	b	ff145140 <__printf_chk@plt+0xff1428f8>
    7150:	andcs	lr, r1, #47710208	; 0x2d80000
    7154:	ldrmi	r2, [r1], -r4, lsl #6
    7158:	blge	abd60 <__printf_chk@plt+0xa9518>
    715c:	b	1a45150 <__printf_chk@plt+0x1a42908>
    7160:	blle	191168 <__printf_chk@plt+0x18e920>
    7164:	ldr	r6, [pc, r8, ror #16]!
    7168:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    716c:	ldmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7170:	stmdami	fp, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7174:			; <UNDEFINED> instruction: 0xf7fb4478
    7178:	ldrb	lr, [r3, ip, ror #18]!
    717c:	b	545170 <__printf_chk@plt+0x542928>
    7180:	andeq	r9, r1, lr, lsl #25
    7184:	ldrdeq	r0, [r0], -r8
    7188:	andeq	r9, r1, r2, ror ip
    718c:	andeq	r9, r1, r8, lsr #24
    7190:	andeq	r8, r0, lr, asr #32
    7194:	andeq	r0, r0, r8, lsr r2
    7198:	strdeq	r7, [r0], -r4
    719c:	strdeq	r7, [r0], -lr
    71a0:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    71a4:	addlt	fp, r5, r0, lsl #10
    71a8:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    71ac:			; <UNDEFINED> instruction: 0xf8df2204
    71b0:	qaddcs	ip, r0, r1
    71b4:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    71b8:	blge	ab9c0 <__printf_chk@plt+0xa9178>
    71bc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    71c0:			; <UNDEFINED> instruction: 0xf8dc220a
    71c4:			; <UNDEFINED> instruction: 0xf8cdc000
    71c8:			; <UNDEFINED> instruction: 0xf04fc00c
    71cc:	tstls	r2, r0, lsl #24
    71d0:	b	bc51c4 <__printf_chk@plt+0xbc297c>
    71d4:	andle	r3, sl, r1
    71d8:	blmi	259a08 <__printf_chk@plt+0x2571c0>
    71dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    71e0:	blls	e1250 <__printf_chk@plt+0xdea08>
    71e4:	qaddle	r4, sl, r7
    71e8:			; <UNDEFINED> instruction: 0xf85db005
    71ec:	stmdami	r6, {r2, r8, r9, fp, ip, sp, lr, pc}
    71f0:			; <UNDEFINED> instruction: 0xf7fb4478
    71f4:	strb	lr, [pc, lr, lsr #18]!
    71f8:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71fc:	andeq	r9, r1, r0, ror fp
    7200:	ldrdeq	r0, [r0], -r8
    7204:	andeq	r9, r1, r8, asr #22
    7208:			; <UNDEFINED> instruction: 0x00007fb8
    720c:	blmi	e99af8 <__printf_chk@plt+0xe972b0>
    7210:	push	{r1, r3, r4, r5, r6, sl, lr}
    7214:	strdlt	r4, [r5], r0	; <UNPREDICTABLE>
    7218:	ldrdhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    721c:	bleq	243658 <__printf_chk@plt+0x240e10>
    7220:	stcge	8, cr5, [r2, #-844]!	; 0xfffffcb4
    7224:			; <UNDEFINED> instruction: 0xf10d44f8
    7228:			; <UNDEFINED> instruction: 0xf1080a0c
    722c:	ldmdavs	fp, {r3, fp}
    7230:			; <UNDEFINED> instruction: 0xf04f9323
    7234:	strmi	r0, [r6], -r0, lsl #6
    7238:			; <UNDEFINED> instruction: 0xf04f2400
    723c:	ldrbmi	r0, [fp], -r1, lsl #18
    7240:	svcmi	0x0004f843
    7244:			; <UNDEFINED> instruction: 0xd1fb429d
    7248:			; <UNDEFINED> instruction: 0xf7fb6870
    724c:	ldmdavs	r1!, {r4, r5, r6, r9, fp, sp, lr, pc}^
    7250:	andcs	sl, r0, #36, 22	; 0x9000
    7254:	ldceq	0, cr15, [pc], {1}
    7258:	andhi	pc, r0, sp, asr #17
    725c:	vdiveq.f64	d14, d0, d3
    7260:			; <UNDEFINED> instruction: 0xf0031a53
    7264:	setend	be
    7268:	svclt	0x00580001
    726c:	stfeqd	f7, [r0], {195}	; 0xc3
    7270:	stcvc	8, cr15, [r4], {94}	; 0x5e
    7274:	stc2	10, cr15, [ip], {9}	; <UNPREDICTABLE>
    7278:	b	1318bcc <__printf_chk@plt+0x1316384>
    727c:	ldrmi	r0, [r1], -r7, lsl #14
    7280:	stcvc	8, cr15, [r4], {78}	; 0x4e
    7284:	ldmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7288:	tstle	fp, r3, asr #24
    728c:	b	1b45280 <__printf_chk@plt+0x1b42a38>
    7290:	blcs	1212a4 <__printf_chk@plt+0x11ea5c>
    7294:	ldmdami	sl, {r0, r1, r4, r6, r7, ip, lr, pc}
    7298:			; <UNDEFINED> instruction: 0xf7fb4478
    729c:			; <UNDEFINED> instruction: 0xf7fde8da
    72a0:	strd	pc, [r1], -r5
    72a4:	blle	ffd912ac <__printf_chk@plt+0xffd8ea64>
    72a8:			; <UNDEFINED> instruction: 0xf7fb6870
    72ac:	ldmdavs	r3!, {r6, r9, fp, sp, lr, pc}^
    72b0:	subsmi	sl, r9, #36, 20	; 0x24000
    72b4:	tsteq	pc, #3	; <UNPREDICTABLE>
    72b8:	tsteq	pc, r1	; <UNPREDICTABLE>
    72bc:	submi	fp, fp, #88, 30	; 0x160
    72c0:	addeq	lr, r0, r2, lsl #22
    72c4:	blx	8fad0 <__printf_chk@plt+0x8d288>
    72c8:			; <UNDEFINED> instruction: 0xf850f303
    72cc:	andmi	r0, r3, #132, 24	; 0x8400
    72d0:	svclt	0x00184b09
    72d4:	bmi	2d8b1c <__printf_chk@plt+0x2d62d4>
    72d8:	andcs	fp, r0, r8, lsl #30
    72dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    72e0:	blls	8e1350 <__printf_chk@plt+0x8deb08>
    72e4:	qaddle	r4, sl, r2
    72e8:	pop	{r0, r2, r5, ip, sp, pc}
    72ec:			; <UNDEFINED> instruction: 0xf7fb8ff0
    72f0:	svclt	0x0000e95c
    72f4:	andeq	r9, r1, r4, lsl fp
    72f8:	ldrdeq	r0, [r0], -r8
    72fc:	andeq	fp, r1, ip, lsl #2
    7300:	andeq	r7, r0, ip, lsl pc
    7304:	andeq	r9, r1, r8, asr #20
    7308:			; <UNDEFINED> instruction: 0xf7fb6840
    730c:	svclt	0x0000ba33
    7310:	addlt	fp, r3, r0, lsl #10
    7314:	stmdavs	r0, {r0, r9, fp, sp, pc}^
    7318:	vrhadd.s8	d25, d5, d1
    731c:			; <UNDEFINED> instruction: 0xf7fb4121
    7320:	andlt	lr, r3, lr, lsl #18
    7324:	blx	1454a2 <__printf_chk@plt+0x142c5a>
    7328:	ldrbmi	r6, [r0, -r0, asr #16]!
    732c:	svclt	0x00004770
    7330:	svclt	0x00004770
    7334:	tstcs	r4, r0, lsl r5
    7338:			; <UNDEFINED> instruction: 0xf7fb4604
    733c:			; <UNDEFINED> instruction: 0x4620e8bc
    7340:	svclt	0x0000bd10
    7344:	tstcs	r4, r0, lsl r5
    7348:			; <UNDEFINED> instruction: 0xf7fb4604
    734c:			; <UNDEFINED> instruction: 0x4620e8b4
    7350:	svclt	0x0000bd10
    7354:	movwcs	r4, #2056	; 0x808
    7358:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    735c:			; <UNDEFINED> instruction: 0xf7fb6840
    7360:	mcrne	8, 0, lr, cr4, cr0, {5}
    7364:			; <UNDEFINED> instruction: 0xf7fbda05
    7368:	stmdavs	r3, {r9, fp, sp, lr, pc}
    736c:	svclt	0x00082b0b
    7370:	strtmi	r2, [r0], -r0, lsl #8
    7374:	svclt	0x0000bd10
    7378:	ldrdeq	sl, [r1], -r6
    737c:			; <UNDEFINED> instruction: 0x4614b5f8
    7380:	strtmi	fp, [r0], -sl, lsl #18
    7384:	svcmi	0x0013bdf8
    7388:	ldrmi	r2, [sl], -r1, lsl #6
    738c:	ldrbtmi	r4, [pc], #-1549	; 7394 <__printf_chk@plt+0x4b4c>
    7390:			; <UNDEFINED> instruction: 0xf7fb6878
    7394:	mcrrne	9, 15, lr, r3, cr2	; <UNPREDICTABLE>
    7398:	andle	r4, lr, r6, lsl #12
    739c:	stcle	8, cr2, [r9, #-0]
    73a0:			; <UNDEFINED> instruction: 0x1c691a22
    73a4:	movwcs	r6, #2168	; 0x878
    73a8:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73ac:	svclt	0x00c81e04
    73b0:			; <UNDEFINED> instruction: 0xdce619a4
    73b4:			; <UNDEFINED> instruction: 0x46204634
    73b8:			; <UNDEFINED> instruction: 0xf7fbbdf8
    73bc:	stmdavs	r4, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    73c0:	svclt	0x00182c0b
    73c4:	svclt	0x000c2c69
    73c8:	strcs	r2, [r0], #-1025	; 0xfffffbff
    73cc:	strtmi	r3, [r0], -r1, lsl #24
    73d0:	svclt	0x0000bdf8
    73d4:	andeq	sl, r1, r2, lsr #31
    73d8:	strlt	r4, [r8, #-2058]	; 0xfffff7f6
    73dc:	movwcs	r4, #1144	; 0x478
    73e0:			; <UNDEFINED> instruction: 0xf7fb6840
    73e4:	mcrrne	9, 12, lr, r3, cr10	; <UNPREDICTABLE>
    73e8:	stclt	0, cr13, [r8, #-0]
    73ec:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    73f0:	stmdacs	fp, {fp, sp, lr}
    73f4:	stmdacs	r9!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    73f8:	andcs	fp, r1, ip, lsl #30
    73fc:	stmdacc	r1, {sp}
    7400:	svclt	0x0000bd08
    7404:	andeq	sl, r1, r4, asr pc
    7408:	vst3.8	{d27,d29,d31}, [pc :256], r8
    740c:	ldfmis	f4, [r1], {128}	; 0x80
    7410:	bmi	450018 <__printf_chk@plt+0x44d7d0>
    7414:	cfldrsmi	mvf4, [r1, #-496]	; 0xfffffe10
    7418:	ldrbtmi	r5, [sp], #-2210	; 0xfffff75e
    741c:	ldmdavs	r2, {r3, r5, r9, sl, lr}
    7420:			; <UNDEFINED> instruction: 0xf850f000
    7424:	tstle	r2, r1, lsl #16
    7428:			; <UNDEFINED> instruction: 0xf1054b0d
    742c:	andcs	r0, r0, #32
    7430:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    7434:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7438:			; <UNDEFINED> instruction: 0xf844f000
    743c:	tstle	r6, r1, lsl #16
    7440:	blmi	259c68 <__printf_chk@plt+0x257420>
    7444:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    7448:	andsvs	r6, sl, r2, lsl r8
    744c:	andcs	fp, r1, r8, lsr sp
    7450:	svc	0x00d8f7fa
    7454:	andeq	r9, r1, r0, lsl r9
    7458:	andeq	r0, r0, r0, asr r2
    745c:	andeq	sl, r1, r6, lsr #30
    7460:	muleq	r0, r8, r2
    7464:	muleq	r0, r0, r2
    7468:	muleq	r0, ip, r2
    746c:	cfldr32mi	mvfx11, [r0, #-224]	; 0xffffff20
    7470:	ldrbtmi	r4, [sp], #-3088	; 0xfffff3f0
    7474:			; <UNDEFINED> instruction: 0x4628447c
    7478:			; <UNDEFINED> instruction: 0xf8a8f000
    747c:	blle	10e590 <__printf_chk@plt+0x10bd48>
    7480:	svclt	0x00d42800
    7484:	andcs	r2, r1, r0
    7488:			; <UNDEFINED> instruction: 0xf004bd38
    748c:	blmi	2c5ab8 <__printf_chk@plt+0x2c3270>
    7490:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    7494:	svc	0x00dcf7fa
    7498:	tstcs	r0, r8, lsl #22
    749c:			; <UNDEFINED> instruction: 0xf7ff58e0
    74a0:	blmi	206adc <__printf_chk@plt+0x204294>
    74a4:	mvnscc	pc, pc, asr #32
    74a8:	stmiapl	r0!, {r0, r3, r5, r6, r7, r8, sp, lr}^
    74ac:	svc	0x006ef7fa
    74b0:	andeq	sl, r1, lr, asr #29
    74b4:			; <UNDEFINED> instruction: 0x000198b0
    74b8:	andeq	r0, r0, r0, lsr r2
    74bc:	andeq	r0, r0, r0, lsl #5
    74c0:	strdeq	r0, [r0], -ip
    74c4:			; <UNDEFINED> instruction: 0x4604b5f8
    74c8:	ldrmi	r4, [r7], -r8, lsl #12
    74cc:			; <UNDEFINED> instruction: 0x460d461e
    74d0:	stmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74d4:			; <UNDEFINED> instruction: 0xf04f2200
    74d8:	strdvs	r3, [r7], -pc	; <UNPREDICTABLE>
    74dc:	mvnvs	r6, r6, rrx
    74e0:	andcs	lr, r4, #196, 18	; 0x310000
    74e4:	stmib	r4, {r1, r5, r7, r8, sp, lr}^
    74e8:	andcs	r0, r1, r2, lsl #10
    74ec:	svclt	0x0000bdf8
    74f0:	push	{r9, fp, sp}
    74f4:	stfles	f4, [lr, #-960]!	; 0xfffffc40
    74f8:	blcs	21b0c <__printf_chk@plt+0x1f2c4>
    74fc:	strcs	fp, [r0], #-4056	; 0xfffff028
    7500:	bcc	7e990 <__printf_chk@plt+0x7c148>
    7504:	strcs	r4, [r0], #-1678	; 0xfffff972
    7508:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    750c:	blcc	61a2c <__printf_chk@plt+0x5f1e4>
    7510:			; <UNDEFINED> instruction: 0xf8d069c5
    7514:	stmvs	r7, {r2, r3, lr, pc}
    7518:			; <UNDEFINED> instruction: 0xf10642ae
    751c:	svclt	0x00080501
    7520:	andshi	pc, ip, r0, asr #17
    7524:	cmpvs	r5, r5, ror #10
    7528:	bl	fe9773d0 <__printf_chk@plt+0xfe974b88>
    752c:	cfldr32pl	mvfx0, [lr, #48]!	; 0x30
    7530:	smlaltbvs	fp, r5, r8, pc	; <UNPREDICTABLE>
    7534:	orrvs	r4, r3, r2, lsr #5
    7538:			; <UNDEFINED> instruction: 0xf80ed00b
    753c:	strcc	r6, [r1], #-2817	; 0xfffff4ff
    7540:	blcs	21b54 <__printf_chk@plt+0x1f30c>
    7544:	strtmi	sp, [r1], #-3298	; 0xfffff31e
    7548:	strtmi	r2, [r0], -r0, lsl #6
    754c:	pop	{r0, r1, r3, ip, sp, lr}
    7550:			; <UNDEFINED> instruction: 0x467181f0
    7554:	blmi	14153c <__printf_chk@plt+0x13ecf4>
    7558:	stmdbmi	r4, {r0, r1, r3, r6, r9, sp}
    755c:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    7560:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7564:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7568:	muleq	r0, lr, ip
    756c:			; <UNDEFINED> instruction: 0x00007cbc
    7570:	strdeq	r7, [r0], -sl
    7574:	bcs	21b84 <__printf_chk@plt+0x1f33c>
    7578:	stmdbvs	r2, {r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    757c:	stmibvs	r0, {r0, r1, r9, sl, lr}^
    7580:	addmi	fp, r2, #48, 8	; 0x30000000
    7584:	streq	pc, [r1, #-258]	; 0xfffffefe
    7588:	svclt	0x0004615d
    758c:	ldrbtcc	pc, [pc], #79	; 7594 <__printf_chk@plt+0x4d4c>	; <UNPREDICTABLE>
    7590:	ldmvs	ip, {r2, r3, r4, r6, r7, r8, sp, lr}
    7594:	andcs	fp, r2, ip, lsl #30
    7598:	stcpl	0, cr2, [r2], #4
    759c:	andvs	fp, sl, r0, lsr ip
    75a0:	ldmvs	r9, {r1, r3, r4, r6, r8, fp, sp, lr}^
    75a4:	svclt	0x00a4428a
    75a8:	cmpvs	sl, r2, asr sl
    75ac:	bcc	61c1c <__printf_chk@plt+0x5f3d4>
    75b0:			; <UNDEFINED> instruction: 0x4770619a
    75b4:	ldrbmi	r2, [r0, -r0]!
    75b8:	blcc	61acc <__printf_chk@plt+0x5f284>
    75bc:	stmiavs	r2, {r2, r6, r8, r9, sl, fp, ip, sp, pc}^
    75c0:	stmibvs	r2, {r0, r1, r3, r4, r7, fp, ip}
    75c4:	andcc	r6, r1, #-1073741808	; 0xc0000010
    75c8:	ldrbmi	r6, [r0, -r2, lsl #3]!
    75cc:	svcmi	0x00f8e92d
    75d0:			; <UNDEFINED> instruction: 0xf8df6803
    75d4:	ldrbtmi	r9, [r9], #444	; 0x1bc
    75d8:			; <UNDEFINED> instruction: 0xf0002b00
    75dc:	stmibvs	r6, {r0, r1, r2, r3, r6, r7, pc}
    75e0:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
    75e4:	vmvn.i32	d20, #0	; 0x00000000
    75e8:			; <UNDEFINED> instruction: 0xf00080c0
    75ec:	blmi	1a677fc <__printf_chk@plt+0x1a64fb4>
    75f0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    75f4:			; <UNDEFINED> instruction: 0xf0402a00
    75f8:			; <UNDEFINED> instruction: 0xf8d480a3
    75fc:	andcs	sl, r1, #16
    7600:	stmiavs	r1!, {r0, r2, r5, r6, r8, fp, sp, lr}^
    7604:	andeq	lr, r5, sl, lsr #23
    7608:	blne	fe01f678 <__printf_chk@plt+0xfe01ce30>
    760c:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7610:			; <UNDEFINED> instruction: 0xf0402900
    7614:			; <UNDEFINED> instruction: 0xf04f80a1
    7618:	ldrsht	r3, [r2], -pc
    761c:	streq	lr, [r5, -ip, lsr #23]
    7620:	svclt	0x00cc2f00
    7624:	andcs	r2, r0, #268435456	; 0x10000000
    7628:	svclt	0x00c842b7
    762c:	bcs	fe34 <__printf_chk@plt+0xd5ec>
    7630:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    7634:	stmiavs	r1!, {r0, r1, r3, r5, r7, r9, lr}
    7638:	strtmi	r6, [r9], #-2050	; 0xfffff7fe
    763c:			; <UNDEFINED> instruction: 0xf8dfd13e
    7640:	ldmvs	r3, {r3, r4, r6, r8, sp, lr, pc}^
    7644:	andcs	pc, lr, r9, asr r8	; <UNPREDICTABLE>
    7648:	svclt	0x00084293
    764c:	ldrhle	r4, [r2, #-104]	; 0xffffff98
    7650:	andslt	pc, ip, r4, asr #17
    7654:	blne	ffda19e0 <__printf_chk@plt+0xffd9f198>
    7658:	andsgt	pc, r4, r4, asr #17
    765c:	bl	58be8 <__printf_chk@plt+0x563a0>
    7660:	svclt	0x00d8000a
    7664:	streq	lr, [r1, #-2988]	; 0xfffff454
    7668:	svclt	0x00cc61a6
    766c:	cmnvs	r5, r5, ror #12
    7670:			; <UNDEFINED> instruction: 0xf7fa1b40
    7674:	addmi	lr, lr, #1016	; 0x3f8
    7678:	strbmi	sp, [r7, #-357]	; 0xfffffe9b
    767c:			; <UNDEFINED> instruction: 0x2e00db50
    7680:	strmi	sp, [sl, #3378]!	; 0xd32
    7684:	svclt	0x00b469e3
    7688:	ldrdgt	pc, [ip], -r4
    768c:	adcmi	r4, fp, #212, 12	; 0xd400000
    7690:	bl	fe8feda8 <__printf_chk@plt+0xfe8fc560>
    7694:	strbmi	r0, [r6, #-2053]	; 0xfffff7fb
    7698:	stmdavs	r0!, {r0, r3, r6, r8, r9, fp, ip, lr, pc}
    769c:	ldrsbtgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    76a0:	stmdavs	r2, {r0, r5, r7, fp, sp, lr}
    76a4:	ldmvs	r7, {r0, r3, r5, sl, lr}
    76a8:	andcs	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    76ac:			; <UNDEFINED> instruction: 0xd10d4297
    76b0:			; <UNDEFINED> instruction: 0x0c05eb08
    76b4:	addsmi	r4, sp, #74448896	; 0x4700000
    76b8:	strb	sp, [r9, ip, asr #3]
    76bc:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    76c0:	ldmvs	r7, {r3, r4, r5, r7, r9, sl, lr}
    76c4:	andcs	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    76c8:	smlalsle	r4, r1, r7, r2
    76cc:	ldrmi	r4, [r8, r2, asr #12]!
    76d0:	svccs	0x00004607
    76d4:	andsle	sp, ip, r5, lsl fp
    76d8:	stmibvs	r3!, {r1, r5, r6, r8, fp, sp, lr}^
    76dc:			; <UNDEFINED> instruction: 0xa010f8d4
    76e0:			; <UNDEFINED> instruction: 0x0c02eb07
    76e4:	strb	r6, [r6, r6, lsr #19]!
    76e8:	andcs	r4, r1, sp, lsr #22
    76ec:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    76f0:	pop	{r1, r3, r4, sp, lr}
    76f4:	shsub8mi	r8, sl, r8
    76f8:			; <UNDEFINED> instruction: 0x479846b8
    76fc:	svccs	0x00004607
    7700:	blmi	a3e2ac <__printf_chk@plt+0xa3ba64>
    7704:			; <UNDEFINED> instruction: 0xf06f2200
    7708:	ldrbtmi	r0, [fp], #-1
    770c:	pop	{r1, r3, r4, sp, lr}
    7710:	blmi	96b6f8 <__printf_chk@plt+0x968eb0>
    7714:	rscscc	pc, pc, pc, asr #32
    7718:	andsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    771c:	svchi	0x00f8e8bd
    7720:	andcs	r4, r0, #34816	; 0x8800
    7724:	ldrbtmi	r1, [fp], #-3192	; 0xfffff388
    7728:	pop	{r1, r3, r4, sp, lr}
    772c:	blmi	82b714 <__printf_chk@plt+0x828ecc>
    7730:	stmdbmi	r0!, {r0, r1, r2, r3, r7, r9, sp}
    7734:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    7738:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    773c:	svc	0x0016f7fa
    7740:	rscscc	pc, pc, pc, asr #32
    7744:	blmi	7816a0 <__printf_chk@plt+0x77ee58>
    7748:	ldmdbmi	sp, {r0, r1, r3, r4, r7, r9, sp}
    774c:	ldrbtmi	r4, [fp], #-2077	; 0xfffff7e3
    7750:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7754:	svc	0x000af7fa
    7758:	addcs	r4, r8, #27648	; 0x6c00
    775c:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
    7760:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7764:			; <UNDEFINED> instruction: 0xf7fa4478
    7768:	blmi	6c3378 <__printf_chk@plt+0x6c0b30>
    776c:	ldmdbmi	sl, {r1, r3, r4, r5, r6, r9, sp}
    7770:	ldrbtmi	r4, [fp], #-2074	; 0xfffff7e6
    7774:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7778:	mrc	7, 7, APSR_nzcv, cr8, cr10, {7}
    777c:	rsbscs	r4, r9, #24, 22	; 0x6000
    7780:	ldmdami	r9, {r3, r4, r8, fp, lr}
    7784:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7788:			; <UNDEFINED> instruction: 0xf7fa4478
    778c:	svclt	0x0000eef0
    7790:	andeq	r9, r1, lr, asr #14
    7794:	muleq	r1, r0, sp
    7798:	andeq	r0, r0, r0, asr #4
    779c:	andeq	r0, r0, r8, lsr #4
    77a0:	muleq	r1, r2, ip
    77a4:	andeq	sl, r1, r6, ror ip
    77a8:	andeq	sl, r1, r8, ror #24
    77ac:	andeq	sl, r1, sl, asr ip
    77b0:	andeq	r7, r0, lr, lsr #22
    77b4:	andeq	r7, r0, r4, ror #21
    77b8:	andeq	r7, r0, sl, ror fp
    77bc:	andeq	r7, r0, r6, lsl fp
    77c0:	andeq	r7, r0, ip, asr #21
    77c4:	andeq	r7, r0, r2, lsl #23
    77c8:	andeq	r7, r0, r4, lsl #22
    77cc:			; <UNDEFINED> instruction: 0x00007aba
    77d0:	andeq	r7, r0, ip, lsr #22
    77d4:	strdeq	r7, [r0], -r2
    77d8:	andeq	r7, r0, r8, lsr #21
    77dc:	andeq	r7, r0, lr, lsl #22
    77e0:	andeq	r7, r0, r0, ror #21
    77e4:	muleq	r0, r6, sl
    77e8:	strdeq	r7, [r0], -r4
    77ec:			; <UNDEFINED> instruction: 0x460db570
    77f0:	strmi	r6, [r4], -r3, asr #17
    77f4:	vnmlsmi.f16	s12, s11, s2	; <UNPREDICTABLE>
    77f8:	addsmi	r1, r3, #372736	; 0x5b000
    77fc:	blle	6189fc <__printf_chk@plt+0x6161b4>
    7800:	vldrle	s4, [r5, #-0]
    7804:	stmne	sp, {r0, r3, r5, r6, r9, sl, fp, ip}
    7808:	stmiavs	r2!, {r0, r1, r5, r8, fp, sp, lr}
    780c:			; <UNDEFINED> instruction: 0x61201c58
    7810:	svceq	0x0001f811
    7814:	ldmib	r4, {r4, r6, r7, sl, ip, lr}^
    7818:	addsmi	r2, r3, #201326592	; 0xc000000
    781c:	movweq	lr, #11171	; 0x2ba3
    7820:			; <UNDEFINED> instruction: 0x6123bfa8
    7824:	stmibvs	r3!, {r0, r3, r5, r7, r9, lr}
    7828:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    782c:	mvnle	r6, r3, lsr #3
    7830:	blmi	1f6df8 <__printf_chk@plt+0x1f45b0>
    7834:	stmdami	r7, {r1, r2, r3, r5, r9, sp}
    7838:	ldmpl	r3!, {r0, r8, sp}^
    783c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    7840:	svc	0x004af7fa
    7844:	stmibvs	r3!, {r1, r5, r6, r7, fp, sp, lr}
    7848:			; <UNDEFINED> instruction: 0xe7d91ad2
    784c:	andeq	r9, r1, r8, lsr #10
    7850:	andeq	r0, r0, r8, lsr r2
    7854:			; <UNDEFINED> instruction: 0x00007ab8
    7858:	vst3.8	{d27-d29}, [pc], lr
    785c:	ldrblt	r7, [r0, #-896]!	; 0xfffffc80
    7860:	bge	1273b7c <__printf_chk@plt+0x1271334>
    7864:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7868:	stcge	14, cr4, [r3], {20}
    786c:	blne	1459bc <__printf_chk@plt+0x143174>
    7870:			; <UNDEFINED> instruction: 0x460544fc
    7874:	andls	r4, r1, #32, 12	; 0x2000000
    7878:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    787c:			; <UNDEFINED> instruction: 0x96436836
    7880:	streq	pc, [r0], -pc, asr #32
    7884:	andls	r9, r2, #0, 2
    7888:	andcs	r4, r1, #26214400	; 0x1900000
    788c:	stcl	7, cr15, [r6, #1000]	; 0x3e8
    7890:	strmi	r4, [r2], -r1, lsr #12
    7894:			; <UNDEFINED> instruction: 0xf7ff4628
    7898:	bmi	287744 <__printf_chk@plt+0x284efc>
    789c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    78a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    78a4:	subsmi	r9, sl, r3, asr #22
    78a8:	sublt	sp, r5, r4, lsl #2
    78ac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    78b0:	ldrbmi	fp, [r0, -r3]!
    78b4:	mrc	7, 3, APSR_nzcv, cr8, cr10, {7}
    78b8:			; <UNDEFINED> instruction: 0x000194b4
    78bc:	ldrdeq	r0, [r0], -r8
    78c0:	andeq	r9, r1, r6, lsl #9
    78c4:			; <UNDEFINED> instruction: 0x4604b538
    78c8:	andcc	lr, r4, #208, 18	; 0x340000
    78cc:	svclt	0x00443a01
    78d0:	ldmdane	r2, {r0, r6, r7, fp, sp, lr}^
    78d4:	svclt	0x00b8429a
    78d8:	addsmi	r6, sl, #12713984	; 0xc20000
    78dc:	andcs	fp, r0, r8, lsl #30
    78e0:	stmdavs	r0!, {r0, r1, r2, r4, ip, lr, pc}^
    78e4:	stmiavs	r1!, {r1, r4, r6, r7, r9, fp, ip}
    78e8:	ldrmi	r6, [r9], #-2053	; 0xfffff7fb
    78ec:	ldrmi	r6, [r8, fp, lsr #17]
    78f0:	blle	3918f8 <__printf_chk@plt+0x38f0b0>
    78f4:	movwcs	lr, #14804	; 0x39d4
    78f8:			; <UNDEFINED> instruction: 0x61234403
    78fc:	svclt	0x00a44293
    7900:			; <UNDEFINED> instruction: 0x61231a9b
    7904:	stmdacs	r0, {r0, r1, r5, r7, r8, fp, sp, lr}
    7908:	svclt	0x00084403
    790c:	rscscc	pc, pc, pc, asr #32
    7910:	ldflts	f6, [r8, #-652]!	; 0xfffffd74
    7914:			; <UNDEFINED> instruction: 0x47704610
    7918:			; <UNDEFINED> instruction: 0x47704610
    791c:	svclt	0x00004770
    7920:	tstcs	r4, r0, lsl r5
    7924:			; <UNDEFINED> instruction: 0xf7fa4604
    7928:	strtmi	lr, [r0], -r6, asr #27
    792c:	svclt	0x0000bd10
    7930:	bmi	15a548 <__printf_chk@plt+0x157d00>
    7934:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7938:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    793c:			; <UNDEFINED> instruction: 0xf0024770
    7940:	svclt	0x0000be9b
    7944:	strdeq	r9, [r1], -r0
    7948:	ldrdeq	r0, [r0], -r4
    794c:	blmi	374d74 <__printf_chk@plt+0x37252c>
    7950:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
    7954:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
    7958:	bmi	333ec4 <__printf_chk@plt+0x33167c>
    795c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    7960:	pop	{r0, r1, r3, r4, r8, ip, sp, pc}
    7964:			; <UNDEFINED> instruction: 0xf0024008
    7968:	pop	{r0, r1, r2, r3, r8, sl, fp, ip, sp, pc}
    796c:			; <UNDEFINED> instruction: 0xf0024008
    7970:	andcs	fp, r3, pc, asr sp
    7974:	stcl	7, cr15, [sl], #1000	; 0x3e8
    7978:			; <UNDEFINED> instruction: 0x4008e8bd
    797c:			; <UNDEFINED> instruction: 0xf7fa2003
    7980:	svclt	0x0000be6f
    7984:	ldrdeq	r9, [r1], -r2
    7988:	andeq	r0, r0, r8, ror r2
    798c:	andeq	r0, r0, ip, lsl r2
    7990:	blmi	274db8 <__printf_chk@plt+0x272570>
    7994:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
    7998:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
    799c:	pop	{r0, r3, r4, r8, ip, sp, pc}
    79a0:			; <UNDEFINED> instruction: 0xf0024008
    79a4:	mulcs	r2, sp, ip
    79a8:	ldcl	7, cr15, [r0], {250}	; 0xfa
    79ac:			; <UNDEFINED> instruction: 0x4008e8bd
    79b0:			; <UNDEFINED> instruction: 0xf7fa2002
    79b4:	svclt	0x0000be55
    79b8:	andeq	r9, r1, lr, lsl #7
    79bc:	andeq	r0, r0, r8, ror r2
    79c0:			; <UNDEFINED> instruction: 0xf003b510
    79c4:	tstcs	r0, r7, asr #24	; <UNPREDICTABLE>
    79c8:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    79cc:	rsbscc	r1, ip, #19, 30	; 0x4c
    79d0:	svcne	0x0004f843
    79d4:			; <UNDEFINED> instruction: 0xd1fb4293
    79d8:	tstcs	r0, sp, lsl #20
    79dc:			; <UNDEFINED> instruction: 0xf102447a
    79e0:	rscscc	r0, ip, #124, 6	; 0xf0000001
    79e4:	svcne	0x0004f843
    79e8:			; <UNDEFINED> instruction: 0xd1fb4293
    79ec:	strcs	r4, [r0], #-2569	; 0xfffff5f7
    79f0:			; <UNDEFINED> instruction: 0xf102447a
    79f4:			; <UNDEFINED> instruction: 0xf50203fc
    79f8:			; <UNDEFINED> instruction: 0xf84372be
    79fc:	addsmi	r4, r3, #4, 30
    7a00:			; <UNDEFINED> instruction: 0xf7fad1fb
    7a04:			; <UNDEFINED> instruction: 0x6004eeb2
    7a08:	svclt	0x0000bd10
    7a0c:			; <UNDEFINED> instruction: 0x0001a9ba
    7a10:	andeq	sl, r1, r8, lsr #19
    7a14:	muleq	r1, r4, r9
    7a18:	blmi	999eb4 <__printf_chk@plt+0x99766c>
    7a1c:	ldrlt	r4, [r0, #-1145]	; 0xfffffb87
    7a20:	mrrcvc	8, 12, r5, sl, cr11
    7a24:	eorle	r4, ip, r2, lsl #5
    7a28:	addmi	r7, r2, #39424	; 0x9a00
    7a2c:	ldclvc	0, cr13, [sl, #-132]	; 0xffffff7c
    7a30:	andsle	r4, r4, r2, lsl #5
    7a34:	addmi	r7, r2, #3488	; 0xda0
    7a38:	svcvc	0x009ad02b
    7a3c:	eorle	r4, pc, r2, lsl #5
    7a40:	stmpl	sl, {r0, r2, r3, r4, r9, fp, lr}
    7a44:			; <UNDEFINED> instruction: 0xf0146814
    7a48:	tstle	r5, r3, lsl #8
    7a4c:	addmi	r7, r2, #1664	; 0x680
    7a50:	ldclvc	0, cr13, [fp], {42}	; 0x2a
    7a54:	eorle	r4, r0, r3, lsl #5
    7a58:	strtmi	r2, [r0], -r1, lsl #8
    7a5c:	blmi	5f6ea4 <__printf_chk@plt+0x5f465c>
    7a60:			; <UNDEFINED> instruction: 0xf89358cb
    7a64:	ldreq	r3, [fp, r2, lsr #32]
    7a68:			; <UNDEFINED> instruction: 0xf002d5f6
    7a6c:	strcs	pc, [r0], #-3465	; 0xfffff277
    7a70:	blmi	501a44 <__printf_chk@plt+0x4ff1fc>
    7a74:	ldmdavs	ip, {r0, r1, r3, r6, r7, fp, ip, lr}
    7a78:			; <UNDEFINED> instruction: 0xf002b144
    7a7c:	strcs	pc, [r0], #-3205	; 0xfffff37b
    7a80:	strcs	lr, [r0], #-2027	; 0xfffff815
    7a84:	stc2	0, cr15, [ip], #-8
    7a88:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    7a8c:	ldc2l	0, cr15, [r0], {2}
    7a90:			; <UNDEFINED> instruction: 0xf002e7e3
    7a94:	strcs	pc, [r0], #-3361	; 0xfffff2df
    7a98:			; <UNDEFINED> instruction: 0xf002e7df
    7a9c:			; <UNDEFINED> instruction: 0xe7dcfb51
    7aa0:	blx	ff243ab0 <__printf_chk@plt+0xff241268>
    7aa4:	ldrb	r2, [r8, r0, lsl #8]
    7aa8:	blx	343aba <__printf_chk@plt+0x341272>
    7aac:	svclt	0x0000e7d5
    7ab0:	andeq	r9, r1, r8, lsl #6
    7ab4:	andeq	r0, r0, ip, lsr #5
    7ab8:	andeq	r0, r0, r4, asr #3
    7abc:	andeq	r0, r0, r8, ror #4
    7ac0:	andeq	r0, r0, ip, lsl r2
    7ac4:	stmdacc	r3, {r1, r5, r8, r9, fp, lr}
    7ac8:	stmdacs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    7acc:	ldm	pc, {r0, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7ad0:	cdpeq	0, 3, cr15, cr6, cr0, {0}
    7ad4:	eorsne	r0, sl, #12, 24	; 0xc00
    7ad8:	andscs	r1, lr, #90112	; 0x16000
    7adc:	eorcc	r2, lr, #155648	; 0x26000
    7ae0:	bmi	709b08 <__printf_chk@plt+0x7072c0>
    7ae4:	mulscc	ip, r8, r8
    7ae8:	andcs	r4, r0, r0, ror r7
    7aec:	bmi	6598b4 <__printf_chk@plt+0x65706c>
    7af0:	mulscc	lr, r8, r8
    7af4:	bmi	5d98bc <__printf_chk@plt+0x5d7074>
    7af8:	mulscc	r5, r8, r8
    7afc:	bmi	5598c4 <__printf_chk@plt+0x55707c>
    7b00:	mulscc	fp, r8, r8
    7b04:	bmi	4d98cc <__printf_chk@plt+0x4d7084>
    7b08:	mulscc	r3, r8, r8
    7b0c:	bmi	4598d4 <__printf_chk@plt+0x45708c>
    7b10:	mulscc	r4, r8, r8
    7b14:	bmi	3d98dc <__printf_chk@plt+0x3d7094>
    7b18:	mulscc	pc, r8, r8	; <UNPREDICTABLE>
    7b1c:	bmi	3598e4 <__printf_chk@plt+0x35709c>
    7b20:	mulscc	sp, r8, r8
    7b24:	bmi	2d98ec <__printf_chk@plt+0x2d70a4>
    7b28:	mlacc	r0, r8, r8, r5
    7b2c:	bmi	2598f4 <__printf_chk@plt+0x2570ac>
    7b30:	mulscc	r9, r8, r8
    7b34:	bmi	1d98fc <__printf_chk@plt+0x1d70b4>
    7b38:	mulscc	sl, r8, r8
    7b3c:	bmi	159904 <__printf_chk@plt+0x1570bc>
    7b40:	mulscc	r1, r8, r8
    7b44:	bmi	d990c <__printf_chk@plt+0xd70c4>
    7b48:	mulscc	r2, r8, r8
    7b4c:	svclt	0x00004770
    7b50:	andeq	r9, r1, ip, asr r2
    7b54:	andeq	r0, r0, ip, lsr #5
    7b58:	andcs	r4, r2, pc, lsl #18
    7b5c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    7b60:	bl	ffd45b50 <__printf_chk@plt+0xffd43308>
    7b64:	andcs	r4, r3, sp, lsl #18
    7b68:	ldrbtmi	r4, [r9], #-3085	; 0xfffff3f3
    7b6c:	bl	ffbc5b5c <__printf_chk@plt+0xffbc3314>
    7b70:	andscs	r4, ip, ip, lsl #18
    7b74:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    7b78:	bl	ffa45b68 <__printf_chk@plt+0xffa43320>
    7b7c:			; <UNDEFINED> instruction: 0xf0032000
    7b80:	blmi	287394 <__printf_chk@plt+0x284b4c>
    7b84:	stmiapl	r4!, {r0, r8, sp}^
    7b88:			; <UNDEFINED> instruction: 0xf7ff4620
    7b8c:	strtmi	pc, [r0], -r1, asr #23
    7b90:			; <UNDEFINED> instruction: 0x4010e8bd
    7b94:	bllt	1c5b98 <__printf_chk@plt+0x1c3350>
    7b98:			; <UNDEFINED> instruction: 0xfffffe2f
    7b9c:			; <UNDEFINED> instruction: 0xfffffddf
    7ba0:			; <UNDEFINED> instruction: 0x000191b0
    7ba4:			; <UNDEFINED> instruction: 0xfffffdb7
    7ba8:	andeq	r0, r0, r0, lsl #5
    7bac:	svcmi	0x00f0e92d
    7bb0:			; <UNDEFINED> instruction: 0xf8df4682
    7bb4:	addlt	r8, r3, r0, lsl #6
    7bb8:			; <UNDEFINED> instruction: 0x460f4cbf
    7bbc:			; <UNDEFINED> instruction: 0x469144f8
    7bc0:			; <UNDEFINED> instruction: 0xf858469b
    7bc4:			; <UNDEFINED> instruction: 0xf7ff0004
    7bc8:	strmi	pc, [r4], -pc, lsr #23
    7bcc:	blx	1943be2 <__printf_chk@plt+0x194139a>
    7bd0:			; <UNDEFINED> instruction: 0xf0034606
    7bd4:	strmi	pc, [r5], -r7, ror #22
    7bd8:	strtmi	fp, [r0], -r7, lsr #3
    7bdc:	stc	7, cr15, [r6, #1000]!	; 0x3e8
    7be0:	rsbmi	r4, r2, #186368	; 0x2d800
    7be4:	tsteq	pc, r4	; <UNPREDICTABLE>
    7be8:			; <UNDEFINED> instruction: 0xf002447b
    7bec:	svclt	0x0058021f
    7bf0:	bl	d853c <__printf_chk@plt+0xd5cf4>
    7bf4:	movwcs	r0, #4224	; 0x1080
    7bf8:			; <UNDEFINED> instruction: 0xf8d0408b
    7bfc:	tstmi	r3, #128	; 0x80
    7c00:	addcc	pc, r0, r0, asr #17
    7c04:			; <UNDEFINED> instruction: 0xb1a39b0c
    7c08:			; <UNDEFINED> instruction: 0xf7fa4628
    7c0c:	blmi	feb43254 <__printf_chk@plt+0xfeb40a0c>
    7c10:			; <UNDEFINED> instruction: 0xf005426a
    7c14:	ldrbtmi	r0, [fp], #-287	; 0xfffffee1
    7c18:	andseq	pc, pc, #2
    7c1c:	subsmi	fp, r1, #88, 30	; 0x160
    7c20:	addeq	lr, r0, r3, lsl #22
    7c24:	addmi	r2, fp, r1, lsl #6
    7c28:	ldrdcs	pc, [r0], r0
    7c2c:			; <UNDEFINED> instruction: 0xf8c04313
    7c30:			; <UNDEFINED> instruction: 0xf1bb3080
    7c34:	andsle	r0, r3, r0, lsl #30
    7c38:			; <UNDEFINED> instruction: 0xf7fa4630
    7c3c:			; <UNDEFINED> instruction: 0xf8dfed78
    7c40:	rsbsmi	ip, r2, #132, 4	; 0x40000008
    7c44:	tsteq	pc, r6	; <UNPREDICTABLE>
    7c48:			; <UNDEFINED> instruction: 0xf00244fc
    7c4c:	svclt	0x0058021f
    7c50:	movwcs	r4, #4689	; 0x1251
    7c54:			; <UNDEFINED> instruction: 0xf85c408b
    7c58:	tstmi	r3, #32
    7c5c:	eorcc	pc, r0, ip, asr #16
    7c60:	svceq	0x0000f1ba
    7c64:			; <UNDEFINED> instruction: 0x4620d013
    7c68:	stcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    7c6c:	subsgt	pc, r8, #14614528	; 0xdf0000
    7c70:			; <UNDEFINED> instruction: 0xf0044262
    7c74:	ldrbtmi	r0, [ip], #287	; 0x11f
    7c78:	andseq	pc, pc, #2
    7c7c:	subsmi	fp, r1, #88, 30	; 0x160
    7c80:	addmi	r2, fp, r1, lsl #6
    7c84:	eorcs	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    7c88:			; <UNDEFINED> instruction: 0xf84c4313
    7c8c:			; <UNDEFINED> instruction: 0xf1b93020
    7c90:	andsle	r0, r4, r0, lsl #30
    7c94:			; <UNDEFINED> instruction: 0xf7fa4620
    7c98:	blmi	fe3431c8 <__printf_chk@plt+0xfe340980>
    7c9c:			; <UNDEFINED> instruction: 0xf0044262
    7ca0:	ldrbtmi	r0, [fp], #-287	; 0xfffffee1
    7ca4:	andseq	pc, pc, #2
    7ca8:	subsmi	fp, r1, #88, 30	; 0x160
    7cac:	addeq	lr, r0, r3, lsl #22
    7cb0:	addmi	r2, fp, r1, lsl #6
    7cb4:	ldrdcs	pc, [r0, -r0]
    7cb8:			; <UNDEFINED> instruction: 0xf8c04313
    7cbc:	adcsmi	r3, r4, #0, 2
    7cc0:	strtmi	r9, [r0], -sp, lsl #22
    7cc4:			; <UNDEFINED> instruction: 0x4630bfb8
    7cc8:	ldrmi	r4, [pc], -r8, lsr #5
    7ccc:			; <UNDEFINED> instruction: 0x4628bfb8
    7cd0:	tstlt	fp, r1
    7cd4:	ldrbtmi	r4, [pc], #-3966	; 7cdc <__printf_chk@plt+0x5494>
    7cd8:	strbvc	pc, [r0, r7, lsl #10]	; <UNPREDICTABLE>
    7cdc:	ldrsbls	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    7ce0:	ldrbtmi	r9, [r9], #1792	; 0x700
    7ce4:	orrvc	pc, r0, #37748736	; 0x2400000
    7ce8:	addeq	pc, r0, #1073741826	; 0x40000002
    7cec:			; <UNDEFINED> instruction: 0xf7fa4649
    7cf0:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    7cf4:	adcshi	pc, ip, r0, asr #5
    7cf8:			; <UNDEFINED> instruction: 0xf0044620
    7cfc:			; <UNDEFINED> instruction: 0xf7fa071f
    7d00:	rsbmi	lr, r3, #1408	; 0x580
    7d04:	tsteq	pc, #3	; <UNPREDICTABLE>
    7d08:	beq	83e4c <__printf_chk@plt+0x81604>
    7d0c:	subsmi	fp, pc, #88, 30	; 0x160
    7d10:			; <UNDEFINED> instruction: 0xf707fa0a
    7d14:	addeq	lr, r0, r9, lsl #22
    7d18:	ldrdcs	pc, [r0, -r0]
    7d1c:	andsle	r4, r2, r7, lsl r2
    7d20:			; <UNDEFINED> instruction: 0xf7fa4620
    7d24:	blmi	1b4313c <__printf_chk@plt+0x1b408f4>
    7d28:	stmibeq	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    7d2c:			; <UNDEFINED> instruction: 0xf8d94650
    7d30:	b	890138 <__printf_chk@plt+0x88d8f0>
    7d34:			; <UNDEFINED> instruction: 0xf8c90207
    7d38:			; <UNDEFINED> instruction: 0xf8582100
    7d3c:			; <UNDEFINED> instruction: 0xf8c33003
    7d40:			; <UNDEFINED> instruction: 0xf003a000
    7d44:			; <UNDEFINED> instruction: 0x4620fbb1
    7d48:			; <UNDEFINED> instruction: 0xa190f8df
    7d4c:	stcl	7, cr15, [lr], #1000	; 0x3e8
    7d50:	bl	299140 <__printf_chk@plt+0x2968f8>
    7d54:			; <UNDEFINED> instruction: 0xf8d00080
    7d58:	b	5c7f60 <__printf_chk@plt+0x5c5718>
    7d5c:	andle	r0, sp, r0, lsl #18
    7d60:			; <UNDEFINED> instruction: 0xf7fa4620
    7d64:	bl	2c30fc <__printf_chk@plt+0x2c08b4>
    7d68:			; <UNDEFINED> instruction: 0xf8d00080
    7d6c:	b	8d3f74 <__printf_chk@plt+0x8d172c>
    7d70:			; <UNDEFINED> instruction: 0xf8c00307
    7d74:			; <UNDEFINED> instruction: 0xf7ff3080
    7d78:			; <UNDEFINED> instruction: 0x4681fb79
    7d7c:			; <UNDEFINED> instruction: 0xf8df4628
    7d80:			; <UNDEFINED> instruction: 0xf7fab160
    7d84:	rsbmi	lr, sl, #212, 24	; 0xd400
    7d88:			; <UNDEFINED> instruction: 0xf00244fb
    7d8c:			; <UNDEFINED> instruction: 0xf005021f
    7d90:			; <UNDEFINED> instruction: 0xf04f031f
    7d94:	svclt	0x00580a01
    7d98:	blx	2986ec <__printf_chk@plt+0x295ea4>
    7d9c:	bl	3065b0 <__printf_chk@plt+0x303d68>
    7da0:			; <UNDEFINED> instruction: 0xf8d00080
    7da4:	b	68ffac <__printf_chk@plt+0x68d764>
    7da8:	andsle	r0, r9, r2, lsl #30
    7dac:			; <UNDEFINED> instruction: 0xf7fa4628
    7db0:	bmi	12830b0 <__printf_chk@plt+0x1280868>
    7db4:	bl	2daae8 <__printf_chk@plt+0x2d82a0>
    7db8:			; <UNDEFINED> instruction: 0xf8d00080
    7dbc:	b	84bfc4 <__printf_chk@plt+0x84977c>
    7dc0:			; <UNDEFINED> instruction: 0xf8c0010a
    7dc4:			; <UNDEFINED> instruction: 0xf8581080
    7dc8:			; <UNDEFINED> instruction: 0xf8582002
    7dcc:	ldmdavs	r0, {r0, r1, ip, sp}
    7dd0:	tstmi	r8, #1769472	; 0x1b0000
    7dd4:	blx	1a43dea <__printf_chk@plt+0x1a415a2>
    7dd8:	svclt	0x00c82800
    7ddc:	stmdbeq	r1, {r0, r3, r6, ip, sp, lr, pc}
    7de0:	stclmi	6, cr4, [r1, #-128]	; 0xffffff80
    7de4:	stc	7, cr15, [r2], #1000	; 0x3e8
    7de8:			; <UNDEFINED> instruction: 0xf855447d
    7dec:	andsmi	r3, pc, #32
    7df0:			; <UNDEFINED> instruction: 0x4620d012
    7df4:	ldc	7, cr15, [sl], {250}	; 0xfa
    7df8:			; <UNDEFINED> instruction: 0xf8554b3c
    7dfc:	b	88fe84 <__printf_chk@plt+0x88d63c>
    7e00:			; <UNDEFINED> instruction: 0xf8450707
    7e04:			; <UNDEFINED> instruction: 0xf8587020
    7e08:	stmiavs	r3, {r0, r1}^
    7e0c:	bne	fe6e241c <__printf_chk@plt+0xfe6dfbd4>
    7e10:			; <UNDEFINED> instruction: 0xdc3a2b01
    7e14:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7e18:	ldcmi	6, cr4, [r5, #-192]!	; 0xffffff40
    7e1c:	stc	7, cr15, [r6], {250}	; 0xfa
    7e20:	ldrbtmi	r4, [sp], #-626	; 0xfffffd8e
    7e24:	andseq	pc, pc, #2
    7e28:	tsteq	pc, #6	; <UNPREDICTABLE>
    7e2c:	streq	pc, [r1], #-79	; 0xffffffb1
    7e30:	subsmi	fp, r3, #88, 30	; 0x160
    7e34:			; <UNDEFINED> instruction: 0xf855409c
    7e38:	andmi	r1, ip, #32
    7e3c:			; <UNDEFINED> instruction: 0x4630d014
    7e40:	ldcl	7, cr15, [r4], #-1000	; 0xfffffc18
    7e44:			; <UNDEFINED> instruction: 0xf8554b2b
    7e48:	b	88fed0 <__printf_chk@plt+0x88d688>
    7e4c:			; <UNDEFINED> instruction: 0xf8450404
    7e50:			; <UNDEFINED> instruction: 0xf8584020
    7e54:			; <UNDEFINED> instruction: 0xf7ff0003
    7e58:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    7e5c:	svclt	0x0014db19
    7e60:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7e64:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7e68:	andlt	r4, r3, r8, asr #12
    7e6c:	svchi	0x00f0e8bd
    7e70:	tstle	r4, r1
    7e74:	ldcl	7, cr15, [r8], #-1000	; 0xfffffc18
    7e78:	blcs	121e8c <__printf_chk@plt+0x11f644>
    7e7c:			; <UNDEFINED> instruction: 0xf04fd10c
    7e80:	strbmi	r0, [r8], -r0, lsl #18
    7e84:	pop	{r0, r1, ip, sp, pc}
    7e88:			; <UNDEFINED> instruction: 0xf7ff8ff0
    7e8c:	stmdacs	r0, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    7e90:			; <UNDEFINED> instruction: 0xf04fdcc0
    7e94:			; <UNDEFINED> instruction: 0xe7e739ff
    7e98:			; <UNDEFINED> instruction: 0xf04f4817
    7e9c:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
    7ea0:	b	ff2c5e90 <__printf_chk@plt+0xff2c3648>
    7ea4:			; <UNDEFINED> instruction: 0xf7fa2005
    7ea8:			; <UNDEFINED> instruction: 0x4648ebd6
    7eac:	pop	{r0, r1, ip, sp, pc}
    7eb0:	svclt	0x00008ff0
    7eb4:	andeq	r9, r1, r8, ror #2
    7eb8:	andeq	r0, r0, r0, lsl #5
    7ebc:	muleq	r1, ip, r7
    7ec0:	andeq	sl, r1, lr, ror #14
    7ec4:	andeq	sl, r1, ip, lsr r7
    7ec8:	andeq	sl, r1, lr, lsl #14
    7ecc:	andeq	sl, r1, r2, ror #13
    7ed0:	andeq	sl, r1, lr, lsr #13
    7ed4:	andeq	sl, r1, r2, lsr #13
    7ed8:	andeq	r0, r0, r8, asr r2
    7edc:	andeq	sl, r1, r4, lsr r6
    7ee0:	strdeq	sl, [r1], -ip
    7ee4:	andeq	r0, r0, ip, ror #4
    7ee8:	muleq	r1, ip, r5
    7eec:	andeq	r0, r0, r8, lsl #5
    7ef0:	andeq	sl, r1, r2, ror #10
    7ef4:	andeq	r0, r0, r0, lsr #5
    7ef8:	muleq	r0, r2, r4
    7efc:	bmi	85a384 <__printf_chk@plt+0x857b3c>
    7f00:	blmi	8590ec <__printf_chk@plt+0x8568a4>
    7f04:	addlt	fp, r4, r0, ror r5
    7f08:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    7f0c:	ldrbcs	r4, [sp, #2335]!	; 0x91f
    7f10:	andls	r6, r3, #1179648	; 0x120000
    7f14:	andeq	pc, r0, #79	; 0x4f
    7f18:			; <UNDEFINED> instruction: 0xf88d22ff
    7f1c:	andcs	r2, r1, #11
    7f20:			; <UNDEFINED> instruction: 0xf10d585c
    7f24:	tstls	r1, fp, lsl #2
    7f28:	strtmi	r2, [r0], -r6, lsl #12
    7f2c:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    7f30:	strtmi	r9, [r0], -r1, lsl #18
    7f34:			; <UNDEFINED> instruction: 0xf88d2201
    7f38:			; <UNDEFINED> instruction: 0xf7ff500b
    7f3c:	stmdbls	r1, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    7f40:	strtmi	r2, [r0], -r1, lsl #4
    7f44:	andvs	pc, fp, sp, lsl #17
    7f48:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    7f4c:	andcs	r4, r1, r0, lsl fp
    7f50:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7f54:			; <UNDEFINED> instruction: 0xf0030000
    7f58:	stmdami	lr, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
    7f5c:			; <UNDEFINED> instruction: 0x46294632
    7f60:			; <UNDEFINED> instruction: 0xf0034478
    7f64:	bmi	3475b8 <__printf_chk@plt+0x344d70>
    7f68:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7f6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f70:	subsmi	r9, sl, r3, lsl #22
    7f74:	andlt	sp, r4, r1, lsl #2
    7f78:			; <UNDEFINED> instruction: 0xf7fabd70
    7f7c:	svclt	0x0000eb16
    7f80:	andeq	r8, r1, r4, lsr #28
    7f84:	ldrdeq	r0, [r0], -r8
    7f88:	andeq	r8, r1, sl, lsl lr
    7f8c:	andeq	r0, r0, r4, ror #4
    7f90:			; <UNDEFINED> instruction: 0x0001a5bc
    7f94:	andeq	r5, r0, r0, asr #24
    7f98:			; <UNDEFINED> instruction: 0x00018dba
    7f9c:	blmi	ff29a6c8 <__printf_chk@plt+0xff297e80>
    7fa0:	svcmi	0x00f0e92d
    7fa4:	adclt	r4, r7, r9, ror r4
    7fa8:	ldrbtmi	r4, [sl], #-2760	; 0xfffff538
    7fac:	stmiapl	fp, {r0, r9, ip, pc}^
    7fb0:	ldmdavs	fp, {r0, r4, r9, sl, lr}
    7fb4:			; <UNDEFINED> instruction: 0xf04f9325
    7fb8:	blmi	ff148bc0 <__printf_chk@plt+0xff146378>
    7fbc:	stmiavs	fp!, {r0, r2, r4, r6, r7, fp, ip, lr}^
    7fc0:	bne	fe6e2670 <__printf_chk@plt+0xfe6dfe28>
    7fc4:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    7fc8:	blmi	ff0a856c <__printf_chk@plt+0xff0a5d24>
    7fcc:	beq	444408 <__printf_chk@plt+0x441bc0>
    7fd0:	strcs	r4, [r0, -r1, asr #29]
    7fd4:	movwhi	pc, #18655	; 0x48df	; <UNPREDICTABLE>
    7fd8:	movwlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
    7fdc:			; <UNDEFINED> instruction: 0xf851447e
    7fe0:	ldrbtmi	r9, [r8], #3
    7fe4:	strd	r4, [r0], #-75	; 0xffffffb5
    7fe8:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    7fec:	svccs	0x0000681f
    7ff0:	addhi	pc, r1, r0
    7ff4:			; <UNDEFINED> instruction: 0xf04f42a2
    7ff8:	andsvs	r0, r9, r0, lsl #2
    7ffc:	movwcs	fp, #7940	; 0x1f04
    8000:	strdle	r6, [ip], -r3	; <UNPREDICTABLE>
    8004:	svclt	0x00182c0d
    8008:	tstle	r3, sl, lsl #24
    800c:	andcs	r4, r1, #186368	; 0x2d800
    8010:	andsvs	r4, sl, fp, ror r4
    8014:	ldrdcs	pc, [r4], -fp
    8018:			; <UNDEFINED> instruction: 0x3014f8d8
    801c:			; <UNDEFINED> instruction: 0xf013b13a
    8020:	andle	r0, r4, r1, lsl #14
    8024:	mulscs	r8, r8, r8
    8028:			; <UNDEFINED> instruction: 0xf00042a2
    802c:			; <UNDEFINED> instruction: 0x079980dc
    8030:	blmi	febbc560 <__printf_chk@plt+0xfebb9d18>
    8034:	ldrbtmi	r9, [fp], #-3076	; 0xfffff3fc
    8038:	mlascs	r4, r3, r8, pc	; <UNPREDICTABLE>
    803c:	ldrtle	r0, [r0], #-1938	; 0xfffff86e
    8040:			; <UNDEFINED> instruction: 0xf0002c0d
    8044:	ldclcs	0, cr8, [pc], #608	; 82ac <__printf_chk@plt+0x5a64>
    8048:	stccs	0, cr13, [sl], {45}	; 0x2d
    804c:			; <UNDEFINED> instruction: 0xf10dd07f
    8050:	andcs	r0, r1, #-1073741821	; 0xc0000003
    8054:			; <UNDEFINED> instruction: 0xf88d4628
    8058:			; <UNDEFINED> instruction: 0xf7ff400f
    805c:	stmiavs	fp!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    8060:	stmibvs	sl!, {r0, r8, r9, sl, sp}
    8064:	blcs	8ead8 <__printf_chk@plt+0x8c290>
    8068:			; <UNDEFINED> instruction: 0x4651dd38
    806c:			; <UNDEFINED> instruction: 0xf7ff4648
    8070:	stmdacs	r0, {r0, r7, r9, fp, ip, sp, lr, pc}
    8074:	bvc	cbc144 <__printf_chk@plt+0xcb98fc>
    8078:			; <UNDEFINED> instruction: 0xf0019904
    807c:	bcs	9280 <__printf_chk@plt+0x6a38>
    8080:	ldfvcd	f5, [r3], #-712	; 0xfffffd38
    8084:	blcs	ecf0 <__printf_chk@plt+0xc4a8>
    8088:			; <UNDEFINED> instruction: 0xf181fab1
    808c:	cmpne	r1, pc, asr #20
    8090:	tstcs	r0, r8, lsl #30
    8094:			; <UNDEFINED> instruction: 0xf0402900
    8098:	blmi	fe5682c4 <__printf_chk@plt+0xfe565a7c>
    809c:	andsvs	r4, r9, fp, ror r4
    80a0:	ldclcs	7, cr14, [pc], #736	; 8388 <__printf_chk@plt+0x5b40>
    80a4:			; <UNDEFINED> instruction: 0xf10dd1d3
    80a8:	strtmi	r0, [r8], -pc, lsl #2
    80ac:	tstls	r0, r1, lsl #4
    80b0:	andmi	pc, pc, sp, lsl #17
    80b4:	blx	fe6c60ba <__printf_chk@plt+0xfe6c3872>
    80b8:	andcs	r9, r1, #0, 18
    80bc:			; <UNDEFINED> instruction: 0xf88d4628
    80c0:			; <UNDEFINED> instruction: 0xf7ff400f
    80c4:	bfi	pc, r3, (invalid: 23:10)	; <UNPREDICTABLE>
    80c8:			; <UNDEFINED> instruction: 0xf7ff4620
    80cc:	stmdacs	r0, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    80d0:	blmi	fe23c794 <__printf_chk@plt+0xfe239f4c>
    80d4:	ldrmi	r2, [r7], -r1, lsl #4
    80d8:	andsvs	r4, sl, fp, ror r4
    80dc:	blmi	1e9aafc <__printf_chk@plt+0x1e982b4>
    80e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    80e4:	blls	962154 <__printf_chk@plt+0x95f90c>
    80e8:			; <UNDEFINED> instruction: 0xf040405a
    80ec:	ldrtmi	r8, [r8], -r9, ror #1
    80f0:	pop	{r0, r1, r2, r5, ip, sp, pc}
    80f4:	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    80f8:	addle	r2, r3, r0, lsl #16
    80fc:	rscsvs	r2, r7, lr, lsr #24
    8100:	addhi	pc, fp, r0
    8104:	ldrsbgt	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    8108:			; <UNDEFINED> instruction: 0xf8509801
    810c:			; <UNDEFINED> instruction: 0xf890000c
    8110:	strbmi	ip, [r1, #-21]!	; 0xffffffeb
    8114:	addhi	pc, r1, r0
    8118:	adcmi	r7, r0, #192, 28	; 0xc00
    811c:	addhi	pc, r8, r0
    8120:	mulsgt	r0, r6, r8
    8124:	andeq	lr, r4, ip, lsr #23
    8128:			; <UNDEFINED> instruction: 0xf080fab0
    812c:			; <UNDEFINED> instruction: 0xf1bc0940
    8130:	svclt	0x00080f00
    8134:	stmdacs	r0, {sp}
    8138:	adcshi	pc, r0, r0, asr #32
    813c:			; <UNDEFINED> instruction: 0xf43f42a2
    8140:	strbmi	sl, [r8], -r1, ror #30
    8144:	blx	e46148 <__printf_chk@plt+0xe43900>
    8148:	strls	r7, [r4], #-2612	; 0xfffff5cc
    814c:	ldmdbvs	fp, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    8150:	tsteq	pc, sp, lsl #2	; <UNPREDICTABLE>
    8154:			; <UNDEFINED> instruction: 0xd156079b
    8158:	strtmi	r2, [r8], -r1, lsl #4
    815c:			; <UNDEFINED> instruction: 0xf88d230a
    8160:			; <UNDEFINED> instruction: 0xf7ff300f
    8164:	bmi	19c6e78 <__printf_chk@plt+0x19c4630>
    8168:	tstcs	r1, r6, ror #22
    816c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    8170:	andsvs	r6, r9, r1, lsl r0
    8174:			; <UNDEFINED> instruction: 0xf8d3e773
    8178:			; <UNDEFINED> instruction: 0xf10d7134
    817c:	andcs	r0, r1, #-1073741821	; 0xc0000003
    8180:			; <UNDEFINED> instruction: 0xf88d4628
    8184:	tstls	r0, pc
    8188:			; <UNDEFINED> instruction: 0xf7ffbb17
    818c:	stmdbls	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    8190:	strtmi	r2, [r8], -r1, lsl #4
    8194:	andvc	pc, pc, sp, lsl #17
    8198:	blx	a4619e <__printf_chk@plt+0xa43956>
    819c:	tstcs	r1, sl, asr sl
    81a0:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    81a4:	andsvs	r4, r1, fp, ror r4
    81a8:	smmla	r8, r9, r0, r6
    81ac:			; <UNDEFINED> instruction: 0x46484651
    81b0:			; <UNDEFINED> instruction: 0xf7ff9200
    81b4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    81b8:	stmdbls	r4, {r1, r2, r6, ip, lr, pc}
    81bc:			; <UNDEFINED> instruction: 0xf0017c33
    81c0:	bls	83c4 <__printf_chk@plt+0x5b7c>
    81c4:	teqle	ip, r8	; <illegal shifter operand>
    81c8:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    81cc:			; <UNDEFINED> instruction: 0xe721601a
    81d0:	blx	3461d6 <__printf_chk@plt+0x34398e>
    81d4:	andcs	r9, r1, #0, 18
    81d8:	movwcs	r4, #42536	; 0xa628
    81dc:	andcc	pc, pc, sp, lsl #17
    81e0:	blx	1461e6 <__printf_chk@plt+0x14399e>
    81e4:			; <UNDEFINED> instruction: 0x4651e7da
    81e8:			; <UNDEFINED> instruction: 0xf7ff4648
    81ec:	stmdacs	r0, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
    81f0:	stmdbls	r4, {r0, r6, r8, sl, fp, ip, lr, pc}
    81f4:	mulscc	r8, r8, r8
    81f8:	rsbseq	pc, pc, #1
    81fc:	teqle	r7, sl	; <illegal shifter operand>
    8200:			; <UNDEFINED> instruction: 0x3014f8d8
    8204:	andcs	lr, r1, #4980736	; 0x4c0000
    8208:	movwcs	r4, #54824	; 0xd628
    820c:			; <UNDEFINED> instruction: 0xf88d9100
    8210:			; <UNDEFINED> instruction: 0xf7ff300f
    8214:	stmdbls	r0, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    8218:	blmi	fc2098 <__printf_chk@plt+0xfbf850>
    821c:	ldmdbmi	lr!, {r1, r2, r9, sp}
    8220:	ldrbtmi	r2, [fp], #-0
    8224:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    8228:			; <UNDEFINED> instruction: 0xf7fd601c
    822c:			; <UNDEFINED> instruction: 0xe716fe5f
    8230:	andsvs	r2, r9, r1, lsl #2
    8234:			; <UNDEFINED> instruction: 0x46384939
    8238:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    823c:	mrc2	7, 2, pc, cr6, cr13, {7}
    8240:	strbmi	lr, [r8], -sp, lsl #14
    8244:			; <UNDEFINED> instruction: 0xf9b8f7ff
    8248:	addcs	sl, r0, #81920	; 0x14000
    824c:	tstls	r0, r8, asr #12
    8250:			; <UNDEFINED> instruction: 0xf94ef7ff
    8254:	strmi	r9, [r2], -r0, lsl #18
    8258:			; <UNDEFINED> instruction: 0xf7fd2000
    825c:	ldmdbmi	r0!, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    8260:	andcs	r4, r1, #48, 22	; 0xc000
    8264:			; <UNDEFINED> instruction: 0x46174479
    8268:	andvs	r4, sl, fp, ror r4
    826c:			; <UNDEFINED> instruction: 0xe735601a
    8270:			; <UNDEFINED> instruction: 0xf7ff4648
    8274:			; <UNDEFINED> instruction: 0x4c2cf9a1
    8278:	ldrbtmi	r2, [ip], #-0
    827c:	andcc	lr, r7, #212, 18	; 0x350000
    8280:			; <UNDEFINED> instruction: 0xf383fab3
    8284:	rsbvs	r1, r2, #20736	; 0x5100
    8288:	eorvs	r0, r1, #1490944	; 0x16c000
    828c:			; <UNDEFINED> instruction: 0xf00361e3
    8290:	movwcs	pc, #6779	; 0x1a7b	; <UNPREDICTABLE>
    8294:	str	r6, [r1, -r3, lsr #32]!
    8298:	ldr	r2, [pc, -r0, lsl #14]
    829c:	addcs	sl, r0, #81920	; 0x14000
    82a0:	movwls	r4, #5704	; 0x1648
    82a4:			; <UNDEFINED> instruction: 0xf7ff9100
    82a8:	stmdbls	r0, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
    82ac:	ldrtmi	r4, [r8], -r2, lsl #12
    82b0:	mrc2	7, 0, pc, cr12, cr13, {7}
    82b4:	andcs	r9, r1, #1024	; 0x400
    82b8:			; <UNDEFINED> instruction: 0x46176032
    82bc:	smlad	sp, sl, r0, r6
    82c0:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82c4:	andeq	r8, r1, r0, lsl #27
    82c8:	ldrdeq	r0, [r0], -r8
    82cc:	andeq	r8, r1, sl, ror sp
    82d0:	andeq	r0, r0, r4, ror #4
    82d4:	andeq	r0, r0, r0, lsr #5
    82d8:	andeq	sl, r1, r0, lsr r5
    82dc:	andeq	sl, r1, sl, lsr #10
    82e0:	andeq	r9, r1, r4, lsl #25
    82e4:	andeq	r9, r1, lr, ror ip
    82e8:	andeq	r9, r1, r8, asr ip
    82ec:	ldrdeq	sl, [r1], -r6
    82f0:	andeq	r9, r1, ip, asr #23
    82f4:	muleq	r1, r0, fp
    82f8:	andeq	r8, r1, r4, asr #24
    82fc:	andeq	r0, r0, ip, lsr #5
    8300:	andeq	sl, r1, r0, lsr #7
    8304:	strdeq	r9, [r1], -sl
    8308:	andeq	sl, r1, sl, ror #6
    830c:	andeq	r9, r1, r4, asr #21
    8310:	muleq	r1, lr, sl
    8314:	andeq	r9, r1, r6, asr #20
    8318:	andeq	r7, r0, lr, lsr #2
    831c:	andeq	r7, r0, r2, lsr #2
    8320:	andeq	r9, r1, r4, lsl #20
    8324:	andeq	sl, r1, r4, lsr #5
    8328:	muleq	r1, r2, r2
    832c:	bmi	75a7a4 <__printf_chk@plt+0x757f5c>
    8330:	blmi	75951c <__printf_chk@plt+0x756cd4>
    8334:	addlt	fp, r4, r0, ror r5
    8338:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    833c:			; <UNDEFINED> instruction: 0x4604491b
    8340:	andls	r6, r3, #1179648	; 0x120000
    8344:	andeq	pc, r0, #79	; 0x4f
    8348:			; <UNDEFINED> instruction: 0xf88d22ff
    834c:	andcs	r2, r1, #11
    8350:			; <UNDEFINED> instruction: 0xf10d585d
    8354:	tstls	r1, fp, lsl #2
    8358:			; <UNDEFINED> instruction: 0x462826fd
    835c:	blx	11c6360 <__printf_chk@plt+0x11c3b18>
    8360:	strtmi	r9, [r8], -r1, lsl #18
    8364:			; <UNDEFINED> instruction: 0xf88d2201
    8368:			; <UNDEFINED> instruction: 0xf7ff600b
    836c:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    8370:	andcs	r4, r1, #40, 12	; 0x2800000
    8374:	andmi	pc, fp, sp, lsl #17
    8378:	blx	e4637c <__printf_chk@plt+0xe43b34>
    837c:	strtmi	r4, [r2], -ip, lsl #16
    8380:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    8384:	blx	fe0c439a <__printf_chk@plt+0xfe0c1b52>
    8388:	blmi	19abb8 <__printf_chk@plt+0x198370>
    838c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8390:	blls	e2400 <__printf_chk@plt+0xdfbb8>
    8394:	qaddle	r4, sl, r1
    8398:	ldcllt	0, cr11, [r0, #-16]!
    839c:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    83a0:	strdeq	r8, [r1], -r4
    83a4:	ldrdeq	r0, [r0], -r8
    83a8:	andeq	r8, r1, sl, ror #19
    83ac:	andeq	r0, r0, r4, ror #4
    83b0:	andeq	r5, r0, lr, lsl r8
    83b4:	muleq	r1, r8, r9
    83b8:	bmi	75a830 <__printf_chk@plt+0x757fe8>
    83bc:	blmi	7595a8 <__printf_chk@plt+0x756d60>
    83c0:	addlt	fp, r4, r0, ror r5
    83c4:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    83c8:			; <UNDEFINED> instruction: 0x4604491b
    83cc:	andls	r6, r3, #1179648	; 0x120000
    83d0:	andeq	pc, r0, #79	; 0x4f
    83d4:			; <UNDEFINED> instruction: 0xf88d22ff
    83d8:	andcs	r2, r1, #11
    83dc:			; <UNDEFINED> instruction: 0xf10d585d
    83e0:	tstls	r1, fp, lsl #2
    83e4:			; <UNDEFINED> instruction: 0x462826fe
    83e8:	blx	463ec <__printf_chk@plt+0x43ba4>
    83ec:	strtmi	r9, [r8], -r1, lsl #18
    83f0:			; <UNDEFINED> instruction: 0xf88d2201
    83f4:			; <UNDEFINED> instruction: 0xf7ff600b
    83f8:	stmdbls	r1, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    83fc:	andcs	r4, r1, #40, 12	; 0x2800000
    8400:	andmi	pc, fp, sp, lsl #17
    8404:			; <UNDEFINED> instruction: 0xf9f2f7ff
    8408:	strtmi	r4, [r2], -ip, lsl #16
    840c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    8410:	blx	f44426 <__printf_chk@plt+0xf41bde>
    8414:	blmi	19ac44 <__printf_chk@plt+0x1983fc>
    8418:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    841c:	blls	e248c <__printf_chk@plt+0xdfc44>
    8420:	qaddle	r4, sl, r1
    8424:	ldcllt	0, cr11, [r0, #-16]!
    8428:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    842c:	andeq	r8, r1, r8, ror #18
    8430:	ldrdeq	r0, [r0], -r8
    8434:	andeq	r8, r1, lr, asr r9
    8438:	andeq	r0, r0, r4, ror #4
    843c:	muleq	r0, r2, r7
    8440:	andeq	r8, r1, ip, lsl #18
    8444:	bmi	75a8bc <__printf_chk@plt+0x758074>
    8448:	blmi	759634 <__printf_chk@plt+0x756dec>
    844c:	addlt	fp, r4, r0, ror r5
    8450:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    8454:			; <UNDEFINED> instruction: 0x4604491b
    8458:	andls	r6, r3, #1179648	; 0x120000
    845c:	andeq	pc, r0, #79	; 0x4f
    8460:			; <UNDEFINED> instruction: 0xf88d22ff
    8464:	andcs	r2, r1, #11
    8468:			; <UNDEFINED> instruction: 0xf10d585d
    846c:	tstls	r1, fp, lsl #2
    8470:			; <UNDEFINED> instruction: 0x462826fb
    8474:			; <UNDEFINED> instruction: 0xf9baf7ff
    8478:	strtmi	r9, [r8], -r1, lsl #18
    847c:			; <UNDEFINED> instruction: 0xf88d2201
    8480:			; <UNDEFINED> instruction: 0xf7ff600b
    8484:	stmdbls	r1, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    8488:	andcs	r4, r1, #40, 12	; 0x2800000
    848c:	andmi	pc, fp, sp, lsl #17
    8490:			; <UNDEFINED> instruction: 0xf9acf7ff
    8494:	strtmi	r4, [r2], -ip, lsl #16
    8498:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    849c:	blx	ffdc44b0 <__printf_chk@plt+0xffdc1c68>
    84a0:	blmi	19acd0 <__printf_chk@plt+0x198488>
    84a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    84a8:	blls	e2518 <__printf_chk@plt+0xdfcd0>
    84ac:	qaddle	r4, sl, r1
    84b0:	ldcllt	0, cr11, [r0, #-16]!
    84b4:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84b8:	ldrdeq	r8, [r1], -ip
    84bc:	ldrdeq	r0, [r0], -r8
    84c0:	ldrdeq	r8, [r1], -r2
    84c4:	andeq	r0, r0, r4, ror #4
    84c8:	andeq	r5, r0, r6, lsl #14
    84cc:	andeq	r8, r1, r0, lsl #17
    84d0:	bmi	75a948 <__printf_chk@plt+0x758100>
    84d4:	blmi	7596c0 <__printf_chk@plt+0x756e78>
    84d8:	addlt	fp, r4, r0, ror r5
    84dc:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    84e0:			; <UNDEFINED> instruction: 0x4604491b
    84e4:	andls	r6, r3, #1179648	; 0x120000
    84e8:	andeq	pc, r0, #79	; 0x4f
    84ec:			; <UNDEFINED> instruction: 0xf88d22ff
    84f0:	andcs	r2, r1, #11
    84f4:			; <UNDEFINED> instruction: 0xf10d585d
    84f8:	tstls	r1, fp, lsl #2
    84fc:			; <UNDEFINED> instruction: 0x462826fc
    8500:			; <UNDEFINED> instruction: 0xf974f7ff
    8504:	strtmi	r9, [r8], -r1, lsl #18
    8508:			; <UNDEFINED> instruction: 0xf88d2201
    850c:			; <UNDEFINED> instruction: 0xf7ff600b
    8510:	stmdbls	r1, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    8514:	andcs	r4, r1, #40, 12	; 0x2800000
    8518:	andmi	pc, fp, sp, lsl #17
    851c:			; <UNDEFINED> instruction: 0xf966f7ff
    8520:	strtmi	r4, [r2], -ip, lsl #16
    8524:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    8528:	blx	fec4453c <__printf_chk@plt+0xfec41cf4>
    852c:	blmi	19ad5c <__printf_chk@plt+0x198514>
    8530:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8534:	blls	e25a4 <__printf_chk@plt+0xdfd5c>
    8538:	qaddle	r4, sl, r1
    853c:	ldcllt	0, cr11, [r0, #-16]!
    8540:	ldmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8544:	andeq	r8, r1, r0, asr r8
    8548:	ldrdeq	r0, [r0], -r8
    854c:	andeq	r8, r1, r6, asr #16
    8550:	andeq	r0, r0, r4, ror #4
    8554:	andeq	r5, r0, sl, ror r6
    8558:	strdeq	r8, [r1], -r4
    855c:	mvnsmi	lr, sp, lsr #18
    8560:	stmdavc	r2, {r1, r2, r3, r7, ip, sp, pc}
    8564:	blmi	b5a61c <__printf_chk@plt+0xb57dd4>
    8568:	cfstrsmi	mvf4, [sp, #-480]!	; 0xfffffe20
    856c:	ldrbtmi	r5, [sp], #-2243	; 0xfffff73d
    8570:	ldmdavs	fp, {r2, r3, r5, fp, lr}
    8574:			; <UNDEFINED> instruction: 0xf04f930d
    8578:			; <UNDEFINED> instruction: 0xf8d50300
    857c:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    8580:	tsteq	fp, #3	; <UNPREDICTABLE>
    8584:	mlasle	r6, r3, r2, r4
    8588:	ldrtle	r0, [r4], #-1875	; 0xfffff8ad
    858c:	ldreq	pc, [fp], #-2
    8590:	teqmi	r8, r5, asr #17	; <UNPREDICTABLE>
    8594:	eorsle	r2, r9, r0, lsl #18
    8598:	ldrbtcs	r4, [pc], r3, lsr #22
    859c:	strcs	r2, [r2, #-1793]!	; 0xfffff8ff
    85a0:			; <UNDEFINED> instruction: 0xf04f4632
    85a4:	stmiapl	r0, {r4, r5, r6, r7, fp}^
    85a8:	stmib	sp, {r5, r8, r9, fp, lr}^
    85ac:	ldrbtmi	r5, [fp], #-1792	; 0xfffff900
    85b0:	movwls	r9, #37890	; 0x9402
    85b4:			; <UNDEFINED> instruction: 0x96034619
    85b8:			; <UNDEFINED> instruction: 0xf8cd23fa
    85bc:			; <UNDEFINED> instruction: 0xf7ff8010
    85c0:	strls	pc, [r3, #-2379]	; 0xfffff6b5
    85c4:	movwcs	r9, #36105	; 0x8d09
    85c8:			; <UNDEFINED> instruction: 0x4619463a
    85cc:	stmdage	fp, {r2, r8, r9, sl, ip, pc}
    85d0:			; <UNDEFINED> instruction: 0xf8cd27fa
    85d4:			; <UNDEFINED> instruction: 0x9606801c
    85d8:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    85dc:	strls	r9, [r2, -r5, lsl #8]
    85e0:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    85e4:			; <UNDEFINED> instruction: 0xf10d203e
    85e8:	andcs	r0, r5, #-2147483637	; 0x8000000b
    85ec:	mcrr2	0, 0, pc, ip, cr3	; <UNPREDICTABLE>
    85f0:			; <UNDEFINED> instruction: 0xf0032000
    85f4:	bmi	3c6920 <__printf_chk@plt+0x3c40d8>
    85f8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    85fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8600:	subsmi	r9, sl, sp, lsl #22
    8604:	andlt	sp, lr, r5, lsl #2
    8608:	ldrhhi	lr, [r0, #141]!	; 0x8d
    860c:	streq	pc, [r4], #-68	; 0xffffffbc
    8610:			; <UNDEFINED> instruction: 0xf7f9e7c2
    8614:	svclt	0x0000efca
    8618:			; <UNDEFINED> instruction: 0x000187bc
    861c:	ldrdeq	r0, [r0], -r8
    8620:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    8624:	andeq	r8, r1, r6, lsr #15
    8628:	andeq	r0, r0, r4, ror #4
    862c:	ldrdeq	r6, [r0], -lr
    8630:	andeq	r8, r1, sl, lsr #14
    8634:	subcs	r4, ip, #4, 18	; 0x10000
    8638:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    863c:	blmi	119828 <__printf_chk@plt+0x116fe0>
    8640:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    8644:	svc	0x0092f7f9
    8648:	andeq	r6, r0, r4, ror #26
    864c:	andeq	r6, r0, r4, lsr #17
    8650:	andeq	r6, r0, lr, lsl sp
    8654:			; <UNDEFINED> instruction: 0xf7feb510
    8658:			; <UNDEFINED> instruction: 0x4c10fa09
    865c:	stc2	7, cr15, [r0], #-1008	; 0xfffffc10
    8660:	addvc	pc, r0, #1325400064	; 0x4f000000
    8664:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    8668:	eorseq	pc, r4, r4, lsl #2
    866c:	movvc	pc, #4, 10	; 0x1000000
    8670:	teqcc	ip, r4, asr #17	; <UNPREDICTABLE>
    8674:	svc	0x0018f7f9
    8678:	movwcs	r2, #21021	; 0x521d
    867c:	andcs	r7, r1, #570425344	; 0x22000000
    8680:	movwcs	r7, #1571	; 0x623
    8684:	stmib	r4, {r1, r5, sp, lr}^
    8688:	stmib	r4, {r4, r7, r8, r9, ip, sp}^
    868c:	stmib	r4, {r1, r4, r7, r8, r9, ip, sp}^
    8690:	eorvc	r3, r3, #148, 6	; 0x50000002
    8694:	subscc	pc, r8, #196, 16	; 0xc40000
    8698:	svclt	0x0000bd10
    869c:	andeq	r9, r1, r6, lsr #29
    86a0:	blmi	334d4c <__printf_chk@plt+0x332504>
    86a4:	strmi	r4, [r3], #-1147	; 0xfffffb85
    86a8:	subsne	pc, ip, #9633792	; 0x930000
    86ac:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
    86b0:	ldrbeq	fp, [sl, -r9, lsl #18]
    86b4:	ldreq	sp, [sl, -ip, lsl #8]
    86b8:	bmi	1fd6e8 <__printf_chk@plt+0x1faea0>
    86bc:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    86c0:	ldrbtmi	r3, [sl], #-257	; 0xfffffeff
    86c4:			; <UNDEFINED> instruction: 0xf8824402
    86c8:			; <UNDEFINED> instruction: 0xf8823034
    86cc:			; <UNDEFINED> instruction: 0xe62d125c
    86d0:	svclt	0x00004770
    86d4:	andeq	r9, r1, r8, ror #28
    86d8:	andeq	r9, r1, sl, asr #28
    86dc:	blmi	3b4e28 <__printf_chk@plt+0x3b25e0>
    86e0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    86e4:			; <UNDEFINED> instruction: 0xf8934403
    86e8:			; <UNDEFINED> instruction: 0xf8932034
    86ec:			; <UNDEFINED> instruction: 0xf002125c
    86f0:	movwmi	r0, #50180	; 0xc404
    86f4:	ldreq	sp, [r4, -fp]
    86f8:			; <UNDEFINED> instruction: 0xf022d509
    86fc:	tstcc	r1, r8, lsl #4
    8700:	eorscs	pc, r4, r3, lsl #17
    8704:	subsne	pc, ip, #8585216	; 0x830000
    8708:	blmi	146884 <__printf_chk@plt+0x14403c>
    870c:			; <UNDEFINED> instruction: 0xf85de654
    8710:	ldrbmi	r4, [r0, -r4, lsl #22]!
    8714:	svclt	0x0000e650
    8718:	andeq	r9, r1, sl, lsr #28
    871c:	blmi	334dc8 <__printf_chk@plt+0x332580>
    8720:	strmi	r4, [r3], #-1147	; 0xfffffb85
    8724:	cmpne	ip, #9633792	; 0x930000	; <UNPREDICTABLE>
    8728:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
    872c:	ldrbeq	fp, [sl, r9, lsl #18]
    8730:	ldreq	sp, [sl, ip, lsl #8]
    8734:	bmi	1fd764 <__printf_chk@plt+0x1faf1c>
    8738:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    873c:	ldrbtmi	r3, [sl], #-257	; 0xfffffeff
    8740:			; <UNDEFINED> instruction: 0xf8824402
    8744:			; <UNDEFINED> instruction: 0xf8823034
    8748:			; <UNDEFINED> instruction: 0xe67b135c
    874c:	svclt	0x00004770
    8750:	andeq	r9, r1, ip, ror #27
    8754:	andeq	r9, r1, lr, asr #27
    8758:	blmi	3b4ea4 <__printf_chk@plt+0x3b265c>
    875c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    8760:			; <UNDEFINED> instruction: 0xf8934403
    8764:			; <UNDEFINED> instruction: 0xf8932034
    8768:			; <UNDEFINED> instruction: 0xf002135c
    876c:	movwmi	r0, #50177	; 0xc401
    8770:	ldreq	sp, [r4, fp]
    8774:			; <UNDEFINED> instruction: 0xf022d509
    8778:	tstcc	r1, r2, lsl #4
    877c:	eorscs	pc, r4, r3, lsl #17
    8780:	cmpne	ip, #8585216	; 0x830000	; <UNPREDICTABLE>
    8784:	blmi	146900 <__printf_chk@plt+0x1440b8>
    8788:			; <UNDEFINED> instruction: 0xf85de6a2
    878c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    8790:	svclt	0x0000e69e
    8794:	andeq	r9, r1, lr, lsr #27
    8798:			; <UNDEFINED> instruction: 0x4604b538
    879c:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    87a0:			; <UNDEFINED> instruction: 0xf8934403
    87a4:			; <UNDEFINED> instruction: 0xf893125c
    87a8:	orrslt	r2, r9, r4, lsr r0
    87ac:	sbclt	r1, r0, #72, 28	; 0x480
    87b0:	subseq	pc, ip, #8585216	; 0x830000
    87b4:			; <UNDEFINED> instruction: 0x0750b170
    87b8:	stmdbcc	r2, {r2, r8, sl, ip, lr, pc}
    87bc:			; <UNDEFINED> instruction: 0xf883b2c9
    87c0:	teqlt	r9, ip, asr r2
    87c4:			; <UNDEFINED> instruction: 0xf0424821
    87c8:	ldrbtmi	r0, [r8], #-516	; 0xfffffdfc
    87cc:			; <UNDEFINED> instruction: 0xf8844404
    87d0:	ldclt	0, cr2, [r8, #-208]!	; 0xffffff30
    87d4:	ldrbtle	r0, [r5], #1811	; 0x713
    87d8:	stmdale	r8!, {r1, r2, sl, fp, sp}
    87dc:			; <UNDEFINED> instruction: 0xf004e8df
    87e0:	strteq	r0, [r7], #-1028	; 0xfffffbfc
    87e4:	andseq	r0, sl, r7, lsr #20
    87e8:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    87ec:	vmovne	s18, s19, r6, r8
    87f0:	addsvs	r6, r9, #24, 4	; 0x80000001
    87f4:			; <UNDEFINED> instruction: 0x46204d17
    87f8:	andeq	pc, r8, #66	; 0x42
    87fc:	strtmi	r4, [r5], #-1149	; 0xfffffb83
    8800:	eorscs	pc, r4, r5, lsl #17
    8804:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    8808:			; <UNDEFINED> instruction: 0xf0022000
    880c:			; <UNDEFINED> instruction: 0xf895ffbd
    8810:			; <UNDEFINED> instruction: 0xe7d72034
    8814:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    8818:	tstlt	r9, r9, asr r8
    881c:	subsvs	r2, r9, r0, lsl #2
    8820:			; <UNDEFINED> instruction: 0xf0224b0e
    8824:	ldrbtmi	r0, [fp], #-524	; 0xfffffdf4
    8828:	eorscs	pc, sl, r3, lsl #17
    882c:	stcmi	13, cr11, [ip, #-224]	; 0xffffff20
    8830:	movwcs	r4, #5664	; 0x1620
    8834:	strtmi	r4, [r5], #-1149	; 0xfffffb83
    8838:	subscc	pc, ip, #8716288	; 0x850000
    883c:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    8840:	mlascs	r4, r5, r8, pc	; <UNPREDICTABLE>
    8844:	svclt	0x0000e7be
    8848:	andeq	r9, r1, lr, ror #26
    884c:	andeq	r9, r1, r2, asr #26
    8850:	andeq	r9, r1, r2, lsr #26
    8854:	andeq	r9, r1, r0, lsl sp
    8858:	strdeq	r9, [r1], -r6
    885c:	andeq	r9, r1, r6, ror #25
    8860:	ldrdeq	r9, [r1], -r8
    8864:	ldrlt	r4, [r0, #-2866]	; 0xfffff4ce
    8868:	strmi	r4, [r3], #-1147	; 0xfffffb85
    886c:			; <UNDEFINED> instruction: 0xf8934604
    8870:			; <UNDEFINED> instruction: 0xf893125c
    8874:			; <UNDEFINED> instruction: 0xb1a92034
    8878:	sbclt	r1, r0, #72, 28	; 0x480
    887c:	subseq	pc, ip, #8585216	; 0x830000
    8880:	ldrbeq	fp, [r0, -r0, lsl #3]
    8884:	stmdbcc	r2, {r2, sl, ip, lr, pc}
    8888:			; <UNDEFINED> instruction: 0xf883b2c9
    888c:	cmplt	r9, ip, asr r2
    8890:	eorle	r2, r1, r6, lsl #24
    8894:			; <UNDEFINED> instruction: 0xf0224827
    8898:	ldrbtmi	r0, [r8], #-516	; 0xfffffdfc
    889c:			; <UNDEFINED> instruction: 0xf8844404
    88a0:	ldclt	0, cr2, [r0, #-208]	; 0xffffff30
    88a4:	ldrble	r0, [r3, #1811]!	; 0x713
    88a8:	eorle	r2, r4, r3, lsl #24
    88ac:	eorle	r2, lr, r6, lsl #24
    88b0:	eorle	r2, r5, r1, lsl #24
    88b4:			; <UNDEFINED> instruction: 0xf0224b20
    88b8:	ldrbeq	r0, [r2, -r8, lsl #2]
    88bc:	strtmi	r4, [r3], #-1147	; 0xfffffb85
    88c0:	eorsne	pc, r4, r3, lsl #17
    88c4:	andcs	sp, r0, r0, lsr r4
    88c8:			; <UNDEFINED> instruction: 0xff5ef002
    88cc:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    88d0:			; <UNDEFINED> instruction: 0xf8934423
    88d4:			; <UNDEFINED> instruction: 0xe7dd2034
    88d8:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    88dc:	tstlt	sl, sl, asr r8
    88e0:	subsvs	r2, sl, r0, lsl #4
    88e4:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    88e8:	mlascs	sl, r3, r8, pc	; <UNPREDICTABLE>
    88ec:	rscseq	pc, r7, #2
    88f0:	eorscs	pc, sl, r3, lsl #17
    88f4:	blmi	542834 <__printf_chk@plt+0x53ffec>
    88f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    88fc:	sbcsle	r2, r9, r0, lsl #22
    8900:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    8904:	vmovne	s18, s19, r6, r8
    8908:	addsvs	r6, r9, #24, 4	; 0x80000001
    890c:	blmi	44285c <__printf_chk@plt+0x440014>
    8910:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8914:	tstcs	r0, r9, lsl #2
    8918:	blmi	3a0a84 <__printf_chk@plt+0x39e23c>
    891c:	andeq	pc, ip, #34	; 0x22
    8920:			; <UNDEFINED> instruction: 0xf883447b
    8924:	ldclt	0, cr2, [r0, #-232]	; 0xffffff18
    8928:			; <UNDEFINED> instruction: 0xf7ff4620
    892c:	strb	pc, [sl, r5, asr #26]	; <UNPREDICTABLE>
    8930:	andeq	r9, r1, r4, lsr #25
    8934:	andeq	r9, r1, r2, ror ip
    8938:	andeq	r9, r1, r0, asr ip
    893c:	andeq	r9, r1, lr, lsr ip
    8940:	andeq	r9, r1, r2, lsr ip
    8944:	andeq	r9, r1, r6, lsr #24
    8948:	andeq	r9, r1, r0, ror r3
    894c:	andeq	r9, r1, sl, lsl #24
    8950:	strdeq	r9, [r1], -ip
    8954:	andeq	r9, r1, ip, ror #23
    8958:	stmdbcs	r0, {r3, r5, r9, fp, lr}
    895c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    8960:	mvnsmi	lr, #737280	; 0xb4000
    8964:	ldmpl	r3, {r2, r9, sl, lr}^
    8968:	stmdami	r6!, {r0, r2, r3, r7, ip, sp, pc}
    896c:	movwls	r6, #47131	; 0xb81b
    8970:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8974:	cfldrsle	mvf4, [sl, #-480]!	; 0xfffffe20
    8978:	ldrbtcs	r4, [pc], r3, lsr #26
    897c:	ldrtmi	r7, [r2], -r7, lsr #16
    8980:	ldrbtmi	r4, [sp], #-2850	; 0xfffff4de
    8984:	ldmeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    8988:	ldmibeq	lr!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    898c:	stmiapl	r0, {r0, r3, r5, r9, sl, lr}^
    8990:	stmib	sp, {r1, r3, r4, r5, r6, r7, r8, r9, sp}^
    8994:	strcs	r7, [r2, -r2, lsl #12]!
    8998:	andshi	pc, r0, sp, asr #17
    899c:	andls	pc, r4, sp, asr #17
    89a0:			; <UNDEFINED> instruction: 0xf7fe9700
    89a4:			; <UNDEFINED> instruction: 0xf894ff59
    89a8:	movwcs	ip, #32768	; 0x8000
    89ac:	ldrmi	r2, [r9], -r1, lsl #4
    89b0:	ldrbtcs	sl, [sl], #2057	; 0x809
    89b4:	stmdavs	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    89b8:	andsls	pc, r0, sp, asr #17
    89bc:	strls	r9, [r1], -r3, lsl #14
    89c0:			; <UNDEFINED> instruction: 0xf8cd9500
    89c4:	strls	ip, [r2], #-20	; 0xffffffec
    89c8:	mrc	7, 4, APSR_nzcv, cr14, cr9, {7}
    89cc:	msreq	CPSR_sx, sp, lsl #2
    89d0:	eorscs	r2, lr, r5, lsl #4
    89d4:	blx	16449e8 <__printf_chk@plt+0x16421a0>
    89d8:	blmi	25b214 <__printf_chk@plt+0x2589cc>
    89dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89e0:	blls	2e2a50 <__printf_chk@plt+0x2e0208>
    89e4:	qaddle	r4, sl, r7
    89e8:	pop	{r0, r2, r3, ip, sp, pc}
    89ec:	stmdami	r9, {r4, r5, r6, r7, r8, r9, pc}
    89f0:			; <UNDEFINED> instruction: 0xf7f94478
    89f4:	strb	lr, [pc, r2, lsr #26]!
    89f8:	ldcl	7, cr15, [r6, #996]	; 0x3e4
    89fc:	andeq	r8, r1, r6, asr #7
    8a00:	ldrdeq	r0, [r0], -r8
    8a04:			; <UNDEFINED> instruction: 0x000183b0
    8a08:	andeq	r6, r0, sl, lsl #22
    8a0c:	andeq	r0, r0, r4, ror #4
    8a10:	andeq	r8, r1, r8, asr #6
    8a14:	strdeq	r6, [r0], -r4
    8a18:	vstrle.16	s4, [r0, #-0]	; <UNPREDICTABLE>
    8a1c:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    8a20:			; <UNDEFINED> instruction: 0xf7f94478
    8a24:	svclt	0x0000bd07
    8a28:	ldrdeq	r6, [r0], -ip
    8a2c:	stmdbcs	r0, {r3, r5, r9, fp, lr}
    8a30:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    8a34:	mvnsmi	lr, #737280	; 0xb4000
    8a38:	ldmpl	r3, {r2, r9, sl, lr}^
    8a3c:	stmdami	r6!, {r0, r2, r3, r7, ip, sp, pc}
    8a40:	movwls	r6, #47131	; 0xb81b
    8a44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a48:	cfldrsle	mvf4, [sl, #-480]!	; 0xfffffe20
    8a4c:	ldrbtcs	r4, [pc], r3, lsr #26
    8a50:	ldrtmi	r7, [r2], -r7, lsr #16
    8a54:	ldrbtmi	r4, [sp], #-2850	; 0xfffff4de
    8a58:	ldmeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    8a5c:	ldmibeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    8a60:	stmiapl	r0, {r0, r3, r5, r9, sl, lr}^
    8a64:	stmib	sp, {r1, r3, r4, r5, r6, r7, r8, r9, sp}^
    8a68:	strcs	r7, [r2, -r2, lsl #12]!
    8a6c:	andshi	pc, r0, sp, asr #17
    8a70:	andls	pc, r4, sp, asr #17
    8a74:			; <UNDEFINED> instruction: 0xf7fe9700
    8a78:			; <UNDEFINED> instruction: 0xf894feef
    8a7c:	movwcs	ip, #32768	; 0x8000
    8a80:	ldrmi	r2, [r9], -r1, lsl #4
    8a84:	ldrbtcs	sl, [sl], #2057	; 0x809
    8a88:	stmdavs	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8a8c:	andsls	pc, r0, sp, asr #17
    8a90:	strls	r9, [r1], -r3, lsl #14
    8a94:			; <UNDEFINED> instruction: 0xf8cd9500
    8a98:	strls	ip, [r2], #-20	; 0xffffffec
    8a9c:	mrc	7, 1, APSR_nzcv, cr4, cr9, {7}
    8aa0:	msreq	CPSR_sx, sp, lsl #2
    8aa4:	eorscs	r2, lr, r5, lsl #4
    8aa8:			; <UNDEFINED> instruction: 0xf9eef003
    8aac:	blmi	25b2e8 <__printf_chk@plt+0x258aa0>
    8ab0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ab4:	blls	2e2b24 <__printf_chk@plt+0x2e02dc>
    8ab8:	qaddle	r4, sl, r7
    8abc:	pop	{r0, r2, r3, ip, sp, pc}
    8ac0:	stmdami	r9, {r4, r5, r6, r7, r8, r9, pc}
    8ac4:			; <UNDEFINED> instruction: 0xf7f94478
    8ac8:			; <UNDEFINED> instruction: 0xe7efecb8
    8acc:	stcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    8ad0:	strdeq	r8, [r1], -r2
    8ad4:	ldrdeq	r0, [r0], -r8
    8ad8:	ldrdeq	r8, [r1], -ip
    8adc:	andeq	r6, r0, r6, lsr sl
    8ae0:	andeq	r0, r0, r4, ror #4
    8ae4:	andeq	r8, r1, r4, ror r2
    8ae8:	andeq	r6, r0, r0, asr r9
    8aec:	vstrle.16	s4, [r0, #-0]	; <UNPREDICTABLE>
    8af0:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    8af4:			; <UNDEFINED> instruction: 0xf7f94478
    8af8:	svclt	0x0000bc9d
    8afc:	andeq	r6, r0, r8, lsr r9
    8b00:	tstle	r1, r1, lsl #18
    8b04:	str	r4, [r9, #-1553]!	; 0xfffff9ef
    8b08:	svclt	0x00004770
    8b0c:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    8b10:			; <UNDEFINED> instruction: 0xb123689b
    8b14:	andle	r2, r9, r1, lsl #22
    8b18:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    8b1c:	bmi	200b28 <__printf_chk@plt+0x1fe2e0>
    8b20:	stmdbmi	r7, {r1, r3, r4, r5, r6, sl, lr}
    8b24:	ldrbtmi	r2, [r9], #-1
    8b28:	mcrlt	7, 4, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8b2c:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    8b30:	svclt	0x0000e7f7
    8b34:	andeq	r9, r1, sl, asr r1
    8b38:	andeq	r6, r0, r2, asr #18
    8b3c:	andeq	r6, r0, r4, lsr #18
    8b40:	andeq	r6, r0, lr, lsr r9
    8b44:	andeq	r6, r0, r6, lsr #18
    8b48:	blmi	bdb408 <__printf_chk@plt+0xbd8bc0>
    8b4c:	stmdbmi	pc!, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8b50:	addlt	fp, lr, r0, ror r5
    8b54:	usatcs	r5, #16, r3, asr #17
    8b58:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}
    8b5c:			; <UNDEFINED> instruction: 0xf04f930d
    8b60:	blmi	ac9768 <__printf_chk@plt+0xac6f20>
    8b64:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    8b68:	ldmdapl	r8, {r0, r1, r2, r4, r5, ip, lr, pc}^
    8b6c:			; <UNDEFINED> instruction: 0x21222403
    8b70:	strne	lr, [r0], #-2509	; 0xfffff633
    8b74:	strcs	r4, [r0, #-2343]	; 0xfffff6d9
    8b78:	andls	r2, r5, #-402653181	; 0xe8000003
    8b7c:			; <UNDEFINED> instruction: 0x96064479
    8b80:	stmib	sp, {r2, r8, sl, ip, pc}^
    8b84:			; <UNDEFINED> instruction: 0xf7fe5402
    8b88:	bmi	90852c <__printf_chk@plt+0x905ce4>
    8b8c:	ldrmi	r2, [r9], -sl, lsl #6
    8b90:	ldrbtmi	r2, [sl], #-255	; 0xffffff01
    8b94:	andls	r9, r0, #100663296	; 0x6000000
    8b98:	andcs	r2, r0, #240, 8	; 0xf0000000
    8b9c:	andls	r9, r8, r9, lsl #8
    8ba0:	andls	r2, r1, r3, lsl #12
    8ba4:	andls	r2, r7, #142606336	; 0x8800000
    8ba8:	andls	sl, r5, #655360	; 0xa0000
    8bac:	andcs	r2, r1, #-100663296	; 0xfa000000
    8bb0:	stmib	sp, {r2, r9, sl, ip, pc}^
    8bb4:			; <UNDEFINED> instruction: 0xf7f94502
    8bb8:	andcs	lr, r7, #168, 26	; 0x2a00
    8bbc:	msreq	CPSR_fx, sp, lsl #2
    8bc0:			; <UNDEFINED> instruction: 0xf003203e
    8bc4:	bmi	587150 <__printf_chk@plt+0x584908>
    8bc8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    8bcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8bd0:	subsmi	r9, sl, sp, lsl #22
    8bd4:	andlt	sp, lr, r3, lsl r1
    8bd8:	ldmdapl	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    8bdc:			; <UNDEFINED> instruction: 0x21222503
    8be0:	strne	lr, [r0, #-2509]	; 0xfffff633
    8be4:	strcs	r4, [r2], #-2318	; 0xfffff6f2
    8be8:	andls	r9, r2, r4
    8bec:			; <UNDEFINED> instruction: 0x46184479
    8bf0:	strcs	lr, [r5], -sp, asr #19
    8bf4:	strls	r2, [r3], #-1018	; 0xfffffc06
    8bf8:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    8bfc:			; <UNDEFINED> instruction: 0xf7f9e7c5
    8c00:	svclt	0x0000ecd4
    8c04:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    8c08:	ldrdeq	r0, [r0], -r8
    8c0c:	andeq	r0, r0, r4, ror #4
    8c10:	andeq	r8, r1, r0, asr #3
    8c14:	andeq	r6, r0, ip, lsl #18
    8c18:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8c1c:	andeq	r8, r1, sl, asr r1
    8c20:	muleq	r0, ip, r8
    8c24:	stmdacs	r0, {r3, r9, fp, lr}
    8c28:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8c2c:	tstcs	r0, r8, lsl pc
    8c30:	svclt	0x0008447b
    8c34:			; <UNDEFINED> instruction: 0xf8922102
    8c38:	addsvs	r2, r9, r6, asr r0
    8c3c:	strle	r0, [r0], #-2003	; 0xfffff82d
    8c40:			; <UNDEFINED> instruction: 0xf7ff4770
    8c44:	svclt	0x0000bf81
    8c48:	andeq	r9, r1, r2, ror #17
    8c4c:	andeq	r9, r1, r8, lsr r0
    8c50:			; <UNDEFINED> instruction: 0xf64f4b06
    8c54:	vrshr.s64	q9, <illegal reg q15.5>, #64
    8c58:	ldrbtmi	r3, [fp], #-546	; 0xfffffdde
    8c5c:	msrmi	(UNDEF: 100), r3
    8c60:	strbtcs	pc, [r0], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    8c64:	ldrbne	pc, [ip], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    8c68:	svclt	0x00004770
    8c6c:			; <UNDEFINED> instruction: 0x000198b2
    8c70:	mrcmi	4, 0, fp, cr15, cr0, {3}
    8c74:			; <UNDEFINED> instruction: 0xf506447e
    8c78:			; <UNDEFINED> instruction: 0xf8d6649c
    8c7c:			; <UNDEFINED> instruction: 0xf103345c
    8c80:	adcmi	r0, r5, #8, 10	; 0x2000000
    8c84:	sbclt	sp, r0, #3276800	; 0x320000
    8c88:	ldmcs	pc!, {r2, r3, r4, r6, sl, fp, ip}^	; <UNPREDICTABLE>
    8c8c:	ldrbmi	pc, [ip], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
    8c90:	sbclt	r7, r9, #24
    8c94:			; <UNDEFINED> instruction: 0xf8d6bf08
    8c98:	sbcslt	r3, r2, #92, 8	; 0x5c000000
    8c9c:	mrrcne	15, 0, fp, ip, cr2
    8ca0:	ldrbmi	pc, [ip], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
    8ca4:	ldmibcs	pc!, {r3, r4, ip, sp, lr}^	; <UNPREDICTABLE>
    8ca8:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    8cac:	ldrbeq	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    8cb0:	streq	pc, [r1], #-256	; 0xffffff00
    8cb4:	ldrbmi	pc, [ip], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    8cb8:	svclt	0x00027001
    8cbc:	ldrbeq	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    8cc0:			; <UNDEFINED> instruction: 0xf8c31c44
    8cc4:	blmi	319e3c <__printf_chk@plt+0x3175f4>
    8cc8:	andvc	fp, r1, r8, lsl #30
    8ccc:	ldrbtmi	r2, [fp], #-2815	; 0xfffff501
    8cd0:	ldrbne	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    8cd4:	andeq	pc, r1, r1, lsl #2
    8cd8:	ldrbeq	pc, [ip], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    8cdc:	svclt	0x0001700a
    8ce0:	ldrbne	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    8ce4:			; <UNDEFINED> instruction: 0xf8c31c48
    8ce8:	andvc	r0, sl, ip, asr r4
    8cec:			; <UNDEFINED> instruction: 0x4770bc70
    8cf0:	muleq	r1, r8, r8
    8cf4:	andeq	r9, r1, r2, ror #16
    8cf8:	andeq	r9, r1, lr, lsr r8
    8cfc:	rscscs	r4, pc, r4, lsl r9	; <UNPREDICTABLE>
    8d00:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    8d04:			; <UNDEFINED> instruction: 0xf50122f0
    8d08:			; <UNDEFINED> instruction: 0xf8d1668c
    8d0c:	cfldrsmi	mvf3, [r1, #-368]	; 0xfffffe90
    8d10:			; <UNDEFINED> instruction: 0xf8c11c5c
    8d14:	andsvc	r4, r8, ip, asr r4
    8d18:			; <UNDEFINED> instruction: 0xf8d1447d
    8d1c:	cfldrdne	mvd3, [r8], {92}	; 0x5c
    8d20:	ldrbeq	pc, [ip], #-2241	; 0xfffff73f	; <UNPREDICTABLE>
    8d24:			; <UNDEFINED> instruction: 0xf8d1701a
    8d28:	blne	fe919ea0 <__printf_chk@plt+0xfe917658>
    8d2c:	stcle	12, cr2, [r0], {6}
    8d30:	mcrne	13, 5, fp, cr2, cr0, {3}
    8d34:	msrmi	(UNDEF: 98), r1
    8d38:			; <UNDEFINED> instruction: 0xf003203e
    8d3c:	blmi	1c6fd8 <__printf_chk@plt+0x1c4790>
    8d40:	ldrtmi	r4, [r1], -r2, lsr #12
    8d44:	pop	{r3, r5, r6, r7, fp, ip, lr}
    8d48:			; <UNDEFINED> instruction: 0xf7fe4070
    8d4c:	svclt	0x0000bd4f
    8d50:	andeq	r9, r1, sl, lsl #16
    8d54:	andeq	r8, r1, ip
    8d58:	andeq	r0, r0, r4, ror #4
    8d5c:			; <UNDEFINED> instruction: 0xf64fb5f8
    8d60:	blmi	651964 <__printf_chk@plt+0x64f11c>
    8d64:	eorcc	pc, r2, #192, 4
    8d68:	ldrbtmi	r4, [fp], #-3352	; 0xfffff2e8
    8d6c:	vqshl.s8	q2, <illegal reg q14.5>, <illegal reg q1.5>
    8d70:	vshl.s8	q2, q14, <illegal reg q9.5>
    8d74:			; <UNDEFINED> instruction: 0xf50556c4
    8d78:	vqrshl.s8	d6, d12, d19
    8d7c:			; <UNDEFINED> instruction: 0xf8c34164
    8d80:			; <UNDEFINED> instruction: 0xf8c32460
    8d84:	stmdavs	r3!, {r2, r3, r4, r6, sl, ip}^
    8d88:	ldmdavc	sl, {r0, r1, r5, r7, r8, ip, sp, pc}
    8d8c:	addsmi	r7, r3, #2293760	; 0x230000
    8d90:			; <UNDEFINED> instruction: 0x4617d010
    8d94:	eorvc	r4, r2, r1, lsl r6
    8d98:	bvc	19f51c8 <__printf_chk@plt+0x19f2980>
    8d9c:	blne	18da688 <__printf_chk@plt+0x18d7e40>
    8da0:	adccs	pc, fp, sl, asr #12
    8da4:	adccs	pc, sl, sl, asr #13
    8da8:	addsne	r7, fp, r7, lsr #4
    8dac:			; <UNDEFINED> instruction: 0xf003fb00
    8db0:			; <UNDEFINED> instruction: 0xff5ef7ff
    8db4:	adcsmi	r3, r4, #12, 8	; 0xc000000
    8db8:			; <UNDEFINED> instruction: 0xf7ffd1e5
    8dbc:	pop	{r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8dc0:	strdcs	r4, [r1], -r8
    8dc4:	stcllt	0, cr15, [r0], #8
    8dc8:	andeq	r9, r1, r2, lsr #15
    8dcc:	andeq	r9, r1, r0, lsr #15
    8dd0:	mvnsmi	lr, #737280	; 0xb4000
    8dd4:	blmi	17931e4 <__printf_chk@plt+0x179099c>
    8dd8:			; <UNDEFINED> instruction: 0xf64f4681
    8ddc:	vrshr.s64	q9, <illegal reg q15.5>, #64
    8de0:	ldrbtmi	r3, [fp], #-546	; 0xfffffdde
    8de4:	rsbmi	pc, r4, r3, lsl #4
    8de8:	strbtcs	pc, [r0], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    8dec:	ldrbeq	pc, [ip], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    8df0:	cdpmi	13, 5, cr13, cr8, cr2, {3}
    8df4:	svcmi	0x00581ccd
    8df8:	streq	pc, [r3], #-265	; 0xfffffef7
    8dfc:	ldrsbhi	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    8e00:	ldrbtmi	r4, [pc], #-1150	; 8e08 <__printf_chk@plt+0x65c0>
    8e04:	strd	r4, [r3], #-72	; 0xffffffb8
    8e08:			; <UNDEFINED> instruction: 0xf814220c
    8e0c:	blx	bbe1a <__printf_chk@plt+0xb95d2>
    8e10:			; <UNDEFINED> instruction: 0xf0016200
    8e14:			; <UNDEFINED> instruction: 0xf8920383
    8e18:	strbmi	lr, [r6, #1248]!	; 0x4e0
    8e1c:	blcs	fe0fcfdc <__printf_chk@plt+0xfe0fa794>
    8e20:			; <UNDEFINED> instruction: 0xf001bf04
    8e24:			; <UNDEFINED> instruction: 0xf804017f
    8e28:	tstcs	ip, r2, lsl #24
    8e2c:	tstvc	r0, r1, lsl #22	; <UNPREDICTABLE>
    8e30:	strbtcs	pc, [r8], #2193	; 0x891	; <UNPREDICTABLE>
    8e34:	andeq	pc, r3, #2
    8e38:	addeq	pc, r0, #66	; 0x42
    8e3c:			; <UNDEFINED> instruction: 0xd070429a
    8e40:	strbtcs	pc, [r9], #2193	; 0x891	; <UNPREDICTABLE>
    8e44:	orreq	pc, r0, #35	; 0x23
    8e48:	stceq	0, cr15, [r3], {2}
    8e4c:	blle	25a4c4 <__printf_chk@plt+0x257c7c>
    8e50:	stc	8, cr15, [r2], {20}
    8e54:	cdpeq	0, 7, cr15, cr15, cr14, {3}
    8e58:	strbt	pc, [r8], #2177	; 0x881	; <UNPREDICTABLE>
    8e5c:	stc	8, cr15, [r1], {20}
    8e60:	strbt	pc, [r0], #2177	; 0x881	; <UNPREDICTABLE>
    8e64:	suble	r2, pc, r3, lsl #22
    8e68:	andcs	r4, ip, #62464	; 0xf400
    8e6c:	blx	9a062 <__printf_chk@plt+0x9781a>
    8e70:			; <UNDEFINED> instruction: 0xf8933300
    8e74:	movwcs	r1, #50408	; 0xc4e8
    8e78:	movwhi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    8e7c:	strbtcs	pc, [r0], #2195	; 0x893	; <UNPREDICTABLE>
    8e80:	mrc2	7, 7, pc, cr6, cr15, {7}
    8e84:	bl	255e98 <__printf_chk@plt+0x253650>
    8e88:	blne	6c9aa4 <__printf_chk@plt+0x6c725c>
    8e8c:	vldrle	d2, [r3, #-8]
    8e90:	stceq	8, cr15, [r3], {20}
    8e94:	rscsle	r2, r5, r0, lsl #16
    8e98:			; <UNDEFINED> instruction: 0xf8142812
    8e9c:	ldcle	12, cr1, [r3, #8]!
    8ea0:	rscle	r0, pc, r9, lsl #15
    8ea4:	strcc	r2, [r3], #-512	; 0xfffffe00
    8ea8:			; <UNDEFINED> instruction: 0xf7ff4611
    8eac:	bl	288a38 <__printf_chk@plt+0x2861f0>
    8eb0:	blne	6c9acc <__printf_chk@plt+0x6c7284>
    8eb4:	vstmiale	fp!, {d18}
    8eb8:			; <UNDEFINED> instruction: 0xff20f7ff
    8ebc:	strcs	r4, [r0, #-2089]	; 0xfffff7d7
    8ec0:			; <UNDEFINED> instruction: 0xf5004478
    8ec4:			; <UNDEFINED> instruction: 0xf500639f
    8ec8:			; <UNDEFINED> instruction: 0xf81360ba
    8ecc:			; <UNDEFINED> instruction: 0xf0122c04
    8ed0:			; <UNDEFINED> instruction: 0xf0020f80
    8ed4:	andle	r0, fp, pc, ror r2
    8ed8:	stcne	8, cr15, [r8], {83}	; 0x53
    8edc:	stccs	8, cr15, [r4], {3}
    8ee0:			; <UNDEFINED> instruction: 0xf813b131
    8ee4:	stmdavc	ip, {r2, r3, sl, fp, sp}
    8ee8:	svclt	0x001c4294
    8eec:	strcs	r7, [r1, #-10]
    8ef0:	addsmi	r3, r8, #12, 6	; 0x30000000
    8ef4:	ldmiblt	sp, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    8ef8:	mvnshi	lr, #12386304	; 0xbd0000
    8efc:	strbtcs	pc, [r8], #2194	; 0x892	; <UNPREDICTABLE>
    8f00:			; <UNDEFINED> instruction: 0x0792405a
    8f04:			; <UNDEFINED> instruction: 0xe78ad0be
    8f08:	svceq	0x0003f1bc
    8f0c:	blmi	5bcf68 <__printf_chk@plt+0x5ba720>
    8f10:	stceq	0, cr15, [ip], {79}	; 0x4f
    8f14:	ldrbtmi	r4, [fp], #-1553	; 0xfffff9ef
    8f18:	movwcc	pc, #2828	; 0xb0c	; <UNPREDICTABLE>
    8f1c:	strbtcs	pc, [r8], #2179	; 0x883	; <UNPREDICTABLE>
    8f20:			; <UNDEFINED> instruction: 0xf881e7a9
    8f24:			; <UNDEFINED> instruction: 0xf814c4e0
    8f28:			; <UNDEFINED> instruction: 0xf8813c02
    8f2c:	str	r3, [r9, r8, ror #9]!
    8f30:	mvnsmi	lr, #12386304	; 0xbd0000
    8f34:			; <UNDEFINED> instruction: 0xf0022001
    8f38:	blmi	337fdc <__printf_chk@plt+0x335794>
    8f3c:			; <UNDEFINED> instruction: 0xf04f220c
    8f40:	ldrbtmi	r0, [fp], #-3072	; 0xfffff400
    8f44:	blx	9a8d2 <__printf_chk@plt+0x9808a>
    8f48:			; <UNDEFINED> instruction: 0xf8833300
    8f4c:	ldr	ip, [r2, r8, ror #9]
    8f50:	andeq	r9, r1, sl, lsr #14
    8f54:	andeq	r9, r1, ip, lsl #14
    8f58:	andeq	r9, r1, sl, lsl #14
    8f5c:	andeq	r9, r1, r8, lsl #14
    8f60:	andeq	r9, r1, r0, lsr #13
    8f64:	andeq	r9, r1, ip, asr #12
    8f68:	strdeq	r9, [r1], -r6
    8f6c:	andeq	r9, r1, sl, asr #11
    8f70:	andcs	fp, r0, r0, lsr r4
    8f74:	ldrbtmi	r4, [ip], #-3086	; 0xfffff3f2
    8f78:	orrsvs	pc, pc, #4, 10	; 0x1000000
    8f7c:	ldrtvs	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    8f80:	stccs	8, cr15, [r4], {19}
    8f84:	svceq	0x0080f012
    8f88:	rsbseq	pc, pc, #2
    8f8c:			; <UNDEFINED> instruction: 0xf853d00b
    8f90:			; <UNDEFINED> instruction: 0xf8031c08
    8f94:	teqlt	r1, r4, lsl #24
    8f98:	stccs	8, cr15, [ip], {19}
    8f9c:	addsmi	r7, r5, #851968	; 0xd0000
    8fa0:	andvc	fp, sl, ip, lsl pc
    8fa4:	movwcc	r2, #49153	; 0xc001
    8fa8:	mvnle	r4, r3, lsr #5
    8fac:			; <UNDEFINED> instruction: 0x4770bc30
    8fb0:	muleq	r1, r6, r5
    8fb4:			; <UNDEFINED> instruction: 0xf002b5f8
    8fb8:			; <UNDEFINED> instruction: 0xf64ffc13
    8fbc:	blmi	711bc0 <__printf_chk@plt+0x70f378>
    8fc0:	eorcc	pc, r2, #192, 4
    8fc4:	ldrbtmi	r4, [fp], #-3611	; 0xfffff1e5
    8fc8:	vqshl.s8	q2, q15, <illegal reg q1.5>
    8fcc:	vshl.s8	q2, q14, <illegal reg q9.5>
    8fd0:			; <UNDEFINED> instruction: 0xf50657c4
    8fd4:	vmin.s8	d6, d19, d12
    8fd8:			; <UNDEFINED> instruction: 0xf8c34164
    8fdc:			; <UNDEFINED> instruction: 0xf8c32460
    8fe0:	bvc	18ce158 <__printf_chk@plt+0x18cb910>
    8fe4:	stmdavc	r2!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
    8fe8:	stmdblt	sl, {r0, r3, r4, r9, sl, lr}
    8fec:			; <UNDEFINED> instruction: 0x46114613
    8ff0:			; <UNDEFINED> instruction: 0xf64a1ba5
    8ff4:			; <UNDEFINED> instruction: 0xf8d420ab
    8ff8:			; <UNDEFINED> instruction: 0xf6cac004
    8ffc:	adcne	r2, sp, sl, lsr #1
    9000:	blx	25896 <__printf_chk@plt+0x2304e>
    9004:			; <UNDEFINED> instruction: 0xf1bcf005
    9008:	andle	r0, r2, r0, lsl #30
    900c:	mulcs	r0, ip, r8
    9010:			; <UNDEFINED> instruction: 0xf7ff7022
    9014:	strcc	pc, [ip], #-3629	; 0xfffff1d3
    9018:	strhle	r4, [r2, #44]!	; 0x2c
    901c:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    9020:			; <UNDEFINED> instruction: 0xffa6f7ff
    9024:	ldrhtmi	lr, [r8], #141	; 0x8d
    9028:			; <UNDEFINED> instruction: 0xf0022001
    902c:	svclt	0x0000bbad
    9030:	andeq	r9, r1, r6, asr #10
    9034:	andeq	r9, r1, r4, asr #10
    9038:	andcs	r4, r0, #156, 16	; 0x9c0000
    903c:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    9040:	mvnmi	pc, #0, 4
    9044:			; <UNDEFINED> instruction: 0x61baf500
    9048:			; <UNDEFINED> instruction: 0xf8c02401
    904c:			; <UNDEFINED> instruction: 0xf80345c4
    9050:	movwcc	r2, #52236	; 0xcc0c
    9054:	ldccs	8, cr15, [r4], {67}	; 0x43
    9058:	stccs	8, cr15, [pc], {3}
    905c:	ldccs	8, cr15, [r0], {3}
    9060:			; <UNDEFINED> instruction: 0xd1f44299
    9064:			; <UNDEFINED> instruction: 0xf7fe2001
    9068:	blmi	fe488524 <__printf_chk@plt+0xfe485cdc>
    906c:			; <UNDEFINED> instruction: 0xf8c3447b
    9070:	stmdacs	r0, {r4, r5, r6, r7, sl}
    9074:	tsthi	r4, r0	; <UNPREDICTABLE>
    9078:	tstcs	r2, r2, lsl #16
    907c:	ldrbtne	pc, [r5], #2179	; 0x883	; <UNPREDICTABLE>
    9080:	strbtcs	pc, [ip], #2179	; 0x883	; <UNPREDICTABLE>
    9084:			; <UNDEFINED> instruction: 0xf7fe2004
    9088:	blmi	fe2c8504 <__printf_chk@plt+0xfe2c5cbc>
    908c:			; <UNDEFINED> instruction: 0xf8c3447b
    9090:	stmdacs	r0, {r2, r4, r8, sl}
    9094:	rscshi	pc, lr, r0
    9098:	tstcs	r2, r2, lsl #16
    909c:	ldrne	pc, [r9, #-2179]	; 0xfffff77d
    90a0:	ldrcs	pc, [r0, #-2179]	; 0xfffff77d
    90a4:			; <UNDEFINED> instruction: 0xf7fe2005
    90a8:	blmi	fe1084e4 <__printf_chk@plt+0xfe105c9c>
    90ac:			; <UNDEFINED> instruction: 0xf8c3447b
    90b0:	stmdacs	r0, {r5, r8, sl}
    90b4:	rschi	pc, r8, r0
    90b8:	tstcs	r2, r2, lsl #16
    90bc:	strne	pc, [r5, #-2179]!	; 0xfffff77d
    90c0:	ldrcs	pc, [ip, #-2179]	; 0xfffff77d
    90c4:			; <UNDEFINED> instruction: 0xf7fe2007
    90c8:	blmi	1f484c4 <__printf_chk@plt+0x1f45c7c>
    90cc:			; <UNDEFINED> instruction: 0xf8c3447b
    90d0:	stmdacs	r0, {r3, r4, r5, r8, sl}
    90d4:	sbcshi	pc, r2, r0
    90d8:	cmncs	r2, r2, lsl #16
    90dc:	ldrne	pc, [sp, #-2179]!	; 0xfffff77d
    90e0:	ldrcs	pc, [r4, #-2179]!	; 0xfffff77d
    90e4:			; <UNDEFINED> instruction: 0xf7fe2008
    90e8:	blmi	1d884a4 <__printf_chk@plt+0x1d85c5c>
    90ec:			; <UNDEFINED> instruction: 0xf8c3447b
    90f0:	stmdacs	r0, {r2, r6, r8, sl}
    90f4:	adcshi	pc, ip, r0
    90f8:	tstcs	r2, r2, lsl #16
    90fc:	strbne	pc, [r9, #-2179]	; 0xfffff77d	; <UNPREDICTABLE>
    9100:	strbcs	pc, [r0, #-2179]	; 0xfffff77d	; <UNPREDICTABLE>
    9104:			; <UNDEFINED> instruction: 0xf7fe2009
    9108:	blmi	1bc8484 <__printf_chk@plt+0x1bc5c3c>
    910c:			; <UNDEFINED> instruction: 0xf8c3447b
    9110:	stmdacs	r0, {r4, r6, r8, sl}
    9114:	adchi	pc, r6, r0
    9118:	cmpcs	r2, r2, lsl #16
    911c:	ldrbne	pc, [r5, #-2179]	; 0xfffff77d	; <UNPREDICTABLE>
    9120:	strbcs	pc, [ip, #-2179]	; 0xfffff77d	; <UNPREDICTABLE>
    9124:			; <UNDEFINED> instruction: 0xf7fe200a
    9128:	blmi	1a08464 <__printf_chk@plt+0x1a05c1c>
    912c:			; <UNDEFINED> instruction: 0xf8c3447b
    9130:	stmdacs	r0, {r2, r3, r4, r6, r8, sl}
    9134:	addshi	pc, r0, r0
    9138:	tstcs	r2, r2, lsl #16
    913c:	strbne	pc, [r1, #-2179]!	; 0xfffff77d	; <UNPREDICTABLE>
    9140:	ldrbcs	pc, [r8, #-2179]	; 0xfffff77d	; <UNPREDICTABLE>
    9144:			; <UNDEFINED> instruction: 0xf7fe200b
    9148:	blmi	1848444 <__printf_chk@plt+0x1845bfc>
    914c:			; <UNDEFINED> instruction: 0xf8c3447b
    9150:	stmdacs	r0, {r3, r5, r6, r8, sl}
    9154:	stmdavc	r2, {r1, r3, r4, r5, r6, ip, lr, pc}
    9158:			; <UNDEFINED> instruction: 0xf8832102
    915c:			; <UNDEFINED> instruction: 0xf883156d
    9160:	andcs	r2, pc, r4, ror #10
    9164:	stc2	7, cr15, [lr], #1016	; 0x3f8
    9168:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    916c:	ldreq	pc, [r8, #2243]	; 0x8c3
    9170:	rsble	r2, r5, r0, lsl #16
    9174:	tstcs	r2, r2, lsl #16
    9178:	ldrne	pc, [sp, #2179]	; 0x883
    917c:	ldrcs	pc, [r4, #2179]	; 0x883
    9180:			; <UNDEFINED> instruction: 0xf7fe2010
    9184:	blmi	1508408 <__printf_chk@plt+0x1505bc0>
    9188:			; <UNDEFINED> instruction: 0xf8c3447b
    918c:	stmdacs	r0, {r2, r5, r7, r8, sl}
    9190:	stmdavc	r2, {r4, r6, ip, lr, pc}
    9194:			; <UNDEFINED> instruction: 0xf8832102
    9198:			; <UNDEFINED> instruction: 0xf88315a9
    919c:	andscs	r2, r1, r0, lsr #11
    91a0:	ldc2	7, cr15, [r0], {254}	; 0xfe
    91a4:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    91a8:	ldreq	pc, [r0, #2243]!	; 0x8c3
    91ac:	eorsle	r2, fp, r0, lsl #16
    91b0:	tstcs	r2, r2, lsl #16
    91b4:	ldrne	pc, [r5, #2179]!	; 0x883
    91b8:	strcs	pc, [ip, #2179]!	; 0x883
    91bc:			; <UNDEFINED> instruction: 0xf7fe2012
    91c0:	blmi	11c83cc <__printf_chk@plt+0x11c5b84>
    91c4:			; <UNDEFINED> instruction: 0xf8c3447b
    91c8:	teqlt	r8, #188, 10	; 0x2f000000
    91cc:	tstcs	r2, r2, lsl #16
    91d0:	strbne	pc, [r1, #2179]	; 0x883	; <UNPREDICTABLE>
    91d4:	ldrcs	pc, [r8, #2179]!	; 0x883
    91d8:			; <UNDEFINED> instruction: 0xf7fe2003
    91dc:	blmi	10483b0 <__printf_chk@plt+0x1045b68>
    91e0:			; <UNDEFINED> instruction: 0xf8c3447b
    91e4:	orrslt	r0, r8, r8, lsl #10
    91e8:	cmncs	r2, r2, lsl #16
    91ec:	strne	pc, [sp, #-2179]	; 0xfffff77d
    91f0:	strcs	pc, [r4, #-2179]	; 0xfffff77d
    91f4:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    91f8:	blcs	6346c <__printf_chk@plt+0x60c24>
    91fc:	pop	{r2, ip, lr, pc}
    9200:	andcs	r4, r1, r0, lsl r0
    9204:	stclt	7, cr15, [r0], #1020	; 0x3fc
    9208:			; <UNDEFINED> instruction: 0x4010e8bd
    920c:	mrclt	7, 6, APSR_nzcv, cr2, cr15, {7}
    9210:			; <UNDEFINED> instruction: 0xf8832203
    9214:			; <UNDEFINED> instruction: 0xf8830504
    9218:	strb	r2, [fp, sp, lsl #10]!
    921c:			; <UNDEFINED> instruction: 0xf8832203
    9220:			; <UNDEFINED> instruction: 0xf88305b8
    9224:	ldrb	r2, [r7, r1, asr #11]
    9228:			; <UNDEFINED> instruction: 0xf8832203
    922c:			; <UNDEFINED> instruction: 0xf88305ac
    9230:			; <UNDEFINED> instruction: 0xe7c325b5
    9234:			; <UNDEFINED> instruction: 0xf8832203
    9238:			; <UNDEFINED> instruction: 0xf88305a0
    923c:	str	r2, [lr, r9, lsr #11]!
    9240:			; <UNDEFINED> instruction: 0xf8832203
    9244:			; <UNDEFINED> instruction: 0xf8830594
    9248:			; <UNDEFINED> instruction: 0xe799259d
    924c:			; <UNDEFINED> instruction: 0xf8832203
    9250:			; <UNDEFINED> instruction: 0xf8830564
    9254:	str	r2, [r4, sp, ror #10]
    9258:			; <UNDEFINED> instruction: 0xf8832203
    925c:			; <UNDEFINED> instruction: 0xf8830558
    9260:	strb	r2, [pc, -r1, ror #10]!
    9264:			; <UNDEFINED> instruction: 0xf8832203
    9268:			; <UNDEFINED> instruction: 0xf883054c
    926c:			; <UNDEFINED> instruction: 0xe7592555
    9270:			; <UNDEFINED> instruction: 0xf8832203
    9274:			; <UNDEFINED> instruction: 0xf8830540
    9278:	strb	r2, [r3, -r9, asr #10]
    927c:			; <UNDEFINED> instruction: 0xf8832203
    9280:			; <UNDEFINED> instruction: 0xf8830534
    9284:			; <UNDEFINED> instruction: 0xe72d253d
    9288:			; <UNDEFINED> instruction: 0xf8832203
    928c:			; <UNDEFINED> instruction: 0xf883051c
    9290:	ldr	r2, [r7, -r5, lsr #10]
    9294:			; <UNDEFINED> instruction: 0xf8832203
    9298:			; <UNDEFINED> instruction: 0xf8830510
    929c:	smlad	r1, r9, r5, r2
    92a0:			; <UNDEFINED> instruction: 0xf8832203
    92a4:			; <UNDEFINED> instruction: 0xf88304ec
    92a8:			; <UNDEFINED> instruction: 0xe6eb24f5
    92ac:	andeq	r9, r1, lr, asr #9
    92b0:	andeq	r9, r1, r0, lsr #9
    92b4:	andeq	r9, r1, r0, lsl #9
    92b8:	andeq	r9, r1, r0, ror #8
    92bc:	andeq	r9, r1, r0, asr #8
    92c0:	andeq	r9, r1, r0, lsr #8
    92c4:	andeq	r9, r1, r0, lsl #8
    92c8:	andeq	r9, r1, r0, ror #7
    92cc:	andeq	r9, r1, r0, asr #7
    92d0:	andeq	r9, r1, r2, lsr #7
    92d4:	andeq	r9, r1, r4, lsl #7
    92d8:	andeq	r9, r1, r6, ror #6
    92dc:	andeq	r9, r1, r8, asr #6
    92e0:	andeq	r9, r1, ip, lsr #6
    92e4:	andeq	r8, r1, r2, ror sl
    92e8:	tstcs	r1, r6, lsl #20
    92ec:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    92f0:			; <UNDEFINED> instruction: 0xf892447b
    92f4:	addsvs	r2, r9, r6, asr r0
    92f8:	strle	r0, [r0], #-2003	; 0xfffff82d
    92fc:			; <UNDEFINED> instruction: 0xf7ff4770
    9300:	svclt	0x0000be59
    9304:	andeq	r9, r1, lr, lsl r2
    9308:	andeq	r8, r1, r8, ror r9
    930c:	cfstr32mi	mvfx11, [r1, #-224]!	; 0xffffff20
    9310:			; <UNDEFINED> instruction: 0xf8d5447d
    9314:	movtlt	r0, #1480	; 0x5c8
    9318:	orrvc	pc, r0, pc, asr #8
    931c:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9320:			; <UNDEFINED> instruction: 0xf8c54604
    9324:	movtlt	r0, #17864	; 0x45c8
    9328:			; <UNDEFINED> instruction: 0xf5044b1b
    932c:	stclne	0, cr7, [r1], #-512	; 0xfffffe00
    9330:	ldrbtmi	r2, [fp], #-767	; 0xfffffd01
    9334:			; <UNDEFINED> instruction: 0xf8c325fa
    9338:	ldrdcs	r1, [r0, -r0]
    933c:	strbeq	pc, [ip, #2243]	; 0x8c3	; <UNPREDICTABLE>
    9340:	eorvc	r2, r2, r7, lsr #32
    9344:	ldrbcs	pc, [r0, #2259]	; 0x8d3	; <UNPREDICTABLE>
    9348:			; <UNDEFINED> instruction: 0xf8c31c54
    934c:			; <UNDEFINED> instruction: 0x701545d0
    9350:	ldrbcs	pc, [r0, #2259]	; 0x8d3	; <UNPREDICTABLE>
    9354:			; <UNDEFINED> instruction: 0xf8c31c54
    9358:			; <UNDEFINED> instruction: 0x701045d0
    935c:	ldrbcs	pc, [r0, #2259]	; 0x8d3	; <UNPREDICTABLE>
    9360:			; <UNDEFINED> instruction: 0xf8c31c50
    9364:			; <UNDEFINED> instruction: 0x701105d0
    9368:			; <UNDEFINED> instruction: 0xf44fbd38
    936c:			; <UNDEFINED> instruction: 0xf7f97080
    9370:	strmi	lr, [r4], -r0, asr #19
    9374:	strbeq	pc, [r8, #2245]	; 0x8c5	; <UNPREDICTABLE>
    9378:	stmdami	r8, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    937c:			; <UNDEFINED> instruction: 0xf7f94478
    9380:	blmi	2034f8 <__printf_chk@plt+0x200cb0>
    9384:			; <UNDEFINED> instruction: 0xf8c3447b
    9388:			; <UNDEFINED> instruction: 0xf8c345cc
    938c:			; <UNDEFINED> instruction: 0xf8c345d0
    9390:	cfldr32lt	mvfx4, [r8, #-800]!	; 0xfffffce0
    9394:	strdeq	r9, [r1], -ip
    9398:	ldrdeq	r9, [r1], -sl
    939c:	andeq	r6, r0, r0, lsr #2
    93a0:	andeq	r9, r1, r8, lsl #3
    93a4:			; <UNDEFINED> instruction: 0xf7ffb508
    93a8:	blmi	149274 <__printf_chk@plt+0x146a2c>
    93ac:			; <UNDEFINED> instruction: 0xf8d3447b
    93b0:			; <UNDEFINED> instruction: 0xb11335d0
    93b4:			; <UNDEFINED> instruction: 0xf8032202
    93b8:	stclt	12, cr2, [r8, #-4]
    93bc:	andeq	r9, r1, r0, ror #2
    93c0:	blmi	1b5bd78 <__printf_chk@plt+0x1b59530>
    93c4:	mvnsmi	lr, sp, lsr #18
    93c8:	mcrmi	4, 3, r4, cr12, cr10, {3}
    93cc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    93d0:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    93d4:			; <UNDEFINED> instruction: 0xf04f9301
    93d8:			; <UNDEFINED> instruction: 0xf8d60300
    93dc:			; <UNDEFINED> instruction: 0xb1ab35c8
    93e0:	tstlt	r8, r4, lsl #12
    93e4:	stmiblt	fp!, {r0, r1, fp, ip, sp, lr}^
    93e8:	tstcs	r1, ip, ror #12
    93ec:			; <UNDEFINED> instruction: 0xf7fd4620
    93f0:	strtmi	pc, [r0], -r3, lsl #25
    93f4:			; <UNDEFINED> instruction: 0xf7fd2101
    93f8:	teqlt	r8, r3, lsl #25	; <UNPREDICTABLE>
    93fc:			; <UNDEFINED> instruction: 0xffe0f7ff
    9400:	strtmi	r2, [r0], -r1, lsl #2
    9404:	ldc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
    9408:	mvnsle	r2, r0, lsl #16
    940c:	blmi	169bd84 <__printf_chk@plt+0x169953c>
    9410:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9414:	blls	63484 <__printf_chk@plt+0x60c3c>
    9418:			; <UNDEFINED> instruction: 0xf040405a
    941c:	mullt	r2, lr, r0
    9420:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9424:			; <UNDEFINED> instruction: 0xf7fd2101
    9428:			; <UNDEFINED> instruction: 0xf8d6fcab
    942c:			; <UNDEFINED> instruction: 0x260675d0
    9430:	tstlt	r8, r5, lsl #12
    9434:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9438:	stcne	0, cr0, [r6, #256]	; 0x100
    943c:			; <UNDEFINED> instruction: 0xf8df4620
    9440:			; <UNDEFINED> instruction: 0xf7f98144
    9444:	ldrbtmi	lr, [r8], #2396	; 0x95c
    9448:	strbcs	pc, [ip, #2264]	; 0x8d8	; <UNPREDICTABLE>
    944c:	subeq	lr, r0, r6, lsl #22
    9450:	addsmi	r1, r3, #3866624	; 0x3b0000
    9454:	mcrmi	8, 2, sp, cr12, cr11, {0}
    9458:	stmdbmi	ip, {r9, sp}^
    945c:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
    9460:	hvclt	42057	; 0xa449
    9464:	svc	0x00bcf7f8
    9468:			; <UNDEFINED> instruction: 0xf856b150
    946c:	cmnlt	r1, #8, 30
    9470:			; <UNDEFINED> instruction: 0x46206872
    9474:	mvnsle	r2, r0, lsl #20
    9478:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    947c:	mvnsle	r2, r0, lsl #16
    9480:			; <UNDEFINED> instruction: 0x1c7a4b43
    9484:			; <UNDEFINED> instruction: 0xf8c3447b
    9488:	ldrsbtvc	r2, [r8], -r0
    948c:			; <UNDEFINED> instruction: 0xf8d8e024
    9490:	bne	78abb8 <__printf_chk@plt+0x788370>
    9494:			; <UNDEFINED> instruction: 0xf02636ff
    9498:	stmibne	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl}
    949c:	strbcc	pc, [ip, #2248]	; 0x8c8	; <UNPREDICTABLE>
    94a0:			; <UNDEFINED> instruction: 0xf7f94631
    94a4:			; <UNDEFINED> instruction: 0x4607e858
    94a8:	strbeq	pc, [r8, #2248]	; 0x8c8	; <UNPREDICTABLE>
    94ac:	subsle	r2, r6, r0, lsl #16
    94b0:	strbne	pc, [ip, #2264]	; 0x8d8	; <UNPREDICTABLE>
    94b4:			; <UNDEFINED> instruction: 0xf8d81982
    94b8:			; <UNDEFINED> instruction: 0xf8c835d0
    94bc:	bne	ff252bf4 <__printf_chk@plt+0xff2503ac>
    94c0:	ldrtmi	r1, [r7], #-2678	; 0xfffff58a
    94c4:	ldrbvc	pc, [r0, #2248]	; 0x8c8	; <UNPREDICTABLE>
    94c8:	bmi	cc33e4 <__printf_chk@plt+0xcc0b9c>
    94cc:	movwcs	r1, #15481	; 0x3c79
    94d0:			; <UNDEFINED> instruction: 0xf8c2447a
    94d4:	ldrsbtvc	r1, [fp], -r0
    94d8:			; <UNDEFINED> instruction: 0xf04f4e2f
    94dc:	stmdami	pc!, {r0, sl, fp}	; <UNPREDICTABLE>
    94e0:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    94e4:	ldrbtmi	r4, [lr], #-3886	; 0xfffff0d2
    94e8:	ldrbtmi	r4, [pc], #-1144	; 94f0 <__printf_chk@plt+0x6ca8>
    94ec:			; <UNDEFINED> instruction: 0xf8d0e011
    94f0:	blcs	92c38 <__printf_chk@plt+0x903f0>
    94f4:	streq	pc, [r1], #-260	; 0xfffffefc
    94f8:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
    94fc:			; <UNDEFINED> instruction: 0xf8c0d824
    9500:			; <UNDEFINED> instruction: 0xf88215d0
    9504:			; <UNDEFINED> instruction: 0xf8d0e000
    9508:	cfldr64ne	mvdx2, [r1], {208}	; 0xd0
    950c:	ldrbne	pc, [r0, #2247]	; 0x8c7	; <UNPREDICTABLE>
    9510:	stmdavc	r3!, {r0, r1, r4, ip, sp, lr}
    9514:	mvnle	r2, r0, lsl #22
    9518:			; <UNDEFINED> instruction: 0xf43f2d00
    951c:			; <UNDEFINED> instruction: 0xf8d6af77
    9520:	cfldr64ne	mvdx3, [sl], {208}	; 0xd0
    9524:	ldrbcs	pc, [r0, #2246]	; 0x8c6	; <UNPREDICTABLE>
    9528:	andgt	pc, r0, r3, lsl #17
    952c:	blcs	275e0 <__printf_chk@plt+0x24d98>
    9530:	svcge	0x006cf43f
    9534:	ldrbcs	pc, [r0, #2256]	; 0x8d0	; <UNPREDICTABLE>
    9538:			; <UNDEFINED> instruction: 0xf1052b02
    953c:			; <UNDEFINED> instruction: 0xf04f0401
    9540:			; <UNDEFINED> instruction: 0xf1020500
    9544:	ldmible	sl, {r0, r8}^
    9548:	ldrshle	r2, [pc, #191]	; 960f <__printf_chk@plt+0x6dc7>
    954c:	ldrbne	pc, [r0, #2240]	; 0x8c0	; <UNPREDICTABLE>
    9550:			; <UNDEFINED> instruction: 0xf8d07013
    9554:	cfldr64ne	mvdx2, [r1], {208}	; 0xd0
    9558:			; <UNDEFINED> instruction: 0xf7f9e7d8
    955c:	ldmdami	r1, {r1, r2, r5, fp, sp, lr, pc}
    9560:			; <UNDEFINED> instruction: 0xf7f84478
    9564:			; <UNDEFINED> instruction: 0xf8c8ef6a
    9568:			; <UNDEFINED> instruction: 0xf8c875cc
    956c:			; <UNDEFINED> instruction: 0xf8c875d0
    9570:	strb	r7, [fp, -r8, asr #11]
    9574:	andeq	r7, r1, ip, asr r9
    9578:	ldrdeq	r0, [r0], -r8
    957c:	andeq	r9, r1, ip, lsr r1
    9580:	andeq	r7, r1, r4, lsl r9
    9584:	andeq	r9, r1, r6, asr #1
    9588:	andeq	r7, r1, lr, asr #13
    958c:	andeq	r6, r0, r8, rrx
    9590:	andeq	r9, r1, r8, lsl #1
    9594:	andeq	r9, r1, ip, lsr r0
    9598:	andeq	r9, r1, r6, lsr #32
    959c:	andeq	r9, r1, r4, lsr #32
    95a0:	andeq	r9, r1, r2, lsr #32
    95a4:	andeq	r5, r0, r0, ror pc
    95a8:	cfldr32mi	mvfx11, [ip], {112}	; 0x70
    95ac:	ldrbtmi	r4, [ip], #-3356	; 0xfffff2e4
    95b0:			; <UNDEFINED> instruction: 0xf8d4447d
    95b4:			; <UNDEFINED> instruction: 0xf8d415d0
    95b8:	bne	ff296ce0 <__printf_chk@plt+0xff294498>
    95bc:	mcrcs	12, 0, r1, cr6, cr6, {4}
    95c0:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    95c4:	cmplt	fp, sp, lsl #2
    95c8:			; <UNDEFINED> instruction: 0xf7f84618
    95cc:	blmi	5851b4 <__printf_chk@plt+0x58296c>
    95d0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    95d4:	strbcs	pc, [ip, #2243]	; 0x8c3	; <UNPREDICTABLE>
    95d8:	ldrbcs	pc, [r0, #2243]	; 0x8c3	; <UNPREDICTABLE>
    95dc:	strbcs	pc, [r8, #2243]	; 0x8c3	; <UNPREDICTABLE>
    95e0:	mcrrne	13, 7, fp, fp, cr0
    95e4:	ldrbcc	pc, [r0, #2244]	; 0x8c4	; <UNPREDICTABLE>
    95e8:	strdvc	r2, [fp], -pc	; <UNPREDICTABLE>
    95ec:	ldrbcc	pc, [r0, #2260]	; 0x8d4	; <UNPREDICTABLE>
    95f0:	ldfnee	f2, [r8], {240}	; 0xf0
    95f4:	ldrbeq	pc, [r0, #2244]	; 0x8c4	; <UNPREDICTABLE>
    95f8:	eorscs	r7, lr, r9, lsl r0
    95fc:	strbne	pc, [r8, #2260]	; 0x8d4	; <UNPREDICTABLE>
    9600:			; <UNDEFINED> instruction: 0xf0023102
    9604:	blmi	248710 <__printf_chk@plt+0x245ec8>
    9608:	strbne	pc, [r8, #2260]	; 0x8d4	; <UNPREDICTABLE>
    960c:	stmiapl	r8!, {r1, r4, r5, r9, sl, lr}^
    9610:			; <UNDEFINED> instruction: 0xf8ecf7fe
    9614:	strbcc	pc, [r8, #2260]	; 0x8d4	; <UNPREDICTABLE>
    9618:	svclt	0x0000e7d5
    961c:	andeq	r8, r1, lr, asr pc
    9620:	andeq	r7, r1, r4, ror r7
    9624:	andeq	r8, r1, sl, lsr pc
    9628:	andeq	r0, r0, r4, ror #4
    962c:	svcmi	0x00f8e92d
    9630:	strmi	r4, [r2], r8, lsl #13
    9634:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    9638:	svceq	0x0001f1b8
    963c:	ldcle	0, cr13, [r7, #-180]	; 0xffffff4c
    9640:	strcs	r2, [r1], -r0, lsl #8
    9644:	strtmi	r4, [r1], r7, lsr #12
    9648:	andcc	pc, r6, sl, lsl r8	; <UNPREDICTABLE>
    964c:	blcs	50828 <__printf_chk@plt+0x4dfe0>
    9650:	andsle	r4, r2, fp, lsr #13
    9654:	tstle	r2, r2, lsl #22
    9658:			; <UNDEFINED> instruction: 0x462e1cb3
    965c:	tstlt	ip, sp, lsl r6
    9660:	andcc	pc, r6, sl, lsl r8	; <UNPREDICTABLE>
    9664:	blcc	8767c <__printf_chk@plt+0x84e34>
    9668:	stmiblt	r7, {r1, r2, r3, r5, r9, sl, lr}
    966c:	cfstr64le	mvdx4, [fp], #672	; 0x2a0
    9670:	svcmi	0x00f8e8bd
    9674:			; <UNDEFINED> instruction: 0xf7ff2001
    9678:			; <UNDEFINED> instruction: 0xb127bf97
    967c:			; <UNDEFINED> instruction: 0xf8844638
    9680:			; <UNDEFINED> instruction: 0xf7ff9000
    9684:	bl	2c9100 <__printf_chk@plt+0x2c68b8>
    9688:	ldrbmi	r0, [lr], -fp, lsl #14
    968c:			; <UNDEFINED> instruction: 0x4638463c
    9690:	andls	pc, r0, r4, lsl #17
    9694:	mrc2	7, 4, pc, cr4, cr15, {7}
    9698:	andcs	lr, r0, r8, ror #15
    969c:	mrc2	7, 4, pc, cr0, cr15, {7}
    96a0:	svcmi	0x00f8e8bd
    96a4:			; <UNDEFINED> instruction: 0xf7ff2001
    96a8:	svclt	0x0000bf7f
    96ac:	blcs	676c0 <__printf_chk@plt+0x64e78>
    96b0:	ldrbmi	sp, [r0, -r0]!
    96b4:	svclt	0x0000e7ba
    96b8:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    96bc:			; <UNDEFINED> instruction: 0xf8df203c
    96c0:	push	{r3, r4, r6, fp, ip, sp}
    96c4:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    96c8:	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    96cc:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
    96d0:			; <UNDEFINED> instruction: 0xf8df447c
    96d4:	ldmdavs	fp, {r2, r3, r6, fp, ip, lr}
    96d8:			; <UNDEFINED> instruction: 0xf04f9319
    96dc:			; <UNDEFINED> instruction: 0xf5040300
    96e0:			; <UNDEFINED> instruction: 0xf8d471a0
    96e4:	ldrbtmi	r3, [sp], #-316	; 0xfffffec4
    96e8:	ldrbcs	pc, [r4, #2260]	; 0x8d4	; <UNPREDICTABLE>
    96ec:	andcc	r1, r2, #860160	; 0xd2000
    96f0:	blx	ff2c5702 <__printf_chk@plt+0xff2c2eba>
    96f4:	teqcs	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    96f8:			; <UNDEFINED> instruction: 0xf8c41c50
    96fc:	ldmdavc	r3, {r2, r3, r4, r5, r8}
    9700:	blcs	3d8368 <__printf_chk@plt+0x3d5b20>
    9704:	addhi	pc, r7, r0, lsl #4
    9708:			; <UNDEFINED> instruction: 0xf013e8df
    970c:	addeq	r0, r5, r0, lsl r0
    9710:	addeq	r0, r5, r5, lsl #1
    9714:	addeq	r0, r5, r5, lsl #1
    9718:	addeq	r0, r5, r5, lsl #1
    971c:	rsceq	r0, sp, r5, lsr #1
    9720:			; <UNDEFINED> instruction: 0x01260107
    9724:	addeq	r0, r5, r5, lsl #1
    9728:	addseq	r0, r3, r5, lsl #1
    972c:	ubfxmi	pc, pc, #17, #21
    9730:			; <UNDEFINED> instruction: 0xf894447c
    9734:	ldreq	r3, [fp, ip, asr #32]
    9738:			; <UNDEFINED> instruction: 0xf8d4d56d
    973c:	addsmi	r3, r8, #212, 10	; 0x35000000
    9740:	ldmdavc	r3, {r0, r3, r5, r6, r9, ip, lr, pc}^
    9744:			; <UNDEFINED> instruction: 0xf8c43202
    9748:	blcs	51c40 <__printf_chk@plt+0x4f3f8>
    974c:			; <UNDEFINED> instruction: 0xf894d163
    9750:	vsli.64	<illegal reg q1.5>, q4, #63	; 0x3f
    9754:			; <UNDEFINED> instruction: 0xf0138f5b
    9758:			; <UNDEFINED> instruction: 0xf0000601
    975c:			; <UNDEFINED> instruction: 0xf8df8305
    9760:	ldrbtmi	r3, [fp], #-1992	; 0xfffff838
    9764:	bcs	23ad4 <__printf_chk@plt+0x2128c>
    9768:	msrhi	SPSR_fc, r0, asr #32
    976c:	sbfxcc	pc, pc, #17, #29
    9770:			; <UNDEFINED> instruction: 0xf8d3447b
    9774:			; <UNDEFINED> instruction: 0xf8d345e0
    9778:	cdpne	5, 6, cr1, cr7, cr8, {7}
    977c:			; <UNDEFINED> instruction: 0xf8df428f
    9780:	svclt	0x001b27b0
    9784:	bicmi	r1, fp, #72, 24	; 0x4800
    9788:	svceq	0x00db2301
    978c:	ldrmi	fp, [r8], -r8, lsl #30
    9790:	svclt	0x0008447a
    9794:	addmi	r2, ip, #0, 2
    9798:	movwcs	fp, #4052	; 0xfd4
    979c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    97a0:	strbeq	pc, [r8, #2242]!	; 0x8c2	; <UNPREDICTABLE>
    97a4:			; <UNDEFINED> instruction: 0xf0002b00
    97a8:			; <UNDEFINED> instruction: 0xf8d283a5
    97ac:	usatcs	r0, #31, ip, asr #11
    97b0:			; <UNDEFINED> instruction: 0x4780f8df
    97b4:			; <UNDEFINED> instruction: 0xf8df4632
    97b8:			; <UNDEFINED> instruction: 0xf04f3780
    97bc:			; <UNDEFINED> instruction: 0xf85008f0
    97c0:	ldrbtmi	r9, [ip], #-33	; 0xffffffdf
    97c4:	stmiapl	r8!, {r8, r9, sl, sp}^
    97c8:	ldrcs	r4, [r8, #-1569]	; 0xfffff9df
    97cc:	stmib	sp, {r1, r3, r4, r5, r6, r7, r8, r9, sp}^
    97d0:			; <UNDEFINED> instruction: 0xf8cd9602
    97d4:	stmib	sp, {r4, pc}^
    97d8:			; <UNDEFINED> instruction: 0xf7fe5700
    97dc:	tstcs	fp, #3997696	; 0x3d0000	; <UNPREDICTABLE>
    97e0:			; <UNDEFINED> instruction: 0xf04f4619
    97e4:	stmdage	pc, {r1, r3, r4, r5, r6, r7, sl, fp}	; <UNPREDICTABLE>
    97e8:			; <UNDEFINED> instruction: 0xf8cd2201
    97ec:			; <UNDEFINED> instruction: 0xf8cd9014
    97f0:			; <UNDEFINED> instruction: 0x9606801c
    97f4:	strls	r9, [r3, #-1796]	; 0xfffff8fc
    97f8:	strmi	lr, [r0], -sp, asr #19
    97fc:	andgt	pc, r8, sp, asr #17
    9800:	svc	0x0082f7f8
    9804:	blcs	4d1718 <__printf_chk@plt+0x4ceed0>
    9808:	cdpne	8, 8, cr13, cr2, cr5, {0}
    980c:	teqeq	lr, sp, lsl #2	; <UNPREDICTABLE>
    9810:			; <UNDEFINED> instruction: 0xf002203e
    9814:			; <UNDEFINED> instruction: 0xf8dffb39
    9818:			; <UNDEFINED> instruction: 0xf8df2724
    981c:	ldrbtmi	r3, [sl], #-1788	; 0xfffff904
    9820:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9824:	subsmi	r9, sl, r9, lsl fp
    9828:	cmphi	fp, #64	; 0x40	; <UNPREDICTABLE>
    982c:	pop	{r0, r1, r3, r4, ip, sp, pc}
    9830:			; <UNDEFINED> instruction: 0xf8df8ff0
    9834:	ldrbtmi	r3, [fp], #-1804	; 0xfffff8f4
    9838:	ldrbne	pc, [r4, #2259]	; 0x8d3	; <UNPREDICTABLE>
    983c:	rscle	r4, sl, #136, 4	; 0x80000008
    9840:	bcs	67990 <__printf_chk@plt+0x65148>
    9844:			; <UNDEFINED> instruction: 0xf893d1e7
    9848:			; <UNDEFINED> instruction: 0x079c305b
    984c:	bne	27efe0 <__printf_chk@plt+0x27c798>
    9850:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9854:			; <UNDEFINED> instruction: 0xf8dfe7df
    9858:	ldrbtmi	r3, [fp], #-1772	; 0xfffff914
    985c:			; <UNDEFINED> instruction: 0x1054f893
    9860:	ldrble	r0, [r8, #1935]	; 0x78f
    9864:	ldrbne	pc, [r4, #2259]	; 0x8d3	; <UNPREDICTABLE>
    9868:	sbcsle	r4, r4, #136, 4	; 0x80000008
    986c:	andcc	r7, r2, #84, 16	; 0x540000
    9870:	teqcs	ip, r3, asr #17	; <UNPREDICTABLE>
    9874:	bicle	r2, lr, r1, lsl #24
    9878:	stmdage	lr, {r0, r2, r3, r8, fp, sp, pc}
    987c:	ldc2	0, cr15, [r8, #-4]
    9880:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    9884:			; <UNDEFINED> instruction: 0x86c0f8df
    9888:	svcls	0x000e26ff
    988c:	stmiapl	r8!, {r1, r4, r5, r9, sl, lr}^
    9890:	blls	35ac78 <__printf_chk@plt+0x358430>
    9894:	ldmibeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    9898:			; <UNDEFINED> instruction: 0xf04f4641
    989c:	strls	r0, [r3, -r0, lsl #20]
    98a0:	movwls	r2, #10016	; 0x2720
    98a4:			; <UNDEFINED> instruction: 0x960423fa
    98a8:	andsls	pc, r4, sp, asr #17
    98ac:	bvc	43fe8 <__printf_chk@plt+0x417a0>
    98b0:			; <UNDEFINED> instruction: 0xffd2f7fd
    98b4:	tstcs	ip, #896	; 0x380
    98b8:	ldrmi	r4, [r9], -r2, lsr #12
    98bc:	strls	sl, [r6, #-2063]	; 0xfffff7f1
    98c0:	cfstrsls	mvf2, [sp, #-1000]	; 0xfffffc18
    98c4:	eorls	pc, r0, sp, asr #17
    98c8:			; <UNDEFINED> instruction: 0xf8cd9607
    98cc:	smladls	r3, r0, r0, sl
    98d0:	strhi	lr, [r0], -sp, asr #19
    98d4:	strls	r9, [r2], #-1285	; 0xfffffafb
    98d8:	svc	0x0016f7f8
    98dc:	movweq	pc, #33184	; 0x81a0	; <UNPREDICTABLE>
    98e0:	ldmle	r8, {r0, r1, r4, r8, r9, fp, sp}
    98e4:			; <UNDEFINED> instruction: 0xf8dfe791
    98e8:	ldrbtmi	r3, [fp], #-1636	; 0xfffff99c
    98ec:			; <UNDEFINED> instruction: 0x1055f893
    98f0:	ldrle	r0, [r0, #1934]	; 0x78e
    98f4:	ldrbne	pc, [r4, #2259]	; 0x8d3	; <UNPREDICTABLE>
    98f8:	addle	r4, ip, #136, 4	; 0x80000008
    98fc:	andcc	r7, r2, #5308416	; 0x510000
    9900:	teqcs	ip, r3, asr #17	; <UNPREDICTABLE>
    9904:	stmdbcs	r1, {r0, r3, r8, ip, sp, pc}
    9908:			; <UNDEFINED> instruction: 0xf8c3d185
    990c:			; <UNDEFINED> instruction: 0xf0011244
    9910:	andcs	pc, r0, r7, asr #30
    9914:			; <UNDEFINED> instruction: 0xff38f001
    9918:			; <UNDEFINED> instruction: 0xf8dfe77d
    991c:	ldrbtmi	r4, [ip], #-1588	; 0xfffff9cc
    9920:			; <UNDEFINED> instruction: 0x3056f894
    9924:			; <UNDEFINED> instruction: 0xf57f079d
    9928:			; <UNDEFINED> instruction: 0xf8d4af76
    992c:	addmi	r1, r8, #212, 10	; 0x35000000
    9930:	svcge	0x0071f4bf
    9934:	ldcne	8, cr7, [r0], {83}	; 0x53
    9938:	teqeq	ip, r4, asr #17	; <UNPREDICTABLE>
    993c:			; <UNDEFINED> instruction: 0xf43f2bff
    9940:	blcs	ffeb56f0 <__printf_chk@plt+0xffeb2ea8>
    9944:	blcc	fff3fea0 <__printf_chk@plt+0xfff3d658>
    9948:	blcs	90174 <__printf_chk@plt+0x8d92c>
    994c:	sbcshi	pc, pc, #0, 4
    9950:			; <UNDEFINED> instruction: 0xf003e8df
    9954:	rsbeq	r5, r4, fp, asr r8
    9958:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    995c:			; <UNDEFINED> instruction: 0xf893447b
    9960:			; <UNDEFINED> instruction: 0x07891057
    9964:	svcge	0x0057f57f
    9968:	ldrbne	pc, [r4, #2259]	; 0x8d3	; <UNPREDICTABLE>
    996c:			; <UNDEFINED> instruction: 0xf4bf4288
    9970:	ldmdavc	r4, {r1, r4, r6, r8, r9, sl, fp, sp, pc}^
    9974:			; <UNDEFINED> instruction: 0xf8c33202
    9978:	stfcss	f2, [r1], {60}	; 0x3c
    997c:	svcge	0x004bf47f
    9980:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    9984:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    9988:			; <UNDEFINED> instruction: 0xf9faf7fd
    998c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9990:	andhi	pc, r4, #0
    9994:	strcc	pc, [r0, #2271]!	; 0x8df
    9998:			; <UNDEFINED> instruction: 0xf8df27ff
    999c:	ldrtmi	r1, [sl], -r0, asr #11
    99a0:	ldmibeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    99a4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    99a8:	stmiapl	r8!, {r0, r3, r4, r5, r6, sl, lr}^
    99ac:	beq	905af0 <__printf_chk@plt+0x9032a8>
    99b0:			; <UNDEFINED> instruction: 0x960223fa
    99b4:	strls	r4, [r3, -sp, lsl #12]
    99b8:	andsls	pc, r0, sp, asr #17
    99bc:	stmdage	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    99c0:			; <UNDEFINED> instruction: 0xff4af7fd
    99c4:	strtmi	r2, [r2], -r5, lsr #6
    99c8:	stmdage	pc, {r0, r3, r4, r9, sl, lr}	; <UNPREDICTABLE>
    99cc:			; <UNDEFINED> instruction: 0xf8cd24fa
    99d0:	smladls	r6, ip, r0, r9
    99d4:	andshi	pc, r0, sp, asr #17
    99d8:	andge	pc, ip, sp, asr #17
    99dc:	strpl	lr, [r0, -sp, asr #19]
    99e0:	strls	r9, [r2], #-1541	; 0xfffff9fb
    99e4:	mrc	7, 4, APSR_nzcv, cr0, cr8, {7}
    99e8:	blcs	7518fc <__printf_chk@plt+0x74f0b4>
    99ec:	svcge	0x0013f63f
    99f0:	blcs	83624 <__printf_chk@plt+0x80ddc>
    99f4:	blcs	fda68 <__printf_chk@plt+0xfb220>
    99f8:	svcge	0x000df47f
    99fc:			; <UNDEFINED> instruction: 0xf7ff1a09
    9a00:	str	pc, [r8, -r7, ror #19]
    9a04:			; <UNDEFINED> instruction: 0xf812f7ff
    9a08:	stmdbcs	r0, {r0, r2, r8, r9, sl, sp, lr, pc}
    9a0c:	svcge	0x0003f73f
    9a10:	strbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9a14:			; <UNDEFINED> instruction: 0xf7f84478
    9a18:	usat	lr, #28, r0, lsl #26
    9a1c:			; <UNDEFINED> instruction: 0xf73f2900
    9a20:			; <UNDEFINED> instruction: 0xf8dfaefa
    9a24:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
    9a28:	stc	7, cr15, [r6, #-992]	; 0xfffffc20
    9a2c:	bne	283600 <__printf_chk@plt+0x280db8>
    9a30:			; <UNDEFINED> instruction: 0xf47f2901
    9a34:	strdcs	sl, [r0, -r0]
    9a38:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    9a3c:			; <UNDEFINED> instruction: 0xf8dfe6eb
    9a40:	tstcs	r0, r8, lsr #10
    9a44:	ldrbtmi	r6, [r8], #-217	; 0xffffff27
    9a48:			; <UNDEFINED> instruction: 0xf99af7fd
    9a4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9a50:	mvnshi	pc, r0
    9a54:	ldrmi	pc, [r4, #-2271]	; 0xfffff721
    9a58:			; <UNDEFINED> instruction: 0xf8d4447c
    9a5c:	blcs	171f4 <__printf_chk@plt+0x149ac>
    9a60:	addhi	pc, lr, r0, asr #5
    9a64:	strbcc	pc, [r0, #2260]!	; 0x8d4	; <UNPREDICTABLE>
    9a68:	ble	2d4670 <__printf_chk@plt+0x2d1e28>
    9a6c:	strcs	pc, [r0, #-2271]	; 0xfffff721
    9a70:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    9a74:	ldrbcs	pc, [ip, #2258]	; 0x8d2	; <UNPREDICTABLE>
    9a78:	orreq	lr, r3, #2048	; 0x800
    9a7c:	blne	147b90 <__printf_chk@plt+0x145348>
    9a80:			; <UNDEFINED> instruction: 0xd1fb429a
    9a84:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    9a88:	strcs	r2, [r0], #-314	; 0xfffffec6
    9a8c:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    9a90:			; <UNDEFINED> instruction: 0xf8c350ec
    9a94:			; <UNDEFINED> instruction: 0xf7f845e0
    9a98:	smlabtlt	r0, r6, lr, lr
    9a9c:			; <UNDEFINED> instruction: 0xf8df7004
    9aa0:			; <UNDEFINED> instruction: 0xf8df04d8
    9aa4:	ldrbtmi	r1, [r8], #-1240	; 0xfffffb28
    9aa8:	vqshl.s8	q2, <illegal reg q12.5>, q0
    9aac:			; <UNDEFINED> instruction: 0xf7f850ec
    9ab0:	strmi	lr, [r4], -sl, asr #25
    9ab4:			; <UNDEFINED> instruction: 0xf0002800
    9ab8:			; <UNDEFINED> instruction: 0xf8df80bd
    9abc:			; <UNDEFINED> instruction: 0xf8df74c4
    9ac0:			; <UNDEFINED> instruction: 0xf8df84c4
    9ac4:	ldrbtmi	r3, [pc], #-1220	; 9acc <__printf_chk@plt+0x7284>
    9ac8:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    9acc:	and	r9, r9, sl, lsl #6
    9ad0:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9ad4:	ldrbtmi	r2, [r9], #-0
    9ad8:	ldc	7, cr15, [r4], #992	; 0x3e0
    9adc:	stmdacs	r0, {r2, r9, sl, lr}
    9ae0:	adchi	pc, r8, r0
    9ae4:			; <UNDEFINED> instruction: 0xf7f84620
    9ae8:	stmdacs	r8!, {r1, r3, r9, sl, fp, sp, lr, pc}
    9aec:	stmdavc	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}
    9af0:	strtmi	fp, [r1], -r3, lsl #3
    9af4:			; <UNDEFINED> instruction: 0xf1a32200
    9af8:	blx	fec09b80 <__printf_chk@plt+0xfec07338>
    9afc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    9b00:	bicsne	lr, r3, #80, 20	; 0x50000
    9b04:	svccc	0x0001f811
    9b08:	andcs	fp, r1, #24, 30	; 0x60
    9b0c:	mvnsle	r2, r0, lsl #22
    9b10:	bicsle	r2, sp, r0, lsl #20
    9b14:			; <UNDEFINED> instruction: 0xf0014620
    9b18:			; <UNDEFINED> instruction: 0xf8d7fedd
    9b1c:			; <UNDEFINED> instruction: 0xf1bbb5e0
    9b20:	ldcle	15, cr0, [r0, #-0]
    9b24:	ldrbcc	pc, [ip, #2263]	; 0x8d7	; <UNPREDICTABLE>
    9b28:	beq	45c6c <__printf_chk@plt+0x43424>
    9b2c:	stmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    9b30:	svceq	0x0004f859
    9b34:			; <UNDEFINED> instruction: 0xf7f84621
    9b38:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
    9b3c:			; <UNDEFINED> instruction: 0xf10ad0c8
    9b40:	ldrbmi	r0, [r3, #2561]	; 0xa01
    9b44:			; <UNDEFINED> instruction: 0xf8d8d1f4
    9b48:			; <UNDEFINED> instruction: 0xf10b35e4
    9b4c:	ldrmi	r0, [sl, #2561]	; 0xa01
    9b50:			; <UNDEFINED> instruction: 0x4659bfd8
    9b54:			; <UNDEFINED> instruction: 0xf8dfdc3b
    9b58:			; <UNDEFINED> instruction: 0xf04f3438
    9b5c:	ldrbtmi	r0, [fp], #-3072	; 0xfffff400
    9b60:	ldrbcs	pc, [ip, #2259]	; 0x8d3	; <UNPREDICTABLE>
    9b64:	addeq	lr, r1, r2, lsl #22
    9b68:			; <UNDEFINED> instruction: 0xf840458b
    9b6c:			; <UNDEFINED> instruction: 0xf101cb04
    9b70:	ldflee	f0, [r9], #4
    9b74:			; <UNDEFINED> instruction: 0xf8c39b0a
    9b78:			; <UNDEFINED> instruction: 0xf842a5e0
    9b7c:	str	r4, [r7, fp, lsr #32]!
    9b80:	tstcc	r0, #216, 6	; 0x60000003
    9b84:	andeq	pc, pc, r0, lsr #32
    9b88:			; <UNDEFINED> instruction: 0xf8c44418
    9b8c:	addeq	r0, r0, r4, ror #11
    9b90:	stc	7, cr15, [r8], #992	; 0x3e0
    9b94:	strbcc	pc, [r0, #2260]!	; 0x8d4	; <UNPREDICTABLE>
    9b98:	strmi	r2, [r7], -r0, lsl #22
    9b9c:	ldrbeq	pc, [ip, #2260]	; 0x8d4	; <UNPREDICTABLE>
    9ba0:	svcne	0x0039dd09
    9ba4:	vstmiaeq	r3, {d14-d13}
    9ba8:			; <UNDEFINED> instruction: 0xf8524602
    9bac:	ldrmi	r4, [r4, #2820]	; 0xb04
    9bb0:	svcmi	0x0004f841
    9bb4:	strdlt	sp, [r8, -r9]!
    9bb8:	ldc	7, cr15, [r4, #-992]!	; 0xfffffc20
    9bbc:	ldrbtmi	r4, [fp], #-3061	; 0xfffff40b
    9bc0:	strbcc	pc, [r0, #2259]!	; 0x8d3	; <UNPREDICTABLE>
    9bc4:	ldrbtmi	r4, [sl], #-2804	; 0xfffff50c
    9bc8:	ldrbvc	pc, [ip, #2242]	; 0x8c2	; <UNPREDICTABLE>
    9bcc:	bl	feb03904 <__printf_chk@plt+0xfeb010bc>
    9bd0:	tstcc	r0, #3
    9bd4:	andeq	pc, pc, r0, lsr #32
    9bd8:	rsbmi	pc, r0, #111	; 0x6f
    9bdc:			; <UNDEFINED> instruction: 0xf8c84418
    9be0:	addsmi	r0, r0, #228, 10	; 0x39000000
    9be4:	orrshi	pc, r1, r0, lsl #1
    9be8:			; <UNDEFINED> instruction: 0xf7f80080
    9bec:			; <UNDEFINED> instruction: 0xf8d8ec7c
    9bf0:	blcs	17378 <__printf_chk@plt+0x14b30>
    9bf4:	vmax.u8	d20, d0, d2
    9bf8:			; <UNDEFINED> instruction: 0xf8d88176
    9bfc:	svcne	0x0001e5dc
    9c00:	vstmiaeq	r3, {d14-d20}
    9c04:			; <UNDEFINED> instruction: 0xf8534673
    9c08:	ldrmi	r0, [ip, #2820]	; 0xb04
    9c0c:	svceq	0x0004f841
    9c10:			; <UNDEFINED> instruction: 0xf1bed1f9
    9c14:	andle	r0, r4, r0, lsl #30
    9c18:	andls	r4, fp, #112, 12	; 0x7000000
    9c1c:	stc	7, cr15, [r2, #-992]	; 0xfffffc20
    9c20:	blmi	ff7b0454 <__printf_chk@plt+0xff7adc0c>
    9c24:			; <UNDEFINED> instruction: 0xf8d3447b
    9c28:			; <UNDEFINED> instruction: 0xf8c315e0
    9c2c:	strmi	r2, [sl, #1500]	; 0x5dc
    9c30:	ldr	sp, [r0, r0, lsr #27]
    9c34:	ldrbtmi	r4, [ip], #-3290	; 0xfffff326
    9c38:	strbvc	pc, [r0, #2260]!	; 0x8d4	; <UNPREDICTABLE>
    9c3c:			; <UNDEFINED> instruction: 0xf1072f01
    9c40:	vpmin.u8	<illegal reg q9.5>, q8, <illegal reg q15.5>
    9c44:			; <UNDEFINED> instruction: 0xf8d480b0
    9c48:	ldrsbteq	fp, [fp], ip
    9c4c:			; <UNDEFINED> instruction: 0xf10b930b
    9c50:	ldrbmi	r0, [fp], #-1028	; 0xfffffbfc
    9c54:	movwls	r4, #42712	; 0xa6d8
    9c58:	blls	147db0 <__printf_chk@plt+0x145568>
    9c5c:			; <UNDEFINED> instruction: 0x46494630
    9c60:	bl	fe6c7c48 <__printf_chk@plt+0xfe6c5400>
    9c64:			; <UNDEFINED> instruction: 0xf8dbb928
    9c68:			; <UNDEFINED> instruction: 0xf8442000
    9c6c:			; <UNDEFINED> instruction: 0xf8cb2c04
    9c70:	blls	2adc78 <__printf_chk@plt+0x2ab430>
    9c74:	mvnle	r4, r3, lsr #5
    9c78:	svceq	0x0001f1ba
    9c7c:	teqhi	r6, r0, asr #6	; <UNPREDICTABLE>
    9c80:	msrls	CPSR_, #14614528	; 0xdf0000
    9c84:	blls	2d2c90 <__printf_chk@plt+0x2d0448>
    9c88:	blcc	11b074 <__printf_chk@plt+0x11882c>
    9c8c:	stmibpl	ip!, {r0, r3, r9, ip, sp, lr, pc}^
    9c90:	mul	r2, fp, r4
    9c94:			; <UNDEFINED> instruction: 0xf00042bc
    9c98:			; <UNDEFINED> instruction: 0xf858812f
    9c9c:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    9ca0:			; <UNDEFINED> instruction: 0xf7f84630
    9ca4:	stmdacs	r2, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    9ca8:	strbmi	fp, [lr, #-3848]	; 0xfffff0f8
    9cac:			; <UNDEFINED> instruction: 0xf8dbbf02
    9cb0:			; <UNDEFINED> instruction: 0xf8cb3000
    9cb4:			; <UNDEFINED> instruction: 0xf8c89000
    9cb8:	ldrbmi	r3, [r4, #-0]
    9cbc:	blmi	feebe46c <__printf_chk@plt+0xfeebbc24>
    9cc0:	ldrbtmi	r1, [fp], #-3196	; 0xfffff384
    9cc4:	ldrbls	pc, [ip, #2259]	; 0x8d3	; <UNPREDICTABLE>
    9cc8:	strbcc	pc, [r4, #2259]!	; 0x8d3	; <UNPREDICTABLE>
    9ccc:	eorvs	pc, sl, r9, asr r8	; <UNPREDICTABLE>
    9cd0:	lfmle	f4, 4, [r6], {156}	; 0x9c
    9cd4:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    9cd8:	strbcs	pc, [r0, #2259]!	; 0x8d3	; <UNPREDICTABLE>
    9cdc:	ble	21a76c <__printf_chk@plt+0x217f24>
    9ce0:	orreq	lr, r2, r9, lsl #22
    9ce4:	addsmi	r2, r7, #0
    9ce8:	bleq	147df4 <__printf_chk@plt+0x1455ac>
    9cec:	andeq	pc, r1, #-2147483648	; 0x80000000
    9cf0:	blmi	fec010dc <__printf_chk@plt+0xfebfe894>
    9cf4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    9cf8:	strbmi	pc, [r0, #2243]!	; 0x8c3	; <UNPREDICTABLE>
    9cfc:	eorvs	pc, r7, r9, asr #16
    9d00:	mcrne	5, 3, lr, cr0, cr12, {1}
    9d04:	adchi	pc, ip, #14614528	; 0xdf0000
    9d08:	tstcc	r0, #192, 20	; 0xc0000
    9d0c:	andeq	pc, pc, r0, lsr #32
    9d10:	ldrmi	r4, [r8], #-1272	; 0xfffffb08
    9d14:	rsbmi	pc, r0, #111	; 0x6f
    9d18:			; <UNDEFINED> instruction: 0xf8c84290
    9d1c:			; <UNDEFINED> instruction: 0xf08005e4
    9d20:	strdeq	r8, [r0], r4
    9d24:	bl	ff7c7d0c <__printf_chk@plt+0xff7c54c4>
    9d28:	strbcs	pc, [r0, #2264]!	; 0x8d8	; <UNPREDICTABLE>
    9d2c:	ldrb	pc, [ip, #2264]	; 0x8d8	; <UNPREDICTABLE>
    9d30:	strmi	r2, [r1], r0, lsl #20
    9d34:	svcne	0x0001dd09
    9d38:	vstmiaeq	r2, {d14-d20}
    9d3c:			; <UNDEFINED> instruction: 0xf8534673
    9d40:	strbmi	r0, [r3, #-2820]!	; 0xfffff4fc
    9d44:	svceq	0x0004f841
    9d48:			; <UNDEFINED> instruction: 0xf1bed1f9
    9d4c:	andle	r0, r6, r0, lsl #30
    9d50:			; <UNDEFINED> instruction: 0xf7f84670
    9d54:	blmi	fe644efc <__printf_chk@plt+0xfe6426b4>
    9d58:			; <UNDEFINED> instruction: 0xf8d3447b
    9d5c:	blmi	fe5d34e4 <__printf_chk@plt+0xfe5d0c9c>
    9d60:			; <UNDEFINED> instruction: 0xf8c3447b
    9d64:	sbfx	r9, ip, #11, #26
    9d68:	ldrvs	pc, [fp, r4, lsl #10]!
    9d6c:			; <UNDEFINED> instruction: 0xf7f84638
    9d70:	stmdacs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
    9d74:	cfldrdge	mvd15, [r3], #252	; 0xfc
    9d78:			; <UNDEFINED> instruction: 0xf8c44638
    9d7c:			; <UNDEFINED> instruction: 0xf8c465dc
    9d80:			; <UNDEFINED> instruction: 0xf8c465e4
    9d84:			; <UNDEFINED> instruction: 0xf7f865e0
    9d88:	blmi	fe384b88 <__printf_chk@plt+0xfe382340>
    9d8c:	vpmax.s8	d4, d20, d13
    9d90:	stmiapl	r9!, {r2, r3, r4, r6, r7, ip, lr}^
    9d94:			; <UNDEFINED> instruction: 0xf7f8447a
    9d98:	strbt	lr, [r0], #2804	; 0xaf4
    9d9c:	eorcs	r4, r3, r1, lsr #12
    9da0:	ldc2l	7, cr15, [sl], {254}	; 0xfe
    9da4:	svccs	0x0000e537
    9da8:	adchi	pc, r0, r0, asr #32
    9dac:			; <UNDEFINED> instruction: 0xf7f84630
    9db0:			; <UNDEFINED> instruction: 0xf8d4eca6
    9db4:	stmdacs	r7!, {r2, r5, r6, r7, r8, sl, ip, sp}
    9db8:	blcs	402f8 <__printf_chk@plt+0x3dab0>
    9dbc:	bmi	fe0c1224 <__printf_chk@plt+0xfe0be9dc>
    9dc0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    9dc4:	ldrbls	pc, [ip, #2258]	; 0x8d2	; <UNPREDICTABLE>
    9dc8:	streq	lr, [r7, r9, lsl #22]
    9dcc:	ldrhtvs	r4, [r9], -r9
    9dd0:	streq	pc, [r4, -r7, lsl #2]
    9dd4:	bmi	1f7e5c4 <__printf_chk@plt+0x1f7bd7c>
    9dd8:	ldmdbmi	sp!, {r0, sp}^
    9ddc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9de0:			; <UNDEFINED> instruction: 0xf8c14616
    9de4:			; <UNDEFINED> instruction: 0xf8c905e0
    9de8:	strcs	r2, [r2], #-0
    9dec:	strb	r2, [pc, -r1, lsl #14]!
    9df0:	tstcc	r0, #88, 4	; 0x80000005
    9df4:	andeq	pc, pc, r0, lsr #32
    9df8:			; <UNDEFINED> instruction: 0xf8c44418
    9dfc:	addeq	r0, r0, r4, ror #11
    9e00:	bl	1c47de8 <__printf_chk@plt+0x1c455a0>
    9e04:	strbcc	pc, [r0, #2260]!	; 0x8d4	; <UNPREDICTABLE>
    9e08:	svclt	0x00c22b00
    9e0c:	ldrbcs	pc, [ip, #2260]	; 0x8d4	; <UNPREDICTABLE>
    9e10:	bl	91a1c <__printf_chk@plt+0x8f1d4>
    9e14:	strmi	r0, [r1], r3, lsl #7
    9e18:			; <UNDEFINED> instruction: 0xf852dd05
    9e1c:	addsmi	r0, r3, #4, 22	; 0x1000
    9e20:	svceq	0x0004f841
    9e24:	blmi	1afe610 <__printf_chk@plt+0x1afbdc8>
    9e28:			; <UNDEFINED> instruction: 0xf8d3447b
    9e2c:	ldrdlt	r0, [r8, -ip]
    9e30:	bl	ffe47e18 <__printf_chk@plt+0xffe455d0>
    9e34:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
    9e38:	strbvc	pc, [r0, #2259]!	; 0x8d3	; <UNPREDICTABLE>
    9e3c:	ldrbls	pc, [ip, #2243]	; 0x8c3	; <UNPREDICTABLE>
    9e40:			; <UNDEFINED> instruction: 0xf8d32f00
    9e44:	cfstr64le	mvdx3, [r6], {228}	; 0xe4
    9e48:	blmi	1943d34 <__printf_chk@plt+0x19414ec>
    9e4c:	ldrbtmi	r4, [fp], #-3684	; 0xfffff19c
    9e50:			; <UNDEFINED> instruction: 0xf883447e
    9e54:	ldrb	r0, [sp, #1516]!	; 0x5ec
    9e58:	vldrle	d2, [r7, #-0]
    9e5c:	tstcs	r0, r1, ror #22
    9e60:			; <UNDEFINED> instruction: 0xf8d3447b
    9e64:	bl	935dc <__printf_chk@plt+0x90d94>
    9e68:	adcsmi	r0, sl, #35389440	; 0x21c0000
    9e6c:			; <UNDEFINED> instruction: 0xf1076039
    9e70:	mvnsle	r0, r4, lsl #14
    9e74:	andcs	r4, r1, #92, 22	; 0x17000
    9e78:			; <UNDEFINED> instruction: 0xf8d3447b
    9e7c:			; <UNDEFINED> instruction: 0xf8c395dc
    9e80:			; <UNDEFINED> instruction: 0xf8d325e0
    9e84:			; <UNDEFINED> instruction: 0xf8c935e4
    9e88:	str	r6, [lr, r0]!
    9e8c:	tstcc	r0, #88, 4	; 0x80000005
    9e90:	andeq	pc, pc, r0, lsr #32
    9e94:			; <UNDEFINED> instruction: 0xf8c44418
    9e98:	addeq	r0, r0, r4, ror #11
    9e9c:	bl	8c7e84 <__printf_chk@plt+0x8c563c>
    9ea0:	strbcc	pc, [r0, #2260]!	; 0x8d4	; <UNPREDICTABLE>
    9ea4:	svclt	0x00c22b00
    9ea8:	ldrbcs	pc, [ip, #2260]	; 0x8d4	; <UNPREDICTABLE>
    9eac:	bl	91ab8 <__printf_chk@plt+0x8f270>
    9eb0:	strmi	r0, [r0], r3, lsl #7
    9eb4:			; <UNDEFINED> instruction: 0xf852dd05
    9eb8:	addsmi	r0, r3, #4, 22	; 0x1000
    9ebc:	svceq	0x0004f841
    9ec0:	blmi	12be6ac <__printf_chk@plt+0x12bbe64>
    9ec4:			; <UNDEFINED> instruction: 0xf8d3447b
    9ec8:	ldrdlt	r0, [r8, -ip]
    9ecc:	bl	feac7eb4 <__printf_chk@plt+0xfeac566c>
    9ed0:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    9ed4:	strbvc	pc, [r0, #2259]!	; 0x8d3	; <UNPREDICTABLE>
    9ed8:	ldrbhi	pc, [ip, #2243]	; 0x8c3	; <UNPREDICTABLE>
    9edc:	stclle	15, cr2, [r9], {0}
    9ee0:			; <UNDEFINED> instruction: 0xf7f8e7bc
    9ee4:			; <UNDEFINED> instruction: 0xf8d8eb62
    9ee8:			; <UNDEFINED> instruction: 0xe692e5dc
    9eec:	svceq	0x0000f1ba
    9ef0:	mcrge	6, 7, pc, cr5, cr15, {5}	; <UNPREDICTABLE>
    9ef4:	blx	fe7c7ef6 <__printf_chk@plt+0xfe7c56ae>
    9ef8:	subcs	r4, ip, #63488	; 0xf800
    9efc:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
    9f00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9f04:			; <UNDEFINED> instruction: 0xf7f84478
    9f08:			; <UNDEFINED> instruction: 0xf7f8eb32
    9f0c:			; <UNDEFINED> instruction: 0xf7feebd0
    9f10:	str	pc, [r0], #3363	; 0xd23
    9f14:	andeq	r7, r1, lr, asr r6
    9f18:	ldrdeq	r0, [r0], -r8
    9f1c:	andeq	r8, r1, ip, lsr lr
    9f20:	andeq	r7, r1, lr, lsr r6
    9f24:	ldrdeq	r8, [r1], -ip
    9f28:	andeq	r8, r1, r6, lsl #10
    9f2c:	muleq	r1, ip, sp
    9f30:	andeq	r8, r1, ip, ror sp
    9f34:	andeq	r5, r0, r6, asr #26
    9f38:	andeq	r0, r0, r4, ror #4
    9f3c:	andeq	r7, r1, r6, lsl #10
    9f40:	ldrdeq	r8, [r1], -r6
    9f44:			; <UNDEFINED> instruction: 0x00018cb2
    9f48:	andeq	r5, r0, r8, lsl #25
    9f4c:	andeq	r8, r1, r2, lsr #24
    9f50:	andeq	r8, r1, lr, ror #23
    9f54:			; <UNDEFINED> instruction: 0x00018bb0
    9f58:	andeq	r5, r0, lr, ror #10
    9f5c:	andeq	r5, r0, r0, ror #22
    9f60:	andeq	r5, r0, r8, ror #19
    9f64:	andeq	r5, r0, r6, lsl #20
    9f68:			; <UNDEFINED> instruction: 0x00005ab6
    9f6c:			; <UNDEFINED> instruction: 0x00018ab4
    9f70:	muleq	r1, sl, sl
    9f74:	andeq	r8, r1, r0, lsl #21
    9f78:	andeq	r8, r1, r6, ror #20
    9f7c:	andeq	r5, r0, ip, asr sl
    9f80:	andeq	r8, r1, r6, asr #20
    9f84:	andeq	r8, r1, r4, asr #20
    9f88:	andeq	r8, r1, r2, asr #20
    9f8c:	andeq	r5, r0, lr, lsr #20
    9f90:	andeq	r8, r1, lr, lsr #19
    9f94:	andeq	r8, r1, lr, asr #18
    9f98:	andeq	r8, r1, r6, asr #18
    9f9c:	andeq	r8, r1, r8, ror #17
    9fa0:	ldrdeq	r8, [r1], -r6
    9fa4:	andeq	r8, r1, r4, lsl #17
    9fa8:	andeq	r8, r1, sl, asr #16
    9fac:	andeq	r8, r1, r6, lsr r8
    9fb0:	andeq	r8, r1, r6, lsl r8
    9fb4:	strdeq	r8, [r1], -ip
    9fb8:			; <UNDEFINED> instruction: 0x000187b4
    9fbc:	andeq	r8, r1, ip, lsr #15
    9fc0:	andeq	r0, r0, r4, lsr #5
    9fc4:	andeq	r7, r1, ip, ror #4
    9fc8:	andeq	r8, r1, sl, asr #14
    9fcc:	andeq	r5, r0, r8, lsl r7
    9fd0:	andeq	r8, r1, lr, lsr #14
    9fd4:	andeq	r8, r1, r4, ror #13
    9fd8:	ldrdeq	r8, [r1], -r6
    9fdc:			; <UNDEFINED> instruction: 0x000186be
    9fe0:	andeq	r5, r0, r4, lsr #13
    9fe4:	andeq	r8, r1, ip, lsr #13
    9fe8:	muleq	r1, r4, r6
    9fec:	andeq	r8, r1, r8, asr #12
    9ff0:	andeq	r8, r1, sl, lsr r6
    9ff4:	andeq	r5, r0, r0, ror #8
    9ff8:	muleq	r0, lr, r4
    9ffc:	andeq	r4, r0, r0, ror #31
    a000:	blmi	2774e8 <__printf_chk@plt+0x274ca0>
    a004:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a008:			; <UNDEFINED> instruction: 0xbd38b900
    a00c:	andcs	r4, r0, r7, lsl #26
    a010:	strcs	r4, [r1], #-2311	; 0xfffff6f9
    a014:	andcs	r4, r2, #2097152000	; 0x7d000000
    a018:	sbcsvs	r4, r8, r9, ror r4
    a01c:			; <UNDEFINED> instruction: 0xf7fb602c
    a020:	strtmi	pc, [r0], -r5, ror #30
    a024:	svclt	0x0000bd38
    a028:	andeq	r8, r1, r8, lsl #10
    a02c:	andeq	r7, r1, r4, asr ip
    a030:	andeq	r5, r0, r4, asr #6
    a034:	bmi	75c4ac <__printf_chk@plt+0x759c64>
    a038:	blmi	75b224 <__printf_chk@plt+0x7589dc>
    a03c:	addlt	fp, r4, r0, ror r5
    a040:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a044:	ldrbtcs	r4, [pc], #2331	; a04c <__printf_chk@plt+0x7804>
    a048:	andls	r6, r3, #1179648	; 0x120000
    a04c:	andeq	pc, r0, #79	; 0x4f
    a050:	andmi	pc, fp, sp, lsl #17
    a054:	ldrbcs	r2, [r5, #513]!	; 0x201
    a058:			; <UNDEFINED> instruction: 0xf10d585e
    a05c:	tstls	r1, fp, lsl #2
    a060:			; <UNDEFINED> instruction: 0xf7fd4630
    a064:	stmdbls	r1, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    a068:	andcs	r4, r1, #48, 12	; 0x3000000
    a06c:	andpl	pc, fp, sp, lsl #17
    a070:	blx	fef4806e <__printf_chk@plt+0xfef45826>
    a074:			; <UNDEFINED> instruction: 0x462a4810
    a078:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a07c:	stc2	0, cr15, [r6, #-4]
    a080:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    a084:	stclcc	8, cr15, [ip, #844]!	; 0x34c
    a088:	bmi	3785bc <__printf_chk@plt+0x375d74>
    a08c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a090:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a094:	subsmi	r9, sl, r3, lsl #22
    a098:	andlt	sp, r4, r4, lsl #2
    a09c:			; <UNDEFINED> instruction: 0xf7fdbd70
    a0a0:	ldrb	pc, [r2, sp, lsr #30]!	; <UNPREDICTABLE>
    a0a4:	b	fe04808c <__printf_chk@plt+0xfe045844>
    a0a8:	andeq	r6, r1, ip, ror #25
    a0ac:	ldrdeq	r0, [r0], -r8
    a0b0:	andeq	r6, r1, r2, ror #25
    a0b4:	andeq	r0, r0, r4, ror #4
    a0b8:	andeq	r3, r0, r6, lsr #22
    a0bc:	andeq	r8, r1, sl, lsl #9
    a0c0:	muleq	r1, r6, ip
    a0c4:	bmi	65c52c <__printf_chk@plt+0x659ce4>
    a0c8:	blmi	65b2b4 <__printf_chk@plt+0x658a6c>
    a0cc:	addlt	fp, r4, r0, ror r5
    a0d0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a0d4:	ldrbtcs	r4, [pc], #2327	; a0dc <__printf_chk@plt+0x7894>
    a0d8:	andls	r6, r3, #1179648	; 0x120000
    a0dc:	andeq	pc, r0, #79	; 0x4f
    a0e0:	andmi	pc, fp, sp, lsl #17
    a0e4:	ldrbcs	r2, [r8, #513]!	; 0x201
    a0e8:			; <UNDEFINED> instruction: 0xf10d585e
    a0ec:	tstls	r1, fp, lsl #2
    a0f0:			; <UNDEFINED> instruction: 0xf7fd4630
    a0f4:	stmdbls	r1, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    a0f8:	andcs	r4, r1, #48, 12	; 0x3000000
    a0fc:	andpl	pc, fp, sp, lsl #17
    a100:	blx	1d480fe <__printf_chk@plt+0x1d458b6>
    a104:	strtmi	r4, [sl], -ip, lsl #16
    a108:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a10c:	ldc2	0, cr15, [lr], #4
    a110:	blmi	19c940 <__printf_chk@plt+0x19a0f8>
    a114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a118:	blls	e4188 <__printf_chk@plt+0xe1940>
    a11c:	qaddle	r4, sl, r1
    a120:	ldcllt	0, cr11, [r0, #-16]!
    a124:	b	104810c <__printf_chk@plt+0x10458c4>
    a128:	andeq	r6, r1, ip, asr ip
    a12c:	ldrdeq	r0, [r0], -r8
    a130:	andeq	r6, r1, r2, asr ip
    a134:	andeq	r0, r0, r4, ror #4
    a138:	muleq	r0, r6, sl
    a13c:	andeq	r6, r1, r0, lsl ip
    a140:	bmi	65c5a8 <__printf_chk@plt+0x659d60>
    a144:	blmi	65b330 <__printf_chk@plt+0x658ae8>
    a148:	addlt	fp, r4, r0, ror r5
    a14c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a150:	ldrbtcs	r4, [pc], #2327	; a158 <__printf_chk@plt+0x7910>
    a154:	andls	r6, r3, #1179648	; 0x120000
    a158:	andeq	pc, r0, #79	; 0x4f
    a15c:	andmi	pc, fp, sp, lsl #17
    a160:	ldrbcs	r2, [r7, #513]!	; 0x201
    a164:			; <UNDEFINED> instruction: 0xf10d585e
    a168:	tstls	r1, fp, lsl #2
    a16c:			; <UNDEFINED> instruction: 0xf7fd4630
    a170:	stmdbls	r1, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    a174:	andcs	r4, r1, #48, 12	; 0x3000000
    a178:	andpl	pc, fp, sp, lsl #17
    a17c:	blx	dc817a <__printf_chk@plt+0xdc5932>
    a180:	strtmi	r4, [sl], -ip, lsl #16
    a184:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a188:	stc2	0, cr15, [r0], {1}
    a18c:	blmi	19c9bc <__printf_chk@plt+0x19a174>
    a190:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a194:	blls	e4204 <__printf_chk@plt+0xe19bc>
    a198:	qaddle	r4, sl, r1
    a19c:	ldcllt	0, cr11, [r0, #-16]!
    a1a0:	b	c8188 <__printf_chk@plt+0xc5940>
    a1a4:	andeq	r6, r1, r0, ror #23
    a1a8:	ldrdeq	r0, [r0], -r8
    a1ac:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a1b0:	andeq	r0, r0, r4, ror #4
    a1b4:	andeq	r3, r0, sl, lsl sl
    a1b8:	muleq	r1, r4, fp
    a1bc:	bmi	6dc62c <__printf_chk@plt+0x6d9de4>
    a1c0:	blmi	6db3ac <__printf_chk@plt+0x6d8b64>
    a1c4:	addlt	fp, r4, r0, ror r5
    a1c8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a1cc:	ldrbcs	r4, [pc, #2329]!	; aaed <__printf_chk@plt+0x82a5>
    a1d0:	andls	r6, r3, #1179648	; 0x120000
    a1d4:	andeq	pc, r0, #79	; 0x4f
    a1d8:	andpl	pc, fp, sp, lsl #17
    a1dc:	ldrbtcs	r2, [r2], r1, lsl #4
    a1e0:			; <UNDEFINED> instruction: 0xf10d585c
    a1e4:	tstls	r1, fp, lsl #2
    a1e8:			; <UNDEFINED> instruction: 0xf7fd4620
    a1ec:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    a1f0:	strtmi	r9, [r0], -r1, lsl #18
    a1f4:			; <UNDEFINED> instruction: 0xf88d2201
    a1f8:	mvnvs	r6, fp
    a1fc:	blx	ffdc81f8 <__printf_chk@plt+0xffdc59b0>
    a200:	ldrtmi	r4, [r2], -sp, lsl #16
    a204:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    a208:	mcrr2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
    a20c:	blmi	1dca40 <__printf_chk@plt+0x1da1f8>
    a210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a214:	blls	e4284 <__printf_chk@plt+0xe1a3c>
    a218:	qaddle	r4, sl, r2
    a21c:	andlt	r2, r4, r1
    a220:			; <UNDEFINED> instruction: 0xf7f8bd70
    a224:	svclt	0x0000e9c2
    a228:	andeq	r6, r1, r4, ror #22
    a22c:	ldrdeq	r0, [r0], -r8
    a230:	andeq	r6, r1, sl, asr fp
    a234:	andeq	r0, r0, r4, ror #4
    a238:	muleq	r0, sl, r9
    a23c:	andeq	r6, r1, r4, lsl fp
    a240:	addlt	fp, r8, r0, ror r5
    a244:	bmi	81d6c8 <__printf_chk@plt+0x81ae80>
    a248:	blmi	81b444 <__printf_chk@plt+0x818bfc>
    a24c:	mcrmi	4, 1, r4, cr0, cr10, {3}
    a250:	mlaseq	r9, r5, r8, pc	; <UNPREDICTABLE>
    a254:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    a258:	streq	pc, [r8], #-16
    a25c:	movwls	r6, #30747	; 0x781b
    a260:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a264:			; <UNDEFINED> instruction: 0xf10dd026
    a268:	andcs	r0, r4, #-2147483645	; 0x80000003
    a26c:			; <UNDEFINED> instruction: 0xf64f203e
    a270:	vrsra.s64	q9, <illegal reg q15.5>, #64
    a274:	movwls	r1, #13061	; 0x3305
    a278:	mvnseq	pc, #-268435452	; 0xf0000004
    a27c:	andscc	pc, r0, sp, lsr #17
    a280:	cdp2	0, 0, cr15, cr2, cr1, {0}
    a284:	stmdbge	r3, {r0, r1, r4, r8, r9, fp, lr}
    a288:	ldmpl	r3!, {r1, r2, r9, sp}^
    a28c:	movwls	r4, #5656	; 0x1618
    a290:	blx	feb4828c <__printf_chk@plt+0xfeb45a44>
    a294:	ldclcc	8, cr15, [r0, #852]!	; 0x354
    a298:	strmi	r2, [r3], #-1
    a29c:	ldclcc	8, cr15, [r0, #788]!	; 0x314
    a2a0:	blmi	29cadc <__printf_chk@plt+0x29a294>
    a2a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a2a8:	blls	1e4318 <__printf_chk@plt+0x1e1ad0>
    a2ac:	qaddle	r4, sl, r7
    a2b0:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    a2b4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    a2b8:	ldm	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a2bc:	strb	r4, [pc, r0, lsr #12]!
    a2c0:	ldmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a2c4:	andeq	r8, r1, r4, asr #5
    a2c8:	ldrdeq	r6, [r1], -r8
    a2cc:	ldrdeq	r0, [r0], -r8
    a2d0:	andeq	r6, r1, lr, asr #21
    a2d4:	andeq	r0, r0, r4, ror #4
    a2d8:	andeq	r6, r1, r0, lsl #21
    a2dc:	andeq	r5, r0, r6, ror r2
    a2e0:	bmi	89c76c <__printf_chk@plt+0x899f24>
    a2e4:	blmi	89b4d0 <__printf_chk@plt+0x898c88>
    a2e8:	addlt	fp, r4, r0, ror r5
    a2ec:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a2f0:	ldrbtcs	r4, [pc], #2336	; a2f8 <__printf_chk@plt+0x7ab0>
    a2f4:	andls	r6, r3, #1179648	; 0x120000
    a2f8:	andeq	pc, r0, #79	; 0x4f
    a2fc:	andmi	pc, fp, sp, lsl #17
    a300:	ldrbcs	r2, [r4, #513]!	; 0x201
    a304:			; <UNDEFINED> instruction: 0xf10d585e
    a308:	tstls	r1, fp, lsl #2
    a30c:			; <UNDEFINED> instruction: 0xf7fd4630
    a310:	stmdbls	r1, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    a314:	andcs	r4, r1, #48, 12	; 0x3000000
    a318:	andpl	pc, fp, sp, lsl #17
    a31c:	blx	19c8318 <__printf_chk@plt+0x19c5ad0>
    a320:			; <UNDEFINED> instruction: 0x462a4815
    a324:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a328:	blx	fec46336 <__printf_chk@plt+0xfec43aee>
    a32c:	tstcs	r1, r3, lsl fp
    a330:			; <UNDEFINED> instruction: 0xf8d3447b
    a334:	andsvs	r2, r9, ip, ror #27
    a338:	blmi	478908 <__printf_chk@plt+0x4760c0>
    a33c:			; <UNDEFINED> instruction: 0xf8d3447b
    a340:	stmdblt	r3!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}^
    a344:	blmi	25cb88 <__printf_chk@plt+0x25a340>
    a348:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a34c:	blls	e43bc <__printf_chk@plt+0xe1b74>
    a350:	qaddle	r4, sl, r7
    a354:	ldcllt	0, cr11, [r0, #-16]!
    a358:	ldc2l	7, cr15, [r0, #1012]	; 0x3f4
    a35c:			; <UNDEFINED> instruction: 0xf7ffe7ed
    a360:	strb	pc, [pc, sp, lsr #30]!	; <UNPREDICTABLE>
    a364:	stmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a368:	andeq	r6, r1, r0, asr #20
    a36c:	ldrdeq	r0, [r0], -r8
    a370:	andeq	r6, r1, r6, lsr sl
    a374:	andeq	r0, r0, r4, ror #4
    a378:	andeq	r3, r0, sl, ror r8
    a37c:	ldrdeq	r8, [r1], -ip
    a380:	ldrdeq	r8, [r1], -r0
    a384:	ldrdeq	r6, [r1], -ip
    a388:	bmi	89c814 <__printf_chk@plt+0x899fcc>
    a38c:	blmi	89b578 <__printf_chk@plt+0x898d30>
    a390:	addlt	fp, r4, r0, ror r5
    a394:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a398:	ldrbtcs	r4, [pc], #2336	; a3a0 <__printf_chk@plt+0x7b58>
    a39c:	andls	r6, r3, #1179648	; 0x120000
    a3a0:	andeq	pc, r0, #79	; 0x4f
    a3a4:	andmi	pc, fp, sp, lsl #17
    a3a8:	ldrbcs	r2, [r3, #513]!	; 0x201
    a3ac:			; <UNDEFINED> instruction: 0xf10d585e
    a3b0:	tstls	r1, fp, lsl #2
    a3b4:			; <UNDEFINED> instruction: 0xf7fd4630
    a3b8:	stmdbls	r1, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    a3bc:	andcs	r4, r1, #48, 12	; 0x3000000
    a3c0:	andpl	pc, fp, sp, lsl #17
    a3c4:	blx	4c83c0 <__printf_chk@plt+0x4c5b78>
    a3c8:			; <UNDEFINED> instruction: 0x462a4815
    a3cc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a3d0:	blx	17463de <__printf_chk@plt+0x1743b96>
    a3d4:	tstcs	r1, r3, lsl fp
    a3d8:			; <UNDEFINED> instruction: 0xf8d3447b
    a3dc:	andsvs	r2, r9, ip, ror #27
    a3e0:	blmi	4789b0 <__printf_chk@plt+0x476168>
    a3e4:			; <UNDEFINED> instruction: 0xf8d3447b
    a3e8:	stmdblt	r3!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}^
    a3ec:	blmi	25cc30 <__printf_chk@plt+0x25a3e8>
    a3f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a3f4:	blls	e4464 <__printf_chk@plt+0xe1c1c>
    a3f8:	qaddle	r4, sl, r7
    a3fc:	ldcllt	0, cr11, [r0, #-16]!
    a400:	ldc2l	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    a404:			; <UNDEFINED> instruction: 0xf7ffe7ed
    a408:	ubfx	pc, r9, #29, #16
    a40c:	stmia	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a410:	muleq	r1, r8, r9
    a414:	ldrdeq	r0, [r0], -r8
    a418:	andeq	r6, r1, lr, lsl #19
    a41c:	andeq	r0, r0, r4, ror #4
    a420:	ldrdeq	r3, [r0], -r2
    a424:	andeq	r8, r1, r4, lsr r1
    a428:	andeq	r8, r1, r8, lsr #2
    a42c:	andeq	r6, r1, r4, lsr r9
    a430:	bmi	89c8bc <__printf_chk@plt+0x89a074>
    a434:	blmi	89b620 <__printf_chk@plt+0x898dd8>
    a438:	addlt	fp, r4, r0, ror r5
    a43c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a440:	ldrbtcs	r4, [pc], #2336	; a448 <__printf_chk@plt+0x7c00>
    a444:	andls	r6, r3, #1179648	; 0x120000
    a448:	andeq	pc, r0, #79	; 0x4f
    a44c:	andmi	pc, fp, sp, lsl #17
    a450:	strbcs	r2, [lr, #513]!	; 0x201
    a454:			; <UNDEFINED> instruction: 0xf10d585e
    a458:	tstls	r1, fp, lsl #2
    a45c:			; <UNDEFINED> instruction: 0xf7fd4630
    a460:	stmdbls	r1, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    a464:	andcs	r4, r1, #48, 12	; 0x3000000
    a468:	andpl	pc, fp, sp, lsl #17
    a46c:			; <UNDEFINED> instruction: 0xf9bef7fd
    a470:			; <UNDEFINED> instruction: 0x462a4815
    a474:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a478:	blx	246486 <__printf_chk@plt+0x243c3e>
    a47c:	tstcs	r1, r3, lsl fp
    a480:			; <UNDEFINED> instruction: 0xf8d3447b
    a484:	andsvs	r2, r9, ip, ror #27
    a488:	blmi	478a58 <__printf_chk@plt+0x476210>
    a48c:			; <UNDEFINED> instruction: 0xf8d3447b
    a490:	stmdblt	r3!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}^
    a494:	blmi	25ccd8 <__printf_chk@plt+0x25a490>
    a498:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a49c:	blls	e450c <__printf_chk@plt+0xe1cc4>
    a4a0:	qaddle	r4, sl, r7
    a4a4:	ldcllt	0, cr11, [r0, #-16]!
    a4a8:	stc2	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    a4ac:			; <UNDEFINED> instruction: 0xf7ffe7ed
    a4b0:	strb	pc, [pc, r5, lsl #29]!	; <UNPREDICTABLE>
    a4b4:	ldmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4b8:	strdeq	r6, [r1], -r0
    a4bc:	ldrdeq	r0, [r0], -r8
    a4c0:	andeq	r6, r1, r6, ror #17
    a4c4:	andeq	r0, r0, r4, ror #4
    a4c8:	andeq	r3, r0, sl, lsr #14
    a4cc:	andeq	r8, r1, ip, lsl #1
    a4d0:	andeq	r8, r1, r0, lsl #1
    a4d4:	andeq	r6, r1, ip, lsl #17
    a4d8:	bmi	89c964 <__printf_chk@plt+0x89a11c>
    a4dc:	blmi	89b6c8 <__printf_chk@plt+0x898e80>
    a4e0:	addlt	fp, r4, r0, ror r5
    a4e4:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a4e8:	ldrbtcs	r4, [pc], #2336	; a4f0 <__printf_chk@plt+0x7ca8>
    a4ec:	andls	r6, r3, #1179648	; 0x120000
    a4f0:	andeq	pc, r0, #79	; 0x4f
    a4f4:	andmi	pc, fp, sp, lsl #17
    a4f8:	strbcs	r2, [sp, #513]!	; 0x201
    a4fc:			; <UNDEFINED> instruction: 0xf10d585e
    a500:	tstls	r1, fp, lsl #2
    a504:			; <UNDEFINED> instruction: 0xf7fd4630
    a508:	stmdbls	r1, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    a50c:	andcs	r4, r1, #48, 12	; 0x3000000
    a510:	andpl	pc, fp, sp, lsl #17
    a514:			; <UNDEFINED> instruction: 0xf96af7fd
    a518:			; <UNDEFINED> instruction: 0x462a4815
    a51c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a520:	blx	fed4652c <__printf_chk@plt+0xfed43ce4>
    a524:	tstcs	r1, r3, lsl fp
    a528:			; <UNDEFINED> instruction: 0xf8d3447b
    a52c:	andsvs	r2, r9, ip, ror #27
    a530:	blmi	478b00 <__printf_chk@plt+0x4762b8>
    a534:			; <UNDEFINED> instruction: 0xf8d3447b
    a538:	stmdblt	r3!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}^
    a53c:	blmi	25cd80 <__printf_chk@plt+0x25a538>
    a540:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a544:	blls	e45b4 <__printf_chk@plt+0xe1d6c>
    a548:	qaddle	r4, sl, r7
    a54c:	ldcllt	0, cr11, [r0, #-16]!
    a550:	ldc2l	7, cr15, [r4], {253}	; 0xfd
    a554:			; <UNDEFINED> instruction: 0xf7ffe7ed
    a558:			; <UNDEFINED> instruction: 0xe7effe31
    a55c:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a560:	andeq	r6, r1, r8, asr #16
    a564:	ldrdeq	r0, [r0], -r8
    a568:	andeq	r6, r1, lr, lsr r8
    a56c:	andeq	r0, r0, r4, ror #4
    a570:	andeq	r3, r0, r2, lsl #13
    a574:	andeq	r7, r1, r4, ror #31
    a578:	ldrdeq	r7, [r1], -r8
    a57c:	andeq	r6, r1, r4, ror #15
    a580:	bmi	65c9e8 <__printf_chk@plt+0x65a1a0>
    a584:	blmi	65b770 <__printf_chk@plt+0x658f28>
    a588:	addlt	fp, r4, r0, ror r5
    a58c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a590:	ldrbtcs	r4, [pc], #2327	; a598 <__printf_chk@plt+0x7d50>
    a594:	andls	r6, r3, #1179648	; 0x120000
    a598:	andeq	pc, r0, #79	; 0x4f
    a59c:	andmi	pc, fp, sp, lsl #17
    a5a0:	strbcs	r2, [ip, #513]!	; 0x201
    a5a4:			; <UNDEFINED> instruction: 0xf10d585e
    a5a8:	tstls	r1, fp, lsl #2
    a5ac:			; <UNDEFINED> instruction: 0xf7fd4630
    a5b0:	stmdbls	r1, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    a5b4:	andcs	r4, r1, #48, 12	; 0x3000000
    a5b8:	andpl	pc, fp, sp, lsl #17
    a5bc:			; <UNDEFINED> instruction: 0xf916f7fd
    a5c0:	strtmi	r4, [sl], -ip, lsl #16
    a5c4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a5c8:	blx	18465d4 <__printf_chk@plt+0x1843d8c>
    a5cc:	blmi	19cdfc <__printf_chk@plt+0x19a5b4>
    a5d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a5d4:	blls	e4644 <__printf_chk@plt+0xe1dfc>
    a5d8:	qaddle	r4, sl, r1
    a5dc:	ldcllt	0, cr11, [r0, #-16]!
    a5e0:	svc	0x00e2f7f7
    a5e4:	andeq	r6, r1, r0, lsr #15
    a5e8:	ldrdeq	r0, [r0], -r8
    a5ec:	muleq	r1, r6, r7
    a5f0:	andeq	r0, r0, r4, ror #4
    a5f4:	ldrdeq	r3, [r0], -sl
    a5f8:	andeq	r6, r1, r4, asr r7
    a5fc:	bmi	65ca64 <__printf_chk@plt+0x65a21c>
    a600:	blmi	65b7ec <__printf_chk@plt+0x658fa4>
    a604:	addlt	fp, r4, r0, ror r5
    a608:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a60c:	ldrbtcs	r4, [pc], #2327	; a614 <__printf_chk@plt+0x7dcc>
    a610:	andls	r6, r3, #1179648	; 0x120000
    a614:	andeq	pc, r0, #79	; 0x4f
    a618:	andmi	pc, fp, sp, lsl #17
    a61c:	ldrbcs	r2, [r6, #513]!	; 0x201
    a620:			; <UNDEFINED> instruction: 0xf10d585e
    a624:	tstls	r1, fp, lsl #2
    a628:			; <UNDEFINED> instruction: 0xf7fd4630
    a62c:	stmdbls	r1, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a630:	andcs	r4, r1, #48, 12	; 0x3000000
    a634:	andpl	pc, fp, sp, lsl #17
    a638:			; <UNDEFINED> instruction: 0xf8d8f7fd
    a63c:	strtmi	r4, [sl], -ip, lsl #16
    a640:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a644:	blx	8c6650 <__printf_chk@plt+0x8c3e08>
    a648:	blmi	19ce78 <__printf_chk@plt+0x19a630>
    a64c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a650:	blls	e46c0 <__printf_chk@plt+0xe1e78>
    a654:	qaddle	r4, sl, r1
    a658:	ldcllt	0, cr11, [r0, #-16]!
    a65c:	svc	0x00a4f7f7
    a660:	andeq	r6, r1, r4, lsr #14
    a664:	ldrdeq	r0, [r0], -r8
    a668:	andeq	r6, r1, sl, lsl r7
    a66c:	andeq	r0, r0, r4, ror #4
    a670:	andeq	r3, r0, lr, asr r5
    a674:	ldrdeq	r6, [r1], -r8
    a678:	ldmdbmi	r3!, {r1, r4, r5, r8, r9, fp, lr}
    a67c:	bmi	cdb870 <__printf_chk@plt+0xcd9028>
    a680:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    a684:			; <UNDEFINED> instruction: 0x3053f893
    a688:	stmpl	sl, {r3, r7, ip, sp, pc}
    a68c:			; <UNDEFINED> instruction: 0x07db4c30
    a690:	andls	r6, r7, #1179648	; 0x120000
    a694:	andeq	pc, r0, #79	; 0x4f
    a698:	strle	r4, [r9], #-1148	; 0xfffffb84
    a69c:	blmi	adcf58 <__printf_chk@plt+0xada710>
    a6a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a6a4:	blls	1e4714 <__printf_chk@plt+0x1e1ecc>
    a6a8:	qdaddle	r4, sl, r8
    a6ac:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    a6b0:	stmdage	r1, {r1, r8, fp, sp, pc}
    a6b4:	cdp2	0, 3, cr15, cr4, cr0, {0}
    a6b8:	rscle	r2, pc, r0, lsl #16
    a6bc:			; <UNDEFINED> instruction: 0xf64f9b02
    a6c0:			; <UNDEFINED> instruction: 0xf8ad22ff
    a6c4:	tstcs	pc, ip
    a6c8:	andcs	pc, r7, #201326595	; 0xc000003
    a6cc:	andcs	pc, pc, sp, lsl #17
    a6d0:	svclt	0x000a2aff
    a6d4:	andscs	pc, r0, sp, lsl #17
    a6d8:			; <UNDEFINED> instruction: 0xf10daa04
    a6dc:	sbcslt	r0, fp, #268435457	; 0x10000001
    a6e0:	andne	pc, lr, sp, lsl #17
    a6e4:			; <UNDEFINED> instruction: 0x70132bff
    a6e8:	subsvc	fp, r3, r4, lsl #30
    a6ec:	blls	51934 <__printf_chk@plt+0x4f0ec>
    a6f0:	mrrcne	15, 1, fp, r0, cr8
    a6f4:	vmull.p8	q13, d3, d3
    a6f8:	andvc	r2, r2, r7, lsl #4
    a6fc:	sbcslt	r2, fp, #1044480	; 0xff000
    a700:	subvc	fp, r2, r6, lsl #30
    a704:	mcrrne	12, 8, r1, r1, cr1
    a708:	svclt	0x00142bff
    a70c:	stcne	12, cr1, [r8], {72}	; 0x48
    a710:	streq	pc, [r2, #-256]	; 0xffffff00
    a714:	subvc	fp, fp, r8, lsl #30
    a718:	andvc	r1, fp, sp, lsr #23
    a71c:			; <UNDEFINED> instruction: 0xf10d1eaa
    a720:	mvnscs	r0, #-2147483645	; 0x80000003
    a724:	mvnscs	r7, #3
    a728:	eorscs	r7, lr, r3, asr #32
    a72c:	blx	feb4673a <__printf_chk@plt+0xfeb43ef2>
    a730:	strtmi	r4, [sl], -r9, lsl #22
    a734:	stmiapl	r0!, {r0, r4, r5, r9, sl, lr}^
    a738:			; <UNDEFINED> instruction: 0xf858f7fd
    a73c:			; <UNDEFINED> instruction: 0xf7f7e7ae
    a740:	svclt	0x0000ef34
    a744:	muleq	r1, r0, lr
    a748:	andeq	r6, r1, r2, lsr #13
    a74c:	ldrdeq	r0, [r0], -r8
    a750:	andeq	r6, r1, ip, lsl #13
    a754:	andeq	r6, r1, r4, lsl #13
    a758:	andeq	r0, r0, r4, ror #4
    a75c:	ssatcs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    a760:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    a764:	push	{r1, r3, r4, r5, r6, sl, lr}
    a768:	strdlt	r4, [r9], r0
    a76c:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    a770:			; <UNDEFINED> instruction: 0x6698f8df
    a774:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a778:	movwls	r6, #30747	; 0x781b
    a77c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a780:	pkhtbls	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    a784:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    a788:			; <UNDEFINED> instruction: 0xf8df447e
    a78c:	ldrbtmi	r7, [r9], #1676	; 0x68c
    a790:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    a794:			; <UNDEFINED> instruction: 0xf509447f
    a798:	movwls	r7, #784	; 0x310
    a79c:			; <UNDEFINED> instruction: 0x367cf8df
    a7a0:	movwls	r4, #5243	; 0x147b
    a7a4:	beq	646be0 <__printf_chk@plt+0x644398>
    a7a8:	ldrdcs	pc, [ip], -fp
    a7ac:			; <UNDEFINED> instruction: 0x0018f8db
    a7b0:	bcs	91000 <__printf_chk@plt+0x8e7b8>
    a7b4:	orrhi	pc, pc, r0, asr #6
    a7b8:			; <UNDEFINED> instruction: 0x2664f8df
    a7bc:	ldmpl	r4!, {r0, r4, r6, r9, sl, lr}
    a7c0:			; <UNDEFINED> instruction: 0xf7fc4620
    a7c4:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a7c8:	orrhi	pc, r5, r0
    a7cc:	subscs	pc, r8, #14090240	; 0xd70000
    a7d0:	bcs	213bdc <__printf_chk@plt+0x211394>
    a7d4:	ldm	pc, {r3, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a7d8:	subcc	pc, r6, r2
    a7dc:			; <UNDEFINED> instruction: 0x51d38596
    a7e0:			; <UNDEFINED> instruction: 0x0005a7b9
    a7e4:			; <UNDEFINED> instruction: 0xf8d99a06
    a7e8:	bcs	ffc1ace0 <__printf_chk@plt+0xffc18498>
    a7ec:			; <UNDEFINED> instruction: 0xf0009b00
    a7f0:	bcs	fffeae0c <__printf_chk@plt+0xfffe85c4>
    a7f4:	orrshi	pc, r4, r0
    a7f8:	andle	r4, sl, #156, 4	; 0xc0000009
    a7fc:	mvnscs	r4, r2, lsr #12
    a800:	blne	88810 <__printf_chk@plt+0x85fc8>
    a804:	svclt	0x0037429a
    a808:	ldrmi	r9, [r4], -r6, lsl #20
    a80c:	strcc	r7, [r2], #-98	; 0xffffff9e
    a810:			; <UNDEFINED> instruction: 0xf8df9a06
    a814:	mvnscs	r5, r0, lsl r6
    a818:			; <UNDEFINED> instruction: 0x060cf8df
    a81c:	ldrbtmi	r3, [sp], #-3074	; 0xfffff3fe
    a820:			; <UNDEFINED> instruction: 0xf8c54478
    a824:			; <UNDEFINED> instruction: 0xf50545d4
    a828:			; <UNDEFINED> instruction: 0xf8c574a0
    a82c:			; <UNDEFINED> instruction: 0xf001413c
    a830:			; <UNDEFINED> instruction: 0xf7fef92d
    a834:			; <UNDEFINED> instruction: 0xf8c5ff41
    a838:	bls	1ab1a0 <__printf_chk@plt+0x1a8958>
    a83c:	mvnseq	pc, r2, lsr #3
    a840:	vmla.i8	d2, d0, d13
    a844:	ldm	pc, {r3, r5, r7, r8, pc}^	; <UNPREDICTABLE>
    a848:	mvneq	pc, r1, lsl r0	; <UNPREDICTABLE>
    a84c:			; <UNDEFINED> instruction: 0x01a601a6
    a850:			; <UNDEFINED> instruction: 0x01a601a6
    a854:			; <UNDEFINED> instruction: 0x01a601a6
    a858:	mvneq	r0, r6, lsr #3
    a85c:	biceq	r0, r3, r9, asr #3
    a860:			; <UNDEFINED> instruction: 0x01b701bd
    a864:	stflss	f0, [r6, #-828]	; 0xfffffcc4
    a868:			; <UNDEFINED> instruction: 0xf0402dff
    a86c:			; <UNDEFINED> instruction: 0xf8df80db
    a870:	ldrbtmi	r2, [sl], #-1468	; 0xfffffa44
    a874:	subshi	pc, r8, #12713984	; 0xc20000
    a878:	ldr	r2, [r3, r1, lsl #10]
    a87c:	ldreq	pc, [r0, #2271]!	; 0x8df
    a880:	bls	193080 <__printf_chk@plt+0x190838>
    a884:			; <UNDEFINED> instruction: 0xf0014478
    a888:			; <UNDEFINED> instruction: 0xf8dff901
    a88c:	cfstr32ls	mvfx2, [r6, #-672]	; 0xfffffd60
    a890:	strtmi	r4, [sl], #-1146	; 0xfffffb86
    a894:	cmpeq	ip, #9568256	; 0x920000	; <UNPREDICTABLE>
    a898:			; <UNDEFINED> instruction: 0xf0002800
    a89c:	sqtnes	f0, f1
    a8a0:	mlasne	r4, r2, r8, pc	; <UNPREDICTABLE>
    a8a4:			; <UNDEFINED> instruction: 0xf882b2e4
    a8a8:	stccs	3, cr4, [r0], {92}	; 0x5c
    a8ac:	rscshi	pc, sl, r0
    a8b0:	strle	r0, [r6], #-1996	; 0xfffff834
    a8b4:	sbclt	r3, r0, #131072	; 0x20000
    a8b8:	cmpeq	ip, #8519680	; 0x820000	; <UNPREDICTABLE>
    a8bc:			; <UNDEFINED> instruction: 0xf0002800
    a8c0:			; <UNDEFINED> instruction: 0xf8df80f1
    a8c4:	andcs	r4, r0, r4, ror r5
    a8c8:	tsteq	r1, r1, lsr #32	; <UNPREDICTABLE>
    a8cc:	strtmi	r4, [r5], #-1148	; 0xfffffb84
    a8d0:	andhi	pc, r0, r4, asr #17
    a8d4:	eorsne	pc, r4, r5, lsl #17
    a8d8:			; <UNDEFINED> instruction: 0xff56f000
    a8dc:			; <UNDEFINED> instruction: 0xf8c42200
    a8e0:			; <UNDEFINED> instruction: 0xe7c92258
    a8e4:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a8e8:	bls	1930e0 <__printf_chk@plt+0x190898>
    a8ec:			; <UNDEFINED> instruction: 0xf0014478
    a8f0:	stmdals	r6, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    a8f4:			; <UNDEFINED> instruction: 0xffb6f7fd
    a8f8:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a8fc:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    a900:	subsne	pc, r8, #12713984	; 0xc20000
    a904:			; <UNDEFINED> instruction: 0xf8dfe7b8
    a908:	mvnscs	r0, ip, lsr r5
    a90c:	ldrbtmi	r9, [r8], #-2566	; 0xfffff5fa
    a910:			; <UNDEFINED> instruction: 0xf8bcf001
    a914:			; <UNDEFINED> instruction: 0xf7fd9806
    a918:			; <UNDEFINED> instruction: 0xf8dfff3f
    a91c:	tstcs	r0, ip, lsr #10
    a920:			; <UNDEFINED> instruction: 0xf8c2447a
    a924:	sbfx	r1, r8, #4, #8
    a928:	ldmibcs	pc!, {r1, r2, r8, fp, ip, pc}^	; <UNPREDICTABLE>
    a92c:	rschi	pc, r0, r0
    a930:	ldreq	pc, [r8, #-2271]	; 0xfffff721
    a934:			; <UNDEFINED> instruction: 0xf5004478
    a938:			; <UNDEFINED> instruction: 0xf8d07410
    a93c:	adcmi	r2, r2, #60, 2
    a940:	mulsvc	r1, sl, r2
    a944:			; <UNDEFINED> instruction: 0xf8c03201
    a948:			; <UNDEFINED> instruction: 0xe795213c
    a94c:	streq	pc, [r0, #-2271]	; 0xfffff721
    a950:	sfmls	f2, 4, [r6, #-0]
    a954:			; <UNDEFINED> instruction: 0xf8c04478
    a958:	sfmcs	f2, 4, [r0, #-352]	; 0xfffffea0
    a95c:	stccs	0, cr13, [sl, #-560]	; 0xfffffdd0
    a960:			; <UNDEFINED> instruction: 0xf8d0d182
    a964:	stmdavs	r1, {r2, r4, r6, r9, sp}^
    a968:	bcs	1b598 <__printf_chk@plt+0x18d50>
    a96c:			; <UNDEFINED> instruction: 0xf10dd184
    a970:	andcs	r0, r1, #-1073741819	; 0xc0000005
    a974:			; <UNDEFINED> instruction: 0xf88d4658
    a978:			; <UNDEFINED> instruction: 0xf7fc5017
    a97c:			; <UNDEFINED> instruction: 0xe77bff37
    a980:	ldrbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a984:	bls	193180 <__printf_chk@plt+0x190938>
    a988:			; <UNDEFINED> instruction: 0xf0014478
    a98c:			; <UNDEFINED> instruction: 0xf8dff87f
    a990:	cfstrsls	mvf2, [r6], {200}	; 0xc8
    a994:	strtmi	r4, [r2], #-1146	; 0xfffffb86
    a998:	cmpeq	ip, #9568256	; 0x920000	; <UNPREDICTABLE>
    a99c:	rsbsle	r2, ip, r0, lsl #16
    a9a0:			; <UNDEFINED> instruction: 0xf8921e45
    a9a4:	rsclt	r1, sp, #52	; 0x34
    a9a8:	cmppl	ip, #8519680	; 0x820000	; <UNPREDICTABLE>
    a9ac:	strbeq	fp, [fp, sp, ror #3]
    a9b0:			; <UNDEFINED> instruction: 0x4620d415
    a9b4:	strtcs	pc, [r4], #2271	; 0x8df
    a9b8:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    a9bc:	ldrmi	r4, [r4], #-1146	; 0xfffffb86
    a9c0:	eorsne	pc, r4, r4, lsl #17
    a9c4:			; <UNDEFINED> instruction: 0xf000281f
    a9c8:	stmdacs	r1!, {r1, r2, r3, r6, r8, pc}
    a9cc:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    a9d0:	strcs	pc, [ip], #2271	; 0x8df
    a9d4:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    a9d8:	subsne	pc, r8, #12713984	; 0xc20000
    a9dc:	stmdacc	r2, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
    a9e0:			; <UNDEFINED> instruction: 0xf882b2c0
    a9e4:	stmdacs	r0, {r2, r3, r4, r6, r8, r9}
    a9e8:	streq	sp, [sp, r3, ror #3]
    a9ec:	cfstr32cs	mvfx13, [r2], #-160	; 0xffffff60
    a9f0:			; <UNDEFINED> instruction: 0xf8dfd1df
    a9f4:	andcs	r2, r3, r0, ror r4
    a9f8:	strcs	r2, [r0], #-257	; 0xfffffeff
    a9fc:	subsvs	r4, r4, sl, ror r4
    aa00:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    aa04:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    aa08:			; <UNDEFINED> instruction: 0xf8914479
    aa0c:			; <UNDEFINED> instruction: 0xf0422056
    aa10:			; <UNDEFINED> instruction: 0xf8810201
    aa14:			; <UNDEFINED> instruction: 0xf7fe2056
    aa18:	andcs	pc, r3, pc, lsl #22
    aa1c:	stc2	7, cr15, [r6], {253}	; 0xfd
    aa20:	strb	r9, [pc, r6, lsl #16]
    aa24:			; <UNDEFINED> instruction: 0xf0002d0d
    aa28:			; <UNDEFINED> instruction: 0xf8df808a
    aa2c:	ldrbtmi	r1, [r9], #-1088	; 0xfffffbc0
    aa30:	subscs	pc, r4, #13697024	; 0xd10000
    aa34:	movwmi	r6, #43081	; 0xa849
    aa38:			; <UNDEFINED> instruction: 0xf47f2a00
    aa3c:			; <UNDEFINED> instruction: 0xe796af1d
    aa40:			; <UNDEFINED> instruction: 0xf2002c27
    aa44:	ldm	pc, {r0, r2, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    aa48:	addseq	pc, r5, r4, lsl r0	; <UNPREDICTABLE>
    aa4c:	tsteq	fp, fp, lsl r1
    aa50:			; <UNDEFINED> instruction: 0x011b0095
    aa54:			; <UNDEFINED> instruction: 0x012a011b
    aa58:	tsteq	fp, fp, lsl r1
    aa5c:	tsteq	fp, fp, lsl r1
    aa60:	tsteq	fp, fp, lsl r1
    aa64:	tsteq	fp, fp, lsl r1
    aa68:	tsteq	fp, fp, lsl r1
    aa6c:	tsteq	fp, fp, lsl r1
    aa70:	tsteq	fp, fp, lsl r1
    aa74:	tsteq	fp, fp, lsl r1
    aa78:	addseq	r0, r5, fp, lsl r1
    aa7c:	tsteq	fp, fp, lsl r1
    aa80:	tsteq	fp, fp, lsl r1
    aa84:	tsteq	fp, fp, lsl r1
    aa88:	umullseq	r0, r5, r5, r0
    aa8c:			; <UNDEFINED> instruction: 0x01370095
    aa90:	tsteq	fp, r9, lsl #1
    aa94:	tsteq	fp, fp, lsl r1
    aa98:			; <UNDEFINED> instruction: 0xf8920095
    aa9c:			; <UNDEFINED> instruction: 0xe7a41034
    aaa0:	mlasne	r4, r2, r8, pc	; <UNPREDICTABLE>
    aaa4:			; <UNDEFINED> instruction: 0xf57f078a
    aaa8:	stccs	15, cr10, [r2, #-48]!	; 0xffffffd0
    aaac:	sbcshi	pc, r1, r0
    aab0:	strbeq	r4, [fp, pc, ror #21]
    aab4:	andeq	pc, r2, r1, lsr #32
    aab8:	strtmi	r4, [sl], #-1146	; 0xfffffb86
    aabc:	eorseq	pc, r4, r2, lsl #17
    aac0:	sbchi	pc, sp, r0, lsl #2
    aac4:			; <UNDEFINED> instruction: 0xf0002000
    aac8:	bmi	ffaca44c <__printf_chk@plt+0xffac7c04>
    aacc:	strtmi	r4, [sl], #-1146	; 0xfffffb86
    aad0:	mlasne	r4, r2, r8, pc	; <UNPREDICTABLE>
    aad4:	bmi	ffa446b0 <__printf_chk@plt+0xffa41e68>
    aad8:	ldrbtmi	r4, [sl], #-3019	; 0xfffff435
    aadc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aae0:	subsmi	r9, sl, r7, lsl #22
    aae4:	orrhi	pc, fp, r0, asr #32
    aae8:	andlt	r4, r9, r8, lsr #12
    aaec:	svchi	0x00f0e8bd
    aaf0:	smlattcs	r8, r2, sl, r4
    aaf4:			; <UNDEFINED> instruction: 0xf8c2447a
    aaf8:	ssat	r1, #30, r8, asr #4
    aafc:	svclt	0x0028429c
    ab00:	movtle	r3, #60418	; 0xec02
    ab04:			; <UNDEFINED> instruction: 0xf5039b01
    ab08:			; <UNDEFINED> instruction: 0xf8c372a0
    ab0c:			; <UNDEFINED> instruction: 0x461c45d4
    ab10:	teqcs	ip, r3, asr #17	; <UNPREDICTABLE>
    ab14:	ldc2l	7, cr15, [r0, #1016]	; 0x3f8
    ab18:			; <UNDEFINED> instruction: 0xf8c42200
    ab1c:	ssat	r2, #12, r8, asr #4
    ab20:	svclt	0x0038429c
    ab24:	bmi	ff5a6bb4 <__printf_chk@plt+0xff5a436c>
    ab28:	strcc	fp, [r1], #-3896	; 0xfffff0c8
    ab2c:	tsteq	r7, pc, asr #32	; <UNPREDICTABLE>
    ab30:			; <UNDEFINED> instruction: 0xf8c9bf38
    ab34:	ldrbtmi	r4, [sl], #-316	; 0xfffffec4
    ab38:	subsne	pc, r8, #12713984	; 0xc20000
    ab3c:	blmi	ff4845b4 <__printf_chk@plt+0xff481d6c>
    ab40:			; <UNDEFINED> instruction: 0xf893447b
    ab44:			; <UNDEFINED> instruction: 0x07122034
    ab48:	sbcshi	pc, r3, r0, asr #2
    ab4c:	subscs	pc, r4, #13828096	; 0xd30000
    ab50:	movwmi	r6, #43097	; 0xa859
    ab54:			; <UNDEFINED> instruction: 0xf47f2a00
    ab58:	str	sl, [r8, -pc, lsl #29]
    ab5c:	smlabtcs	r0, sl, r8, r4
    ab60:			; <UNDEFINED> instruction: 0xf7fc4478
    ab64:	stmdacs	r0, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
    ab68:	addhi	pc, sl, r0
    ab6c:	ldrbtmi	r4, [sl], #-2759	; 0xfffff539
    ab70:			; <UNDEFINED> instruction: 0x1057f892
    ab74:	strtmi	r4, [r0], -r6, asr #27
    ab78:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    ab7c:	strtmi	r4, [r5], #-1149	; 0xfffffb83
    ab80:	eorsne	pc, r4, r5, lsl #17
    ab84:	mrrc2	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    ab88:			; <UNDEFINED> instruction: 0xf0002000
    ab8c:			; <UNDEFINED> instruction: 0xf895fdfd
    ab90:	stmdals	r6, {r2, r4, r5, ip}
    ab94:	ldmmi	pc!, {r1, r2, r3, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ab98:	ldrbtmi	r2, [r8], #-511	; 0xfffffe01
    ab9c:			; <UNDEFINED> instruction: 0xff76f000
    aba0:	blls	44800 <__printf_chk@plt+0x41fb8>
    aba4:	rscscs	r4, pc, r1, lsr #12
    aba8:	bleq	88bb4 <__printf_chk@plt+0x8636c>
    abac:	svclt	0x00344299
    abb0:			; <UNDEFINED> instruction: 0xf1047062
    abb4:			; <UNDEFINED> instruction: 0xe7a534ff
    abb8:			; <UNDEFINED> instruction: 0x21054ab7
    abbc:			; <UNDEFINED> instruction: 0xf8c2447a
    abc0:			; <UNDEFINED> instruction: 0xe6591258
    abc4:			; <UNDEFINED> instruction: 0x21044ab5
    abc8:			; <UNDEFINED> instruction: 0xf8c2447a
    abcc:			; <UNDEFINED> instruction: 0xe6531258
    abd0:			; <UNDEFINED> instruction: 0x21034ab3
    abd4:			; <UNDEFINED> instruction: 0xf8c2447a
    abd8:			; <UNDEFINED> instruction: 0xe64d1258
    abdc:			; <UNDEFINED> instruction: 0x21024ab1
    abe0:			; <UNDEFINED> instruction: 0xf8c2447a
    abe4:			; <UNDEFINED> instruction: 0xe6471258
    abe8:	ldrbtmi	r4, [sl], #-2735	; 0xfffff551
    abec:	subsne	pc, r4, #13762560	; 0xd20000
    abf0:	b	1464d40 <__printf_chk@plt+0x14624f8>
    abf4:			; <UNDEFINED> instruction: 0xf47f0302
    abf8:			; <UNDEFINED> instruction: 0xf10daeeb
    abfc:	andcs	r0, r1, #-1073741819	; 0xc0000005
    ac00:	ldrbtcs	r4, [pc], #1624	; ac08 <__printf_chk@plt+0x83c0>
    ac04:	andsmi	pc, r7, sp, lsl #17
    ac08:	ldc2l	7, cr15, [r0, #1008]!	; 0x3f0
    ac0c:	bmi	fea04794 <__printf_chk@plt+0xfea01f4c>
    ac10:	ldrbtmi	r2, [sl], #-7
    ac14:	lslvc	pc, r2, #10	; <UNPREDICTABLE>
    ac18:	subseq	pc, r8, #12713984	; 0xc20000
    ac1c:	teqne	ip, r2, asr #17	; <UNPREDICTABLE>
    ac20:	stcmi	6, cr14, [r3], #168	; 0xa8
    ac24:	stmiami	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}
    ac28:	ldrbtmi	r2, [ip], #-754	; 0xfffffd0e
    ac2c:			; <UNDEFINED> instruction: 0xf0004478
    ac30:	andcs	pc, r1, sp, lsr #30
    ac34:	subshi	pc, r4, #196, 16	; 0xc40000
    ac38:	ldc2	0, cr15, [r6], #-0
    ac3c:	ldmpl	r0!, {r1, r2, r3, r4, r7, r9, fp, lr}
    ac40:	blx	ff948c38 <__printf_chk@plt+0xff9463f0>
    ac44:	mrrcne	10, 2, r6, r1, cr2
    ac48:			; <UNDEFINED> instruction: 0x63226221
    ac4c:	subseq	pc, r4, #196, 16	; 0xc40000
    ac50:	bmi	fe6c4750 <__printf_chk@plt+0xfe6c1f08>
    ac54:	ldrbtmi	r2, [sl], #-0
    ac58:	teqeq	r8, r2, asr #17	; <UNPREDICTABLE>
    ac5c:	strtmi	lr, [r8], -r8, lsr #14
    ac60:	ldc2	7, cr15, [r6], #-1012	; 0xfffffc0c
    ac64:			; <UNDEFINED> instruction: 0xf7ffe72e
    ac68:	ldrt	pc, [r1], r7, lsl #26	; <UNPREDICTABLE>
    ac6c:	ldrbtmi	r4, [sl], #-2708	; 0xfffff56c
    ac70:	subhi	pc, r4, #12713984	; 0xc20000
    ac74:	ldc2	0, cr15, [r4]
    ac78:			; <UNDEFINED> instruction: 0xf0002000
    ac7c:	strt	pc, [r7], r5, lsl #27
    ac80:			; <UNDEFINED> instruction: 0x46204d90
    ac84:	strtmi	r4, [r5], #-1149	; 0xfffffb83
    ac88:	cmpcs	ip, #9764864	; 0x950000	; <UNPREDICTABLE>
    ac8c:			; <UNDEFINED> instruction: 0xf8853201
    ac90:			; <UNDEFINED> instruction: 0xf7fd235c
    ac94:			; <UNDEFINED> instruction: 0xf895fc1d
    ac98:	stmdals	r6, {r2, r4, r5, ip}
    ac9c:	andcs	lr, r6, sl, lsl #13
    aca0:	blx	ff448c9e <__printf_chk@plt+0xff446456>
    aca4:	stmdals	r6, {r3, r7, r9, fp, lr}
    aca8:			; <UNDEFINED> instruction: 0xf892447a
    acac:			; <UNDEFINED> instruction: 0xf021103a
    acb0:			; <UNDEFINED> instruction: 0xf8820103
    acb4:			; <UNDEFINED> instruction: 0xe685103a
    acb8:	smlabbcs	r1, r4, sl, r4
    acbc:	andcs	r4, r0, r4, lsl #25
    acc0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    acc4:	andcs	r6, r3, r0, asr r0
    acc8:	stc2l	7, cr15, [sl], #1012	; 0x3f4
    accc:			; <UNDEFINED> instruction: 0x2056f894
    acd0:			; <UNDEFINED> instruction: 0xf0422022
    acd4:			; <UNDEFINED> instruction: 0xf8840202
    acd8:			; <UNDEFINED> instruction: 0xf7fd2056
    acdc:			; <UNDEFINED> instruction: 0xf894fbb3
    ace0:			; <UNDEFINED> instruction: 0xf0422056
    ace4:			; <UNDEFINED> instruction: 0xf8840201
    ace8:			; <UNDEFINED> instruction: 0xf7fe2056
    acec:	stmdals	r6, {r0, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    acf0:	ldrbmi	lr, [r1], -r8, ror #12
    acf4:	movwls	r4, #9760	; 0x2620
    acf8:	ldc2	7, cr15, [ip], #-1008	; 0xfffffc10
    acfc:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
    ad00:	stmdbls	r6, {r1, r2, r4, r5, ip, lr, pc}
    ad04:	rsble	r2, r1, r0, lsl #18
    ad08:	mlascs	r5, r3, r8, pc	; <UNPREDICTABLE>
    ad0c:	andeq	pc, sl, r1, lsr #3
    ad10:			; <UNDEFINED> instruction: 0xf080fab0
    ad14:	andeq	pc, r8, #130	; 0x82
    ad18:	b	40d220 <__printf_chk@plt+0x40a9d8>
    ad1c:	ldrsble	r0, [sp, #-34]	; 0xffffffde
    ad20:	movwls	r4, #9760	; 0x2620
    ad24:	mcrr2	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    ad28:			; <UNDEFINED> instruction: 0xf8d39b02
    ad2c:	bcs	13684 <__printf_chk@plt+0x10e3c>
    ad30:	cfstrsge	mvf15, [r2, #508]!	; 0x1fc
    ad34:	bcs	24ea4 <__printf_chk@plt+0x2265c>
    ad38:	cfldrsge	mvf15, [lr, #508]	; 0x1fc
    ad3c:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
    ad40:	ldrbmi	r2, [r8], -r1, lsl #4
    ad44:			; <UNDEFINED> instruction: 0xf88d9303
    ad48:	tstls	r2, r7, lsl r0
    ad4c:	stc2l	7, cr15, [lr, #-1008]	; 0xfffffc10
    ad50:			; <UNDEFINED> instruction: 0xf8d39b03
    ad54:	bcs	1653c <__printf_chk@plt+0x13cf4>
    ad58:	cfstrsge	mvf15, [lr, #252]	; 0xfc
    ad5c:	subscs	pc, r4, #13828096	; 0xd30000
    ad60:			; <UNDEFINED> instruction: 0xf47f2a00
    ad64:	bmi	16f6390 <__printf_chk@plt+0x16f3b48>
    ad68:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    ad6c:	str	fp, [r3, #810]	; 0x32a
    ad70:	subscs	pc, r4, #13828096	; 0xd30000
    ad74:			; <UNDEFINED> instruction: 0xf8c32106
    ad78:	bcs	f6e0 <__printf_chk@plt+0xce98>
    ad7c:	cfldrdge	mvd15, [ip, #-508]!	; 0xfffffe04
    ad80:	bcs	24ef0 <__printf_chk@plt+0x226a8>
    ad84:	cfldrdge	mvd15, [r8, #-508]!	; 0xfffffe04
    ad88:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
    ad8c:	ldrbmi	r2, [r8], -r1, lsl #4
    ad90:			; <UNDEFINED> instruction: 0xf88d9303
    ad94:	tstls	r2, r7, lsl r0
    ad98:	stc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    ad9c:			; <UNDEFINED> instruction: 0xf8d39b03
    ada0:	bcs	16588 <__printf_chk@plt+0x13d40>
    ada4:	cfstrdge	mvd15, [r8, #-252]!	; 0xffffff04
    ada8:	subscs	pc, r4, #13828096	; 0xd30000
    adac:			; <UNDEFINED> instruction: 0xf47f2a00
    adb0:	ldmdavs	sl, {r0, r1, r5, r6, r8, sl, fp, sp, pc}^
    adb4:			; <UNDEFINED> instruction: 0xf47f2a00
    adb8:	stmdbls	r2, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, pc}
    adbc:	ldrbmi	r2, [r8], -r1, lsl #4
    adc0:			; <UNDEFINED> instruction: 0xf88d240a
    adc4:			; <UNDEFINED> instruction: 0xf7fc4017
    adc8:	ldrb	pc, [r5, #-3345]	; 0xfffff2ef	; <UNPREDICTABLE>
    adcc:	subsne	pc, r4, #13828096	; 0xd30000
    add0:	b	1464f40 <__printf_chk@plt+0x14626f8>
    add4:			; <UNDEFINED> instruction: 0xf47f0302
    add8:	strb	sl, [r8, #3407]	; 0xd4f
    addc:	subsne	pc, r4, #13828096	; 0xd30000
    ade0:	b	1464f50 <__printf_chk@plt+0x1462708>
    ade4:			; <UNDEFINED> instruction: 0xf47f0302
    ade8:			; <UNDEFINED> instruction: 0xf10dad47
    adec:	andcs	r0, r1, #-1073741819	; 0xc0000005
    adf0:	strcs	r4, [sl], #-1624	; 0xfffff9a8
    adf4:	andsmi	pc, r7, sp, lsl #17
    adf8:	ldc2l	7, cr15, [r8], #1008	; 0x3f0
    adfc:			; <UNDEFINED> instruction: 0xf7f7e53c
    ae00:	svclt	0x0000ebd4
    ae04:	andeq	r6, r1, r0, asr #11
    ae08:	ldrdeq	r0, [r0], -r8
    ae0c:	muleq	r1, ip, r5
    ae10:	andeq	r7, r1, lr, ror sp
    ae14:	andeq	r0, r0, r4, lsr r2
    ae18:	andeq	r7, r1, r8, ror sp
    ae1c:	andeq	r7, r1, ip, ror #26
    ae20:	andeq	r0, r0, r8, lsl #5
    ae24:	andeq	r7, r1, lr, ror #25
    ae28:	andeq	r4, r0, r0, asr #26
    ae2c:	muleq	r1, sl, ip
    ae30:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    ae34:	andeq	r7, r1, ip, ror ip
    ae38:	andeq	r7, r1, r0, asr #24
    ae3c:	andeq	r4, r0, ip, ror #24
    ae40:	andeq	r7, r1, lr, lsl #24
    ae44:	andeq	r4, r0, sl, asr #24
    ae48:	andeq	r7, r1, ip, ror #23
    ae4c:	ldrdeq	r7, [r1], -r8
    ae50:			; <UNDEFINED> instruction: 0x00017bb8
    ae54:	ldrdeq	r4, [r0], -r0
    ae58:	andeq	r7, r1, r8, ror fp
    ae5c:	andeq	r7, r1, r0, asr fp
    ae60:	andeq	r7, r1, r6, lsr fp
    ae64:	andeq	r7, r1, ip, ror #4
    ae68:	andeq	r7, r1, r4, lsl #22
    ae6c:	ldrdeq	r7, [r1], -lr
    ae70:	andeq	r7, r1, r4, asr sl
    ae74:	andeq	r7, r1, r0, asr #20
    ae78:	andeq	r6, r1, sl, asr #4
    ae7c:	andeq	r7, r1, r8, lsl sl
    ae80:	ldrdeq	r7, [r1], -r6
    ae84:	andeq	r7, r1, ip, asr #19
    ae88:	muleq	r0, r4, r3
    ae8c:	muleq	r1, lr, r9
    ae90:	muleq	r1, r0, r9
    ae94:			; <UNDEFINED> instruction: 0x000049be
    ae98:	andeq	r7, r1, r0, asr r9
    ae9c:	andeq	r7, r1, r4, asr #18
    aea0:	andeq	r7, r1, r8, lsr r9
    aea4:	andeq	r7, r1, ip, lsr #18
    aea8:	andeq	r7, r1, r2, lsr #18
    aeac:	strdeq	r7, [r1], -sl
    aeb0:	andeq	r7, r1, r2, ror #17
    aeb4:	andeq	r4, r0, ip, lsr #18
    aeb8:	andeq	r0, r0, r0, lsl #5
    aebc:			; <UNDEFINED> instruction: 0x000178b6
    aec0:	muleq	r1, lr, r8
    aec4:	andeq	r7, r1, r8, lsl #17
    aec8:	andeq	r7, r1, r4, ror #16
    aecc:	andeq	r6, r1, r8, lsr #31
    aed0:	andeq	r7, r1, sl, asr #16
    aed4:	andeq	r7, r1, r4, lsr #15
    aed8:	blmi	b9d794 <__printf_chk@plt+0xb9af4c>
    aedc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    aee0:	ldmpl	r3, {r2, r9, sl, lr}^
    aee4:	ldmibvs	r9, {r0, r1, r7, ip, sp, pc}
    aee8:	blmi	af7394 <__printf_chk@plt+0xaf4b4c>
    aeec:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    aef0:	eorle	r2, lr, r0, lsl #18
    aef4:	stfmis	f2, [r9, #-4]!
    aef8:	stmdami	sl!, {r0, r3, r5, r8, r9, fp, lr}
    aefc:	ldrbtmi	r5, [fp], #-2389	; 0xfffff6ab
    af00:			; <UNDEFINED> instruction: 0xf8d35817
    af04:	stmiavs	lr!, {r3, r6, r9}^
    af08:	ldmibvs	pc!, {r0, r1, r3, r5, r7, r8, fp, sp, lr}	; <UNPREDICTABLE>
    af0c:	stmiblt	r0!, {r0, r1, r4, r5, r6, r7, r9, fp, ip}^
    af10:	ldmdapl	r6, {r0, r2, r5, fp, lr}
    af14:	ldmibvs	r0!, {r1, r4, r5, r6, r7, fp, sp, lr}
    af18:	svclt	0x00181a10
    af1c:	bmi	8d2f28 <__printf_chk@plt+0x8d06e0>
    af20:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    af24:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    af28:			; <UNDEFINED> instruction: 0xf8d20964
    af2c:	strls	r2, [r1], #-596	; 0xfffffdac
    af30:			; <UNDEFINED> instruction: 0xf282fab2
    af34:			; <UNDEFINED> instruction: 0xf7fc0952
    af38:	stmibvs	fp!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    af3c:	bllt	4dc754 <__printf_chk@plt+0x4d9f0c>
    af40:	ldmiblt	r3, {r0, r1, r4, r5, r7, r8, fp, sp, lr}^
    af44:	andlt	r4, r3, r0, lsr #12
    af48:	mrcmi	13, 0, fp, cr7, cr0, {7}
    af4c:	ldmibpl	r6, {sp}
    af50:			; <UNDEFINED> instruction: 0xf893e7e5
    af54:			; <UNDEFINED> instruction: 0x07891056
    af58:	ldmdbmi	r5, {r3, sl, ip, lr, pc}
    af5c:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}^
    af60:	sbcle	r2, r7, r0, lsl #18
    af64:	mlascc	r7, r3, r8, pc	; <UNPREDICTABLE>
    af68:	strble	r0, [r3], #1819	; 0x71b
    af6c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    af70:	mlasne	r4, r3, r8, pc	; <UNPREDICTABLE>
    af74:	smlalbteq	pc, r0, r1, r3	; <UNPREDICTABLE>
    af78:			; <UNDEFINED> instruction: 0xf7ffe7bd
    af7c:	movwmi	pc, #19439	; 0x4bef	; <UNPREDICTABLE>
    af80:	andlt	r4, r3, r0, lsr #12
    af84:			; <UNDEFINED> instruction: 0xf7fdbdf0
    af88:	movwmi	pc, #18441	; 0x4809	; <UNPREDICTABLE>
    af8c:	svclt	0x0000e7d8
    af90:	andeq	r5, r1, r8, asr #28
    af94:	andeq	r0, r0, r4, ror #4
    af98:	andeq	r7, r1, r0, lsr #12
    af9c:	andeq	r0, r0, r0, lsr #5
    afa0:	andeq	r7, r1, lr, lsl #12
    afa4:	andeq	r0, r0, r4, lsr r2
    afa8:	andeq	r0, r0, r8, lsl #5
    afac:	andeq	r7, r1, r6, ror #11
    afb0:	andeq	r6, r1, ip, lsl #26
    afb4:	muleq	r1, lr, r5
    afb8:	ldrlt	r0, [r0, #-1986]	; 0xfffff83e
    afbc:	strle	r4, [r2], #-1540	; 0xfffff9fc
    afc0:	strle	r0, [r6], #-1955	; 0xfffff85d
    afc4:	tstcs	r1, r0, lsl sp
    afc8:			; <UNDEFINED> instruction: 0xf7fd2000
    afcc:	streq	pc, [r3, r9, ror #22]!
    afd0:	pop	{r3, r4, r5, r6, r7, r8, sl, ip, lr, pc}
    afd4:	tstcs	r1, r0, lsl r0
    afd8:			; <UNDEFINED> instruction: 0xf7fd2000
    afdc:	svclt	0x0000bb9f
    afe0:			; <UNDEFINED> instruction: 0xf7fcb508
    afe4:	blmi	98a6d0 <__printf_chk@plt+0x987e88>
    afe8:			; <UNDEFINED> instruction: 0xf8d3447b
    afec:	ldmiblt	r3, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    aff0:			; <UNDEFINED> instruction: 0xf7ff2000
    aff4:	msrlt	(UNDEF: 56), r1
    aff8:	mvnsle	r3, r1
    affc:			; <UNDEFINED> instruction: 0x4008e8bd
    b000:	bllt	ff3c7008 <__printf_chk@plt+0xff3c47c0>
    b004:			; <UNDEFINED> instruction: 0xf7ff2001
    b008:	andcc	pc, r1, r7, ror #30
    b00c:	pop	{r4, r5, r6, r7, r8, ip, lr, pc}
    b010:			; <UNDEFINED> instruction: 0xf0004008
    b014:	smlabtcs	r1, r5, fp, fp
    b018:			; <UNDEFINED> instruction: 0xf7fd2003
    b01c:	tstcs	r1, r1, asr #22	; <UNPREDICTABLE>
    b020:			; <UNDEFINED> instruction: 0xf7fd2018
    b024:	tstcs	r1, fp, ror fp	; <UNPREDICTABLE>
    b028:			; <UNDEFINED> instruction: 0xf7fd201f
    b02c:	tstcs	r1, r7, ror fp	; <UNPREDICTABLE>
    b030:			; <UNDEFINED> instruction: 0xf7fd2020
    b034:	tstcs	r1, r3, ror fp	; <UNPREDICTABLE>
    b038:			; <UNDEFINED> instruction: 0xf7fd2021
    b03c:	tstcs	r1, pc, ror #22	; <UNPREDICTABLE>
    b040:			; <UNDEFINED> instruction: 0xf7fd2022
    b044:	tstcs	r1, fp, ror #22	; <UNPREDICTABLE>
    b048:			; <UNDEFINED> instruction: 0xf7fd2027
    b04c:	tstcs	r1, r7, ror #22	; <UNPREDICTABLE>
    b050:			; <UNDEFINED> instruction: 0xf7fd2005
    b054:	stmdami	sl, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    b058:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    b05c:	mrc2	7, 4, pc, cr0, cr11, {7}
    b060:	tstcs	r1, r8, lsl r1
    b064:			; <UNDEFINED> instruction: 0xf7fd2023
    b068:	blmi	1c9dd4 <__printf_chk@plt+0x1c758c>
    b06c:			; <UNDEFINED> instruction: 0xf8d3447b
    b070:	stmdacs	r0, {r9, sl, fp}
    b074:			; <UNDEFINED> instruction: 0xf7ffd0bc
    b078:			; <UNDEFINED> instruction: 0xe7b9ff9f
    b07c:	andeq	r7, r1, r4, lsr #10
    b080:	muleq	r0, sl, lr
    b084:	andeq	r7, r1, r0, lsr #9
    b088:	ldrlt	r0, [r0, #-1986]	; 0xfffff83e
    b08c:	strle	r4, [r2], #-1540	; 0xfffff9fc
    b090:	strle	r0, [r6], #-1955	; 0xfffff85d
    b094:	tstcs	r1, r0, lsl sp
    b098:			; <UNDEFINED> instruction: 0xf7fd2000
    b09c:			; <UNDEFINED> instruction: 0x07a3fb1f
    b0a0:	pop	{r3, r4, r5, r6, r7, r8, sl, ip, lr, pc}
    b0a4:	tstcs	r1, r0, lsl r0
    b0a8:			; <UNDEFINED> instruction: 0xf7fd2000
    b0ac:	svclt	0x0000bb55
    b0b0:			; <UNDEFINED> instruction: 0x4604b510
    b0b4:	tstlt	r8, r0, lsl #16
    b0b8:	b	fed4909c <__printf_chk@plt+0xfed46854>
    b0bc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    b0c0:			; <UNDEFINED> instruction: 0x4606b5f8
    b0c4:	strmi	r4, [sp], -ip, lsl #30
    b0c8:	and	r4, r4, pc, ror r4
    b0cc:	bl	13490b0 <__printf_chk@plt+0x1346868>
    b0d0:	blcs	1250e4 <__printf_chk@plt+0x12289c>
    b0d4:	ldmdavs	r8!, {r3, r8, ip, lr, pc}
    b0d8:	ldrtmi	r4, [r1], -sl, lsr #12
    b0dc:	bl	8490c0 <__printf_chk@plt+0x846878>
    b0e0:	blle	ffcd28f8 <__printf_chk@plt+0xffcd00b0>
    b0e4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b0e8:	svclt	0x00182b0b
    b0ec:	svclt	0x00082b69
    b0f0:	strtmi	r2, [r0], -r0, lsl #8
    b0f4:	svclt	0x0000bdf8
    b0f8:	andeq	r8, r1, r4, ror r5
    b0fc:	cfstr32mi	mvfx11, [sl], {16}
    b100:	ldrbtmi	r4, [ip], #-2826	; 0xfffff4f6
    b104:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b108:	blmi	27961c <__printf_chk@plt+0x276dd4>
    b10c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b110:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    b114:			; <UNDEFINED> instruction: 0x4010e8bd
    b118:	ldmiblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b11c:			; <UNDEFINED> instruction: 0xff70f7fe
    b120:	rscsle	r2, r2, r0, lsl #16
    b124:	svclt	0x0000bd10
    b128:	andeq	r5, r1, r2, lsr #24
    b12c:	andeq	r0, r0, r4, ror r2
    b130:	andeq	r0, r0, r8, ror r2
    b134:	movwcs	fp, #1392	; 0x570
    b138:			; <UNDEFINED> instruction: 0xf44f4e0f
    b13c:	stfmis	f4, [pc, #-512]	; af44 <__printf_chk@plt+0x86fc>
    b140:	cfstrsmi	mvf4, [pc], {126}	; 0x7e
    b144:	ldmdavs	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
    b148:	subeq	pc, r4, r5, lsl #2
    b14c:			; <UNDEFINED> instruction: 0xf9baf7fc
    b150:	stmdacs	r1, {r2, r3, r4, r5, r6, sl, lr}
    b154:	ldmdavs	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    b158:	rsbeq	pc, r4, r5, lsl #2
    b15c:	vst1.8	{d18-d21}, [pc], r0
    b160:			; <UNDEFINED> instruction: 0xf7fc5100
    b164:	stmdacs	r1, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    b168:	blmi	1bf57c <__printf_chk@plt+0x1bcd34>
    b16c:	andsvs	r5, r8, r3, ror #17
    b170:	andcs	fp, r1, r0, ror sp
    b174:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b178:	andeq	r6, r1, ip, asr #24
    b17c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    b180:	ldrdeq	r5, [r1], -r4
    b184:	andeq	r0, r0, r0, ror #4
    b188:	bmi	a9de34 <__printf_chk@plt+0xa9b5ec>
    b18c:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b190:	stmdacs	r0, {r4, fp, sp, lr}
    b194:	bmi	a3f6bc <__printf_chk@plt+0xa3ce74>
    b198:	ldrlt	r4, [r0], #-2344	; 0xfffff6d8
    b19c:	ldmdapl	r9, {r1, r3, r4, r7, fp, ip, lr}^
    b1a0:	stmdavs	r9, {r2, r4, r6, fp, ip, sp, lr}
    b1a4:	svceq	0x0008f014
    b1a8:			; <UNDEFINED> instruction: 0xf44fbf08
    b1ac:	mrslt	r7, (UNDEF: 9)
    b1b0:	addvc	pc, r0, r0, asr #8
    b1b4:	ldmdavc	r4, {r1, r5, r8, fp, lr}
    b1b8:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
    b1bc:	svceq	0x0001f011
    b1c0:	vst4.8	{d29-d32}, [r0 :64], r8
    b1c4:	streq	r6, [r9, r0, lsl #1]
    b1c8:	svclt	0x0048491e
    b1cc:	andmi	pc, r0, r0, asr #8
    b1d0:	svclt	0x00480724
    b1d4:	andvs	pc, r0, r0, asr #8
    b1d8:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
    b1dc:			; <UNDEFINED> instruction: 0xf892b971
    b1e0:	ldreq	r2, [r2, r2, lsr #32]
    b1e4:	bmi	6405f8 <__printf_chk@plt+0x63ddb0>
    b1e8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    b1ec:			; <UNDEFINED> instruction: 0xf85d4318
    b1f0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b1f4:	svceq	0x0002f014
    b1f8:	strb	sp, [r2, r5, ror #1]!
    b1fc:			; <UNDEFINED> instruction: 0x071178d2
    b200:	bmi	4c05dc <__printf_chk@plt+0x4bdd94>
    b204:	tsteq	r3, r0, asr #32	; <UNPREDICTABLE>
    b208:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    b20c:	bmi	43775c <__printf_chk@plt+0x434f14>
    b210:	ldmib	r3, {r0, r1, r3, r4, r7, fp, ip, lr}^
    b214:	addsmi	r2, sl, #67108864	; 0x4000000
    b218:			; <UNDEFINED> instruction: 0xf420bfc4
    b21c:			; <UNDEFINED> instruction: 0xf0407000
    b220:	stclle	0, cr0, [r4], #12
    b224:	strb	r4, [r2, r8, lsl #12]!
    b228:	addvc	pc, r0, pc, asr #8
    b22c:	svclt	0x00004770
    b230:	muleq	r1, r8, fp
    b234:	andeq	r0, r0, r8, asr #4
    b238:	andeq	r0, r0, r8, ror #4
    b23c:	andeq	r0, r0, r8, lsl r2
    b240:	andeq	r0, r0, r4, ror #3
    b244:	andeq	r0, r0, ip, lsl r2
    b248:	andeq	r0, r0, r8, lsl #4
    b24c:	andeq	r0, r0, r8, asr #3
    b250:	andeq	r0, r0, ip, lsr r2
    b254:	andscs	r4, r4, fp, lsl #18
    b258:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
    b25c:			; <UNDEFINED> instruction: 0xf7f74c0a
    b260:	blmi	2c5440 <__printf_chk@plt+0x2c2bf8>
    b264:	cfstrsmi	mvf4, [sl, #-496]	; 0xfffffe10
    b268:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
    b26c:			; <UNDEFINED> instruction: 0xf7f76818
    b270:	blmi	2458d0 <__printf_chk@plt+0x243088>
    b274:	stmiapl	r3!, {r3, r5, sp, lr}^
    b278:			; <UNDEFINED> instruction: 0xf7f76818
    b27c:	mlsvs	r8, r0, r9, lr
    b280:	svclt	0x0000bd38
    b284:			; <UNDEFINED> instruction: 0xfffffe9f
    b288:	andeq	r5, r1, r0, asr #21
    b28c:	muleq	r0, r0, r2
    b290:	ldrdeq	r8, [r1], -r2
    b294:	andeq	r0, r0, ip, lsr #3
    b298:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b29c:			; <UNDEFINED> instruction: 0x47706858
    b2a0:	andeq	r8, r1, r2, lsr #7
    b2a4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b2a8:			; <UNDEFINED> instruction: 0x47706818
    b2ac:	muleq	r1, r6, r3
    b2b0:	mvnsmi	lr, sp, lsr #18
    b2b4:	ldcmi	6, cr4, [r7], {128}	; 0x80
    b2b8:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    b2bc:	strtmi	r3, [r0], -r4, lsl #9
    b2c0:	b	fe0492a4 <__printf_chk@plt+0xfe046a5c>
    b2c4:	strtmi	r4, [r0], -r5, lsl #12
    b2c8:	stmia	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2cc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    b2d0:	stmdacs	r0, {r1, r3, r4, fp, sp, lr}
    b2d4:			; <UNDEFINED> instruction: 0x4606bf14
    b2d8:	mrrcne	6, 2, r4, r1, cr14
    b2dc:	and	sp, r6, r4, lsl #2
    b2e0:	svccs	0x0008f853
    b2e4:	andle	r1, r2, r4, asr ip
    b2e8:	adcsmi	r6, r4, #92, 16	; 0x5c0000
    b2ec:	blmi	3022d4 <__printf_chk@plt+0x2ffa8c>
    b2f0:	andcs	pc, r0, r8, asr #17
    b2f4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b2f8:	tstle	r4, r0, asr ip
    b2fc:			; <UNDEFINED> instruction: 0xf853e006
    b300:	mrrcne	15, 0, r2, r1, cr8
    b304:	ldmdavs	ip, {r1, ip, lr, pc}^
    b308:	blle	ffe1bdc0 <__printf_chk@plt+0xffe19578>
    b30c:	pop	{r1, r3, r4, r5, sp, lr}
    b310:	svclt	0x000081f0
    b314:	andeq	r8, r1, r2, lsl #7
    b318:	andeq	r6, r1, sl, ror #19
    b31c:	andeq	r6, r1, r4, asr #19
    b320:	addlt	fp, r5, r0, lsr r5
    b324:			; <UNDEFINED> instruction: 0x460d4c16
    b328:	ldrbtmi	r4, [ip], #-2582	; 0xfffff5ea
    b32c:	stmiapl	r2!, {r1, r2, r4, r8, r9, fp, lr}
    b330:			; <UNDEFINED> instruction: 0x4604447b
    b334:	andls	r6, r3, #1179648	; 0x120000
    b338:	andeq	pc, r0, #79	; 0x4f
    b33c:	ldmpl	fp, {r0, r1, r4, r9, fp, lr}
    b340:			; <UNDEFINED> instruction: 0xf7f76818
    b344:	bge	857fc <__printf_chk@plt+0x82fb4>
    b348:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    b34c:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b350:	svclt	0x00a32800
    b354:			; <UNDEFINED> instruction: 0x2004f8bd
    b358:			; <UNDEFINED> instruction: 0xf8bd2001
    b35c:	andcs	r3, r0, r6
    b360:	eorvs	fp, r2, r8, lsr #31
    b364:	svclt	0x00a84a0a
    b368:	blmi	1a341c <__printf_chk@plt+0x1a0bd4>
    b36c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b370:	blls	e53e0 <__printf_chk@plt+0xe2b98>
    b374:	qaddle	r4, sl, r1
    b378:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    b37c:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b380:	strdeq	r5, [r1], -sl
    b384:	ldrdeq	r0, [r0], -r8
    b388:	strdeq	r5, [r1], -r4
    b38c:	andeq	r0, r0, ip, lsr #3
    b390:			; <UNDEFINED> instruction: 0x000159b8
    b394:	mvnsmi	lr, #737280	; 0xb4000
    b398:	ldcmi	0, cr11, [r4], #-660	; 0xfffffd6c
    b39c:	ldmdami	r4!, {r1, r8, r9, fp, sp, pc}
    b3a0:	ldrbtmi	sl, [ip], #-2338	; 0xfffff6de
    b3a4:	stmdapl	r0!, {r9, sp}
    b3a8:	eorls	r6, r3, r0, lsl #16
    b3ac:	andeq	pc, r0, pc, asr #32
    b3b0:	svccs	0x0004f843
    b3b4:			; <UNDEFINED> instruction: 0xd1fb4299
    b3b8:	ldrbtmi	r4, [sp], #-3374	; 0xfffff2d2
    b3bc:	cdpcs	13, 0, cr6, cr0, cr14, {7}
    b3c0:			; <UNDEFINED> instruction: 0xf10dd034
    b3c4:			; <UNDEFINED> instruction: 0xf105090c
    b3c8:	strcs	r0, [r1, -r4, asr #16]
    b3cc:			; <UNDEFINED> instruction: 0xf7fc4640
    b3d0:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    b3d4:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b3d8:	blge	925490 <__printf_chk@plt+0x922c48>
    b3dc:			; <UNDEFINED> instruction: 0xf004464a
    b3e0:	bl	cb864 <__printf_chk@plt+0xc901c>
    b3e4:	movwcs	r0, #3200	; 0xc80
    b3e8:	vmoveq.16	d20[0], lr
    b3ec:	andeq	pc, r1, r4, lsl #2
    b3f0:	cdpeq	0, 1, cr15, cr15, cr14, {0}
    b3f4:	stcvs	8, cr15, [r4], {92}	; 0x5c
    b3f8:			; <UNDEFINED> instruction: 0xf1cebf58
    b3fc:	movwls	r0, #256	; 0x100
    b400:	vst1.8	{d15-d16}, [r1], r7
    b404:	teqmi	r4, #26214400	; 0x1900000
    b408:	stcmi	8, cr15, [r4], {76}	; 0x4c
    b40c:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b410:	blcs	26bc4 <__printf_chk@plt+0x2437c>
    b414:	bmi	63fb84 <__printf_chk@plt+0x63d33c>
    b418:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    b41c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b420:	subsmi	r9, sl, r3, lsr #22
    b424:	eorlt	sp, r5, r0, lsr #2
    b428:	mvnshi	lr, #12386304	; 0xbd0000
    b42c:	strcs	r6, [r1], #-2088	; 0xfffff7d8
    b430:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b434:	bge	9254e8 <__printf_chk@plt+0x922ca0>
    b438:			; <UNDEFINED> instruction: 0xf0039600
    b43c:	bl	8b8c0 <__printf_chk@plt+0x89078>
    b440:	subsmi	r0, sl, #128, 10	; 0x20000000
    b444:	andseq	pc, pc, #2
    b448:	andeq	lr, r4, r3, lsl #22
    b44c:	subsmi	fp, r1, #88, 30	; 0x160
    b450:	stccs	8, cr15, [r4], {85}	; 0x55
    b454:	ldrtmi	r4, [r3], -ip, lsl #1
    b458:			; <UNDEFINED> instruction: 0x46314314
    b45c:			; <UNDEFINED> instruction: 0xf845aa03
    b460:			; <UNDEFINED> instruction: 0xf7f74c84
    b464:	ldrb	lr, [r6, ip, ror #17]
    b468:	ldm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b46c:	andeq	r5, r1, r2, lsl #19
    b470:	ldrdeq	r0, [r0], -r8
    b474:	andeq	r8, r1, r2, lsl #5
    b478:	andeq	r5, r1, sl, lsl #18
    b47c:	ldrbmi	r2, [r0, -r1]!
    b480:	blmi	1f88a8 <__printf_chk@plt+0x1f6060>
    b484:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    b488:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    b48c:	stm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b490:			; <UNDEFINED> instruction: 0x4008e8bd
    b494:	vhsub.s8	d18, d5, d0
    b498:			; <UNDEFINED> instruction: 0xf7f7410b
    b49c:	svclt	0x0000b84d
    b4a0:	muleq	r1, lr, r8
    b4a4:	muleq	r0, r0, r2
    b4a8:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    b4ac:	ldmdblt	r0!, {r2, r3, r4, r5, r6, sl, lr}
    b4b0:	pop	{r2, r3, fp, lr}
    b4b4:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
    b4b8:			; <UNDEFINED> instruction: 0xf7fc3044
    b4bc:			; <UNDEFINED> instruction: 0xf7ffb887
    b4c0:	blmi	28b444 <__printf_chk@plt+0x288bfc>
    b4c4:	stmiapl	r3!, {r0, r3, r8, sl, fp, lr}^
    b4c8:	cfstrdvs	mvd4, [ip], #-500	; 0xfffffe0c
    b4cc:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    b4d0:	svccc	0x0044f840
    b4d4:			; <UNDEFINED> instruction: 0xf87af7fc
    b4d8:	strbtvs	fp, [ip], #-260	; 0xfffffefc
    b4dc:	svclt	0x0000bd38
    b4e0:	andeq	r5, r1, r8, ror r8
    b4e4:	andeq	r8, r1, r6, lsl #3
    b4e8:	andeq	r0, r0, ip, ror #3
    b4ec:	andeq	r8, r1, r4, ror r1
    b4f0:	blmi	fe51df44 <__printf_chk@plt+0xfe51b6fc>
    b4f4:	push	{r1, r3, r4, r5, r6, sl, lr}
    b4f8:			; <UNDEFINED> instruction: 0xb09447f0
    b4fc:	vld2.<illegal width 64>	{d5-d6}, [r0 :64], r3
    b500:	svcmi	0x00915980
    b504:	ldmdavs	fp, {r0, r4, r7, sl, fp, lr}
    b508:			; <UNDEFINED> instruction: 0xf04f9313
    b50c:	blmi	fe40c114 <__printf_chk@plt+0xfe4098cc>
    b510:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
    b514:			; <UNDEFINED> instruction: 0xf8d458fa
    b518:	addmi	r3, r3, #192	; 0xc0
    b51c:	andls	pc, r0, r2, asr #17
    b520:	adcshi	pc, r3, r0
    b524:	strmi	r4, [r6], -fp, lsl #21
    b528:			; <UNDEFINED> instruction: 0xf10d4b8b
    b52c:	poppl	{r4, fp}
    b530:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    b534:			; <UNDEFINED> instruction: 0xf8da6828
    b538:	tstmi	r8, #0
    b53c:			; <UNDEFINED> instruction: 0xffb4f7ff
    b540:	vadd.i8	d2, d0, d1
    b544:	blmi	fe16b834 <__printf_chk@plt+0xfe168fec>
    b548:			; <UNDEFINED> instruction: 0xf8df4644
    b54c:	ldrbtmi	ip, [fp], #-532	; 0xfffffdec
    b550:	streq	pc, [r8, #-259]	; 0xfffffefd
    b554:	sbcls	pc, r0, r3, asr #17
    b558:	strgt	ip, [pc], #-3343	; b560 <__printf_chk@plt+0x8d18>
    b55c:	strgt	ip, [pc], #-3343	; b564 <__printf_chk@plt+0x8d1c>
    b560:	strgt	ip, [pc], #-3343	; b568 <__printf_chk@plt+0x8d20>
    b564:	muleq	r7, r5, r8
    b568:	stm	r4, {r0, r2, r4, r5, r7, r8, sl}
    b56c:			; <UNDEFINED> instruction: 0xf8570007
    b570:	ldmdavs	r8, {r2, r3, ip, sp}
    b574:	addshi	pc, r4, r0, asr #2
    b578:	bls	17219c <__printf_chk@plt+0x16f954>
    b57c:			; <UNDEFINED> instruction: 0xf0439904
    b580:			; <UNDEFINED> instruction: 0xf0420308
    b584:	stmdacs	r0, {r2, r9}
    b588:	sbchi	pc, r9, r0, asr #32
    b58c:	ldrbeq	r4, [r4, #2165]!	; 0x875
    b590:			; <UNDEFINED> instruction: 0xf421bf54
    b594:	vst4.<illegal width 64>	{d21,d23,d25,d27}, [r1 :128], r0
    b598:	smlattls	r4, r0, r1, r5
    b59c:	streq	pc, [r2], #-22	; 0xffffffea
    b5a0:	svclt	0x000e5838
    b5a4:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    b5a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    b5ac:	vld3.8	{d2-d4}, [r2], r1
    b5b0:	andvs	r5, r4, r0, asr #5
    b5b4:	svclt	0x005707f0
    b5b8:	orrvc	pc, r0, r1, lsr #8
    b5bc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    b5c0:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    b5c4:	svclt	0x005c9104
    b5c8:	orrvc	pc, r0, pc, asr #8
    b5cc:	eorne	pc, r6, sp, lsr #17
    b5d0:	tsteq	r3, r6, lsl r0	; <UNPREDICTABLE>
    b5d4:			; <UNDEFINED> instruction: 0xf88dbf08
    b5d8:			; <UNDEFINED> instruction: 0x07311030
    b5dc:			; <UNDEFINED> instruction: 0xf442bf48
    b5e0:	ldrbteq	r5, [r5], r0, asr #5
    b5e4:			; <UNDEFINED> instruction: 0xf423bf4c
    b5e8:	vst2.8	{d23-d26}, [r3], r0
    b5ec:	ldclne	3, cr7, [r4], #-0
    b5f0:	movwls	r9, #29189	; 0x7205
    b5f4:	stmdbls	r4, {r0, r1, r4, r5, r6, ip, lr, pc}
    b5f8:	blls	18cbc0 <__printf_chk@plt+0x18a378>
    b5fc:			; <UNDEFINED> instruction: 0xf021bf4c
    b600:			; <UNDEFINED> instruction: 0xf0410120
    b604:			; <UNDEFINED> instruction: 0xf4160120
    b608:			; <UNDEFINED> instruction: 0xf4234f08
    b60c:			; <UNDEFINED> instruction: 0x91047398
    b610:			; <UNDEFINED> instruction: 0xf043d079
    b614:	movwls	r0, #25392	; 0x6330
    b618:	svclt	0x004c0533
    b61c:	andeq	pc, r1, #34	; 0x22
    b620:	andeq	pc, r1, #66	; 0x42
    b624:	ldmdbmi	r0, {r0, r2, r9, ip, pc}^
    b628:	movwcs	r2, #4116	; 0x1014
    b62c:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
    b630:	mcr	7, 4, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b634:	ldmpl	fp!, {r0, r2, r3, r6, r8, r9, fp, lr}^
    b638:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    b63c:	ldmpl	fp!, {r2, r3, r6, r8, r9, fp, lr}^
    b640:			; <UNDEFINED> instruction: 0xf89d781b
    b644:	addsmi	r2, sl, #44	; 0x2c
    b648:			; <UNDEFINED> instruction: 0xf89dd007
    b64c:	addsmi	r1, r9, #49	; 0x31
    b650:	bcs	3f664 <__printf_chk@plt+0x3ce1c>
    b654:			; <UNDEFINED> instruction: 0xf88dd16c
    b658:	mcrrmi	0, 2, r3, r6, cr12
    b65c:	tstcs	r1, r2, asr #12
    b660:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    b664:	svc	0x0094f7f6
    b668:	blle	16d5670 <__printf_chk@plt+0x16d2e28>
    b66c:	bge	de77c <__printf_chk@plt+0xdbf34>
    b670:	msrmi	R9_usr, r5
    b674:	ldrbtmi	r9, [ip], #-513	; 0xfffffdff
    b678:			; <UNDEFINED> instruction: 0xf7f66860
    b67c:	bls	87404 <__printf_chk@plt+0x84bbc>
    b680:	vadd.i8	d22, d5, d16
    b684:			; <UNDEFINED> instruction: 0xf7f64121
    b688:	bmi	f473f8 <__printf_chk@plt+0xf44bb0>
    b68c:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    b690:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b694:	subsmi	r9, sl, r3, lsl fp
    b698:	andslt	sp, r4, pc, asr #2
    b69c:			; <UNDEFINED> instruction: 0x87f0e8bd
    b6a0:	bls	1722c4 <__printf_chk@plt+0x16fa7c>
    b6a4:			; <UNDEFINED> instruction: 0xf0239904
    b6a8:			; <UNDEFINED> instruction: 0xf0220308
    b6ac:	stmdacs	r0, {r2, r9}
    b6b0:	svcge	0x006cf43f
    b6b4:	orrvc	pc, r0, r1, lsr #8
    b6b8:	stmdavs	r0!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    b6bc:			; <UNDEFINED> instruction: 0xf7f74641
    b6c0:	strbmi	lr, [r2], -lr, asr #16
    b6c4:	stmdavs	r0!, {r0, r8, sp}^
    b6c8:	svc	0x0062f7f6
    b6cc:			; <UNDEFINED> instruction: 0xf8da6828
    b6d0:	tstmi	r8, #0
    b6d4:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    b6d8:	ldmle	r2!, {r0, fp, sp}^
    b6dc:	stcmi	7, cr14, [r8], #-204	; 0xffffff34
    b6e0:	andscs	r2, r4, r0, lsl #2
    b6e4:	ldrbtmi	r9, [ip], #-259	; 0xfffffefd
    b6e8:	mrc	7, 1, APSR_nzcv, cr0, cr6, {7}
    b6ec:	strbmi	r3, [r5], -r4, lsl #9
    b6f0:	strgt	ip, [pc, #-3087]	; aae9 <__printf_chk@plt+0x82a1>
    b6f4:	strgt	ip, [pc, #-3087]	; aaed <__printf_chk@plt+0x82a5>
    b6f8:	strgt	ip, [pc, #-3087]	; aaf1 <__printf_chk@plt+0x82a9>
    b6fc:	muleq	r7, r4, r8
    b700:	andeq	lr, r7, r5, lsl #17
    b704:	ldmdbmi	pc, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    b708:	andeq	pc, r1, #66	; 0x42
    b70c:	ldrbtmi	r9, [r9], #-517	; 0xfffffdfb
    b710:	ldrdcs	pc, [ip], r1
    b714:	addsvc	pc, r8, #33554432	; 0x2000000
    b718:	movwls	r4, #25363	; 0x6313
    b71c:	vst1.32	{d30}, [r1], r3
    b720:	ldr	r7, [r3, -r0, lsl #3]!
    b724:	strbmi	r6, [r2], -r0, ror #16
    b728:			; <UNDEFINED> instruction: 0xf7f62100
    b72c:			; <UNDEFINED> instruction: 0xe79def32
    b730:	orrsle	r2, r2, r0, lsl #18
    b734:	eorscc	pc, r1, sp, lsl #17
    b738:			; <UNDEFINED> instruction: 0xf7f6e78f
    b73c:	svclt	0x0000ef36
    b740:	andeq	r5, r1, r0, lsr r8
    b744:	ldrdeq	r0, [r0], -r8
    b748:	andeq	r5, r1, r4, lsl r8
    b74c:	andeq	r8, r1, sl, lsr #2
    b750:	andeq	r0, r0, r4, asr #3
    b754:	andeq	r0, r0, r8, asr r2
    b758:	andeq	r0, r0, ip, ror #4
    b75c:	andeq	r8, r1, lr, ror #1
    b760:	andeq	r0, r0, r0, lsr #4
    b764:	andeq	r0, r0, r8, ror r2
    b768:			; <UNDEFINED> instruction: 0xfffffacb
    b76c:	andeq	r0, r0, r4, ror r2
    b770:	strdeq	r0, [r0], -r8
    b774:	ldrdeq	r7, [r1], -ip
    b778:	andeq	r7, r1, r6, asr #31
    b77c:	muleq	r1, r6, r6
    b780:	andeq	r7, r1, r6, asr pc
    b784:	andeq	r7, r1, lr, lsr #30
    b788:			; <UNDEFINED> instruction: 0x4604b510
    b78c:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    b790:	vst4.8	{d27,d29,d31,d33}, [r0], ip
    b794:	pop	{r7, ip, lr}
    b798:			; <UNDEFINED> instruction: 0xf7ff4010
    b79c:	svclt	0x0000bea9
    b7a0:	rscscc	pc, pc, pc, asr #32
    b7a4:	mcrlt	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    b7a8:	strdcs	fp, [r0], -r8
    b7ac:	ldrcs	r4, [r4, -fp, lsl #28]
    b7b0:			; <UNDEFINED> instruction: 0xf106447e
    b7b4:			; <UNDEFINED> instruction: 0xf1060484
    b7b8:	strtmi	r0, [r1], -r8, lsl #10
    b7bc:	svc	0x00cef7f6
    b7c0:			; <UNDEFINED> instruction: 0xf886cc0f
    b7c4:	strgt	r7, [pc, #-196]	; b708 <__printf_chk@plt+0x8ec0>
    b7c8:	strgt	ip, [pc, #-3087]	; abc1 <__printf_chk@plt+0x8379>
    b7cc:	strgt	ip, [pc, #-3087]	; abc5 <__printf_chk@plt+0x837d>
    b7d0:	muleq	r7, r4, r8
    b7d4:	andeq	lr, r7, r5, lsl #17
    b7d8:	svclt	0x0000bdf8
    b7dc:	andeq	r7, r1, ip, lsl #29
    b7e0:	tstcs	r4, r0, lsl fp
    b7e4:	ldrbtmi	fp, [fp], #-1072	; 0xfffffbd0
    b7e8:			; <UNDEFINED> instruction: 0xf883461a
    b7ec:			; <UNDEFINED> instruction: 0xf85210c4
    b7f0:	ldmdavs	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, lr}^
    b7f4:	ldmvs	r1, {r4, r7, fp, sp, lr}^
    b7f8:	andspl	pc, r9, r3, asr #17
    b7fc:	andsmi	pc, sp, r3, asr #17
    b800:	ldmdbvs	r4, {r0, r2, r4, r8, fp, sp, lr}^
    b804:	eoreq	pc, r1, r3, asr #17
    b808:	eorne	pc, r5, r3, asr #17
    b80c:	ldmibvs	r1, {r4, r7, r8, fp, sp, lr}^
    b810:	eorpl	pc, r9, r3, asr #17
    b814:	eormi	pc, sp, r3, asr #17
    b818:	eorseq	pc, r1, r3, asr #17
    b81c:	eorsne	pc, r5, r3, asr #17
    b820:			; <UNDEFINED> instruction: 0x4770bc30
    b824:	andeq	r7, r1, r6, asr lr
    b828:	svclt	0x00004770
    b82c:	svclt	0x00004770
    b830:	ldrmi	r4, [r1], -r8, lsl #12
    b834:	mcrrlt	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    b838:	ldrmi	r4, [r1], -r8, lsl #12
    b83c:	mcrrlt	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    b840:	tstcs	r4, r0, lsl r5
    b844:			; <UNDEFINED> instruction: 0xf7f64604
    b848:			; <UNDEFINED> instruction: 0x4620ee36
    b84c:	svclt	0x0000bd10
    b850:	tstcs	r4, r0, lsl r5
    b854:			; <UNDEFINED> instruction: 0xf7f64604
    b858:	strtmi	lr, [r0], -lr, lsr #28
    b85c:	svclt	0x0000bd10
    b860:	mvnsmi	lr, sp, lsr #18
    b864:			; <UNDEFINED> instruction: 0xf8df460d
    b868:			; <UNDEFINED> instruction: 0x4616805c
    b86c:	ldrbtmi	r4, [r8], #3862	; 0xf16
    b870:	and	r4, r4, pc, ror r4
    b874:	svc	0x0078f7f6
    b878:	blcs	12588c <__printf_chk@plt+0x123044>
    b87c:			; <UNDEFINED> instruction: 0xf8d8d111
    b880:	ldrtmi	r0, [r2], -r4
    b884:			; <UNDEFINED> instruction: 0xf7f64629
    b888:	mcrne	14, 0, lr, cr4, cr4, {1}
    b88c:	strdle	sp, [r5, -r2]
    b890:	ldmpl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
    b894:			; <UNDEFINED> instruction: 0x079b681b
    b898:	strcs	sp, [r0], #-264	; 0xfffffef8
    b89c:	pop	{r5, r9, sl, lr}
    b8a0:	blcs	2ec068 <__printf_chk@plt+0x2e9820>
    b8a4:			; <UNDEFINED> instruction: 0x4620d0f9
    b8a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b8ac:	ldrdeq	pc, [r4], -r8
    b8b0:	mrc	7, 4, APSR_nzcv, cr2, cr6, {7}
    b8b4:	rscsle	r2, r0, r0, lsl #16
    b8b8:	mulscc	sp, r8, r8
    b8bc:	eorvc	r2, fp, r1, lsl #8
    b8c0:	svclt	0x0000e7ec
    b8c4:	andeq	r7, r1, lr, asr #27
    b8c8:			; <UNDEFINED> instruction: 0x000154b4
    b8cc:	andeq	r0, r0, r4, asr #3
    b8d0:	svclt	0x00004770
    b8d4:	stmdavc	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
    b8d8:			; <UNDEFINED> instruction: 0x4605b19c
    b8dc:	mcr	7, 6, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    b8e0:	ldmdavs	r3!, {r1, r2, r9, sl, lr}
    b8e4:			; <UNDEFINED> instruction: 0xf833b224
    b8e8:	ldreq	r3, [fp, #20]
    b8ec:			; <UNDEFINED> instruction: 0xf7f6d505
    b8f0:	stmdavs	r3, {r2, r3, r9, sl, fp, sp, lr, pc}
    b8f4:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    b8f8:			; <UNDEFINED> instruction: 0xf815702b
    b8fc:	stccs	15, cr4, [r0], {1}
    b900:	ldfltp	f5, [r0, #-956]!	; 0xfffffc44
    b904:	ldrblt	r4, [r8, #2592]!	; 0xa20
    b908:			; <UNDEFINED> instruction: 0x4604447a
    b90c:	ldmdavs	r0, {r0, r1, r2, r3, r4, r9, sl, fp, lr}
    b910:	teqlt	r0, lr, ror r4
    b914:	ldmpl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    b918:	addsmi	r6, r8, #1769472	; 0x1b0000
    b91c:			; <UNDEFINED> instruction: 0xf7f6d001
    b920:	strdlt	lr, [ip, #234]!	; 0xea
    b924:	blcs	b699b8 <__printf_chk@plt+0xb67170>
    b928:	ldmdbmi	sl, {r0, r3, r5, ip, lr, pc}
    b92c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b930:	ldcl	7, cr15, [r2, #984]	; 0x3d8
    b934:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    b938:	cmplt	r0, r8, lsl r0
    b93c:			; <UNDEFINED> instruction: 0x46214817
    b940:	addvc	pc, r0, #1325400064	; 0x4f000000
    b944:	ldrhtmi	lr, [r8], #141	; 0x8d
    b948:			; <UNDEFINED> instruction: 0xf7f64478
    b94c:	ldmdami	r4, {r0, r1, r3, r6, r9, sl, fp, ip, sp, pc}
    b950:	bmi	51d1e4 <__printf_chk@plt+0x51a99c>
    b954:	ldmdapl	r0!, {r0, r8, sp}
    b958:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b95c:	stc	7, cr15, [ip, #984]	; 0x3d8
    b960:	svcmi	0x000b4d11
    b964:	cfldrsmi	mvf4, [r1], {125}	; 0x7d
    b968:	ldrbtmi	ip, [ip], #-3343	; 0xfffff2f1
    b96c:			; <UNDEFINED> instruction: 0x4e1059f7
    b970:	ldrbtmi	r6, [lr], #-2093	; 0xfffff7d3
    b974:	strgt	r6, [pc], #-2111	; b97c <__printf_chk@plt+0x9134>
    b978:	eorhi	r6, r5, r7, lsr r0
    b97c:	stmdavc	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    b980:	rscle	r2, sp, r0, lsl #22
    b984:	svclt	0x0000e7d1
    b988:	strdeq	r7, [r1], -ip
    b98c:	andeq	r5, r1, r4, lsl r4
    b990:	muleq	r0, r0, r2
    b994:	andeq	r3, r0, sl, lsr #25
    b998:	andeq	r7, r1, lr, asr #27
    b99c:	andeq	r6, r1, ip, lsl #9
    b9a0:	andeq	r0, r0, r8, lsr r2
    b9a4:	andeq	r3, r0, r4, lsl #25
    b9a8:	andeq	r3, r0, ip, lsl #25
    b9ac:	andeq	r6, r1, sl, ror #8
    b9b0:	muleq	r1, r2, sp
    b9b4:	svcmi	0x00f0e92d
    b9b8:			; <UNDEFINED> instruction: 0xf8dfb085
    b9bc:	strmi	fp, [r1], ip, lsr #1
    b9c0:	ldrmi	r4, [r0], sl, lsr #30
    b9c4:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
    b9c8:	blmi	a9cdbc <__printf_chk@plt+0xa9a574>
    b9cc:			; <UNDEFINED> instruction: 0x460c447f
    b9d0:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    b9d4:	movwls	r9, #12802	; 0x3202
    b9d8:	blls	b21ec <__printf_chk@plt+0xaf9a4>
    b9dc:	bl	fe8e5a24 <__printf_chk@plt+0xfe8e31dc>
    b9e0:			; <UNDEFINED> instruction: 0xf1b80308
    b9e4:	eorsle	r0, r9, r0, lsl #30
    b9e8:			; <UNDEFINED> instruction: 0xf1b89300
    b9ec:	svclt	0x00d40f20
    b9f0:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    b9f4:	streq	pc, [r0, #-260]!	; 0xfffffefc
    b9f8:	ldrbmi	r4, [sl], -fp, asr #12
    b9fc:			; <UNDEFINED> instruction: 0xf7f62101
    ba00:	adcmi	lr, ip, #60, 26	; 0xf00
    ba04:	cdpmi	2, 1, cr13, cr12, cr10, {0}
    ba08:			; <UNDEFINED> instruction: 0xf814447e
    ba0c:	ldrtmi	r3, [sl], -r1, lsl #22
    ba10:	tstcs	r1, r0, lsr r8
    ba14:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    ba18:	mvnsle	r4, r5, lsr #5
    ba1c:			; <UNDEFINED> instruction: 0xf1a84a17
    ba20:	blmi	5cdaa8 <__printf_chk@plt+0x5cb260>
    ba24:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    ba28:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    ba2c:	addsmi	r6, r9, #1245184	; 0x130000
    ba30:	andcs	sp, sl, r7
    ba34:	mcr	7, 2, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    ba38:	svceq	0x0000f1b8
    ba3c:	strtmi	sp, [ip], -fp, lsl #22
    ba40:	ldmdami	r0, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    ba44:	andcs	r4, r2, #11534336	; 0xb00000
    ba48:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ba4c:	mcr	7, 2, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    ba50:	svceq	0x0000f1b8
    ba54:	blmi	342628 <__printf_chk@plt+0x33fde0>
    ba58:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ba5c:	pop	{r0, r2, ip, sp, pc}
    ba60:			; <UNDEFINED> instruction: 0xf7f64ff0
    ba64:	svclt	0x0000be9b
    ba68:	andeq	r3, r0, ip, lsr ip
    ba6c:	andeq	r3, r0, r4, asr #24
    ba70:	andeq	r5, r1, r4, asr r3
    ba74:	andeq	r7, r1, r2, lsr sp
    ba78:	strdeq	r7, [r1], -ip
    ba7c:	muleq	r0, r0, r2
    ba80:	ldrdeq	r7, [r1], -ip
    ba84:	andeq	r3, r0, lr, asr #23
    ba88:	andeq	r7, r1, ip, lsr #25
    ba8c:			; <UNDEFINED> instruction: 0x4614b570
    ba90:	addlt	r4, r2, pc, lsr lr
    ba94:	ldrbtmi	r4, [lr], #-3391	; 0xfffff2c1
    ba98:	ldmdavs	r2, {r1, r4, r5, r6, r8, fp, ip, lr}
    ba9c:	eorsle	r2, pc, r0, lsl #20
    baa0:	ldmibcs	pc!, {r0, r2, r3, r4, r5, r9, fp, lr}^	; <UNPREDICTABLE>
    baa4:	ldrbtmi	r4, [sl], #-1539	; 0xfffff9fd
    baa8:	eorle	r6, sl, r0, lsl r8
    baac:	ldrshle	r2, [fp], #-155	; 0xffffff65
    bab0:	ldrshle	r2, [r6], #-156	; 0xffffff64
    bab4:	ldrshtle	r2, [ip], -sp
    bab8:	strdle	r2, [r0, #-158]!	; 0xffffff62
    babc:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
    bac0:	mrscs	r9, R9_usr
    bac4:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    bac8:	ldcl	7, cr15, [r6], {246}	; 0xf6
    bacc:	ldmdble	sp!, {r0, r1, r2, r5, sl, fp, sp}
    bad0:	vldmiacs	pc!, {d20-<overflow reg d45>}
    bad4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bad8:	bmi	cffc04 <__printf_chk@plt+0xcfd3bc>
    badc:	tstcs	r1, r3, lsr #12
    bae0:			; <UNDEFINED> instruction: 0xf7f6447a
    bae4:	bmi	c86e14 <__printf_chk@plt+0xc845cc>
    bae8:	ldmpl	r2!, {r0, r4, r5, r8, r9, fp, lr}
    baec:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    baf0:	addsmi	r6, r9, #1245184	; 0x130000
    baf4:	andcs	sp, sl, r0, lsr #32
    baf8:	pop	{r1, ip, sp, pc}
    bafc:			; <UNDEFINED> instruction: 0xf7f64070
    bb00:			; <UNDEFINED> instruction: 0xf1a4bde1
    bb04:	ldmdbcs	r3, {r2, r3, r5, r6, r7, r8}
    bb08:	stcmi	8, cr13, [sl], #-48	; 0xffffffd0
    bb0c:	ldrbtmi	r4, [ip], #-2602	; 0xfffff5d6
    bb10:			; <UNDEFINED> instruction: 0xf854447a
    bb14:	tstcs	r1, r1, lsr #32
    bb18:			; <UNDEFINED> instruction: 0xf7f69400
    bb1c:	strb	lr, [r2, lr, lsr #25]!
    bb20:	ldcllt	0, cr11, [r0, #-8]!
    bb24:	tstcs	r1, r5, lsr #20
    bb28:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    bb2c:	stc	7, cr15, [r4], #984	; 0x3d8
    bb30:	bmi	905a9c <__printf_chk@plt+0x903254>
    bb34:			; <UNDEFINED> instruction: 0xe7c3447a
    bb38:	strmi	r4, [fp], -r2, lsr #16
    bb3c:	tstcs	r1, r2, lsl #4
    bb40:	andlt	r4, r2, r8, ror r4
    bb44:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bb48:	stcllt	7, cr15, [r4, #984]	; 0x3d8
    bb4c:	blmi	7de3cc <__printf_chk@plt+0x7dbb84>
    bb50:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    bb54:	streq	lr, [r4], #2818	; 0xb02
    bb58:	stclvs	8, cr6, [r0, #-100]!	; 0xffffff9c
    bb5c:	mcr	7, 2, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    bb60:	bmi	705a6c <__printf_chk@plt+0x703224>
    bb64:			; <UNDEFINED> instruction: 0xe7ab447a
    bb68:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
    bb6c:	strmi	lr, [r3], -r8, lsr #15
    bb70:	andcs	r4, r5, #1638400	; 0x190000
    bb74:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bb78:	stc	7, cr15, [lr, #984]!	; 0x3d8
    bb7c:	bmi	605a50 <__printf_chk@plt+0x603208>
    bb80:	strne	lr, [r0], #-2509	; 0xfffff633
    bb84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    bb88:	ldcl	7, cr15, [r6], #-984	; 0xfffffc28
    bb8c:	svclt	0x0000e7ab
    bb90:	andeq	r5, r1, lr, lsl #5
    bb94:			; <UNDEFINED> instruction: 0x000001b4
    bb98:	andeq	r7, r1, lr, asr ip
    bb9c:	andeq	r3, r0, r2, ror fp
    bba0:	andeq	r3, r0, sl, lsl #23
    bba4:	andeq	r7, r1, r0, lsr ip
    bba8:	andeq	r3, r0, r8, lsr #30
    bbac:	muleq	r0, r0, r2
    bbb0:	andeq	r7, r1, r8, lsl ip
    bbb4:	andeq	r6, r1, r2, lsl #8
    bbb8:	andeq	r3, r0, r8, lsr #22
    bbbc:	andeq	r3, r0, sl, lsl fp
    bbc0:	strdeq	r3, [r0], -r0
    bbc4:	ldrdeq	r3, [r0], -r8
    bbc8:	andeq	r6, r1, r0, asr #7
    bbcc:			; <UNDEFINED> instruction: 0x00017bb2
    bbd0:	andeq	r3, r0, r4, asr #21
    bbd4:			; <UNDEFINED> instruction: 0x00003ab2
    bbd8:	andeq	r3, r0, r2, ror #21
    bbdc:	ldrdeq	r3, [r0], -sl
    bbe0:	svcmi	0x00f0e92d
    bbe4:	cfstrs	mvf2, [sp, #-0]
    bbe8:	blmi	fe2ae7f8 <__printf_chk@plt+0xfe2abfb0>
    bbec:	stmibmi	fp, {r1, r3, r7, fp, lr}
    bbf0:	bmi	fe2dcde4 <__printf_chk@plt+0xfe2da59c>
    bbf4:	ldmdapl	r8, {r0, r1, r7, ip, sp, pc}
    bbf8:	ldmpl	lr, {r0, r2, r3, r4, r6, fp, ip, lr}
    bbfc:	ldmibcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    bc00:			; <UNDEFINED> instruction: 0xf8df4b88
    bc04:	ldrbtmi	r8, [fp], #-548	; 0xfffffddc
    bc08:	blmi	fe230814 <__printf_chk@plt+0xfe22dfcc>
    bc0c:			; <UNDEFINED> instruction: 0xf8df44f8
    bc10:			; <UNDEFINED> instruction: 0xf108b220
    bc14:	ldrbtmi	r0, [fp], #-1876	; 0xfffff8ac
    bc18:	stmdavc	ip!, {r3, r5, r7, r8, sl, ip, sp, lr, pc}^
    bc1c:	mcr	4, 0, r4, cr8, cr11, {7}
    bc20:	eors	r3, r4, r0, lsl sl
    bc24:			; <UNDEFINED> instruction: 0xf2402c27
    bc28:			; <UNDEFINED> instruction: 0xf1a48083
    bc2c:			; <UNDEFINED> instruction: 0xf1ba0aec
    bc30:	vrecps.f32	d16, d0, d3
    bc34:	ldmdbmi	pc!, {r0, r1, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    bc38:	andcs	r4, r1, r2, lsr #12
    bc3c:			; <UNDEFINED> instruction: 0xf7f64479
    bc40:	stmdavc	fp!, {r1, r2, r9, sl, fp, sp, lr, pc}
    bc44:	strble	r0, [ip, #-1818]!	; 0xfffff8e6
    bc48:			; <UNDEFINED> instruction: 0x4622497b
    bc4c:	ldrbtmi	r2, [r9], #-1
    bc50:	ldcl	7, cr15, [ip, #984]!	; 0x3d8
    bc54:	blcs	29d28 <__printf_chk@plt+0x274e0>
    bc58:	stmdavc	sl!, {r0, r4, r5, r8, ip, lr, pc}
    bc5c:	strle	r0, [sp, #-2003]	; 0xfffff82d
    bc60:	ldmdble	pc!, {r0, r1, r2, r5, sl, fp, sp}^	; <UNPREDICTABLE>
    bc64:	mvneq	pc, #164, 2	; 0x29
    bc68:	blcs	4d3c74 <__printf_chk@plt+0x4d142c>
    bc6c:			; <UNDEFINED> instruction: 0xf8d8bf95
    bc70:	strtmi	r2, [r2], -r0
    bc74:	ldrbmi	r9, [r9], -r1, lsl #18
    bc78:	stcl	7, cr15, [r8, #984]!	; 0x3d8
    bc7c:			; <UNDEFINED> instruction: 0xf0002cff
    bc80:	strcc	r8, [r1], #-129	; 0xffffff7f
    bc84:			; <UNDEFINED> instruction: 0xf1083704
    bc88:	strcc	r0, [r1, #-2052]	; 0xfffff7fc
    bc8c:			; <UNDEFINED> instruction: 0xf8193601
    bc90:	blcs	1b89c <__printf_chk@plt+0x19054>
    bc94:	stmdavc	sl!, {r1, r2, r6, r7, r8, ip, lr, pc}
    bc98:	strle	r0, [r3, #-1875]!	; 0xfffff8ad
    bc9c:	ldmdble	sl, {r0, r1, r2, r5, sl, fp, sp}^
    bca0:	beq	ffb48338 <__printf_chk@plt+0xffb45af0>
    bca4:	svceq	0x0013f1ba
    bca8:	addshi	pc, ip, r0, asr #4
    bcac:	strtmi	r4, [r2], -r3, ror #18
    bcb0:	ldrbtmi	r2, [r9], #-1
    bcb4:	stcl	7, cr15, [sl, #984]	; 0x3d8
    bcb8:	blcs	29d8c <__printf_chk@plt+0x27544>
    bcbc:			; <UNDEFINED> instruction: 0xf1bad0cd
    bcc0:	ldmdble	sp!, {r0, r1, r4, r8, r9, sl, fp}^
    bcc4:			; <UNDEFINED> instruction: 0x4622495e
    bcc8:	ldrbtmi	r2, [r9], #-1
    bccc:	ldc	7, cr15, [lr, #984]!	; 0x3d8
    bcd0:	ldreq	r7, [sl, fp, lsr #16]
    bcd4:	ldmdbmi	fp, {r1, r2, r3, r4, r8, sl, ip, lr, pc}^
    bcd8:	andcs	r4, r1, r2, lsr #12
    bcdc:			; <UNDEFINED> instruction: 0xf7f64479
    bce0:			; <UNDEFINED> instruction: 0xe7ceedb6
    bce4:	blcs	29db8 <__printf_chk@plt+0x27570>
    bce8:	stccs	0, cr13, [r7], #-736	; 0xfffffd20
    bcec:			; <UNDEFINED> instruction: 0xf1a4bf88
    bcf0:	stmiale	r4!, {r2, r3, r5, r6, r7, r9, fp}^
    bcf4:	andcs	r4, r1, r4, asr r9
    bcf8:	ldrbtmi	r6, [r9], #-2106	; 0xfffff7c6
    bcfc:	stc	7, cr15, [r6, #984]!	; 0x3d8
    bd00:	ldreq	r7, [r8, fp, lsr #16]
    bd04:	ldmdbmi	r1, {r0, r2, r4, r5, r8, sl, ip, lr, pc}^
    bd08:	ldmdavs	sl!, {r0, sp}
    bd0c:			; <UNDEFINED> instruction: 0xf7f64479
    bd10:			; <UNDEFINED> instruction: 0xe7b6ed9e
    bd14:	strtmi	r4, [r2], -lr, asr #18
    bd18:	ldrbtmi	r2, [r9], #-1
    bd1c:	ldc	7, cr15, [r6, #984]	; 0x3d8
    bd20:	stmdbmi	ip, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    bd24:	andcs	r4, r1, r2, lsr #12
    bd28:			; <UNDEFINED> instruction: 0xf7f64479
    bd2c:			; <UNDEFINED> instruction: 0xe791ed90
    bd30:	andcs	r4, r1, r9, asr #18
    bd34:	ldrbtmi	r6, [r9], #-2106	; 0xfffff7c6
    bd38:	stc	7, cr15, [r8, #984]	; 0x3d8
    bd3c:	ldreq	r7, [r8, -fp, lsr #16]
    bd40:	stmdbmi	r6, {r0, r2, r5, r8, sl, ip, lr, pc}^
    bd44:	ldmdavs	sl!, {r0, sp}
    bd48:			; <UNDEFINED> instruction: 0xf7f64479
    bd4c:	ldmdavc	r3!, {r7, r8, sl, fp, sp, lr, pc}
    bd50:	bicle	r2, pc, r0, lsl #22
    bd54:	stmdbmi	r2, {r0, r7, r8, r9, sl, sp, lr, pc}^
    bd58:	ldmdavs	sl!, {r0, sp}
    bd5c:			; <UNDEFINED> instruction: 0xf7f64479
    bd60:			; <UNDEFINED> instruction: 0xe7f4ed76
    bd64:	bne	4475cc <__printf_chk@plt+0x444d84>
    bd68:	ldmdavs	sl!, {r0, sp}
    bd6c:	stcl	7, cr15, [lr, #-984]!	; 0xfffffc28
    bd70:	ldmdbmi	ip!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    bd74:	ldmdavs	sl!, {r0, sp}
    bd78:			; <UNDEFINED> instruction: 0xf7f64479
    bd7c:	ldclcs	13, cr14, [pc], #416	; bf24 <__printf_chk@plt+0x96dc>
    bd80:	svcge	0x007ff47f
    bd84:	ldc	0, cr11, [sp], #12
    bd88:	pop	{r1, r8, r9, fp, pc}
    bd8c:	ldmdbmi	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd90:	ldmdavs	sl!, {r0, sp}
    bd94:			; <UNDEFINED> instruction: 0xf7f64479
    bd98:			; <UNDEFINED> instruction: 0xe7d8ed5a
    bd9c:	andcs	r4, r1, r3, lsr r9
    bda0:	ldrdcs	pc, [r0], -r8
    bda4:			; <UNDEFINED> instruction: 0xf7f64479
    bda8:	stmdavc	fp!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
    bdac:	strle	r0, [r1, #-1817]!	; 0xfffff8e7
    bdb0:	andcs	r4, r1, pc, lsr #18
    bdb4:	ldrdcs	pc, [r0], -r8
    bdb8:			; <UNDEFINED> instruction: 0xf7f64479
    bdbc:	strb	lr, [r9, -r8, asr #26]
    bdc0:	andcs	r4, r1, ip, lsr #18
    bdc4:	ldrdcs	pc, [r0], -r8
    bdc8:			; <UNDEFINED> instruction: 0xf7f64479
    bdcc:	stmdavc	fp!, {r6, r8, sl, fp, sp, lr, pc}
    bdd0:	ldrle	r0, [r7, #-1945]	; 0xfffff867
    bdd4:	andcs	r4, r1, r8, lsr #18
    bdd8:	ldrdcs	pc, [r0], -r8
    bddc:			; <UNDEFINED> instruction: 0xf7f64479
    bde0:	smlaldx	lr, fp, r6, sp
    bde4:	andcs	r4, r1, r5, lsr #18
    bde8:	ldrdcs	pc, [r0], -r8
    bdec:			; <UNDEFINED> instruction: 0xf7f64479
    bdf0:	str	lr, [pc, -lr, lsr #26]!
    bdf4:	andcs	r4, r1, r2, lsr #18
    bdf8:	ldrdcs	pc, [r0], -r8
    bdfc:			; <UNDEFINED> instruction: 0xf7f64479
    be00:	str	lr, [r7, -r6, lsr #26]!
    be04:	andcs	r4, r1, pc, lsl r9
    be08:	ldrdcs	pc, [r0], -r8
    be0c:			; <UNDEFINED> instruction: 0xf7f64479
    be10:			; <UNDEFINED> instruction: 0xe733ed1e
    be14:	andeq	r5, r1, r4, lsr r1
    be18:	andeq	r0, r0, r4, asr #4
    be1c:	andeq	r0, r0, r8, ror #4
    be20:	andeq	r0, r0, r8, ror #3
    be24:	andeq	r3, r0, r6, lsr fp
    be28:	andeq	r6, r1, r4, lsl #6
    be2c:	andeq	r3, r0, r6, lsr #22
    be30:	andeq	r3, r0, r0, lsr fp
    be34:	andeq	r3, r0, r8, asr #20
    be38:	andeq	r3, r0, lr, lsl fp
    be3c:	andeq	r3, r0, sl, lsl #20
    be40:	andeq	r3, r0, sl, lsl sl
    be44:	andeq	r3, r0, r0, lsr sl
    be48:	ldrdeq	r3, [r0], -r2
    be4c:	strdeq	r3, [r0], -r0
    be50:	andeq	r3, r0, r2, lsl sl
    be54:	andeq	r3, r0, r4, asr sl
    be58:	andeq	r3, r0, r6, lsr r9
    be5c:	andeq	r3, r0, r4, asr r9
    be60:	andeq	r3, r0, r0, asr r9
    be64:	andeq	r3, r0, r4, lsr #19
    be68:	andeq	r3, r0, r8, asr #19
    be6c:	andeq	r3, r0, r8, asr #17
    be70:	andeq	r3, r0, r4, ror #17
    be74:	andeq	r3, r0, r4, lsl #18
    be78:	andeq	r3, r0, r0, lsr #18
    be7c:	andeq	r3, r0, r0, asr #17
    be80:	andeq	r3, r0, r0, ror #18
    be84:	andeq	r3, r0, r0, lsl r9
    be88:	svcmi	0x00f0e92d
    be8c:			; <UNDEFINED> instruction: 0xf8dfb09d
    be90:	strmi	r4, [r6], -r8, lsl #27
    be94:	stccc	8, cr15, [r4, #892]	; 0x37c
    be98:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
    be9c:	stcvc	8, cr15, [r0, #892]	; 0x37c
    bea0:	ldrbtmi	r5, [pc], #-2275	; bea8 <__printf_chk@plt+0x9660>
    bea4:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    bea8:			; <UNDEFINED> instruction: 0xf04f931b
    beac:			; <UNDEFINED> instruction: 0xf8df0300
    beb0:	ldmpl	fp!, {r2, r4, r5, r6, r8, sl, fp, ip, sp}^
    beb4:	bllt	fe6e5f28 <__printf_chk@plt+0xfe6e36e0>
    beb8:			; <UNDEFINED> instruction: 0xf0402800
    bebc:			; <UNDEFINED> instruction: 0xf8df8098
    bec0:	ldrbtmi	r3, [fp], #-3432	; 0xfffff298
    bec4:	stccs	8, cr6, [r0, #-96]	; 0xffffffa0
    bec8:	sbcshi	pc, fp, r0, asr #6
    becc:	svcne	0x005a7823
    bed0:	vpmax.s8	d2, d0, d18
    bed4:	ldm	pc, {r5, r7, pc}^	; <UNPREDICTABLE>
    bed8:	rsceq	pc, r5, r2, lsl r0	; <UNPREDICTABLE>
    bedc:	umullseq	r0, lr, lr, r0
    bee0:	umullseq	r0, lr, lr, r0
    bee4:	umullseq	r0, lr, lr, r0
    bee8:	umullseq	r0, lr, lr, r0
    beec:	umullseq	r0, lr, lr, r0
    bef0:	umullseq	r0, lr, lr, r0
    bef4:	umullseq	r0, lr, lr, r0
    bef8:	umullseq	r0, lr, lr, r0
    befc:	umullseq	r0, lr, lr, r0
    bf00:	addseq	r0, lr, r5, lsl r1
    bf04:	umullseq	r0, lr, lr, r0
    bf08:	umullseq	r0, lr, lr, r0
    bf0c:			; <UNDEFINED> instruction: 0x0131009e
    bf10:			; <UNDEFINED> instruction: 0x01b50180
    bf14:	mvneq	r0, lr, asr #3
    bf18:	umullseq	r0, lr, lr, r0
    bf1c:	andeq	r0, r9, #158	; 0x9e
    bf20:	stccc	8, cr15, [r8, #-892]	; 0xfffffc84
    bf24:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bf28:	sbcle	r2, ip, r0, lsl #28
    bf2c:			; <UNDEFINED> instruction: 0xf0002e3c
    bf30:			; <UNDEFINED> instruction: 0xf8df82aa
    bf34:	ldrbtmi	r3, [fp], #-3324	; 0xfffff304
    bf38:	ldclcs	8, cr15, [r8], #892	; 0x37c
    bf3c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    bf40:	b	fe6c9f20 <__printf_chk@plt+0xfe6c76d8>
    bf44:	vpadd.f32	d18, d0, d2
    bf48:	stmdbne	r3!, {r2, r4, r7, pc}^
    bf4c:	stclhi	8, cr15, [r8], #892	; 0x37c
    bf50:	stcls	8, cr15, [r2], {19}
    bf54:			; <UNDEFINED> instruction: 0xf81344f8
    bf58:			; <UNDEFINED> instruction: 0xf8d8ac01
    bf5c:			; <UNDEFINED> instruction: 0xf1ba0000
    bf60:	svclt	0x00080ff0
    bf64:	svceq	0x00fff1b9
    bf68:	addhi	pc, r7, r0
    bf6c:			; <UNDEFINED> instruction: 0xf8df4603
    bf70:	andcs	r0, pc, #204, 24	; 0xcc00
    bf74:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bf78:	bl	febc9f58 <__printf_chk@plt+0xfebc7710>
    bf7c:	svceq	0x0027f1b9
    bf80:	ldrbhi	pc, [r8], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    bf84:	mvneq	pc, #1073741866	; 0x4000002a
    bf88:	ldrdeq	pc, [r0], -r8
    bf8c:	vpadd.i8	d2, d0, d3
    bf90:			; <UNDEFINED> instruction: 0xf8df852b
    bf94:	smlatbcs	r1, ip, ip, ip
    bf98:	stccs	8, cr15, [r8], #892	; 0x37c
    bf9c:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    bfa0:	eorcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    bfa4:	b	1a49f84 <__printf_chk@plt+0x1a4773c>
    bfa8:	ldccc	8, cr15, [ip], {223}	; 0xdf
    bfac:	svceq	0x0027f1ba
    bfb0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    bfb4:	strhi	pc, [r1, #-576]!	; 0xfffffdc0
    bfb8:	mvneq	pc, #-2147483606	; 0x8000002a
    bfbc:	vpadd.i8	d2, d0, d3
    bfc0:			; <UNDEFINED> instruction: 0xf8df8509
    bfc4:	ldrbtmi	r2, [sl], #-3208	; 0xfffff378
    bfc8:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    bfcc:	ldc	7, cr15, [r2], {246}	; 0xf6
    bfd0:	ldclhi	8, cr15, [ip], #-892	; 0xfffffc84
    bfd4:			; <UNDEFINED> instruction: 0xf8df220f
    bfd8:	tstcs	r1, ip, ror ip
    bfdc:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
    bfe0:	ldrdcc	pc, [r0], -r8
    bfe4:	bl	1e49fc4 <__printf_chk@plt+0x1e4777c>
    bfe8:	ldrdeq	pc, [r0], -r8
    bfec:			; <UNDEFINED> instruction: 0xf8dfe045
    bff0:	ldmpl	fp!, {r3, r5, r6, sl, fp, ip, sp}^
    bff4:	blcs	26068 <__printf_chk@plt+0x23820>
    bff8:			; <UNDEFINED> instruction: 0xf8dfd14c
    bffc:			; <UNDEFINED> instruction: 0xf8df2c60
    c000:	ldrbtmi	r3, [sl], #-3100	; 0xfffff3e4
    c004:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c008:	subsmi	r9, sl, fp, lsl fp
    c00c:	strbhi	pc, [r9, -r0, asr #32]!	; <UNPREDICTABLE>
    c010:	pop	{r0, r2, r3, r4, ip, sp, pc}
    c014:	blcs	9effdc <__printf_chk@plt+0x9ed794>
    c018:	sbchi	pc, r5, #64, 4
    c01c:	mcrrcs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    c020:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c024:	b	a4a004 <__printf_chk@plt+0xa477bc>
    c028:	andsle	r2, r1, r1, lsl #26
    c02c:	ldcls	8, cr15, [r4], #-892	; 0xfffffc84
    c030:			; <UNDEFINED> instruction: 0xf8df1e63
    c034:	ldrmi	r8, [sp], #-3124	; 0xfffff3cc
    c038:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    c03c:	svccc	0x0001f814
    c040:			; <UNDEFINED> instruction: 0xf8d8464a
    c044:	mrscs	r0, (UNDEF: 1)
    c048:	b	5ca028 <__printf_chk@plt+0x5c77e0>
    c04c:	mvnsle	r4, ip, lsr #5
    c050:	sbcsle	r2, r2, r0, lsl #28
    c054:	ldccs	8, cr15, [r4], {223}	; 0xdf
    c058:	ldccc	8, cr15, [r4], {223}	; 0xdf
    c05c:	ldrbtmi	r5, [fp], #-2234	; 0xfffff746
    c060:	ldmdavs	r3, {r0, r3, r4, fp, sp, lr}
    c064:			; <UNDEFINED> instruction: 0xf0004299
    c068:	andcs	r8, sl, r2, lsl r2
    c06c:	bl	b4a04c <__printf_chk@plt+0xb47804>
    c070:			; <UNDEFINED> instruction: 0xf8dfe7c3
    c074:	ldrbtmi	r3, [fp], #-3072	; 0xfffff400
    c078:	stccc	8, cr6, [r2, #-96]	; 0xffffffa0
    c07c:			; <UNDEFINED> instruction: 0xf73f2d00
    c080:	strmi	sl, [r3], -r5, lsr #30
    c084:	bleq	ffc4a408 <__printf_chk@plt+0xffc47bc0>
    c088:	tstcs	r1, r4, lsl r2
    c08c:			; <UNDEFINED> instruction: 0xf7f64478
    c090:	ldr	lr, [r2, r4, lsr #22]!
    c094:	blcs	16a0c8 <__printf_chk@plt+0x167880>
    c098:			; <UNDEFINED> instruction: 0xf8dfd1af
    c09c:	ldrbtmi	r3, [fp], #-3040	; 0xfffff420
    c0a0:	smlald	r6, r3, r8, r8
    c0a4:			; <UNDEFINED> instruction: 0xf8df4603
    c0a8:	ldrdcs	r0, [r1, -r8]
    c0ac:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
    c0b0:	bl	4ca090 <__printf_chk@plt+0x4c7848>
    c0b4:	stmdbcs	r0, {r0, r5, r6, fp, ip, sp, lr}
    c0b8:	eorshi	pc, r2, #0
    c0bc:	blcc	ff14a440 <__printf_chk@plt+0xff147bf8>
    c0c0:	ldrbtmi	r2, [fp], #-2305	; 0xfffff6ff
    c0c4:			; <UNDEFINED> instruction: 0xf0006818
    c0c8:			; <UNDEFINED> instruction: 0xf8df8524
    c0cc:			; <UNDEFINED> instruction: 0x460b2bbc
    c0d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c0d4:	ldmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c0d8:	ldcle	13, cr2, [r9, #8]!
    c0dc:	blls	feb4a460 <__printf_chk@plt+0xfeb47c18>
    c0e0:			; <UNDEFINED> instruction: 0xf8df1e63
    c0e4:	ldrmi	r8, [sp], #-2988	; 0xfffff454
    c0e8:	strcc	r4, [r1], #-1273	; 0xfffffb07
    c0ec:			; <UNDEFINED> instruction: 0xf81444f8
    c0f0:	strbmi	r3, [sl], -r1, lsl #30
    c0f4:	ldrdeq	pc, [r0], -r8
    c0f8:			; <UNDEFINED> instruction: 0xf7f62101
    c0fc:	adcmi	lr, ip, #3112960	; 0x2f8000
    c100:			; <UNDEFINED> instruction: 0xe7a5d1f5
    c104:			; <UNDEFINED> instruction: 0xf8df4603
    c108:	smlabbcs	r1, ip, fp, r0
    c10c:	ldrbtmi	r2, [r8], #-526	; 0xfffffdf2
    c110:	b	ff8ca0f0 <__printf_chk@plt+0xff8c78a8>
    c114:	stmdbcs	r0, {r0, r5, r6, fp, ip, sp, lr}
    c118:	sbcshi	pc, r5, #0
    c11c:			; <UNDEFINED> instruction: 0xf0002901
    c120:			; <UNDEFINED> instruction: 0xf8df8250
    c124:			; <UNDEFINED> instruction: 0x460b0b74
    c128:	blcs	1c4a4ac <__printf_chk@plt+0x1c47c64>
    c12c:	tstls	r0, r8, ror r4
    c130:	tstcs	r1, sl, ror r4
    c134:			; <UNDEFINED> instruction: 0xf7f66800
    c138:	str	lr, [r9, r0, lsr #19]
    c13c:			; <UNDEFINED> instruction: 0xf8df4603
    c140:	andcs	r0, r4, #96, 22	; 0x18000
    c144:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c148:	b	ff1ca128 <__printf_chk@plt+0xff1c78e0>
    c14c:			; <UNDEFINED> instruction: 0xf0002d01
    c150:			; <UNDEFINED> instruction: 0xf8df8498
    c154:	vstrcs	d8, [r2, #-320]	; 0xfffffec0
    c158:	ldrbtmi	r7, [r8], #2147	; 0x863
    c15c:	ldrdeq	pc, [r0], -r8
    c160:	cmnhi	r9, #0	; <UNPREDICTABLE>
    c164:			; <UNDEFINED> instruction: 0xc001f8b4
    c168:			; <UNDEFINED> instruction: 0xf8942101
    c16c:			; <UNDEFINED> instruction: 0xf8dfe002
    c170:	blx	fe716e58 <__printf_chk@plt+0xfe714610>
    c174:	ldrbtmi	pc, [sl], #-3228	; 0xfffff364	; <UNPREDICTABLE>
    c178:	stc2	10, cr15, [ip], {31}	; <UNPREDICTABLE>
    c17c:	and	pc, r0, sp, asr #17
    c180:	andgt	pc, r4, sp, asr #17
    c184:			; <UNDEFINED> instruction: 0xf7f69206
    c188:	vstrcs.16	s28, [r4, #-240]	; 0xffffff10	; <UNPREDICTABLE>
    c18c:			; <UNDEFINED> instruction: 0xf0009a06
    c190:			; <UNDEFINED> instruction: 0xf8b484b6
    c194:	tstcs	r1, r3
    c198:	mul	r4, r4, r8
    c19c:	ldc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
    c1a0:	ldrdeq	pc, [r0], -r8
    c1a4:	blx	7ea538 <__printf_chk@plt+0x7e7cf0>
    c1a8:	stmib	sp, {r2, r3, r7, sl, fp, ip, sp, lr, pc}^
    c1ac:			; <UNDEFINED> instruction: 0xf7f6ec00
    c1b0:	vstrcs.16	s28, [r5, #-200]	; 0xffffff38	; <UNPREDICTABLE>
    c1b4:	svcge	0x004cf77f
    c1b8:	bls	ffc4a53c <__printf_chk@plt+0xffc47cf4>
    c1bc:	ldrmi	r1, [sp], #-3683	; 0xfffff19d
    c1c0:	ldrbtmi	r3, [r9], #1028	; 0x404
    c1c4:	svccc	0x0001f814
    c1c8:			; <UNDEFINED> instruction: 0xf8d8464a
    c1cc:	mrscs	r0, (UNDEF: 1)
    c1d0:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c1d4:	mvnsle	r4, r5, lsr #5
    c1d8:			; <UNDEFINED> instruction: 0x4603e73a
    c1dc:	beq	ff44a560 <__printf_chk@plt+0xff447d18>
    c1e0:	tstcs	r1, lr, lsl #4
    c1e4:			; <UNDEFINED> instruction: 0xf7f64478
    c1e8:	vstrcs	s28, [r1, #-480]	; 0xfffffe20
    c1ec:	ldrbhi	pc, [r4], #-0	; <UNPREDICTABLE>
    c1f0:	bhi	ff04a574 <__printf_chk@plt+0xff047d2c>
    c1f4:	ldrbtmi	r7, [r8], #2145	; 0x861
    c1f8:	ldrdeq	pc, [r0], -r8
    c1fc:			; <UNDEFINED> instruction: 0xf0002900
    c200:	stmdbcs	r1, {r1, r4, r5, r8, r9, pc}
    c204:	ldrbthi	pc, [r3], #-0	; <UNPREDICTABLE>
    c208:	bcs	feb4a58c <__printf_chk@plt+0xfeb47d44>
    c20c:	tstcs	r1, fp, lsl #12
    c210:			; <UNDEFINED> instruction: 0xf7f6447a
    c214:	vstrcs.16	s28, [r2, #-100]	; 0xffffff9c	; <UNPREDICTABLE>
    c218:	svcge	0x001af43f
    c21c:	bls	fe74a5a0 <__printf_chk@plt+0xfe747d58>
    c220:			; <UNDEFINED> instruction: 0xf8df1e63
    c224:	ldrmi	r8, [sp], #-2716	; 0xfffff564
    c228:	strcc	r4, [r1], #-1273	; 0xfffffb07
    c22c:			; <UNDEFINED> instruction: 0xf81444f8
    c230:	strbmi	r3, [sl], -r1, lsl #30
    c234:	ldrdeq	pc, [r0], -r8
    c238:			; <UNDEFINED> instruction: 0xf7f62101
    c23c:	adcmi	lr, r5, #491520	; 0x78000
    c240:			; <UNDEFINED> instruction: 0xe705d1f5
    c244:			; <UNDEFINED> instruction: 0xf8df4603
    c248:	andscs	r0, r3, #124, 20	; 0x7c000
    c24c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c250:	b	10ca230 <__printf_chk@plt+0x10c79e8>
    c254:			; <UNDEFINED> instruction: 0xf0002d01
    c258:			; <UNDEFINED> instruction: 0xf8df842a
    c25c:	stmdavc	r3!, {r2, r3, r5, r6, r9, fp, sp}^
    c260:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c264:	vqdmulh.s<illegal width 8>	d2, d0, d3
    c268:	ldm	pc, {r1, r2, r3, r4, r5, r9, sl, pc}^	; <UNPREDICTABLE>
    c26c:	movteq	pc, #12307	; 0x3013	; <UNPREDICTABLE>
    c270:	teqeq	r1, #-402653184	; 0xe8000000
    c274:			; <UNDEFINED> instruction: 0x46030311
    c278:	beq	144a5fc <__printf_chk@plt+0x1447db4>
    c27c:	tstcs	r1, r9, lsl #4
    c280:			; <UNDEFINED> instruction: 0xf7f64478
    c284:	vstrcs	s28, [r1, #-168]	; 0xffffff58
    c288:	mvnshi	pc, #0
    c28c:	bhi	104a610 <__printf_chk@plt+0x1047dc8>
    c290:	ldrbtmi	r7, [r8], #2145	; 0x861
    c294:			; <UNDEFINED> instruction: 0xf8d829ff
    c298:			; <UNDEFINED> instruction: 0xf0000000
    c29c:	ldmibcs	sl!, {r0, r3, r4, r5, r6, sl, pc}^
    c2a0:	ldmibcc	ip!, {r0, r1, r5, r6, r8, fp, ip, lr, pc}^
    c2a4:	vmla.i8	d2, d0, d2
    c2a8:	ldm	pc, {r2, r5, r9, sl, pc}^	; <UNPREDICTABLE>
    c2ac:	msreq	CPSR_sxc, r1, lsl r0
    c2b0:	ldrsheq	r0, [r0, -r9]!
    c2b4:			; <UNDEFINED> instruction: 0xf8df4603
    c2b8:	tstcs	r1, ip, lsl sl
    c2bc:	ldrbtmi	r2, [r8], #-531	; 0xfffffded
    c2c0:	b	2ca2a0 <__printf_chk@plt+0x2c7a58>
    c2c4:	stmdbcs	r0, {r0, r5, r6, fp, ip, sp, lr}
    c2c8:	mvnhi	pc, r0
    c2cc:			; <UNDEFINED> instruction: 0xf0002901
    c2d0:			; <UNDEFINED> instruction: 0xf8df8183
    c2d4:	strmi	r0, [fp], -r4, lsl #20
    c2d8:	bcs	4a65c <__printf_chk@plt+0x47e14>
    c2dc:	tstls	r0, r8, ror r4
    c2e0:	tstcs	r1, sl, ror r4
    c2e4:			; <UNDEFINED> instruction: 0xf7f66800
    c2e8:	ldrt	lr, [r1], r8, asr #17
    c2ec:			; <UNDEFINED> instruction: 0xf8df4603
    c2f0:	strdcs	r0, [r1, -r0]
    c2f4:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    c2f8:	stmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2fc:	stmdbcs	r1, {r0, r5, r6, fp, ip, sp, lr}
    c300:	orrhi	pc, pc, #0
    c304:			; <UNDEFINED> instruction: 0xf0002902
    c308:	stmdbcs	r0, {r1, r5, r9, pc}
    c30c:	mcrge	4, 5, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    c310:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c314:			; <UNDEFINED> instruction: 0xf8df2203
    c318:	ldrdcs	r0, [r1, -r0]
    c31c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    c320:			; <UNDEFINED> instruction: 0xf7f6681b
    c324:	vstrcs.16	s28, [r2, #-436]	; 0xfffffe4c	; <UNPREDICTABLE>
    c328:	mrcge	7, 4, APSR_nzcv, cr2, cr15, {3}
    c32c:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c330:	bleq	c8474 <__printf_chk@plt+0xc5c2c>
    c334:	ldmibls	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c338:	ldrbtmi	r4, [fp], #-1752	; 0xfffff928
    c33c:			; <UNDEFINED> instruction: 0xf8df9306
    c340:	ldrbtmi	r3, [r9], #2484	; 0x9b4
    c344:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
    c348:	movwvs	lr, #31181	; 0x79cd
    c34c:	ssatmi	r4, #28, lr, asr #12
    c350:	andvc	pc, r8, sl, lsl r8	; <UNPREDICTABLE>
    c354:	ldrdmi	pc, [r0], -r9
    c358:	vmax.f32	d2, d0, d3
    c35c:	ldm	pc, {r0, r2, r3, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    c360:	biceq	pc, r0, r7, lsl r0	; <UNPREDICTABLE>
    c364:	mvneq	r0, sp, ror #3
    c368:	stmdbcs	r1, {r6, r7, r8}
    c36c:	mvnshi	pc, r0
    c370:			; <UNDEFINED> instruction: 0xf0402903
    c374:	strmi	r8, [r3], -sp, lsl #8
    c378:	ldmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c37c:			; <UNDEFINED> instruction: 0xf1a5460a
    c380:	ldrbtmi	r0, [r8], #-2818	; 0xfffff4fe
    c384:			; <UNDEFINED> instruction: 0xf7f62101
    c388:			; <UNDEFINED> instruction: 0xf1bbe9a8
    c38c:	vpmax.f32	d16, d0, d2
    c390:			; <UNDEFINED> instruction: 0xf8df82ba
    c394:	strbmi	r3, [r1], r8, ror #18
    c398:	strvs	lr, [r6, #-2509]	; 0xfffff633
    c39c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c3a0:			; <UNDEFINED> instruction: 0x469a447b
    c3a4:			; <UNDEFINED> instruction: 0xf8dfe064
    c3a8:	tstcs	r1, r8, asr r9
    c3ac:	ldmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c3b0:	bl	15d5ac <__printf_chk@plt+0x15ad64>
    c3b4:	ldrbtmi	r0, [sl], #-1411	; 0xfffffa7d
    c3b8:	ldrsbtcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    c3bc:	ldmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c3c0:	streq	pc, [r1], -r8, lsl #2
    c3c4:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c3c8:	ldrbtmi	r5, [fp], #-3489	; 0xfffff25f
    c3cc:	tsteq	r3, r1	; <UNPREDICTABLE>
    c3d0:	stmdbcs	r2, {r0, r1, r3, r4, fp, sp, lr}
    c3d4:	movthi	pc, #12288	; 0x3000	; <UNPREDICTABLE>
    c3d8:			; <UNDEFINED> instruction: 0xf0002903
    c3dc:	stmdbcs	r1, {r3, r4, r5, r8, r9, pc}
    c3e0:	msrhi	CPSR_fsx, #0
    c3e4:	stmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c3e8:	tstcs	r1, sl, lsl #4
    c3ec:			; <UNDEFINED> instruction: 0xf7f64478
    c3f0:			; <UNDEFINED> instruction: 0xf8dfe974
    c3f4:			; <UNDEFINED> instruction: 0x5da2391c
    c3f8:			; <UNDEFINED> instruction: 0x0615447b
    c3fc:			; <UNDEFINED> instruction: 0xf1006818
    c400:			; <UNDEFINED> instruction: 0xf8df82d1
    c404:	ldrbtmi	r3, [fp], #-2320	; 0xfffff6f0
    c408:			; <UNDEFINED> instruction: 0xf1000651
    c40c:			; <UNDEFINED> instruction: 0xf8df82c3
    c410:	ldrbtmi	r1, [r9], #-2312	; 0xfffff6f8
    c414:			; <UNDEFINED> instruction: 0xf1000695
    c418:			; <UNDEFINED> instruction: 0xf8df82c1
    c41c:	ldrbtmi	r2, [sl], #-2304	; 0xfffff700
    c420:	andne	lr, r0, #3358720	; 0x334000
    c424:			; <UNDEFINED> instruction: 0xf8df2101
    c428:	ldrbtmi	r2, [sl], #-2296	; 0xfffff708
    c42c:	stmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c430:			; <UNDEFINED> instruction: 0xf0135da3
    c434:			; <UNDEFINED> instruction: 0xf0400f1c
    c438:			; <UNDEFINED> instruction: 0xf8df82c2
    c43c:			; <UNDEFINED> instruction: 0xf10808e8
    c440:			; <UNDEFINED> instruction: 0xf8df0502
    c444:	smlattcs	r1, r4, r8, r2
    c448:	cfstrdpl	mvd4, [r3, #-480]!	; 0xfffffe20
    c44c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c450:	ldmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c454:	blcs	fffe39e8 <__printf_chk@plt+0xfffe11a0>
    c458:	bl	140874 <__printf_chk@plt+0x13e02c>
    c45c:	ldmvc	fp, {r3, r8, r9}^
    c460:	svclt	0x00082bff
    c464:			; <UNDEFINED> instruction: 0xf10846b0
    c468:	ldrbmi	r0, [r8, #2051]	; 0x803
    c46c:			; <UNDEFINED> instruction: 0x83aef280
    c470:	andcc	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
    c474:	ldrdeq	pc, [r0], -r9
    c478:	ldmible	r4, {r1, r4, r8, r9, fp, sp}
    c47c:	tstcs	r1, r2, asr r6
    c480:	svc	0x00faf7f5
    c484:			; <UNDEFINED> instruction: 0xf8dfe79c
    c488:	ldrbtmi	r3, [fp], #-2212	; 0xfffff75c
    c48c:			; <UNDEFINED> instruction: 0xf8dfe554
    c490:	strmi	r0, [fp], -r0, lsr #17
    c494:	tstcs	r1, r2, lsl #4
    c498:			; <UNDEFINED> instruction: 0xf7f64478
    c49c:	str	lr, [ip, #2334]!	; 0x91e
    c4a0:			; <UNDEFINED> instruction: 0xf8df4603
    c4a4:	andcs	r0, r3, #144, 16	; 0x900000
    c4a8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c4ac:	ldmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c4b0:	stmhi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c4b4:	ldrbtmi	r2, [r8], #3330	; 0xd02
    c4b8:	ldrdeq	pc, [r0], -r8
    c4bc:	orrhi	pc, r9, #0
    c4c0:	blcs	aa754 <__printf_chk@plt+0xa7f0c>
    c4c4:	movthi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    c4c8:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c4cc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c4d0:	svc	0x00d2f7f5
    c4d4:			; <UNDEFINED> instruction: 0xf43f2d03
    c4d8:			; <UNDEFINED> instruction: 0xf8dfadbb
    c4dc:	cdpne	8, 6, cr9, cr3, cr4, {3}
    c4e0:	strcc	r4, [r2], #-1053	; 0xfffffbe3
    c4e4:			; <UNDEFINED> instruction: 0xf81444f9
    c4e8:	strbmi	r3, [sl], -r1, lsl #30
    c4ec:	ldrdeq	pc, [r0], -r8
    c4f0:			; <UNDEFINED> instruction: 0xf7f52101
    c4f4:	adcmi	lr, r5, #776	; 0x308
    c4f8:	str	sp, [r9, #501]!	; 0x1f5
    c4fc:			; <UNDEFINED> instruction: 0xf8df4603
    c500:	andcs	r0, r5, #68, 16	; 0x440000
    c504:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c508:	stmia	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c50c:			; <UNDEFINED> instruction: 0x4603e7d0
    c510:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c514:	tstcs	r1, r5, lsl #4
    c518:			; <UNDEFINED> instruction: 0xf7f64478
    c51c:			; <UNDEFINED> instruction: 0xe7c7e8de
    c520:			; <UNDEFINED> instruction: 0x3734f8df
    c524:			; <UNDEFINED> instruction: 0x0744f8df
    c528:	andgt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    c52c:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c530:	ldrdcs	pc, [r0], -ip
    c534:	bcc	5d728 <__printf_chk@plt+0x5aee0>
    c538:	svclt	0x0058681b
    c53c:			; <UNDEFINED> instruction: 0xf8cc4611
    c540:			; <UNDEFINED> instruction: 0xf8571000
    c544:			; <UNDEFINED> instruction: 0xf8dbb000
    c548:	addsmi	r2, r3, #0
    c54c:	rscshi	pc, fp, #0
    c550:	ubfxeq	pc, pc, #17, #29
    c554:	tstcs	r1, r4, lsl #4
    c558:			; <UNDEFINED> instruction: 0xf7f64478
    c55c:	stccs	8, cr14, [r2, #-760]	; 0xfffffd08
    c560:	ldclge	7, cr15, [r6, #-508]!	; 0xfffffe04
    c564:	ubfxcc	pc, pc, #17, #13
    c568:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c56c:	ubfxcs	pc, pc, #17, #9
    c570:	smlsdxls	r6, fp, r4, r4
    c574:	andls	r4, r9, #2046820352	; 0x7a000000
    c578:	ubfxcs	pc, pc, #17, #1
    c57c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c580:	ldrmi	r6, [lr], -r7, lsl #4
    c584:	andcc	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
    c588:	stmdbeq	r8, {r2, r8, r9, fp, sp, lr, pc}
    c58c:			; <UNDEFINED> instruction: 0xf1086830
    c590:			; <UNDEFINED> instruction: 0xf1a30a01
    c594:	bcs	10d184 <__printf_chk@plt+0x10a93c>
    c598:	ldrthi	pc, [r4], #512	; 0x200	; <UNPREDICTABLE>
    c59c:			; <UNDEFINED> instruction: 0xf002e8df
    c5a0:	subspl	r5, r4, ip, asr r8
    c5a4:			; <UNDEFINED> instruction: 0xf8df0027
    c5a8:			; <UNDEFINED> instruction: 0x2101c7b8
    c5ac:	sbfxcs	pc, pc, #17, #21
    c5b0:	bl	31d9a8 <__printf_chk@plt+0x31b160>
    c5b4:	ldrbtmi	r0, [sl], #-3203	; 0xfffff37d
    c5b8:	ldrsbcc	pc, [r4], #-140	; 0xffffff74	; <UNPREDICTABLE>
    c5bc:	svc	0x005cf7f5
    c5c0:			; <UNDEFINED> instruction: 0xf8dfe532
    c5c4:	andcs	r3, r4, #164, 14	; 0x2900000
    c5c8:	sbfxeq	pc, pc, #17, #1
    c5cc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    c5d0:			; <UNDEFINED> instruction: 0xf7f6681b
    c5d4:	ldr	lr, [fp, #-2178]!	; 0xfffff77e
    c5d8:			; <UNDEFINED> instruction: 0x3794f8df
    c5dc:			; <UNDEFINED> instruction: 0xf8df2204
    c5e0:	ldrbtmi	r0, [fp], #-1940	; 0xfffff86c
    c5e4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c5e8:	ldmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5ec:			; <UNDEFINED> instruction: 0xf8dfe530
    c5f0:	ldrbtmi	r3, [fp], #-1928	; 0xfffff878
    c5f4:	andne	pc, sl, r4, lsl r8	; <UNPREDICTABLE>
    c5f8:	vmla.i8	d2, d0, d23
    c5fc:			; <UNDEFINED> instruction: 0xf8df81c3
    c600:			; <UNDEFINED> instruction: 0xf8dfc77c
    c604:	ldrbtmi	r2, [ip], #1916	; 0x77c
    c608:	vstmiaeq	r1, {d14-d19}
    c60c:	tstcs	r1, sl, ror r4
    c610:	ldrsbvc	pc, [r4], #-140	; 0xffffff74	; <UNPREDICTABLE>
    c614:			; <UNDEFINED> instruction: 0xf7f59700
    c618:			; <UNDEFINED> instruction: 0xf8dfef30
    c61c:			; <UNDEFINED> instruction: 0xf1083768
    c620:			; <UNDEFINED> instruction: 0xf8db0802
    c624:	ldrbtmi	r2, [fp], #-0
    c628:	addsmi	r6, r1, #1638400	; 0x190000
    c62c:			; <UNDEFINED> instruction: 0x81bef000
    c630:			; <UNDEFINED> instruction: 0xf7f6200a
    c634:	strbmi	lr, [r5, #-2122]	; 0xfffff7b6
    c638:	ldmib	sp, {r2, r5, r7, sl, fp, ip, lr, pc}^
    c63c:	str	r7, [r7, #-1542]	; 0xfffff9fa
    c640:			; <UNDEFINED> instruction: 0x3744f8df
    c644:			; <UNDEFINED> instruction: 0xe7d5447b
    c648:			; <UNDEFINED> instruction: 0x3740f8df
    c64c:			; <UNDEFINED> instruction: 0xe7d1447b
    c650:			; <UNDEFINED> instruction: 0x373cf8df
    c654:			; <UNDEFINED> instruction: 0xe7cd447b
    c658:	tstcs	r1, r3, lsl #12
    c65c:	andcs	r9, r4, #8, 16	; 0x80000
    c660:	ldmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c664:	bl	11dd14 <__printf_chk@plt+0x11b4cc>
    c668:	vaddw.s8	q0, q0, d10
    c66c:	svcls	0x0006822b
    c670:			; <UNDEFINED> instruction: 0x46534652
    c674:	addsmi	lr, sp, #6
    c678:	andeq	pc, r1, #-2147483648	; 0x80000000
    c67c:	svceq	0x0001f809
    c680:	subhi	pc, pc, #64, 6
    c684:			; <UNDEFINED> instruction: 0xf1035ce0
    c688:	ldmcs	r0!, {r0, fp}^
    c68c:			; <UNDEFINED> instruction: 0x4643bf18
    c690:	strbmi	sp, [r5, #-497]	; 0xfffffe0f
    c694:	rsbshi	pc, sl, #0
    c698:	stmdavc	r0, {r5, r6, r7, fp, ip}^
    c69c:			; <UNDEFINED> instruction: 0xf04028f0
    c6a0:			; <UNDEFINED> instruction: 0xf8148275
    c6a4:	movwcc	r0, #8200	; 0x2008
    c6a8:			; <UNDEFINED> instruction: 0xf8dfe7e5
    c6ac:	strcc	r0, [r2], #-1768	; 0xfffff918
    c6b0:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    c6b4:	ldrbtmi	r1, [r8], #-3755	; 0xfffff155
    c6b8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    c6bc:	stmdavs	r0, {r0, r8, sp}
    c6c0:	mrc	7, 6, APSR_nzcv, cr10, cr5, {7}
    c6c4:			; <UNDEFINED> instruction: 0xf8dfe4c4
    c6c8:	strcc	r0, [r2], #-1748	; 0xfffff92c
    c6cc:			; <UNDEFINED> instruction: 0x26d0f8df
    c6d0:	ldrbtmi	r1, [r8], #-3755	; 0xfffff155
    c6d4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    c6d8:	stmdavs	r0, {r0, r8, sp}
    c6dc:	mcr	7, 6, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    c6e0:			; <UNDEFINED> instruction: 0xf89ae4b6
    c6e4:	stmdbcs	r1, {r0, ip}
    c6e8:	msrhi	CPSR_sx, r0
    c6ec:			; <UNDEFINED> instruction: 0xf0402f00
    c6f0:			; <UNDEFINED> instruction: 0xf8df8140
    c6f4:			; <UNDEFINED> instruction: 0x462106b0
    c6f8:	ldrtmi	r4, [r0], #-1144	; 0xfffffb88
    c6fc:			; <UNDEFINED> instruction: 0xf7f62602
    c700:			; <UNDEFINED> instruction: 0xf108e87a
    c704:	strbmi	r0, [r5, #-2049]	; 0xfffff7ff
    c708:	mcrge	7, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    c70c:	ssatmi	r4, #20, pc, asr #12	; <UNPREDICTABLE>
    c710:			; <UNDEFINED> instruction: 0xf1bb9e07
    c714:			; <UNDEFINED> instruction: 0xf47f0f00
    c718:			; <UNDEFINED> instruction: 0xf8dfac9b
    c71c:	eorcs	r3, r2, ip, lsl #13
    c720:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    c724:	svc	0x0052f7f5
    c728:			; <UNDEFINED> instruction: 0xf8dfe492
    c72c:	strtmi	r0, [r1], -r0, lsl #13
    c730:	ldrtmi	r4, [r0], #-1144	; 0xfffffb88
    c734:			; <UNDEFINED> instruction: 0xf7f62602
    c738:	ubfx	lr, lr, #16, #3
    c73c:			; <UNDEFINED> instruction: 0x0670f8df
    c740:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    c744:			; <UNDEFINED> instruction: 0x26024430
    c748:	ldmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c74c:			; <UNDEFINED> instruction: 0xf8dfe7d9
    c750:	andcs	r3, r5, #100, 12	; 0x6400000
    c754:			; <UNDEFINED> instruction: 0x0660f8df
    c758:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    c75c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c760:	svc	0x00baf7f5
    c764:			; <UNDEFINED> instruction: 0xf73f2d02
    c768:	ldrbt	sl, [r1], #-3553	; 0xfffff21f
    c76c:			; <UNDEFINED> instruction: 0xf8df4603
    c770:	andcs	r0, r5, #76, 12	; 0x4c00000
    c774:	ldrbtmi	r9, [r8], #-262	; 0xfffffefa
    c778:	svc	0x00aef7f5
    c77c:	stmdbls	r6, {r1, r8, sl, fp, sp}
    c780:			; <UNDEFINED> instruction: 0x83a6f000
    c784:	ldrbeq	r7, [r8, r3, lsr #17]
    c788:	eorshi	pc, r9, #0, 2
    c78c:			; <UNDEFINED> instruction: 0xe630f8df
    c790:			; <UNDEFINED> instruction: 0x079944fe
    c794:	eorshi	pc, r0, #0, 2
    c798:			; <UNDEFINED> instruction: 0x0628f8df
    c79c:			; <UNDEFINED> instruction: 0x071a4478
    c7a0:	eorhi	pc, r7, #0, 2
    c7a4:			; <UNDEFINED> instruction: 0x2620f8df
    c7a8:			; <UNDEFINED> instruction: 0x06d9447a
    c7ac:	andshi	pc, lr, #0, 2
    c7b0:			; <UNDEFINED> instruction: 0x1618f8df
    c7b4:			; <UNDEFINED> instruction: 0x075b4479
    c7b8:	andshi	pc, r4, #0, 2
    c7bc:			; <UNDEFINED> instruction: 0x8610f8df
    c7c0:			; <UNDEFINED> instruction: 0xf8df44f8
    c7c4:	movtcs	ip, #1552	; 0x610
    c7c8:	stmdane	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c7cc:	ldrbtmi	r4, [ip], #1561	; 0x619
    c7d0:	andls	r9, r2, r3, lsl #4
    c7d4:	stmdage	fp, {r0, r9, sp}
    c7d8:	vmlsgt.f16	s28, s1, s26	; <UNPREDICTABLE>
    c7dc:	svc	0x0094f7f5
    c7e0:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c7e4:	mlacs	ip, sp, r8, pc	; <UNPREDICTABLE>
    c7e8:	eoreq	pc, sp, sp, lsl #2
    c7ec:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    c7f0:			; <UNDEFINED> instruction: 0xf8dfb912
    c7f4:	ldrbtmi	r0, [r8], #-1512	; 0xfffffa18
    c7f8:	svc	0x00fcf7f5
    c7fc:			; <UNDEFINED> instruction: 0xf01378a3
    c800:			; <UNDEFINED> instruction: 0xf0400fe0
    c804:	sfmcs	f0, 1, [r3, #-0]
    c808:	cfstrsge	mvf15, [r2], #-252	; 0xffffff04
    c80c:	ldrbls	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    c810:			; <UNDEFINED> instruction: 0xf8df1e63
    c814:	ldrmi	r8, [sp], #-1488	; 0xfffffa30
    c818:	strcc	r4, [r2], #-1273	; 0xfffffb07
    c81c:			; <UNDEFINED> instruction: 0xf81444f8
    c820:	strbmi	r3, [sl], -r1, lsl #30
    c824:	ldrdeq	pc, [r0], -r8
    c828:			; <UNDEFINED> instruction: 0xf7f52101
    c82c:	adcmi	lr, r5, #608	; 0x260
    c830:	str	sp, [sp], #-501	; 0xfffffe0b
    c834:	ldrcc	pc, [r0, #2271]!	; 0x8df
    c838:			; <UNDEFINED> instruction: 0xf8df2101
    c83c:	ldrbtmi	r2, [fp], #-1456	; 0xfffffa50
    c840:	ldrdeq	pc, [r0], -r8
    c844:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}
    c848:			; <UNDEFINED> instruction: 0xf8d9447a
    c84c:			; <UNDEFINED> instruction: 0xf7f53054
    c850:			; <UNDEFINED> instruction: 0xf7ffee14
    c854:			; <UNDEFINED> instruction: 0xf8dfbba9
    c858:			; <UNDEFINED> instruction: 0x21012598
    c85c:			; <UNDEFINED> instruction: 0xf7f5447a
    c860:			; <UNDEFINED> instruction: 0xf7ffee0c
    c864:			; <UNDEFINED> instruction: 0x4603bbf5
    c868:	streq	pc, [r8, #2271]	; 0x8df
    c86c:	tstcs	r1, r4, lsl #4
    c870:	strcc	r4, [r2], #-1144	; 0xfffffb88
    c874:	svc	0x0030f7f5
    c878:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c87c:	ldrdeq	pc, [r0], -r8
    c880:	ldrbtmi	r1, [sl], #-3755	; 0xfffff155
    c884:	strls	r2, [r0], #-257	; 0xfffffeff
    c888:	ldcl	7, cr15, [r6, #980]!	; 0x3d4
    c88c:	bllt	ff84a890 <__printf_chk@plt+0xff848048>
    c890:			; <UNDEFINED> instruction: 0xf8df4603
    c894:	andcs	r0, ip, #104, 10	; 0x1a000000
    c898:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c89c:	svc	0x001cf7f5
    c8a0:			; <UNDEFINED> instruction: 0xf43f2d02
    c8a4:			; <UNDEFINED> instruction: 0xf8dfabd5
    c8a8:	mcrne	5, 3, r9, cr3, cr8, {2}
    c8ac:	ldrbhi	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c8b0:	ldrbtmi	r4, [r9], #1053	; 0x41d
    c8b4:	ldrbtmi	r3, [r8], #1025	; 0x401
    c8b8:	svccc	0x0001f814
    c8bc:			; <UNDEFINED> instruction: 0xf8d8464a
    c8c0:	mrscs	r0, (UNDEF: 1)
    c8c4:	ldcl	7, cr15, [r8, #980]	; 0x3d4
    c8c8:	mvnsle	r4, r5, lsr #5
    c8cc:	bllt	ff04a8d0 <__printf_chk@plt+0xff048088>
    c8d0:			; <UNDEFINED> instruction: 0xf8df4603
    c8d4:	andcs	r0, ip, #52, 10	; 0xd000000
    c8d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c8dc:	mrc	7, 7, APSR_nzcv, cr12, cr5, {7}
    c8e0:			; <UNDEFINED> instruction: 0x4603e7de
    c8e4:	streq	pc, [r4, #-2271]!	; 0xfffff721
    c8e8:	tstcs	r1, r3, lsl #4
    c8ec:			; <UNDEFINED> instruction: 0xf7f54478
    c8f0:			; <UNDEFINED> instruction: 0xe7d5eef4
    c8f4:			; <UNDEFINED> instruction: 0xf8df4603
    c8f8:	andcs	r0, r4, #24, 10	; 0x6000000
    c8fc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c900:	mcr	7, 7, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    c904:			; <UNDEFINED> instruction: 0xf04fe7cc
    c908:	strbmi	r0, [r5, #-2050]	; 0xfffff7fe
    c90c:	blge	fe84a710 <__printf_chk@plt+0xfe847ec8>
    c910:	strge	pc, [r0, #-2271]	; 0xfffff721
    c914:			; <UNDEFINED> instruction: 0xf8df44a0
    c918:	strtmi	r9, [ip], #-1280	; 0xfffffb00
    c91c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    c920:	blcc	8a988 <__printf_chk@plt+0x88140>
    c924:			; <UNDEFINED> instruction: 0xf8d94652
    c928:	mrscs	r0, (UNDEF: 1)
    c92c:	stc	7, cr15, [r4, #980]!	; 0x3d4
    c930:	mvnsle	r4, r4, asr #10
    c934:	bllt	fe34a938 <__printf_chk@plt+0xfe3480f0>
    c938:	mcr	7, 5, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    c93c:	msreq	CPSR_x, r7	; <illegal shifter operand>
    c940:	tstcs	r1, r8, lsl pc
    c944:	ldrtmi	r6, [r8], -r3, lsl #16
    c948:	andsgt	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    c94c:	orrscc	lr, ip, #69632	; 0x11000
    c950:	bls	1c0d78 <__printf_chk@plt+0x1be530>
    c954:			; <UNDEFINED> instruction: 0x4620463b
    c958:	ldrtmi	r2, [r2], #-257	; 0xfffffeff
    c95c:			; <UNDEFINED> instruction: 0xf7f52602
    c960:	strb	lr, [lr], ip, lsl #27
    c964:	cmple	r3, r0, lsl #28
    c968:	strcs	r4, [r0], -r1, lsr #12
    c96c:	mcr	7, 1, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    c970:			; <UNDEFINED> instruction: 0xf8dfe6c7
    c974:	strtmi	r0, [r1], -r8, lsr #9
    c978:	ldrtmi	r4, [r0], #-1144	; 0xfffffb88
    c97c:			; <UNDEFINED> instruction: 0xf7f52602
    c980:			; <UNDEFINED> instruction: 0xe6beef3a
    c984:	ldrcs	pc, [r8], #2271	; 0x8df
    c988:	mrscs	r9, (UNDEF: 17)
    c98c:			; <UNDEFINED> instruction: 0xf7f5447a
    c990:			; <UNDEFINED> instruction: 0xe642ed74
    c994:	strne	pc, [ip], #2271	; 0x8df
    c998:	ldr	r4, [fp, #-1145]!	; 0xfffffb87
    c99c:	strcs	pc, [r8], #2271	; 0x8df
    c9a0:	ldr	r4, [sp, #-1146]!	; 0xfffffb86
    c9a4:	strcc	pc, [r4], #2271	; 0x8df
    c9a8:	str	r4, [sp, #-1147]!	; 0xfffffb85
    c9ac:	streq	pc, [r0], #2271	; 0x8df
    c9b0:	andcs	r4, r2, #11534336	; 0xb00000
    c9b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c9b8:	mcr	7, 4, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    c9bc:			; <UNDEFINED> instruction: 0xf8dfe63b
    c9c0:	tstcs	r1, r4, ror r4
    c9c4:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c9c8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    c9cc:			; <UNDEFINED> instruction: 0xf7f56800
    c9d0:	ldr	lr, [r2, #-3412]!	; 0xfffff2ac
    c9d4:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c9d8:			; <UNDEFINED> instruction: 0x46084653
    c9dc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c9e0:	stcl	7, cr15, [sl, #-980]	; 0xfffffc2c
    c9e4:	blt	ffd4a9e8 <__printf_chk@plt+0xffd481a0>
    c9e8:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c9ec:	tstcs	r1, fp, asr #12
    c9f0:			; <UNDEFINED> instruction: 0xf7f5447a
    c9f4:			; <UNDEFINED> instruction: 0xf7ffed42
    c9f8:			; <UNDEFINED> instruction: 0xf8dfbad7
    c9fc:	ldrbtmi	r3, [fp], #-1096	; 0xfffffbb8
    ca00:	beq	fe2c7614 <__printf_chk@plt+0xfe2c4dcc>
    ca04:	ldrsbeq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ca08:	mrc	7, 7, APSR_nzcv, cr4, cr5, {7}
    ca0c:	blt	ff84aa10 <__printf_chk@plt+0xff8481c8>
    ca10:	eorcs	r4, r2, r1, lsr #12
    ca14:	ldcl	7, cr15, [sl, #980]	; 0x3d4
    ca18:			; <UNDEFINED> instruction: 0xf81a9b08
    ca1c:	ldmdavs	ip, {r3}
    ca20:			; <UNDEFINED> instruction: 0xf8dfe7a2
    ca24:	andcs	r3, r5, #36, 8	; 0x24000000
    ca28:	strteq	pc, [r0], #-2271	; 0xfffff721
    ca2c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    ca30:			; <UNDEFINED> instruction: 0xf7f5681b
    ca34:	stccs	14, cr14, [r2, #-328]	; 0xfffffeb8
    ca38:	ldclge	7, cr15, [r8], #-252	; 0xffffff04
    ca3c:	bllt	24aa40 <__printf_chk@plt+0x2481f8>
    ca40:	streq	pc, [ip], #-2271	; 0xfffff721
    ca44:	ldrbtmi	r2, [r8], #-523	; 0xfffffdf5
    ca48:	mcr	7, 2, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    ca4c:			; <UNDEFINED> instruction: 0xf8dfe4d1
    ca50:	andcs	r0, r8, #4, 8	; 0x4000000
    ca54:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ca58:	mrc	7, 1, APSR_nzcv, cr14, cr5, {7}
    ca5c:	ldmmi	lr!, {r0, r3, r6, r7, sl, sp, lr, pc}^
    ca60:	tstcs	r1, r9, lsl #4
    ca64:			; <UNDEFINED> instruction: 0xf7f54478
    ca68:	strb	lr, [r2], #3640	; 0xe38
    ca6c:			; <UNDEFINED> instruction: 0x46294bfb
    ca70:	andscs	r4, r5, #16449536	; 0xfb0000
    ca74:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    ca78:			; <UNDEFINED> instruction: 0xf7f5681b
    ca7c:			; <UNDEFINED> instruction: 0xf7ffee2e
    ca80:	blmi	ffe3b624 <__printf_chk@plt+0xffe38ddc>
    ca84:	ldmmi	r8!, {r0, r3, r5, r9, sl, lr}^
    ca88:	ldrbtmi	r2, [fp], #-533	; 0xfffffdeb
    ca8c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    ca90:	mcr	7, 1, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    ca94:	blt	ff74aa98 <__printf_chk@plt+0xff748250>
    ca98:			; <UNDEFINED> instruction: 0x46294bf4
    ca9c:	andscs	r4, r5, #244, 16	; 0xf40000
    caa0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    caa4:			; <UNDEFINED> instruction: 0xf7f5681b
    caa8:			; <UNDEFINED> instruction: 0xf7ffee18
    caac:	blmi	ffc7b5f8 <__printf_chk@plt+0xffc78db0>
    cab0:	ldmmi	r1!, {r0, r3, r5, r9, sl, lr}^
    cab4:	ldrbtmi	r2, [fp], #-533	; 0xfffffdeb
    cab8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    cabc:	mcr	7, 0, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    cac0:	blt	ff1caac4 <__printf_chk@plt+0xff1c827c>
    cac4:	ldrbmi	r2, [r0], r0, lsl #4
    cac8:			; <UNDEFINED> instruction: 0xf7ff4610
    cacc:	blmi	ffb0b248 <__printf_chk@plt+0xffb08a00>
    cad0:	ldrdcs	pc, [r0], -fp
    cad4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    cad8:			; <UNDEFINED> instruction: 0xf47f4291
    cadc:	stmiami	r8!, {r0, r3, r5, r7, r8, sl, fp, sp, pc}^
    cae0:	andcs	r4, r2, #11534336	; 0xb00000
    cae4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    cae8:	ldcl	7, cr15, [r6, #980]!	; 0x3d4
    caec:	strmi	lr, [r3], -r3, lsr #11
    caf0:	andcs	r4, r5, #228, 16	; 0xe40000
    caf4:			; <UNDEFINED> instruction: 0xf7f54478
    caf8:			; <UNDEFINED> instruction: 0xf7ffedf0
    cafc:	bmi	ff8bb934 <__printf_chk@plt+0xff8b90ec>
    cb00:	stmiavc	r3!, {r0, r8, sp}^
    cb04:	ldrdeq	pc, [r0], -r8
    cb08:			; <UNDEFINED> instruction: 0xf7f5447a
    cb0c:			; <UNDEFINED> instruction: 0xf7ffecb6
    cb10:			; <UNDEFINED> instruction: 0x4603ba9f
    cb14:	andcs	r4, r5, #14483456	; 0xdd0000
    cb18:			; <UNDEFINED> instruction: 0xf7f54478
    cb1c:			; <UNDEFINED> instruction: 0xf7ffedde
    cb20:			; <UNDEFINED> instruction: 0xf103badb
    cb24:	strls	r0, [r6, -r1, lsl #16]
    cb28:	andeq	lr, sl, #165888	; 0x28800
    cb2c:			; <UNDEFINED> instruction: 0xf7ff2000
    cb30:	blmi	ff60b1e4 <__printf_chk@plt+0xff60899c>
    cb34:	andcs	r4, r3, #14090240	; 0xd70000
    cb38:	tstcs	r1, fp, ror r4
    cb3c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    cb40:	stcl	7, cr15, [sl, #980]	; 0x3d4
    cb44:	ldmmi	r4, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    cb48:	tstcs	r1, r5, lsl #4
    cb4c:			; <UNDEFINED> instruction: 0xf7f54478
    cb50:	str	lr, [r4, #-3524]	; 0xfffff23c
    cb54:	ldmmi	r1, {r0, r1, r9, sl, lr}^
    cb58:	tstcs	r1, ip, lsl #4
    cb5c:			; <UNDEFINED> instruction: 0xf7f54478
    cb60:	stccs	13, cr14, [r3, #-752]	; 0xfffffd10
    cb64:	bge	1d49c68 <__printf_chk@plt+0x1d47420>
    cb68:	teqls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    cb6c:	ldrmi	r1, [sp], #-3683	; 0xfffff19d
    cb70:	ldrbtmi	r3, [r9], #1026	; 0x402
    cb74:	svccc	0x0001f814
    cb78:			; <UNDEFINED> instruction: 0xf8d8464a
    cb7c:	mrscs	r0, (UNDEF: 1)
    cb80:	ldcl	7, cr15, [sl], #-980	; 0xfffffc2c
    cb84:	mvnsle	r4, r5, lsr #5
    cb88:	blt	18cab8c <__printf_chk@plt+0x18c8344>
    cb8c:	strb	r9, [fp, r6, lsl #14]
    cb90:	strmi	r4, [fp], -r4, asr #21
    cb94:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    cb98:	stcl	7, cr15, [lr], #-980	; 0xfffffc2c
    cb9c:			; <UNDEFINED> instruction: 0xf43f2d02
    cba0:			; <UNDEFINED> instruction: 0xf8dfaa57
    cba4:	cdpne	3, 6, cr9, cr3, cr4, {0}
    cba8:	movwhi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    cbac:	ldrbtmi	r4, [r9], #1053	; 0x41d
    cbb0:	ldrbtmi	r3, [r8], #1025	; 0x401
    cbb4:	svccc	0x0001f814
    cbb8:			; <UNDEFINED> instruction: 0xf8d8464a
    cbbc:	mrscs	r0, (UNDEF: 1)
    cbc0:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    cbc4:	mvnsle	r4, r5, lsr #5
    cbc8:	blt	10cabcc <__printf_chk@plt+0x10c8384>
    cbcc:	strvs	lr, [r6, #-2525]	; 0xfffff623
    cbd0:			; <UNDEFINED> instruction: 0x4603e69b
    cbd4:	andcs	r4, lr, #11927552	; 0xb60000
    cbd8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    cbdc:	ldcl	7, cr15, [ip, #-980]!	; 0xfffffc2c
    cbe0:	blt	dcabe4 <__printf_chk@plt+0xdc839c>
    cbe4:	sbchi	pc, ip, #14614528	; 0xdf0000
    cbe8:	strb	r4, [sl, #1272]!	; 0x4f8
    cbec:	ldrbtmi	r4, [r9], #-2482	; 0xfffff64e
    cbf0:	bmi	fecc637c <__printf_chk@plt+0xfecc3b34>
    cbf4:	ldrb	r4, [r8, #1146]	; 0x47a
    cbf8:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    cbfc:			; <UNDEFINED> instruction: 0xf8dfe5cf
    cc00:	ldrbtmi	lr, [lr], #708	; 0x2c4
    cc04:	ldmmi	r0!, {r0, r2, r6, r7, r8, sl, sp, lr, pc}
    cc08:	bmi	fec15014 <__printf_chk@plt+0xfec127cc>
    cc0c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    cc10:			; <UNDEFINED> instruction: 0xf7f56800
    cc14:	ldrb	lr, [r6, #3122]!	; 0xc32
    cc18:	andeq	r4, r1, sl, lsl #29
    cc1c:	ldrdeq	r0, [r0], -r8
    cc20:	andeq	r4, r1, r2, lsl #29
    cc24:			; <UNDEFINED> instruction: 0x000001b4
    cc28:	andeq	r7, r1, r2, asr #16
    cc2c:	andeq	r7, r1, r0, ror #15
    cc30:	andeq	r1, r0, sl, ror #24
    cc34:	muleq	r0, sl, r8
    cc38:			; <UNDEFINED> instruction: 0x000177b0
    cc3c:	andeq	r3, r0, lr, ror #16
    cc40:	andeq	r5, r1, r4, ror pc
    cc44:	andeq	r3, r0, r6, asr r8
    cc48:	andeq	r7, r1, r4, asr r7
    cc4c:	andeq	r5, r1, sl, asr #30
    cc50:	andeq	r7, r1, r8, lsr #14
    cc54:	andeq	r3, r0, lr, lsl r8
    cc58:	andeq	r0, r0, r4, lsl #4
    cc5c:	andeq	r4, r1, r2, lsr #26
    cc60:	andeq	r3, r0, lr, lsr r9
    cc64:	andeq	r3, r0, r8, lsr r9
    cc68:	andeq	r7, r1, sl, asr #13
    cc6c:	muleq	r0, r0, r2
    cc70:	andeq	r7, r1, r6, lsr #13
    cc74:	andeq	r7, r1, lr, lsl #13
    cc78:	andeq	r3, r0, r0, lsl #15
    cc7c:	andeq	r7, r1, r6, ror #12
    cc80:	andeq	r3, r0, r6, lsr r9
    cc84:	andeq	r7, r1, r2, asr #12
    cc88:	ldrdeq	r3, [r0], -r6
    cc8c:	ldrdeq	r3, [r0], -r0
    cc90:	andeq	r7, r1, r8, lsl r6
    cc94:	andeq	r3, r0, r6, lsl r7
    cc98:	ldrdeq	r7, [r1], -r8
    cc9c:	andeq	r3, r0, r8, lsl r7
    cca0:			; <UNDEFINED> instruction: 0x000037ba
    cca4:	andeq	r7, r1, sl, lsr #11
    cca8:	muleq	r0, r2, r7
    ccac:	strdeq	r3, [r0], -r6
    ccb0:	andeq	r3, r0, r4, lsl #13
    ccb4:	andeq	r7, r1, lr, lsl #10
    ccb8:	muleq	r0, r8, r6
    ccbc:	muleq	r0, r0, r6
    ccc0:	ldrdeq	r7, [r1], -r8
    ccc4:	andeq	r3, r0, r2, ror r6
    ccc8:	andeq	r7, r1, r4, lsr #9
    cccc:	muleq	r0, r4, r6
    ccd0:	andeq	r7, r1, r2, ror r4
    ccd4:	andeq	r3, r0, r6, asr r7
    ccd8:	andeq	r7, r1, r8, lsr #8
    ccdc:	andeq	r3, r0, r8, ror #10
    cce0:	andeq	r3, r0, r2, lsr r7
    cce4:	andeq	r7, r1, r8, ror #7
    cce8:	andeq	r3, r0, r6, lsl r7
    ccec:	andeq	r3, r0, r6, lsr r7
    ccf0:	andeq	r7, r1, r2, asr #7
    ccf4:			; <UNDEFINED> instruction: 0x000173be
    ccf8:	strdeq	r3, [r0], -r2
    ccfc:	ldrdeq	r3, [r0], -r0
    cd00:	andeq	r5, r1, r0, ror #22
    cd04:	andeq	r1, r0, r2, ror #19
    cd08:	andeq	r7, r1, sl, lsr r3
    cd0c:	andeq	r3, r0, ip, lsl #11
    cd10:	andeq	r7, r1, ip, lsl #6
    cd14:	andeq	r1, r0, sl, lsl #19
    cd18:	andeq	r1, r0, lr, ror r9
    cd1c:	andeq	r1, r0, r2, ror r9
    cd20:	andeq	r3, r0, r2, lsr #11
    cd24:			; <UNDEFINED> instruction: 0x000172bc
    cd28:	andeq	r3, r0, r4, ror #10
    cd2c:	andeq	r3, r0, lr, asr #1
    cd30:	andeq	r3, r0, r0, lsl #3
    cd34:	andeq	r3, r0, r6, lsl #9
    cd38:	andeq	r7, r1, lr, asr #4
    cd3c:	muleq	r0, r2, r4
    cd40:	andeq	r3, r0, ip, lsl #9
    cd44:	andeq	r3, r0, r2, lsr #8
    cd48:	andeq	r3, r0, ip, lsl r4
    cd4c:	ldrdeq	r7, [r1], -r0
    cd50:	muleq	r0, ip, r4
    cd54:	muleq	r1, r4, r1
    cd58:	strdeq	r3, [r0], -ip
    cd5c:	muleq	r0, r0, r4
    cd60:	andeq	r5, r1, r0, ror #18
    cd64:	andeq	r3, r0, r2, asr #9
    cd68:	andeq	r7, r1, r8, lsr r1
    cd6c:	andeq	r3, r0, r2, ror r2
    cd70:	andeq	r7, r1, r2, lsr #2
    cd74:	andeq	r3, r0, ip, asr r2
    cd78:	andeq	r3, r0, lr, lsr r0
    cd7c:	andeq	r5, r1, sl, lsl #18
    cd80:	strdeq	r3, [r0], -r0
    cd84:	ldrdeq	r7, [r1], -lr
    cd88:	andeq	r2, r0, r0, ror #31
    cd8c:	ldrdeq	r2, [r0], -ip
    cd90:	andeq	r2, r0, r8, asr #31
    cd94:	andeq	r7, r1, lr, asr #32
    cd98:	andeq	r3, r0, sl, ror r1
    cd9c:	andeq	r7, r1, r2, lsr r0
    cda0:	andeq	r3, r0, lr, asr r1
    cda4:	andeq	r3, r0, r0, asr r3
    cda8:	andeq	r6, r1, r4, ror #31
    cdac:	andeq	r3, r0, r8, lsr r3
    cdb0:	andeq	r3, r0, sl, lsl r3
    cdb4:	andeq	r6, r1, sl, lsr #31
    cdb8:	andeq	r3, r0, r4, ror #5
    cdbc:	andeq	r3, r0, r2, lsr #3
    cdc0:	andeq	r1, r0, r0, lsl #12
    cdc4:	strdeq	r1, [r0], -r4
    cdc8:	andeq	r1, r0, r8, ror #11
    cdcc:	ldrdeq	r1, [r0], -ip
    cdd0:	ldrdeq	r1, [r0], -r0
    cdd4:	strdeq	r3, [r0], -sl
    cdd8:	andeq	r6, r1, r8, lsl pc
    cddc:	andeq	r2, r0, sl, ror #20
    cde0:	andeq	r3, r0, r4, asr #3
    cde4:	andeq	r6, r1, r8, ror #29
    cde8:	ldrdeq	r5, [r1], -r2
    cdec:	andeq	r2, r0, ip, lsr #31
    cdf0:	andeq	r3, r0, ip, asr r0
    cdf4:	andeq	r3, r0, r0, lsr #32
    cdf8:	andeq	r3, r0, r6, lsl r0
    cdfc:	andeq	r3, r0, r6, asr r0
    ce00:	andeq	r3, r0, r6
    ce04:	andeq	r6, r1, lr, asr #28
    ce08:	andeq	r3, r0, r6
    ce0c:	strdeq	r2, [r0], -r0
    ce10:	ldrdeq	r2, [r0], -r6
    ce14:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    ce18:	andeq	r6, r1, r6, ror #27
    ce1c:	ldrdeq	r3, [r0], -r8
    ce20:	andeq	r3, r0, r8, ror r0
    ce24:	strdeq	r2, [r0], -ip
    ce28:	andeq	r2, r0, r0, lsl #28
    ce2c:	andeq	r2, r0, r4, ror #27
    ce30:	andeq	r2, r0, r2, ror #24
    ce34:	andeq	r6, r1, ip, lsr sp
    ce38:	ldrdeq	r2, [r0], -lr
    ce3c:	andeq	r3, r0, sl, lsr #32
    ce40:	andeq	r2, r0, r8, lsl #28
    ce44:	andeq	r5, r1, r2, lsl r5
    ce48:	ldrdeq	r6, [r1], -r8
    ce4c:	andeq	r3, r0, sl
    ce50:	andeq	r2, r0, lr, lsr pc
    ce54:	andeq	r2, r0, r6, asr #30
    ce58:	andeq	r2, r0, ip, lsr #30
    ce5c:	muleq	r1, r0, ip
    ce60:	andeq	r2, r0, r2, lsl #28
    ce64:	andeq	r6, r1, sl, ror ip
    ce68:	andeq	r2, r0, ip, ror #27
    ce6c:	andeq	r6, r1, r4, ror #24
    ce70:	ldrdeq	r2, [r0], -r6
    ce74:	andeq	r6, r1, lr, asr #24
    ce78:	andeq	r2, r0, r0, asr #27
    ce7c:	andeq	r6, r1, r0, lsr ip
    ce80:	andeq	r2, r0, r2, lsr fp
    ce84:	andeq	r2, r0, ip, lsr #27
    ce88:			; <UNDEFINED> instruction: 0x00002db0
    ce8c:	andeq	r2, r0, r8, lsl #27
    ce90:	andeq	r6, r1, ip, asr #23
    ce94:	andeq	r2, r0, ip, asr #30
    ce98:	andeq	r2, r0, r0, lsr #29
    ce9c:	strdeq	r2, [r0], -r0
    cea0:	andeq	r2, r0, sl, ror #27
    cea4:	andeq	r2, r0, sl, asr #27
    cea8:	andeq	r2, r0, r2, asr #27
    ceac:	andeq	r6, r1, r2, asr fp
    ceb0:	andeq	r2, r0, r2, ror #26
    ceb4:	andeq	r2, r0, r4, lsr #23
    ceb8:	ldrdeq	r2, [r0], -lr
    cebc:	andeq	r2, r0, ip, asr #23
    cec0:			; <UNDEFINED> instruction: 0x00002bba
    cec4:	andeq	r2, r0, sl, lsr #23
    cec8:	strdeq	r6, [r1], -r8
    cecc:	andeq	r2, r0, r6, asr #27
    ced0:	andcs	r4, ip, #16, 16	; 0x100000
    ced4:	ldrdcc	pc, [r0], -r8
    ced8:			; <UNDEFINED> instruction: 0xf7f54478
    cedc:			; <UNDEFINED> instruction: 0xf7ffebfe
    cee0:			; <UNDEFINED> instruction: 0xf7f5b8b7
    cee4:	bmi	347c74 <__printf_chk@plt+0x34542c>
    cee8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ceec:	b	ff14aec8 <__printf_chk@plt+0xff148680>
    cef0:			; <UNDEFINED> instruction: 0x4603e4d6
    cef4:	andcs	r4, r5, #589824	; 0x90000
    cef8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    cefc:	bl	ffb4aed8 <__printf_chk@plt+0xffb48690>
    cf00:	blt	ff5caf04 <__printf_chk@plt+0xff5c86bc>
    cf04:	tstcs	r1, r9, lsl #20
    cf08:	b	fedcaee4 <__printf_chk@plt+0xfedc869c>
    cf0c:			; <UNDEFINED> instruction: 0xf7ff46d0
    cf10:	svclt	0x0000bb92
    cf14:	andeq	r2, r0, r0, ror #21
    cf18:			; <UNDEFINED> instruction: 0x000029be
    cf1c:	andeq	r2, r0, r6, lsr #20
    cf20:	andcs	fp, r0, r0, ror r5
    cf24:			; <UNDEFINED> instruction: 0xf7fe4e10
    cf28:	blmi	44bfec <__printf_chk@plt+0x4497a4>
    cf2c:	ldmpl	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    cf30:	ldc2	7, cr15, [r4], {253}	; 0xfd
    cf34:	blx	bcaf34 <__printf_chk@plt+0xbc86ec>
    cf38:			; <UNDEFINED> instruction: 0x2c0069ac
    cf3c:			; <UNDEFINED> instruction: 0xf7fed1f8
    cf40:	blmi	30c004 <__printf_chk@plt+0x3097bc>
    cf44:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    cf48:	stc	7, cr15, [sl], #-980	; 0xfffffc2c
    cf4c:	ldmpl	r3!, {r0, r3, r8, r9, fp, lr}^
    cf50:			; <UNDEFINED> instruction: 0xf7f56818
    cf54:	strtmi	lr, [r0], -r6, lsr #24
    cf58:	ldc2	7, cr15, [r6], {254}	; 0xfe
    cf5c:	blx	6caf5c <__printf_chk@plt+0x6c8714>
    cf60:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cf64:	ldclt	7, cr15, [ip], {254}	; 0xfe
    cf68:	strdeq	r3, [r1], -r8
    cf6c:	andeq	r0, r0, r8, lsl #5
    cf70:	muleq	r0, r0, r2
    cf74:	andeq	r0, r0, r8, lsr r2
    cf78:	addlt	fp, r3, r0, lsl #10
    cf7c:			; <UNDEFINED> instruction: 0xf7ff9001
    cf80:	stmdals	r1, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cf84:	b	fcaf60 <__printf_chk@plt+0xfc8718>
    cf88:			; <UNDEFINED> instruction: 0x4604b538
    cf8c:			; <UNDEFINED> instruction: 0xf7ff460d
    cf90:	strtmi	pc, [r0], -r7, asr #31
    cf94:	bl	feccaf70 <__printf_chk@plt+0xfecc8728>
    cf98:	tstcs	r1, r6, lsl #22
    cf9c:			; <UNDEFINED> instruction: 0x4602447b
    cfa0:	stcmi	6, cr4, [r5], {32}
    cfa4:	ldmdavs	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    cfa8:	bl	fe5caf84 <__printf_chk@plt+0xfe5c873c>
    cfac:			; <UNDEFINED> instruction: 0xf7f54628
    cfb0:	svclt	0x0000ea2a
    cfb4:	andeq	r3, r1, r8, lsl #27
    cfb8:	andeq	r0, r0, r8, lsr r2
    cfbc:	mvnsmi	lr, #737280	; 0xb4000
    cfc0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    cfc4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    cfc8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    cfcc:	stmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cfd0:	blne	1d9e1cc <__printf_chk@plt+0x1d9b984>
    cfd4:	strhle	r1, [sl], -r6
    cfd8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    cfdc:	svccc	0x0004f855
    cfe0:	strbmi	r3, [sl], -r1, lsl #8
    cfe4:	ldrtmi	r4, [r8], -r1, asr #12
    cfe8:	adcmi	r4, r6, #152, 14	; 0x2600000
    cfec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    cff0:	svclt	0x000083f8
    cff4:	andeq	r3, r1, sl, lsl fp
    cff8:	strdeq	r3, [r1], -ip
    cffc:	svclt	0x00004770

Disassembly of section .fini:

0000d000 <.fini>:
    d000:	push	{r3, lr}
    d004:	pop	{r3, pc}
