/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [8:0] _05_;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [26:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(_00_ & _01_);
  assign celloutsig_1_18z = ~(celloutsig_1_2z[1] & celloutsig_1_3z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[1] | celloutsig_1_0z[1]);
  assign celloutsig_0_7z = ~celloutsig_0_5z;
  assign celloutsig_1_3z = ~((_02_ | _03_) & celloutsig_1_2z[1]);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_5z);
  assign celloutsig_1_10z = celloutsig_1_8z[3] | ~(celloutsig_1_3z);
  assign celloutsig_0_11z = celloutsig_0_9z | celloutsig_0_4z[13];
  assign celloutsig_1_11z = celloutsig_1_10z | celloutsig_1_9z[0];
  reg [8:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 9'h000;
    else _15_ <= in_data[72:64];
  assign { _01_, _05_[7:6], _00_, _05_[4:0] } = _15_;
  reg [3:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= celloutsig_1_0z[7:4];
  assign { _02_, _03_, _04_[1:0] } = _16_;
  assign celloutsig_0_6z = celloutsig_0_4z[13:4] >= { in_data[54:46], celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_17z[2:0] <= celloutsig_1_9z[4:2];
  assign celloutsig_1_7z = in_data[124:119] <= { celloutsig_1_5z[4:1], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_6z = in_data[136:129] < in_data[167:160];
  assign celloutsig_0_5z = _05_[2] & ~(celloutsig_0_2z[7]);
  assign celloutsig_0_1z = in_data[31] & ~(in_data[13]);
  assign celloutsig_0_8z = { celloutsig_0_4z[4:1], celloutsig_0_1z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[9:5] };
  assign celloutsig_0_12z = { celloutsig_0_10z[6:4], celloutsig_0_1z } >> celloutsig_0_8z[4:1];
  assign celloutsig_1_13z = { celloutsig_1_12z[3:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z } >> { _03_, _04_[1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_0z, _02_, _03_, _04_[1:0], celloutsig_1_7z };
  assign celloutsig_0_2z = { in_data[30:22], _01_, _05_[7:6], _00_, _05_[4:0] } >> { _01_, _05_[7:6], _00_, _05_[4:2], celloutsig_0_1z, _01_, _05_[7:6], _00_, _05_[4:0], celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_15z[11:4] >> celloutsig_1_15z[13:6];
  assign celloutsig_0_4z = in_data[74:59] << { celloutsig_0_2z[11:6], celloutsig_0_1z, _01_, _05_[7:6], _00_, _05_[4:0] };
  assign celloutsig_1_0z = in_data[155:148] << in_data[178:171];
  assign celloutsig_1_2z = in_data[191:188] << in_data[150:147];
  assign celloutsig_0_10z = { in_data[76:69], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } >> { _01_, celloutsig_0_5z, _01_, _05_[7:6], _00_, _05_[4:0] };
  assign celloutsig_1_9z = { celloutsig_1_0z[3:0], celloutsig_1_6z } >> { celloutsig_1_8z[0], celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[156:144], celloutsig_1_12z } >> { celloutsig_1_13z[15:5], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } <<< celloutsig_1_0z[6:1];
  assign celloutsig_1_8z = { celloutsig_1_2z[1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } <<< { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_12z = { _02_, _03_, _04_[1], celloutsig_1_6z } <<< { celloutsig_1_8z[4:2], celloutsig_1_6z };
  assign _04_[3:2] = { _02_, _03_ };
  assign { _05_[8], _05_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
