<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: sequence with &#34;throughout&#34; operator in UVM
rc: 1 (means success: 0)
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv</a>
defines: 
time_elapsed: 0.665s
ram usage: 85544 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/chapter-16 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/chapter-16 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv</a>
%Error-PKGNODECL: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/base/uvm_text_tr_database.svh:135:57: Package/class &#39;type_id&#39; not found, and needs to be predeclared (IEEE 1800-2017 26.3)
%Warning-UNPACKED: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/base/uvm_component.svh:1570:13: Unsupported: Unpacked array in packed struct/union (struct/union converted to unpacked)
                   ... Use &#34;/* verilator lint_off UNPACKED */&#34; and lint_on around source to disable this message.
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-63" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:63</a>:5: Unsupported: virtual data type
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-71" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:71</a>:33: Unsupported: virtual data type
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-96" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:96</a>:26: Unsupported: virtual data type
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-106" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:106</a>:5: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-106" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:106</a>:17: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER or randomize
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-107" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:107</a>:51: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;intersect&#39;
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-108" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:108</a>:5: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error-UNSUPPORTED: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-110" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:110</a>:31: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;throughout&#39;
%Error: <a href="../../../tests/chapter-16/16.7--sequence-throughout-uvm.sv.html#l-110" target="file-frame">tests/chapter-16/16.7--sequence-throughout-uvm.sv:110</a>:42: syntax error, unexpected IDENTIFIER, expecting &#39;)&#39;
%Error: Exiting due to 10 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>