INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_SPI/my_SPI.srcs/sources_1/new/my_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_SPI/my_SPI.srcs/sim_1/new/my_spi_master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_spi_master_tb
