// Seed: 3334661733
module module_0 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    input supply1 id_13
);
  wor id_15 = 1;
  always @(id_2 or negedge 1) id_8 = 1;
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output tri id_3
    , id_9,
    output supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    input tri1 id_7
);
  assign id_0 = 1;
  module_0(
      id_7, id_3, id_1, id_1, id_5, id_1, id_6, id_1, id_3, id_2, id_1, id_7, id_5, id_1
  );
  logic [7:0] id_10;
  assign id_10[1] = id_1;
endmodule
