# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_inversor16.all_cf124a04e75272dadd8625f1aac52b48d9b344c6/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_inversor16(tb) -L vunit_lib -L lib -g/tb_inversor16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_inversor16.all_cf124a04e75272dadd8625f1aac52b48d9b344c6/,tb path : /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:30:46 on Mar 23,2022
# ** Error: (vsim-3170) Could not find 'tb_inversor16(tb)'.
#         Searched libraries:
#             /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/libraries/vunit_lib
#             /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/libraries/lib
# Error loading design
# End time: 15:30:46 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
