##############################################################################
## This file is part of 'axi-pcie-core'.
## It is subject to the license terms in the LICENSE.txt file found in the 
## top-level directory of this distribution and at: 
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. 
## No part of 'axi-pcie-core', including this file, 
## may be copied, modified, propagated, or distributed except according to 
## the terms contained in the LICENSE.txt file.
##############################################################################

set_property BOARD_PIN {c0_ddr4_act_n} [get_ports ddrOut[0][actL]]
set_property BOARD_PIN {c0_ddr4_adr0} [get_ports ddrOut[0][addr][0]]

set_property BOARD_PIN {c0_ddr4_adr1} [get_ports ddrOut[0][addr][1]]

set_property BOARD_PIN {c0_ddr4_adr2} [get_ports ddrOut[0][addr][2]]

set_property BOARD_PIN {c0_ddr4_adr3} [get_ports ddrOut[0][addr][3]]

set_property BOARD_PIN {c0_ddr4_adr4} [get_ports ddrOut[0][addr][4]]

set_property BOARD_PIN {c0_ddr4_adr5} [get_ports ddrOut[0][addr][5]]

set_property BOARD_PIN {c0_ddr4_adr6} [get_ports ddrOut[0][addr][6]]

set_property BOARD_PIN {c0_ddr4_adr7} [get_ports ddrOut[0][addr][7]]

set_property BOARD_PIN {c0_ddr4_adr8} [get_ports ddrOut[0][addr][8]]

set_property BOARD_PIN {c0_ddr4_adr9} [get_ports ddrOut[0][addr][9]]

set_property BOARD_PIN {c0_ddr4_adr10} [get_ports ddrOut[0][addr][10]]

set_property BOARD_PIN {c0_ddr4_adr11} [get_ports ddrOut[0][addr][11]]

set_property BOARD_PIN {c0_ddr4_adr12} [get_ports ddrOut[0][addr][12]]

set_property BOARD_PIN {c0_ddr4_adr13} [get_ports ddrOut[0][addr][13]]

set_property BOARD_PIN {c0_ddr4_adr14} [get_ports ddrOut[0][addr][14]]

set_property BOARD_PIN {c0_ddr4_adr15} [get_ports ddrOut[0][addr][15]]

set_property BOARD_PIN {c0_ddr4_adr16} [get_ports ddrOut[0][addr][16]]

set_property BOARD_PIN {c0_ddr4_ba0} [get_ports ddrOut[0][ba][0]]

set_property BOARD_PIN {c0_ddr4_ba1} [get_ports ddrOut[0][ba][1]]

set_property BOARD_PIN {c0_ddr4_bg} [get_ports ddrOut[0][bg]]
set_property BOARD_PIN {c0_ddr4_ck_c} [get_ports ddrOut[0][ckC]]
set_property BOARD_PIN {c0_ddr4_ck_t} [get_ports ddrOut[0][ckT]]
set_property BOARD_PIN {c0_ddr4_cke} [get_ports ddrOut[0][cke][0]]
set_property BOARD_PIN {c0_ddr4_cs0_n} [get_ports ddrOut[0][csL][0]]

set_property BOARD_PIN {c0_ddr4_cs1_n} [get_ports ddrOut[0][csL][1]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n0} [get_ports ddrInOut[0][dm][0]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n1} [get_ports ddrInOut[0][dm][1]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n2} [get_ports ddrInOut[0][dm][2]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n3} [get_ports ddrInOut[0][dm][3]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n4} [get_ports ddrInOut[0][dm][4]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n5} [get_ports ddrInOut[0][dm][5]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n6} [get_ports ddrInOut[0][dm][6]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n7} [get_ports ddrInOut[0][dm][7]]

set_property BOARD_PIN {c0_ddr4_dm_dbi_n8} [get_ports ddrInOut[0][dm][8]]

set_property BOARD_PIN {c0_ddr4_dq0} [get_ports ddrInOut[0][dq][0]]

set_property BOARD_PIN {c0_ddr4_dq1} [get_ports ddrInOut[0][dq][1]]

set_property BOARD_PIN {c0_ddr4_dq2} [get_ports ddrInOut[0][dq][2]]

set_property BOARD_PIN {c0_ddr4_dq3} [get_ports ddrInOut[0][dq][3]]

set_property BOARD_PIN {c0_ddr4_dq4} [get_ports ddrInOut[0][dq][4]]

set_property BOARD_PIN {c0_ddr4_dq5} [get_ports ddrInOut[0][dq][5]]

set_property BOARD_PIN {c0_ddr4_dq6} [get_ports ddrInOut[0][dq][6]]

set_property BOARD_PIN {c0_ddr4_dq7} [get_ports ddrInOut[0][dq][7]]

set_property BOARD_PIN {c0_ddr4_dq8} [get_ports ddrInOut[0][dq][8]]

set_property BOARD_PIN {c0_ddr4_dq9} [get_ports ddrInOut[0][dq][9]]

set_property BOARD_PIN {c0_ddr4_dq10} [get_ports ddrInOut[0][dq][10]]

set_property BOARD_PIN {c0_ddr4_dq11} [get_ports ddrInOut[0][dq][11]]

set_property BOARD_PIN {c0_ddr4_dq12} [get_ports ddrInOut[0][dq][12]]

set_property BOARD_PIN {c0_ddr4_dq13} [get_ports ddrInOut[0][dq][13]]

set_property BOARD_PIN {c0_ddr4_dq14} [get_ports ddrInOut[0][dq][14]]

set_property BOARD_PIN {c0_ddr4_dq15} [get_ports ddrInOut[0][dq][15]]

set_property BOARD_PIN {c0_ddr4_dq16} [get_ports ddrInOut[0][dq][16]]

set_property BOARD_PIN {c0_ddr4_dq17} [get_ports ddrInOut[0][dq][17]]

set_property BOARD_PIN {c0_ddr4_dq18} [get_ports ddrInOut[0][dq][18]]

set_property BOARD_PIN {c0_ddr4_dq19} [get_ports ddrInOut[0][dq][19]]

set_property BOARD_PIN {c0_ddr4_dq20} [get_ports ddrInOut[0][dq][20]]

set_property BOARD_PIN {c0_ddr4_dq21} [get_ports ddrInOut[0][dq][21]]

set_property BOARD_PIN {c0_ddr4_dq22} [get_ports ddrInOut[0][dq][22]]

set_property BOARD_PIN {c0_ddr4_dq23} [get_ports ddrInOut[0][dq][23]]

set_property BOARD_PIN {c0_ddr4_dq24} [get_ports ddrInOut[0][dq][24]]

set_property BOARD_PIN {c0_ddr4_dq25} [get_ports ddrInOut[0][dq][25]]

set_property BOARD_PIN {c0_ddr4_dq26} [get_ports ddrInOut[0][dq][26]]

set_property BOARD_PIN {c0_ddr4_dq27} [get_ports ddrInOut[0][dq][27]]

set_property BOARD_PIN {c0_ddr4_dq28} [get_ports ddrInOut[0][dq][28]]

set_property BOARD_PIN {c0_ddr4_dq29} [get_ports ddrInOut[0][dq][29]]

set_property BOARD_PIN {c0_ddr4_dq30} [get_ports ddrInOut[0][dq][30]]

set_property BOARD_PIN {c0_ddr4_dq31} [get_ports ddrInOut[0][dq][31]]

set_property BOARD_PIN {c0_ddr4_dq32} [get_ports ddrInOut[0][dq][32]]

set_property BOARD_PIN {c0_ddr4_dq33} [get_ports ddrInOut[0][dq][33]]

set_property BOARD_PIN {c0_ddr4_dq34} [get_ports ddrInOut[0][dq][34]]

set_property BOARD_PIN {c0_ddr4_dq35} [get_ports ddrInOut[0][dq][35]]

set_property BOARD_PIN {c0_ddr4_dq36} [get_ports ddrInOut[0][dq][36]]

set_property BOARD_PIN {c0_ddr4_dq37} [get_ports ddrInOut[0][dq][37]]

set_property BOARD_PIN {c0_ddr4_dq38} [get_ports ddrInOut[0][dq][38]]

set_property BOARD_PIN {c0_ddr4_dq39} [get_ports ddrInOut[0][dq][39]]

set_property BOARD_PIN {c0_ddr4_dq40} [get_ports ddrInOut[0][dq][40]]

set_property BOARD_PIN {c0_ddr4_dq41} [get_ports ddrInOut[0][dq][41]]

set_property BOARD_PIN {c0_ddr4_dq42} [get_ports ddrInOut[0][dq][42]]

set_property BOARD_PIN {c0_ddr4_dq43} [get_ports ddrInOut[0][dq][43]]

set_property BOARD_PIN {c0_ddr4_dq44} [get_ports ddrInOut[0][dq][44]]

set_property BOARD_PIN {c0_ddr4_dq45} [get_ports ddrInOut[0][dq][45]]

set_property BOARD_PIN {c0_ddr4_dq46} [get_ports ddrInOut[0][dq][46]]

set_property BOARD_PIN {c0_ddr4_dq47} [get_ports ddrInOut[0][dq][47]]

set_property BOARD_PIN {c0_ddr4_dq48} [get_ports ddrInOut[0][dq][48]]

set_property BOARD_PIN {c0_ddr4_dq49} [get_ports ddrInOut[0][dq][49]]

set_property BOARD_PIN {c0_ddr4_dq50} [get_ports ddrInOut[0][dq][50]]

set_property BOARD_PIN {c0_ddr4_dq51} [get_ports ddrInOut[0][dq][51]]

set_property BOARD_PIN {c0_ddr4_dq52} [get_ports ddrInOut[0][dq][52]]

set_property BOARD_PIN {c0_ddr4_dq53} [get_ports ddrInOut[0][dq][53]]

set_property BOARD_PIN {c0_ddr4_dq54} [get_ports ddrInOut[0][dq][54]]

set_property BOARD_PIN {c0_ddr4_dq55} [get_ports ddrInOut[0][dq][55]]

set_property BOARD_PIN {c0_ddr4_dq56} [get_ports ddrInOut[0][dq][56]]

set_property BOARD_PIN {c0_ddr4_dq57} [get_ports ddrInOut[0][dq][57]]

set_property BOARD_PIN {c0_ddr4_dq58} [get_ports ddrInOut[0][dq][58]]

set_property BOARD_PIN {c0_ddr4_dq59} [get_ports ddrInOut[0][dq][59]]

set_property BOARD_PIN {c0_ddr4_dq60} [get_ports ddrInOut[0][dq][60]]

set_property BOARD_PIN {c0_ddr4_dq61} [get_ports ddrInOut[0][dq][61]]

set_property BOARD_PIN {c0_ddr4_dq62} [get_ports ddrInOut[0][dq][62]]

set_property BOARD_PIN {c0_ddr4_dq63} [get_ports ddrInOut[0][dq][63]]

set_property BOARD_PIN {c0_ddr4_dq64} [get_ports ddrInOut[0][dq][64]]

set_property BOARD_PIN {c0_ddr4_dq65} [get_ports ddrInOut[0][dq][65]]

set_property BOARD_PIN {c0_ddr4_dq66} [get_ports ddrInOut[0][dq][66]]

set_property BOARD_PIN {c0_ddr4_dq67} [get_ports ddrInOut[0][dq][67]]

set_property BOARD_PIN {c0_ddr4_dq68} [get_ports ddrInOut[0][dq][68]]

set_property BOARD_PIN {c0_ddr4_dq69} [get_ports ddrInOut[0][dq][69]]

set_property BOARD_PIN {c0_ddr4_dq70} [get_ports ddrInOut[0][dq][70]]

set_property BOARD_PIN {c0_ddr4_dq71} [get_ports ddrInOut[0][dq][71]]

set_property BOARD_PIN {c0_ddr4_dqs_c0} [get_ports ddrInOut[0][dqsC][0]]

set_property BOARD_PIN {c0_ddr4_dqs_c1} [get_ports ddrInOut[0][dqsC][1]]

set_property BOARD_PIN {c0_ddr4_dqs_c2} [get_ports ddrInOut[0][dqsC][2]]

set_property BOARD_PIN {c0_ddr4_dqs_c3} [get_ports ddrInOut[0][dqsC][3]]

set_property BOARD_PIN {c0_ddr4_dqs_c4} [get_ports ddrInOut[0][dqsC][4]]

set_property BOARD_PIN {c0_ddr4_dqs_c5} [get_ports ddrInOut[0][dqsC][5]]

set_property BOARD_PIN {c0_ddr4_dqs_c6} [get_ports ddrInOut[0][dqsC][6]]

set_property BOARD_PIN {c0_ddr4_dqs_c7} [get_ports ddrInOut[0][dqsC][7]]

set_property BOARD_PIN {c0_ddr4_dqs_c8} [get_ports ddrInOut[0][dqsC][8]]

set_property BOARD_PIN {c0_ddr4_dqs_t0} [get_ports ddrInOut[0][dqsT][0]]

set_property BOARD_PIN {c0_ddr4_dqs_t1} [get_ports ddrInOut[0][dqsT][1]]

set_property BOARD_PIN {c0_ddr4_dqs_t2} [get_ports ddrInOut[0][dqsT][2]]

set_property BOARD_PIN {c0_ddr4_dqs_t3} [get_ports ddrInOut[0][dqsT][3]]

set_property BOARD_PIN {c0_ddr4_dqs_t4} [get_ports ddrInOut[0][dqsT][4]]

set_property BOARD_PIN {c0_ddr4_dqs_t5} [get_ports ddrInOut[0][dqsT][5]]

set_property BOARD_PIN {c0_ddr4_dqs_t6} [get_ports ddrInOut[0][dqsT][6]]

set_property BOARD_PIN {c0_ddr4_dqs_t7} [get_ports ddrInOut[0][dqsT][7]]

set_property BOARD_PIN {c0_ddr4_dqs_t8} [get_ports ddrInOut[0][dqsT][8]]

set_property BOARD_PIN {c0_ddr4_odt} [get_ports ddrOut[0][odt][0]]
set_property BOARD_PIN {c0_ddr4_reset_n} [get_ports ddrOut[0][rstL]]
set_property BOARD_PIN {default_300mhz_clk0_n} [get_ports ddrClkN[0]]
set_property BOARD_PIN {default_300mhz_clk0_p} [get_ports ddrClkP[0]]
