$date
	Tue Mar 08 14:12:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 8 ! ALUResult [7:0] $end
$var reg 2 " ALUControl [1:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$scope module dut $end
$var wire 2 % ALUControl [1:0] $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var reg 8 ( ALUResult [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b1 &
b0 %
b0 $
b1 #
b0 "
b0 !
$end
#20000
b1 !
b1 (
b1 $
b1 '
b1 "
b1 %
#40000
b10 !
b10 (
b10 "
b10 %
#60000
b1 !
b1 (
b10 #
b10 &
b11 "
b11 %
#80000
