Warning (10268): Verilog HDL information at bin_to_bcd2.v(5): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v Line: 5
