/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [29:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = ~in_data[96];
  assign celloutsig_1_14z = ~celloutsig_1_11z[1];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } & in_data[73:71];
  assign celloutsig_1_7z = { in_data[147:142], celloutsig_1_6z } & in_data[181:175];
  assign celloutsig_0_12z = { in_data[67], celloutsig_0_3z, celloutsig_0_0z } >= { in_data[79:78], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[155:154], in_data[96], celloutsig_1_0z, in_data[96], celloutsig_1_0z } >= { in_data[138:134], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[15:6] && in_data[22:13];
  assign celloutsig_0_9z = { celloutsig_0_6z[6:5], celloutsig_0_7z } && { celloutsig_0_6z[2], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_14z = { in_data[49:39], celloutsig_0_12z, celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[103:96], in_data[96], celloutsig_1_2z, in_data[96] } % { 1'h1, in_data[144:143], in_data[96], in_data[96], celloutsig_1_2z, in_data[96], celloutsig_1_0z, in_data[96], celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_15z = { in_data[157:154], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_11z[4:1], 1'h0, celloutsig_1_13z } % { 1'h1, celloutsig_1_4z[8:1], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_6z, in_data[96] };
  assign celloutsig_1_19z = celloutsig_1_4z[6:2] !== { celloutsig_1_15z[7:5], in_data[96], 1'h1 };
  assign celloutsig_0_5z = { in_data[87:81], celloutsig_0_2z } !== { celloutsig_0_3z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_4z[3:1] !== { in_data[98:97], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } !== in_data[172:160];
  assign celloutsig_0_8z = | celloutsig_0_6z[6:1];
  assign celloutsig_1_6z = | { celloutsig_1_4z[7:4], celloutsig_1_2z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_7z = | celloutsig_0_1z[5:2];
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_19z = | { celloutsig_0_15z, celloutsig_0_14z[9:4], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:0], celloutsig_0_12z, celloutsig_0_5z } ~^ in_data[68:62];
  assign celloutsig_0_1z = in_data[30:25] ~^ in_data[29:24];
  always_latch
    if (!celloutsig_1_2z) celloutsig_0_18z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_14z[8:5], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_1z[2]));
  assign celloutsig_1_11z[2] = ~ celloutsig_1_7z[2];
  assign celloutsig_1_11z[4] = ~ celloutsig_1_7z[4];
  assign out_data[128] = ~ celloutsig_1_2z;
  assign { celloutsig_1_10z[22], celloutsig_1_10z[3:2], celloutsig_1_10z[24], celloutsig_1_10z[16:6], celloutsig_1_10z[19], celloutsig_1_10z[5], celloutsig_1_10z[29:26], celloutsig_1_10z[21], celloutsig_1_10z[0], celloutsig_1_10z[23] } = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, in_data[163:160], in_data[96], in_data[96], in_data[96] } ~^ { celloutsig_1_4z[10], celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_4z[4:0], in_data[96], celloutsig_1_4z[10:6], celloutsig_1_4z[7], celloutsig_1_4z[5], in_data[161:159], in_data[96], celloutsig_1_4z[9], celloutsig_1_4z[0], celloutsig_1_0z };
  assign { celloutsig_1_11z[3], celloutsig_1_11z[1] } = { celloutsig_1_7z[3], celloutsig_1_7z[1] } ^ { celloutsig_1_6z, celloutsig_1_5z };
  assign { celloutsig_1_12z[1], celloutsig_1_12z[3:2] } = { celloutsig_1_5z, in_data[187:186] } ~^ { celloutsig_1_11z[2], celloutsig_1_11z[4:3] };
  assign out_data[132:129] = { celloutsig_1_10z[12:10], in_data[96] } ^ { celloutsig_1_12z[2:1], in_data[96], celloutsig_1_14z };
  assign { celloutsig_1_10z[25], celloutsig_1_10z[20], celloutsig_1_10z[18:17], celloutsig_1_10z[4], celloutsig_1_10z[1] } = { 1'h1, celloutsig_1_4z[8], celloutsig_1_4z[6:4], celloutsig_1_4z[1] };
  assign celloutsig_1_11z[0] = 1'h0;
  assign celloutsig_1_12z[0] = celloutsig_1_11z[1];
  assign { out_data[96], out_data[51:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
