-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fir is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y : OUT STD_LOGIC_VECTOR (18 downto 0);
    y_ap_vld : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of fir is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fir,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.710000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=72,HLS_SYN_LUT=182,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal shift_reg_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shift_reg_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shift_reg_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shift_reg_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shift_reg_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shift_reg_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shift_reg_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal acc5_fu_229_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal acc5_reg_333 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_shl4_fu_79_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_fu_87_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_75_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal acc1_fu_57_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_fu_91_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_101_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_97_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl2_fu_121_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl3_fu_133_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_129_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl3_cast_fu_141_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal acc2_fu_105_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_1_fu_145_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_fu_151_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl1_fu_179_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_cast2_fu_175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl1_cast_fu_187_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_2_fu_191_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_cast_fu_197_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal acc3_fu_159_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_3_fu_217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_cast_fu_225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal acc4_fu_201_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl_fu_249_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_257_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_cast1_fu_245_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_4_fu_261_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_4_cast_fu_267_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_cast_fu_274_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_cast_fu_271_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_5_fu_294_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_cast_fu_302_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc6_fu_278_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_cast_fu_318_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc7_fu_306_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc8_fu_322_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                acc5_reg_333 <= acc5_fu_229_p2;
                shift_reg_3 <= shift_reg_2;
                shift_reg_4 <= shift_reg_3;
                shift_reg_5 <= shift_reg_4;
                shift_reg_6 <= shift_reg_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                shift_reg_0 <= x;
                shift_reg_1 <= shift_reg_0;
                shift_reg_2 <= shift_reg_1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc1_fu_57_p3 <= (shift_reg_6 & ap_const_lv3_0);
    acc2_fu_105_p2 <= std_logic_vector(unsigned(tmp_5_fu_101_p1) + unsigned(tmp_4_fu_97_p1));
    acc3_fu_159_p2 <= std_logic_vector(unsigned(tmp_s_fu_155_p1) + unsigned(tmp_9_fu_151_p1));
    acc4_fu_201_p2 <= std_logic_vector(unsigned(tmp_6_cast_fu_197_p1) + unsigned(acc3_fu_159_p2));
    acc5_fu_229_p2 <= std_logic_vector(unsigned(tmp_11_cast_fu_225_p1) + unsigned(acc4_fu_201_p2));
    acc6_fu_278_p2 <= std_logic_vector(unsigned(tmp_14_cast_fu_274_p1) + unsigned(tmp_13_cast_fu_271_p1));
    acc7_fu_306_p2 <= std_logic_vector(unsigned(tmp_17_cast_fu_302_p1) + unsigned(acc6_fu_278_p2));
    acc8_fu_322_p2 <= std_logic_vector(unsigned(tmp_19_cast_fu_318_p1) + unsigned(acc7_fu_306_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_done_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    mul_1_fu_145_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_129_p1) - unsigned(p_shl3_cast_fu_141_p1));
    mul_2_fu_191_p2 <= std_logic_vector(unsigned(tmp_1_cast2_fu_175_p1) + unsigned(p_shl1_cast_fu_187_p1));
    mul_3_fu_217_p3 <= (shift_reg_2 & ap_const_lv2_0);
        mul_4_cast_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_4_fu_261_p2),12));

    mul_4_fu_261_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_257_p1) - unsigned(tmp_12_cast1_fu_245_p1));
    mul_5_fu_294_p3 <= (shift_reg_0 & ap_const_lv1_0);
    mul_fu_91_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_87_p1) - unsigned(tmp_2_fu_75_p1));
    p_shl1_cast_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_179_p3),11));
    p_shl1_fu_179_p3 <= (shift_reg_3 & ap_const_lv2_0);
    p_shl2_cast_fu_129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_121_p3),12));
    p_shl2_fu_121_p3 <= (shift_reg_4 & ap_const_lv3_0);
    p_shl3_cast_fu_141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_133_p3),12));
    p_shl3_fu_133_p3 <= (shift_reg_4 & ap_const_lv1_0);
    p_shl4_cast_fu_87_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_79_p3),12));
    p_shl4_fu_79_p3 <= (shift_reg_5 & ap_const_lv3_0);
    p_shl_cast_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_249_p3),11));
    p_shl_fu_249_p3 <= (shift_reg_1 & ap_const_lv2_0);
    tmp_11_cast_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_3_fu_217_p3),14));
    tmp_12_cast1_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_reg_1),11));
    tmp_13_cast_fu_271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc5_reg_333),15));
    tmp_14_cast_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_4_cast_fu_267_p1),15));
    tmp_17_cast_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_5_fu_294_p3),15));
    tmp_19_cast_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x),15));
    tmp_1_cast2_fu_175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_reg_3),11));
    tmp_2_fu_75_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_reg_5),12));
    tmp_4_fu_97_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc1_fu_57_p3),13));
    tmp_5_fu_101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_fu_91_p2),13));
    tmp_6_cast_fu_197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_2_fu_191_p2),14));
    tmp_9_fu_151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc2_fu_105_p2),14));
    tmp_s_fu_155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_1_fu_145_p2),14));
    y <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc8_fu_322_p2),19));

    y_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_ap_vld <= ap_const_logic_1;
        else 
            y_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
