[{"DBLP title": "The Next Chapter at Google.", "DBLP authors": ["Shane M. Greenstein"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.27", "OA papers": [{"PaperId": "https://openalex.org/W1986532645", "PaperTitle": "The Next Chapter at Google [Micro Economics", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northwestern Medicine": 1.0}, "Authors": ["Shane Greenstein"]}]}, {"DBLP title": "iCFP: Tolerating All-Level Cache Misses in In-Order Processors.", "DBLP authors": ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.20", "OA papers": [{"PaperId": "https://openalex.org/W2153022014", "PaperTitle": "iCFP: Tolerating All-Level Cache Misses in In-Order Processors", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Andrew D. Hilton", "Santosh Nagarakatte", "Arnaud Roth"]}]}, {"DBLP title": "A Task-Centric Memory Model for Scalable Accelerator Architectures.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "Steven S. Lumetta", "Sanjay J. Patel", "Matthew I. Frank"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.6", "OA papers": [{"PaperId": "https://openalex.org/W2132877867", "PaperTitle": "A Task-Centric Memory Model for Scalable Accelerator Architectures", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0, "Intel (Israel)": 1.0}, "Authors": ["John H. Kelm", "Daniel R. Johnson", "Steven S. Lumetta", "Snehal R. Patel", "Meyer Frank"]}]}, {"DBLP title": "DMP: Deterministic Shared-Memory Multiprocessing.", "DBLP authors": ["Joseph Devietti", "Brandon Lucia", "Luis Ceze", "Mark Oskin"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.14", "OA papers": [{"PaperId": "https://openalex.org/W2122514069", "PaperTitle": "DMP: Deterministic Shared-Memory Multiprocessing", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Washington": 4.0}, "Authors": ["Joseph Devietti", "Brandon Lucia", "Luis Ceze", "Mark Oskin"]}]}, {"DBLP title": "Making Address-Correlated Prefetching Practical.", "DBLP authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.21", "OA papers": [{"PaperId": "https://openalex.org/W2048849600", "PaperTitle": "Making Address-Correlated Prefetching Practical", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "Carnegie Mellon University": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of Toronto": 1.0}, "Authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"]}]}, {"DBLP title": "Accelerating Critical Section Execution with Asymmetric Multicore Architectures.", "DBLP authors": ["M. Aater Suleman", "Onur Mutlu", "Moinuddin K. Qureshi", "Yale N. Patt"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.7", "OA papers": [{"PaperId": "https://openalex.org/W2152455393", "PaperTitle": "Accelerating Critical Section Execution with Asymmetric Multicore Architectures", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"The University of Texas at Austin": 2.0, "Carnegie Mellon University": 1.0, "IBM Research - Zurich": 1.0}, "Authors": ["Muhammad Suleman", "Onur Mutlu", "Muhammad M. Qureshi", "Yale N. Patt"]}]}, {"DBLP title": "Per-Thread Cycle Accounting.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.23", "OA papers": [{"PaperId": "https://openalex.org/W2100250291", "PaperTitle": "Per-Thread Cycle Accounting", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "AnySP: Anytime Anywhere Anyway Signal Processing.", "DBLP authors": ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Kriszti\u00e1n Flautner"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.8", "OA papers": [{"PaperId": "https://openalex.org/W2114440707", "PaperTitle": "AnySP: Anytime Anywhere Anyway Signal Processing", "Year": 2010, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Arizona State University": 1.0, "American Rock Mechanics Association": 1.0}, "Authors": ["Mark Woh", "Sangwon Seo", "Scott Mahlke", "Trevor Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"]}]}, {"DBLP title": "Gate-Level Information-Flow Tracking for Secure Architectures.", "DBLP authors": ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Bita Mazloom", "Shashidhar Mysore", "Frederic T. Chong", "Timothy Sherwood"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.17", "OA papers": [{"PaperId": "https://openalex.org/W2029293935", "PaperTitle": "Gate-Level Information-Flow Tracking for Secure Architectures", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 7.0}, "Authors": ["Manoj Kumar Tiwari", "Xun Li", "Hassan M. G. Wassel", "Bita Mazloom", "S. Mysore", "Frederic T. Chong", "Timothy Sherwood"]}]}, {"DBLP title": "Architectural Implications of Nanoscale-Integrated Sensing and Computing.", "DBLP authors": ["Constantin Pistol", "Wutichai Chongchitmate", "Christopher Dwyer", "Alvin R. Lebeck"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.9", "OA papers": [{"PaperId": "https://openalex.org/W2124491838", "PaperTitle": "Architectural Implications of Nanoscale-Integrated Sensing and Computing", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Duke University": 4.0}, "Authors": ["Constantin Pistol", "Wutichai Chongchitmate", "Claire Dwyer", "Alvin R. Lebeck"]}]}, {"DBLP title": "Gordon: An Improved Architecture for Data-Intensive Applications.", "DBLP authors": ["Adrian M. Caulfield", "Laura M. Grupp", "Steven Swanson"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.18", "OA papers": [{"PaperId": "https://openalex.org/W2009727218", "PaperTitle": "Gordon: An Improved Architecture for Data-Intensive Applications", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Adrian M. Caulfield", "Laura M. Grupp", "S. John Swanson"]}]}, {"DBLP title": "Technical Writing.", "DBLP authors": ["Richard Mateosian"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.26", "OA papers": [{"PaperId": "https://openalex.org/W2036206219", "PaperTitle": "Technical Writing [review of Managing Writers: A Real World Guide to Managing Technical Documentation (Hamilton, R.; 2009)", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"[xrm@pacbell.net]": 1.0}, "Authors": ["Richard Mateosian"]}]}, {"DBLP title": "Power7: IBM's Next-Generation Server Processor.", "DBLP authors": ["Ronald N. Kalla", "Balaram Sinharoy", "William J. Starke", "Michael S. Floyd"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.38", "OA papers": [{"PaperId": "https://openalex.org/W2043340768", "PaperTitle": "Power7: IBM's Next-Generation Server Processor", "Year": 2010, "CitationCount": 227, "EstimatedCitation": 227, "Affiliations": {"IBM": 4.0}, "Authors": ["Ron Kalla", "Balaram Sinharoy", "William J. Starke", "Michael S Floyd"]}]}, {"DBLP title": "Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor.", "DBLP authors": ["Pat Conway", "Nathan Kalyanasundharam", "Gregg Donley", "Kevin Lepak", "Bill Hughes"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.31", "OA papers": [{"PaperId": "https://openalex.org/W2046996113", "PaperTitle": "Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor", "Year": 2010, "CitationCount": 197, "EstimatedCitation": 197, "Affiliations": {"Advanced Micro Devices (United States)": 5.0}, "Authors": ["Pat Conway", "Nathan Kalyanasundharam", "Gregg Donley", "Kevin M. Lepak", "Bill Hughes"]}]}, {"DBLP title": "Sparc64 VIIIfx: A New-Generation Octocore Processor for Petascale Computing.", "DBLP authors": ["Takumi Maruyama", "Toshio Yoshida", "Ryuji Kan", "Iwao Yamazaki", "Shuji Yamamura", "Noriyuki Takahashi", "Mikio Hondou", "Hiroshi Okano"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.40", "OA papers": [{"PaperId": "https://openalex.org/W1999472284", "PaperTitle": "Sparc64 VIIIfx: A New-Generation Octocore Processor for Petascale Computing", "Year": 2010, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Fujitsu (Japan)": 8.0}, "Authors": ["Takumi Maruyama", "Toshio Yoshida", "Ryuji Kan", "Iwao Yamazaki", "Shuji Yamamura", "Noriyuki Takahashi", "Mikio Hondou", "Hiroshi Okano"]}]}, {"DBLP title": "Ubiquitous Parallel Computing from Berkeley, Illinois, and Stanford.", "DBLP authors": ["Bryan Catanzaro", "Armando Fox", "Kurt Keutzer", "David A. Patterson", "Bor-Yiing Su", "Marc Snir", "Kunle Olukotun", "Pat Hanrahan", "Hassan Chafi"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.42", "OA papers": [{"PaperId": "https://openalex.org/W1982583873", "PaperTitle": "Ubiquitous Parallel Computing from Berkeley, Illinois, and Stanford", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of California, Berkeley": 5.0, "University of Illinois Urbana-Champaign": 1.0, "Stanford University": 3.0}, "Authors": ["Bryan Catanzaro", "Armando Fox", "Kurt Keutzer", "David A. Patterson", "Bor-Yiing Su", "Marc Snir", "Kunle Olukotun", "Pat Hanrahan", "Hassan Chafi"]}]}, {"DBLP title": "The GPU Computing Era.", "DBLP authors": ["John Nickolls", "William J. Dally"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.41", "OA papers": [{"PaperId": "https://openalex.org/W2000335122", "PaperTitle": "The GPU Computing Era", "Year": 2010, "CitationCount": 815, "EstimatedCitation": 815, "Affiliations": {"Nvidia (United States)": 1.0, "NVIDIA, India": 1.0}, "Authors": ["John R. Nickolls", "William J. Dally"]}]}, {"DBLP title": "Instruction Set Innovations for the Convey HC-1 Computer.", "DBLP authors": ["Tony M. Brewer"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.36", "OA papers": [{"PaperId": "https://openalex.org/W2054882590", "PaperTitle": "Instruction Set Innovations for the Convey HC-1 Computer", "Year": 2010, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Convey Comput. Corp., Richardson, TX, USA": 1.0}, "Authors": ["Tony Brewer"]}]}, {"DBLP title": "Silicon MEMS Oscillators for High-Speed Digital Systems.", "DBLP authors": ["Sassan Tabatabaei", "Aaron Partridge"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.39", "OA papers": [{"PaperId": "https://openalex.org/W2077538444", "PaperTitle": "Silicon MEMS Oscillators for High-Speed Digital Systems", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Mi Corporation (United States)": 2.0}, "Authors": ["Sassan Tabatabaei", "Aaron Partridge"]}]}, {"DBLP title": "The Future of Architectural Simulation.", "DBLP authors": ["James C. Hoe", "Doug Burger", "Joel S. Emer", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.56", "OA papers": [{"PaperId": "https://openalex.org/W2059703973", "PaperTitle": "The Future of Architectural Simulation", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carnegie Mellon University": 1.0, "Microsoft Research (United Kingdom)": 1.0, "Intel (United States)": 1.0, "The University of Texas at Austin": 2.0, "University of Rhode Island": 1.0}, "Authors": ["James C. Hoe", "Doug Burger", "Joel Emer", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"]}]}, {"DBLP title": "Programming Multicores: Do Applications Programmers Need to Write Explicitly Parallel Programs?", "DBLP authors": ["Arvind", "David I. August", "Keshav Pingali", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.54", "OA papers": [{"PaperId": "https://openalex.org/W2023226170", "PaperTitle": "Programming Multicores: Do Applications Programmers Need to Write Explicitly Parallel Programs?", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "Princeton University": 1.0, "The University of Texas at Austin": 2.0, "University of Rhode Island": 1.0, "Texas A&M University School of Law": 1.0}, "Authors": ["Arvind", "David A. August", "Keshav Pingali", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"]}]}, {"DBLP title": "Fine-Grained Activation for Power Reduction in DRAM.", "DBLP authors": ["Elliott Cooper-Balis", "Bruce L. Jacob"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.43", "OA papers": [{"PaperId": "https://openalex.org/W2116506644", "PaperTitle": "Fine-Grained Activation for Power Reduction in DRAM", "Year": 2010, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Elliott Cooper-Balis", "Bruce Jacob"]}]}, {"DBLP title": "Tuple Pruning Using Bloom Filters for Packet Classification.", "DBLP authors": ["Hyesook Lim", "So Yeon Kim"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.44", "OA papers": [{"PaperId": "https://openalex.org/W1971014079", "PaperTitle": "Tuple Pruning Using Bloom Filters for Packet Classification", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Ewha Womans University": 2.0}, "Authors": ["Hyesook Lim", "So Young Kim"]}]}, {"DBLP title": "3D Stacked Microprocessor: Are We There Yet?", "DBLP authors": ["Gabriel H. Loh", "Yuan Xie"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.45", "OA papers": [{"PaperId": "https://openalex.org/W2078787346", "PaperTitle": "3D Stacked Microprocessor: Are We There Yet?", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Georgia Institute of Technology": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Gabriel H. Loh", "Yuan Xie"]}]}, {"DBLP title": "Server Engineering Insights for Large-Scale Online Services.", "DBLP authors": ["Christoforos E. Kozyrakis", "Aman Kansal", "Sriram Sankar", "Kushagra Vaid"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.73", "OA papers": [{"PaperId": "https://openalex.org/W2103060820", "PaperTitle": "Server Engineering Insights for Large-Scale Online Services", "Year": 2010, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Stanford University": 1.0, "Microsoft (United States)": 3.0}, "Authors": ["Christos Kozyrakis", "Anuraag R. Kansal", "S. G. Sankar", "Kushagra Vaid"]}]}, {"DBLP title": "Challenges and Opportunities for Extremely Energy-Efficient Processors.", "DBLP authors": ["Trevor N. Mudge", "Urs H\u00f6lzle"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.61", "OA papers": [{"PaperId": "https://openalex.org/W2086322743", "PaperTitle": "Challenges and Opportunities for Extremely Energy-Efficient Processors", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Trevor Mudge", "Urs H\u00f6lzle"]}]}, {"DBLP title": "The Case for Full-Throttle Computing: An Alternative Datacenter Design Strategy.", "DBLP authors": ["Jos\u00e9 E. Moreira", "John P. Karidis"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.74", "OA papers": [{"PaperId": "https://openalex.org/W2105218114", "PaperTitle": "The Case for Full-Throttle Computing: An Alternative Datacenter Design Strategy", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Jos\u00e9 E. Moreira", "John P. Karidis"]}]}, {"DBLP title": "Scale-Out Networking in the Data Center.", "DBLP authors": ["Amin Vahdat", "Mohammad Al-Fares", "Nathan Farrington", "Radhika Niranjan Mysore", "George Porter", "Sivasankar Radhakrishnan"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.72", "OA papers": [{"PaperId": "https://openalex.org/W2048110401", "PaperTitle": "Scale-Out Networking in the Data Center", "Year": 2010, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"University of California, San Diego": 6.0}, "Authors": ["Amin Vahdat", "Mohammad Al-Fares", "Nathan Farrington", "Radhika Niranjan Mysore", "G.D. Porter", "Sivasankar Radhakrishnan"]}]}, {"DBLP title": "Ethernet for High-Performance Data centers: On the New IEEE Datacenter Bridging Standards.", "DBLP authors": ["Sven-Arne Reinemo", "Tor Skeie", "M. K. Wadekar"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.65", "OA papers": [{"PaperId": "https://openalex.org/W2146292552", "PaperTitle": "Ethernet for High-Performance Data centers: On the New IEEE Datacenter Bridging Standards", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"QLogic, USA": 1.0, "Simula Research Laboratory": 1.0, "University of Oslo": 1.0}, "Authors": ["Sven-Arne Reinemo", "Tor Skeie", "M K Wadekar"]}]}, {"DBLP title": "Transformer: A New Paradigm for Building Data-Parallel Programming Models.", "DBLP authors": ["Peng Wang", "Dan Meng", "Jizhong Han", "Jianfeng Zhan", "Bibo Tu", "Xiaofeng Shi", "Le Wan"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.75", "OA papers": [{"PaperId": "https://openalex.org/W1983965236", "PaperTitle": "Transformer: A New Paradigm for Building Data-Parallel Programming Models", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Inst. of Comput. Technol., Chinese Acad. of Sci, Beijing, China": 5.0, "Tencent (China)": 2.0}, "Authors": ["Peng Wang", "Dan Meng", "Jizhong Han", "Jianfeng Zhan", "Bibo Tu", "Xiao-Feng Shi", "Le Wan"]}]}, {"DBLP title": "Google-Wide Profiling: A Continuous Profiling Infrastructure for Data Centers.", "DBLP authors": ["Gang Ren", "Eric Tune", "Tipp Moseley", "Yixin Shi", "Silvius Rus", "Robert Hundt"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.68", "OA papers": [{"PaperId": "https://openalex.org/W2001055007", "PaperTitle": "Google-Wide Profiling: A Continuous Profiling Infrastructure for Data Centers", "Year": 2010, "CitationCount": 135, "EstimatedCitation": 135, "Affiliations": {"Google (United States)": 6.0}, "Authors": ["Gang Ren", "Eric S. Tune", "Tipp Moseley", "Yixin Shi", "Silvius Rus", "Robert Hundt"]}]}, {"DBLP title": "Can Subthreshold and Near-Threshold Circuits Go Mainstream?", "DBLP authors": ["Benton H. Calhoun", "David M. Brooks"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.60", "OA papers": [{"PaperId": "https://openalex.org/W2010633183", "PaperTitle": "Can Subthreshold and Near-Threshold Circuits Go Mainstream?", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Virginia": 1.0, "Harvard University Press": 1.0}, "Authors": ["Benton H. Calhoun", "David J. Brooks"]}]}, {"DBLP title": "ArchExplorer for Automatic Design Space Exploration.", "DBLP authors": ["Veerle Desmet", "Sylvain Girbal", "Alex Ram\u00edrez", "Olivier Temam", "Augusto Vega"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.76", "OA papers": [{"PaperId": "https://openalex.org/W1994609733", "PaperTitle": "ArchExplorer for Automatic Design Space Exploration", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ghent University": 1.0, "University of Paris-Sud": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "University of Rennes": 1.0}, "Authors": ["Veerle Desmet", "Sylvain Girbal", "Arthur P. Ramirez", "Olivier Temam", "Andr\u00e9s Vega"]}]}, {"DBLP title": "The SARC Architecture.", "DBLP authors": ["Alex Ram\u00edrez", "Felipe Cabarcas", "Ben H. H. Juurlink", "Mauricio Alvarez-Mesa", "Friman S\u00e1nchez", "Arnaldo Azevedo", "Cor Meenderinck", "Catalin Bogdan Ciobanu", "Sebasti\u00e1n Isaza", "Georgi Gaydadjiev"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.79", "OA papers": [{"PaperId": "https://openalex.org/W2052924095", "PaperTitle": "The SARC Architecture", "Year": 2010, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "Technical University of Berlin": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "Delft University of Technology": 5.0}, "Authors": ["Arthur P. Ramirez", "Felipe Cabarcas", "Ben Juurlink", "Mauricio Alvarez Mesa", "F. J. Munoz Sanchez", "A. Azevedo", "Cor Meenderinck", "C. I. Ciobanu", "Sebastian Isaza", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Explicit Communication and Synchronization in SARC.", "DBLP authors": ["Manolis Katevenis", "Vassilis Papaefstathiou", "Stamatis G. Kavadias", "Dionisios N. Pnevmatikatos", "Federico Silla", "Dimitrios S. Nikolopoulos"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.77", "OA papers": [{"PaperId": "https://openalex.org/W2073646566", "PaperTitle": "Explicit Communication and Synchronization in SARC", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Foundation for Research and Technology Hellas": 5.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 1.0}, "Authors": ["Manolis Katevenis", "Vassilis Papaefstathiou", "S. Kavadias", "Dionisios Pnevmatikatos", "Dimitrios S. Nikolopoulos", "Federico Silla"]}]}, {"DBLP title": "Parallel Programming Models for Heterogeneous Multicore Architectures.", "DBLP authors": [], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.94", "OA papers": [{"PaperId": "https://openalex.org/W2308137733", "PaperTitle": "Parallel Programming Models for Heterogeneous Multicore Architectures", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Barcelona Supercomputing Center": 11.0, "School of Electronics, Electrical Engineering and Computer Science": 1.0}, "Authors": ["Roger Ferrer", "Pieter Bellens", "Vicen\u00e7 Beltran", "Marc Gonzalez", "Xavier Martorell", "Rosa M. Badia", "Eduard Ayguad\u00e9", "Jae-Seung Yeom", "Scott Schneider", "Konstantinos Koukos", "Michail Alvanos", "Dimitrios S. Nikolopoulos", "Angelos Bilas"]}]}, {"DBLP title": "SARC Coherence: Scaling Directory Cache Coherence in Performance and Power.", "DBLP authors": ["Stefanos Kaxiras", "Georgios Keramidas"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.82", "OA papers": [{"PaperId": "https://openalex.org/W1976649568", "PaperTitle": "SARC Coherence: Scaling Directory Cache Coherence in Performance and Power", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Uppsala University": 1.0, "Industrial Systems Institute": 1.0}, "Authors": ["Stefanos Kaxiras", "Georgios Keramidas"]}]}, {"DBLP title": "Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability.", "DBLP authors": ["Theo Ungerer", "Francisco J. Cazorla", "Pascal Sainrat", "Guillem Bernat", "Zlatko Petrov", "Christine Rochange", "Eduardo Qui\u00f1ones", "Mike Gerdes", "Marco Paolieri", "Julian Wolf", "Hugues Cass\u00e9", "Sascha Uhrig", "Irakli Guliashvili", "Michael Houston", "Florian Kluge", "Stefan Metzlaff", "J\u00f6rg Mische"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.78", "OA papers": [{"PaperId": "https://openalex.org/W1976014094", "PaperTitle": "Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability", "Year": 2010, "CitationCount": 134, "EstimatedCitation": 134, "Affiliations": {"University of Augsburg": 7.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Barcelona Supercomputing Center": 1.5, "Universit\u00e9 de Toulouse": 1.0, "Universit\u00e9 Toulouse III - Paul Sabatier": 1.5, "Rapita Systems (United Kingdom)": 1.5, "Honeywell (Switzerland)": 1.0, "Doctoral degree in computer science, University of Toulouse": 0.5, "University of Augsburg, Augsburg": 0.5, "University of York": 0.5, "Otto-von-Guericke University Magdeburg": 0.5, "Universit\u00e0 della Svizzera italiana": 0.5}, "Authors": ["Theo Ungerer", "Francisco J. Cazorla", "Pascal Sainrat", "Guillem Bernat", "Zlatko Petrov", "Christine Rochange", "Eduardo Quinones", "Mike Gerdes", "Marco Paolieri", "J. Stuart Wolf", "Hugues Cass\u00e9", "Sascha Uhrig", "Irakli Guliashvili", "Michael Houston", "F. Kluge", "Stefan Metzlaff", "J\u00f6rg Mische"]}]}, {"DBLP title": "The Velox Transactional Memory Stack.", "DBLP authors": ["Yehuda Afek", "Ulrich Drepper", "Pascal Felber", "Christof Fetzer", "Vincent Gramoli", "Michael Hohmuth", "Etienne Rivi\u00e8re", "Per Stenstr\u00f6m", "Osman S. Unsal", "Walther Maldonado", "Derin Harmanci", "Patrick Marlier", "Stephan Diestelhorst", "Martin Pohlack", "Adri\u00e1n Cristal", "Ibrahim Hur", "Aleksandar Dragojevic", "Rachid Guerraoui", "Michal Kapalka", "Sasa Tomic", "Guy Korland", "Nir Shavit", "Martin Nowack", "Torvald Riegel"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.80", "OA papers": [{"PaperId": "https://openalex.org/W2039296153", "PaperTitle": "The Velox Transactional Memory Stack", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Neuch\u00e2tel": 5.0, "AMD's Oper. Syst. Res. Center, Germany": 3.0, "Barcelona Supercomputing Center": 3.0, "Chalmers University of Technology": 1.0, "[Ecole Polytech. Fed. de Lausanne, Lausanne, Switzerland]": 3.0, "Comput. Sci., Ecole Polytech. Fed. de Lausanne, Lausanne, Switzerland": 1.0, "Red Hat (United States)": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Tel Aviv University": 3.0, "TU Dresden": 3.0}, "Authors": ["Pascal Felber", "Etienne Rivi\u00e8re", "W M Moreira", "Derin Harmanci", "Patrick Marlier", "Stephan Diestelhorst", "Michael Hohmuth", "Martin T. Pohlack", "Adrian Cristal", "Ibrahim Hur", "Osman Unsal", "Per Stenstr\u00f6m", "Aleksandar Dragojevic", "Rachid Guerraoui", "Michal Kapalka", "Vincent Gramoli", "Ulrich Drepper", "Sasa Tomic", "Yehuda Afek", "Guy Korland", "Noun Shavit", "Christof Fetzer", "M. Nowack", "Thomas Riegel"]}]}, {"DBLP title": "HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms.", "DBLP authors": ["Koen Bertels", "Vlad Mihai Sima", "Yana Yankova", "Georgi Kuzmanov", "Wayne Luk", "Jos\u00e9 Gabriel F. Coutinho", "Fabrizio Ferrandi", "Christian Pilato", "Marco Lattuada", "Donatella Sciuto", "Andrea Michelotti"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.91", "OA papers": [{"PaperId": "https://openalex.org/W2011009868", "PaperTitle": "HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Delft University of Technology": 4.0, "Imperial College London": 2.0, "Politecnico di Milano": 4.0, "Azienda Trasporti Milanesi (Italy)": 1.0}, "Authors": ["Koen Bertels", "Vlad-Mihai Sima", "Y. Yankova", "Georgi Kuzmanov", "Wayne Luk", "G Coutinho", "Fabrizio Ferrandi", "Christian Pilato", "M. Lattuada", "Donatella Sciuto", "Angela Michelotti"]}]}, {"DBLP title": "Rethinking Digital Design: Why Design Must Change.", "DBLP authors": ["Ofer Shacham", "Omid Azizi", "Megan Wachs", "Stephen Richardson", "Mark Horowitz"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.81", "OA papers": [{"PaperId": "https://openalex.org/W2170909854", "PaperTitle": "Rethinking Digital Design: Why Design Must Change", "Year": 2010, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Stanford University": 9.0, "Duke University": 1.0, "[Hicamp Systems, Inc., USA]": 2.0}, "Authors": ["Ofer Shacham", "Osman Azizi", "Michael Wachs", "Wajahat Qadeer", "Zain Asgar", "Kyle P. Kelley", "John C. Stevenson", "Stephen M. Richardson", "Mark Horowitz", "Benjamin R. Lee", "Alex Solomatnikov", "Amin Firoozshahian"]}]}, {"DBLP title": "Performance and Energy Implications of Many-Core Caches for Throughput Computing.", "DBLP authors": ["Christopher J. Hughes", "Changkyu Kim", "Yen-Kuang Chen"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.83", "OA papers": [{"PaperId": "https://openalex.org/W2098701183", "PaperTitle": "Performance and Energy Implications of Many-Core Caches for Throughput Computing", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Christopher C.W. Hughes", "Changkyu Kim", "Yen-Kuang Chen"]}]}, {"DBLP title": "Putting Faulty Cores to Work.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.96", "OA papers": [{"PaperId": "https://openalex.org/W2065833176", "PaperTitle": "Putting Faulty Cores to Work", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Aftab A. Ansari", "Siying Feng", "Sanjeev Gupta", "Scott Mahlke"]}]}, {"DBLP title": "Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware.", "DBLP authors": ["Frederick Ryckbosch", "Stijn Polfliet", "Lieven Eeckhout"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.95", "OA papers": [{"PaperId": "https://openalex.org/W2000409326", "PaperTitle": "Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Frederick Ryckbosch", "Stijn Polfliet", "Lieven Eeckhout"]}]}, {"DBLP title": "Workload Reduction and Generation Techniques.", "DBLP authors": ["Luk Van Ertvelde", "Lieven Eeckhout"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.97", "OA papers": [{"PaperId": "https://openalex.org/W2045052933", "PaperTitle": "Workload Reduction and Generation Techniques", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ghent University Hospital": 2.0}, "Authors": ["Luk Van Ertvelde", "Lieven Eeckhout"]}]}, {"DBLP title": "Energy-Efficient Fast Fourier Transforms for Cognitive Radio Systems.", "DBLP authors": ["Roberto Airoldi", "Omer Anjum", "Fabio Garzia", "Alexander M. Wyglinski", "Jari Nurmi"], "year": 2010, "doi": "https://doi.org/10.1109/MM.2010.84", "OA papers": [{"PaperId": "https://openalex.org/W2085022426", "PaperTitle": "Energy-Efficient Fast Fourier Transforms for Cognitive Radio Systems", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tampere University of Applied Sciences": 4.0, "Worcester Polytechnic Institute": 1.0}, "Authors": ["Roberto Airoldi", "Omer Anjum", "Fabio Garzia", "Jari Nurmi", "Alexander M. Wyglinski"]}]}]