Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/kevin/ece532/dv_stab/pcores_src/split_compensate_v1_01_a/devl/ise/split_comp/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to /home/kevin/ece532/dv_stab/pcores_src/split_compensate_v1_01_a/devl/ise/split_comp/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : user_logic.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../hdl/verilog/v_addr_gen.v" in library work
Compiling verilog file "../../../hdl/verilog/line_buffer_video.v" in library work
Module <V_ADDR_GEN> compiled
Module <LINE_BUFFER_VIDEO> compiled
Compiling verilog file "../../../hdl/verilog/h_addr_gen.v" in library work
Module <RAMB16_S9_S9> compiled
Compiling verilog file "../../../hdl/verilog/user_logic.v" in library work
Module <H_ADDR_GEN> compiled
Module <user_logic> compiled
No errors in compilation
Analysis of file <"user_logic.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <user_logic> in library <work> with parameters.
	C_BE_BITS = "00000000000000000000000000001000"
	C_BURSTS_PER_FRAME = "00000000000000000100101100000000"
	C_BURSTS_PER_LINE = "00000000000000000000000000101000"
	C_BURST_CNT_BITS = "00000000000000000000000000000110"
	C_BURST_LENGTH = "00000000000000000000000000010000"
	C_BYTES_PER_BURST = "00000000000000000000000001000000"
	C_BYTES_PER_LINE = "00000000000000000000101000000000"
	C_LINES_PER_FRAME = "00000000000000000000000111100000"
	C_LINE_CNT_BITS = "00000000000000000000000000001001"
	C_MST_AWIDTH = "00000000000000000000000000100000"
	C_MST_DWIDTH = "00000000000000000000000000100000"
	C_NUM_REG = "00000000000000000000000000001110"
	C_PIXELS_PER_LINE = "00000000000000000000001010000000"
	C_PLBV46_DWIDTH = "00000000000000000000000001000000"
	C_SLV_DWIDTH = "00000000000000000000000000100000"
	C_STATE_BITS = "00000000000000000000000000000010"
	C_STATE_BITS_FSM_1 = "00000000000000000000000000000100"
	C_VIDEO_RAM_BASEADDR = "00111111111111101010000000000000"
	DONE = "11"
	H_ADDR_GEN = "01"
	INITIAL = "00"
	S_BURST_FRAME_COMPLETE = "1000"
	S_BURST_LINE_RD_COMPLETE = "0100"
	S_BURST_LINE_WR_COMPLETE = "0111"
	S_DONE = "1001"
	S_IDLE = "0000"
	S_RD_REQUEST = "0010"
	S_RD_TRANSFER = "0011"
	S_START_FRAME = "0001"
	S_WR_REQUEST = "0101"
	S_WR_TRANSFER = "0110"
	V_ADDR_GEN = "10"

Analyzing hierarchy for module <H_ADDR_GEN> in library <work> with parameters.
	C_STATE_BITS = "00000000000000000000000000000010"
	DONE = "10"
	H_ADDR_GEN = "01"
	INITIAL = "00"

Analyzing hierarchy for module <V_ADDR_GEN> in library <work> with parameters.
	C_STATE_BITS = "00000000000000000000000000000010"
	DONE = "10"
	INITIAL = "00"
	VIDEO_BASE_ADDR = "00111111111111101010000000000000"
	V_ADDR_GEN = "01"

Analyzing hierarchy for module <LINE_BUFFER_VIDEO> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <user_logic>.
	C_BE_BITS = 32'sb00000000000000000000000000001000
	C_BURSTS_PER_FRAME = 32'sb00000000000000000100101100000000
	C_BURSTS_PER_LINE = 32'sb00000000000000000000000000101000
	C_BURST_CNT_BITS = 32'sb00000000000000000000000000000110
	C_BURST_LENGTH = 32'sb00000000000000000000000000010000
	C_BYTES_PER_BURST = 32'sb00000000000000000000000001000000
	C_BYTES_PER_LINE = 32'sb00000000000000000000101000000000
	C_LINES_PER_FRAME = 32'sb00000000000000000000000111100000
	C_LINE_CNT_BITS = 32'sb00000000000000000000000000001001
	C_MST_AWIDTH = 32'sb00000000000000000000000000100000
	C_MST_DWIDTH = 32'sb00000000000000000000000000100000
	C_NUM_REG = 32'sb00000000000000000000000000001110
	C_PIXELS_PER_LINE = 32'sb00000000000000000000001010000000
	C_PLBV46_DWIDTH = 32'sb00000000000000000000000001000000
	C_SLV_DWIDTH = 32'sb00000000000000000000000000100000
	C_STATE_BITS = 32'sb00000000000000000000000000000010
	C_STATE_BITS_FSM_1 = 32'sb00000000000000000000000000000100
	C_VIDEO_RAM_BASEADDR = 32'b00111111111111101010000000000000
	DONE = 2'b11
	H_ADDR_GEN = 2'b01
	INITIAL = 2'b00
	S_BURST_FRAME_COMPLETE = 4'b1000
	S_BURST_LINE_RD_COMPLETE = 4'b0100
	S_BURST_LINE_WR_COMPLETE = 4'b0111
	S_DONE = 4'b1001
	S_IDLE = 4'b0000
	S_RD_REQUEST = 4'b0010
	S_RD_TRANSFER = 4'b0011
	S_START_FRAME = 4'b0001
	S_WR_REQUEST = 4'b0101
	S_WR_TRANSFER = 4'b0110
	V_ADDR_GEN = 2'b10
Module <user_logic> is correct for synthesis.
 
Analyzing module <H_ADDR_GEN> in library <work>.
	C_STATE_BITS = 32'sb00000000000000000000000000000010
	DONE = 2'b10
	H_ADDR_GEN = 2'b01
	INITIAL = 2'b00
Module <H_ADDR_GEN> is correct for synthesis.
 
Analyzing module <V_ADDR_GEN> in library <work>.
	C_STATE_BITS = 32'sb00000000000000000000000000000010
	DONE = 2'b10
	INITIAL = 2'b00
	VIDEO_BASE_ADDR = 32'b00111111111111101010000000000000
	V_ADDR_GEN = 2'b01
Module <V_ADDR_GEN> is correct for synthesis.
 
Analyzing module <LINE_BUFFER_VIDEO> in library <work>.
WARNING:Xst:2211 - "../../../hdl/verilog/line_buffer_video.v" line 74: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "../../../hdl/verilog/line_buffer_video.v" line 96: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "../../../hdl/verilog/line_buffer_video.v" line 118: Instantiating black box module <RAMB16_S9_S9>.
Module <LINE_BUFFER_VIDEO> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_A =  000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_B =  000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SRVAL_A =  000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SRVAL_B =  000" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RED_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_A =  000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_B =  000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SRVAL_A =  000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SRVAL_B =  000" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <GREEN_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_A =  000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "INIT_B =  000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SRVAL_A =  000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SRVAL_B =  000" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <BLUE_DATA_RAM> in unit <LINE_BUFFER_VIDEO>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <new_frame_in> in unit <user_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <byte_index> in unit <user_logic> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <H_ADDR_GEN>.
    Related source file is "../../../hdl/verilog/h_addr_gen.v".
WARNING:Xst:647 - Input <i_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_old_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_x_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_rst (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 10-bit latch for signal <o_new_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_x_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 10-bit addsub for signal <o_new_addr$mux0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
Unit <H_ADDR_GEN> synthesized.


Synthesizing Unit <V_ADDR_GEN>.
    Related source file is "../../../hdl/verilog/v_addr_gen.v".
WARNING:Xst:647 - Input <i_old_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_y_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_rst (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <o_new_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_y_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <o_new_addr$add0000> created at line 99.
    Found 32-bit adder for signal <o_new_addr$mux0000>.
    Found 33-bit subtractor for signal <o_new_addr$sub0000> created at line 95.
    Found 13-bit subtractor for signal <o_new_addr$sub0001> created at line 95.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Adder/Subtractor(s).
Unit <V_ADDR_GEN> synthesized.


Synthesizing Unit <LINE_BUFFER_VIDEO>.
    Related source file is "../../../hdl/verilog/line_buffer_video.v".
Unit <LINE_BUFFER_VIDEO> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "../../../hdl/verilog/user_logic.v".
WARNING:Xst:647 - Input <Bus2IP_Mst_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Cmd_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_d<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_eof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<10:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<10:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <IP2Bus_MstWr_rem> is never assigned.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <y_enable> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <x_enable> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <red_from_lb1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_line_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <green_from_lb1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blue_from_lb1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 312 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 00 is never reached in FSM <curr_state>.
INFO:Xst:1799 - State 01 is never reached in FSM <curr_state>.
INFO:Xst:1799 - State 10 is never reached in FSM <curr_state>.
INFO:Xst:1799 - State 11 is never reached in FSM <curr_state>.
    Found finite state machine <FSM_2> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <curr_state_1>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 22                                             |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <done_pixel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <line_burst_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit register for signal <burst_addr>.
    Found 6-bit comparator less for signal <burst_addr$cmp_lt0000> created at line 668.
    Found 32-bit register for signal <bypass>.
    Found 32-bit adder for signal <bypass$add0000> created at line 511.
    Found 32-bit comparator less for signal <bypass$cmp_lt0000> created at line 501.
    Found 32-bit 4-to-1 multiplexer for signal <bypass$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <bypass$mux0002>.
    Found 32-bit adder for signal <bypass$share0000>.
    Found 32-bit register for signal <control_reg>.
    Found 1-bit register for signal <done_frame>.
    Found 1-bit register for signal <done_line>.
    Found 32-bit register for signal <fr_addr_dest_reg>.
    Found 32-bit register for signal <fr_addr_src_reg>.
    Found 16-bit up counter for signal <frame_burst_cnt>.
    Found 32-bit comparator greater for signal <IP2Bus_MstRd_Req$cmp_gt0000> created at line 895.
    Found 11-bit up counter for signal <lb_rd_addr1>.
    Found 11-bit up counter for signal <lb_wr_addr0>.
    Found 6-bit up counter for signal <line_burst_rd_cnt>.
    Found 6-bit comparator greatequal for signal <line_burst_rd_cnt$cmp_ge0000> created at line 601.
    Found 6-bit up counter for signal <line_burst_wr_cnt>.
    Found 32-bit register for signal <on_off_reg>.
    Found 32-bit register for signal <slv_reg9>.
    Found 32-bit register for signal <status_reg>.
    Found 4-bit up counter for signal <wr_sof_eof_cnt>.
    Found 32-bit register for signal <x_dir_reg>.
    Found 10-bit up counter for signal <x_pixel_cnt>.
    Found 32-bit register for signal <xoff_reg>.
    Found 32-bit register for signal <y_dir_reg>.
    Found 11-bit up counter for signal <y_line_cnt>.
    Found 32-bit register for signal <yoff_reg>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   8 Counter(s).
	inferred 386 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <user_logic> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 10-bit addsub                                         : 1
 13-bit subtractor                                     : 1
 32-bit adder                                          : 4
 33-bit subtractor                                     : 1
# Counters                                             : 8
 10-bit up counter                                     : 1
 11-bit up counter                                     : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 324
 1-bit register                                        : 322
 32-bit register                                       : 2
# Latches                                              : 6
 1-bit latch                                           : 4
 10-bit latch                                          : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <curr_state_1/FSM> on signal <curr_state_1[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0000
 01    | 0001
 10    | 0010
 11    | 0011
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <curr_state/FSM> on signal <curr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | unreached
 01    | unreached
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <V_ADDR_GEN_inst/curr_state/FSM> on signal <curr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <H_ADDR_GEN_inst/curr_state/FSM> on signal <curr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment /home/kevin/CAD/Xilinx/10.1/ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 10-bit addsub                                         : 1
 13-bit subtractor                                     : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 32-bit adder                                          : 3
# Counters                                             : 8
 10-bit up counter                                     : 1
 11-bit up counter                                     : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 396
 Flip-Flops                                            : 396
# Latches                                              : 6
 1-bit latch                                           : 4
 10-bit latch                                          : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <o_new_addr_0> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_1> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_2> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_3> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_4> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_5> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_6> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_7> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_8> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_9> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_10> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_new_addr_11> (without init value) has a constant value of 0 in block <V_ADDR_GEN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <user_logic> ...

Optimizing unit <V_ADDR_GEN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 3.
Latch H_ADDR_GEN_inst/o_x_done has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_y_done has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch V_ADDR_GEN_inst/o_new_addr_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch H_ADDR_GEN_inst/o_new_addr_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 471
 Flip-Flops                                            : 471

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 287

Cell Usage :
# BELS                             : 1250
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 81
#      LUT2                        : 177
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 121
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 396
#      LUT4_D                      : 7
#      LUT4_L                      : 31
#      MUXCY                       : 219
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 186
# FlipFlops/Latches                : 537
#      FDR                         : 14
#      FDRE                        : 420
#      FDRS                        : 7
#      FDRSE                       : 6
#      FDS                         : 21
#      FDSE                        : 3
#      LD                          : 62
#      LD_1                        : 4
# RAMS                             : 6
#      RAMB16_S9_S9                : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 255
#      IBUF                        : 85
#      OBUF                        : 170
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                      452  out of  13696     3%  
 Number of Slice Flip Flops:            505  out of  27392     1%  
 Number of 4 input LUTs:                832  out of  27392     3%  
 Number of IOs:                         287
 Number of bonded IOBs:                 256  out of    556    46%  
    IOB Flip Flops:                      32
 Number of BRAMs:                         6  out of    136     4%  
 Number of GCLKs:                         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                 | Load  |
--------------------------------------------------------------------------------+---------------------------------------+-------+
Bus2IP_Clk                                                                      | BUFGP                                 | 477   |
line_burst_done_not0001(line_burst_done_not00011:O)                             | NONE(*)(line_burst_done)              | 1     |
done_pixel_not0001(done_pixel_not00011:O)                                       | NONE(*)(done_pixel)                   | 1     |
H_ADDR_GEN_inst/curr_state_FSM_FFd1-In2(H_ADDR_GEN_inst/curr_state_FSM_Out01:O) | NONE(*)(H_ADDR_GEN_inst/o_new_addr_9) | 22    |
V_ADDR_GEN_inst/curr_state_FSM_FFd1-In21(V_ADDR_GEN_inst/curr_state_FSM_Out01:O)| BUFG(*)(V_ADDR_GEN_inst/o_new_addr_31)| 42    |
--------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.820ns (Maximum Frequency: 146.634MHz)
   Minimum input arrival time before clock: 6.091ns
   Maximum output required time after clock: 5.865ns
   Maximum combinational path delay: 8.607ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 6.820ns (frequency: 146.634MHz)
  Total number of paths / destination ports: 41005 / 486
-------------------------------------------------------------------------
Delay:               6.820ns (Levels of Logic = 46)
  Source:            bypass_2 (FF)
  Destination:       bypass_31 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: bypass_2 to bypass_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.370   0.564  bypass_2 (bypass_2)
     LUT1:I0->O            1   0.275   0.000  Mcompar_bypass_cmp_lt0000_cy<0>_rt (Mcompar_bypass_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.334   0.000  Mcompar_bypass_cmp_lt0000_cy<0> (Mcompar_bypass_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<1> (Mcompar_bypass_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<2> (Mcompar_bypass_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<3> (Mcompar_bypass_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<4> (Mcompar_bypass_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<5> (Mcompar_bypass_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<6> (Mcompar_bypass_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<7> (Mcompar_bypass_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_bypass_cmp_lt0000_cy<8> (Mcompar_bypass_cmp_lt0000_cy<8>)
     MUXCY:CI->O          12   0.416   0.539  Mcompar_bypass_cmp_lt0000_cy<9> (Mcompar_bypass_cmp_lt0000_cy<9>)
     LUT4:I2->O            4   0.275   0.431  bypass_mux0001<10>1_1 (bypass_mux0001<10>1)
     LUT3:I2->O            1   0.275   0.000  Madd_bypass_share0000_lut<0> (Madd_bypass_share0000_lut<0>)
     MUXCY:S->O            1   0.334   0.000  Madd_bypass_share0000_cy<0> (Madd_bypass_share0000_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<1> (Madd_bypass_share0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<2> (Madd_bypass_share0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<3> (Madd_bypass_share0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<4> (Madd_bypass_share0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<5> (Madd_bypass_share0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<6> (Madd_bypass_share0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<7> (Madd_bypass_share0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<8> (Madd_bypass_share0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<9> (Madd_bypass_share0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<10> (Madd_bypass_share0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<11> (Madd_bypass_share0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<12> (Madd_bypass_share0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<13> (Madd_bypass_share0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<14> (Madd_bypass_share0000_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<15> (Madd_bypass_share0000_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<16> (Madd_bypass_share0000_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<17> (Madd_bypass_share0000_cy<17>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<18> (Madd_bypass_share0000_cy<18>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<19> (Madd_bypass_share0000_cy<19>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<20> (Madd_bypass_share0000_cy<20>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<21> (Madd_bypass_share0000_cy<21>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<22> (Madd_bypass_share0000_cy<22>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<23> (Madd_bypass_share0000_cy<23>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<24> (Madd_bypass_share0000_cy<24>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<25> (Madd_bypass_share0000_cy<25>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<26> (Madd_bypass_share0000_cy<26>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<27> (Madd_bypass_share0000_cy<27>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<28> (Madd_bypass_share0000_cy<28>)
     MUXCY:CI->O           1   0.036   0.000  Madd_bypass_share0000_cy<29> (Madd_bypass_share0000_cy<29>)
     MUXCY:CI->O           0   0.036   0.000  Madd_bypass_share0000_cy<30> (Madd_bypass_share0000_cy<30>)
     XORCY:CI->O           1   0.708   0.430  Madd_bypass_share0000_xor<31> (bypass_share0000<31>)
     LUT2:I1->O            1   0.275   0.000  Mmux_bypass_mux0000251 (bypass_mux0000<31>)
     FDRE:D                    0.208          bypass_31
    ----------------------------------------
    Total                      6.820ns (4.856ns logic, 1.963ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 4753 / 1185
-------------------------------------------------------------------------
Offset:              6.091ns (Levels of Logic = 7)
  Source:            Bus2IP_Mst_CmdAck (PAD)
  Destination:       frame_burst_cnt_0 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_Mst_CmdAck to frame_burst_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.533  Bus2IP_Mst_CmdAck_IBUF (Bus2IP_Mst_CmdAck_IBUF)
     LUT2:I0->O            1   0.275   0.430  curr_state_1_FSM_FFd4-In60 (curr_state_1_FSM_FFd4-In60)
     LUT4:I1->O            1   0.275   0.000  curr_state_1_FSM_FFd4-In93_G (N98)
     MUXF5:I1->O           1   0.303   0.349  curr_state_1_FSM_FFd4-In93 (curr_state_1_FSM_FFd4-In93)
     LUT4:I2->O            5   0.275   0.446  curr_state_1_FSM_FFd4-In104 (curr_state_1_FSM_FFd4-In)
     LUT3:I2->O           18   0.275   0.611  curr_state_1_FSM_Out121 (curr_state_1_cmp_eq0014)
     LUT3:I2->O           16   0.275   0.630  frame_burst_cnt_or000046 (frame_burst_cnt_or0000)
     FDRE:R                    0.536          frame_burst_cnt_0
    ----------------------------------------
    Total                      6.091ns (3.092ns logic, 2.999ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'H_ADDR_GEN_inst/curr_state_FSM_FFd1-In2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.460ns (Levels of Logic = 1)
  Source:            H_ADDR_GEN_inst/o_x_done_1 (LATCH)
  Destination:       x_done (PAD)
  Source Clock:      H_ADDR_GEN_inst/curr_state_FSM_FFd1-In2 rising

  Data Path: H_ADDR_GEN_inst/o_x_done_1 to x_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.536   0.332  H_ADDR_GEN_inst/o_x_done_1 (H_ADDR_GEN_inst/o_x_done_1)
     OBUF:I->O                 2.592          x_done_OBUF (x_done)
    ----------------------------------------
    Total                      3.460ns (3.128ns logic, 0.332ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 427 / 88
-------------------------------------------------------------------------
Offset:              5.865ns (Levels of Logic = 12)
  Source:            bypass_1 (FF)
  Destination:       IP2Bus_MstRd_Req (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: bypass_1 to IP2Bus_MstRd_Req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.370   0.549  bypass_1 (bypass_1)
     LUT1:I0->O            1   0.275   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<1>_rt (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<1>_rt)
     MUXCY:S->O            1   0.334   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<1> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<2> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<3> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<4> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<5> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<6> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<7> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<8> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.415   0.467  Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<9> (Mcompar_IP2Bus_MstRd_Req_cmp_gt0000_cy<9>)
     LUT4:I0->O            1   0.275   0.332  IP2Bus_MstRd_Req_and00001 (IP2Bus_MstRd_Req_OBUF)
     OBUF:I->O                 2.592          IP2Bus_MstRd_Req_OBUF (IP2Bus_MstRd_Req)
    ----------------------------------------
    Total                      5.865ns (4.517ns logic, 1.348ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'V_ADDR_GEN_inst/curr_state_FSM_FFd1-In21'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.460ns (Levels of Logic = 1)
  Source:            V_ADDR_GEN_inst/o_y_done_1 (LATCH)
  Destination:       y_done (PAD)
  Source Clock:      V_ADDR_GEN_inst/curr_state_FSM_FFd1-In21 rising

  Data Path: V_ADDR_GEN_inst/o_y_done_1 to y_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.536   0.332  V_ADDR_GEN_inst/o_y_done_1 (V_ADDR_GEN_inst/o_y_done_1)
     OBUF:I->O                 2.592          y_done_OBUF (y_done)
    ----------------------------------------
    Total                      3.460ns (3.128ns logic, 0.332ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3220 / 34
-------------------------------------------------------------------------
Delay:               8.607ns (Levels of Logic = 8)
  Source:            Bus2IP_RdCE<7> (PAD)
  Destination:       IP2Bus_Data<0> (PAD)

  Data Path: Bus2IP_RdCE<7> to IP2Bus_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.878   0.564  Bus2IP_RdCE_7_IBUF (Bus2IP_RdCE_7_IBUF)
     LUT3:I0->O            3   0.275   0.415  slv_ip2bus_data_cmp_eq000811 (N44)
     LUT3:I2->O            3   0.275   0.435  slv_ip2bus_data_cmp_eq000011 (N18)
     LUT4:I3->O           32   0.275   0.807  slv_ip2bus_data_cmp_eq00022 (slv_ip2bus_data_cmp_eq0002)
     LUT4:I0->O            1   0.275   0.467  slv_ip2bus_data<9>4 (slv_ip2bus_data<9>4)
     LUT2:I0->O            1   0.275   0.467  slv_ip2bus_data<9>10 (slv_ip2bus_data<9>10)
     LUT4:I0->O            1   0.275   0.332  slv_ip2bus_data<9>52 (IP2Bus_Data_9_OBUF)
     OBUF:I->O                 2.592          IP2Bus_Data_9_OBUF (IP2Bus_Data<9>)
    ----------------------------------------
    Total                      8.607ns (5.120ns logic, 3.487ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to LB_inst_1/BLUE_DATA_RAM.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to LB_inst_1/GREEN_DATA_RAM.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to LB_inst_1/RED_DATA_RAM.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to LB_inst_0/BLUE_DATA_RAM.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to LB_inst_0/GREEN_DATA_RAM.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to LB_inst_0/RED_DATA_RAM.


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.77 secs
 
--> 


Total memory usage is 480480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :   13 (   0 filtered)

