// Seed: 3036340659
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_3 = id_1;
  wire id_4, id_5, id_6;
  wire [1 : 1] id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
    , id_16,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    input wor id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  logic id_18;
  ;
  assign id_16 = id_11;
endmodule
