Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Mon Feb 17 22:15:18 2025
| Host              : adnepukan-deepin running 64-bit Deepin 20.9
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0               450383        0.010        0.000                      0               450383        3.500        0.000                       0                115097  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.813        0.000                      0               448710        0.010        0.000                      0               448710        3.500        0.000                       0                115097  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 0.825        0.000                      0                 1673        0.959        0.000                      0                 1673  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/r_2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/scaleMul/core/pipe2/r_pipePass_inst_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 0.113ns (1.282%)  route 8.704ns (98.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 1.584ns, distribution 1.402ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.450ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.986     3.253    system_i/Top_0/inst/clock
    SLICE_X32Y134        FDCE                                         r  system_i/Top_0/inst/r_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.366 r  system_i/Top_0/inst/r_2_reg/Q
                         net (fo=460, routed)         8.704    12.069    system_i/Top_0/inst/scaleMul/core/pipe2/r_2_alias
    SLICE_X24Y237        FDRE                                         r  system_i/Top_0/inst/scaleMul/core/pipe2/r_pipePass_inst_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.684    12.900    system_i/Top_0/inst/scaleMul/core/pipe2/clock
    SLICE_X24Y237        FDRE                                         r  system_i/Top_0/inst/scaleMul/core/pipe2/r_pipePass_inst_reg[52]/C
                         clock pessimism              0.192    13.092    
                         clock uncertainty           -0.130    12.962    
    SLICE_X24Y237        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.882    system_i/Top_0/inst/scaleMul/core/pipe2/r_pipePass_inst_reg[52]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/compLnxResultControl/r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 1.216ns (15.201%)  route 6.783ns (84.799%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.670ns (routing 1.450ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.116     3.383    system_i/Top_0/inst/compLnxResultControl/clock
    SLICE_X50Y213        FDCE                                         r  system_i/Top_0/inst/compLnxResultControl/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y213        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.498 f  system_i/Top_0/inst/compLnxResultControl/r_reg/Q
                         net (fo=135, routed)         0.642     4.140    system_i/Top_0/inst/compLnxResultControl/r_reg_0
    SLICE_X50Y201        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.366 r  system_i/Top_0/inst/compLnxResultControl/u_core_i_384__0/O
                         net (fo=6, routed)           0.521     4.887    system_i/Top_0/inst/compLnxResultControl/u_core_i_354__0_n_0
    SLICE_X48Y202        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     5.023 f  system_i/Top_0/inst/compLnxResultControl/u_core_i_329__0/O
                         net (fo=2, routed)           0.404     5.427    system_i/Top_0/inst/compLnxResultControl/u_core_i_329__0_n_0
    SLICE_X49Y202        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.612 r  system_i/Top_0/inst/compLnxResultControl/u_core_i_292__0/O
                         net (fo=10, routed)          0.188     5.800    system_i/Top_0/inst/compLnxResultControl/u_core_i_292__0_n_0
    SLICE_X51Y200        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     5.950 f  system_i/Top_0/inst/compLnxResultControl/u_core_i_7/O
                         net (fo=46, routed)          0.786     6.736    system_i/Top_0/inst/compLnxResultControl/addra[7]
    SLICE_X46Y198        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     6.923 r  system_i/Top_0/inst/compLnxResultControl/u_core_i_559/O
                         net (fo=1, routed)           0.301     7.224    system_i/Top_0/inst/compLnxResultControl/u_core_i_559_n_0
    SLICE_X48Y200        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     7.360 r  system_i/Top_0/inst/compLnxResultControl/u_core_i_536/O
                         net (fo=513, routed)         1.050     8.410    system_i/Top_0/inst/mulAddBypass/muladd/pipe2/r_data_31_reg[15]
    SLICE_X50Y151        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     8.491 r  system_i/Top_0/inst/mulAddBypass/muladd/pipe2/u_core_i_1__0/O
                         net (fo=73, routed)          2.891    11.382    <hidden>
    RAMB36_X0Y1          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.670    12.886    <hidden>
    RAMB36_X0Y1          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.185    13.071    
                         clock uncertainty           -0.130    12.941    
    RAMB36_X0Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.611    12.330    <hidden>
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[10])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[10])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[11])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[11])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[12])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[12])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[13])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[13])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[14])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[14])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[15])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[15])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[16])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[16])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 system_i/Top_0/inst/gammaSerial/r_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.895ns (33.036%)  route 5.868ns (66.964%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.584ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.450ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.926     3.193    system_i/Top_0/inst/gammaSerial/clock
    SLICE_X37Y113        FDCE                                         r  system_i/Top_0/inst/gammaSerial/r_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.308 r  system_i/Top_0/inst/gammaSerial/r_10_reg/Q
                         net (fo=34, routed)          0.692     3.999    system_i/Top_0/inst/gammaSerial/r_10
    SLICE_X31Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.224 r  system_i/Top_0/inst/gammaSerial/u_mul_i_93__31/O
                         net (fo=1, routed)           0.169     4.393    system_i/Top_0/inst/gammaSerial/u_mul_i_93__31_n_0
    SLICE_X31Y147        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     4.473 f  system_i/Top_0/inst/gammaSerial/u_mul_i_80__66/O
                         net (fo=32, routed)          1.396     5.869    system_i/Top_0/inst/gammaSerial/u_mul_i_80__66_n_0
    SLICE_X40Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     5.929 r  system_i/Top_0/inst/gammaSerial/u_mul_i_39__335/O
                         net (fo=11, routed)          0.879     6.808    system_i/Top_0/inst/ropeFlatten/r_mantAdd_35_reg[19][0]
    SLICE_X45Y29         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     6.960 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212/O
                         net (fo=1, routed)           0.017     6.977    system_i/Top_0/inst/ropeFlatten/u_mul_i_56__212_n_0
    SLICE_X45Y29         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     7.243 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_36__348/CO[3]
                         net (fo=31, routed)          1.167     8.410    system_i/Top_0/inst/ropeFlatten/rope/mul2/pipe1_io_in_bits_expFlag_3
    SLICE_X38Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.633 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283/O
                         net (fo=3, routed)           0.853     9.487    system_i/Top_0/inst/ropeFlatten/u_mul_i_62__283_n_0
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     9.715 r  system_i/Top_0/inst/ropeFlatten/u_mul_i_39__264/O
                         net (fo=11, routed)          0.209     9.924    system_i/Top_0/inst/ropeFlatten/rope/mul2/_T_2178[3]
    SLICE_X42Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226    10.150 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262/O
                         net (fo=1, routed)           0.245    10.395    system_i/Top_0/inst/ropeFlatten/u_mul_i_46__262_n_0
    SLICE_X38Y25         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229    10.624 f  system_i/Top_0/inst/ropeFlatten/u_mul_i_19__350/O
                         net (fo=1, routed)           0.241    10.865    <hidden>
    DSP48E2_X10Y10       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216    11.081 r  <hidden>
                         net (fo=1, routed)           0.000    11.081    <hidden>
    DSP48E2_X10Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097    11.178 r  <hidden>
                         net (fo=1, routed)           0.000    11.178    <hidden>
    DSP48E2_X10Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[17])
                                                      0.778    11.956 r  <hidden>
                         net (fo=1, routed)           0.000    11.956    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.648    12.864    <hidden>
    DSP48E2_X10Y10       DSP_M_DATA                                   r  <hidden>
                         clock pessimism              0.188    13.052    
                         clock uncertainty           -0.130    12.922    
    DSP48E2_X10Y10       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[17])
                                                      0.001    12.923    <hidden>
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/dsp/r_1_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/dsp/r_2_6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.112ns (33.837%)  route 0.219ns (66.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.641ns (routing 1.450ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.995ns (routing 1.584ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.641     2.857    system_i/Top_0/inst/dsp/clock
    SLICE_X39Y117        FDRE                                         r  system_i/Top_0/inst/dsp/r_1_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     2.969 r  system_i/Top_0/inst/dsp/r_1_6_reg[3]/Q
                         net (fo=1, routed)           0.219     3.188    system_i/Top_0/inst/dsp/r_1_6[3]
    SLICE_X38Y122        FDRE                                         r  system_i/Top_0/inst/dsp/r_2_6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.995     3.262    system_i/Top_0/inst/dsp/clock
    SLICE_X38Y122        FDRE                                         r  system_i/Top_0/inst/dsp/r_2_6_reg[3]/C
                         clock pessimism             -0.185     3.077    
    SLICE_X38Y122        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     3.179    system_i/Top_0/inst/dsp/r_2_6_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/rope/add/pipe2/r_pipePass_outPass_57_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ropeSerial/regfile_1_ropePass_25_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.112ns (30.270%)  route 0.258ns (69.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.687ns (routing 1.450ns, distribution 1.237ns)
  Clock Net Delay (Destination): 3.086ns (routing 1.584ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.687     2.903    system_i/Top_0/inst/rope/add/pipe2/clock
    SLICE_X38Y177        FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_pipePass_outPass_57_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y177        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.015 r  system_i/Top_0/inst/rope/add/pipe2/r_pipePass_outPass_57_reg[11]/Q
                         net (fo=1, routed)           0.258     3.273    system_i/Top_0/inst/ropeSerial/io_in_1_ropePass_25[11]
    SLICE_X42Y183        FDRE                                         r  system_i/Top_0/inst/ropeSerial/regfile_1_ropePass_25_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.086     3.353    system_i/Top_0/inst/ropeSerial/clock
    SLICE_X42Y183        FDRE                                         r  system_i/Top_0/inst/ropeSerial/regfile_1_ropePass_25_reg[11]/C
                         clock pessimism             -0.192     3.161    
    SLICE_X42Y183        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.264    system_i/Top_0/inst/ropeSerial/regfile_1_ropePass_25_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/cross_/r_30_20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/cross_/r_734_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.114ns (55.296%)  route 0.092ns (44.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.801ns (routing 1.450ns, distribution 1.351ns)
  Clock Net Delay (Destination): 3.084ns (routing 1.584ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.801     3.017    system_i/Top_0/inst/cross_/clock
    SLICE_X59Y68         FDRE                                         r  system_i/Top_0/inst/cross_/r_30_20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     3.131 r  system_i/Top_0/inst/cross_/r_30_20_reg[5]/Q
                         net (fo=2, routed)           0.092     3.223    system_i/Top_0/inst/cross_/r_30_20[5]
    SLICE_X60Y68         FDRE                                         r  system_i/Top_0/inst/cross_/r_734_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.084     3.351    system_i/Top_0/inst/cross_/clock
    SLICE_X60Y68         FDRE                                         r  system_i/Top_0/inst/cross_/r_734_reg[5]/C
                         clock pessimism             -0.240     3.111    
    SLICE_X60Y68         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.214    system_i/Top_0/inst/cross_/r_734_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/dsp/r_19_26_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/dsp/r_20_26_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.112ns (29.016%)  route 0.274ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      2.670ns (routing 1.450ns, distribution 1.220ns)
  Clock Net Delay (Destination): 3.136ns (routing 1.584ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.670     2.886    system_i/Top_0/inst/dsp/clock
    SLICE_X23Y164        FDRE                                         r  system_i/Top_0/inst/dsp/r_19_26_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     2.998 r  system_i/Top_0/inst/dsp/r_19_26_reg[7]/Q
                         net (fo=1, routed)           0.274     3.272    system_i/Top_0/inst/dsp/r_19_26[7]
    SLICE_X22Y164        FDRE                                         r  system_i/Top_0/inst/dsp/r_20_26_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.136     3.403    system_i/Top_0/inst/dsp/clock
    SLICE_X22Y164        FDRE                                         r  system_i/Top_0/inst/dsp/r_20_26_reg[7]/C
                         clock pessimism             -0.243     3.159    
    SLICE_X22Y164        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.262    system_i/Top_0/inst/dsp/r_20_26_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/rope/mul1/pipe2/r_pipePass_outPass_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/rope/add/pipe1/r_pipePass_outPass_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.111ns (35.806%)  route 0.199ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.642ns (routing 1.450ns, distribution 1.192ns)
  Clock Net Delay (Destination): 3.022ns (routing 1.584ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.642     2.858    system_i/Top_0/inst/rope/mul1/pipe2/clock
    SLICE_X38Y39         FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_pipePass_outPass_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.969 r  system_i/Top_0/inst/rope/mul1/pipe2/r_pipePass_outPass_2_reg[8]/Q
                         net (fo=1, routed)           0.199     3.168    system_i/Top_0/inst/rope/add/pipe1/r_pipePass_outPass_2_reg[15]_1[8]
    SLICE_X41Y39         FDRE                                         r  system_i/Top_0/inst/rope/add/pipe1/r_pipePass_outPass_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.022     3.289    system_i/Top_0/inst/rope/add/pipe1/clock
    SLICE_X41Y39         FDRE                                         r  system_i/Top_0/inst/rope/add/pipe1/r_pipePass_outPass_2_reg[8]/C
                         clock pessimism             -0.233     3.055    
    SLICE_X41Y39         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.158    system_i/Top_0/inst/rope/add/pipe1/r_pipePass_outPass_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/cross_/r_6_25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/cross_/r_5_25_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.033%)  route 0.131ns (53.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.802ns (routing 1.450ns, distribution 1.352ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.584ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.802     3.018    system_i/Top_0/inst/cross_/clock
    SLICE_X53Y6          FDRE                                         r  system_i/Top_0/inst/cross_/r_6_25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.130 r  system_i/Top_0/inst/cross_/r_6_25_reg[3]/Q
                         net (fo=2, routed)           0.131     3.261    system_i/Top_0/inst/cross_/r_6_25[3]
    SLICE_X54Y6          FDRE                                         r  system_i/Top_0/inst/cross_/r_5_25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.118     3.385    system_i/Top_0/inst/cross_/clock
    SLICE_X54Y6          FDRE                                         r  system_i/Top_0/inst/cross_/r_5_25_reg[3]/C
                         clock pessimism             -0.234     3.150    
    SLICE_X54Y6          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.251    system_i/Top_0/inst/cross_/r_5_25_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/rope/mul1/pipe2/r_result_44_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/rope/add/pipe1/r_fpPass_44_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.415%)  route 0.129ns (53.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.783ns (routing 1.450ns, distribution 1.333ns)
  Clock Net Delay (Destination): 3.102ns (routing 1.584ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.783     2.999    system_i/Top_0/inst/rope/mul1/pipe2/clock
    SLICE_X49Y62         FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_44_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     3.111 r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_44_reg[15]/Q
                         net (fo=3, routed)           0.129     3.240    system_i/Top_0/inst/rope/add/pipe1/r_fpPass_44_reg[15]_1[15]
    SLICE_X50Y61         FDRE                                         r  system_i/Top_0/inst/rope/add/pipe1/r_fpPass_44_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.102     3.369    system_i/Top_0/inst/rope/add/pipe1/clock
    SLICE_X50Y61         FDRE                                         r  system_i/Top_0/inst/rope/add/pipe1/r_fpPass_44_reg[15]/C
                         clock pessimism             -0.240     3.128    
    SLICE_X50Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.230    system_i/Top_0/inst/rope/add/pipe1/r_fpPass_44_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/cross_/r_22_16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/cross_/r_21_16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.115ns (51.270%)  route 0.109ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.811ns (routing 1.450ns, distribution 1.361ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.584ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.811     3.027    system_i/Top_0/inst/cross_/clock
    SLICE_X55Y13         FDRE                                         r  system_i/Top_0/inst/cross_/r_22_16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     3.142 r  system_i/Top_0/inst/cross_/r_22_16_reg[3]/Q
                         net (fo=2, routed)           0.109     3.252    system_i/Top_0/inst/cross_/r_22_16[3]
    SLICE_X56Y13         FDRE                                         r  system_i/Top_0/inst/cross_/r_21_16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.108     3.375    system_i/Top_0/inst/cross_/clock
    SLICE_X56Y13         FDRE                                         r  system_i/Top_0/inst/cross_/r_21_16_reg[3]/C
                         clock pessimism             -0.234     3.140    
    SLICE_X56Y13         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     3.241    system_i/Top_0/inst/cross_/r_21_16_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/cross_/r_25_23_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/cross_/r_24_23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.608%)  route 0.128ns (53.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.584ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.831     3.047    system_i/Top_0/inst/cross_/clock
    SLICE_X53Y217        FDRE                                         r  system_i/Top_0/inst/cross_/r_25_23_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y217        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.159 r  system_i/Top_0/inst/cross_/r_25_23_reg[7]/Q
                         net (fo=2, routed)           0.128     3.287    system_i/Top_0/inst/cross_/r_25_23[7]
    SLICE_X54Y217        FDRE                                         r  system_i/Top_0/inst/cross_/r_24_23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.148     3.415    system_i/Top_0/inst/cross_/clock
    SLICE_X54Y217        FDRE                                         r  system_i/Top_0/inst/cross_/r_24_23_reg[7]/C
                         clock pessimism             -0.238     3.176    
    SLICE_X54Y217        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.277    system_i/Top_0/inst/cross_/r_24_23_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/Top_0/inst/cross_/r_15_23_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/cross_/r_14_23_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.507%)  route 0.101ns (47.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      2.809ns (routing 1.450ns, distribution 1.359ns)
  Clock Net Delay (Destination): 3.099ns (routing 1.584ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.809     3.025    system_i/Top_0/inst/cross_/clock
    SLICE_X47Y238        FDRE                                         r  system_i/Top_0/inst/cross_/r_15_23_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y238        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.137 r  system_i/Top_0/inst/cross_/r_15_23_reg[0]/Q
                         net (fo=2, routed)           0.101     3.238    system_i/Top_0/inst/cross_/r_15_23[0]
    SLICE_X48Y238        FDRE                                         r  system_i/Top_0/inst/cross_/r_14_23_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.099     3.366    system_i/Top_0/inst/cross_/clock
    SLICE_X48Y238        FDRE                                         r  system_i/Top_0/inst/cross_/r_14_23_reg[0]/C
                         clock pessimism             -0.239     3.127    
    SLICE_X48Y238        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.228    system_i/Top_0/inst/cross_/r_14_23_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     URAM288/CLK      n/a            2.471         10.000      7.529      URAM288_X0Y8   system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[0].u_uram_core/CLK
Min Period        n/a     URAM288/CLK      n/a            2.471         10.000      7.529      URAM288_X0Y9   system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[1].u_uram_core/CLK
Min Period        n/a     URAM288/CLK      n/a            2.471         10.000      7.529      URAM288_X0Y24  system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[2].u_uram_core/CLK
Min Period        n/a     URAM288/CLK      n/a            2.471         10.000      7.529      URAM288_X0Y28  system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[3].u_uram_core/CLK
Min Period        n/a     URAM288/CLK      n/a            2.471         10.000      7.529      URAM288_X0Y48  system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[4].u_uram_core/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    PS8/SAXIGP1WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Fast    PS8/SAXIGP1WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core/RST_A
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 0.116ns (1.390%)  route 8.226ns (98.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.450ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         8.226    11.795    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y2         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.803    13.019    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y2         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core/CLK
                         clock pessimism              0.185    13.204    
                         clock uncertainty           -0.130    13.074    
    URAM288_X0Y2         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.454    12.620    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core/RST_B
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 0.116ns (1.415%)  route 8.082ns (98.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 13.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.450ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         8.082    11.651    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y0         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core/RST_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.806    13.022    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y0         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core/CLK
                         clock pessimism              0.185    13.207    
                         clock uncertainty           -0.130    13.077    
    URAM288_X0Y0         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_B)
                                                     -0.454    12.623    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core/RST_B
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 0.116ns (1.422%)  route 8.041ns (98.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.450ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         8.041    11.610    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y2         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core/RST_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.803    13.019    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y2         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core/CLK
                         clock pessimism              0.185    13.204    
                         clock uncertainty           -0.130    13.074    
    URAM288_X0Y2         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_B)
                                                     -0.454    12.620    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core/RST_A
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.116ns (1.430%)  route 7.996ns (98.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 13.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.450ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         7.996    11.565    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y0         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.806    13.022    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y0         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core/CLK
                         clock pessimism              0.185    13.207    
                         clock uncertainty           -0.130    13.077    
    URAM288_X0Y0         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.454    12.623    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core/RST_B
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 0.116ns (1.433%)  route 7.978ns (98.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.450ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         7.978    11.547    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y1         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core/RST_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.805    13.021    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y1         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core/CLK
                         clock pessimism              0.185    13.206    
                         clock uncertainty           -0.130    13.076    
    URAM288_X0Y1         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_B)
                                                     -0.454    12.622    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core/RST_A
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.116ns (1.439%)  route 7.947ns (98.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.450ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         7.947    11.516    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y1         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.805    13.021    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y1         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core/CLK
                         clock pessimism              0.185    13.206    
                         clock uncertainty           -0.130    13.076    
    URAM288_X0Y1         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.454    12.622    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[8].u_uram_core/RST_A
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 0.116ns (1.517%)  route 7.530ns (98.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 13.017 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.450ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         7.530    11.099    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y3         URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[8].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.801    13.017    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y3         URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[8].u_uram_core/CLK
                         clock pessimism              0.185    13.202    
                         clock uncertainty           -0.130    13.072    
    URAM288_X0Y3         URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.454    12.618    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[8].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[14].u_uram_core/RST_A
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 0.116ns (1.596%)  route 7.152ns (98.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.800ns (routing 1.450ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         7.152    10.720    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y13        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[14].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.800    13.016    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y13        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[14].u_uram_core/CLK
                         clock pessimism              0.185    13.201    
                         clock uncertainty           -0.130    13.071    
    URAM288_X0Y13        URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.454    12.617    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[14].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[37].u_uram_core/RST_B
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.116ns (1.619%)  route 7.048ns (98.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 13.017 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.450ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         7.048    10.616    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y14        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[37].u_uram_core/RST_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.801    13.017    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y14        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[37].u_uram_core/CLK
                         clock pessimism              0.185    13.202    
                         clock uncertainty           -0.130    13.072    
    URAM288_X0Y14        URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_B)
                                                     -0.454    12.618    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[37].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[16].u_uram_core/RST_B
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 0.116ns (1.770%)  route 6.438ns (98.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 12.999 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.783ns (routing 1.450ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         6.438    10.007    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y20        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[16].u_uram_core/RST_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.783    12.999    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y20        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[16].u_uram_core/CLK
                         clock pessimism              0.185    13.184    
                         clock uncertainty           -0.130    13.054    
    URAM288_X0Y20        URAM288 (Recov_URAM_288K_INST_URAM288_CLK_RST_B)
                                                     -0.454    12.600    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[16].u_uram_core
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.085ns (8.854%)  route 0.875ns (91.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.971ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         0.875     2.879    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y54        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.903     2.090    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y54        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core/CLK
                         clock pessimism             -0.146     1.944    
    URAM288_X0Y54        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.919    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[47].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.085ns (8.175%)  route 0.955ns (91.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         0.955     2.958    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y45        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[47].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.896     2.083    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y45        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[47].u_uram_core/CLK
                         clock pessimism             -0.124     1.959    
    URAM288_X0Y45        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.934    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[47].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core/RST_B
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.085ns (8.176%)  route 0.955ns (91.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.971ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         0.955     2.958    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y54        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core/RST_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.903     2.090    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y54        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core/CLK
                         clock pessimism             -0.146     1.944    
    URAM288_X0Y54        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_B)
                                                     -0.025     1.919    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[25].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.085ns (8.006%)  route 0.977ns (91.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.971ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         0.977     2.980    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y53        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[25].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.907     2.094    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y53        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[25].u_uram_core/CLK
                         clock pessimism             -0.146     1.948    
    URAM288_X0Y53        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.923    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[25].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[52].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.085ns (7.901%)  route 0.991ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.971ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         0.991     2.994    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y46        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[52].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.897     2.084    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y46        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[52].u_uram_core/CLK
                         clock pessimism             -0.124     1.960    
    URAM288_X0Y46        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.935    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[52].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[5].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.085ns (7.441%)  route 1.057ns (92.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.971ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         1.057     3.061    system_i/Top_0/inst/ram/ramBypass/bram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y44        URAM288                                      f  system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[5].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.899     2.086    system_i/Top_0/inst/ram/ramBypass/bram/io_clk
    URAM288_X0Y44        URAM288                                      r  system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[5].u_uram_core/CLK
                         clock pessimism             -0.124     1.962    
    URAM288_X0Y44        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.937    system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[5].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[54].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.085ns (7.174%)  route 1.100ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.971ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         1.100     3.103    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y47        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[54].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.902     2.089    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y47        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[54].u_uram_core/CLK
                         clock pessimism             -0.124     1.965    
    URAM288_X0Y47        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.940    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[54].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[33].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.085ns (7.147%)  route 1.104ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         1.104     3.108    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y42        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[33].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.896     2.083    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y42        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[33].u_uram_core/CLK
                         clock pessimism             -0.124     1.959    
    URAM288_X0Y42        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.934    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[33].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[3].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.085ns (7.201%)  route 1.095ns (92.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         1.095     3.099    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y55        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[3].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.900     2.087    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y55        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[3].u_uram_core/CLK
                         clock pessimism             -0.146     1.941    
    URAM288_X0Y55        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.916    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[3].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Top_0/inst/ram/ramParam/uram/loop_ram[40].u_uram_core/RST_A
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.085ns (7.081%)  route 1.115ns (92.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.768ns (routing 0.886ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.971ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.768     1.919    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.004 r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         1.115     3.119    system_i/Top_0/inst/ram/ramParam/uram/peripheral_aresetn[0]_bufg_place_replica
    URAM288_X0Y43        URAM288                                      f  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[40].u_uram_core/RST_A  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.898     2.085    system_i/Top_0/inst/ram/ramParam/uram/io_clk
    URAM288_X0Y43        URAM288                                      r  system_i/Top_0/inst/ram/ramParam/uram/loop_ram[40].u_uram_core/CLK
                         clock pessimism             -0.124     1.961    
    URAM288_X0Y43        URAM288 (Remov_URAM_288K_INST_URAM288_CLK_RST_A)
                                                     -0.025     1.936    system_i/Top_0/inst/ram/ramParam/uram/loop_ram[40].u_uram_core
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  1.183    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.137ns (15.393%)  route 0.753ns (84.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.373     0.373    system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y239         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     0.510 r  system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.380     0.890    system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y239         FDRE                                         r  system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.879     3.095    system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y239         FDRE                                         r  system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.068ns (22.368%)  route 0.236ns (77.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.921ns (routing 0.971ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.136     0.136    system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y239         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     0.204 r  system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.100     0.304    system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y239         FDRE                                         r  system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.921     2.108    system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y239         FDRE                                         r  system_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 0.172ns (2.316%)  route 7.254ns (97.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.186ns (routing 1.584ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.450ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      3.186     3.453    system_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y218         FDRE                                         r  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.569 f  system_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=154, routed)         6.569    10.138    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X18Y5          LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056    10.194 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.685    10.879    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y5          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.796     3.012    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y5          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.764ns  (logic 0.116ns (3.082%)  route 3.648ns (96.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          3.648     6.978    <hidden>
    SLICE_X30Y14         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.640     2.856    <hidden>
    SLICE_X30Y14         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.764ns  (logic 0.116ns (3.082%)  route 3.648ns (96.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          3.648     6.978    <hidden>
    SLICE_X30Y14         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.640     2.856    <hidden>
    SLICE_X30Y14         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.764ns  (logic 0.116ns (3.082%)  route 3.648ns (96.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          3.648     6.978    <hidden>
    SLICE_X30Y14         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.640     2.856    <hidden>
    SLICE_X30Y14         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 0.116ns (3.409%)  route 3.287ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          3.287     6.617    <hidden>
    SLICE_X8Y38          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.834     3.050    <hidden>
    SLICE_X8Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 0.116ns (3.409%)  route 3.287ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          3.287     6.617    <hidden>
    SLICE_X8Y38          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.834     3.050    <hidden>
    SLICE_X8Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 0.116ns (3.409%)  route 3.287ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          3.287     6.617    <hidden>
    SLICE_X8Y38          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.834     3.050    <hidden>
    SLICE_X8Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.116ns (3.756%)  route 2.972ns (96.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.450ns, distribution 1.391ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          2.972     6.303    <hidden>
    SLICE_X10Y6          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.841     3.057    <hidden>
    SLICE_X10Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.116ns (3.756%)  route 2.972ns (96.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.450ns, distribution 1.391ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          2.972     6.303    <hidden>
    SLICE_X10Y6          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.841     3.057    <hidden>
    SLICE_X10Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.116ns (3.756%)  route 2.972ns (96.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.450ns, distribution 1.391ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.948     3.215    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.331 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          2.972     6.303    <hidden>
    SLICE_X10Y6          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.841     3.057    <hidden>
    SLICE_X10Y6          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.083ns (22.320%)  route 0.289ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.886ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.971ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.628     1.779    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.862 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          0.289     2.150    <hidden>
    SLICE_X34Y10         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.766     1.953    <hidden>
    SLICE_X34Y10         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.083ns (22.320%)  route 0.289ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.886ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.971ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.628     1.779    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.862 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          0.289     2.150    <hidden>
    SLICE_X34Y10         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.766     1.953    <hidden>
    SLICE_X34Y10         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.083ns (22.320%)  route 0.289ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.886ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.971ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.628     1.779    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.862 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          0.289     2.150    <hidden>
    SLICE_X34Y10         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.766     1.953    <hidden>
    SLICE_X34Y10         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.083ns (22.201%)  route 0.291ns (77.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.886ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.971ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.628     1.779    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.862 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          0.291     2.152    <hidden>
    SLICE_X27Y24         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.746     1.933    <hidden>
    SLICE_X27Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.083ns (22.201%)  route 0.291ns (77.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.886ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.971ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.628     1.779    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.862 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          0.291     2.152    <hidden>
    SLICE_X27Y24         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.746     1.933    <hidden>
    SLICE_X27Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.083ns (22.201%)  route 0.291ns (77.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.628ns (routing 0.886ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.971ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.628     1.779    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X25Y0          FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.862 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=78, routed)          0.291     2.152    <hidden>
    SLICE_X27Y24         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.746     1.933    <hidden>
    SLICE_X27Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.084ns (28.841%)  route 0.207ns (71.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.971ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.751     1.902    system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y173         FDRE                                         r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          0.207     2.193    <hidden>
    SLICE_X1Y145         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.910     2.097    <hidden>
    SLICE_X1Y145         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.084ns (28.841%)  route 0.207ns (71.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.971ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.751     1.902    system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y173         FDRE                                         r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          0.207     2.193    <hidden>
    SLICE_X1Y145         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.910     2.097    <hidden>
    SLICE_X1Y145         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.084ns (28.841%)  route 0.207ns (71.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.971ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.751     1.902    system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y173         FDRE                                         r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          0.207     2.193    <hidden>
    SLICE_X1Y145         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.910     2.097    <hidden>
    SLICE_X1Y145         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.084ns (25.833%)  route 0.241ns (74.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.971ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.751     1.902    system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y173         FDRE                                         r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          0.241     2.227    <hidden>
    SLICE_X1Y142         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.913     2.100    <hidden>
    SLICE_X1Y142         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          6976 Endpoints
Min Delay          6976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 1.643ns (34.868%)  route 3.069ns (65.132%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.769ns (routing 1.450ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y2        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y2        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[20])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X11Y2        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     0.932 f  <hidden>
                         net (fo=18, routed)          1.750     2.682    system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/P[2]
    SLICE_X46Y3          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     2.818 f  system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/r_result_39[13]_i_7/O
                         net (fo=1, routed)           0.491     3.309    system_i/Top_0/inst/rope/add/pipe1/r_result_39[11]_i_3_0
    SLICE_X49Y3          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.530 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_5/O
                         net (fo=3, routed)           0.454     3.984    system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_5_n_0
    SLICE_X48Y1          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     4.121 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[11]_i_3/O
                         net (fo=1, routed)           0.348     4.469    system_i/Top_0/inst/rope/add/pipe1/r_result_39[11]_i_3_n_0
    SLICE_X48Y1          LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     4.686 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[11]_i_1/O
                         net (fo=1, routed)           0.026     4.712    system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[15]_1[11]
    SLICE_X48Y1          FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.769     2.985    system_i/Top_0/inst/rope/add/pipe2/clock
    SLICE_X48Y1          FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[11]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.558ns (33.891%)  route 3.039ns (66.109%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.769ns (routing 1.450ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y2        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y2        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[20])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X11Y2        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     0.932 f  <hidden>
                         net (fo=18, routed)          1.750     2.682    system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/P[2]
    SLICE_X46Y3          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     2.818 f  system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/r_result_39[13]_i_7/O
                         net (fo=1, routed)           0.491     3.309    system_i/Top_0/inst/rope/add/pipe1/r_result_39[11]_i_3_0
    SLICE_X49Y3          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.530 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_5/O
                         net (fo=3, routed)           0.104     3.634    system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.716 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_3/O
                         net (fo=1, routed)           0.625     4.341    system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_3_n_0
    SLICE_X48Y2          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.187     4.528 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_1/O
                         net (fo=1, routed)           0.069     4.597    system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[15]_1[13]
    SLICE_X48Y2          FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.769     2.985    system_i/Top_0/inst/rope/add/pipe2/clock
    SLICE_X48Y2          FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[13]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 1.683ns (37.295%)  route 2.830ns (62.705%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.779ns (routing 1.450ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y41        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X6Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[19])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X6Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.146     0.932 f  <hidden>
                         net (fo=16, routed)          0.898     1.830    system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/P[1]
    SLICE_X29Y103        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.015 f  system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/r_result_13[13]_i_7/O
                         net (fo=1, routed)           1.530     3.545    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[11]_i_3_0
    SLICE_X51Y104        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152     3.697 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_5/O
                         net (fo=3, routed)           0.276     3.973    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_5_n_0
    SLICE_X52Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     4.200 r  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[12]_i_3__0/O
                         net (fo=1, routed)           0.057     4.257    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[12]_i_3__0_n_0
    SLICE_X52Y106        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.187     4.444 r  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[12]_i_1__0/O
                         net (fo=1, routed)           0.069     4.513    system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[15]_2[12]
    SLICE_X52Y106        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.779     2.995    system_i/Top_0/inst/norm/acc/pipe2/clock
    SLICE_X52Y106        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/mul1/pipe2/r_result_35_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.388ns (30.996%)  route 3.090ns (69.004%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.793ns (routing 1.450ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y11       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[21])
                                                      0.786     0.786 f  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X11Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.146     0.932 r  <hidden>
                         net (fo=20, routed)          0.757     1.689    system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/P[1]
    SLICE_X49Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     1.770 f  system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/r_result_35[10]_i_2__1/O
                         net (fo=2, routed)           0.159     1.929    system_i/Top_0/inst/rope/mul1/pipe1/r_result_35_reg[10]
    SLICE_X50Y26         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.151     2.080 r  system_i/Top_0/inst/rope/mul1/pipe1/r_result_35[12]_i_2__1/O
                         net (fo=1, routed)           2.147     4.227    system_i/Top_0/inst/rope/mul1/pipe1/r_result_35[12]_i_2__1_n_0
    SLICE_X44Y187        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.224     4.451 r  system_i/Top_0/inst/rope/mul1/pipe1/r_result_35[12]_i_1__1/O
                         net (fo=1, routed)           0.027     4.478    system_i/Top_0/inst/rope/mul1/pipe2/r_result_35_reg[15]_2[12]
    SLICE_X44Y187        FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_35_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.793     3.009    system_i/Top_0/inst/rope/mul1/pipe2/clock
    SLICE_X44Y187        FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_35_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.683ns (37.755%)  route 2.775ns (62.245%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.778ns (routing 1.450ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y41        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X6Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[19])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X6Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.146     0.932 f  <hidden>
                         net (fo=16, routed)          0.898     1.830    system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/P[1]
    SLICE_X29Y103        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.015 f  system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/r_result_13[13]_i_7/O
                         net (fo=1, routed)           1.530     3.545    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[11]_i_3_0
    SLICE_X51Y104        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152     3.697 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_5/O
                         net (fo=3, routed)           0.221     3.918    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_5_n_0
    SLICE_X52Y104        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     4.145 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_3/O
                         net (fo=1, routed)           0.057     4.202    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_3_n_0
    SLICE_X52Y104        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.187     4.389 r  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_1__0/O
                         net (fo=1, routed)           0.069     4.458    system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[15]_2[13]
    SLICE_X52Y104        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.778     2.994    system_i/Top_0/inst/norm/acc/pipe2/clock
    SLICE_X52Y104        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[13]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/acc/pipe2/r_result_18_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 1.680ns (37.965%)  route 2.745ns (62.035%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.779ns (routing 1.450ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y45       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y45       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[19])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X11Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.146     0.932 f  <hidden>
                         net (fo=16, routed)          0.376     1.308    system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/P[1]
    SLICE_X40Y116        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     1.528 f  system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/r_result_18[13]_i_7/O
                         net (fo=1, routed)           1.610     3.138    system_i/Top_0/inst/norm/acc/pipe1/r_result_18[11]_i_3_0
    SLICE_X42Y136        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     3.357 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_18[13]_i_5/O
                         net (fo=3, routed)           0.497     3.854    system_i/Top_0/inst/norm/acc/pipe1/r_result_18[13]_i_5_n_0
    SLICE_X45Y137        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     4.080 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_18[11]_i_3/O
                         net (fo=1, routed)           0.192     4.272    system_i/Top_0/inst/norm/acc/pipe1/r_result_18[11]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.355 r  system_i/Top_0/inst/norm/acc/pipe1/r_result_18[11]_i_1__0/O
                         net (fo=1, routed)           0.070     4.425    system_i/Top_0/inst/norm/acc/pipe2/r_result_18_reg[15]_2[11]
    SLICE_X44Y137        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_18_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.779     2.995    system_i/Top_0/inst/norm/acc/pipe2/clock
    SLICE_X44Y137        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_18_reg[11]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 1.506ns (34.294%)  route 2.885ns (65.706%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.769ns (routing 1.450ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y2        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y2        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[20])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X11Y2        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     0.932 f  <hidden>
                         net (fo=18, routed)          1.750     2.682    system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/P[2]
    SLICE_X46Y3          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     2.818 f  system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/r_result_39[13]_i_7/O
                         net (fo=1, routed)           0.491     3.309    system_i/Top_0/inst/rope/add/pipe1/r_result_39[11]_i_3_0
    SLICE_X49Y3          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.530 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_5/O
                         net (fo=3, routed)           0.113     3.643    system_i/Top_0/inst/rope/add/pipe1/r_result_39[13]_i_5_n_0
    SLICE_X49Y1          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     3.724 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[12]_i_3/O
                         net (fo=1, routed)           0.462     4.186    system_i/Top_0/inst/rope/add/pipe1/r_result_39[12]_i_3_n_0
    SLICE_X48Y1          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.136     4.322 r  system_i/Top_0/inst/rope/add/pipe1/r_result_39[12]_i_1/O
                         net (fo=1, routed)           0.069     4.391    system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[15]_1[12]
    SLICE_X48Y1          FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.769     2.985    system_i/Top_0/inst/rope/add/pipe2/clock
    SLICE_X48Y1          FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_39_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/acc/pipe2/r_result_16_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.454ns (33.143%)  route 2.933ns (66.857%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y46       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[18])
                                                      0.786     0.786 f  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.146     0.932 r  <hidden>
                         net (fo=14, routed)          1.416     2.348    system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/P[0]
    SLICE_X48Y118        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     2.429 f  system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/r_result_16[13]_i_7/O
                         net (fo=1, routed)           0.457     2.886    system_i/Top_0/inst/norm/acc/pipe1/r_result_16[11]_i_3_0
    SLICE_X49Y120        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.019 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_16[13]_i_5/O
                         net (fo=3, routed)           0.512     3.531    system_i/Top_0/inst/norm/acc/pipe1/r_result_16[13]_i_5_n_0
    SLICE_X48Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     3.758 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_16[11]_i_3/O
                         net (fo=1, routed)           0.479     4.237    system_i/Top_0/inst/norm/acc/pipe1/r_result_16[11]_i_3_n_0
    SLICE_X49Y121        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     4.318 r  system_i/Top_0/inst/norm/acc/pipe1/r_result_16[11]_i_1__0/O
                         net (fo=1, routed)           0.069     4.387    system_i/Top_0/inst/norm/acc/pipe2/r_result_16_reg[15]_2[11]
    SLICE_X49Y121        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_16_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.827     3.043    system_i/Top_0/inst/norm/acc/pipe2/clock
    SLICE_X49Y121        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_16_reg[11]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.409ns (32.378%)  route 2.943ns (67.622%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.783ns (routing 1.450ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y41        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X6Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[19])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X6Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.146     0.932 f  <hidden>
                         net (fo=16, routed)          0.898     1.830    system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/P[1]
    SLICE_X29Y103        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.015 f  system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/r_result_13[13]_i_7/O
                         net (fo=1, routed)           1.530     3.545    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[11]_i_3_0
    SLICE_X51Y104        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152     3.697 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_5/O
                         net (fo=3, routed)           0.250     3.947    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[13]_i_5_n_0
    SLICE_X52Y105        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.005 f  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[11]_i_3/O
                         net (fo=1, routed)           0.184     4.189    system_i/Top_0/inst/norm/acc/pipe1/r_result_13[11]_i_3_n_0
    SLICE_X53Y105        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.271 r  system_i/Top_0/inst/norm/acc/pipe1/r_result_13[11]_i_1__0/O
                         net (fo=1, routed)           0.081     4.352    system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[15]_2[11]
    SLICE_X53Y105        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.783     2.999    system_i/Top_0/inst/norm/acc/pipe2/clock
    SLICE_X53Y105        FDRE                                         r  system_i/Top_0/inst/norm/acc/pipe2/r_result_13_reg[11]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/add/pipe2/r_result_21_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 1.575ns (36.372%)  route 2.755ns (63.628%))
  Logic Levels:           6  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.682ns (routing 1.450ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y87        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X7Y87        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[20])
                                                      0.786     0.786 r  <hidden>
                         net (fo=1, routed)           0.000     0.786    <hidden>
    DSP48E2_X7Y87        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     0.932 f  <hidden>
                         net (fo=18, routed)          1.935     2.867    system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/P[2]
    SLICE_X26Y218        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     3.052 f  system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/r_result_21[13]_i_6__0/O
                         net (fo=2, routed)           0.378     3.430    system_i/Top_0/inst/rope/add/pipe1/r_result_21[12]_i_3__0_1
    SLICE_X24Y219        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     3.514 r  system_i/Top_0/inst/rope/add/pipe1/r_result_21[12]_i_4__0/O
                         net (fo=1, routed)           0.301     3.815    system_i/Top_0/inst/rope/add/pipe1/r_result_21[12]_i_4__0_n_0
    SLICE_X25Y218        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     4.001 r  system_i/Top_0/inst/rope/add/pipe1/r_result_21[12]_i_3__0/O
                         net (fo=1, routed)           0.060     4.061    system_i/Top_0/inst/rope/add/pipe1/r_result_21[12]_i_3__0_n_0
    SLICE_X25Y218        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.188     4.249 r  system_i/Top_0/inst/rope/add/pipe1/r_result_21[12]_i_1__4/O
                         net (fo=1, routed)           0.081     4.330    system_i/Top_0/inst/rope/add/pipe2/r_result_21_reg[15]_1[12]
    SLICE_X25Y218        FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_21_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      2.682     2.898    system_i/Top_0/inst/rope/add/pipe2/clock
    SLICE_X25Y218        FDRE                                         r  system_i/Top_0/inst/rope/add/pipe2/r_result_21_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/dequantize/core/pipe2/r_result_19_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.170ns (71.323%)  route 0.068ns (28.677%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.855ns (routing 0.971ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y76       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[19])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X11Y76       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.060     0.207    system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/comp_dsp_mul_add_19_out[19]
    SLICE_X42Y192        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.023     0.230 r  system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/r_result_19[8]_i_1__4/O
                         net (fo=1, routed)           0.008     0.238    system_i/Top_0/inst/dequantize/core/pipe2/r_result_19_reg[15]_1[8]
    SLICE_X42Y192        FDRE                                         r  system_i/Top_0/inst/dequantize/core/pipe2/r_result_19_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.855     2.042    system_i/Top_0/inst/dequantize/core/pipe2/clock
    SLICE_X42Y192        FDRE                                         r  system_i/Top_0/inst/dequantize/core/pipe2/r_result_19_reg[8]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.168ns (69.221%)  route 0.075ns (30.779%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.753ns (routing 0.971ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y12        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[11])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.057     0.204    system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5_out[11]
    SLICE_X30Y31         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.021     0.225 r  system_i/Top_0/inst/norm/square/r_result_5[0]_i_1/O
                         net (fo=1, routed)           0.018     0.243    system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[14]_1[0]
    SLICE_X30Y31         FDRE                                         r  system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.753     1.940    system_i/Top_0/inst/norm/square/pipe2/clock
    SLICE_X30Y31         FDRE                                         r  system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/mul1/pipe2/r_result_54_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.168ns (69.108%)  route 0.075ns (30.891%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.794ns (routing 0.971ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y84       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[11])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X11Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.057     0.204    system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/comp_dsp_mul_add_54_out[11]
    SLICE_X39Y211        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     0.225 r  system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/r_result_54[1]_i_1__1/O
                         net (fo=1, routed)           0.018     0.243    system_i/Top_0/inst/rope/mul1/pipe2/r_result_54_reg[15]_2[1]
    SLICE_X39Y211        FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_54_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.794     1.981    system_i/Top_0/inst/rope/mul1/pipe2/clock
    SLICE_X39Y211        FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_54_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.167ns (68.625%)  route 0.076ns (31.375%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.971ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y12        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[13])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.058     0.205    system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5_out[13]
    SLICE_X30Y31         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.225 r  system_i/Top_0/inst/norm/square/r_result_5[3]_i_1/O
                         net (fo=1, routed)           0.018     0.243    system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[14]_1[3]
    SLICE_X30Y31         FDRE                                         r  system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.757     1.944    system_i/Top_0/inst/norm/square/pipe2/clock
    SLICE_X30Y31         FDRE                                         r  system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[3]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/sumsquare/pipe2/r_result_21_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.167ns (68.379%)  route 0.077ns (31.621%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y23        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X0Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[16])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X0Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.059     0.206    system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/comp_dsp_mul_add_21_out[16]
    SLICE_X0Y56          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.020     0.226 r  system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/r_result_21[5]_i_1__2/O
                         net (fo=1, routed)           0.018     0.244    system_i/Top_0/inst/norm/sumsquare/pipe2/r_result_21_reg[14]_0[4]
    SLICE_X0Y56          FDRE                                         r  system_i/Top_0/inst/norm/sumsquare/pipe2/r_result_21_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.889     2.076    system_i/Top_0/inst/norm/sumsquare/pipe2/clock
    SLICE_X0Y56          FDRE                                         r  system_i/Top_0/inst/norm/sumsquare/pipe2/r_result_21_reg[5]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_13_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.167ns (68.379%)  route 0.077ns (31.621%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.867ns (routing 0.971ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y24       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X12Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[16])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X12Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.059     0.206    system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/comp_dsp_mul_add_13_out[16]
    SLICE_X52Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.020     0.226 r  system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/r_result_13[5]_i_1__8/O
                         net (fo=1, routed)           0.018     0.244    system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_13_reg[15]_1[5]
    SLICE_X52Y61         FDRE                                         r  system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_13_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.867     2.054    system_i/Top_0/inst/scaleMul1/core/pipe2/clock
    SLICE_X52Y61         FDRE                                         r  system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_13_reg[5]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/rope/mul1/pipe2/r_result_55_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.167ns (68.344%)  route 0.077ns (31.656%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.803ns (routing 0.971ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y86       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[16])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X11Y86       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.059     0.206    system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/comp_dsp_mul_add_55_out[16]
    SLICE_X39Y216        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.020     0.226 r  system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/r_result_55[5]_i_1__1/O
                         net (fo=1, routed)           0.018     0.244    system_i/Top_0/inst/rope/mul1/pipe2/r_result_55_reg[15]_2[5]
    SLICE_X39Y216        FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_55_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.803     1.990    system_i/Top_0/inst/rope/mul1/pipe2/clock
    SLICE_X39Y216        FDRE                                         r  system_i/Top_0/inst/rope/mul1/pipe2/r_result_55_reg[5]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.168ns (68.473%)  route 0.077ns (31.527%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.971ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y12        DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[13])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.058     0.205    system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5_out[13]
    SLICE_X30Y31         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     0.226 r  system_i/Top_0/inst/norm/square/r_result_5[2]_i_1/O
                         net (fo=1, routed)           0.019     0.245    system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[14]_1[2]
    SLICE_X30Y31         FDRE                                         r  system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.757     1.944    system_i/Top_0/inst/norm/square/pipe2/clock
    SLICE_X30Y31         FDRE                                         r  system_i/Top_0/inst/norm/square/pipe2/r_result_5_reg[2]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.167ns (68.065%)  route 0.078ns (31.935%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.810ns (routing 0.971ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y32       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y32       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[13])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X11Y32       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.060     0.207    system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/comp_dsp_mul_add_11_out[13]
    SLICE_X42Y81         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.020     0.227 r  system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/r_result_11[3]_i_1__7/O
                         net (fo=1, routed)           0.018     0.245    system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_11_reg[15]_1[3]
    SLICE_X42Y81         FDRE                                         r  system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.810     1.997    system_i/Top_0/inst/scaleMul1/core/pipe2/clock
    SLICE_X42Y81         FDRE                                         r  system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_11_reg[3]/C

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.168ns (68.473%)  route 0.077ns (31.527%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.803ns (routing 0.971ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y82       DSP_C_DATA                   0.000     0.000 r  <hidden>
                         net (fo=2, routed)           0.000     0.000    <hidden>
    DSP48E2_X11Y82       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[17])
                                                      0.114     0.114 f  <hidden>
                         net (fo=1, routed)           0.000     0.114    <hidden>
    DSP48E2_X11Y82       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.033     0.147 r  <hidden>
                         net (fo=2, routed)           0.058     0.205    system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/comp_dsp_mul_add_23_out[17]
    SLICE_X39Y206        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     0.226 r  system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/r_result_23[6]_i_1__7/O
                         net (fo=1, routed)           0.019     0.245    system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_23_reg[15]_1[6]
    SLICE_X39Y206        FDRE                                         r  system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=119833, routed)      1.803     1.990    system_i/Top_0/inst/scaleMul1/core/pipe2/clock
    SLICE_X39Y206        FDRE                                         r  system_i/Top_0/inst/scaleMul1/core/pipe2/r_result_23_reg[6]/C





