|i281_CPU
Board_Clock => Board_Clock.IN1
Direct_Video_Map => Video_Map.IN2
Register_View => Register_View.IN1
Auto_Clock => ~NO_FANOUT~
Turbo_Mode => SYNTHESIZED_WIRE_6.IN1
Manual_Clock => DFF_inst13.DATAIN
Reset_In => ~NO_FANOUT~
Switch_Input[0] => Switch_Input[0].IN2
Switch_Input[1] => Switch_Input[1].IN2
Switch_Input[2] => Switch_Input[2].IN2
Switch_Input[3] => Switch_Input[3].IN2
Switch_Input[4] => Switch_Input[4].IN2
Switch_Input[5] => Switch_Input[5].IN2
Switch_Input[6] => Switch_Input[6].IN2
Switch_Input[7] => Switch_Input[7].IN2
Switch_Input[8] => Switch_Input[8].IN1
Switch_Input[9] => Switch_Input[9].IN1
Switch_Input[10] => Switch_Input[10].IN1
Switch_Input[11] => Switch_Input[11].IN1
Switch_Input[12] => Switch_Input[12].IN1
Switch_Input[13] => Switch_Input[13].IN1
Switch_Input[14] => Switch_Input[14].IN1
Switch_Input[15] => Switch_Input[15].IN1
pin_name1 << PC_Output[0].DB_MAX_OUTPUT_PORT_TYPE
pin_name2 << PC_Output[1].DB_MAX_OUTPUT_PORT_TYPE
pin_name3 << PC_Output[2].DB_MAX_OUTPUT_PORT_TYPE
pin_name4 << PC_Output[3].DB_MAX_OUTPUT_PORT_TYPE
pin_name5 << PC_Output[4].DB_MAX_OUTPUT_PORT_TYPE
pin_name6 << PC_Output[5].DB_MAX_OUTPUT_PORT_TYPE
REG2_ZERO << IMEM_OUTPUT[8].DB_MAX_OUTPUT_PORT_TYPE
REG2_ONE << IMEM_OUTPUT[9].DB_MAX_OUTPUT_PORT_TYPE
REG1_ZERO << IMEM_OUTPUT[10].DB_MAX_OUTPUT_PORT_TYPE
REG1_ONE << IMEM_OUTPUT[11].DB_MAX_OUTPUT_PORT_TYPE
Negative_Flag << SYNTHESIZED_WIRE_24.DB_MAX_OUTPUT_PORT_TYPE
Zero_Flag << SYNTHESIZED_WIRE_40.DB_MAX_OUTPUT_PORT_TYPE
Carry_Flag << SYNTHESIZED_WIRE_45.DB_MAX_OUTPUT_PORT_TYPE
OverFlow_Flag << SYNTHESIZED_WIRE_21.DB_MAX_OUTPUT_PORT_TYPE
OPCODE0 << IMEM_OUTPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OPCODE1 << IMEM_OUTPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OPCODE2 << IMEM_OUTPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OPCODE3 << IMEM_OUTPUT[15].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL0 << IMEM_OUTPUT[0].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL1 << IMEM_OUTPUT[1].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL2 << IMEM_OUTPUT[2].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL3 << IMEM_OUTPUT[3].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL4 << IMEM_OUTPUT[4].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL5 << IMEM_OUTPUT[5].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL6 << IMEM_OUTPUT[6].DB_MAX_OUTPUT_PORT_TYPE
IMMEDVAL7 << IMEM_OUTPUT[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_SegOut0[0] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut0[1] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut0[2] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut0[3] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut0[4] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut0[5] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut0[6] << Video_Card:b2v_inst7.Video_Output0
Seven_SegOut1[0] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut1[1] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut1[2] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut1[3] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut1[4] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut1[5] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut1[6] << Video_Card:b2v_inst7.Video_Output1
Seven_SegOut2[0] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut2[1] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut2[2] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut2[3] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut2[4] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut2[5] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut2[6] << Video_Card:b2v_inst7.Video_Output2
Seven_SegOut3[0] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut3[1] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut3[2] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut3[3] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut3[4] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut3[5] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut3[6] << Video_Card:b2v_inst7.Video_Output3
Seven_SegOut4[0] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut4[1] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut4[2] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut4[3] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut4[4] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut4[5] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut4[6] << Video_Card:b2v_inst7.Video_Output4
Seven_SegOut5[0] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut5[1] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut5[2] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut5[3] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut5[4] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut5[5] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut5[6] << Video_Card:b2v_inst7.Video_Output5
Seven_SegOut6[0] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut6[1] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut6[2] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut6[3] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut6[4] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut6[5] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut6[6] << Video_Card:b2v_inst7.Video_Output6
Seven_SegOut7[0] << Video_Card:b2v_inst7.Video_Output7
Seven_SegOut7[1] << Video_Card:b2v_inst7.Video_Output7
Seven_SegOut7[2] << Video_Card:b2v_inst7.Video_Output7
Seven_SegOut7[3] << Video_Card:b2v_inst7.Video_Output7
Seven_SegOut7[4] << Video_Card:b2v_inst7.Video_Output7
Seven_SegOut7[5] << Video_Card:b2v_inst7.Video_Output7
Seven_SegOut7[6] << Video_Card:b2v_inst7.Video_Output7


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_RESULT_Multiplexer|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_ALU_Source_Multiplexer|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_DMEM_Input_Multiplexer|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst
Reset => Reset.IN4
Clock => Clock.IN4
Write_Enable => Write_Enable.IN1
Read_Port0_Select[0] => Read_Port0_Select[0].IN1
Read_Port0_Select[1] => Read_Port0_Select[1].IN1
Read_Port1_Select[0] => Read_Port1_Select[0].IN1
Read_Port1_Select[1] => Read_Port1_Select[1].IN1
REG_INPUT[0] => REG_INPUT[0].IN4
REG_INPUT[1] => REG_INPUT[1].IN4
REG_INPUT[2] => REG_INPUT[2].IN4
REG_INPUT[3] => REG_INPUT[3].IN4
REG_INPUT[4] => REG_INPUT[4].IN4
REG_INPUT[5] => REG_INPUT[5].IN4
REG_INPUT[6] => REG_INPUT[6].IN4
REG_INPUT[7] => REG_INPUT[7].IN4
Write_Select[0] => Write_Select[0].IN1
Write_Select[1] => Write_Select[1].IN1
Reg_A[0] <= SYNTHESIZED_WIRE_8[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[1] <= SYNTHESIZED_WIRE_8[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[2] <= SYNTHESIZED_WIRE_8[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[3] <= SYNTHESIZED_WIRE_8[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[4] <= SYNTHESIZED_WIRE_8[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[5] <= SYNTHESIZED_WIRE_8[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[6] <= SYNTHESIZED_WIRE_8[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_A[7] <= SYNTHESIZED_WIRE_8[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[0] <= SYNTHESIZED_WIRE_9[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[1] <= SYNTHESIZED_WIRE_9[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[2] <= SYNTHESIZED_WIRE_9[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[3] <= SYNTHESIZED_WIRE_9[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[4] <= SYNTHESIZED_WIRE_9[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[5] <= SYNTHESIZED_WIRE_9[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[6] <= SYNTHESIZED_WIRE_9[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_B[7] <= SYNTHESIZED_WIRE_9[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[0] <= SYNTHESIZED_WIRE_10[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[1] <= SYNTHESIZED_WIRE_10[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[2] <= SYNTHESIZED_WIRE_10[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[3] <= SYNTHESIZED_WIRE_10[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[4] <= SYNTHESIZED_WIRE_10[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[5] <= SYNTHESIZED_WIRE_10[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[6] <= SYNTHESIZED_WIRE_10[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_C[7] <= SYNTHESIZED_WIRE_10[7].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[0] <= SYNTHESIZED_WIRE_11[0].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[1] <= SYNTHESIZED_WIRE_11[1].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[2] <= SYNTHESIZED_WIRE_11[2].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[3] <= SYNTHESIZED_WIRE_11[3].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[4] <= SYNTHESIZED_WIRE_11[4].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[5] <= SYNTHESIZED_WIRE_11[5].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[6] <= SYNTHESIZED_WIRE_11[6].DB_MAX_OUTPUT_PORT_TYPE
Reg_D[7] <= SYNTHESIZED_WIRE_11[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT0[0] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[1] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[2] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[3] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[4] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[5] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[6] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT0[7] <= 8wide4to1BusMUX:b2v_inst5.muxresult
REG_OUTPUT1[0] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[1] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[2] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[3] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[4] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[5] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[6] <= 8wide4to1BusMUX:b2v_inst6.muxresult
REG_OUTPUT1[7] <= 8wide4to1BusMUX:b2v_inst6.muxresult


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_A|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_B|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_C|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|Registers8bit:b2v_D|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|2BitDecoderWithEnable:b2v_inst
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_5.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_3.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_4.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_2.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_5.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_4.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_3.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_2.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5
Control[0] => Control[0].IN2
Control[1] => Control[1].IN1
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
muxresult[0] <= 8WidWideBusMux:b2v_inst6.result
muxresult[1] <= 8WidWideBusMux:b2v_inst6.result
muxresult[2] <= 8WidWideBusMux:b2v_inst6.result
muxresult[3] <= 8WidWideBusMux:b2v_inst6.result
muxresult[4] <= 8WidWideBusMux:b2v_inst6.result
muxresult[5] <= 8WidWideBusMux:b2v_inst6.result
muxresult[6] <= 8WidWideBusMux:b2v_inst6.result
muxresult[7] <= 8WidWideBusMux:b2v_inst6.result


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst5|8WidWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6
Control[0] => Control[0].IN2
Control[1] => Control[1].IN1
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
muxresult[0] <= 8WidWideBusMux:b2v_inst6.result
muxresult[1] <= 8WidWideBusMux:b2v_inst6.result
muxresult[2] <= 8WidWideBusMux:b2v_inst6.result
muxresult[3] <= 8WidWideBusMux:b2v_inst6.result
muxresult[4] <= 8WidWideBusMux:b2v_inst6.result
muxresult[5] <= 8WidWideBusMux:b2v_inst6.result
muxresult[6] <= 8WidWideBusMux:b2v_inst6.result
muxresult[7] <= 8WidWideBusMux:b2v_inst6.result


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|4x8BitRegisters:b2v_inst|8wide4to1BusMUX:b2v_inst6|8WidWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:b2v_inst1
DEC_INPUT[0] => DEC_Input_Split[0].IN3
DEC_INPUT[1] => DEC_Input_Split[1].IN2
DEC_INPUT[2] => X[0].DATAIN
DEC_INPUT[3] => X[1].DATAIN
DEC_INPUT[4] => DEC_Input_Split[4].IN1
DEC_INPUT[5] => DEC_Input_Split[5].IN1
DEC_INPUT[6] => DEC_Input_Split[6].IN1
DEC_INPUT[7] => DEC_Input_Split[7].IN1
ADD <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
ADDI <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
SUB <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
LOAD <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
NOOP <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
LOADF <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
STORE <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
STOREF <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
INPUTC <= 2to4DecoderWithEnable:b2v_inst5.Decoder_Output
INPUTD <= 2to4DecoderWithEnable:b2v_inst5.Decoder_Output
INPUTDF <= 2to4DecoderWithEnable:b2v_inst5.Decoder_Output
SHIFTL <= 1to2DecoderWithEnable:b2v_inst6.Decoder_Output
SHIFTR <= 1to2DecoderWithEnable:b2v_inst6.Decoder_Output
INPUTCF <= 2to4DecoderWithEnable:b2v_inst5.Decoder_Output
JUMP <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
CMP <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
BRE_BRZ <= 2to4DecoderWithEnable:b2v_inst7.Decoder_Output
BRNE_BRNZ <= 2to4DecoderWithEnable:b2v_inst7.Decoder_Output
BRG <= 2to4DecoderWithEnable:b2v_inst7.Decoder_Output
BRGE <= 2to4DecoderWithEnable:b2v_inst7.Decoder_Output
MOVE <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
SUBI <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
LOADI_LOADP <= 4to16DecoderWithEnable:b2v_inst2.Decoder_Output
X[0] <= DEC_INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= DEC_INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= DEC_Input_Split[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= DEC_Input_Split[1].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:b2v_inst1|4to16DecoderWithEnable:b2v_inst2
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_83.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_81.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_72.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_80.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_73.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_86.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_87.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_74.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_75.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_77.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_78.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_79.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:b2v_inst1|2to4DecoderWithEnable:b2v_inst5
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_5.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_3.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_4.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_2.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_5.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_4.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_3.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_2.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:b2v_inst1|1to2DecoderWithEnable:b2v_inst6
Enable => Decoder_OUT.IN0
Enable => Decoder_OUT.IN0
Decoder_Input => Decoder_OUT.IN1
Decoder_Input => Decoder_OUT.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Opcode_Decoder:b2v_inst1|2to4DecoderWithEnable:b2v_inst7
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_5.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_3.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_4.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_2.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_5.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_4.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_3.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_2.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Block3:b2v_inst151
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17
Reset => PC_Output_ALTERA_SYNTHESIZED[0].ACLR
Reset => PC_Output_ALTERA_SYNTHESIZED[1].ACLR
Reset => PC_Output_ALTERA_SYNTHESIZED[2].ACLR
Reset => PC_Output_ALTERA_SYNTHESIZED[3].ACLR
Reset => PC_Output_ALTERA_SYNTHESIZED[4].ACLR
Reset => PC_Output_ALTERA_SYNTHESIZED[5].ACLR
Clock => PC_Output_ALTERA_SYNTHESIZED[5].CLK
Clock => PC_Output_ALTERA_SYNTHESIZED[4].CLK
Clock => PC_Output_ALTERA_SYNTHESIZED[3].CLK
Clock => PC_Output_ALTERA_SYNTHESIZED[2].CLK
Clock => PC_Output_ALTERA_SYNTHESIZED[1].CLK
Clock => PC_Output_ALTERA_SYNTHESIZED[0].CLK
Control => Control.IN6
PC_Input[0] => PC_Input[0].IN1
PC_Input[1] => PC_Input[1].IN1
PC_Input[2] => PC_Input[2].IN1
PC_Input[3] => PC_Input[3].IN1
PC_Input[4] => PC_Input[4].IN1
PC_Input[5] => PC_Input[5].IN1
PC_Output[0] <= PC_Output_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[1] <= PC_Output_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[2] <= PC_Output_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[3] <= PC_Output_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[4] <= PC_Output_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
PC_Output[5] <= PC_Output_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17|Block3:b2v_inst1
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ProgramCounter:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22
IMEM_WRITE_ENABLE => IMEM_WRITE_ENABLE.IN1
Clock => Clock.IN4
Reset => Reset.IN4
IMEM_INPUT[0] => IMEM_INPUT[0].IN4
IMEM_INPUT[1] => IMEM_INPUT[1].IN4
IMEM_INPUT[2] => IMEM_INPUT[2].IN4
IMEM_INPUT[3] => IMEM_INPUT[3].IN4
IMEM_INPUT[4] => IMEM_INPUT[4].IN4
IMEM_INPUT[5] => IMEM_INPUT[5].IN4
IMEM_INPUT[6] => IMEM_INPUT[6].IN4
IMEM_INPUT[7] => IMEM_INPUT[7].IN4
IMEM_INPUT[8] => IMEM_INPUT[8].IN4
IMEM_INPUT[9] => IMEM_INPUT[9].IN4
IMEM_INPUT[10] => IMEM_INPUT[10].IN4
IMEM_INPUT[11] => IMEM_INPUT[11].IN4
IMEM_INPUT[12] => IMEM_INPUT[12].IN4
IMEM_INPUT[13] => IMEM_INPUT[13].IN4
IMEM_INPUT[14] => IMEM_INPUT[14].IN4
IMEM_INPUT[15] => IMEM_INPUT[15].IN4
IMEM_READ_SELECT[0] => IMEM_READ_SELECTA[0].IN4
IMEM_READ_SELECT[1] => IMEM_READ_SELECTA[1].IN4
IMEM_READ_SELECT[2] => IMEM_READ_SELECTA[2].IN4
IMEM_READ_SELECT[3] => IMEM_READ_SELECTA[3].IN4
IMEM_READ_SELECT[4] => IMEM_READ_SELECTA[4].IN1
IMEM_READ_SELECT[5] => IMEM_READ_SELECTA[5].IN1
IMEM_WRITE_SELECT[0] => IMEM_WRITE_SELECT[0].IN4
IMEM_WRITE_SELECT[1] => IMEM_WRITE_SELECT[1].IN4
IMEM_WRITE_SELECT[2] => IMEM_WRITE_SELECT[2].IN4
IMEM_WRITE_SELECT[3] => IMEM_WRITE_SELECT[3].IN4
IMEM_WRITE_SELECT[4] => IMEM_WRITE_SELECT[4].IN1
IMEM_WRITE_SELECT[5] => IMEM_WRITE_SELECT[5].IN1
IMEM_READ_OUTPUT[0] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[1] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[2] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[3] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[4] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[5] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[6] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[7] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[8] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[9] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[10] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[11] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[12] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[13] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[14] <= 16Wide4To1BusMux:b2v_inst252.muxresult
IMEM_READ_OUTPUT[15] <= 16Wide4To1BusMux:b2v_inst252.muxresult


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1
CLOCK => CLOCK.IN16
RESET => RESET.IN16
Write_Enable => Write_Enable.IN1
IMEM_INPUT[0] => Running[0].IN16
IMEM_INPUT[1] => Running[1].IN16
IMEM_INPUT[2] => Running[2].IN16
IMEM_INPUT[3] => Running[3].IN16
IMEM_INPUT[4] => Running[4].IN16
IMEM_INPUT[5] => Running[5].IN16
IMEM_INPUT[6] => Running[6].IN16
IMEM_INPUT[7] => Running[7].IN16
IMEM_INPUT[8] => Running[8].IN16
IMEM_INPUT[9] => Running[9].IN16
IMEM_INPUT[10] => Running[10].IN16
IMEM_INPUT[11] => Running[11].IN16
IMEM_INPUT[12] => Running[12].IN16
IMEM_INPUT[13] => Running[13].IN16
IMEM_INPUT[14] => Running[14].IN16
IMEM_INPUT[15] => Running[15].IN16
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_Output[0] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[1] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[2] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[3] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[4] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[5] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[6] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[7] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[8] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[9] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[10] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[11] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[12] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[13] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[14] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[15] <= C16to1BusMUX:b2v_inst35.muxresult


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|User_Code_High:b2v_inst
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <VCC>
b0I[3] <= <GND>
b0I[4] <= <VCC>
b0I[5] <= <VCC>
b0I[6] <= <VCC>
b0I[7] <= <VCC>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <GND>
b0I[13] <= <VCC>
b0I[14] <= <VCC>
b0I[15] <= <VCC>
b1I[0] <= <VCC>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <VCC>
b1I[13] <= <GND>
b1I[14] <= <VCC>
b1I[15] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <VCC>
b2I[2] <= <VCC>
b2I[3] <= <VCC>
b2I[4] <= <GND>
b2I[5] <= <VCC>
b2I[6] <= <VCC>
b2I[7] <= <VCC>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <GND>
b2I[11] <= <GND>
b2I[12] <= <GND>
b2I[13] <= <VCC>
b2I[14] <= <VCC>
b2I[15] <= <VCC>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <GND>
b3I[12] <= <GND>
b3I[13] <= <GND>
b3I[14] <= <GND>
b3I[15] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <GND>
b4I[12] <= <GND>
b4I[13] <= <GND>
b4I[14] <= <GND>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <GND>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <GND>
b5I[11] <= <GND>
b5I[12] <= <GND>
b5I[13] <= <GND>
b5I[14] <= <GND>
b5I[15] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <GND>
b6I[12] <= <GND>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <GND>
b7I[12] <= <GND>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <GND>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <GND>
b8I[11] <= <GND>
b8I[12] <= <GND>
b8I[13] <= <GND>
b8I[14] <= <GND>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <GND>
b9I[12] <= <GND>
b9I[13] <= <GND>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <GND>
b10I[11] <= <GND>
b10I[12] <= <GND>
b10I[13] <= <GND>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <GND>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <GND>
b12I[11] <= <GND>
b12I[12] <= <GND>
b12I[13] <= <GND>
b12I[14] <= <GND>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <GND>


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|ONES:b2v_inst1
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst22|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst23|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst24|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst25|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst26|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst27|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst28|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst29|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst30|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst31|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst32|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst33|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst34|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinputone[0] => muxinputone[0].IN1
muxinputone[1] => muxinputone[1].IN1
muxinputone[2] => muxinputone[2].IN1
muxinputone[3] => muxinputone[3].IN1
muxinputone[4] => muxinputone[4].IN1
muxinputone[5] => muxinputone[5].IN1
muxinputone[6] => muxinputone[6].IN1
muxinputone[7] => muxinputone[7].IN1
muxinputone[8] => muxinputone[8].IN1
muxinputone[9] => muxinputone[9].IN1
muxinputone[10] => muxinputone[10].IN1
muxinputone[11] => muxinputone[11].IN1
muxinputone[12] => muxinputone[12].IN1
muxinputone[13] => muxinputone[13].IN1
muxinputone[14] => muxinputone[14].IN1
muxinputone[15] => muxinputone[15].IN1
muxintput13[0] => muxintput13[0].IN1
muxintput13[1] => muxintput13[1].IN1
muxintput13[2] => muxintput13[2].IN1
muxintput13[3] => muxintput13[3].IN1
muxintput13[4] => muxintput13[4].IN1
muxintput13[5] => muxintput13[5].IN1
muxintput13[6] => muxintput13[6].IN1
muxintput13[7] => muxintput13[7].IN1
muxintput13[8] => muxintput13[8].IN1
muxintput13[9] => muxintput13[9].IN1
muxintput13[10] => muxintput13[10].IN1
muxintput13[11] => muxintput13[11].IN1
muxintput13[12] => muxintput13[12].IN1
muxintput13[13] => muxintput13[13].IN1
muxintput13[14] => muxintput13[14].IN1
muxintput13[15] => muxintput13[15].IN1
muxintput5[0] => muxintput5[0].IN1
muxintput5[1] => muxintput5[1].IN1
muxintput5[2] => muxintput5[2].IN1
muxintput5[3] => muxintput5[3].IN1
muxintput5[4] => muxintput5[4].IN1
muxintput5[5] => muxintput5[5].IN1
muxintput5[6] => muxintput5[6].IN1
muxintput5[7] => muxintput5[7].IN1
muxintput5[8] => muxintput5[8].IN1
muxintput5[9] => muxintput5[9].IN1
muxintput5[10] => muxintput5[10].IN1
muxintput5[11] => muxintput5[11].IN1
muxintput5[12] => muxintput5[12].IN1
muxintput5[13] => muxintput5[13].IN1
muxintput5[14] => muxintput5[14].IN1
muxintput5[15] => muxintput5[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= SixteenWideBusMux:b2v_inst10.result
muxresult[1] <= SixteenWideBusMux:b2v_inst10.result
muxresult[2] <= SixteenWideBusMux:b2v_inst10.result
muxresult[3] <= SixteenWideBusMux:b2v_inst10.result
muxresult[4] <= SixteenWideBusMux:b2v_inst10.result
muxresult[5] <= SixteenWideBusMux:b2v_inst10.result
muxresult[6] <= SixteenWideBusMux:b2v_inst10.result
muxresult[7] <= SixteenWideBusMux:b2v_inst10.result
muxresult[8] <= SixteenWideBusMux:b2v_inst10.result
muxresult[9] <= SixteenWideBusMux:b2v_inst10.result
muxresult[10] <= SixteenWideBusMux:b2v_inst10.result
muxresult[11] <= SixteenWideBusMux:b2v_inst10.result
muxresult[12] <= SixteenWideBusMux:b2v_inst10.result
muxresult[13] <= SixteenWideBusMux:b2v_inst10.result
muxresult[14] <= SixteenWideBusMux:b2v_inst10.result
muxresult[15] <= SixteenWideBusMux:b2v_inst10.result


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst36|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|4to16DecoderWithEnable:b2v_inst37
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_83.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_81.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_72.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_80.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_73.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_86.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_87.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_74.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_75.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_77.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_78.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_79.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst38|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|Registers16bit:b2v_inst41|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_high:b2v_inst1|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2
CLOCK => CLOCK.IN16
RESET => RESET.IN16
Write_Enable => Write_Enable.IN1
IMEM_INPUT[0] => Running[0].IN16
IMEM_INPUT[1] => Running[1].IN16
IMEM_INPUT[2] => Running[2].IN16
IMEM_INPUT[3] => Running[3].IN16
IMEM_INPUT[4] => Running[4].IN16
IMEM_INPUT[5] => Running[5].IN16
IMEM_INPUT[6] => Running[6].IN16
IMEM_INPUT[7] => Running[7].IN16
IMEM_INPUT[8] => Running[8].IN16
IMEM_INPUT[9] => Running[9].IN16
IMEM_INPUT[10] => Running[10].IN16
IMEM_INPUT[11] => Running[11].IN16
IMEM_INPUT[12] => Running[12].IN16
IMEM_INPUT[13] => Running[13].IN16
IMEM_INPUT[14] => Running[14].IN16
IMEM_INPUT[15] => Running[15].IN16
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_Output[0] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[1] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[2] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[3] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[4] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[5] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[6] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[7] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[8] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[9] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[10] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[11] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[12] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[13] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[14] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[15] <= C16to1BusMUX:b2v_inst35.muxresult


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|BIOS_Hardcoded_Low:b2v_inst
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <GND>
b0I[13] <= <GND>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <VCC>
b1I[2] <= <VCC>
b1I[3] <= <VCC>
b1I[4] <= <VCC>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <GND>
b1I[13] <= <VCC>
b1I[14] <= <VCC>
b1I[15] <= <VCC>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <GND>
b2I[11] <= <GND>
b2I[12] <= <GND>
b2I[13] <= <GND>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <GND>
b3I[12] <= <GND>
b3I[13] <= <GND>
b3I[14] <= <GND>
b3I[15] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <GND>
b4I[12] <= <GND>
b4I[13] <= <GND>
b4I[14] <= <GND>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <GND>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <GND>
b5I[11] <= <GND>
b5I[12] <= <GND>
b5I[13] <= <GND>
b5I[14] <= <GND>
b5I[15] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <GND>
b6I[12] <= <GND>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <GND>
b7I[12] <= <GND>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <GND>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <GND>
b8I[11] <= <GND>
b8I[12] <= <GND>
b8I[13] <= <GND>
b8I[14] <= <GND>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <GND>
b9I[12] <= <GND>
b9I[13] <= <GND>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <GND>
b10I[11] <= <GND>
b10I[12] <= <GND>
b10I[13] <= <GND>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <GND>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <GND>
b12I[11] <= <GND>
b12I[12] <= <GND>
b12I[13] <= <GND>
b12I[14] <= <GND>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <GND>


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|ONES:b2v_inst1
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst22|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst23|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst24|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst25|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst26|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst27|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst28|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst29|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst30|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst31|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst32|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst33|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst34|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinputone[0] => muxinputone[0].IN1
muxinputone[1] => muxinputone[1].IN1
muxinputone[2] => muxinputone[2].IN1
muxinputone[3] => muxinputone[3].IN1
muxinputone[4] => muxinputone[4].IN1
muxinputone[5] => muxinputone[5].IN1
muxinputone[6] => muxinputone[6].IN1
muxinputone[7] => muxinputone[7].IN1
muxinputone[8] => muxinputone[8].IN1
muxinputone[9] => muxinputone[9].IN1
muxinputone[10] => muxinputone[10].IN1
muxinputone[11] => muxinputone[11].IN1
muxinputone[12] => muxinputone[12].IN1
muxinputone[13] => muxinputone[13].IN1
muxinputone[14] => muxinputone[14].IN1
muxinputone[15] => muxinputone[15].IN1
muxintput13[0] => muxintput13[0].IN1
muxintput13[1] => muxintput13[1].IN1
muxintput13[2] => muxintput13[2].IN1
muxintput13[3] => muxintput13[3].IN1
muxintput13[4] => muxintput13[4].IN1
muxintput13[5] => muxintput13[5].IN1
muxintput13[6] => muxintput13[6].IN1
muxintput13[7] => muxintput13[7].IN1
muxintput13[8] => muxintput13[8].IN1
muxintput13[9] => muxintput13[9].IN1
muxintput13[10] => muxintput13[10].IN1
muxintput13[11] => muxintput13[11].IN1
muxintput13[12] => muxintput13[12].IN1
muxintput13[13] => muxintput13[13].IN1
muxintput13[14] => muxintput13[14].IN1
muxintput13[15] => muxintput13[15].IN1
muxintput5[0] => muxintput5[0].IN1
muxintput5[1] => muxintput5[1].IN1
muxintput5[2] => muxintput5[2].IN1
muxintput5[3] => muxintput5[3].IN1
muxintput5[4] => muxintput5[4].IN1
muxintput5[5] => muxintput5[5].IN1
muxintput5[6] => muxintput5[6].IN1
muxintput5[7] => muxintput5[7].IN1
muxintput5[8] => muxintput5[8].IN1
muxintput5[9] => muxintput5[9].IN1
muxintput5[10] => muxintput5[10].IN1
muxintput5[11] => muxintput5[11].IN1
muxintput5[12] => muxintput5[12].IN1
muxintput5[13] => muxintput5[13].IN1
muxintput5[14] => muxintput5[14].IN1
muxintput5[15] => muxintput5[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= SixteenWideBusMux:b2v_inst10.result
muxresult[1] <= SixteenWideBusMux:b2v_inst10.result
muxresult[2] <= SixteenWideBusMux:b2v_inst10.result
muxresult[3] <= SixteenWideBusMux:b2v_inst10.result
muxresult[4] <= SixteenWideBusMux:b2v_inst10.result
muxresult[5] <= SixteenWideBusMux:b2v_inst10.result
muxresult[6] <= SixteenWideBusMux:b2v_inst10.result
muxresult[7] <= SixteenWideBusMux:b2v_inst10.result
muxresult[8] <= SixteenWideBusMux:b2v_inst10.result
muxresult[9] <= SixteenWideBusMux:b2v_inst10.result
muxresult[10] <= SixteenWideBusMux:b2v_inst10.result
muxresult[11] <= SixteenWideBusMux:b2v_inst10.result
muxresult[12] <= SixteenWideBusMux:b2v_inst10.result
muxresult[13] <= SixteenWideBusMux:b2v_inst10.result
muxresult[14] <= SixteenWideBusMux:b2v_inst10.result
muxresult[15] <= SixteenWideBusMux:b2v_inst10.result


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst36|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|4to16DecoderWithEnable:b2v_inst37
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_83.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_81.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_72.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_80.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_73.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_86.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_87.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_74.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_75.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_77.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_78.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_79.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst38|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|Registers16bit:b2v_inst41|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_Low:b2v_inst2|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251
CLOCK => CLOCK.IN16
RESET => RESET.IN16
Write_Enable => Write_Enable.IN1
IMEM_INPUT[0] => Running[0].IN16
IMEM_INPUT[1] => Running[1].IN16
IMEM_INPUT[2] => Running[2].IN16
IMEM_INPUT[3] => Running[3].IN16
IMEM_INPUT[4] => Running[4].IN16
IMEM_INPUT[5] => Running[5].IN16
IMEM_INPUT[6] => Running[6].IN16
IMEM_INPUT[7] => Running[7].IN16
IMEM_INPUT[8] => Running[8].IN16
IMEM_INPUT[9] => Running[9].IN16
IMEM_INPUT[10] => Running[10].IN16
IMEM_INPUT[11] => Running[11].IN16
IMEM_INPUT[12] => Running[12].IN16
IMEM_INPUT[13] => Running[13].IN16
IMEM_INPUT[14] => Running[14].IN16
IMEM_INPUT[15] => Running[15].IN16
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_Output[0] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[1] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[2] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[3] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[4] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[5] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[6] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[7] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[8] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[9] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[10] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[11] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[12] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[13] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[14] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[15] <= C16to1BusMUX:b2v_inst35.muxresult


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|BIOS_Hardcoded_High:b2v_inst
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <GND>
b0I[13] <= <GND>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <GND>
b1I[11] <= <GND>
b1I[12] <= <GND>
b1I[13] <= <GND>
b1I[14] <= <GND>
b1I[15] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <GND>
b2I[11] <= <GND>
b2I[12] <= <GND>
b2I[13] <= <GND>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <GND>
b3I[9] <= <GND>
b3I[10] <= <GND>
b3I[11] <= <GND>
b3I[12] <= <GND>
b3I[13] <= <GND>
b3I[14] <= <GND>
b3I[15] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <GND>
b4I[2] <= <GND>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <GND>
b4I[9] <= <GND>
b4I[10] <= <GND>
b4I[11] <= <GND>
b4I[12] <= <GND>
b4I[13] <= <GND>
b4I[14] <= <GND>
b4I[15] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <GND>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <GND>
b5I[11] <= <GND>
b5I[12] <= <GND>
b5I[13] <= <GND>
b5I[14] <= <GND>
b5I[15] <= <GND>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <GND>
b6I[11] <= <GND>
b6I[12] <= <GND>
b6I[13] <= <GND>
b6I[14] <= <GND>
b6I[15] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <GND>
b7I[9] <= <GND>
b7I[10] <= <GND>
b7I[11] <= <GND>
b7I[12] <= <GND>
b7I[13] <= <GND>
b7I[14] <= <GND>
b7I[15] <= <GND>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <GND>
b8I[9] <= <GND>
b8I[10] <= <GND>
b8I[11] <= <GND>
b8I[12] <= <GND>
b8I[13] <= <GND>
b8I[14] <= <GND>
b8I[15] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <GND>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <GND>
b9I[12] <= <GND>
b9I[13] <= <GND>
b9I[14] <= <GND>
b9I[15] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <GND>
b10I[9] <= <GND>
b10I[10] <= <GND>
b10I[11] <= <GND>
b10I[12] <= <GND>
b10I[13] <= <GND>
b10I[14] <= <GND>
b10I[15] <= <GND>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <GND>
b11I[10] <= <GND>
b11I[11] <= <GND>
b11I[12] <= <GND>
b11I[13] <= <GND>
b11I[14] <= <GND>
b11I[15] <= <GND>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <GND>
b12I[9] <= <GND>
b12I[10] <= <GND>
b12I[11] <= <GND>
b12I[12] <= <GND>
b12I[13] <= <GND>
b12I[14] <= <GND>
b12I[15] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <GND>
b13I[9] <= <GND>
b13I[10] <= <GND>
b13I[11] <= <GND>
b13I[12] <= <GND>
b13I[13] <= <GND>
b13I[14] <= <GND>
b13I[15] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <GND>
b14I[9] <= <GND>
b14I[10] <= <GND>
b14I[11] <= <GND>
b14I[12] <= <GND>
b14I[13] <= <GND>
b14I[14] <= <GND>
b14I[15] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <GND>
b15I[11] <= <GND>
b15I[12] <= <GND>
b15I[13] <= <GND>
b15I[14] <= <GND>
b15I[15] <= <GND>


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|ONES:b2v_inst2
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst21|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst22|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst23|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst24|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst25|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst26|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst27|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst28|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst29|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst30|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst31|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst32|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst33|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst34|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinputone[0] => muxinputone[0].IN1
muxinputone[1] => muxinputone[1].IN1
muxinputone[2] => muxinputone[2].IN1
muxinputone[3] => muxinputone[3].IN1
muxinputone[4] => muxinputone[4].IN1
muxinputone[5] => muxinputone[5].IN1
muxinputone[6] => muxinputone[6].IN1
muxinputone[7] => muxinputone[7].IN1
muxinputone[8] => muxinputone[8].IN1
muxinputone[9] => muxinputone[9].IN1
muxinputone[10] => muxinputone[10].IN1
muxinputone[11] => muxinputone[11].IN1
muxinputone[12] => muxinputone[12].IN1
muxinputone[13] => muxinputone[13].IN1
muxinputone[14] => muxinputone[14].IN1
muxinputone[15] => muxinputone[15].IN1
muxintput13[0] => muxintput13[0].IN1
muxintput13[1] => muxintput13[1].IN1
muxintput13[2] => muxintput13[2].IN1
muxintput13[3] => muxintput13[3].IN1
muxintput13[4] => muxintput13[4].IN1
muxintput13[5] => muxintput13[5].IN1
muxintput13[6] => muxintput13[6].IN1
muxintput13[7] => muxintput13[7].IN1
muxintput13[8] => muxintput13[8].IN1
muxintput13[9] => muxintput13[9].IN1
muxintput13[10] => muxintput13[10].IN1
muxintput13[11] => muxintput13[11].IN1
muxintput13[12] => muxintput13[12].IN1
muxintput13[13] => muxintput13[13].IN1
muxintput13[14] => muxintput13[14].IN1
muxintput13[15] => muxintput13[15].IN1
muxintput5[0] => muxintput5[0].IN1
muxintput5[1] => muxintput5[1].IN1
muxintput5[2] => muxintput5[2].IN1
muxintput5[3] => muxintput5[3].IN1
muxintput5[4] => muxintput5[4].IN1
muxintput5[5] => muxintput5[5].IN1
muxintput5[6] => muxintput5[6].IN1
muxintput5[7] => muxintput5[7].IN1
muxintput5[8] => muxintput5[8].IN1
muxintput5[9] => muxintput5[9].IN1
muxintput5[10] => muxintput5[10].IN1
muxintput5[11] => muxintput5[11].IN1
muxintput5[12] => muxintput5[12].IN1
muxintput5[13] => muxintput5[13].IN1
muxintput5[14] => muxintput5[14].IN1
muxintput5[15] => muxintput5[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= SixteenWideBusMux:b2v_inst10.result
muxresult[1] <= SixteenWideBusMux:b2v_inst10.result
muxresult[2] <= SixteenWideBusMux:b2v_inst10.result
muxresult[3] <= SixteenWideBusMux:b2v_inst10.result
muxresult[4] <= SixteenWideBusMux:b2v_inst10.result
muxresult[5] <= SixteenWideBusMux:b2v_inst10.result
muxresult[6] <= SixteenWideBusMux:b2v_inst10.result
muxresult[7] <= SixteenWideBusMux:b2v_inst10.result
muxresult[8] <= SixteenWideBusMux:b2v_inst10.result
muxresult[9] <= SixteenWideBusMux:b2v_inst10.result
muxresult[10] <= SixteenWideBusMux:b2v_inst10.result
muxresult[11] <= SixteenWideBusMux:b2v_inst10.result
muxresult[12] <= SixteenWideBusMux:b2v_inst10.result
muxresult[13] <= SixteenWideBusMux:b2v_inst10.result
muxresult[14] <= SixteenWideBusMux:b2v_inst10.result
muxresult[15] <= SixteenWideBusMux:b2v_inst10.result


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst36|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|4to16DecoderWithEnable:b2v_inst37
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_83.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_81.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_72.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_80.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_73.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_86.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_87.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_74.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_75.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_77.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_78.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_79.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst38|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|Registers16bit:b2v_inst41|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|ReadOnly_16x16_Register_File_High:b2v_inst251|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data0in[8] => data0in[8].IN1
data0in[9] => data0in[9].IN1
data0in[10] => data0in[10].IN1
data0in[11] => data0in[11].IN1
data0in[12] => data0in[12].IN1
data0in[13] => data0in[13].IN1
data0in[14] => data0in[14].IN1
data0in[15] => data0in[15].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data1in[8] => data1in[8].IN1
data1in[9] => data1in[9].IN1
data1in[10] => data1in[10].IN1
data1in[11] => data1in[11].IN1
data1in[12] => data1in[12].IN1
data1in[13] => data1in[13].IN1
data1in[14] => data1in[14].IN1
data1in[15] => data1in[15].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data2in[8] => data2in[8].IN1
data2in[9] => data2in[9].IN1
data2in[10] => data2in[10].IN1
data2in[11] => data2in[11].IN1
data2in[12] => data2in[12].IN1
data2in[13] => data2in[13].IN1
data2in[14] => data2in[14].IN1
data2in[15] => data2in[15].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
data3in[8] => data3in[8].IN1
data3in[9] => data3in[9].IN1
data3in[10] => data3in[10].IN1
data3in[11] => data3in[11].IN1
data3in[12] => data3in[12].IN1
data3in[13] => data3in[13].IN1
data3in[14] => data3in[14].IN1
data3in[15] => data3in[15].IN1
Select[0] => Select[0].IN2
Select[1] => Select[1].IN1
muxresult[0] <= SixteenWideBusMux:b2v_inst10.result
muxresult[1] <= SixteenWideBusMux:b2v_inst10.result
muxresult[2] <= SixteenWideBusMux:b2v_inst10.result
muxresult[3] <= SixteenWideBusMux:b2v_inst10.result
muxresult[4] <= SixteenWideBusMux:b2v_inst10.result
muxresult[5] <= SixteenWideBusMux:b2v_inst10.result
muxresult[6] <= SixteenWideBusMux:b2v_inst10.result
muxresult[7] <= SixteenWideBusMux:b2v_inst10.result
muxresult[8] <= SixteenWideBusMux:b2v_inst10.result
muxresult[9] <= SixteenWideBusMux:b2v_inst10.result
muxresult[10] <= SixteenWideBusMux:b2v_inst10.result
muxresult[11] <= SixteenWideBusMux:b2v_inst10.result
muxresult[12] <= SixteenWideBusMux:b2v_inst10.result
muxresult[13] <= SixteenWideBusMux:b2v_inst10.result
muxresult[14] <= SixteenWideBusMux:b2v_inst10.result
muxresult[15] <= SixteenWideBusMux:b2v_inst10.result


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|16Wide4To1BusMux:b2v_inst252|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5
CLOCK => CLOCK.IN16
RESET => RESET.IN16
Write_Enable => Write_Enable.IN1
IMEM_INPUT[0] => Running[0].IN16
IMEM_INPUT[1] => Running[1].IN16
IMEM_INPUT[2] => Running[2].IN16
IMEM_INPUT[3] => Running[3].IN16
IMEM_INPUT[4] => Running[4].IN16
IMEM_INPUT[5] => Running[5].IN16
IMEM_INPUT[6] => Running[6].IN16
IMEM_INPUT[7] => Running[7].IN16
IMEM_INPUT[8] => Running[8].IN16
IMEM_INPUT[9] => Running[9].IN16
IMEM_INPUT[10] => Running[10].IN16
IMEM_INPUT[11] => Running[11].IN16
IMEM_INPUT[12] => Running[12].IN16
IMEM_INPUT[13] => Running[13].IN16
IMEM_INPUT[14] => Running[14].IN16
IMEM_INPUT[15] => Running[15].IN16
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
IMEM_Output[0] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[1] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[2] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[3] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[4] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[5] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[6] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[7] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[8] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[9] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[10] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[11] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[12] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[13] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[14] <= C16to1BusMUX:b2v_inst35.muxresult
IMEM_Output[15] <= C16to1BusMUX:b2v_inst35.muxresult


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|ONES:b2v_inst1
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst19|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst2|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst20|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst21|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst22|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst23|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst24|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst25|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst26|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst27|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst28|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst29|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|User_Code_Low:b2v_inst3
b0I[0] <= <GND>
b0I[1] <= <GND>
b0I[2] <= <GND>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b0I[8] <= <GND>
b0I[9] <= <GND>
b0I[10] <= <GND>
b0I[11] <= <GND>
b0I[12] <= <VCC>
b0I[13] <= <VCC>
b0I[14] <= <GND>
b0I[15] <= <GND>
b1I[0] <= <GND>
b1I[1] <= <GND>
b1I[2] <= <GND>
b1I[3] <= <VCC>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b1I[8] <= <GND>
b1I[9] <= <GND>
b1I[10] <= <VCC>
b1I[11] <= <VCC>
b1I[12] <= <GND>
b1I[13] <= <GND>
b1I[14] <= <GND>
b1I[15] <= <VCC>
b2I[0] <= <GND>
b2I[1] <= <GND>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b2I[8] <= <GND>
b2I[9] <= <GND>
b2I[10] <= <VCC>
b2I[11] <= <GND>
b2I[12] <= <VCC>
b2I[13] <= <VCC>
b2I[14] <= <GND>
b2I[15] <= <GND>
b3I[0] <= <GND>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b3I[8] <= <VCC>
b3I[9] <= <VCC>
b3I[10] <= <GND>
b3I[11] <= <GND>
b3I[12] <= <VCC>
b3I[13] <= <GND>
b3I[14] <= <VCC>
b3I[15] <= <VCC>
b4I[0] <= <GND>
b4I[1] <= <VCC>
b4I[2] <= <VCC>
b4I[3] <= <VCC>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b4I[8] <= <VCC>
b4I[9] <= <VCC>
b4I[10] <= <GND>
b4I[11] <= <GND>
b4I[12] <= <VCC>
b4I[13] <= <VCC>
b4I[14] <= <VCC>
b4I[15] <= <VCC>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <GND>
b5I[3] <= <VCC>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b5I[8] <= <GND>
b5I[9] <= <GND>
b5I[10] <= <VCC>
b5I[11] <= <VCC>
b5I[12] <= <GND>
b5I[13] <= <GND>
b5I[14] <= <GND>
b5I[15] <= <VCC>
b6I[0] <= <GND>
b6I[1] <= <GND>
b6I[2] <= <GND>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b6I[8] <= <GND>
b6I[9] <= <GND>
b6I[10] <= <VCC>
b6I[11] <= <VCC>
b6I[12] <= <GND>
b6I[13] <= <VCC>
b6I[14] <= <VCC>
b6I[15] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <GND>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b7I[8] <= <VCC>
b7I[9] <= <VCC>
b7I[10] <= <VCC>
b7I[11] <= <GND>
b7I[12] <= <VCC>
b7I[13] <= <GND>
b7I[14] <= <VCC>
b7I[15] <= <VCC>
b8I[0] <= <GND>
b8I[1] <= <GND>
b8I[2] <= <GND>
b8I[3] <= <VCC>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b8I[8] <= <VCC>
b8I[9] <= <VCC>
b8I[10] <= <GND>
b8I[11] <= <GND>
b8I[12] <= <VCC>
b8I[13] <= <VCC>
b8I[14] <= <VCC>
b8I[15] <= <VCC>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b9I[8] <= <VCC>
b9I[9] <= <GND>
b9I[10] <= <GND>
b9I[11] <= <VCC>
b9I[12] <= <VCC>
b9I[13] <= <GND>
b9I[14] <= <GND>
b9I[15] <= <VCC>
b10I[0] <= <VCC>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b10I[8] <= <VCC>
b10I[9] <= <GND>
b10I[10] <= <VCC>
b10I[11] <= <VCC>
b10I[12] <= <VCC>
b10I[13] <= <GND>
b10I[14] <= <GND>
b10I[15] <= <VCC>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b11I[8] <= <GND>
b11I[9] <= <VCC>
b11I[10] <= <VCC>
b11I[11] <= <VCC>
b11I[12] <= <VCC>
b11I[13] <= <GND>
b11I[14] <= <VCC>
b11I[15] <= <VCC>
b12I[0] <= <GND>
b12I[1] <= <VCC>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b12I[8] <= <VCC>
b12I[9] <= <VCC>
b12I[10] <= <GND>
b12I[11] <= <GND>
b12I[12] <= <VCC>
b12I[13] <= <VCC>
b12I[14] <= <VCC>
b12I[15] <= <VCC>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b13I[8] <= <VCC>
b13I[9] <= <GND>
b13I[10] <= <VCC>
b13I[11] <= <VCC>
b13I[12] <= <VCC>
b13I[13] <= <VCC>
b13I[14] <= <GND>
b13I[15] <= <VCC>
b14I[0] <= <VCC>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b14I[8] <= <VCC>
b14I[9] <= <GND>
b14I[10] <= <GND>
b14I[11] <= <VCC>
b14I[12] <= <VCC>
b14I[13] <= <VCC>
b14I[14] <= <GND>
b14I[15] <= <VCC>
b15I[0] <= <VCC>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>
b15I[8] <= <GND>
b15I[9] <= <GND>
b15I[10] <= <VCC>
b15I[11] <= <GND>
b15I[12] <= <VCC>
b15I[13] <= <GND>
b15I[14] <= <VCC>
b15I[15] <= <GND>


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst30|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst31|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst32|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst33|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst34|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35
muxinput0[0] => muxinput0[0].IN1
muxinput0[1] => muxinput0[1].IN1
muxinput0[2] => muxinput0[2].IN1
muxinput0[3] => muxinput0[3].IN1
muxinput0[4] => muxinput0[4].IN1
muxinput0[5] => muxinput0[5].IN1
muxinput0[6] => muxinput0[6].IN1
muxinput0[7] => muxinput0[7].IN1
muxinput0[8] => muxinput0[8].IN1
muxinput0[9] => muxinput0[9].IN1
muxinput0[10] => muxinput0[10].IN1
muxinput0[11] => muxinput0[11].IN1
muxinput0[12] => muxinput0[12].IN1
muxinput0[13] => muxinput0[13].IN1
muxinput0[14] => muxinput0[14].IN1
muxinput0[15] => muxinput0[15].IN1
muxinput10[0] => muxinput10[0].IN1
muxinput10[1] => muxinput10[1].IN1
muxinput10[2] => muxinput10[2].IN1
muxinput10[3] => muxinput10[3].IN1
muxinput10[4] => muxinput10[4].IN1
muxinput10[5] => muxinput10[5].IN1
muxinput10[6] => muxinput10[6].IN1
muxinput10[7] => muxinput10[7].IN1
muxinput10[8] => muxinput10[8].IN1
muxinput10[9] => muxinput10[9].IN1
muxinput10[10] => muxinput10[10].IN1
muxinput10[11] => muxinput10[11].IN1
muxinput10[12] => muxinput10[12].IN1
muxinput10[13] => muxinput10[13].IN1
muxinput10[14] => muxinput10[14].IN1
muxinput10[15] => muxinput10[15].IN1
muxinput11[0] => muxinput11[0].IN1
muxinput11[1] => muxinput11[1].IN1
muxinput11[2] => muxinput11[2].IN1
muxinput11[3] => muxinput11[3].IN1
muxinput11[4] => muxinput11[4].IN1
muxinput11[5] => muxinput11[5].IN1
muxinput11[6] => muxinput11[6].IN1
muxinput11[7] => muxinput11[7].IN1
muxinput11[8] => muxinput11[8].IN1
muxinput11[9] => muxinput11[9].IN1
muxinput11[10] => muxinput11[10].IN1
muxinput11[11] => muxinput11[11].IN1
muxinput11[12] => muxinput11[12].IN1
muxinput11[13] => muxinput11[13].IN1
muxinput11[14] => muxinput11[14].IN1
muxinput11[15] => muxinput11[15].IN1
muxinput12[0] => muxinput12[0].IN1
muxinput12[1] => muxinput12[1].IN1
muxinput12[2] => muxinput12[2].IN1
muxinput12[3] => muxinput12[3].IN1
muxinput12[4] => muxinput12[4].IN1
muxinput12[5] => muxinput12[5].IN1
muxinput12[6] => muxinput12[6].IN1
muxinput12[7] => muxinput12[7].IN1
muxinput12[8] => muxinput12[8].IN1
muxinput12[9] => muxinput12[9].IN1
muxinput12[10] => muxinput12[10].IN1
muxinput12[11] => muxinput12[11].IN1
muxinput12[12] => muxinput12[12].IN1
muxinput12[13] => muxinput12[13].IN1
muxinput12[14] => muxinput12[14].IN1
muxinput12[15] => muxinput12[15].IN1
muxinput14[0] => muxinput14[0].IN1
muxinput14[1] => muxinput14[1].IN1
muxinput14[2] => muxinput14[2].IN1
muxinput14[3] => muxinput14[3].IN1
muxinput14[4] => muxinput14[4].IN1
muxinput14[5] => muxinput14[5].IN1
muxinput14[6] => muxinput14[6].IN1
muxinput14[7] => muxinput14[7].IN1
muxinput14[8] => muxinput14[8].IN1
muxinput14[9] => muxinput14[9].IN1
muxinput14[10] => muxinput14[10].IN1
muxinput14[11] => muxinput14[11].IN1
muxinput14[12] => muxinput14[12].IN1
muxinput14[13] => muxinput14[13].IN1
muxinput14[14] => muxinput14[14].IN1
muxinput14[15] => muxinput14[15].IN1
muxinput15[0] => muxinput15[0].IN1
muxinput15[1] => muxinput15[1].IN1
muxinput15[2] => muxinput15[2].IN1
muxinput15[3] => muxinput15[3].IN1
muxinput15[4] => muxinput15[4].IN1
muxinput15[5] => muxinput15[5].IN1
muxinput15[6] => muxinput15[6].IN1
muxinput15[7] => muxinput15[7].IN1
muxinput15[8] => muxinput15[8].IN1
muxinput15[9] => muxinput15[9].IN1
muxinput15[10] => muxinput15[10].IN1
muxinput15[11] => muxinput15[11].IN1
muxinput15[12] => muxinput15[12].IN1
muxinput15[13] => muxinput15[13].IN1
muxinput15[14] => muxinput15[14].IN1
muxinput15[15] => muxinput15[15].IN1
muxinput2[0] => muxinput2[0].IN1
muxinput2[1] => muxinput2[1].IN1
muxinput2[2] => muxinput2[2].IN1
muxinput2[3] => muxinput2[3].IN1
muxinput2[4] => muxinput2[4].IN1
muxinput2[5] => muxinput2[5].IN1
muxinput2[6] => muxinput2[6].IN1
muxinput2[7] => muxinput2[7].IN1
muxinput2[8] => muxinput2[8].IN1
muxinput2[9] => muxinput2[9].IN1
muxinput2[10] => muxinput2[10].IN1
muxinput2[11] => muxinput2[11].IN1
muxinput2[12] => muxinput2[12].IN1
muxinput2[13] => muxinput2[13].IN1
muxinput2[14] => muxinput2[14].IN1
muxinput2[15] => muxinput2[15].IN1
muxinput3[0] => muxinput3[0].IN1
muxinput3[1] => muxinput3[1].IN1
muxinput3[2] => muxinput3[2].IN1
muxinput3[3] => muxinput3[3].IN1
muxinput3[4] => muxinput3[4].IN1
muxinput3[5] => muxinput3[5].IN1
muxinput3[6] => muxinput3[6].IN1
muxinput3[7] => muxinput3[7].IN1
muxinput3[8] => muxinput3[8].IN1
muxinput3[9] => muxinput3[9].IN1
muxinput3[10] => muxinput3[10].IN1
muxinput3[11] => muxinput3[11].IN1
muxinput3[12] => muxinput3[12].IN1
muxinput3[13] => muxinput3[13].IN1
muxinput3[14] => muxinput3[14].IN1
muxinput3[15] => muxinput3[15].IN1
muxinput4[0] => muxinput4[0].IN1
muxinput4[1] => muxinput4[1].IN1
muxinput4[2] => muxinput4[2].IN1
muxinput4[3] => muxinput4[3].IN1
muxinput4[4] => muxinput4[4].IN1
muxinput4[5] => muxinput4[5].IN1
muxinput4[6] => muxinput4[6].IN1
muxinput4[7] => muxinput4[7].IN1
muxinput4[8] => muxinput4[8].IN1
muxinput4[9] => muxinput4[9].IN1
muxinput4[10] => muxinput4[10].IN1
muxinput4[11] => muxinput4[11].IN1
muxinput4[12] => muxinput4[12].IN1
muxinput4[13] => muxinput4[13].IN1
muxinput4[14] => muxinput4[14].IN1
muxinput4[15] => muxinput4[15].IN1
muxinput6[0] => muxinput6[0].IN1
muxinput6[1] => muxinput6[1].IN1
muxinput6[2] => muxinput6[2].IN1
muxinput6[3] => muxinput6[3].IN1
muxinput6[4] => muxinput6[4].IN1
muxinput6[5] => muxinput6[5].IN1
muxinput6[6] => muxinput6[6].IN1
muxinput6[7] => muxinput6[7].IN1
muxinput6[8] => muxinput6[8].IN1
muxinput6[9] => muxinput6[9].IN1
muxinput6[10] => muxinput6[10].IN1
muxinput6[11] => muxinput6[11].IN1
muxinput6[12] => muxinput6[12].IN1
muxinput6[13] => muxinput6[13].IN1
muxinput6[14] => muxinput6[14].IN1
muxinput6[15] => muxinput6[15].IN1
muxinput7[0] => muxinput7[0].IN1
muxinput7[1] => muxinput7[1].IN1
muxinput7[2] => muxinput7[2].IN1
muxinput7[3] => muxinput7[3].IN1
muxinput7[4] => muxinput7[4].IN1
muxinput7[5] => muxinput7[5].IN1
muxinput7[6] => muxinput7[6].IN1
muxinput7[7] => muxinput7[7].IN1
muxinput7[8] => muxinput7[8].IN1
muxinput7[9] => muxinput7[9].IN1
muxinput7[10] => muxinput7[10].IN1
muxinput7[11] => muxinput7[11].IN1
muxinput7[12] => muxinput7[12].IN1
muxinput7[13] => muxinput7[13].IN1
muxinput7[14] => muxinput7[14].IN1
muxinput7[15] => muxinput7[15].IN1
muxinput8[0] => muxinput8[0].IN1
muxinput8[1] => muxinput8[1].IN1
muxinput8[2] => muxinput8[2].IN1
muxinput8[3] => muxinput8[3].IN1
muxinput8[4] => muxinput8[4].IN1
muxinput8[5] => muxinput8[5].IN1
muxinput8[6] => muxinput8[6].IN1
muxinput8[7] => muxinput8[7].IN1
muxinput8[8] => muxinput8[8].IN1
muxinput8[9] => muxinput8[9].IN1
muxinput8[10] => muxinput8[10].IN1
muxinput8[11] => muxinput8[11].IN1
muxinput8[12] => muxinput8[12].IN1
muxinput8[13] => muxinput8[13].IN1
muxinput8[14] => muxinput8[14].IN1
muxinput8[15] => muxinput8[15].IN1
muxinput9[0] => muxinput9[0].IN1
muxinput9[1] => muxinput9[1].IN1
muxinput9[2] => muxinput9[2].IN1
muxinput9[3] => muxinput9[3].IN1
muxinput9[4] => muxinput9[4].IN1
muxinput9[5] => muxinput9[5].IN1
muxinput9[6] => muxinput9[6].IN1
muxinput9[7] => muxinput9[7].IN1
muxinput9[8] => muxinput9[8].IN1
muxinput9[9] => muxinput9[9].IN1
muxinput9[10] => muxinput9[10].IN1
muxinput9[11] => muxinput9[11].IN1
muxinput9[12] => muxinput9[12].IN1
muxinput9[13] => muxinput9[13].IN1
muxinput9[14] => muxinput9[14].IN1
muxinput9[15] => muxinput9[15].IN1
muxinputone[0] => muxinputone[0].IN1
muxinputone[1] => muxinputone[1].IN1
muxinputone[2] => muxinputone[2].IN1
muxinputone[3] => muxinputone[3].IN1
muxinputone[4] => muxinputone[4].IN1
muxinputone[5] => muxinputone[5].IN1
muxinputone[6] => muxinputone[6].IN1
muxinputone[7] => muxinputone[7].IN1
muxinputone[8] => muxinputone[8].IN1
muxinputone[9] => muxinputone[9].IN1
muxinputone[10] => muxinputone[10].IN1
muxinputone[11] => muxinputone[11].IN1
muxinputone[12] => muxinputone[12].IN1
muxinputone[13] => muxinputone[13].IN1
muxinputone[14] => muxinputone[14].IN1
muxinputone[15] => muxinputone[15].IN1
muxintput13[0] => muxintput13[0].IN1
muxintput13[1] => muxintput13[1].IN1
muxintput13[2] => muxintput13[2].IN1
muxintput13[3] => muxintput13[3].IN1
muxintput13[4] => muxintput13[4].IN1
muxintput13[5] => muxintput13[5].IN1
muxintput13[6] => muxintput13[6].IN1
muxintput13[7] => muxintput13[7].IN1
muxintput13[8] => muxintput13[8].IN1
muxintput13[9] => muxintput13[9].IN1
muxintput13[10] => muxintput13[10].IN1
muxintput13[11] => muxintput13[11].IN1
muxintput13[12] => muxintput13[12].IN1
muxintput13[13] => muxintput13[13].IN1
muxintput13[14] => muxintput13[14].IN1
muxintput13[15] => muxintput13[15].IN1
muxintput5[0] => muxintput5[0].IN1
muxintput5[1] => muxintput5[1].IN1
muxintput5[2] => muxintput5[2].IN1
muxintput5[3] => muxintput5[3].IN1
muxintput5[4] => muxintput5[4].IN1
muxintput5[5] => muxintput5[5].IN1
muxintput5[6] => muxintput5[6].IN1
muxintput5[7] => muxintput5[7].IN1
muxintput5[8] => muxintput5[8].IN1
muxintput5[9] => muxintput5[9].IN1
muxintput5[10] => muxintput5[10].IN1
muxintput5[11] => muxintput5[11].IN1
muxintput5[12] => muxintput5[12].IN1
muxintput5[13] => muxintput5[13].IN1
muxintput5[14] => muxintput5[14].IN1
muxintput5[15] => muxintput5[15].IN1
Select[0] => Select[0].IN8
Select[1] => Select[1].IN4
Select[2] => Select[2].IN2
Select[3] => Select[3].IN1
muxresult[0] <= SixteenWideBusMux:b2v_inst10.result
muxresult[1] <= SixteenWideBusMux:b2v_inst10.result
muxresult[2] <= SixteenWideBusMux:b2v_inst10.result
muxresult[3] <= SixteenWideBusMux:b2v_inst10.result
muxresult[4] <= SixteenWideBusMux:b2v_inst10.result
muxresult[5] <= SixteenWideBusMux:b2v_inst10.result
muxresult[6] <= SixteenWideBusMux:b2v_inst10.result
muxresult[7] <= SixteenWideBusMux:b2v_inst10.result
muxresult[8] <= SixteenWideBusMux:b2v_inst10.result
muxresult[9] <= SixteenWideBusMux:b2v_inst10.result
muxresult[10] <= SixteenWideBusMux:b2v_inst10.result
muxresult[11] <= SixteenWideBusMux:b2v_inst10.result
muxresult[12] <= SixteenWideBusMux:b2v_inst10.result
muxresult[13] <= SixteenWideBusMux:b2v_inst10.result
muxresult[14] <= SixteenWideBusMux:b2v_inst10.result
muxresult[15] <= SixteenWideBusMux:b2v_inst10.result


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst10|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst11|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst12|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst13|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst14|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst15|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst16|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst17|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst18|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst4|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|C16to1BusMUX:b2v_inst35|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst36|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|4to16DecoderWithEnable:b2v_inst37
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_83.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_81.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_72.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_80.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_73.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_86.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_87.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_74.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_75.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_77.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_78.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_79.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[15].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[14].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[13].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[12].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[11].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[10].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[9].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[8].CLK
clk => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
Control => Control.IN16
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[8].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[9].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[10].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[11].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[12].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[13].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[14].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[15].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_INPUT[8] => REG_INPUT[8].IN1
REG_INPUT[9] => REG_INPUT[9].IN1
REG_INPUT[10] => REG_INPUT[10].IN1
REG_INPUT[11] => REG_INPUT[11].IN1
REG_INPUT[12] => REG_INPUT[12].IN1
REG_INPUT[13] => REG_INPUT[13].IN1
REG_INPUT[14] => REG_INPUT[14].IN1
REG_INPUT[15] => REG_INPUT[15].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[8] <= REG_OUTPUT_ALTERA_SYNTHESIZED[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[9] <= REG_OUTPUT_ALTERA_SYNTHESIZED[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[10] <= REG_OUTPUT_ALTERA_SYNTHESIZED[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[11] <= REG_OUTPUT_ALTERA_SYNTHESIZED[11].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[12] <= REG_OUTPUT_ALTERA_SYNTHESIZED[12].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[13] <= REG_OUTPUT_ALTERA_SYNTHESIZED[13].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[14] <= REG_OUTPUT_ALTERA_SYNTHESIZED[14].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[15] <= REG_OUTPUT_ALTERA_SYNTHESIZED[15].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst30
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst31
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst32
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|Registers16bit:b2v_inst38|Block3:b2v_inst34
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst5|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst6|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst7|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst8|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|IMEM_low:b2v_inst5|SixteenWideBusMux:b2v_inst9|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|IMEM:b2v_inst22|2to4DecoderWithEnable:b2v_inst7
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_5.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_3.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_4.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_2.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_5.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_4.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_3.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_2.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:b2v_inst23
NOOP => ~NO_FANOUT~
INPUT_DATAC => IMEM_WRITE_ENABLE.IN0
INPUT_DATAC => SYNTHESIZED_WIRE_35.IN1
INPUT_DATACF => IMEM_WRITE_ENABLE.IN1
INPUT_DATACF => SYNTHESIZED_WIRE_9.IN1
INPUT_DATACF => SYNTHESIZED_WIRE_27.IN1
INPUT_DATACF => SYNTHESIZED_WIRE_30.IN1
INPUT_DATAD => SYNTHESIZED_WIRE_35.IN0
INPUT_DATAD => DMEM_INPUT_MUX.IN0
INPUT_DATAD => DMEM_WRITE_ENABLE.IN0
INPUT_DATADF => SYNTHESIZED_WIRE_9.IN0
INPUT_DATADF => SYNTHESIZED_WIRE_27.IN0
INPUT_DATADF => DMEM_INPUT_MUX.IN1
INPUT_DATADF => DMEM_WRITE_ENABLE.IN1
MOVE => SYNTHESIZED_WIRE_46.IN1
MOVE => SYNTHESIZED_WIRE_14.IN0
MOVE => SYNTHESIZED_WIRE_27.IN1
ADD => SYNTHESIZED_WIRE_45.IN1
ADD => SYNTHESIZED_WIRE_9.IN1
ADD => SYNTHESIZED_WIRE_14.IN1
ADD => SYNTHESIZED_WIRE_28.IN0
ADDI => SYNTHESIZED_WIRE_7.IN1
ADDI => SYNTHESIZED_WIRE_14.IN1
ADDI => SYNTHESIZED_WIRE_26.IN0
ADDI => SYNTHESIZED_WIRE_28.IN1
ADDI => SYNTHESIZED_WIRE_33.IN1
SUB => SYNTHESIZED_WIRE_45.IN0
SUB => SYNTHESIZED_WIRE_13.IN0
SUB => SYNTHESIZED_WIRE_7.IN0
SUB => ALU_SELECT0.IN0
SUB => SYNTHESIZED_WIRE_28.IN1
SUBI => SYNTHESIZED_WIRE_13.IN1
SUBI => SYNTHESIZED_WIRE_7.IN1
SUBI => ALU_SELECT0.IN1
SUBI => SYNTHESIZED_WIRE_26.IN1
SUBI => SYNTHESIZED_WIRE_28.IN1
LOAD => SYNTHESIZED_WIRE_13.IN1
LOAD => SYNTHESIZED_WIRE_34.IN0
LOAD => REG_WRITEBACK_MUX.IN0
LOADF => SYNTHESIZED_WIRE_13.IN1
LOADF => SYNTHESIZED_WIRE_46.IN0
LOADF => SYNTHESIZED_WIRE_29.IN1
LOADF => SYNTHESIZED_WIRE_26.IN1
LOADF => REG_WRITEBACK_MUX.IN1
STORE => SYNTHESIZED_WIRE_5.IN0
STORE => SYNTHESIZED_WIRE_34.IN1
STORE => DMEM_WRITE_ENABLE.IN1
STOREF => SYNTHESIZED_WIRE_5.IN1
STOREF => SYNTHESIZED_WIRE_46.IN1
STOREF => SYNTHESIZED_WIRE_29.IN0
STOREF => SYNTHESIZED_WIRE_26.IN1
STOREF => DMEM_WRITE_ENABLE.IN1
SHIFTL => SYNTHESIZED_WIRE_13.IN1
SHIFTL => SYNTHESIZED_WIRE_32.IN1
SHIFTL => SYNTHESIZED_WIRE_8.IN1
SHIFTR => SYNTHESIZED_WIRE_13.IN1
SHIFTR => SYNTHESIZED_WIRE_32.IN0
SHIFTR => ALU_SELECT0.IN1
CMP => SYNTHESIZED_WIRE_45.IN1
CMP => SYNTHESIZED_WIRE_32.IN1
CMP => SYNTHESIZED_WIRE_29.IN1
CMP => ALU_SELECT0.IN1
ZERO_FLAG => SYNTHESIZED_WIRE_36.IN0
ZERO_FLAG => SYNTHESIZED_WIRE_39.IN0
ZERO_FLAG => SYNTHESIZED_WIRE_1.IN1
JUMP => SYNTHESIZED_WIRE_41.IN1
BRE_BRZ => SYNTHESIZED_WIRE_36.IN1
BRNE_BRNZ => SYNTHESIZED_WIRE_39.IN1
BRG => SYNTHESIZED_WIRE_37.IN1
CARRY_FLAG => ~NO_FANOUT~
OVERFLOW_FLAG => SYNTHESIZED_WIRE_44.IN0
NEGATIVE_FLAG => SYNTHESIZED_WIRE_44.IN1
BRGE => SYNTHESIZED_WIRE_38.IN1
LOADI_LOADP => SYNTHESIZED_WIRE_14.IN1
LOADI_LOADP => SYNTHESIZED_WIRE_35.IN1
X[0] => X[0].IN2
X[1] => X[1].IN2
Y[0] => Y[0].IN2
Y[1] => Y[1].IN2
IMEM_WRITE_ENABLE <= IMEM_WRITE_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
ALU_SOURCE_MUX <= ALU_SOURCE_MUX.DB_MAX_OUTPUT_PORT_TYPE
ALU_SELECT1 <= ALU_SELECT1.DB_MAX_OUTPUT_PORT_TYPE
DMEM_WRITE_ENABLE <= DMEM_WRITE_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITEBACK_MUX <= REG_WRITEBACK_MUX.DB_MAX_OUTPUT_PORT_TYPE
ALU_SELECT0 <= ALU_SELECT0.DB_MAX_OUTPUT_PORT_TYPE
PC_WRITE_ENABLE <= <VCC>
PC_MUX <= PC_MUX.DB_MAX_OUTPUT_PORT_TYPE
DMEM_INPUT_MUX <= DMEM_INPUT_MUX.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_MUX <= ALU_RESULT_MUX.DB_MAX_OUTPUT_PORT_TYPE
FLAGS_WRITE_ENABLE <= FLAGS_WRITE_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_ENABLE <= SYNTHESIZED_WIRE_49.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT0_SELECT[0] <= REG_PORT0_SELECT_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT0_SELECT[1] <= REG_PORT0_SELECT_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT1_SELECT[0] <= REG_PORT1_SELECT_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
REG_PORT1_SELECT[1] <= REG_PORT1_SELECT_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_SELECT[0] <= REG_WRITE_SELECT_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
REG_WRITE_SELECT[1] <= REG_WRITE_SELECT_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:b2v_inst23|Block3:b2v_inst43
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:b2v_inst23|Block3:b2v_inst50
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:b2v_inst23|Block3:b2v_inst64
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Control_FSM:b2v_inst23|Block3:b2v_inst76
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Clock_dividers:b2v_inst4
Board_Clock => Board_Clock.IN1
Debouncer_Clock <= Clock_divider_4_16_and_64:b2v_inst4.CLK_OUT4
VideoGame_Clock <= SYNTHESIZED_WIRE_1.DB_MAX_OUTPUT_PORT_TYPE
Auto_Clock <= Clock_divider_4_16_and_64:b2v_inst4.CLK_OUT64
Turbo_Clock <= Clock_divider_4_16_and_64:b2v_inst4.CLK_OUT16


|i281_CPU|Clock_dividers:b2v_inst4|Clock_divider_512:b2v_inst
CLK_IN => CLK_OUT~reg0.CLK
CLK_IN => TFF_inst8.CLK
CLK_IN => TFF_inst7.CLK
CLK_IN => TFF_inst6.CLK
CLK_IN => TFF_inst5.CLK
CLK_IN => TFF_inst4.CLK
CLK_IN => TFF_inst3.CLK
CLK_IN => TFF_inst2.CLK
CLK_IN => SYNTHESIZED_WIRE_34.CLK
CLK_OUT <= CLK_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Clock_dividers:b2v_inst4|Clock_divider_512:b2v_inst2
CLK_IN => CLK_OUT~reg0.CLK
CLK_IN => TFF_inst8.CLK
CLK_IN => TFF_inst7.CLK
CLK_IN => TFF_inst6.CLK
CLK_IN => TFF_inst5.CLK
CLK_IN => TFF_inst4.CLK
CLK_IN => TFF_inst3.CLK
CLK_IN => TFF_inst2.CLK
CLK_IN => SYNTHESIZED_WIRE_34.CLK
CLK_OUT <= CLK_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Clock_dividers:b2v_inst4|Clock_divider_4_16_and_64:b2v_inst4
CLK_IN => CLK_OUT64~reg0.CLK
CLK_IN => TFF_inst5.CLK
CLK_IN => TFF_inst4.CLK
CLK_IN => TFF_inst3.CLK
CLK_IN => TFF_inst2.CLK
CLK_IN => SYNTHESIZED_WIRE_22.CLK
CLK_OUT64 <= CLK_OUT64~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_OUT16 <= TFF_inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK_OUT4 <= TFF_inst2.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6
ALU_Select0 => ALU_Select0.IN2
ALU_Select1 => ALU_Select1.IN3
Clock => Clock.IN1
Reset => Reset.IN1
Flags_Write_Enable => Flags_Write_Enable.IN1
ALU_Input0[0] => ALU_Input0[0].IN2
ALU_Input0[1] => ALU_Input0[1].IN2
ALU_Input0[2] => ALU_Input0[2].IN2
ALU_Input0[3] => ALU_Input0[3].IN2
ALU_Input0[4] => ALU_Input0[4].IN2
ALU_Input0[5] => ALU_Input0[5].IN2
ALU_Input0[6] => ALU_Input0[6].IN2
ALU_Input0[7] => ALU_Input0[7].IN2
ALU_Input1[0] => ALU_Input1[0].IN1
ALU_Input1[1] => ALU_Input1[1].IN1
ALU_Input1[2] => ALU_Input1[2].IN1
ALU_Input1[3] => ALU_Input1[3].IN1
ALU_Input1[4] => ALU_Input1[4].IN1
ALU_Input1[5] => ALU_Input1[5].IN1
ALU_Input1[6] => ALU_Input1[6].IN1
ALU_Input1[7] => ALU_Input1[7].IN1
ZeroFlagOut <= Flag_Registers:b2v_inst1.ZeroFlagOut
NegativeFlagOut <= Flag_Registers:b2v_inst1.NegativeFlagOut
OverFlowFlagOut <= Flag_Registers:b2v_inst1.OverFlowFlagOut
CarryFlagOut <= Flag_Registers:b2v_inst1.CarryFlagOut
ALU_OUTPUT[0] <= SYNTHESIZED_WIRE_4[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[1] <= SYNTHESIZED_WIRE_4[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[2] <= SYNTHESIZED_WIRE_4[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[3] <= SYNTHESIZED_WIRE_4[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[4] <= SYNTHESIZED_WIRE_4[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[5] <= SYNTHESIZED_WIRE_4[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[6] <= SYNTHESIZED_WIRE_4[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[7] <= SYNTHESIZED_WIRE_4[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst
LRSelect => LRSelect.IN9
ShifterInput[0] => ShifterInput[0].IN2
ShifterInput[1] => ShifterInput[1].IN2
ShifterInput[2] => ShifterInput[2].IN2
ShifterInput[3] => ShifterInput[3].IN2
ShifterInput[4] => ShifterInput[4].IN2
ShifterInput[5] => ShifterInput[5].IN2
ShifterInput[6] => ShifterInput[6].IN2
ShifterInput[7] => ShifterInput[7].IN2
Shift_Out_Bit <= Block3:b2v_inst2.mxout
ShifterOutput[0] <= Block3:b2v_inst21.mxout
ShifterOutput[1] <= Block3:b2v_inst22.mxout
ShifterOutput[2] <= Block3:b2v_inst24.mxout
ShifterOutput[3] <= Block3:b2v_inst25.mxout
ShifterOutput[4] <= Block3:b2v_inst26.mxout
ShifterOutput[5] <= Block3:b2v_inst27.mxout
ShifterOutput[6] <= Block3:b2v_inst28.mxout
ShifterOutput[7] <= Block3:b2v_inst29.mxout


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst26
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst27
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst28
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ShiftNoDff:b2v_inst|Block3:b2v_inst29
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Flag_Registers:b2v_inst1
Clock => DFF_Zero.CLK
Clock => DFF_OverFlow.CLK
Clock => DFF_Negative.CLK
Clock => DFF_Carry.CLK
Reset => DFF_Carry.ACLR
Reset => DFF_Negative.ACLR
Reset => DFF_OverFlow.ACLR
Reset => DFF_Zero.ACLR
ZeroFlag => ZeroFlag.IN1
OverFlowFlag => OverFlowFlag.IN1
CarryFlag => CarryFlag.IN1
NegativeFlag => NegativeFlag.IN1
Write_Enable => Write_Enable.IN4
ZeroFlagOut <= DFF_Zero.DB_MAX_OUTPUT_PORT_TYPE
OverFlowFlagOut <= DFF_OverFlow.DB_MAX_OUTPUT_PORT_TYPE
CarryFlagOut <= DFF_Carry.DB_MAX_OUTPUT_PORT_TYPE
NegativeFlagOut <= DFF_Negative.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Flag_Registers:b2v_inst1|Block3:b2v_inst257
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Flag_Registers:b2v_inst1|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Flag_Registers:b2v_inst1|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Flag_Registers:b2v_inst1|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|ALU_Flag_Calculator:b2v_inst3
REG_INPUT[0] => Zero.IN1
REG_INPUT[1] => Zero.IN1
REG_INPUT[2] => Zero.IN1
REG_INPUT[3] => Zero.IN1
REG_INPUT[4] => Zero.IN1
REG_INPUT[5] => Zero.IN0
REG_INPUT[6] => Zero.IN1
REG_INPUT[7] => Zero.IN1
REG_INPUT[7] => Negative.DATAIN
Zero <= Zero.DB_MAX_OUTPUT_PORT_TYPE
Negative <= REG_INPUT[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8WidWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5
Sub => Sub.IN1
First_Input[0] => First_Input[0].IN1
First_Input[1] => First_Input[1].IN1
First_Input[2] => First_Input[2].IN1
First_Input[3] => First_Input[3].IN1
First_Input[4] => First_Input[4].IN1
First_Input[5] => First_Input[5].IN1
First_Input[6] => First_Input[6].IN1
First_Input[7] => First_Input[7].IN1
Second_Input[0] => SYNTHESIZED_WIRE_8.IN0
Second_Input[1] => SYNTHESIZED_WIRE_2.IN0
Second_Input[2] => SYNTHESIZED_WIRE_4.IN0
Second_Input[3] => SYNTHESIZED_WIRE_6.IN0
Second_Input[4] => SYNTHESIZED_WIRE_9.IN0
Second_Input[5] => SYNTHESIZED_WIRE_11.IN0
Second_Input[6] => SYNTHESIZED_WIRE_13.IN0
Second_Input[7] => SYNTHESIZED_WIRE_15.IN0
Carry <= FullAdder:b2v_inst32.Cout
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= FullAdder:b2v_inst28.S
Adder_Output[1] <= FullAdder:b2v_inst25.S
Adder_Output[2] <= FullAdder:b2v_inst26.S
Adder_Output[3] <= FullAdder:b2v_inst27.S
Adder_Output[4] <= FullAdder:b2v_inst29.S
Adder_Output[5] <= FullAdder:b2v_inst30.S
Adder_Output[6] <= FullAdder:b2v_inst31.S
Adder_Output[7] <= FullAdder:b2v_inst32.S


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst25
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst26
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst27
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst28
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst29
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst30
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst31
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|8bitAdder:b2v_inst5|FullAdder:b2v_inst32
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|ALU:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7
Direct_Video_Map => SYNTHESIZED_WIRE_20.IN8
Register_View => Register_View.IN4
REG_IN_A[0] => REG_IN_A[0].IN1
REG_IN_A[1] => REG_IN_A[1].IN1
REG_IN_A[2] => REG_IN_A[2].IN1
REG_IN_A[3] => REG_IN_A[3].IN1
REG_IN_A[4] => ~NO_FANOUT~
REG_IN_A[5] => ~NO_FANOUT~
REG_IN_A[6] => ~NO_FANOUT~
REG_IN_A[7] => ~NO_FANOUT~
REG_IN_B[0] => REG_IN_B[0].IN1
REG_IN_B[1] => REG_IN_B[1].IN1
REG_IN_B[2] => REG_IN_B[2].IN1
REG_IN_B[3] => REG_IN_B[3].IN1
REG_IN_B[4] => ~NO_FANOUT~
REG_IN_B[5] => ~NO_FANOUT~
REG_IN_B[6] => ~NO_FANOUT~
REG_IN_B[7] => ~NO_FANOUT~
REG_IN_C[0] => REG_IN_C[0].IN1
REG_IN_C[1] => REG_IN_C[1].IN1
REG_IN_C[2] => REG_IN_C[2].IN1
REG_IN_C[3] => REG_IN_C[3].IN1
REG_IN_C[4] => ~NO_FANOUT~
REG_IN_C[5] => ~NO_FANOUT~
REG_IN_C[6] => ~NO_FANOUT~
REG_IN_C[7] => ~NO_FANOUT~
REG_IN_D[0] => REG_IN_D[0].IN1
REG_IN_D[1] => REG_IN_D[1].IN1
REG_IN_D[2] => REG_IN_D[2].IN1
REG_IN_D[3] => REG_IN_D[3].IN1
REG_IN_D[4] => ~NO_FANOUT~
REG_IN_D[5] => ~NO_FANOUT~
REG_IN_D[6] => ~NO_FANOUT~
REG_IN_D[7] => ~NO_FANOUT~
Video_Input0[0] => Seven_Seg0[0].IN2
Video_Input0[1] => Seven_Seg0[1].IN2
Video_Input0[2] => Seven_Seg0[2].IN2
Video_Input0[3] => Seven_Seg0[3].IN2
Video_Input0[4] => Seven_Seg0[4].IN1
Video_Input0[5] => Seven_Seg0[5].IN1
Video_Input0[6] => Seven_Seg0[6].IN1
Video_Input0[7] => ~NO_FANOUT~
Video_Input1[0] => Seven_Seg1[0].IN2
Video_Input1[1] => Seven_Seg1[1].IN2
Video_Input1[2] => Seven_Seg1[2].IN2
Video_Input1[3] => Seven_Seg1[3].IN2
Video_Input1[4] => Seven_Seg1[4].IN1
Video_Input1[5] => Seven_Seg1[5].IN1
Video_Input1[6] => Seven_Seg1[6].IN1
Video_Input1[7] => ~NO_FANOUT~
Video_Input2[0] => Seven_Seg2[0].IN2
Video_Input2[1] => Seven_Seg2[1].IN2
Video_Input2[2] => Seven_Seg2[2].IN2
Video_Input2[3] => Seven_Seg2[3].IN2
Video_Input2[4] => Seven_Seg2[4].IN1
Video_Input2[5] => Seven_Seg2[5].IN1
Video_Input2[6] => Seven_Seg2[6].IN1
Video_Input2[7] => ~NO_FANOUT~
Video_Input3[0] => Seven_Seg3[0].IN2
Video_Input3[1] => Seven_Seg3[1].IN2
Video_Input3[2] => Seven_Seg3[2].IN2
Video_Input3[3] => Seven_Seg3[3].IN2
Video_Input3[4] => Seven_Seg3[4].IN1
Video_Input3[5] => Seven_Seg3[5].IN1
Video_Input3[6] => Seven_Seg3[6].IN1
Video_Input3[7] => ~NO_FANOUT~
Video_Input4[0] => Seven_Seg4[0].IN2
Video_Input4[1] => Seven_Seg4[1].IN2
Video_Input4[2] => Seven_Seg4[2].IN2
Video_Input4[3] => Seven_Seg4[3].IN2
Video_Input4[4] => Seven_Seg4[4].IN1
Video_Input4[5] => Seven_Seg4[5].IN1
Video_Input4[6] => Seven_Seg4[6].IN1
Video_Input4[7] => ~NO_FANOUT~
Video_Input5[0] => Seven_Seg5[0].IN2
Video_Input5[1] => Seven_Seg5[1].IN2
Video_Input5[2] => Seven_Seg5[2].IN2
Video_Input5[3] => Seven_Seg5[3].IN2
Video_Input5[4] => Seven_Seg5[4].IN1
Video_Input5[5] => Seven_Seg5[5].IN1
Video_Input5[6] => Seven_Seg5[6].IN1
Video_Input5[7] => ~NO_FANOUT~
Video_Input6[0] => Seven_Seg6[0].IN2
Video_Input6[1] => Seven_Seg6[1].IN2
Video_Input6[2] => Seven_Seg6[2].IN2
Video_Input6[3] => Seven_Seg6[3].IN2
Video_Input6[4] => Seven_Seg6[4].IN1
Video_Input6[5] => Seven_Seg6[5].IN1
Video_Input6[6] => Seven_Seg6[6].IN1
Video_Input6[7] => ~NO_FANOUT~
Video_Input7[0] => Seven_Seg7[0].IN2
Video_Input7[1] => Seven_Seg7[1].IN2
Video_Input7[2] => Seven_Seg7[2].IN2
Video_Input7[3] => Seven_Seg7[3].IN2
Video_Input7[4] => Seven_Seg7[4].IN1
Video_Input7[5] => Seven_Seg7[5].IN1
Video_Input7[6] => Seven_Seg7[6].IN1
Video_Input7[7] => ~NO_FANOUT~
Video_Output0[0] <= 7WidWideBusMux:b2v_inst43.result
Video_Output0[1] <= 7WidWideBusMux:b2v_inst43.result
Video_Output0[2] <= 7WidWideBusMux:b2v_inst43.result
Video_Output0[3] <= 7WidWideBusMux:b2v_inst43.result
Video_Output0[4] <= 7WidWideBusMux:b2v_inst43.result
Video_Output0[5] <= 7WidWideBusMux:b2v_inst43.result
Video_Output0[6] <= 7WidWideBusMux:b2v_inst43.result
Video_Output1[0] <= 7WidWideBusMux:b2v_inst44.result
Video_Output1[1] <= 7WidWideBusMux:b2v_inst44.result
Video_Output1[2] <= 7WidWideBusMux:b2v_inst44.result
Video_Output1[3] <= 7WidWideBusMux:b2v_inst44.result
Video_Output1[4] <= 7WidWideBusMux:b2v_inst44.result
Video_Output1[5] <= 7WidWideBusMux:b2v_inst44.result
Video_Output1[6] <= 7WidWideBusMux:b2v_inst44.result
Video_Output2[0] <= 7WidWideBusMux:b2v_inst45.result
Video_Output2[1] <= 7WidWideBusMux:b2v_inst45.result
Video_Output2[2] <= 7WidWideBusMux:b2v_inst45.result
Video_Output2[3] <= 7WidWideBusMux:b2v_inst45.result
Video_Output2[4] <= 7WidWideBusMux:b2v_inst45.result
Video_Output2[5] <= 7WidWideBusMux:b2v_inst45.result
Video_Output2[6] <= 7WidWideBusMux:b2v_inst45.result
Video_Output3[0] <= 7WidWideBusMux:b2v_inst46.result
Video_Output3[1] <= 7WidWideBusMux:b2v_inst46.result
Video_Output3[2] <= 7WidWideBusMux:b2v_inst46.result
Video_Output3[3] <= 7WidWideBusMux:b2v_inst46.result
Video_Output3[4] <= 7WidWideBusMux:b2v_inst46.result
Video_Output3[5] <= 7WidWideBusMux:b2v_inst46.result
Video_Output3[6] <= 7WidWideBusMux:b2v_inst46.result
Video_Output4[0] <= 7WidWideBusMux:b2v_inst47.result
Video_Output4[1] <= 7WidWideBusMux:b2v_inst47.result
Video_Output4[2] <= 7WidWideBusMux:b2v_inst47.result
Video_Output4[3] <= 7WidWideBusMux:b2v_inst47.result
Video_Output4[4] <= 7WidWideBusMux:b2v_inst47.result
Video_Output4[5] <= 7WidWideBusMux:b2v_inst47.result
Video_Output4[6] <= 7WidWideBusMux:b2v_inst47.result
Video_Output5[0] <= 7WidWideBusMux:b2v_inst48.result
Video_Output5[1] <= 7WidWideBusMux:b2v_inst48.result
Video_Output5[2] <= 7WidWideBusMux:b2v_inst48.result
Video_Output5[3] <= 7WidWideBusMux:b2v_inst48.result
Video_Output5[4] <= 7WidWideBusMux:b2v_inst48.result
Video_Output5[5] <= 7WidWideBusMux:b2v_inst48.result
Video_Output5[6] <= 7WidWideBusMux:b2v_inst48.result
Video_Output6[0] <= 7WidWideBusMux:b2v_inst49.result
Video_Output6[1] <= 7WidWideBusMux:b2v_inst49.result
Video_Output6[2] <= 7WidWideBusMux:b2v_inst49.result
Video_Output6[3] <= 7WidWideBusMux:b2v_inst49.result
Video_Output6[4] <= 7WidWideBusMux:b2v_inst49.result
Video_Output6[5] <= 7WidWideBusMux:b2v_inst49.result
Video_Output6[6] <= 7WidWideBusMux:b2v_inst49.result
Video_Output7[0] <= 7WidWideBusMux:b2v_inst50.result
Video_Output7[1] <= 7WidWideBusMux:b2v_inst50.result
Video_Output7[2] <= 7WidWideBusMux:b2v_inst50.result
Video_Output7[3] <= 7WidWideBusMux:b2v_inst50.result
Video_Output7[4] <= 7WidWideBusMux:b2v_inst50.result
Video_Output7[5] <= 7WidWideBusMux:b2v_inst50.result
Video_Output7[6] <= 7WidWideBusMux:b2v_inst50.result


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst10
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst11
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst12
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst13
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst2
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst26
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst26|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst26|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst26|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst26|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst27
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst27|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst27|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst27|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst27|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst28
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst28|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst28|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst28|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst28|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst37
Control => Control.IN4
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst37|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst37|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst37|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|4WideBusMux:b2v_inst37|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst4
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst43|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst44|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst45|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst46|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst47|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst48|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst49|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50
Control => Control.IN7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|BusNot:b2v_inst1
InputByte[0] => OutputByte[0].DATAIN
InputByte[1] => OutputByte[1].DATAIN
InputByte[2] => OutputByte[2].DATAIN
InputByte[3] => OutputByte[3].DATAIN
InputByte[4] => OutputByte[4].DATAIN
InputByte[5] => OutputByte[5].DATAIN
InputByte[6] => OutputByte[6].DATAIN
OutputByte[0] <= InputByte[0].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[1] <= InputByte[1].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[2] <= InputByte[2].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[3] <= InputByte[3].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[4] <= InputByte[4].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[5] <= InputByte[5].DB_MAX_OUTPUT_PORT_TYPE
OutputByte[6] <= InputByte[6].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|7WidWideBusMux:b2v_inst50|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst7
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|Video_Card:b2v_inst7|seven_seg_decoder_BUSOUT:b2v_inst8
OUTARR[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUTARR[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
INARR[0] => Decoder0.IN0
INARR[1] => Decoder0.IN1
INARR[2] => Decoder0.IN2
INARR[3] => Decoder0.IN3


|i281_CPU|DMEM:b2v_inst8
Write_Enable => Write_Enable.IN1
Clock => Clock.IN16
Reset => Reset.IN16
DMEM_INPUT[0] => DMEM_INPUT[0].IN16
DMEM_INPUT[1] => DMEM_INPUT[1].IN16
DMEM_INPUT[2] => DMEM_INPUT[2].IN16
DMEM_INPUT[3] => DMEM_INPUT[3].IN16
DMEM_INPUT[4] => DMEM_INPUT[4].IN16
DMEM_INPUT[5] => DMEM_INPUT[5].IN16
DMEM_INPUT[6] => DMEM_INPUT[6].IN16
DMEM_INPUT[7] => DMEM_INPUT[7].IN16
READ_SELECT[0] => READ_SELECT[0].IN1
READ_SELECT[1] => READ_SELECT[1].IN1
READ_SELECT[2] => READ_SELECT[2].IN1
READ_SELECT[3] => READ_SELECT[3].IN1
WRITE_SELECT[0] => WRITE_SELECT[0].IN1
WRITE_SELECT[1] => WRITE_SELECT[1].IN1
WRITE_SELECT[2] => WRITE_SELECT[2].IN1
WRITE_SELECT[3] => WRITE_SELECT[3].IN1
DMEM_OUTPUT[0] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[1] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[2] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[3] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[4] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[5] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[6] <= 8wide16to1BusMUX:b2v_inst24.muxresult
DMEM_OUTPUT[7] <= 8wide16to1BusMUX:b2v_inst24.muxresult
Seven_Seg0[0] <= SYNTHESIZED_WIRE_27[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[1] <= SYNTHESIZED_WIRE_27[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[2] <= SYNTHESIZED_WIRE_27[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[3] <= SYNTHESIZED_WIRE_27[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[4] <= SYNTHESIZED_WIRE_27[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[5] <= SYNTHESIZED_WIRE_27[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[6] <= SYNTHESIZED_WIRE_27[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg0[7] <= SYNTHESIZED_WIRE_27[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[0] <= SYNTHESIZED_WIRE_26[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[1] <= SYNTHESIZED_WIRE_26[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[2] <= SYNTHESIZED_WIRE_26[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[3] <= SYNTHESIZED_WIRE_26[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[4] <= SYNTHESIZED_WIRE_26[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[5] <= SYNTHESIZED_WIRE_26[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[6] <= SYNTHESIZED_WIRE_26[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg1[7] <= SYNTHESIZED_WIRE_26[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[0] <= SYNTHESIZED_WIRE_25[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[1] <= SYNTHESIZED_WIRE_25[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[2] <= SYNTHESIZED_WIRE_25[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[3] <= SYNTHESIZED_WIRE_25[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[4] <= SYNTHESIZED_WIRE_25[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[5] <= SYNTHESIZED_WIRE_25[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[6] <= SYNTHESIZED_WIRE_25[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg2[7] <= SYNTHESIZED_WIRE_25[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[0] <= SYNTHESIZED_WIRE_24[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[1] <= SYNTHESIZED_WIRE_24[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[2] <= SYNTHESIZED_WIRE_24[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[3] <= SYNTHESIZED_WIRE_24[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[4] <= SYNTHESIZED_WIRE_24[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[5] <= SYNTHESIZED_WIRE_24[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[6] <= SYNTHESIZED_WIRE_24[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg3[7] <= SYNTHESIZED_WIRE_24[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[0] <= SYNTHESIZED_WIRE_23[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[1] <= SYNTHESIZED_WIRE_23[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[2] <= SYNTHESIZED_WIRE_23[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[3] <= SYNTHESIZED_WIRE_23[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[4] <= SYNTHESIZED_WIRE_23[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[5] <= SYNTHESIZED_WIRE_23[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[6] <= SYNTHESIZED_WIRE_23[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg4[7] <= SYNTHESIZED_WIRE_23[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[0] <= SYNTHESIZED_WIRE_22[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[1] <= SYNTHESIZED_WIRE_22[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[2] <= SYNTHESIZED_WIRE_22[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[3] <= SYNTHESIZED_WIRE_22[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[4] <= SYNTHESIZED_WIRE_22[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[5] <= SYNTHESIZED_WIRE_22[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[6] <= SYNTHESIZED_WIRE_22[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg5[7] <= SYNTHESIZED_WIRE_22[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[0] <= SYNTHESIZED_WIRE_21[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[1] <= SYNTHESIZED_WIRE_21[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[2] <= SYNTHESIZED_WIRE_21[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[3] <= SYNTHESIZED_WIRE_21[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[4] <= SYNTHESIZED_WIRE_21[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[5] <= SYNTHESIZED_WIRE_21[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[6] <= SYNTHESIZED_WIRE_21[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg6[7] <= SYNTHESIZED_WIRE_21[7].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[0] <= SYNTHESIZED_WIRE_14[0].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[1] <= SYNTHESIZED_WIRE_14[1].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[2] <= SYNTHESIZED_WIRE_14[2].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[3] <= SYNTHESIZED_WIRE_14[3].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[4] <= SYNTHESIZED_WIRE_14[4].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[5] <= SYNTHESIZED_WIRE_14[5].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[6] <= SYNTHESIZED_WIRE_14[6].DB_MAX_OUTPUT_PORT_TYPE
Seven_Seg7[7] <= SYNTHESIZED_WIRE_14[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst1|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst10|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst11|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst12|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst13|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst14|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst15|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst16|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst17|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|User_Data:b2v_inst18
b0I[0] <= <VCC>
b0I[1] <= <VCC>
b0I[2] <= <VCC>
b0I[3] <= <GND>
b0I[4] <= <GND>
b0I[5] <= <GND>
b0I[6] <= <GND>
b0I[7] <= <GND>
b1I[0] <= <VCC>
b1I[1] <= <VCC>
b1I[2] <= <GND>
b1I[3] <= <GND>
b1I[4] <= <GND>
b1I[5] <= <GND>
b1I[6] <= <GND>
b1I[7] <= <GND>
b2I[0] <= <GND>
b2I[1] <= <VCC>
b2I[2] <= <GND>
b2I[3] <= <GND>
b2I[4] <= <GND>
b2I[5] <= <GND>
b2I[6] <= <GND>
b2I[7] <= <GND>
b3I[0] <= <VCC>
b3I[1] <= <GND>
b3I[2] <= <GND>
b3I[3] <= <GND>
b3I[4] <= <GND>
b3I[5] <= <GND>
b3I[6] <= <GND>
b3I[7] <= <GND>
b4I[0] <= <GND>
b4I[1] <= <VCC>
b4I[2] <= <VCC>
b4I[3] <= <GND>
b4I[4] <= <GND>
b4I[5] <= <GND>
b4I[6] <= <GND>
b4I[7] <= <GND>
b5I[0] <= <GND>
b5I[1] <= <GND>
b5I[2] <= <VCC>
b5I[3] <= <GND>
b5I[4] <= <GND>
b5I[5] <= <GND>
b5I[6] <= <GND>
b5I[7] <= <GND>
b6I[0] <= <VCC>
b6I[1] <= <GND>
b6I[2] <= <VCC>
b6I[3] <= <GND>
b6I[4] <= <GND>
b6I[5] <= <GND>
b6I[6] <= <GND>
b6I[7] <= <GND>
b7I[0] <= <GND>
b7I[1] <= <GND>
b7I[2] <= <GND>
b7I[3] <= <VCC>
b7I[4] <= <GND>
b7I[5] <= <GND>
b7I[6] <= <GND>
b7I[7] <= <GND>
b8I[0] <= <VCC>
b8I[1] <= <VCC>
b8I[2] <= <VCC>
b8I[3] <= <GND>
b8I[4] <= <GND>
b8I[5] <= <GND>
b8I[6] <= <GND>
b8I[7] <= <GND>
b9I[0] <= <GND>
b9I[1] <= <GND>
b9I[2] <= <GND>
b9I[3] <= <GND>
b9I[4] <= <GND>
b9I[5] <= <GND>
b9I[6] <= <GND>
b9I[7] <= <GND>
b10I[0] <= <GND>
b10I[1] <= <GND>
b10I[2] <= <GND>
b10I[3] <= <GND>
b10I[4] <= <GND>
b10I[5] <= <GND>
b10I[6] <= <GND>
b10I[7] <= <GND>
b11I[0] <= <GND>
b11I[1] <= <GND>
b11I[2] <= <GND>
b11I[3] <= <GND>
b11I[4] <= <GND>
b11I[5] <= <GND>
b11I[6] <= <GND>
b11I[7] <= <GND>
b12I[0] <= <GND>
b12I[1] <= <GND>
b12I[2] <= <GND>
b12I[3] <= <GND>
b12I[4] <= <GND>
b12I[5] <= <GND>
b12I[6] <= <GND>
b12I[7] <= <GND>
b13I[0] <= <GND>
b13I[1] <= <GND>
b13I[2] <= <GND>
b13I[3] <= <GND>
b13I[4] <= <GND>
b13I[5] <= <GND>
b13I[6] <= <GND>
b13I[7] <= <GND>
b14I[0] <= <GND>
b14I[1] <= <GND>
b14I[2] <= <GND>
b14I[3] <= <GND>
b14I[4] <= <GND>
b14I[5] <= <GND>
b14I[6] <= <GND>
b14I[7] <= <GND>
b15I[0] <= <GND>
b15I[1] <= <GND>
b15I[2] <= <GND>
b15I[3] <= <GND>
b15I[4] <= <GND>
b15I[5] <= <GND>
b15I[6] <= <GND>
b15I[7] <= <GND>


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst2|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|ONES:b2v_inst20
ONE_OUTPUT[0] <= <VCC>
ONE_OUTPUT[1] <= <VCC>
ONE_OUTPUT[2] <= <VCC>
ONE_OUTPUT[3] <= <VCC>
ONE_OUTPUT[4] <= <VCC>
ONE_OUTPUT[5] <= <VCC>
ONE_OUTPUT[6] <= <VCC>
ONE_OUTPUT[7] <= <VCC>
ONE_OUTPUT[8] <= <VCC>
ONE_OUTPUT[9] <= <VCC>
ONE_OUTPUT[10] <= <VCC>
ONE_OUTPUT[11] <= <VCC>
ONE_OUTPUT[12] <= <VCC>
ONE_OUTPUT[13] <= <VCC>
ONE_OUTPUT[14] <= <VCC>
ONE_OUTPUT[15] <= <VCC>


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst21|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst22|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst23|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24
Control[0] => Control[0].IN8
Control[1] => Control[1].IN4
Control[2] => Control[2].IN2
Control[3] => Control[3].IN1
data0in[0] => data0in[0].IN1
data0in[1] => data0in[1].IN1
data0in[2] => data0in[2].IN1
data0in[3] => data0in[3].IN1
data0in[4] => data0in[4].IN1
data0in[5] => data0in[5].IN1
data0in[6] => data0in[6].IN1
data0in[7] => data0in[7].IN1
data10in[0] => data10in[0].IN1
data10in[1] => data10in[1].IN1
data10in[2] => data10in[2].IN1
data10in[3] => data10in[3].IN1
data10in[4] => data10in[4].IN1
data10in[5] => data10in[5].IN1
data10in[6] => data10in[6].IN1
data10in[7] => data10in[7].IN1
data11in[0] => data11in[0].IN1
data11in[1] => data11in[1].IN1
data11in[2] => data11in[2].IN1
data11in[3] => data11in[3].IN1
data11in[4] => data11in[4].IN1
data11in[5] => data11in[5].IN1
data11in[6] => data11in[6].IN1
data11in[7] => data11in[7].IN1
data12in[0] => data12in[0].IN1
data12in[1] => data12in[1].IN1
data12in[2] => data12in[2].IN1
data12in[3] => data12in[3].IN1
data12in[4] => data12in[4].IN1
data12in[5] => data12in[5].IN1
data12in[6] => data12in[6].IN1
data12in[7] => data12in[7].IN1
data13in[0] => data13in[0].IN1
data13in[1] => data13in[1].IN1
data13in[2] => data13in[2].IN1
data13in[3] => data13in[3].IN1
data13in[4] => data13in[4].IN1
data13in[5] => data13in[5].IN1
data13in[6] => data13in[6].IN1
data13in[7] => data13in[7].IN1
data14in[0] => data14in[0].IN1
data14in[1] => data14in[1].IN1
data14in[2] => data14in[2].IN1
data14in[3] => data14in[3].IN1
data14in[4] => data14in[4].IN1
data14in[5] => data14in[5].IN1
data14in[6] => data14in[6].IN1
data14in[7] => data14in[7].IN1
data15in[0] => data15in[0].IN1
data15in[1] => data15in[1].IN1
data15in[2] => data15in[2].IN1
data15in[3] => data15in[3].IN1
data15in[4] => data15in[4].IN1
data15in[5] => data15in[5].IN1
data15in[6] => data15in[6].IN1
data15in[7] => data15in[7].IN1
data1in[0] => data1in[0].IN1
data1in[1] => data1in[1].IN1
data1in[2] => data1in[2].IN1
data1in[3] => data1in[3].IN1
data1in[4] => data1in[4].IN1
data1in[5] => data1in[5].IN1
data1in[6] => data1in[6].IN1
data1in[7] => data1in[7].IN1
data2in[0] => data2in[0].IN1
data2in[1] => data2in[1].IN1
data2in[2] => data2in[2].IN1
data2in[3] => data2in[3].IN1
data2in[4] => data2in[4].IN1
data2in[5] => data2in[5].IN1
data2in[6] => data2in[6].IN1
data2in[7] => data2in[7].IN1
data3in[0] => data3in[0].IN1
data3in[1] => data3in[1].IN1
data3in[2] => data3in[2].IN1
data3in[3] => data3in[3].IN1
data3in[4] => data3in[4].IN1
data3in[5] => data3in[5].IN1
data3in[6] => data3in[6].IN1
data3in[7] => data3in[7].IN1
data4in[0] => data4in[0].IN1
data4in[1] => data4in[1].IN1
data4in[2] => data4in[2].IN1
data4in[3] => data4in[3].IN1
data4in[4] => data4in[4].IN1
data4in[5] => data4in[5].IN1
data4in[6] => data4in[6].IN1
data4in[7] => data4in[7].IN1
data5in[0] => data5in[0].IN1
data5in[1] => data5in[1].IN1
data5in[2] => data5in[2].IN1
data5in[3] => data5in[3].IN1
data5in[4] => data5in[4].IN1
data5in[5] => data5in[5].IN1
data5in[6] => data5in[6].IN1
data5in[7] => data5in[7].IN1
data6in[0] => data6in[0].IN1
data6in[1] => data6in[1].IN1
data6in[2] => data6in[2].IN1
data6in[3] => data6in[3].IN1
data6in[4] => data6in[4].IN1
data6in[5] => data6in[5].IN1
data6in[6] => data6in[6].IN1
data6in[7] => data6in[7].IN1
data7in[0] => data7in[0].IN1
data7in[1] => data7in[1].IN1
data7in[2] => data7in[2].IN1
data7in[3] => data7in[3].IN1
data7in[4] => data7in[4].IN1
data7in[5] => data7in[5].IN1
data7in[6] => data7in[6].IN1
data7in[7] => data7in[7].IN1
data8in[0] => data8in[0].IN1
data8in[1] => data8in[1].IN1
data8in[2] => data8in[2].IN1
data8in[3] => data8in[3].IN1
data8in[4] => data8in[4].IN1
data8in[5] => data8in[5].IN1
data8in[6] => data8in[6].IN1
data8in[7] => data8in[7].IN1
data9in[0] => data9in[0].IN1
data9in[1] => data9in[1].IN1
data9in[2] => data9in[2].IN1
data9in[3] => data9in[3].IN1
data9in[4] => data9in[4].IN1
data9in[5] => data9in[5].IN1
data9in[6] => data9in[6].IN1
data9in[7] => data9in[7].IN1
muxresult[0] <= 8WidWideBusMux:b2v_inst6.result
muxresult[1] <= 8WidWideBusMux:b2v_inst6.result
muxresult[2] <= 8WidWideBusMux:b2v_inst6.result
muxresult[3] <= 8WidWideBusMux:b2v_inst6.result
muxresult[4] <= 8WidWideBusMux:b2v_inst6.result
muxresult[5] <= 8WidWideBusMux:b2v_inst6.result
muxresult[6] <= 8WidWideBusMux:b2v_inst6.result
muxresult[7] <= 8WidWideBusMux:b2v_inst6.result


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst1|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst10|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst11|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst12|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst13|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst14|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst2|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst3|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst4|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst5|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst6|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst7|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst8|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8wide16to1BusMUX:b2v_inst24|8WidWideBusMux:b2v_inst9|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst25|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst26|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst27|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst28|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst29|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst3|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst30|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst31|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst32|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst33|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst34|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst35|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst36|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|8WidWideBusMux:b2v_inst37|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst4|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44
Control => Control.IN16
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
dataa[8] => dataAline[8].IN1
dataa[9] => dataAline[9].IN1
dataa[10] => dataAline[10].IN1
dataa[11] => dataAline[11].IN1
dataa[12] => dataAline[12].IN1
dataa[13] => dataAline[13].IN1
dataa[14] => dataAline[14].IN1
dataa[15] => dataAline[15].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
datab[8] => dataBline[8].IN1
datab[9] => dataBline[9].IN1
datab[10] => dataBline[10].IN1
datab[11] => dataBline[11].IN1
datab[12] => dataBline[12].IN1
datab[13] => dataBline[13].IN1
datab[14] => dataBline[14].IN1
datab[15] => dataBline[15].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout
result[8] <= Block3:b2v_inst9.mxout
result[9] <= Block3:b2v_inst10.mxout
result[10] <= Block3:b2v_inst11.mxout
result[11] <= Block3:b2v_inst12.mxout
result[12] <= Block3:b2v_inst13.mxout
result[13] <= Block3:b2v_inst14.mxout
result[14] <= Block3:b2v_inst17.mxout
result[15] <= Block3:b2v_inst18.mxout


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst10
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst11
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst12
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst13
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst14
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst17
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|SixteenWideBusMux:b2v_inst44|Block3:b2v_inst9
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst6|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst7|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8
Control => Control.IN8
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[7].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[0].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[1].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[2].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[3].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[4].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[5].ACLR
Reset => REG_OUTPUT_ALTERA_SYNTHESIZED[6].ACLR
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[6].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[5].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[4].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[3].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[2].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[1].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[0].CLK
Clock => REG_OUTPUT_ALTERA_SYNTHESIZED[7].CLK
REG_INPUT[0] => REG_INPUT[0].IN1
REG_INPUT[1] => REG_INPUT[1].IN1
REG_INPUT[2] => REG_INPUT[2].IN1
REG_INPUT[3] => REG_INPUT[3].IN1
REG_INPUT[4] => REG_INPUT[4].IN1
REG_INPUT[5] => REG_INPUT[5].IN1
REG_INPUT[6] => REG_INPUT[6].IN1
REG_INPUT[7] => REG_INPUT[7].IN1
REG_OUTPUT[0] <= REG_OUTPUT_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[1] <= REG_OUTPUT_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[2] <= REG_OUTPUT_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[3] <= REG_OUTPUT_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[4] <= REG_OUTPUT_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[5] <= REG_OUTPUT_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[6] <= REG_OUTPUT_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUTPUT[7] <= REG_OUTPUT_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst18
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst20
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst21
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst22
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst23
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst24
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|Registers8bit:b2v_inst8|Block3:b2v_inst25
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|DMEM:b2v_inst8|4to16DecoderWithEnable:b2v_inst9
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Enable => Decoder_OUT.IN1
Decoder_Select[0] => SYNTHESIZED_WIRE_83.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_81.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_72.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_80.IN0
Decoder_Select[0] => SYNTHESIZED_WIRE_73.IN0
Decoder_Select[1] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[1] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[2] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_80.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_83.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_82.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_84.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_85.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_81.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_73.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_72.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_86.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_87.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_74.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_75.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_76.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_77.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_78.IN1
Decoder_Select[3] => SYNTHESIZED_WIRE_79.IN1
Decoder_Output[0] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[1] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[2] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[3] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[4] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[5] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[6] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[7] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[8] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[9] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[10] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[11] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[12] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[13] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[14] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE
Decoder_Output[15] <= Decoder_OUT.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets
Sub => Sub.IN1
First_Input[0] => First_Input[0].IN1
First_Input[1] => First_Input[1].IN1
First_Input[2] => First_Input[2].IN1
First_Input[3] => First_Input[3].IN1
First_Input[4] => First_Input[4].IN1
First_Input[5] => First_Input[5].IN1
Second_Input[0] => SYNTHESIZED_WIRE_8.IN0
Second_Input[1] => SYNTHESIZED_WIRE_2.IN0
Second_Input[2] => SYNTHESIZED_WIRE_4.IN0
Second_Input[3] => SYNTHESIZED_WIRE_6.IN0
Second_Input[4] => SYNTHESIZED_WIRE_9.IN0
Second_Input[5] => SYNTHESIZED_WIRE_11.IN0
Carry <= FullAdder:b2v_inst30.Cout
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= FullAdder:b2v_inst28.S
Adder_Output[1] <= FullAdder:b2v_inst25.S
Adder_Output[2] <= FullAdder:b2v_inst26.S
Adder_Output[3] <= FullAdder:b2v_inst27.S
Adder_Output[4] <= FullAdder:b2v_inst29.S
Adder_Output[5] <= FullAdder:b2v_inst30.S


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:b2v_inst25
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:b2v_inst26
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:b2v_inst27
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:b2v_inst28
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:b2v_inst29
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets|FullAdder:b2v_inst30
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1
Sub => Sub.IN1
First_Input[0] => First_Input[0].IN1
First_Input[1] => First_Input[1].IN1
First_Input[2] => First_Input[2].IN1
First_Input[3] => First_Input[3].IN1
First_Input[4] => First_Input[4].IN1
First_Input[5] => First_Input[5].IN1
Second_Input[0] => SYNTHESIZED_WIRE_8.IN0
Second_Input[1] => SYNTHESIZED_WIRE_2.IN0
Second_Input[2] => SYNTHESIZED_WIRE_4.IN0
Second_Input[3] => SYNTHESIZED_WIRE_6.IN0
Second_Input[4] => SYNTHESIZED_WIRE_9.IN0
Second_Input[5] => SYNTHESIZED_WIRE_11.IN0
Carry <= FullAdder:b2v_inst30.Cout
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
Adder_Output[0] <= FullAdder:b2v_inst28.S
Adder_Output[1] <= FullAdder:b2v_inst25.S
Adder_Output[2] <= FullAdder:b2v_inst26.S
Adder_Output[3] <= FullAdder:b2v_inst27.S
Adder_Output[4] <= FullAdder:b2v_inst29.S
Adder_Output[5] <= FullAdder:b2v_inst30.S


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1|FullAdder:b2v_inst25
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1|FullAdder:b2v_inst26
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1|FullAdder:b2v_inst27
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1|FullAdder:b2v_inst28
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1|FullAdder:b2v_inst29
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6bitAdder:b2v_Program_Counter_Increment_By_1|FullAdder:b2v_inst30
in1 => SYNTHESIZED_WIRE_2.IN0
in1 => SYNTHESIZED_WIRE_4.IN0
in2 => SYNTHESIZED_WIRE_2.IN1
in2 => SYNTHESIZED_WIRE_4.IN1
Cin => S.IN1
Cin => SYNTHESIZED_WIRE_3.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer
Control => Control.IN6
dataAline[0] => dataAline[0].IN1
dataAline[1] => dataAline[1].IN1
dataAline[2] => dataAline[2].IN1
dataAline[3] => dataAline[3].IN1
dataAline[4] => dataAline[4].IN1
dataAline[5] => dataAline[5].IN1
dataBline[0] => dataBline[0].IN1
dataBline[1] => dataBline[1].IN1
dataBline[2] => dataBline[2].IN1
dataBline[3] => dataBline[3].IN1
dataBline[4] => dataBline[4].IN1
dataBline[5] => dataBline[5].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst6.mxout
result[5] <= Block3:b2v_inst5.mxout


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|6WideBusMux:b2v_Program_Counter_Multiplexer|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer
Control => Control.IN8
dataa[0] => dataAline[0].IN1
dataa[1] => dataAline[1].IN1
dataa[2] => dataAline[2].IN1
dataa[3] => dataAline[3].IN1
dataa[4] => dataAline[4].IN1
dataa[5] => dataAline[5].IN1
dataa[6] => dataAline[6].IN1
dataa[7] => dataAline[7].IN1
datab[0] => dataBline[0].IN1
datab[1] => dataBline[1].IN1
datab[2] => dataBline[2].IN1
datab[3] => dataBline[3].IN1
datab[4] => dataBline[4].IN1
datab[5] => dataBline[5].IN1
datab[6] => dataBline[6].IN1
datab[7] => dataBline[7].IN1
result[0] <= Block3:b2v_inst.mxout
result[1] <= Block3:b2v_inst2.mxout
result[2] <= Block3:b2v_inst3.mxout
result[3] <= Block3:b2v_inst4.mxout
result[4] <= Block3:b2v_inst5.mxout
result[5] <= Block3:b2v_inst6.mxout
result[6] <= Block3:b2v_inst7.mxout
result[7] <= Block3:b2v_inst8.mxout


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst2
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst3
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst4
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst5
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst6
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst7
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


|i281_CPU|8WidWideBusMux:b2v_Register_WriteBack_Multiplexer|Block3:b2v_inst8
i0 => SYNTHESIZED_WIRE_2.IN0
i1 => SYNTHESIZED_WIRE_1.IN0
sel => SYNTHESIZED_WIRE_1.IN1
sel => SYNTHESIZED_WIRE_2.IN1
mxout <= mxout.DB_MAX_OUTPUT_PORT_TYPE


