Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/41-openroad-repairantennas/1-diodeinsertion/tt_um_openram_top.odb'…
Reading library file at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tt_um_openram_top
Die area:                 ( 0 0 ) ( 334880 225760 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1015
Number of terminals:      45
Number of snets:          4
Number of nets:           656

[WARNING DRT-0418] Term SRAM/din0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[7] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[15] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[16] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[22] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[32] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/clk0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/spare_wen0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[5] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[6] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[17] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[20] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[23] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[25] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[26] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[31] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[32] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 64.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 25841.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 4226.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 298.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 321.
[INFO DRT-0033] via3 shape region query size = 460.
[INFO DRT-0033] met4 shape region query size = 324.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 210 pins.
[INFO DRT-0081]   Complete 57 unique inst patterns.
[INFO DRT-0084]   Complete 356 groups.
#scanned instances     = 1015
#unique  instances     = 64
#stdCellGenAp          = 1263
#stdCellValidPlanarAp  = 48
#stdCellValidViaAp     = 768
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1987
#instTermValidViaApCnt = 0
#macroGenAp            = 163
#macroValidPlanarAp    = 125
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 145.15 (MB), peak = 144.05 (MB)

[INFO DRT-0157] Number of guides:     5378

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 48 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 32 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1525.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1366.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 814.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 178.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 133.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2472 vertical wires in 1 frboxes and 1544 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 242 vertical wires in 1 frboxes and 456 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 160.91 (MB), peak = 163.20 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 161.91 (MB), peak = 163.20 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 192.44 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 188.75 (MB).
    Completing 40% with 89 violations.
    elapsed time = 00:00:00, memory = 184.80 (MB).
    Completing 50% with 89 violations.
    elapsed time = 00:00:00, memory = 212.56 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:00, memory = 207.46 (MB).
    Completing 70% with 112 violations.
    elapsed time = 00:00:00, memory = 207.46 (MB).
    Completing 80% with 112 violations.
    elapsed time = 00:00:01, memory = 245.91 (MB).
    Completing 90% with 211 violations.
    elapsed time = 00:00:01, memory = 245.91 (MB).
    Completing 100% with 241 violations.
    elapsed time = 00:00:02, memory = 246.44 (MB).
[INFO DRT-0199]   Number of violations = 314.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       28      9      0      0
Min Hole             7      0      0      0
Recheck             50     15      3      5
Short              174     20      0      3
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 604.59 (MB), peak = 603.61 (MB)
Total wire length = 30515 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12845 um.
Total wire length on LAYER met2 = 9767 um.
Total wire length on LAYER met3 = 6091 um.
Total wire length on LAYER met4 = 1810 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4630.
Up-via summary (total 4630):

-----------------------
 FR_MASTERSLICE       0
            li1    1877
           met1    2397
           met2     215
           met3     141
           met4       0
-----------------------
                   4630


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 314 violations.
    elapsed time = 00:00:00, memory = 604.59 (MB).
    Completing 20% with 314 violations.
    elapsed time = 00:00:00, memory = 645.04 (MB).
    Completing 30% with 166 violations.
    elapsed time = 00:00:00, memory = 645.41 (MB).
    Completing 40% with 166 violations.
    elapsed time = 00:00:00, memory = 661.18 (MB).
    Completing 50% with 166 violations.
    elapsed time = 00:00:00, memory = 661.21 (MB).
    Completing 60% with 162 violations.
    elapsed time = 00:00:00, memory = 661.21 (MB).
    Completing 70% with 162 violations.
    elapsed time = 00:00:00, memory = 685.14 (MB).
    Completing 80% with 162 violations.
    elapsed time = 00:00:02, memory = 693.09 (MB).
    Completing 90% with 69 violations.
    elapsed time = 00:00:02, memory = 699.88 (MB).
    Completing 100% with 64 violations.
    elapsed time = 00:00:02, memory = 700.21 (MB).
[INFO DRT-0199]   Number of violations = 64.
Viol/Layer        met1
Metal Spacing        7
Min Hole             4
Short               53
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 703.21 (MB), peak = 701.82 (MB)
Total wire length = 30165 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12766 um.
Total wire length on LAYER met2 = 9529 um.
Total wire length on LAYER met3 = 6100 um.
Total wire length on LAYER met4 = 1769 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4628.
Up-via summary (total 4628):

-----------------------
 FR_MASTERSLICE       0
            li1    1877
           met1    2405
           met2     205
           met3     141
           met4       0
-----------------------
                   4628


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 64 violations.
    elapsed time = 00:00:00, memory = 703.21 (MB).
    Completing 20% with 64 violations.
    elapsed time = 00:00:00, memory = 724.08 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:00, memory = 714.80 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:00, memory = 714.80 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:00, memory = 714.80 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:00, memory = 714.80 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:00, memory = 721.54 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:01, memory = 723.96 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:01, memory = 723.96 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:01, memory = 723.96 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1   met2
Metal Spacing        7      0
Min Hole             1      0
Short               38      2
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:01, memory = 723.96 (MB), peak = 722.69 (MB)
Total wire length = 30083 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12746 um.
Total wire length on LAYER met2 = 9513 um.
Total wire length on LAYER met3 = 6068 um.
Total wire length on LAYER met4 = 1754 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4630.
Up-via summary (total 4630):

-----------------------
 FR_MASTERSLICE       0
            li1    1877
           met1    2406
           met2     206
           met3     141
           met4       0
-----------------------
                   4630


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 723.96 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 723.96 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 734.93 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 735.49 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 735.49 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:00, memory = 742.58 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:00, memory = 742.58 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:00, memory = 754.26 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 758.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 760.73 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 760.73 (MB), peak = 759.18 (MB)
Total wire length = 30069 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12546 um.
Total wire length on LAYER met2 = 9566 um.
Total wire length on LAYER met3 = 6202 um.
Total wire length on LAYER met4 = 1754 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4672.
Up-via summary (total 4672):

-----------------------
 FR_MASTERSLICE       0
            li1    1877
           met1    2428
           met2     226
           met3     141
           met4       0
-----------------------
                   4672


[INFO DRT-0198] Complete detail routing.
Total wire length = 30069 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12546 um.
Total wire length on LAYER met2 = 9566 um.
Total wire length on LAYER met3 = 6202 um.
Total wire length on LAYER met4 = 1754 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4672.
Up-via summary (total 4672):

-----------------------
 FR_MASTERSLICE       0
            li1    1877
           met1    2428
           met2     226
           met3     141
           met4       0
-----------------------
                   4672


[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:07, memory = 760.73 (MB), peak = 759.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Antenna cell                             34      85.08
  Buffer                                    2      10.01
  Clock buffer                             21     485.47
  Timing Repair Buffer                    168    1485.17
  Clock inverter                           11     100.10
  Sequential cell                         144    3678.53
  Multi-Input combinational cell          272    2892.77
  Total                                  1015   61656.10
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.sdc'…
