{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771859465029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771859465030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:11:04 2026 " "Processing started: Mon Feb 23 16:11:04 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771859465030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1771859465030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1771859465030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1771859465475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1771859465475 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1771859465791 ""}
{ "Info" "ISTA_SDC_FOUND" "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc " "Reading SDC File: '//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1771859465950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 4 MAX10_CLK1_50 port " "Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1771859465953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MAX1000_Replica1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\] " "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771859465954 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1771859465954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 10 KEY\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(10): KEY\[*\] could not be matched with a port" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1771859465955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY\[*\]\}\] " "set_false_path -from \[get_ports \{KEY\[*\]\}\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771859465955 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1771859465955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 11 LEDR\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(11): LEDR\[*\] could not be matched with a port" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1771859465955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{LEDR\[*\]\}\] " "set_false_path -to \[get_ports \{LEDR\[*\]\}\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771859465955 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1771859465955 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdram_controller:sdram\|sdram_dqm\[0\] CLK12M " "Register sdram_controller:sdram\|sdram_dqm\[0\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|CLK12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram\|need_refresh " "Node: sdram_controller:sdram\|need_refresh was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram\|byte_en_latched\[1\] sdram_controller:sdram\|need_refresh " "Latch sdram_controller:sdram\|byte_en_latched\[1\] is being clocked by sdram_controller:sdram\|need_refresh" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|sdram_controller:sdram|need_refresh"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frac_clk_div:cclk\|clk_i " "Node: frac_clk_div:cclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] frac_clk_div:cclk\|clk_i " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] is being clocked by frac_clk_div:cclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|frac_clk_div:cclk|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.IZX4 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.IZX4 is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|data_out\[6\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Register Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|data_out\[6\] is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frac_clk_div:sclk\|clk_i " "Node: frac_clk_div:sclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n frac_clk_div:sclk\|clk_i " "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n is being clocked by frac_clk_div:sclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|frac_clk_div:sclk|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram\|seq_count\[0\] " "Node: sdram_controller:sdram\|seq_count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram\|refresh_active sdram_controller:sdram\|seq_count\[0\] " "Latch sdram_controller:sdram\|refresh_active is being clocked by sdram_controller:sdram\|seq_count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771859465959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771859465959 "|MAX1000_Replica1|sdram_controller:sdram|seq_count[0]"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1771859465960 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1771859465962 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1771859465962 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1771859465962 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1771859465972 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1771859465973 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1771859465979 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1771859466087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1771859466147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1771859466652 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1771859467675 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "268.29 mW " "Total thermal power estimate for the design is 268.29 mW" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/24.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1771859467780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771859467924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:11:07 2026 " "Processing ended: Mon Feb 23 16:11:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771859467924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771859467924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771859467924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1771859467924 ""}
