ISim log file
Running: Z:\CS_141_lab_work\lab4\lab4\test_mips_multicycle_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Z:/CS_141_lab_work/lab4/lab4/test_mips_multicycle_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inA is not equal to width 5 of actual signal rt.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inB is not equal to width 5 of actual signal rd.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 44.  For instance cpu/regDstmux/, width 32 of formal port out is not equal to width 5 of actual signal reg_wr_addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
WARNING: File tests/zero.memh referenced on //vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/remote_sources/_/synth_dual_port_memory.v at line 126 cannot be opened for reading. Please ensure that this file is available in the current working directory.defaulting to 1000 cycles
Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inA is not equal to width 5 of actual signal rt.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inB is not equal to width 5 of actual signal rd.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 44.  For instance cpu/regDstmux/, width 32 of formal port out is not equal to width 5 of actual signal reg_wr_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
WARNING: File tests/zero.memh referenced on //vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/remote_sources/_/synth_dual_port_memory.v at line 126 cannot be opened for reading. Please ensure that this file is available in the current working directory.defaulting to 1000 cycles
Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inA is not equal to width 5 of actual signal rt.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inB is not equal to width 5 of actual signal rd.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 44.  For instance cpu/regDstmux/, width 32 of formal port out is not equal to width 5 of actual signal reg_wr_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
WARNING: File tests/zero.memh referenced on //vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/remote_sources/_/synth_dual_port_memory.v at line 126 cannot be opened for reading. Please ensure that this file is available in the current working directory.defaulting to 1000 cycles
Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inA is not equal to width 5 of actual signal rt.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inB is not equal to width 5 of actual signal rd.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 44.  For instance cpu/regDstmux/, width 32 of formal port out is not equal to width 5 of actual signal reg_wr_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
WARNING: File tests/zero.memh referenced on //vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/remote_sources/_/synth_dual_port_memory.v at line 126 cannot be opened for reading. Please ensure that this file is available in the current working directory.defaulting to 1000 cycles
Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inA is not equal to width 5 of actual signal rt.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 37.  For instance cpu/regDstmux/, width 32 of formal port inB is not equal to width 5 of actual signal rd.
WARNING: File "//vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/mips_module.v" Line 44.  For instance cpu/regDstmux/, width 32 of formal port out is not equal to width 5 of actual signal reg_wr_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
WARNING: File tests/zero.memh referenced on //vmware-host/Shared Folders/CS_141_lab_work/lab4/lab4/remote_sources/_/synth_dual_port_memory.v at line 126 cannot be opened for reading. Please ensure that this file is available in the current working directory.defaulting to 1000 cycles
Finished circuit initialization process.
