
test_case.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f100  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001bf8  0800f2d0  0800f2d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ec8  08010ec8  000121f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010ec8  08010ec8  00011ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ed0  08010ed0  000121f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ed0  08010ed0  00011ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ed4  08010ed4  00011ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08010ed8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f0c  200001f8  080110d0  000121f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001104  080110d0  00013104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d22  00000000  00000000  00012228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047fb  00000000  00000000  0002bf4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  00030748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001108  00000000  00000000  00031d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028017  00000000  00000000  00032e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002090b  00000000  00000000  0005ae97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8145  00000000  00000000  0007b7a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001538e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f8c  00000000  00000000  0015392c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0015a8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f2b8 	.word	0x0800f2b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	0800f2b8 	.word	0x0800f2b8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ce6:	f000 ba09 	b.w	80010fc <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d7c:	f000 b9be 	b.w	80010fc <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	@ (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	468e      	mov	lr, r1
 8000e0c:	4604      	mov	r4, r0
 8000e0e:	4688      	mov	r8, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d14a      	bne.n	8000eaa <__udivmoddi4+0xa6>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d962      	bls.n	8000ee0 <__udivmoddi4+0xdc>
 8000e1a:	fab2 f682 	clz	r6, r2
 8000e1e:	b14e      	cbz	r6, 8000e34 <__udivmoddi4+0x30>
 8000e20:	f1c6 0320 	rsb	r3, r6, #32
 8000e24:	fa01 f806 	lsl.w	r8, r1, r6
 8000e28:	fa20 f303 	lsr.w	r3, r0, r3
 8000e2c:	40b7      	lsls	r7, r6
 8000e2e:	ea43 0808 	orr.w	r8, r3, r8
 8000e32:	40b4      	lsls	r4, r6
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e40:	0c23      	lsrs	r3, r4, #16
 8000e42:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e46:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e4a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d909      	bls.n	8000e66 <__udivmoddi4+0x62>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000e58:	f080 80ea 	bcs.w	8001030 <__udivmoddi4+0x22c>
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	f240 80e7 	bls.w	8001030 <__udivmoddi4+0x22c>
 8000e62:	3902      	subs	r1, #2
 8000e64:	443b      	add	r3, r7
 8000e66:	1a9a      	subs	r2, r3, r2
 8000e68:	b2a3      	uxth	r3, r4
 8000e6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e76:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e7a:	459c      	cmp	ip, r3
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x8e>
 8000e7e:	18fb      	adds	r3, r7, r3
 8000e80:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e84:	f080 80d6 	bcs.w	8001034 <__udivmoddi4+0x230>
 8000e88:	459c      	cmp	ip, r3
 8000e8a:	f240 80d3 	bls.w	8001034 <__udivmoddi4+0x230>
 8000e8e:	443b      	add	r3, r7
 8000e90:	3802      	subs	r0, #2
 8000e92:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e96:	eba3 030c 	sub.w	r3, r3, ip
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	b11d      	cbz	r5, 8000ea6 <__udivmoddi4+0xa2>
 8000e9e:	40f3      	lsrs	r3, r6
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d905      	bls.n	8000eba <__udivmoddi4+0xb6>
 8000eae:	b10d      	cbz	r5, 8000eb4 <__udivmoddi4+0xb0>
 8000eb0:	e9c5 0100 	strd	r0, r1, [r5]
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e7f5      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000eba:	fab3 f183 	clz	r1, r3
 8000ebe:	2900      	cmp	r1, #0
 8000ec0:	d146      	bne.n	8000f50 <__udivmoddi4+0x14c>
 8000ec2:	4573      	cmp	r3, lr
 8000ec4:	d302      	bcc.n	8000ecc <__udivmoddi4+0xc8>
 8000ec6:	4282      	cmp	r2, r0
 8000ec8:	f200 8105 	bhi.w	80010d6 <__udivmoddi4+0x2d2>
 8000ecc:	1a84      	subs	r4, r0, r2
 8000ece:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	4690      	mov	r8, r2
 8000ed6:	2d00      	cmp	r5, #0
 8000ed8:	d0e5      	beq.n	8000ea6 <__udivmoddi4+0xa2>
 8000eda:	e9c5 4800 	strd	r4, r8, [r5]
 8000ede:	e7e2      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee0:	2a00      	cmp	r2, #0
 8000ee2:	f000 8090 	beq.w	8001006 <__udivmoddi4+0x202>
 8000ee6:	fab2 f682 	clz	r6, r2
 8000eea:	2e00      	cmp	r6, #0
 8000eec:	f040 80a4 	bne.w	8001038 <__udivmoddi4+0x234>
 8000ef0:	1a8a      	subs	r2, r1, r2
 8000ef2:	0c03      	lsrs	r3, r0, #16
 8000ef4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef8:	b280      	uxth	r0, r0
 8000efa:	b2bc      	uxth	r4, r7
 8000efc:	2101      	movs	r1, #1
 8000efe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f02:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f0a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d907      	bls.n	8000f22 <__udivmoddi4+0x11e>
 8000f12:	18fb      	adds	r3, r7, r3
 8000f14:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000f18:	d202      	bcs.n	8000f20 <__udivmoddi4+0x11c>
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	f200 80e0 	bhi.w	80010e0 <__udivmoddi4+0x2dc>
 8000f20:	46c4      	mov	ip, r8
 8000f22:	1a9b      	subs	r3, r3, r2
 8000f24:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f28:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f2c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f30:	fb02 f404 	mul.w	r4, r2, r4
 8000f34:	429c      	cmp	r4, r3
 8000f36:	d907      	bls.n	8000f48 <__udivmoddi4+0x144>
 8000f38:	18fb      	adds	r3, r7, r3
 8000f3a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000f3e:	d202      	bcs.n	8000f46 <__udivmoddi4+0x142>
 8000f40:	429c      	cmp	r4, r3
 8000f42:	f200 80ca 	bhi.w	80010da <__udivmoddi4+0x2d6>
 8000f46:	4602      	mov	r2, r0
 8000f48:	1b1b      	subs	r3, r3, r4
 8000f4a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f4e:	e7a5      	b.n	8000e9c <__udivmoddi4+0x98>
 8000f50:	f1c1 0620 	rsb	r6, r1, #32
 8000f54:	408b      	lsls	r3, r1
 8000f56:	fa22 f706 	lsr.w	r7, r2, r6
 8000f5a:	431f      	orrs	r7, r3
 8000f5c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f60:	fa20 f306 	lsr.w	r3, r0, r6
 8000f64:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f68:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f6c:	4323      	orrs	r3, r4
 8000f6e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f72:	fa1f fc87 	uxth.w	ip, r7
 8000f76:	fbbe f0f9 	udiv	r0, lr, r9
 8000f7a:	0c1c      	lsrs	r4, r3, #16
 8000f7c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f80:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f84:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f88:	45a6      	cmp	lr, r4
 8000f8a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f8e:	d909      	bls.n	8000fa4 <__udivmoddi4+0x1a0>
 8000f90:	193c      	adds	r4, r7, r4
 8000f92:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f96:	f080 809c 	bcs.w	80010d2 <__udivmoddi4+0x2ce>
 8000f9a:	45a6      	cmp	lr, r4
 8000f9c:	f240 8099 	bls.w	80010d2 <__udivmoddi4+0x2ce>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	443c      	add	r4, r7
 8000fa4:	eba4 040e 	sub.w	r4, r4, lr
 8000fa8:	fa1f fe83 	uxth.w	lr, r3
 8000fac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fb4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fb8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fbc:	45a4      	cmp	ip, r4
 8000fbe:	d908      	bls.n	8000fd2 <__udivmoddi4+0x1ce>
 8000fc0:	193c      	adds	r4, r7, r4
 8000fc2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000fc6:	f080 8082 	bcs.w	80010ce <__udivmoddi4+0x2ca>
 8000fca:	45a4      	cmp	ip, r4
 8000fcc:	d97f      	bls.n	80010ce <__udivmoddi4+0x2ca>
 8000fce:	3b02      	subs	r3, #2
 8000fd0:	443c      	add	r4, r7
 8000fd2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fd6:	eba4 040c 	sub.w	r4, r4, ip
 8000fda:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fde:	4564      	cmp	r4, ip
 8000fe0:	4673      	mov	r3, lr
 8000fe2:	46e1      	mov	r9, ip
 8000fe4:	d362      	bcc.n	80010ac <__udivmoddi4+0x2a8>
 8000fe6:	d05f      	beq.n	80010a8 <__udivmoddi4+0x2a4>
 8000fe8:	b15d      	cbz	r5, 8001002 <__udivmoddi4+0x1fe>
 8000fea:	ebb8 0203 	subs.w	r2, r8, r3
 8000fee:	eb64 0409 	sbc.w	r4, r4, r9
 8000ff2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ff6:	fa22 f301 	lsr.w	r3, r2, r1
 8000ffa:	431e      	orrs	r6, r3
 8000ffc:	40cc      	lsrs	r4, r1
 8000ffe:	e9c5 6400 	strd	r6, r4, [r5]
 8001002:	2100      	movs	r1, #0
 8001004:	e74f      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8001006:	fbb1 fcf2 	udiv	ip, r1, r2
 800100a:	0c01      	lsrs	r1, r0, #16
 800100c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001010:	b280      	uxth	r0, r0
 8001012:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001016:	463b      	mov	r3, r7
 8001018:	4638      	mov	r0, r7
 800101a:	463c      	mov	r4, r7
 800101c:	46b8      	mov	r8, r7
 800101e:	46be      	mov	lr, r7
 8001020:	2620      	movs	r6, #32
 8001022:	fbb1 f1f7 	udiv	r1, r1, r7
 8001026:	eba2 0208 	sub.w	r2, r2, r8
 800102a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800102e:	e766      	b.n	8000efe <__udivmoddi4+0xfa>
 8001030:	4601      	mov	r1, r0
 8001032:	e718      	b.n	8000e66 <__udivmoddi4+0x62>
 8001034:	4610      	mov	r0, r2
 8001036:	e72c      	b.n	8000e92 <__udivmoddi4+0x8e>
 8001038:	f1c6 0220 	rsb	r2, r6, #32
 800103c:	fa2e f302 	lsr.w	r3, lr, r2
 8001040:	40b7      	lsls	r7, r6
 8001042:	40b1      	lsls	r1, r6
 8001044:	fa20 f202 	lsr.w	r2, r0, r2
 8001048:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800104c:	430a      	orrs	r2, r1
 800104e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001052:	b2bc      	uxth	r4, r7
 8001054:	fb0e 3318 	mls	r3, lr, r8, r3
 8001058:	0c11      	lsrs	r1, r2, #16
 800105a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800105e:	fb08 f904 	mul.w	r9, r8, r4
 8001062:	40b0      	lsls	r0, r6
 8001064:	4589      	cmp	r9, r1
 8001066:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800106a:	b280      	uxth	r0, r0
 800106c:	d93e      	bls.n	80010ec <__udivmoddi4+0x2e8>
 800106e:	1879      	adds	r1, r7, r1
 8001070:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001074:	d201      	bcs.n	800107a <__udivmoddi4+0x276>
 8001076:	4589      	cmp	r9, r1
 8001078:	d81f      	bhi.n	80010ba <__udivmoddi4+0x2b6>
 800107a:	eba1 0109 	sub.w	r1, r1, r9
 800107e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001082:	fb09 f804 	mul.w	r8, r9, r4
 8001086:	fb0e 1119 	mls	r1, lr, r9, r1
 800108a:	b292      	uxth	r2, r2
 800108c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001090:	4542      	cmp	r2, r8
 8001092:	d229      	bcs.n	80010e8 <__udivmoddi4+0x2e4>
 8001094:	18ba      	adds	r2, r7, r2
 8001096:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800109a:	d2c4      	bcs.n	8001026 <__udivmoddi4+0x222>
 800109c:	4542      	cmp	r2, r8
 800109e:	d2c2      	bcs.n	8001026 <__udivmoddi4+0x222>
 80010a0:	f1a9 0102 	sub.w	r1, r9, #2
 80010a4:	443a      	add	r2, r7
 80010a6:	e7be      	b.n	8001026 <__udivmoddi4+0x222>
 80010a8:	45f0      	cmp	r8, lr
 80010aa:	d29d      	bcs.n	8000fe8 <__udivmoddi4+0x1e4>
 80010ac:	ebbe 0302 	subs.w	r3, lr, r2
 80010b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010b4:	3801      	subs	r0, #1
 80010b6:	46e1      	mov	r9, ip
 80010b8:	e796      	b.n	8000fe8 <__udivmoddi4+0x1e4>
 80010ba:	eba7 0909 	sub.w	r9, r7, r9
 80010be:	4449      	add	r1, r9
 80010c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010c8:	fb09 f804 	mul.w	r8, r9, r4
 80010cc:	e7db      	b.n	8001086 <__udivmoddi4+0x282>
 80010ce:	4673      	mov	r3, lr
 80010d0:	e77f      	b.n	8000fd2 <__udivmoddi4+0x1ce>
 80010d2:	4650      	mov	r0, sl
 80010d4:	e766      	b.n	8000fa4 <__udivmoddi4+0x1a0>
 80010d6:	4608      	mov	r0, r1
 80010d8:	e6fd      	b.n	8000ed6 <__udivmoddi4+0xd2>
 80010da:	443b      	add	r3, r7
 80010dc:	3a02      	subs	r2, #2
 80010de:	e733      	b.n	8000f48 <__udivmoddi4+0x144>
 80010e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010e4:	443b      	add	r3, r7
 80010e6:	e71c      	b.n	8000f22 <__udivmoddi4+0x11e>
 80010e8:	4649      	mov	r1, r9
 80010ea:	e79c      	b.n	8001026 <__udivmoddi4+0x222>
 80010ec:	eba1 0109 	sub.w	r1, r1, r9
 80010f0:	46c4      	mov	ip, r8
 80010f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010f6:	fb09 f804 	mul.w	r8, r9, r4
 80010fa:	e7c4      	b.n	8001086 <__udivmoddi4+0x282>

080010fc <__aeabi_idiv0>:
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8001100:	b590      	push	{r4, r7, lr}
 8001102:	b08d      	sub	sp, #52	@ 0x34
 8001104:	af02      	add	r7, sp, #8
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	4611      	mov	r1, r2
 800110a:	461a      	mov	r2, r3
 800110c:	4603      	mov	r3, r0
 800110e:	73fb      	strb	r3, [r7, #15]
 8001110:	460b      	mov	r3, r1
 8001112:	81bb      	strh	r3, [r7, #12]
 8001114:	4613      	mov	r3, r2
 8001116:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
 800111a:	2b1e      	cmp	r3, #30
 800111c:	d964      	bls.n	80011e8 <ILI9341_DrawChar+0xe8>
 800111e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001122:	2b00      	cmp	r3, #0
 8001124:	db60      	blt.n	80011e8 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	3301      	adds	r3, #1
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	3302      	adds	r3, #2
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	3303      	adds	r3, #3
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	3b20      	subs	r3, #32
 8001148:	7ffa      	ldrb	r2, [r7, #31]
 800114a:	fb02 f303 	mul.w	r3, r2, r3
 800114e:	3304      	adds	r3, #4
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	4413      	add	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8001156:	7fbb      	ldrb	r3, [r7, #30]
 8001158:	b29a      	uxth	r2, r3
 800115a:	7f7b      	ldrb	r3, [r7, #29]
 800115c:	b29c      	uxth	r4, r3
 800115e:	88f9      	ldrh	r1, [r7, #6]
 8001160:	89b8      	ldrh	r0, [r7, #12]
 8001162:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	4623      	mov	r3, r4
 8001168:	f000 fc20 	bl	80019ac <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 800116c:	2300      	movs	r3, #0
 800116e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001170:	e035      	b.n	80011de <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 8001172:	2300      	movs	r3, #0
 8001174:	623b      	str	r3, [r7, #32]
 8001176:	e02b      	b.n	80011d0 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8001178:	7f3b      	ldrb	r3, [r7, #28]
 800117a:	6a3a      	ldr	r2, [r7, #32]
 800117c:	fb03 f202 	mul.w	r2, r3, r2
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	10db      	asrs	r3, r3, #3
 8001184:	f003 031f 	and.w	r3, r3, #31
 8001188:	4413      	add	r3, r2
 800118a:	3301      	adds	r3, #1
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4413      	add	r3, r2
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8001194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	2201      	movs	r2, #1
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 80011a2:	7dfa      	ldrb	r2, [r7, #23]
 80011a4:	7dbb      	ldrb	r3, [r7, #22]
 80011a6:	4013      	ands	r3, r2
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d00d      	beq.n	80011ca <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 80011ae:	6a3b      	ldr	r3, [r7, #32]
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	89bb      	ldrh	r3, [r7, #12]
 80011b4:	4413      	add	r3, r2
 80011b6:	b298      	uxth	r0, r3
 80011b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	4413      	add	r3, r2
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80011c4:	4619      	mov	r1, r3
 80011c6:	f000 fb8b 	bl	80018e0 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 80011ca:	6a3b      	ldr	r3, [r7, #32]
 80011cc:	3301      	adds	r3, #1
 80011ce:	623b      	str	r3, [r7, #32]
 80011d0:	7fbb      	ldrb	r3, [r7, #30]
 80011d2:	6a3a      	ldr	r2, [r7, #32]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	dbcf      	blt.n	8001178 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80011d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011da:	3301      	adds	r3, #1
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80011de:	7f7b      	ldrb	r3, [r7, #29]
 80011e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011e2:	429a      	cmp	r2, r3
 80011e4:	dbc5      	blt.n	8001172 <ILI9341_DrawChar+0x72>
 80011e6:	e000      	b.n	80011ea <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80011e8:	bf00      	nop
			}
		}
	}
}
 80011ea:	372c      	adds	r7, #44	@ 0x2c
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd90      	pop	{r4, r7, pc}

080011f0 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	4611      	mov	r1, r2
 80011fc:	461a      	mov	r2, r3
 80011fe:	460b      	mov	r3, r1
 8001200:	80fb      	strh	r3, [r7, #6]
 8001202:	4613      	mov	r3, r2
 8001204:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8001214:	e02d      	b.n	8001272 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	7818      	ldrb	r0, [r3, #0]
 800121a:	88b9      	ldrh	r1, [r7, #4]
 800121c:	88fa      	ldrh	r2, [r7, #6]
 800121e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	460b      	mov	r3, r1
 8001228:	68b9      	ldr	r1, [r7, #8]
 800122a:	f7ff ff69 	bl	8001100 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	3b20      	subs	r3, #32
 8001234:	7ffa      	ldrb	r2, [r7, #31]
 8001236:	fb02 f303 	mul.w	r3, r2, r3
 800123a:	3304      	adds	r3, #4
 800123c:	68ba      	ldr	r2, [r7, #8]
 800123e:	4413      	add	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8001248:	7dfb      	ldrb	r3, [r7, #23]
 800124a:	1c9a      	adds	r2, r3, #2
 800124c:	7fbb      	ldrb	r3, [r7, #30]
 800124e:	429a      	cmp	r2, r3
 8001250:	da07      	bge.n	8001262 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8001252:	7dfb      	ldrb	r3, [r7, #23]
 8001254:	b29a      	uxth	r2, r3
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	4413      	add	r3, r2
 800125a:	b29b      	uxth	r3, r3
 800125c:	3302      	adds	r3, #2
 800125e:	80fb      	strh	r3, [r7, #6]
 8001260:	e004      	b.n	800126c <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 8001262:	7fbb      	ldrb	r3, [r7, #30]
 8001264:	b29a      	uxth	r2, r3
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	4413      	add	r3, r2
 800126a:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	3301      	adds	r3, #1
 8001270:	60fb      	str	r3, [r7, #12]
	while (*str)
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1cd      	bne.n	8001216 <ILI9341_DrawText+0x26>
	}
}
 800127a:	bf00      	nop
 800127c:	bf00      	nop
 800127e:	3720      	adds	r7, #32
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a06      	ldr	r2, [pc, #24]	@ (80012a8 <HAL_SPI_TxCpltCallback+0x24>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d105      	bne.n	80012a0 <HAL_SPI_TxCpltCallback+0x1c>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800129a:	4804      	ldr	r0, [pc, #16]	@ (80012ac <HAL_SPI_TxCpltCallback+0x28>)
 800129c:	f003 fb10 	bl	80048c0 <HAL_GPIO_WritePin>
  }
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000d38 	.word	0x20000d38
 80012ac:	40020400 	.word	0x40020400

080012b0 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80012ba:	bf00      	nop
 80012bc:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <ILI9341_SPI_Tx+0x30>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d1f8      	bne.n	80012bc <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	2201      	movs	r2, #1
 80012ce:	4619      	mov	r1, r3
 80012d0:	4803      	ldr	r0, [pc, #12]	@ (80012e0 <ILI9341_SPI_Tx+0x30>)
 80012d2:	f004 fbff 	bl	8005ad4 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000d38 	.word	0x20000d38

080012e4 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80012f0:	bf00      	nop
 80012f2:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <ILI9341_SPI_TxBuffer+0x30>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d1f8      	bne.n	80012f2 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8001300:	887b      	ldrh	r3, [r7, #2]
 8001302:	461a      	mov	r2, r3
 8001304:	6879      	ldr	r1, [r7, #4]
 8001306:	4803      	ldr	r0, [pc, #12]	@ (8001314 <ILI9341_SPI_TxBuffer+0x30>)
 8001308:	f004 fbe4 	bl	8005ad4 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000d38 	.word	0x20000d38

08001318 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8001322:	2200      	movs	r2, #0
 8001324:	2120      	movs	r1, #32
 8001326:	4808      	ldr	r0, [pc, #32]	@ (8001348 <ILI9341_WriteCommand+0x30>)
 8001328:	f003 faca 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <ILI9341_WriteCommand+0x30>)
 8001334:	f003 fac4 	bl	80048c0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ffb8 	bl	80012b0 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40020400 	.word	0x40020400

0800134c <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8001356:	2201      	movs	r2, #1
 8001358:	2120      	movs	r1, #32
 800135a:	4808      	ldr	r0, [pc, #32]	@ (800137c <ILI9341_WriteData+0x30>)
 800135c:	f003 fab0 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001360:	2200      	movs	r2, #0
 8001362:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001366:	4805      	ldr	r0, [pc, #20]	@ (800137c <ILI9341_WriteData+0x30>)
 8001368:	f003 faaa 	bl	80048c0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ff9e 	bl	80012b0 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40020400 	.word	0x40020400

08001380 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800138c:	2201      	movs	r2, #1
 800138e:	2120      	movs	r1, #32
 8001390:	4808      	ldr	r0, [pc, #32]	@ (80013b4 <ILI9341_WriteBuffer+0x34>)
 8001392:	f003 fa95 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800139c:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <ILI9341_WriteBuffer+0x34>)
 800139e:	f003 fa8f 	bl	80048c0 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 80013a2:	887b      	ldrh	r3, [r7, #2]
 80013a4:	4619      	mov	r1, r3
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ff9c 	bl	80012e4 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40020400 	.word	0x40020400

080013b8 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4604      	mov	r4, r0
 80013c0:	4608      	mov	r0, r1
 80013c2:	4611      	mov	r1, r2
 80013c4:	461a      	mov	r2, r3
 80013c6:	4623      	mov	r3, r4
 80013c8:	80fb      	strh	r3, [r7, #6]
 80013ca:	4603      	mov	r3, r0
 80013cc:	80bb      	strh	r3, [r7, #4]
 80013ce:	460b      	mov	r3, r1
 80013d0:	807b      	strh	r3, [r7, #2]
 80013d2:	4613      	mov	r3, r2
 80013d4:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 80013d6:	88fb      	ldrh	r3, [r7, #6]
 80013d8:	0a1b      	lsrs	r3, r3, #8
 80013da:	b29b      	uxth	r3, r3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80013e6:	887b      	ldrh	r3, [r7, #2]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 80013f6:	202a      	movs	r0, #42	@ 0x2a
 80013f8:	f7ff ff8e 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	2104      	movs	r1, #4
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ffbc 	bl	8001380 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8001408:	88bb      	ldrh	r3, [r7, #4]
 800140a:	0a1b      	lsrs	r3, r3, #8
 800140c:	b29b      	uxth	r3, r3
 800140e:	b2db      	uxtb	r3, r3
 8001410:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8001412:	88bb      	ldrh	r3, [r7, #4]
 8001414:	b2db      	uxtb	r3, r3
 8001416:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8001418:	883b      	ldrh	r3, [r7, #0]
 800141a:	0a1b      	lsrs	r3, r3, #8
 800141c:	b29b      	uxth	r3, r3
 800141e:	b2db      	uxtb	r3, r3
 8001420:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8001422:	883b      	ldrh	r3, [r7, #0]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8001428:	202b      	movs	r0, #43	@ 0x2b
 800142a:	f7ff ff75 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	2104      	movs	r1, #4
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ffa3 	bl	8001380 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800143a:	202c      	movs	r0, #44	@ 0x2c
 800143c:	f7ff ff6c 	bl	8001318 <ILI9341_WriteCommand>
}
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bd90      	pop	{r4, r7, pc}

08001448 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001452:	480e      	ldr	r0, [pc, #56]	@ (800148c <ILI9341_Reset+0x44>)
 8001454:	f003 fa34 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001458:	200a      	movs	r0, #10
 800145a:	f002 fbdf 	bl	8003c1c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001464:	4809      	ldr	r0, [pc, #36]	@ (800148c <ILI9341_Reset+0x44>)
 8001466:	f003 fa2b 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800146a:	200a      	movs	r0, #10
 800146c:	f002 fbd6 	bl	8003c1c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8001470:	2201      	movs	r2, #1
 8001472:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001476:	4805      	ldr	r0, [pc, #20]	@ (800148c <ILI9341_Reset+0x44>)
 8001478:	f003 fa22 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 800147c:	2201      	movs	r2, #1
 800147e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001482:	4802      	ldr	r0, [pc, #8]	@ (800148c <ILI9341_Reset+0x44>)
 8001484:	f003 fa1c 	bl	80048c0 <HAL_GPIO_WritePin>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40020400 	.word	0x40020400

08001490 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8001494:	2201      	movs	r2, #1
 8001496:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800149a:	4802      	ldr	r0, [pc, #8]	@ (80014a4 <ILI9341_Enable+0x14>)
 800149c:	f003 fa10 	bl	80048c0 <HAL_GPIO_WritePin>
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40020400 	.word	0x40020400

080014a8 <ILI9341_Init>:

void ILI9341_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 80014ac:	f7ff fff0 	bl	8001490 <ILI9341_Enable>
	ILI9341_Reset();
 80014b0:	f7ff ffca 	bl	8001448 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 80014b4:	2001      	movs	r0, #1
 80014b6:	f7ff ff2f 	bl	8001318 <ILI9341_WriteCommand>
	HAL_Delay(10);
 80014ba:	200a      	movs	r0, #10
 80014bc:	f002 fbae 	bl	8003c1c <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 80014c0:	20cb      	movs	r0, #203	@ 0xcb
 80014c2:	f7ff ff29 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80014c6:	2039      	movs	r0, #57	@ 0x39
 80014c8:	f7ff ff40 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80014cc:	202c      	movs	r0, #44	@ 0x2c
 80014ce:	f7ff ff3d 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff ff3a 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80014d8:	2034      	movs	r0, #52	@ 0x34
 80014da:	f7ff ff37 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80014de:	2002      	movs	r0, #2
 80014e0:	f7ff ff34 	bl	800134c <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80014e4:	20cf      	movs	r0, #207	@ 0xcf
 80014e6:	f7ff ff17 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff ff2e 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80014f0:	20c1      	movs	r0, #193	@ 0xc1
 80014f2:	f7ff ff2b 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80014f6:	2030      	movs	r0, #48	@ 0x30
 80014f8:	f7ff ff28 	bl	800134c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80014fc:	20e8      	movs	r0, #232	@ 0xe8
 80014fe:	f7ff ff0b 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8001502:	2085      	movs	r0, #133	@ 0x85
 8001504:	f7ff ff22 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff ff1f 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 800150e:	2078      	movs	r0, #120	@ 0x78
 8001510:	f7ff ff1c 	bl	800134c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8001514:	20ea      	movs	r0, #234	@ 0xea
 8001516:	f7ff feff 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800151a:	2000      	movs	r0, #0
 800151c:	f7ff ff16 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001520:	2000      	movs	r0, #0
 8001522:	f7ff ff13 	bl	800134c <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8001526:	20ed      	movs	r0, #237	@ 0xed
 8001528:	f7ff fef6 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 800152c:	2064      	movs	r0, #100	@ 0x64
 800152e:	f7ff ff0d 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001532:	2003      	movs	r0, #3
 8001534:	f7ff ff0a 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8001538:	2012      	movs	r0, #18
 800153a:	f7ff ff07 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 800153e:	2081      	movs	r0, #129	@ 0x81
 8001540:	f7ff ff04 	bl	800134c <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8001544:	20f7      	movs	r0, #247	@ 0xf7
 8001546:	f7ff fee7 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 800154a:	2020      	movs	r0, #32
 800154c:	f7ff fefe 	bl	800134c <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8001550:	20c0      	movs	r0, #192	@ 0xc0
 8001552:	f7ff fee1 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8001556:	2023      	movs	r0, #35	@ 0x23
 8001558:	f7ff fef8 	bl	800134c <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 800155c:	20c1      	movs	r0, #193	@ 0xc1
 800155e:	f7ff fedb 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8001562:	2010      	movs	r0, #16
 8001564:	f7ff fef2 	bl	800134c <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8001568:	20c5      	movs	r0, #197	@ 0xc5
 800156a:	f7ff fed5 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 800156e:	203e      	movs	r0, #62	@ 0x3e
 8001570:	f7ff feec 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8001574:	2028      	movs	r0, #40	@ 0x28
 8001576:	f7ff fee9 	bl	800134c <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 800157a:	20c7      	movs	r0, #199	@ 0xc7
 800157c:	f7ff fecc 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8001580:	2086      	movs	r0, #134	@ 0x86
 8001582:	f7ff fee3 	bl	800134c <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8001586:	2036      	movs	r0, #54	@ 0x36
 8001588:	f7ff fec6 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 800158c:	2048      	movs	r0, #72	@ 0x48
 800158e:	f7ff fedd 	bl	800134c <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8001592:	203a      	movs	r0, #58	@ 0x3a
 8001594:	f7ff fec0 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8001598:	2055      	movs	r0, #85	@ 0x55
 800159a:	f7ff fed7 	bl	800134c <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 800159e:	20b1      	movs	r0, #177	@ 0xb1
 80015a0:	f7ff feba 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80015a4:	2000      	movs	r0, #0
 80015a6:	f7ff fed1 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 80015aa:	2018      	movs	r0, #24
 80015ac:	f7ff fece 	bl	800134c <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 80015b0:	20b6      	movs	r0, #182	@ 0xb6
 80015b2:	f7ff feb1 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 80015b6:	2008      	movs	r0, #8
 80015b8:	f7ff fec8 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 80015bc:	2082      	movs	r0, #130	@ 0x82
 80015be:	f7ff fec5 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 80015c2:	2027      	movs	r0, #39	@ 0x27
 80015c4:	f7ff fec2 	bl	800134c <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 80015c8:	20f2      	movs	r0, #242	@ 0xf2
 80015ca:	f7ff fea5 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80015ce:	2000      	movs	r0, #0
 80015d0:	f7ff febc 	bl	800134c <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 80015d4:	2026      	movs	r0, #38	@ 0x26
 80015d6:	f7ff fe9f 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 80015da:	2001      	movs	r0, #1
 80015dc:	f7ff feb6 	bl	800134c <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 80015e0:	20e0      	movs	r0, #224	@ 0xe0
 80015e2:	f7ff fe99 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80015e6:	200f      	movs	r0, #15
 80015e8:	f7ff feb0 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80015ec:	2031      	movs	r0, #49	@ 0x31
 80015ee:	f7ff fead 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80015f2:	202b      	movs	r0, #43	@ 0x2b
 80015f4:	f7ff feaa 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80015f8:	200c      	movs	r0, #12
 80015fa:	f7ff fea7 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80015fe:	200e      	movs	r0, #14
 8001600:	f7ff fea4 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8001604:	2008      	movs	r0, #8
 8001606:	f7ff fea1 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 800160a:	204e      	movs	r0, #78	@ 0x4e
 800160c:	f7ff fe9e 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8001610:	20f1      	movs	r0, #241	@ 0xf1
 8001612:	f7ff fe9b 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8001616:	2037      	movs	r0, #55	@ 0x37
 8001618:	f7ff fe98 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800161c:	2007      	movs	r0, #7
 800161e:	f7ff fe95 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8001622:	2010      	movs	r0, #16
 8001624:	f7ff fe92 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001628:	2003      	movs	r0, #3
 800162a:	f7ff fe8f 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800162e:	200e      	movs	r0, #14
 8001630:	f7ff fe8c 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8001634:	2009      	movs	r0, #9
 8001636:	f7ff fe89 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800163a:	2000      	movs	r0, #0
 800163c:	f7ff fe86 	bl	800134c <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8001640:	20e1      	movs	r0, #225	@ 0xe1
 8001642:	f7ff fe69 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001646:	2000      	movs	r0, #0
 8001648:	f7ff fe80 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800164c:	200e      	movs	r0, #14
 800164e:	f7ff fe7d 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8001652:	2014      	movs	r0, #20
 8001654:	f7ff fe7a 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001658:	2003      	movs	r0, #3
 800165a:	f7ff fe77 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 800165e:	2011      	movs	r0, #17
 8001660:	f7ff fe74 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8001664:	2007      	movs	r0, #7
 8001666:	f7ff fe71 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800166a:	2031      	movs	r0, #49	@ 0x31
 800166c:	f7ff fe6e 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8001670:	20c1      	movs	r0, #193	@ 0xc1
 8001672:	f7ff fe6b 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8001676:	2048      	movs	r0, #72	@ 0x48
 8001678:	f7ff fe68 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 800167c:	2008      	movs	r0, #8
 800167e:	f7ff fe65 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8001682:	200f      	movs	r0, #15
 8001684:	f7ff fe62 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8001688:	200c      	movs	r0, #12
 800168a:	f7ff fe5f 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800168e:	2031      	movs	r0, #49	@ 0x31
 8001690:	f7ff fe5c 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8001694:	2036      	movs	r0, #54	@ 0x36
 8001696:	f7ff fe59 	bl	800134c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 800169a:	200f      	movs	r0, #15
 800169c:	f7ff fe56 	bl	800134c <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 80016a0:	2011      	movs	r0, #17
 80016a2:	f7ff fe39 	bl	8001318 <ILI9341_WriteCommand>
	HAL_Delay(100);
 80016a6:	2064      	movs	r0, #100	@ 0x64
 80016a8:	f002 fab8 	bl	8003c1c <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 80016ac:	2029      	movs	r0, #41	@ 0x29
 80016ae:	f7ff fe33 	bl	8001318 <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 80016b2:	2000      	movs	r0, #0
 80016b4:	f000 f802 	bl	80016bc <ILI9341_SetRotation>
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}

080016bc <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 80016c6:	2036      	movs	r0, #54	@ 0x36
 80016c8:	f7ff fe26 	bl	8001318 <ILI9341_WriteCommand>
	HAL_Delay(1);
 80016cc:	2001      	movs	r0, #1
 80016ce:	f002 faa5 	bl	8003c1c <HAL_Delay>

	switch(rotation)
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	2b03      	cmp	r3, #3
 80016d6:	d837      	bhi.n	8001748 <ILI9341_SetRotation+0x8c>
 80016d8:	a201      	add	r2, pc, #4	@ (adr r2, 80016e0 <ILI9341_SetRotation+0x24>)
 80016da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016de:	bf00      	nop
 80016e0:	080016f1 	.word	0x080016f1
 80016e4:	08001707 	.word	0x08001707
 80016e8:	0800171d 	.word	0x0800171d
 80016ec:	08001733 	.word	0x08001733
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 80016f0:	2048      	movs	r0, #72	@ 0x48
 80016f2:	f7ff fe2b 	bl	800134c <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80016f6:	4b17      	ldr	r3, [pc, #92]	@ (8001754 <ILI9341_SetRotation+0x98>)
 80016f8:	22f0      	movs	r2, #240	@ 0xf0
 80016fa:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80016fc:	4b16      	ldr	r3, [pc, #88]	@ (8001758 <ILI9341_SetRotation+0x9c>)
 80016fe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001702:	801a      	strh	r2, [r3, #0]
		break;
 8001704:	e021      	b.n	800174a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8001706:	2028      	movs	r0, #40	@ 0x28
 8001708:	f7ff fe20 	bl	800134c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <ILI9341_SetRotation+0x98>)
 800170e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001712:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001714:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <ILI9341_SetRotation+0x9c>)
 8001716:	22f0      	movs	r2, #240	@ 0xf0
 8001718:	801a      	strh	r2, [r3, #0]
		break;
 800171a:	e016      	b.n	800174a <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 800171c:	2088      	movs	r0, #136	@ 0x88
 800171e:	f7ff fe15 	bl	800134c <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <ILI9341_SetRotation+0x98>)
 8001724:	22f0      	movs	r2, #240	@ 0xf0
 8001726:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001728:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <ILI9341_SetRotation+0x9c>)
 800172a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800172e:	801a      	strh	r2, [r3, #0]
		break;
 8001730:	e00b      	b.n	800174a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8001732:	20e8      	movs	r0, #232	@ 0xe8
 8001734:	f7ff fe0a 	bl	800134c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <ILI9341_SetRotation+0x98>)
 800173a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800173e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001740:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <ILI9341_SetRotation+0x9c>)
 8001742:	22f0      	movs	r2, #240	@ 0xf0
 8001744:	801a      	strh	r2, [r3, #0]
		break;
 8001746:	e000      	b.n	800174a <ILI9341_SetRotation+0x8e>
	default:
		break;
 8001748:	bf00      	nop
	}
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20000002 	.word	0x20000002
 8001758:	20000000 	.word	0x20000000

0800175c <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 800175c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001760:	b08d      	sub	sp, #52	@ 0x34
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	6039      	str	r1, [r7, #0]
 8001768:	80fb      	strh	r3, [r7, #6]
 800176a:	466b      	mov	r3, sp
 800176c:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800177a:	d202      	bcs.n	8001782 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001780:	e002      	b.n	8001788 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8001782:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001786:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001788:	2201      	movs	r2, #1
 800178a:	2120      	movs	r1, #32
 800178c:	483f      	ldr	r0, [pc, #252]	@ (800188c <ILI9341_DrawColorBurst+0x130>)
 800178e:	f003 f897 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001798:	483c      	ldr	r0, [pc, #240]	@ (800188c <ILI9341_DrawColorBurst+0x130>)
 800179a:	f003 f891 	bl	80048c0 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 800179e:	88fb      	ldrh	r3, [r7, #6]
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 80017a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80017aa:	460b      	mov	r3, r1
 80017ac:	3b01      	subs	r3, #1
 80017ae:	61fb      	str	r3, [r7, #28]
 80017b0:	2300      	movs	r3, #0
 80017b2:	4688      	mov	r8, r1
 80017b4:	4699      	mov	r9, r3
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	f04f 0300 	mov.w	r3, #0
 80017be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017ca:	2300      	movs	r3, #0
 80017cc:	460c      	mov	r4, r1
 80017ce:	461d      	mov	r5, r3
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	f04f 0300 	mov.w	r3, #0
 80017d8:	00eb      	lsls	r3, r5, #3
 80017da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017de:	00e2      	lsls	r2, r4, #3
 80017e0:	1dcb      	adds	r3, r1, #7
 80017e2:	08db      	lsrs	r3, r3, #3
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	ebad 0d03 	sub.w	sp, sp, r3
 80017ea:	466b      	mov	r3, sp
 80017ec:	3300      	adds	r3, #0
 80017ee:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 80017f0:	2300      	movs	r3, #0
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017f4:	e00e      	b.n	8001814 <ILI9341_DrawColorBurst+0xb8>
	{
		BurstBuffer[j] = chifted;
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017fa:	4413      	add	r3, r2
 80017fc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001800:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8001802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001804:	3301      	adds	r3, #1
 8001806:	88fa      	ldrh	r2, [r7, #6]
 8001808:	b2d1      	uxtb	r1, r2
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 800180e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001810:	3302      	adds	r3, #2
 8001812:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001814:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001818:	429a      	cmp	r2, r3
 800181a:	d3ec      	bcc.n	80017f6 <ILI9341_DrawColorBurst+0x9a>
	}

	uint32_t SendingSize = size * 2;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8001822:	697a      	ldr	r2, [r7, #20]
 8001824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001826:	fbb2 f3f3 	udiv	r3, r2, r3
 800182a:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001830:	fbb3 f2f2 	udiv	r2, r3, r2
 8001834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001836:	fb01 f202 	mul.w	r2, r1, r2
 800183a:	1a9b      	subs	r3, r3, r2
 800183c:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d010      	beq.n	8001866 <ILI9341_DrawColorBurst+0x10a>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001844:	2300      	movs	r3, #0
 8001846:	627b      	str	r3, [r7, #36]	@ 0x24
 8001848:	e009      	b.n	800185e <ILI9341_DrawColorBurst+0x102>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 800184a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800184c:	b29a      	uxth	r2, r3
 800184e:	230a      	movs	r3, #10
 8001850:	69b9      	ldr	r1, [r7, #24]
 8001852:	480f      	ldr	r0, [pc, #60]	@ (8001890 <ILI9341_DrawColorBurst+0x134>)
 8001854:	f003 fe51 	bl	80054fa <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	3301      	adds	r3, #1
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
 800185e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	429a      	cmp	r2, r3
 8001864:	d3f1      	bcc.n	800184a <ILI9341_DrawColorBurst+0xee>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	b29a      	uxth	r2, r3
 800186a:	230a      	movs	r3, #10
 800186c:	69b9      	ldr	r1, [r7, #24]
 800186e:	4808      	ldr	r0, [pc, #32]	@ (8001890 <ILI9341_DrawColorBurst+0x134>)
 8001870:	f003 fe43 	bl	80054fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001874:	2201      	movs	r2, #1
 8001876:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800187a:	4804      	ldr	r0, [pc, #16]	@ (800188c <ILI9341_DrawColorBurst+0x130>)
 800187c:	f003 f820 	bl	80048c0 <HAL_GPIO_WritePin>
 8001880:	46b5      	mov	sp, r6
}
 8001882:	bf00      	nop
 8001884:	3734      	adds	r7, #52	@ 0x34
 8001886:	46bd      	mov	sp, r7
 8001888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800188c:	40020400 	.word	0x40020400
 8001890:	20000d38 	.word	0x20000d38

08001894 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 800189e:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <ILI9341_FillScreen+0x44>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <ILI9341_FillScreen+0x48>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	2100      	movs	r1, #0
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff fd83 	bl	80013b8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <ILI9341_FillScreen+0x44>)
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b08      	ldr	r3, [pc, #32]	@ (80018dc <ILI9341_FillScreen+0x48>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	fb02 f303 	mul.w	r3, r2, r3
 80018c4:	461a      	mov	r2, r3
 80018c6:	88fb      	ldrh	r3, [r7, #6]
 80018c8:	4611      	mov	r1, r2
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ff46 	bl	800175c <ILI9341_DrawColorBurst>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000002 	.word	0x20000002
 80018dc:	20000000 	.word	0x20000000

080018e0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
 80018ea:	460b      	mov	r3, r1
 80018ec:	80bb      	strh	r3, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80018f2:	4b2c      	ldr	r3, [pc, #176]	@ (80019a4 <ILI9341_DrawPixel+0xc4>)
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	88fa      	ldrh	r2, [r7, #6]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d24d      	bcs.n	800199a <ILI9341_DrawPixel+0xba>
 80018fe:	4b2a      	ldr	r3, [pc, #168]	@ (80019a8 <ILI9341_DrawPixel+0xc8>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	b29b      	uxth	r3, r3
 8001904:	88ba      	ldrh	r2, [r7, #4]
 8001906:	429a      	cmp	r2, r3
 8001908:	d247      	bcs.n	800199a <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	b29b      	uxth	r3, r3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	753b      	strb	r3, [r7, #20]
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	757b      	strb	r3, [r7, #21]
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	3301      	adds	r3, #1
 800191e:	121b      	asrs	r3, r3, #8
 8001920:	b2db      	uxtb	r3, r3
 8001922:	75bb      	strb	r3, [r7, #22]
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	3301      	adds	r3, #1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 800192e:	88bb      	ldrh	r3, [r7, #4]
 8001930:	0a1b      	lsrs	r3, r3, #8
 8001932:	b29b      	uxth	r3, r3
 8001934:	b2db      	uxtb	r3, r3
 8001936:	743b      	strb	r3, [r7, #16]
 8001938:	88bb      	ldrh	r3, [r7, #4]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	747b      	strb	r3, [r7, #17]
 800193e:	88bb      	ldrh	r3, [r7, #4]
 8001940:	3301      	adds	r3, #1
 8001942:	121b      	asrs	r3, r3, #8
 8001944:	b2db      	uxtb	r3, r3
 8001946:	74bb      	strb	r3, [r7, #18]
 8001948:	88bb      	ldrh	r3, [r7, #4]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	3301      	adds	r3, #1
 800194e:	b2db      	uxtb	r3, r3
 8001950:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8001952:	887b      	ldrh	r3, [r7, #2]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	b29b      	uxth	r3, r3
 8001958:	b2db      	uxtb	r3, r3
 800195a:	733b      	strb	r3, [r7, #12]
 800195c:	887b      	ldrh	r3, [r7, #2]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8001962:	202a      	movs	r0, #42	@ 0x2a
 8001964:	f7ff fcd8 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2104      	movs	r1, #4
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fd06 	bl	8001380 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8001974:	202b      	movs	r0, #43	@ 0x2b
 8001976:	f7ff fccf 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 800197a:	f107 0310 	add.w	r3, r7, #16
 800197e:	2104      	movs	r1, #4
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fcfd 	bl	8001380 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8001986:	202c      	movs	r0, #44	@ 0x2c
 8001988:	f7ff fcc6 	bl	8001318 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 800198c:	f107 030c 	add.w	r3, r7, #12
 8001990:	2102      	movs	r1, #2
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fcf4 	bl	8001380 <ILI9341_WriteBuffer>
 8001998:	e000      	b.n	800199c <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800199a:	bf00      	nop
}
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000002 	.word	0x20000002
 80019a8:	20000000 	.word	0x20000000

080019ac <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 80019ac:	b590      	push	{r4, r7, lr}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4604      	mov	r4, r0
 80019b4:	4608      	mov	r0, r1
 80019b6:	4611      	mov	r1, r2
 80019b8:	461a      	mov	r2, r3
 80019ba:	4623      	mov	r3, r4
 80019bc:	80fb      	strh	r3, [r7, #6]
 80019be:	4603      	mov	r3, r0
 80019c0:	80bb      	strh	r3, [r7, #4]
 80019c2:	460b      	mov	r3, r1
 80019c4:	807b      	strh	r3, [r7, #2]
 80019c6:	4613      	mov	r3, r2
 80019c8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80019ca:	4b24      	ldr	r3, [pc, #144]	@ (8001a5c <ILI9341_DrawRectangle+0xb0>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	88fa      	ldrh	r2, [r7, #6]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d23d      	bcs.n	8001a52 <ILI9341_DrawRectangle+0xa6>
 80019d6:	4b22      	ldr	r3, [pc, #136]	@ (8001a60 <ILI9341_DrawRectangle+0xb4>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	88ba      	ldrh	r2, [r7, #4]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d237      	bcs.n	8001a52 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 80019e2:	88fa      	ldrh	r2, [r7, #6]
 80019e4:	887b      	ldrh	r3, [r7, #2]
 80019e6:	4413      	add	r3, r2
 80019e8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <ILI9341_DrawRectangle+0xb0>)
 80019ea:	8812      	ldrh	r2, [r2, #0]
 80019ec:	b292      	uxth	r2, r2
 80019ee:	4293      	cmp	r3, r2
 80019f0:	dd05      	ble.n	80019fe <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 80019f2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a5c <ILI9341_DrawRectangle+0xb0>)
 80019f4:	881b      	ldrh	r3, [r3, #0]
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 80019fe:	88ba      	ldrh	r2, [r7, #4]
 8001a00:	883b      	ldrh	r3, [r7, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	4a16      	ldr	r2, [pc, #88]	@ (8001a60 <ILI9341_DrawRectangle+0xb4>)
 8001a06:	8812      	ldrh	r2, [r2, #0]
 8001a08:	b292      	uxth	r2, r2
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	dd05      	ble.n	8001a1a <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8001a0e:	4b14      	ldr	r3, [pc, #80]	@ (8001a60 <ILI9341_DrawRectangle+0xb4>)
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	88bb      	ldrh	r3, [r7, #4]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001a1a:	88fa      	ldrh	r2, [r7, #6]
 8001a1c:	887b      	ldrh	r3, [r7, #2]
 8001a1e:	4413      	add	r3, r2
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3b01      	subs	r3, #1
 8001a24:	b29c      	uxth	r4, r3
 8001a26:	88ba      	ldrh	r2, [r7, #4]
 8001a28:	883b      	ldrh	r3, [r7, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	88b9      	ldrh	r1, [r7, #4]
 8001a34:	88f8      	ldrh	r0, [r7, #6]
 8001a36:	4622      	mov	r2, r4
 8001a38:	f7ff fcbe 	bl	80013b8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001a3c:	883b      	ldrh	r3, [r7, #0]
 8001a3e:	887a      	ldrh	r2, [r7, #2]
 8001a40:	fb02 f303 	mul.w	r3, r2, r3
 8001a44:	461a      	mov	r2, r3
 8001a46:	8b3b      	ldrh	r3, [r7, #24]
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff fe86 	bl	800175c <ILI9341_DrawColorBurst>
 8001a50:	e000      	b.n	8001a54 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001a52:	bf00      	nop
}
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd90      	pop	{r4, r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000002 	.word	0x20000002
 8001a60:	20000000 	.word	0x20000000

08001a64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	607b      	str	r3, [r7, #4]
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <MX_DMA_Init+0x3c>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	4a0b      	ldr	r2, [pc, #44]	@ (8001aa0 <MX_DMA_Init+0x3c>)
 8001a74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <MX_DMA_Init+0x3c>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2100      	movs	r1, #0
 8001a8a:	200f      	movs	r0, #15
 8001a8c:	f002 f9c5 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001a90:	200f      	movs	r0, #15
 8001a92:	f002 f9de 	bl	8003e52 <HAL_NVIC_EnableIRQ>

}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40023800 	.word	0x40023800

08001aa4 <buttonPress>:





void buttonPress(){
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
	while(1){
		uint8_t button = HAL_GPIO_ReadPin(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin);
 8001aaa:	2104      	movs	r1, #4
 8001aac:	4806      	ldr	r0, [pc, #24]	@ (8001ac8 <buttonPress+0x24>)
 8001aae:	f002 feef 	bl	8004890 <HAL_GPIO_ReadPin>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
		if(button){
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d100      	bne.n	8001abe <buttonPress+0x1a>
	while(1){
 8001abc:	e7f5      	b.n	8001aaa <buttonPress+0x6>
			break;
 8001abe:	bf00      	nop
		}

	}
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40020400 	.word	0x40020400

08001acc <getTare>:


uint32_t getTare(){
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
	printf("Remove all weight from the drawer(5 seconds)\n\r");
 8001ad2:	4815      	ldr	r0, [pc, #84]	@ (8001b28 <getTare+0x5c>)
 8001ad4:	f009 fed4 	bl	800b880 <iprintf>
	HAL_Delay(5000);
 8001ad8:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001adc:	f002 f89e 	bl	8003c1c <HAL_Delay>
	printf("Gathering initial Tare of Load Cell...\n\r");
 8001ae0:	4812      	ldr	r0, [pc, #72]	@ (8001b2c <getTare+0x60>)
 8001ae2:	f009 fecd 	bl	800b880 <iprintf>
	int weight_temp = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	607b      	str	r3, [r7, #4]

	for(uint16_t i = 1; i <= 4; i++){
 8001aea:	2301      	movs	r3, #1
 8001aec:	807b      	strh	r3, [r7, #2]
 8001aee:	e00e      	b.n	8001b0e <getTare+0x42>
			weight_temp = (int)weighRaw();
 8001af0:	f001 fabf 	bl	8003072 <weighRaw>
 8001af4:	6078      	str	r0, [r7, #4]
			printf("Tare attempt %d: %d\n\r", i, weight_temp);
 8001af6:	887b      	ldrh	r3, [r7, #2]
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	4619      	mov	r1, r3
 8001afc:	480c      	ldr	r0, [pc, #48]	@ (8001b30 <getTare+0x64>)
 8001afe:	f009 febf 	bl	800b880 <iprintf>
			HAL_Delay(10);
 8001b02:	200a      	movs	r0, #10
 8001b04:	f002 f88a 	bl	8003c1c <HAL_Delay>
	for(uint16_t i = 1; i <= 4; i++){
 8001b08:	887b      	ldrh	r3, [r7, #2]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	807b      	strh	r3, [r7, #2]
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	d9ed      	bls.n	8001af0 <getTare+0x24>
		}
	printf("Tare Set: %d\n\r", weight_temp);
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4807      	ldr	r0, [pc, #28]	@ (8001b34 <getTare+0x68>)
 8001b18:	f009 feb2 	bl	800b880 <iprintf>
	return weight_temp;
 8001b1c:	687b      	ldr	r3, [r7, #4]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	0800f2d0 	.word	0x0800f2d0
 8001b2c:	0800f300 	.word	0x0800f300
 8001b30:	0800f32c 	.word	0x0800f32c
 8001b34:	0800f344 	.word	0x0800f344

08001b38 <Calibrate>:

void Calibrate(){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b092      	sub	sp, #72	@ 0x48
 8001b3c:	af00      	add	r7, sp, #0
	printf("Beginning with Row: 1 Drawer: 1\n\r");
 8001b3e:	489b      	ldr	r0, [pc, #620]	@ (8001dac <Calibrate+0x274>)
 8001b40:	f009 fe9e 	bl	800b880 <iprintf>

	uint32_t tare = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	633b      	str	r3, [r7, #48]	@ 0x30
	int knownHX711 = 1;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t thresh = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28

	FRESULT res = f_unlink("drwConf.txt"); //deletes the original file
 8001b50:	4897      	ldr	r0, [pc, #604]	@ (8001db0 <Calibrate+0x278>)
 8001b52:	f008 fcaa 	bl	800a4aa <f_unlink>
 8001b56:	4603      	mov	r3, r0
 8001b58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if(res == FR_OK){
 8001b5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <Calibrate+0x32>
		printf("Removed old 'drwConf.txt'\n\r");
 8001b64:	4893      	ldr	r0, [pc, #588]	@ (8001db4 <Calibrate+0x27c>)
 8001b66:	f009 fe8b 	bl	800b880 <iprintf>
	}
	f_unlink("temp_drawerConfig.txt"); //deletes the original file
 8001b6a:	4893      	ldr	r0, [pc, #588]	@ (8001db8 <Calibrate+0x280>)
 8001b6c:	f008 fc9d 	bl	800a4aa <f_unlink>


	for(int i = 1; i <= 1; i++){
 8001b70:	2301      	movs	r3, #1
 8001b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b74:	e110      	b.n	8001d98 <Calibrate+0x260>

		uint16_t A_mast = MuxCombos[i-1].A;
 8001b76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b78:	1e5a      	subs	r2, r3, #1
 8001b7a:	4990      	ldr	r1, [pc, #576]	@ (8001dbc <Calibrate+0x284>)
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4413      	add	r3, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	3302      	adds	r3, #2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	84bb      	strh	r3, [r7, #36]	@ 0x24
		uint16_t B_mast = MuxCombos[i-1].B;
 8001b8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b8c:	1e5a      	subs	r2, r3, #1
 8001b8e:	498b      	ldr	r1, [pc, #556]	@ (8001dbc <Calibrate+0x284>)
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	440b      	add	r3, r1
 8001b98:	3301      	adds	r3, #1
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	847b      	strh	r3, [r7, #34]	@ 0x22
		uint16_t C_mast = MuxCombos[i-1].C;
 8001b9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ba0:	1e5a      	subs	r2, r3, #1
 8001ba2:	4986      	ldr	r1, [pc, #536]	@ (8001dbc <Calibrate+0x284>)
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	440b      	add	r3, r1
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	843b      	strh	r3, [r7, #32]

		muxSET(A_mast, B_mast, C_mast, 1);
 8001bb0:	8c3a      	ldrh	r2, [r7, #32]
 8001bb2:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8001bb4:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	f001 f8cc 	bl	8002d54 <muxSET>

		setRelay(i);
 8001bbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f001 f90f 	bl	8002de4 <setRelay>

		if(i == 1){
 8001bc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d171      	bne.n	8001cb0 <Calibrate+0x178>
			for(int j = 1; j <= 4; j++){
 8001bcc:	2301      	movs	r3, #1
 8001bce:	643b      	str	r3, [r7, #64]	@ 0x40
 8001bd0:	e06a      	b.n	8001ca8 <Calibrate+0x170>

				uint16_t A_slave = MuxCombos[j-1].A;
 8001bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd4:	1e5a      	subs	r2, r3, #1
 8001bd6:	4979      	ldr	r1, [pc, #484]	@ (8001dbc <Calibrate+0x284>)
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	440b      	add	r3, r1
 8001be0:	3302      	adds	r3, #2
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	81fb      	strh	r3, [r7, #14]
				uint16_t B_slave = MuxCombos[j-1].B;
 8001be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001be8:	1e5a      	subs	r2, r3, #1
 8001bea:	4974      	ldr	r1, [pc, #464]	@ (8001dbc <Calibrate+0x284>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	81bb      	strh	r3, [r7, #12]
				uint16_t C_slave = MuxCombos[j-1].C;
 8001bfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bfc:	1e5a      	subs	r2, r3, #1
 8001bfe:	496f      	ldr	r1, [pc, #444]	@ (8001dbc <Calibrate+0x284>)
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	440b      	add	r3, r1
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	817b      	strh	r3, [r7, #10]

				muxSET(A_slave, B_slave, C_slave, 0);
 8001c0c:	897a      	ldrh	r2, [r7, #10]
 8001c0e:	89b9      	ldrh	r1, [r7, #12]
 8001c10:	89f8      	ldrh	r0, [r7, #14]
 8001c12:	2300      	movs	r3, #0
 8001c14:	f001 f89e 	bl	8002d54 <muxSET>

				printf("ROW %d | DRAWER %d\n\r", i, j);
 8001c18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001c1c:	4868      	ldr	r0, [pc, #416]	@ (8001dc0 <Calibrate+0x288>)
 8001c1e:	f009 fe2f 	bl	800b880 <iprintf>
				tare = getTare();
 8001c22:	f7ff ff53 	bl	8001acc <getTare>
 8001c26:	6338      	str	r0, [r7, #48]	@ 0x30
				printf("Place the calibration weight on the drawer\n\rPress the CONFIRMATION button when ready to calibrate\n\r");
 8001c28:	4866      	ldr	r0, [pc, #408]	@ (8001dc4 <Calibrate+0x28c>)
 8001c2a:	f009 fe29 	bl	800b880 <iprintf>

				//double press confirmation here
				//button_output(num);
				buttonPress();
 8001c2e:	f7ff ff39 	bl	8001aa4 <buttonPress>


				knownHX711 = weighRawTare(tare);
 8001c32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c34:	f001 fa57 	bl	80030e6 <weighRawTare>
 8001c38:	62f8      	str	r0, [r7, #44]	@ 0x2c
				printf("Read weight: %d\n\r", knownHX711);
 8001c3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c3c:	4862      	ldr	r0, [pc, #392]	@ (8001dc8 <Calibrate+0x290>)
 8001c3e:	f009 fe1f 	bl	800b880 <iprintf>

				float calFactor = getCalFactor(knownHX711);
 8001c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c44:	4618      	mov	r0, r3
 8001c46:	f001 fa8f 	bl	8003168 <getCalFactor>
 8001c4a:	ed87 0a01 	vstr	s0, [r7, #4]

				for(int p = 0; p < 4; p++){
 8001c4e:	2300      	movs	r3, #0
 8001c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c52:	e010      	b.n	8001c76 <Calibrate+0x13e>
					int weight = weigh(tare, calFactor);
 8001c54:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c5a:	f001 f9bb 	bl	8002fd4 <weigh>
 8001c5e:	6038      	str	r0, [r7, #0]
					printf("Weight: %d\n\r", weight);
 8001c60:	6839      	ldr	r1, [r7, #0]
 8001c62:	485a      	ldr	r0, [pc, #360]	@ (8001dcc <Calibrate+0x294>)
 8001c64:	f009 fe0c 	bl	800b880 <iprintf>
					HAL_Delay(400);
 8001c68:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001c6c:	f001 ffd6 	bl	8003c1c <HAL_Delay>
				for(int p = 0; p < 4; p++){
 8001c70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c72:	3301      	adds	r3, #1
 8001c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c78:	2b03      	cmp	r3, #3
 8001c7a:	ddeb      	ble.n	8001c54 <Calibrate+0x11c>
				}

				thresh = refillDrawer(tare, calFactor);
 8001c7c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c82:	f000 f903 	bl	8001e8c <refillDrawer>
 8001c86:	4603      	mov	r3, r0
 8001c88:	62bb      	str	r3, [r7, #40]	@ 0x28

				SD_init();
 8001c8a:	f000 fc5d 	bl	8002548 <SD_init>

				saveDrawerConfig(i, j, calFactor, tare, thresh);
 8001c8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c90:	b298      	uxth	r0, r3
 8001c92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c94:	b299      	uxth	r1, r3
 8001c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c9a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c9e:	f000 fc8f 	bl	80025c0 <saveDrawerConfig>
			for(int j = 1; j <= 4; j++){
 8001ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	dd91      	ble.n	8001bd2 <Calibrate+0x9a>
 8001cae:	e070      	b.n	8001d92 <Calibrate+0x25a>
			}
		}
		else{
			for(int k = 1; k <= 7; k++){
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001cb4:	e06a      	b.n	8001d8c <Calibrate+0x254>

				uint16_t A_slave = MuxCombos[k-1].A;
 8001cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cb8:	1e5a      	subs	r2, r3, #1
 8001cba:	4940      	ldr	r1, [pc, #256]	@ (8001dbc <Calibrate+0x284>)
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	83fb      	strh	r3, [r7, #30]
				uint16_t B_slave = MuxCombos[k-1].B;
 8001cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ccc:	1e5a      	subs	r2, r3, #1
 8001cce:	493b      	ldr	r1, [pc, #236]	@ (8001dbc <Calibrate+0x284>)
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	4413      	add	r3, r2
 8001cd6:	440b      	add	r3, r1
 8001cd8:	3301      	adds	r3, #1
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	83bb      	strh	r3, [r7, #28]
				uint16_t C_slave = MuxCombos[k-1].C;
 8001cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ce0:	1e5a      	subs	r2, r3, #1
 8001ce2:	4936      	ldr	r1, [pc, #216]	@ (8001dbc <Calibrate+0x284>)
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4413      	add	r3, r2
 8001cea:	440b      	add	r3, r1
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	837b      	strh	r3, [r7, #26]

				muxSET(A_slave, B_slave, C_slave, 0);
 8001cf0:	8b7a      	ldrh	r2, [r7, #26]
 8001cf2:	8bb9      	ldrh	r1, [r7, #28]
 8001cf4:	8bf8      	ldrh	r0, [r7, #30]
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f001 f82c 	bl	8002d54 <muxSET>

				printf("ROW %d | DRAWER %d\n\r", i, k);
 8001cfc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cfe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001d00:	482f      	ldr	r0, [pc, #188]	@ (8001dc0 <Calibrate+0x288>)
 8001d02:	f009 fdbd 	bl	800b880 <iprintf>
				tare = getTare();
 8001d06:	f7ff fee1 	bl	8001acc <getTare>
 8001d0a:	6338      	str	r0, [r7, #48]	@ 0x30
				printf("Place the calibration weight on the drawer\n\rPress the CONFIRMATION button when ready to calibrate\n\r");
 8001d0c:	482d      	ldr	r0, [pc, #180]	@ (8001dc4 <Calibrate+0x28c>)
 8001d0e:	f009 fdb7 	bl	800b880 <iprintf>

				//double press confirmation here
				//button_output(num);
				buttonPress();
 8001d12:	f7ff fec7 	bl	8001aa4 <buttonPress>



				knownHX711 = weighRawTare(tare);
 8001d16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d18:	f001 f9e5 	bl	80030e6 <weighRawTare>
 8001d1c:	62f8      	str	r0, [r7, #44]	@ 0x2c
				printf("Read weight: %d\n\r", knownHX711);
 8001d1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d20:	4829      	ldr	r0, [pc, #164]	@ (8001dc8 <Calibrate+0x290>)
 8001d22:	f009 fdad 	bl	800b880 <iprintf>

				float calFactor = getCalFactor(knownHX711);
 8001d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f001 fa1d 	bl	8003168 <getCalFactor>
 8001d2e:	ed87 0a05 	vstr	s0, [r7, #20]

				for(int p = 0; p < 4; p++){
 8001d32:	2300      	movs	r3, #0
 8001d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d36:	e010      	b.n	8001d5a <Calibrate+0x222>
					int weight = weigh(tare, calFactor);
 8001d38:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d3e:	f001 f949 	bl	8002fd4 <weigh>
 8001d42:	6138      	str	r0, [r7, #16]
					printf("Weight: %d\n\r", weight);
 8001d44:	6939      	ldr	r1, [r7, #16]
 8001d46:	4821      	ldr	r0, [pc, #132]	@ (8001dcc <Calibrate+0x294>)
 8001d48:	f009 fd9a 	bl	800b880 <iprintf>
					HAL_Delay(400);
 8001d4c:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001d50:	f001 ff64 	bl	8003c1c <HAL_Delay>
				for(int p = 0; p < 4; p++){
 8001d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d56:	3301      	adds	r3, #1
 8001d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	ddeb      	ble.n	8001d38 <Calibrate+0x200>
				}

				thresh = refillDrawer(tare, calFactor);
 8001d60:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d66:	f000 f891 	bl	8001e8c <refillDrawer>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28

				SD_init();
 8001d6e:	f000 fbeb 	bl	8002548 <SD_init>

				saveDrawerConfig(i, k, calFactor, tare, thresh);
 8001d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d74:	b298      	uxth	r0, r3
 8001d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d78:	b299      	uxth	r1, r3
 8001d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d7e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d82:	f000 fc1d 	bl	80025c0 <saveDrawerConfig>
			for(int k = 1; k <= 7; k++){
 8001d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d88:	3301      	adds	r3, #1
 8001d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d8e:	2b07      	cmp	r3, #7
 8001d90:	dd91      	ble.n	8001cb6 <Calibrate+0x17e>
	for(int i = 1; i <= 1; i++){
 8001d92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d94:	3301      	adds	r3, #1
 8001d96:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	f77f aeeb 	ble.w	8001b76 <Calibrate+0x3e>

			}
		}
	}
}
 8001da0:	bf00      	nop
 8001da2:	bf00      	nop
 8001da4:	3748      	adds	r7, #72	@ 0x48
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	0800f354 	.word	0x0800f354
 8001db0:	0800f378 	.word	0x0800f378
 8001db4:	0800f384 	.word	0x0800f384
 8001db8:	0800f3a0 	.word	0x0800f3a0
 8001dbc:	0801098c 	.word	0x0801098c
 8001dc0:	0800f3b8 	.word	0x0800f3b8
 8001dc4:	0800f3d0 	.word	0x0800f3d0
 8001dc8:	0800f434 	.word	0x0800f434
 8001dcc:	0800f448 	.word	0x0800f448

08001dd0 <buttonPress2>:
uint32_t press_time = 0;  // Timestamp of the first press
uint8_t press_count = 0;  // A Flag that's used for indicating a second press

int num2 = 1;

void buttonPress2(){
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
	while(1){
		uint8_t button = HAL_GPIO_ReadPin(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin);
 8001dd6:	2104      	movs	r1, #4
 8001dd8:	4806      	ldr	r0, [pc, #24]	@ (8001df4 <buttonPress2+0x24>)
 8001dda:	f002 fd59 	bl	8004890 <HAL_GPIO_ReadPin>
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
		if(button){
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d100      	bne.n	8001dea <buttonPress2+0x1a>
	while(1){
 8001de8:	e7f5      	b.n	8001dd6 <buttonPress2+0x6>
			break;
 8001dea:	bf00      	nop
		}

	}
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40020400 	.word	0x40020400

08001df8 <getThresh>:

uint32_t getThresh(uint32_t tare, float calFactor){
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	ed87 0a00 	vstr	s0, [r7]
	uint32_t sum = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
	float avg = 0;
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]

	for(uint16_t i = 0; i < 4; i++){
 8001e0e:	2300      	movs	r3, #0
 8001e10:	827b      	strh	r3, [r7, #18]
 8001e12:	e00d      	b.n	8001e30 <getThresh+0x38>
		uint16_t weight = weigh(tare, calFactor);
 8001e14:	ed97 0a00 	vldr	s0, [r7]
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f001 f8db 	bl	8002fd4 <weigh>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	817b      	strh	r3, [r7, #10]
		sum += weight;
 8001e22:	897b      	ldrh	r3, [r7, #10]
 8001e24:	697a      	ldr	r2, [r7, #20]
 8001e26:	4413      	add	r3, r2
 8001e28:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < 4; i++){
 8001e2a:	8a7b      	ldrh	r3, [r7, #18]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	827b      	strh	r3, [r7, #18]
 8001e30:	8a7b      	ldrh	r3, [r7, #18]
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d9ee      	bls.n	8001e14 <getThresh+0x1c>
	}

	avg = sum / 4.0;
 8001e36:	6978      	ldr	r0, [r7, #20]
 8001e38:	f7fe fb84 	bl	8000544 <__aeabi_ui2d>
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <getThresh+0x90>)
 8001e42:	f7fe fd23 	bl	800088c <__aeabi_ddiv>
 8001e46:	4602      	mov	r2, r0
 8001e48:	460b      	mov	r3, r1
 8001e4a:	4610      	mov	r0, r2
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f7fe feeb 	bl	8000c28 <__aeabi_d2f>
 8001e52:	4603      	mov	r3, r0
 8001e54:	60fb      	str	r3, [r7, #12]

	return (avg * 0.1); //returns 10% of the normalized weight as the threshold
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f7fe fb96 	bl	8000588 <__aeabi_f2d>
 8001e5c:	a308      	add	r3, pc, #32	@ (adr r3, 8001e80 <getThresh+0x88>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fbe9 	bl	8000638 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f7fe febb 	bl	8000be8 <__aeabi_d2uiz>
 8001e72:	4603      	mov	r3, r0

}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	f3af 8000 	nop.w
 8001e80:	9999999a 	.word	0x9999999a
 8001e84:	3fb99999 	.word	0x3fb99999
 8001e88:	40100000 	.word	0x40100000

08001e8c <refillDrawer>:



int refillDrawer(uint32_t tare, float calFactor){
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	ed87 0a00 	vstr	s0, [r7]
	printf("Please refill the current drawer\n\rPress and Hold the button when ready\n\r");
 8001e98:	4809      	ldr	r0, [pc, #36]	@ (8001ec0 <refillDrawer+0x34>)
 8001e9a:	f009 fcf1 	bl	800b880 <iprintf>

	//function to wait for a double press then a confirmation press
	//button_output(num2);

	buttonPress2();
 8001e9e:	f7ff ff97 	bl	8001dd0 <buttonPress2>

	//doublePress(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin);

	uint32_t thresh = getThresh(tare, calFactor);
 8001ea2:	ed97 0a00 	vldr	s0, [r7]
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff ffa6 	bl	8001df8 <getThresh>
 8001eac:	60f8      	str	r0, [r7, #12]
	printf("Threshold set to %ld\n\r", thresh);
 8001eae:	68f9      	ldr	r1, [r7, #12]
 8001eb0:	4804      	ldr	r0, [pc, #16]	@ (8001ec4 <refillDrawer+0x38>)
 8001eb2:	f009 fce5 	bl	800b880 <iprintf>
	return thresh;
 8001eb6:	68fb      	ldr	r3, [r7, #12]


}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	0800f458 	.word	0x0800f458
 8001ec4:	0800f4a4 	.word	0x0800f4a4

08001ec8 <main_function>:
#include "ILI9341_STM32_Driver.h"
#include "ILI9341_GFX.h"



void main_function(){
 8001ec8:	b590      	push	{r4, r7, lr}
 8001eca:	b099      	sub	sp, #100	@ 0x64
 8001ecc:	af00      	add	r7, sp, #0


	struct drawerInfo drawerInst;
	uint32_t tare = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
	float calFactor = 1;
 8001ed2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ed6:	647b      	str	r3, [r7, #68]	@ 0x44
	int thresh;

	uint32_t sum;
	uint16_t normalizedWeight;

	for(uint16_t i = 1; i <= 4; i++){
 8001ed8:	2301      	movs	r3, #1
 8001eda:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8001ede:	e145      	b.n	800216c <main_function+0x2a4>
			printf("Row %d", i);
 8001ee0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	48a6      	ldr	r0, [pc, #664]	@ (8002180 <main_function+0x2b8>)
 8001ee8:	f009 fcca 	bl	800b880 <iprintf>

			uint16_t A_mast = MuxCombos[i-1].A;
 8001eec:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001ef0:	1e5a      	subs	r2, r3, #1
 8001ef2:	49a4      	ldr	r1, [pc, #656]	@ (8002184 <main_function+0x2bc>)
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4413      	add	r3, r2
 8001efa:	440b      	add	r3, r1
 8001efc:	3302      	adds	r3, #2
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
			uint16_t B_mast = MuxCombos[i-1].B;
 8001f04:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001f08:	1e5a      	subs	r2, r3, #1
 8001f0a:	499e      	ldr	r1, [pc, #632]	@ (8002184 <main_function+0x2bc>)
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	440b      	add	r3, r1
 8001f14:	3301      	adds	r3, #1
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			uint16_t C_mast = MuxCombos[i-1].C;
 8001f1c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001f20:	1e5a      	subs	r2, r3, #1
 8001f22:	4998      	ldr	r1, [pc, #608]	@ (8002184 <main_function+0x2bc>)
 8001f24:	4613      	mov	r3, r2
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4413      	add	r3, r2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	87fb      	strh	r3, [r7, #62]	@ 0x3e

			muxSET(A_mast, B_mast, C_mast, 1);
 8001f30:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001f32:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8001f36:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	f000 ff0a 	bl	8002d54 <muxSET>

			setRelay(i);
 8001f40:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 ff4c 	bl	8002de4 <setRelay>

			if(i == 1){
 8001f4c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	f040 8082 	bne.w	800205a <main_function+0x192>
				for(uint16_t j = 1; j <= 4; j++){
 8001f56:	2301      	movs	r3, #1
 8001f58:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8001f5c:	e078      	b.n	8002050 <main_function+0x188>

					sum = 0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
					normalizedWeight = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					uint16_t A_slave = MuxCombos[j-1].A;
 8001f66:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001f6a:	1e5a      	subs	r2, r3, #1
 8001f6c:	4985      	ldr	r1, [pc, #532]	@ (8002184 <main_function+0x2bc>)
 8001f6e:	4613      	mov	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	440b      	add	r3, r1
 8001f76:	3302      	adds	r3, #2
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	857b      	strh	r3, [r7, #42]	@ 0x2a
					uint16_t B_slave = MuxCombos[j-1].B;
 8001f7c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001f80:	1e5a      	subs	r2, r3, #1
 8001f82:	4980      	ldr	r1, [pc, #512]	@ (8002184 <main_function+0x2bc>)
 8001f84:	4613      	mov	r3, r2
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	4413      	add	r3, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	853b      	strh	r3, [r7, #40]	@ 0x28
					uint16_t C_slave = MuxCombos[j-1].C;
 8001f92:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001f96:	1e5a      	subs	r2, r3, #1
 8001f98:	497a      	ldr	r1, [pc, #488]	@ (8002184 <main_function+0x2bc>)
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	4413      	add	r3, r2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	84fb      	strh	r3, [r7, #38]	@ 0x26

					muxSET(A_slave, B_slave, C_slave, 0);
 8001fa6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001fa8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001faa:	8d78      	ldrh	r0, [r7, #42]	@ 0x2a
 8001fac:	2300      	movs	r3, #0
 8001fae:	f000 fed1 	bl	8002d54 <muxSET>

					printf("Drawer %d\n", j);
 8001fb2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4873      	ldr	r0, [pc, #460]	@ (8002188 <main_function+0x2c0>)
 8001fba:	f009 fc61 	bl	800b880 <iprintf>

					drawerInst = getFileInfo(i, j);
 8001fbe:	f107 0310 	add.w	r3, r7, #16
 8001fc2:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001fc6:	f8b7 105a 	ldrh.w	r1, [r7, #90]	@ 0x5a
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 fcde 	bl	800298c <getFileInfo>

					tare = drawerInst.Tare;
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
					calFactor = drawerInst.calFactor;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	647b      	str	r3, [r7, #68]	@ 0x44
					thresh = drawerInst.thresh;
 8001fd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fe0:	ee17 3a90 	vmov	r3, s15
 8001fe4:	633b      	str	r3, [r7, #48]	@ 0x30

					for(int p = 0; p < 4; p++){
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	657b      	str	r3, [r7, #84]	@ 0x54
 8001fea:	e010      	b.n	800200e <main_function+0x146>

						int weight = weigh(tare, calFactor);
 8001fec:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8001ff0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001ff2:	f000 ffef 	bl	8002fd4 <weigh>
 8001ff6:	6238      	str	r0, [r7, #32]
						sum += weight;
 8001ff8:	6a3b      	ldr	r3, [r7, #32]
 8001ffa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001ffc:	4413      	add	r3, r2
 8001ffe:	65fb      	str	r3, [r7, #92]	@ 0x5c
						HAL_Delay(400);
 8002000:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8002004:	f001 fe0a 	bl	8003c1c <HAL_Delay>
					for(int p = 0; p < 4; p++){
 8002008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800200a:	3301      	adds	r3, #1
 800200c:	657b      	str	r3, [r7, #84]	@ 0x54
 800200e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002010:	2b03      	cmp	r3, #3
 8002012:	ddeb      	ble.n	8001fec <main_function+0x124>
					}

					normalizedWeight = sum / 4;
 8002014:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002016:	089b      	lsrs	r3, r3, #2
 8002018:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					if((thresh + 100) > normalizedWeight){
 800201a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800201c:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 8002020:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002022:	429a      	cmp	r2, r3
 8002024:	db0f      	blt.n	8002046 <main_function+0x17e>

						thresh = refillDrawer(tare, calFactor);
 8002026:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 800202a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800202c:	f7ff ff2e 	bl	8001e8c <refillDrawer>
 8002030:	6338      	str	r0, [r7, #48]	@ 0x30
						updateDrawerConfig(i, j, calFactor, tare, thresh);
 8002032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002034:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 8002038:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 800203c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800203e:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002042:	f000 fbcf 	bl	80027e4 <updateDrawerConfig>
				for(uint16_t j = 1; j <= 4; j++){
 8002046:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800204a:	3301      	adds	r3, #1
 800204c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8002050:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002054:	2b04      	cmp	r3, #4
 8002056:	d982      	bls.n	8001f5e <main_function+0x96>
 8002058:	e083      	b.n	8002162 <main_function+0x29a>


				}
			}
			else{
				for(int k = 1; k <= 7; k++){
 800205a:	2301      	movs	r3, #1
 800205c:	653b      	str	r3, [r7, #80]	@ 0x50
 800205e:	e07c      	b.n	800215a <main_function+0x292>

					sum = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	65fb      	str	r3, [r7, #92]	@ 0x5c
					normalizedWeight = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					uint16_t A_slave = MuxCombos[k-1].A;
 8002068:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800206a:	1e5a      	subs	r2, r3, #1
 800206c:	4945      	ldr	r1, [pc, #276]	@ (8002184 <main_function+0x2bc>)
 800206e:	4613      	mov	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	4413      	add	r3, r2
 8002074:	440b      	add	r3, r1
 8002076:	3302      	adds	r3, #2
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	877b      	strh	r3, [r7, #58]	@ 0x3a
					uint16_t B_slave = MuxCombos[k-1].B;
 800207c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800207e:	1e5a      	subs	r2, r3, #1
 8002080:	4940      	ldr	r1, [pc, #256]	@ (8002184 <main_function+0x2bc>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	440b      	add	r3, r1
 800208a:	3301      	adds	r3, #1
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	873b      	strh	r3, [r7, #56]	@ 0x38
					uint16_t C_slave = MuxCombos[k-1].C;
 8002090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002092:	1e5a      	subs	r2, r3, #1
 8002094:	493b      	ldr	r1, [pc, #236]	@ (8002184 <main_function+0x2bc>)
 8002096:	4613      	mov	r3, r2
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	440b      	add	r3, r1
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	86fb      	strh	r3, [r7, #54]	@ 0x36

					muxSET(A_slave, B_slave, C_slave, 0);
 80020a2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80020a4:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 80020a6:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 80020a8:	2300      	movs	r3, #0
 80020aa:	f000 fe53 	bl	8002d54 <muxSET>

					printf("Drawer %d", k);
 80020ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80020b0:	4836      	ldr	r0, [pc, #216]	@ (800218c <main_function+0x2c4>)
 80020b2:	f009 fbe5 	bl	800b880 <iprintf>

					drawerInst = getFileInfo(i, k);
 80020b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	463b      	mov	r3, r7
 80020bc:	f8b7 105a 	ldrh.w	r1, [r7, #90]	@ 0x5a
 80020c0:	4618      	mov	r0, r3
 80020c2:	f000 fc63 	bl	800298c <getFileInfo>
 80020c6:	f107 0410 	add.w	r4, r7, #16
 80020ca:	463b      	mov	r3, r7
 80020cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

					tare = drawerInst.Tare;
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	64bb      	str	r3, [r7, #72]	@ 0x48
					calFactor = drawerInst.calFactor;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	647b      	str	r3, [r7, #68]	@ 0x44
					thresh = drawerInst.thresh;
 80020da:	edd7 7a07 	vldr	s15, [r7, #28]
 80020de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020e2:	ee17 3a90 	vmov	r3, s15
 80020e6:	633b      	str	r3, [r7, #48]	@ 0x30

					for(int p = 0; p < 4; p++){
 80020e8:	2300      	movs	r3, #0
 80020ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020ec:	e010      	b.n	8002110 <main_function+0x248>

						int weight = weigh(tare, calFactor);
 80020ee:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80020f2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80020f4:	f000 ff6e 	bl	8002fd4 <weigh>
 80020f8:	62f8      	str	r0, [r7, #44]	@ 0x2c
						sum += weight;
 80020fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80020fe:	4413      	add	r3, r2
 8002100:	65fb      	str	r3, [r7, #92]	@ 0x5c
						HAL_Delay(400);
 8002102:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8002106:	f001 fd89 	bl	8003c1c <HAL_Delay>
					for(int p = 0; p < 4; p++){
 800210a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800210c:	3301      	adds	r3, #1
 800210e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002112:	2b03      	cmp	r3, #3
 8002114:	ddeb      	ble.n	80020ee <main_function+0x226>
					}

					normalizedWeight = sum / 4;
 8002116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002118:	089b      	lsrs	r3, r3, #2
 800211a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					if((thresh + 100) > normalizedWeight){
 800211c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800211e:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 8002122:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002124:	429a      	cmp	r2, r3
 8002126:	db15      	blt.n	8002154 <main_function+0x28c>
						printf("This drawer is low on components\n\rPlease refill the drawer");
 8002128:	4819      	ldr	r0, [pc, #100]	@ (8002190 <main_function+0x2c8>)
 800212a:	f009 fba9 	bl	800b880 <iprintf>
						printf("Press the selector button ONCE to continue\n\r");
 800212e:	4819      	ldr	r0, [pc, #100]	@ (8002194 <main_function+0x2cc>)
 8002130:	f009 fba6 	bl	800b880 <iprintf>

						thresh = refillDrawer(tare, calFactor);
 8002134:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002138:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800213a:	f7ff fea7 	bl	8001e8c <refillDrawer>
 800213e:	6338      	str	r0, [r7, #48]	@ 0x30
						updateDrawerConfig(i, k, calFactor, tare, thresh);
 8002140:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002142:	b299      	uxth	r1, r3
 8002144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002146:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 800214a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800214c:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002150:	f000 fb48 	bl	80027e4 <updateDrawerConfig>
				for(int k = 1; k <= 7; k++){
 8002154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002156:	3301      	adds	r3, #1
 8002158:	653b      	str	r3, [r7, #80]	@ 0x50
 800215a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800215c:	2b07      	cmp	r3, #7
 800215e:	f77f af7f 	ble.w	8002060 <main_function+0x198>
	for(uint16_t i = 1; i <= 4; i++){
 8002162:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002166:	3301      	adds	r3, #1
 8002168:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800216c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002170:	2b04      	cmp	r3, #4
 8002172:	f67f aeb5 	bls.w	8001ee0 <main_function+0x18>

				}
			}
	}

}
 8002176:	bf00      	nop
 8002178:	bf00      	nop
 800217a:	3764      	adds	r7, #100	@ 0x64
 800217c:	46bd      	mov	sp, r7
 800217e:	bd90      	pop	{r4, r7, pc}
 8002180:	0800f4bc 	.word	0x0800f4bc
 8002184:	0801098c 	.word	0x0801098c
 8002188:	0800f4c4 	.word	0x0800f4c4
 800218c:	0800f4d0 	.word	0x0800f4d0
 8002190:	0800f4dc 	.word	0x0800f4dc
 8002194:	0800f518 	.word	0x0800f518

08002198 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	@ 0x28
 800219c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	60da      	str	r2, [r3, #12]
 80021ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	4b6a      	ldr	r3, [pc, #424]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	4a69      	ldr	r2, [pc, #420]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021be:	4b67      	ldr	r3, [pc, #412]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021c6:	613b      	str	r3, [r7, #16]
 80021c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	4b63      	ldr	r3, [pc, #396]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	4a62      	ldr	r2, [pc, #392]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021da:	4b60      	ldr	r3, [pc, #384]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e6:	2300      	movs	r3, #0
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	4b5c      	ldr	r3, [pc, #368]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	4a5b      	ldr	r2, [pc, #364]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f6:	4b59      	ldr	r3, [pc, #356]	@ (800235c <MX_GPIO_Init+0x1c4>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	607b      	str	r3, [r7, #4]
 8002206:	4b55      	ldr	r3, [pc, #340]	@ (800235c <MX_GPIO_Init+0x1c4>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	4a54      	ldr	r2, [pc, #336]	@ (800235c <MX_GPIO_Init+0x1c4>)
 800220c:	f043 0302 	orr.w	r3, r3, #2
 8002210:	6313      	str	r3, [r2, #48]	@ 0x30
 8002212:	4b52      	ldr	r3, [pc, #328]	@ (800235c <MX_GPIO_Init+0x1c4>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	607b      	str	r3, [r7, #4]
 800221c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	603b      	str	r3, [r7, #0]
 8002222:	4b4e      	ldr	r3, [pc, #312]	@ (800235c <MX_GPIO_Init+0x1c4>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	4a4d      	ldr	r2, [pc, #308]	@ (800235c <MX_GPIO_Init+0x1c4>)
 8002228:	f043 0308 	orr.w	r3, r3, #8
 800222c:	6313      	str	r3, [r2, #48]	@ 0x30
 800222e:	4b4b      	ldr	r3, [pc, #300]	@ (800235c <MX_GPIO_Init+0x1c4>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SLAVE_C_Pin|SLAVE_B_Pin|REL_2_Pin|REL_1_Pin, GPIO_PIN_RESET);
 800223a:	2200      	movs	r2, #0
 800223c:	2163      	movs	r1, #99	@ 0x63
 800223e:	4848      	ldr	r0, [pc, #288]	@ (8002360 <MX_GPIO_Init+0x1c8>)
 8002240:	f002 fb3e 	bl	80048c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MAST_A_Pin|MAST_B_Pin|MAST_C_Pin, GPIO_PIN_RESET);
 8002244:	2200      	movs	r2, #0
 8002246:	2113      	movs	r1, #19
 8002248:	4846      	ldr	r0, [pc, #280]	@ (8002364 <MX_GPIO_Init+0x1cc>)
 800224a:	f002 fb39 	bl	80048c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SLAVE_A_Pin|SCK_DRW_Pin|GPIO_PIN_14|GPIO_PIN_15
 800224e:	2200      	movs	r2, #0
 8002250:	f24c 7121 	movw	r1, #50977	@ 0xc721
 8002254:	4844      	ldr	r0, [pc, #272]	@ (8002368 <MX_GPIO_Init+0x1d0>)
 8002256:	f002 fb33 	bl	80048c0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|REL_4_Pin|REL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800225a:	2201      	movs	r2, #1
 800225c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002260:	4840      	ldr	r0, [pc, #256]	@ (8002364 <MX_GPIO_Init+0x1cc>)
 8002262:	f002 fb2d 	bl	80048c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8002266:	2200      	movs	r2, #0
 8002268:	2104      	movs	r1, #4
 800226a:	4840      	ldr	r0, [pc, #256]	@ (800236c <MX_GPIO_Init+0x1d4>)
 800226c:	f002 fb28 	bl	80048c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SLAVE_C_Pin SLAVE_B_Pin REL_2_Pin REL_1_Pin */
  GPIO_InitStruct.Pin = SLAVE_C_Pin|SLAVE_B_Pin|REL_2_Pin|REL_1_Pin;
 8002270:	2363      	movs	r3, #99	@ 0x63
 8002272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002274:	2301      	movs	r3, #1
 8002276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227c:	2300      	movs	r3, #0
 800227e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002280:	f107 0314 	add.w	r3, r7, #20
 8002284:	4619      	mov	r1, r3
 8002286:	4836      	ldr	r0, [pc, #216]	@ (8002360 <MX_GPIO_Init+0x1c8>)
 8002288:	f002 f96e 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAST_A_Pin MAST_B_Pin MAST_C_Pin */
  GPIO_InitStruct.Pin = MAST_A_Pin|MAST_B_Pin|MAST_C_Pin;
 800228c:	2313      	movs	r3, #19
 800228e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002290:	2301      	movs	r3, #1
 8002292:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	4619      	mov	r1, r3
 80022a2:	4830      	ldr	r0, [pc, #192]	@ (8002364 <MX_GPIO_Init+0x1cc>)
 80022a4:	f002 f960 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pins : SLAVE_A_Pin SCK_DRW_Pin PB14 PB15
                           PB5 REL_4_Pin REL_3_Pin */
  GPIO_InitStruct.Pin = SLAVE_A_Pin|SCK_DRW_Pin|GPIO_PIN_14|GPIO_PIN_15
 80022a8:	f24c 7321 	movw	r3, #50977	@ 0xc721
 80022ac:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|REL_4_Pin|REL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ae:	2301      	movs	r3, #1
 80022b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b6:	2300      	movs	r3, #0
 80022b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	4619      	mov	r1, r3
 80022c0:	4829      	ldr	r0, [pc, #164]	@ (8002368 <MX_GPIO_Init+0x1d0>)
 80022c2:	f002 f951 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_BTN_Pin CONFIRM_BTN_Pin */
  GPIO_InitStruct.Pin = RESET_BTN_Pin|CONFIRM_BTN_Pin;
 80022c6:	2306      	movs	r3, #6
 80022c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80022ca:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80022ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4619      	mov	r1, r3
 80022da:	4823      	ldr	r0, [pc, #140]	@ (8002368 <MX_GPIO_Init+0x1d0>)
 80022dc:	f002 f944 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAT_IN_Pin */
  GPIO_InitStruct.Pin = DAT_IN_Pin;
 80022e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e6:	2300      	movs	r3, #0
 80022e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAT_IN_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	4619      	mov	r1, r3
 80022f4:	481b      	ldr	r0, [pc, #108]	@ (8002364 <MX_GPIO_Init+0x1cc>)
 80022f6:	f002 f937 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80022fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002300:	2301      	movs	r3, #1
 8002302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002304:	2301      	movs	r3, #1
 8002306:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 0314 	add.w	r3, r7, #20
 8002310:	4619      	mov	r1, r3
 8002312:	4814      	ldr	r0, [pc, #80]	@ (8002364 <MX_GPIO_Init+0x1cc>)
 8002314:	f002 f928 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : EEPROM_CS_Pin */
  GPIO_InitStruct.Pin = EEPROM_CS_Pin;
 8002318:	2304      	movs	r3, #4
 800231a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231c:	2301      	movs	r3, #1
 800231e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002324:	2300      	movs	r3, #0
 8002326:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EEPROM_CS_GPIO_Port, &GPIO_InitStruct);
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	4619      	mov	r1, r3
 800232e:	480f      	ldr	r0, [pc, #60]	@ (800236c <MX_GPIO_Init+0x1d4>)
 8002330:	f002 f91a 	bl	8004568 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002334:	2200      	movs	r2, #0
 8002336:	2100      	movs	r1, #0
 8002338:	2007      	movs	r0, #7
 800233a:	f001 fd6e 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800233e:	2007      	movs	r0, #7
 8002340:	f001 fd87 	bl	8003e52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002344:	2200      	movs	r2, #0
 8002346:	2100      	movs	r1, #0
 8002348:	2008      	movs	r0, #8
 800234a:	f001 fd66 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800234e:	2008      	movs	r0, #8
 8002350:	f001 fd7f 	bl	8003e52 <HAL_NVIC_EnableIRQ>

}
 8002354:	bf00      	nop
 8002356:	3728      	adds	r7, #40	@ 0x28
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40023800 	.word	0x40023800
 8002360:	40020800 	.word	0x40020800
 8002364:	40020000 	.word	0x40020000
 8002368:	40020400 	.word	0x40020400
 800236c:	40020c00 	.word	0x40020c00

08002370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

	//disables internal buffering for input stream for scanf
	setvbuf(stdin, NULL, _IONBF, 0);
 8002376:	4b35      	ldr	r3, [pc, #212]	@ (800244c <main+0xdc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6858      	ldr	r0, [r3, #4]
 800237c:	2300      	movs	r3, #0
 800237e:	2202      	movs	r2, #2
 8002380:	2100      	movs	r1, #0
 8002382:	f009 fa8f 	bl	800b8a4 <setvbuf>

	/* Configure the system clock */
	SystemClock_Config();
 8002386:	f000 f86d 	bl	8002464 <SystemClock_Config>

	/* MCU Configuration--------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800238a:	f001 fbd5 	bl	8003b38 <HAL_Init>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800238e:	f7ff ff03 	bl	8002198 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8002392:	f001 fb35 	bl	8003a00 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8002396:	f001 f9f1 	bl	800377c <MX_TIM2_Init>
	MX_FATFS_Init();
 800239a:	f004 ff6d 	bl	8007278 <MX_FATFS_Init>
	MX_SPI1_Init();
 800239e:	f000 ff07 	bl	80031b0 <MX_SPI1_Init>

	printf("Hello from STM32 UART!\n\r");
 80023a2:	482b      	ldr	r0, [pc, #172]	@ (8002450 <main+0xe0>)
 80023a4:	f009 fa6c 	bl	800b880 <iprintf>

	HAL_TIM_Base_Start(&htim2);
 80023a8:	482a      	ldr	r0, [pc, #168]	@ (8002454 <main+0xe4>)
 80023aa:	f003 fe07 	bl	8005fbc <HAL_TIM_Base_Start>
	HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_SET);
 80023ae:	2201      	movs	r2, #1
 80023b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023b4:	4828      	ldr	r0, [pc, #160]	@ (8002458 <main+0xe8>)
 80023b6:	f002 fa83 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80023ba:	200a      	movs	r0, #10
 80023bc:	f001 fc2e 	bl	8003c1c <HAL_Delay>
	HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_RESET);
 80023c0:	2200      	movs	r2, #0
 80023c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023c6:	4824      	ldr	r0, [pc, #144]	@ (8002458 <main+0xe8>)
 80023c8:	f002 fa7a 	bl	80048c0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80023cc:	200a      	movs	r0, #10
 80023ce:	f001 fc25 	bl	8003c1c <HAL_Delay>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023d2:	f001 fbb1 	bl	8003b38 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023d6:	f000 f845 	bl	8002464 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023da:	f7ff fedd 	bl	8002198 <MX_GPIO_Init>
  MX_DMA_Init();
 80023de:	f7ff fb41 	bl	8001a64 <MX_DMA_Init>
  MX_TIM2_Init();
 80023e2:	f001 f9cb 	bl	800377c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80023e6:	f001 fb0b 	bl	8003a00 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80023ea:	f004 ff45 	bl	8007278 <MX_FATFS_Init>
  MX_SPI1_Init();
 80023ee:	f000 fedf 	bl	80031b0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80023f2:	f000 ff13 	bl	800321c <MX_SPI2_Init>
  MX_TIM3_Init();
 80023f6:	f001 fa0d 	bl	8003814 <MX_TIM3_Init>
  MX_TIM4_Init();
 80023fa:	f001 fa59 	bl	80038b0 <MX_TIM4_Init>
  MX_SPI3_Init();
 80023fe:	f000 ff43 	bl	8003288 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8002402:	f7ff f851 	bl	80014a8 <ILI9341_Init>

  int rectXStart = 80;
 8002406:	2350      	movs	r3, #80	@ 0x50
 8002408:	607b      	str	r3, [r7, #4]
  int rectYStart = 80;
 800240a:	2350      	movs	r3, #80	@ 0x50
 800240c:	603b      	str	r3, [r7, #0]

  // Simple Text writing (Text, Font, X, Y, Color, BackColor)
  // Available Fonts are FONT1, FONT2, FONT3 and FONT4
  ILI9341_FillScreen(BLACK);
 800240e:	2000      	movs	r0, #0
 8002410:	f7ff fa40 	bl	8001894 <ILI9341_FillScreen>
  ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8002414:	2003      	movs	r0, #3
 8002416:	f7ff f951 	bl	80016bc <ILI9341_SetRotation>
  ILI9341_DrawText("Hello from STM32 UART!", FONT4, 55, 110, WHITE, BLACK);
 800241a:	2300      	movs	r3, #0
 800241c:	9301      	str	r3, [sp, #4]
 800241e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	236e      	movs	r3, #110	@ 0x6e
 8002426:	2237      	movs	r2, #55	@ 0x37
 8002428:	490c      	ldr	r1, [pc, #48]	@ (800245c <main+0xec>)
 800242a:	480d      	ldr	r0, [pc, #52]	@ (8002460 <main+0xf0>)
 800242c:	f7fe fee0 	bl	80011f0 <ILI9341_DrawText>
  HAL_Delay(3000);
 8002430:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002434:	f001 fbf2 	bl	8003c1c <HAL_Delay>
//
//		HAL_Delay(1000);
//
//  }

  Calibrate();
 8002438:	f7ff fb7e 	bl	8001b38 <Calibrate>
  main_function();
 800243c:	f7ff fd44 	bl	8001ec8 <main_function>
 8002440:	2300      	movs	r3, #0

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	2000003c 	.word	0x2000003c
 8002450:	0800f548 	.word	0x0800f548
 8002454:	20000e4c 	.word	0x20000e4c
 8002458:	40020400 	.word	0x40020400
 800245c:	0800f848 	.word	0x0800f848
 8002460:	0800f564 	.word	0x0800f564

08002464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b094      	sub	sp, #80	@ 0x50
 8002468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800246a:	f107 031c 	add.w	r3, r7, #28
 800246e:	2234      	movs	r2, #52	@ 0x34
 8002470:	2100      	movs	r1, #0
 8002472:	4618      	mov	r0, r3
 8002474:	f009 fb65 	bl	800bb42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002478:	f107 0308 	add.w	r3, r7, #8
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002488:	2300      	movs	r3, #0
 800248a:	607b      	str	r3, [r7, #4]
 800248c:	4b29      	ldr	r3, [pc, #164]	@ (8002534 <SystemClock_Config+0xd0>)
 800248e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002490:	4a28      	ldr	r2, [pc, #160]	@ (8002534 <SystemClock_Config+0xd0>)
 8002492:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002496:	6413      	str	r3, [r2, #64]	@ 0x40
 8002498:	4b26      	ldr	r3, [pc, #152]	@ (8002534 <SystemClock_Config+0xd0>)
 800249a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a0:	607b      	str	r3, [r7, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80024a4:	2300      	movs	r3, #0
 80024a6:	603b      	str	r3, [r7, #0]
 80024a8:	4b23      	ldr	r3, [pc, #140]	@ (8002538 <SystemClock_Config+0xd4>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80024b0:	4a21      	ldr	r2, [pc, #132]	@ (8002538 <SystemClock_Config+0xd4>)
 80024b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <SystemClock_Config+0xd4>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024c0:	603b      	str	r3, [r7, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024c4:	2302      	movs	r3, #2
 80024c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024c8:	2301      	movs	r3, #1
 80024ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024cc:	2310      	movs	r3, #16
 80024ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024d0:	2302      	movs	r3, #2
 80024d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024d4:	2300      	movs	r3, #0
 80024d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024d8:	2308      	movs	r3, #8
 80024da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 80024dc:	2340      	movs	r3, #64	@ 0x40
 80024de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024e0:	2302      	movs	r3, #2
 80024e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80024e4:	2302      	movs	r3, #2
 80024e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80024e8:	2302      	movs	r3, #2
 80024ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024ec:	f107 031c 	add.w	r3, r7, #28
 80024f0:	4618      	mov	r0, r3
 80024f2:	f002 fcdb 	bl	8004eac <HAL_RCC_OscConfig>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80024fc:	f000 f81e 	bl	800253c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002500:	230f      	movs	r3, #15
 8002502:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002504:	2302      	movs	r3, #2
 8002506:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002508:	2300      	movs	r3, #0
 800250a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800250c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002510:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002512:	2300      	movs	r3, #0
 8002514:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002516:	f107 0308 	add.w	r3, r7, #8
 800251a:	2102      	movs	r1, #2
 800251c:	4618      	mov	r0, r3
 800251e:	f002 fa01 	bl	8004924 <HAL_RCC_ClockConfig>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002528:	f000 f808 	bl	800253c <Error_Handler>
  }
}
 800252c:	bf00      	nop
 800252e:	3750      	adds	r7, #80	@ 0x50
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40023800 	.word	0x40023800
 8002538:	40007000 	.word	0x40007000

0800253c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002540:	b672      	cpsid	i
}
 8002542:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002544:	bf00      	nop
 8002546:	e7fd      	b.n	8002544 <Error_Handler+0x8>

08002548 <SD_init>:

static char buffer[MAX_FILELINE];
BYTE previousLine[MAX_FILELINE];


void  SD_init(){
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
	//Open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 800254e:	2201      	movs	r2, #1
 8002550:	4916      	ldr	r1, [pc, #88]	@ (80025ac <SD_init+0x64>)
 8002552:	4817      	ldr	r0, [pc, #92]	@ (80025b0 <SD_init+0x68>)
 8002554:	f007 f998 	bl	8009888 <f_mount>
 8002558:	4603      	mov	r3, r0
 800255a:	461a      	mov	r2, r3
 800255c:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <SD_init+0x6c>)
 800255e:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 8002560:	4b14      	ldr	r3, [pc, #80]	@ (80025b4 <SD_init+0x6c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <SD_init+0x30>
		printf("f_mount error (%i)\r\n", fres);
 8002568:	4b12      	ldr	r3, [pc, #72]	@ (80025b4 <SD_init+0x6c>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	4812      	ldr	r0, [pc, #72]	@ (80025b8 <SD_init+0x70>)
 8002570:	f009 f986 	bl	800b880 <iprintf>
		while(1);
 8002574:	bf00      	nop
 8002576:	e7fd      	b.n	8002574 <SD_init+0x2c>
	//Let's get some statistics from the SD card
	DWORD free_clusters;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 8002578:	463a      	mov	r2, r7
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	4619      	mov	r1, r3
 800257e:	480b      	ldr	r0, [pc, #44]	@ (80025ac <SD_init+0x64>)
 8002580:	f007 fede 	bl	800a340 <f_getfree>
 8002584:	4603      	mov	r3, r0
 8002586:	461a      	mov	r2, r3
 8002588:	4b0a      	ldr	r3, [pc, #40]	@ (80025b4 <SD_init+0x6c>)
 800258a:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 800258c:	4b09      	ldr	r3, [pc, #36]	@ (80025b4 <SD_init+0x6c>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d007      	beq.n	80025a4 <SD_init+0x5c>
		printf("f_getfree error (%i)\r\n", fres);
 8002594:	4b07      	ldr	r3, [pc, #28]	@ (80025b4 <SD_init+0x6c>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	4619      	mov	r1, r3
 800259a:	4808      	ldr	r0, [pc, #32]	@ (80025bc <SD_init+0x74>)
 800259c:	f009 f970 	bl	800b880 <iprintf>
		while(1);
 80025a0:	bf00      	nop
 80025a2:	e7fd      	b.n	80025a0 <SD_init+0x58>
	}

}
 80025a4:	bf00      	nop
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	0800f594 	.word	0x0800f594
 80025b0:	20000214 	.word	0x20000214
 80025b4:	200008a4 	.word	0x200008a4
 80025b8:	0800f598 	.word	0x0800f598
 80025bc:	0800f5b0 	.word	0x0800f5b0

080025c0 <saveDrawerConfig>:

void saveDrawerConfig(uint16_t row, uint16_t drawer, float calFactor, uint32_t Tare, uint32_t thresh){
 80025c0:	b5b0      	push	{r4, r5, r7, lr}
 80025c2:	b08c      	sub	sp, #48	@ 0x30
 80025c4:	af06      	add	r7, sp, #24
 80025c6:	ed87 0a02 	vstr	s0, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
 80025cc:	603b      	str	r3, [r7, #0]
 80025ce:	4603      	mov	r3, r0
 80025d0:	81fb      	strh	r3, [r7, #14]
 80025d2:	460b      	mov	r3, r1
 80025d4:	81bb      	strh	r3, [r7, #12]

	UINT bytesWrote;

	//f_unlink((TCHAR*)filename); //deletes the original file

	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND | FA_CREATE_NEW);
 80025d6:	4b33      	ldr	r3, [pc, #204]	@ (80026a4 <saveDrawerConfig+0xe4>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2236      	movs	r2, #54	@ 0x36
 80025dc:	4619      	mov	r1, r3
 80025de:	4832      	ldr	r0, [pc, #200]	@ (80026a8 <saveDrawerConfig+0xe8>)
 80025e0:	f007 f998 	bl	8009914 <f_open>
 80025e4:	4603      	mov	r3, r0
 80025e6:	461a      	mov	r2, r3
 80025e8:	4b30      	ldr	r3, [pc, #192]	@ (80026ac <saveDrawerConfig+0xec>)
 80025ea:	701a      	strb	r2, [r3, #0]

	if(fres == FR_EXIST){
 80025ec:	4b2f      	ldr	r3, [pc, #188]	@ (80026ac <saveDrawerConfig+0xec>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d116      	bne.n	8002622 <saveDrawerConfig+0x62>
				fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND);
 80025f4:	4b2b      	ldr	r3, [pc, #172]	@ (80026a4 <saveDrawerConfig+0xe4>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2232      	movs	r2, #50	@ 0x32
 80025fa:	4619      	mov	r1, r3
 80025fc:	482a      	ldr	r0, [pc, #168]	@ (80026a8 <saveDrawerConfig+0xe8>)
 80025fe:	f007 f989 	bl	8009914 <f_open>
 8002602:	4603      	mov	r3, r0
 8002604:	461a      	mov	r2, r3
 8002606:	4b29      	ldr	r3, [pc, #164]	@ (80026ac <saveDrawerConfig+0xec>)
 8002608:	701a      	strb	r2, [r3, #0]
				if(fres != FR_OK){
 800260a:	4b28      	ldr	r3, [pc, #160]	@ (80026ac <saveDrawerConfig+0xec>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d017      	beq.n	8002642 <saveDrawerConfig+0x82>
					printf("f_write error (%i) IN saveDrawerConfig\r\n", fres);
 8002612:	4b26      	ldr	r3, [pc, #152]	@ (80026ac <saveDrawerConfig+0xec>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	4619      	mov	r1, r3
 8002618:	4825      	ldr	r0, [pc, #148]	@ (80026b0 <saveDrawerConfig+0xf0>)
 800261a:	f009 f931 	bl	800b880 <iprintf>
					while(1);
 800261e:	bf00      	nop
 8002620:	e7fd      	b.n	800261e <saveDrawerConfig+0x5e>
				}
	}
	else if(fres == FR_OK){
 8002622:	4b22      	ldr	r3, [pc, #136]	@ (80026ac <saveDrawerConfig+0xec>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d103      	bne.n	8002632 <saveDrawerConfig+0x72>
		printf("Created new file");
 800262a:	4822      	ldr	r0, [pc, #136]	@ (80026b4 <saveDrawerConfig+0xf4>)
 800262c:	f009 f928 	bl	800b880 <iprintf>
 8002630:	e007      	b.n	8002642 <saveDrawerConfig+0x82>
	}
	else {
		printf("f_open error (%i) IN saveDrawerConfig\r\n", fres);
 8002632:	4b1e      	ldr	r3, [pc, #120]	@ (80026ac <saveDrawerConfig+0xec>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	4619      	mov	r1, r3
 8002638:	481f      	ldr	r0, [pc, #124]	@ (80026b8 <saveDrawerConfig+0xf8>)
 800263a:	f009 f921 	bl	800b880 <iprintf>
		while(1);
 800263e:	bf00      	nop
 8002640:	e7fd      	b.n	800263e <saveDrawerConfig+0x7e>
	}

	snprintf((char*)buffer, sizeof(buffer),"Row:%d;Drawer:%d;CalFactor:%f;Tare:%lu;Thresh:%ld\n", row, drawer, calFactor, Tare, thresh);
 8002642:	89fd      	ldrh	r5, [r7, #14]
 8002644:	89bc      	ldrh	r4, [r7, #12]
 8002646:	68b8      	ldr	r0, [r7, #8]
 8002648:	f7fd ff9e 	bl	8000588 <__aeabi_f2d>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	6839      	ldr	r1, [r7, #0]
 8002652:	9105      	str	r1, [sp, #20]
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	9104      	str	r1, [sp, #16]
 8002658:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800265c:	9400      	str	r4, [sp, #0]
 800265e:	462b      	mov	r3, r5
 8002660:	4a16      	ldr	r2, [pc, #88]	@ (80026bc <saveDrawerConfig+0xfc>)
 8002662:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002666:	4816      	ldr	r0, [pc, #88]	@ (80026c0 <saveDrawerConfig+0x100>)
 8002668:	f009 f9d0 	bl	800ba0c <sniprintf>
	fres = f_write(&fil, buffer, strlen(buffer), &bytesWrote);
 800266c:	4814      	ldr	r0, [pc, #80]	@ (80026c0 <saveDrawerConfig+0x100>)
 800266e:	f7fd fe1f 	bl	80002b0 <strlen>
 8002672:	4602      	mov	r2, r0
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	4911      	ldr	r1, [pc, #68]	@ (80026c0 <saveDrawerConfig+0x100>)
 800267a:	480b      	ldr	r0, [pc, #44]	@ (80026a8 <saveDrawerConfig+0xe8>)
 800267c:	f007 fc43 	bl	8009f06 <f_write>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <saveDrawerConfig+0xec>)
 8002686:	701a      	strb	r2, [r3, #0]
	printf("Wrote %i bytes to %s\r\n", bytesWrote,filename);
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	4a06      	ldr	r2, [pc, #24]	@ (80026a4 <saveDrawerConfig+0xe4>)
 800268c:	6812      	ldr	r2, [r2, #0]
 800268e:	4619      	mov	r1, r3
 8002690:	480c      	ldr	r0, [pc, #48]	@ (80026c4 <saveDrawerConfig+0x104>)
 8002692:	f009 f8f5 	bl	800b880 <iprintf>


	f_close(&fil);
 8002696:	4804      	ldr	r0, [pc, #16]	@ (80026a8 <saveDrawerConfig+0xe8>)
 8002698:	f007 fe28 	bl	800a2ec <f_close>

}
 800269c:	bf00      	nop
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bdb0      	pop	{r4, r5, r7, pc}
 80026a4:	20000004 	.word	0x20000004
 80026a8:	20000444 	.word	0x20000444
 80026ac:	200008a4 	.word	0x200008a4
 80026b0:	0800f5c8 	.word	0x0800f5c8
 80026b4:	0800f5f4 	.word	0x0800f5f4
 80026b8:	0800f608 	.word	0x0800f608
 80026bc:	0800f630 	.word	0x0800f630
 80026c0:	200008a8 	.word	0x200008a8
 80026c4:	0800f664 	.word	0x0800f664

080026c8 <getData>:

uint32_t getData(char* token){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	for(uint16_t i = 0; i <= 1; i++){
 80026d0:	2300      	movs	r3, #0
 80026d2:	81fb      	strh	r3, [r7, #14]
 80026d4:	e011      	b.n	80026fa <getData+0x32>
		char* temp_token = strtok(token, ":");
 80026d6:	490d      	ldr	r1, [pc, #52]	@ (800270c <getData+0x44>)
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f009 fa3b 	bl	800bb54 <strtok>
 80026de:	60b8      	str	r0, [r7, #8]
		if(i == 1){
 80026e0:	89fb      	ldrh	r3, [r7, #14]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d106      	bne.n	80026f4 <getData+0x2c>

			return strtol(temp_token, NULL, 10);
 80026e6:	220a      	movs	r2, #10
 80026e8:	2100      	movs	r1, #0
 80026ea:	68b8      	ldr	r0, [r7, #8]
 80026ec:	f008 f998 	bl	800aa20 <strtol>
 80026f0:	4603      	mov	r3, r0
 80026f2:	e006      	b.n	8002702 <getData+0x3a>
	for(uint16_t i = 0; i <= 1; i++){
 80026f4:	89fb      	ldrh	r3, [r7, #14]
 80026f6:	3301      	adds	r3, #1
 80026f8:	81fb      	strh	r3, [r7, #14]
 80026fa:	89fb      	ldrh	r3, [r7, #14]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d9ea      	bls.n	80026d6 <getData+0xe>
		}
	}
	return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	0800f67c 	.word	0x0800f67c

08002710 <getLineMarker>:

uint16_t getLineMarker(uint16_t row, uint16_t drawer){
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	460a      	mov	r2, r1
 800271a:	80fb      	strh	r3, [r7, #6]
 800271c:	4613      	mov	r3, r2
 800271e:	80bb      	strh	r3, [r7, #4]

	fres = f_open(&fil, filename, FA_READ);
 8002720:	4b29      	ldr	r3, [pc, #164]	@ (80027c8 <getLineMarker+0xb8>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2201      	movs	r2, #1
 8002726:	4619      	mov	r1, r3
 8002728:	4828      	ldr	r0, [pc, #160]	@ (80027cc <getLineMarker+0xbc>)
 800272a:	f007 f8f3 	bl	8009914 <f_open>
 800272e:	4603      	mov	r3, r0
 8002730:	461a      	mov	r2, r3
 8002732:	4b27      	ldr	r3, [pc, #156]	@ (80027d0 <getLineMarker+0xc0>)
 8002734:	701a      	strb	r2, [r3, #0]
	uint16_t fileIndex = 1;
 8002736:	2301      	movs	r3, #1
 8002738:	82fb      	strh	r3, [r7, #22]
	static char array[2];

	if (fres != FR_OK){
 800273a:	4b25      	ldr	r3, [pc, #148]	@ (80027d0 <getLineMarker+0xc0>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d007      	beq.n	8002752 <getLineMarker+0x42>
		printf("f_open error (%i) IN getLineMarker\r\n", fres);
 8002742:	4b23      	ldr	r3, [pc, #140]	@ (80027d0 <getLineMarker+0xc0>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	4619      	mov	r1, r3
 8002748:	4822      	ldr	r0, [pc, #136]	@ (80027d4 <getLineMarker+0xc4>)
 800274a:	f009 f899 	bl	800b880 <iprintf>
		while(1);
 800274e:	bf00      	nop
 8002750:	e7fd      	b.n	800274e <getLineMarker+0x3e>
	}
	else{
		TCHAR* rres = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
		do{
			rres = f_gets((TCHAR*)buffer, MAX_FILELINE, &fil);
 8002756:	4a1d      	ldr	r2, [pc, #116]	@ (80027cc <getLineMarker+0xbc>)
 8002758:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800275c:	481e      	ldr	r0, [pc, #120]	@ (80027d8 <getLineMarker+0xc8>)
 800275e:	f008 f848 	bl	800a7f2 <f_gets>
 8002762:	6138      	str	r0, [r7, #16]

			//char* fileLine = fgets(buffer, MAX_FILELINE, drawerConfig);
			char* token = strtok(rres, ";");
 8002764:	491d      	ldr	r1, [pc, #116]	@ (80027dc <getLineMarker+0xcc>)
 8002766:	6938      	ldr	r0, [r7, #16]
 8002768:	f009 f9f4 	bl	800bb54 <strtok>
 800276c:	60f8      	str	r0, [r7, #12]

				for(uint16_t i = 0; i <= 1 ; i++){
 800276e:	2300      	movs	r3, #0
 8002770:	82bb      	strh	r3, [r7, #20]
 8002772:	e00a      	b.n	800278a <getLineMarker+0x7a>
					array[i] = getData(token);
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f7ff ffa7 	bl	80026c8 <getData>
 800277a:	4602      	mov	r2, r0
 800277c:	8abb      	ldrh	r3, [r7, #20]
 800277e:	b2d1      	uxtb	r1, r2
 8002780:	4a17      	ldr	r2, [pc, #92]	@ (80027e0 <getLineMarker+0xd0>)
 8002782:	54d1      	strb	r1, [r2, r3]
				for(uint16_t i = 0; i <= 1 ; i++){
 8002784:	8abb      	ldrh	r3, [r7, #20]
 8002786:	3301      	adds	r3, #1
 8002788:	82bb      	strh	r3, [r7, #20]
 800278a:	8abb      	ldrh	r3, [r7, #20]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d9f1      	bls.n	8002774 <getLineMarker+0x64>
				}

			if(row == array[0] && drawer == array[1]){
 8002790:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <getLineMarker+0xd0>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	461a      	mov	r2, r3
 8002796:	88fb      	ldrh	r3, [r7, #6]
 8002798:	4293      	cmp	r3, r2
 800279a:	d107      	bne.n	80027ac <getLineMarker+0x9c>
 800279c:	4b10      	ldr	r3, [pc, #64]	@ (80027e0 <getLineMarker+0xd0>)
 800279e:	785b      	ldrb	r3, [r3, #1]
 80027a0:	461a      	mov	r2, r3
 80027a2:	88bb      	ldrh	r3, [r7, #4]
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d101      	bne.n	80027ac <getLineMarker+0x9c>
					return fileIndex;
 80027a8:	8afb      	ldrh	r3, [r7, #22]
 80027aa:	e009      	b.n	80027c0 <getLineMarker+0xb0>
			}
			else{
				fileIndex++;
 80027ac:	8afb      	ldrh	r3, [r7, #22]
 80027ae:	3301      	adds	r3, #1
 80027b0:	82fb      	strh	r3, [r7, #22]

			}
		}while(rres != 0);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1ce      	bne.n	8002756 <getLineMarker+0x46>
	}
	f_close(&fil);
 80027b8:	4804      	ldr	r0, [pc, #16]	@ (80027cc <getLineMarker+0xbc>)
 80027ba:	f007 fd97 	bl	800a2ec <f_close>
	return 0;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	20000004 	.word	0x20000004
 80027cc:	20000444 	.word	0x20000444
 80027d0:	200008a4 	.word	0x200008a4
 80027d4:	0800f680 	.word	0x0800f680
 80027d8:	200008a8 	.word	0x200008a8
 80027dc:	0800f6a8 	.word	0x0800f6a8
 80027e0:	20000ca8 	.word	0x20000ca8

080027e4 <updateDrawerConfig>:

void updateDrawerConfig(uint16_t row, uint16_t drawer, float calFactor, uint32_t Tare, uint32_t thresh){ //will need to add ID marker and compare if they are the same, if not then change both locations
 80027e4:	b5b0      	push	{r4, r5, r7, lr}
 80027e6:	b08e      	sub	sp, #56	@ 0x38
 80027e8:	af06      	add	r7, sp, #24
 80027ea:	ed87 0a02 	vstr	s0, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
 80027f0:	603b      	str	r3, [r7, #0]
 80027f2:	4603      	mov	r3, r0
 80027f4:	81fb      	strh	r3, [r7, #14]
 80027f6:	460b      	mov	r3, r1
 80027f8:	81bb      	strh	r3, [r7, #12]

	fres = f_open(&fil, filename, FA_READ);
 80027fa:	4b58      	ldr	r3, [pc, #352]	@ (800295c <updateDrawerConfig+0x178>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2201      	movs	r2, #1
 8002800:	4619      	mov	r1, r3
 8002802:	4857      	ldr	r0, [pc, #348]	@ (8002960 <updateDrawerConfig+0x17c>)
 8002804:	f007 f886 	bl	8009914 <f_open>
 8002808:	4603      	mov	r3, r0
 800280a:	461a      	mov	r2, r3
 800280c:	4b55      	ldr	r3, [pc, #340]	@ (8002964 <updateDrawerConfig+0x180>)
 800280e:	701a      	strb	r2, [r3, #0]
	fres_temp = f_open(&fil_temp, temp_filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8002810:	4b55      	ldr	r3, [pc, #340]	@ (8002968 <updateDrawerConfig+0x184>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	221a      	movs	r2, #26
 8002816:	4619      	mov	r1, r3
 8002818:	4854      	ldr	r0, [pc, #336]	@ (800296c <updateDrawerConfig+0x188>)
 800281a:	f007 f87b 	bl	8009914 <f_open>
 800281e:	4603      	mov	r3, r0
 8002820:	461a      	mov	r2, r3
 8002822:	4b53      	ldr	r3, [pc, #332]	@ (8002970 <updateDrawerConfig+0x18c>)
 8002824:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK){
 8002826:	4b4f      	ldr	r3, [pc, #316]	@ (8002964 <updateDrawerConfig+0x180>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d007      	beq.n	800283e <updateDrawerConfig+0x5a>
		printf("f_open error (%i) IN updateDrawerConfig FOR filename\r\n", fres);
 800282e:	4b4d      	ldr	r3, [pc, #308]	@ (8002964 <updateDrawerConfig+0x180>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	4619      	mov	r1, r3
 8002834:	484f      	ldr	r0, [pc, #316]	@ (8002974 <updateDrawerConfig+0x190>)
 8002836:	f009 f823 	bl	800b880 <iprintf>
		while(1);
 800283a:	bf00      	nop
 800283c:	e7fd      	b.n	800283a <updateDrawerConfig+0x56>
	}
	if (fres_temp != FR_OK){
 800283e:	4b4c      	ldr	r3, [pc, #304]	@ (8002970 <updateDrawerConfig+0x18c>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <updateDrawerConfig+0x72>
		printf("f_open error (%i) IN updateDrawerConfig FOR temp_filename\r\n", fres_temp);
 8002846:	4b4a      	ldr	r3, [pc, #296]	@ (8002970 <updateDrawerConfig+0x18c>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	4619      	mov	r1, r3
 800284c:	484a      	ldr	r0, [pc, #296]	@ (8002978 <updateDrawerConfig+0x194>)
 800284e:	f009 f817 	bl	800b880 <iprintf>
		while(1);
 8002852:	bf00      	nop
 8002854:	e7fd      	b.n	8002852 <updateDrawerConfig+0x6e>
	}

	UINT bytesWrote;

	bool keep_reading = true;
 8002856:	2301      	movs	r3, #1
 8002858:	77fb      	strb	r3, [r7, #31]
	uint16_t lineMarker = getLineMarker(row, drawer);
 800285a:	89ba      	ldrh	r2, [r7, #12]
 800285c:	89fb      	ldrh	r3, [r7, #14]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff55 	bl	8002710 <getLineMarker>
 8002866:	4603      	mov	r3, r0
 8002868:	837b      	strh	r3, [r7, #26]
	uint16_t currentLine = 1;
 800286a:	2301      	movs	r3, #1
 800286c:	83bb      	strh	r3, [r7, #28]
	do{

		TCHAR* rres = f_gets((TCHAR*)buffer, MAX_FILELINE, &fil);
 800286e:	4a3c      	ldr	r2, [pc, #240]	@ (8002960 <updateDrawerConfig+0x17c>)
 8002870:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002874:	4841      	ldr	r0, [pc, #260]	@ (800297c <updateDrawerConfig+0x198>)
 8002876:	f007 ffbc 	bl	800a7f2 <f_gets>
 800287a:	6178      	str	r0, [r7, #20]

		if(rres == 0) keep_reading = false;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d102      	bne.n	8002888 <updateDrawerConfig+0xa4>
 8002882:	2300      	movs	r3, #0
 8002884:	77fb      	strb	r3, [r7, #31]
 8002886:	e04c      	b.n	8002922 <updateDrawerConfig+0x13e>
		else if(currentLine == lineMarker){ //ID matching would go here, check if IDs match, if not then save previous line, update line, then search for original location of ID and replace that line
 8002888:	8bba      	ldrh	r2, [r7, #28]
 800288a:	8b7b      	ldrh	r3, [r7, #26]
 800288c:	429a      	cmp	r2, r3
 800288e:	d12e      	bne.n	80028ee <updateDrawerConfig+0x10a>
			snprintf((char*)buffer, MAX_FILELINE, "Row:%d;Drawer:%d;CalFactor:%f;Tare:%lu;Thresh:%ld", row, drawer, calFactor, Tare, thresh);
 8002890:	89fd      	ldrh	r5, [r7, #14]
 8002892:	89bc      	ldrh	r4, [r7, #12]
 8002894:	68b8      	ldr	r0, [r7, #8]
 8002896:	f7fd fe77 	bl	8000588 <__aeabi_f2d>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	6839      	ldr	r1, [r7, #0]
 80028a0:	9105      	str	r1, [sp, #20]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	9104      	str	r1, [sp, #16]
 80028a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80028aa:	9400      	str	r4, [sp, #0]
 80028ac:	462b      	mov	r3, r5
 80028ae:	4a34      	ldr	r2, [pc, #208]	@ (8002980 <updateDrawerConfig+0x19c>)
 80028b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028b4:	4831      	ldr	r0, [pc, #196]	@ (800297c <updateDrawerConfig+0x198>)
 80028b6:	f009 f8a9 	bl	800ba0c <sniprintf>
			//fputs(buffer, temp);

			fres = f_write(&fil_temp, buffer, strlen(buffer), &bytesWrote);
 80028ba:	4830      	ldr	r0, [pc, #192]	@ (800297c <updateDrawerConfig+0x198>)
 80028bc:	f7fd fcf8 	bl	80002b0 <strlen>
 80028c0:	4602      	mov	r2, r0
 80028c2:	f107 0310 	add.w	r3, r7, #16
 80028c6:	492d      	ldr	r1, [pc, #180]	@ (800297c <updateDrawerConfig+0x198>)
 80028c8:	4828      	ldr	r0, [pc, #160]	@ (800296c <updateDrawerConfig+0x188>)
 80028ca:	f007 fb1c 	bl	8009f06 <f_write>
 80028ce:	4603      	mov	r3, r0
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b24      	ldr	r3, [pc, #144]	@ (8002964 <updateDrawerConfig+0x180>)
 80028d4:	701a      	strb	r2, [r3, #0]
			if(fres != FR_OK){
 80028d6:	4b23      	ldr	r3, [pc, #140]	@ (8002964 <updateDrawerConfig+0x180>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d021      	beq.n	8002922 <updateDrawerConfig+0x13e>
				printf("f_write error (%i) IN updateDrawerConfig(1)\r\n", fres);
 80028de:	4b21      	ldr	r3, [pc, #132]	@ (8002964 <updateDrawerConfig+0x180>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	4619      	mov	r1, r3
 80028e4:	4827      	ldr	r0, [pc, #156]	@ (8002984 <updateDrawerConfig+0x1a0>)
 80028e6:	f008 ffcb 	bl	800b880 <iprintf>
				while(1);
 80028ea:	bf00      	nop
 80028ec:	e7fd      	b.n	80028ea <updateDrawerConfig+0x106>
			}

		}
		else {
			fres = f_write(&fil_temp, buffer, strlen(buffer), &bytesWrote);
 80028ee:	4823      	ldr	r0, [pc, #140]	@ (800297c <updateDrawerConfig+0x198>)
 80028f0:	f7fd fcde 	bl	80002b0 <strlen>
 80028f4:	4602      	mov	r2, r0
 80028f6:	f107 0310 	add.w	r3, r7, #16
 80028fa:	4920      	ldr	r1, [pc, #128]	@ (800297c <updateDrawerConfig+0x198>)
 80028fc:	481b      	ldr	r0, [pc, #108]	@ (800296c <updateDrawerConfig+0x188>)
 80028fe:	f007 fb02 	bl	8009f06 <f_write>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	4b17      	ldr	r3, [pc, #92]	@ (8002964 <updateDrawerConfig+0x180>)
 8002908:	701a      	strb	r2, [r3, #0]
			if(fres != FR_OK){
 800290a:	4b16      	ldr	r3, [pc, #88]	@ (8002964 <updateDrawerConfig+0x180>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d007      	beq.n	8002922 <updateDrawerConfig+0x13e>
				printf("f_write error (%i) IN updateDrawerConfig(2)\r\n", fres);
 8002912:	4b14      	ldr	r3, [pc, #80]	@ (8002964 <updateDrawerConfig+0x180>)
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	4619      	mov	r1, r3
 8002918:	481b      	ldr	r0, [pc, #108]	@ (8002988 <updateDrawerConfig+0x1a4>)
 800291a:	f008 ffb1 	bl	800b880 <iprintf>
				while(1);
 800291e:	bf00      	nop
 8002920:	e7fd      	b.n	800291e <updateDrawerConfig+0x13a>
			}
		}


		currentLine++;
 8002922:	8bbb      	ldrh	r3, [r7, #28]
 8002924:	3301      	adds	r3, #1
 8002926:	83bb      	strh	r3, [r7, #28]

	}while(keep_reading);
 8002928:	7ffb      	ldrb	r3, [r7, #31]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d19f      	bne.n	800286e <updateDrawerConfig+0x8a>

	f_close(&fil);
 800292e:	480c      	ldr	r0, [pc, #48]	@ (8002960 <updateDrawerConfig+0x17c>)
 8002930:	f007 fcdc 	bl	800a2ec <f_close>
	f_close(&fil_temp);
 8002934:	480d      	ldr	r0, [pc, #52]	@ (800296c <updateDrawerConfig+0x188>)
 8002936:	f007 fcd9 	bl	800a2ec <f_close>

	f_unlink((TCHAR*)filename); //deletes the original file
 800293a:	4b08      	ldr	r3, [pc, #32]	@ (800295c <updateDrawerConfig+0x178>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4618      	mov	r0, r3
 8002940:	f007 fdb3 	bl	800a4aa <f_unlink>
	f_rename((TCHAR*)temp_filename, (TCHAR*)filename); //rename the temp file to be the new "orginal" file
 8002944:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <updateDrawerConfig+0x184>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a04      	ldr	r2, [pc, #16]	@ (800295c <updateDrawerConfig+0x178>)
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	4611      	mov	r1, r2
 800294e:	4618      	mov	r0, r3
 8002950:	f007 fe56 	bl	800a600 <f_rename>


}
 8002954:	bf00      	nop
 8002956:	3720      	adds	r7, #32
 8002958:	46bd      	mov	sp, r7
 800295a:	bdb0      	pop	{r4, r5, r7, pc}
 800295c:	20000004 	.word	0x20000004
 8002960:	20000444 	.word	0x20000444
 8002964:	200008a4 	.word	0x200008a4
 8002968:	20000008 	.word	0x20000008
 800296c:	20000674 	.word	0x20000674
 8002970:	200008a5 	.word	0x200008a5
 8002974:	0800f6ac 	.word	0x0800f6ac
 8002978:	0800f6e4 	.word	0x0800f6e4
 800297c:	200008a8 	.word	0x200008a8
 8002980:	0800f720 	.word	0x0800f720
 8002984:	0800f754 	.word	0x0800f754
 8002988:	0800f784 	.word	0x0800f784

0800298c <getFileInfo>:


struct drawerInfo getFileInfo(uint16_t row, uint16_t drawer){ //add ID parameter here later
 800298c:	b590      	push	{r4, r7, lr}
 800298e:	b08d      	sub	sp, #52	@ 0x34
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	807b      	strh	r3, [r7, #2]
 8002998:	4613      	mov	r3, r2
 800299a:	803b      	strh	r3, [r7, #0]

	struct drawerInfo drawerInst = { 0 };
 800299c:	f107 030c 	add.w	r3, r7, #12
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
	static unsigned int array[5];

	uint16_t lineMarker = getLineMarker(row, drawer);
 80029aa:	883a      	ldrh	r2, [r7, #0]
 80029ac:	887b      	ldrh	r3, [r7, #2]
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fead 	bl	8002710 <getLineMarker>
 80029b6:	4603      	mov	r3, r0
 80029b8:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t fileIndex = 1;
 80029ba:	2301      	movs	r3, #1
 80029bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	fres = f_open(&fil, filename, FA_READ);
 80029be:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab8 <getFileInfo+0x12c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2201      	movs	r2, #1
 80029c4:	4619      	mov	r1, r3
 80029c6:	483d      	ldr	r0, [pc, #244]	@ (8002abc <getFileInfo+0x130>)
 80029c8:	f006 ffa4 	bl	8009914 <f_open>
 80029cc:	4603      	mov	r3, r0
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ac0 <getFileInfo+0x134>)
 80029d2:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK){
 80029d4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ac0 <getFileInfo+0x134>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d007      	beq.n	80029ec <getFileInfo+0x60>
			printf("f_open error (%i) IN getFileInfo\r\n", fres);
 80029dc:	4b38      	ldr	r3, [pc, #224]	@ (8002ac0 <getFileInfo+0x134>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	4619      	mov	r1, r3
 80029e2:	4838      	ldr	r0, [pc, #224]	@ (8002ac4 <getFileInfo+0x138>)
 80029e4:	f008 ff4c 	bl	800b880 <iprintf>
			while(1);
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <getFileInfo+0x5c>
		}
	else {
		TCHAR* rres = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61fb      	str	r3, [r7, #28]
		do {

				rres = f_gets((TCHAR*) buffer, MAX_FILELINE, &fil);
 80029f0:	4a32      	ldr	r2, [pc, #200]	@ (8002abc <getFileInfo+0x130>)
 80029f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029f6:	4834      	ldr	r0, [pc, #208]	@ (8002ac8 <getFileInfo+0x13c>)
 80029f8:	f007 fefb 	bl	800a7f2 <f_gets>
 80029fc:	61f8      	str	r0, [r7, #28]

				if (fileIndex == lineMarker) {
 80029fe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002a00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d140      	bne.n	8002a88 <getFileInfo+0xfc>
						char* token = strtok(buffer, ";");
 8002a06:	4931      	ldr	r1, [pc, #196]	@ (8002acc <getFileInfo+0x140>)
 8002a08:	482f      	ldr	r0, [pc, #188]	@ (8002ac8 <getFileInfo+0x13c>)
 8002a0a:	f009 f8a3 	bl	800bb54 <strtok>
 8002a0e:	62b8      	str	r0, [r7, #40]	@ 0x28
						unsigned int index = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	627b      	str	r3, [r7, #36]	@ 0x24

						while (token != NULL) {
 8002a14:	e00f      	b.n	8002a36 <getFileInfo+0xaa>
								array[index] = getData(token);
 8002a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a18:	f7ff fe56 	bl	80026c8 <getData>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	492c      	ldr	r1, [pc, #176]	@ (8002ad0 <getFileInfo+0x144>)
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
								token = strtok(NULL, ";");
 8002a26:	4929      	ldr	r1, [pc, #164]	@ (8002acc <getFileInfo+0x140>)
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f009 f893 	bl	800bb54 <strtok>
 8002a2e:	62b8      	str	r0, [r7, #40]	@ 0x28
								index++;
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	3301      	adds	r3, #1
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
						while (token != NULL) {
 8002a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1ec      	bne.n	8002a16 <getFileInfo+0x8a>
						}
						f_close(&fil);
 8002a3c:	481f      	ldr	r0, [pc, #124]	@ (8002abc <getFileInfo+0x130>)
 8002a3e:	f007 fc55 	bl	800a2ec <f_close>

						drawerInst.row = array[0];
 8002a42:	4b23      	ldr	r3, [pc, #140]	@ (8002ad0 <getFileInfo+0x144>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	81bb      	strh	r3, [r7, #12]
						drawerInst.drawer = array[1];
 8002a4a:	4b21      	ldr	r3, [pc, #132]	@ (8002ad0 <getFileInfo+0x144>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	81fb      	strh	r3, [r7, #14]
						drawerInst.calFactor = array[2];
 8002a52:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad0 <getFileInfo+0x144>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	ee07 3a90 	vmov	s15, r3
 8002a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5e:	edc7 7a04 	vstr	s15, [r7, #16]
						drawerInst.Tare = array[3];
 8002a62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad0 <getFileInfo+0x144>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	617b      	str	r3, [r7, #20]
						drawerInst.thresh = array[4];
 8002a68:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <getFileInfo+0x144>)
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	ee07 3a90 	vmov	s15, r3
 8002a70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a74:	edc7 7a06 	vstr	s15, [r7, #24]

						return drawerInst;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	461c      	mov	r4, r3
 8002a7c:	f107 030c 	add.w	r3, r7, #12
 8002a80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002a86:	e012      	b.n	8002aae <getFileInfo+0x122>
				}
				fileIndex++;
 8002a88:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		}while(rres != 0);
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1ad      	bne.n	80029f0 <getFileInfo+0x64>
	}

	f_close(&fil);
 8002a94:	4809      	ldr	r0, [pc, #36]	@ (8002abc <getFileInfo+0x130>)
 8002a96:	f007 fc29 	bl	800a2ec <f_close>
	printf("An error occurred during info extraction.");
 8002a9a:	480e      	ldr	r0, [pc, #56]	@ (8002ad4 <getFileInfo+0x148>)
 8002a9c:	f008 fef0 	bl	800b880 <iprintf>
	return drawerInst;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	461c      	mov	r4, r3
 8002aa4:	f107 030c 	add.w	r3, r7, #12
 8002aa8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002aaa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	3734      	adds	r7, #52	@ 0x34
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd90      	pop	{r4, r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000004 	.word	0x20000004
 8002abc:	20000444 	.word	0x20000444
 8002ac0:	200008a4 	.word	0x200008a4
 8002ac4:	0800f7b4 	.word	0x0800f7b4
 8002ac8:	200008a8 	.word	0x200008a8
 8002acc:	0800f6a8 	.word	0x0800f6a8
 8002ad0:	20000cac 	.word	0x20000cac
 8002ad4:	0800f7d8 	.word	0x0800f7d8

08002ad8 <_write>:
#else
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

// Code to enable printf statements
int _write(int file, char *data, int len) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY); // Replace &huart2 with your UART instance
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002aec:	68b9      	ldr	r1, [r7, #8]
 8002aee:	4804      	ldr	r0, [pc, #16]	@ (8002b00 <_write+0x28>)
 8002af0:	f003 ff70 	bl	80069d4 <HAL_UART_Transmit>
    return len;
 8002af4:	687b      	ldr	r3, [r7, #4]
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000f24 	.word	0x20000f24

08002b04 <__io_getchar>:

//Code to enable scanf statements
GETCHAR_PROTOTYPE
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart2);
 8002b0e:	2300      	movs	r3, #0
 8002b10:	603b      	str	r3, [r7, #0]
 8002b12:	4b0e      	ldr	r3, [pc, #56]	@ (8002b4c <__io_getchar+0x48>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	603b      	str	r3, [r7, #0]
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <__io_getchar+0x48>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	603b      	str	r3, [r7, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002b24:	1df9      	adds	r1, r7, #7
 8002b26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	4807      	ldr	r0, [pc, #28]	@ (8002b4c <__io_getchar+0x48>)
 8002b2e:	f003 ffdc 	bl	8006aea <HAL_UART_Receive>
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002b32:	1df9      	adds	r1, r7, #7
 8002b34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b38:	2201      	movs	r2, #1
 8002b3a:	4804      	ldr	r0, [pc, #16]	@ (8002b4c <__io_getchar+0x48>)
 8002b3c:	f003 ff4a 	bl	80069d4 <HAL_UART_Transmit>
  return ch;
 8002b40:	79fb      	ldrb	r3, [r7, #7]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000f24 	.word	0x20000f24

08002b50 <HAL_GPIO_EXTI_Callback>:
unsigned int released_time; // Timestamp of the button released

int num_button = 0;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	4603      	mov	r3, r0
 8002b58:	80fb      	strh	r3, [r7, #6]
	// D7
	if (GPIO_Pin == RESET_BTN_Pin) {
 8002b5a:	88fb      	ldrh	r3, [r7, #6]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d137      	bne.n	8002bd0 <HAL_GPIO_EXTI_Callback+0x80>
		// printf("Reset button Pressed");
		num_button = 1;
 8002b60:	4b3f      	ldr	r3, [pc, #252]	@ (8002c60 <HAL_GPIO_EXTI_Callback+0x110>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]
		if 	(timer_active == 0){
 8002b66:	4b3f      	ldr	r3, [pc, #252]	@ (8002c64 <HAL_GPIO_EXTI_Callback+0x114>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d174      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
			if(HAL_GPIO_ReadPin(RESET_BTN_GPIO_Port, RESET_BTN_Pin) == GPIO_PIN_SET && i == 0){
 8002b6e:	2102      	movs	r1, #2
 8002b70:	483d      	ldr	r0, [pc, #244]	@ (8002c68 <HAL_GPIO_EXTI_Callback+0x118>)
 8002b72:	f001 fe8d 	bl	8004890 <HAL_GPIO_ReadPin>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d10c      	bne.n	8002b96 <HAL_GPIO_EXTI_Callback+0x46>
 8002b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c6c <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d108      	bne.n	8002b96 <HAL_GPIO_EXTI_Callback+0x46>
					i = 1; // states the button already been pressed to ignore interrupts
 8002b84:	4b39      	ldr	r3, [pc, #228]	@ (8002c6c <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b86:	2201      	movs	r2, #1
 8002b88:	601a      	str	r2, [r3, #0]
					// printf("%d i\n\r", i);
					time_start = HAL_GetTick(); // reads when button is pressed
 8002b8a:	f001 f83b 	bl	8003c04 <HAL_GetTick>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	4a37      	ldr	r2, [pc, #220]	@ (8002c70 <HAL_GPIO_EXTI_Callback+0x120>)
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	e060      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
				}

				else if (HAL_GPIO_ReadPin(RESET_BTN_GPIO_Port, RESET_BTN_Pin) == GPIO_PIN_RESET && j == 0){
 8002b96:	2102      	movs	r1, #2
 8002b98:	4833      	ldr	r0, [pc, #204]	@ (8002c68 <HAL_GPIO_EXTI_Callback+0x118>)
 8002b9a:	f001 fe79 	bl	8004890 <HAL_GPIO_ReadPin>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d159      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
 8002ba4:	4b33      	ldr	r3, [pc, #204]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0x124>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d155      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
					j = 1;
 8002bac:	4b31      	ldr	r3, [pc, #196]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0x124>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	601a      	str	r2, [r3, #0]
					count = 1;
 8002bb2:	4b31      	ldr	r3, [pc, #196]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0x128>)
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]
					/*printf("%d j\n\r", j);*/
					released_time = HAL_GetTick();// reads when button is released
 8002bb8:	f001 f824 	bl	8003c04 <HAL_GetTick>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8002c7c <HAL_GPIO_EXTI_Callback+0x12c>)
 8002bc0:	6013      	str	r3, [r2, #0]
					HAL_TIM_Base_Start_IT(&htim3);
 8002bc2:	482f      	ldr	r0, [pc, #188]	@ (8002c80 <HAL_GPIO_EXTI_Callback+0x130>)
 8002bc4:	f003 fa62 	bl	800608c <HAL_TIM_Base_Start_IT>
					timer_active = 1; // timer has active so button sequence is paused
 8002bc8:	4b26      	ldr	r3, [pc, #152]	@ (8002c64 <HAL_GPIO_EXTI_Callback+0x114>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
						num_button = 2;
					}
				}
			}

}
 8002bce:	e043      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
		else if (GPIO_Pin == CONFIRM_BTN_Pin){
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d140      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
			num_button = 2;
 8002bd6:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <HAL_GPIO_EXTI_Callback+0x110>)
 8002bd8:	2202      	movs	r2, #2
 8002bda:	601a      	str	r2, [r3, #0]
			if(count != 2){
 8002bdc:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0x128>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d039      	beq.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
				if ( count == 0){
 8002be4:	4b24      	ldr	r3, [pc, #144]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0x128>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d102      	bne.n	8002bf2 <HAL_GPIO_EXTI_Callback+0xa2>
				HAL_TIM_Base_Start_IT(&htim3);
 8002bec:	4824      	ldr	r0, [pc, #144]	@ (8002c80 <HAL_GPIO_EXTI_Callback+0x130>)
 8002bee:	f003 fa4d 	bl	800608c <HAL_TIM_Base_Start_IT>
					if(HAL_GPIO_ReadPin(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin) == GPIO_PIN_SET && i == 0){
 8002bf2:	2104      	movs	r1, #4
 8002bf4:	481c      	ldr	r0, [pc, #112]	@ (8002c68 <HAL_GPIO_EXTI_Callback+0x118>)
 8002bf6:	f001 fe4b 	bl	8004890 <HAL_GPIO_ReadPin>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d10c      	bne.n	8002c1a <HAL_GPIO_EXTI_Callback+0xca>
 8002c00:	4b1a      	ldr	r3, [pc, #104]	@ (8002c6c <HAL_GPIO_EXTI_Callback+0x11c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d108      	bne.n	8002c1a <HAL_GPIO_EXTI_Callback+0xca>
						i = 1;
 8002c08:	4b18      	ldr	r3, [pc, #96]	@ (8002c6c <HAL_GPIO_EXTI_Callback+0x11c>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
						time_start = HAL_GetTick(); // reads when button is pressed
 8002c0e:	f000 fff9 	bl	8003c04 <HAL_GetTick>
 8002c12:	4603      	mov	r3, r0
 8002c14:	4a16      	ldr	r2, [pc, #88]	@ (8002c70 <HAL_GPIO_EXTI_Callback+0x120>)
 8002c16:	6013      	str	r3, [r2, #0]
 8002c18:	e01e      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
					else if(HAL_GPIO_ReadPin(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin) == GPIO_PIN_RESET && j == 0) {
 8002c1a:	2104      	movs	r1, #4
 8002c1c:	4812      	ldr	r0, [pc, #72]	@ (8002c68 <HAL_GPIO_EXTI_Callback+0x118>)
 8002c1e:	f001 fe37 	bl	8004890 <HAL_GPIO_ReadPin>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d117      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
 8002c28:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0x124>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d113      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
						j = 1;
 8002c30:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0x124>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	601a      	str	r2, [r3, #0]
						count++;
 8002c36:	4b10      	ldr	r3, [pc, #64]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0x128>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0x128>)
 8002c3e:	6013      	str	r3, [r2, #0]
						released_time = HAL_GetTick();// reads when button is released
 8002c40:	f000 ffe0 	bl	8003c04 <HAL_GetTick>
 8002c44:	4603      	mov	r3, r0
 8002c46:	4a0d      	ldr	r2, [pc, #52]	@ (8002c7c <HAL_GPIO_EXTI_Callback+0x12c>)
 8002c48:	6013      	str	r3, [r2, #0]
						HAL_TIM_Base_Start_IT(&htim4);// timer used to reset i and j values & handle debounce
 8002c4a:	480e      	ldr	r0, [pc, #56]	@ (8002c84 <HAL_GPIO_EXTI_Callback+0x134>)
 8002c4c:	f003 fa1e 	bl	800608c <HAL_TIM_Base_Start_IT>
						num_button = 2;
 8002c50:	4b03      	ldr	r3, [pc, #12]	@ (8002c60 <HAL_GPIO_EXTI_Callback+0x110>)
 8002c52:	2202      	movs	r2, #2
 8002c54:	601a      	str	r2, [r3, #0]
}
 8002c56:	e7ff      	b.n	8002c58 <HAL_GPIO_EXTI_Callback+0x108>
 8002c58:	bf00      	nop
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20000cdc 	.word	0x20000cdc
 8002c64:	20000cd0 	.word	0x20000cd0
 8002c68:	40020400 	.word	0x40020400
 8002c6c:	20000cc4 	.word	0x20000cc4
 8002c70:	20000cd4 	.word	0x20000cd4
 8002c74:	20000cc8 	.word	0x20000cc8
 8002c78:	20000ccc 	.word	0x20000ccc
 8002c7c:	20000cd8 	.word	0x20000cd8
 8002c80:	20000e94 	.word	0x20000e94
 8002c84:	20000edc 	.word	0x20000edc

08002c88 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
	// executes once the time runs out
	if(htim -> Instance == TIM3){
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a24      	ldr	r2, [pc, #144]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d133      	bne.n	8002d02 <HAL_TIM_PeriodElapsedCallback+0x7a>
		if ( count == 1){
 8002c9a:	4b24      	ldr	r3, [pc, #144]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d118      	bne.n	8002cd4 <HAL_TIM_PeriodElapsedCallback+0x4c>
			// short press
			if (released_time - time_start <= 900){
 8002ca2:	4b23      	ldr	r3, [pc, #140]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4b23      	ldr	r3, [pc, #140]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8002cb0:	d803      	bhi.n	8002cba <HAL_TIM_PeriodElapsedCallback+0x32>
				button_press = press_short;
 8002cb2:	4b21      	ldr	r3, [pc, #132]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	701a      	strb	r2, [r3, #0]
 8002cb8:	e013      	b.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x5a>
			}
			// long press
			else if (released_time - time_start >= 1100){
 8002cba:	4b1d      	ldr	r3, [pc, #116]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	f240 424b 	movw	r2, #1099	@ 0x44b
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d90a      	bls.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x5a>
				button_press = press_long;
 8002ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cce:	2203      	movs	r2, #3
 8002cd0:	701a      	strb	r2, [r3, #0]
 8002cd2:	e006      	b.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x5a>
			}
		}
		// double press
		else if ( count == 2){
 8002cd4:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d102      	bne.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x5a>
			button_press = press_double;
 8002cdc:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cde:	2202      	movs	r2, #2
 8002ce0:	701a      	strb	r2, [r3, #0]
		}

		HAL_TIM_Base_Stop_IT(&htim3); // stops timer interrupt
 8002ce2:	4816      	ldr	r0, [pc, #88]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002ce4:	f003 fa42 	bl	800616c <HAL_TIM_Base_Stop_IT>
		//resets flags & press count
		i = 0;
 8002ce8:	4b15      	ldr	r3, [pc, #84]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
		timer_active = 0;
 8002cee:	4b15      	ldr	r3, [pc, #84]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
		j = 0;
 8002cf4:	4b14      	ldr	r3, [pc, #80]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
		count = 0;
 8002cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
			// resets flags
			i = 0;
			j = 0;
		}

}
 8002d00:	e00d      	b.n	8002d1e <HAL_TIM_PeriodElapsedCallback+0x96>
		else if (htim -> Instance == TIM4){
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a11      	ldr	r2, [pc, #68]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d108      	bne.n	8002d1e <HAL_TIM_PeriodElapsedCallback+0x96>
			HAL_TIM_Base_Stop_IT(&htim4); // stops timer interrupt
 8002d0c:	4810      	ldr	r0, [pc, #64]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002d0e:	f003 fa2d 	bl	800616c <HAL_TIM_Base_Stop_IT>
			i = 0;
 8002d12:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
			j = 0;
 8002d18:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40000400 	.word	0x40000400
 8002d2c:	20000ccc 	.word	0x20000ccc
 8002d30:	20000cd8 	.word	0x20000cd8
 8002d34:	20000cd4 	.word	0x20000cd4
 8002d38:	20000cc0 	.word	0x20000cc0
 8002d3c:	20000e94 	.word	0x20000e94
 8002d40:	20000cc4 	.word	0x20000cc4
 8002d44:	20000cd0 	.word	0x20000cd0
 8002d48:	20000cc8 	.word	0x20000cc8
 8002d4c:	40000800 	.word	0x40000800
 8002d50:	20000edc 	.word	0x20000edc

08002d54 <muxSET>:
	  {1, 0, 0},
	  {1, 0, 1},
	  {1, 1, 0}
	};

void muxSET(uint16_t A, uint16_t B, uint16_t C, bool control){
 8002d54:	b590      	push	{r4, r7, lr}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4604      	mov	r4, r0
 8002d5c:	4608      	mov	r0, r1
 8002d5e:	4611      	mov	r1, r2
 8002d60:	461a      	mov	r2, r3
 8002d62:	4623      	mov	r3, r4
 8002d64:	80fb      	strh	r3, [r7, #6]
 8002d66:	4603      	mov	r3, r0
 8002d68:	80bb      	strh	r3, [r7, #4]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	807b      	strh	r3, [r7, #2]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	707b      	strb	r3, [r7, #1]
  if(control){
 8002d72:	787b      	ldrb	r3, [r7, #1]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d015      	beq.n	8002da4 <muxSET+0x50>
    HAL_GPIO_WritePin(MAST_A_GPIO_Port, MAST_A_Pin, A);
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	2101      	movs	r1, #1
 8002d80:	4815      	ldr	r0, [pc, #84]	@ (8002dd8 <muxSET+0x84>)
 8002d82:	f001 fd9d 	bl	80048c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MAST_B_GPIO_Port, MAST_B_Pin, B);
 8002d86:	88bb      	ldrh	r3, [r7, #4]
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	2102      	movs	r1, #2
 8002d8e:	4812      	ldr	r0, [pc, #72]	@ (8002dd8 <muxSET+0x84>)
 8002d90:	f001 fd96 	bl	80048c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MAST_C_GPIO_Port, MAST_C_Pin, C);
 8002d94:	887b      	ldrh	r3, [r7, #2]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	2110      	movs	r1, #16
 8002d9c:	480e      	ldr	r0, [pc, #56]	@ (8002dd8 <muxSET+0x84>)
 8002d9e:	f001 fd8f 	bl	80048c0 <HAL_GPIO_WritePin>
  else{
    HAL_GPIO_WritePin(SLAVE_A_GPIO_Port, SLAVE_A_Pin, A);
    HAL_GPIO_WritePin(SLAVE_B_GPIO_Port, SLAVE_B_Pin, B);
    HAL_GPIO_WritePin(SLAVE_C_GPIO_Port, SLAVE_C_Pin, C);
  }
}
 8002da2:	e014      	b.n	8002dce <muxSET+0x7a>
    HAL_GPIO_WritePin(SLAVE_A_GPIO_Port, SLAVE_A_Pin, A);
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	461a      	mov	r2, r3
 8002daa:	2101      	movs	r1, #1
 8002dac:	480b      	ldr	r0, [pc, #44]	@ (8002ddc <muxSET+0x88>)
 8002dae:	f001 fd87 	bl	80048c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SLAVE_B_GPIO_Port, SLAVE_B_Pin, B);
 8002db2:	88bb      	ldrh	r3, [r7, #4]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	461a      	mov	r2, r3
 8002db8:	2102      	movs	r1, #2
 8002dba:	4809      	ldr	r0, [pc, #36]	@ (8002de0 <muxSET+0x8c>)
 8002dbc:	f001 fd80 	bl	80048c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SLAVE_C_GPIO_Port, SLAVE_C_Pin, C);
 8002dc0:	887b      	ldrh	r3, [r7, #2]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	4805      	ldr	r0, [pc, #20]	@ (8002de0 <muxSET+0x8c>)
 8002dca:	f001 fd79 	bl	80048c0 <HAL_GPIO_WritePin>
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd90      	pop	{r4, r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40020000 	.word	0x40020000
 8002ddc:	40020400 	.word	0x40020400
 8002de0:	40020800 	.word	0x40020800

08002de4 <setRelay>:
#include <manager_io.h>
#include <manager_mux.h>
#include <manager_weight.h>


void setRelay(uint8_t rowNum){
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	71fb      	strb	r3, [r7, #7]

	switch (rowNum){
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	3b01      	subs	r3, #1
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d866      	bhi.n	8002ec4 <setRelay+0xe0>
 8002df6:	a201      	add	r2, pc, #4	@ (adr r2, 8002dfc <setRelay+0x18>)
 8002df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfc:	08002e0d 	.word	0x08002e0d
 8002e00:	08002e3b 	.word	0x08002e3b
 8002e04:	08002e69 	.word	0x08002e69
 8002e08:	08002e97 	.word	0x08002e97
		case 1:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 1);
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	2140      	movs	r1, #64	@ 0x40
 8002e10:	482e      	ldr	r0, [pc, #184]	@ (8002ecc <setRelay+0xe8>)
 8002e12:	f001 fd55 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 0);
 8002e16:	2200      	movs	r2, #0
 8002e18:	2120      	movs	r1, #32
 8002e1a:	482c      	ldr	r0, [pc, #176]	@ (8002ecc <setRelay+0xe8>)
 8002e1c:	f001 fd50 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 0);
 8002e20:	2200      	movs	r2, #0
 8002e22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e26:	482a      	ldr	r0, [pc, #168]	@ (8002ed0 <setRelay+0xec>)
 8002e28:	f001 fd4a 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 0);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e32:	4827      	ldr	r0, [pc, #156]	@ (8002ed0 <setRelay+0xec>)
 8002e34:	f001 fd44 	bl	80048c0 <HAL_GPIO_WritePin>
			break;
 8002e38:	e045      	b.n	8002ec6 <setRelay+0xe2>

		case 2:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 0);
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2140      	movs	r1, #64	@ 0x40
 8002e3e:	4823      	ldr	r0, [pc, #140]	@ (8002ecc <setRelay+0xe8>)
 8002e40:	f001 fd3e 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 1);
 8002e44:	2201      	movs	r2, #1
 8002e46:	2120      	movs	r1, #32
 8002e48:	4820      	ldr	r0, [pc, #128]	@ (8002ecc <setRelay+0xe8>)
 8002e4a:	f001 fd39 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 0);
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e54:	481e      	ldr	r0, [pc, #120]	@ (8002ed0 <setRelay+0xec>)
 8002e56:	f001 fd33 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 0);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e60:	481b      	ldr	r0, [pc, #108]	@ (8002ed0 <setRelay+0xec>)
 8002e62:	f001 fd2d 	bl	80048c0 <HAL_GPIO_WritePin>
			break;
 8002e66:	e02e      	b.n	8002ec6 <setRelay+0xe2>

		case 3:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 0);
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2140      	movs	r1, #64	@ 0x40
 8002e6c:	4817      	ldr	r0, [pc, #92]	@ (8002ecc <setRelay+0xe8>)
 8002e6e:	f001 fd27 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 0);
 8002e72:	2200      	movs	r2, #0
 8002e74:	2120      	movs	r1, #32
 8002e76:	4815      	ldr	r0, [pc, #84]	@ (8002ecc <setRelay+0xe8>)
 8002e78:	f001 fd22 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 1);
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e82:	4813      	ldr	r0, [pc, #76]	@ (8002ed0 <setRelay+0xec>)
 8002e84:	f001 fd1c 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 0);
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e8e:	4810      	ldr	r0, [pc, #64]	@ (8002ed0 <setRelay+0xec>)
 8002e90:	f001 fd16 	bl	80048c0 <HAL_GPIO_WritePin>
			break;
 8002e94:	e017      	b.n	8002ec6 <setRelay+0xe2>

		case 4:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 0);
 8002e96:	2200      	movs	r2, #0
 8002e98:	2140      	movs	r1, #64	@ 0x40
 8002e9a:	480c      	ldr	r0, [pc, #48]	@ (8002ecc <setRelay+0xe8>)
 8002e9c:	f001 fd10 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 0);
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	2120      	movs	r1, #32
 8002ea4:	4809      	ldr	r0, [pc, #36]	@ (8002ecc <setRelay+0xe8>)
 8002ea6:	f001 fd0b 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 0);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002eb0:	4807      	ldr	r0, [pc, #28]	@ (8002ed0 <setRelay+0xec>)
 8002eb2:	f001 fd05 	bl	80048c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 1);
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002ebc:	4804      	ldr	r0, [pc, #16]	@ (8002ed0 <setRelay+0xec>)
 8002ebe:	f001 fcff 	bl	80048c0 <HAL_GPIO_WritePin>
			break;
 8002ec2:	e000      	b.n	8002ec6 <setRelay+0xe2>

		default:
			return;
 8002ec4:	bf00      	nop
	}
}
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40020800 	.word	0x40020800
 8002ed0:	40020400 	.word	0x40020400

08002ed4 <microDelay>:
#include "gpio.h"
#include "tim.h"


void microDelay(uint16_t delay)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4603      	mov	r3, r0
 8002edc:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002ede:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <microDelay+0x30>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8002ee6:	bf00      	nop
 8002ee8:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <microDelay+0x30>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d3f9      	bcc.n	8002ee8 <microDelay+0x14>
}
 8002ef4:	bf00      	nop
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	20000e4c 	.word	0x20000e4c

08002f08 <getHX711>:

int32_t getHX711(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
  uint32_t data = 0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
  uint32_t startTime = HAL_GetTick();
 8002f12:	f000 fe77 	bl	8003c04 <HAL_GetTick>
 8002f16:	6078      	str	r0, [r7, #4]
  while(HAL_GPIO_ReadPin(DAT_IN_GPIO_Port, DAT_IN_Pin) == GPIO_PIN_SET)
 8002f18:	e008      	b.n	8002f2c <getHX711+0x24>
  {
    if(HAL_GetTick() - startTime > 200)
 8002f1a:	f000 fe73 	bl	8003c04 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2bc8      	cmp	r3, #200	@ 0xc8
 8002f26:	d901      	bls.n	8002f2c <getHX711+0x24>
      return 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	e04b      	b.n	8002fc4 <getHX711+0xbc>
  while(HAL_GPIO_ReadPin(DAT_IN_GPIO_Port, DAT_IN_Pin) == GPIO_PIN_SET)
 8002f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f30:	4826      	ldr	r0, [pc, #152]	@ (8002fcc <getHX711+0xc4>)
 8002f32:	f001 fcad 	bl	8004890 <HAL_GPIO_ReadPin>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d0ee      	beq.n	8002f1a <getHX711+0x12>
  }
  for(int8_t len=0; len<24 ; len++)
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	72fb      	strb	r3, [r7, #11]
 8002f40:	e025      	b.n	8002f8e <getHX711+0x86>
  {
    HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_SET);
 8002f42:	2201      	movs	r2, #1
 8002f44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f48:	4821      	ldr	r0, [pc, #132]	@ (8002fd0 <getHX711+0xc8>)
 8002f4a:	f001 fcb9 	bl	80048c0 <HAL_GPIO_WritePin>
    microDelay(1);
 8002f4e:	2001      	movs	r0, #1
 8002f50:	f7ff ffc0 	bl	8002ed4 <microDelay>
    data = data << 1;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_RESET);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f60:	481b      	ldr	r0, [pc, #108]	@ (8002fd0 <getHX711+0xc8>)
 8002f62:	f001 fcad 	bl	80048c0 <HAL_GPIO_WritePin>
    microDelay(1);
 8002f66:	2001      	movs	r0, #1
 8002f68:	f7ff ffb4 	bl	8002ed4 <microDelay>
    if(HAL_GPIO_ReadPin(DAT_IN_GPIO_Port, DAT_IN_Pin) == GPIO_PIN_SET)
 8002f6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f70:	4816      	ldr	r0, [pc, #88]	@ (8002fcc <getHX711+0xc4>)
 8002f72:	f001 fc8d 	bl	8004890 <HAL_GPIO_ReadPin>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d102      	bne.n	8002f82 <getHX711+0x7a>
      data ++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	60fb      	str	r3, [r7, #12]
  for(int8_t len=0; len<24 ; len++)
 8002f82:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	3301      	adds	r3, #1
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	72fb      	strb	r3, [r7, #11]
 8002f8e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002f92:	2b17      	cmp	r3, #23
 8002f94:	ddd5      	ble.n	8002f42 <getHX711+0x3a>
  }
  data = data ^ 0x800000;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f483 0300 	eor.w	r3, r3, #8388608	@ 0x800000
 8002f9c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_SET);
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002fa4:	480a      	ldr	r0, [pc, #40]	@ (8002fd0 <getHX711+0xc8>)
 8002fa6:	f001 fc8b 	bl	80048c0 <HAL_GPIO_WritePin>
  microDelay(1);
 8002faa:	2001      	movs	r0, #1
 8002fac:	f7ff ff92 	bl	8002ed4 <microDelay>
  HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_RESET);
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002fb6:	4806      	ldr	r0, [pc, #24]	@ (8002fd0 <getHX711+0xc8>)
 8002fb8:	f001 fc82 	bl	80048c0 <HAL_GPIO_WritePin>
  microDelay(1);
 8002fbc:	2001      	movs	r0, #1
 8002fbe:	f7ff ff89 	bl	8002ed4 <microDelay>
  return data;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40020000 	.word	0x40020000
 8002fd0:	40020400 	.word	0x40020400

08002fd4 <weigh>:

int weigh(uint32_t tare, float calFactor)
{
 8002fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd8:	b088      	sub	sp, #32
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
 8002fde:	ed87 0a00 	vstr	s0, [r7]
  int64_t  total = 0;
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	f04f 0300 	mov.w	r3, #0
 8002fea:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int32_t  samples = 50;
 8002fee:	2332      	movs	r3, #50	@ 0x32
 8002ff0:	613b      	str	r3, [r7, #16]

  int milligram = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
  int32_t average = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60bb      	str	r3, [r7, #8]

  for(uint16_t i=0 ; i<samples ; i++)
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	82fb      	strh	r3, [r7, #22]
 8002ffe:	e010      	b.n	8003022 <weigh+0x4e>
  {
      total += getHX711();
 8003000:	f7ff ff82 	bl	8002f08 <getHX711>
 8003004:	4603      	mov	r3, r0
 8003006:	17da      	asrs	r2, r3, #31
 8003008:	461c      	mov	r4, r3
 800300a:	4615      	mov	r5, r2
 800300c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003010:	eb12 0804 	adds.w	r8, r2, r4
 8003014:	eb43 0905 	adc.w	r9, r3, r5
 8003018:	e9c7 8906 	strd	r8, r9, [r7, #24]
  for(uint16_t i=0 ; i<samples ; i++)
 800301c:	8afb      	ldrh	r3, [r7, #22]
 800301e:	3301      	adds	r3, #1
 8003020:	82fb      	strh	r3, [r7, #22]
 8003022:	8afb      	ldrh	r3, [r7, #22]
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	429a      	cmp	r2, r3
 8003028:	dcea      	bgt.n	8003000 <weigh+0x2c>
  }
  average = (int32_t)(total / samples);
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	17da      	asrs	r2, r3, #31
 800302e:	469a      	mov	sl, r3
 8003030:	4693      	mov	fp, r2
 8003032:	4652      	mov	r2, sl
 8003034:	465b      	mov	r3, fp
 8003036:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800303a:	f7fd fe45 	bl	8000cc8 <__aeabi_ldivmod>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4613      	mov	r3, r2
 8003044:	60bb      	str	r3, [r7, #8]
  milligram = (int)(average - tare)*calFactor;
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	ee07 3a90 	vmov	s15, r3
 8003050:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003054:	edd7 7a00 	vldr	s15, [r7]
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003060:	ee17 3a90 	vmov	r3, s15
 8003064:	60fb      	str	r3, [r7, #12]
  return milligram;
 8003066:	68fb      	ldr	r3, [r7, #12]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3720      	adds	r7, #32
 800306c:	46bd      	mov	sp, r7
 800306e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003072 <weighRaw>:

int32_t weighRaw()
{
 8003072:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
  int64_t  	total = 0;
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	f04f 0300 	mov.w	r3, #0
 8003082:	e9c7 2304 	strd	r2, r3, [r7, #16]
  int32_t  	samples = 50;
 8003086:	2332      	movs	r3, #50	@ 0x32
 8003088:	60bb      	str	r3, [r7, #8]
  int32_t 	average = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	607b      	str	r3, [r7, #4]

  for(uint16_t i=0 ; i<samples ; i++)
 800308e:	2300      	movs	r3, #0
 8003090:	81fb      	strh	r3, [r7, #14]
 8003092:	e010      	b.n	80030b6 <weighRaw+0x44>
  {
      total += getHX711();
 8003094:	f7ff ff38 	bl	8002f08 <getHX711>
 8003098:	4603      	mov	r3, r0
 800309a:	17da      	asrs	r2, r3, #31
 800309c:	461c      	mov	r4, r3
 800309e:	4615      	mov	r5, r2
 80030a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030a4:	eb12 0804 	adds.w	r8, r2, r4
 80030a8:	eb43 0905 	adc.w	r9, r3, r5
 80030ac:	e9c7 8904 	strd	r8, r9, [r7, #16]
  for(uint16_t i=0 ; i<samples ; i++)
 80030b0:	89fb      	ldrh	r3, [r7, #14]
 80030b2:	3301      	adds	r3, #1
 80030b4:	81fb      	strh	r3, [r7, #14]
 80030b6:	89fb      	ldrh	r3, [r7, #14]
 80030b8:	68ba      	ldr	r2, [r7, #8]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	dcea      	bgt.n	8003094 <weighRaw+0x22>
  }
  average = (int32_t)(total / samples);
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	17da      	asrs	r2, r3, #31
 80030c2:	469a      	mov	sl, r3
 80030c4:	4693      	mov	fp, r2
 80030c6:	4652      	mov	r2, sl
 80030c8:	465b      	mov	r3, fp
 80030ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80030ce:	f7fd fdfb 	bl	8000cc8 <__aeabi_ldivmod>
 80030d2:	4602      	mov	r2, r0
 80030d4:	460b      	mov	r3, r1
 80030d6:	4613      	mov	r3, r2
 80030d8:	607b      	str	r3, [r7, #4]
  return average;
 80030da:	687b      	ldr	r3, [r7, #4]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3718      	adds	r7, #24
 80030e0:	46bd      	mov	sp, r7
 80030e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080030e6 <weighRawTare>:

int32_t weighRawTare(uint32_t tare)
{
 80030e6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

  int64_t  	total = 0;
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	f04f 0300 	mov.w	r3, #0
 80030f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int32_t  	samples = 50;
 80030fc:	2332      	movs	r3, #50	@ 0x32
 80030fe:	613b      	str	r3, [r7, #16]
  int32_t 	average = 0;
 8003100:	2300      	movs	r3, #0
 8003102:	60fb      	str	r3, [r7, #12]
  int32_t 	avgTare = 0;
 8003104:	2300      	movs	r3, #0
 8003106:	60bb      	str	r3, [r7, #8]

  for(uint16_t i=0 ; i<samples ; i++)
 8003108:	2300      	movs	r3, #0
 800310a:	82fb      	strh	r3, [r7, #22]
 800310c:	e010      	b.n	8003130 <weighRawTare+0x4a>
  {
      total += getHX711();
 800310e:	f7ff fefb 	bl	8002f08 <getHX711>
 8003112:	4603      	mov	r3, r0
 8003114:	17da      	asrs	r2, r3, #31
 8003116:	461c      	mov	r4, r3
 8003118:	4615      	mov	r5, r2
 800311a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800311e:	eb12 0804 	adds.w	r8, r2, r4
 8003122:	eb43 0905 	adc.w	r9, r3, r5
 8003126:	e9c7 8906 	strd	r8, r9, [r7, #24]
  for(uint16_t i=0 ; i<samples ; i++)
 800312a:	8afb      	ldrh	r3, [r7, #22]
 800312c:	3301      	adds	r3, #1
 800312e:	82fb      	strh	r3, [r7, #22]
 8003130:	8afb      	ldrh	r3, [r7, #22]
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	429a      	cmp	r2, r3
 8003136:	dcea      	bgt.n	800310e <weighRawTare+0x28>
  }
  average = (int32_t)(total / samples);
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	17da      	asrs	r2, r3, #31
 800313c:	469a      	mov	sl, r3
 800313e:	4693      	mov	fp, r2
 8003140:	4652      	mov	r2, sl
 8003142:	465b      	mov	r3, fp
 8003144:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003148:	f7fd fdbe 	bl	8000cc8 <__aeabi_ldivmod>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4613      	mov	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
  avgTare = average - tare;
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	60bb      	str	r3, [r7, #8]
  return avgTare;
 800315c:	68bb      	ldr	r3, [r7, #8]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3720      	adds	r7, #32
 8003162:	46bd      	mov	sp, r7
 8003164:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003168 <getCalFactor>:

float getCalFactor(uint32_t knownHX711){
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
	float cal = 20000.0 / knownHX711;
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f7fd f9e7 	bl	8000544 <__aeabi_ui2d>
 8003176:	4602      	mov	r2, r0
 8003178:	460b      	mov	r3, r1
 800317a:	a10b      	add	r1, pc, #44	@ (adr r1, 80031a8 <getCalFactor+0x40>)
 800317c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003180:	f7fd fb84 	bl	800088c <__aeabi_ddiv>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4610      	mov	r0, r2
 800318a:	4619      	mov	r1, r3
 800318c:	f7fd fd4c 	bl	8000c28 <__aeabi_d2f>
 8003190:	4603      	mov	r3, r0
 8003192:	60fb      	str	r3, [r7, #12]
	return cal;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	ee07 3a90 	vmov	s15, r3
}
 800319a:	eeb0 0a67 	vmov.f32	s0, s15
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	f3af 8000 	nop.w
 80031a8:	00000000 	.word	0x00000000
 80031ac:	40d38800 	.word	0x40d38800

080031b0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80031b4:	4b17      	ldr	r3, [pc, #92]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031b6:	4a18      	ldr	r2, [pc, #96]	@ (8003218 <MX_SPI1_Init+0x68>)
 80031b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80031ba:	4b16      	ldr	r3, [pc, #88]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80031c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80031c2:	4b14      	ldr	r3, [pc, #80]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80031c8:	4b12      	ldr	r3, [pc, #72]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80031ce:	4b11      	ldr	r3, [pc, #68]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80031da:	4b0e      	ldr	r3, [pc, #56]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80031ee:	4b09      	ldr	r3, [pc, #36]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031f4:	4b07      	ldr	r3, [pc, #28]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80031fa:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <MX_SPI1_Init+0x64>)
 80031fc:	220a      	movs	r2, #10
 80031fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003200:	4804      	ldr	r0, [pc, #16]	@ (8003214 <MX_SPI1_Init+0x64>)
 8003202:	f002 f8f1 	bl	80053e8 <HAL_SPI_Init>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800320c:	f7ff f996 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003210:	bf00      	nop
 8003212:	bd80      	pop	{r7, pc}
 8003214:	20000ce0 	.word	0x20000ce0
 8003218:	40013000 	.word	0x40013000

0800321c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003220:	4b17      	ldr	r3, [pc, #92]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003222:	4a18      	ldr	r2, [pc, #96]	@ (8003284 <MX_SPI2_Init+0x68>)
 8003224:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003226:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003228:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800322c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800322e:	4b14      	ldr	r3, [pc, #80]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003234:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003236:	2200      	movs	r2, #0
 8003238:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800323a:	4b11      	ldr	r3, [pc, #68]	@ (8003280 <MX_SPI2_Init+0x64>)
 800323c:	2200      	movs	r2, #0
 800323e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003240:	4b0f      	ldr	r3, [pc, #60]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003242:	2200      	movs	r2, #0
 8003244:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003246:	4b0e      	ldr	r3, [pc, #56]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003248:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800324c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800324e:	4b0c      	ldr	r3, [pc, #48]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003250:	2200      	movs	r2, #0
 8003252:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003254:	4b0a      	ldr	r3, [pc, #40]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003256:	2200      	movs	r2, #0
 8003258:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800325a:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <MX_SPI2_Init+0x64>)
 800325c:	2200      	movs	r2, #0
 800325e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003260:	4b07      	ldr	r3, [pc, #28]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003262:	2200      	movs	r2, #0
 8003264:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003266:	4b06      	ldr	r3, [pc, #24]	@ (8003280 <MX_SPI2_Init+0x64>)
 8003268:	220a      	movs	r2, #10
 800326a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800326c:	4804      	ldr	r0, [pc, #16]	@ (8003280 <MX_SPI2_Init+0x64>)
 800326e:	f002 f8bb 	bl	80053e8 <HAL_SPI_Init>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003278:	f7ff f960 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800327c:	bf00      	nop
 800327e:	bd80      	pop	{r7, pc}
 8003280:	20000d38 	.word	0x20000d38
 8003284:	40003800 	.word	0x40003800

08003288 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800328c:	4b17      	ldr	r3, [pc, #92]	@ (80032ec <MX_SPI3_Init+0x64>)
 800328e:	4a18      	ldr	r2, [pc, #96]	@ (80032f0 <MX_SPI3_Init+0x68>)
 8003290:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003292:	4b16      	ldr	r3, [pc, #88]	@ (80032ec <MX_SPI3_Init+0x64>)
 8003294:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003298:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800329a:	4b14      	ldr	r3, [pc, #80]	@ (80032ec <MX_SPI3_Init+0x64>)
 800329c:	2200      	movs	r2, #0
 800329e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80032a0:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032a6:	4b11      	ldr	r3, [pc, #68]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032ac:	4b0f      	ldr	r3, [pc, #60]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80032b2:	4b0e      	ldr	r3, [pc, #56]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032b8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032ba:	4b0c      	ldr	r3, [pc, #48]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032bc:	2200      	movs	r2, #0
 80032be:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032c0:	4b0a      	ldr	r3, [pc, #40]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80032c6:	4b09      	ldr	r3, [pc, #36]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032cc:	4b07      	ldr	r3, [pc, #28]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80032d2:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032d4:	220a      	movs	r2, #10
 80032d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80032d8:	4804      	ldr	r0, [pc, #16]	@ (80032ec <MX_SPI3_Init+0x64>)
 80032da:	f002 f885 	bl	80053e8 <HAL_SPI_Init>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80032e4:	f7ff f92a 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80032e8:	bf00      	nop
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000d90 	.word	0x20000d90
 80032f0:	40003c00 	.word	0x40003c00

080032f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08e      	sub	sp, #56	@ 0x38
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	60da      	str	r2, [r3, #12]
 800330a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a71      	ldr	r2, [pc, #452]	@ (80034d8 <HAL_SPI_MspInit+0x1e4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d12c      	bne.n	8003370 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	623b      	str	r3, [r7, #32]
 800331a:	4b70      	ldr	r3, [pc, #448]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	4a6f      	ldr	r2, [pc, #444]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003320:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003324:	6453      	str	r3, [r2, #68]	@ 0x44
 8003326:	4b6d      	ldr	r3, [pc, #436]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800332e:	623b      	str	r3, [r7, #32]
 8003330:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	4b69      	ldr	r3, [pc, #420]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	4a68      	ldr	r2, [pc, #416]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6313      	str	r3, [r2, #48]	@ 0x30
 8003342:	4b66      	ldr	r3, [pc, #408]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	61fb      	str	r3, [r7, #28]
 800334c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800334e:	23e0      	movs	r3, #224	@ 0xe0
 8003350:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003352:	2302      	movs	r3, #2
 8003354:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003356:	2300      	movs	r3, #0
 8003358:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800335a:	2303      	movs	r3, #3
 800335c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800335e:	2305      	movs	r3, #5
 8003360:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003366:	4619      	mov	r1, r3
 8003368:	485d      	ldr	r0, [pc, #372]	@ (80034e0 <HAL_SPI_MspInit+0x1ec>)
 800336a:	f001 f8fd 	bl	8004568 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800336e:	e0af      	b.n	80034d0 <HAL_SPI_MspInit+0x1dc>
  else if(spiHandle->Instance==SPI2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a5b      	ldr	r2, [pc, #364]	@ (80034e4 <HAL_SPI_MspInit+0x1f0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d178      	bne.n	800346c <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	61bb      	str	r3, [r7, #24]
 800337e:	4b57      	ldr	r3, [pc, #348]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	4a56      	ldr	r2, [pc, #344]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003388:	6413      	str	r3, [r2, #64]	@ 0x40
 800338a:	4b54      	ldr	r3, [pc, #336]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003392:	61bb      	str	r3, [r7, #24]
 8003394:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003396:	2300      	movs	r3, #0
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	4b50      	ldr	r3, [pc, #320]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	4a4f      	ldr	r2, [pc, #316]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 80033a0:	f043 0304 	orr.w	r3, r3, #4
 80033a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a6:	4b4d      	ldr	r3, [pc, #308]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	f003 0304 	and.w	r3, r3, #4
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	4b49      	ldr	r3, [pc, #292]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ba:	4a48      	ldr	r2, [pc, #288]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 80033bc:	f043 0302 	orr.w	r3, r3, #2
 80033c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c2:	4b46      	ldr	r3, [pc, #280]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	613b      	str	r3, [r7, #16]
 80033cc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80033ce:	2308      	movs	r3, #8
 80033d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d2:	2302      	movs	r3, #2
 80033d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033da:	2303      	movs	r3, #3
 80033dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033de:	2305      	movs	r3, #5
 80033e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033e6:	4619      	mov	r1, r3
 80033e8:	483f      	ldr	r0, [pc, #252]	@ (80034e8 <HAL_SPI_MspInit+0x1f4>)
 80033ea:	f001 f8bd 	bl	8004568 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80033ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f4:	2302      	movs	r3, #2
 80033f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033fc:	2303      	movs	r3, #3
 80033fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003400:	2305      	movs	r3, #5
 8003402:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003404:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003408:	4619      	mov	r1, r3
 800340a:	4838      	ldr	r0, [pc, #224]	@ (80034ec <HAL_SPI_MspInit+0x1f8>)
 800340c:	f001 f8ac 	bl	8004568 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003410:	4b37      	ldr	r3, [pc, #220]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003412:	4a38      	ldr	r2, [pc, #224]	@ (80034f4 <HAL_SPI_MspInit+0x200>)
 8003414:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003416:	4b36      	ldr	r3, [pc, #216]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003418:	2200      	movs	r2, #0
 800341a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800341c:	4b34      	ldr	r3, [pc, #208]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 800341e:	2240      	movs	r2, #64	@ 0x40
 8003420:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003422:	4b33      	ldr	r3, [pc, #204]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003424:	2200      	movs	r2, #0
 8003426:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003428:	4b31      	ldr	r3, [pc, #196]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 800342a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800342e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003430:	4b2f      	ldr	r3, [pc, #188]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003432:	2200      	movs	r2, #0
 8003434:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003436:	4b2e      	ldr	r3, [pc, #184]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003438:	2200      	movs	r2, #0
 800343a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800343c:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 800343e:	2200      	movs	r2, #0
 8003440:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003442:	4b2b      	ldr	r3, [pc, #172]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003444:	2200      	movs	r2, #0
 8003446:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003448:	4b29      	ldr	r3, [pc, #164]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 800344a:	2200      	movs	r2, #0
 800344c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800344e:	4828      	ldr	r0, [pc, #160]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003450:	f000 fd1a 	bl	8003e88 <HAL_DMA_Init>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <HAL_SPI_MspInit+0x16a>
      Error_Handler();
 800345a:	f7ff f86f 	bl	800253c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a23      	ldr	r2, [pc, #140]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003462:	649a      	str	r2, [r3, #72]	@ 0x48
 8003464:	4a22      	ldr	r2, [pc, #136]	@ (80034f0 <HAL_SPI_MspInit+0x1fc>)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800346a:	e031      	b.n	80034d0 <HAL_SPI_MspInit+0x1dc>
  else if(spiHandle->Instance==SPI3)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a21      	ldr	r2, [pc, #132]	@ (80034f8 <HAL_SPI_MspInit+0x204>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d12c      	bne.n	80034d0 <HAL_SPI_MspInit+0x1dc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	4b18      	ldr	r3, [pc, #96]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	4a17      	ldr	r2, [pc, #92]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003484:	6413      	str	r3, [r2, #64]	@ 0x40
 8003486:	4b15      	ldr	r3, [pc, #84]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	4b11      	ldr	r3, [pc, #68]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 8003498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349a:	4a10      	ldr	r2, [pc, #64]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 800349c:	f043 0304 	orr.w	r3, r3, #4
 80034a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034a2:	4b0e      	ldr	r3, [pc, #56]	@ (80034dc <HAL_SPI_MspInit+0x1e8>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	60bb      	str	r3, [r7, #8]
 80034ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80034ae:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80034b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b4:	2302      	movs	r3, #2
 80034b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034bc:	2303      	movs	r3, #3
 80034be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80034c0:	2306      	movs	r3, #6
 80034c2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034c8:	4619      	mov	r1, r3
 80034ca:	4807      	ldr	r0, [pc, #28]	@ (80034e8 <HAL_SPI_MspInit+0x1f4>)
 80034cc:	f001 f84c 	bl	8004568 <HAL_GPIO_Init>
}
 80034d0:	bf00      	nop
 80034d2:	3738      	adds	r7, #56	@ 0x38
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40013000 	.word	0x40013000
 80034dc:	40023800 	.word	0x40023800
 80034e0:	40020000 	.word	0x40020000
 80034e4:	40003800 	.word	0x40003800
 80034e8:	40020800 	.word	0x40020800
 80034ec:	40020400 	.word	0x40020400
 80034f0:	20000de8 	.word	0x20000de8
 80034f4:	40026070 	.word	0x40026070
 80034f8:	40003c00 	.word	0x40003c00

080034fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003502:	2300      	movs	r3, #0
 8003504:	607b      	str	r3, [r7, #4]
 8003506:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <HAL_MspInit+0x4c>)
 8003508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350a:	4a0f      	ldr	r2, [pc, #60]	@ (8003548 <HAL_MspInit+0x4c>)
 800350c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003510:	6453      	str	r3, [r2, #68]	@ 0x44
 8003512:	4b0d      	ldr	r3, [pc, #52]	@ (8003548 <HAL_MspInit+0x4c>)
 8003514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800351a:	607b      	str	r3, [r7, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	603b      	str	r3, [r7, #0]
 8003522:	4b09      	ldr	r3, [pc, #36]	@ (8003548 <HAL_MspInit+0x4c>)
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	4a08      	ldr	r2, [pc, #32]	@ (8003548 <HAL_MspInit+0x4c>)
 8003528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800352c:	6413      	str	r3, [r2, #64]	@ 0x40
 800352e:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <HAL_MspInit+0x4c>)
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003536:	603b      	str	r3, [r7, #0]
 8003538:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40023800 	.word	0x40023800

0800354c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003550:	bf00      	nop
 8003552:	e7fd      	b.n	8003550 <NMI_Handler+0x4>

08003554 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003558:	bf00      	nop
 800355a:	e7fd      	b.n	8003558 <HardFault_Handler+0x4>

0800355c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800355c:	b480      	push	{r7}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003560:	bf00      	nop
 8003562:	e7fd      	b.n	8003560 <MemManage_Handler+0x4>

08003564 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003568:	bf00      	nop
 800356a:	e7fd      	b.n	8003568 <BusFault_Handler+0x4>

0800356c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800356c:	b480      	push	{r7}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003570:	bf00      	nop
 8003572:	e7fd      	b.n	8003570 <UsageFault_Handler+0x4>

08003574 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003578:	bf00      	nop
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003582:	b480      	push	{r7}
 8003584:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003594:	bf00      	nop
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035a2:	f000 fb1b 	bl	8003bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}

080035aa <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RESET_BTN_Pin);
 80035ae:	2002      	movs	r0, #2
 80035b0:	f001 f9a0 	bl	80048f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80035b4:	bf00      	nop
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CONFIRM_BTN_Pin);
 80035bc:	2004      	movs	r0, #4
 80035be:	f001 f999 	bl	80048f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80035cc:	4802      	ldr	r0, [pc, #8]	@ (80035d8 <DMA1_Stream4_IRQHandler+0x10>)
 80035ce:	f000 fd61 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000de8 	.word	0x20000de8

080035dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035e0:	4802      	ldr	r0, [pc, #8]	@ (80035ec <TIM3_IRQHandler+0x10>)
 80035e2:	f002 fdf2 	bl	80061ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000e94 	.word	0x20000e94

080035f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80035f4:	4802      	ldr	r0, [pc, #8]	@ (8003600 <TIM4_IRQHandler+0x10>)
 80035f6:	f002 fde8 	bl	80061ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	20000edc 	.word	0x20000edc

08003604 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  return 1;
 8003608:	2301      	movs	r3, #1
}
 800360a:	4618      	mov	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <_kill>:

int _kill(int pid, int sig)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800361e:	f008 fb3f 	bl	800bca0 <__errno>
 8003622:	4603      	mov	r3, r0
 8003624:	2216      	movs	r2, #22
 8003626:	601a      	str	r2, [r3, #0]
  return -1;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800362c:	4618      	mov	r0, r3
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <_exit>:

void _exit (int status)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800363c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7ff ffe7 	bl	8003614 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003646:	bf00      	nop
 8003648:	e7fd      	b.n	8003646 <_exit+0x12>

0800364a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003656:	2300      	movs	r3, #0
 8003658:	617b      	str	r3, [r7, #20]
 800365a:	e00a      	b.n	8003672 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800365c:	f7ff fa52 	bl	8002b04 <__io_getchar>
 8003660:	4601      	mov	r1, r0
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	1c5a      	adds	r2, r3, #1
 8003666:	60ba      	str	r2, [r7, #8]
 8003668:	b2ca      	uxtb	r2, r1
 800366a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	3301      	adds	r3, #1
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	429a      	cmp	r2, r3
 8003678:	dbf0      	blt.n	800365c <_read+0x12>
  }

  return len;
 800367a:	687b      	ldr	r3, [r7, #4]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3718      	adds	r7, #24
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800368c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003690:	4618      	mov	r0, r3
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036ac:	605a      	str	r2, [r3, #4]
  return 0;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <_isatty>:

int _isatty(int file)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036c4:	2301      	movs	r3, #1
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b085      	sub	sp, #20
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	60f8      	str	r0, [r7, #12]
 80036da:	60b9      	str	r1, [r7, #8]
 80036dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036f4:	4a14      	ldr	r2, [pc, #80]	@ (8003748 <_sbrk+0x5c>)
 80036f6:	4b15      	ldr	r3, [pc, #84]	@ (800374c <_sbrk+0x60>)
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003700:	4b13      	ldr	r3, [pc, #76]	@ (8003750 <_sbrk+0x64>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d102      	bne.n	800370e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003708:	4b11      	ldr	r3, [pc, #68]	@ (8003750 <_sbrk+0x64>)
 800370a:	4a12      	ldr	r2, [pc, #72]	@ (8003754 <_sbrk+0x68>)
 800370c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800370e:	4b10      	ldr	r3, [pc, #64]	@ (8003750 <_sbrk+0x64>)
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4413      	add	r3, r2
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	429a      	cmp	r2, r3
 800371a:	d207      	bcs.n	800372c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800371c:	f008 fac0 	bl	800bca0 <__errno>
 8003720:	4603      	mov	r3, r0
 8003722:	220c      	movs	r2, #12
 8003724:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003726:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800372a:	e009      	b.n	8003740 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800372c:	4b08      	ldr	r3, [pc, #32]	@ (8003750 <_sbrk+0x64>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003732:	4b07      	ldr	r3, [pc, #28]	@ (8003750 <_sbrk+0x64>)
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4413      	add	r3, r2
 800373a:	4a05      	ldr	r2, [pc, #20]	@ (8003750 <_sbrk+0x64>)
 800373c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800373e:	68fb      	ldr	r3, [r7, #12]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	20020000 	.word	0x20020000
 800374c:	00000400 	.word	0x00000400
 8003750:	20000e48 	.word	0x20000e48
 8003754:	20001108 	.word	0x20001108

08003758 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800375c:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <SystemInit+0x20>)
 800375e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003762:	4a05      	ldr	r2, [pc, #20]	@ (8003778 <SystemInit+0x20>)
 8003764:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003768:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800376c:	bf00      	nop
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003782:	f107 0308 	add.w	r3, r7, #8
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	605a      	str	r2, [r3, #4]
 800378c:	609a      	str	r2, [r3, #8]
 800378e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003790:	463b      	mov	r3, r7
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003798:	4b1d      	ldr	r3, [pc, #116]	@ (8003810 <MX_TIM2_Init+0x94>)
 800379a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800379e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 80037a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037a2:	2207      	movs	r2, #7
 80037a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80037ac:	4b18      	ldr	r3, [pc, #96]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037b4:	4b16      	ldr	r3, [pc, #88]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ba:	4b15      	ldr	r3, [pc, #84]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037bc:	2200      	movs	r2, #0
 80037be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037c0:	4813      	ldr	r0, [pc, #76]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037c2:	f002 fbab 	bl	8005f1c <HAL_TIM_Base_Init>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80037cc:	f7fe feb6 	bl	800253c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037d6:	f107 0308 	add.w	r3, r7, #8
 80037da:	4619      	mov	r1, r3
 80037dc:	480c      	ldr	r0, [pc, #48]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037de:	f002 fde4 	bl	80063aa <HAL_TIM_ConfigClockSource>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80037e8:	f7fe fea8 	bl	800253c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037ec:	2300      	movs	r3, #0
 80037ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037f0:	2300      	movs	r3, #0
 80037f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037f4:	463b      	mov	r3, r7
 80037f6:	4619      	mov	r1, r3
 80037f8:	4805      	ldr	r0, [pc, #20]	@ (8003810 <MX_TIM2_Init+0x94>)
 80037fa:	f003 f80b 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003804:	f7fe fe9a 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003808:	bf00      	nop
 800380a:	3718      	adds	r7, #24
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	20000e4c 	.word	0x20000e4c

08003814 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800381a:	f107 0308 	add.w	r3, r7, #8
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	609a      	str	r2, [r3, #8]
 8003826:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003828:	463b      	mov	r3, r7
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003830:	4b1d      	ldr	r3, [pc, #116]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003832:	4a1e      	ldr	r2, [pc, #120]	@ (80038ac <MX_TIM3_Init+0x98>)
 8003834:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6400 - 1;
 8003836:	4b1c      	ldr	r3, [pc, #112]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003838:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 800383c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800383e:	4b1a      	ldr	r3, [pc, #104]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003840:	2200      	movs	r2, #0
 8003842:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19000 - 1;
 8003844:	4b18      	ldr	r3, [pc, #96]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003846:	f644 2237 	movw	r2, #18999	@ 0x4a37
 800384a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800384c:	4b16      	ldr	r3, [pc, #88]	@ (80038a8 <MX_TIM3_Init+0x94>)
 800384e:	2200      	movs	r2, #0
 8003850:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003852:	4b15      	ldr	r3, [pc, #84]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003854:	2200      	movs	r2, #0
 8003856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003858:	4813      	ldr	r0, [pc, #76]	@ (80038a8 <MX_TIM3_Init+0x94>)
 800385a:	f002 fb5f 	bl	8005f1c <HAL_TIM_Base_Init>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003864:	f7fe fe6a 	bl	800253c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800386c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800386e:	f107 0308 	add.w	r3, r7, #8
 8003872:	4619      	mov	r1, r3
 8003874:	480c      	ldr	r0, [pc, #48]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003876:	f002 fd98 	bl	80063aa <HAL_TIM_ConfigClockSource>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003880:	f7fe fe5c 	bl	800253c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003884:	2300      	movs	r3, #0
 8003886:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003888:	2300      	movs	r3, #0
 800388a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800388c:	463b      	mov	r3, r7
 800388e:	4619      	mov	r1, r3
 8003890:	4805      	ldr	r0, [pc, #20]	@ (80038a8 <MX_TIM3_Init+0x94>)
 8003892:	f002 ffbf 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800389c:	f7fe fe4e 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80038a0:	bf00      	nop
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	20000e94 	.word	0x20000e94
 80038ac:	40000400 	.word	0x40000400

080038b0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b6:	f107 0308 	add.w	r3, r7, #8
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	605a      	str	r2, [r3, #4]
 80038c0:	609a      	str	r2, [r3, #8]
 80038c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c4:	463b      	mov	r3, r7
 80038c6:	2200      	movs	r2, #0
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80038cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038ce:	4a1e      	ldr	r2, [pc, #120]	@ (8003948 <MX_TIM4_Init+0x98>)
 80038d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6400 - 1;
 80038d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038d4:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80038d8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038da:	4b1a      	ldr	r3, [pc, #104]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1135 - 1;
 80038e0:	4b18      	ldr	r3, [pc, #96]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038e2:	f240 426e 	movw	r2, #1134	@ 0x46e
 80038e6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e8:	4b16      	ldr	r3, [pc, #88]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ee:	4b15      	ldr	r3, [pc, #84]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80038f4:	4813      	ldr	r0, [pc, #76]	@ (8003944 <MX_TIM4_Init+0x94>)
 80038f6:	f002 fb11 	bl	8005f1c <HAL_TIM_Base_Init>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003900:	f7fe fe1c 	bl	800253c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003904:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003908:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800390a:	f107 0308 	add.w	r3, r7, #8
 800390e:	4619      	mov	r1, r3
 8003910:	480c      	ldr	r0, [pc, #48]	@ (8003944 <MX_TIM4_Init+0x94>)
 8003912:	f002 fd4a 	bl	80063aa <HAL_TIM_ConfigClockSource>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800391c:	f7fe fe0e 	bl	800253c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003920:	2300      	movs	r3, #0
 8003922:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003924:	2300      	movs	r3, #0
 8003926:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003928:	463b      	mov	r3, r7
 800392a:	4619      	mov	r1, r3
 800392c:	4805      	ldr	r0, [pc, #20]	@ (8003944 <MX_TIM4_Init+0x94>)
 800392e:	f002 ff71 	bl	8006814 <HAL_TIMEx_MasterConfigSynchronization>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003938:	f7fe fe00 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800393c:	bf00      	nop
 800393e:	3718      	adds	r7, #24
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	20000edc 	.word	0x20000edc
 8003948:	40000800 	.word	0x40000800

0800394c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800395c:	d10e      	bne.n	800397c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	617b      	str	r3, [r7, #20]
 8003962:	4b24      	ldr	r3, [pc, #144]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	4a23      	ldr	r2, [pc, #140]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	6413      	str	r3, [r2, #64]	@ 0x40
 800396e:	4b21      	ldr	r3, [pc, #132]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	617b      	str	r3, [r7, #20]
 8003978:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800397a:	e036      	b.n	80039ea <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM3)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a1d      	ldr	r2, [pc, #116]	@ (80039f8 <HAL_TIM_Base_MspInit+0xac>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d116      	bne.n	80039b4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003986:	2300      	movs	r3, #0
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	4a19      	ldr	r2, [pc, #100]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 8003990:	f043 0302 	orr.w	r3, r3, #2
 8003994:	6413      	str	r3, [r2, #64]	@ 0x40
 8003996:	4b17      	ldr	r3, [pc, #92]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 8003998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80039a2:	2200      	movs	r2, #0
 80039a4:	2100      	movs	r1, #0
 80039a6:	201d      	movs	r0, #29
 80039a8:	f000 fa37 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80039ac:	201d      	movs	r0, #29
 80039ae:	f000 fa50 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 80039b2:	e01a      	b.n	80039ea <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM4)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a10      	ldr	r2, [pc, #64]	@ (80039fc <HAL_TIM_Base_MspInit+0xb0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d115      	bne.n	80039ea <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	4b0c      	ldr	r3, [pc, #48]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	4a0b      	ldr	r2, [pc, #44]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 80039c8:	f043 0304 	orr.w	r3, r3, #4
 80039cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80039ce:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <HAL_TIM_Base_MspInit+0xa8>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f003 0304 	and.w	r3, r3, #4
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80039da:	2200      	movs	r2, #0
 80039dc:	2100      	movs	r1, #0
 80039de:	201e      	movs	r0, #30
 80039e0:	f000 fa1b 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80039e4:	201e      	movs	r0, #30
 80039e6:	f000 fa34 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 80039ea:	bf00      	nop
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40023800 	.word	0x40023800
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800

08003a00 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003a04:	4b11      	ldr	r3, [pc, #68]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a06:	4a12      	ldr	r2, [pc, #72]	@ (8003a50 <MX_USART2_UART_Init+0x50>)
 8003a08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003a0a:	4b10      	ldr	r3, [pc, #64]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003a10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a12:	4b0e      	ldr	r3, [pc, #56]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a24:	4b09      	ldr	r3, [pc, #36]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a26:	220c      	movs	r2, #12
 8003a28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a2a:	4b08      	ldr	r3, [pc, #32]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a30:	4b06      	ldr	r3, [pc, #24]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a36:	4805      	ldr	r0, [pc, #20]	@ (8003a4c <MX_USART2_UART_Init+0x4c>)
 8003a38:	f002 ff7c 	bl	8006934 <HAL_UART_Init>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003a42:	f7fe fd7b 	bl	800253c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a46:	bf00      	nop
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	20000f24 	.word	0x20000f24
 8003a50:	40004400 	.word	0x40004400

08003a54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b08a      	sub	sp, #40	@ 0x28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a5c:	f107 0314 	add.w	r3, r7, #20
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	60da      	str	r2, [r3, #12]
 8003a6a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a19      	ldr	r2, [pc, #100]	@ (8003ad8 <HAL_UART_MspInit+0x84>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d12b      	bne.n	8003ace <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a76:	2300      	movs	r3, #0
 8003a78:	613b      	str	r3, [r7, #16]
 8003a7a:	4b18      	ldr	r3, [pc, #96]	@ (8003adc <HAL_UART_MspInit+0x88>)
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	4a17      	ldr	r2, [pc, #92]	@ (8003adc <HAL_UART_MspInit+0x88>)
 8003a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a86:	4b15      	ldr	r3, [pc, #84]	@ (8003adc <HAL_UART_MspInit+0x88>)
 8003a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a92:	2300      	movs	r3, #0
 8003a94:	60fb      	str	r3, [r7, #12]
 8003a96:	4b11      	ldr	r3, [pc, #68]	@ (8003adc <HAL_UART_MspInit+0x88>)
 8003a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9a:	4a10      	ldr	r2, [pc, #64]	@ (8003adc <HAL_UART_MspInit+0x88>)
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8003adc <HAL_UART_MspInit+0x88>)
 8003aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003aae:	230c      	movs	r3, #12
 8003ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aba:	2303      	movs	r3, #3
 8003abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003abe:	2307      	movs	r3, #7
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac2:	f107 0314 	add.w	r3, r7, #20
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	4805      	ldr	r0, [pc, #20]	@ (8003ae0 <HAL_UART_MspInit+0x8c>)
 8003aca:	f000 fd4d 	bl	8004568 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003ace:	bf00      	nop
 8003ad0:	3728      	adds	r7, #40	@ 0x28
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40004400 	.word	0x40004400
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	40020000 	.word	0x40020000

08003ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003ae4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ae8:	f7ff fe36 	bl	8003758 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003aec:	480c      	ldr	r0, [pc, #48]	@ (8003b20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003aee:	490d      	ldr	r1, [pc, #52]	@ (8003b24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003af0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003af4:	e002      	b.n	8003afc <LoopCopyDataInit>

08003af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003afa:	3304      	adds	r3, #4

08003afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b00:	d3f9      	bcc.n	8003af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b02:	4a0a      	ldr	r2, [pc, #40]	@ (8003b2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b04:	4c0a      	ldr	r4, [pc, #40]	@ (8003b30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b08:	e001      	b.n	8003b0e <LoopFillZerobss>

08003b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b0c:	3204      	adds	r2, #4

08003b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b10:	d3fb      	bcc.n	8003b0a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003b12:	f008 f8cb 	bl	800bcac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b16:	f7fe fc2b 	bl	8002370 <main>
  bx  lr    
 8003b1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b24:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003b28:	08010ed8 	.word	0x08010ed8
  ldr r2, =_sbss
 8003b2c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003b30:	20001104 	.word	0x20001104

08003b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b34:	e7fe      	b.n	8003b34 <ADC_IRQHandler>
	...

08003b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b78 <HAL_Init+0x40>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0d      	ldr	r2, [pc, #52]	@ (8003b78 <HAL_Init+0x40>)
 8003b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b48:	4b0b      	ldr	r3, [pc, #44]	@ (8003b78 <HAL_Init+0x40>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b78 <HAL_Init+0x40>)
 8003b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b54:	4b08      	ldr	r3, [pc, #32]	@ (8003b78 <HAL_Init+0x40>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a07      	ldr	r2, [pc, #28]	@ (8003b78 <HAL_Init+0x40>)
 8003b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b60:	2003      	movs	r0, #3
 8003b62:	f000 f94f 	bl	8003e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b66:	200f      	movs	r0, #15
 8003b68:	f000 f808 	bl	8003b7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b6c:	f7ff fcc6 	bl	80034fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40023c00 	.word	0x40023c00

08003b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b84:	4b12      	ldr	r3, [pc, #72]	@ (8003bd0 <HAL_InitTick+0x54>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b12      	ldr	r3, [pc, #72]	@ (8003bd4 <HAL_InitTick+0x58>)
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 f967 	bl	8003e6e <HAL_SYSTICK_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e00e      	b.n	8003bc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b0f      	cmp	r3, #15
 8003bae:	d80a      	bhi.n	8003bc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003bb8:	f000 f92f 	bl	8003e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bbc:	4a06      	ldr	r2, [pc, #24]	@ (8003bd8 <HAL_InitTick+0x5c>)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e000      	b.n	8003bc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	2000000c 	.word	0x2000000c
 8003bd4:	20000014 	.word	0x20000014
 8003bd8:	20000010 	.word	0x20000010

08003bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003be0:	4b06      	ldr	r3, [pc, #24]	@ (8003bfc <HAL_IncTick+0x20>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <HAL_IncTick+0x24>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4413      	add	r3, r2
 8003bec:	4a04      	ldr	r2, [pc, #16]	@ (8003c00 <HAL_IncTick+0x24>)
 8003bee:	6013      	str	r3, [r2, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000014 	.word	0x20000014
 8003c00:	20000f6c 	.word	0x20000f6c

08003c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return uwTick;
 8003c08:	4b03      	ldr	r3, [pc, #12]	@ (8003c18 <HAL_GetTick+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000f6c 	.word	0x20000f6c

08003c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff ffee 	bl	8003c04 <HAL_GetTick>
 8003c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c34:	d005      	beq.n	8003c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c36:	4b0a      	ldr	r3, [pc, #40]	@ (8003c60 <HAL_Delay+0x44>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c42:	bf00      	nop
 8003c44:	f7ff ffde 	bl	8003c04 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d8f7      	bhi.n	8003c44 <HAL_Delay+0x28>
  {
  }
}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000014 	.word	0x20000014

08003c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c80:	4013      	ands	r3, r2
 8003c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c96:	4a04      	ldr	r2, [pc, #16]	@ (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	60d3      	str	r3, [r2, #12]
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cb0:	4b04      	ldr	r3, [pc, #16]	@ (8003cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 0307 	and.w	r3, r3, #7
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000ed00 	.word	0xe000ed00

08003cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	4603      	mov	r3, r0
 8003cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	db0b      	blt.n	8003cf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	f003 021f 	and.w	r2, r3, #31
 8003ce0:	4907      	ldr	r1, [pc, #28]	@ (8003d00 <__NVIC_EnableIRQ+0x38>)
 8003ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	2001      	movs	r0, #1
 8003cea:	fa00 f202 	lsl.w	r2, r0, r2
 8003cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	e000e100 	.word	0xe000e100

08003d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6039      	str	r1, [r7, #0]
 8003d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	db0a      	blt.n	8003d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	490c      	ldr	r1, [pc, #48]	@ (8003d50 <__NVIC_SetPriority+0x4c>)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	b2d2      	uxtb	r2, r2
 8003d26:	440b      	add	r3, r1
 8003d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d2c:	e00a      	b.n	8003d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	4908      	ldr	r1, [pc, #32]	@ (8003d54 <__NVIC_SetPriority+0x50>)
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	3b04      	subs	r3, #4
 8003d3c:	0112      	lsls	r2, r2, #4
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	440b      	add	r3, r1
 8003d42:	761a      	strb	r2, [r3, #24]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	e000e100 	.word	0xe000e100
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b089      	sub	sp, #36	@ 0x24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f1c3 0307 	rsb	r3, r3, #7
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	bf28      	it	cs
 8003d76:	2304      	movcs	r3, #4
 8003d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2b06      	cmp	r3, #6
 8003d80:	d902      	bls.n	8003d88 <NVIC_EncodePriority+0x30>
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3b03      	subs	r3, #3
 8003d86:	e000      	b.n	8003d8a <NVIC_EncodePriority+0x32>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003da0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	fa01 f303 	lsl.w	r3, r1, r3
 8003daa:	43d9      	mvns	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db0:	4313      	orrs	r3, r2
         );
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3724      	adds	r7, #36	@ 0x24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dd0:	d301      	bcc.n	8003dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e00f      	b.n	8003df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e00 <SysTick_Config+0x40>)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dde:	210f      	movs	r1, #15
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003de4:	f7ff ff8e 	bl	8003d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003de8:	4b05      	ldr	r3, [pc, #20]	@ (8003e00 <SysTick_Config+0x40>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dee:	4b04      	ldr	r3, [pc, #16]	@ (8003e00 <SysTick_Config+0x40>)
 8003df0:	2207      	movs	r2, #7
 8003df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	e000e010 	.word	0xe000e010

08003e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff ff29 	bl	8003c64 <__NVIC_SetPriorityGrouping>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b086      	sub	sp, #24
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	4603      	mov	r3, r0
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	607a      	str	r2, [r7, #4]
 8003e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e2c:	f7ff ff3e 	bl	8003cac <__NVIC_GetPriorityGrouping>
 8003e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	6978      	ldr	r0, [r7, #20]
 8003e38:	f7ff ff8e 	bl	8003d58 <NVIC_EncodePriority>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e42:	4611      	mov	r1, r2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff ff5d 	bl	8003d04 <__NVIC_SetPriority>
}
 8003e4a:	bf00      	nop
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	4603      	mov	r3, r0
 8003e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff ff31 	bl	8003cc8 <__NVIC_EnableIRQ>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b082      	sub	sp, #8
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff ffa2 	bl	8003dc0 <SysTick_Config>
 8003e7c:	4603      	mov	r3, r0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e94:	f7ff feb6 	bl	8003c04 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e099      	b.n	8003fd8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0201 	bic.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ec4:	e00f      	b.n	8003ee6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ec6:	f7ff fe9d 	bl	8003c04 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b05      	cmp	r3, #5
 8003ed2:	d908      	bls.n	8003ee6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2203      	movs	r2, #3
 8003ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e078      	b.n	8003fd8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e8      	bne.n	8003ec6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	4b38      	ldr	r3, [pc, #224]	@ (8003fe0 <HAL_DMA_Init+0x158>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d107      	bne.n	8003f50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0307 	bic.w	r3, r3, #7
 8003f66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	d117      	bne.n	8003faa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00e      	beq.n	8003faa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fa6f 	bl	8004470 <DMA_CheckFifoParam>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2240      	movs	r2, #64	@ 0x40
 8003f9c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e016      	b.n	8003fd8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fa26 	bl	8004404 <DMA_CalcBaseAndBitshift>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc0:	223f      	movs	r2, #63	@ 0x3f
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	f010803f 	.word	0xf010803f

08003fe4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
 8003ff0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_DMA_Start_IT+0x26>
 8004006:	2302      	movs	r3, #2
 8004008:	e040      	b.n	800408c <HAL_DMA_Start_IT+0xa8>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d12f      	bne.n	800407e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2202      	movs	r2, #2
 8004022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 f9b8 	bl	80043a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403c:	223f      	movs	r2, #63	@ 0x3f
 800403e:	409a      	lsls	r2, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0216 	orr.w	r2, r2, #22
 8004052:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0208 	orr.w	r2, r2, #8
 800406a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	e005      	b.n	800408a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004086:	2302      	movs	r3, #2
 8004088:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800408a:	7dfb      	ldrb	r3, [r7, #23]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040a0:	4b8e      	ldr	r3, [pc, #568]	@ (80042dc <HAL_DMA_IRQHandler+0x248>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a8e      	ldr	r2, [pc, #568]	@ (80042e0 <HAL_DMA_IRQHandler+0x24c>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	0a9b      	lsrs	r3, r3, #10
 80040ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040be:	2208      	movs	r2, #8
 80040c0:	409a      	lsls	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4013      	ands	r3, r2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01a      	beq.n	8004100 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0204 	bic.w	r2, r2, #4
 80040e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ec:	2208      	movs	r2, #8
 80040ee:	409a      	lsls	r2, r3
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	f043 0201 	orr.w	r2, r3, #1
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004104:	2201      	movs	r2, #1
 8004106:	409a      	lsls	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4013      	ands	r3, r2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d012      	beq.n	8004136 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004122:	2201      	movs	r2, #1
 8004124:	409a      	lsls	r2, r3
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412e:	f043 0202 	orr.w	r2, r3, #2
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413a:	2204      	movs	r2, #4
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d012      	beq.n	800416c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	2204      	movs	r2, #4
 800415a:	409a      	lsls	r2, r3
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004164:	f043 0204 	orr.w	r2, r3, #4
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004170:	2210      	movs	r2, #16
 8004172:	409a      	lsls	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d043      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0308 	and.w	r3, r3, #8
 8004186:	2b00      	cmp	r3, #0
 8004188:	d03c      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418e:	2210      	movs	r2, #16
 8004190:	409a      	lsls	r2, r3
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d018      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d108      	bne.n	80041c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d024      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
 80041c2:	e01f      	b.n	8004204 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d01b      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
 80041d4:	e016      	b.n	8004204 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d107      	bne.n	80041f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0208 	bic.w	r2, r2, #8
 80041f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004208:	2220      	movs	r2, #32
 800420a:	409a      	lsls	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 808f 	beq.w	8004334 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 8087 	beq.w	8004334 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422a:	2220      	movs	r2, #32
 800422c:	409a      	lsls	r2, r3
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b05      	cmp	r3, #5
 800423c:	d136      	bne.n	80042ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0216 	bic.w	r2, r2, #22
 800424c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	695a      	ldr	r2, [r3, #20]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800425c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	2b00      	cmp	r3, #0
 8004264:	d103      	bne.n	800426e <HAL_DMA_IRQHandler+0x1da>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426a:	2b00      	cmp	r3, #0
 800426c:	d007      	beq.n	800427e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0208 	bic.w	r2, r2, #8
 800427c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004282:	223f      	movs	r2, #63	@ 0x3f
 8004284:	409a      	lsls	r2, r3
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d07e      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	4798      	blx	r3
        }
        return;
 80042aa:	e079      	b.n	80043a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01d      	beq.n	80042f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10d      	bne.n	80042e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d031      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	4798      	blx	r3
 80042d8:	e02c      	b.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
 80042da:	bf00      	nop
 80042dc:	2000000c 	.word	0x2000000c
 80042e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d023      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
 80042f4:	e01e      	b.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10f      	bne.n	8004324 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0210 	bic.w	r2, r2, #16
 8004312:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004338:	2b00      	cmp	r3, #0
 800433a:	d032      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d022      	beq.n	800438e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2205      	movs	r2, #5
 800434c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 0201 	bic.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	3301      	adds	r3, #1
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	429a      	cmp	r2, r3
 800436a:	d307      	bcc.n	800437c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f2      	bne.n	8004360 <HAL_DMA_IRQHandler+0x2cc>
 800437a:	e000      	b.n	800437e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800437c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	4798      	blx	r3
 800439e:	e000      	b.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80043a0:	bf00      	nop
    }
  }
}
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b40      	cmp	r3, #64	@ 0x40
 80043d4:	d108      	bne.n	80043e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043e6:	e007      	b.n	80043f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	60da      	str	r2, [r3, #12]
}
 80043f8:	bf00      	nop
 80043fa:	3714      	adds	r7, #20
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	3b10      	subs	r3, #16
 8004414:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <DMA_CalcBaseAndBitshift+0x64>)
 8004416:	fba2 2303 	umull	r2, r3, r2, r3
 800441a:	091b      	lsrs	r3, r3, #4
 800441c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800441e:	4a13      	ldr	r2, [pc, #76]	@ (800446c <DMA_CalcBaseAndBitshift+0x68>)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4413      	add	r3, r2
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b03      	cmp	r3, #3
 8004430:	d909      	bls.n	8004446 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800443a:	f023 0303 	bic.w	r3, r3, #3
 800443e:	1d1a      	adds	r2, r3, #4
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	659a      	str	r2, [r3, #88]	@ 0x58
 8004444:	e007      	b.n	8004456 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800444e:	f023 0303 	bic.w	r3, r3, #3
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800445a:	4618      	mov	r0, r3
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	aaaaaaab 	.word	0xaaaaaaab
 800446c:	080109bc 	.word	0x080109bc

08004470 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2300      	movs	r3, #0
 800447a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004480:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d11f      	bne.n	80044ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b03      	cmp	r3, #3
 800448e:	d856      	bhi.n	800453e <DMA_CheckFifoParam+0xce>
 8004490:	a201      	add	r2, pc, #4	@ (adr r2, 8004498 <DMA_CheckFifoParam+0x28>)
 8004492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004496:	bf00      	nop
 8004498:	080044a9 	.word	0x080044a9
 800449c:	080044bb 	.word	0x080044bb
 80044a0:	080044a9 	.word	0x080044a9
 80044a4:	0800453f 	.word	0x0800453f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d046      	beq.n	8004542 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b8:	e043      	b.n	8004542 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044c2:	d140      	bne.n	8004546 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c8:	e03d      	b.n	8004546 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044d2:	d121      	bne.n	8004518 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d837      	bhi.n	800454a <DMA_CheckFifoParam+0xda>
 80044da:	a201      	add	r2, pc, #4	@ (adr r2, 80044e0 <DMA_CheckFifoParam+0x70>)
 80044dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	080044f7 	.word	0x080044f7
 80044e8:	080044f1 	.word	0x080044f1
 80044ec:	08004509 	.word	0x08004509
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	73fb      	strb	r3, [r7, #15]
      break;
 80044f4:	e030      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d025      	beq.n	800454e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004506:	e022      	b.n	800454e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004510:	d11f      	bne.n	8004552 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004516:	e01c      	b.n	8004552 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d903      	bls.n	8004526 <DMA_CheckFifoParam+0xb6>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b03      	cmp	r3, #3
 8004522:	d003      	beq.n	800452c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004524:	e018      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
      break;
 800452a:	e015      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004530:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00e      	beq.n	8004556 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
      break;
 800453c:	e00b      	b.n	8004556 <DMA_CheckFifoParam+0xe6>
      break;
 800453e:	bf00      	nop
 8004540:	e00a      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004542:	bf00      	nop
 8004544:	e008      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004546:	bf00      	nop
 8004548:	e006      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 800454a:	bf00      	nop
 800454c:	e004      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 800454e:	bf00      	nop
 8004550:	e002      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;   
 8004552:	bf00      	nop
 8004554:	e000      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004556:	bf00      	nop
    }
  } 
  
  return status; 
 8004558:	7bfb      	ldrb	r3, [r7, #15]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop

08004568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004568:	b480      	push	{r7}
 800456a:	b089      	sub	sp, #36	@ 0x24
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004572:	2300      	movs	r3, #0
 8004574:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800457a:	2300      	movs	r3, #0
 800457c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800457e:	2300      	movs	r3, #0
 8004580:	61fb      	str	r3, [r7, #28]
 8004582:	e165      	b.n	8004850 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004584:	2201      	movs	r2, #1
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	4013      	ands	r3, r2
 8004596:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	429a      	cmp	r2, r3
 800459e:	f040 8154 	bne.w	800484a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d005      	beq.n	80045ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d130      	bne.n	800461c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	2203      	movs	r2, #3
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4013      	ands	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045f0:	2201      	movs	r2, #1
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	43db      	mvns	r3, r3
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	4013      	ands	r3, r2
 80045fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 0201 	and.w	r2, r3, #1
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	4313      	orrs	r3, r2
 8004614:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	2b03      	cmp	r3, #3
 8004626:	d017      	beq.n	8004658 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	2203      	movs	r2, #3
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43db      	mvns	r3, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4013      	ands	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	689a      	ldr	r2, [r3, #8]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	4313      	orrs	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f003 0303 	and.w	r3, r3, #3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d123      	bne.n	80046ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	08da      	lsrs	r2, r3, #3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3208      	adds	r2, #8
 800466c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004670:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	220f      	movs	r2, #15
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4013      	ands	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	691a      	ldr	r2, [r3, #16]
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4313      	orrs	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	08da      	lsrs	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3208      	adds	r2, #8
 80046a6:	69b9      	ldr	r1, [r7, #24]
 80046a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	2203      	movs	r2, #3
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	43db      	mvns	r3, r3
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	4013      	ands	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0203 	and.w	r2, r3, #3
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80ae 	beq.w	800484a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ee:	2300      	movs	r3, #0
 80046f0:	60fb      	str	r3, [r7, #12]
 80046f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004868 <HAL_GPIO_Init+0x300>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	4a5c      	ldr	r2, [pc, #368]	@ (8004868 <HAL_GPIO_Init+0x300>)
 80046f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80046fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004868 <HAL_GPIO_Init+0x300>)
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800470a:	4a58      	ldr	r2, [pc, #352]	@ (800486c <HAL_GPIO_Init+0x304>)
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	089b      	lsrs	r3, r3, #2
 8004710:	3302      	adds	r3, #2
 8004712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43db      	mvns	r3, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a4f      	ldr	r2, [pc, #316]	@ (8004870 <HAL_GPIO_Init+0x308>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d025      	beq.n	8004782 <HAL_GPIO_Init+0x21a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a4e      	ldr	r2, [pc, #312]	@ (8004874 <HAL_GPIO_Init+0x30c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d01f      	beq.n	800477e <HAL_GPIO_Init+0x216>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a4d      	ldr	r2, [pc, #308]	@ (8004878 <HAL_GPIO_Init+0x310>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d019      	beq.n	800477a <HAL_GPIO_Init+0x212>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a4c      	ldr	r2, [pc, #304]	@ (800487c <HAL_GPIO_Init+0x314>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d013      	beq.n	8004776 <HAL_GPIO_Init+0x20e>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a4b      	ldr	r2, [pc, #300]	@ (8004880 <HAL_GPIO_Init+0x318>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00d      	beq.n	8004772 <HAL_GPIO_Init+0x20a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a4a      	ldr	r2, [pc, #296]	@ (8004884 <HAL_GPIO_Init+0x31c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d007      	beq.n	800476e <HAL_GPIO_Init+0x206>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a49      	ldr	r2, [pc, #292]	@ (8004888 <HAL_GPIO_Init+0x320>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d101      	bne.n	800476a <HAL_GPIO_Init+0x202>
 8004766:	2306      	movs	r3, #6
 8004768:	e00c      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 800476a:	2307      	movs	r3, #7
 800476c:	e00a      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 800476e:	2305      	movs	r3, #5
 8004770:	e008      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 8004772:	2304      	movs	r3, #4
 8004774:	e006      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 8004776:	2303      	movs	r3, #3
 8004778:	e004      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 800477a:	2302      	movs	r3, #2
 800477c:	e002      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 800477e:	2301      	movs	r3, #1
 8004780:	e000      	b.n	8004784 <HAL_GPIO_Init+0x21c>
 8004782:	2300      	movs	r3, #0
 8004784:	69fa      	ldr	r2, [r7, #28]
 8004786:	f002 0203 	and.w	r2, r2, #3
 800478a:	0092      	lsls	r2, r2, #2
 800478c:	4093      	lsls	r3, r2
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	4313      	orrs	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004794:	4935      	ldr	r1, [pc, #212]	@ (800486c <HAL_GPIO_Init+0x304>)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	089b      	lsrs	r3, r3, #2
 800479a:	3302      	adds	r3, #2
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047a2:	4b3a      	ldr	r3, [pc, #232]	@ (800488c <HAL_GPIO_Init+0x324>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	43db      	mvns	r3, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4013      	ands	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047c6:	4a31      	ldr	r2, [pc, #196]	@ (800488c <HAL_GPIO_Init+0x324>)
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047cc:	4b2f      	ldr	r3, [pc, #188]	@ (800488c <HAL_GPIO_Init+0x324>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	43db      	mvns	r3, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4013      	ands	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80047e8:	69ba      	ldr	r2, [r7, #24]
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047f0:	4a26      	ldr	r2, [pc, #152]	@ (800488c <HAL_GPIO_Init+0x324>)
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047f6:	4b25      	ldr	r3, [pc, #148]	@ (800488c <HAL_GPIO_Init+0x324>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	43db      	mvns	r3, r3
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	4013      	ands	r3, r2
 8004804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	4313      	orrs	r3, r2
 8004818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800481a:	4a1c      	ldr	r2, [pc, #112]	@ (800488c <HAL_GPIO_Init+0x324>)
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004820:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <HAL_GPIO_Init+0x324>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	43db      	mvns	r3, r3
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	4013      	ands	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4313      	orrs	r3, r2
 8004842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004844:	4a11      	ldr	r2, [pc, #68]	@ (800488c <HAL_GPIO_Init+0x324>)
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	3301      	adds	r3, #1
 800484e:	61fb      	str	r3, [r7, #28]
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	2b0f      	cmp	r3, #15
 8004854:	f67f ae96 	bls.w	8004584 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	3724      	adds	r7, #36	@ 0x24
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40023800 	.word	0x40023800
 800486c:	40013800 	.word	0x40013800
 8004870:	40020000 	.word	0x40020000
 8004874:	40020400 	.word	0x40020400
 8004878:	40020800 	.word	0x40020800
 800487c:	40020c00 	.word	0x40020c00
 8004880:	40021000 	.word	0x40021000
 8004884:	40021400 	.word	0x40021400
 8004888:	40021800 	.word	0x40021800
 800488c:	40013c00 	.word	0x40013c00

08004890 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	887b      	ldrh	r3, [r7, #2]
 80048a2:	4013      	ands	r3, r2
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048a8:	2301      	movs	r3, #1
 80048aa:	73fb      	strb	r3, [r7, #15]
 80048ac:	e001      	b.n	80048b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048ae:	2300      	movs	r3, #0
 80048b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	807b      	strh	r3, [r7, #2]
 80048cc:	4613      	mov	r3, r2
 80048ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048d0:	787b      	ldrb	r3, [r7, #1]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d003      	beq.n	80048de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048d6:	887a      	ldrh	r2, [r7, #2]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048dc:	e003      	b.n	80048e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048de:	887b      	ldrh	r3, [r7, #2]
 80048e0:	041a      	lsls	r2, r3, #16
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	619a      	str	r2, [r3, #24]
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
	...

080048f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	4603      	mov	r3, r0
 80048fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80048fe:	4b08      	ldr	r3, [pc, #32]	@ (8004920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004900:	695a      	ldr	r2, [r3, #20]
 8004902:	88fb      	ldrh	r3, [r7, #6]
 8004904:	4013      	ands	r3, r2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d006      	beq.n	8004918 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800490a:	4a05      	ldr	r2, [pc, #20]	@ (8004920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004910:	88fb      	ldrh	r3, [r7, #6]
 8004912:	4618      	mov	r0, r3
 8004914:	f7fe f91c 	bl	8002b50 <HAL_GPIO_EXTI_Callback>
  }
}
 8004918:	bf00      	nop
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40013c00 	.word	0x40013c00

08004924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e0cc      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004938:	4b68      	ldr	r3, [pc, #416]	@ (8004adc <HAL_RCC_ClockConfig+0x1b8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 030f 	and.w	r3, r3, #15
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	429a      	cmp	r2, r3
 8004944:	d90c      	bls.n	8004960 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004946:	4b65      	ldr	r3, [pc, #404]	@ (8004adc <HAL_RCC_ClockConfig+0x1b8>)
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	b2d2      	uxtb	r2, r2
 800494c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800494e:	4b63      	ldr	r3, [pc, #396]	@ (8004adc <HAL_RCC_ClockConfig+0x1b8>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	429a      	cmp	r2, r3
 800495a:	d001      	beq.n	8004960 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e0b8      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d020      	beq.n	80049ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d005      	beq.n	8004984 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004978:	4b59      	ldr	r3, [pc, #356]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	4a58      	ldr	r2, [pc, #352]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004982:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0308 	and.w	r3, r3, #8
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004990:	4b53      	ldr	r3, [pc, #332]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4a52      	ldr	r2, [pc, #328]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800499a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499c:	4b50      	ldr	r3, [pc, #320]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	494d      	ldr	r1, [pc, #308]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d044      	beq.n	8004a44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d107      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c2:	4b47      	ldr	r3, [pc, #284]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d119      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e07f      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d003      	beq.n	80049e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d107      	bne.n	80049f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d109      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e06f      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e067      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a02:	4b37      	ldr	r3, [pc, #220]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f023 0203 	bic.w	r2, r3, #3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	4934      	ldr	r1, [pc, #208]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a14:	f7ff f8f6 	bl	8003c04 <HAL_GetTick>
 8004a18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a1a:	e00a      	b.n	8004a32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a1c:	f7ff f8f2 	bl	8003c04 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e04f      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a32:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f003 020c 	and.w	r2, r3, #12
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d1eb      	bne.n	8004a1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a44:	4b25      	ldr	r3, [pc, #148]	@ (8004adc <HAL_RCC_ClockConfig+0x1b8>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 030f 	and.w	r3, r3, #15
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d20c      	bcs.n	8004a6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a52:	4b22      	ldr	r3, [pc, #136]	@ (8004adc <HAL_RCC_ClockConfig+0x1b8>)
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5a:	4b20      	ldr	r3, [pc, #128]	@ (8004adc <HAL_RCC_ClockConfig+0x1b8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 030f 	and.w	r3, r3, #15
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d001      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e032      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d008      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a78:	4b19      	ldr	r3, [pc, #100]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	4916      	ldr	r1, [pc, #88]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a96:	4b12      	ldr	r3, [pc, #72]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	490e      	ldr	r1, [pc, #56]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aaa:	f000 f855 	bl	8004b58 <HAL_RCC_GetSysClockFreq>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	091b      	lsrs	r3, r3, #4
 8004ab6:	f003 030f 	and.w	r3, r3, #15
 8004aba:	490a      	ldr	r1, [pc, #40]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8004abc:	5ccb      	ldrb	r3, [r1, r3]
 8004abe:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac2:	4a09      	ldr	r2, [pc, #36]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ac6:	4b09      	ldr	r3, [pc, #36]	@ (8004aec <HAL_RCC_ClockConfig+0x1c8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7ff f856 	bl	8003b7c <HAL_InitTick>

  return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3710      	adds	r7, #16
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	40023c00 	.word	0x40023c00
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	080109a4 	.word	0x080109a4
 8004ae8:	2000000c 	.word	0x2000000c
 8004aec:	20000010 	.word	0x20000010

08004af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004af0:	b480      	push	{r7}
 8004af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004af4:	4b03      	ldr	r3, [pc, #12]	@ (8004b04 <HAL_RCC_GetHCLKFreq+0x14>)
 8004af6:	681b      	ldr	r3, [r3, #0]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	2000000c 	.word	0x2000000c

08004b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b0c:	f7ff fff0 	bl	8004af0 <HAL_RCC_GetHCLKFreq>
 8004b10:	4602      	mov	r2, r0
 8004b12:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	0a9b      	lsrs	r3, r3, #10
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	4903      	ldr	r1, [pc, #12]	@ (8004b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b1e:	5ccb      	ldrb	r3, [r1, r3]
 8004b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	080109b4 	.word	0x080109b4

08004b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b34:	f7ff ffdc 	bl	8004af0 <HAL_RCC_GetHCLKFreq>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	4b05      	ldr	r3, [pc, #20]	@ (8004b50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	0b5b      	lsrs	r3, r3, #13
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	4903      	ldr	r1, [pc, #12]	@ (8004b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b46:	5ccb      	ldrb	r3, [r1, r3]
 8004b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40023800 	.word	0x40023800
 8004b54:	080109b4 	.word	0x080109b4

08004b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b5c:	b0a6      	sub	sp, #152	@ 0x98
 8004b5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b7e:	4bc8      	ldr	r3, [pc, #800]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 030c 	and.w	r3, r3, #12
 8004b86:	2b0c      	cmp	r3, #12
 8004b88:	f200 817e 	bhi.w	8004e88 <HAL_RCC_GetSysClockFreq+0x330>
 8004b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b92:	bf00      	nop
 8004b94:	08004bc9 	.word	0x08004bc9
 8004b98:	08004e89 	.word	0x08004e89
 8004b9c:	08004e89 	.word	0x08004e89
 8004ba0:	08004e89 	.word	0x08004e89
 8004ba4:	08004bd1 	.word	0x08004bd1
 8004ba8:	08004e89 	.word	0x08004e89
 8004bac:	08004e89 	.word	0x08004e89
 8004bb0:	08004e89 	.word	0x08004e89
 8004bb4:	08004bd9 	.word	0x08004bd9
 8004bb8:	08004e89 	.word	0x08004e89
 8004bbc:	08004e89 	.word	0x08004e89
 8004bc0:	08004e89 	.word	0x08004e89
 8004bc4:	08004d43 	.word	0x08004d43
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bc8:	4bb6      	ldr	r3, [pc, #728]	@ (8004ea4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8004bca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004bce:	e15f      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bd0:	4bb5      	ldr	r3, [pc, #724]	@ (8004ea8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004bd6:	e15b      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bd8:	4bb1      	ldr	r3, [pc, #708]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004be0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004be4:	4bae      	ldr	r3, [pc, #696]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d031      	beq.n	8004c54 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bf0:	4bab      	ldr	r3, [pc, #684]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	099b      	lsrs	r3, r3, #6
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c02:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c04:	2300      	movs	r3, #0
 8004c06:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c08:	4ba7      	ldr	r3, [pc, #668]	@ (8004ea8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004c0a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004c0e:	462a      	mov	r2, r5
 8004c10:	fb03 f202 	mul.w	r2, r3, r2
 8004c14:	2300      	movs	r3, #0
 8004c16:	4621      	mov	r1, r4
 8004c18:	fb01 f303 	mul.w	r3, r1, r3
 8004c1c:	4413      	add	r3, r2
 8004c1e:	4aa2      	ldr	r2, [pc, #648]	@ (8004ea8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004c20:	4621      	mov	r1, r4
 8004c22:	fba1 1202 	umull	r1, r2, r1, r2
 8004c26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c28:	460a      	mov	r2, r1
 8004c2a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004c2c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004c2e:	4413      	add	r3, r2
 8004c30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004c32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c36:	2200      	movs	r2, #0
 8004c38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c3a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004c3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c40:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8004c44:	f7fc f890 	bl	8000d68 <__aeabi_uldivmod>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c52:	e064      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c54:	4b92      	ldr	r3, [pc, #584]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	099b      	lsrs	r3, r3, #6
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c5e:	657a      	str	r2, [r7, #84]	@ 0x54
 8004c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c68:	2300      	movs	r3, #0
 8004c6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c6c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8004c70:	4622      	mov	r2, r4
 8004c72:	462b      	mov	r3, r5
 8004c74:	f04f 0000 	mov.w	r0, #0
 8004c78:	f04f 0100 	mov.w	r1, #0
 8004c7c:	0159      	lsls	r1, r3, #5
 8004c7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c82:	0150      	lsls	r0, r2, #5
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	4621      	mov	r1, r4
 8004c8a:	1a51      	subs	r1, r2, r1
 8004c8c:	6139      	str	r1, [r7, #16]
 8004c8e:	4629      	mov	r1, r5
 8004c90:	eb63 0301 	sbc.w	r3, r3, r1
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	f04f 0200 	mov.w	r2, #0
 8004c9a:	f04f 0300 	mov.w	r3, #0
 8004c9e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ca2:	4659      	mov	r1, fp
 8004ca4:	018b      	lsls	r3, r1, #6
 8004ca6:	4651      	mov	r1, sl
 8004ca8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cac:	4651      	mov	r1, sl
 8004cae:	018a      	lsls	r2, r1, #6
 8004cb0:	4651      	mov	r1, sl
 8004cb2:	ebb2 0801 	subs.w	r8, r2, r1
 8004cb6:	4659      	mov	r1, fp
 8004cb8:	eb63 0901 	sbc.w	r9, r3, r1
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	f04f 0300 	mov.w	r3, #0
 8004cc4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cc8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ccc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cd0:	4690      	mov	r8, r2
 8004cd2:	4699      	mov	r9, r3
 8004cd4:	4623      	mov	r3, r4
 8004cd6:	eb18 0303 	adds.w	r3, r8, r3
 8004cda:	60bb      	str	r3, [r7, #8]
 8004cdc:	462b      	mov	r3, r5
 8004cde:	eb49 0303 	adc.w	r3, r9, r3
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	f04f 0200 	mov.w	r2, #0
 8004ce8:	f04f 0300 	mov.w	r3, #0
 8004cec:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	028b      	lsls	r3, r1, #10
 8004cf4:	4621      	mov	r1, r4
 8004cf6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	028a      	lsls	r2, r1, #10
 8004cfe:	4610      	mov	r0, r2
 8004d00:	4619      	mov	r1, r3
 8004d02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d06:	2200      	movs	r2, #0
 8004d08:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d10:	f7fc f82a 	bl	8000d68 <__aeabi_uldivmod>
 8004d14:	4602      	mov	r2, r0
 8004d16:	460b      	mov	r3, r1
 8004d18:	4613      	mov	r3, r2
 8004d1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d1e:	4b60      	ldr	r3, [pc, #384]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	0c1b      	lsrs	r3, r3, #16
 8004d24:	f003 0303 	and.w	r3, r3, #3
 8004d28:	3301      	adds	r3, #1
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8004d30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004d40:	e0a6      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d42:	4b57      	ldr	r3, [pc, #348]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d4e:	4b54      	ldr	r3, [pc, #336]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d02a      	beq.n	8004db0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d5a:	4b51      	ldr	r3, [pc, #324]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	099b      	lsrs	r3, r3, #6
 8004d60:	2200      	movs	r2, #0
 8004d62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004d70:	fb03 f201 	mul.w	r2, r3, r1
 8004d74:	2300      	movs	r3, #0
 8004d76:	fb00 f303 	mul.w	r3, r0, r3
 8004d7a:	4413      	add	r3, r2
 8004d7c:	4a4a      	ldr	r2, [pc, #296]	@ (8004ea8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004d7e:	fba0 1202 	umull	r1, r2, r0, r2
 8004d82:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d84:	460a      	mov	r2, r1
 8004d86:	673a      	str	r2, [r7, #112]	@ 0x70
 8004d88:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004d8a:	4413      	add	r3, r2
 8004d8c:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d92:	2200      	movs	r2, #0
 8004d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d96:	637a      	str	r2, [r7, #52]	@ 0x34
 8004d98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004d9c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004da0:	f7fb ffe2 	bl	8000d68 <__aeabi_uldivmod>
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4613      	mov	r3, r2
 8004daa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004dae:	e05b      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004db0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	099b      	lsrs	r3, r3, #6
 8004db6:	2200      	movs	r2, #0
 8004db8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dc2:	623b      	str	r3, [r7, #32]
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004dcc:	4642      	mov	r2, r8
 8004dce:	464b      	mov	r3, r9
 8004dd0:	f04f 0000 	mov.w	r0, #0
 8004dd4:	f04f 0100 	mov.w	r1, #0
 8004dd8:	0159      	lsls	r1, r3, #5
 8004dda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dde:	0150      	lsls	r0, r2, #5
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4641      	mov	r1, r8
 8004de6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004dea:	4649      	mov	r1, r9
 8004dec:	eb63 0b01 	sbc.w	fp, r3, r1
 8004df0:	f04f 0200 	mov.w	r2, #0
 8004df4:	f04f 0300 	mov.w	r3, #0
 8004df8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004dfc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e04:	ebb2 040a 	subs.w	r4, r2, sl
 8004e08:	eb63 050b 	sbc.w	r5, r3, fp
 8004e0c:	f04f 0200 	mov.w	r2, #0
 8004e10:	f04f 0300 	mov.w	r3, #0
 8004e14:	00eb      	lsls	r3, r5, #3
 8004e16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e1a:	00e2      	lsls	r2, r4, #3
 8004e1c:	4614      	mov	r4, r2
 8004e1e:	461d      	mov	r5, r3
 8004e20:	4643      	mov	r3, r8
 8004e22:	18e3      	adds	r3, r4, r3
 8004e24:	603b      	str	r3, [r7, #0]
 8004e26:	464b      	mov	r3, r9
 8004e28:	eb45 0303 	adc.w	r3, r5, r3
 8004e2c:	607b      	str	r3, [r7, #4]
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	f04f 0300 	mov.w	r3, #0
 8004e36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	028b      	lsls	r3, r1, #10
 8004e3e:	4621      	mov	r1, r4
 8004e40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e44:	4621      	mov	r1, r4
 8004e46:	028a      	lsls	r2, r1, #10
 8004e48:	4610      	mov	r0, r2
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e50:	2200      	movs	r2, #0
 8004e52:	61bb      	str	r3, [r7, #24]
 8004e54:	61fa      	str	r2, [r7, #28]
 8004e56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e5a:	f7fb ff85 	bl	8000d68 <__aeabi_uldivmod>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	460b      	mov	r3, r1
 8004e62:	4613      	mov	r3, r2
 8004e64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004e68:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	0f1b      	lsrs	r3, r3, #28
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8004e76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004e86:	e003      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e88:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8004e8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004e8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3798      	adds	r7, #152	@ 0x98
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e9e:	bf00      	nop
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	00f42400 	.word	0x00f42400
 8004ea8:	017d7840 	.word	0x017d7840

08004eac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e28d      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 8083 	beq.w	8004fd2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ecc:	4b94      	ldr	r3, [pc, #592]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f003 030c 	and.w	r3, r3, #12
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d019      	beq.n	8004f0c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004ed8:	4b91      	ldr	r3, [pc, #580]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f003 030c 	and.w	r3, r3, #12
        || \
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d106      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004ee4:	4b8e      	ldr	r3, [pc, #568]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ef0:	d00c      	beq.n	8004f0c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ef2:	4b8b      	ldr	r3, [pc, #556]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d112      	bne.n	8004f24 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004efe:	4b88      	ldr	r3, [pc, #544]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f0a:	d10b      	bne.n	8004f24 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	4b84      	ldr	r3, [pc, #528]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d05b      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x124>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d157      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e25a      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f2c:	d106      	bne.n	8004f3c <HAL_RCC_OscConfig+0x90>
 8004f2e:	4b7c      	ldr	r3, [pc, #496]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a7b      	ldr	r2, [pc, #492]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	e01d      	b.n	8004f78 <HAL_RCC_OscConfig+0xcc>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f44:	d10c      	bne.n	8004f60 <HAL_RCC_OscConfig+0xb4>
 8004f46:	4b76      	ldr	r3, [pc, #472]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a75      	ldr	r2, [pc, #468]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f50:	6013      	str	r3, [r2, #0]
 8004f52:	4b73      	ldr	r3, [pc, #460]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a72      	ldr	r2, [pc, #456]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	e00b      	b.n	8004f78 <HAL_RCC_OscConfig+0xcc>
 8004f60:	4b6f      	ldr	r3, [pc, #444]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a6e      	ldr	r2, [pc, #440]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f6a:	6013      	str	r3, [r2, #0]
 8004f6c:	4b6c      	ldr	r3, [pc, #432]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a6b      	ldr	r2, [pc, #428]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d013      	beq.n	8004fa8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f80:	f7fe fe40 	bl	8003c04 <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f88:	f7fe fe3c 	bl	8003c04 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b64      	cmp	r3, #100	@ 0x64
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e21f      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f9a:	4b61      	ldr	r3, [pc, #388]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d0f0      	beq.n	8004f88 <HAL_RCC_OscConfig+0xdc>
 8004fa6:	e014      	b.n	8004fd2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa8:	f7fe fe2c 	bl	8003c04 <HAL_GetTick>
 8004fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fae:	e008      	b.n	8004fc2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fb0:	f7fe fe28 	bl	8003c04 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	2b64      	cmp	r3, #100	@ 0x64
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e20b      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fc2:	4b57      	ldr	r3, [pc, #348]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1f0      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x104>
 8004fce:	e000      	b.n	8004fd2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d06f      	beq.n	80050be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004fde:	4b50      	ldr	r3, [pc, #320]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 030c 	and.w	r3, r3, #12
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d017      	beq.n	800501a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004fea:	4b4d      	ldr	r3, [pc, #308]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 030c 	and.w	r3, r3, #12
        || \
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	d105      	bne.n	8005002 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00b      	beq.n	800501a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005002:	4b47      	ldr	r3, [pc, #284]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800500a:	2b0c      	cmp	r3, #12
 800500c:	d11c      	bne.n	8005048 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800500e:	4b44      	ldr	r3, [pc, #272]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d116      	bne.n	8005048 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800501a:	4b41      	ldr	r3, [pc, #260]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_RCC_OscConfig+0x186>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d001      	beq.n	8005032 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e1d3      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005032:	4b3b      	ldr	r3, [pc, #236]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	4937      	ldr	r1, [pc, #220]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8005042:	4313      	orrs	r3, r2
 8005044:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005046:	e03a      	b.n	80050be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d020      	beq.n	8005092 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005050:	4b34      	ldr	r3, [pc, #208]	@ (8005124 <HAL_RCC_OscConfig+0x278>)
 8005052:	2201      	movs	r2, #1
 8005054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005056:	f7fe fdd5 	bl	8003c04 <HAL_GetTick>
 800505a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800505c:	e008      	b.n	8005070 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800505e:	f7fe fdd1 	bl	8003c04 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e1b4      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005070:	4b2b      	ldr	r3, [pc, #172]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d0f0      	beq.n	800505e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507c:	4b28      	ldr	r3, [pc, #160]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	00db      	lsls	r3, r3, #3
 800508a:	4925      	ldr	r1, [pc, #148]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]
 8005090:	e015      	b.n	80050be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005092:	4b24      	ldr	r3, [pc, #144]	@ (8005124 <HAL_RCC_OscConfig+0x278>)
 8005094:	2200      	movs	r2, #0
 8005096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005098:	f7fe fdb4 	bl	8003c04 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a0:	f7fe fdb0 	bl	8003c04 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e193      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1f0      	bne.n	80050a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d036      	beq.n	8005138 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d016      	beq.n	8005100 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050d2:	4b15      	ldr	r3, [pc, #84]	@ (8005128 <HAL_RCC_OscConfig+0x27c>)
 80050d4:	2201      	movs	r2, #1
 80050d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050d8:	f7fe fd94 	bl	8003c04 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e0:	f7fe fd90 	bl	8003c04 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e173      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005120 <HAL_RCC_OscConfig+0x274>)
 80050f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d0f0      	beq.n	80050e0 <HAL_RCC_OscConfig+0x234>
 80050fe:	e01b      	b.n	8005138 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005100:	4b09      	ldr	r3, [pc, #36]	@ (8005128 <HAL_RCC_OscConfig+0x27c>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005106:	f7fe fd7d 	bl	8003c04 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800510c:	e00e      	b.n	800512c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800510e:	f7fe fd79 	bl	8003c04 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d907      	bls.n	800512c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e15c      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
 8005120:	40023800 	.word	0x40023800
 8005124:	42470000 	.word	0x42470000
 8005128:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512c:	4b8a      	ldr	r3, [pc, #552]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 800512e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1ea      	bne.n	800510e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 8097 	beq.w	8005274 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005146:	2300      	movs	r3, #0
 8005148:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800514a:	4b83      	ldr	r3, [pc, #524]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 800514c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10f      	bne.n	8005176 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	2300      	movs	r3, #0
 8005158:	60bb      	str	r3, [r7, #8]
 800515a:	4b7f      	ldr	r3, [pc, #508]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 800515c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515e:	4a7e      	ldr	r2, [pc, #504]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 8005160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005164:	6413      	str	r3, [r2, #64]	@ 0x40
 8005166:	4b7c      	ldr	r3, [pc, #496]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 8005168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800516e:	60bb      	str	r3, [r7, #8]
 8005170:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005172:	2301      	movs	r3, #1
 8005174:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005176:	4b79      	ldr	r3, [pc, #484]	@ (800535c <HAL_RCC_OscConfig+0x4b0>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517e:	2b00      	cmp	r3, #0
 8005180:	d118      	bne.n	80051b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005182:	4b76      	ldr	r3, [pc, #472]	@ (800535c <HAL_RCC_OscConfig+0x4b0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a75      	ldr	r2, [pc, #468]	@ (800535c <HAL_RCC_OscConfig+0x4b0>)
 8005188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800518c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800518e:	f7fe fd39 	bl	8003c04 <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005196:	f7fe fd35 	bl	8003c04 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e118      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a8:	4b6c      	ldr	r3, [pc, #432]	@ (800535c <HAL_RCC_OscConfig+0x4b0>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f0      	beq.n	8005196 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d106      	bne.n	80051ca <HAL_RCC_OscConfig+0x31e>
 80051bc:	4b66      	ldr	r3, [pc, #408]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051c0:	4a65      	ldr	r2, [pc, #404]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051c2:	f043 0301 	orr.w	r3, r3, #1
 80051c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051c8:	e01c      	b.n	8005204 <HAL_RCC_OscConfig+0x358>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b05      	cmp	r3, #5
 80051d0:	d10c      	bne.n	80051ec <HAL_RCC_OscConfig+0x340>
 80051d2:	4b61      	ldr	r3, [pc, #388]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d6:	4a60      	ldr	r2, [pc, #384]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051d8:	f043 0304 	orr.w	r3, r3, #4
 80051dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80051de:	4b5e      	ldr	r3, [pc, #376]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e2:	4a5d      	ldr	r2, [pc, #372]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051e4:	f043 0301 	orr.w	r3, r3, #1
 80051e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80051ea:	e00b      	b.n	8005204 <HAL_RCC_OscConfig+0x358>
 80051ec:	4b5a      	ldr	r3, [pc, #360]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f0:	4a59      	ldr	r2, [pc, #356]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051f2:	f023 0301 	bic.w	r3, r3, #1
 80051f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051f8:	4b57      	ldr	r3, [pc, #348]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fc:	4a56      	ldr	r2, [pc, #344]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80051fe:	f023 0304 	bic.w	r3, r3, #4
 8005202:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d015      	beq.n	8005238 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800520c:	f7fe fcfa 	bl	8003c04 <HAL_GetTick>
 8005210:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005212:	e00a      	b.n	800522a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005214:	f7fe fcf6 	bl	8003c04 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005222:	4293      	cmp	r3, r2
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e0d7      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800522a:	4b4b      	ldr	r3, [pc, #300]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 800522c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0ee      	beq.n	8005214 <HAL_RCC_OscConfig+0x368>
 8005236:	e014      	b.n	8005262 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005238:	f7fe fce4 	bl	8003c04 <HAL_GetTick>
 800523c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800523e:	e00a      	b.n	8005256 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005240:	f7fe fce0 	bl	8003c04 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800524e:	4293      	cmp	r3, r2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e0c1      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005256:	4b40      	ldr	r3, [pc, #256]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 8005258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1ee      	bne.n	8005240 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005262:	7dfb      	ldrb	r3, [r7, #23]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d105      	bne.n	8005274 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005268:	4b3b      	ldr	r3, [pc, #236]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 800526a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526c:	4a3a      	ldr	r2, [pc, #232]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 800526e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005272:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 80ad 	beq.w	80053d8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800527e:	4b36      	ldr	r3, [pc, #216]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 030c 	and.w	r3, r3, #12
 8005286:	2b08      	cmp	r3, #8
 8005288:	d060      	beq.n	800534c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	2b02      	cmp	r3, #2
 8005290:	d145      	bne.n	800531e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005292:	4b33      	ldr	r3, [pc, #204]	@ (8005360 <HAL_RCC_OscConfig+0x4b4>)
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005298:	f7fe fcb4 	bl	8003c04 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a0:	f7fe fcb0 	bl	8003c04 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e093      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052b2:	4b29      	ldr	r3, [pc, #164]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69da      	ldr	r2, [r3, #28]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	431a      	orrs	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052cc:	019b      	lsls	r3, r3, #6
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d4:	085b      	lsrs	r3, r3, #1
 80052d6:	3b01      	subs	r3, #1
 80052d8:	041b      	lsls	r3, r3, #16
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e0:	061b      	lsls	r3, r3, #24
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e8:	071b      	lsls	r3, r3, #28
 80052ea:	491b      	ldr	r1, [pc, #108]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005360 <HAL_RCC_OscConfig+0x4b4>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f6:	f7fe fc85 	bl	8003c04 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fe:	f7fe fc81 	bl	8003c04 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e064      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005310:	4b11      	ldr	r3, [pc, #68]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x452>
 800531c:	e05c      	b.n	80053d8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800531e:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <HAL_RCC_OscConfig+0x4b4>)
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005324:	f7fe fc6e 	bl	8003c04 <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532c:	f7fe fc6a 	bl	8003c04 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e04d      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800533e:	4b06      	ldr	r3, [pc, #24]	@ (8005358 <HAL_RCC_OscConfig+0x4ac>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0x480>
 800534a:	e045      	b.n	80053d8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d107      	bne.n	8005364 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e040      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
 8005358:	40023800 	.word	0x40023800
 800535c:	40007000 	.word	0x40007000
 8005360:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005364:	4b1f      	ldr	r3, [pc, #124]	@ (80053e4 <HAL_RCC_OscConfig+0x538>)
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d030      	beq.n	80053d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800537c:	429a      	cmp	r2, r3
 800537e:	d129      	bne.n	80053d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800538a:	429a      	cmp	r2, r3
 800538c:	d122      	bne.n	80053d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005394:	4013      	ands	r3, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800539a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800539c:	4293      	cmp	r3, r2
 800539e:	d119      	bne.n	80053d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053aa:	085b      	lsrs	r3, r3, #1
 80053ac:	3b01      	subs	r3, #1
 80053ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d10f      	bne.n	80053d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d107      	bne.n	80053d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d001      	beq.n	80053d8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e000      	b.n	80053da <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	40023800 	.word	0x40023800

080053e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e07b      	b.n	80054f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d108      	bne.n	8005414 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800540a:	d009      	beq.n	8005420 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	61da      	str	r2, [r3, #28]
 8005412:	e005      	b.n	8005420 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fd ff5a 	bl	80032f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005456:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005468:	431a      	orrs	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005472:	431a      	orrs	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f003 0302 	and.w	r3, r3, #2
 800547c:	431a      	orrs	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	431a      	orrs	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	69db      	ldr	r3, [r3, #28]
 8005496:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800549a:	431a      	orrs	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a4:	ea42 0103 	orr.w	r1, r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	0c1b      	lsrs	r3, r3, #16
 80054be:	f003 0104 	and.w	r1, r3, #4
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c6:	f003 0210 	and.w	r2, r3, #16
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	69da      	ldr	r2, [r3, #28]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b088      	sub	sp, #32
 80054fe:	af00      	add	r7, sp, #0
 8005500:	60f8      	str	r0, [r7, #12]
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	603b      	str	r3, [r7, #0]
 8005506:	4613      	mov	r3, r2
 8005508:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800550a:	f7fe fb7b 	bl	8003c04 <HAL_GetTick>
 800550e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800551a:	b2db      	uxtb	r3, r3
 800551c:	2b01      	cmp	r3, #1
 800551e:	d001      	beq.n	8005524 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005520:	2302      	movs	r3, #2
 8005522:	e12a      	b.n	800577a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_SPI_Transmit+0x36>
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e122      	b.n	800577a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800553a:	2b01      	cmp	r3, #1
 800553c:	d101      	bne.n	8005542 <HAL_SPI_Transmit+0x48>
 800553e:	2302      	movs	r3, #2
 8005540:	e11b      	b.n	800577a <HAL_SPI_Transmit+0x280>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2203      	movs	r2, #3
 800554e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	68ba      	ldr	r2, [r7, #8]
 800555c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	88fa      	ldrh	r2, [r7, #6]
 8005562:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	88fa      	ldrh	r2, [r7, #6]
 8005568:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005590:	d10f      	bne.n	80055b2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055bc:	2b40      	cmp	r3, #64	@ 0x40
 80055be:	d007      	beq.n	80055d0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055d8:	d152      	bne.n	8005680 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <HAL_SPI_Transmit+0xee>
 80055e2:	8b7b      	ldrh	r3, [r7, #26]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d145      	bne.n	8005674 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ec:	881a      	ldrh	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f8:	1c9a      	adds	r2, r3, #2
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b01      	subs	r3, #1
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800560c:	e032      	b.n	8005674 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b02      	cmp	r3, #2
 800561a:	d112      	bne.n	8005642 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005620:	881a      	ldrh	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562c:	1c9a      	adds	r2, r3, #2
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005636:	b29b      	uxth	r3, r3
 8005638:	3b01      	subs	r3, #1
 800563a:	b29a      	uxth	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005640:	e018      	b.n	8005674 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005642:	f7fe fadf 	bl	8003c04 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	429a      	cmp	r2, r3
 8005650:	d803      	bhi.n	800565a <HAL_SPI_Transmit+0x160>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005658:	d102      	bne.n	8005660 <HAL_SPI_Transmit+0x166>
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d109      	bne.n	8005674 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e082      	b.n	800577a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1c7      	bne.n	800560e <HAL_SPI_Transmit+0x114>
 800567e:	e053      	b.n	8005728 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d002      	beq.n	800568e <HAL_SPI_Transmit+0x194>
 8005688:	8b7b      	ldrh	r3, [r7, #26]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d147      	bne.n	800571e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	330c      	adds	r3, #12
 8005698:	7812      	ldrb	r2, [r2, #0]
 800569a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a0:	1c5a      	adds	r2, r3, #1
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80056b4:	e033      	b.n	800571e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d113      	bne.n	80056ec <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	330c      	adds	r3, #12
 80056ce:	7812      	ldrb	r2, [r2, #0]
 80056d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d6:	1c5a      	adds	r2, r3, #1
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80056ea:	e018      	b.n	800571e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ec:	f7fe fa8a 	bl	8003c04 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d803      	bhi.n	8005704 <HAL_SPI_Transmit+0x20a>
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005702:	d102      	bne.n	800570a <HAL_SPI_Transmit+0x210>
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d109      	bne.n	800571e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e02d      	b.n	800577a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005722:	b29b      	uxth	r3, r3
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1c6      	bne.n	80056b6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005728:	69fa      	ldr	r2, [r7, #28]
 800572a:	6839      	ldr	r1, [r7, #0]
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f000 fba1 	bl	8005e74 <SPI_EndRxTxTransaction>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d002      	beq.n	800573e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2220      	movs	r2, #32
 800573c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10a      	bne.n	800575c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005746:	2300      	movs	r3, #0
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e000      	b.n	800577a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005778:	2300      	movs	r3, #0
  }
}
 800577a:	4618      	mov	r0, r3
 800577c:	3720      	adds	r7, #32
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b08a      	sub	sp, #40	@ 0x28
 8005786:	af00      	add	r7, sp, #0
 8005788:	60f8      	str	r0, [r7, #12]
 800578a:	60b9      	str	r1, [r7, #8]
 800578c:	607a      	str	r2, [r7, #4]
 800578e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005790:	2301      	movs	r3, #1
 8005792:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005794:	f7fe fa36 	bl	8003c04 <HAL_GetTick>
 8005798:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80057a8:	887b      	ldrh	r3, [r7, #2]
 80057aa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057ac:	7ffb      	ldrb	r3, [r7, #31]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d00c      	beq.n	80057cc <HAL_SPI_TransmitReceive+0x4a>
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057b8:	d106      	bne.n	80057c8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d102      	bne.n	80057c8 <HAL_SPI_TransmitReceive+0x46>
 80057c2:	7ffb      	ldrb	r3, [r7, #31]
 80057c4:	2b04      	cmp	r3, #4
 80057c6:	d001      	beq.n	80057cc <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80057c8:	2302      	movs	r3, #2
 80057ca:	e17f      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d005      	beq.n	80057de <HAL_SPI_TransmitReceive+0x5c>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d002      	beq.n	80057de <HAL_SPI_TransmitReceive+0x5c>
 80057d8:	887b      	ldrh	r3, [r7, #2]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e174      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d101      	bne.n	80057f0 <HAL_SPI_TransmitReceive+0x6e>
 80057ec:	2302      	movs	r3, #2
 80057ee:	e16d      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	2b04      	cmp	r3, #4
 8005802:	d003      	beq.n	800580c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2205      	movs	r2, #5
 8005808:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	887a      	ldrh	r2, [r7, #2]
 800581c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	887a      	ldrh	r2, [r7, #2]
 8005822:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	887a      	ldrh	r2, [r7, #2]
 800582e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	887a      	ldrh	r2, [r7, #2]
 8005834:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800584c:	2b40      	cmp	r3, #64	@ 0x40
 800584e:	d007      	beq.n	8005860 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800585e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005868:	d17e      	bne.n	8005968 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <HAL_SPI_TransmitReceive+0xf6>
 8005872:	8afb      	ldrh	r3, [r7, #22]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d16c      	bne.n	8005952 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587c:	881a      	ldrh	r2, [r3, #0]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005888:	1c9a      	adds	r2, r3, #2
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005892:	b29b      	uxth	r3, r3
 8005894:	3b01      	subs	r3, #1
 8005896:	b29a      	uxth	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800589c:	e059      	b.n	8005952 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d11b      	bne.n	80058e4 <HAL_SPI_TransmitReceive+0x162>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d016      	beq.n	80058e4 <HAL_SPI_TransmitReceive+0x162>
 80058b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d113      	bne.n	80058e4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c0:	881a      	ldrh	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058cc:	1c9a      	adds	r2, r3, #2
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	3b01      	subs	r3, #1
 80058da:	b29a      	uxth	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d119      	bne.n	8005926 <HAL_SPI_TransmitReceive+0x1a4>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d014      	beq.n	8005926 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68da      	ldr	r2, [r3, #12]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005906:	b292      	uxth	r2, r2
 8005908:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800590e:	1c9a      	adds	r2, r3, #2
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005918:	b29b      	uxth	r3, r3
 800591a:	3b01      	subs	r3, #1
 800591c:	b29a      	uxth	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005922:	2301      	movs	r3, #1
 8005924:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005926:	f7fe f96d 	bl	8003c04 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005932:	429a      	cmp	r2, r3
 8005934:	d80d      	bhi.n	8005952 <HAL_SPI_TransmitReceive+0x1d0>
 8005936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800593c:	d009      	beq.n	8005952 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e0bc      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005956:	b29b      	uxth	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1a0      	bne.n	800589e <HAL_SPI_TransmitReceive+0x11c>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005960:	b29b      	uxth	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d19b      	bne.n	800589e <HAL_SPI_TransmitReceive+0x11c>
 8005966:	e082      	b.n	8005a6e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d002      	beq.n	8005976 <HAL_SPI_TransmitReceive+0x1f4>
 8005970:	8afb      	ldrh	r3, [r7, #22]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d171      	bne.n	8005a5a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	330c      	adds	r3, #12
 8005980:	7812      	ldrb	r2, [r2, #0]
 8005982:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005988:	1c5a      	adds	r2, r3, #1
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005992:	b29b      	uxth	r3, r3
 8005994:	3b01      	subs	r3, #1
 8005996:	b29a      	uxth	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800599c:	e05d      	b.n	8005a5a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d11c      	bne.n	80059e6 <HAL_SPI_TransmitReceive+0x264>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d017      	beq.n	80059e6 <HAL_SPI_TransmitReceive+0x264>
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d114      	bne.n	80059e6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	330c      	adds	r3, #12
 80059c6:	7812      	ldrb	r2, [r2, #0]
 80059c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059d8:	b29b      	uxth	r3, r3
 80059da:	3b01      	subs	r3, #1
 80059dc:	b29a      	uxth	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d119      	bne.n	8005a28 <HAL_SPI_TransmitReceive+0x2a6>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d014      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a24:	2301      	movs	r3, #1
 8005a26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a28:	f7fe f8ec 	bl	8003c04 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6a3b      	ldr	r3, [r7, #32]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d803      	bhi.n	8005a40 <HAL_SPI_TransmitReceive+0x2be>
 8005a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a3e:	d102      	bne.n	8005a46 <HAL_SPI_TransmitReceive+0x2c4>
 8005a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d109      	bne.n	8005a5a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e038      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d19c      	bne.n	800599e <HAL_SPI_TransmitReceive+0x21c>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d197      	bne.n	800599e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a6e:	6a3a      	ldr	r2, [r7, #32]
 8005a70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 f9fe 	bl	8005e74 <SPI_EndRxTxTransaction>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d008      	beq.n	8005a90 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2220      	movs	r2, #32
 8005a82:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e01d      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10a      	bne.n	8005aae <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a98:	2300      	movs	r3, #0
 8005a9a:	613b      	str	r3, [r7, #16]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	613b      	str	r3, [r7, #16]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	613b      	str	r3, [r7, #16]
 8005aac:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d001      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e000      	b.n	8005acc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005aca:	2300      	movs	r3, #0
  }
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3728      	adds	r7, #40	@ 0x28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d001      	beq.n	8005af2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005aee:	2302      	movs	r3, #2
 8005af0:	e097      	b.n	8005c22 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <HAL_SPI_Transmit_DMA+0x2a>
 8005af8:	88fb      	ldrh	r3, [r7, #6]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e08f      	b.n	8005c22 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d101      	bne.n	8005b10 <HAL_SPI_Transmit_DMA+0x3c>
 8005b0c:	2302      	movs	r3, #2
 8005b0e:	e088      	b.n	8005c22 <HAL_SPI_Transmit_DMA+0x14e>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2203      	movs	r2, #3
 8005b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	88fa      	ldrh	r2, [r7, #6]
 8005b36:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b5e:	d10f      	bne.n	8005b80 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b6e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b7e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b84:	4a29      	ldr	r2, [pc, #164]	@ (8005c2c <HAL_SPI_Transmit_DMA+0x158>)
 8005b86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b8c:	4a28      	ldr	r2, [pc, #160]	@ (8005c30 <HAL_SPI_Transmit_DMA+0x15c>)
 8005b8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b94:	4a27      	ldr	r2, [pc, #156]	@ (8005c34 <HAL_SPI_Transmit_DMA+0x160>)
 8005b96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba8:	4619      	mov	r1, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	330c      	adds	r3, #12
 8005bb0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bb6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005bb8:	f7fe fa14 	bl	8003fe4 <HAL_DMA_Start_IT>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00b      	beq.n	8005bda <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc6:	f043 0210 	orr.w	r2, r3, #16
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e023      	b.n	8005c22 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be4:	2b40      	cmp	r3, #64	@ 0x40
 8005be6:	d007      	beq.n	8005bf8 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bf6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0220 	orr.w	r2, r2, #32
 8005c0e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f042 0202 	orr.w	r2, r2, #2
 8005c1e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	08005d09 	.word	0x08005d09
 8005c30:	08005c61 	.word	0x08005c61
 8005c34:	08005d25 	.word	0x08005d25

08005c38 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c6e:	f7fd ffc9 	bl	8003c04 <HAL_GetTick>
 8005c72:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c82:	d03b      	beq.n	8005cfc <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0220 	bic.w	r2, r2, #32
 8005c92:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0202 	bic.w	r2, r2, #2
 8005ca2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	2164      	movs	r1, #100	@ 0x64
 8005ca8:	6978      	ldr	r0, [r7, #20]
 8005caa:	f000 f8e3 	bl	8005e74 <SPI_EndRxTxTransaction>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d005      	beq.n	8005cc0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb8:	f043 0220 	orr.w	r2, r3, #32
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d10a      	bne.n	8005cde <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cc8:	2300      	movs	r3, #0
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	60fb      	str	r3, [r7, #12]
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	60fb      	str	r3, [r7, #12]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005cf4:	6978      	ldr	r0, [r7, #20]
 8005cf6:	f7ff ffa9 	bl	8005c4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005cfa:	e002      	b.n	8005d02 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005cfc:	6978      	ldr	r0, [r7, #20]
 8005cfe:	f7fb fac1 	bl	8001284 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d02:	3718      	adds	r7, #24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d14:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff ff8e 	bl	8005c38 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d1c:	bf00      	nop
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	685a      	ldr	r2, [r3, #4]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 0203 	bic.w	r2, r2, #3
 8005d40:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d46:	f043 0210 	orr.w	r2, r3, #16
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f7ff ff78 	bl	8005c4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d5c:	bf00      	nop
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b088      	sub	sp, #32
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	603b      	str	r3, [r7, #0]
 8005d70:	4613      	mov	r3, r2
 8005d72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d74:	f7fd ff46 	bl	8003c04 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d7c:	1a9b      	subs	r3, r3, r2
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	4413      	add	r3, r2
 8005d82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d84:	f7fd ff3e 	bl	8003c04 <HAL_GetTick>
 8005d88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d8a:	4b39      	ldr	r3, [pc, #228]	@ (8005e70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	015b      	lsls	r3, r3, #5
 8005d90:	0d1b      	lsrs	r3, r3, #20
 8005d92:	69fa      	ldr	r2, [r7, #28]
 8005d94:	fb02 f303 	mul.w	r3, r2, r3
 8005d98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d9a:	e054      	b.n	8005e46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005da2:	d050      	beq.n	8005e46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005da4:	f7fd ff2e 	bl	8003c04 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	69fa      	ldr	r2, [r7, #28]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d902      	bls.n	8005dba <SPI_WaitFlagStateUntilTimeout+0x56>
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d13d      	bne.n	8005e36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005dc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dd2:	d111      	bne.n	8005df8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ddc:	d004      	beq.n	8005de8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005de6:	d107      	bne.n	8005df8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005df6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e00:	d10f      	bne.n	8005e22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e10:	601a      	str	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e017      	b.n	8005e66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	3b01      	subs	r3, #1
 8005e44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	4013      	ands	r3, r2
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	bf0c      	ite	eq
 8005e56:	2301      	moveq	r3, #1
 8005e58:	2300      	movne	r3, #0
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	79fb      	ldrb	r3, [r7, #7]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d19b      	bne.n	8005d9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3720      	adds	r7, #32
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	2000000c 	.word	0x2000000c

08005e74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2201      	movs	r2, #1
 8005e88:	2102      	movs	r1, #2
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	f7ff ff6a 	bl	8005d64 <SPI_WaitFlagStateUntilTimeout>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d007      	beq.n	8005ea6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e9a:	f043 0220 	orr.w	r2, r3, #32
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e032      	b.n	8005f0c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8005f14 <SPI_EndRxTxTransaction+0xa0>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8005f18 <SPI_EndRxTxTransaction+0xa4>)
 8005eac:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb0:	0d5b      	lsrs	r3, r3, #21
 8005eb2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005eb6:	fb02 f303 	mul.w	r3, r2, r3
 8005eba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ec4:	d112      	bne.n	8005eec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	9300      	str	r3, [sp, #0]
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	2180      	movs	r1, #128	@ 0x80
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f7ff ff47 	bl	8005d64 <SPI_WaitFlagStateUntilTimeout>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d016      	beq.n	8005f0a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee0:	f043 0220 	orr.w	r2, r3, #32
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	e00f      	b.n	8005f0c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00a      	beq.n	8005f08 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f02:	2b80      	cmp	r3, #128	@ 0x80
 8005f04:	d0f2      	beq.n	8005eec <SPI_EndRxTxTransaction+0x78>
 8005f06:	e000      	b.n	8005f0a <SPI_EndRxTxTransaction+0x96>
        break;
 8005f08:	bf00      	nop
  }

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3718      	adds	r7, #24
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	2000000c 	.word	0x2000000c
 8005f18:	165e9f81 	.word	0x165e9f81

08005f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e041      	b.n	8005fb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d106      	bne.n	8005f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7fd fd02 	bl	800394c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	3304      	adds	r3, #4
 8005f58:	4619      	mov	r1, r3
 8005f5a:	4610      	mov	r0, r2
 8005f5c:	f000 fb14 	bl	8006588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
	...

08005fbc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d001      	beq.n	8005fd4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e046      	b.n	8006062 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a23      	ldr	r2, [pc, #140]	@ (8006070 <HAL_TIM_Base_Start+0xb4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d022      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fee:	d01d      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8006074 <HAL_TIM_Base_Start+0xb8>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d018      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8006078 <HAL_TIM_Base_Start+0xbc>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d013      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1c      	ldr	r2, [pc, #112]	@ (800607c <HAL_TIM_Base_Start+0xc0>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d00e      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1b      	ldr	r2, [pc, #108]	@ (8006080 <HAL_TIM_Base_Start+0xc4>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d009      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a19      	ldr	r2, [pc, #100]	@ (8006084 <HAL_TIM_Base_Start+0xc8>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d004      	beq.n	800602c <HAL_TIM_Base_Start+0x70>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a18      	ldr	r2, [pc, #96]	@ (8006088 <HAL_TIM_Base_Start+0xcc>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d111      	bne.n	8006050 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f003 0307 	and.w	r3, r3, #7
 8006036:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2b06      	cmp	r3, #6
 800603c:	d010      	beq.n	8006060 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f042 0201 	orr.w	r2, r2, #1
 800604c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604e:	e007      	b.n	8006060 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40010000 	.word	0x40010000
 8006074:	40000400 	.word	0x40000400
 8006078:	40000800 	.word	0x40000800
 800607c:	40000c00 	.word	0x40000c00
 8006080:	40010400 	.word	0x40010400
 8006084:	40014000 	.word	0x40014000
 8006088:	40001800 	.word	0x40001800

0800608c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b01      	cmp	r3, #1
 800609e:	d001      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e04e      	b.n	8006142 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68da      	ldr	r2, [r3, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f042 0201 	orr.w	r2, r2, #1
 80060ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a23      	ldr	r2, [pc, #140]	@ (8006150 <HAL_TIM_Base_Start_IT+0xc4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d022      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ce:	d01d      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a1f      	ldr	r2, [pc, #124]	@ (8006154 <HAL_TIM_Base_Start_IT+0xc8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d018      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1e      	ldr	r2, [pc, #120]	@ (8006158 <HAL_TIM_Base_Start_IT+0xcc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d013      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a1c      	ldr	r2, [pc, #112]	@ (800615c <HAL_TIM_Base_Start_IT+0xd0>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d00e      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a1b      	ldr	r2, [pc, #108]	@ (8006160 <HAL_TIM_Base_Start_IT+0xd4>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d009      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a19      	ldr	r2, [pc, #100]	@ (8006164 <HAL_TIM_Base_Start_IT+0xd8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d004      	beq.n	800610c <HAL_TIM_Base_Start_IT+0x80>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a18      	ldr	r2, [pc, #96]	@ (8006168 <HAL_TIM_Base_Start_IT+0xdc>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d111      	bne.n	8006130 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 0307 	and.w	r3, r3, #7
 8006116:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b06      	cmp	r3, #6
 800611c:	d010      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f042 0201 	orr.w	r2, r2, #1
 800612c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800612e:	e007      	b.n	8006140 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0201 	orr.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3714      	adds	r7, #20
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40010000 	.word	0x40010000
 8006154:	40000400 	.word	0x40000400
 8006158:	40000800 	.word	0x40000800
 800615c:	40000c00 	.word	0x40000c00
 8006160:	40010400 	.word	0x40010400
 8006164:	40014000 	.word	0x40014000
 8006168:	40001800 	.word	0x40001800

0800616c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68da      	ldr	r2, [r3, #12]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 0201 	bic.w	r2, r2, #1
 8006182:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	6a1a      	ldr	r2, [r3, #32]
 800618a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800618e:	4013      	ands	r3, r2
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10f      	bne.n	80061b4 <HAL_TIM_Base_Stop_IT+0x48>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6a1a      	ldr	r2, [r3, #32]
 800619a:	f240 4344 	movw	r3, #1092	@ 0x444
 800619e:	4013      	ands	r3, r2
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d107      	bne.n	80061b4 <HAL_TIM_Base_Stop_IT+0x48>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0201 	bic.w	r2, r2, #1
 80061b2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b084      	sub	sp, #16
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f003 0302 	and.w	r3, r3, #2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d020      	beq.n	800622e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d01b      	beq.n	800622e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f06f 0202 	mvn.w	r2, #2
 80061fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	f003 0303 	and.w	r3, r3, #3
 8006210:	2b00      	cmp	r3, #0
 8006212:	d003      	beq.n	800621c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f999 	bl	800654c <HAL_TIM_IC_CaptureCallback>
 800621a:	e005      	b.n	8006228 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 f98b 	bl	8006538 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 f99c 	bl	8006560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	f003 0304 	and.w	r3, r3, #4
 8006234:	2b00      	cmp	r3, #0
 8006236:	d020      	beq.n	800627a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f003 0304 	and.w	r3, r3, #4
 800623e:	2b00      	cmp	r3, #0
 8006240:	d01b      	beq.n	800627a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f06f 0204 	mvn.w	r2, #4
 800624a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	699b      	ldr	r3, [r3, #24]
 8006258:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f973 	bl	800654c <HAL_TIM_IC_CaptureCallback>
 8006266:	e005      	b.n	8006274 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f000 f965 	bl	8006538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f976 	bl	8006560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f003 0308 	and.w	r3, r3, #8
 8006280:	2b00      	cmp	r3, #0
 8006282:	d020      	beq.n	80062c6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f003 0308 	and.w	r3, r3, #8
 800628a:	2b00      	cmp	r3, #0
 800628c:	d01b      	beq.n	80062c6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f06f 0208 	mvn.w	r2, #8
 8006296:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2204      	movs	r2, #4
 800629c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	69db      	ldr	r3, [r3, #28]
 80062a4:	f003 0303 	and.w	r3, r3, #3
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d003      	beq.n	80062b4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f94d 	bl	800654c <HAL_TIM_IC_CaptureCallback>
 80062b2:	e005      	b.n	80062c0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f93f 	bl	8006538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f950 	bl	8006560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f003 0310 	and.w	r3, r3, #16
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d020      	beq.n	8006312 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f003 0310 	and.w	r3, r3, #16
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d01b      	beq.n	8006312 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f06f 0210 	mvn.w	r2, #16
 80062e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2208      	movs	r2, #8
 80062e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f927 	bl	800654c <HAL_TIM_IC_CaptureCallback>
 80062fe:	e005      	b.n	800630c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 f919 	bl	8006538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f92a 	bl	8006560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	f003 0301 	and.w	r3, r3, #1
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00c      	beq.n	8006336 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b00      	cmp	r3, #0
 8006324:	d007      	beq.n	8006336 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f06f 0201 	mvn.w	r2, #1
 800632e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7fc fca9 	bl	8002c88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00c      	beq.n	800635a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 fae3 	bl	8006920 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00c      	beq.n	800637e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d007      	beq.n	800637e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 f8fb 	bl	8006574 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	f003 0320 	and.w	r3, r3, #32
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00c      	beq.n	80063a2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f003 0320 	and.w	r3, r3, #32
 800638e:	2b00      	cmp	r3, #0
 8006390:	d007      	beq.n	80063a2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f06f 0220 	mvn.w	r2, #32
 800639a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 fab5 	bl	800690c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063a2:	bf00      	nop
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b084      	sub	sp, #16
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
 80063b2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063b4:	2300      	movs	r3, #0
 80063b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d101      	bne.n	80063c6 <HAL_TIM_ConfigClockSource+0x1c>
 80063c2:	2302      	movs	r3, #2
 80063c4:	e0b4      	b.n	8006530 <HAL_TIM_ConfigClockSource+0x186>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2202      	movs	r2, #2
 80063d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063e4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063ec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063fe:	d03e      	beq.n	800647e <HAL_TIM_ConfigClockSource+0xd4>
 8006400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006404:	f200 8087 	bhi.w	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 8006408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800640c:	f000 8086 	beq.w	800651c <HAL_TIM_ConfigClockSource+0x172>
 8006410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006414:	d87f      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 8006416:	2b70      	cmp	r3, #112	@ 0x70
 8006418:	d01a      	beq.n	8006450 <HAL_TIM_ConfigClockSource+0xa6>
 800641a:	2b70      	cmp	r3, #112	@ 0x70
 800641c:	d87b      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 800641e:	2b60      	cmp	r3, #96	@ 0x60
 8006420:	d050      	beq.n	80064c4 <HAL_TIM_ConfigClockSource+0x11a>
 8006422:	2b60      	cmp	r3, #96	@ 0x60
 8006424:	d877      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 8006426:	2b50      	cmp	r3, #80	@ 0x50
 8006428:	d03c      	beq.n	80064a4 <HAL_TIM_ConfigClockSource+0xfa>
 800642a:	2b50      	cmp	r3, #80	@ 0x50
 800642c:	d873      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 800642e:	2b40      	cmp	r3, #64	@ 0x40
 8006430:	d058      	beq.n	80064e4 <HAL_TIM_ConfigClockSource+0x13a>
 8006432:	2b40      	cmp	r3, #64	@ 0x40
 8006434:	d86f      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 8006436:	2b30      	cmp	r3, #48	@ 0x30
 8006438:	d064      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0x15a>
 800643a:	2b30      	cmp	r3, #48	@ 0x30
 800643c:	d86b      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 800643e:	2b20      	cmp	r3, #32
 8006440:	d060      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0x15a>
 8006442:	2b20      	cmp	r3, #32
 8006444:	d867      	bhi.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
 8006446:	2b00      	cmp	r3, #0
 8006448:	d05c      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0x15a>
 800644a:	2b10      	cmp	r3, #16
 800644c:	d05a      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0x15a>
 800644e:	e062      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006460:	f000 f9b8 	bl	80067d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006472:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68ba      	ldr	r2, [r7, #8]
 800647a:	609a      	str	r2, [r3, #8]
      break;
 800647c:	e04f      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800648e:	f000 f9a1 	bl	80067d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689a      	ldr	r2, [r3, #8]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80064a0:	609a      	str	r2, [r3, #8]
      break;
 80064a2:	e03c      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b0:	461a      	mov	r2, r3
 80064b2:	f000 f915 	bl	80066e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2150      	movs	r1, #80	@ 0x50
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 f96e 	bl	800679e <TIM_ITRx_SetConfig>
      break;
 80064c2:	e02c      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064d0:	461a      	mov	r2, r3
 80064d2:	f000 f934 	bl	800673e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2160      	movs	r1, #96	@ 0x60
 80064dc:	4618      	mov	r0, r3
 80064de:	f000 f95e 	bl	800679e <TIM_ITRx_SetConfig>
      break;
 80064e2:	e01c      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064f0:	461a      	mov	r2, r3
 80064f2:	f000 f8f5 	bl	80066e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2140      	movs	r1, #64	@ 0x40
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 f94e 	bl	800679e <TIM_ITRx_SetConfig>
      break;
 8006502:	e00c      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4619      	mov	r1, r3
 800650e:	4610      	mov	r0, r2
 8006510:	f000 f945 	bl	800679e <TIM_ITRx_SetConfig>
      break;
 8006514:	e003      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	73fb      	strb	r3, [r7, #15]
      break;
 800651a:	e000      	b.n	800651e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800651c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800652e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a46      	ldr	r2, [pc, #280]	@ (80066b4 <TIM_Base_SetConfig+0x12c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d013      	beq.n	80065c8 <TIM_Base_SetConfig+0x40>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065a6:	d00f      	beq.n	80065c8 <TIM_Base_SetConfig+0x40>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a43      	ldr	r2, [pc, #268]	@ (80066b8 <TIM_Base_SetConfig+0x130>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d00b      	beq.n	80065c8 <TIM_Base_SetConfig+0x40>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a42      	ldr	r2, [pc, #264]	@ (80066bc <TIM_Base_SetConfig+0x134>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d007      	beq.n	80065c8 <TIM_Base_SetConfig+0x40>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a41      	ldr	r2, [pc, #260]	@ (80066c0 <TIM_Base_SetConfig+0x138>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d003      	beq.n	80065c8 <TIM_Base_SetConfig+0x40>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a40      	ldr	r2, [pc, #256]	@ (80066c4 <TIM_Base_SetConfig+0x13c>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d108      	bne.n	80065da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a35      	ldr	r2, [pc, #212]	@ (80066b4 <TIM_Base_SetConfig+0x12c>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d02b      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e8:	d027      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a32      	ldr	r2, [pc, #200]	@ (80066b8 <TIM_Base_SetConfig+0x130>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d023      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a31      	ldr	r2, [pc, #196]	@ (80066bc <TIM_Base_SetConfig+0x134>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d01f      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a30      	ldr	r2, [pc, #192]	@ (80066c0 <TIM_Base_SetConfig+0x138>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d01b      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2f      	ldr	r2, [pc, #188]	@ (80066c4 <TIM_Base_SetConfig+0x13c>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d017      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a2e      	ldr	r2, [pc, #184]	@ (80066c8 <TIM_Base_SetConfig+0x140>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d013      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a2d      	ldr	r2, [pc, #180]	@ (80066cc <TIM_Base_SetConfig+0x144>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00f      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a2c      	ldr	r2, [pc, #176]	@ (80066d0 <TIM_Base_SetConfig+0x148>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00b      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a2b      	ldr	r2, [pc, #172]	@ (80066d4 <TIM_Base_SetConfig+0x14c>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d007      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a2a      	ldr	r2, [pc, #168]	@ (80066d8 <TIM_Base_SetConfig+0x150>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d003      	beq.n	800663a <TIM_Base_SetConfig+0xb2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a29      	ldr	r2, [pc, #164]	@ (80066dc <TIM_Base_SetConfig+0x154>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d108      	bne.n	800664c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	4313      	orrs	r3, r2
 800664a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	4313      	orrs	r3, r2
 8006658:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a10      	ldr	r2, [pc, #64]	@ (80066b4 <TIM_Base_SetConfig+0x12c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d003      	beq.n	8006680 <TIM_Base_SetConfig+0xf8>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a12      	ldr	r2, [pc, #72]	@ (80066c4 <TIM_Base_SetConfig+0x13c>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d103      	bne.n	8006688 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	691a      	ldr	r2, [r3, #16]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b01      	cmp	r3, #1
 8006698:	d105      	bne.n	80066a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	f023 0201 	bic.w	r2, r3, #1
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	611a      	str	r2, [r3, #16]
  }
}
 80066a6:	bf00      	nop
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	40010000 	.word	0x40010000
 80066b8:	40000400 	.word	0x40000400
 80066bc:	40000800 	.word	0x40000800
 80066c0:	40000c00 	.word	0x40000c00
 80066c4:	40010400 	.word	0x40010400
 80066c8:	40014000 	.word	0x40014000
 80066cc:	40014400 	.word	0x40014400
 80066d0:	40014800 	.word	0x40014800
 80066d4:	40001800 	.word	0x40001800
 80066d8:	40001c00 	.word	0x40001c00
 80066dc:	40002000 	.word	0x40002000

080066e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b087      	sub	sp, #28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	f023 0201 	bic.w	r2, r3, #1
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800670a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	011b      	lsls	r3, r3, #4
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	4313      	orrs	r3, r2
 8006714:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f023 030a 	bic.w	r3, r3, #10
 800671c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	4313      	orrs	r3, r2
 8006724:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	621a      	str	r2, [r3, #32]
}
 8006732:	bf00      	nop
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr

0800673e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800673e:	b480      	push	{r7}
 8006740:	b087      	sub	sp, #28
 8006742:	af00      	add	r7, sp, #0
 8006744:	60f8      	str	r0, [r7, #12]
 8006746:	60b9      	str	r1, [r7, #8]
 8006748:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a1b      	ldr	r3, [r3, #32]
 800674e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	f023 0210 	bic.w	r2, r3, #16
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006768:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	031b      	lsls	r3, r3, #12
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	4313      	orrs	r3, r2
 8006772:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800677a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	011b      	lsls	r3, r3, #4
 8006780:	697a      	ldr	r2, [r7, #20]
 8006782:	4313      	orrs	r3, r2
 8006784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	621a      	str	r2, [r3, #32]
}
 8006792:	bf00      	nop
 8006794:	371c      	adds	r7, #28
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr

0800679e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800679e:	b480      	push	{r7}
 80067a0:	b085      	sub	sp, #20
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
 80067a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	f043 0307 	orr.w	r3, r3, #7
 80067c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	609a      	str	r2, [r3, #8]
}
 80067c8:	bf00      	nop
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	021a      	lsls	r2, r3, #8
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	431a      	orrs	r2, r3
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	697a      	ldr	r2, [r7, #20]
 80067fe:	4313      	orrs	r3, r2
 8006800:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	609a      	str	r2, [r3, #8]
}
 8006808:	bf00      	nop
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006824:	2b01      	cmp	r3, #1
 8006826:	d101      	bne.n	800682c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006828:	2302      	movs	r3, #2
 800682a:	e05a      	b.n	80068e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006852:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a21      	ldr	r2, [pc, #132]	@ (80068f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d022      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006878:	d01d      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a1d      	ldr	r2, [pc, #116]	@ (80068f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d018      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a1b      	ldr	r2, [pc, #108]	@ (80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d013      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a1a      	ldr	r2, [pc, #104]	@ (80068fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d00e      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a18      	ldr	r2, [pc, #96]	@ (8006900 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d009      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a17      	ldr	r2, [pc, #92]	@ (8006904 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d004      	beq.n	80068b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a15      	ldr	r2, [pc, #84]	@ (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d10c      	bne.n	80068d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	40010000 	.word	0x40010000
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40000800 	.word	0x40000800
 80068fc:	40000c00 	.word	0x40000c00
 8006900:	40010400 	.word	0x40010400
 8006904:	40014000 	.word	0x40014000
 8006908:	40001800 	.word	0x40001800

0800690c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e042      	b.n	80069cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800694c:	b2db      	uxtb	r3, r3
 800694e:	2b00      	cmp	r3, #0
 8006950:	d106      	bne.n	8006960 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7fd f87a 	bl	8003a54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2224      	movs	r2, #36	@ 0x24
 8006964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68da      	ldr	r2, [r3, #12]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006976:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 fa09 	bl	8006d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	691a      	ldr	r2, [r3, #16]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800698c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	695a      	ldr	r2, [r3, #20]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800699c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68da      	ldr	r2, [r3, #12]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2220      	movs	r2, #32
 80069b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2220      	movs	r2, #32
 80069c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b08a      	sub	sp, #40	@ 0x28
 80069d8:	af02      	add	r7, sp, #8
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	603b      	str	r3, [r7, #0]
 80069e0:	4613      	mov	r3, r2
 80069e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80069e4:	2300      	movs	r3, #0
 80069e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	2b20      	cmp	r3, #32
 80069f2:	d175      	bne.n	8006ae0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_UART_Transmit+0x2c>
 80069fa:	88fb      	ldrh	r3, [r7, #6]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e06e      	b.n	8006ae2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2221      	movs	r2, #33	@ 0x21
 8006a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a12:	f7fd f8f7 	bl	8003c04 <HAL_GetTick>
 8006a16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	88fa      	ldrh	r2, [r7, #6]
 8006a1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	88fa      	ldrh	r2, [r7, #6]
 8006a22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a2c:	d108      	bne.n	8006a40 <HAL_UART_Transmit+0x6c>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d104      	bne.n	8006a40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	61bb      	str	r3, [r7, #24]
 8006a3e:	e003      	b.n	8006a48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a44:	2300      	movs	r3, #0
 8006a46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a48:	e02e      	b.n	8006aa8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	2200      	movs	r2, #0
 8006a52:	2180      	movs	r1, #128	@ 0x80
 8006a54:	68f8      	ldr	r0, [r7, #12]
 8006a56:	f000 f8df 	bl	8006c18 <UART_WaitOnFlagUntilTimeout>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d005      	beq.n	8006a6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e03a      	b.n	8006ae2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d10b      	bne.n	8006a8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	461a      	mov	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	3302      	adds	r3, #2
 8006a86:	61bb      	str	r3, [r7, #24]
 8006a88:	e007      	b.n	8006a9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	781a      	ldrb	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	3301      	adds	r3, #1
 8006a98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1cb      	bne.n	8006a4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	9300      	str	r3, [sp, #0]
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2140      	movs	r1, #64	@ 0x40
 8006abc:	68f8      	ldr	r0, [r7, #12]
 8006abe:	f000 f8ab 	bl	8006c18 <UART_WaitOnFlagUntilTimeout>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d005      	beq.n	8006ad4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2220      	movs	r2, #32
 8006acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e006      	b.n	8006ae2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006adc:	2300      	movs	r3, #0
 8006ade:	e000      	b.n	8006ae2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006ae0:	2302      	movs	r3, #2
  }
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3720      	adds	r7, #32
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}

08006aea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aea:	b580      	push	{r7, lr}
 8006aec:	b08a      	sub	sp, #40	@ 0x28
 8006aee:	af02      	add	r7, sp, #8
 8006af0:	60f8      	str	r0, [r7, #12]
 8006af2:	60b9      	str	r1, [r7, #8]
 8006af4:	603b      	str	r3, [r7, #0]
 8006af6:	4613      	mov	r3, r2
 8006af8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b20      	cmp	r3, #32
 8006b08:	f040 8081 	bne.w	8006c0e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <HAL_UART_Receive+0x2e>
 8006b12:	88fb      	ldrh	r3, [r7, #6]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d101      	bne.n	8006b1c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e079      	b.n	8006c10 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2222      	movs	r2, #34	@ 0x22
 8006b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b30:	f7fd f868 	bl	8003c04 <HAL_GetTick>
 8006b34:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	88fa      	ldrh	r2, [r7, #6]
 8006b3a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	88fa      	ldrh	r2, [r7, #6]
 8006b40:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b4a:	d108      	bne.n	8006b5e <HAL_UART_Receive+0x74>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d104      	bne.n	8006b5e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006b54:	2300      	movs	r3, #0
 8006b56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	61bb      	str	r3, [r7, #24]
 8006b5c:	e003      	b.n	8006b66 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b62:	2300      	movs	r3, #0
 8006b64:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006b66:	e047      	b.n	8006bf8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	2120      	movs	r1, #32
 8006b72:	68f8      	ldr	r0, [r7, #12]
 8006b74:	f000 f850 	bl	8006c18 <UART_WaitOnFlagUntilTimeout>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d005      	beq.n	8006b8a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2220      	movs	r2, #32
 8006b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e042      	b.n	8006c10 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10c      	bne.n	8006baa <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	3302      	adds	r3, #2
 8006ba6:	61bb      	str	r3, [r7, #24]
 8006ba8:	e01f      	b.n	8006bea <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bb2:	d007      	beq.n	8006bc4 <HAL_UART_Receive+0xda>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d10a      	bne.n	8006bd2 <HAL_UART_Receive+0xe8>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d106      	bne.n	8006bd2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	b2da      	uxtb	r2, r3
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e008      	b.n	8006be4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bde:	b2da      	uxtb	r2, r3
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	3301      	adds	r3, #1
 8006be8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1b2      	bne.n	8006b68 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2220      	movs	r2, #32
 8006c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e000      	b.n	8006c10 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006c0e:	2302      	movs	r3, #2
  }
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3720      	adds	r7, #32
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	603b      	str	r3, [r7, #0]
 8006c24:	4613      	mov	r3, r2
 8006c26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c28:	e03b      	b.n	8006ca2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c2a:	6a3b      	ldr	r3, [r7, #32]
 8006c2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c30:	d037      	beq.n	8006ca2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c32:	f7fc ffe7 	bl	8003c04 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	6a3a      	ldr	r2, [r7, #32]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d302      	bcc.n	8006c48 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c42:	6a3b      	ldr	r3, [r7, #32]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d101      	bne.n	8006c4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	e03a      	b.n	8006cc2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	f003 0304 	and.w	r3, r3, #4
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d023      	beq.n	8006ca2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	2b80      	cmp	r3, #128	@ 0x80
 8006c5e:	d020      	beq.n	8006ca2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	2b40      	cmp	r3, #64	@ 0x40
 8006c64:	d01d      	beq.n	8006ca2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0308 	and.w	r3, r3, #8
 8006c70:	2b08      	cmp	r3, #8
 8006c72:	d116      	bne.n	8006ca2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006c74:	2300      	movs	r3, #0
 8006c76:	617b      	str	r3, [r7, #20]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	617b      	str	r3, [r7, #20]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	617b      	str	r3, [r7, #20]
 8006c88:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c8a:	68f8      	ldr	r0, [r7, #12]
 8006c8c:	f000 f81d 	bl	8006cca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2208      	movs	r2, #8
 8006c94:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e00f      	b.n	8006cc2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	4013      	ands	r3, r2
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	bf0c      	ite	eq
 8006cb2:	2301      	moveq	r3, #1
 8006cb4:	2300      	movne	r3, #0
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	461a      	mov	r2, r3
 8006cba:	79fb      	ldrb	r3, [r7, #7]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d0b4      	beq.n	8006c2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3718      	adds	r7, #24
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b095      	sub	sp, #84	@ 0x54
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	330c      	adds	r3, #12
 8006cd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cdc:	e853 3f00 	ldrex	r3, [r3]
 8006ce0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	330c      	adds	r3, #12
 8006cf0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006cf2:	643a      	str	r2, [r7, #64]	@ 0x40
 8006cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cf8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cfa:	e841 2300 	strex	r3, r2, [r1]
 8006cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1e5      	bne.n	8006cd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3314      	adds	r3, #20
 8006d0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	6a3b      	ldr	r3, [r7, #32]
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	f023 0301 	bic.w	r3, r3, #1
 8006d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3314      	adds	r3, #20
 8006d24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d2e:	e841 2300 	strex	r3, r2, [r1]
 8006d32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1e5      	bne.n	8006d06 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d119      	bne.n	8006d76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	330c      	adds	r3, #12
 8006d48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	e853 3f00 	ldrex	r3, [r3]
 8006d50:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	f023 0310 	bic.w	r3, r3, #16
 8006d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	330c      	adds	r3, #12
 8006d60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d62:	61ba      	str	r2, [r7, #24]
 8006d64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d66:	6979      	ldr	r1, [r7, #20]
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	e841 2300 	strex	r3, r2, [r1]
 8006d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1e5      	bne.n	8006d42 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2220      	movs	r2, #32
 8006d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d84:	bf00      	nop
 8006d86:	3754      	adds	r7, #84	@ 0x54
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d94:	b0c0      	sub	sp, #256	@ 0x100
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dac:	68d9      	ldr	r1, [r3, #12]
 8006dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	ea40 0301 	orr.w	r3, r0, r1
 8006db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dbe:	689a      	ldr	r2, [r3, #8]
 8006dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	431a      	orrs	r2, r3
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd4:	69db      	ldr	r3, [r3, #28]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006de8:	f021 010c 	bic.w	r1, r1, #12
 8006dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006df6:	430b      	orrs	r3, r1
 8006df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0a:	6999      	ldr	r1, [r3, #24]
 8006e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	ea40 0301 	orr.w	r3, r0, r1
 8006e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800705c <UART_SetConfig+0x2cc>)
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d005      	beq.n	8006e30 <UART_SetConfig+0xa0>
 8006e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8007060 <UART_SetConfig+0x2d0>)
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d104      	bne.n	8006e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e30:	f7fd fe7e 	bl	8004b30 <HAL_RCC_GetPCLK2Freq>
 8006e34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e38:	e003      	b.n	8006e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e3a:	f7fd fe65 	bl	8004b08 <HAL_RCC_GetPCLK1Freq>
 8006e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e46:	69db      	ldr	r3, [r3, #28]
 8006e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e4c:	f040 810c 	bne.w	8007068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e54:	2200      	movs	r2, #0
 8006e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e62:	4622      	mov	r2, r4
 8006e64:	462b      	mov	r3, r5
 8006e66:	1891      	adds	r1, r2, r2
 8006e68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e6a:	415b      	adcs	r3, r3
 8006e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e72:	4621      	mov	r1, r4
 8006e74:	eb12 0801 	adds.w	r8, r2, r1
 8006e78:	4629      	mov	r1, r5
 8006e7a:	eb43 0901 	adc.w	r9, r3, r1
 8006e7e:	f04f 0200 	mov.w	r2, #0
 8006e82:	f04f 0300 	mov.w	r3, #0
 8006e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e92:	4690      	mov	r8, r2
 8006e94:	4699      	mov	r9, r3
 8006e96:	4623      	mov	r3, r4
 8006e98:	eb18 0303 	adds.w	r3, r8, r3
 8006e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ea0:	462b      	mov	r3, r5
 8006ea2:	eb49 0303 	adc.w	r3, r9, r3
 8006ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ebe:	460b      	mov	r3, r1
 8006ec0:	18db      	adds	r3, r3, r3
 8006ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	eb42 0303 	adc.w	r3, r2, r3
 8006eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ed4:	f7f9 ff48 	bl	8000d68 <__aeabi_uldivmod>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	4b61      	ldr	r3, [pc, #388]	@ (8007064 <UART_SetConfig+0x2d4>)
 8006ede:	fba3 2302 	umull	r2, r3, r3, r2
 8006ee2:	095b      	lsrs	r3, r3, #5
 8006ee4:	011c      	lsls	r4, r3, #4
 8006ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eea:	2200      	movs	r2, #0
 8006eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006ef8:	4642      	mov	r2, r8
 8006efa:	464b      	mov	r3, r9
 8006efc:	1891      	adds	r1, r2, r2
 8006efe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f00:	415b      	adcs	r3, r3
 8006f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f08:	4641      	mov	r1, r8
 8006f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f0e:	4649      	mov	r1, r9
 8006f10:	eb43 0b01 	adc.w	fp, r3, r1
 8006f14:	f04f 0200 	mov.w	r2, #0
 8006f18:	f04f 0300 	mov.w	r3, #0
 8006f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f28:	4692      	mov	sl, r2
 8006f2a:	469b      	mov	fp, r3
 8006f2c:	4643      	mov	r3, r8
 8006f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f36:	464b      	mov	r3, r9
 8006f38:	eb4b 0303 	adc.w	r3, fp, r3
 8006f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f54:	460b      	mov	r3, r1
 8006f56:	18db      	adds	r3, r3, r3
 8006f58:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	eb42 0303 	adc.w	r3, r2, r3
 8006f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f6a:	f7f9 fefd 	bl	8000d68 <__aeabi_uldivmod>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	4611      	mov	r1, r2
 8006f74:	4b3b      	ldr	r3, [pc, #236]	@ (8007064 <UART_SetConfig+0x2d4>)
 8006f76:	fba3 2301 	umull	r2, r3, r3, r1
 8006f7a:	095b      	lsrs	r3, r3, #5
 8006f7c:	2264      	movs	r2, #100	@ 0x64
 8006f7e:	fb02 f303 	mul.w	r3, r2, r3
 8006f82:	1acb      	subs	r3, r1, r3
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006f8a:	4b36      	ldr	r3, [pc, #216]	@ (8007064 <UART_SetConfig+0x2d4>)
 8006f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8006f90:	095b      	lsrs	r3, r3, #5
 8006f92:	005b      	lsls	r3, r3, #1
 8006f94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006f98:	441c      	add	r4, r3
 8006f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fac:	4642      	mov	r2, r8
 8006fae:	464b      	mov	r3, r9
 8006fb0:	1891      	adds	r1, r2, r2
 8006fb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006fb4:	415b      	adcs	r3, r3
 8006fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	1851      	adds	r1, r2, r1
 8006fc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8006fc2:	4649      	mov	r1, r9
 8006fc4:	414b      	adcs	r3, r1
 8006fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006fd4:	4659      	mov	r1, fp
 8006fd6:	00cb      	lsls	r3, r1, #3
 8006fd8:	4651      	mov	r1, sl
 8006fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fde:	4651      	mov	r1, sl
 8006fe0:	00ca      	lsls	r2, r1, #3
 8006fe2:	4610      	mov	r0, r2
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	4642      	mov	r2, r8
 8006fea:	189b      	adds	r3, r3, r2
 8006fec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ff0:	464b      	mov	r3, r9
 8006ff2:	460a      	mov	r2, r1
 8006ff4:	eb42 0303 	adc.w	r3, r2, r3
 8006ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800700c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007010:	460b      	mov	r3, r1
 8007012:	18db      	adds	r3, r3, r3
 8007014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007016:	4613      	mov	r3, r2
 8007018:	eb42 0303 	adc.w	r3, r2, r3
 800701c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800701e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007026:	f7f9 fe9f 	bl	8000d68 <__aeabi_uldivmod>
 800702a:	4602      	mov	r2, r0
 800702c:	460b      	mov	r3, r1
 800702e:	4b0d      	ldr	r3, [pc, #52]	@ (8007064 <UART_SetConfig+0x2d4>)
 8007030:	fba3 1302 	umull	r1, r3, r3, r2
 8007034:	095b      	lsrs	r3, r3, #5
 8007036:	2164      	movs	r1, #100	@ 0x64
 8007038:	fb01 f303 	mul.w	r3, r1, r3
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	00db      	lsls	r3, r3, #3
 8007040:	3332      	adds	r3, #50	@ 0x32
 8007042:	4a08      	ldr	r2, [pc, #32]	@ (8007064 <UART_SetConfig+0x2d4>)
 8007044:	fba2 2303 	umull	r2, r3, r2, r3
 8007048:	095b      	lsrs	r3, r3, #5
 800704a:	f003 0207 	and.w	r2, r3, #7
 800704e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4422      	add	r2, r4
 8007056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007058:	e106      	b.n	8007268 <UART_SetConfig+0x4d8>
 800705a:	bf00      	nop
 800705c:	40011000 	.word	0x40011000
 8007060:	40011400 	.word	0x40011400
 8007064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800706c:	2200      	movs	r2, #0
 800706e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800707a:	4642      	mov	r2, r8
 800707c:	464b      	mov	r3, r9
 800707e:	1891      	adds	r1, r2, r2
 8007080:	6239      	str	r1, [r7, #32]
 8007082:	415b      	adcs	r3, r3
 8007084:	627b      	str	r3, [r7, #36]	@ 0x24
 8007086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800708a:	4641      	mov	r1, r8
 800708c:	1854      	adds	r4, r2, r1
 800708e:	4649      	mov	r1, r9
 8007090:	eb43 0501 	adc.w	r5, r3, r1
 8007094:	f04f 0200 	mov.w	r2, #0
 8007098:	f04f 0300 	mov.w	r3, #0
 800709c:	00eb      	lsls	r3, r5, #3
 800709e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070a2:	00e2      	lsls	r2, r4, #3
 80070a4:	4614      	mov	r4, r2
 80070a6:	461d      	mov	r5, r3
 80070a8:	4643      	mov	r3, r8
 80070aa:	18e3      	adds	r3, r4, r3
 80070ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070b0:	464b      	mov	r3, r9
 80070b2:	eb45 0303 	adc.w	r3, r5, r3
 80070b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070ca:	f04f 0200 	mov.w	r2, #0
 80070ce:	f04f 0300 	mov.w	r3, #0
 80070d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80070d6:	4629      	mov	r1, r5
 80070d8:	008b      	lsls	r3, r1, #2
 80070da:	4621      	mov	r1, r4
 80070dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070e0:	4621      	mov	r1, r4
 80070e2:	008a      	lsls	r2, r1, #2
 80070e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80070e8:	f7f9 fe3e 	bl	8000d68 <__aeabi_uldivmod>
 80070ec:	4602      	mov	r2, r0
 80070ee:	460b      	mov	r3, r1
 80070f0:	4b60      	ldr	r3, [pc, #384]	@ (8007274 <UART_SetConfig+0x4e4>)
 80070f2:	fba3 2302 	umull	r2, r3, r3, r2
 80070f6:	095b      	lsrs	r3, r3, #5
 80070f8:	011c      	lsls	r4, r3, #4
 80070fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070fe:	2200      	movs	r2, #0
 8007100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800710c:	4642      	mov	r2, r8
 800710e:	464b      	mov	r3, r9
 8007110:	1891      	adds	r1, r2, r2
 8007112:	61b9      	str	r1, [r7, #24]
 8007114:	415b      	adcs	r3, r3
 8007116:	61fb      	str	r3, [r7, #28]
 8007118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800711c:	4641      	mov	r1, r8
 800711e:	1851      	adds	r1, r2, r1
 8007120:	6139      	str	r1, [r7, #16]
 8007122:	4649      	mov	r1, r9
 8007124:	414b      	adcs	r3, r1
 8007126:	617b      	str	r3, [r7, #20]
 8007128:	f04f 0200 	mov.w	r2, #0
 800712c:	f04f 0300 	mov.w	r3, #0
 8007130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007134:	4659      	mov	r1, fp
 8007136:	00cb      	lsls	r3, r1, #3
 8007138:	4651      	mov	r1, sl
 800713a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800713e:	4651      	mov	r1, sl
 8007140:	00ca      	lsls	r2, r1, #3
 8007142:	4610      	mov	r0, r2
 8007144:	4619      	mov	r1, r3
 8007146:	4603      	mov	r3, r0
 8007148:	4642      	mov	r2, r8
 800714a:	189b      	adds	r3, r3, r2
 800714c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007150:	464b      	mov	r3, r9
 8007152:	460a      	mov	r2, r1
 8007154:	eb42 0303 	adc.w	r3, r2, r3
 8007158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007168:	f04f 0200 	mov.w	r2, #0
 800716c:	f04f 0300 	mov.w	r3, #0
 8007170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007174:	4649      	mov	r1, r9
 8007176:	008b      	lsls	r3, r1, #2
 8007178:	4641      	mov	r1, r8
 800717a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800717e:	4641      	mov	r1, r8
 8007180:	008a      	lsls	r2, r1, #2
 8007182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007186:	f7f9 fdef 	bl	8000d68 <__aeabi_uldivmod>
 800718a:	4602      	mov	r2, r0
 800718c:	460b      	mov	r3, r1
 800718e:	4611      	mov	r1, r2
 8007190:	4b38      	ldr	r3, [pc, #224]	@ (8007274 <UART_SetConfig+0x4e4>)
 8007192:	fba3 2301 	umull	r2, r3, r3, r1
 8007196:	095b      	lsrs	r3, r3, #5
 8007198:	2264      	movs	r2, #100	@ 0x64
 800719a:	fb02 f303 	mul.w	r3, r2, r3
 800719e:	1acb      	subs	r3, r1, r3
 80071a0:	011b      	lsls	r3, r3, #4
 80071a2:	3332      	adds	r3, #50	@ 0x32
 80071a4:	4a33      	ldr	r2, [pc, #204]	@ (8007274 <UART_SetConfig+0x4e4>)
 80071a6:	fba2 2303 	umull	r2, r3, r2, r3
 80071aa:	095b      	lsrs	r3, r3, #5
 80071ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071b0:	441c      	add	r4, r3
 80071b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071b6:	2200      	movs	r2, #0
 80071b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80071ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80071bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80071c0:	4642      	mov	r2, r8
 80071c2:	464b      	mov	r3, r9
 80071c4:	1891      	adds	r1, r2, r2
 80071c6:	60b9      	str	r1, [r7, #8]
 80071c8:	415b      	adcs	r3, r3
 80071ca:	60fb      	str	r3, [r7, #12]
 80071cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071d0:	4641      	mov	r1, r8
 80071d2:	1851      	adds	r1, r2, r1
 80071d4:	6039      	str	r1, [r7, #0]
 80071d6:	4649      	mov	r1, r9
 80071d8:	414b      	adcs	r3, r1
 80071da:	607b      	str	r3, [r7, #4]
 80071dc:	f04f 0200 	mov.w	r2, #0
 80071e0:	f04f 0300 	mov.w	r3, #0
 80071e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80071e8:	4659      	mov	r1, fp
 80071ea:	00cb      	lsls	r3, r1, #3
 80071ec:	4651      	mov	r1, sl
 80071ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071f2:	4651      	mov	r1, sl
 80071f4:	00ca      	lsls	r2, r1, #3
 80071f6:	4610      	mov	r0, r2
 80071f8:	4619      	mov	r1, r3
 80071fa:	4603      	mov	r3, r0
 80071fc:	4642      	mov	r2, r8
 80071fe:	189b      	adds	r3, r3, r2
 8007200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007202:	464b      	mov	r3, r9
 8007204:	460a      	mov	r2, r1
 8007206:	eb42 0303 	adc.w	r3, r2, r3
 800720a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800720c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	663b      	str	r3, [r7, #96]	@ 0x60
 8007216:	667a      	str	r2, [r7, #100]	@ 0x64
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	f04f 0300 	mov.w	r3, #0
 8007220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007224:	4649      	mov	r1, r9
 8007226:	008b      	lsls	r3, r1, #2
 8007228:	4641      	mov	r1, r8
 800722a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800722e:	4641      	mov	r1, r8
 8007230:	008a      	lsls	r2, r1, #2
 8007232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007236:	f7f9 fd97 	bl	8000d68 <__aeabi_uldivmod>
 800723a:	4602      	mov	r2, r0
 800723c:	460b      	mov	r3, r1
 800723e:	4b0d      	ldr	r3, [pc, #52]	@ (8007274 <UART_SetConfig+0x4e4>)
 8007240:	fba3 1302 	umull	r1, r3, r3, r2
 8007244:	095b      	lsrs	r3, r3, #5
 8007246:	2164      	movs	r1, #100	@ 0x64
 8007248:	fb01 f303 	mul.w	r3, r1, r3
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	011b      	lsls	r3, r3, #4
 8007250:	3332      	adds	r3, #50	@ 0x32
 8007252:	4a08      	ldr	r2, [pc, #32]	@ (8007274 <UART_SetConfig+0x4e4>)
 8007254:	fba2 2303 	umull	r2, r3, r2, r3
 8007258:	095b      	lsrs	r3, r3, #5
 800725a:	f003 020f 	and.w	r2, r3, #15
 800725e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4422      	add	r2, r4
 8007266:	609a      	str	r2, [r3, #8]
}
 8007268:	bf00      	nop
 800726a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800726e:	46bd      	mov	sp, r7
 8007270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007274:	51eb851f 	.word	0x51eb851f

08007278 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800727c:	4904      	ldr	r1, [pc, #16]	@ (8007290 <MX_FATFS_Init+0x18>)
 800727e:	4805      	ldr	r0, [pc, #20]	@ (8007294 <MX_FATFS_Init+0x1c>)
 8007280:	f003 fb42 	bl	800a908 <FATFS_LinkDriver>
 8007284:	4603      	mov	r3, r0
 8007286:	461a      	mov	r2, r3
 8007288:	4b03      	ldr	r3, [pc, #12]	@ (8007298 <MX_FATFS_Init+0x20>)
 800728a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800728c:	bf00      	nop
 800728e:	bd80      	pop	{r7, pc}
 8007290:	20000f74 	.word	0x20000f74
 8007294:	20000018 	.word	0x20000018
 8007298:	20000f70 	.word	0x20000f70

0800729c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800729c:	b480      	push	{r7}
 800729e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80072a0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	4603      	mov	r3, r0
 80072b4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80072b6:	79fb      	ldrb	r3, [r7, #7]
 80072b8:	4618      	mov	r0, r3
 80072ba:	f000 f9d7 	bl	800766c <USER_SPI_initialize>
 80072be:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3708      	adds	r7, #8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	4603      	mov	r3, r0
 80072d0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 80072d2:	79fb      	ldrb	r3, [r7, #7]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 fab5 	bl	8007844 <USER_SPI_status>
 80072da:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60b9      	str	r1, [r7, #8]
 80072ec:	607a      	str	r2, [r7, #4]
 80072ee:	603b      	str	r3, [r7, #0]
 80072f0:	4603      	mov	r3, r0
 80072f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 80072f4:	7bf8      	ldrb	r0, [r7, #15]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	68b9      	ldr	r1, [r7, #8]
 80072fc:	f000 fab8 	bl	8007870 <USER_SPI_read>
 8007300:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007302:	4618      	mov	r0, r3
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b084      	sub	sp, #16
 800730e:	af00      	add	r7, sp, #0
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
 8007314:	603b      	str	r3, [r7, #0]
 8007316:	4603      	mov	r3, r0
 8007318:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800731a:	7bf8      	ldrb	r0, [r7, #15]
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	68b9      	ldr	r1, [r7, #8]
 8007322:	f000 fb0b 	bl	800793c <USER_SPI_write>
 8007326:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007328:	4618      	mov	r0, r3
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	4603      	mov	r3, r0
 8007338:	603a      	str	r2, [r7, #0]
 800733a:	71fb      	strb	r3, [r7, #7]
 800733c:	460b      	mov	r3, r1
 800733e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8007340:	79b9      	ldrb	r1, [r7, #6]
 8007342:	79fb      	ldrb	r3, [r7, #7]
 8007344:	683a      	ldr	r2, [r7, #0]
 8007346:	4618      	mov	r0, r3
 8007348:	f000 fb74 	bl	8007a34 <USER_SPI_ioctl>
 800734c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800734e:	4618      	mov	r0, r3
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
	...

08007358 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007360:	f7fc fc50 	bl	8003c04 <HAL_GetTick>
 8007364:	4603      	mov	r3, r0
 8007366:	4a04      	ldr	r2, [pc, #16]	@ (8007378 <SPI_Timer_On+0x20>)
 8007368:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800736a:	4a04      	ldr	r2, [pc, #16]	@ (800737c <SPI_Timer_On+0x24>)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6013      	str	r3, [r2, #0]
}
 8007370:	bf00      	nop
 8007372:	3708      	adds	r7, #8
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	20000f7c 	.word	0x20000f7c
 800737c:	20000f80 	.word	0x20000f80

08007380 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007380:	b580      	push	{r7, lr}
 8007382:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007384:	f7fc fc3e 	bl	8003c04 <HAL_GetTick>
 8007388:	4602      	mov	r2, r0
 800738a:	4b06      	ldr	r3, [pc, #24]	@ (80073a4 <SPI_Timer_Status+0x24>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	1ad2      	subs	r2, r2, r3
 8007390:	4b05      	ldr	r3, [pc, #20]	@ (80073a8 <SPI_Timer_Status+0x28>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	429a      	cmp	r2, r3
 8007396:	bf34      	ite	cc
 8007398:	2301      	movcc	r3, #1
 800739a:	2300      	movcs	r3, #0
 800739c:	b2db      	uxtb	r3, r3
}
 800739e:	4618      	mov	r0, r3
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	20000f7c 	.word	0x20000f7c
 80073a8:	20000f80 	.word	0x20000f80

080073ac <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b086      	sub	sp, #24
 80073b0:	af02      	add	r7, sp, #8
 80073b2:	4603      	mov	r3, r0
 80073b4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80073b6:	f107 020f 	add.w	r2, r7, #15
 80073ba:	1df9      	adds	r1, r7, #7
 80073bc:	2332      	movs	r3, #50	@ 0x32
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	2301      	movs	r3, #1
 80073c2:	4804      	ldr	r0, [pc, #16]	@ (80073d4 <xchg_spi+0x28>)
 80073c4:	f7fe f9dd 	bl	8005782 <HAL_SPI_TransmitReceive>
    return rxDat;
 80073c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	20000ce0 	.word	0x20000ce0

080073d8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80073d8:	b590      	push	{r4, r7, lr}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80073e2:	2300      	movs	r3, #0
 80073e4:	60fb      	str	r3, [r7, #12]
 80073e6:	e00a      	b.n	80073fe <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	18d4      	adds	r4, r2, r3
 80073ee:	20ff      	movs	r0, #255	@ 0xff
 80073f0:	f7ff ffdc 	bl	80073ac <xchg_spi>
 80073f4:	4603      	mov	r3, r0
 80073f6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	3301      	adds	r3, #1
 80073fc:	60fb      	str	r3, [r7, #12]
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d3f0      	bcc.n	80073e8 <rcvr_spi_multi+0x10>
	}
}
 8007406:	bf00      	nop
 8007408:	bf00      	nop
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	bd90      	pop	{r4, r7, pc}

08007410 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	b29a      	uxth	r2, r3
 800741e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	4803      	ldr	r0, [pc, #12]	@ (8007434 <xmit_spi_multi+0x24>)
 8007426:	f7fe f868 	bl	80054fa <HAL_SPI_Transmit>
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	20000ce0 	.word	0x20000ce0

08007438 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b086      	sub	sp, #24
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007440:	f7fc fbe0 	bl	8003c04 <HAL_GetTick>
 8007444:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800744a:	20ff      	movs	r0, #255	@ 0xff
 800744c:	f7ff ffae 	bl	80073ac <xchg_spi>
 8007450:	4603      	mov	r3, r0
 8007452:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007454:	7bfb      	ldrb	r3, [r7, #15]
 8007456:	2bff      	cmp	r3, #255	@ 0xff
 8007458:	d007      	beq.n	800746a <wait_ready+0x32>
 800745a:	f7fc fbd3 	bl	8003c04 <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	429a      	cmp	r2, r3
 8007468:	d8ef      	bhi.n	800744a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800746a:	7bfb      	ldrb	r3, [r7, #15]
 800746c:	2bff      	cmp	r3, #255	@ 0xff
 800746e:	bf0c      	ite	eq
 8007470:	2301      	moveq	r3, #1
 8007472:	2300      	movne	r3, #0
 8007474:	b2db      	uxtb	r3, r3
}
 8007476:	4618      	mov	r0, r3
 8007478:	3718      	adds	r7, #24
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
	...

08007480 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007484:	2201      	movs	r2, #1
 8007486:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800748a:	4804      	ldr	r0, [pc, #16]	@ (800749c <despiselect+0x1c>)
 800748c:	f7fd fa18 	bl	80048c0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007490:	20ff      	movs	r0, #255	@ 0xff
 8007492:	f7ff ff8b 	bl	80073ac <xchg_spi>

}
 8007496:	bf00      	nop
 8007498:	bd80      	pop	{r7, pc}
 800749a:	bf00      	nop
 800749c:	40020000 	.word	0x40020000

080074a0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80074a4:	2200      	movs	r2, #0
 80074a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80074aa:	480a      	ldr	r0, [pc, #40]	@ (80074d4 <spiselect+0x34>)
 80074ac:	f7fd fa08 	bl	80048c0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80074b0:	20ff      	movs	r0, #255	@ 0xff
 80074b2:	f7ff ff7b 	bl	80073ac <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80074b6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80074ba:	f7ff ffbd 	bl	8007438 <wait_ready>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <spiselect+0x28>
 80074c4:	2301      	movs	r3, #1
 80074c6:	e002      	b.n	80074ce <spiselect+0x2e>

	despiselect();
 80074c8:	f7ff ffda 	bl	8007480 <despiselect>
	return 0;	/* Timeout */
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	40020000 	.word	0x40020000

080074d8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80074e2:	20c8      	movs	r0, #200	@ 0xc8
 80074e4:	f7ff ff38 	bl	8007358 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80074e8:	20ff      	movs	r0, #255	@ 0xff
 80074ea:	f7ff ff5f 	bl	80073ac <xchg_spi>
 80074ee:	4603      	mov	r3, r0
 80074f0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80074f2:	7bfb      	ldrb	r3, [r7, #15]
 80074f4:	2bff      	cmp	r3, #255	@ 0xff
 80074f6:	d104      	bne.n	8007502 <rcvr_datablock+0x2a>
 80074f8:	f7ff ff42 	bl	8007380 <SPI_Timer_Status>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1f2      	bne.n	80074e8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007502:	7bfb      	ldrb	r3, [r7, #15]
 8007504:	2bfe      	cmp	r3, #254	@ 0xfe
 8007506:	d001      	beq.n	800750c <rcvr_datablock+0x34>
 8007508:	2300      	movs	r3, #0
 800750a:	e00a      	b.n	8007522 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800750c:	6839      	ldr	r1, [r7, #0]
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f7ff ff62 	bl	80073d8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007514:	20ff      	movs	r0, #255	@ 0xff
 8007516:	f7ff ff49 	bl	80073ac <xchg_spi>
 800751a:	20ff      	movs	r0, #255	@ 0xff
 800751c:	f7ff ff46 	bl	80073ac <xchg_spi>

	return 1;						/* Function succeeded */
 8007520:	2301      	movs	r3, #1
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	460b      	mov	r3, r1
 8007534:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007536:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800753a:	f7ff ff7d 	bl	8007438 <wait_ready>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <xmit_datablock+0x1e>
 8007544:	2300      	movs	r3, #0
 8007546:	e01e      	b.n	8007586 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007548:	78fb      	ldrb	r3, [r7, #3]
 800754a:	4618      	mov	r0, r3
 800754c:	f7ff ff2e 	bl	80073ac <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007550:	78fb      	ldrb	r3, [r7, #3]
 8007552:	2bfd      	cmp	r3, #253	@ 0xfd
 8007554:	d016      	beq.n	8007584 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007556:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7ff ff58 	bl	8007410 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007560:	20ff      	movs	r0, #255	@ 0xff
 8007562:	f7ff ff23 	bl	80073ac <xchg_spi>
 8007566:	20ff      	movs	r0, #255	@ 0xff
 8007568:	f7ff ff20 	bl	80073ac <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800756c:	20ff      	movs	r0, #255	@ 0xff
 800756e:	f7ff ff1d 	bl	80073ac <xchg_spi>
 8007572:	4603      	mov	r3, r0
 8007574:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007576:	7bfb      	ldrb	r3, [r7, #15]
 8007578:	f003 031f 	and.w	r3, r3, #31
 800757c:	2b05      	cmp	r3, #5
 800757e:	d001      	beq.n	8007584 <xmit_datablock+0x5a>
 8007580:	2300      	movs	r3, #0
 8007582:	e000      	b.n	8007586 <xmit_datablock+0x5c>
	}
	return 1;
 8007584:	2301      	movs	r3, #1
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	4603      	mov	r3, r0
 8007596:	6039      	str	r1, [r7, #0]
 8007598:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800759a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	da0e      	bge.n	80075c0 <send_cmd+0x32>
		cmd &= 0x7F;
 80075a2:	79fb      	ldrb	r3, [r7, #7]
 80075a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075a8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80075aa:	2100      	movs	r1, #0
 80075ac:	2037      	movs	r0, #55	@ 0x37
 80075ae:	f7ff ffee 	bl	800758e <send_cmd>
 80075b2:	4603      	mov	r3, r0
 80075b4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80075b6:	7bbb      	ldrb	r3, [r7, #14]
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d901      	bls.n	80075c0 <send_cmd+0x32>
 80075bc:	7bbb      	ldrb	r3, [r7, #14]
 80075be:	e051      	b.n	8007664 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80075c0:	79fb      	ldrb	r3, [r7, #7]
 80075c2:	2b0c      	cmp	r3, #12
 80075c4:	d008      	beq.n	80075d8 <send_cmd+0x4a>
		despiselect();
 80075c6:	f7ff ff5b 	bl	8007480 <despiselect>
		if (!spiselect()) return 0xFF;
 80075ca:	f7ff ff69 	bl	80074a0 <spiselect>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <send_cmd+0x4a>
 80075d4:	23ff      	movs	r3, #255	@ 0xff
 80075d6:	e045      	b.n	8007664 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80075d8:	79fb      	ldrb	r3, [r7, #7]
 80075da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7ff fee3 	bl	80073ac <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	0e1b      	lsrs	r3, r3, #24
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	4618      	mov	r0, r3
 80075ee:	f7ff fedd 	bl	80073ac <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	0c1b      	lsrs	r3, r3, #16
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7ff fed7 	bl	80073ac <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	0a1b      	lsrs	r3, r3, #8
 8007602:	b2db      	uxtb	r3, r3
 8007604:	4618      	mov	r0, r3
 8007606:	f7ff fed1 	bl	80073ac <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	b2db      	uxtb	r3, r3
 800760e:	4618      	mov	r0, r3
 8007610:	f7ff fecc 	bl	80073ac <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007614:	2301      	movs	r3, #1
 8007616:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007618:	79fb      	ldrb	r3, [r7, #7]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <send_cmd+0x94>
 800761e:	2395      	movs	r3, #149	@ 0x95
 8007620:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007622:	79fb      	ldrb	r3, [r7, #7]
 8007624:	2b08      	cmp	r3, #8
 8007626:	d101      	bne.n	800762c <send_cmd+0x9e>
 8007628:	2387      	movs	r3, #135	@ 0x87
 800762a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff febc 	bl	80073ac <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007634:	79fb      	ldrb	r3, [r7, #7]
 8007636:	2b0c      	cmp	r3, #12
 8007638:	d102      	bne.n	8007640 <send_cmd+0xb2>
 800763a:	20ff      	movs	r0, #255	@ 0xff
 800763c:	f7ff feb6 	bl	80073ac <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007640:	230a      	movs	r3, #10
 8007642:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007644:	20ff      	movs	r0, #255	@ 0xff
 8007646:	f7ff feb1 	bl	80073ac <xchg_spi>
 800764a:	4603      	mov	r3, r0
 800764c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800764e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007652:	2b00      	cmp	r3, #0
 8007654:	da05      	bge.n	8007662 <send_cmd+0xd4>
 8007656:	7bfb      	ldrb	r3, [r7, #15]
 8007658:	3b01      	subs	r3, #1
 800765a:	73fb      	strb	r3, [r7, #15]
 800765c:	7bfb      	ldrb	r3, [r7, #15]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1f0      	bne.n	8007644 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007662:	7bbb      	ldrb	r3, [r7, #14]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800766c:	b590      	push	{r4, r7, lr}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	4603      	mov	r3, r0
 8007674:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007676:	79fb      	ldrb	r3, [r7, #7]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <USER_SPI_initialize+0x14>
 800767c:	2301      	movs	r3, #1
 800767e:	e0d6      	b.n	800782e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007680:	4b6d      	ldr	r3, [pc, #436]	@ (8007838 <USER_SPI_initialize+0x1cc>)
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	b2db      	uxtb	r3, r3
 8007686:	f003 0302 	and.w	r3, r3, #2
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <USER_SPI_initialize+0x2a>
 800768e:	4b6a      	ldr	r3, [pc, #424]	@ (8007838 <USER_SPI_initialize+0x1cc>)
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	b2db      	uxtb	r3, r3
 8007694:	e0cb      	b.n	800782e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007696:	4b69      	ldr	r3, [pc, #420]	@ (800783c <USER_SPI_initialize+0x1d0>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80076a0:	4b66      	ldr	r3, [pc, #408]	@ (800783c <USER_SPI_initialize+0x1d0>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80076a8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80076aa:	230a      	movs	r3, #10
 80076ac:	73fb      	strb	r3, [r7, #15]
 80076ae:	e005      	b.n	80076bc <USER_SPI_initialize+0x50>
 80076b0:	20ff      	movs	r0, #255	@ 0xff
 80076b2:	f7ff fe7b 	bl	80073ac <xchg_spi>
 80076b6:	7bfb      	ldrb	r3, [r7, #15]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	73fb      	strb	r3, [r7, #15]
 80076bc:	7bfb      	ldrb	r3, [r7, #15]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1f6      	bne.n	80076b0 <USER_SPI_initialize+0x44>

	ty = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80076c6:	2100      	movs	r1, #0
 80076c8:	2000      	movs	r0, #0
 80076ca:	f7ff ff60 	bl	800758e <send_cmd>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	f040 808b 	bne.w	80077ec <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80076d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80076da:	f7ff fe3d 	bl	8007358 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80076de:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80076e2:	2008      	movs	r0, #8
 80076e4:	f7ff ff53 	bl	800758e <send_cmd>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d151      	bne.n	8007792 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80076ee:	2300      	movs	r3, #0
 80076f0:	73fb      	strb	r3, [r7, #15]
 80076f2:	e00d      	b.n	8007710 <USER_SPI_initialize+0xa4>
 80076f4:	7bfc      	ldrb	r4, [r7, #15]
 80076f6:	20ff      	movs	r0, #255	@ 0xff
 80076f8:	f7ff fe58 	bl	80073ac <xchg_spi>
 80076fc:	4603      	mov	r3, r0
 80076fe:	461a      	mov	r2, r3
 8007700:	f104 0310 	add.w	r3, r4, #16
 8007704:	443b      	add	r3, r7
 8007706:	f803 2c08 	strb.w	r2, [r3, #-8]
 800770a:	7bfb      	ldrb	r3, [r7, #15]
 800770c:	3301      	adds	r3, #1
 800770e:	73fb      	strb	r3, [r7, #15]
 8007710:	7bfb      	ldrb	r3, [r7, #15]
 8007712:	2b03      	cmp	r3, #3
 8007714:	d9ee      	bls.n	80076f4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007716:	7abb      	ldrb	r3, [r7, #10]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d167      	bne.n	80077ec <USER_SPI_initialize+0x180>
 800771c:	7afb      	ldrb	r3, [r7, #11]
 800771e:	2baa      	cmp	r3, #170	@ 0xaa
 8007720:	d164      	bne.n	80077ec <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007722:	bf00      	nop
 8007724:	f7ff fe2c 	bl	8007380 <SPI_Timer_Status>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d007      	beq.n	800773e <USER_SPI_initialize+0xd2>
 800772e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007732:	20a9      	movs	r0, #169	@ 0xa9
 8007734:	f7ff ff2b 	bl	800758e <send_cmd>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1f2      	bne.n	8007724 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800773e:	f7ff fe1f 	bl	8007380 <SPI_Timer_Status>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d051      	beq.n	80077ec <USER_SPI_initialize+0x180>
 8007748:	2100      	movs	r1, #0
 800774a:	203a      	movs	r0, #58	@ 0x3a
 800774c:	f7ff ff1f 	bl	800758e <send_cmd>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d14a      	bne.n	80077ec <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007756:	2300      	movs	r3, #0
 8007758:	73fb      	strb	r3, [r7, #15]
 800775a:	e00d      	b.n	8007778 <USER_SPI_initialize+0x10c>
 800775c:	7bfc      	ldrb	r4, [r7, #15]
 800775e:	20ff      	movs	r0, #255	@ 0xff
 8007760:	f7ff fe24 	bl	80073ac <xchg_spi>
 8007764:	4603      	mov	r3, r0
 8007766:	461a      	mov	r2, r3
 8007768:	f104 0310 	add.w	r3, r4, #16
 800776c:	443b      	add	r3, r7
 800776e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007772:	7bfb      	ldrb	r3, [r7, #15]
 8007774:	3301      	adds	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]
 8007778:	7bfb      	ldrb	r3, [r7, #15]
 800777a:	2b03      	cmp	r3, #3
 800777c:	d9ee      	bls.n	800775c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800777e:	7a3b      	ldrb	r3, [r7, #8]
 8007780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007784:	2b00      	cmp	r3, #0
 8007786:	d001      	beq.n	800778c <USER_SPI_initialize+0x120>
 8007788:	230c      	movs	r3, #12
 800778a:	e000      	b.n	800778e <USER_SPI_initialize+0x122>
 800778c:	2304      	movs	r3, #4
 800778e:	737b      	strb	r3, [r7, #13]
 8007790:	e02c      	b.n	80077ec <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007792:	2100      	movs	r1, #0
 8007794:	20a9      	movs	r0, #169	@ 0xa9
 8007796:	f7ff fefa 	bl	800758e <send_cmd>
 800779a:	4603      	mov	r3, r0
 800779c:	2b01      	cmp	r3, #1
 800779e:	d804      	bhi.n	80077aa <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80077a0:	2302      	movs	r3, #2
 80077a2:	737b      	strb	r3, [r7, #13]
 80077a4:	23a9      	movs	r3, #169	@ 0xa9
 80077a6:	73bb      	strb	r3, [r7, #14]
 80077a8:	e003      	b.n	80077b2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80077aa:	2301      	movs	r3, #1
 80077ac:	737b      	strb	r3, [r7, #13]
 80077ae:	2301      	movs	r3, #1
 80077b0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80077b2:	bf00      	nop
 80077b4:	f7ff fde4 	bl	8007380 <SPI_Timer_Status>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d007      	beq.n	80077ce <USER_SPI_initialize+0x162>
 80077be:	7bbb      	ldrb	r3, [r7, #14]
 80077c0:	2100      	movs	r1, #0
 80077c2:	4618      	mov	r0, r3
 80077c4:	f7ff fee3 	bl	800758e <send_cmd>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1f2      	bne.n	80077b4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80077ce:	f7ff fdd7 	bl	8007380 <SPI_Timer_Status>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d007      	beq.n	80077e8 <USER_SPI_initialize+0x17c>
 80077d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80077dc:	2010      	movs	r0, #16
 80077de:	f7ff fed6 	bl	800758e <send_cmd>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <USER_SPI_initialize+0x180>
				ty = 0;
 80077e8:	2300      	movs	r3, #0
 80077ea:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80077ec:	4a14      	ldr	r2, [pc, #80]	@ (8007840 <USER_SPI_initialize+0x1d4>)
 80077ee:	7b7b      	ldrb	r3, [r7, #13]
 80077f0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80077f2:	f7ff fe45 	bl	8007480 <despiselect>

	if (ty) {			/* OK */
 80077f6:	7b7b      	ldrb	r3, [r7, #13]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d012      	beq.n	8007822 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80077fc:	4b0f      	ldr	r3, [pc, #60]	@ (800783c <USER_SPI_initialize+0x1d0>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007806:	4b0d      	ldr	r3, [pc, #52]	@ (800783c <USER_SPI_initialize+0x1d0>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f042 0210 	orr.w	r2, r2, #16
 800780e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007810:	4b09      	ldr	r3, [pc, #36]	@ (8007838 <USER_SPI_initialize+0x1cc>)
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	b2db      	uxtb	r3, r3
 8007816:	f023 0301 	bic.w	r3, r3, #1
 800781a:	b2da      	uxtb	r2, r3
 800781c:	4b06      	ldr	r3, [pc, #24]	@ (8007838 <USER_SPI_initialize+0x1cc>)
 800781e:	701a      	strb	r2, [r3, #0]
 8007820:	e002      	b.n	8007828 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007822:	4b05      	ldr	r3, [pc, #20]	@ (8007838 <USER_SPI_initialize+0x1cc>)
 8007824:	2201      	movs	r2, #1
 8007826:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007828:	4b03      	ldr	r3, [pc, #12]	@ (8007838 <USER_SPI_initialize+0x1cc>)
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	b2db      	uxtb	r3, r3
}
 800782e:	4618      	mov	r0, r3
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	bd90      	pop	{r4, r7, pc}
 8007836:	bf00      	nop
 8007838:	2000002c 	.word	0x2000002c
 800783c:	20000ce0 	.word	0x20000ce0
 8007840:	20000f78 	.word	0x20000f78

08007844 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	4603      	mov	r3, r0
 800784c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800784e:	79fb      	ldrb	r3, [r7, #7]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <USER_SPI_status+0x14>
 8007854:	2301      	movs	r3, #1
 8007856:	e002      	b.n	800785e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007858:	4b04      	ldr	r3, [pc, #16]	@ (800786c <USER_SPI_status+0x28>)
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	b2db      	uxtb	r3, r3
}
 800785e:	4618      	mov	r0, r3
 8007860:	370c      	adds	r7, #12
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	2000002c 	.word	0x2000002c

08007870 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	60b9      	str	r1, [r7, #8]
 8007878:	607a      	str	r2, [r7, #4]
 800787a:	603b      	str	r3, [r7, #0]
 800787c:	4603      	mov	r3, r0
 800787e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d102      	bne.n	800788c <USER_SPI_read+0x1c>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d101      	bne.n	8007890 <USER_SPI_read+0x20>
 800788c:	2304      	movs	r3, #4
 800788e:	e04d      	b.n	800792c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007890:	4b28      	ldr	r3, [pc, #160]	@ (8007934 <USER_SPI_read+0xc4>)
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	b2db      	uxtb	r3, r3
 8007896:	f003 0301 	and.w	r3, r3, #1
 800789a:	2b00      	cmp	r3, #0
 800789c:	d001      	beq.n	80078a2 <USER_SPI_read+0x32>
 800789e:	2303      	movs	r3, #3
 80078a0:	e044      	b.n	800792c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80078a2:	4b25      	ldr	r3, [pc, #148]	@ (8007938 <USER_SPI_read+0xc8>)
 80078a4:	781b      	ldrb	r3, [r3, #0]
 80078a6:	f003 0308 	and.w	r3, r3, #8
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d102      	bne.n	80078b4 <USER_SPI_read+0x44>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	025b      	lsls	r3, r3, #9
 80078b2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d111      	bne.n	80078de <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80078ba:	6879      	ldr	r1, [r7, #4]
 80078bc:	2011      	movs	r0, #17
 80078be:	f7ff fe66 	bl	800758e <send_cmd>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d129      	bne.n	800791c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80078c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80078cc:	68b8      	ldr	r0, [r7, #8]
 80078ce:	f7ff fe03 	bl	80074d8 <rcvr_datablock>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d021      	beq.n	800791c <USER_SPI_read+0xac>
			count = 0;
 80078d8:	2300      	movs	r3, #0
 80078da:	603b      	str	r3, [r7, #0]
 80078dc:	e01e      	b.n	800791c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80078de:	6879      	ldr	r1, [r7, #4]
 80078e0:	2012      	movs	r0, #18
 80078e2:	f7ff fe54 	bl	800758e <send_cmd>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d117      	bne.n	800791c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80078ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80078f0:	68b8      	ldr	r0, [r7, #8]
 80078f2:	f7ff fdf1 	bl	80074d8 <rcvr_datablock>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d00a      	beq.n	8007912 <USER_SPI_read+0xa2>
				buff += 512;
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007902:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	3b01      	subs	r3, #1
 8007908:	603b      	str	r3, [r7, #0]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1ed      	bne.n	80078ec <USER_SPI_read+0x7c>
 8007910:	e000      	b.n	8007914 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007912:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007914:	2100      	movs	r1, #0
 8007916:	200c      	movs	r0, #12
 8007918:	f7ff fe39 	bl	800758e <send_cmd>
		}
	}
	despiselect();
 800791c:	f7ff fdb0 	bl	8007480 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	bf14      	ite	ne
 8007926:	2301      	movne	r3, #1
 8007928:	2300      	moveq	r3, #0
 800792a:	b2db      	uxtb	r3, r3
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	2000002c 	.word	0x2000002c
 8007938:	20000f78 	.word	0x20000f78

0800793c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	607a      	str	r2, [r7, #4]
 8007946:	603b      	str	r3, [r7, #0]
 8007948:	4603      	mov	r3, r0
 800794a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800794c:	7bfb      	ldrb	r3, [r7, #15]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d102      	bne.n	8007958 <USER_SPI_write+0x1c>
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d101      	bne.n	800795c <USER_SPI_write+0x20>
 8007958:	2304      	movs	r3, #4
 800795a:	e063      	b.n	8007a24 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800795c:	4b33      	ldr	r3, [pc, #204]	@ (8007a2c <USER_SPI_write+0xf0>)
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	b2db      	uxtb	r3, r3
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b00      	cmp	r3, #0
 8007968:	d001      	beq.n	800796e <USER_SPI_write+0x32>
 800796a:	2303      	movs	r3, #3
 800796c:	e05a      	b.n	8007a24 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800796e:	4b2f      	ldr	r3, [pc, #188]	@ (8007a2c <USER_SPI_write+0xf0>)
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	b2db      	uxtb	r3, r3
 8007974:	f003 0304 	and.w	r3, r3, #4
 8007978:	2b00      	cmp	r3, #0
 800797a:	d001      	beq.n	8007980 <USER_SPI_write+0x44>
 800797c:	2302      	movs	r3, #2
 800797e:	e051      	b.n	8007a24 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007980:	4b2b      	ldr	r3, [pc, #172]	@ (8007a30 <USER_SPI_write+0xf4>)
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	f003 0308 	and.w	r3, r3, #8
 8007988:	2b00      	cmp	r3, #0
 800798a:	d102      	bne.n	8007992 <USER_SPI_write+0x56>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	025b      	lsls	r3, r3, #9
 8007990:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d110      	bne.n	80079ba <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007998:	6879      	ldr	r1, [r7, #4]
 800799a:	2018      	movs	r0, #24
 800799c:	f7ff fdf7 	bl	800758e <send_cmd>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d136      	bne.n	8007a14 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80079a6:	21fe      	movs	r1, #254	@ 0xfe
 80079a8:	68b8      	ldr	r0, [r7, #8]
 80079aa:	f7ff fdbe 	bl	800752a <xmit_datablock>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d02f      	beq.n	8007a14 <USER_SPI_write+0xd8>
			count = 0;
 80079b4:	2300      	movs	r3, #0
 80079b6:	603b      	str	r3, [r7, #0]
 80079b8:	e02c      	b.n	8007a14 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80079ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007a30 <USER_SPI_write+0xf4>)
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	f003 0306 	and.w	r3, r3, #6
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d003      	beq.n	80079ce <USER_SPI_write+0x92>
 80079c6:	6839      	ldr	r1, [r7, #0]
 80079c8:	2097      	movs	r0, #151	@ 0x97
 80079ca:	f7ff fde0 	bl	800758e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80079ce:	6879      	ldr	r1, [r7, #4]
 80079d0:	2019      	movs	r0, #25
 80079d2:	f7ff fddc 	bl	800758e <send_cmd>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d11b      	bne.n	8007a14 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80079dc:	21fc      	movs	r1, #252	@ 0xfc
 80079de:	68b8      	ldr	r0, [r7, #8]
 80079e0:	f7ff fda3 	bl	800752a <xmit_datablock>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00a      	beq.n	8007a00 <USER_SPI_write+0xc4>
				buff += 512;
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80079f0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	3b01      	subs	r3, #1
 80079f6:	603b      	str	r3, [r7, #0]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d1ee      	bne.n	80079dc <USER_SPI_write+0xa0>
 80079fe:	e000      	b.n	8007a02 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007a00:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007a02:	21fd      	movs	r1, #253	@ 0xfd
 8007a04:	2000      	movs	r0, #0
 8007a06:	f7ff fd90 	bl	800752a <xmit_datablock>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <USER_SPI_write+0xd8>
 8007a10:	2301      	movs	r3, #1
 8007a12:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007a14:	f7ff fd34 	bl	8007480 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	bf14      	ite	ne
 8007a1e:	2301      	movne	r3, #1
 8007a20:	2300      	moveq	r3, #0
 8007a22:	b2db      	uxtb	r3, r3
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	2000002c 	.word	0x2000002c
 8007a30:	20000f78 	.word	0x20000f78

08007a34 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b08c      	sub	sp, #48	@ 0x30
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	603a      	str	r2, [r7, #0]
 8007a3e:	71fb      	strb	r3, [r7, #7]
 8007a40:	460b      	mov	r3, r1
 8007a42:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007a44:	79fb      	ldrb	r3, [r7, #7]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <USER_SPI_ioctl+0x1a>
 8007a4a:	2304      	movs	r3, #4
 8007a4c:	e15a      	b.n	8007d04 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007a4e:	4baf      	ldr	r3, [pc, #700]	@ (8007d0c <USER_SPI_ioctl+0x2d8>)
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d001      	beq.n	8007a60 <USER_SPI_ioctl+0x2c>
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e151      	b.n	8007d04 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007a66:	79bb      	ldrb	r3, [r7, #6]
 8007a68:	2b04      	cmp	r3, #4
 8007a6a:	f200 8136 	bhi.w	8007cda <USER_SPI_ioctl+0x2a6>
 8007a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a74 <USER_SPI_ioctl+0x40>)
 8007a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a74:	08007a89 	.word	0x08007a89
 8007a78:	08007a9d 	.word	0x08007a9d
 8007a7c:	08007cdb 	.word	0x08007cdb
 8007a80:	08007b49 	.word	0x08007b49
 8007a84:	08007c3f 	.word	0x08007c3f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007a88:	f7ff fd0a 	bl	80074a0 <spiselect>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f000 8127 	beq.w	8007ce2 <USER_SPI_ioctl+0x2ae>
 8007a94:	2300      	movs	r3, #0
 8007a96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007a9a:	e122      	b.n	8007ce2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	2009      	movs	r0, #9
 8007aa0:	f7ff fd75 	bl	800758e <send_cmd>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f040 811d 	bne.w	8007ce6 <USER_SPI_ioctl+0x2b2>
 8007aac:	f107 030c 	add.w	r3, r7, #12
 8007ab0:	2110      	movs	r1, #16
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7ff fd10 	bl	80074d8 <rcvr_datablock>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f000 8113 	beq.w	8007ce6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007ac0:	7b3b      	ldrb	r3, [r7, #12]
 8007ac2:	099b      	lsrs	r3, r3, #6
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d111      	bne.n	8007aee <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007aca:	7d7b      	ldrb	r3, [r7, #21]
 8007acc:	461a      	mov	r2, r3
 8007ace:	7d3b      	ldrb	r3, [r7, #20]
 8007ad0:	021b      	lsls	r3, r3, #8
 8007ad2:	4413      	add	r3, r2
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	7cfb      	ldrb	r3, [r7, #19]
 8007ad8:	041b      	lsls	r3, r3, #16
 8007ada:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007ade:	4413      	add	r3, r2
 8007ae0:	3301      	adds	r3, #1
 8007ae2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	029a      	lsls	r2, r3, #10
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	e028      	b.n	8007b40 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007aee:	7c7b      	ldrb	r3, [r7, #17]
 8007af0:	f003 030f 	and.w	r3, r3, #15
 8007af4:	b2da      	uxtb	r2, r3
 8007af6:	7dbb      	ldrb	r3, [r7, #22]
 8007af8:	09db      	lsrs	r3, r3, #7
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	4413      	add	r3, r2
 8007afe:	b2da      	uxtb	r2, r3
 8007b00:	7d7b      	ldrb	r3, [r7, #21]
 8007b02:	005b      	lsls	r3, r3, #1
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	f003 0306 	and.w	r3, r3, #6
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	4413      	add	r3, r2
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	3302      	adds	r3, #2
 8007b12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007b16:	7d3b      	ldrb	r3, [r7, #20]
 8007b18:	099b      	lsrs	r3, r3, #6
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	7cfb      	ldrb	r3, [r7, #19]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	441a      	add	r2, r3
 8007b24:	7cbb      	ldrb	r3, [r7, #18]
 8007b26:	029b      	lsls	r3, r3, #10
 8007b28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b2c:	4413      	add	r3, r2
 8007b2e:	3301      	adds	r3, #1
 8007b30:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007b32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007b36:	3b09      	subs	r3, #9
 8007b38:	69fa      	ldr	r2, [r7, #28]
 8007b3a:	409a      	lsls	r2, r3
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007b46:	e0ce      	b.n	8007ce6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007b48:	4b71      	ldr	r3, [pc, #452]	@ (8007d10 <USER_SPI_ioctl+0x2dc>)
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	f003 0304 	and.w	r3, r3, #4
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d031      	beq.n	8007bb8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007b54:	2100      	movs	r1, #0
 8007b56:	208d      	movs	r0, #141	@ 0x8d
 8007b58:	f7ff fd19 	bl	800758e <send_cmd>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f040 80c3 	bne.w	8007cea <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007b64:	20ff      	movs	r0, #255	@ 0xff
 8007b66:	f7ff fc21 	bl	80073ac <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007b6a:	f107 030c 	add.w	r3, r7, #12
 8007b6e:	2110      	movs	r1, #16
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff fcb1 	bl	80074d8 <rcvr_datablock>
 8007b76:	4603      	mov	r3, r0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 80b6 	beq.w	8007cea <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007b7e:	2330      	movs	r3, #48	@ 0x30
 8007b80:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007b84:	e007      	b.n	8007b96 <USER_SPI_ioctl+0x162>
 8007b86:	20ff      	movs	r0, #255	@ 0xff
 8007b88:	f7ff fc10 	bl	80073ac <xchg_spi>
 8007b8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007b90:	3b01      	subs	r3, #1
 8007b92:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007b96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1f3      	bne.n	8007b86 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007b9e:	7dbb      	ldrb	r3, [r7, #22]
 8007ba0:	091b      	lsrs	r3, r3, #4
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	2310      	movs	r3, #16
 8007ba8:	fa03 f202 	lsl.w	r2, r3, r2
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007bb6:	e098      	b.n	8007cea <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007bb8:	2100      	movs	r1, #0
 8007bba:	2009      	movs	r0, #9
 8007bbc:	f7ff fce7 	bl	800758e <send_cmd>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f040 8091 	bne.w	8007cea <USER_SPI_ioctl+0x2b6>
 8007bc8:	f107 030c 	add.w	r3, r7, #12
 8007bcc:	2110      	movs	r1, #16
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7ff fc82 	bl	80074d8 <rcvr_datablock>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f000 8087 	beq.w	8007cea <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8007d10 <USER_SPI_ioctl+0x2dc>)
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	f003 0302 	and.w	r3, r3, #2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d012      	beq.n	8007c0e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007be8:	7dbb      	ldrb	r3, [r7, #22]
 8007bea:	005b      	lsls	r3, r3, #1
 8007bec:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007bf0:	7dfa      	ldrb	r2, [r7, #23]
 8007bf2:	09d2      	lsrs	r2, r2, #7
 8007bf4:	b2d2      	uxtb	r2, r2
 8007bf6:	4413      	add	r3, r2
 8007bf8:	1c5a      	adds	r2, r3, #1
 8007bfa:	7e7b      	ldrb	r3, [r7, #25]
 8007bfc:	099b      	lsrs	r3, r3, #6
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	3b01      	subs	r3, #1
 8007c02:	fa02 f303 	lsl.w	r3, r2, r3
 8007c06:	461a      	mov	r2, r3
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	e013      	b.n	8007c36 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007c0e:	7dbb      	ldrb	r3, [r7, #22]
 8007c10:	109b      	asrs	r3, r3, #2
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f003 031f 	and.w	r3, r3, #31
 8007c18:	3301      	adds	r3, #1
 8007c1a:	7dfa      	ldrb	r2, [r7, #23]
 8007c1c:	00d2      	lsls	r2, r2, #3
 8007c1e:	f002 0218 	and.w	r2, r2, #24
 8007c22:	7df9      	ldrb	r1, [r7, #23]
 8007c24:	0949      	lsrs	r1, r1, #5
 8007c26:	b2c9      	uxtb	r1, r1
 8007c28:	440a      	add	r2, r1
 8007c2a:	3201      	adds	r2, #1
 8007c2c:	fb02 f303 	mul.w	r3, r2, r3
 8007c30:	461a      	mov	r2, r3
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007c3c:	e055      	b.n	8007cea <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007c3e:	4b34      	ldr	r3, [pc, #208]	@ (8007d10 <USER_SPI_ioctl+0x2dc>)
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	f003 0306 	and.w	r3, r3, #6
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d051      	beq.n	8007cee <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007c4a:	f107 020c 	add.w	r2, r7, #12
 8007c4e:	79fb      	ldrb	r3, [r7, #7]
 8007c50:	210b      	movs	r1, #11
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7ff feee 	bl	8007a34 <USER_SPI_ioctl>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d149      	bne.n	8007cf2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007c5e:	7b3b      	ldrb	r3, [r7, #12]
 8007c60:	099b      	lsrs	r3, r3, #6
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d104      	bne.n	8007c72 <USER_SPI_ioctl+0x23e>
 8007c68:	7dbb      	ldrb	r3, [r7, #22]
 8007c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d041      	beq.n	8007cf6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	623b      	str	r3, [r7, #32]
 8007c76:	6a3b      	ldr	r3, [r7, #32]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007c82:	4b23      	ldr	r3, [pc, #140]	@ (8007d10 <USER_SPI_ioctl+0x2dc>)
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	f003 0308 	and.w	r3, r3, #8
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d105      	bne.n	8007c9a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c90:	025b      	lsls	r3, r3, #9
 8007c92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c96:	025b      	lsls	r3, r3, #9
 8007c98:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007c9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c9c:	2020      	movs	r0, #32
 8007c9e:	f7ff fc76 	bl	800758e <send_cmd>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d128      	bne.n	8007cfa <USER_SPI_ioctl+0x2c6>
 8007ca8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007caa:	2021      	movs	r0, #33	@ 0x21
 8007cac:	f7ff fc6f 	bl	800758e <send_cmd>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d121      	bne.n	8007cfa <USER_SPI_ioctl+0x2c6>
 8007cb6:	2100      	movs	r1, #0
 8007cb8:	2026      	movs	r0, #38	@ 0x26
 8007cba:	f7ff fc68 	bl	800758e <send_cmd>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d11a      	bne.n	8007cfa <USER_SPI_ioctl+0x2c6>
 8007cc4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007cc8:	f7ff fbb6 	bl	8007438 <wait_ready>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d013      	beq.n	8007cfa <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007cd8:	e00f      	b.n	8007cfa <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007cda:	2304      	movs	r3, #4
 8007cdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007ce0:	e00c      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		break;
 8007ce2:	bf00      	nop
 8007ce4:	e00a      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		break;
 8007ce6:	bf00      	nop
 8007ce8:	e008      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		break;
 8007cea:	bf00      	nop
 8007cec:	e006      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007cee:	bf00      	nop
 8007cf0:	e004      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007cf2:	bf00      	nop
 8007cf4:	e002      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007cf6:	bf00      	nop
 8007cf8:	e000      	b.n	8007cfc <USER_SPI_ioctl+0x2c8>
		break;
 8007cfa:	bf00      	nop
	}

	despiselect();
 8007cfc:	f7ff fbc0 	bl	8007480 <despiselect>

	return res;
 8007d00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3730      	adds	r7, #48	@ 0x30
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	2000002c 	.word	0x2000002c
 8007d10:	20000f78 	.word	0x20000f78

08007d14 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007d1e:	79fb      	ldrb	r3, [r7, #7]
 8007d20:	4a08      	ldr	r2, [pc, #32]	@ (8007d44 <disk_status+0x30>)
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4413      	add	r3, r2
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	79fa      	ldrb	r2, [r7, #7]
 8007d2c:	4905      	ldr	r1, [pc, #20]	@ (8007d44 <disk_status+0x30>)
 8007d2e:	440a      	add	r2, r1
 8007d30:	7a12      	ldrb	r2, [r2, #8]
 8007d32:	4610      	mov	r0, r2
 8007d34:	4798      	blx	r3
 8007d36:	4603      	mov	r3, r0
 8007d38:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	20000fac 	.word	0x20000fac

08007d48 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	4603      	mov	r3, r0
 8007d50:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007d52:	2300      	movs	r3, #0
 8007d54:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007d56:	79fb      	ldrb	r3, [r7, #7]
 8007d58:	4a0e      	ldr	r2, [pc, #56]	@ (8007d94 <disk_initialize+0x4c>)
 8007d5a:	5cd3      	ldrb	r3, [r2, r3]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d114      	bne.n	8007d8a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007d60:	79fb      	ldrb	r3, [r7, #7]
 8007d62:	4a0c      	ldr	r2, [pc, #48]	@ (8007d94 <disk_initialize+0x4c>)
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	4413      	add	r3, r2
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	79fa      	ldrb	r2, [r7, #7]
 8007d6e:	4909      	ldr	r1, [pc, #36]	@ (8007d94 <disk_initialize+0x4c>)
 8007d70:	440a      	add	r2, r1
 8007d72:	7a12      	ldrb	r2, [r2, #8]
 8007d74:	4610      	mov	r0, r2
 8007d76:	4798      	blx	r3
 8007d78:	4603      	mov	r3, r0
 8007d7a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8007d7c:	7bfb      	ldrb	r3, [r7, #15]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d103      	bne.n	8007d8a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8007d82:	79fb      	ldrb	r3, [r7, #7]
 8007d84:	4a03      	ldr	r2, [pc, #12]	@ (8007d94 <disk_initialize+0x4c>)
 8007d86:	2101      	movs	r1, #1
 8007d88:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8007d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3710      	adds	r7, #16
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	20000fac 	.word	0x20000fac

08007d98 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007d98:	b590      	push	{r4, r7, lr}
 8007d9a:	b087      	sub	sp, #28
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60b9      	str	r1, [r7, #8]
 8007da0:	607a      	str	r2, [r7, #4]
 8007da2:	603b      	str	r3, [r7, #0]
 8007da4:	4603      	mov	r3, r0
 8007da6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007da8:	7bfb      	ldrb	r3, [r7, #15]
 8007daa:	4a0a      	ldr	r2, [pc, #40]	@ (8007dd4 <disk_read+0x3c>)
 8007dac:	009b      	lsls	r3, r3, #2
 8007dae:	4413      	add	r3, r2
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	689c      	ldr	r4, [r3, #8]
 8007db4:	7bfb      	ldrb	r3, [r7, #15]
 8007db6:	4a07      	ldr	r2, [pc, #28]	@ (8007dd4 <disk_read+0x3c>)
 8007db8:	4413      	add	r3, r2
 8007dba:	7a18      	ldrb	r0, [r3, #8]
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	68b9      	ldr	r1, [r7, #8]
 8007dc2:	47a0      	blx	r4
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	75fb      	strb	r3, [r7, #23]
  return res;
 8007dc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	371c      	adds	r7, #28
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd90      	pop	{r4, r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	20000fac 	.word	0x20000fac

08007dd8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007dd8:	b590      	push	{r4, r7, lr}
 8007dda:	b087      	sub	sp, #28
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60b9      	str	r1, [r7, #8]
 8007de0:	607a      	str	r2, [r7, #4]
 8007de2:	603b      	str	r3, [r7, #0]
 8007de4:	4603      	mov	r3, r0
 8007de6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	4a0a      	ldr	r2, [pc, #40]	@ (8007e14 <disk_write+0x3c>)
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	68dc      	ldr	r4, [r3, #12]
 8007df4:	7bfb      	ldrb	r3, [r7, #15]
 8007df6:	4a07      	ldr	r2, [pc, #28]	@ (8007e14 <disk_write+0x3c>)
 8007df8:	4413      	add	r3, r2
 8007dfa:	7a18      	ldrb	r0, [r3, #8]
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	68b9      	ldr	r1, [r7, #8]
 8007e02:	47a0      	blx	r4
 8007e04:	4603      	mov	r3, r0
 8007e06:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	371c      	adds	r7, #28
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd90      	pop	{r4, r7, pc}
 8007e12:	bf00      	nop
 8007e14:	20000fac 	.word	0x20000fac

08007e18 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b084      	sub	sp, #16
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	4603      	mov	r3, r0
 8007e20:	603a      	str	r2, [r7, #0]
 8007e22:	71fb      	strb	r3, [r7, #7]
 8007e24:	460b      	mov	r3, r1
 8007e26:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007e28:	79fb      	ldrb	r3, [r7, #7]
 8007e2a:	4a09      	ldr	r2, [pc, #36]	@ (8007e50 <disk_ioctl+0x38>)
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	691b      	ldr	r3, [r3, #16]
 8007e34:	79fa      	ldrb	r2, [r7, #7]
 8007e36:	4906      	ldr	r1, [pc, #24]	@ (8007e50 <disk_ioctl+0x38>)
 8007e38:	440a      	add	r2, r1
 8007e3a:	7a10      	ldrb	r0, [r2, #8]
 8007e3c:	79b9      	ldrb	r1, [r7, #6]
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	4798      	blx	r3
 8007e42:	4603      	mov	r3, r0
 8007e44:	73fb      	strb	r3, [r7, #15]
  return res;
 8007e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	20000fac 	.word	0x20000fac

08007e54 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007e64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007e68:	021b      	lsls	r3, r3, #8
 8007e6a:	b21a      	sxth	r2, r3
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	b21b      	sxth	r3, r3
 8007e72:	4313      	orrs	r3, r2
 8007e74:	b21b      	sxth	r3, r3
 8007e76:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007e78:	89fb      	ldrh	r3, [r7, #14]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr

08007e86 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007e86:	b480      	push	{r7}
 8007e88:	b085      	sub	sp, #20
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	3303      	adds	r3, #3
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	021b      	lsls	r3, r3, #8
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	3202      	adds	r2, #2
 8007e9e:	7812      	ldrb	r2, [r2, #0]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	021b      	lsls	r3, r3, #8
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	3201      	adds	r2, #1
 8007eac:	7812      	ldrb	r2, [r2, #0]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	021b      	lsls	r3, r3, #8
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	7812      	ldrb	r2, [r2, #0]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	60fb      	str	r3, [r7, #12]
	return rv;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3714      	adds	r7, #20
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	1c5a      	adds	r2, r3, #1
 8007edc:	607a      	str	r2, [r7, #4]
 8007ede:	887a      	ldrh	r2, [r7, #2]
 8007ee0:	b2d2      	uxtb	r2, r2
 8007ee2:	701a      	strb	r2, [r3, #0]
 8007ee4:	887b      	ldrh	r3, [r7, #2]
 8007ee6:	0a1b      	lsrs	r3, r3, #8
 8007ee8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	1c5a      	adds	r2, r3, #1
 8007eee:	607a      	str	r2, [r7, #4]
 8007ef0:	887a      	ldrh	r2, [r7, #2]
 8007ef2:	b2d2      	uxtb	r2, r2
 8007ef4:	701a      	strb	r2, [r3, #0]
}
 8007ef6:	bf00      	nop
 8007ef8:	370c      	adds	r7, #12
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr

08007f02 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007f02:	b480      	push	{r7}
 8007f04:	b083      	sub	sp, #12
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
 8007f0a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	1c5a      	adds	r2, r3, #1
 8007f10:	607a      	str	r2, [r7, #4]
 8007f12:	683a      	ldr	r2, [r7, #0]
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	701a      	strb	r2, [r3, #0]
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	0a1b      	lsrs	r3, r3, #8
 8007f1c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	1c5a      	adds	r2, r3, #1
 8007f22:	607a      	str	r2, [r7, #4]
 8007f24:	683a      	ldr	r2, [r7, #0]
 8007f26:	b2d2      	uxtb	r2, r2
 8007f28:	701a      	strb	r2, [r3, #0]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	0a1b      	lsrs	r3, r3, #8
 8007f2e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	1c5a      	adds	r2, r3, #1
 8007f34:	607a      	str	r2, [r7, #4]
 8007f36:	683a      	ldr	r2, [r7, #0]
 8007f38:	b2d2      	uxtb	r2, r2
 8007f3a:	701a      	strb	r2, [r3, #0]
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	0a1b      	lsrs	r3, r3, #8
 8007f40:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	607a      	str	r2, [r7, #4]
 8007f48:	683a      	ldr	r2, [r7, #0]
 8007f4a:	b2d2      	uxtb	r2, r2
 8007f4c:	701a      	strb	r2, [r3, #0]
}
 8007f4e:	bf00      	nop
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007f5a:	b480      	push	{r7}
 8007f5c:	b087      	sub	sp, #28
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	60f8      	str	r0, [r7, #12]
 8007f62:	60b9      	str	r1, [r7, #8]
 8007f64:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00d      	beq.n	8007f90 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	1c53      	adds	r3, r2, #1
 8007f78:	613b      	str	r3, [r7, #16]
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	1c59      	adds	r1, r3, #1
 8007f7e:	6179      	str	r1, [r7, #20]
 8007f80:	7812      	ldrb	r2, [r2, #0]
 8007f82:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	3b01      	subs	r3, #1
 8007f88:	607b      	str	r3, [r7, #4]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1f1      	bne.n	8007f74 <mem_cpy+0x1a>
	}
}
 8007f90:	bf00      	nop
 8007f92:	371c      	adds	r7, #28
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007f9c:	b480      	push	{r7}
 8007f9e:	b087      	sub	sp, #28
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	1c5a      	adds	r2, r3, #1
 8007fb0:	617a      	str	r2, [r7, #20]
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	b2d2      	uxtb	r2, r2
 8007fb6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	607b      	str	r3, [r7, #4]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1f3      	bne.n	8007fac <mem_set+0x10>
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	371c      	adds	r7, #28
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007fd2:	b480      	push	{r7}
 8007fd4:	b089      	sub	sp, #36	@ 0x24
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	60f8      	str	r0, [r7, #12]
 8007fda:	60b9      	str	r1, [r7, #8]
 8007fdc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	61fb      	str	r3, [r7, #28]
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	1c5a      	adds	r2, r3, #1
 8007fee:	61fa      	str	r2, [r7, #28]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	1c5a      	adds	r2, r3, #1
 8007ff8:	61ba      	str	r2, [r7, #24]
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	1acb      	subs	r3, r1, r3
 8007ffe:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	3b01      	subs	r3, #1
 8008004:	607b      	str	r3, [r7, #4]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d002      	beq.n	8008012 <mem_cmp+0x40>
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0eb      	beq.n	8007fea <mem_cmp+0x18>

	return r;
 8008012:	697b      	ldr	r3, [r7, #20]
}
 8008014:	4618      	mov	r0, r3
 8008016:	3724      	adds	r7, #36	@ 0x24
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800802a:	e002      	b.n	8008032 <chk_chr+0x12>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3301      	adds	r3, #1
 8008030:	607b      	str	r3, [r7, #4]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d005      	beq.n	8008046 <chk_chr+0x26>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	461a      	mov	r2, r3
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	4293      	cmp	r3, r2
 8008044:	d1f2      	bne.n	800802c <chk_chr+0xc>
	return *str;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	781b      	ldrb	r3, [r3, #0]
}
 800804a:	4618      	mov	r0, r3
 800804c:	370c      	adds	r7, #12
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
	...

08008058 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008062:	2300      	movs	r3, #0
 8008064:	60bb      	str	r3, [r7, #8]
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	60fb      	str	r3, [r7, #12]
 800806a:	e029      	b.n	80080c0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800806c:	4a27      	ldr	r2, [pc, #156]	@ (800810c <chk_lock+0xb4>)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	011b      	lsls	r3, r3, #4
 8008072:	4413      	add	r3, r2
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d01d      	beq.n	80080b6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800807a:	4a24      	ldr	r2, [pc, #144]	@ (800810c <chk_lock+0xb4>)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	011b      	lsls	r3, r3, #4
 8008080:	4413      	add	r3, r2
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	429a      	cmp	r2, r3
 800808a:	d116      	bne.n	80080ba <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800808c:	4a1f      	ldr	r2, [pc, #124]	@ (800810c <chk_lock+0xb4>)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	011b      	lsls	r3, r3, #4
 8008092:	4413      	add	r3, r2
 8008094:	3304      	adds	r3, #4
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800809c:	429a      	cmp	r2, r3
 800809e:	d10c      	bne.n	80080ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80080a0:	4a1a      	ldr	r2, [pc, #104]	@ (800810c <chk_lock+0xb4>)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	011b      	lsls	r3, r3, #4
 80080a6:	4413      	add	r3, r2
 80080a8:	3308      	adds	r3, #8
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d102      	bne.n	80080ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80080b4:	e007      	b.n	80080c6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80080b6:	2301      	movs	r3, #1
 80080b8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	3301      	adds	r3, #1
 80080be:	60fb      	str	r3, [r7, #12]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d9d2      	bls.n	800806c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	d109      	bne.n	80080e0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d102      	bne.n	80080d8 <chk_lock+0x80>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d101      	bne.n	80080dc <chk_lock+0x84>
 80080d8:	2300      	movs	r3, #0
 80080da:	e010      	b.n	80080fe <chk_lock+0xa6>
 80080dc:	2312      	movs	r3, #18
 80080de:	e00e      	b.n	80080fe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d108      	bne.n	80080f8 <chk_lock+0xa0>
 80080e6:	4a09      	ldr	r2, [pc, #36]	@ (800810c <chk_lock+0xb4>)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	011b      	lsls	r3, r3, #4
 80080ec:	4413      	add	r3, r2
 80080ee:	330c      	adds	r3, #12
 80080f0:	881b      	ldrh	r3, [r3, #0]
 80080f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f6:	d101      	bne.n	80080fc <chk_lock+0xa4>
 80080f8:	2310      	movs	r3, #16
 80080fa:	e000      	b.n	80080fe <chk_lock+0xa6>
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3714      	adds	r7, #20
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	20000f8c 	.word	0x20000f8c

08008110 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008116:	2300      	movs	r3, #0
 8008118:	607b      	str	r3, [r7, #4]
 800811a:	e002      	b.n	8008122 <enq_lock+0x12>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	3301      	adds	r3, #1
 8008120:	607b      	str	r3, [r7, #4]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d806      	bhi.n	8008136 <enq_lock+0x26>
 8008128:	4a09      	ldr	r2, [pc, #36]	@ (8008150 <enq_lock+0x40>)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	011b      	lsls	r3, r3, #4
 800812e:	4413      	add	r3, r2
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1f2      	bne.n	800811c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b02      	cmp	r3, #2
 800813a:	bf14      	ite	ne
 800813c:	2301      	movne	r3, #1
 800813e:	2300      	moveq	r3, #0
 8008140:	b2db      	uxtb	r3, r3
}
 8008142:	4618      	mov	r0, r3
 8008144:	370c      	adds	r7, #12
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr
 800814e:	bf00      	nop
 8008150:	20000f8c 	.word	0x20000f8c

08008154 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800815e:	2300      	movs	r3, #0
 8008160:	60fb      	str	r3, [r7, #12]
 8008162:	e01f      	b.n	80081a4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008164:	4a41      	ldr	r2, [pc, #260]	@ (800826c <inc_lock+0x118>)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	011b      	lsls	r3, r3, #4
 800816a:	4413      	add	r3, r2
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	429a      	cmp	r2, r3
 8008174:	d113      	bne.n	800819e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008176:	4a3d      	ldr	r2, [pc, #244]	@ (800826c <inc_lock+0x118>)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	011b      	lsls	r3, r3, #4
 800817c:	4413      	add	r3, r2
 800817e:	3304      	adds	r3, #4
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008186:	429a      	cmp	r2, r3
 8008188:	d109      	bne.n	800819e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800818a:	4a38      	ldr	r2, [pc, #224]	@ (800826c <inc_lock+0x118>)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	011b      	lsls	r3, r3, #4
 8008190:	4413      	add	r3, r2
 8008192:	3308      	adds	r3, #8
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800819a:	429a      	cmp	r2, r3
 800819c:	d006      	beq.n	80081ac <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3301      	adds	r3, #1
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d9dc      	bls.n	8008164 <inc_lock+0x10>
 80081aa:	e000      	b.n	80081ae <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80081ac:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2b02      	cmp	r3, #2
 80081b2:	d132      	bne.n	800821a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80081b4:	2300      	movs	r3, #0
 80081b6:	60fb      	str	r3, [r7, #12]
 80081b8:	e002      	b.n	80081c0 <inc_lock+0x6c>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	3301      	adds	r3, #1
 80081be:	60fb      	str	r3, [r7, #12]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d806      	bhi.n	80081d4 <inc_lock+0x80>
 80081c6:	4a29      	ldr	r2, [pc, #164]	@ (800826c <inc_lock+0x118>)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	011b      	lsls	r3, r3, #4
 80081cc:	4413      	add	r3, r2
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1f2      	bne.n	80081ba <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d101      	bne.n	80081de <inc_lock+0x8a>
 80081da:	2300      	movs	r3, #0
 80081dc:	e040      	b.n	8008260 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	4922      	ldr	r1, [pc, #136]	@ (800826c <inc_lock+0x118>)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	011b      	lsls	r3, r3, #4
 80081e8:	440b      	add	r3, r1
 80081ea:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	689a      	ldr	r2, [r3, #8]
 80081f0:	491e      	ldr	r1, [pc, #120]	@ (800826c <inc_lock+0x118>)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	011b      	lsls	r3, r3, #4
 80081f6:	440b      	add	r3, r1
 80081f8:	3304      	adds	r3, #4
 80081fa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	695a      	ldr	r2, [r3, #20]
 8008200:	491a      	ldr	r1, [pc, #104]	@ (800826c <inc_lock+0x118>)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	011b      	lsls	r3, r3, #4
 8008206:	440b      	add	r3, r1
 8008208:	3308      	adds	r3, #8
 800820a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800820c:	4a17      	ldr	r2, [pc, #92]	@ (800826c <inc_lock+0x118>)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	011b      	lsls	r3, r3, #4
 8008212:	4413      	add	r3, r2
 8008214:	330c      	adds	r3, #12
 8008216:	2200      	movs	r2, #0
 8008218:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d009      	beq.n	8008234 <inc_lock+0xe0>
 8008220:	4a12      	ldr	r2, [pc, #72]	@ (800826c <inc_lock+0x118>)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	011b      	lsls	r3, r3, #4
 8008226:	4413      	add	r3, r2
 8008228:	330c      	adds	r3, #12
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <inc_lock+0xe0>
 8008230:	2300      	movs	r3, #0
 8008232:	e015      	b.n	8008260 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d108      	bne.n	800824c <inc_lock+0xf8>
 800823a:	4a0c      	ldr	r2, [pc, #48]	@ (800826c <inc_lock+0x118>)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	011b      	lsls	r3, r3, #4
 8008240:	4413      	add	r3, r2
 8008242:	330c      	adds	r3, #12
 8008244:	881b      	ldrh	r3, [r3, #0]
 8008246:	3301      	adds	r3, #1
 8008248:	b29a      	uxth	r2, r3
 800824a:	e001      	b.n	8008250 <inc_lock+0xfc>
 800824c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008250:	4906      	ldr	r1, [pc, #24]	@ (800826c <inc_lock+0x118>)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	011b      	lsls	r3, r3, #4
 8008256:	440b      	add	r3, r1
 8008258:	330c      	adds	r3, #12
 800825a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	3301      	adds	r3, #1
}
 8008260:	4618      	mov	r0, r3
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	20000f8c 	.word	0x20000f8c

08008270 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	3b01      	subs	r3, #1
 800827c:	607b      	str	r3, [r7, #4]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d825      	bhi.n	80082d0 <dec_lock+0x60>
		n = Files[i].ctr;
 8008284:	4a17      	ldr	r2, [pc, #92]	@ (80082e4 <dec_lock+0x74>)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	011b      	lsls	r3, r3, #4
 800828a:	4413      	add	r3, r2
 800828c:	330c      	adds	r3, #12
 800828e:	881b      	ldrh	r3, [r3, #0]
 8008290:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008292:	89fb      	ldrh	r3, [r7, #14]
 8008294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008298:	d101      	bne.n	800829e <dec_lock+0x2e>
 800829a:	2300      	movs	r3, #0
 800829c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800829e:	89fb      	ldrh	r3, [r7, #14]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <dec_lock+0x3a>
 80082a4:	89fb      	ldrh	r3, [r7, #14]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80082aa:	4a0e      	ldr	r2, [pc, #56]	@ (80082e4 <dec_lock+0x74>)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	011b      	lsls	r3, r3, #4
 80082b0:	4413      	add	r3, r2
 80082b2:	330c      	adds	r3, #12
 80082b4:	89fa      	ldrh	r2, [r7, #14]
 80082b6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80082b8:	89fb      	ldrh	r3, [r7, #14]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d105      	bne.n	80082ca <dec_lock+0x5a>
 80082be:	4a09      	ldr	r2, [pc, #36]	@ (80082e4 <dec_lock+0x74>)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	011b      	lsls	r3, r3, #4
 80082c4:	4413      	add	r3, r2
 80082c6:	2200      	movs	r2, #0
 80082c8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	737b      	strb	r3, [r7, #13]
 80082ce:	e001      	b.n	80082d4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80082d0:	2302      	movs	r3, #2
 80082d2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80082d4:	7b7b      	ldrb	r3, [r7, #13]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	20000f8c 	.word	0x20000f8c

080082e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80082f0:	2300      	movs	r3, #0
 80082f2:	60fb      	str	r3, [r7, #12]
 80082f4:	e010      	b.n	8008318 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80082f6:	4a0d      	ldr	r2, [pc, #52]	@ (800832c <clear_lock+0x44>)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	011b      	lsls	r3, r3, #4
 80082fc:	4413      	add	r3, r2
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	429a      	cmp	r2, r3
 8008304:	d105      	bne.n	8008312 <clear_lock+0x2a>
 8008306:	4a09      	ldr	r2, [pc, #36]	@ (800832c <clear_lock+0x44>)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	011b      	lsls	r3, r3, #4
 800830c:	4413      	add	r3, r2
 800830e:	2200      	movs	r2, #0
 8008310:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	3301      	adds	r3, #1
 8008316:	60fb      	str	r3, [r7, #12]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2b01      	cmp	r3, #1
 800831c:	d9eb      	bls.n	80082f6 <clear_lock+0xe>
	}
}
 800831e:	bf00      	nop
 8008320:	bf00      	nop
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	20000f8c 	.word	0x20000f8c

08008330 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b086      	sub	sp, #24
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008338:	2300      	movs	r3, #0
 800833a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	78db      	ldrb	r3, [r3, #3]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d034      	beq.n	80083ae <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008348:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	7858      	ldrb	r0, [r3, #1]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008354:	2301      	movs	r3, #1
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	f7ff fd3e 	bl	8007dd8 <disk_write>
 800835c:	4603      	mov	r3, r0
 800835e:	2b00      	cmp	r3, #0
 8008360:	d002      	beq.n	8008368 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008362:	2301      	movs	r3, #1
 8008364:	73fb      	strb	r3, [r7, #15]
 8008366:	e022      	b.n	80083ae <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	697a      	ldr	r2, [r7, #20]
 8008374:	1ad2      	subs	r2, r2, r3
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	429a      	cmp	r2, r3
 800837c:	d217      	bcs.n	80083ae <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	789b      	ldrb	r3, [r3, #2]
 8008382:	613b      	str	r3, [r7, #16]
 8008384:	e010      	b.n	80083a8 <sync_window+0x78>
					wsect += fs->fsize;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	697a      	ldr	r2, [r7, #20]
 800838c:	4413      	add	r3, r2
 800838e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	7858      	ldrb	r0, [r3, #1]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800839a:	2301      	movs	r3, #1
 800839c:	697a      	ldr	r2, [r7, #20]
 800839e:	f7ff fd1b 	bl	8007dd8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	613b      	str	r3, [r7, #16]
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d8eb      	bhi.n	8008386 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3718      	adds	r7, #24
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80083c2:	2300      	movs	r3, #0
 80083c4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ca:	683a      	ldr	r2, [r7, #0]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d01b      	beq.n	8008408 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f7ff ffad 	bl	8008330 <sync_window>
 80083d6:	4603      	mov	r3, r0
 80083d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80083da:	7bfb      	ldrb	r3, [r7, #15]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d113      	bne.n	8008408 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	7858      	ldrb	r0, [r3, #1]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80083ea:	2301      	movs	r3, #1
 80083ec:	683a      	ldr	r2, [r7, #0]
 80083ee:	f7ff fcd3 	bl	8007d98 <disk_read>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d004      	beq.n	8008402 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80083f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083fc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80083fe:	2301      	movs	r3, #1
 8008400:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8008408:	7bfb      	ldrb	r3, [r7, #15]
}
 800840a:	4618      	mov	r0, r3
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
	...

08008414 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b084      	sub	sp, #16
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f7ff ff87 	bl	8008330 <sync_window>
 8008422:	4603      	mov	r3, r0
 8008424:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008426:	7bfb      	ldrb	r3, [r7, #15]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d158      	bne.n	80084de <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	2b03      	cmp	r3, #3
 8008432:	d148      	bne.n	80084c6 <sync_fs+0xb2>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	791b      	ldrb	r3, [r3, #4]
 8008438:	2b01      	cmp	r3, #1
 800843a:	d144      	bne.n	80084c6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	3330      	adds	r3, #48	@ 0x30
 8008440:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008444:	2100      	movs	r1, #0
 8008446:	4618      	mov	r0, r3
 8008448:	f7ff fda8 	bl	8007f9c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	3330      	adds	r3, #48	@ 0x30
 8008450:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008454:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8008458:	4618      	mov	r0, r3
 800845a:	f7ff fd37 	bl	8007ecc <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	3330      	adds	r3, #48	@ 0x30
 8008462:	4921      	ldr	r1, [pc, #132]	@ (80084e8 <sync_fs+0xd4>)
 8008464:	4618      	mov	r0, r3
 8008466:	f7ff fd4c 	bl	8007f02 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	3330      	adds	r3, #48	@ 0x30
 800846e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008472:	491e      	ldr	r1, [pc, #120]	@ (80084ec <sync_fs+0xd8>)
 8008474:	4618      	mov	r0, r3
 8008476:	f7ff fd44 	bl	8007f02 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	3330      	adds	r3, #48	@ 0x30
 800847e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	4619      	mov	r1, r3
 8008488:	4610      	mov	r0, r2
 800848a:	f7ff fd3a 	bl	8007f02 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	3330      	adds	r3, #48	@ 0x30
 8008492:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	4619      	mov	r1, r3
 800849c:	4610      	mov	r0, r2
 800849e:	f7ff fd30 	bl	8007f02 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	69db      	ldr	r3, [r3, #28]
 80084a6:	1c5a      	adds	r2, r3, #1
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	7858      	ldrb	r0, [r3, #1]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ba:	2301      	movs	r3, #1
 80084bc:	f7ff fc8c 	bl	8007dd8 <disk_write>
			fs->fsi_flag = 0;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	785b      	ldrb	r3, [r3, #1]
 80084ca:	2200      	movs	r2, #0
 80084cc:	2100      	movs	r1, #0
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7ff fca2 	bl	8007e18 <disk_ioctl>
 80084d4:	4603      	mov	r3, r0
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d001      	beq.n	80084de <sync_fs+0xca>
 80084da:	2301      	movs	r3, #1
 80084dc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80084de:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	41615252 	.word	0x41615252
 80084ec:	61417272 	.word	0x61417272

080084f0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	3b02      	subs	r3, #2
 80084fe:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	695b      	ldr	r3, [r3, #20]
 8008504:	3b02      	subs	r3, #2
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	429a      	cmp	r2, r3
 800850a:	d301      	bcc.n	8008510 <clust2sect+0x20>
 800850c:	2300      	movs	r3, #0
 800850e:	e008      	b.n	8008522 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	895b      	ldrh	r3, [r3, #10]
 8008514:	461a      	mov	r2, r3
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	fb03 f202 	mul.w	r2, r3, r2
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008520:	4413      	add	r3, r2
}
 8008522:	4618      	mov	r0, r3
 8008524:	370c      	adds	r7, #12
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr

0800852e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b086      	sub	sp, #24
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
 8008536:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	2b01      	cmp	r3, #1
 8008542:	d904      	bls.n	800854e <get_fat+0x20>
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	695b      	ldr	r3, [r3, #20]
 8008548:	683a      	ldr	r2, [r7, #0]
 800854a:	429a      	cmp	r2, r3
 800854c:	d302      	bcc.n	8008554 <get_fat+0x26>
		val = 1;	/* Internal error */
 800854e:	2301      	movs	r3, #1
 8008550:	617b      	str	r3, [r7, #20]
 8008552:	e08e      	b.n	8008672 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008554:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008558:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	2b03      	cmp	r3, #3
 8008560:	d061      	beq.n	8008626 <get_fat+0xf8>
 8008562:	2b03      	cmp	r3, #3
 8008564:	dc7b      	bgt.n	800865e <get_fat+0x130>
 8008566:	2b01      	cmp	r3, #1
 8008568:	d002      	beq.n	8008570 <get_fat+0x42>
 800856a:	2b02      	cmp	r3, #2
 800856c:	d041      	beq.n	80085f2 <get_fat+0xc4>
 800856e:	e076      	b.n	800865e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	60fb      	str	r3, [r7, #12]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	085b      	lsrs	r3, r3, #1
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	4413      	add	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	6a1a      	ldr	r2, [r3, #32]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	0a5b      	lsrs	r3, r3, #9
 8008586:	4413      	add	r3, r2
 8008588:	4619      	mov	r1, r3
 800858a:	6938      	ldr	r0, [r7, #16]
 800858c:	f7ff ff14 	bl	80083b8 <move_window>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d166      	bne.n	8008664 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	1c5a      	adds	r2, r3, #1
 800859a:	60fa      	str	r2, [r7, #12]
 800859c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	4413      	add	r3, r2
 80085a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80085a8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	6a1a      	ldr	r2, [r3, #32]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	0a5b      	lsrs	r3, r3, #9
 80085b2:	4413      	add	r3, r2
 80085b4:	4619      	mov	r1, r3
 80085b6:	6938      	ldr	r0, [r7, #16]
 80085b8:	f7ff fefe 	bl	80083b8 <move_window>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d152      	bne.n	8008668 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085c8:	693a      	ldr	r2, [r7, #16]
 80085ca:	4413      	add	r3, r2
 80085cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80085d0:	021b      	lsls	r3, r3, #8
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	f003 0301 	and.w	r3, r3, #1
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d002      	beq.n	80085e8 <get_fat+0xba>
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	091b      	lsrs	r3, r3, #4
 80085e6:	e002      	b.n	80085ee <get_fat+0xc0>
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085ee:	617b      	str	r3, [r7, #20]
			break;
 80085f0:	e03f      	b.n	8008672 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	6a1a      	ldr	r2, [r3, #32]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	0a1b      	lsrs	r3, r3, #8
 80085fa:	4413      	add	r3, r2
 80085fc:	4619      	mov	r1, r3
 80085fe:	6938      	ldr	r0, [r7, #16]
 8008600:	f7ff feda 	bl	80083b8 <move_window>
 8008604:	4603      	mov	r3, r0
 8008606:	2b00      	cmp	r3, #0
 8008608:	d130      	bne.n	800866c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008618:	4413      	add	r3, r2
 800861a:	4618      	mov	r0, r3
 800861c:	f7ff fc1a 	bl	8007e54 <ld_word>
 8008620:	4603      	mov	r3, r0
 8008622:	617b      	str	r3, [r7, #20]
			break;
 8008624:	e025      	b.n	8008672 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	6a1a      	ldr	r2, [r3, #32]
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	09db      	lsrs	r3, r3, #7
 800862e:	4413      	add	r3, r2
 8008630:	4619      	mov	r1, r3
 8008632:	6938      	ldr	r0, [r7, #16]
 8008634:	f7ff fec0 	bl	80083b8 <move_window>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d118      	bne.n	8008670 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800864c:	4413      	add	r3, r2
 800864e:	4618      	mov	r0, r3
 8008650:	f7ff fc19 	bl	8007e86 <ld_dword>
 8008654:	4603      	mov	r3, r0
 8008656:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800865a:	617b      	str	r3, [r7, #20]
			break;
 800865c:	e009      	b.n	8008672 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800865e:	2301      	movs	r3, #1
 8008660:	617b      	str	r3, [r7, #20]
 8008662:	e006      	b.n	8008672 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008664:	bf00      	nop
 8008666:	e004      	b.n	8008672 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008668:	bf00      	nop
 800866a:	e002      	b.n	8008672 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800866c:	bf00      	nop
 800866e:	e000      	b.n	8008672 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008670:	bf00      	nop
		}
	}

	return val;
 8008672:	697b      	ldr	r3, [r7, #20]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3718      	adds	r7, #24
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800867c:	b590      	push	{r4, r7, lr}
 800867e:	b089      	sub	sp, #36	@ 0x24
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008688:	2302      	movs	r3, #2
 800868a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	2b01      	cmp	r3, #1
 8008690:	f240 80d9 	bls.w	8008846 <put_fat+0x1ca>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	695b      	ldr	r3, [r3, #20]
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	429a      	cmp	r2, r3
 800869c:	f080 80d3 	bcs.w	8008846 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2b03      	cmp	r3, #3
 80086a6:	f000 8096 	beq.w	80087d6 <put_fat+0x15a>
 80086aa:	2b03      	cmp	r3, #3
 80086ac:	f300 80cb 	bgt.w	8008846 <put_fat+0x1ca>
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d002      	beq.n	80086ba <put_fat+0x3e>
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d06e      	beq.n	8008796 <put_fat+0x11a>
 80086b8:	e0c5      	b.n	8008846 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	61bb      	str	r3, [r7, #24]
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	085b      	lsrs	r3, r3, #1
 80086c2:	69ba      	ldr	r2, [r7, #24]
 80086c4:	4413      	add	r3, r2
 80086c6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6a1a      	ldr	r2, [r3, #32]
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	0a5b      	lsrs	r3, r3, #9
 80086d0:	4413      	add	r3, r2
 80086d2:	4619      	mov	r1, r3
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f7ff fe6f 	bl	80083b8 <move_window>
 80086da:	4603      	mov	r3, r0
 80086dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80086de:	7ffb      	ldrb	r3, [r7, #31]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	f040 80a9 	bne.w	8008838 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	1c59      	adds	r1, r3, #1
 80086f0:	61b9      	str	r1, [r7, #24]
 80086f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086f6:	4413      	add	r3, r2
 80086f8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f003 0301 	and.w	r3, r3, #1
 8008700:	2b00      	cmp	r3, #0
 8008702:	d00d      	beq.n	8008720 <put_fat+0xa4>
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	b25b      	sxtb	r3, r3
 800870a:	f003 030f 	and.w	r3, r3, #15
 800870e:	b25a      	sxtb	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	b25b      	sxtb	r3, r3
 8008714:	011b      	lsls	r3, r3, #4
 8008716:	b25b      	sxtb	r3, r3
 8008718:	4313      	orrs	r3, r2
 800871a:	b25b      	sxtb	r3, r3
 800871c:	b2db      	uxtb	r3, r3
 800871e:	e001      	b.n	8008724 <put_fat+0xa8>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	b2db      	uxtb	r3, r3
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2201      	movs	r2, #1
 800872c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6a1a      	ldr	r2, [r3, #32]
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	0a5b      	lsrs	r3, r3, #9
 8008736:	4413      	add	r3, r2
 8008738:	4619      	mov	r1, r3
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f7ff fe3c 	bl	80083b8 <move_window>
 8008740:	4603      	mov	r3, r0
 8008742:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008744:	7ffb      	ldrb	r3, [r7, #31]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d178      	bne.n	800883c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008756:	4413      	add	r3, r2
 8008758:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	f003 0301 	and.w	r3, r3, #1
 8008760:	2b00      	cmp	r3, #0
 8008762:	d003      	beq.n	800876c <put_fat+0xf0>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	091b      	lsrs	r3, r3, #4
 8008768:	b2db      	uxtb	r3, r3
 800876a:	e00e      	b.n	800878a <put_fat+0x10e>
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	b25b      	sxtb	r3, r3
 8008772:	f023 030f 	bic.w	r3, r3, #15
 8008776:	b25a      	sxtb	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	0a1b      	lsrs	r3, r3, #8
 800877c:	b25b      	sxtb	r3, r3
 800877e:	f003 030f 	and.w	r3, r3, #15
 8008782:	b25b      	sxtb	r3, r3
 8008784:	4313      	orrs	r3, r2
 8008786:	b25b      	sxtb	r3, r3
 8008788:	b2db      	uxtb	r3, r3
 800878a:	697a      	ldr	r2, [r7, #20]
 800878c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2201      	movs	r2, #1
 8008792:	70da      	strb	r2, [r3, #3]
			break;
 8008794:	e057      	b.n	8008846 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	6a1a      	ldr	r2, [r3, #32]
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	0a1b      	lsrs	r3, r3, #8
 800879e:	4413      	add	r3, r2
 80087a0:	4619      	mov	r1, r3
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7ff fe08 	bl	80083b8 <move_window>
 80087a8:	4603      	mov	r3, r0
 80087aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087ac:	7ffb      	ldrb	r3, [r7, #31]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d146      	bne.n	8008840 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	005b      	lsls	r3, r3, #1
 80087bc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80087c0:	4413      	add	r3, r2
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	b292      	uxth	r2, r2
 80087c6:	4611      	mov	r1, r2
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7ff fb7f 	bl	8007ecc <st_word>
			fs->wflag = 1;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2201      	movs	r2, #1
 80087d2:	70da      	strb	r2, [r3, #3]
			break;
 80087d4:	e037      	b.n	8008846 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6a1a      	ldr	r2, [r3, #32]
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	09db      	lsrs	r3, r3, #7
 80087de:	4413      	add	r3, r2
 80087e0:	4619      	mov	r1, r3
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f7ff fde8 	bl	80083b8 <move_window>
 80087e8:	4603      	mov	r3, r0
 80087ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087ec:	7ffb      	ldrb	r3, [r7, #31]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d128      	bne.n	8008844 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008806:	4413      	add	r3, r2
 8008808:	4618      	mov	r0, r3
 800880a:	f7ff fb3c 	bl	8007e86 <ld_dword>
 800880e:	4603      	mov	r3, r0
 8008810:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008814:	4323      	orrs	r3, r4
 8008816:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008826:	4413      	add	r3, r2
 8008828:	6879      	ldr	r1, [r7, #4]
 800882a:	4618      	mov	r0, r3
 800882c:	f7ff fb69 	bl	8007f02 <st_dword>
			fs->wflag = 1;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2201      	movs	r2, #1
 8008834:	70da      	strb	r2, [r3, #3]
			break;
 8008836:	e006      	b.n	8008846 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008838:	bf00      	nop
 800883a:	e004      	b.n	8008846 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800883c:	bf00      	nop
 800883e:	e002      	b.n	8008846 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008840:	bf00      	nop
 8008842:	e000      	b.n	8008846 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008844:	bf00      	nop
		}
	}
	return res;
 8008846:	7ffb      	ldrb	r3, [r7, #31]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3724      	adds	r7, #36	@ 0x24
 800884c:	46bd      	mov	sp, r7
 800884e:	bd90      	pop	{r4, r7, pc}

08008850 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b088      	sub	sp, #32
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800885c:	2300      	movs	r3, #0
 800885e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2b01      	cmp	r3, #1
 800886a:	d904      	bls.n	8008876 <remove_chain+0x26>
 800886c:	69bb      	ldr	r3, [r7, #24]
 800886e:	695b      	ldr	r3, [r3, #20]
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	429a      	cmp	r2, r3
 8008874:	d301      	bcc.n	800887a <remove_chain+0x2a>
 8008876:	2302      	movs	r3, #2
 8008878:	e04b      	b.n	8008912 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00c      	beq.n	800889a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008880:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008884:	6879      	ldr	r1, [r7, #4]
 8008886:	69b8      	ldr	r0, [r7, #24]
 8008888:	f7ff fef8 	bl	800867c <put_fat>
 800888c:	4603      	mov	r3, r0
 800888e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008890:	7ffb      	ldrb	r3, [r7, #31]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d001      	beq.n	800889a <remove_chain+0x4a>
 8008896:	7ffb      	ldrb	r3, [r7, #31]
 8008898:	e03b      	b.n	8008912 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800889a:	68b9      	ldr	r1, [r7, #8]
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f7ff fe46 	bl	800852e <get_fat>
 80088a2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d031      	beq.n	800890e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d101      	bne.n	80088b4 <remove_chain+0x64>
 80088b0:	2302      	movs	r3, #2
 80088b2:	e02e      	b.n	8008912 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088ba:	d101      	bne.n	80088c0 <remove_chain+0x70>
 80088bc:	2301      	movs	r3, #1
 80088be:	e028      	b.n	8008912 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80088c0:	2200      	movs	r2, #0
 80088c2:	68b9      	ldr	r1, [r7, #8]
 80088c4:	69b8      	ldr	r0, [r7, #24]
 80088c6:	f7ff fed9 	bl	800867c <put_fat>
 80088ca:	4603      	mov	r3, r0
 80088cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80088ce:	7ffb      	ldrb	r3, [r7, #31]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d001      	beq.n	80088d8 <remove_chain+0x88>
 80088d4:	7ffb      	ldrb	r3, [r7, #31]
 80088d6:	e01c      	b.n	8008912 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	691a      	ldr	r2, [r3, #16]
 80088dc:	69bb      	ldr	r3, [r7, #24]
 80088de:	695b      	ldr	r3, [r3, #20]
 80088e0:	3b02      	subs	r3, #2
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d20b      	bcs.n	80088fe <remove_chain+0xae>
			fs->free_clst++;
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	1c5a      	adds	r2, r3, #1
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	791b      	ldrb	r3, [r3, #4]
 80088f4:	f043 0301 	orr.w	r3, r3, #1
 80088f8:	b2da      	uxtb	r2, r3
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	68ba      	ldr	r2, [r7, #8]
 8008908:	429a      	cmp	r2, r3
 800890a:	d3c6      	bcc.n	800889a <remove_chain+0x4a>
 800890c:	e000      	b.n	8008910 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800890e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3720      	adds	r7, #32
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b088      	sub	sp, #32
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
 8008922:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d10d      	bne.n	800894c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d004      	beq.n	8008946 <create_chain+0x2c>
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	69ba      	ldr	r2, [r7, #24]
 8008942:	429a      	cmp	r2, r3
 8008944:	d31b      	bcc.n	800897e <create_chain+0x64>
 8008946:	2301      	movs	r3, #1
 8008948:	61bb      	str	r3, [r7, #24]
 800894a:	e018      	b.n	800897e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800894c:	6839      	ldr	r1, [r7, #0]
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f7ff fded 	bl	800852e <get_fat>
 8008954:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2b01      	cmp	r3, #1
 800895a:	d801      	bhi.n	8008960 <create_chain+0x46>
 800895c:	2301      	movs	r3, #1
 800895e:	e070      	b.n	8008a42 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008966:	d101      	bne.n	800896c <create_chain+0x52>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	e06a      	b.n	8008a42 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	429a      	cmp	r2, r3
 8008974:	d201      	bcs.n	800897a <create_chain+0x60>
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	e063      	b.n	8008a42 <create_chain+0x128>
		scl = clst;
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	3301      	adds	r3, #1
 8008986:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	695b      	ldr	r3, [r3, #20]
 800898c:	69fa      	ldr	r2, [r7, #28]
 800898e:	429a      	cmp	r2, r3
 8008990:	d307      	bcc.n	80089a2 <create_chain+0x88>
				ncl = 2;
 8008992:	2302      	movs	r3, #2
 8008994:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008996:	69fa      	ldr	r2, [r7, #28]
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	429a      	cmp	r2, r3
 800899c:	d901      	bls.n	80089a2 <create_chain+0x88>
 800899e:	2300      	movs	r3, #0
 80089a0:	e04f      	b.n	8008a42 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80089a2:	69f9      	ldr	r1, [r7, #28]
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f7ff fdc2 	bl	800852e <get_fat>
 80089aa:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00e      	beq.n	80089d0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d003      	beq.n	80089c0 <create_chain+0xa6>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089be:	d101      	bne.n	80089c4 <create_chain+0xaa>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	e03e      	b.n	8008a42 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80089c4:	69fa      	ldr	r2, [r7, #28]
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	429a      	cmp	r2, r3
 80089ca:	d1da      	bne.n	8008982 <create_chain+0x68>
 80089cc:	2300      	movs	r3, #0
 80089ce:	e038      	b.n	8008a42 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80089d0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80089d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80089d6:	69f9      	ldr	r1, [r7, #28]
 80089d8:	6938      	ldr	r0, [r7, #16]
 80089da:	f7ff fe4f 	bl	800867c <put_fat>
 80089de:	4603      	mov	r3, r0
 80089e0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80089e2:	7dfb      	ldrb	r3, [r7, #23]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d109      	bne.n	80089fc <create_chain+0xe2>
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d006      	beq.n	80089fc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80089ee:	69fa      	ldr	r2, [r7, #28]
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6938      	ldr	r0, [r7, #16]
 80089f4:	f7ff fe42 	bl	800867c <put_fat>
 80089f8:	4603      	mov	r3, r0
 80089fa:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80089fc:	7dfb      	ldrb	r3, [r7, #23]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d116      	bne.n	8008a30 <create_chain+0x116>
		fs->last_clst = ncl;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	69fa      	ldr	r2, [r7, #28]
 8008a06:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	691a      	ldr	r2, [r3, #16]
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	695b      	ldr	r3, [r3, #20]
 8008a10:	3b02      	subs	r3, #2
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d804      	bhi.n	8008a20 <create_chain+0x106>
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	1e5a      	subs	r2, r3, #1
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	791b      	ldrb	r3, [r3, #4]
 8008a24:	f043 0301 	orr.w	r3, r3, #1
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	711a      	strb	r2, [r3, #4]
 8008a2e:	e007      	b.n	8008a40 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008a30:	7dfb      	ldrb	r3, [r7, #23]
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d102      	bne.n	8008a3c <create_chain+0x122>
 8008a36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008a3a:	e000      	b.n	8008a3e <create_chain+0x124>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008a40:	69fb      	ldr	r3, [r7, #28]
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3720      	adds	r7, #32
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008a4a:	b480      	push	{r7}
 8008a4c:	b087      	sub	sp, #28
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	6078      	str	r0, [r7, #4]
 8008a52:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5e:	3304      	adds	r3, #4
 8008a60:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	0a5b      	lsrs	r3, r3, #9
 8008a66:	68fa      	ldr	r2, [r7, #12]
 8008a68:	8952      	ldrh	r2, [r2, #10]
 8008a6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a6e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	1d1a      	adds	r2, r3, #4
 8008a74:	613a      	str	r2, [r7, #16]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <clmt_clust+0x3a>
 8008a80:	2300      	movs	r3, #0
 8008a82:	e010      	b.n	8008aa6 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008a84:	697a      	ldr	r2, [r7, #20]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d307      	bcc.n	8008a9c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008a8c:	697a      	ldr	r2, [r7, #20]
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	617b      	str	r3, [r7, #20]
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	3304      	adds	r3, #4
 8008a98:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008a9a:	e7e9      	b.n	8008a70 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008a9c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	4413      	add	r3, r2
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	371c      	adds	r7, #28
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr

08008ab2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008ab2:	b580      	push	{r7, lr}
 8008ab4:	b086      	sub	sp, #24
 8008ab6:	af00      	add	r7, sp, #0
 8008ab8:	6078      	str	r0, [r7, #4]
 8008aba:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ac8:	d204      	bcs.n	8008ad4 <dir_sdi+0x22>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	f003 031f 	and.w	r3, r3, #31
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d001      	beq.n	8008ad8 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	e063      	b.n	8008ba0 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	683a      	ldr	r2, [r7, #0]
 8008adc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d106      	bne.n	8008af8 <dir_sdi+0x46>
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	2b02      	cmp	r3, #2
 8008af0:	d902      	bls.n	8008af8 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10c      	bne.n	8008b18 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	095b      	lsrs	r3, r3, #5
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	8912      	ldrh	r2, [r2, #8]
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d301      	bcc.n	8008b0e <dir_sdi+0x5c>
 8008b0a:	2302      	movs	r3, #2
 8008b0c:	e048      	b.n	8008ba0 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	61da      	str	r2, [r3, #28]
 8008b16:	e029      	b.n	8008b6c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	895b      	ldrh	r3, [r3, #10]
 8008b1c:	025b      	lsls	r3, r3, #9
 8008b1e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b20:	e019      	b.n	8008b56 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6979      	ldr	r1, [r7, #20]
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7ff fd01 	bl	800852e <get_fat>
 8008b2c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b34:	d101      	bne.n	8008b3a <dir_sdi+0x88>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e032      	b.n	8008ba0 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d904      	bls.n	8008b4a <dir_sdi+0x98>
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	695b      	ldr	r3, [r3, #20]
 8008b44:	697a      	ldr	r2, [r7, #20]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d301      	bcc.n	8008b4e <dir_sdi+0x9c>
 8008b4a:	2302      	movs	r3, #2
 8008b4c:	e028      	b.n	8008ba0 <dir_sdi+0xee>
			ofs -= csz;
 8008b4e:	683a      	ldr	r2, [r7, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	1ad3      	subs	r3, r2, r3
 8008b54:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d2e1      	bcs.n	8008b22 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008b5e:	6979      	ldr	r1, [r7, #20]
 8008b60:	6938      	ldr	r0, [r7, #16]
 8008b62:	f7ff fcc5 	bl	80084f0 <clust2sect>
 8008b66:	4602      	mov	r2, r0
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	697a      	ldr	r2, [r7, #20]
 8008b70:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	69db      	ldr	r3, [r3, #28]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d101      	bne.n	8008b7e <dir_sdi+0xcc>
 8008b7a:	2302      	movs	r3, #2
 8008b7c:	e010      	b.n	8008ba0 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	69da      	ldr	r2, [r3, #28]
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	0a5b      	lsrs	r3, r3, #9
 8008b86:	441a      	add	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b98:	441a      	add	r2, r3
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3718      	adds	r7, #24
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b086      	sub	sp, #24
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	695b      	ldr	r3, [r3, #20]
 8008bbc:	3320      	adds	r3, #32
 8008bbe:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	69db      	ldr	r3, [r3, #28]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d003      	beq.n	8008bd0 <dir_next+0x28>
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bce:	d301      	bcc.n	8008bd4 <dir_next+0x2c>
 8008bd0:	2304      	movs	r3, #4
 8008bd2:	e0aa      	b.n	8008d2a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	f040 8098 	bne.w	8008d10 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	69db      	ldr	r3, [r3, #28]
 8008be4:	1c5a      	adds	r2, r3, #1
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	699b      	ldr	r3, [r3, #24]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d10b      	bne.n	8008c0a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	095b      	lsrs	r3, r3, #5
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	8912      	ldrh	r2, [r2, #8]
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	f0c0 8088 	bcc.w	8008d10 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	61da      	str	r2, [r3, #28]
 8008c06:	2304      	movs	r3, #4
 8008c08:	e08f      	b.n	8008d2a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	0a5b      	lsrs	r3, r3, #9
 8008c0e:	68fa      	ldr	r2, [r7, #12]
 8008c10:	8952      	ldrh	r2, [r2, #10]
 8008c12:	3a01      	subs	r2, #1
 8008c14:	4013      	ands	r3, r2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d17a      	bne.n	8008d10 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	699b      	ldr	r3, [r3, #24]
 8008c20:	4619      	mov	r1, r3
 8008c22:	4610      	mov	r0, r2
 8008c24:	f7ff fc83 	bl	800852e <get_fat>
 8008c28:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	d801      	bhi.n	8008c34 <dir_next+0x8c>
 8008c30:	2302      	movs	r3, #2
 8008c32:	e07a      	b.n	8008d2a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c3a:	d101      	bne.n	8008c40 <dir_next+0x98>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e074      	b.n	8008d2a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	695b      	ldr	r3, [r3, #20]
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d358      	bcc.n	8008cfc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d104      	bne.n	8008c5a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	61da      	str	r2, [r3, #28]
 8008c56:	2304      	movs	r3, #4
 8008c58:	e067      	b.n	8008d2a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	699b      	ldr	r3, [r3, #24]
 8008c60:	4619      	mov	r1, r3
 8008c62:	4610      	mov	r0, r2
 8008c64:	f7ff fe59 	bl	800891a <create_chain>
 8008c68:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d101      	bne.n	8008c74 <dir_next+0xcc>
 8008c70:	2307      	movs	r3, #7
 8008c72:	e05a      	b.n	8008d2a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d101      	bne.n	8008c7e <dir_next+0xd6>
 8008c7a:	2302      	movs	r3, #2
 8008c7c:	e055      	b.n	8008d2a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c84:	d101      	bne.n	8008c8a <dir_next+0xe2>
 8008c86:	2301      	movs	r3, #1
 8008c88:	e04f      	b.n	8008d2a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f7ff fb50 	bl	8008330 <sync_window>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d001      	beq.n	8008c9a <dir_next+0xf2>
 8008c96:	2301      	movs	r3, #1
 8008c98:	e047      	b.n	8008d2a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	3330      	adds	r3, #48	@ 0x30
 8008c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ca2:	2100      	movs	r1, #0
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f7ff f979 	bl	8007f9c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008caa:	2300      	movs	r3, #0
 8008cac:	613b      	str	r3, [r7, #16]
 8008cae:	6979      	ldr	r1, [r7, #20]
 8008cb0:	68f8      	ldr	r0, [r7, #12]
 8008cb2:	f7ff fc1d 	bl	80084f0 <clust2sect>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008cbc:	e012      	b.n	8008ce4 <dir_next+0x13c>
						fs->wflag = 1;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008cc4:	68f8      	ldr	r0, [r7, #12]
 8008cc6:	f7ff fb33 	bl	8008330 <sync_window>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d001      	beq.n	8008cd4 <dir_next+0x12c>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	e02a      	b.n	8008d2a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	613b      	str	r3, [r7, #16]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cde:	1c5a      	adds	r2, r3, #1
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	895b      	ldrh	r3, [r3, #10]
 8008ce8:	461a      	mov	r2, r3
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d3e6      	bcc.n	8008cbe <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	1ad2      	subs	r2, r2, r3
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	697a      	ldr	r2, [r7, #20]
 8008d00:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008d02:	6979      	ldr	r1, [r7, #20]
 8008d04:	68f8      	ldr	r0, [r7, #12]
 8008d06:	f7ff fbf3 	bl	80084f0 <clust2sect>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68ba      	ldr	r2, [r7, #8]
 8008d14:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d22:	441a      	add	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3718      	adds	r7, #24
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b086      	sub	sp, #24
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
 8008d3a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008d42:	2100      	movs	r1, #0
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f7ff feb4 	bl	8008ab2 <dir_sdi>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008d4e:	7dfb      	ldrb	r3, [r7, #23]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d12b      	bne.n	8008dac <dir_alloc+0x7a>
		n = 0;
 8008d54:	2300      	movs	r3, #0
 8008d56:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	69db      	ldr	r3, [r3, #28]
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f7ff fb2a 	bl	80083b8 <move_window>
 8008d64:	4603      	mov	r3, r0
 8008d66:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008d68:	7dfb      	ldrb	r3, [r7, #23]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d11d      	bne.n	8008daa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6a1b      	ldr	r3, [r3, #32]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	2be5      	cmp	r3, #229	@ 0xe5
 8008d76:	d004      	beq.n	8008d82 <dir_alloc+0x50>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a1b      	ldr	r3, [r3, #32]
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d107      	bne.n	8008d92 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	3301      	adds	r3, #1
 8008d86:	613b      	str	r3, [r7, #16]
 8008d88:	693a      	ldr	r2, [r7, #16]
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d102      	bne.n	8008d96 <dir_alloc+0x64>
 8008d90:	e00c      	b.n	8008dac <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008d92:	2300      	movs	r3, #0
 8008d94:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008d96:	2101      	movs	r1, #1
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f7ff ff05 	bl	8008ba8 <dir_next>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008da2:	7dfb      	ldrb	r3, [r7, #23]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d0d7      	beq.n	8008d58 <dir_alloc+0x26>
 8008da8:	e000      	b.n	8008dac <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008daa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008dac:	7dfb      	ldrb	r3, [r7, #23]
 8008dae:	2b04      	cmp	r3, #4
 8008db0:	d101      	bne.n	8008db6 <dir_alloc+0x84>
 8008db2:	2307      	movs	r3, #7
 8008db4:	75fb      	strb	r3, [r7, #23]
	return res;
 8008db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3718      	adds	r7, #24
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}

08008dc0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	331a      	adds	r3, #26
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f7ff f840 	bl	8007e54 <ld_word>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	2b03      	cmp	r3, #3
 8008dde:	d109      	bne.n	8008df4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	3314      	adds	r3, #20
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7ff f835 	bl	8007e54 <ld_word>
 8008dea:	4603      	mov	r3, r0
 8008dec:	041b      	lsls	r3, r3, #16
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008df4:	68fb      	ldr	r3, [r7, #12]
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b084      	sub	sp, #16
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	60f8      	str	r0, [r7, #12]
 8008e06:	60b9      	str	r1, [r7, #8]
 8008e08:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	331a      	adds	r3, #26
 8008e0e:	687a      	ldr	r2, [r7, #4]
 8008e10:	b292      	uxth	r2, r2
 8008e12:	4611      	mov	r1, r2
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7ff f859 	bl	8007ecc <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	2b03      	cmp	r3, #3
 8008e20:	d109      	bne.n	8008e36 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	f103 0214 	add.w	r2, r3, #20
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	0c1b      	lsrs	r3, r3, #16
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	4619      	mov	r1, r3
 8008e30:	4610      	mov	r0, r2
 8008e32:	f7ff f84b 	bl	8007ecc <st_word>
	}
}
 8008e36:	bf00      	nop
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b086      	sub	sp, #24
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
 8008e46:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8008e48:	2304      	movs	r3, #4
 8008e4a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8008e52:	e03c      	b.n	8008ece <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	69db      	ldr	r3, [r3, #28]
 8008e58:	4619      	mov	r1, r3
 8008e5a:	6938      	ldr	r0, [r7, #16]
 8008e5c:	f7ff faac 	bl	80083b8 <move_window>
 8008e60:	4603      	mov	r3, r0
 8008e62:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008e64:	7dfb      	ldrb	r3, [r7, #23]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d136      	bne.n	8008ed8 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8008e72:	7bfb      	ldrb	r3, [r7, #15]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d102      	bne.n	8008e7e <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8008e78:	2304      	movs	r3, #4
 8008e7a:	75fb      	strb	r3, [r7, #23]
 8008e7c:	e031      	b.n	8008ee2 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6a1b      	ldr	r3, [r3, #32]
 8008e82:	330b      	adds	r3, #11
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e8a:	73bb      	strb	r3, [r7, #14]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	7bba      	ldrb	r2, [r7, #14]
 8008e90:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
 8008e94:	2be5      	cmp	r3, #229	@ 0xe5
 8008e96:	d011      	beq.n	8008ebc <dir_read+0x7e>
 8008e98:	7bfb      	ldrb	r3, [r7, #15]
 8008e9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e9c:	d00e      	beq.n	8008ebc <dir_read+0x7e>
 8008e9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ea0:	2b0f      	cmp	r3, #15
 8008ea2:	d00b      	beq.n	8008ebc <dir_read+0x7e>
 8008ea4:	7bbb      	ldrb	r3, [r7, #14]
 8008ea6:	f023 0320 	bic.w	r3, r3, #32
 8008eaa:	2b08      	cmp	r3, #8
 8008eac:	bf0c      	ite	eq
 8008eae:	2301      	moveq	r3, #1
 8008eb0:	2300      	movne	r3, #0
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d00f      	beq.n	8008edc <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8008ebc:	2100      	movs	r1, #0
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f7ff fe72 	bl	8008ba8 <dir_next>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008ec8:	7dfb      	ldrb	r3, [r7, #23]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d108      	bne.n	8008ee0 <dir_read+0xa2>
	while (dp->sect) {
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1be      	bne.n	8008e54 <dir_read+0x16>
 8008ed6:	e004      	b.n	8008ee2 <dir_read+0xa4>
		if (res != FR_OK) break;
 8008ed8:	bf00      	nop
 8008eda:	e002      	b.n	8008ee2 <dir_read+0xa4>
				break;
 8008edc:	bf00      	nop
 8008ede:	e000      	b.n	8008ee2 <dir_read+0xa4>
		if (res != FR_OK) break;
 8008ee0:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8008ee2:	7dfb      	ldrb	r3, [r7, #23]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d002      	beq.n	8008eee <dir_read+0xb0>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	61da      	str	r2, [r3, #28]
	return res;
 8008eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3718      	adds	r7, #24
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b086      	sub	sp, #24
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008f06:	2100      	movs	r1, #0
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f7ff fdd2 	bl	8008ab2 <dir_sdi>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008f12:	7dfb      	ldrb	r3, [r7, #23]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d001      	beq.n	8008f1c <dir_find+0x24>
 8008f18:	7dfb      	ldrb	r3, [r7, #23]
 8008f1a:	e03e      	b.n	8008f9a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	69db      	ldr	r3, [r3, #28]
 8008f20:	4619      	mov	r1, r3
 8008f22:	6938      	ldr	r0, [r7, #16]
 8008f24:	f7ff fa48 	bl	80083b8 <move_window>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008f2c:	7dfb      	ldrb	r3, [r7, #23]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d12f      	bne.n	8008f92 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008f3a:	7bfb      	ldrb	r3, [r7, #15]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d102      	bne.n	8008f46 <dir_find+0x4e>
 8008f40:	2304      	movs	r3, #4
 8008f42:	75fb      	strb	r3, [r7, #23]
 8008f44:	e028      	b.n	8008f98 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6a1b      	ldr	r3, [r3, #32]
 8008f4a:	330b      	adds	r3, #11
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f52:	b2da      	uxtb	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6a1b      	ldr	r3, [r3, #32]
 8008f5c:	330b      	adds	r3, #11
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	f003 0308 	and.w	r3, r3, #8
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d10a      	bne.n	8008f7e <dir_find+0x86>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6a18      	ldr	r0, [r3, #32]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	3324      	adds	r3, #36	@ 0x24
 8008f70:	220b      	movs	r2, #11
 8008f72:	4619      	mov	r1, r3
 8008f74:	f7ff f82d 	bl	8007fd2 <mem_cmp>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d00b      	beq.n	8008f96 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008f7e:	2100      	movs	r1, #0
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f7ff fe11 	bl	8008ba8 <dir_next>
 8008f86:	4603      	mov	r3, r0
 8008f88:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d0c5      	beq.n	8008f1c <dir_find+0x24>
 8008f90:	e002      	b.n	8008f98 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008f92:	bf00      	nop
 8008f94:	e000      	b.n	8008f98 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f96:	bf00      	nop

	return res;
 8008f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008fb0:	2101      	movs	r1, #1
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f7ff febd 	bl	8008d32 <dir_alloc>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d11c      	bne.n	8008ffc <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	68b8      	ldr	r0, [r7, #8]
 8008fca:	f7ff f9f5 	bl	80083b8 <move_window>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008fd2:	7bfb      	ldrb	r3, [r7, #15]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d111      	bne.n	8008ffc <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6a1b      	ldr	r3, [r3, #32]
 8008fdc:	2220      	movs	r2, #32
 8008fde:	2100      	movs	r1, #0
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7fe ffdb 	bl	8007f9c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6a18      	ldr	r0, [r3, #32]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	3324      	adds	r3, #36	@ 0x24
 8008fee:	220b      	movs	r2, #11
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	f7fe ffb2 	bl	8007f5a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	69db      	ldr	r3, [r3, #28]
 8009018:	4619      	mov	r1, r3
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7ff f9cc 	bl	80083b8 <move_window>
 8009020:	4603      	mov	r3, r0
 8009022:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8009024:	7afb      	ldrb	r3, [r7, #11]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d106      	bne.n	8009038 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a1b      	ldr	r3, [r3, #32]
 800902e:	22e5      	movs	r2, #229	@ 0xe5
 8009030:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2201      	movs	r2, #1
 8009036:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8009038:	7afb      	ldrb	r3, [r7, #11]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
	...

08009044 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	60fb      	str	r3, [r7, #12]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	3324      	adds	r3, #36	@ 0x24
 8009058:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800905a:	220b      	movs	r2, #11
 800905c:	2120      	movs	r1, #32
 800905e:	68b8      	ldr	r0, [r7, #8]
 8009060:	f7fe ff9c 	bl	8007f9c <mem_set>
	si = i = 0; ni = 8;
 8009064:	2300      	movs	r3, #0
 8009066:	613b      	str	r3, [r7, #16]
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	61fb      	str	r3, [r7, #28]
 800906c:	2308      	movs	r3, #8
 800906e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	61fa      	str	r2, [r7, #28]
 8009076:	68fa      	ldr	r2, [r7, #12]
 8009078:	4413      	add	r3, r2
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800907e:	7efb      	ldrb	r3, [r7, #27]
 8009080:	2b20      	cmp	r3, #32
 8009082:	d94e      	bls.n	8009122 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009084:	7efb      	ldrb	r3, [r7, #27]
 8009086:	2b2f      	cmp	r3, #47	@ 0x2f
 8009088:	d006      	beq.n	8009098 <create_name+0x54>
 800908a:	7efb      	ldrb	r3, [r7, #27]
 800908c:	2b5c      	cmp	r3, #92	@ 0x5c
 800908e:	d110      	bne.n	80090b2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009090:	e002      	b.n	8009098 <create_name+0x54>
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	3301      	adds	r3, #1
 8009096:	61fb      	str	r3, [r7, #28]
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	69fb      	ldr	r3, [r7, #28]
 800909c:	4413      	add	r3, r2
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	2b2f      	cmp	r3, #47	@ 0x2f
 80090a2:	d0f6      	beq.n	8009092 <create_name+0x4e>
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	4413      	add	r3, r2
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80090ae:	d0f0      	beq.n	8009092 <create_name+0x4e>
			break;
 80090b0:	e038      	b.n	8009124 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80090b2:	7efb      	ldrb	r3, [r7, #27]
 80090b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80090b6:	d003      	beq.n	80090c0 <create_name+0x7c>
 80090b8:	693a      	ldr	r2, [r7, #16]
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d30c      	bcc.n	80090da <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	2b0b      	cmp	r3, #11
 80090c4:	d002      	beq.n	80090cc <create_name+0x88>
 80090c6:	7efb      	ldrb	r3, [r7, #27]
 80090c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80090ca:	d001      	beq.n	80090d0 <create_name+0x8c>
 80090cc:	2306      	movs	r3, #6
 80090ce:	e044      	b.n	800915a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80090d0:	2308      	movs	r3, #8
 80090d2:	613b      	str	r3, [r7, #16]
 80090d4:	230b      	movs	r3, #11
 80090d6:	617b      	str	r3, [r7, #20]
			continue;
 80090d8:	e022      	b.n	8009120 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80090da:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	da04      	bge.n	80090ec <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80090e2:	7efb      	ldrb	r3, [r7, #27]
 80090e4:	3b80      	subs	r3, #128	@ 0x80
 80090e6:	4a1f      	ldr	r2, [pc, #124]	@ (8009164 <create_name+0x120>)
 80090e8:	5cd3      	ldrb	r3, [r2, r3]
 80090ea:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80090ec:	7efb      	ldrb	r3, [r7, #27]
 80090ee:	4619      	mov	r1, r3
 80090f0:	481d      	ldr	r0, [pc, #116]	@ (8009168 <create_name+0x124>)
 80090f2:	f7fe ff95 	bl	8008020 <chk_chr>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <create_name+0xbc>
 80090fc:	2306      	movs	r3, #6
 80090fe:	e02c      	b.n	800915a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009100:	7efb      	ldrb	r3, [r7, #27]
 8009102:	2b60      	cmp	r3, #96	@ 0x60
 8009104:	d905      	bls.n	8009112 <create_name+0xce>
 8009106:	7efb      	ldrb	r3, [r7, #27]
 8009108:	2b7a      	cmp	r3, #122	@ 0x7a
 800910a:	d802      	bhi.n	8009112 <create_name+0xce>
 800910c:	7efb      	ldrb	r3, [r7, #27]
 800910e:	3b20      	subs	r3, #32
 8009110:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	1c5a      	adds	r2, r3, #1
 8009116:	613a      	str	r2, [r7, #16]
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	4413      	add	r3, r2
 800911c:	7efa      	ldrb	r2, [r7, #27]
 800911e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009120:	e7a6      	b.n	8009070 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009122:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	69fb      	ldr	r3, [r7, #28]
 8009128:	441a      	add	r2, r3
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d101      	bne.n	8009138 <create_name+0xf4>
 8009134:	2306      	movs	r3, #6
 8009136:	e010      	b.n	800915a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	2be5      	cmp	r3, #229	@ 0xe5
 800913e:	d102      	bne.n	8009146 <create_name+0x102>
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	2205      	movs	r2, #5
 8009144:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009146:	7efb      	ldrb	r3, [r7, #27]
 8009148:	2b20      	cmp	r3, #32
 800914a:	d801      	bhi.n	8009150 <create_name+0x10c>
 800914c:	2204      	movs	r2, #4
 800914e:	e000      	b.n	8009152 <create_name+0x10e>
 8009150:	2200      	movs	r2, #0
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	330b      	adds	r3, #11
 8009156:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009158:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800915a:	4618      	mov	r0, r3
 800915c:	3720      	adds	r7, #32
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	080109c4 	.word	0x080109c4
 8009168:	0800f804 	.word	0x0800f804

0800916c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b086      	sub	sp, #24
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009180:	e002      	b.n	8009188 <follow_path+0x1c>
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	3301      	adds	r3, #1
 8009186:	603b      	str	r3, [r7, #0]
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	2b2f      	cmp	r3, #47	@ 0x2f
 800918e:	d0f8      	beq.n	8009182 <follow_path+0x16>
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	2b5c      	cmp	r3, #92	@ 0x5c
 8009196:	d0f4      	beq.n	8009182 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	2200      	movs	r2, #0
 800919c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	2b1f      	cmp	r3, #31
 80091a4:	d80a      	bhi.n	80091bc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2280      	movs	r2, #128	@ 0x80
 80091aa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80091ae:	2100      	movs	r1, #0
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f7ff fc7e 	bl	8008ab2 <dir_sdi>
 80091b6:	4603      	mov	r3, r0
 80091b8:	75fb      	strb	r3, [r7, #23]
 80091ba:	e043      	b.n	8009244 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80091bc:	463b      	mov	r3, r7
 80091be:	4619      	mov	r1, r3
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f7ff ff3f 	bl	8009044 <create_name>
 80091c6:	4603      	mov	r3, r0
 80091c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80091ca:	7dfb      	ldrb	r3, [r7, #23]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d134      	bne.n	800923a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7ff fe91 	bl	8008ef8 <dir_find>
 80091d6:	4603      	mov	r3, r0
 80091d8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80091e0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80091e2:	7dfb      	ldrb	r3, [r7, #23]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d00a      	beq.n	80091fe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80091e8:	7dfb      	ldrb	r3, [r7, #23]
 80091ea:	2b04      	cmp	r3, #4
 80091ec:	d127      	bne.n	800923e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80091ee:	7afb      	ldrb	r3, [r7, #11]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d122      	bne.n	800923e <follow_path+0xd2>
 80091f8:	2305      	movs	r3, #5
 80091fa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80091fc:	e01f      	b.n	800923e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80091fe:	7afb      	ldrb	r3, [r7, #11]
 8009200:	f003 0304 	and.w	r3, r3, #4
 8009204:	2b00      	cmp	r3, #0
 8009206:	d11c      	bne.n	8009242 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	799b      	ldrb	r3, [r3, #6]
 800920c:	f003 0310 	and.w	r3, r3, #16
 8009210:	2b00      	cmp	r3, #0
 8009212:	d102      	bne.n	800921a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009214:	2305      	movs	r3, #5
 8009216:	75fb      	strb	r3, [r7, #23]
 8009218:	e014      	b.n	8009244 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	695b      	ldr	r3, [r3, #20]
 8009224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009228:	4413      	add	r3, r2
 800922a:	4619      	mov	r1, r3
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f7ff fdc7 	bl	8008dc0 <ld_clust>
 8009232:	4602      	mov	r2, r0
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009238:	e7c0      	b.n	80091bc <follow_path+0x50>
			if (res != FR_OK) break;
 800923a:	bf00      	nop
 800923c:	e002      	b.n	8009244 <follow_path+0xd8>
				break;
 800923e:	bf00      	nop
 8009240:	e000      	b.n	8009244 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009242:	bf00      	nop
			}
		}
	}

	return res;
 8009244:	7dfb      	ldrb	r3, [r7, #23]
}
 8009246:	4618      	mov	r0, r3
 8009248:	3718      	adds	r7, #24
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800924e:	b480      	push	{r7}
 8009250:	b087      	sub	sp, #28
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009256:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800925a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d031      	beq.n	80092c8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	617b      	str	r3, [r7, #20]
 800926a:	e002      	b.n	8009272 <get_ldnumber+0x24>
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	3301      	adds	r3, #1
 8009270:	617b      	str	r3, [r7, #20]
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	781b      	ldrb	r3, [r3, #0]
 8009276:	2b20      	cmp	r3, #32
 8009278:	d903      	bls.n	8009282 <get_ldnumber+0x34>
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	2b3a      	cmp	r3, #58	@ 0x3a
 8009280:	d1f4      	bne.n	800926c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b3a      	cmp	r3, #58	@ 0x3a
 8009288:	d11c      	bne.n	80092c4 <get_ldnumber+0x76>
			tp = *path;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	1c5a      	adds	r2, r3, #1
 8009294:	60fa      	str	r2, [r7, #12]
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	3b30      	subs	r3, #48	@ 0x30
 800929a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	2b09      	cmp	r3, #9
 80092a0:	d80e      	bhi.n	80092c0 <get_ldnumber+0x72>
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d10a      	bne.n	80092c0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d107      	bne.n	80092c0 <get_ldnumber+0x72>
					vol = (int)i;
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	3301      	adds	r3, #1
 80092b8:	617b      	str	r3, [r7, #20]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	697a      	ldr	r2, [r7, #20]
 80092be:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	e002      	b.n	80092ca <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80092c4:	2300      	movs	r3, #0
 80092c6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80092c8:	693b      	ldr	r3, [r7, #16]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	371c      	adds	r7, #28
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr
	...

080092d8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	70da      	strb	r2, [r3, #3]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092ee:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80092f0:	6839      	ldr	r1, [r7, #0]
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f7ff f860 	bl	80083b8 <move_window>
 80092f8:	4603      	mov	r3, r0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d001      	beq.n	8009302 <check_fs+0x2a>
 80092fe:	2304      	movs	r3, #4
 8009300:	e038      	b.n	8009374 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	3330      	adds	r3, #48	@ 0x30
 8009306:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800930a:	4618      	mov	r0, r3
 800930c:	f7fe fda2 	bl	8007e54 <ld_word>
 8009310:	4603      	mov	r3, r0
 8009312:	461a      	mov	r2, r3
 8009314:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009318:	429a      	cmp	r2, r3
 800931a:	d001      	beq.n	8009320 <check_fs+0x48>
 800931c:	2303      	movs	r3, #3
 800931e:	e029      	b.n	8009374 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009326:	2be9      	cmp	r3, #233	@ 0xe9
 8009328:	d009      	beq.n	800933e <check_fs+0x66>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009330:	2beb      	cmp	r3, #235	@ 0xeb
 8009332:	d11e      	bne.n	8009372 <check_fs+0x9a>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800933a:	2b90      	cmp	r3, #144	@ 0x90
 800933c:	d119      	bne.n	8009372 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	3330      	adds	r3, #48	@ 0x30
 8009342:	3336      	adds	r3, #54	@ 0x36
 8009344:	4618      	mov	r0, r3
 8009346:	f7fe fd9e 	bl	8007e86 <ld_dword>
 800934a:	4603      	mov	r3, r0
 800934c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009350:	4a0a      	ldr	r2, [pc, #40]	@ (800937c <check_fs+0xa4>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d101      	bne.n	800935a <check_fs+0x82>
 8009356:	2300      	movs	r3, #0
 8009358:	e00c      	b.n	8009374 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	3330      	adds	r3, #48	@ 0x30
 800935e:	3352      	adds	r3, #82	@ 0x52
 8009360:	4618      	mov	r0, r3
 8009362:	f7fe fd90 	bl	8007e86 <ld_dword>
 8009366:	4603      	mov	r3, r0
 8009368:	4a05      	ldr	r2, [pc, #20]	@ (8009380 <check_fs+0xa8>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d101      	bne.n	8009372 <check_fs+0x9a>
 800936e:	2300      	movs	r3, #0
 8009370:	e000      	b.n	8009374 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009372:	2302      	movs	r3, #2
}
 8009374:	4618      	mov	r0, r3
 8009376:	3708      	adds	r7, #8
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	00544146 	.word	0x00544146
 8009380:	33544146 	.word	0x33544146

08009384 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b096      	sub	sp, #88	@ 0x58
 8009388:	af00      	add	r7, sp, #0
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	4613      	mov	r3, r2
 8009390:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	2200      	movs	r2, #0
 8009396:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f7ff ff58 	bl	800924e <get_ldnumber>
 800939e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80093a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	da01      	bge.n	80093aa <find_volume+0x26>
 80093a6:	230b      	movs	r3, #11
 80093a8:	e22d      	b.n	8009806 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80093aa:	4aa1      	ldr	r2, [pc, #644]	@ (8009630 <find_volume+0x2ac>)
 80093ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093b2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80093b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d101      	bne.n	80093be <find_volume+0x3a>
 80093ba:	230c      	movs	r3, #12
 80093bc:	e223      	b.n	8009806 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093c2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80093c4:	79fb      	ldrb	r3, [r7, #7]
 80093c6:	f023 0301 	bic.w	r3, r3, #1
 80093ca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80093cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d01a      	beq.n	800940a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80093d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d6:	785b      	ldrb	r3, [r3, #1]
 80093d8:	4618      	mov	r0, r3
 80093da:	f7fe fc9b 	bl	8007d14 <disk_status>
 80093de:	4603      	mov	r3, r0
 80093e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80093e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80093e8:	f003 0301 	and.w	r3, r3, #1
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d10c      	bne.n	800940a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80093f0:	79fb      	ldrb	r3, [r7, #7]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d007      	beq.n	8009406 <find_volume+0x82>
 80093f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80093fa:	f003 0304 	and.w	r3, r3, #4
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d001      	beq.n	8009406 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009402:	230a      	movs	r3, #10
 8009404:	e1ff      	b.n	8009806 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009406:	2300      	movs	r3, #0
 8009408:	e1fd      	b.n	8009806 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800940a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940c:	2200      	movs	r2, #0
 800940e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009412:	b2da      	uxtb	r2, r3
 8009414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009416:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800941a:	785b      	ldrb	r3, [r3, #1]
 800941c:	4618      	mov	r0, r3
 800941e:	f7fe fc93 	bl	8007d48 <disk_initialize>
 8009422:	4603      	mov	r3, r0
 8009424:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009428:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800942c:	f003 0301 	and.w	r3, r3, #1
 8009430:	2b00      	cmp	r3, #0
 8009432:	d001      	beq.n	8009438 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009434:	2303      	movs	r3, #3
 8009436:	e1e6      	b.n	8009806 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009438:	79fb      	ldrb	r3, [r7, #7]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d007      	beq.n	800944e <find_volume+0xca>
 800943e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009442:	f003 0304 	and.w	r3, r3, #4
 8009446:	2b00      	cmp	r3, #0
 8009448:	d001      	beq.n	800944e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800944a:	230a      	movs	r3, #10
 800944c:	e1db      	b.n	8009806 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800944e:	2300      	movs	r3, #0
 8009450:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009452:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009454:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009456:	f7ff ff3f 	bl	80092d8 <check_fs>
 800945a:	4603      	mov	r3, r0
 800945c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009460:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009464:	2b02      	cmp	r3, #2
 8009466:	d149      	bne.n	80094fc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009468:	2300      	movs	r3, #0
 800946a:	643b      	str	r3, [r7, #64]	@ 0x40
 800946c:	e01e      	b.n	80094ac <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800946e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009470:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009476:	011b      	lsls	r3, r3, #4
 8009478:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800947c:	4413      	add	r3, r2
 800947e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009482:	3304      	adds	r3, #4
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d006      	beq.n	8009498 <find_volume+0x114>
 800948a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948c:	3308      	adds	r3, #8
 800948e:	4618      	mov	r0, r3
 8009490:	f7fe fcf9 	bl	8007e86 <ld_dword>
 8009494:	4602      	mov	r2, r0
 8009496:	e000      	b.n	800949a <find_volume+0x116>
 8009498:	2200      	movs	r2, #0
 800949a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	3358      	adds	r3, #88	@ 0x58
 80094a0:	443b      	add	r3, r7
 80094a2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80094a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094a8:	3301      	adds	r3, #1
 80094aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80094ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ae:	2b03      	cmp	r3, #3
 80094b0:	d9dd      	bls.n	800946e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80094b2:	2300      	movs	r3, #0
 80094b4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80094b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d002      	beq.n	80094c2 <find_volume+0x13e>
 80094bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094be:	3b01      	subs	r3, #1
 80094c0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80094c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	3358      	adds	r3, #88	@ 0x58
 80094c8:	443b      	add	r3, r7
 80094ca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80094ce:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80094d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d005      	beq.n	80094e2 <find_volume+0x15e>
 80094d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80094d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80094da:	f7ff fefd 	bl	80092d8 <check_fs>
 80094de:	4603      	mov	r3, r0
 80094e0:	e000      	b.n	80094e4 <find_volume+0x160>
 80094e2:	2303      	movs	r3, #3
 80094e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80094e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d905      	bls.n	80094fc <find_volume+0x178>
 80094f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094f2:	3301      	adds	r3, #1
 80094f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80094f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094f8:	2b03      	cmp	r3, #3
 80094fa:	d9e2      	bls.n	80094c2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80094fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009500:	2b04      	cmp	r3, #4
 8009502:	d101      	bne.n	8009508 <find_volume+0x184>
 8009504:	2301      	movs	r3, #1
 8009506:	e17e      	b.n	8009806 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009508:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800950c:	2b01      	cmp	r3, #1
 800950e:	d901      	bls.n	8009514 <find_volume+0x190>
 8009510:	230d      	movs	r3, #13
 8009512:	e178      	b.n	8009806 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009516:	3330      	adds	r3, #48	@ 0x30
 8009518:	330b      	adds	r3, #11
 800951a:	4618      	mov	r0, r3
 800951c:	f7fe fc9a 	bl	8007e54 <ld_word>
 8009520:	4603      	mov	r3, r0
 8009522:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009526:	d001      	beq.n	800952c <find_volume+0x1a8>
 8009528:	230d      	movs	r3, #13
 800952a:	e16c      	b.n	8009806 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800952c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952e:	3330      	adds	r3, #48	@ 0x30
 8009530:	3316      	adds	r3, #22
 8009532:	4618      	mov	r0, r3
 8009534:	f7fe fc8e 	bl	8007e54 <ld_word>
 8009538:	4603      	mov	r3, r0
 800953a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800953c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800953e:	2b00      	cmp	r3, #0
 8009540:	d106      	bne.n	8009550 <find_volume+0x1cc>
 8009542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009544:	3330      	adds	r3, #48	@ 0x30
 8009546:	3324      	adds	r3, #36	@ 0x24
 8009548:	4618      	mov	r0, r3
 800954a:	f7fe fc9c 	bl	8007e86 <ld_dword>
 800954e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8009550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009552:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009554:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009558:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800955c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800955e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009562:	789b      	ldrb	r3, [r3, #2]
 8009564:	2b01      	cmp	r3, #1
 8009566:	d005      	beq.n	8009574 <find_volume+0x1f0>
 8009568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800956a:	789b      	ldrb	r3, [r3, #2]
 800956c:	2b02      	cmp	r3, #2
 800956e:	d001      	beq.n	8009574 <find_volume+0x1f0>
 8009570:	230d      	movs	r3, #13
 8009572:	e148      	b.n	8009806 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009576:	789b      	ldrb	r3, [r3, #2]
 8009578:	461a      	mov	r2, r3
 800957a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800957c:	fb02 f303 	mul.w	r3, r2, r3
 8009580:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009584:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009588:	461a      	mov	r2, r3
 800958a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800958c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800958e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009590:	895b      	ldrh	r3, [r3, #10]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d008      	beq.n	80095a8 <find_volume+0x224>
 8009596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009598:	895b      	ldrh	r3, [r3, #10]
 800959a:	461a      	mov	r2, r3
 800959c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959e:	895b      	ldrh	r3, [r3, #10]
 80095a0:	3b01      	subs	r3, #1
 80095a2:	4013      	ands	r3, r2
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d001      	beq.n	80095ac <find_volume+0x228>
 80095a8:	230d      	movs	r3, #13
 80095aa:	e12c      	b.n	8009806 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80095ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ae:	3330      	adds	r3, #48	@ 0x30
 80095b0:	3311      	adds	r3, #17
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7fe fc4e 	bl	8007e54 <ld_word>
 80095b8:	4603      	mov	r3, r0
 80095ba:	461a      	mov	r2, r3
 80095bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095be:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80095c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c2:	891b      	ldrh	r3, [r3, #8]
 80095c4:	f003 030f 	and.w	r3, r3, #15
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d001      	beq.n	80095d2 <find_volume+0x24e>
 80095ce:	230d      	movs	r3, #13
 80095d0:	e119      	b.n	8009806 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80095d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d4:	3330      	adds	r3, #48	@ 0x30
 80095d6:	3313      	adds	r3, #19
 80095d8:	4618      	mov	r0, r3
 80095da:	f7fe fc3b 	bl	8007e54 <ld_word>
 80095de:	4603      	mov	r3, r0
 80095e0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80095e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d106      	bne.n	80095f6 <find_volume+0x272>
 80095e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ea:	3330      	adds	r3, #48	@ 0x30
 80095ec:	3320      	adds	r3, #32
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7fe fc49 	bl	8007e86 <ld_dword>
 80095f4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80095f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f8:	3330      	adds	r3, #48	@ 0x30
 80095fa:	330e      	adds	r3, #14
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7fe fc29 	bl	8007e54 <ld_word>
 8009602:	4603      	mov	r3, r0
 8009604:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009606:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009608:	2b00      	cmp	r3, #0
 800960a:	d101      	bne.n	8009610 <find_volume+0x28c>
 800960c:	230d      	movs	r3, #13
 800960e:	e0fa      	b.n	8009806 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009610:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009614:	4413      	add	r3, r2
 8009616:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009618:	8912      	ldrh	r2, [r2, #8]
 800961a:	0912      	lsrs	r2, r2, #4
 800961c:	b292      	uxth	r2, r2
 800961e:	4413      	add	r3, r2
 8009620:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009626:	429a      	cmp	r2, r3
 8009628:	d204      	bcs.n	8009634 <find_volume+0x2b0>
 800962a:	230d      	movs	r3, #13
 800962c:	e0eb      	b.n	8009806 <find_volume+0x482>
 800962e:	bf00      	nop
 8009630:	20000f84 	.word	0x20000f84
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009634:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009638:	1ad3      	subs	r3, r2, r3
 800963a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800963c:	8952      	ldrh	r2, [r2, #10]
 800963e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009642:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <find_volume+0x2ca>
 800964a:	230d      	movs	r3, #13
 800964c:	e0db      	b.n	8009806 <find_volume+0x482>
		fmt = FS_FAT32;
 800964e:	2303      	movs	r3, #3
 8009650:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009656:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800965a:	4293      	cmp	r3, r2
 800965c:	d802      	bhi.n	8009664 <find_volume+0x2e0>
 800965e:	2302      	movs	r3, #2
 8009660:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800966a:	4293      	cmp	r3, r2
 800966c:	d802      	bhi.n	8009674 <find_volume+0x2f0>
 800966e:	2301      	movs	r3, #1
 8009670:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009676:	1c9a      	adds	r2, r3, #2
 8009678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800967c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009680:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009682:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009686:	441a      	add	r2, r3
 8009688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800968a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800968c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800968e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009690:	441a      	add	r2, r3
 8009692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009694:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8009696:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800969a:	2b03      	cmp	r3, #3
 800969c:	d11e      	bne.n	80096dc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800969e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a0:	3330      	adds	r3, #48	@ 0x30
 80096a2:	332a      	adds	r3, #42	@ 0x2a
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe fbd5 	bl	8007e54 <ld_word>
 80096aa:	4603      	mov	r3, r0
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d001      	beq.n	80096b4 <find_volume+0x330>
 80096b0:	230d      	movs	r3, #13
 80096b2:	e0a8      	b.n	8009806 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80096b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b6:	891b      	ldrh	r3, [r3, #8]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d001      	beq.n	80096c0 <find_volume+0x33c>
 80096bc:	230d      	movs	r3, #13
 80096be:	e0a2      	b.n	8009806 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80096c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c2:	3330      	adds	r3, #48	@ 0x30
 80096c4:	332c      	adds	r3, #44	@ 0x2c
 80096c6:	4618      	mov	r0, r3
 80096c8:	f7fe fbdd 	bl	8007e86 <ld_dword>
 80096cc:	4602      	mov	r2, r0
 80096ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d0:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80096d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d4:	695b      	ldr	r3, [r3, #20]
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80096da:	e01f      	b.n	800971c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80096dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096de:	891b      	ldrh	r3, [r3, #8]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d101      	bne.n	80096e8 <find_volume+0x364>
 80096e4:	230d      	movs	r3, #13
 80096e6:	e08e      	b.n	8009806 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80096e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ea:	6a1a      	ldr	r2, [r3, #32]
 80096ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ee:	441a      	add	r2, r3
 80096f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f2:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80096f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	d103      	bne.n	8009704 <find_volume+0x380>
 80096fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fe:	695b      	ldr	r3, [r3, #20]
 8009700:	005b      	lsls	r3, r3, #1
 8009702:	e00a      	b.n	800971a <find_volume+0x396>
 8009704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009706:	695a      	ldr	r2, [r3, #20]
 8009708:	4613      	mov	r3, r2
 800970a:	005b      	lsls	r3, r3, #1
 800970c:	4413      	add	r3, r2
 800970e:	085a      	lsrs	r2, r3, #1
 8009710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009712:	695b      	ldr	r3, [r3, #20]
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800971a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800971c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800971e:	699a      	ldr	r2, [r3, #24]
 8009720:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009722:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8009726:	0a5b      	lsrs	r3, r3, #9
 8009728:	429a      	cmp	r2, r3
 800972a:	d201      	bcs.n	8009730 <find_volume+0x3ac>
 800972c:	230d      	movs	r3, #13
 800972e:	e06a      	b.n	8009806 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009732:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009736:	611a      	str	r2, [r3, #16]
 8009738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973a:	691a      	ldr	r2, [r3, #16]
 800973c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009742:	2280      	movs	r2, #128	@ 0x80
 8009744:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009746:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800974a:	2b03      	cmp	r3, #3
 800974c:	d149      	bne.n	80097e2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800974e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009750:	3330      	adds	r3, #48	@ 0x30
 8009752:	3330      	adds	r3, #48	@ 0x30
 8009754:	4618      	mov	r0, r3
 8009756:	f7fe fb7d 	bl	8007e54 <ld_word>
 800975a:	4603      	mov	r3, r0
 800975c:	2b01      	cmp	r3, #1
 800975e:	d140      	bne.n	80097e2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009760:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009762:	3301      	adds	r3, #1
 8009764:	4619      	mov	r1, r3
 8009766:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009768:	f7fe fe26 	bl	80083b8 <move_window>
 800976c:	4603      	mov	r3, r0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d137      	bne.n	80097e2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	2200      	movs	r2, #0
 8009776:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977a:	3330      	adds	r3, #48	@ 0x30
 800977c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009780:	4618      	mov	r0, r3
 8009782:	f7fe fb67 	bl	8007e54 <ld_word>
 8009786:	4603      	mov	r3, r0
 8009788:	461a      	mov	r2, r3
 800978a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800978e:	429a      	cmp	r2, r3
 8009790:	d127      	bne.n	80097e2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009794:	3330      	adds	r3, #48	@ 0x30
 8009796:	4618      	mov	r0, r3
 8009798:	f7fe fb75 	bl	8007e86 <ld_dword>
 800979c:	4603      	mov	r3, r0
 800979e:	4a1c      	ldr	r2, [pc, #112]	@ (8009810 <find_volume+0x48c>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d11e      	bne.n	80097e2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80097a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a6:	3330      	adds	r3, #48	@ 0x30
 80097a8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7fe fb6a 	bl	8007e86 <ld_dword>
 80097b2:	4603      	mov	r3, r0
 80097b4:	4a17      	ldr	r2, [pc, #92]	@ (8009814 <find_volume+0x490>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d113      	bne.n	80097e2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80097ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097bc:	3330      	adds	r3, #48	@ 0x30
 80097be:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80097c2:	4618      	mov	r0, r3
 80097c4:	f7fe fb5f 	bl	8007e86 <ld_dword>
 80097c8:	4602      	mov	r2, r0
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80097ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d0:	3330      	adds	r3, #48	@ 0x30
 80097d2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fe fb55 	bl	8007e86 <ld_dword>
 80097dc:	4602      	mov	r2, r0
 80097de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80097e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80097e8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80097ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009818 <find_volume+0x494>)
 80097ec:	881b      	ldrh	r3, [r3, #0]
 80097ee:	3301      	adds	r3, #1
 80097f0:	b29a      	uxth	r2, r3
 80097f2:	4b09      	ldr	r3, [pc, #36]	@ (8009818 <find_volume+0x494>)
 80097f4:	801a      	strh	r2, [r3, #0]
 80097f6:	4b08      	ldr	r3, [pc, #32]	@ (8009818 <find_volume+0x494>)
 80097f8:	881a      	ldrh	r2, [r3, #0]
 80097fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80097fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009800:	f7fe fd72 	bl	80082e8 <clear_lock>
#endif
	return FR_OK;
 8009804:	2300      	movs	r3, #0
}
 8009806:	4618      	mov	r0, r3
 8009808:	3758      	adds	r7, #88	@ 0x58
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	41615252 	.word	0x41615252
 8009814:	61417272 	.word	0x61417272
 8009818:	20000f88 	.word	0x20000f88

0800981c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b084      	sub	sp, #16
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
 8009824:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009826:	2309      	movs	r3, #9
 8009828:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d01c      	beq.n	800986a <validate+0x4e>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d018      	beq.n	800986a <validate+0x4e>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d013      	beq.n	800986a <validate+0x4e>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	889a      	ldrh	r2, [r3, #4]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	88db      	ldrh	r3, [r3, #6]
 800984c:	429a      	cmp	r2, r3
 800984e:	d10c      	bne.n	800986a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	785b      	ldrb	r3, [r3, #1]
 8009856:	4618      	mov	r0, r3
 8009858:	f7fe fa5c 	bl	8007d14 <disk_status>
 800985c:	4603      	mov	r3, r0
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	d101      	bne.n	800986a <validate+0x4e>
			res = FR_OK;
 8009866:	2300      	movs	r3, #0
 8009868:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800986a:	7bfb      	ldrb	r3, [r7, #15]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d102      	bne.n	8009876 <validate+0x5a>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	e000      	b.n	8009878 <validate+0x5c>
 8009876:	2300      	movs	r3, #0
 8009878:	683a      	ldr	r2, [r7, #0]
 800987a:	6013      	str	r3, [r2, #0]
	return res;
 800987c:	7bfb      	ldrb	r3, [r7, #15]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
	...

08009888 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b088      	sub	sp, #32
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	4613      	mov	r3, r2
 8009894:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800989a:	f107 0310 	add.w	r3, r7, #16
 800989e:	4618      	mov	r0, r3
 80098a0:	f7ff fcd5 	bl	800924e <get_ldnumber>
 80098a4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80098a6:	69fb      	ldr	r3, [r7, #28]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	da01      	bge.n	80098b0 <f_mount+0x28>
 80098ac:	230b      	movs	r3, #11
 80098ae:	e02b      	b.n	8009908 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80098b0:	4a17      	ldr	r2, [pc, #92]	@ (8009910 <f_mount+0x88>)
 80098b2:	69fb      	ldr	r3, [r7, #28]
 80098b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098b8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80098ba:	69bb      	ldr	r3, [r7, #24]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d005      	beq.n	80098cc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80098c0:	69b8      	ldr	r0, [r7, #24]
 80098c2:	f7fe fd11 	bl	80082e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	2200      	movs	r2, #0
 80098ca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	490d      	ldr	r1, [pc, #52]	@ (8009910 <f_mount+0x88>)
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d002      	beq.n	80098ee <f_mount+0x66>
 80098e8:	79fb      	ldrb	r3, [r7, #7]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d001      	beq.n	80098f2 <f_mount+0x6a>
 80098ee:	2300      	movs	r3, #0
 80098f0:	e00a      	b.n	8009908 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80098f2:	f107 010c 	add.w	r1, r7, #12
 80098f6:	f107 0308 	add.w	r3, r7, #8
 80098fa:	2200      	movs	r2, #0
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7ff fd41 	bl	8009384 <find_volume>
 8009902:	4603      	mov	r3, r0
 8009904:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009906:	7dfb      	ldrb	r3, [r7, #23]
}
 8009908:	4618      	mov	r0, r3
 800990a:	3720      	adds	r7, #32
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}
 8009910:	20000f84 	.word	0x20000f84

08009914 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b098      	sub	sp, #96	@ 0x60
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	60b9      	str	r1, [r7, #8]
 800991e:	4613      	mov	r3, r2
 8009920:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d101      	bne.n	800992c <f_open+0x18>
 8009928:	2309      	movs	r3, #9
 800992a:	e1a9      	b.n	8009c80 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800992c:	79fb      	ldrb	r3, [r7, #7]
 800992e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009932:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009934:	79fa      	ldrb	r2, [r7, #7]
 8009936:	f107 0110 	add.w	r1, r7, #16
 800993a:	f107 0308 	add.w	r3, r7, #8
 800993e:	4618      	mov	r0, r3
 8009940:	f7ff fd20 	bl	8009384 <find_volume>
 8009944:	4603      	mov	r3, r0
 8009946:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800994a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800994e:	2b00      	cmp	r3, #0
 8009950:	f040 818d 	bne.w	8009c6e <f_open+0x35a>
		dj.obj.fs = fs;
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	f107 0314 	add.w	r3, r7, #20
 800995e:	4611      	mov	r1, r2
 8009960:	4618      	mov	r0, r3
 8009962:	f7ff fc03 	bl	800916c <follow_path>
 8009966:	4603      	mov	r3, r0
 8009968:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800996c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009970:	2b00      	cmp	r3, #0
 8009972:	d118      	bne.n	80099a6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009974:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009978:	b25b      	sxtb	r3, r3
 800997a:	2b00      	cmp	r3, #0
 800997c:	da03      	bge.n	8009986 <f_open+0x72>
				res = FR_INVALID_NAME;
 800997e:	2306      	movs	r3, #6
 8009980:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009984:	e00f      	b.n	80099a6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009986:	79fb      	ldrb	r3, [r7, #7]
 8009988:	2b01      	cmp	r3, #1
 800998a:	bf8c      	ite	hi
 800998c:	2301      	movhi	r3, #1
 800998e:	2300      	movls	r3, #0
 8009990:	b2db      	uxtb	r3, r3
 8009992:	461a      	mov	r2, r3
 8009994:	f107 0314 	add.w	r3, r7, #20
 8009998:	4611      	mov	r1, r2
 800999a:	4618      	mov	r0, r3
 800999c:	f7fe fb5c 	bl	8008058 <chk_lock>
 80099a0:	4603      	mov	r3, r0
 80099a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80099a6:	79fb      	ldrb	r3, [r7, #7]
 80099a8:	f003 031c 	and.w	r3, r3, #28
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d07f      	beq.n	8009ab0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80099b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d017      	beq.n	80099e8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80099b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099bc:	2b04      	cmp	r3, #4
 80099be:	d10e      	bne.n	80099de <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80099c0:	f7fe fba6 	bl	8008110 <enq_lock>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d006      	beq.n	80099d8 <f_open+0xc4>
 80099ca:	f107 0314 	add.w	r3, r7, #20
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7ff fae7 	bl	8008fa2 <dir_register>
 80099d4:	4603      	mov	r3, r0
 80099d6:	e000      	b.n	80099da <f_open+0xc6>
 80099d8:	2312      	movs	r3, #18
 80099da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80099de:	79fb      	ldrb	r3, [r7, #7]
 80099e0:	f043 0308 	orr.w	r3, r3, #8
 80099e4:	71fb      	strb	r3, [r7, #7]
 80099e6:	e010      	b.n	8009a0a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80099e8:	7ebb      	ldrb	r3, [r7, #26]
 80099ea:	f003 0311 	and.w	r3, r3, #17
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d003      	beq.n	80099fa <f_open+0xe6>
					res = FR_DENIED;
 80099f2:	2307      	movs	r3, #7
 80099f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80099f8:	e007      	b.n	8009a0a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80099fa:	79fb      	ldrb	r3, [r7, #7]
 80099fc:	f003 0304 	and.w	r3, r3, #4
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d002      	beq.n	8009a0a <f_open+0xf6>
 8009a04:	2308      	movs	r3, #8
 8009a06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009a0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d168      	bne.n	8009ae4 <f_open+0x1d0>
 8009a12:	79fb      	ldrb	r3, [r7, #7]
 8009a14:	f003 0308 	and.w	r3, r3, #8
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d063      	beq.n	8009ae4 <f_open+0x1d0>
				dw = GET_FATTIME();
 8009a1c:	f7fd fc3e 	bl	800729c <get_fattime>
 8009a20:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a24:	330e      	adds	r3, #14
 8009a26:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7fe fa6a 	bl	8007f02 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a30:	3316      	adds	r3, #22
 8009a32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009a34:	4618      	mov	r0, r3
 8009a36:	f7fe fa64 	bl	8007f02 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a3c:	330b      	adds	r3, #11
 8009a3e:	2220      	movs	r2, #32
 8009a40:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a46:	4611      	mov	r1, r2
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7ff f9b9 	bl	8008dc0 <ld_clust>
 8009a4e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009a54:	2200      	movs	r2, #0
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7ff f9d1 	bl	8008dfe <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a5e:	331c      	adds	r3, #28
 8009a60:	2100      	movs	r1, #0
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7fe fa4d 	bl	8007f02 <st_dword>
					fs->wflag = 1;
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009a6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d037      	beq.n	8009ae4 <f_open+0x1d0>
						dw = fs->winsect;
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a78:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009a7a:	f107 0314 	add.w	r3, r7, #20
 8009a7e:	2200      	movs	r2, #0
 8009a80:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fe fee4 	bl	8008850 <remove_chain>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009a8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d126      	bne.n	8009ae4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7fe fc8c 	bl	80083b8 <move_window>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009aaa:	3a01      	subs	r2, #1
 8009aac:	60da      	str	r2, [r3, #12]
 8009aae:	e019      	b.n	8009ae4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009ab0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d115      	bne.n	8009ae4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009ab8:	7ebb      	ldrb	r3, [r7, #26]
 8009aba:	f003 0310 	and.w	r3, r3, #16
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d003      	beq.n	8009aca <f_open+0x1b6>
					res = FR_NO_FILE;
 8009ac2:	2304      	movs	r3, #4
 8009ac4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009ac8:	e00c      	b.n	8009ae4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009aca:	79fb      	ldrb	r3, [r7, #7]
 8009acc:	f003 0302 	and.w	r3, r3, #2
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d007      	beq.n	8009ae4 <f_open+0x1d0>
 8009ad4:	7ebb      	ldrb	r3, [r7, #26]
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d002      	beq.n	8009ae4 <f_open+0x1d0>
						res = FR_DENIED;
 8009ade:	2307      	movs	r3, #7
 8009ae0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009ae4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d126      	bne.n	8009b3a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009aec:	79fb      	ldrb	r3, [r7, #7]
 8009aee:	f003 0308 	and.w	r3, r3, #8
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d003      	beq.n	8009afe <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009afc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009b0c:	79fb      	ldrb	r3, [r7, #7]
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	bf8c      	ite	hi
 8009b12:	2301      	movhi	r3, #1
 8009b14:	2300      	movls	r3, #0
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	461a      	mov	r2, r3
 8009b1a:	f107 0314 	add.w	r3, r7, #20
 8009b1e:	4611      	mov	r1, r2
 8009b20:	4618      	mov	r0, r3
 8009b22:	f7fe fb17 	bl	8008154 <inc_lock>
 8009b26:	4602      	mov	r2, r0
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d102      	bne.n	8009b3a <f_open+0x226>
 8009b34:	2302      	movs	r3, #2
 8009b36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009b3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	f040 8095 	bne.w	8009c6e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b48:	4611      	mov	r1, r2
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f7ff f938 	bl	8008dc0 <ld_clust>
 8009b50:	4602      	mov	r2, r0
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b58:	331c      	adds	r3, #28
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7fe f993 	bl	8007e86 <ld_dword>
 8009b60:	4602      	mov	r2, r0
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009b6c:	693a      	ldr	r2, [r7, #16]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	88da      	ldrh	r2, [r3, #6]
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	79fa      	ldrb	r2, [r7, #7]
 8009b7e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2200      	movs	r2, #0
 8009b84:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	3330      	adds	r3, #48	@ 0x30
 8009b96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b9a:	2100      	movs	r1, #0
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f7fe f9fd 	bl	8007f9c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009ba2:	79fb      	ldrb	r3, [r7, #7]
 8009ba4:	f003 0320 	and.w	r3, r3, #32
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d060      	beq.n	8009c6e <f_open+0x35a>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d05c      	beq.n	8009c6e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	68da      	ldr	r2, [r3, #12]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	895b      	ldrh	r3, [r3, #10]
 8009bc0:	025b      	lsls	r3, r3, #9
 8009bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bd0:	e016      	b.n	8009c00 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7fe fca9 	bl	800852e <get_fat>
 8009bdc:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009bde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d802      	bhi.n	8009bea <f_open+0x2d6>
 8009be4:	2302      	movs	r3, #2
 8009be6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009bea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bf0:	d102      	bne.n	8009bf8 <f_open+0x2e4>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009bf8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009bfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bfc:	1ad3      	subs	r3, r2, r3
 8009bfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d103      	bne.n	8009c10 <f_open+0x2fc>
 8009c08:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d8e0      	bhi.n	8009bd2 <f_open+0x2be>
				}
				fp->clust = clst;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c14:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009c16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d127      	bne.n	8009c6e <f_open+0x35a>
 8009c1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d022      	beq.n	8009c6e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f7fe fc5f 	bl	80084f0 <clust2sect>
 8009c32:	6478      	str	r0, [r7, #68]	@ 0x44
 8009c34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d103      	bne.n	8009c42 <f_open+0x32e>
						res = FR_INT_ERR;
 8009c3a:	2302      	movs	r3, #2
 8009c3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009c40:	e015      	b.n	8009c6e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c44:	0a5a      	lsrs	r2, r3, #9
 8009c46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c48:	441a      	add	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	7858      	ldrb	r0, [r3, #1]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6a1a      	ldr	r2, [r3, #32]
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	f7fe f89b 	bl	8007d98 <disk_read>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d002      	beq.n	8009c6e <f_open+0x35a>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009c6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <f_open+0x368>
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009c7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3760      	adds	r7, #96	@ 0x60
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b08e      	sub	sp, #56	@ 0x38
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	60f8      	str	r0, [r7, #12]
 8009c90:	60b9      	str	r1, [r7, #8]
 8009c92:	607a      	str	r2, [r7, #4]
 8009c94:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f107 0214 	add.w	r2, r7, #20
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7ff fdb7 	bl	800981c <validate>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009cb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d107      	bne.n	8009ccc <f_read+0x44>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	7d5b      	ldrb	r3, [r3, #21]
 8009cc0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009cc4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d002      	beq.n	8009cd2 <f_read+0x4a>
 8009ccc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009cd0:	e115      	b.n	8009efe <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	7d1b      	ldrb	r3, [r3, #20]
 8009cd6:	f003 0301 	and.w	r3, r3, #1
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d101      	bne.n	8009ce2 <f_read+0x5a>
 8009cde:	2307      	movs	r3, #7
 8009ce0:	e10d      	b.n	8009efe <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	68da      	ldr	r2, [r3, #12]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	699b      	ldr	r3, [r3, #24]
 8009cea:	1ad3      	subs	r3, r2, r3
 8009cec:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	6a3b      	ldr	r3, [r7, #32]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	f240 80fe 	bls.w	8009ef4 <f_read+0x26c>
 8009cf8:	6a3b      	ldr	r3, [r7, #32]
 8009cfa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009cfc:	e0fa      	b.n	8009ef4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	699b      	ldr	r3, [r3, #24]
 8009d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f040 80c6 	bne.w	8009e98 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	699b      	ldr	r3, [r3, #24]
 8009d10:	0a5b      	lsrs	r3, r3, #9
 8009d12:	697a      	ldr	r2, [r7, #20]
 8009d14:	8952      	ldrh	r2, [r2, #10]
 8009d16:	3a01      	subs	r2, #1
 8009d18:	4013      	ands	r3, r2
 8009d1a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d12f      	bne.n	8009d82 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d103      	bne.n	8009d32 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d30:	e013      	b.n	8009d5a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d007      	beq.n	8009d4a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	699b      	ldr	r3, [r3, #24]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	68f8      	ldr	r0, [r7, #12]
 8009d42:	f7fe fe82 	bl	8008a4a <clmt_clust>
 8009d46:	6338      	str	r0, [r7, #48]	@ 0x30
 8009d48:	e007      	b.n	8009d5a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009d4a:	68fa      	ldr	r2, [r7, #12]
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	69db      	ldr	r3, [r3, #28]
 8009d50:	4619      	mov	r1, r3
 8009d52:	4610      	mov	r0, r2
 8009d54:	f7fe fbeb 	bl	800852e <get_fat>
 8009d58:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d804      	bhi.n	8009d6a <f_read+0xe2>
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2202      	movs	r2, #2
 8009d64:	755a      	strb	r2, [r3, #21]
 8009d66:	2302      	movs	r3, #2
 8009d68:	e0c9      	b.n	8009efe <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d70:	d104      	bne.n	8009d7c <f_read+0xf4>
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2201      	movs	r2, #1
 8009d76:	755a      	strb	r2, [r3, #21]
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e0c0      	b.n	8009efe <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d80:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	69db      	ldr	r3, [r3, #28]
 8009d88:	4619      	mov	r1, r3
 8009d8a:	4610      	mov	r0, r2
 8009d8c:	f7fe fbb0 	bl	80084f0 <clust2sect>
 8009d90:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d104      	bne.n	8009da2 <f_read+0x11a>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	755a      	strb	r2, [r3, #21]
 8009d9e:	2302      	movs	r3, #2
 8009da0:	e0ad      	b.n	8009efe <f_read+0x276>
			sect += csect;
 8009da2:	69ba      	ldr	r2, [r7, #24]
 8009da4:	69fb      	ldr	r3, [r7, #28]
 8009da6:	4413      	add	r3, r2
 8009da8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	0a5b      	lsrs	r3, r3, #9
 8009dae:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d039      	beq.n	8009e2a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009db6:	69fa      	ldr	r2, [r7, #28]
 8009db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dba:	4413      	add	r3, r2
 8009dbc:	697a      	ldr	r2, [r7, #20]
 8009dbe:	8952      	ldrh	r2, [r2, #10]
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d905      	bls.n	8009dd0 <f_read+0x148>
					cc = fs->csize - csect;
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	895b      	ldrh	r3, [r3, #10]
 8009dc8:	461a      	mov	r2, r3
 8009dca:	69fb      	ldr	r3, [r7, #28]
 8009dcc:	1ad3      	subs	r3, r2, r3
 8009dce:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	7858      	ldrb	r0, [r3, #1]
 8009dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dd6:	69ba      	ldr	r2, [r7, #24]
 8009dd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009dda:	f7fd ffdd 	bl	8007d98 <disk_read>
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d004      	beq.n	8009dee <f_read+0x166>
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2201      	movs	r2, #1
 8009de8:	755a      	strb	r2, [r3, #21]
 8009dea:	2301      	movs	r3, #1
 8009dec:	e087      	b.n	8009efe <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	7d1b      	ldrb	r3, [r3, #20]
 8009df2:	b25b      	sxtb	r3, r3
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	da14      	bge.n	8009e22 <f_read+0x19a>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6a1a      	ldr	r2, [r3, #32]
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	1ad3      	subs	r3, r2, r3
 8009e00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d90d      	bls.n	8009e22 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6a1a      	ldr	r2, [r3, #32]
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	1ad3      	subs	r3, r2, r3
 8009e0e:	025b      	lsls	r3, r3, #9
 8009e10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e12:	18d0      	adds	r0, r2, r3
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	3330      	adds	r3, #48	@ 0x30
 8009e18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	f7fe f89c 	bl	8007f5a <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e24:	025b      	lsls	r3, r3, #9
 8009e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8009e28:	e050      	b.n	8009ecc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6a1b      	ldr	r3, [r3, #32]
 8009e2e:	69ba      	ldr	r2, [r7, #24]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d02e      	beq.n	8009e92 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	7d1b      	ldrb	r3, [r3, #20]
 8009e38:	b25b      	sxtb	r3, r3
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	da18      	bge.n	8009e70 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	7858      	ldrb	r0, [r3, #1]
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	6a1a      	ldr	r2, [r3, #32]
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	f7fd ffc3 	bl	8007dd8 <disk_write>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d004      	beq.n	8009e62 <f_read+0x1da>
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	755a      	strb	r2, [r3, #21]
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e04d      	b.n	8009efe <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	7d1b      	ldrb	r3, [r3, #20]
 8009e66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e6a:	b2da      	uxtb	r2, r3
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	7858      	ldrb	r0, [r3, #1]
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	69ba      	ldr	r2, [r7, #24]
 8009e7e:	f7fd ff8b 	bl	8007d98 <disk_read>
 8009e82:	4603      	mov	r3, r0
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d004      	beq.n	8009e92 <f_read+0x20a>
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	755a      	strb	r2, [r3, #21]
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e035      	b.n	8009efe <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	69ba      	ldr	r2, [r7, #24]
 8009e96:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	699b      	ldr	r3, [r3, #24]
 8009e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ea0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009ea6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d901      	bls.n	8009eb2 <f_read+0x22a>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	699b      	ldr	r3, [r3, #24]
 8009ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ec0:	4413      	add	r3, r2
 8009ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ec8:	f7fe f847 	bl	8007f5a <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed0:	4413      	add	r3, r2
 8009ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	699a      	ldr	r2, [r3, #24]
 8009ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eda:	441a      	add	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	619a      	str	r2, [r3, #24]
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	681a      	ldr	r2, [r3, #0]
 8009ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee6:	441a      	add	r2, r3
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	601a      	str	r2, [r3, #0]
 8009eec:	687a      	ldr	r2, [r7, #4]
 8009eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef0:	1ad3      	subs	r3, r2, r3
 8009ef2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f47f af01 	bne.w	8009cfe <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3738      	adds	r7, #56	@ 0x38
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b08c      	sub	sp, #48	@ 0x30
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	60f8      	str	r0, [r7, #12]
 8009f0e:	60b9      	str	r1, [r7, #8]
 8009f10:	607a      	str	r2, [r7, #4]
 8009f12:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f107 0210 	add.w	r2, r7, #16
 8009f24:	4611      	mov	r1, r2
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7ff fc78 	bl	800981c <validate>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009f32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d107      	bne.n	8009f4a <f_write+0x44>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	7d5b      	ldrb	r3, [r3, #21]
 8009f3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009f42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d002      	beq.n	8009f50 <f_write+0x4a>
 8009f4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f4e:	e14b      	b.n	800a1e8 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	7d1b      	ldrb	r3, [r3, #20]
 8009f54:	f003 0302 	and.w	r3, r3, #2
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d101      	bne.n	8009f60 <f_write+0x5a>
 8009f5c:	2307      	movs	r3, #7
 8009f5e:	e143      	b.n	800a1e8 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	699a      	ldr	r2, [r3, #24]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	441a      	add	r2, r3
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	699b      	ldr	r3, [r3, #24]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	f080 812d 	bcs.w	800a1cc <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	699b      	ldr	r3, [r3, #24]
 8009f76:	43db      	mvns	r3, r3
 8009f78:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009f7a:	e127      	b.n	800a1cc <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	699b      	ldr	r3, [r3, #24]
 8009f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	f040 80e3 	bne.w	800a150 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	699b      	ldr	r3, [r3, #24]
 8009f8e:	0a5b      	lsrs	r3, r3, #9
 8009f90:	693a      	ldr	r2, [r7, #16]
 8009f92:	8952      	ldrh	r2, [r2, #10]
 8009f94:	3a01      	subs	r2, #1
 8009f96:	4013      	ands	r3, r2
 8009f98:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d143      	bne.n	800a028 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	699b      	ldr	r3, [r3, #24]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10c      	bne.n	8009fc2 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d11a      	bne.n	8009fea <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	2100      	movs	r1, #0
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7fe fcae 	bl	800891a <create_chain>
 8009fbe:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009fc0:	e013      	b.n	8009fea <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d007      	beq.n	8009fda <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	699b      	ldr	r3, [r3, #24]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f7fe fd3a 	bl	8008a4a <clmt_clust>
 8009fd6:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009fd8:	e007      	b.n	8009fea <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009fda:	68fa      	ldr	r2, [r7, #12]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	69db      	ldr	r3, [r3, #28]
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	4610      	mov	r0, r2
 8009fe4:	f7fe fc99 	bl	800891a <create_chain>
 8009fe8:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f000 80f2 	beq.w	800a1d6 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d104      	bne.n	800a002 <f_write+0xfc>
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2202      	movs	r2, #2
 8009ffc:	755a      	strb	r2, [r3, #21]
 8009ffe:	2302      	movs	r3, #2
 800a000:	e0f2      	b.n	800a1e8 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a004:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a008:	d104      	bne.n	800a014 <f_write+0x10e>
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2201      	movs	r2, #1
 800a00e:	755a      	strb	r2, [r3, #21]
 800a010:	2301      	movs	r3, #1
 800a012:	e0e9      	b.n	800a1e8 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a018:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d102      	bne.n	800a028 <f_write+0x122>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a026:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	7d1b      	ldrb	r3, [r3, #20]
 800a02c:	b25b      	sxtb	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	da18      	bge.n	800a064 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	7858      	ldrb	r0, [r3, #1]
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6a1a      	ldr	r2, [r3, #32]
 800a040:	2301      	movs	r3, #1
 800a042:	f7fd fec9 	bl	8007dd8 <disk_write>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d004      	beq.n	800a056 <f_write+0x150>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2201      	movs	r2, #1
 800a050:	755a      	strb	r2, [r3, #21]
 800a052:	2301      	movs	r3, #1
 800a054:	e0c8      	b.n	800a1e8 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	7d1b      	ldrb	r3, [r3, #20]
 800a05a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a05e:	b2da      	uxtb	r2, r3
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a064:	693a      	ldr	r2, [r7, #16]
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	69db      	ldr	r3, [r3, #28]
 800a06a:	4619      	mov	r1, r3
 800a06c:	4610      	mov	r0, r2
 800a06e:	f7fe fa3f 	bl	80084f0 <clust2sect>
 800a072:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d104      	bne.n	800a084 <f_write+0x17e>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2202      	movs	r2, #2
 800a07e:	755a      	strb	r2, [r3, #21]
 800a080:	2302      	movs	r3, #2
 800a082:	e0b1      	b.n	800a1e8 <f_write+0x2e2>
			sect += csect;
 800a084:	697a      	ldr	r2, [r7, #20]
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	4413      	add	r3, r2
 800a08a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	0a5b      	lsrs	r3, r3, #9
 800a090:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a092:	6a3b      	ldr	r3, [r7, #32]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d03c      	beq.n	800a112 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a098:	69ba      	ldr	r2, [r7, #24]
 800a09a:	6a3b      	ldr	r3, [r7, #32]
 800a09c:	4413      	add	r3, r2
 800a09e:	693a      	ldr	r2, [r7, #16]
 800a0a0:	8952      	ldrh	r2, [r2, #10]
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d905      	bls.n	800a0b2 <f_write+0x1ac>
					cc = fs->csize - csect;
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	895b      	ldrh	r3, [r3, #10]
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	7858      	ldrb	r0, [r3, #1]
 800a0b6:	6a3b      	ldr	r3, [r7, #32]
 800a0b8:	697a      	ldr	r2, [r7, #20]
 800a0ba:	69f9      	ldr	r1, [r7, #28]
 800a0bc:	f7fd fe8c 	bl	8007dd8 <disk_write>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d004      	beq.n	800a0d0 <f_write+0x1ca>
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	755a      	strb	r2, [r3, #21]
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e08b      	b.n	800a1e8 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6a1a      	ldr	r2, [r3, #32]
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	1ad3      	subs	r3, r2, r3
 800a0d8:	6a3a      	ldr	r2, [r7, #32]
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d915      	bls.n	800a10a <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6a1a      	ldr	r2, [r3, #32]
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	1ad3      	subs	r3, r2, r3
 800a0ec:	025b      	lsls	r3, r3, #9
 800a0ee:	69fa      	ldr	r2, [r7, #28]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	f7fd ff2f 	bl	8007f5a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	7d1b      	ldrb	r3, [r3, #20]
 800a100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a104:	b2da      	uxtb	r2, r3
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	025b      	lsls	r3, r3, #9
 800a10e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800a110:	e03f      	b.n	800a192 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	6a1b      	ldr	r3, [r3, #32]
 800a116:	697a      	ldr	r2, [r7, #20]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d016      	beq.n	800a14a <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	699a      	ldr	r2, [r3, #24]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a124:	429a      	cmp	r2, r3
 800a126:	d210      	bcs.n	800a14a <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	7858      	ldrb	r0, [r3, #1]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a132:	2301      	movs	r3, #1
 800a134:	697a      	ldr	r2, [r7, #20]
 800a136:	f7fd fe2f 	bl	8007d98 <disk_read>
 800a13a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d004      	beq.n	800a14a <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2201      	movs	r2, #1
 800a144:	755a      	strb	r2, [r3, #21]
 800a146:	2301      	movs	r3, #1
 800a148:	e04e      	b.n	800a1e8 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	697a      	ldr	r2, [r7, #20]
 800a14e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	699b      	ldr	r3, [r3, #24]
 800a154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a158:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800a15c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a15e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	429a      	cmp	r2, r3
 800a164:	d901      	bls.n	800a16a <f_write+0x264>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	699b      	ldr	r3, [r3, #24]
 800a174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a178:	4413      	add	r3, r2
 800a17a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a17c:	69f9      	ldr	r1, [r7, #28]
 800a17e:	4618      	mov	r0, r3
 800a180:	f7fd feeb 	bl	8007f5a <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	7d1b      	ldrb	r3, [r3, #20]
 800a188:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a18c:	b2da      	uxtb	r2, r3
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a192:	69fa      	ldr	r2, [r7, #28]
 800a194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a196:	4413      	add	r3, r2
 800a198:	61fb      	str	r3, [r7, #28]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	699a      	ldr	r2, [r3, #24]
 800a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a0:	441a      	add	r2, r3
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	619a      	str	r2, [r3, #24]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	68da      	ldr	r2, [r3, #12]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	bf38      	it	cc
 800a1b2:	461a      	movcc	r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	60da      	str	r2, [r3, #12]
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1be:	441a      	add	r2, r3
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	601a      	str	r2, [r3, #0]
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f47f aed4 	bne.w	8009f7c <f_write+0x76>
 800a1d4:	e000      	b.n	800a1d8 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a1d6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	7d1b      	ldrb	r3, [r3, #20]
 800a1dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1e0:	b2da      	uxtb	r2, r3
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a1e6:	2300      	movs	r3, #0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3730      	adds	r7, #48	@ 0x30
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b086      	sub	sp, #24
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f107 0208 	add.w	r2, r7, #8
 800a1fe:	4611      	mov	r1, r2
 800a200:	4618      	mov	r0, r3
 800a202:	f7ff fb0b 	bl	800981c <validate>
 800a206:	4603      	mov	r3, r0
 800a208:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a20a:	7dfb      	ldrb	r3, [r7, #23]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d168      	bne.n	800a2e2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	7d1b      	ldrb	r3, [r3, #20]
 800a214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d062      	beq.n	800a2e2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	7d1b      	ldrb	r3, [r3, #20]
 800a220:	b25b      	sxtb	r3, r3
 800a222:	2b00      	cmp	r3, #0
 800a224:	da15      	bge.n	800a252 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	7858      	ldrb	r0, [r3, #1]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6a1a      	ldr	r2, [r3, #32]
 800a234:	2301      	movs	r3, #1
 800a236:	f7fd fdcf 	bl	8007dd8 <disk_write>
 800a23a:	4603      	mov	r3, r0
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d001      	beq.n	800a244 <f_sync+0x54>
 800a240:	2301      	movs	r3, #1
 800a242:	e04f      	b.n	800a2e4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	7d1b      	ldrb	r3, [r3, #20]
 800a248:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a24c:	b2da      	uxtb	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a252:	f7fd f823 	bl	800729c <get_fattime>
 800a256:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a258:	68ba      	ldr	r2, [r7, #8]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25e:	4619      	mov	r1, r3
 800a260:	4610      	mov	r0, r2
 800a262:	f7fe f8a9 	bl	80083b8 <move_window>
 800a266:	4603      	mov	r3, r0
 800a268:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a26a:	7dfb      	ldrb	r3, [r7, #23]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d138      	bne.n	800a2e2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a274:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	330b      	adds	r3, #11
 800a27a:	781a      	ldrb	r2, [r3, #0]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	330b      	adds	r3, #11
 800a280:	f042 0220 	orr.w	r2, r2, #32
 800a284:	b2d2      	uxtb	r2, r2
 800a286:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6818      	ldr	r0, [r3, #0]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	461a      	mov	r2, r3
 800a292:	68f9      	ldr	r1, [r7, #12]
 800a294:	f7fe fdb3 	bl	8008dfe <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f103 021c 	add.w	r2, r3, #28
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	4610      	mov	r0, r2
 800a2a6:	f7fd fe2c 	bl	8007f02 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	3316      	adds	r3, #22
 800a2ae:	6939      	ldr	r1, [r7, #16]
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f7fd fe26 	bl	8007f02 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	3312      	adds	r3, #18
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f7fd fe05 	bl	8007ecc <st_word>
					fs->wflag = 1;
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7fe f8a2 	bl	8008414 <sync_fs>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	7d1b      	ldrb	r3, [r3, #20]
 800a2d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2dc:	b2da      	uxtb	r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a2e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3718      	adds	r7, #24
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b084      	sub	sp, #16
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f7ff ff7b 	bl	800a1f0 <f_sync>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d118      	bne.n	800a336 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f107 0208 	add.w	r2, r7, #8
 800a30a:	4611      	mov	r1, r2
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7ff fa85 	bl	800981c <validate>
 800a312:	4603      	mov	r3, r0
 800a314:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a316:	7bfb      	ldrb	r3, [r7, #15]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10c      	bne.n	800a336 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	4618      	mov	r0, r3
 800a322:	f7fd ffa5 	bl	8008270 <dec_lock>
 800a326:	4603      	mov	r3, r0
 800a328:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a32a:	7bfb      	ldrb	r3, [r7, #15]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d102      	bne.n	800a336 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a336:	7bfb      	ldrb	r3, [r7, #15]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3710      	adds	r7, #16
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}

0800a340 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b092      	sub	sp, #72	@ 0x48
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800a34c:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800a350:	f107 030c 	add.w	r3, r7, #12
 800a354:	2200      	movs	r2, #0
 800a356:	4618      	mov	r0, r3
 800a358:	f7ff f814 	bl	8009384 <find_volume>
 800a35c:	4603      	mov	r3, r0
 800a35e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800a362:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a366:	2b00      	cmp	r3, #0
 800a368:	f040 8099 	bne.w	800a49e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800a36c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800a372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a374:	691a      	ldr	r2, [r3, #16]
 800a376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a378:	695b      	ldr	r3, [r3, #20]
 800a37a:	3b02      	subs	r3, #2
 800a37c:	429a      	cmp	r2, r3
 800a37e:	d804      	bhi.n	800a38a <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800a380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a382:	691a      	ldr	r2, [r3, #16]
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	601a      	str	r2, [r3, #0]
 800a388:	e089      	b.n	800a49e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800a38a:	2300      	movs	r3, #0
 800a38c:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800a38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	2b01      	cmp	r3, #1
 800a394:	d128      	bne.n	800a3e8 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800a396:	2302      	movs	r3, #2
 800a398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a39a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a39c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800a39e:	f107 0314 	add.w	r3, r7, #20
 800a3a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f7fe f8c2 	bl	800852e <get_fat>
 800a3aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a3ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a3b2:	d103      	bne.n	800a3bc <f_getfree+0x7c>
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a3ba:	e063      	b.n	800a484 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d103      	bne.n	800a3ca <f_getfree+0x8a>
 800a3c2:	2302      	movs	r3, #2
 800a3c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a3c8:	e05c      	b.n	800a484 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800a3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d102      	bne.n	800a3d6 <f_getfree+0x96>
 800a3d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3d2:	3301      	adds	r3, #1
 800a3d4:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800a3d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3d8:	3301      	adds	r3, #1
 800a3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3de:	695b      	ldr	r3, [r3, #20]
 800a3e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d3db      	bcc.n	800a39e <f_getfree+0x5e>
 800a3e6:	e04d      	b.n	800a484 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800a3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ea:	695b      	ldr	r3, [r3, #20]
 800a3ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f0:	6a1b      	ldr	r3, [r3, #32]
 800a3f2:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800a3fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d113      	bne.n	800a42a <f_getfree+0xea>
							res = move_window(fs, sect++);
 800a402:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a406:	1c5a      	adds	r2, r3, #1
 800a408:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a40a:	4619      	mov	r1, r3
 800a40c:	f7fd ffd4 	bl	80083b8 <move_window>
 800a410:	4603      	mov	r3, r0
 800a412:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800a416:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d131      	bne.n	800a482 <f_getfree+0x142>
							p = fs->win;
 800a41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a420:	3330      	adds	r3, #48	@ 0x30
 800a422:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800a424:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a428:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800a42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	2b02      	cmp	r3, #2
 800a430:	d10f      	bne.n	800a452 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800a432:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a434:	f7fd fd0e 	bl	8007e54 <ld_word>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d102      	bne.n	800a444 <f_getfree+0x104>
 800a43e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a440:	3301      	adds	r3, #1
 800a442:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800a444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a446:	3302      	adds	r3, #2
 800a448:	633b      	str	r3, [r7, #48]	@ 0x30
 800a44a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a44c:	3b02      	subs	r3, #2
 800a44e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a450:	e010      	b.n	800a474 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800a452:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a454:	f7fd fd17 	bl	8007e86 <ld_dword>
 800a458:	4603      	mov	r3, r0
 800a45a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d102      	bne.n	800a468 <f_getfree+0x128>
 800a462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a464:	3301      	adds	r3, #1
 800a466:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800a468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a46a:	3304      	adds	r3, #4
 800a46c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a46e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a470:	3b04      	subs	r3, #4
 800a472:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800a474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a476:	3b01      	subs	r3, #1
 800a478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a47a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d1bd      	bne.n	800a3fc <f_getfree+0xbc>
 800a480:	e000      	b.n	800a484 <f_getfree+0x144>
							if (res != FR_OK) break;
 800a482:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a488:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800a48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a48e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800a490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a492:	791a      	ldrb	r2, [r3, #4]
 800a494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a496:	f042 0201 	orr.w	r2, r2, #1
 800a49a:	b2d2      	uxtb	r2, r2
 800a49c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800a49e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3748      	adds	r7, #72	@ 0x48
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b09e      	sub	sp, #120	@ 0x78
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	673b      	str	r3, [r7, #112]	@ 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800a4b6:	f107 010c 	add.w	r1, r7, #12
 800a4ba:	1d3b      	adds	r3, r7, #4
 800a4bc:	2202      	movs	r2, #2
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f7fe ff60 	bl	8009384 <find_volume>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	dj.obj.fs = fs;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	643b      	str	r3, [r7, #64]	@ 0x40
	if (res == FR_OK) {
 800a4ce:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f040 808e 	bne.w	800a5f4 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a4de:	4611      	mov	r1, r2
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fe fe43 	bl	800916c <follow_path>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800a4ec:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d108      	bne.n	800a506 <f_unlink+0x5c>
 800a4f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a4f8:	2102      	movs	r1, #2
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f7fd fdac 	bl	8008058 <chk_lock>
 800a500:	4603      	mov	r3, r0
 800a502:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800a506:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d172      	bne.n	800a5f4 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800a50e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a512:	b25b      	sxtb	r3, r3
 800a514:	2b00      	cmp	r3, #0
 800a516:	da03      	bge.n	800a520 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800a518:	2306      	movs	r3, #6
 800a51a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800a51e:	e008      	b.n	800a532 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800a520:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a524:	f003 0301 	and.w	r3, r3, #1
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d002      	beq.n	800a532 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800a52c:	2307      	movs	r3, #7
 800a52e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				}
			}
			if (res == FR_OK) {
 800a532:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a536:	2b00      	cmp	r3, #0
 800a538:	d134      	bne.n	800a5a4 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a53e:	4611      	mov	r1, r2
 800a540:	4618      	mov	r0, r3
 800a542:	f7fe fc3d 	bl	8008dc0 <ld_clust>
 800a546:	6738      	str	r0, [r7, #112]	@ 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800a548:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a54c:	f003 0310 	and.w	r3, r3, #16
 800a550:	2b00      	cmp	r3, #0
 800a552:	d027      	beq.n	800a5a4 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800a558:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a55a:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800a55c:	f107 0310 	add.w	r3, r7, #16
 800a560:	2100      	movs	r1, #0
 800a562:	4618      	mov	r0, r3
 800a564:	f7fe faa5 	bl	8008ab2 <dir_sdi>
 800a568:	4603      	mov	r3, r0
 800a56a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_OK) {
 800a56e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a572:	2b00      	cmp	r3, #0
 800a574:	d116      	bne.n	800a5a4 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800a576:	f107 0310 	add.w	r3, r7, #16
 800a57a:	2100      	movs	r1, #0
 800a57c:	4618      	mov	r0, r3
 800a57e:	f7fe fc5e 	bl	8008e3e <dir_read>
 800a582:	4603      	mov	r3, r0
 800a584:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800a588:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d102      	bne.n	800a596 <f_unlink+0xec>
 800a590:	2307      	movs	r3, #7
 800a592:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800a596:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a59a:	2b04      	cmp	r3, #4
 800a59c:	d102      	bne.n	800a5a4 <f_unlink+0xfa>
 800a59e:	2300      	movs	r3, #0
 800a5a0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800a5a4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d123      	bne.n	800a5f4 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800a5ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f7fe fd28 	bl	8009006 <dir_remove>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800a5bc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10c      	bne.n	800a5de <f_unlink+0x134>
 800a5c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d009      	beq.n	800a5de <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800a5ca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f7fe f93c 	bl	8008850 <remove_chain>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800a5de:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d106      	bne.n	800a5f4 <f_unlink+0x14a>
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f7fd ff13 	bl	8008414 <sync_fs>
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800a5f4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3778      	adds	r7, #120	@ 0x78
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <f_rename>:

FRESULT f_rename (
	const TCHAR* path_old,	/* Pointer to the object name to be renamed */
	const TCHAR* path_new	/* Pointer to the new name */
)
{
 800a600:	b590      	push	{r4, r7, lr}
 800a602:	b0a5      	sub	sp, #148	@ 0x94
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
	BYTE buf[_FS_EXFAT ? SZDIRE * 2 : 24], *dir;
	DWORD dw;
	DEF_NAMBUF


	get_ldnumber(&path_new);						/* Snip drive number of new name off */
 800a60a:	463b      	mov	r3, r7
 800a60c:	4618      	mov	r0, r3
 800a60e:	f7fe fe1e 	bl	800924e <get_ldnumber>
	res = find_volume(&path_old, &fs, FA_WRITE);	/* Get logical drive of the old object */
 800a612:	f107 0120 	add.w	r1, r7, #32
 800a616:	1d3b      	adds	r3, r7, #4
 800a618:	2202      	movs	r2, #2
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fe feb2 	bl	8009384 <find_volume>
 800a620:	4603      	mov	r3, r0
 800a622:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	if (res == FR_OK) {
 800a626:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	f040 80db 	bne.w	800a7e6 <f_rename+0x1e6>
		djo.obj.fs = fs;
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	657b      	str	r3, [r7, #84]	@ 0x54
		INIT_NAMBUF(fs);
		res = follow_path(&djo, path_old);		/* Check old object */
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a63a:	4611      	mov	r1, r2
 800a63c:	4618      	mov	r0, r3
 800a63e:	f7fe fd95 	bl	800916c <follow_path>
 800a642:	4603      	mov	r3, r0
 800a644:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		if (res == FR_OK && (djo.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check validity of name */
 800a648:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d108      	bne.n	800a662 <f_rename+0x62>
 800a650:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800a654:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d002      	beq.n	800a662 <f_rename+0x62>
 800a65c:	2306      	movs	r3, #6
 800a65e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
#if _FS_LOCK != 0
		if (res == FR_OK) {
 800a662:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a666:	2b00      	cmp	r3, #0
 800a668:	d108      	bne.n	800a67c <f_rename+0x7c>
			res = chk_lock(&djo, 2);
 800a66a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a66e:	2102      	movs	r1, #2
 800a670:	4618      	mov	r0, r3
 800a672:	f7fd fcf1 	bl	8008058 <chk_lock>
 800a676:	4603      	mov	r3, r0
 800a678:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		}
#endif
		if (res == FR_OK) {						/* Object to be renamed is found */
 800a67c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a680:	2b00      	cmp	r3, #0
 800a682:	f040 80b0 	bne.w	800a7e6 <f_rename+0x1e6>
					}
				}
			} else
#endif
			{	/* At FAT12/FAT16/FAT32 */
				mem_cpy(buf, djo.dir + DIR_Attr, 21);	/* Save information about the object except name */
 800a686:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a688:	f103 010b 	add.w	r1, r3, #11
 800a68c:	f107 0308 	add.w	r3, r7, #8
 800a690:	2215      	movs	r2, #21
 800a692:	4618      	mov	r0, r3
 800a694:	f7fd fc61 	bl	8007f5a <mem_cpy>
				mem_cpy(&djn, &djo, sizeof (DIR));		/* Duplicate the directory object */
 800a698:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800a69c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6a0:	2230      	movs	r2, #48	@ 0x30
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7fd fc59 	bl	8007f5a <mem_cpy>
				res = follow_path(&djn, path_new);		/* Make sure if new object name is not in use */
 800a6a8:	683a      	ldr	r2, [r7, #0]
 800a6aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6ae:	4611      	mov	r1, r2
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f7fe fd5b 	bl	800916c <follow_path>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {						/* Is new name already in use by any other object? */
 800a6bc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d10c      	bne.n	800a6de <f_rename+0xde>
					res = (djn.obj.sclust == djo.obj.sclust && djn.dptr == djo.dptr) ? FR_NO_FILE : FR_EXIST;
 800a6c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d105      	bne.n	800a6d8 <f_rename+0xd8>
 800a6cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d101      	bne.n	800a6d8 <f_rename+0xd8>
 800a6d4:	2304      	movs	r3, #4
 800a6d6:	e000      	b.n	800a6da <f_rename+0xda>
 800a6d8:	2308      	movs	r3, #8
 800a6da:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				}
				if (res == FR_NO_FILE) { 				/* It is a valid path and no name collision */
 800a6de:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a6e2:	2b04      	cmp	r3, #4
 800a6e4:	d168      	bne.n	800a7b8 <f_rename+0x1b8>
					res = dir_register(&djn);			/* Register the new entry */
 800a6e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7fe fc59 	bl	8008fa2 <dir_register>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
					if (res == FR_OK) {
 800a6f6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d15c      	bne.n	800a7b8 <f_rename+0x1b8>
						dir = djn.dir;					/* Copy information about object except name */
 800a6fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						mem_cpy(dir + 13, buf + 2, 19);
 800a704:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a708:	f103 000d 	add.w	r0, r3, #13
 800a70c:	f107 0308 	add.w	r3, r7, #8
 800a710:	3302      	adds	r3, #2
 800a712:	2213      	movs	r2, #19
 800a714:	4619      	mov	r1, r3
 800a716:	f7fd fc20 	bl	8007f5a <mem_cpy>
						dir[DIR_Attr] = buf[0] | AM_ARC;
 800a71a:	7a3a      	ldrb	r2, [r7, #8]
 800a71c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a720:	330b      	adds	r3, #11
 800a722:	f042 0220 	orr.w	r2, r2, #32
 800a726:	b2d2      	uxtb	r2, r2
 800a728:	701a      	strb	r2, [r3, #0]
						fs->wflag = 1;
 800a72a:	6a3b      	ldr	r3, [r7, #32]
 800a72c:	2201      	movs	r2, #1
 800a72e:	70da      	strb	r2, [r3, #3]
						if ((dir[DIR_Attr] & AM_DIR) && djo.obj.sclust != djn.obj.sclust) {	/* Update .. entry in the sub-directory if needed */
 800a730:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a734:	330b      	adds	r3, #11
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	f003 0310 	and.w	r3, r3, #16
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d03b      	beq.n	800a7b8 <f_rename+0x1b8>
 800a740:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a744:	429a      	cmp	r2, r3
 800a746:	d037      	beq.n	800a7b8 <f_rename+0x1b8>
							dw = clust2sect(fs, ld_clust(fs, dir));
 800a748:	6a3c      	ldr	r4, [r7, #32]
 800a74a:	6a3b      	ldr	r3, [r7, #32]
 800a74c:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800a750:	4618      	mov	r0, r3
 800a752:	f7fe fb35 	bl	8008dc0 <ld_clust>
 800a756:	4603      	mov	r3, r0
 800a758:	4619      	mov	r1, r3
 800a75a:	4620      	mov	r0, r4
 800a75c:	f7fd fec8 	bl	80084f0 <clust2sect>
 800a760:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
							if (!dw) {
 800a764:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d103      	bne.n	800a774 <f_rename+0x174>
								res = FR_INT_ERR;
 800a76c:	2302      	movs	r3, #2
 800a76e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800a772:	e021      	b.n	800a7b8 <f_rename+0x1b8>
							} else {
/* Start of critical section where an interruption can cause a cross-link */
								res = move_window(fs, dw);
 800a774:	6a3b      	ldr	r3, [r7, #32]
 800a776:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800a77a:	4618      	mov	r0, r3
 800a77c:	f7fd fe1c 	bl	80083b8 <move_window>
 800a780:	4603      	mov	r3, r0
 800a782:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
								dir = fs->win + SZDIRE * 1;	/* Ptr to .. entry */
 800a786:	6a3b      	ldr	r3, [r7, #32]
 800a788:	3330      	adds	r3, #48	@ 0x30
 800a78a:	3320      	adds	r3, #32
 800a78c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
								if (res == FR_OK && dir[1] == '.') {
 800a790:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a794:	2b00      	cmp	r3, #0
 800a796:	d10f      	bne.n	800a7b8 <f_rename+0x1b8>
 800a798:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a79c:	3301      	adds	r3, #1
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7a2:	d109      	bne.n	800a7b8 <f_rename+0x1b8>
									st_clust(fs, dir, djn.obj.sclust);
 800a7a4:	6a3b      	ldr	r3, [r7, #32]
 800a7a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7a8:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7fe fb26 	bl	8008dfe <st_clust>
									fs->wflag = 1;
 800a7b2:	6a3b      	ldr	r3, [r7, #32]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	70da      	strb	r2, [r3, #3]
							}
						}
					}
				}
			}
			if (res == FR_OK) {
 800a7b8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d112      	bne.n	800a7e6 <f_rename+0x1e6>
				res = dir_remove(&djo);		/* Remove old entry */
 800a7c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7fe fc1e 	bl	8009006 <dir_remove>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {
 800a7d0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d106      	bne.n	800a7e6 <f_rename+0x1e6>
					res = sync_fs(fs);
 800a7d8:	6a3b      	ldr	r3, [r7, #32]
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f7fd fe1a 	bl	8008414 <sync_fs>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
/* End of the critical section */
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800a7e6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3794      	adds	r7, #148	@ 0x94
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd90      	pop	{r4, r7, pc}

0800a7f2 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b088      	sub	sp, #32
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	60f8      	str	r0, [r7, #12]
 800a7fa:	60b9      	str	r1, [r7, #8]
 800a7fc:	607a      	str	r2, [r7, #4]
	int n = 0;
 800a7fe:	2300      	movs	r3, #0
 800a800:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800a806:	e01c      	b.n	800a842 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800a808:	f107 0310 	add.w	r3, r7, #16
 800a80c:	f107 0114 	add.w	r1, r7, #20
 800a810:	2201      	movs	r2, #1
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f7ff fa38 	bl	8009c88 <f_read>
		if (rc != 1) break;
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	2b01      	cmp	r3, #1
 800a81c:	d117      	bne.n	800a84e <f_gets+0x5c>
		c = s[0];
 800a81e:	7d3b      	ldrb	r3, [r7, #20]
 800a820:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800a822:	7dfb      	ldrb	r3, [r7, #23]
 800a824:	2b0d      	cmp	r3, #13
 800a826:	d00b      	beq.n	800a840 <f_gets+0x4e>
		*p++ = c;
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	1c5a      	adds	r2, r3, #1
 800a82c:	61ba      	str	r2, [r7, #24]
 800a82e:	7dfa      	ldrb	r2, [r7, #23]
 800a830:	701a      	strb	r2, [r3, #0]
		n++;
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	3301      	adds	r3, #1
 800a836:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800a838:	7dfb      	ldrb	r3, [r7, #23]
 800a83a:	2b0a      	cmp	r3, #10
 800a83c:	d009      	beq.n	800a852 <f_gets+0x60>
 800a83e:	e000      	b.n	800a842 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800a840:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	3b01      	subs	r3, #1
 800a846:	69fa      	ldr	r2, [r7, #28]
 800a848:	429a      	cmp	r2, r3
 800a84a:	dbdd      	blt.n	800a808 <f_gets+0x16>
 800a84c:	e002      	b.n	800a854 <f_gets+0x62>
		if (rc != 1) break;
 800a84e:	bf00      	nop
 800a850:	e000      	b.n	800a854 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 800a852:	bf00      	nop
	}
	*p = 0;
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	2200      	movs	r2, #0
 800a858:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800a85a:	69fb      	ldr	r3, [r7, #28]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d001      	beq.n	800a864 <f_gets+0x72>
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	e000      	b.n	800a866 <f_gets+0x74>
 800a864:	2300      	movs	r3, #0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3720      	adds	r7, #32
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
	...

0800a870 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a870:	b480      	push	{r7}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	60b9      	str	r1, [r7, #8]
 800a87a:	4613      	mov	r3, r2
 800a87c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a87e:	2301      	movs	r3, #1
 800a880:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a882:	2300      	movs	r3, #0
 800a884:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a886:	4b1f      	ldr	r3, [pc, #124]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a888:	7a5b      	ldrb	r3, [r3, #9]
 800a88a:	b2db      	uxtb	r3, r3
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d131      	bne.n	800a8f4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a890:	4b1c      	ldr	r3, [pc, #112]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a892:	7a5b      	ldrb	r3, [r3, #9]
 800a894:	b2db      	uxtb	r3, r3
 800a896:	461a      	mov	r2, r3
 800a898:	4b1a      	ldr	r3, [pc, #104]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a89a:	2100      	movs	r1, #0
 800a89c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a89e:	4b19      	ldr	r3, [pc, #100]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a8a0:	7a5b      	ldrb	r3, [r3, #9]
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	4a17      	ldr	r2, [pc, #92]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a8a6:	009b      	lsls	r3, r3, #2
 800a8a8:	4413      	add	r3, r2
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a8ae:	4b15      	ldr	r3, [pc, #84]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a8b0:	7a5b      	ldrb	r3, [r3, #9]
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	4b13      	ldr	r3, [pc, #76]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a8b8:	4413      	add	r3, r2
 800a8ba:	79fa      	ldrb	r2, [r7, #7]
 800a8bc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a8be:	4b11      	ldr	r3, [pc, #68]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a8c0:	7a5b      	ldrb	r3, [r3, #9]
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	1c5a      	adds	r2, r3, #1
 800a8c6:	b2d1      	uxtb	r1, r2
 800a8c8:	4a0e      	ldr	r2, [pc, #56]	@ (800a904 <FATFS_LinkDriverEx+0x94>)
 800a8ca:	7251      	strb	r1, [r2, #9]
 800a8cc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a8ce:	7dbb      	ldrb	r3, [r7, #22]
 800a8d0:	3330      	adds	r3, #48	@ 0x30
 800a8d2:	b2da      	uxtb	r2, r3
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	223a      	movs	r2, #58	@ 0x3a
 800a8de:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	3302      	adds	r3, #2
 800a8e4:	222f      	movs	r2, #47	@ 0x2f
 800a8e6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	3303      	adds	r3, #3
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a8f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	371c      	adds	r7, #28
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	20000fac 	.word	0x20000fac

0800a908 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a912:	2200      	movs	r2, #0
 800a914:	6839      	ldr	r1, [r7, #0]
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f7ff ffaa 	bl	800a870 <FATFS_LinkDriverEx>
 800a91c:	4603      	mov	r3, r0
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3708      	adds	r7, #8
 800a922:	46bd      	mov	sp, r7
 800a924:	bd80      	pop	{r7, pc}
	...

0800a928 <_strtol_l.isra.0>:
 800a928:	2b24      	cmp	r3, #36	@ 0x24
 800a92a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a92e:	4686      	mov	lr, r0
 800a930:	4690      	mov	r8, r2
 800a932:	d801      	bhi.n	800a938 <_strtol_l.isra.0+0x10>
 800a934:	2b01      	cmp	r3, #1
 800a936:	d106      	bne.n	800a946 <_strtol_l.isra.0+0x1e>
 800a938:	f001 f9b2 	bl	800bca0 <__errno>
 800a93c:	2316      	movs	r3, #22
 800a93e:	6003      	str	r3, [r0, #0]
 800a940:	2000      	movs	r0, #0
 800a942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a946:	4834      	ldr	r0, [pc, #208]	@ (800aa18 <_strtol_l.isra.0+0xf0>)
 800a948:	460d      	mov	r5, r1
 800a94a:	462a      	mov	r2, r5
 800a94c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a950:	5d06      	ldrb	r6, [r0, r4]
 800a952:	f016 0608 	ands.w	r6, r6, #8
 800a956:	d1f8      	bne.n	800a94a <_strtol_l.isra.0+0x22>
 800a958:	2c2d      	cmp	r4, #45	@ 0x2d
 800a95a:	d110      	bne.n	800a97e <_strtol_l.isra.0+0x56>
 800a95c:	782c      	ldrb	r4, [r5, #0]
 800a95e:	2601      	movs	r6, #1
 800a960:	1c95      	adds	r5, r2, #2
 800a962:	f033 0210 	bics.w	r2, r3, #16
 800a966:	d115      	bne.n	800a994 <_strtol_l.isra.0+0x6c>
 800a968:	2c30      	cmp	r4, #48	@ 0x30
 800a96a:	d10d      	bne.n	800a988 <_strtol_l.isra.0+0x60>
 800a96c:	782a      	ldrb	r2, [r5, #0]
 800a96e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a972:	2a58      	cmp	r2, #88	@ 0x58
 800a974:	d108      	bne.n	800a988 <_strtol_l.isra.0+0x60>
 800a976:	786c      	ldrb	r4, [r5, #1]
 800a978:	3502      	adds	r5, #2
 800a97a:	2310      	movs	r3, #16
 800a97c:	e00a      	b.n	800a994 <_strtol_l.isra.0+0x6c>
 800a97e:	2c2b      	cmp	r4, #43	@ 0x2b
 800a980:	bf04      	itt	eq
 800a982:	782c      	ldrbeq	r4, [r5, #0]
 800a984:	1c95      	addeq	r5, r2, #2
 800a986:	e7ec      	b.n	800a962 <_strtol_l.isra.0+0x3a>
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d1f6      	bne.n	800a97a <_strtol_l.isra.0+0x52>
 800a98c:	2c30      	cmp	r4, #48	@ 0x30
 800a98e:	bf14      	ite	ne
 800a990:	230a      	movne	r3, #10
 800a992:	2308      	moveq	r3, #8
 800a994:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a998:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a99c:	2200      	movs	r2, #0
 800a99e:	fbbc f9f3 	udiv	r9, ip, r3
 800a9a2:	4610      	mov	r0, r2
 800a9a4:	fb03 ca19 	mls	sl, r3, r9, ip
 800a9a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a9ac:	2f09      	cmp	r7, #9
 800a9ae:	d80f      	bhi.n	800a9d0 <_strtol_l.isra.0+0xa8>
 800a9b0:	463c      	mov	r4, r7
 800a9b2:	42a3      	cmp	r3, r4
 800a9b4:	dd1b      	ble.n	800a9ee <_strtol_l.isra.0+0xc6>
 800a9b6:	1c57      	adds	r7, r2, #1
 800a9b8:	d007      	beq.n	800a9ca <_strtol_l.isra.0+0xa2>
 800a9ba:	4581      	cmp	r9, r0
 800a9bc:	d314      	bcc.n	800a9e8 <_strtol_l.isra.0+0xc0>
 800a9be:	d101      	bne.n	800a9c4 <_strtol_l.isra.0+0x9c>
 800a9c0:	45a2      	cmp	sl, r4
 800a9c2:	db11      	blt.n	800a9e8 <_strtol_l.isra.0+0xc0>
 800a9c4:	fb00 4003 	mla	r0, r0, r3, r4
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9ce:	e7eb      	b.n	800a9a8 <_strtol_l.isra.0+0x80>
 800a9d0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a9d4:	2f19      	cmp	r7, #25
 800a9d6:	d801      	bhi.n	800a9dc <_strtol_l.isra.0+0xb4>
 800a9d8:	3c37      	subs	r4, #55	@ 0x37
 800a9da:	e7ea      	b.n	800a9b2 <_strtol_l.isra.0+0x8a>
 800a9dc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a9e0:	2f19      	cmp	r7, #25
 800a9e2:	d804      	bhi.n	800a9ee <_strtol_l.isra.0+0xc6>
 800a9e4:	3c57      	subs	r4, #87	@ 0x57
 800a9e6:	e7e4      	b.n	800a9b2 <_strtol_l.isra.0+0x8a>
 800a9e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a9ec:	e7ed      	b.n	800a9ca <_strtol_l.isra.0+0xa2>
 800a9ee:	1c53      	adds	r3, r2, #1
 800a9f0:	d108      	bne.n	800aa04 <_strtol_l.isra.0+0xdc>
 800a9f2:	2322      	movs	r3, #34	@ 0x22
 800a9f4:	f8ce 3000 	str.w	r3, [lr]
 800a9f8:	4660      	mov	r0, ip
 800a9fa:	f1b8 0f00 	cmp.w	r8, #0
 800a9fe:	d0a0      	beq.n	800a942 <_strtol_l.isra.0+0x1a>
 800aa00:	1e69      	subs	r1, r5, #1
 800aa02:	e006      	b.n	800aa12 <_strtol_l.isra.0+0xea>
 800aa04:	b106      	cbz	r6, 800aa08 <_strtol_l.isra.0+0xe0>
 800aa06:	4240      	negs	r0, r0
 800aa08:	f1b8 0f00 	cmp.w	r8, #0
 800aa0c:	d099      	beq.n	800a942 <_strtol_l.isra.0+0x1a>
 800aa0e:	2a00      	cmp	r2, #0
 800aa10:	d1f6      	bne.n	800aa00 <_strtol_l.isra.0+0xd8>
 800aa12:	f8c8 1000 	str.w	r1, [r8]
 800aa16:	e794      	b.n	800a942 <_strtol_l.isra.0+0x1a>
 800aa18:	08010a45 	.word	0x08010a45

0800aa1c <_strtol_r>:
 800aa1c:	f7ff bf84 	b.w	800a928 <_strtol_l.isra.0>

0800aa20 <strtol>:
 800aa20:	4613      	mov	r3, r2
 800aa22:	460a      	mov	r2, r1
 800aa24:	4601      	mov	r1, r0
 800aa26:	4802      	ldr	r0, [pc, #8]	@ (800aa30 <strtol+0x10>)
 800aa28:	6800      	ldr	r0, [r0, #0]
 800aa2a:	f7ff bf7d 	b.w	800a928 <_strtol_l.isra.0>
 800aa2e:	bf00      	nop
 800aa30:	2000003c 	.word	0x2000003c

0800aa34 <__cvt>:
 800aa34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa38:	ec57 6b10 	vmov	r6, r7, d0
 800aa3c:	2f00      	cmp	r7, #0
 800aa3e:	460c      	mov	r4, r1
 800aa40:	4619      	mov	r1, r3
 800aa42:	463b      	mov	r3, r7
 800aa44:	bfbb      	ittet	lt
 800aa46:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aa4a:	461f      	movlt	r7, r3
 800aa4c:	2300      	movge	r3, #0
 800aa4e:	232d      	movlt	r3, #45	@ 0x2d
 800aa50:	700b      	strb	r3, [r1, #0]
 800aa52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa54:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aa58:	4691      	mov	r9, r2
 800aa5a:	f023 0820 	bic.w	r8, r3, #32
 800aa5e:	bfbc      	itt	lt
 800aa60:	4632      	movlt	r2, r6
 800aa62:	4616      	movlt	r6, r2
 800aa64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa68:	d005      	beq.n	800aa76 <__cvt+0x42>
 800aa6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aa6e:	d100      	bne.n	800aa72 <__cvt+0x3e>
 800aa70:	3401      	adds	r4, #1
 800aa72:	2102      	movs	r1, #2
 800aa74:	e000      	b.n	800aa78 <__cvt+0x44>
 800aa76:	2103      	movs	r1, #3
 800aa78:	ab03      	add	r3, sp, #12
 800aa7a:	9301      	str	r3, [sp, #4]
 800aa7c:	ab02      	add	r3, sp, #8
 800aa7e:	9300      	str	r3, [sp, #0]
 800aa80:	ec47 6b10 	vmov	d0, r6, r7
 800aa84:	4653      	mov	r3, sl
 800aa86:	4622      	mov	r2, r4
 800aa88:	f001 f9e6 	bl	800be58 <_dtoa_r>
 800aa8c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aa90:	4605      	mov	r5, r0
 800aa92:	d119      	bne.n	800aac8 <__cvt+0x94>
 800aa94:	f019 0f01 	tst.w	r9, #1
 800aa98:	d00e      	beq.n	800aab8 <__cvt+0x84>
 800aa9a:	eb00 0904 	add.w	r9, r0, r4
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	4630      	mov	r0, r6
 800aaa4:	4639      	mov	r1, r7
 800aaa6:	f7f6 f82f 	bl	8000b08 <__aeabi_dcmpeq>
 800aaaa:	b108      	cbz	r0, 800aab0 <__cvt+0x7c>
 800aaac:	f8cd 900c 	str.w	r9, [sp, #12]
 800aab0:	2230      	movs	r2, #48	@ 0x30
 800aab2:	9b03      	ldr	r3, [sp, #12]
 800aab4:	454b      	cmp	r3, r9
 800aab6:	d31e      	bcc.n	800aaf6 <__cvt+0xc2>
 800aab8:	9b03      	ldr	r3, [sp, #12]
 800aaba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aabc:	1b5b      	subs	r3, r3, r5
 800aabe:	4628      	mov	r0, r5
 800aac0:	6013      	str	r3, [r2, #0]
 800aac2:	b004      	add	sp, #16
 800aac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aacc:	eb00 0904 	add.w	r9, r0, r4
 800aad0:	d1e5      	bne.n	800aa9e <__cvt+0x6a>
 800aad2:	7803      	ldrb	r3, [r0, #0]
 800aad4:	2b30      	cmp	r3, #48	@ 0x30
 800aad6:	d10a      	bne.n	800aaee <__cvt+0xba>
 800aad8:	2200      	movs	r2, #0
 800aada:	2300      	movs	r3, #0
 800aadc:	4630      	mov	r0, r6
 800aade:	4639      	mov	r1, r7
 800aae0:	f7f6 f812 	bl	8000b08 <__aeabi_dcmpeq>
 800aae4:	b918      	cbnz	r0, 800aaee <__cvt+0xba>
 800aae6:	f1c4 0401 	rsb	r4, r4, #1
 800aaea:	f8ca 4000 	str.w	r4, [sl]
 800aaee:	f8da 3000 	ldr.w	r3, [sl]
 800aaf2:	4499      	add	r9, r3
 800aaf4:	e7d3      	b.n	800aa9e <__cvt+0x6a>
 800aaf6:	1c59      	adds	r1, r3, #1
 800aaf8:	9103      	str	r1, [sp, #12]
 800aafa:	701a      	strb	r2, [r3, #0]
 800aafc:	e7d9      	b.n	800aab2 <__cvt+0x7e>

0800aafe <__exponent>:
 800aafe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab00:	2900      	cmp	r1, #0
 800ab02:	bfba      	itte	lt
 800ab04:	4249      	neglt	r1, r1
 800ab06:	232d      	movlt	r3, #45	@ 0x2d
 800ab08:	232b      	movge	r3, #43	@ 0x2b
 800ab0a:	2909      	cmp	r1, #9
 800ab0c:	7002      	strb	r2, [r0, #0]
 800ab0e:	7043      	strb	r3, [r0, #1]
 800ab10:	dd29      	ble.n	800ab66 <__exponent+0x68>
 800ab12:	f10d 0307 	add.w	r3, sp, #7
 800ab16:	461d      	mov	r5, r3
 800ab18:	270a      	movs	r7, #10
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	fbb1 f6f7 	udiv	r6, r1, r7
 800ab20:	fb07 1416 	mls	r4, r7, r6, r1
 800ab24:	3430      	adds	r4, #48	@ 0x30
 800ab26:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	2c63      	cmp	r4, #99	@ 0x63
 800ab2e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800ab32:	4631      	mov	r1, r6
 800ab34:	dcf1      	bgt.n	800ab1a <__exponent+0x1c>
 800ab36:	3130      	adds	r1, #48	@ 0x30
 800ab38:	1e94      	subs	r4, r2, #2
 800ab3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ab3e:	1c41      	adds	r1, r0, #1
 800ab40:	4623      	mov	r3, r4
 800ab42:	42ab      	cmp	r3, r5
 800ab44:	d30a      	bcc.n	800ab5c <__exponent+0x5e>
 800ab46:	f10d 0309 	add.w	r3, sp, #9
 800ab4a:	1a9b      	subs	r3, r3, r2
 800ab4c:	42ac      	cmp	r4, r5
 800ab4e:	bf88      	it	hi
 800ab50:	2300      	movhi	r3, #0
 800ab52:	3302      	adds	r3, #2
 800ab54:	4403      	add	r3, r0
 800ab56:	1a18      	subs	r0, r3, r0
 800ab58:	b003      	add	sp, #12
 800ab5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab5c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab60:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ab64:	e7ed      	b.n	800ab42 <__exponent+0x44>
 800ab66:	2330      	movs	r3, #48	@ 0x30
 800ab68:	3130      	adds	r1, #48	@ 0x30
 800ab6a:	7083      	strb	r3, [r0, #2]
 800ab6c:	70c1      	strb	r1, [r0, #3]
 800ab6e:	1d03      	adds	r3, r0, #4
 800ab70:	e7f1      	b.n	800ab56 <__exponent+0x58>
	...

0800ab74 <_printf_float>:
 800ab74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab78:	b08d      	sub	sp, #52	@ 0x34
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ab80:	4616      	mov	r6, r2
 800ab82:	461f      	mov	r7, r3
 800ab84:	4605      	mov	r5, r0
 800ab86:	f001 f841 	bl	800bc0c <_localeconv_r>
 800ab8a:	6803      	ldr	r3, [r0, #0]
 800ab8c:	9304      	str	r3, [sp, #16]
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7f5 fb8e 	bl	80002b0 <strlen>
 800ab94:	2300      	movs	r3, #0
 800ab96:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab98:	f8d8 3000 	ldr.w	r3, [r8]
 800ab9c:	9005      	str	r0, [sp, #20]
 800ab9e:	3307      	adds	r3, #7
 800aba0:	f023 0307 	bic.w	r3, r3, #7
 800aba4:	f103 0208 	add.w	r2, r3, #8
 800aba8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800abac:	f8d4 b000 	ldr.w	fp, [r4]
 800abb0:	f8c8 2000 	str.w	r2, [r8]
 800abb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800abbc:	9307      	str	r3, [sp, #28]
 800abbe:	f8cd 8018 	str.w	r8, [sp, #24]
 800abc2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800abc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abca:	4b9c      	ldr	r3, [pc, #624]	@ (800ae3c <_printf_float+0x2c8>)
 800abcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800abd0:	f7f5 ffcc 	bl	8000b6c <__aeabi_dcmpun>
 800abd4:	bb70      	cbnz	r0, 800ac34 <_printf_float+0xc0>
 800abd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abda:	4b98      	ldr	r3, [pc, #608]	@ (800ae3c <_printf_float+0x2c8>)
 800abdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800abe0:	f7f5 ffa6 	bl	8000b30 <__aeabi_dcmple>
 800abe4:	bb30      	cbnz	r0, 800ac34 <_printf_float+0xc0>
 800abe6:	2200      	movs	r2, #0
 800abe8:	2300      	movs	r3, #0
 800abea:	4640      	mov	r0, r8
 800abec:	4649      	mov	r1, r9
 800abee:	f7f5 ff95 	bl	8000b1c <__aeabi_dcmplt>
 800abf2:	b110      	cbz	r0, 800abfa <_printf_float+0x86>
 800abf4:	232d      	movs	r3, #45	@ 0x2d
 800abf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abfa:	4a91      	ldr	r2, [pc, #580]	@ (800ae40 <_printf_float+0x2cc>)
 800abfc:	4b91      	ldr	r3, [pc, #580]	@ (800ae44 <_printf_float+0x2d0>)
 800abfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ac02:	bf8c      	ite	hi
 800ac04:	4690      	movhi	r8, r2
 800ac06:	4698      	movls	r8, r3
 800ac08:	2303      	movs	r3, #3
 800ac0a:	6123      	str	r3, [r4, #16]
 800ac0c:	f02b 0304 	bic.w	r3, fp, #4
 800ac10:	6023      	str	r3, [r4, #0]
 800ac12:	f04f 0900 	mov.w	r9, #0
 800ac16:	9700      	str	r7, [sp, #0]
 800ac18:	4633      	mov	r3, r6
 800ac1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ac1c:	4621      	mov	r1, r4
 800ac1e:	4628      	mov	r0, r5
 800ac20:	f000 f9d2 	bl	800afc8 <_printf_common>
 800ac24:	3001      	adds	r0, #1
 800ac26:	f040 808d 	bne.w	800ad44 <_printf_float+0x1d0>
 800ac2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac2e:	b00d      	add	sp, #52	@ 0x34
 800ac30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac34:	4642      	mov	r2, r8
 800ac36:	464b      	mov	r3, r9
 800ac38:	4640      	mov	r0, r8
 800ac3a:	4649      	mov	r1, r9
 800ac3c:	f7f5 ff96 	bl	8000b6c <__aeabi_dcmpun>
 800ac40:	b140      	cbz	r0, 800ac54 <_printf_float+0xe0>
 800ac42:	464b      	mov	r3, r9
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	bfbc      	itt	lt
 800ac48:	232d      	movlt	r3, #45	@ 0x2d
 800ac4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ac4e:	4a7e      	ldr	r2, [pc, #504]	@ (800ae48 <_printf_float+0x2d4>)
 800ac50:	4b7e      	ldr	r3, [pc, #504]	@ (800ae4c <_printf_float+0x2d8>)
 800ac52:	e7d4      	b.n	800abfe <_printf_float+0x8a>
 800ac54:	6863      	ldr	r3, [r4, #4]
 800ac56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ac5a:	9206      	str	r2, [sp, #24]
 800ac5c:	1c5a      	adds	r2, r3, #1
 800ac5e:	d13b      	bne.n	800acd8 <_printf_float+0x164>
 800ac60:	2306      	movs	r3, #6
 800ac62:	6063      	str	r3, [r4, #4]
 800ac64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ac68:	2300      	movs	r3, #0
 800ac6a:	6022      	str	r2, [r4, #0]
 800ac6c:	9303      	str	r3, [sp, #12]
 800ac6e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ac70:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ac74:	ab09      	add	r3, sp, #36	@ 0x24
 800ac76:	9300      	str	r3, [sp, #0]
 800ac78:	6861      	ldr	r1, [r4, #4]
 800ac7a:	ec49 8b10 	vmov	d0, r8, r9
 800ac7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ac82:	4628      	mov	r0, r5
 800ac84:	f7ff fed6 	bl	800aa34 <__cvt>
 800ac88:	9b06      	ldr	r3, [sp, #24]
 800ac8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac8c:	2b47      	cmp	r3, #71	@ 0x47
 800ac8e:	4680      	mov	r8, r0
 800ac90:	d129      	bne.n	800ace6 <_printf_float+0x172>
 800ac92:	1cc8      	adds	r0, r1, #3
 800ac94:	db02      	blt.n	800ac9c <_printf_float+0x128>
 800ac96:	6863      	ldr	r3, [r4, #4]
 800ac98:	4299      	cmp	r1, r3
 800ac9a:	dd41      	ble.n	800ad20 <_printf_float+0x1ac>
 800ac9c:	f1aa 0a02 	sub.w	sl, sl, #2
 800aca0:	fa5f fa8a 	uxtb.w	sl, sl
 800aca4:	3901      	subs	r1, #1
 800aca6:	4652      	mov	r2, sl
 800aca8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800acac:	9109      	str	r1, [sp, #36]	@ 0x24
 800acae:	f7ff ff26 	bl	800aafe <__exponent>
 800acb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800acb4:	1813      	adds	r3, r2, r0
 800acb6:	2a01      	cmp	r2, #1
 800acb8:	4681      	mov	r9, r0
 800acba:	6123      	str	r3, [r4, #16]
 800acbc:	dc02      	bgt.n	800acc4 <_printf_float+0x150>
 800acbe:	6822      	ldr	r2, [r4, #0]
 800acc0:	07d2      	lsls	r2, r2, #31
 800acc2:	d501      	bpl.n	800acc8 <_printf_float+0x154>
 800acc4:	3301      	adds	r3, #1
 800acc6:	6123      	str	r3, [r4, #16]
 800acc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800accc:	2b00      	cmp	r3, #0
 800acce:	d0a2      	beq.n	800ac16 <_printf_float+0xa2>
 800acd0:	232d      	movs	r3, #45	@ 0x2d
 800acd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acd6:	e79e      	b.n	800ac16 <_printf_float+0xa2>
 800acd8:	9a06      	ldr	r2, [sp, #24]
 800acda:	2a47      	cmp	r2, #71	@ 0x47
 800acdc:	d1c2      	bne.n	800ac64 <_printf_float+0xf0>
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d1c0      	bne.n	800ac64 <_printf_float+0xf0>
 800ace2:	2301      	movs	r3, #1
 800ace4:	e7bd      	b.n	800ac62 <_printf_float+0xee>
 800ace6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800acea:	d9db      	bls.n	800aca4 <_printf_float+0x130>
 800acec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800acf0:	d118      	bne.n	800ad24 <_printf_float+0x1b0>
 800acf2:	2900      	cmp	r1, #0
 800acf4:	6863      	ldr	r3, [r4, #4]
 800acf6:	dd0b      	ble.n	800ad10 <_printf_float+0x19c>
 800acf8:	6121      	str	r1, [r4, #16]
 800acfa:	b913      	cbnz	r3, 800ad02 <_printf_float+0x18e>
 800acfc:	6822      	ldr	r2, [r4, #0]
 800acfe:	07d0      	lsls	r0, r2, #31
 800ad00:	d502      	bpl.n	800ad08 <_printf_float+0x194>
 800ad02:	3301      	adds	r3, #1
 800ad04:	440b      	add	r3, r1
 800ad06:	6123      	str	r3, [r4, #16]
 800ad08:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ad0a:	f04f 0900 	mov.w	r9, #0
 800ad0e:	e7db      	b.n	800acc8 <_printf_float+0x154>
 800ad10:	b913      	cbnz	r3, 800ad18 <_printf_float+0x1a4>
 800ad12:	6822      	ldr	r2, [r4, #0]
 800ad14:	07d2      	lsls	r2, r2, #31
 800ad16:	d501      	bpl.n	800ad1c <_printf_float+0x1a8>
 800ad18:	3302      	adds	r3, #2
 800ad1a:	e7f4      	b.n	800ad06 <_printf_float+0x192>
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	e7f2      	b.n	800ad06 <_printf_float+0x192>
 800ad20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ad24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad26:	4299      	cmp	r1, r3
 800ad28:	db05      	blt.n	800ad36 <_printf_float+0x1c2>
 800ad2a:	6823      	ldr	r3, [r4, #0]
 800ad2c:	6121      	str	r1, [r4, #16]
 800ad2e:	07d8      	lsls	r0, r3, #31
 800ad30:	d5ea      	bpl.n	800ad08 <_printf_float+0x194>
 800ad32:	1c4b      	adds	r3, r1, #1
 800ad34:	e7e7      	b.n	800ad06 <_printf_float+0x192>
 800ad36:	2900      	cmp	r1, #0
 800ad38:	bfd4      	ite	le
 800ad3a:	f1c1 0202 	rsble	r2, r1, #2
 800ad3e:	2201      	movgt	r2, #1
 800ad40:	4413      	add	r3, r2
 800ad42:	e7e0      	b.n	800ad06 <_printf_float+0x192>
 800ad44:	6823      	ldr	r3, [r4, #0]
 800ad46:	055a      	lsls	r2, r3, #21
 800ad48:	d407      	bmi.n	800ad5a <_printf_float+0x1e6>
 800ad4a:	6923      	ldr	r3, [r4, #16]
 800ad4c:	4642      	mov	r2, r8
 800ad4e:	4631      	mov	r1, r6
 800ad50:	4628      	mov	r0, r5
 800ad52:	47b8      	blx	r7
 800ad54:	3001      	adds	r0, #1
 800ad56:	d12b      	bne.n	800adb0 <_printf_float+0x23c>
 800ad58:	e767      	b.n	800ac2a <_printf_float+0xb6>
 800ad5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad5e:	f240 80dd 	bls.w	800af1c <_printf_float+0x3a8>
 800ad62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad66:	2200      	movs	r2, #0
 800ad68:	2300      	movs	r3, #0
 800ad6a:	f7f5 fecd 	bl	8000b08 <__aeabi_dcmpeq>
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d033      	beq.n	800adda <_printf_float+0x266>
 800ad72:	4a37      	ldr	r2, [pc, #220]	@ (800ae50 <_printf_float+0x2dc>)
 800ad74:	2301      	movs	r3, #1
 800ad76:	4631      	mov	r1, r6
 800ad78:	4628      	mov	r0, r5
 800ad7a:	47b8      	blx	r7
 800ad7c:	3001      	adds	r0, #1
 800ad7e:	f43f af54 	beq.w	800ac2a <_printf_float+0xb6>
 800ad82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ad86:	4543      	cmp	r3, r8
 800ad88:	db02      	blt.n	800ad90 <_printf_float+0x21c>
 800ad8a:	6823      	ldr	r3, [r4, #0]
 800ad8c:	07d8      	lsls	r0, r3, #31
 800ad8e:	d50f      	bpl.n	800adb0 <_printf_float+0x23c>
 800ad90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad94:	4631      	mov	r1, r6
 800ad96:	4628      	mov	r0, r5
 800ad98:	47b8      	blx	r7
 800ad9a:	3001      	adds	r0, #1
 800ad9c:	f43f af45 	beq.w	800ac2a <_printf_float+0xb6>
 800ada0:	f04f 0900 	mov.w	r9, #0
 800ada4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ada8:	f104 0a1a 	add.w	sl, r4, #26
 800adac:	45c8      	cmp	r8, r9
 800adae:	dc09      	bgt.n	800adc4 <_printf_float+0x250>
 800adb0:	6823      	ldr	r3, [r4, #0]
 800adb2:	079b      	lsls	r3, r3, #30
 800adb4:	f100 8103 	bmi.w	800afbe <_printf_float+0x44a>
 800adb8:	68e0      	ldr	r0, [r4, #12]
 800adba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adbc:	4298      	cmp	r0, r3
 800adbe:	bfb8      	it	lt
 800adc0:	4618      	movlt	r0, r3
 800adc2:	e734      	b.n	800ac2e <_printf_float+0xba>
 800adc4:	2301      	movs	r3, #1
 800adc6:	4652      	mov	r2, sl
 800adc8:	4631      	mov	r1, r6
 800adca:	4628      	mov	r0, r5
 800adcc:	47b8      	blx	r7
 800adce:	3001      	adds	r0, #1
 800add0:	f43f af2b 	beq.w	800ac2a <_printf_float+0xb6>
 800add4:	f109 0901 	add.w	r9, r9, #1
 800add8:	e7e8      	b.n	800adac <_printf_float+0x238>
 800adda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800addc:	2b00      	cmp	r3, #0
 800adde:	dc39      	bgt.n	800ae54 <_printf_float+0x2e0>
 800ade0:	4a1b      	ldr	r2, [pc, #108]	@ (800ae50 <_printf_float+0x2dc>)
 800ade2:	2301      	movs	r3, #1
 800ade4:	4631      	mov	r1, r6
 800ade6:	4628      	mov	r0, r5
 800ade8:	47b8      	blx	r7
 800adea:	3001      	adds	r0, #1
 800adec:	f43f af1d 	beq.w	800ac2a <_printf_float+0xb6>
 800adf0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800adf4:	ea59 0303 	orrs.w	r3, r9, r3
 800adf8:	d102      	bne.n	800ae00 <_printf_float+0x28c>
 800adfa:	6823      	ldr	r3, [r4, #0]
 800adfc:	07d9      	lsls	r1, r3, #31
 800adfe:	d5d7      	bpl.n	800adb0 <_printf_float+0x23c>
 800ae00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae04:	4631      	mov	r1, r6
 800ae06:	4628      	mov	r0, r5
 800ae08:	47b8      	blx	r7
 800ae0a:	3001      	adds	r0, #1
 800ae0c:	f43f af0d 	beq.w	800ac2a <_printf_float+0xb6>
 800ae10:	f04f 0a00 	mov.w	sl, #0
 800ae14:	f104 0b1a 	add.w	fp, r4, #26
 800ae18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae1a:	425b      	negs	r3, r3
 800ae1c:	4553      	cmp	r3, sl
 800ae1e:	dc01      	bgt.n	800ae24 <_printf_float+0x2b0>
 800ae20:	464b      	mov	r3, r9
 800ae22:	e793      	b.n	800ad4c <_printf_float+0x1d8>
 800ae24:	2301      	movs	r3, #1
 800ae26:	465a      	mov	r2, fp
 800ae28:	4631      	mov	r1, r6
 800ae2a:	4628      	mov	r0, r5
 800ae2c:	47b8      	blx	r7
 800ae2e:	3001      	adds	r0, #1
 800ae30:	f43f aefb 	beq.w	800ac2a <_printf_float+0xb6>
 800ae34:	f10a 0a01 	add.w	sl, sl, #1
 800ae38:	e7ee      	b.n	800ae18 <_printf_float+0x2a4>
 800ae3a:	bf00      	nop
 800ae3c:	7fefffff 	.word	0x7fefffff
 800ae40:	08010b49 	.word	0x08010b49
 800ae44:	08010b45 	.word	0x08010b45
 800ae48:	08010b51 	.word	0x08010b51
 800ae4c:	08010b4d 	.word	0x08010b4d
 800ae50:	08010b55 	.word	0x08010b55
 800ae54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae5a:	4553      	cmp	r3, sl
 800ae5c:	bfa8      	it	ge
 800ae5e:	4653      	movge	r3, sl
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	4699      	mov	r9, r3
 800ae64:	dc36      	bgt.n	800aed4 <_printf_float+0x360>
 800ae66:	f04f 0b00 	mov.w	fp, #0
 800ae6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae6e:	f104 021a 	add.w	r2, r4, #26
 800ae72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae74:	9306      	str	r3, [sp, #24]
 800ae76:	eba3 0309 	sub.w	r3, r3, r9
 800ae7a:	455b      	cmp	r3, fp
 800ae7c:	dc31      	bgt.n	800aee2 <_printf_float+0x36e>
 800ae7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae80:	459a      	cmp	sl, r3
 800ae82:	dc3a      	bgt.n	800aefa <_printf_float+0x386>
 800ae84:	6823      	ldr	r3, [r4, #0]
 800ae86:	07da      	lsls	r2, r3, #31
 800ae88:	d437      	bmi.n	800aefa <_printf_float+0x386>
 800ae8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae8c:	ebaa 0903 	sub.w	r9, sl, r3
 800ae90:	9b06      	ldr	r3, [sp, #24]
 800ae92:	ebaa 0303 	sub.w	r3, sl, r3
 800ae96:	4599      	cmp	r9, r3
 800ae98:	bfa8      	it	ge
 800ae9a:	4699      	movge	r9, r3
 800ae9c:	f1b9 0f00 	cmp.w	r9, #0
 800aea0:	dc33      	bgt.n	800af0a <_printf_float+0x396>
 800aea2:	f04f 0800 	mov.w	r8, #0
 800aea6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aeaa:	f104 0b1a 	add.w	fp, r4, #26
 800aeae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeb0:	ebaa 0303 	sub.w	r3, sl, r3
 800aeb4:	eba3 0309 	sub.w	r3, r3, r9
 800aeb8:	4543      	cmp	r3, r8
 800aeba:	f77f af79 	ble.w	800adb0 <_printf_float+0x23c>
 800aebe:	2301      	movs	r3, #1
 800aec0:	465a      	mov	r2, fp
 800aec2:	4631      	mov	r1, r6
 800aec4:	4628      	mov	r0, r5
 800aec6:	47b8      	blx	r7
 800aec8:	3001      	adds	r0, #1
 800aeca:	f43f aeae 	beq.w	800ac2a <_printf_float+0xb6>
 800aece:	f108 0801 	add.w	r8, r8, #1
 800aed2:	e7ec      	b.n	800aeae <_printf_float+0x33a>
 800aed4:	4642      	mov	r2, r8
 800aed6:	4631      	mov	r1, r6
 800aed8:	4628      	mov	r0, r5
 800aeda:	47b8      	blx	r7
 800aedc:	3001      	adds	r0, #1
 800aede:	d1c2      	bne.n	800ae66 <_printf_float+0x2f2>
 800aee0:	e6a3      	b.n	800ac2a <_printf_float+0xb6>
 800aee2:	2301      	movs	r3, #1
 800aee4:	4631      	mov	r1, r6
 800aee6:	4628      	mov	r0, r5
 800aee8:	9206      	str	r2, [sp, #24]
 800aeea:	47b8      	blx	r7
 800aeec:	3001      	adds	r0, #1
 800aeee:	f43f ae9c 	beq.w	800ac2a <_printf_float+0xb6>
 800aef2:	9a06      	ldr	r2, [sp, #24]
 800aef4:	f10b 0b01 	add.w	fp, fp, #1
 800aef8:	e7bb      	b.n	800ae72 <_printf_float+0x2fe>
 800aefa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aefe:	4631      	mov	r1, r6
 800af00:	4628      	mov	r0, r5
 800af02:	47b8      	blx	r7
 800af04:	3001      	adds	r0, #1
 800af06:	d1c0      	bne.n	800ae8a <_printf_float+0x316>
 800af08:	e68f      	b.n	800ac2a <_printf_float+0xb6>
 800af0a:	9a06      	ldr	r2, [sp, #24]
 800af0c:	464b      	mov	r3, r9
 800af0e:	4442      	add	r2, r8
 800af10:	4631      	mov	r1, r6
 800af12:	4628      	mov	r0, r5
 800af14:	47b8      	blx	r7
 800af16:	3001      	adds	r0, #1
 800af18:	d1c3      	bne.n	800aea2 <_printf_float+0x32e>
 800af1a:	e686      	b.n	800ac2a <_printf_float+0xb6>
 800af1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af20:	f1ba 0f01 	cmp.w	sl, #1
 800af24:	dc01      	bgt.n	800af2a <_printf_float+0x3b6>
 800af26:	07db      	lsls	r3, r3, #31
 800af28:	d536      	bpl.n	800af98 <_printf_float+0x424>
 800af2a:	2301      	movs	r3, #1
 800af2c:	4642      	mov	r2, r8
 800af2e:	4631      	mov	r1, r6
 800af30:	4628      	mov	r0, r5
 800af32:	47b8      	blx	r7
 800af34:	3001      	adds	r0, #1
 800af36:	f43f ae78 	beq.w	800ac2a <_printf_float+0xb6>
 800af3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af3e:	4631      	mov	r1, r6
 800af40:	4628      	mov	r0, r5
 800af42:	47b8      	blx	r7
 800af44:	3001      	adds	r0, #1
 800af46:	f43f ae70 	beq.w	800ac2a <_printf_float+0xb6>
 800af4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af4e:	2200      	movs	r2, #0
 800af50:	2300      	movs	r3, #0
 800af52:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800af56:	f7f5 fdd7 	bl	8000b08 <__aeabi_dcmpeq>
 800af5a:	b9c0      	cbnz	r0, 800af8e <_printf_float+0x41a>
 800af5c:	4653      	mov	r3, sl
 800af5e:	f108 0201 	add.w	r2, r8, #1
 800af62:	4631      	mov	r1, r6
 800af64:	4628      	mov	r0, r5
 800af66:	47b8      	blx	r7
 800af68:	3001      	adds	r0, #1
 800af6a:	d10c      	bne.n	800af86 <_printf_float+0x412>
 800af6c:	e65d      	b.n	800ac2a <_printf_float+0xb6>
 800af6e:	2301      	movs	r3, #1
 800af70:	465a      	mov	r2, fp
 800af72:	4631      	mov	r1, r6
 800af74:	4628      	mov	r0, r5
 800af76:	47b8      	blx	r7
 800af78:	3001      	adds	r0, #1
 800af7a:	f43f ae56 	beq.w	800ac2a <_printf_float+0xb6>
 800af7e:	f108 0801 	add.w	r8, r8, #1
 800af82:	45d0      	cmp	r8, sl
 800af84:	dbf3      	blt.n	800af6e <_printf_float+0x3fa>
 800af86:	464b      	mov	r3, r9
 800af88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800af8c:	e6df      	b.n	800ad4e <_printf_float+0x1da>
 800af8e:	f04f 0800 	mov.w	r8, #0
 800af92:	f104 0b1a 	add.w	fp, r4, #26
 800af96:	e7f4      	b.n	800af82 <_printf_float+0x40e>
 800af98:	2301      	movs	r3, #1
 800af9a:	4642      	mov	r2, r8
 800af9c:	e7e1      	b.n	800af62 <_printf_float+0x3ee>
 800af9e:	2301      	movs	r3, #1
 800afa0:	464a      	mov	r2, r9
 800afa2:	4631      	mov	r1, r6
 800afa4:	4628      	mov	r0, r5
 800afa6:	47b8      	blx	r7
 800afa8:	3001      	adds	r0, #1
 800afaa:	f43f ae3e 	beq.w	800ac2a <_printf_float+0xb6>
 800afae:	f108 0801 	add.w	r8, r8, #1
 800afb2:	68e3      	ldr	r3, [r4, #12]
 800afb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afb6:	1a5b      	subs	r3, r3, r1
 800afb8:	4543      	cmp	r3, r8
 800afba:	dcf0      	bgt.n	800af9e <_printf_float+0x42a>
 800afbc:	e6fc      	b.n	800adb8 <_printf_float+0x244>
 800afbe:	f04f 0800 	mov.w	r8, #0
 800afc2:	f104 0919 	add.w	r9, r4, #25
 800afc6:	e7f4      	b.n	800afb2 <_printf_float+0x43e>

0800afc8 <_printf_common>:
 800afc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afcc:	4616      	mov	r6, r2
 800afce:	4698      	mov	r8, r3
 800afd0:	688a      	ldr	r2, [r1, #8]
 800afd2:	690b      	ldr	r3, [r1, #16]
 800afd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800afd8:	4293      	cmp	r3, r2
 800afda:	bfb8      	it	lt
 800afdc:	4613      	movlt	r3, r2
 800afde:	6033      	str	r3, [r6, #0]
 800afe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800afe4:	4607      	mov	r7, r0
 800afe6:	460c      	mov	r4, r1
 800afe8:	b10a      	cbz	r2, 800afee <_printf_common+0x26>
 800afea:	3301      	adds	r3, #1
 800afec:	6033      	str	r3, [r6, #0]
 800afee:	6823      	ldr	r3, [r4, #0]
 800aff0:	0699      	lsls	r1, r3, #26
 800aff2:	bf42      	ittt	mi
 800aff4:	6833      	ldrmi	r3, [r6, #0]
 800aff6:	3302      	addmi	r3, #2
 800aff8:	6033      	strmi	r3, [r6, #0]
 800affa:	6825      	ldr	r5, [r4, #0]
 800affc:	f015 0506 	ands.w	r5, r5, #6
 800b000:	d106      	bne.n	800b010 <_printf_common+0x48>
 800b002:	f104 0a19 	add.w	sl, r4, #25
 800b006:	68e3      	ldr	r3, [r4, #12]
 800b008:	6832      	ldr	r2, [r6, #0]
 800b00a:	1a9b      	subs	r3, r3, r2
 800b00c:	42ab      	cmp	r3, r5
 800b00e:	dc26      	bgt.n	800b05e <_printf_common+0x96>
 800b010:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b014:	6822      	ldr	r2, [r4, #0]
 800b016:	3b00      	subs	r3, #0
 800b018:	bf18      	it	ne
 800b01a:	2301      	movne	r3, #1
 800b01c:	0692      	lsls	r2, r2, #26
 800b01e:	d42b      	bmi.n	800b078 <_printf_common+0xb0>
 800b020:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b024:	4641      	mov	r1, r8
 800b026:	4638      	mov	r0, r7
 800b028:	47c8      	blx	r9
 800b02a:	3001      	adds	r0, #1
 800b02c:	d01e      	beq.n	800b06c <_printf_common+0xa4>
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	6922      	ldr	r2, [r4, #16]
 800b032:	f003 0306 	and.w	r3, r3, #6
 800b036:	2b04      	cmp	r3, #4
 800b038:	bf02      	ittt	eq
 800b03a:	68e5      	ldreq	r5, [r4, #12]
 800b03c:	6833      	ldreq	r3, [r6, #0]
 800b03e:	1aed      	subeq	r5, r5, r3
 800b040:	68a3      	ldr	r3, [r4, #8]
 800b042:	bf0c      	ite	eq
 800b044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b048:	2500      	movne	r5, #0
 800b04a:	4293      	cmp	r3, r2
 800b04c:	bfc4      	itt	gt
 800b04e:	1a9b      	subgt	r3, r3, r2
 800b050:	18ed      	addgt	r5, r5, r3
 800b052:	2600      	movs	r6, #0
 800b054:	341a      	adds	r4, #26
 800b056:	42b5      	cmp	r5, r6
 800b058:	d11a      	bne.n	800b090 <_printf_common+0xc8>
 800b05a:	2000      	movs	r0, #0
 800b05c:	e008      	b.n	800b070 <_printf_common+0xa8>
 800b05e:	2301      	movs	r3, #1
 800b060:	4652      	mov	r2, sl
 800b062:	4641      	mov	r1, r8
 800b064:	4638      	mov	r0, r7
 800b066:	47c8      	blx	r9
 800b068:	3001      	adds	r0, #1
 800b06a:	d103      	bne.n	800b074 <_printf_common+0xac>
 800b06c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b074:	3501      	adds	r5, #1
 800b076:	e7c6      	b.n	800b006 <_printf_common+0x3e>
 800b078:	18e1      	adds	r1, r4, r3
 800b07a:	1c5a      	adds	r2, r3, #1
 800b07c:	2030      	movs	r0, #48	@ 0x30
 800b07e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b082:	4422      	add	r2, r4
 800b084:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b088:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b08c:	3302      	adds	r3, #2
 800b08e:	e7c7      	b.n	800b020 <_printf_common+0x58>
 800b090:	2301      	movs	r3, #1
 800b092:	4622      	mov	r2, r4
 800b094:	4641      	mov	r1, r8
 800b096:	4638      	mov	r0, r7
 800b098:	47c8      	blx	r9
 800b09a:	3001      	adds	r0, #1
 800b09c:	d0e6      	beq.n	800b06c <_printf_common+0xa4>
 800b09e:	3601      	adds	r6, #1
 800b0a0:	e7d9      	b.n	800b056 <_printf_common+0x8e>
	...

0800b0a4 <_printf_i>:
 800b0a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a8:	7e0f      	ldrb	r7, [r1, #24]
 800b0aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b0ac:	2f78      	cmp	r7, #120	@ 0x78
 800b0ae:	4691      	mov	r9, r2
 800b0b0:	4680      	mov	r8, r0
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	469a      	mov	sl, r3
 800b0b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b0ba:	d807      	bhi.n	800b0cc <_printf_i+0x28>
 800b0bc:	2f62      	cmp	r7, #98	@ 0x62
 800b0be:	d80a      	bhi.n	800b0d6 <_printf_i+0x32>
 800b0c0:	2f00      	cmp	r7, #0
 800b0c2:	f000 80d1 	beq.w	800b268 <_printf_i+0x1c4>
 800b0c6:	2f58      	cmp	r7, #88	@ 0x58
 800b0c8:	f000 80b8 	beq.w	800b23c <_printf_i+0x198>
 800b0cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b0d4:	e03a      	b.n	800b14c <_printf_i+0xa8>
 800b0d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b0da:	2b15      	cmp	r3, #21
 800b0dc:	d8f6      	bhi.n	800b0cc <_printf_i+0x28>
 800b0de:	a101      	add	r1, pc, #4	@ (adr r1, 800b0e4 <_printf_i+0x40>)
 800b0e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0e4:	0800b13d 	.word	0x0800b13d
 800b0e8:	0800b151 	.word	0x0800b151
 800b0ec:	0800b0cd 	.word	0x0800b0cd
 800b0f0:	0800b0cd 	.word	0x0800b0cd
 800b0f4:	0800b0cd 	.word	0x0800b0cd
 800b0f8:	0800b0cd 	.word	0x0800b0cd
 800b0fc:	0800b151 	.word	0x0800b151
 800b100:	0800b0cd 	.word	0x0800b0cd
 800b104:	0800b0cd 	.word	0x0800b0cd
 800b108:	0800b0cd 	.word	0x0800b0cd
 800b10c:	0800b0cd 	.word	0x0800b0cd
 800b110:	0800b24f 	.word	0x0800b24f
 800b114:	0800b17b 	.word	0x0800b17b
 800b118:	0800b209 	.word	0x0800b209
 800b11c:	0800b0cd 	.word	0x0800b0cd
 800b120:	0800b0cd 	.word	0x0800b0cd
 800b124:	0800b271 	.word	0x0800b271
 800b128:	0800b0cd 	.word	0x0800b0cd
 800b12c:	0800b17b 	.word	0x0800b17b
 800b130:	0800b0cd 	.word	0x0800b0cd
 800b134:	0800b0cd 	.word	0x0800b0cd
 800b138:	0800b211 	.word	0x0800b211
 800b13c:	6833      	ldr	r3, [r6, #0]
 800b13e:	1d1a      	adds	r2, r3, #4
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	6032      	str	r2, [r6, #0]
 800b144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b148:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b14c:	2301      	movs	r3, #1
 800b14e:	e09c      	b.n	800b28a <_printf_i+0x1e6>
 800b150:	6833      	ldr	r3, [r6, #0]
 800b152:	6820      	ldr	r0, [r4, #0]
 800b154:	1d19      	adds	r1, r3, #4
 800b156:	6031      	str	r1, [r6, #0]
 800b158:	0606      	lsls	r6, r0, #24
 800b15a:	d501      	bpl.n	800b160 <_printf_i+0xbc>
 800b15c:	681d      	ldr	r5, [r3, #0]
 800b15e:	e003      	b.n	800b168 <_printf_i+0xc4>
 800b160:	0645      	lsls	r5, r0, #25
 800b162:	d5fb      	bpl.n	800b15c <_printf_i+0xb8>
 800b164:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b168:	2d00      	cmp	r5, #0
 800b16a:	da03      	bge.n	800b174 <_printf_i+0xd0>
 800b16c:	232d      	movs	r3, #45	@ 0x2d
 800b16e:	426d      	negs	r5, r5
 800b170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b174:	4858      	ldr	r0, [pc, #352]	@ (800b2d8 <_printf_i+0x234>)
 800b176:	230a      	movs	r3, #10
 800b178:	e011      	b.n	800b19e <_printf_i+0xfa>
 800b17a:	6821      	ldr	r1, [r4, #0]
 800b17c:	6833      	ldr	r3, [r6, #0]
 800b17e:	0608      	lsls	r0, r1, #24
 800b180:	f853 5b04 	ldr.w	r5, [r3], #4
 800b184:	d402      	bmi.n	800b18c <_printf_i+0xe8>
 800b186:	0649      	lsls	r1, r1, #25
 800b188:	bf48      	it	mi
 800b18a:	b2ad      	uxthmi	r5, r5
 800b18c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b18e:	4852      	ldr	r0, [pc, #328]	@ (800b2d8 <_printf_i+0x234>)
 800b190:	6033      	str	r3, [r6, #0]
 800b192:	bf14      	ite	ne
 800b194:	230a      	movne	r3, #10
 800b196:	2308      	moveq	r3, #8
 800b198:	2100      	movs	r1, #0
 800b19a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b19e:	6866      	ldr	r6, [r4, #4]
 800b1a0:	60a6      	str	r6, [r4, #8]
 800b1a2:	2e00      	cmp	r6, #0
 800b1a4:	db05      	blt.n	800b1b2 <_printf_i+0x10e>
 800b1a6:	6821      	ldr	r1, [r4, #0]
 800b1a8:	432e      	orrs	r6, r5
 800b1aa:	f021 0104 	bic.w	r1, r1, #4
 800b1ae:	6021      	str	r1, [r4, #0]
 800b1b0:	d04b      	beq.n	800b24a <_printf_i+0x1a6>
 800b1b2:	4616      	mov	r6, r2
 800b1b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b1b8:	fb03 5711 	mls	r7, r3, r1, r5
 800b1bc:	5dc7      	ldrb	r7, [r0, r7]
 800b1be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b1c2:	462f      	mov	r7, r5
 800b1c4:	42bb      	cmp	r3, r7
 800b1c6:	460d      	mov	r5, r1
 800b1c8:	d9f4      	bls.n	800b1b4 <_printf_i+0x110>
 800b1ca:	2b08      	cmp	r3, #8
 800b1cc:	d10b      	bne.n	800b1e6 <_printf_i+0x142>
 800b1ce:	6823      	ldr	r3, [r4, #0]
 800b1d0:	07df      	lsls	r7, r3, #31
 800b1d2:	d508      	bpl.n	800b1e6 <_printf_i+0x142>
 800b1d4:	6923      	ldr	r3, [r4, #16]
 800b1d6:	6861      	ldr	r1, [r4, #4]
 800b1d8:	4299      	cmp	r1, r3
 800b1da:	bfde      	ittt	le
 800b1dc:	2330      	movle	r3, #48	@ 0x30
 800b1de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b1e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b1e6:	1b92      	subs	r2, r2, r6
 800b1e8:	6122      	str	r2, [r4, #16]
 800b1ea:	f8cd a000 	str.w	sl, [sp]
 800b1ee:	464b      	mov	r3, r9
 800b1f0:	aa03      	add	r2, sp, #12
 800b1f2:	4621      	mov	r1, r4
 800b1f4:	4640      	mov	r0, r8
 800b1f6:	f7ff fee7 	bl	800afc8 <_printf_common>
 800b1fa:	3001      	adds	r0, #1
 800b1fc:	d14a      	bne.n	800b294 <_printf_i+0x1f0>
 800b1fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b202:	b004      	add	sp, #16
 800b204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b208:	6823      	ldr	r3, [r4, #0]
 800b20a:	f043 0320 	orr.w	r3, r3, #32
 800b20e:	6023      	str	r3, [r4, #0]
 800b210:	4832      	ldr	r0, [pc, #200]	@ (800b2dc <_printf_i+0x238>)
 800b212:	2778      	movs	r7, #120	@ 0x78
 800b214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b218:	6823      	ldr	r3, [r4, #0]
 800b21a:	6831      	ldr	r1, [r6, #0]
 800b21c:	061f      	lsls	r7, r3, #24
 800b21e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b222:	d402      	bmi.n	800b22a <_printf_i+0x186>
 800b224:	065f      	lsls	r7, r3, #25
 800b226:	bf48      	it	mi
 800b228:	b2ad      	uxthmi	r5, r5
 800b22a:	6031      	str	r1, [r6, #0]
 800b22c:	07d9      	lsls	r1, r3, #31
 800b22e:	bf44      	itt	mi
 800b230:	f043 0320 	orrmi.w	r3, r3, #32
 800b234:	6023      	strmi	r3, [r4, #0]
 800b236:	b11d      	cbz	r5, 800b240 <_printf_i+0x19c>
 800b238:	2310      	movs	r3, #16
 800b23a:	e7ad      	b.n	800b198 <_printf_i+0xf4>
 800b23c:	4826      	ldr	r0, [pc, #152]	@ (800b2d8 <_printf_i+0x234>)
 800b23e:	e7e9      	b.n	800b214 <_printf_i+0x170>
 800b240:	6823      	ldr	r3, [r4, #0]
 800b242:	f023 0320 	bic.w	r3, r3, #32
 800b246:	6023      	str	r3, [r4, #0]
 800b248:	e7f6      	b.n	800b238 <_printf_i+0x194>
 800b24a:	4616      	mov	r6, r2
 800b24c:	e7bd      	b.n	800b1ca <_printf_i+0x126>
 800b24e:	6833      	ldr	r3, [r6, #0]
 800b250:	6825      	ldr	r5, [r4, #0]
 800b252:	6961      	ldr	r1, [r4, #20]
 800b254:	1d18      	adds	r0, r3, #4
 800b256:	6030      	str	r0, [r6, #0]
 800b258:	062e      	lsls	r6, r5, #24
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	d501      	bpl.n	800b262 <_printf_i+0x1be>
 800b25e:	6019      	str	r1, [r3, #0]
 800b260:	e002      	b.n	800b268 <_printf_i+0x1c4>
 800b262:	0668      	lsls	r0, r5, #25
 800b264:	d5fb      	bpl.n	800b25e <_printf_i+0x1ba>
 800b266:	8019      	strh	r1, [r3, #0]
 800b268:	2300      	movs	r3, #0
 800b26a:	6123      	str	r3, [r4, #16]
 800b26c:	4616      	mov	r6, r2
 800b26e:	e7bc      	b.n	800b1ea <_printf_i+0x146>
 800b270:	6833      	ldr	r3, [r6, #0]
 800b272:	1d1a      	adds	r2, r3, #4
 800b274:	6032      	str	r2, [r6, #0]
 800b276:	681e      	ldr	r6, [r3, #0]
 800b278:	6862      	ldr	r2, [r4, #4]
 800b27a:	2100      	movs	r1, #0
 800b27c:	4630      	mov	r0, r6
 800b27e:	f7f4 ffc7 	bl	8000210 <memchr>
 800b282:	b108      	cbz	r0, 800b288 <_printf_i+0x1e4>
 800b284:	1b80      	subs	r0, r0, r6
 800b286:	6060      	str	r0, [r4, #4]
 800b288:	6863      	ldr	r3, [r4, #4]
 800b28a:	6123      	str	r3, [r4, #16]
 800b28c:	2300      	movs	r3, #0
 800b28e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b292:	e7aa      	b.n	800b1ea <_printf_i+0x146>
 800b294:	6923      	ldr	r3, [r4, #16]
 800b296:	4632      	mov	r2, r6
 800b298:	4649      	mov	r1, r9
 800b29a:	4640      	mov	r0, r8
 800b29c:	47d0      	blx	sl
 800b29e:	3001      	adds	r0, #1
 800b2a0:	d0ad      	beq.n	800b1fe <_printf_i+0x15a>
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	079b      	lsls	r3, r3, #30
 800b2a6:	d413      	bmi.n	800b2d0 <_printf_i+0x22c>
 800b2a8:	68e0      	ldr	r0, [r4, #12]
 800b2aa:	9b03      	ldr	r3, [sp, #12]
 800b2ac:	4298      	cmp	r0, r3
 800b2ae:	bfb8      	it	lt
 800b2b0:	4618      	movlt	r0, r3
 800b2b2:	e7a6      	b.n	800b202 <_printf_i+0x15e>
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	4632      	mov	r2, r6
 800b2b8:	4649      	mov	r1, r9
 800b2ba:	4640      	mov	r0, r8
 800b2bc:	47d0      	blx	sl
 800b2be:	3001      	adds	r0, #1
 800b2c0:	d09d      	beq.n	800b1fe <_printf_i+0x15a>
 800b2c2:	3501      	adds	r5, #1
 800b2c4:	68e3      	ldr	r3, [r4, #12]
 800b2c6:	9903      	ldr	r1, [sp, #12]
 800b2c8:	1a5b      	subs	r3, r3, r1
 800b2ca:	42ab      	cmp	r3, r5
 800b2cc:	dcf2      	bgt.n	800b2b4 <_printf_i+0x210>
 800b2ce:	e7eb      	b.n	800b2a8 <_printf_i+0x204>
 800b2d0:	2500      	movs	r5, #0
 800b2d2:	f104 0619 	add.w	r6, r4, #25
 800b2d6:	e7f5      	b.n	800b2c4 <_printf_i+0x220>
 800b2d8:	08010b57 	.word	0x08010b57
 800b2dc:	08010b68 	.word	0x08010b68

0800b2e0 <_scanf_float>:
 800b2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	b087      	sub	sp, #28
 800b2e6:	4691      	mov	r9, r2
 800b2e8:	9303      	str	r3, [sp, #12]
 800b2ea:	688b      	ldr	r3, [r1, #8]
 800b2ec:	1e5a      	subs	r2, r3, #1
 800b2ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b2f2:	bf81      	itttt	hi
 800b2f4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b2f8:	eb03 0b05 	addhi.w	fp, r3, r5
 800b2fc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b300:	608b      	strhi	r3, [r1, #8]
 800b302:	680b      	ldr	r3, [r1, #0]
 800b304:	460a      	mov	r2, r1
 800b306:	f04f 0500 	mov.w	r5, #0
 800b30a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b30e:	f842 3b1c 	str.w	r3, [r2], #28
 800b312:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b316:	4680      	mov	r8, r0
 800b318:	460c      	mov	r4, r1
 800b31a:	bf98      	it	ls
 800b31c:	f04f 0b00 	movls.w	fp, #0
 800b320:	9201      	str	r2, [sp, #4]
 800b322:	4616      	mov	r6, r2
 800b324:	46aa      	mov	sl, r5
 800b326:	462f      	mov	r7, r5
 800b328:	9502      	str	r5, [sp, #8]
 800b32a:	68a2      	ldr	r2, [r4, #8]
 800b32c:	b15a      	cbz	r2, 800b346 <_scanf_float+0x66>
 800b32e:	f8d9 3000 	ldr.w	r3, [r9]
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	2b4e      	cmp	r3, #78	@ 0x4e
 800b336:	d863      	bhi.n	800b400 <_scanf_float+0x120>
 800b338:	2b40      	cmp	r3, #64	@ 0x40
 800b33a:	d83b      	bhi.n	800b3b4 <_scanf_float+0xd4>
 800b33c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b340:	b2c8      	uxtb	r0, r1
 800b342:	280e      	cmp	r0, #14
 800b344:	d939      	bls.n	800b3ba <_scanf_float+0xda>
 800b346:	b11f      	cbz	r7, 800b350 <_scanf_float+0x70>
 800b348:	6823      	ldr	r3, [r4, #0]
 800b34a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b34e:	6023      	str	r3, [r4, #0]
 800b350:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b354:	f1ba 0f01 	cmp.w	sl, #1
 800b358:	f200 8114 	bhi.w	800b584 <_scanf_float+0x2a4>
 800b35c:	9b01      	ldr	r3, [sp, #4]
 800b35e:	429e      	cmp	r6, r3
 800b360:	f200 8105 	bhi.w	800b56e <_scanf_float+0x28e>
 800b364:	2001      	movs	r0, #1
 800b366:	b007      	add	sp, #28
 800b368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b36c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b370:	2a0d      	cmp	r2, #13
 800b372:	d8e8      	bhi.n	800b346 <_scanf_float+0x66>
 800b374:	a101      	add	r1, pc, #4	@ (adr r1, 800b37c <_scanf_float+0x9c>)
 800b376:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b37a:	bf00      	nop
 800b37c:	0800b4c5 	.word	0x0800b4c5
 800b380:	0800b347 	.word	0x0800b347
 800b384:	0800b347 	.word	0x0800b347
 800b388:	0800b347 	.word	0x0800b347
 800b38c:	0800b521 	.word	0x0800b521
 800b390:	0800b4fb 	.word	0x0800b4fb
 800b394:	0800b347 	.word	0x0800b347
 800b398:	0800b347 	.word	0x0800b347
 800b39c:	0800b4d3 	.word	0x0800b4d3
 800b3a0:	0800b347 	.word	0x0800b347
 800b3a4:	0800b347 	.word	0x0800b347
 800b3a8:	0800b347 	.word	0x0800b347
 800b3ac:	0800b347 	.word	0x0800b347
 800b3b0:	0800b48f 	.word	0x0800b48f
 800b3b4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b3b8:	e7da      	b.n	800b370 <_scanf_float+0x90>
 800b3ba:	290e      	cmp	r1, #14
 800b3bc:	d8c3      	bhi.n	800b346 <_scanf_float+0x66>
 800b3be:	a001      	add	r0, pc, #4	@ (adr r0, 800b3c4 <_scanf_float+0xe4>)
 800b3c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b3c4:	0800b47f 	.word	0x0800b47f
 800b3c8:	0800b347 	.word	0x0800b347
 800b3cc:	0800b47f 	.word	0x0800b47f
 800b3d0:	0800b50f 	.word	0x0800b50f
 800b3d4:	0800b347 	.word	0x0800b347
 800b3d8:	0800b421 	.word	0x0800b421
 800b3dc:	0800b465 	.word	0x0800b465
 800b3e0:	0800b465 	.word	0x0800b465
 800b3e4:	0800b465 	.word	0x0800b465
 800b3e8:	0800b465 	.word	0x0800b465
 800b3ec:	0800b465 	.word	0x0800b465
 800b3f0:	0800b465 	.word	0x0800b465
 800b3f4:	0800b465 	.word	0x0800b465
 800b3f8:	0800b465 	.word	0x0800b465
 800b3fc:	0800b465 	.word	0x0800b465
 800b400:	2b6e      	cmp	r3, #110	@ 0x6e
 800b402:	d809      	bhi.n	800b418 <_scanf_float+0x138>
 800b404:	2b60      	cmp	r3, #96	@ 0x60
 800b406:	d8b1      	bhi.n	800b36c <_scanf_float+0x8c>
 800b408:	2b54      	cmp	r3, #84	@ 0x54
 800b40a:	d07b      	beq.n	800b504 <_scanf_float+0x224>
 800b40c:	2b59      	cmp	r3, #89	@ 0x59
 800b40e:	d19a      	bne.n	800b346 <_scanf_float+0x66>
 800b410:	2d07      	cmp	r5, #7
 800b412:	d198      	bne.n	800b346 <_scanf_float+0x66>
 800b414:	2508      	movs	r5, #8
 800b416:	e02f      	b.n	800b478 <_scanf_float+0x198>
 800b418:	2b74      	cmp	r3, #116	@ 0x74
 800b41a:	d073      	beq.n	800b504 <_scanf_float+0x224>
 800b41c:	2b79      	cmp	r3, #121	@ 0x79
 800b41e:	e7f6      	b.n	800b40e <_scanf_float+0x12e>
 800b420:	6821      	ldr	r1, [r4, #0]
 800b422:	05c8      	lsls	r0, r1, #23
 800b424:	d51e      	bpl.n	800b464 <_scanf_float+0x184>
 800b426:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b42a:	6021      	str	r1, [r4, #0]
 800b42c:	3701      	adds	r7, #1
 800b42e:	f1bb 0f00 	cmp.w	fp, #0
 800b432:	d003      	beq.n	800b43c <_scanf_float+0x15c>
 800b434:	3201      	adds	r2, #1
 800b436:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800b43a:	60a2      	str	r2, [r4, #8]
 800b43c:	68a3      	ldr	r3, [r4, #8]
 800b43e:	3b01      	subs	r3, #1
 800b440:	60a3      	str	r3, [r4, #8]
 800b442:	6923      	ldr	r3, [r4, #16]
 800b444:	3301      	adds	r3, #1
 800b446:	6123      	str	r3, [r4, #16]
 800b448:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b44c:	3b01      	subs	r3, #1
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f8c9 3004 	str.w	r3, [r9, #4]
 800b454:	f340 8082 	ble.w	800b55c <_scanf_float+0x27c>
 800b458:	f8d9 3000 	ldr.w	r3, [r9]
 800b45c:	3301      	adds	r3, #1
 800b45e:	f8c9 3000 	str.w	r3, [r9]
 800b462:	e762      	b.n	800b32a <_scanf_float+0x4a>
 800b464:	eb1a 0105 	adds.w	r1, sl, r5
 800b468:	f47f af6d 	bne.w	800b346 <_scanf_float+0x66>
 800b46c:	6822      	ldr	r2, [r4, #0]
 800b46e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b472:	6022      	str	r2, [r4, #0]
 800b474:	460d      	mov	r5, r1
 800b476:	468a      	mov	sl, r1
 800b478:	f806 3b01 	strb.w	r3, [r6], #1
 800b47c:	e7de      	b.n	800b43c <_scanf_float+0x15c>
 800b47e:	6822      	ldr	r2, [r4, #0]
 800b480:	0610      	lsls	r0, r2, #24
 800b482:	f57f af60 	bpl.w	800b346 <_scanf_float+0x66>
 800b486:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b48a:	6022      	str	r2, [r4, #0]
 800b48c:	e7f4      	b.n	800b478 <_scanf_float+0x198>
 800b48e:	f1ba 0f00 	cmp.w	sl, #0
 800b492:	d10c      	bne.n	800b4ae <_scanf_float+0x1ce>
 800b494:	b977      	cbnz	r7, 800b4b4 <_scanf_float+0x1d4>
 800b496:	6822      	ldr	r2, [r4, #0]
 800b498:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b49c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b4a0:	d108      	bne.n	800b4b4 <_scanf_float+0x1d4>
 800b4a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b4a6:	6022      	str	r2, [r4, #0]
 800b4a8:	f04f 0a01 	mov.w	sl, #1
 800b4ac:	e7e4      	b.n	800b478 <_scanf_float+0x198>
 800b4ae:	f1ba 0f02 	cmp.w	sl, #2
 800b4b2:	d050      	beq.n	800b556 <_scanf_float+0x276>
 800b4b4:	2d01      	cmp	r5, #1
 800b4b6:	d002      	beq.n	800b4be <_scanf_float+0x1de>
 800b4b8:	2d04      	cmp	r5, #4
 800b4ba:	f47f af44 	bne.w	800b346 <_scanf_float+0x66>
 800b4be:	3501      	adds	r5, #1
 800b4c0:	b2ed      	uxtb	r5, r5
 800b4c2:	e7d9      	b.n	800b478 <_scanf_float+0x198>
 800b4c4:	f1ba 0f01 	cmp.w	sl, #1
 800b4c8:	f47f af3d 	bne.w	800b346 <_scanf_float+0x66>
 800b4cc:	f04f 0a02 	mov.w	sl, #2
 800b4d0:	e7d2      	b.n	800b478 <_scanf_float+0x198>
 800b4d2:	b975      	cbnz	r5, 800b4f2 <_scanf_float+0x212>
 800b4d4:	2f00      	cmp	r7, #0
 800b4d6:	f47f af37 	bne.w	800b348 <_scanf_float+0x68>
 800b4da:	6822      	ldr	r2, [r4, #0]
 800b4dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b4e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b4e4:	f040 8103 	bne.w	800b6ee <_scanf_float+0x40e>
 800b4e8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b4ec:	6022      	str	r2, [r4, #0]
 800b4ee:	2501      	movs	r5, #1
 800b4f0:	e7c2      	b.n	800b478 <_scanf_float+0x198>
 800b4f2:	2d03      	cmp	r5, #3
 800b4f4:	d0e3      	beq.n	800b4be <_scanf_float+0x1de>
 800b4f6:	2d05      	cmp	r5, #5
 800b4f8:	e7df      	b.n	800b4ba <_scanf_float+0x1da>
 800b4fa:	2d02      	cmp	r5, #2
 800b4fc:	f47f af23 	bne.w	800b346 <_scanf_float+0x66>
 800b500:	2503      	movs	r5, #3
 800b502:	e7b9      	b.n	800b478 <_scanf_float+0x198>
 800b504:	2d06      	cmp	r5, #6
 800b506:	f47f af1e 	bne.w	800b346 <_scanf_float+0x66>
 800b50a:	2507      	movs	r5, #7
 800b50c:	e7b4      	b.n	800b478 <_scanf_float+0x198>
 800b50e:	6822      	ldr	r2, [r4, #0]
 800b510:	0591      	lsls	r1, r2, #22
 800b512:	f57f af18 	bpl.w	800b346 <_scanf_float+0x66>
 800b516:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b51a:	6022      	str	r2, [r4, #0]
 800b51c:	9702      	str	r7, [sp, #8]
 800b51e:	e7ab      	b.n	800b478 <_scanf_float+0x198>
 800b520:	6822      	ldr	r2, [r4, #0]
 800b522:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b526:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b52a:	d005      	beq.n	800b538 <_scanf_float+0x258>
 800b52c:	0550      	lsls	r0, r2, #21
 800b52e:	f57f af0a 	bpl.w	800b346 <_scanf_float+0x66>
 800b532:	2f00      	cmp	r7, #0
 800b534:	f000 80db 	beq.w	800b6ee <_scanf_float+0x40e>
 800b538:	0591      	lsls	r1, r2, #22
 800b53a:	bf58      	it	pl
 800b53c:	9902      	ldrpl	r1, [sp, #8]
 800b53e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b542:	bf58      	it	pl
 800b544:	1a79      	subpl	r1, r7, r1
 800b546:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b54a:	bf58      	it	pl
 800b54c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b550:	6022      	str	r2, [r4, #0]
 800b552:	2700      	movs	r7, #0
 800b554:	e790      	b.n	800b478 <_scanf_float+0x198>
 800b556:	f04f 0a03 	mov.w	sl, #3
 800b55a:	e78d      	b.n	800b478 <_scanf_float+0x198>
 800b55c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b560:	4649      	mov	r1, r9
 800b562:	4640      	mov	r0, r8
 800b564:	4798      	blx	r3
 800b566:	2800      	cmp	r0, #0
 800b568:	f43f aedf 	beq.w	800b32a <_scanf_float+0x4a>
 800b56c:	e6eb      	b.n	800b346 <_scanf_float+0x66>
 800b56e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b572:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b576:	464a      	mov	r2, r9
 800b578:	4640      	mov	r0, r8
 800b57a:	4798      	blx	r3
 800b57c:	6923      	ldr	r3, [r4, #16]
 800b57e:	3b01      	subs	r3, #1
 800b580:	6123      	str	r3, [r4, #16]
 800b582:	e6eb      	b.n	800b35c <_scanf_float+0x7c>
 800b584:	1e6b      	subs	r3, r5, #1
 800b586:	2b06      	cmp	r3, #6
 800b588:	d824      	bhi.n	800b5d4 <_scanf_float+0x2f4>
 800b58a:	2d02      	cmp	r5, #2
 800b58c:	d836      	bhi.n	800b5fc <_scanf_float+0x31c>
 800b58e:	9b01      	ldr	r3, [sp, #4]
 800b590:	429e      	cmp	r6, r3
 800b592:	f67f aee7 	bls.w	800b364 <_scanf_float+0x84>
 800b596:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b59a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b59e:	464a      	mov	r2, r9
 800b5a0:	4640      	mov	r0, r8
 800b5a2:	4798      	blx	r3
 800b5a4:	6923      	ldr	r3, [r4, #16]
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	6123      	str	r3, [r4, #16]
 800b5aa:	e7f0      	b.n	800b58e <_scanf_float+0x2ae>
 800b5ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b5b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b5b4:	464a      	mov	r2, r9
 800b5b6:	4640      	mov	r0, r8
 800b5b8:	4798      	blx	r3
 800b5ba:	6923      	ldr	r3, [r4, #16]
 800b5bc:	3b01      	subs	r3, #1
 800b5be:	6123      	str	r3, [r4, #16]
 800b5c0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b5c4:	fa5f fa8a 	uxtb.w	sl, sl
 800b5c8:	f1ba 0f02 	cmp.w	sl, #2
 800b5cc:	d1ee      	bne.n	800b5ac <_scanf_float+0x2cc>
 800b5ce:	3d03      	subs	r5, #3
 800b5d0:	b2ed      	uxtb	r5, r5
 800b5d2:	1b76      	subs	r6, r6, r5
 800b5d4:	6823      	ldr	r3, [r4, #0]
 800b5d6:	05da      	lsls	r2, r3, #23
 800b5d8:	d530      	bpl.n	800b63c <_scanf_float+0x35c>
 800b5da:	055b      	lsls	r3, r3, #21
 800b5dc:	d511      	bpl.n	800b602 <_scanf_float+0x322>
 800b5de:	9b01      	ldr	r3, [sp, #4]
 800b5e0:	429e      	cmp	r6, r3
 800b5e2:	f67f aebf 	bls.w	800b364 <_scanf_float+0x84>
 800b5e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b5ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b5ee:	464a      	mov	r2, r9
 800b5f0:	4640      	mov	r0, r8
 800b5f2:	4798      	blx	r3
 800b5f4:	6923      	ldr	r3, [r4, #16]
 800b5f6:	3b01      	subs	r3, #1
 800b5f8:	6123      	str	r3, [r4, #16]
 800b5fa:	e7f0      	b.n	800b5de <_scanf_float+0x2fe>
 800b5fc:	46aa      	mov	sl, r5
 800b5fe:	46b3      	mov	fp, r6
 800b600:	e7de      	b.n	800b5c0 <_scanf_float+0x2e0>
 800b602:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b606:	6923      	ldr	r3, [r4, #16]
 800b608:	2965      	cmp	r1, #101	@ 0x65
 800b60a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b60e:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800b612:	6123      	str	r3, [r4, #16]
 800b614:	d00c      	beq.n	800b630 <_scanf_float+0x350>
 800b616:	2945      	cmp	r1, #69	@ 0x45
 800b618:	d00a      	beq.n	800b630 <_scanf_float+0x350>
 800b61a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b61e:	464a      	mov	r2, r9
 800b620:	4640      	mov	r0, r8
 800b622:	4798      	blx	r3
 800b624:	6923      	ldr	r3, [r4, #16]
 800b626:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b62a:	3b01      	subs	r3, #1
 800b62c:	1eb5      	subs	r5, r6, #2
 800b62e:	6123      	str	r3, [r4, #16]
 800b630:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b634:	464a      	mov	r2, r9
 800b636:	4640      	mov	r0, r8
 800b638:	4798      	blx	r3
 800b63a:	462e      	mov	r6, r5
 800b63c:	6822      	ldr	r2, [r4, #0]
 800b63e:	f012 0210 	ands.w	r2, r2, #16
 800b642:	d001      	beq.n	800b648 <_scanf_float+0x368>
 800b644:	2000      	movs	r0, #0
 800b646:	e68e      	b.n	800b366 <_scanf_float+0x86>
 800b648:	7032      	strb	r2, [r6, #0]
 800b64a:	6823      	ldr	r3, [r4, #0]
 800b64c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b650:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b654:	d125      	bne.n	800b6a2 <_scanf_float+0x3c2>
 800b656:	9b02      	ldr	r3, [sp, #8]
 800b658:	429f      	cmp	r7, r3
 800b65a:	d00a      	beq.n	800b672 <_scanf_float+0x392>
 800b65c:	1bda      	subs	r2, r3, r7
 800b65e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b662:	429e      	cmp	r6, r3
 800b664:	bf28      	it	cs
 800b666:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b66a:	4922      	ldr	r1, [pc, #136]	@ (800b6f4 <_scanf_float+0x414>)
 800b66c:	4630      	mov	r0, r6
 800b66e:	f000 fa03 	bl	800ba78 <siprintf>
 800b672:	9901      	ldr	r1, [sp, #4]
 800b674:	2200      	movs	r2, #0
 800b676:	4640      	mov	r0, r8
 800b678:	f002 fd6a 	bl	800e150 <_strtod_r>
 800b67c:	9b03      	ldr	r3, [sp, #12]
 800b67e:	6821      	ldr	r1, [r4, #0]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f011 0f02 	tst.w	r1, #2
 800b686:	ec57 6b10 	vmov	r6, r7, d0
 800b68a:	f103 0204 	add.w	r2, r3, #4
 800b68e:	d015      	beq.n	800b6bc <_scanf_float+0x3dc>
 800b690:	9903      	ldr	r1, [sp, #12]
 800b692:	600a      	str	r2, [r1, #0]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	e9c3 6700 	strd	r6, r7, [r3]
 800b69a:	68e3      	ldr	r3, [r4, #12]
 800b69c:	3301      	adds	r3, #1
 800b69e:	60e3      	str	r3, [r4, #12]
 800b6a0:	e7d0      	b.n	800b644 <_scanf_float+0x364>
 800b6a2:	9b04      	ldr	r3, [sp, #16]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d0e4      	beq.n	800b672 <_scanf_float+0x392>
 800b6a8:	9905      	ldr	r1, [sp, #20]
 800b6aa:	230a      	movs	r3, #10
 800b6ac:	3101      	adds	r1, #1
 800b6ae:	4640      	mov	r0, r8
 800b6b0:	f7ff f9b4 	bl	800aa1c <_strtol_r>
 800b6b4:	9b04      	ldr	r3, [sp, #16]
 800b6b6:	9e05      	ldr	r6, [sp, #20]
 800b6b8:	1ac2      	subs	r2, r0, r3
 800b6ba:	e7d0      	b.n	800b65e <_scanf_float+0x37e>
 800b6bc:	f011 0f04 	tst.w	r1, #4
 800b6c0:	9903      	ldr	r1, [sp, #12]
 800b6c2:	600a      	str	r2, [r1, #0]
 800b6c4:	d1e6      	bne.n	800b694 <_scanf_float+0x3b4>
 800b6c6:	681d      	ldr	r5, [r3, #0]
 800b6c8:	4632      	mov	r2, r6
 800b6ca:	463b      	mov	r3, r7
 800b6cc:	4630      	mov	r0, r6
 800b6ce:	4639      	mov	r1, r7
 800b6d0:	f7f5 fa4c 	bl	8000b6c <__aeabi_dcmpun>
 800b6d4:	b128      	cbz	r0, 800b6e2 <_scanf_float+0x402>
 800b6d6:	4808      	ldr	r0, [pc, #32]	@ (800b6f8 <_scanf_float+0x418>)
 800b6d8:	f000 fb10 	bl	800bcfc <nanf>
 800b6dc:	ed85 0a00 	vstr	s0, [r5]
 800b6e0:	e7db      	b.n	800b69a <_scanf_float+0x3ba>
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	4639      	mov	r1, r7
 800b6e6:	f7f5 fa9f 	bl	8000c28 <__aeabi_d2f>
 800b6ea:	6028      	str	r0, [r5, #0]
 800b6ec:	e7d5      	b.n	800b69a <_scanf_float+0x3ba>
 800b6ee:	2700      	movs	r7, #0
 800b6f0:	e62e      	b.n	800b350 <_scanf_float+0x70>
 800b6f2:	bf00      	nop
 800b6f4:	08010b79 	.word	0x08010b79
 800b6f8:	08010c2a 	.word	0x08010c2a

0800b6fc <std>:
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	b510      	push	{r4, lr}
 800b700:	4604      	mov	r4, r0
 800b702:	e9c0 3300 	strd	r3, r3, [r0]
 800b706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b70a:	6083      	str	r3, [r0, #8]
 800b70c:	8181      	strh	r1, [r0, #12]
 800b70e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b710:	81c2      	strh	r2, [r0, #14]
 800b712:	6183      	str	r3, [r0, #24]
 800b714:	4619      	mov	r1, r3
 800b716:	2208      	movs	r2, #8
 800b718:	305c      	adds	r0, #92	@ 0x5c
 800b71a:	f000 fa12 	bl	800bb42 <memset>
 800b71e:	4b0d      	ldr	r3, [pc, #52]	@ (800b754 <std+0x58>)
 800b720:	6263      	str	r3, [r4, #36]	@ 0x24
 800b722:	4b0d      	ldr	r3, [pc, #52]	@ (800b758 <std+0x5c>)
 800b724:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b726:	4b0d      	ldr	r3, [pc, #52]	@ (800b75c <std+0x60>)
 800b728:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b72a:	4b0d      	ldr	r3, [pc, #52]	@ (800b760 <std+0x64>)
 800b72c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b72e:	4b0d      	ldr	r3, [pc, #52]	@ (800b764 <std+0x68>)
 800b730:	6224      	str	r4, [r4, #32]
 800b732:	429c      	cmp	r4, r3
 800b734:	d006      	beq.n	800b744 <std+0x48>
 800b736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b73a:	4294      	cmp	r4, r2
 800b73c:	d002      	beq.n	800b744 <std+0x48>
 800b73e:	33d0      	adds	r3, #208	@ 0xd0
 800b740:	429c      	cmp	r4, r3
 800b742:	d105      	bne.n	800b750 <std+0x54>
 800b744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b74c:	f000 bad2 	b.w	800bcf4 <__retarget_lock_init_recursive>
 800b750:	bd10      	pop	{r4, pc}
 800b752:	bf00      	nop
 800b754:	0800babd 	.word	0x0800babd
 800b758:	0800badf 	.word	0x0800badf
 800b75c:	0800bb17 	.word	0x0800bb17
 800b760:	0800bb3b 	.word	0x0800bb3b
 800b764:	20000fb8 	.word	0x20000fb8

0800b768 <stdio_exit_handler>:
 800b768:	4a02      	ldr	r2, [pc, #8]	@ (800b774 <stdio_exit_handler+0xc>)
 800b76a:	4903      	ldr	r1, [pc, #12]	@ (800b778 <stdio_exit_handler+0x10>)
 800b76c:	4803      	ldr	r0, [pc, #12]	@ (800b77c <stdio_exit_handler+0x14>)
 800b76e:	f000 b869 	b.w	800b844 <_fwalk_sglue>
 800b772:	bf00      	nop
 800b774:	20000030 	.word	0x20000030
 800b778:	0800e799 	.word	0x0800e799
 800b77c:	20000040 	.word	0x20000040

0800b780 <cleanup_stdio>:
 800b780:	6841      	ldr	r1, [r0, #4]
 800b782:	4b0c      	ldr	r3, [pc, #48]	@ (800b7b4 <cleanup_stdio+0x34>)
 800b784:	4299      	cmp	r1, r3
 800b786:	b510      	push	{r4, lr}
 800b788:	4604      	mov	r4, r0
 800b78a:	d001      	beq.n	800b790 <cleanup_stdio+0x10>
 800b78c:	f003 f804 	bl	800e798 <_fflush_r>
 800b790:	68a1      	ldr	r1, [r4, #8]
 800b792:	4b09      	ldr	r3, [pc, #36]	@ (800b7b8 <cleanup_stdio+0x38>)
 800b794:	4299      	cmp	r1, r3
 800b796:	d002      	beq.n	800b79e <cleanup_stdio+0x1e>
 800b798:	4620      	mov	r0, r4
 800b79a:	f002 fffd 	bl	800e798 <_fflush_r>
 800b79e:	68e1      	ldr	r1, [r4, #12]
 800b7a0:	4b06      	ldr	r3, [pc, #24]	@ (800b7bc <cleanup_stdio+0x3c>)
 800b7a2:	4299      	cmp	r1, r3
 800b7a4:	d004      	beq.n	800b7b0 <cleanup_stdio+0x30>
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7ac:	f002 bff4 	b.w	800e798 <_fflush_r>
 800b7b0:	bd10      	pop	{r4, pc}
 800b7b2:	bf00      	nop
 800b7b4:	20000fb8 	.word	0x20000fb8
 800b7b8:	20001020 	.word	0x20001020
 800b7bc:	20001088 	.word	0x20001088

0800b7c0 <global_stdio_init.part.0>:
 800b7c0:	b510      	push	{r4, lr}
 800b7c2:	4b0b      	ldr	r3, [pc, #44]	@ (800b7f0 <global_stdio_init.part.0+0x30>)
 800b7c4:	4c0b      	ldr	r4, [pc, #44]	@ (800b7f4 <global_stdio_init.part.0+0x34>)
 800b7c6:	4a0c      	ldr	r2, [pc, #48]	@ (800b7f8 <global_stdio_init.part.0+0x38>)
 800b7c8:	601a      	str	r2, [r3, #0]
 800b7ca:	4620      	mov	r0, r4
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	2104      	movs	r1, #4
 800b7d0:	f7ff ff94 	bl	800b6fc <std>
 800b7d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b7d8:	2201      	movs	r2, #1
 800b7da:	2109      	movs	r1, #9
 800b7dc:	f7ff ff8e 	bl	800b6fc <std>
 800b7e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b7e4:	2202      	movs	r2, #2
 800b7e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7ea:	2112      	movs	r1, #18
 800b7ec:	f7ff bf86 	b.w	800b6fc <std>
 800b7f0:	200010f0 	.word	0x200010f0
 800b7f4:	20000fb8 	.word	0x20000fb8
 800b7f8:	0800b769 	.word	0x0800b769

0800b7fc <__sfp_lock_acquire>:
 800b7fc:	4801      	ldr	r0, [pc, #4]	@ (800b804 <__sfp_lock_acquire+0x8>)
 800b7fe:	f000 ba7a 	b.w	800bcf6 <__retarget_lock_acquire_recursive>
 800b802:	bf00      	nop
 800b804:	200010f9 	.word	0x200010f9

0800b808 <__sfp_lock_release>:
 800b808:	4801      	ldr	r0, [pc, #4]	@ (800b810 <__sfp_lock_release+0x8>)
 800b80a:	f000 ba75 	b.w	800bcf8 <__retarget_lock_release_recursive>
 800b80e:	bf00      	nop
 800b810:	200010f9 	.word	0x200010f9

0800b814 <__sinit>:
 800b814:	b510      	push	{r4, lr}
 800b816:	4604      	mov	r4, r0
 800b818:	f7ff fff0 	bl	800b7fc <__sfp_lock_acquire>
 800b81c:	6a23      	ldr	r3, [r4, #32]
 800b81e:	b11b      	cbz	r3, 800b828 <__sinit+0x14>
 800b820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b824:	f7ff bff0 	b.w	800b808 <__sfp_lock_release>
 800b828:	4b04      	ldr	r3, [pc, #16]	@ (800b83c <__sinit+0x28>)
 800b82a:	6223      	str	r3, [r4, #32]
 800b82c:	4b04      	ldr	r3, [pc, #16]	@ (800b840 <__sinit+0x2c>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d1f5      	bne.n	800b820 <__sinit+0xc>
 800b834:	f7ff ffc4 	bl	800b7c0 <global_stdio_init.part.0>
 800b838:	e7f2      	b.n	800b820 <__sinit+0xc>
 800b83a:	bf00      	nop
 800b83c:	0800b781 	.word	0x0800b781
 800b840:	200010f0 	.word	0x200010f0

0800b844 <_fwalk_sglue>:
 800b844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b848:	4607      	mov	r7, r0
 800b84a:	4688      	mov	r8, r1
 800b84c:	4614      	mov	r4, r2
 800b84e:	2600      	movs	r6, #0
 800b850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b854:	f1b9 0901 	subs.w	r9, r9, #1
 800b858:	d505      	bpl.n	800b866 <_fwalk_sglue+0x22>
 800b85a:	6824      	ldr	r4, [r4, #0]
 800b85c:	2c00      	cmp	r4, #0
 800b85e:	d1f7      	bne.n	800b850 <_fwalk_sglue+0xc>
 800b860:	4630      	mov	r0, r6
 800b862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b866:	89ab      	ldrh	r3, [r5, #12]
 800b868:	2b01      	cmp	r3, #1
 800b86a:	d907      	bls.n	800b87c <_fwalk_sglue+0x38>
 800b86c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b870:	3301      	adds	r3, #1
 800b872:	d003      	beq.n	800b87c <_fwalk_sglue+0x38>
 800b874:	4629      	mov	r1, r5
 800b876:	4638      	mov	r0, r7
 800b878:	47c0      	blx	r8
 800b87a:	4306      	orrs	r6, r0
 800b87c:	3568      	adds	r5, #104	@ 0x68
 800b87e:	e7e9      	b.n	800b854 <_fwalk_sglue+0x10>

0800b880 <iprintf>:
 800b880:	b40f      	push	{r0, r1, r2, r3}
 800b882:	b507      	push	{r0, r1, r2, lr}
 800b884:	4906      	ldr	r1, [pc, #24]	@ (800b8a0 <iprintf+0x20>)
 800b886:	ab04      	add	r3, sp, #16
 800b888:	6808      	ldr	r0, [r1, #0]
 800b88a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b88e:	6881      	ldr	r1, [r0, #8]
 800b890:	9301      	str	r3, [sp, #4]
 800b892:	f002 fde5 	bl	800e460 <_vfiprintf_r>
 800b896:	b003      	add	sp, #12
 800b898:	f85d eb04 	ldr.w	lr, [sp], #4
 800b89c:	b004      	add	sp, #16
 800b89e:	4770      	bx	lr
 800b8a0:	2000003c 	.word	0x2000003c

0800b8a4 <setvbuf>:
 800b8a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8a8:	461d      	mov	r5, r3
 800b8aa:	4b57      	ldr	r3, [pc, #348]	@ (800ba08 <setvbuf+0x164>)
 800b8ac:	681f      	ldr	r7, [r3, #0]
 800b8ae:	4604      	mov	r4, r0
 800b8b0:	460e      	mov	r6, r1
 800b8b2:	4690      	mov	r8, r2
 800b8b4:	b127      	cbz	r7, 800b8c0 <setvbuf+0x1c>
 800b8b6:	6a3b      	ldr	r3, [r7, #32]
 800b8b8:	b913      	cbnz	r3, 800b8c0 <setvbuf+0x1c>
 800b8ba:	4638      	mov	r0, r7
 800b8bc:	f7ff ffaa 	bl	800b814 <__sinit>
 800b8c0:	f1b8 0f02 	cmp.w	r8, #2
 800b8c4:	d006      	beq.n	800b8d4 <setvbuf+0x30>
 800b8c6:	f1b8 0f01 	cmp.w	r8, #1
 800b8ca:	f200 809a 	bhi.w	800ba02 <setvbuf+0x15e>
 800b8ce:	2d00      	cmp	r5, #0
 800b8d0:	f2c0 8097 	blt.w	800ba02 <setvbuf+0x15e>
 800b8d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b8d6:	07d9      	lsls	r1, r3, #31
 800b8d8:	d405      	bmi.n	800b8e6 <setvbuf+0x42>
 800b8da:	89a3      	ldrh	r3, [r4, #12]
 800b8dc:	059a      	lsls	r2, r3, #22
 800b8de:	d402      	bmi.n	800b8e6 <setvbuf+0x42>
 800b8e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b8e2:	f000 fa08 	bl	800bcf6 <__retarget_lock_acquire_recursive>
 800b8e6:	4621      	mov	r1, r4
 800b8e8:	4638      	mov	r0, r7
 800b8ea:	f002 ff55 	bl	800e798 <_fflush_r>
 800b8ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8f0:	b141      	cbz	r1, 800b904 <setvbuf+0x60>
 800b8f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8f6:	4299      	cmp	r1, r3
 800b8f8:	d002      	beq.n	800b900 <setvbuf+0x5c>
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	f001 f87c 	bl	800c9f8 <_free_r>
 800b900:	2300      	movs	r3, #0
 800b902:	6363      	str	r3, [r4, #52]	@ 0x34
 800b904:	2300      	movs	r3, #0
 800b906:	61a3      	str	r3, [r4, #24]
 800b908:	6063      	str	r3, [r4, #4]
 800b90a:	89a3      	ldrh	r3, [r4, #12]
 800b90c:	061b      	lsls	r3, r3, #24
 800b90e:	d503      	bpl.n	800b918 <setvbuf+0x74>
 800b910:	6921      	ldr	r1, [r4, #16]
 800b912:	4638      	mov	r0, r7
 800b914:	f001 f870 	bl	800c9f8 <_free_r>
 800b918:	89a3      	ldrh	r3, [r4, #12]
 800b91a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800b91e:	f023 0303 	bic.w	r3, r3, #3
 800b922:	f1b8 0f02 	cmp.w	r8, #2
 800b926:	81a3      	strh	r3, [r4, #12]
 800b928:	d061      	beq.n	800b9ee <setvbuf+0x14a>
 800b92a:	ab01      	add	r3, sp, #4
 800b92c:	466a      	mov	r2, sp
 800b92e:	4621      	mov	r1, r4
 800b930:	4638      	mov	r0, r7
 800b932:	f002 ff6b 	bl	800e80c <__swhatbuf_r>
 800b936:	89a3      	ldrh	r3, [r4, #12]
 800b938:	4318      	orrs	r0, r3
 800b93a:	81a0      	strh	r0, [r4, #12]
 800b93c:	bb2d      	cbnz	r5, 800b98a <setvbuf+0xe6>
 800b93e:	9d00      	ldr	r5, [sp, #0]
 800b940:	4628      	mov	r0, r5
 800b942:	f001 f8a3 	bl	800ca8c <malloc>
 800b946:	4606      	mov	r6, r0
 800b948:	2800      	cmp	r0, #0
 800b94a:	d152      	bne.n	800b9f2 <setvbuf+0x14e>
 800b94c:	f8dd 9000 	ldr.w	r9, [sp]
 800b950:	45a9      	cmp	r9, r5
 800b952:	d140      	bne.n	800b9d6 <setvbuf+0x132>
 800b954:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b95c:	f043 0202 	orr.w	r2, r3, #2
 800b960:	81a2      	strh	r2, [r4, #12]
 800b962:	2200      	movs	r2, #0
 800b964:	60a2      	str	r2, [r4, #8]
 800b966:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800b96a:	6022      	str	r2, [r4, #0]
 800b96c:	6122      	str	r2, [r4, #16]
 800b96e:	2201      	movs	r2, #1
 800b970:	6162      	str	r2, [r4, #20]
 800b972:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b974:	07d6      	lsls	r6, r2, #31
 800b976:	d404      	bmi.n	800b982 <setvbuf+0xde>
 800b978:	0598      	lsls	r0, r3, #22
 800b97a:	d402      	bmi.n	800b982 <setvbuf+0xde>
 800b97c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b97e:	f000 f9bb 	bl	800bcf8 <__retarget_lock_release_recursive>
 800b982:	4628      	mov	r0, r5
 800b984:	b003      	add	sp, #12
 800b986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b98a:	2e00      	cmp	r6, #0
 800b98c:	d0d8      	beq.n	800b940 <setvbuf+0x9c>
 800b98e:	6a3b      	ldr	r3, [r7, #32]
 800b990:	b913      	cbnz	r3, 800b998 <setvbuf+0xf4>
 800b992:	4638      	mov	r0, r7
 800b994:	f7ff ff3e 	bl	800b814 <__sinit>
 800b998:	f1b8 0f01 	cmp.w	r8, #1
 800b99c:	bf08      	it	eq
 800b99e:	89a3      	ldrheq	r3, [r4, #12]
 800b9a0:	6026      	str	r6, [r4, #0]
 800b9a2:	bf04      	itt	eq
 800b9a4:	f043 0301 	orreq.w	r3, r3, #1
 800b9a8:	81a3      	strheq	r3, [r4, #12]
 800b9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9ae:	f013 0208 	ands.w	r2, r3, #8
 800b9b2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b9b6:	d01e      	beq.n	800b9f6 <setvbuf+0x152>
 800b9b8:	07d9      	lsls	r1, r3, #31
 800b9ba:	bf41      	itttt	mi
 800b9bc:	2200      	movmi	r2, #0
 800b9be:	426d      	negmi	r5, r5
 800b9c0:	60a2      	strmi	r2, [r4, #8]
 800b9c2:	61a5      	strmi	r5, [r4, #24]
 800b9c4:	bf58      	it	pl
 800b9c6:	60a5      	strpl	r5, [r4, #8]
 800b9c8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b9ca:	07d2      	lsls	r2, r2, #31
 800b9cc:	d401      	bmi.n	800b9d2 <setvbuf+0x12e>
 800b9ce:	059b      	lsls	r3, r3, #22
 800b9d0:	d513      	bpl.n	800b9fa <setvbuf+0x156>
 800b9d2:	2500      	movs	r5, #0
 800b9d4:	e7d5      	b.n	800b982 <setvbuf+0xde>
 800b9d6:	4648      	mov	r0, r9
 800b9d8:	f001 f858 	bl	800ca8c <malloc>
 800b9dc:	4606      	mov	r6, r0
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	d0b8      	beq.n	800b954 <setvbuf+0xb0>
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9e8:	81a3      	strh	r3, [r4, #12]
 800b9ea:	464d      	mov	r5, r9
 800b9ec:	e7cf      	b.n	800b98e <setvbuf+0xea>
 800b9ee:	2500      	movs	r5, #0
 800b9f0:	e7b2      	b.n	800b958 <setvbuf+0xb4>
 800b9f2:	46a9      	mov	r9, r5
 800b9f4:	e7f5      	b.n	800b9e2 <setvbuf+0x13e>
 800b9f6:	60a2      	str	r2, [r4, #8]
 800b9f8:	e7e6      	b.n	800b9c8 <setvbuf+0x124>
 800b9fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b9fc:	f000 f97c 	bl	800bcf8 <__retarget_lock_release_recursive>
 800ba00:	e7e7      	b.n	800b9d2 <setvbuf+0x12e>
 800ba02:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ba06:	e7bc      	b.n	800b982 <setvbuf+0xde>
 800ba08:	2000003c 	.word	0x2000003c

0800ba0c <sniprintf>:
 800ba0c:	b40c      	push	{r2, r3}
 800ba0e:	b530      	push	{r4, r5, lr}
 800ba10:	4b18      	ldr	r3, [pc, #96]	@ (800ba74 <sniprintf+0x68>)
 800ba12:	1e0c      	subs	r4, r1, #0
 800ba14:	681d      	ldr	r5, [r3, #0]
 800ba16:	b09d      	sub	sp, #116	@ 0x74
 800ba18:	da08      	bge.n	800ba2c <sniprintf+0x20>
 800ba1a:	238b      	movs	r3, #139	@ 0x8b
 800ba1c:	602b      	str	r3, [r5, #0]
 800ba1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba22:	b01d      	add	sp, #116	@ 0x74
 800ba24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba28:	b002      	add	sp, #8
 800ba2a:	4770      	bx	lr
 800ba2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ba30:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ba34:	f04f 0300 	mov.w	r3, #0
 800ba38:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ba3a:	bf14      	ite	ne
 800ba3c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ba40:	4623      	moveq	r3, r4
 800ba42:	9304      	str	r3, [sp, #16]
 800ba44:	9307      	str	r3, [sp, #28]
 800ba46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ba4a:	9002      	str	r0, [sp, #8]
 800ba4c:	9006      	str	r0, [sp, #24]
 800ba4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ba52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ba54:	ab21      	add	r3, sp, #132	@ 0x84
 800ba56:	a902      	add	r1, sp, #8
 800ba58:	4628      	mov	r0, r5
 800ba5a:	9301      	str	r3, [sp, #4]
 800ba5c:	f002 fbda 	bl	800e214 <_svfiprintf_r>
 800ba60:	1c43      	adds	r3, r0, #1
 800ba62:	bfbc      	itt	lt
 800ba64:	238b      	movlt	r3, #139	@ 0x8b
 800ba66:	602b      	strlt	r3, [r5, #0]
 800ba68:	2c00      	cmp	r4, #0
 800ba6a:	d0da      	beq.n	800ba22 <sniprintf+0x16>
 800ba6c:	9b02      	ldr	r3, [sp, #8]
 800ba6e:	2200      	movs	r2, #0
 800ba70:	701a      	strb	r2, [r3, #0]
 800ba72:	e7d6      	b.n	800ba22 <sniprintf+0x16>
 800ba74:	2000003c 	.word	0x2000003c

0800ba78 <siprintf>:
 800ba78:	b40e      	push	{r1, r2, r3}
 800ba7a:	b510      	push	{r4, lr}
 800ba7c:	b09d      	sub	sp, #116	@ 0x74
 800ba7e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ba80:	9002      	str	r0, [sp, #8]
 800ba82:	9006      	str	r0, [sp, #24]
 800ba84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba88:	480a      	ldr	r0, [pc, #40]	@ (800bab4 <siprintf+0x3c>)
 800ba8a:	9107      	str	r1, [sp, #28]
 800ba8c:	9104      	str	r1, [sp, #16]
 800ba8e:	490a      	ldr	r1, [pc, #40]	@ (800bab8 <siprintf+0x40>)
 800ba90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba94:	9105      	str	r1, [sp, #20]
 800ba96:	2400      	movs	r4, #0
 800ba98:	a902      	add	r1, sp, #8
 800ba9a:	6800      	ldr	r0, [r0, #0]
 800ba9c:	9301      	str	r3, [sp, #4]
 800ba9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800baa0:	f002 fbb8 	bl	800e214 <_svfiprintf_r>
 800baa4:	9b02      	ldr	r3, [sp, #8]
 800baa6:	701c      	strb	r4, [r3, #0]
 800baa8:	b01d      	add	sp, #116	@ 0x74
 800baaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baae:	b003      	add	sp, #12
 800bab0:	4770      	bx	lr
 800bab2:	bf00      	nop
 800bab4:	2000003c 	.word	0x2000003c
 800bab8:	ffff0208 	.word	0xffff0208

0800babc <__sread>:
 800babc:	b510      	push	{r4, lr}
 800babe:	460c      	mov	r4, r1
 800bac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bac4:	f000 f8c8 	bl	800bc58 <_read_r>
 800bac8:	2800      	cmp	r0, #0
 800baca:	bfab      	itete	ge
 800bacc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bace:	89a3      	ldrhlt	r3, [r4, #12]
 800bad0:	181b      	addge	r3, r3, r0
 800bad2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bad6:	bfac      	ite	ge
 800bad8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bada:	81a3      	strhlt	r3, [r4, #12]
 800badc:	bd10      	pop	{r4, pc}

0800bade <__swrite>:
 800bade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bae2:	461f      	mov	r7, r3
 800bae4:	898b      	ldrh	r3, [r1, #12]
 800bae6:	05db      	lsls	r3, r3, #23
 800bae8:	4605      	mov	r5, r0
 800baea:	460c      	mov	r4, r1
 800baec:	4616      	mov	r6, r2
 800baee:	d505      	bpl.n	800bafc <__swrite+0x1e>
 800baf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baf4:	2302      	movs	r3, #2
 800baf6:	2200      	movs	r2, #0
 800baf8:	f000 f89c 	bl	800bc34 <_lseek_r>
 800bafc:	89a3      	ldrh	r3, [r4, #12]
 800bafe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb06:	81a3      	strh	r3, [r4, #12]
 800bb08:	4632      	mov	r2, r6
 800bb0a:	463b      	mov	r3, r7
 800bb0c:	4628      	mov	r0, r5
 800bb0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb12:	f000 b8b3 	b.w	800bc7c <_write_r>

0800bb16 <__sseek>:
 800bb16:	b510      	push	{r4, lr}
 800bb18:	460c      	mov	r4, r1
 800bb1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb1e:	f000 f889 	bl	800bc34 <_lseek_r>
 800bb22:	1c43      	adds	r3, r0, #1
 800bb24:	89a3      	ldrh	r3, [r4, #12]
 800bb26:	bf15      	itete	ne
 800bb28:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bb2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bb2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bb32:	81a3      	strheq	r3, [r4, #12]
 800bb34:	bf18      	it	ne
 800bb36:	81a3      	strhne	r3, [r4, #12]
 800bb38:	bd10      	pop	{r4, pc}

0800bb3a <__sclose>:
 800bb3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb3e:	f000 b869 	b.w	800bc14 <_close_r>

0800bb42 <memset>:
 800bb42:	4402      	add	r2, r0
 800bb44:	4603      	mov	r3, r0
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d100      	bne.n	800bb4c <memset+0xa>
 800bb4a:	4770      	bx	lr
 800bb4c:	f803 1b01 	strb.w	r1, [r3], #1
 800bb50:	e7f9      	b.n	800bb46 <memset+0x4>
	...

0800bb54 <strtok>:
 800bb54:	4b16      	ldr	r3, [pc, #88]	@ (800bbb0 <strtok+0x5c>)
 800bb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb5a:	681f      	ldr	r7, [r3, #0]
 800bb5c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800bb5e:	4605      	mov	r5, r0
 800bb60:	460e      	mov	r6, r1
 800bb62:	b9ec      	cbnz	r4, 800bba0 <strtok+0x4c>
 800bb64:	2050      	movs	r0, #80	@ 0x50
 800bb66:	f000 ff91 	bl	800ca8c <malloc>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	6478      	str	r0, [r7, #68]	@ 0x44
 800bb6e:	b920      	cbnz	r0, 800bb7a <strtok+0x26>
 800bb70:	4b10      	ldr	r3, [pc, #64]	@ (800bbb4 <strtok+0x60>)
 800bb72:	4811      	ldr	r0, [pc, #68]	@ (800bbb8 <strtok+0x64>)
 800bb74:	215b      	movs	r1, #91	@ 0x5b
 800bb76:	f000 f8c7 	bl	800bd08 <__assert_func>
 800bb7a:	e9c0 4400 	strd	r4, r4, [r0]
 800bb7e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800bb82:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800bb86:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800bb8a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800bb8e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800bb92:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800bb96:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800bb9a:	6184      	str	r4, [r0, #24]
 800bb9c:	7704      	strb	r4, [r0, #28]
 800bb9e:	6244      	str	r4, [r0, #36]	@ 0x24
 800bba0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bba2:	4631      	mov	r1, r6
 800bba4:	4628      	mov	r0, r5
 800bba6:	2301      	movs	r3, #1
 800bba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbac:	f000 b806 	b.w	800bbbc <__strtok_r>
 800bbb0:	2000003c 	.word	0x2000003c
 800bbb4:	08010b7e 	.word	0x08010b7e
 800bbb8:	08010b95 	.word	0x08010b95

0800bbbc <__strtok_r>:
 800bbbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbbe:	4604      	mov	r4, r0
 800bbc0:	b908      	cbnz	r0, 800bbc6 <__strtok_r+0xa>
 800bbc2:	6814      	ldr	r4, [r2, #0]
 800bbc4:	b144      	cbz	r4, 800bbd8 <__strtok_r+0x1c>
 800bbc6:	4620      	mov	r0, r4
 800bbc8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800bbcc:	460f      	mov	r7, r1
 800bbce:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bbd2:	b91e      	cbnz	r6, 800bbdc <__strtok_r+0x20>
 800bbd4:	b965      	cbnz	r5, 800bbf0 <__strtok_r+0x34>
 800bbd6:	6015      	str	r5, [r2, #0]
 800bbd8:	2000      	movs	r0, #0
 800bbda:	e005      	b.n	800bbe8 <__strtok_r+0x2c>
 800bbdc:	42b5      	cmp	r5, r6
 800bbde:	d1f6      	bne.n	800bbce <__strtok_r+0x12>
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1f0      	bne.n	800bbc6 <__strtok_r+0xa>
 800bbe4:	6014      	str	r4, [r2, #0]
 800bbe6:	7003      	strb	r3, [r0, #0]
 800bbe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbea:	461c      	mov	r4, r3
 800bbec:	e00c      	b.n	800bc08 <__strtok_r+0x4c>
 800bbee:	b91d      	cbnz	r5, 800bbf8 <__strtok_r+0x3c>
 800bbf0:	4627      	mov	r7, r4
 800bbf2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bbf6:	460e      	mov	r6, r1
 800bbf8:	f816 5b01 	ldrb.w	r5, [r6], #1
 800bbfc:	42ab      	cmp	r3, r5
 800bbfe:	d1f6      	bne.n	800bbee <__strtok_r+0x32>
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d0f2      	beq.n	800bbea <__strtok_r+0x2e>
 800bc04:	2300      	movs	r3, #0
 800bc06:	703b      	strb	r3, [r7, #0]
 800bc08:	6014      	str	r4, [r2, #0]
 800bc0a:	e7ed      	b.n	800bbe8 <__strtok_r+0x2c>

0800bc0c <_localeconv_r>:
 800bc0c:	4800      	ldr	r0, [pc, #0]	@ (800bc10 <_localeconv_r+0x4>)
 800bc0e:	4770      	bx	lr
 800bc10:	2000017c 	.word	0x2000017c

0800bc14 <_close_r>:
 800bc14:	b538      	push	{r3, r4, r5, lr}
 800bc16:	4d06      	ldr	r5, [pc, #24]	@ (800bc30 <_close_r+0x1c>)
 800bc18:	2300      	movs	r3, #0
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	4608      	mov	r0, r1
 800bc1e:	602b      	str	r3, [r5, #0]
 800bc20:	f7f7 fd30 	bl	8003684 <_close>
 800bc24:	1c43      	adds	r3, r0, #1
 800bc26:	d102      	bne.n	800bc2e <_close_r+0x1a>
 800bc28:	682b      	ldr	r3, [r5, #0]
 800bc2a:	b103      	cbz	r3, 800bc2e <_close_r+0x1a>
 800bc2c:	6023      	str	r3, [r4, #0]
 800bc2e:	bd38      	pop	{r3, r4, r5, pc}
 800bc30:	200010f4 	.word	0x200010f4

0800bc34 <_lseek_r>:
 800bc34:	b538      	push	{r3, r4, r5, lr}
 800bc36:	4d07      	ldr	r5, [pc, #28]	@ (800bc54 <_lseek_r+0x20>)
 800bc38:	4604      	mov	r4, r0
 800bc3a:	4608      	mov	r0, r1
 800bc3c:	4611      	mov	r1, r2
 800bc3e:	2200      	movs	r2, #0
 800bc40:	602a      	str	r2, [r5, #0]
 800bc42:	461a      	mov	r2, r3
 800bc44:	f7f7 fd45 	bl	80036d2 <_lseek>
 800bc48:	1c43      	adds	r3, r0, #1
 800bc4a:	d102      	bne.n	800bc52 <_lseek_r+0x1e>
 800bc4c:	682b      	ldr	r3, [r5, #0]
 800bc4e:	b103      	cbz	r3, 800bc52 <_lseek_r+0x1e>
 800bc50:	6023      	str	r3, [r4, #0]
 800bc52:	bd38      	pop	{r3, r4, r5, pc}
 800bc54:	200010f4 	.word	0x200010f4

0800bc58 <_read_r>:
 800bc58:	b538      	push	{r3, r4, r5, lr}
 800bc5a:	4d07      	ldr	r5, [pc, #28]	@ (800bc78 <_read_r+0x20>)
 800bc5c:	4604      	mov	r4, r0
 800bc5e:	4608      	mov	r0, r1
 800bc60:	4611      	mov	r1, r2
 800bc62:	2200      	movs	r2, #0
 800bc64:	602a      	str	r2, [r5, #0]
 800bc66:	461a      	mov	r2, r3
 800bc68:	f7f7 fcef 	bl	800364a <_read>
 800bc6c:	1c43      	adds	r3, r0, #1
 800bc6e:	d102      	bne.n	800bc76 <_read_r+0x1e>
 800bc70:	682b      	ldr	r3, [r5, #0]
 800bc72:	b103      	cbz	r3, 800bc76 <_read_r+0x1e>
 800bc74:	6023      	str	r3, [r4, #0]
 800bc76:	bd38      	pop	{r3, r4, r5, pc}
 800bc78:	200010f4 	.word	0x200010f4

0800bc7c <_write_r>:
 800bc7c:	b538      	push	{r3, r4, r5, lr}
 800bc7e:	4d07      	ldr	r5, [pc, #28]	@ (800bc9c <_write_r+0x20>)
 800bc80:	4604      	mov	r4, r0
 800bc82:	4608      	mov	r0, r1
 800bc84:	4611      	mov	r1, r2
 800bc86:	2200      	movs	r2, #0
 800bc88:	602a      	str	r2, [r5, #0]
 800bc8a:	461a      	mov	r2, r3
 800bc8c:	f7f6 ff24 	bl	8002ad8 <_write>
 800bc90:	1c43      	adds	r3, r0, #1
 800bc92:	d102      	bne.n	800bc9a <_write_r+0x1e>
 800bc94:	682b      	ldr	r3, [r5, #0]
 800bc96:	b103      	cbz	r3, 800bc9a <_write_r+0x1e>
 800bc98:	6023      	str	r3, [r4, #0]
 800bc9a:	bd38      	pop	{r3, r4, r5, pc}
 800bc9c:	200010f4 	.word	0x200010f4

0800bca0 <__errno>:
 800bca0:	4b01      	ldr	r3, [pc, #4]	@ (800bca8 <__errno+0x8>)
 800bca2:	6818      	ldr	r0, [r3, #0]
 800bca4:	4770      	bx	lr
 800bca6:	bf00      	nop
 800bca8:	2000003c 	.word	0x2000003c

0800bcac <__libc_init_array>:
 800bcac:	b570      	push	{r4, r5, r6, lr}
 800bcae:	4d0d      	ldr	r5, [pc, #52]	@ (800bce4 <__libc_init_array+0x38>)
 800bcb0:	4c0d      	ldr	r4, [pc, #52]	@ (800bce8 <__libc_init_array+0x3c>)
 800bcb2:	1b64      	subs	r4, r4, r5
 800bcb4:	10a4      	asrs	r4, r4, #2
 800bcb6:	2600      	movs	r6, #0
 800bcb8:	42a6      	cmp	r6, r4
 800bcba:	d109      	bne.n	800bcd0 <__libc_init_array+0x24>
 800bcbc:	4d0b      	ldr	r5, [pc, #44]	@ (800bcec <__libc_init_array+0x40>)
 800bcbe:	4c0c      	ldr	r4, [pc, #48]	@ (800bcf0 <__libc_init_array+0x44>)
 800bcc0:	f003 fafa 	bl	800f2b8 <_init>
 800bcc4:	1b64      	subs	r4, r4, r5
 800bcc6:	10a4      	asrs	r4, r4, #2
 800bcc8:	2600      	movs	r6, #0
 800bcca:	42a6      	cmp	r6, r4
 800bccc:	d105      	bne.n	800bcda <__libc_init_array+0x2e>
 800bcce:	bd70      	pop	{r4, r5, r6, pc}
 800bcd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcd4:	4798      	blx	r3
 800bcd6:	3601      	adds	r6, #1
 800bcd8:	e7ee      	b.n	800bcb8 <__libc_init_array+0xc>
 800bcda:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcde:	4798      	blx	r3
 800bce0:	3601      	adds	r6, #1
 800bce2:	e7f2      	b.n	800bcca <__libc_init_array+0x1e>
 800bce4:	08010ed0 	.word	0x08010ed0
 800bce8:	08010ed0 	.word	0x08010ed0
 800bcec:	08010ed0 	.word	0x08010ed0
 800bcf0:	08010ed4 	.word	0x08010ed4

0800bcf4 <__retarget_lock_init_recursive>:
 800bcf4:	4770      	bx	lr

0800bcf6 <__retarget_lock_acquire_recursive>:
 800bcf6:	4770      	bx	lr

0800bcf8 <__retarget_lock_release_recursive>:
 800bcf8:	4770      	bx	lr
	...

0800bcfc <nanf>:
 800bcfc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bd04 <nanf+0x8>
 800bd00:	4770      	bx	lr
 800bd02:	bf00      	nop
 800bd04:	7fc00000 	.word	0x7fc00000

0800bd08 <__assert_func>:
 800bd08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd0a:	4614      	mov	r4, r2
 800bd0c:	461a      	mov	r2, r3
 800bd0e:	4b09      	ldr	r3, [pc, #36]	@ (800bd34 <__assert_func+0x2c>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4605      	mov	r5, r0
 800bd14:	68d8      	ldr	r0, [r3, #12]
 800bd16:	b14c      	cbz	r4, 800bd2c <__assert_func+0x24>
 800bd18:	4b07      	ldr	r3, [pc, #28]	@ (800bd38 <__assert_func+0x30>)
 800bd1a:	9100      	str	r1, [sp, #0]
 800bd1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd20:	4906      	ldr	r1, [pc, #24]	@ (800bd3c <__assert_func+0x34>)
 800bd22:	462b      	mov	r3, r5
 800bd24:	f002 fd60 	bl	800e7e8 <fiprintf>
 800bd28:	f002 feda 	bl	800eae0 <abort>
 800bd2c:	4b04      	ldr	r3, [pc, #16]	@ (800bd40 <__assert_func+0x38>)
 800bd2e:	461c      	mov	r4, r3
 800bd30:	e7f3      	b.n	800bd1a <__assert_func+0x12>
 800bd32:	bf00      	nop
 800bd34:	2000003c 	.word	0x2000003c
 800bd38:	08010bef 	.word	0x08010bef
 800bd3c:	08010bfc 	.word	0x08010bfc
 800bd40:	08010c2a 	.word	0x08010c2a

0800bd44 <quorem>:
 800bd44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd48:	6903      	ldr	r3, [r0, #16]
 800bd4a:	690c      	ldr	r4, [r1, #16]
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	4607      	mov	r7, r0
 800bd50:	db7e      	blt.n	800be50 <quorem+0x10c>
 800bd52:	3c01      	subs	r4, #1
 800bd54:	f101 0814 	add.w	r8, r1, #20
 800bd58:	00a3      	lsls	r3, r4, #2
 800bd5a:	f100 0514 	add.w	r5, r0, #20
 800bd5e:	9300      	str	r3, [sp, #0]
 800bd60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd64:	9301      	str	r3, [sp, #4]
 800bd66:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bd6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	429a      	cmp	r2, r3
 800bd72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bd76:	fbb2 f6f3 	udiv	r6, r2, r3
 800bd7a:	d32e      	bcc.n	800bdda <quorem+0x96>
 800bd7c:	f04f 0a00 	mov.w	sl, #0
 800bd80:	46c4      	mov	ip, r8
 800bd82:	46ae      	mov	lr, r5
 800bd84:	46d3      	mov	fp, sl
 800bd86:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bd8a:	b298      	uxth	r0, r3
 800bd8c:	fb06 a000 	mla	r0, r6, r0, sl
 800bd90:	0c02      	lsrs	r2, r0, #16
 800bd92:	0c1b      	lsrs	r3, r3, #16
 800bd94:	fb06 2303 	mla	r3, r6, r3, r2
 800bd98:	f8de 2000 	ldr.w	r2, [lr]
 800bd9c:	b280      	uxth	r0, r0
 800bd9e:	b292      	uxth	r2, r2
 800bda0:	1a12      	subs	r2, r2, r0
 800bda2:	445a      	add	r2, fp
 800bda4:	f8de 0000 	ldr.w	r0, [lr]
 800bda8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bdb2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bdb6:	b292      	uxth	r2, r2
 800bdb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bdbc:	45e1      	cmp	r9, ip
 800bdbe:	f84e 2b04 	str.w	r2, [lr], #4
 800bdc2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bdc6:	d2de      	bcs.n	800bd86 <quorem+0x42>
 800bdc8:	9b00      	ldr	r3, [sp, #0]
 800bdca:	58eb      	ldr	r3, [r5, r3]
 800bdcc:	b92b      	cbnz	r3, 800bdda <quorem+0x96>
 800bdce:	9b01      	ldr	r3, [sp, #4]
 800bdd0:	3b04      	subs	r3, #4
 800bdd2:	429d      	cmp	r5, r3
 800bdd4:	461a      	mov	r2, r3
 800bdd6:	d32f      	bcc.n	800be38 <quorem+0xf4>
 800bdd8:	613c      	str	r4, [r7, #16]
 800bdda:	4638      	mov	r0, r7
 800bddc:	f001 f9c8 	bl	800d170 <__mcmp>
 800bde0:	2800      	cmp	r0, #0
 800bde2:	db25      	blt.n	800be30 <quorem+0xec>
 800bde4:	4629      	mov	r1, r5
 800bde6:	2000      	movs	r0, #0
 800bde8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bdec:	f8d1 c000 	ldr.w	ip, [r1]
 800bdf0:	fa1f fe82 	uxth.w	lr, r2
 800bdf4:	fa1f f38c 	uxth.w	r3, ip
 800bdf8:	eba3 030e 	sub.w	r3, r3, lr
 800bdfc:	4403      	add	r3, r0
 800bdfe:	0c12      	lsrs	r2, r2, #16
 800be00:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be04:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be08:	b29b      	uxth	r3, r3
 800be0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be0e:	45c1      	cmp	r9, r8
 800be10:	f841 3b04 	str.w	r3, [r1], #4
 800be14:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be18:	d2e6      	bcs.n	800bde8 <quorem+0xa4>
 800be1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be22:	b922      	cbnz	r2, 800be2e <quorem+0xea>
 800be24:	3b04      	subs	r3, #4
 800be26:	429d      	cmp	r5, r3
 800be28:	461a      	mov	r2, r3
 800be2a:	d30b      	bcc.n	800be44 <quorem+0x100>
 800be2c:	613c      	str	r4, [r7, #16]
 800be2e:	3601      	adds	r6, #1
 800be30:	4630      	mov	r0, r6
 800be32:	b003      	add	sp, #12
 800be34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be38:	6812      	ldr	r2, [r2, #0]
 800be3a:	3b04      	subs	r3, #4
 800be3c:	2a00      	cmp	r2, #0
 800be3e:	d1cb      	bne.n	800bdd8 <quorem+0x94>
 800be40:	3c01      	subs	r4, #1
 800be42:	e7c6      	b.n	800bdd2 <quorem+0x8e>
 800be44:	6812      	ldr	r2, [r2, #0]
 800be46:	3b04      	subs	r3, #4
 800be48:	2a00      	cmp	r2, #0
 800be4a:	d1ef      	bne.n	800be2c <quorem+0xe8>
 800be4c:	3c01      	subs	r4, #1
 800be4e:	e7ea      	b.n	800be26 <quorem+0xe2>
 800be50:	2000      	movs	r0, #0
 800be52:	e7ee      	b.n	800be32 <quorem+0xee>
 800be54:	0000      	movs	r0, r0
	...

0800be58 <_dtoa_r>:
 800be58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be5c:	69c7      	ldr	r7, [r0, #28]
 800be5e:	b097      	sub	sp, #92	@ 0x5c
 800be60:	ed8d 0b04 	vstr	d0, [sp, #16]
 800be64:	ec55 4b10 	vmov	r4, r5, d0
 800be68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800be6a:	9107      	str	r1, [sp, #28]
 800be6c:	4681      	mov	r9, r0
 800be6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800be70:	9311      	str	r3, [sp, #68]	@ 0x44
 800be72:	b97f      	cbnz	r7, 800be94 <_dtoa_r+0x3c>
 800be74:	2010      	movs	r0, #16
 800be76:	f000 fe09 	bl	800ca8c <malloc>
 800be7a:	4602      	mov	r2, r0
 800be7c:	f8c9 001c 	str.w	r0, [r9, #28]
 800be80:	b920      	cbnz	r0, 800be8c <_dtoa_r+0x34>
 800be82:	4ba9      	ldr	r3, [pc, #676]	@ (800c128 <_dtoa_r+0x2d0>)
 800be84:	21ef      	movs	r1, #239	@ 0xef
 800be86:	48a9      	ldr	r0, [pc, #676]	@ (800c12c <_dtoa_r+0x2d4>)
 800be88:	f7ff ff3e 	bl	800bd08 <__assert_func>
 800be8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800be90:	6007      	str	r7, [r0, #0]
 800be92:	60c7      	str	r7, [r0, #12]
 800be94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800be98:	6819      	ldr	r1, [r3, #0]
 800be9a:	b159      	cbz	r1, 800beb4 <_dtoa_r+0x5c>
 800be9c:	685a      	ldr	r2, [r3, #4]
 800be9e:	604a      	str	r2, [r1, #4]
 800bea0:	2301      	movs	r3, #1
 800bea2:	4093      	lsls	r3, r2
 800bea4:	608b      	str	r3, [r1, #8]
 800bea6:	4648      	mov	r0, r9
 800bea8:	f000 fee6 	bl	800cc78 <_Bfree>
 800beac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800beb0:	2200      	movs	r2, #0
 800beb2:	601a      	str	r2, [r3, #0]
 800beb4:	1e2b      	subs	r3, r5, #0
 800beb6:	bfb9      	ittee	lt
 800beb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bebc:	9305      	strlt	r3, [sp, #20]
 800bebe:	2300      	movge	r3, #0
 800bec0:	6033      	strge	r3, [r6, #0]
 800bec2:	9f05      	ldr	r7, [sp, #20]
 800bec4:	4b9a      	ldr	r3, [pc, #616]	@ (800c130 <_dtoa_r+0x2d8>)
 800bec6:	bfbc      	itt	lt
 800bec8:	2201      	movlt	r2, #1
 800beca:	6032      	strlt	r2, [r6, #0]
 800becc:	43bb      	bics	r3, r7
 800bece:	d112      	bne.n	800bef6 <_dtoa_r+0x9e>
 800bed0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bed2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bed6:	6013      	str	r3, [r2, #0]
 800bed8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bedc:	4323      	orrs	r3, r4
 800bede:	f000 855a 	beq.w	800c996 <_dtoa_r+0xb3e>
 800bee2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bee4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c144 <_dtoa_r+0x2ec>
 800bee8:	2b00      	cmp	r3, #0
 800beea:	f000 855c 	beq.w	800c9a6 <_dtoa_r+0xb4e>
 800beee:	f10a 0303 	add.w	r3, sl, #3
 800bef2:	f000 bd56 	b.w	800c9a2 <_dtoa_r+0xb4a>
 800bef6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800befa:	2200      	movs	r2, #0
 800befc:	ec51 0b17 	vmov	r0, r1, d7
 800bf00:	2300      	movs	r3, #0
 800bf02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bf06:	f7f4 fdff 	bl	8000b08 <__aeabi_dcmpeq>
 800bf0a:	4680      	mov	r8, r0
 800bf0c:	b158      	cbz	r0, 800bf26 <_dtoa_r+0xce>
 800bf0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf10:	2301      	movs	r3, #1
 800bf12:	6013      	str	r3, [r2, #0]
 800bf14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf16:	b113      	cbz	r3, 800bf1e <_dtoa_r+0xc6>
 800bf18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bf1a:	4b86      	ldr	r3, [pc, #536]	@ (800c134 <_dtoa_r+0x2dc>)
 800bf1c:	6013      	str	r3, [r2, #0]
 800bf1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c148 <_dtoa_r+0x2f0>
 800bf22:	f000 bd40 	b.w	800c9a6 <_dtoa_r+0xb4e>
 800bf26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bf2a:	aa14      	add	r2, sp, #80	@ 0x50
 800bf2c:	a915      	add	r1, sp, #84	@ 0x54
 800bf2e:	4648      	mov	r0, r9
 800bf30:	f001 fa3e 	bl	800d3b0 <__d2b>
 800bf34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bf38:	9002      	str	r0, [sp, #8]
 800bf3a:	2e00      	cmp	r6, #0
 800bf3c:	d078      	beq.n	800c030 <_dtoa_r+0x1d8>
 800bf3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bf44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bf4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bf50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bf54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bf58:	4619      	mov	r1, r3
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	4b76      	ldr	r3, [pc, #472]	@ (800c138 <_dtoa_r+0x2e0>)
 800bf5e:	f7f4 f9b3 	bl	80002c8 <__aeabi_dsub>
 800bf62:	a36b      	add	r3, pc, #428	@ (adr r3, 800c110 <_dtoa_r+0x2b8>)
 800bf64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf68:	f7f4 fb66 	bl	8000638 <__aeabi_dmul>
 800bf6c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c118 <_dtoa_r+0x2c0>)
 800bf6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf72:	f7f4 f9ab 	bl	80002cc <__adddf3>
 800bf76:	4604      	mov	r4, r0
 800bf78:	4630      	mov	r0, r6
 800bf7a:	460d      	mov	r5, r1
 800bf7c:	f7f4 faf2 	bl	8000564 <__aeabi_i2d>
 800bf80:	a367      	add	r3, pc, #412	@ (adr r3, 800c120 <_dtoa_r+0x2c8>)
 800bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf86:	f7f4 fb57 	bl	8000638 <__aeabi_dmul>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	4620      	mov	r0, r4
 800bf90:	4629      	mov	r1, r5
 800bf92:	f7f4 f99b 	bl	80002cc <__adddf3>
 800bf96:	4604      	mov	r4, r0
 800bf98:	460d      	mov	r5, r1
 800bf9a:	f7f4 fdfd 	bl	8000b98 <__aeabi_d2iz>
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	4607      	mov	r7, r0
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	f7f4 fdb8 	bl	8000b1c <__aeabi_dcmplt>
 800bfac:	b140      	cbz	r0, 800bfc0 <_dtoa_r+0x168>
 800bfae:	4638      	mov	r0, r7
 800bfb0:	f7f4 fad8 	bl	8000564 <__aeabi_i2d>
 800bfb4:	4622      	mov	r2, r4
 800bfb6:	462b      	mov	r3, r5
 800bfb8:	f7f4 fda6 	bl	8000b08 <__aeabi_dcmpeq>
 800bfbc:	b900      	cbnz	r0, 800bfc0 <_dtoa_r+0x168>
 800bfbe:	3f01      	subs	r7, #1
 800bfc0:	2f16      	cmp	r7, #22
 800bfc2:	d852      	bhi.n	800c06a <_dtoa_r+0x212>
 800bfc4:	4b5d      	ldr	r3, [pc, #372]	@ (800c13c <_dtoa_r+0x2e4>)
 800bfc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bfd2:	f7f4 fda3 	bl	8000b1c <__aeabi_dcmplt>
 800bfd6:	2800      	cmp	r0, #0
 800bfd8:	d049      	beq.n	800c06e <_dtoa_r+0x216>
 800bfda:	3f01      	subs	r7, #1
 800bfdc:	2300      	movs	r3, #0
 800bfde:	9310      	str	r3, [sp, #64]	@ 0x40
 800bfe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bfe2:	1b9b      	subs	r3, r3, r6
 800bfe4:	1e5a      	subs	r2, r3, #1
 800bfe6:	bf45      	ittet	mi
 800bfe8:	f1c3 0301 	rsbmi	r3, r3, #1
 800bfec:	9300      	strmi	r3, [sp, #0]
 800bfee:	2300      	movpl	r3, #0
 800bff0:	2300      	movmi	r3, #0
 800bff2:	9206      	str	r2, [sp, #24]
 800bff4:	bf54      	ite	pl
 800bff6:	9300      	strpl	r3, [sp, #0]
 800bff8:	9306      	strmi	r3, [sp, #24]
 800bffa:	2f00      	cmp	r7, #0
 800bffc:	db39      	blt.n	800c072 <_dtoa_r+0x21a>
 800bffe:	9b06      	ldr	r3, [sp, #24]
 800c000:	970d      	str	r7, [sp, #52]	@ 0x34
 800c002:	443b      	add	r3, r7
 800c004:	9306      	str	r3, [sp, #24]
 800c006:	2300      	movs	r3, #0
 800c008:	9308      	str	r3, [sp, #32]
 800c00a:	9b07      	ldr	r3, [sp, #28]
 800c00c:	2b09      	cmp	r3, #9
 800c00e:	d863      	bhi.n	800c0d8 <_dtoa_r+0x280>
 800c010:	2b05      	cmp	r3, #5
 800c012:	bfc4      	itt	gt
 800c014:	3b04      	subgt	r3, #4
 800c016:	9307      	strgt	r3, [sp, #28]
 800c018:	9b07      	ldr	r3, [sp, #28]
 800c01a:	f1a3 0302 	sub.w	r3, r3, #2
 800c01e:	bfcc      	ite	gt
 800c020:	2400      	movgt	r4, #0
 800c022:	2401      	movle	r4, #1
 800c024:	2b03      	cmp	r3, #3
 800c026:	d863      	bhi.n	800c0f0 <_dtoa_r+0x298>
 800c028:	e8df f003 	tbb	[pc, r3]
 800c02c:	2b375452 	.word	0x2b375452
 800c030:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c034:	441e      	add	r6, r3
 800c036:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c03a:	2b20      	cmp	r3, #32
 800c03c:	bfc1      	itttt	gt
 800c03e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c042:	409f      	lslgt	r7, r3
 800c044:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c048:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c04c:	bfd6      	itet	le
 800c04e:	f1c3 0320 	rsble	r3, r3, #32
 800c052:	ea47 0003 	orrgt.w	r0, r7, r3
 800c056:	fa04 f003 	lslle.w	r0, r4, r3
 800c05a:	f7f4 fa73 	bl	8000544 <__aeabi_ui2d>
 800c05e:	2201      	movs	r2, #1
 800c060:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c064:	3e01      	subs	r6, #1
 800c066:	9212      	str	r2, [sp, #72]	@ 0x48
 800c068:	e776      	b.n	800bf58 <_dtoa_r+0x100>
 800c06a:	2301      	movs	r3, #1
 800c06c:	e7b7      	b.n	800bfde <_dtoa_r+0x186>
 800c06e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c070:	e7b6      	b.n	800bfe0 <_dtoa_r+0x188>
 800c072:	9b00      	ldr	r3, [sp, #0]
 800c074:	1bdb      	subs	r3, r3, r7
 800c076:	9300      	str	r3, [sp, #0]
 800c078:	427b      	negs	r3, r7
 800c07a:	9308      	str	r3, [sp, #32]
 800c07c:	2300      	movs	r3, #0
 800c07e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c080:	e7c3      	b.n	800c00a <_dtoa_r+0x1b2>
 800c082:	2301      	movs	r3, #1
 800c084:	9309      	str	r3, [sp, #36]	@ 0x24
 800c086:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c088:	eb07 0b03 	add.w	fp, r7, r3
 800c08c:	f10b 0301 	add.w	r3, fp, #1
 800c090:	2b01      	cmp	r3, #1
 800c092:	9303      	str	r3, [sp, #12]
 800c094:	bfb8      	it	lt
 800c096:	2301      	movlt	r3, #1
 800c098:	e006      	b.n	800c0a8 <_dtoa_r+0x250>
 800c09a:	2301      	movs	r3, #1
 800c09c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c09e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	dd28      	ble.n	800c0f6 <_dtoa_r+0x29e>
 800c0a4:	469b      	mov	fp, r3
 800c0a6:	9303      	str	r3, [sp, #12]
 800c0a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	2204      	movs	r2, #4
 800c0b0:	f102 0514 	add.w	r5, r2, #20
 800c0b4:	429d      	cmp	r5, r3
 800c0b6:	d926      	bls.n	800c106 <_dtoa_r+0x2ae>
 800c0b8:	6041      	str	r1, [r0, #4]
 800c0ba:	4648      	mov	r0, r9
 800c0bc:	f000 fd9c 	bl	800cbf8 <_Balloc>
 800c0c0:	4682      	mov	sl, r0
 800c0c2:	2800      	cmp	r0, #0
 800c0c4:	d142      	bne.n	800c14c <_dtoa_r+0x2f4>
 800c0c6:	4b1e      	ldr	r3, [pc, #120]	@ (800c140 <_dtoa_r+0x2e8>)
 800c0c8:	4602      	mov	r2, r0
 800c0ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800c0ce:	e6da      	b.n	800be86 <_dtoa_r+0x2e>
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	e7e3      	b.n	800c09c <_dtoa_r+0x244>
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	e7d5      	b.n	800c084 <_dtoa_r+0x22c>
 800c0d8:	2401      	movs	r4, #1
 800c0da:	2300      	movs	r3, #0
 800c0dc:	9307      	str	r3, [sp, #28]
 800c0de:	9409      	str	r4, [sp, #36]	@ 0x24
 800c0e0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c0ea:	2312      	movs	r3, #18
 800c0ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800c0ee:	e7db      	b.n	800c0a8 <_dtoa_r+0x250>
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0f4:	e7f4      	b.n	800c0e0 <_dtoa_r+0x288>
 800c0f6:	f04f 0b01 	mov.w	fp, #1
 800c0fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800c0fe:	465b      	mov	r3, fp
 800c100:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c104:	e7d0      	b.n	800c0a8 <_dtoa_r+0x250>
 800c106:	3101      	adds	r1, #1
 800c108:	0052      	lsls	r2, r2, #1
 800c10a:	e7d1      	b.n	800c0b0 <_dtoa_r+0x258>
 800c10c:	f3af 8000 	nop.w
 800c110:	636f4361 	.word	0x636f4361
 800c114:	3fd287a7 	.word	0x3fd287a7
 800c118:	8b60c8b3 	.word	0x8b60c8b3
 800c11c:	3fc68a28 	.word	0x3fc68a28
 800c120:	509f79fb 	.word	0x509f79fb
 800c124:	3fd34413 	.word	0x3fd34413
 800c128:	08010b7e 	.word	0x08010b7e
 800c12c:	08010c38 	.word	0x08010c38
 800c130:	7ff00000 	.word	0x7ff00000
 800c134:	08010b56 	.word	0x08010b56
 800c138:	3ff80000 	.word	0x3ff80000
 800c13c:	08010db0 	.word	0x08010db0
 800c140:	08010c90 	.word	0x08010c90
 800c144:	08010c34 	.word	0x08010c34
 800c148:	08010b55 	.word	0x08010b55
 800c14c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c150:	6018      	str	r0, [r3, #0]
 800c152:	9b03      	ldr	r3, [sp, #12]
 800c154:	2b0e      	cmp	r3, #14
 800c156:	f200 80a1 	bhi.w	800c29c <_dtoa_r+0x444>
 800c15a:	2c00      	cmp	r4, #0
 800c15c:	f000 809e 	beq.w	800c29c <_dtoa_r+0x444>
 800c160:	2f00      	cmp	r7, #0
 800c162:	dd33      	ble.n	800c1cc <_dtoa_r+0x374>
 800c164:	4b9c      	ldr	r3, [pc, #624]	@ (800c3d8 <_dtoa_r+0x580>)
 800c166:	f007 020f 	and.w	r2, r7, #15
 800c16a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c16e:	ed93 7b00 	vldr	d7, [r3]
 800c172:	05f8      	lsls	r0, r7, #23
 800c174:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c178:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c17c:	d516      	bpl.n	800c1ac <_dtoa_r+0x354>
 800c17e:	4b97      	ldr	r3, [pc, #604]	@ (800c3dc <_dtoa_r+0x584>)
 800c180:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c184:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c188:	f7f4 fb80 	bl	800088c <__aeabi_ddiv>
 800c18c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c190:	f004 040f 	and.w	r4, r4, #15
 800c194:	2603      	movs	r6, #3
 800c196:	4d91      	ldr	r5, [pc, #580]	@ (800c3dc <_dtoa_r+0x584>)
 800c198:	b954      	cbnz	r4, 800c1b0 <_dtoa_r+0x358>
 800c19a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c19e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1a2:	f7f4 fb73 	bl	800088c <__aeabi_ddiv>
 800c1a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1aa:	e028      	b.n	800c1fe <_dtoa_r+0x3a6>
 800c1ac:	2602      	movs	r6, #2
 800c1ae:	e7f2      	b.n	800c196 <_dtoa_r+0x33e>
 800c1b0:	07e1      	lsls	r1, r4, #31
 800c1b2:	d508      	bpl.n	800c1c6 <_dtoa_r+0x36e>
 800c1b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c1b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c1bc:	f7f4 fa3c 	bl	8000638 <__aeabi_dmul>
 800c1c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c1c4:	3601      	adds	r6, #1
 800c1c6:	1064      	asrs	r4, r4, #1
 800c1c8:	3508      	adds	r5, #8
 800c1ca:	e7e5      	b.n	800c198 <_dtoa_r+0x340>
 800c1cc:	f000 80af 	beq.w	800c32e <_dtoa_r+0x4d6>
 800c1d0:	427c      	negs	r4, r7
 800c1d2:	4b81      	ldr	r3, [pc, #516]	@ (800c3d8 <_dtoa_r+0x580>)
 800c1d4:	4d81      	ldr	r5, [pc, #516]	@ (800c3dc <_dtoa_r+0x584>)
 800c1d6:	f004 020f 	and.w	r2, r4, #15
 800c1da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1e6:	f7f4 fa27 	bl	8000638 <__aeabi_dmul>
 800c1ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1ee:	1124      	asrs	r4, r4, #4
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	2602      	movs	r6, #2
 800c1f4:	2c00      	cmp	r4, #0
 800c1f6:	f040 808f 	bne.w	800c318 <_dtoa_r+0x4c0>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d1d3      	bne.n	800c1a6 <_dtoa_r+0x34e>
 800c1fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c200:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c204:	2b00      	cmp	r3, #0
 800c206:	f000 8094 	beq.w	800c332 <_dtoa_r+0x4da>
 800c20a:	4b75      	ldr	r3, [pc, #468]	@ (800c3e0 <_dtoa_r+0x588>)
 800c20c:	2200      	movs	r2, #0
 800c20e:	4620      	mov	r0, r4
 800c210:	4629      	mov	r1, r5
 800c212:	f7f4 fc83 	bl	8000b1c <__aeabi_dcmplt>
 800c216:	2800      	cmp	r0, #0
 800c218:	f000 808b 	beq.w	800c332 <_dtoa_r+0x4da>
 800c21c:	9b03      	ldr	r3, [sp, #12]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	f000 8087 	beq.w	800c332 <_dtoa_r+0x4da>
 800c224:	f1bb 0f00 	cmp.w	fp, #0
 800c228:	dd34      	ble.n	800c294 <_dtoa_r+0x43c>
 800c22a:	4620      	mov	r0, r4
 800c22c:	4b6d      	ldr	r3, [pc, #436]	@ (800c3e4 <_dtoa_r+0x58c>)
 800c22e:	2200      	movs	r2, #0
 800c230:	4629      	mov	r1, r5
 800c232:	f7f4 fa01 	bl	8000638 <__aeabi_dmul>
 800c236:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c23a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c23e:	3601      	adds	r6, #1
 800c240:	465c      	mov	r4, fp
 800c242:	4630      	mov	r0, r6
 800c244:	f7f4 f98e 	bl	8000564 <__aeabi_i2d>
 800c248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c24c:	f7f4 f9f4 	bl	8000638 <__aeabi_dmul>
 800c250:	4b65      	ldr	r3, [pc, #404]	@ (800c3e8 <_dtoa_r+0x590>)
 800c252:	2200      	movs	r2, #0
 800c254:	f7f4 f83a 	bl	80002cc <__adddf3>
 800c258:	4605      	mov	r5, r0
 800c25a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c25e:	2c00      	cmp	r4, #0
 800c260:	d16a      	bne.n	800c338 <_dtoa_r+0x4e0>
 800c262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c266:	4b61      	ldr	r3, [pc, #388]	@ (800c3ec <_dtoa_r+0x594>)
 800c268:	2200      	movs	r2, #0
 800c26a:	f7f4 f82d 	bl	80002c8 <__aeabi_dsub>
 800c26e:	4602      	mov	r2, r0
 800c270:	460b      	mov	r3, r1
 800c272:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c276:	462a      	mov	r2, r5
 800c278:	4633      	mov	r3, r6
 800c27a:	f7f4 fc6d 	bl	8000b58 <__aeabi_dcmpgt>
 800c27e:	2800      	cmp	r0, #0
 800c280:	f040 8298 	bne.w	800c7b4 <_dtoa_r+0x95c>
 800c284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c288:	462a      	mov	r2, r5
 800c28a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c28e:	f7f4 fc45 	bl	8000b1c <__aeabi_dcmplt>
 800c292:	bb38      	cbnz	r0, 800c2e4 <_dtoa_r+0x48c>
 800c294:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c298:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c29c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	f2c0 8157 	blt.w	800c552 <_dtoa_r+0x6fa>
 800c2a4:	2f0e      	cmp	r7, #14
 800c2a6:	f300 8154 	bgt.w	800c552 <_dtoa_r+0x6fa>
 800c2aa:	4b4b      	ldr	r3, [pc, #300]	@ (800c3d8 <_dtoa_r+0x580>)
 800c2ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2b0:	ed93 7b00 	vldr	d7, [r3]
 800c2b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	ed8d 7b00 	vstr	d7, [sp]
 800c2bc:	f280 80e5 	bge.w	800c48a <_dtoa_r+0x632>
 800c2c0:	9b03      	ldr	r3, [sp, #12]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	f300 80e1 	bgt.w	800c48a <_dtoa_r+0x632>
 800c2c8:	d10c      	bne.n	800c2e4 <_dtoa_r+0x48c>
 800c2ca:	4b48      	ldr	r3, [pc, #288]	@ (800c3ec <_dtoa_r+0x594>)
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	ec51 0b17 	vmov	r0, r1, d7
 800c2d2:	f7f4 f9b1 	bl	8000638 <__aeabi_dmul>
 800c2d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2da:	f7f4 fc33 	bl	8000b44 <__aeabi_dcmpge>
 800c2de:	2800      	cmp	r0, #0
 800c2e0:	f000 8266 	beq.w	800c7b0 <_dtoa_r+0x958>
 800c2e4:	2400      	movs	r4, #0
 800c2e6:	4625      	mov	r5, r4
 800c2e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2ea:	4656      	mov	r6, sl
 800c2ec:	ea6f 0803 	mvn.w	r8, r3
 800c2f0:	2700      	movs	r7, #0
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	4648      	mov	r0, r9
 800c2f6:	f000 fcbf 	bl	800cc78 <_Bfree>
 800c2fa:	2d00      	cmp	r5, #0
 800c2fc:	f000 80bd 	beq.w	800c47a <_dtoa_r+0x622>
 800c300:	b12f      	cbz	r7, 800c30e <_dtoa_r+0x4b6>
 800c302:	42af      	cmp	r7, r5
 800c304:	d003      	beq.n	800c30e <_dtoa_r+0x4b6>
 800c306:	4639      	mov	r1, r7
 800c308:	4648      	mov	r0, r9
 800c30a:	f000 fcb5 	bl	800cc78 <_Bfree>
 800c30e:	4629      	mov	r1, r5
 800c310:	4648      	mov	r0, r9
 800c312:	f000 fcb1 	bl	800cc78 <_Bfree>
 800c316:	e0b0      	b.n	800c47a <_dtoa_r+0x622>
 800c318:	07e2      	lsls	r2, r4, #31
 800c31a:	d505      	bpl.n	800c328 <_dtoa_r+0x4d0>
 800c31c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c320:	f7f4 f98a 	bl	8000638 <__aeabi_dmul>
 800c324:	3601      	adds	r6, #1
 800c326:	2301      	movs	r3, #1
 800c328:	1064      	asrs	r4, r4, #1
 800c32a:	3508      	adds	r5, #8
 800c32c:	e762      	b.n	800c1f4 <_dtoa_r+0x39c>
 800c32e:	2602      	movs	r6, #2
 800c330:	e765      	b.n	800c1fe <_dtoa_r+0x3a6>
 800c332:	9c03      	ldr	r4, [sp, #12]
 800c334:	46b8      	mov	r8, r7
 800c336:	e784      	b.n	800c242 <_dtoa_r+0x3ea>
 800c338:	4b27      	ldr	r3, [pc, #156]	@ (800c3d8 <_dtoa_r+0x580>)
 800c33a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c33c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c340:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c344:	4454      	add	r4, sl
 800c346:	2900      	cmp	r1, #0
 800c348:	d054      	beq.n	800c3f4 <_dtoa_r+0x59c>
 800c34a:	4929      	ldr	r1, [pc, #164]	@ (800c3f0 <_dtoa_r+0x598>)
 800c34c:	2000      	movs	r0, #0
 800c34e:	f7f4 fa9d 	bl	800088c <__aeabi_ddiv>
 800c352:	4633      	mov	r3, r6
 800c354:	462a      	mov	r2, r5
 800c356:	f7f3 ffb7 	bl	80002c8 <__aeabi_dsub>
 800c35a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c35e:	4656      	mov	r6, sl
 800c360:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c364:	f7f4 fc18 	bl	8000b98 <__aeabi_d2iz>
 800c368:	4605      	mov	r5, r0
 800c36a:	f7f4 f8fb 	bl	8000564 <__aeabi_i2d>
 800c36e:	4602      	mov	r2, r0
 800c370:	460b      	mov	r3, r1
 800c372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c376:	f7f3 ffa7 	bl	80002c8 <__aeabi_dsub>
 800c37a:	3530      	adds	r5, #48	@ 0x30
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c384:	f806 5b01 	strb.w	r5, [r6], #1
 800c388:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c38c:	f7f4 fbc6 	bl	8000b1c <__aeabi_dcmplt>
 800c390:	2800      	cmp	r0, #0
 800c392:	d172      	bne.n	800c47a <_dtoa_r+0x622>
 800c394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c398:	4911      	ldr	r1, [pc, #68]	@ (800c3e0 <_dtoa_r+0x588>)
 800c39a:	2000      	movs	r0, #0
 800c39c:	f7f3 ff94 	bl	80002c8 <__aeabi_dsub>
 800c3a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3a4:	f7f4 fbba 	bl	8000b1c <__aeabi_dcmplt>
 800c3a8:	2800      	cmp	r0, #0
 800c3aa:	f040 80b4 	bne.w	800c516 <_dtoa_r+0x6be>
 800c3ae:	42a6      	cmp	r6, r4
 800c3b0:	f43f af70 	beq.w	800c294 <_dtoa_r+0x43c>
 800c3b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c3b8:	4b0a      	ldr	r3, [pc, #40]	@ (800c3e4 <_dtoa_r+0x58c>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f7f4 f93c 	bl	8000638 <__aeabi_dmul>
 800c3c0:	4b08      	ldr	r3, [pc, #32]	@ (800c3e4 <_dtoa_r+0x58c>)
 800c3c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3cc:	f7f4 f934 	bl	8000638 <__aeabi_dmul>
 800c3d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3d4:	e7c4      	b.n	800c360 <_dtoa_r+0x508>
 800c3d6:	bf00      	nop
 800c3d8:	08010db0 	.word	0x08010db0
 800c3dc:	08010d88 	.word	0x08010d88
 800c3e0:	3ff00000 	.word	0x3ff00000
 800c3e4:	40240000 	.word	0x40240000
 800c3e8:	401c0000 	.word	0x401c0000
 800c3ec:	40140000 	.word	0x40140000
 800c3f0:	3fe00000 	.word	0x3fe00000
 800c3f4:	4631      	mov	r1, r6
 800c3f6:	4628      	mov	r0, r5
 800c3f8:	f7f4 f91e 	bl	8000638 <__aeabi_dmul>
 800c3fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c400:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c402:	4656      	mov	r6, sl
 800c404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c408:	f7f4 fbc6 	bl	8000b98 <__aeabi_d2iz>
 800c40c:	4605      	mov	r5, r0
 800c40e:	f7f4 f8a9 	bl	8000564 <__aeabi_i2d>
 800c412:	4602      	mov	r2, r0
 800c414:	460b      	mov	r3, r1
 800c416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c41a:	f7f3 ff55 	bl	80002c8 <__aeabi_dsub>
 800c41e:	3530      	adds	r5, #48	@ 0x30
 800c420:	f806 5b01 	strb.w	r5, [r6], #1
 800c424:	4602      	mov	r2, r0
 800c426:	460b      	mov	r3, r1
 800c428:	42a6      	cmp	r6, r4
 800c42a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c42e:	f04f 0200 	mov.w	r2, #0
 800c432:	d124      	bne.n	800c47e <_dtoa_r+0x626>
 800c434:	4baf      	ldr	r3, [pc, #700]	@ (800c6f4 <_dtoa_r+0x89c>)
 800c436:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c43a:	f7f3 ff47 	bl	80002cc <__adddf3>
 800c43e:	4602      	mov	r2, r0
 800c440:	460b      	mov	r3, r1
 800c442:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c446:	f7f4 fb87 	bl	8000b58 <__aeabi_dcmpgt>
 800c44a:	2800      	cmp	r0, #0
 800c44c:	d163      	bne.n	800c516 <_dtoa_r+0x6be>
 800c44e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c452:	49a8      	ldr	r1, [pc, #672]	@ (800c6f4 <_dtoa_r+0x89c>)
 800c454:	2000      	movs	r0, #0
 800c456:	f7f3 ff37 	bl	80002c8 <__aeabi_dsub>
 800c45a:	4602      	mov	r2, r0
 800c45c:	460b      	mov	r3, r1
 800c45e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c462:	f7f4 fb5b 	bl	8000b1c <__aeabi_dcmplt>
 800c466:	2800      	cmp	r0, #0
 800c468:	f43f af14 	beq.w	800c294 <_dtoa_r+0x43c>
 800c46c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c46e:	1e73      	subs	r3, r6, #1
 800c470:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c472:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c476:	2b30      	cmp	r3, #48	@ 0x30
 800c478:	d0f8      	beq.n	800c46c <_dtoa_r+0x614>
 800c47a:	4647      	mov	r7, r8
 800c47c:	e03b      	b.n	800c4f6 <_dtoa_r+0x69e>
 800c47e:	4b9e      	ldr	r3, [pc, #632]	@ (800c6f8 <_dtoa_r+0x8a0>)
 800c480:	f7f4 f8da 	bl	8000638 <__aeabi_dmul>
 800c484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c488:	e7bc      	b.n	800c404 <_dtoa_r+0x5ac>
 800c48a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c48e:	4656      	mov	r6, sl
 800c490:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c494:	4620      	mov	r0, r4
 800c496:	4629      	mov	r1, r5
 800c498:	f7f4 f9f8 	bl	800088c <__aeabi_ddiv>
 800c49c:	f7f4 fb7c 	bl	8000b98 <__aeabi_d2iz>
 800c4a0:	4680      	mov	r8, r0
 800c4a2:	f7f4 f85f 	bl	8000564 <__aeabi_i2d>
 800c4a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4aa:	f7f4 f8c5 	bl	8000638 <__aeabi_dmul>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	4629      	mov	r1, r5
 800c4b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c4ba:	f7f3 ff05 	bl	80002c8 <__aeabi_dsub>
 800c4be:	f806 4b01 	strb.w	r4, [r6], #1
 800c4c2:	9d03      	ldr	r5, [sp, #12]
 800c4c4:	eba6 040a 	sub.w	r4, r6, sl
 800c4c8:	42a5      	cmp	r5, r4
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	d133      	bne.n	800c538 <_dtoa_r+0x6e0>
 800c4d0:	f7f3 fefc 	bl	80002cc <__adddf3>
 800c4d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4d8:	4604      	mov	r4, r0
 800c4da:	460d      	mov	r5, r1
 800c4dc:	f7f4 fb3c 	bl	8000b58 <__aeabi_dcmpgt>
 800c4e0:	b9c0      	cbnz	r0, 800c514 <_dtoa_r+0x6bc>
 800c4e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	f7f4 fb0d 	bl	8000b08 <__aeabi_dcmpeq>
 800c4ee:	b110      	cbz	r0, 800c4f6 <_dtoa_r+0x69e>
 800c4f0:	f018 0f01 	tst.w	r8, #1
 800c4f4:	d10e      	bne.n	800c514 <_dtoa_r+0x6bc>
 800c4f6:	9902      	ldr	r1, [sp, #8]
 800c4f8:	4648      	mov	r0, r9
 800c4fa:	f000 fbbd 	bl	800cc78 <_Bfree>
 800c4fe:	2300      	movs	r3, #0
 800c500:	7033      	strb	r3, [r6, #0]
 800c502:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c504:	3701      	adds	r7, #1
 800c506:	601f      	str	r7, [r3, #0]
 800c508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	f000 824b 	beq.w	800c9a6 <_dtoa_r+0xb4e>
 800c510:	601e      	str	r6, [r3, #0]
 800c512:	e248      	b.n	800c9a6 <_dtoa_r+0xb4e>
 800c514:	46b8      	mov	r8, r7
 800c516:	4633      	mov	r3, r6
 800c518:	461e      	mov	r6, r3
 800c51a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c51e:	2a39      	cmp	r2, #57	@ 0x39
 800c520:	d106      	bne.n	800c530 <_dtoa_r+0x6d8>
 800c522:	459a      	cmp	sl, r3
 800c524:	d1f8      	bne.n	800c518 <_dtoa_r+0x6c0>
 800c526:	2230      	movs	r2, #48	@ 0x30
 800c528:	f108 0801 	add.w	r8, r8, #1
 800c52c:	f88a 2000 	strb.w	r2, [sl]
 800c530:	781a      	ldrb	r2, [r3, #0]
 800c532:	3201      	adds	r2, #1
 800c534:	701a      	strb	r2, [r3, #0]
 800c536:	e7a0      	b.n	800c47a <_dtoa_r+0x622>
 800c538:	4b6f      	ldr	r3, [pc, #444]	@ (800c6f8 <_dtoa_r+0x8a0>)
 800c53a:	2200      	movs	r2, #0
 800c53c:	f7f4 f87c 	bl	8000638 <__aeabi_dmul>
 800c540:	2200      	movs	r2, #0
 800c542:	2300      	movs	r3, #0
 800c544:	4604      	mov	r4, r0
 800c546:	460d      	mov	r5, r1
 800c548:	f7f4 fade 	bl	8000b08 <__aeabi_dcmpeq>
 800c54c:	2800      	cmp	r0, #0
 800c54e:	d09f      	beq.n	800c490 <_dtoa_r+0x638>
 800c550:	e7d1      	b.n	800c4f6 <_dtoa_r+0x69e>
 800c552:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c554:	2a00      	cmp	r2, #0
 800c556:	f000 80ea 	beq.w	800c72e <_dtoa_r+0x8d6>
 800c55a:	9a07      	ldr	r2, [sp, #28]
 800c55c:	2a01      	cmp	r2, #1
 800c55e:	f300 80cd 	bgt.w	800c6fc <_dtoa_r+0x8a4>
 800c562:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c564:	2a00      	cmp	r2, #0
 800c566:	f000 80c1 	beq.w	800c6ec <_dtoa_r+0x894>
 800c56a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c56e:	9c08      	ldr	r4, [sp, #32]
 800c570:	9e00      	ldr	r6, [sp, #0]
 800c572:	9a00      	ldr	r2, [sp, #0]
 800c574:	441a      	add	r2, r3
 800c576:	9200      	str	r2, [sp, #0]
 800c578:	9a06      	ldr	r2, [sp, #24]
 800c57a:	2101      	movs	r1, #1
 800c57c:	441a      	add	r2, r3
 800c57e:	4648      	mov	r0, r9
 800c580:	9206      	str	r2, [sp, #24]
 800c582:	f000 fc77 	bl	800ce74 <__i2b>
 800c586:	4605      	mov	r5, r0
 800c588:	b166      	cbz	r6, 800c5a4 <_dtoa_r+0x74c>
 800c58a:	9b06      	ldr	r3, [sp, #24]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	dd09      	ble.n	800c5a4 <_dtoa_r+0x74c>
 800c590:	42b3      	cmp	r3, r6
 800c592:	9a00      	ldr	r2, [sp, #0]
 800c594:	bfa8      	it	ge
 800c596:	4633      	movge	r3, r6
 800c598:	1ad2      	subs	r2, r2, r3
 800c59a:	9200      	str	r2, [sp, #0]
 800c59c:	9a06      	ldr	r2, [sp, #24]
 800c59e:	1af6      	subs	r6, r6, r3
 800c5a0:	1ad3      	subs	r3, r2, r3
 800c5a2:	9306      	str	r3, [sp, #24]
 800c5a4:	9b08      	ldr	r3, [sp, #32]
 800c5a6:	b30b      	cbz	r3, 800c5ec <_dtoa_r+0x794>
 800c5a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	f000 80c6 	beq.w	800c73c <_dtoa_r+0x8e4>
 800c5b0:	2c00      	cmp	r4, #0
 800c5b2:	f000 80c0 	beq.w	800c736 <_dtoa_r+0x8de>
 800c5b6:	4629      	mov	r1, r5
 800c5b8:	4622      	mov	r2, r4
 800c5ba:	4648      	mov	r0, r9
 800c5bc:	f000 fd12 	bl	800cfe4 <__pow5mult>
 800c5c0:	9a02      	ldr	r2, [sp, #8]
 800c5c2:	4601      	mov	r1, r0
 800c5c4:	4605      	mov	r5, r0
 800c5c6:	4648      	mov	r0, r9
 800c5c8:	f000 fc6a 	bl	800cea0 <__multiply>
 800c5cc:	9902      	ldr	r1, [sp, #8]
 800c5ce:	4680      	mov	r8, r0
 800c5d0:	4648      	mov	r0, r9
 800c5d2:	f000 fb51 	bl	800cc78 <_Bfree>
 800c5d6:	9b08      	ldr	r3, [sp, #32]
 800c5d8:	1b1b      	subs	r3, r3, r4
 800c5da:	9308      	str	r3, [sp, #32]
 800c5dc:	f000 80b1 	beq.w	800c742 <_dtoa_r+0x8ea>
 800c5e0:	9a08      	ldr	r2, [sp, #32]
 800c5e2:	4641      	mov	r1, r8
 800c5e4:	4648      	mov	r0, r9
 800c5e6:	f000 fcfd 	bl	800cfe4 <__pow5mult>
 800c5ea:	9002      	str	r0, [sp, #8]
 800c5ec:	2101      	movs	r1, #1
 800c5ee:	4648      	mov	r0, r9
 800c5f0:	f000 fc40 	bl	800ce74 <__i2b>
 800c5f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c5f6:	4604      	mov	r4, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	f000 81d8 	beq.w	800c9ae <_dtoa_r+0xb56>
 800c5fe:	461a      	mov	r2, r3
 800c600:	4601      	mov	r1, r0
 800c602:	4648      	mov	r0, r9
 800c604:	f000 fcee 	bl	800cfe4 <__pow5mult>
 800c608:	9b07      	ldr	r3, [sp, #28]
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	4604      	mov	r4, r0
 800c60e:	f300 809f 	bgt.w	800c750 <_dtoa_r+0x8f8>
 800c612:	9b04      	ldr	r3, [sp, #16]
 800c614:	2b00      	cmp	r3, #0
 800c616:	f040 8097 	bne.w	800c748 <_dtoa_r+0x8f0>
 800c61a:	9b05      	ldr	r3, [sp, #20]
 800c61c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c620:	2b00      	cmp	r3, #0
 800c622:	f040 8093 	bne.w	800c74c <_dtoa_r+0x8f4>
 800c626:	9b05      	ldr	r3, [sp, #20]
 800c628:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c62c:	0d1b      	lsrs	r3, r3, #20
 800c62e:	051b      	lsls	r3, r3, #20
 800c630:	b133      	cbz	r3, 800c640 <_dtoa_r+0x7e8>
 800c632:	9b00      	ldr	r3, [sp, #0]
 800c634:	3301      	adds	r3, #1
 800c636:	9300      	str	r3, [sp, #0]
 800c638:	9b06      	ldr	r3, [sp, #24]
 800c63a:	3301      	adds	r3, #1
 800c63c:	9306      	str	r3, [sp, #24]
 800c63e:	2301      	movs	r3, #1
 800c640:	9308      	str	r3, [sp, #32]
 800c642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c644:	2b00      	cmp	r3, #0
 800c646:	f000 81b8 	beq.w	800c9ba <_dtoa_r+0xb62>
 800c64a:	6923      	ldr	r3, [r4, #16]
 800c64c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c650:	6918      	ldr	r0, [r3, #16]
 800c652:	f000 fbc3 	bl	800cddc <__hi0bits>
 800c656:	f1c0 0020 	rsb	r0, r0, #32
 800c65a:	9b06      	ldr	r3, [sp, #24]
 800c65c:	4418      	add	r0, r3
 800c65e:	f010 001f 	ands.w	r0, r0, #31
 800c662:	f000 8082 	beq.w	800c76a <_dtoa_r+0x912>
 800c666:	f1c0 0320 	rsb	r3, r0, #32
 800c66a:	2b04      	cmp	r3, #4
 800c66c:	dd73      	ble.n	800c756 <_dtoa_r+0x8fe>
 800c66e:	9b00      	ldr	r3, [sp, #0]
 800c670:	f1c0 001c 	rsb	r0, r0, #28
 800c674:	4403      	add	r3, r0
 800c676:	9300      	str	r3, [sp, #0]
 800c678:	9b06      	ldr	r3, [sp, #24]
 800c67a:	4403      	add	r3, r0
 800c67c:	4406      	add	r6, r0
 800c67e:	9306      	str	r3, [sp, #24]
 800c680:	9b00      	ldr	r3, [sp, #0]
 800c682:	2b00      	cmp	r3, #0
 800c684:	dd05      	ble.n	800c692 <_dtoa_r+0x83a>
 800c686:	9902      	ldr	r1, [sp, #8]
 800c688:	461a      	mov	r2, r3
 800c68a:	4648      	mov	r0, r9
 800c68c:	f000 fd04 	bl	800d098 <__lshift>
 800c690:	9002      	str	r0, [sp, #8]
 800c692:	9b06      	ldr	r3, [sp, #24]
 800c694:	2b00      	cmp	r3, #0
 800c696:	dd05      	ble.n	800c6a4 <_dtoa_r+0x84c>
 800c698:	4621      	mov	r1, r4
 800c69a:	461a      	mov	r2, r3
 800c69c:	4648      	mov	r0, r9
 800c69e:	f000 fcfb 	bl	800d098 <__lshift>
 800c6a2:	4604      	mov	r4, r0
 800c6a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d061      	beq.n	800c76e <_dtoa_r+0x916>
 800c6aa:	9802      	ldr	r0, [sp, #8]
 800c6ac:	4621      	mov	r1, r4
 800c6ae:	f000 fd5f 	bl	800d170 <__mcmp>
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	da5b      	bge.n	800c76e <_dtoa_r+0x916>
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	9902      	ldr	r1, [sp, #8]
 800c6ba:	220a      	movs	r2, #10
 800c6bc:	4648      	mov	r0, r9
 800c6be:	f000 fafd 	bl	800ccbc <__multadd>
 800c6c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6c4:	9002      	str	r0, [sp, #8]
 800c6c6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	f000 8177 	beq.w	800c9be <_dtoa_r+0xb66>
 800c6d0:	4629      	mov	r1, r5
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	220a      	movs	r2, #10
 800c6d6:	4648      	mov	r0, r9
 800c6d8:	f000 faf0 	bl	800ccbc <__multadd>
 800c6dc:	f1bb 0f00 	cmp.w	fp, #0
 800c6e0:	4605      	mov	r5, r0
 800c6e2:	dc6f      	bgt.n	800c7c4 <_dtoa_r+0x96c>
 800c6e4:	9b07      	ldr	r3, [sp, #28]
 800c6e6:	2b02      	cmp	r3, #2
 800c6e8:	dc49      	bgt.n	800c77e <_dtoa_r+0x926>
 800c6ea:	e06b      	b.n	800c7c4 <_dtoa_r+0x96c>
 800c6ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c6f2:	e73c      	b.n	800c56e <_dtoa_r+0x716>
 800c6f4:	3fe00000 	.word	0x3fe00000
 800c6f8:	40240000 	.word	0x40240000
 800c6fc:	9b03      	ldr	r3, [sp, #12]
 800c6fe:	1e5c      	subs	r4, r3, #1
 800c700:	9b08      	ldr	r3, [sp, #32]
 800c702:	42a3      	cmp	r3, r4
 800c704:	db09      	blt.n	800c71a <_dtoa_r+0x8c2>
 800c706:	1b1c      	subs	r4, r3, r4
 800c708:	9b03      	ldr	r3, [sp, #12]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	f6bf af30 	bge.w	800c570 <_dtoa_r+0x718>
 800c710:	9b00      	ldr	r3, [sp, #0]
 800c712:	9a03      	ldr	r2, [sp, #12]
 800c714:	1a9e      	subs	r6, r3, r2
 800c716:	2300      	movs	r3, #0
 800c718:	e72b      	b.n	800c572 <_dtoa_r+0x71a>
 800c71a:	9b08      	ldr	r3, [sp, #32]
 800c71c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c71e:	9408      	str	r4, [sp, #32]
 800c720:	1ae3      	subs	r3, r4, r3
 800c722:	441a      	add	r2, r3
 800c724:	9e00      	ldr	r6, [sp, #0]
 800c726:	9b03      	ldr	r3, [sp, #12]
 800c728:	920d      	str	r2, [sp, #52]	@ 0x34
 800c72a:	2400      	movs	r4, #0
 800c72c:	e721      	b.n	800c572 <_dtoa_r+0x71a>
 800c72e:	9c08      	ldr	r4, [sp, #32]
 800c730:	9e00      	ldr	r6, [sp, #0]
 800c732:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c734:	e728      	b.n	800c588 <_dtoa_r+0x730>
 800c736:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c73a:	e751      	b.n	800c5e0 <_dtoa_r+0x788>
 800c73c:	9a08      	ldr	r2, [sp, #32]
 800c73e:	9902      	ldr	r1, [sp, #8]
 800c740:	e750      	b.n	800c5e4 <_dtoa_r+0x78c>
 800c742:	f8cd 8008 	str.w	r8, [sp, #8]
 800c746:	e751      	b.n	800c5ec <_dtoa_r+0x794>
 800c748:	2300      	movs	r3, #0
 800c74a:	e779      	b.n	800c640 <_dtoa_r+0x7e8>
 800c74c:	9b04      	ldr	r3, [sp, #16]
 800c74e:	e777      	b.n	800c640 <_dtoa_r+0x7e8>
 800c750:	2300      	movs	r3, #0
 800c752:	9308      	str	r3, [sp, #32]
 800c754:	e779      	b.n	800c64a <_dtoa_r+0x7f2>
 800c756:	d093      	beq.n	800c680 <_dtoa_r+0x828>
 800c758:	9a00      	ldr	r2, [sp, #0]
 800c75a:	331c      	adds	r3, #28
 800c75c:	441a      	add	r2, r3
 800c75e:	9200      	str	r2, [sp, #0]
 800c760:	9a06      	ldr	r2, [sp, #24]
 800c762:	441a      	add	r2, r3
 800c764:	441e      	add	r6, r3
 800c766:	9206      	str	r2, [sp, #24]
 800c768:	e78a      	b.n	800c680 <_dtoa_r+0x828>
 800c76a:	4603      	mov	r3, r0
 800c76c:	e7f4      	b.n	800c758 <_dtoa_r+0x900>
 800c76e:	9b03      	ldr	r3, [sp, #12]
 800c770:	2b00      	cmp	r3, #0
 800c772:	46b8      	mov	r8, r7
 800c774:	dc20      	bgt.n	800c7b8 <_dtoa_r+0x960>
 800c776:	469b      	mov	fp, r3
 800c778:	9b07      	ldr	r3, [sp, #28]
 800c77a:	2b02      	cmp	r3, #2
 800c77c:	dd1e      	ble.n	800c7bc <_dtoa_r+0x964>
 800c77e:	f1bb 0f00 	cmp.w	fp, #0
 800c782:	f47f adb1 	bne.w	800c2e8 <_dtoa_r+0x490>
 800c786:	4621      	mov	r1, r4
 800c788:	465b      	mov	r3, fp
 800c78a:	2205      	movs	r2, #5
 800c78c:	4648      	mov	r0, r9
 800c78e:	f000 fa95 	bl	800ccbc <__multadd>
 800c792:	4601      	mov	r1, r0
 800c794:	4604      	mov	r4, r0
 800c796:	9802      	ldr	r0, [sp, #8]
 800c798:	f000 fcea 	bl	800d170 <__mcmp>
 800c79c:	2800      	cmp	r0, #0
 800c79e:	f77f ada3 	ble.w	800c2e8 <_dtoa_r+0x490>
 800c7a2:	4656      	mov	r6, sl
 800c7a4:	2331      	movs	r3, #49	@ 0x31
 800c7a6:	f806 3b01 	strb.w	r3, [r6], #1
 800c7aa:	f108 0801 	add.w	r8, r8, #1
 800c7ae:	e59f      	b.n	800c2f0 <_dtoa_r+0x498>
 800c7b0:	9c03      	ldr	r4, [sp, #12]
 800c7b2:	46b8      	mov	r8, r7
 800c7b4:	4625      	mov	r5, r4
 800c7b6:	e7f4      	b.n	800c7a2 <_dtoa_r+0x94a>
 800c7b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	f000 8101 	beq.w	800c9c6 <_dtoa_r+0xb6e>
 800c7c4:	2e00      	cmp	r6, #0
 800c7c6:	dd05      	ble.n	800c7d4 <_dtoa_r+0x97c>
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	4632      	mov	r2, r6
 800c7cc:	4648      	mov	r0, r9
 800c7ce:	f000 fc63 	bl	800d098 <__lshift>
 800c7d2:	4605      	mov	r5, r0
 800c7d4:	9b08      	ldr	r3, [sp, #32]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d05c      	beq.n	800c894 <_dtoa_r+0xa3c>
 800c7da:	6869      	ldr	r1, [r5, #4]
 800c7dc:	4648      	mov	r0, r9
 800c7de:	f000 fa0b 	bl	800cbf8 <_Balloc>
 800c7e2:	4606      	mov	r6, r0
 800c7e4:	b928      	cbnz	r0, 800c7f2 <_dtoa_r+0x99a>
 800c7e6:	4b82      	ldr	r3, [pc, #520]	@ (800c9f0 <_dtoa_r+0xb98>)
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c7ee:	f7ff bb4a 	b.w	800be86 <_dtoa_r+0x2e>
 800c7f2:	692a      	ldr	r2, [r5, #16]
 800c7f4:	3202      	adds	r2, #2
 800c7f6:	0092      	lsls	r2, r2, #2
 800c7f8:	f105 010c 	add.w	r1, r5, #12
 800c7fc:	300c      	adds	r0, #12
 800c7fe:	f002 f959 	bl	800eab4 <memcpy>
 800c802:	2201      	movs	r2, #1
 800c804:	4631      	mov	r1, r6
 800c806:	4648      	mov	r0, r9
 800c808:	f000 fc46 	bl	800d098 <__lshift>
 800c80c:	f10a 0301 	add.w	r3, sl, #1
 800c810:	9300      	str	r3, [sp, #0]
 800c812:	eb0a 030b 	add.w	r3, sl, fp
 800c816:	9308      	str	r3, [sp, #32]
 800c818:	9b04      	ldr	r3, [sp, #16]
 800c81a:	f003 0301 	and.w	r3, r3, #1
 800c81e:	462f      	mov	r7, r5
 800c820:	9306      	str	r3, [sp, #24]
 800c822:	4605      	mov	r5, r0
 800c824:	9b00      	ldr	r3, [sp, #0]
 800c826:	9802      	ldr	r0, [sp, #8]
 800c828:	4621      	mov	r1, r4
 800c82a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c82e:	f7ff fa89 	bl	800bd44 <quorem>
 800c832:	4603      	mov	r3, r0
 800c834:	3330      	adds	r3, #48	@ 0x30
 800c836:	9003      	str	r0, [sp, #12]
 800c838:	4639      	mov	r1, r7
 800c83a:	9802      	ldr	r0, [sp, #8]
 800c83c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c83e:	f000 fc97 	bl	800d170 <__mcmp>
 800c842:	462a      	mov	r2, r5
 800c844:	9004      	str	r0, [sp, #16]
 800c846:	4621      	mov	r1, r4
 800c848:	4648      	mov	r0, r9
 800c84a:	f000 fcad 	bl	800d1a8 <__mdiff>
 800c84e:	68c2      	ldr	r2, [r0, #12]
 800c850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c852:	4606      	mov	r6, r0
 800c854:	bb02      	cbnz	r2, 800c898 <_dtoa_r+0xa40>
 800c856:	4601      	mov	r1, r0
 800c858:	9802      	ldr	r0, [sp, #8]
 800c85a:	f000 fc89 	bl	800d170 <__mcmp>
 800c85e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c860:	4602      	mov	r2, r0
 800c862:	4631      	mov	r1, r6
 800c864:	4648      	mov	r0, r9
 800c866:	920c      	str	r2, [sp, #48]	@ 0x30
 800c868:	9309      	str	r3, [sp, #36]	@ 0x24
 800c86a:	f000 fa05 	bl	800cc78 <_Bfree>
 800c86e:	9b07      	ldr	r3, [sp, #28]
 800c870:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c872:	9e00      	ldr	r6, [sp, #0]
 800c874:	ea42 0103 	orr.w	r1, r2, r3
 800c878:	9b06      	ldr	r3, [sp, #24]
 800c87a:	4319      	orrs	r1, r3
 800c87c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c87e:	d10d      	bne.n	800c89c <_dtoa_r+0xa44>
 800c880:	2b39      	cmp	r3, #57	@ 0x39
 800c882:	d027      	beq.n	800c8d4 <_dtoa_r+0xa7c>
 800c884:	9a04      	ldr	r2, [sp, #16]
 800c886:	2a00      	cmp	r2, #0
 800c888:	dd01      	ble.n	800c88e <_dtoa_r+0xa36>
 800c88a:	9b03      	ldr	r3, [sp, #12]
 800c88c:	3331      	adds	r3, #49	@ 0x31
 800c88e:	f88b 3000 	strb.w	r3, [fp]
 800c892:	e52e      	b.n	800c2f2 <_dtoa_r+0x49a>
 800c894:	4628      	mov	r0, r5
 800c896:	e7b9      	b.n	800c80c <_dtoa_r+0x9b4>
 800c898:	2201      	movs	r2, #1
 800c89a:	e7e2      	b.n	800c862 <_dtoa_r+0xa0a>
 800c89c:	9904      	ldr	r1, [sp, #16]
 800c89e:	2900      	cmp	r1, #0
 800c8a0:	db04      	blt.n	800c8ac <_dtoa_r+0xa54>
 800c8a2:	9807      	ldr	r0, [sp, #28]
 800c8a4:	4301      	orrs	r1, r0
 800c8a6:	9806      	ldr	r0, [sp, #24]
 800c8a8:	4301      	orrs	r1, r0
 800c8aa:	d120      	bne.n	800c8ee <_dtoa_r+0xa96>
 800c8ac:	2a00      	cmp	r2, #0
 800c8ae:	ddee      	ble.n	800c88e <_dtoa_r+0xa36>
 800c8b0:	9902      	ldr	r1, [sp, #8]
 800c8b2:	9300      	str	r3, [sp, #0]
 800c8b4:	2201      	movs	r2, #1
 800c8b6:	4648      	mov	r0, r9
 800c8b8:	f000 fbee 	bl	800d098 <__lshift>
 800c8bc:	4621      	mov	r1, r4
 800c8be:	9002      	str	r0, [sp, #8]
 800c8c0:	f000 fc56 	bl	800d170 <__mcmp>
 800c8c4:	2800      	cmp	r0, #0
 800c8c6:	9b00      	ldr	r3, [sp, #0]
 800c8c8:	dc02      	bgt.n	800c8d0 <_dtoa_r+0xa78>
 800c8ca:	d1e0      	bne.n	800c88e <_dtoa_r+0xa36>
 800c8cc:	07da      	lsls	r2, r3, #31
 800c8ce:	d5de      	bpl.n	800c88e <_dtoa_r+0xa36>
 800c8d0:	2b39      	cmp	r3, #57	@ 0x39
 800c8d2:	d1da      	bne.n	800c88a <_dtoa_r+0xa32>
 800c8d4:	2339      	movs	r3, #57	@ 0x39
 800c8d6:	f88b 3000 	strb.w	r3, [fp]
 800c8da:	4633      	mov	r3, r6
 800c8dc:	461e      	mov	r6, r3
 800c8de:	3b01      	subs	r3, #1
 800c8e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c8e4:	2a39      	cmp	r2, #57	@ 0x39
 800c8e6:	d04e      	beq.n	800c986 <_dtoa_r+0xb2e>
 800c8e8:	3201      	adds	r2, #1
 800c8ea:	701a      	strb	r2, [r3, #0]
 800c8ec:	e501      	b.n	800c2f2 <_dtoa_r+0x49a>
 800c8ee:	2a00      	cmp	r2, #0
 800c8f0:	dd03      	ble.n	800c8fa <_dtoa_r+0xaa2>
 800c8f2:	2b39      	cmp	r3, #57	@ 0x39
 800c8f4:	d0ee      	beq.n	800c8d4 <_dtoa_r+0xa7c>
 800c8f6:	3301      	adds	r3, #1
 800c8f8:	e7c9      	b.n	800c88e <_dtoa_r+0xa36>
 800c8fa:	9a00      	ldr	r2, [sp, #0]
 800c8fc:	9908      	ldr	r1, [sp, #32]
 800c8fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c902:	428a      	cmp	r2, r1
 800c904:	d028      	beq.n	800c958 <_dtoa_r+0xb00>
 800c906:	9902      	ldr	r1, [sp, #8]
 800c908:	2300      	movs	r3, #0
 800c90a:	220a      	movs	r2, #10
 800c90c:	4648      	mov	r0, r9
 800c90e:	f000 f9d5 	bl	800ccbc <__multadd>
 800c912:	42af      	cmp	r7, r5
 800c914:	9002      	str	r0, [sp, #8]
 800c916:	f04f 0300 	mov.w	r3, #0
 800c91a:	f04f 020a 	mov.w	r2, #10
 800c91e:	4639      	mov	r1, r7
 800c920:	4648      	mov	r0, r9
 800c922:	d107      	bne.n	800c934 <_dtoa_r+0xadc>
 800c924:	f000 f9ca 	bl	800ccbc <__multadd>
 800c928:	4607      	mov	r7, r0
 800c92a:	4605      	mov	r5, r0
 800c92c:	9b00      	ldr	r3, [sp, #0]
 800c92e:	3301      	adds	r3, #1
 800c930:	9300      	str	r3, [sp, #0]
 800c932:	e777      	b.n	800c824 <_dtoa_r+0x9cc>
 800c934:	f000 f9c2 	bl	800ccbc <__multadd>
 800c938:	4629      	mov	r1, r5
 800c93a:	4607      	mov	r7, r0
 800c93c:	2300      	movs	r3, #0
 800c93e:	220a      	movs	r2, #10
 800c940:	4648      	mov	r0, r9
 800c942:	f000 f9bb 	bl	800ccbc <__multadd>
 800c946:	4605      	mov	r5, r0
 800c948:	e7f0      	b.n	800c92c <_dtoa_r+0xad4>
 800c94a:	f1bb 0f00 	cmp.w	fp, #0
 800c94e:	bfcc      	ite	gt
 800c950:	465e      	movgt	r6, fp
 800c952:	2601      	movle	r6, #1
 800c954:	4456      	add	r6, sl
 800c956:	2700      	movs	r7, #0
 800c958:	9902      	ldr	r1, [sp, #8]
 800c95a:	9300      	str	r3, [sp, #0]
 800c95c:	2201      	movs	r2, #1
 800c95e:	4648      	mov	r0, r9
 800c960:	f000 fb9a 	bl	800d098 <__lshift>
 800c964:	4621      	mov	r1, r4
 800c966:	9002      	str	r0, [sp, #8]
 800c968:	f000 fc02 	bl	800d170 <__mcmp>
 800c96c:	2800      	cmp	r0, #0
 800c96e:	dcb4      	bgt.n	800c8da <_dtoa_r+0xa82>
 800c970:	d102      	bne.n	800c978 <_dtoa_r+0xb20>
 800c972:	9b00      	ldr	r3, [sp, #0]
 800c974:	07db      	lsls	r3, r3, #31
 800c976:	d4b0      	bmi.n	800c8da <_dtoa_r+0xa82>
 800c978:	4633      	mov	r3, r6
 800c97a:	461e      	mov	r6, r3
 800c97c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c980:	2a30      	cmp	r2, #48	@ 0x30
 800c982:	d0fa      	beq.n	800c97a <_dtoa_r+0xb22>
 800c984:	e4b5      	b.n	800c2f2 <_dtoa_r+0x49a>
 800c986:	459a      	cmp	sl, r3
 800c988:	d1a8      	bne.n	800c8dc <_dtoa_r+0xa84>
 800c98a:	2331      	movs	r3, #49	@ 0x31
 800c98c:	f108 0801 	add.w	r8, r8, #1
 800c990:	f88a 3000 	strb.w	r3, [sl]
 800c994:	e4ad      	b.n	800c2f2 <_dtoa_r+0x49a>
 800c996:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c998:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c9f4 <_dtoa_r+0xb9c>
 800c99c:	b11b      	cbz	r3, 800c9a6 <_dtoa_r+0xb4e>
 800c99e:	f10a 0308 	add.w	r3, sl, #8
 800c9a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c9a4:	6013      	str	r3, [r2, #0]
 800c9a6:	4650      	mov	r0, sl
 800c9a8:	b017      	add	sp, #92	@ 0x5c
 800c9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ae:	9b07      	ldr	r3, [sp, #28]
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	f77f ae2e 	ble.w	800c612 <_dtoa_r+0x7ba>
 800c9b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9b8:	9308      	str	r3, [sp, #32]
 800c9ba:	2001      	movs	r0, #1
 800c9bc:	e64d      	b.n	800c65a <_dtoa_r+0x802>
 800c9be:	f1bb 0f00 	cmp.w	fp, #0
 800c9c2:	f77f aed9 	ble.w	800c778 <_dtoa_r+0x920>
 800c9c6:	4656      	mov	r6, sl
 800c9c8:	9802      	ldr	r0, [sp, #8]
 800c9ca:	4621      	mov	r1, r4
 800c9cc:	f7ff f9ba 	bl	800bd44 <quorem>
 800c9d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c9d4:	f806 3b01 	strb.w	r3, [r6], #1
 800c9d8:	eba6 020a 	sub.w	r2, r6, sl
 800c9dc:	4593      	cmp	fp, r2
 800c9de:	ddb4      	ble.n	800c94a <_dtoa_r+0xaf2>
 800c9e0:	9902      	ldr	r1, [sp, #8]
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	220a      	movs	r2, #10
 800c9e6:	4648      	mov	r0, r9
 800c9e8:	f000 f968 	bl	800ccbc <__multadd>
 800c9ec:	9002      	str	r0, [sp, #8]
 800c9ee:	e7eb      	b.n	800c9c8 <_dtoa_r+0xb70>
 800c9f0:	08010c90 	.word	0x08010c90
 800c9f4:	08010c2b 	.word	0x08010c2b

0800c9f8 <_free_r>:
 800c9f8:	b538      	push	{r3, r4, r5, lr}
 800c9fa:	4605      	mov	r5, r0
 800c9fc:	2900      	cmp	r1, #0
 800c9fe:	d041      	beq.n	800ca84 <_free_r+0x8c>
 800ca00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca04:	1f0c      	subs	r4, r1, #4
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	bfb8      	it	lt
 800ca0a:	18e4      	addlt	r4, r4, r3
 800ca0c:	f000 f8e8 	bl	800cbe0 <__malloc_lock>
 800ca10:	4a1d      	ldr	r2, [pc, #116]	@ (800ca88 <_free_r+0x90>)
 800ca12:	6813      	ldr	r3, [r2, #0]
 800ca14:	b933      	cbnz	r3, 800ca24 <_free_r+0x2c>
 800ca16:	6063      	str	r3, [r4, #4]
 800ca18:	6014      	str	r4, [r2, #0]
 800ca1a:	4628      	mov	r0, r5
 800ca1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca20:	f000 b8e4 	b.w	800cbec <__malloc_unlock>
 800ca24:	42a3      	cmp	r3, r4
 800ca26:	d908      	bls.n	800ca3a <_free_r+0x42>
 800ca28:	6820      	ldr	r0, [r4, #0]
 800ca2a:	1821      	adds	r1, r4, r0
 800ca2c:	428b      	cmp	r3, r1
 800ca2e:	bf01      	itttt	eq
 800ca30:	6819      	ldreq	r1, [r3, #0]
 800ca32:	685b      	ldreq	r3, [r3, #4]
 800ca34:	1809      	addeq	r1, r1, r0
 800ca36:	6021      	streq	r1, [r4, #0]
 800ca38:	e7ed      	b.n	800ca16 <_free_r+0x1e>
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	685b      	ldr	r3, [r3, #4]
 800ca3e:	b10b      	cbz	r3, 800ca44 <_free_r+0x4c>
 800ca40:	42a3      	cmp	r3, r4
 800ca42:	d9fa      	bls.n	800ca3a <_free_r+0x42>
 800ca44:	6811      	ldr	r1, [r2, #0]
 800ca46:	1850      	adds	r0, r2, r1
 800ca48:	42a0      	cmp	r0, r4
 800ca4a:	d10b      	bne.n	800ca64 <_free_r+0x6c>
 800ca4c:	6820      	ldr	r0, [r4, #0]
 800ca4e:	4401      	add	r1, r0
 800ca50:	1850      	adds	r0, r2, r1
 800ca52:	4283      	cmp	r3, r0
 800ca54:	6011      	str	r1, [r2, #0]
 800ca56:	d1e0      	bne.n	800ca1a <_free_r+0x22>
 800ca58:	6818      	ldr	r0, [r3, #0]
 800ca5a:	685b      	ldr	r3, [r3, #4]
 800ca5c:	6053      	str	r3, [r2, #4]
 800ca5e:	4408      	add	r0, r1
 800ca60:	6010      	str	r0, [r2, #0]
 800ca62:	e7da      	b.n	800ca1a <_free_r+0x22>
 800ca64:	d902      	bls.n	800ca6c <_free_r+0x74>
 800ca66:	230c      	movs	r3, #12
 800ca68:	602b      	str	r3, [r5, #0]
 800ca6a:	e7d6      	b.n	800ca1a <_free_r+0x22>
 800ca6c:	6820      	ldr	r0, [r4, #0]
 800ca6e:	1821      	adds	r1, r4, r0
 800ca70:	428b      	cmp	r3, r1
 800ca72:	bf04      	itt	eq
 800ca74:	6819      	ldreq	r1, [r3, #0]
 800ca76:	685b      	ldreq	r3, [r3, #4]
 800ca78:	6063      	str	r3, [r4, #4]
 800ca7a:	bf04      	itt	eq
 800ca7c:	1809      	addeq	r1, r1, r0
 800ca7e:	6021      	streq	r1, [r4, #0]
 800ca80:	6054      	str	r4, [r2, #4]
 800ca82:	e7ca      	b.n	800ca1a <_free_r+0x22>
 800ca84:	bd38      	pop	{r3, r4, r5, pc}
 800ca86:	bf00      	nop
 800ca88:	20001100 	.word	0x20001100

0800ca8c <malloc>:
 800ca8c:	4b02      	ldr	r3, [pc, #8]	@ (800ca98 <malloc+0xc>)
 800ca8e:	4601      	mov	r1, r0
 800ca90:	6818      	ldr	r0, [r3, #0]
 800ca92:	f000 b825 	b.w	800cae0 <_malloc_r>
 800ca96:	bf00      	nop
 800ca98:	2000003c 	.word	0x2000003c

0800ca9c <sbrk_aligned>:
 800ca9c:	b570      	push	{r4, r5, r6, lr}
 800ca9e:	4e0f      	ldr	r6, [pc, #60]	@ (800cadc <sbrk_aligned+0x40>)
 800caa0:	460c      	mov	r4, r1
 800caa2:	6831      	ldr	r1, [r6, #0]
 800caa4:	4605      	mov	r5, r0
 800caa6:	b911      	cbnz	r1, 800caae <sbrk_aligned+0x12>
 800caa8:	f001 fff4 	bl	800ea94 <_sbrk_r>
 800caac:	6030      	str	r0, [r6, #0]
 800caae:	4621      	mov	r1, r4
 800cab0:	4628      	mov	r0, r5
 800cab2:	f001 ffef 	bl	800ea94 <_sbrk_r>
 800cab6:	1c43      	adds	r3, r0, #1
 800cab8:	d103      	bne.n	800cac2 <sbrk_aligned+0x26>
 800caba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cabe:	4620      	mov	r0, r4
 800cac0:	bd70      	pop	{r4, r5, r6, pc}
 800cac2:	1cc4      	adds	r4, r0, #3
 800cac4:	f024 0403 	bic.w	r4, r4, #3
 800cac8:	42a0      	cmp	r0, r4
 800caca:	d0f8      	beq.n	800cabe <sbrk_aligned+0x22>
 800cacc:	1a21      	subs	r1, r4, r0
 800cace:	4628      	mov	r0, r5
 800cad0:	f001 ffe0 	bl	800ea94 <_sbrk_r>
 800cad4:	3001      	adds	r0, #1
 800cad6:	d1f2      	bne.n	800cabe <sbrk_aligned+0x22>
 800cad8:	e7ef      	b.n	800caba <sbrk_aligned+0x1e>
 800cada:	bf00      	nop
 800cadc:	200010fc 	.word	0x200010fc

0800cae0 <_malloc_r>:
 800cae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cae4:	1ccd      	adds	r5, r1, #3
 800cae6:	f025 0503 	bic.w	r5, r5, #3
 800caea:	3508      	adds	r5, #8
 800caec:	2d0c      	cmp	r5, #12
 800caee:	bf38      	it	cc
 800caf0:	250c      	movcc	r5, #12
 800caf2:	2d00      	cmp	r5, #0
 800caf4:	4606      	mov	r6, r0
 800caf6:	db01      	blt.n	800cafc <_malloc_r+0x1c>
 800caf8:	42a9      	cmp	r1, r5
 800cafa:	d904      	bls.n	800cb06 <_malloc_r+0x26>
 800cafc:	230c      	movs	r3, #12
 800cafe:	6033      	str	r3, [r6, #0]
 800cb00:	2000      	movs	r0, #0
 800cb02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cbdc <_malloc_r+0xfc>
 800cb0a:	f000 f869 	bl	800cbe0 <__malloc_lock>
 800cb0e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb12:	461c      	mov	r4, r3
 800cb14:	bb44      	cbnz	r4, 800cb68 <_malloc_r+0x88>
 800cb16:	4629      	mov	r1, r5
 800cb18:	4630      	mov	r0, r6
 800cb1a:	f7ff ffbf 	bl	800ca9c <sbrk_aligned>
 800cb1e:	1c43      	adds	r3, r0, #1
 800cb20:	4604      	mov	r4, r0
 800cb22:	d158      	bne.n	800cbd6 <_malloc_r+0xf6>
 800cb24:	f8d8 4000 	ldr.w	r4, [r8]
 800cb28:	4627      	mov	r7, r4
 800cb2a:	2f00      	cmp	r7, #0
 800cb2c:	d143      	bne.n	800cbb6 <_malloc_r+0xd6>
 800cb2e:	2c00      	cmp	r4, #0
 800cb30:	d04b      	beq.n	800cbca <_malloc_r+0xea>
 800cb32:	6823      	ldr	r3, [r4, #0]
 800cb34:	4639      	mov	r1, r7
 800cb36:	4630      	mov	r0, r6
 800cb38:	eb04 0903 	add.w	r9, r4, r3
 800cb3c:	f001 ffaa 	bl	800ea94 <_sbrk_r>
 800cb40:	4581      	cmp	r9, r0
 800cb42:	d142      	bne.n	800cbca <_malloc_r+0xea>
 800cb44:	6821      	ldr	r1, [r4, #0]
 800cb46:	1a6d      	subs	r5, r5, r1
 800cb48:	4629      	mov	r1, r5
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	f7ff ffa6 	bl	800ca9c <sbrk_aligned>
 800cb50:	3001      	adds	r0, #1
 800cb52:	d03a      	beq.n	800cbca <_malloc_r+0xea>
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	442b      	add	r3, r5
 800cb58:	6023      	str	r3, [r4, #0]
 800cb5a:	f8d8 3000 	ldr.w	r3, [r8]
 800cb5e:	685a      	ldr	r2, [r3, #4]
 800cb60:	bb62      	cbnz	r2, 800cbbc <_malloc_r+0xdc>
 800cb62:	f8c8 7000 	str.w	r7, [r8]
 800cb66:	e00f      	b.n	800cb88 <_malloc_r+0xa8>
 800cb68:	6822      	ldr	r2, [r4, #0]
 800cb6a:	1b52      	subs	r2, r2, r5
 800cb6c:	d420      	bmi.n	800cbb0 <_malloc_r+0xd0>
 800cb6e:	2a0b      	cmp	r2, #11
 800cb70:	d917      	bls.n	800cba2 <_malloc_r+0xc2>
 800cb72:	1961      	adds	r1, r4, r5
 800cb74:	42a3      	cmp	r3, r4
 800cb76:	6025      	str	r5, [r4, #0]
 800cb78:	bf18      	it	ne
 800cb7a:	6059      	strne	r1, [r3, #4]
 800cb7c:	6863      	ldr	r3, [r4, #4]
 800cb7e:	bf08      	it	eq
 800cb80:	f8c8 1000 	streq.w	r1, [r8]
 800cb84:	5162      	str	r2, [r4, r5]
 800cb86:	604b      	str	r3, [r1, #4]
 800cb88:	4630      	mov	r0, r6
 800cb8a:	f000 f82f 	bl	800cbec <__malloc_unlock>
 800cb8e:	f104 000b 	add.w	r0, r4, #11
 800cb92:	1d23      	adds	r3, r4, #4
 800cb94:	f020 0007 	bic.w	r0, r0, #7
 800cb98:	1ac2      	subs	r2, r0, r3
 800cb9a:	bf1c      	itt	ne
 800cb9c:	1a1b      	subne	r3, r3, r0
 800cb9e:	50a3      	strne	r3, [r4, r2]
 800cba0:	e7af      	b.n	800cb02 <_malloc_r+0x22>
 800cba2:	6862      	ldr	r2, [r4, #4]
 800cba4:	42a3      	cmp	r3, r4
 800cba6:	bf0c      	ite	eq
 800cba8:	f8c8 2000 	streq.w	r2, [r8]
 800cbac:	605a      	strne	r2, [r3, #4]
 800cbae:	e7eb      	b.n	800cb88 <_malloc_r+0xa8>
 800cbb0:	4623      	mov	r3, r4
 800cbb2:	6864      	ldr	r4, [r4, #4]
 800cbb4:	e7ae      	b.n	800cb14 <_malloc_r+0x34>
 800cbb6:	463c      	mov	r4, r7
 800cbb8:	687f      	ldr	r7, [r7, #4]
 800cbba:	e7b6      	b.n	800cb2a <_malloc_r+0x4a>
 800cbbc:	461a      	mov	r2, r3
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	42a3      	cmp	r3, r4
 800cbc2:	d1fb      	bne.n	800cbbc <_malloc_r+0xdc>
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	6053      	str	r3, [r2, #4]
 800cbc8:	e7de      	b.n	800cb88 <_malloc_r+0xa8>
 800cbca:	230c      	movs	r3, #12
 800cbcc:	6033      	str	r3, [r6, #0]
 800cbce:	4630      	mov	r0, r6
 800cbd0:	f000 f80c 	bl	800cbec <__malloc_unlock>
 800cbd4:	e794      	b.n	800cb00 <_malloc_r+0x20>
 800cbd6:	6005      	str	r5, [r0, #0]
 800cbd8:	e7d6      	b.n	800cb88 <_malloc_r+0xa8>
 800cbda:	bf00      	nop
 800cbdc:	20001100 	.word	0x20001100

0800cbe0 <__malloc_lock>:
 800cbe0:	4801      	ldr	r0, [pc, #4]	@ (800cbe8 <__malloc_lock+0x8>)
 800cbe2:	f7ff b888 	b.w	800bcf6 <__retarget_lock_acquire_recursive>
 800cbe6:	bf00      	nop
 800cbe8:	200010f8 	.word	0x200010f8

0800cbec <__malloc_unlock>:
 800cbec:	4801      	ldr	r0, [pc, #4]	@ (800cbf4 <__malloc_unlock+0x8>)
 800cbee:	f7ff b883 	b.w	800bcf8 <__retarget_lock_release_recursive>
 800cbf2:	bf00      	nop
 800cbf4:	200010f8 	.word	0x200010f8

0800cbf8 <_Balloc>:
 800cbf8:	b570      	push	{r4, r5, r6, lr}
 800cbfa:	69c6      	ldr	r6, [r0, #28]
 800cbfc:	4604      	mov	r4, r0
 800cbfe:	460d      	mov	r5, r1
 800cc00:	b976      	cbnz	r6, 800cc20 <_Balloc+0x28>
 800cc02:	2010      	movs	r0, #16
 800cc04:	f7ff ff42 	bl	800ca8c <malloc>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	61e0      	str	r0, [r4, #28]
 800cc0c:	b920      	cbnz	r0, 800cc18 <_Balloc+0x20>
 800cc0e:	4b18      	ldr	r3, [pc, #96]	@ (800cc70 <_Balloc+0x78>)
 800cc10:	4818      	ldr	r0, [pc, #96]	@ (800cc74 <_Balloc+0x7c>)
 800cc12:	216b      	movs	r1, #107	@ 0x6b
 800cc14:	f7ff f878 	bl	800bd08 <__assert_func>
 800cc18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc1c:	6006      	str	r6, [r0, #0]
 800cc1e:	60c6      	str	r6, [r0, #12]
 800cc20:	69e6      	ldr	r6, [r4, #28]
 800cc22:	68f3      	ldr	r3, [r6, #12]
 800cc24:	b183      	cbz	r3, 800cc48 <_Balloc+0x50>
 800cc26:	69e3      	ldr	r3, [r4, #28]
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc2e:	b9b8      	cbnz	r0, 800cc60 <_Balloc+0x68>
 800cc30:	2101      	movs	r1, #1
 800cc32:	fa01 f605 	lsl.w	r6, r1, r5
 800cc36:	1d72      	adds	r2, r6, #5
 800cc38:	0092      	lsls	r2, r2, #2
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f001 ff57 	bl	800eaee <_calloc_r>
 800cc40:	b160      	cbz	r0, 800cc5c <_Balloc+0x64>
 800cc42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc46:	e00e      	b.n	800cc66 <_Balloc+0x6e>
 800cc48:	2221      	movs	r2, #33	@ 0x21
 800cc4a:	2104      	movs	r1, #4
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	f001 ff4e 	bl	800eaee <_calloc_r>
 800cc52:	69e3      	ldr	r3, [r4, #28]
 800cc54:	60f0      	str	r0, [r6, #12]
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d1e4      	bne.n	800cc26 <_Balloc+0x2e>
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	bd70      	pop	{r4, r5, r6, pc}
 800cc60:	6802      	ldr	r2, [r0, #0]
 800cc62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cc66:	2300      	movs	r3, #0
 800cc68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cc6c:	e7f7      	b.n	800cc5e <_Balloc+0x66>
 800cc6e:	bf00      	nop
 800cc70:	08010b7e 	.word	0x08010b7e
 800cc74:	08010ca1 	.word	0x08010ca1

0800cc78 <_Bfree>:
 800cc78:	b570      	push	{r4, r5, r6, lr}
 800cc7a:	69c6      	ldr	r6, [r0, #28]
 800cc7c:	4605      	mov	r5, r0
 800cc7e:	460c      	mov	r4, r1
 800cc80:	b976      	cbnz	r6, 800cca0 <_Bfree+0x28>
 800cc82:	2010      	movs	r0, #16
 800cc84:	f7ff ff02 	bl	800ca8c <malloc>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	61e8      	str	r0, [r5, #28]
 800cc8c:	b920      	cbnz	r0, 800cc98 <_Bfree+0x20>
 800cc8e:	4b09      	ldr	r3, [pc, #36]	@ (800ccb4 <_Bfree+0x3c>)
 800cc90:	4809      	ldr	r0, [pc, #36]	@ (800ccb8 <_Bfree+0x40>)
 800cc92:	218f      	movs	r1, #143	@ 0x8f
 800cc94:	f7ff f838 	bl	800bd08 <__assert_func>
 800cc98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc9c:	6006      	str	r6, [r0, #0]
 800cc9e:	60c6      	str	r6, [r0, #12]
 800cca0:	b13c      	cbz	r4, 800ccb2 <_Bfree+0x3a>
 800cca2:	69eb      	ldr	r3, [r5, #28]
 800cca4:	6862      	ldr	r2, [r4, #4]
 800cca6:	68db      	ldr	r3, [r3, #12]
 800cca8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ccac:	6021      	str	r1, [r4, #0]
 800ccae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ccb2:	bd70      	pop	{r4, r5, r6, pc}
 800ccb4:	08010b7e 	.word	0x08010b7e
 800ccb8:	08010ca1 	.word	0x08010ca1

0800ccbc <__multadd>:
 800ccbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccc0:	690d      	ldr	r5, [r1, #16]
 800ccc2:	4607      	mov	r7, r0
 800ccc4:	460c      	mov	r4, r1
 800ccc6:	461e      	mov	r6, r3
 800ccc8:	f101 0c14 	add.w	ip, r1, #20
 800cccc:	2000      	movs	r0, #0
 800ccce:	f8dc 3000 	ldr.w	r3, [ip]
 800ccd2:	b299      	uxth	r1, r3
 800ccd4:	fb02 6101 	mla	r1, r2, r1, r6
 800ccd8:	0c1e      	lsrs	r6, r3, #16
 800ccda:	0c0b      	lsrs	r3, r1, #16
 800ccdc:	fb02 3306 	mla	r3, r2, r6, r3
 800cce0:	b289      	uxth	r1, r1
 800cce2:	3001      	adds	r0, #1
 800cce4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cce8:	4285      	cmp	r5, r0
 800ccea:	f84c 1b04 	str.w	r1, [ip], #4
 800ccee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ccf2:	dcec      	bgt.n	800ccce <__multadd+0x12>
 800ccf4:	b30e      	cbz	r6, 800cd3a <__multadd+0x7e>
 800ccf6:	68a3      	ldr	r3, [r4, #8]
 800ccf8:	42ab      	cmp	r3, r5
 800ccfa:	dc19      	bgt.n	800cd30 <__multadd+0x74>
 800ccfc:	6861      	ldr	r1, [r4, #4]
 800ccfe:	4638      	mov	r0, r7
 800cd00:	3101      	adds	r1, #1
 800cd02:	f7ff ff79 	bl	800cbf8 <_Balloc>
 800cd06:	4680      	mov	r8, r0
 800cd08:	b928      	cbnz	r0, 800cd16 <__multadd+0x5a>
 800cd0a:	4602      	mov	r2, r0
 800cd0c:	4b0c      	ldr	r3, [pc, #48]	@ (800cd40 <__multadd+0x84>)
 800cd0e:	480d      	ldr	r0, [pc, #52]	@ (800cd44 <__multadd+0x88>)
 800cd10:	21ba      	movs	r1, #186	@ 0xba
 800cd12:	f7fe fff9 	bl	800bd08 <__assert_func>
 800cd16:	6922      	ldr	r2, [r4, #16]
 800cd18:	3202      	adds	r2, #2
 800cd1a:	f104 010c 	add.w	r1, r4, #12
 800cd1e:	0092      	lsls	r2, r2, #2
 800cd20:	300c      	adds	r0, #12
 800cd22:	f001 fec7 	bl	800eab4 <memcpy>
 800cd26:	4621      	mov	r1, r4
 800cd28:	4638      	mov	r0, r7
 800cd2a:	f7ff ffa5 	bl	800cc78 <_Bfree>
 800cd2e:	4644      	mov	r4, r8
 800cd30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd34:	3501      	adds	r5, #1
 800cd36:	615e      	str	r6, [r3, #20]
 800cd38:	6125      	str	r5, [r4, #16]
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd40:	08010c90 	.word	0x08010c90
 800cd44:	08010ca1 	.word	0x08010ca1

0800cd48 <__s2b>:
 800cd48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd4c:	460c      	mov	r4, r1
 800cd4e:	4615      	mov	r5, r2
 800cd50:	461f      	mov	r7, r3
 800cd52:	2209      	movs	r2, #9
 800cd54:	3308      	adds	r3, #8
 800cd56:	4606      	mov	r6, r0
 800cd58:	fb93 f3f2 	sdiv	r3, r3, r2
 800cd5c:	2100      	movs	r1, #0
 800cd5e:	2201      	movs	r2, #1
 800cd60:	429a      	cmp	r2, r3
 800cd62:	db09      	blt.n	800cd78 <__s2b+0x30>
 800cd64:	4630      	mov	r0, r6
 800cd66:	f7ff ff47 	bl	800cbf8 <_Balloc>
 800cd6a:	b940      	cbnz	r0, 800cd7e <__s2b+0x36>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	4b19      	ldr	r3, [pc, #100]	@ (800cdd4 <__s2b+0x8c>)
 800cd70:	4819      	ldr	r0, [pc, #100]	@ (800cdd8 <__s2b+0x90>)
 800cd72:	21d3      	movs	r1, #211	@ 0xd3
 800cd74:	f7fe ffc8 	bl	800bd08 <__assert_func>
 800cd78:	0052      	lsls	r2, r2, #1
 800cd7a:	3101      	adds	r1, #1
 800cd7c:	e7f0      	b.n	800cd60 <__s2b+0x18>
 800cd7e:	9b08      	ldr	r3, [sp, #32]
 800cd80:	6143      	str	r3, [r0, #20]
 800cd82:	2d09      	cmp	r5, #9
 800cd84:	f04f 0301 	mov.w	r3, #1
 800cd88:	6103      	str	r3, [r0, #16]
 800cd8a:	dd16      	ble.n	800cdba <__s2b+0x72>
 800cd8c:	f104 0909 	add.w	r9, r4, #9
 800cd90:	46c8      	mov	r8, r9
 800cd92:	442c      	add	r4, r5
 800cd94:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cd98:	4601      	mov	r1, r0
 800cd9a:	3b30      	subs	r3, #48	@ 0x30
 800cd9c:	220a      	movs	r2, #10
 800cd9e:	4630      	mov	r0, r6
 800cda0:	f7ff ff8c 	bl	800ccbc <__multadd>
 800cda4:	45a0      	cmp	r8, r4
 800cda6:	d1f5      	bne.n	800cd94 <__s2b+0x4c>
 800cda8:	f1a5 0408 	sub.w	r4, r5, #8
 800cdac:	444c      	add	r4, r9
 800cdae:	1b2d      	subs	r5, r5, r4
 800cdb0:	1963      	adds	r3, r4, r5
 800cdb2:	42bb      	cmp	r3, r7
 800cdb4:	db04      	blt.n	800cdc0 <__s2b+0x78>
 800cdb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdba:	340a      	adds	r4, #10
 800cdbc:	2509      	movs	r5, #9
 800cdbe:	e7f6      	b.n	800cdae <__s2b+0x66>
 800cdc0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cdc4:	4601      	mov	r1, r0
 800cdc6:	3b30      	subs	r3, #48	@ 0x30
 800cdc8:	220a      	movs	r2, #10
 800cdca:	4630      	mov	r0, r6
 800cdcc:	f7ff ff76 	bl	800ccbc <__multadd>
 800cdd0:	e7ee      	b.n	800cdb0 <__s2b+0x68>
 800cdd2:	bf00      	nop
 800cdd4:	08010c90 	.word	0x08010c90
 800cdd8:	08010ca1 	.word	0x08010ca1

0800cddc <__hi0bits>:
 800cddc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cde0:	4603      	mov	r3, r0
 800cde2:	bf36      	itet	cc
 800cde4:	0403      	lslcc	r3, r0, #16
 800cde6:	2000      	movcs	r0, #0
 800cde8:	2010      	movcc	r0, #16
 800cdea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cdee:	bf3c      	itt	cc
 800cdf0:	021b      	lslcc	r3, r3, #8
 800cdf2:	3008      	addcc	r0, #8
 800cdf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdf8:	bf3c      	itt	cc
 800cdfa:	011b      	lslcc	r3, r3, #4
 800cdfc:	3004      	addcc	r0, #4
 800cdfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce02:	bf3c      	itt	cc
 800ce04:	009b      	lslcc	r3, r3, #2
 800ce06:	3002      	addcc	r0, #2
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	db05      	blt.n	800ce18 <__hi0bits+0x3c>
 800ce0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ce10:	f100 0001 	add.w	r0, r0, #1
 800ce14:	bf08      	it	eq
 800ce16:	2020      	moveq	r0, #32
 800ce18:	4770      	bx	lr

0800ce1a <__lo0bits>:
 800ce1a:	6803      	ldr	r3, [r0, #0]
 800ce1c:	4602      	mov	r2, r0
 800ce1e:	f013 0007 	ands.w	r0, r3, #7
 800ce22:	d00b      	beq.n	800ce3c <__lo0bits+0x22>
 800ce24:	07d9      	lsls	r1, r3, #31
 800ce26:	d421      	bmi.n	800ce6c <__lo0bits+0x52>
 800ce28:	0798      	lsls	r0, r3, #30
 800ce2a:	bf49      	itett	mi
 800ce2c:	085b      	lsrmi	r3, r3, #1
 800ce2e:	089b      	lsrpl	r3, r3, #2
 800ce30:	2001      	movmi	r0, #1
 800ce32:	6013      	strmi	r3, [r2, #0]
 800ce34:	bf5c      	itt	pl
 800ce36:	6013      	strpl	r3, [r2, #0]
 800ce38:	2002      	movpl	r0, #2
 800ce3a:	4770      	bx	lr
 800ce3c:	b299      	uxth	r1, r3
 800ce3e:	b909      	cbnz	r1, 800ce44 <__lo0bits+0x2a>
 800ce40:	0c1b      	lsrs	r3, r3, #16
 800ce42:	2010      	movs	r0, #16
 800ce44:	b2d9      	uxtb	r1, r3
 800ce46:	b909      	cbnz	r1, 800ce4c <__lo0bits+0x32>
 800ce48:	3008      	adds	r0, #8
 800ce4a:	0a1b      	lsrs	r3, r3, #8
 800ce4c:	0719      	lsls	r1, r3, #28
 800ce4e:	bf04      	itt	eq
 800ce50:	091b      	lsreq	r3, r3, #4
 800ce52:	3004      	addeq	r0, #4
 800ce54:	0799      	lsls	r1, r3, #30
 800ce56:	bf04      	itt	eq
 800ce58:	089b      	lsreq	r3, r3, #2
 800ce5a:	3002      	addeq	r0, #2
 800ce5c:	07d9      	lsls	r1, r3, #31
 800ce5e:	d403      	bmi.n	800ce68 <__lo0bits+0x4e>
 800ce60:	085b      	lsrs	r3, r3, #1
 800ce62:	f100 0001 	add.w	r0, r0, #1
 800ce66:	d003      	beq.n	800ce70 <__lo0bits+0x56>
 800ce68:	6013      	str	r3, [r2, #0]
 800ce6a:	4770      	bx	lr
 800ce6c:	2000      	movs	r0, #0
 800ce6e:	4770      	bx	lr
 800ce70:	2020      	movs	r0, #32
 800ce72:	4770      	bx	lr

0800ce74 <__i2b>:
 800ce74:	b510      	push	{r4, lr}
 800ce76:	460c      	mov	r4, r1
 800ce78:	2101      	movs	r1, #1
 800ce7a:	f7ff febd 	bl	800cbf8 <_Balloc>
 800ce7e:	4602      	mov	r2, r0
 800ce80:	b928      	cbnz	r0, 800ce8e <__i2b+0x1a>
 800ce82:	4b05      	ldr	r3, [pc, #20]	@ (800ce98 <__i2b+0x24>)
 800ce84:	4805      	ldr	r0, [pc, #20]	@ (800ce9c <__i2b+0x28>)
 800ce86:	f240 1145 	movw	r1, #325	@ 0x145
 800ce8a:	f7fe ff3d 	bl	800bd08 <__assert_func>
 800ce8e:	2301      	movs	r3, #1
 800ce90:	6144      	str	r4, [r0, #20]
 800ce92:	6103      	str	r3, [r0, #16]
 800ce94:	bd10      	pop	{r4, pc}
 800ce96:	bf00      	nop
 800ce98:	08010c90 	.word	0x08010c90
 800ce9c:	08010ca1 	.word	0x08010ca1

0800cea0 <__multiply>:
 800cea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea4:	4617      	mov	r7, r2
 800cea6:	690a      	ldr	r2, [r1, #16]
 800cea8:	693b      	ldr	r3, [r7, #16]
 800ceaa:	429a      	cmp	r2, r3
 800ceac:	bfa8      	it	ge
 800ceae:	463b      	movge	r3, r7
 800ceb0:	4689      	mov	r9, r1
 800ceb2:	bfa4      	itt	ge
 800ceb4:	460f      	movge	r7, r1
 800ceb6:	4699      	movge	r9, r3
 800ceb8:	693d      	ldr	r5, [r7, #16]
 800ceba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	6879      	ldr	r1, [r7, #4]
 800cec2:	eb05 060a 	add.w	r6, r5, sl
 800cec6:	42b3      	cmp	r3, r6
 800cec8:	b085      	sub	sp, #20
 800ceca:	bfb8      	it	lt
 800cecc:	3101      	addlt	r1, #1
 800cece:	f7ff fe93 	bl	800cbf8 <_Balloc>
 800ced2:	b930      	cbnz	r0, 800cee2 <__multiply+0x42>
 800ced4:	4602      	mov	r2, r0
 800ced6:	4b41      	ldr	r3, [pc, #260]	@ (800cfdc <__multiply+0x13c>)
 800ced8:	4841      	ldr	r0, [pc, #260]	@ (800cfe0 <__multiply+0x140>)
 800ceda:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cede:	f7fe ff13 	bl	800bd08 <__assert_func>
 800cee2:	f100 0414 	add.w	r4, r0, #20
 800cee6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ceea:	4623      	mov	r3, r4
 800ceec:	2200      	movs	r2, #0
 800ceee:	4573      	cmp	r3, lr
 800cef0:	d320      	bcc.n	800cf34 <__multiply+0x94>
 800cef2:	f107 0814 	add.w	r8, r7, #20
 800cef6:	f109 0114 	add.w	r1, r9, #20
 800cefa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cefe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cf02:	9302      	str	r3, [sp, #8]
 800cf04:	1beb      	subs	r3, r5, r7
 800cf06:	3b15      	subs	r3, #21
 800cf08:	f023 0303 	bic.w	r3, r3, #3
 800cf0c:	3304      	adds	r3, #4
 800cf0e:	3715      	adds	r7, #21
 800cf10:	42bd      	cmp	r5, r7
 800cf12:	bf38      	it	cc
 800cf14:	2304      	movcc	r3, #4
 800cf16:	9301      	str	r3, [sp, #4]
 800cf18:	9b02      	ldr	r3, [sp, #8]
 800cf1a:	9103      	str	r1, [sp, #12]
 800cf1c:	428b      	cmp	r3, r1
 800cf1e:	d80c      	bhi.n	800cf3a <__multiply+0x9a>
 800cf20:	2e00      	cmp	r6, #0
 800cf22:	dd03      	ble.n	800cf2c <__multiply+0x8c>
 800cf24:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d055      	beq.n	800cfd8 <__multiply+0x138>
 800cf2c:	6106      	str	r6, [r0, #16]
 800cf2e:	b005      	add	sp, #20
 800cf30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf34:	f843 2b04 	str.w	r2, [r3], #4
 800cf38:	e7d9      	b.n	800ceee <__multiply+0x4e>
 800cf3a:	f8b1 a000 	ldrh.w	sl, [r1]
 800cf3e:	f1ba 0f00 	cmp.w	sl, #0
 800cf42:	d01f      	beq.n	800cf84 <__multiply+0xe4>
 800cf44:	46c4      	mov	ip, r8
 800cf46:	46a1      	mov	r9, r4
 800cf48:	2700      	movs	r7, #0
 800cf4a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cf4e:	f8d9 3000 	ldr.w	r3, [r9]
 800cf52:	fa1f fb82 	uxth.w	fp, r2
 800cf56:	b29b      	uxth	r3, r3
 800cf58:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf5c:	443b      	add	r3, r7
 800cf5e:	f8d9 7000 	ldr.w	r7, [r9]
 800cf62:	0c12      	lsrs	r2, r2, #16
 800cf64:	0c3f      	lsrs	r7, r7, #16
 800cf66:	fb0a 7202 	mla	r2, sl, r2, r7
 800cf6a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cf6e:	b29b      	uxth	r3, r3
 800cf70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf74:	4565      	cmp	r5, ip
 800cf76:	f849 3b04 	str.w	r3, [r9], #4
 800cf7a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cf7e:	d8e4      	bhi.n	800cf4a <__multiply+0xaa>
 800cf80:	9b01      	ldr	r3, [sp, #4]
 800cf82:	50e7      	str	r7, [r4, r3]
 800cf84:	9b03      	ldr	r3, [sp, #12]
 800cf86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf8a:	3104      	adds	r1, #4
 800cf8c:	f1b9 0f00 	cmp.w	r9, #0
 800cf90:	d020      	beq.n	800cfd4 <__multiply+0x134>
 800cf92:	6823      	ldr	r3, [r4, #0]
 800cf94:	4647      	mov	r7, r8
 800cf96:	46a4      	mov	ip, r4
 800cf98:	f04f 0a00 	mov.w	sl, #0
 800cf9c:	f8b7 b000 	ldrh.w	fp, [r7]
 800cfa0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cfa4:	fb09 220b 	mla	r2, r9, fp, r2
 800cfa8:	4452      	add	r2, sl
 800cfaa:	b29b      	uxth	r3, r3
 800cfac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cfb0:	f84c 3b04 	str.w	r3, [ip], #4
 800cfb4:	f857 3b04 	ldr.w	r3, [r7], #4
 800cfb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfbc:	f8bc 3000 	ldrh.w	r3, [ip]
 800cfc0:	fb09 330a 	mla	r3, r9, sl, r3
 800cfc4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cfc8:	42bd      	cmp	r5, r7
 800cfca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfce:	d8e5      	bhi.n	800cf9c <__multiply+0xfc>
 800cfd0:	9a01      	ldr	r2, [sp, #4]
 800cfd2:	50a3      	str	r3, [r4, r2]
 800cfd4:	3404      	adds	r4, #4
 800cfd6:	e79f      	b.n	800cf18 <__multiply+0x78>
 800cfd8:	3e01      	subs	r6, #1
 800cfda:	e7a1      	b.n	800cf20 <__multiply+0x80>
 800cfdc:	08010c90 	.word	0x08010c90
 800cfe0:	08010ca1 	.word	0x08010ca1

0800cfe4 <__pow5mult>:
 800cfe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfe8:	4615      	mov	r5, r2
 800cfea:	f012 0203 	ands.w	r2, r2, #3
 800cfee:	4607      	mov	r7, r0
 800cff0:	460e      	mov	r6, r1
 800cff2:	d007      	beq.n	800d004 <__pow5mult+0x20>
 800cff4:	4c25      	ldr	r4, [pc, #148]	@ (800d08c <__pow5mult+0xa8>)
 800cff6:	3a01      	subs	r2, #1
 800cff8:	2300      	movs	r3, #0
 800cffa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cffe:	f7ff fe5d 	bl	800ccbc <__multadd>
 800d002:	4606      	mov	r6, r0
 800d004:	10ad      	asrs	r5, r5, #2
 800d006:	d03d      	beq.n	800d084 <__pow5mult+0xa0>
 800d008:	69fc      	ldr	r4, [r7, #28]
 800d00a:	b97c      	cbnz	r4, 800d02c <__pow5mult+0x48>
 800d00c:	2010      	movs	r0, #16
 800d00e:	f7ff fd3d 	bl	800ca8c <malloc>
 800d012:	4602      	mov	r2, r0
 800d014:	61f8      	str	r0, [r7, #28]
 800d016:	b928      	cbnz	r0, 800d024 <__pow5mult+0x40>
 800d018:	4b1d      	ldr	r3, [pc, #116]	@ (800d090 <__pow5mult+0xac>)
 800d01a:	481e      	ldr	r0, [pc, #120]	@ (800d094 <__pow5mult+0xb0>)
 800d01c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d020:	f7fe fe72 	bl	800bd08 <__assert_func>
 800d024:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d028:	6004      	str	r4, [r0, #0]
 800d02a:	60c4      	str	r4, [r0, #12]
 800d02c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d030:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d034:	b94c      	cbnz	r4, 800d04a <__pow5mult+0x66>
 800d036:	f240 2171 	movw	r1, #625	@ 0x271
 800d03a:	4638      	mov	r0, r7
 800d03c:	f7ff ff1a 	bl	800ce74 <__i2b>
 800d040:	2300      	movs	r3, #0
 800d042:	f8c8 0008 	str.w	r0, [r8, #8]
 800d046:	4604      	mov	r4, r0
 800d048:	6003      	str	r3, [r0, #0]
 800d04a:	f04f 0900 	mov.w	r9, #0
 800d04e:	07eb      	lsls	r3, r5, #31
 800d050:	d50a      	bpl.n	800d068 <__pow5mult+0x84>
 800d052:	4631      	mov	r1, r6
 800d054:	4622      	mov	r2, r4
 800d056:	4638      	mov	r0, r7
 800d058:	f7ff ff22 	bl	800cea0 <__multiply>
 800d05c:	4631      	mov	r1, r6
 800d05e:	4680      	mov	r8, r0
 800d060:	4638      	mov	r0, r7
 800d062:	f7ff fe09 	bl	800cc78 <_Bfree>
 800d066:	4646      	mov	r6, r8
 800d068:	106d      	asrs	r5, r5, #1
 800d06a:	d00b      	beq.n	800d084 <__pow5mult+0xa0>
 800d06c:	6820      	ldr	r0, [r4, #0]
 800d06e:	b938      	cbnz	r0, 800d080 <__pow5mult+0x9c>
 800d070:	4622      	mov	r2, r4
 800d072:	4621      	mov	r1, r4
 800d074:	4638      	mov	r0, r7
 800d076:	f7ff ff13 	bl	800cea0 <__multiply>
 800d07a:	6020      	str	r0, [r4, #0]
 800d07c:	f8c0 9000 	str.w	r9, [r0]
 800d080:	4604      	mov	r4, r0
 800d082:	e7e4      	b.n	800d04e <__pow5mult+0x6a>
 800d084:	4630      	mov	r0, r6
 800d086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d08a:	bf00      	nop
 800d08c:	08010d78 	.word	0x08010d78
 800d090:	08010b7e 	.word	0x08010b7e
 800d094:	08010ca1 	.word	0x08010ca1

0800d098 <__lshift>:
 800d098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d09c:	460c      	mov	r4, r1
 800d09e:	6849      	ldr	r1, [r1, #4]
 800d0a0:	6923      	ldr	r3, [r4, #16]
 800d0a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d0a6:	68a3      	ldr	r3, [r4, #8]
 800d0a8:	4607      	mov	r7, r0
 800d0aa:	4691      	mov	r9, r2
 800d0ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d0b0:	f108 0601 	add.w	r6, r8, #1
 800d0b4:	42b3      	cmp	r3, r6
 800d0b6:	db0b      	blt.n	800d0d0 <__lshift+0x38>
 800d0b8:	4638      	mov	r0, r7
 800d0ba:	f7ff fd9d 	bl	800cbf8 <_Balloc>
 800d0be:	4605      	mov	r5, r0
 800d0c0:	b948      	cbnz	r0, 800d0d6 <__lshift+0x3e>
 800d0c2:	4602      	mov	r2, r0
 800d0c4:	4b28      	ldr	r3, [pc, #160]	@ (800d168 <__lshift+0xd0>)
 800d0c6:	4829      	ldr	r0, [pc, #164]	@ (800d16c <__lshift+0xd4>)
 800d0c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d0cc:	f7fe fe1c 	bl	800bd08 <__assert_func>
 800d0d0:	3101      	adds	r1, #1
 800d0d2:	005b      	lsls	r3, r3, #1
 800d0d4:	e7ee      	b.n	800d0b4 <__lshift+0x1c>
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	f100 0114 	add.w	r1, r0, #20
 800d0dc:	f100 0210 	add.w	r2, r0, #16
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	4553      	cmp	r3, sl
 800d0e4:	db33      	blt.n	800d14e <__lshift+0xb6>
 800d0e6:	6920      	ldr	r0, [r4, #16]
 800d0e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d0ec:	f104 0314 	add.w	r3, r4, #20
 800d0f0:	f019 091f 	ands.w	r9, r9, #31
 800d0f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d0f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d0fc:	d02b      	beq.n	800d156 <__lshift+0xbe>
 800d0fe:	f1c9 0e20 	rsb	lr, r9, #32
 800d102:	468a      	mov	sl, r1
 800d104:	2200      	movs	r2, #0
 800d106:	6818      	ldr	r0, [r3, #0]
 800d108:	fa00 f009 	lsl.w	r0, r0, r9
 800d10c:	4310      	orrs	r0, r2
 800d10e:	f84a 0b04 	str.w	r0, [sl], #4
 800d112:	f853 2b04 	ldr.w	r2, [r3], #4
 800d116:	459c      	cmp	ip, r3
 800d118:	fa22 f20e 	lsr.w	r2, r2, lr
 800d11c:	d8f3      	bhi.n	800d106 <__lshift+0x6e>
 800d11e:	ebac 0304 	sub.w	r3, ip, r4
 800d122:	3b15      	subs	r3, #21
 800d124:	f023 0303 	bic.w	r3, r3, #3
 800d128:	3304      	adds	r3, #4
 800d12a:	f104 0015 	add.w	r0, r4, #21
 800d12e:	4560      	cmp	r0, ip
 800d130:	bf88      	it	hi
 800d132:	2304      	movhi	r3, #4
 800d134:	50ca      	str	r2, [r1, r3]
 800d136:	b10a      	cbz	r2, 800d13c <__lshift+0xa4>
 800d138:	f108 0602 	add.w	r6, r8, #2
 800d13c:	3e01      	subs	r6, #1
 800d13e:	4638      	mov	r0, r7
 800d140:	612e      	str	r6, [r5, #16]
 800d142:	4621      	mov	r1, r4
 800d144:	f7ff fd98 	bl	800cc78 <_Bfree>
 800d148:	4628      	mov	r0, r5
 800d14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d14e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d152:	3301      	adds	r3, #1
 800d154:	e7c5      	b.n	800d0e2 <__lshift+0x4a>
 800d156:	3904      	subs	r1, #4
 800d158:	f853 2b04 	ldr.w	r2, [r3], #4
 800d15c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d160:	459c      	cmp	ip, r3
 800d162:	d8f9      	bhi.n	800d158 <__lshift+0xc0>
 800d164:	e7ea      	b.n	800d13c <__lshift+0xa4>
 800d166:	bf00      	nop
 800d168:	08010c90 	.word	0x08010c90
 800d16c:	08010ca1 	.word	0x08010ca1

0800d170 <__mcmp>:
 800d170:	690a      	ldr	r2, [r1, #16]
 800d172:	4603      	mov	r3, r0
 800d174:	6900      	ldr	r0, [r0, #16]
 800d176:	1a80      	subs	r0, r0, r2
 800d178:	b530      	push	{r4, r5, lr}
 800d17a:	d10e      	bne.n	800d19a <__mcmp+0x2a>
 800d17c:	3314      	adds	r3, #20
 800d17e:	3114      	adds	r1, #20
 800d180:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d184:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d188:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d18c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d190:	4295      	cmp	r5, r2
 800d192:	d003      	beq.n	800d19c <__mcmp+0x2c>
 800d194:	d205      	bcs.n	800d1a2 <__mcmp+0x32>
 800d196:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d19a:	bd30      	pop	{r4, r5, pc}
 800d19c:	42a3      	cmp	r3, r4
 800d19e:	d3f3      	bcc.n	800d188 <__mcmp+0x18>
 800d1a0:	e7fb      	b.n	800d19a <__mcmp+0x2a>
 800d1a2:	2001      	movs	r0, #1
 800d1a4:	e7f9      	b.n	800d19a <__mcmp+0x2a>
	...

0800d1a8 <__mdiff>:
 800d1a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1ac:	4689      	mov	r9, r1
 800d1ae:	4606      	mov	r6, r0
 800d1b0:	4611      	mov	r1, r2
 800d1b2:	4648      	mov	r0, r9
 800d1b4:	4614      	mov	r4, r2
 800d1b6:	f7ff ffdb 	bl	800d170 <__mcmp>
 800d1ba:	1e05      	subs	r5, r0, #0
 800d1bc:	d112      	bne.n	800d1e4 <__mdiff+0x3c>
 800d1be:	4629      	mov	r1, r5
 800d1c0:	4630      	mov	r0, r6
 800d1c2:	f7ff fd19 	bl	800cbf8 <_Balloc>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	b928      	cbnz	r0, 800d1d6 <__mdiff+0x2e>
 800d1ca:	4b3f      	ldr	r3, [pc, #252]	@ (800d2c8 <__mdiff+0x120>)
 800d1cc:	f240 2137 	movw	r1, #567	@ 0x237
 800d1d0:	483e      	ldr	r0, [pc, #248]	@ (800d2cc <__mdiff+0x124>)
 800d1d2:	f7fe fd99 	bl	800bd08 <__assert_func>
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d1dc:	4610      	mov	r0, r2
 800d1de:	b003      	add	sp, #12
 800d1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e4:	bfbc      	itt	lt
 800d1e6:	464b      	movlt	r3, r9
 800d1e8:	46a1      	movlt	r9, r4
 800d1ea:	4630      	mov	r0, r6
 800d1ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d1f0:	bfba      	itte	lt
 800d1f2:	461c      	movlt	r4, r3
 800d1f4:	2501      	movlt	r5, #1
 800d1f6:	2500      	movge	r5, #0
 800d1f8:	f7ff fcfe 	bl	800cbf8 <_Balloc>
 800d1fc:	4602      	mov	r2, r0
 800d1fe:	b918      	cbnz	r0, 800d208 <__mdiff+0x60>
 800d200:	4b31      	ldr	r3, [pc, #196]	@ (800d2c8 <__mdiff+0x120>)
 800d202:	f240 2145 	movw	r1, #581	@ 0x245
 800d206:	e7e3      	b.n	800d1d0 <__mdiff+0x28>
 800d208:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d20c:	6926      	ldr	r6, [r4, #16]
 800d20e:	60c5      	str	r5, [r0, #12]
 800d210:	f109 0310 	add.w	r3, r9, #16
 800d214:	f109 0514 	add.w	r5, r9, #20
 800d218:	f104 0e14 	add.w	lr, r4, #20
 800d21c:	f100 0b14 	add.w	fp, r0, #20
 800d220:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d224:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d228:	9301      	str	r3, [sp, #4]
 800d22a:	46d9      	mov	r9, fp
 800d22c:	f04f 0c00 	mov.w	ip, #0
 800d230:	9b01      	ldr	r3, [sp, #4]
 800d232:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d236:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d23a:	9301      	str	r3, [sp, #4]
 800d23c:	fa1f f38a 	uxth.w	r3, sl
 800d240:	4619      	mov	r1, r3
 800d242:	b283      	uxth	r3, r0
 800d244:	1acb      	subs	r3, r1, r3
 800d246:	0c00      	lsrs	r0, r0, #16
 800d248:	4463      	add	r3, ip
 800d24a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d24e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d252:	b29b      	uxth	r3, r3
 800d254:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d258:	4576      	cmp	r6, lr
 800d25a:	f849 3b04 	str.w	r3, [r9], #4
 800d25e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d262:	d8e5      	bhi.n	800d230 <__mdiff+0x88>
 800d264:	1b33      	subs	r3, r6, r4
 800d266:	3b15      	subs	r3, #21
 800d268:	f023 0303 	bic.w	r3, r3, #3
 800d26c:	3415      	adds	r4, #21
 800d26e:	3304      	adds	r3, #4
 800d270:	42a6      	cmp	r6, r4
 800d272:	bf38      	it	cc
 800d274:	2304      	movcc	r3, #4
 800d276:	441d      	add	r5, r3
 800d278:	445b      	add	r3, fp
 800d27a:	461e      	mov	r6, r3
 800d27c:	462c      	mov	r4, r5
 800d27e:	4544      	cmp	r4, r8
 800d280:	d30e      	bcc.n	800d2a0 <__mdiff+0xf8>
 800d282:	f108 0103 	add.w	r1, r8, #3
 800d286:	1b49      	subs	r1, r1, r5
 800d288:	f021 0103 	bic.w	r1, r1, #3
 800d28c:	3d03      	subs	r5, #3
 800d28e:	45a8      	cmp	r8, r5
 800d290:	bf38      	it	cc
 800d292:	2100      	movcc	r1, #0
 800d294:	440b      	add	r3, r1
 800d296:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d29a:	b191      	cbz	r1, 800d2c2 <__mdiff+0x11a>
 800d29c:	6117      	str	r7, [r2, #16]
 800d29e:	e79d      	b.n	800d1dc <__mdiff+0x34>
 800d2a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d2a4:	46e6      	mov	lr, ip
 800d2a6:	0c08      	lsrs	r0, r1, #16
 800d2a8:	fa1c fc81 	uxtah	ip, ip, r1
 800d2ac:	4471      	add	r1, lr
 800d2ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d2b2:	b289      	uxth	r1, r1
 800d2b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d2b8:	f846 1b04 	str.w	r1, [r6], #4
 800d2bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2c0:	e7dd      	b.n	800d27e <__mdiff+0xd6>
 800d2c2:	3f01      	subs	r7, #1
 800d2c4:	e7e7      	b.n	800d296 <__mdiff+0xee>
 800d2c6:	bf00      	nop
 800d2c8:	08010c90 	.word	0x08010c90
 800d2cc:	08010ca1 	.word	0x08010ca1

0800d2d0 <__ulp>:
 800d2d0:	b082      	sub	sp, #8
 800d2d2:	ed8d 0b00 	vstr	d0, [sp]
 800d2d6:	9a01      	ldr	r2, [sp, #4]
 800d2d8:	4b0f      	ldr	r3, [pc, #60]	@ (800d318 <__ulp+0x48>)
 800d2da:	4013      	ands	r3, r2
 800d2dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	dc08      	bgt.n	800d2f6 <__ulp+0x26>
 800d2e4:	425b      	negs	r3, r3
 800d2e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d2ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d2ee:	da04      	bge.n	800d2fa <__ulp+0x2a>
 800d2f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d2f4:	4113      	asrs	r3, r2
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	e008      	b.n	800d30c <__ulp+0x3c>
 800d2fa:	f1a2 0314 	sub.w	r3, r2, #20
 800d2fe:	2b1e      	cmp	r3, #30
 800d300:	bfda      	itte	le
 800d302:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d306:	40da      	lsrle	r2, r3
 800d308:	2201      	movgt	r2, #1
 800d30a:	2300      	movs	r3, #0
 800d30c:	4619      	mov	r1, r3
 800d30e:	4610      	mov	r0, r2
 800d310:	ec41 0b10 	vmov	d0, r0, r1
 800d314:	b002      	add	sp, #8
 800d316:	4770      	bx	lr
 800d318:	7ff00000 	.word	0x7ff00000

0800d31c <__b2d>:
 800d31c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d320:	6906      	ldr	r6, [r0, #16]
 800d322:	f100 0814 	add.w	r8, r0, #20
 800d326:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d32a:	1f37      	subs	r7, r6, #4
 800d32c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d330:	4610      	mov	r0, r2
 800d332:	f7ff fd53 	bl	800cddc <__hi0bits>
 800d336:	f1c0 0320 	rsb	r3, r0, #32
 800d33a:	280a      	cmp	r0, #10
 800d33c:	600b      	str	r3, [r1, #0]
 800d33e:	491b      	ldr	r1, [pc, #108]	@ (800d3ac <__b2d+0x90>)
 800d340:	dc15      	bgt.n	800d36e <__b2d+0x52>
 800d342:	f1c0 0c0b 	rsb	ip, r0, #11
 800d346:	fa22 f30c 	lsr.w	r3, r2, ip
 800d34a:	45b8      	cmp	r8, r7
 800d34c:	ea43 0501 	orr.w	r5, r3, r1
 800d350:	bf34      	ite	cc
 800d352:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d356:	2300      	movcs	r3, #0
 800d358:	3015      	adds	r0, #21
 800d35a:	fa02 f000 	lsl.w	r0, r2, r0
 800d35e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d362:	4303      	orrs	r3, r0
 800d364:	461c      	mov	r4, r3
 800d366:	ec45 4b10 	vmov	d0, r4, r5
 800d36a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d36e:	45b8      	cmp	r8, r7
 800d370:	bf3a      	itte	cc
 800d372:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d376:	f1a6 0708 	subcc.w	r7, r6, #8
 800d37a:	2300      	movcs	r3, #0
 800d37c:	380b      	subs	r0, #11
 800d37e:	d012      	beq.n	800d3a6 <__b2d+0x8a>
 800d380:	f1c0 0120 	rsb	r1, r0, #32
 800d384:	fa23 f401 	lsr.w	r4, r3, r1
 800d388:	4082      	lsls	r2, r0
 800d38a:	4322      	orrs	r2, r4
 800d38c:	4547      	cmp	r7, r8
 800d38e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d392:	bf8c      	ite	hi
 800d394:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d398:	2200      	movls	r2, #0
 800d39a:	4083      	lsls	r3, r0
 800d39c:	40ca      	lsrs	r2, r1
 800d39e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d3a2:	4313      	orrs	r3, r2
 800d3a4:	e7de      	b.n	800d364 <__b2d+0x48>
 800d3a6:	ea42 0501 	orr.w	r5, r2, r1
 800d3aa:	e7db      	b.n	800d364 <__b2d+0x48>
 800d3ac:	3ff00000 	.word	0x3ff00000

0800d3b0 <__d2b>:
 800d3b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d3b4:	460f      	mov	r7, r1
 800d3b6:	2101      	movs	r1, #1
 800d3b8:	ec59 8b10 	vmov	r8, r9, d0
 800d3bc:	4616      	mov	r6, r2
 800d3be:	f7ff fc1b 	bl	800cbf8 <_Balloc>
 800d3c2:	4604      	mov	r4, r0
 800d3c4:	b930      	cbnz	r0, 800d3d4 <__d2b+0x24>
 800d3c6:	4602      	mov	r2, r0
 800d3c8:	4b23      	ldr	r3, [pc, #140]	@ (800d458 <__d2b+0xa8>)
 800d3ca:	4824      	ldr	r0, [pc, #144]	@ (800d45c <__d2b+0xac>)
 800d3cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d3d0:	f7fe fc9a 	bl	800bd08 <__assert_func>
 800d3d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d3d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d3dc:	b10d      	cbz	r5, 800d3e2 <__d2b+0x32>
 800d3de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d3e2:	9301      	str	r3, [sp, #4]
 800d3e4:	f1b8 0300 	subs.w	r3, r8, #0
 800d3e8:	d023      	beq.n	800d432 <__d2b+0x82>
 800d3ea:	4668      	mov	r0, sp
 800d3ec:	9300      	str	r3, [sp, #0]
 800d3ee:	f7ff fd14 	bl	800ce1a <__lo0bits>
 800d3f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d3f6:	b1d0      	cbz	r0, 800d42e <__d2b+0x7e>
 800d3f8:	f1c0 0320 	rsb	r3, r0, #32
 800d3fc:	fa02 f303 	lsl.w	r3, r2, r3
 800d400:	430b      	orrs	r3, r1
 800d402:	40c2      	lsrs	r2, r0
 800d404:	6163      	str	r3, [r4, #20]
 800d406:	9201      	str	r2, [sp, #4]
 800d408:	9b01      	ldr	r3, [sp, #4]
 800d40a:	61a3      	str	r3, [r4, #24]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	bf0c      	ite	eq
 800d410:	2201      	moveq	r2, #1
 800d412:	2202      	movne	r2, #2
 800d414:	6122      	str	r2, [r4, #16]
 800d416:	b1a5      	cbz	r5, 800d442 <__d2b+0x92>
 800d418:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d41c:	4405      	add	r5, r0
 800d41e:	603d      	str	r5, [r7, #0]
 800d420:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d424:	6030      	str	r0, [r6, #0]
 800d426:	4620      	mov	r0, r4
 800d428:	b003      	add	sp, #12
 800d42a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d42e:	6161      	str	r1, [r4, #20]
 800d430:	e7ea      	b.n	800d408 <__d2b+0x58>
 800d432:	a801      	add	r0, sp, #4
 800d434:	f7ff fcf1 	bl	800ce1a <__lo0bits>
 800d438:	9b01      	ldr	r3, [sp, #4]
 800d43a:	6163      	str	r3, [r4, #20]
 800d43c:	3020      	adds	r0, #32
 800d43e:	2201      	movs	r2, #1
 800d440:	e7e8      	b.n	800d414 <__d2b+0x64>
 800d442:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d446:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d44a:	6038      	str	r0, [r7, #0]
 800d44c:	6918      	ldr	r0, [r3, #16]
 800d44e:	f7ff fcc5 	bl	800cddc <__hi0bits>
 800d452:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d456:	e7e5      	b.n	800d424 <__d2b+0x74>
 800d458:	08010c90 	.word	0x08010c90
 800d45c:	08010ca1 	.word	0x08010ca1

0800d460 <__ratio>:
 800d460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d464:	b085      	sub	sp, #20
 800d466:	e9cd 1000 	strd	r1, r0, [sp]
 800d46a:	a902      	add	r1, sp, #8
 800d46c:	f7ff ff56 	bl	800d31c <__b2d>
 800d470:	9800      	ldr	r0, [sp, #0]
 800d472:	a903      	add	r1, sp, #12
 800d474:	ec55 4b10 	vmov	r4, r5, d0
 800d478:	f7ff ff50 	bl	800d31c <__b2d>
 800d47c:	9b01      	ldr	r3, [sp, #4]
 800d47e:	6919      	ldr	r1, [r3, #16]
 800d480:	9b00      	ldr	r3, [sp, #0]
 800d482:	691b      	ldr	r3, [r3, #16]
 800d484:	1ac9      	subs	r1, r1, r3
 800d486:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d48a:	1a9b      	subs	r3, r3, r2
 800d48c:	ec5b ab10 	vmov	sl, fp, d0
 800d490:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d494:	2b00      	cmp	r3, #0
 800d496:	bfce      	itee	gt
 800d498:	462a      	movgt	r2, r5
 800d49a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d49e:	465a      	movle	r2, fp
 800d4a0:	462f      	mov	r7, r5
 800d4a2:	46d9      	mov	r9, fp
 800d4a4:	bfcc      	ite	gt
 800d4a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d4aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d4ae:	464b      	mov	r3, r9
 800d4b0:	4652      	mov	r2, sl
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	4639      	mov	r1, r7
 800d4b6:	f7f3 f9e9 	bl	800088c <__aeabi_ddiv>
 800d4ba:	ec41 0b10 	vmov	d0, r0, r1
 800d4be:	b005      	add	sp, #20
 800d4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d4c4 <__copybits>:
 800d4c4:	3901      	subs	r1, #1
 800d4c6:	b570      	push	{r4, r5, r6, lr}
 800d4c8:	1149      	asrs	r1, r1, #5
 800d4ca:	6914      	ldr	r4, [r2, #16]
 800d4cc:	3101      	adds	r1, #1
 800d4ce:	f102 0314 	add.w	r3, r2, #20
 800d4d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d4d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d4da:	1f05      	subs	r5, r0, #4
 800d4dc:	42a3      	cmp	r3, r4
 800d4de:	d30c      	bcc.n	800d4fa <__copybits+0x36>
 800d4e0:	1aa3      	subs	r3, r4, r2
 800d4e2:	3b11      	subs	r3, #17
 800d4e4:	f023 0303 	bic.w	r3, r3, #3
 800d4e8:	3211      	adds	r2, #17
 800d4ea:	42a2      	cmp	r2, r4
 800d4ec:	bf88      	it	hi
 800d4ee:	2300      	movhi	r3, #0
 800d4f0:	4418      	add	r0, r3
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	4288      	cmp	r0, r1
 800d4f6:	d305      	bcc.n	800d504 <__copybits+0x40>
 800d4f8:	bd70      	pop	{r4, r5, r6, pc}
 800d4fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800d4fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800d502:	e7eb      	b.n	800d4dc <__copybits+0x18>
 800d504:	f840 3b04 	str.w	r3, [r0], #4
 800d508:	e7f4      	b.n	800d4f4 <__copybits+0x30>

0800d50a <__any_on>:
 800d50a:	f100 0214 	add.w	r2, r0, #20
 800d50e:	6900      	ldr	r0, [r0, #16]
 800d510:	114b      	asrs	r3, r1, #5
 800d512:	4298      	cmp	r0, r3
 800d514:	b510      	push	{r4, lr}
 800d516:	db11      	blt.n	800d53c <__any_on+0x32>
 800d518:	dd0a      	ble.n	800d530 <__any_on+0x26>
 800d51a:	f011 011f 	ands.w	r1, r1, #31
 800d51e:	d007      	beq.n	800d530 <__any_on+0x26>
 800d520:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d524:	fa24 f001 	lsr.w	r0, r4, r1
 800d528:	fa00 f101 	lsl.w	r1, r0, r1
 800d52c:	428c      	cmp	r4, r1
 800d52e:	d10b      	bne.n	800d548 <__any_on+0x3e>
 800d530:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d534:	4293      	cmp	r3, r2
 800d536:	d803      	bhi.n	800d540 <__any_on+0x36>
 800d538:	2000      	movs	r0, #0
 800d53a:	bd10      	pop	{r4, pc}
 800d53c:	4603      	mov	r3, r0
 800d53e:	e7f7      	b.n	800d530 <__any_on+0x26>
 800d540:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d544:	2900      	cmp	r1, #0
 800d546:	d0f5      	beq.n	800d534 <__any_on+0x2a>
 800d548:	2001      	movs	r0, #1
 800d54a:	e7f6      	b.n	800d53a <__any_on+0x30>

0800d54c <sulp>:
 800d54c:	b570      	push	{r4, r5, r6, lr}
 800d54e:	4604      	mov	r4, r0
 800d550:	460d      	mov	r5, r1
 800d552:	ec45 4b10 	vmov	d0, r4, r5
 800d556:	4616      	mov	r6, r2
 800d558:	f7ff feba 	bl	800d2d0 <__ulp>
 800d55c:	ec51 0b10 	vmov	r0, r1, d0
 800d560:	b17e      	cbz	r6, 800d582 <sulp+0x36>
 800d562:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d566:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	dd09      	ble.n	800d582 <sulp+0x36>
 800d56e:	051b      	lsls	r3, r3, #20
 800d570:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d574:	2400      	movs	r4, #0
 800d576:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d57a:	4622      	mov	r2, r4
 800d57c:	462b      	mov	r3, r5
 800d57e:	f7f3 f85b 	bl	8000638 <__aeabi_dmul>
 800d582:	ec41 0b10 	vmov	d0, r0, r1
 800d586:	bd70      	pop	{r4, r5, r6, pc}

0800d588 <_strtod_l>:
 800d588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d58c:	b09f      	sub	sp, #124	@ 0x7c
 800d58e:	460c      	mov	r4, r1
 800d590:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d592:	2200      	movs	r2, #0
 800d594:	921a      	str	r2, [sp, #104]	@ 0x68
 800d596:	9005      	str	r0, [sp, #20]
 800d598:	f04f 0a00 	mov.w	sl, #0
 800d59c:	f04f 0b00 	mov.w	fp, #0
 800d5a0:	460a      	mov	r2, r1
 800d5a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d5a4:	7811      	ldrb	r1, [r2, #0]
 800d5a6:	292b      	cmp	r1, #43	@ 0x2b
 800d5a8:	d04a      	beq.n	800d640 <_strtod_l+0xb8>
 800d5aa:	d838      	bhi.n	800d61e <_strtod_l+0x96>
 800d5ac:	290d      	cmp	r1, #13
 800d5ae:	d832      	bhi.n	800d616 <_strtod_l+0x8e>
 800d5b0:	2908      	cmp	r1, #8
 800d5b2:	d832      	bhi.n	800d61a <_strtod_l+0x92>
 800d5b4:	2900      	cmp	r1, #0
 800d5b6:	d03b      	beq.n	800d630 <_strtod_l+0xa8>
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800d5bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d5be:	782a      	ldrb	r2, [r5, #0]
 800d5c0:	2a30      	cmp	r2, #48	@ 0x30
 800d5c2:	f040 80b2 	bne.w	800d72a <_strtod_l+0x1a2>
 800d5c6:	786a      	ldrb	r2, [r5, #1]
 800d5c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d5cc:	2a58      	cmp	r2, #88	@ 0x58
 800d5ce:	d16e      	bne.n	800d6ae <_strtod_l+0x126>
 800d5d0:	9302      	str	r3, [sp, #8]
 800d5d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d5d4:	9301      	str	r3, [sp, #4]
 800d5d6:	ab1a      	add	r3, sp, #104	@ 0x68
 800d5d8:	9300      	str	r3, [sp, #0]
 800d5da:	4a8f      	ldr	r2, [pc, #572]	@ (800d818 <_strtod_l+0x290>)
 800d5dc:	9805      	ldr	r0, [sp, #20]
 800d5de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d5e0:	a919      	add	r1, sp, #100	@ 0x64
 800d5e2:	f001 faff 	bl	800ebe4 <__gethex>
 800d5e6:	f010 060f 	ands.w	r6, r0, #15
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	d005      	beq.n	800d5fa <_strtod_l+0x72>
 800d5ee:	2e06      	cmp	r6, #6
 800d5f0:	d128      	bne.n	800d644 <_strtod_l+0xbc>
 800d5f2:	3501      	adds	r5, #1
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	9519      	str	r5, [sp, #100]	@ 0x64
 800d5f8:	930e      	str	r3, [sp, #56]	@ 0x38
 800d5fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	f040 858e 	bne.w	800e11e <_strtod_l+0xb96>
 800d602:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d604:	b1cb      	cbz	r3, 800d63a <_strtod_l+0xb2>
 800d606:	4652      	mov	r2, sl
 800d608:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d60c:	ec43 2b10 	vmov	d0, r2, r3
 800d610:	b01f      	add	sp, #124	@ 0x7c
 800d612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d616:	2920      	cmp	r1, #32
 800d618:	d1ce      	bne.n	800d5b8 <_strtod_l+0x30>
 800d61a:	3201      	adds	r2, #1
 800d61c:	e7c1      	b.n	800d5a2 <_strtod_l+0x1a>
 800d61e:	292d      	cmp	r1, #45	@ 0x2d
 800d620:	d1ca      	bne.n	800d5b8 <_strtod_l+0x30>
 800d622:	2101      	movs	r1, #1
 800d624:	910e      	str	r1, [sp, #56]	@ 0x38
 800d626:	1c51      	adds	r1, r2, #1
 800d628:	9119      	str	r1, [sp, #100]	@ 0x64
 800d62a:	7852      	ldrb	r2, [r2, #1]
 800d62c:	2a00      	cmp	r2, #0
 800d62e:	d1c5      	bne.n	800d5bc <_strtod_l+0x34>
 800d630:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d632:	9419      	str	r4, [sp, #100]	@ 0x64
 800d634:	2b00      	cmp	r3, #0
 800d636:	f040 8570 	bne.w	800e11a <_strtod_l+0xb92>
 800d63a:	4652      	mov	r2, sl
 800d63c:	465b      	mov	r3, fp
 800d63e:	e7e5      	b.n	800d60c <_strtod_l+0x84>
 800d640:	2100      	movs	r1, #0
 800d642:	e7ef      	b.n	800d624 <_strtod_l+0x9c>
 800d644:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d646:	b13a      	cbz	r2, 800d658 <_strtod_l+0xd0>
 800d648:	2135      	movs	r1, #53	@ 0x35
 800d64a:	a81c      	add	r0, sp, #112	@ 0x70
 800d64c:	f7ff ff3a 	bl	800d4c4 <__copybits>
 800d650:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d652:	9805      	ldr	r0, [sp, #20]
 800d654:	f7ff fb10 	bl	800cc78 <_Bfree>
 800d658:	3e01      	subs	r6, #1
 800d65a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d65c:	2e04      	cmp	r6, #4
 800d65e:	d806      	bhi.n	800d66e <_strtod_l+0xe6>
 800d660:	e8df f006 	tbb	[pc, r6]
 800d664:	201d0314 	.word	0x201d0314
 800d668:	14          	.byte	0x14
 800d669:	00          	.byte	0x00
 800d66a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d66e:	05e1      	lsls	r1, r4, #23
 800d670:	bf48      	it	mi
 800d672:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d676:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d67a:	0d1b      	lsrs	r3, r3, #20
 800d67c:	051b      	lsls	r3, r3, #20
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d1bb      	bne.n	800d5fa <_strtod_l+0x72>
 800d682:	f7fe fb0d 	bl	800bca0 <__errno>
 800d686:	2322      	movs	r3, #34	@ 0x22
 800d688:	6003      	str	r3, [r0, #0]
 800d68a:	e7b6      	b.n	800d5fa <_strtod_l+0x72>
 800d68c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d690:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d694:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d698:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d69c:	e7e7      	b.n	800d66e <_strtod_l+0xe6>
 800d69e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d820 <_strtod_l+0x298>
 800d6a2:	e7e4      	b.n	800d66e <_strtod_l+0xe6>
 800d6a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d6a8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800d6ac:	e7df      	b.n	800d66e <_strtod_l+0xe6>
 800d6ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6b0:	1c5a      	adds	r2, r3, #1
 800d6b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d6b4:	785b      	ldrb	r3, [r3, #1]
 800d6b6:	2b30      	cmp	r3, #48	@ 0x30
 800d6b8:	d0f9      	beq.n	800d6ae <_strtod_l+0x126>
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d09d      	beq.n	800d5fa <_strtod_l+0x72>
 800d6be:	2301      	movs	r3, #1
 800d6c0:	2700      	movs	r7, #0
 800d6c2:	9308      	str	r3, [sp, #32]
 800d6c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800d6c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d6ca:	46b9      	mov	r9, r7
 800d6cc:	220a      	movs	r2, #10
 800d6ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d6d0:	7805      	ldrb	r5, [r0, #0]
 800d6d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d6d6:	b2d9      	uxtb	r1, r3
 800d6d8:	2909      	cmp	r1, #9
 800d6da:	d928      	bls.n	800d72e <_strtod_l+0x1a6>
 800d6dc:	494f      	ldr	r1, [pc, #316]	@ (800d81c <_strtod_l+0x294>)
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f001 f9a4 	bl	800ea2c <strncmp>
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	d032      	beq.n	800d74e <_strtod_l+0x1c6>
 800d6e8:	2000      	movs	r0, #0
 800d6ea:	462a      	mov	r2, r5
 800d6ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800d6ee:	464d      	mov	r5, r9
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2a65      	cmp	r2, #101	@ 0x65
 800d6f4:	d001      	beq.n	800d6fa <_strtod_l+0x172>
 800d6f6:	2a45      	cmp	r2, #69	@ 0x45
 800d6f8:	d114      	bne.n	800d724 <_strtod_l+0x19c>
 800d6fa:	b91d      	cbnz	r5, 800d704 <_strtod_l+0x17c>
 800d6fc:	9a08      	ldr	r2, [sp, #32]
 800d6fe:	4302      	orrs	r2, r0
 800d700:	d096      	beq.n	800d630 <_strtod_l+0xa8>
 800d702:	2500      	movs	r5, #0
 800d704:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d706:	1c62      	adds	r2, r4, #1
 800d708:	9219      	str	r2, [sp, #100]	@ 0x64
 800d70a:	7862      	ldrb	r2, [r4, #1]
 800d70c:	2a2b      	cmp	r2, #43	@ 0x2b
 800d70e:	d07a      	beq.n	800d806 <_strtod_l+0x27e>
 800d710:	2a2d      	cmp	r2, #45	@ 0x2d
 800d712:	d07e      	beq.n	800d812 <_strtod_l+0x28a>
 800d714:	f04f 0c00 	mov.w	ip, #0
 800d718:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d71c:	2909      	cmp	r1, #9
 800d71e:	f240 8085 	bls.w	800d82c <_strtod_l+0x2a4>
 800d722:	9419      	str	r4, [sp, #100]	@ 0x64
 800d724:	f04f 0800 	mov.w	r8, #0
 800d728:	e0a5      	b.n	800d876 <_strtod_l+0x2ee>
 800d72a:	2300      	movs	r3, #0
 800d72c:	e7c8      	b.n	800d6c0 <_strtod_l+0x138>
 800d72e:	f1b9 0f08 	cmp.w	r9, #8
 800d732:	bfd8      	it	le
 800d734:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d736:	f100 0001 	add.w	r0, r0, #1
 800d73a:	bfda      	itte	le
 800d73c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d740:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d742:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d746:	f109 0901 	add.w	r9, r9, #1
 800d74a:	9019      	str	r0, [sp, #100]	@ 0x64
 800d74c:	e7bf      	b.n	800d6ce <_strtod_l+0x146>
 800d74e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d750:	1c5a      	adds	r2, r3, #1
 800d752:	9219      	str	r2, [sp, #100]	@ 0x64
 800d754:	785a      	ldrb	r2, [r3, #1]
 800d756:	f1b9 0f00 	cmp.w	r9, #0
 800d75a:	d03b      	beq.n	800d7d4 <_strtod_l+0x24c>
 800d75c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d75e:	464d      	mov	r5, r9
 800d760:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d764:	2b09      	cmp	r3, #9
 800d766:	d912      	bls.n	800d78e <_strtod_l+0x206>
 800d768:	2301      	movs	r3, #1
 800d76a:	e7c2      	b.n	800d6f2 <_strtod_l+0x16a>
 800d76c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d76e:	1c5a      	adds	r2, r3, #1
 800d770:	9219      	str	r2, [sp, #100]	@ 0x64
 800d772:	785a      	ldrb	r2, [r3, #1]
 800d774:	3001      	adds	r0, #1
 800d776:	2a30      	cmp	r2, #48	@ 0x30
 800d778:	d0f8      	beq.n	800d76c <_strtod_l+0x1e4>
 800d77a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d77e:	2b08      	cmp	r3, #8
 800d780:	f200 84d2 	bhi.w	800e128 <_strtod_l+0xba0>
 800d784:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d786:	900a      	str	r0, [sp, #40]	@ 0x28
 800d788:	2000      	movs	r0, #0
 800d78a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d78c:	4605      	mov	r5, r0
 800d78e:	3a30      	subs	r2, #48	@ 0x30
 800d790:	f100 0301 	add.w	r3, r0, #1
 800d794:	d018      	beq.n	800d7c8 <_strtod_l+0x240>
 800d796:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d798:	4419      	add	r1, r3
 800d79a:	910a      	str	r1, [sp, #40]	@ 0x28
 800d79c:	462e      	mov	r6, r5
 800d79e:	f04f 0e0a 	mov.w	lr, #10
 800d7a2:	1c71      	adds	r1, r6, #1
 800d7a4:	eba1 0c05 	sub.w	ip, r1, r5
 800d7a8:	4563      	cmp	r3, ip
 800d7aa:	dc15      	bgt.n	800d7d8 <_strtod_l+0x250>
 800d7ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d7b0:	182b      	adds	r3, r5, r0
 800d7b2:	2b08      	cmp	r3, #8
 800d7b4:	f105 0501 	add.w	r5, r5, #1
 800d7b8:	4405      	add	r5, r0
 800d7ba:	dc1a      	bgt.n	800d7f2 <_strtod_l+0x26a>
 800d7bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d7be:	230a      	movs	r3, #10
 800d7c0:	fb03 2301 	mla	r3, r3, r1, r2
 800d7c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d7ca:	1c51      	adds	r1, r2, #1
 800d7cc:	9119      	str	r1, [sp, #100]	@ 0x64
 800d7ce:	7852      	ldrb	r2, [r2, #1]
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	e7c5      	b.n	800d760 <_strtod_l+0x1d8>
 800d7d4:	4648      	mov	r0, r9
 800d7d6:	e7ce      	b.n	800d776 <_strtod_l+0x1ee>
 800d7d8:	2e08      	cmp	r6, #8
 800d7da:	dc05      	bgt.n	800d7e8 <_strtod_l+0x260>
 800d7dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d7de:	fb0e f606 	mul.w	r6, lr, r6
 800d7e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d7e4:	460e      	mov	r6, r1
 800d7e6:	e7dc      	b.n	800d7a2 <_strtod_l+0x21a>
 800d7e8:	2910      	cmp	r1, #16
 800d7ea:	bfd8      	it	le
 800d7ec:	fb0e f707 	mulle.w	r7, lr, r7
 800d7f0:	e7f8      	b.n	800d7e4 <_strtod_l+0x25c>
 800d7f2:	2b0f      	cmp	r3, #15
 800d7f4:	bfdc      	itt	le
 800d7f6:	230a      	movle	r3, #10
 800d7f8:	fb03 2707 	mlale	r7, r3, r7, r2
 800d7fc:	e7e3      	b.n	800d7c6 <_strtod_l+0x23e>
 800d7fe:	2300      	movs	r3, #0
 800d800:	930a      	str	r3, [sp, #40]	@ 0x28
 800d802:	2301      	movs	r3, #1
 800d804:	e77a      	b.n	800d6fc <_strtod_l+0x174>
 800d806:	f04f 0c00 	mov.w	ip, #0
 800d80a:	1ca2      	adds	r2, r4, #2
 800d80c:	9219      	str	r2, [sp, #100]	@ 0x64
 800d80e:	78a2      	ldrb	r2, [r4, #2]
 800d810:	e782      	b.n	800d718 <_strtod_l+0x190>
 800d812:	f04f 0c01 	mov.w	ip, #1
 800d816:	e7f8      	b.n	800d80a <_strtod_l+0x282>
 800d818:	08010e8c 	.word	0x08010e8c
 800d81c:	08010cfa 	.word	0x08010cfa
 800d820:	7ff00000 	.word	0x7ff00000
 800d824:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d826:	1c51      	adds	r1, r2, #1
 800d828:	9119      	str	r1, [sp, #100]	@ 0x64
 800d82a:	7852      	ldrb	r2, [r2, #1]
 800d82c:	2a30      	cmp	r2, #48	@ 0x30
 800d82e:	d0f9      	beq.n	800d824 <_strtod_l+0x29c>
 800d830:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d834:	2908      	cmp	r1, #8
 800d836:	f63f af75 	bhi.w	800d724 <_strtod_l+0x19c>
 800d83a:	3a30      	subs	r2, #48	@ 0x30
 800d83c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d83e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d840:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d842:	f04f 080a 	mov.w	r8, #10
 800d846:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d848:	1c56      	adds	r6, r2, #1
 800d84a:	9619      	str	r6, [sp, #100]	@ 0x64
 800d84c:	7852      	ldrb	r2, [r2, #1]
 800d84e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d852:	f1be 0f09 	cmp.w	lr, #9
 800d856:	d939      	bls.n	800d8cc <_strtod_l+0x344>
 800d858:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d85a:	1a76      	subs	r6, r6, r1
 800d85c:	2e08      	cmp	r6, #8
 800d85e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d862:	dc03      	bgt.n	800d86c <_strtod_l+0x2e4>
 800d864:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d866:	4588      	cmp	r8, r1
 800d868:	bfa8      	it	ge
 800d86a:	4688      	movge	r8, r1
 800d86c:	f1bc 0f00 	cmp.w	ip, #0
 800d870:	d001      	beq.n	800d876 <_strtod_l+0x2ee>
 800d872:	f1c8 0800 	rsb	r8, r8, #0
 800d876:	2d00      	cmp	r5, #0
 800d878:	d14e      	bne.n	800d918 <_strtod_l+0x390>
 800d87a:	9908      	ldr	r1, [sp, #32]
 800d87c:	4308      	orrs	r0, r1
 800d87e:	f47f aebc 	bne.w	800d5fa <_strtod_l+0x72>
 800d882:	2b00      	cmp	r3, #0
 800d884:	f47f aed4 	bne.w	800d630 <_strtod_l+0xa8>
 800d888:	2a69      	cmp	r2, #105	@ 0x69
 800d88a:	d028      	beq.n	800d8de <_strtod_l+0x356>
 800d88c:	dc25      	bgt.n	800d8da <_strtod_l+0x352>
 800d88e:	2a49      	cmp	r2, #73	@ 0x49
 800d890:	d025      	beq.n	800d8de <_strtod_l+0x356>
 800d892:	2a4e      	cmp	r2, #78	@ 0x4e
 800d894:	f47f aecc 	bne.w	800d630 <_strtod_l+0xa8>
 800d898:	499a      	ldr	r1, [pc, #616]	@ (800db04 <_strtod_l+0x57c>)
 800d89a:	a819      	add	r0, sp, #100	@ 0x64
 800d89c:	f001 fbc4 	bl	800f028 <__match>
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	f43f aec5 	beq.w	800d630 <_strtod_l+0xa8>
 800d8a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	2b28      	cmp	r3, #40	@ 0x28
 800d8ac:	d12e      	bne.n	800d90c <_strtod_l+0x384>
 800d8ae:	4996      	ldr	r1, [pc, #600]	@ (800db08 <_strtod_l+0x580>)
 800d8b0:	aa1c      	add	r2, sp, #112	@ 0x70
 800d8b2:	a819      	add	r0, sp, #100	@ 0x64
 800d8b4:	f001 fbcc 	bl	800f050 <__hexnan>
 800d8b8:	2805      	cmp	r0, #5
 800d8ba:	d127      	bne.n	800d90c <_strtod_l+0x384>
 800d8bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d8be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d8c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d8c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d8ca:	e696      	b.n	800d5fa <_strtod_l+0x72>
 800d8cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d8ce:	fb08 2101 	mla	r1, r8, r1, r2
 800d8d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d8d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d8d8:	e7b5      	b.n	800d846 <_strtod_l+0x2be>
 800d8da:	2a6e      	cmp	r2, #110	@ 0x6e
 800d8dc:	e7da      	b.n	800d894 <_strtod_l+0x30c>
 800d8de:	498b      	ldr	r1, [pc, #556]	@ (800db0c <_strtod_l+0x584>)
 800d8e0:	a819      	add	r0, sp, #100	@ 0x64
 800d8e2:	f001 fba1 	bl	800f028 <__match>
 800d8e6:	2800      	cmp	r0, #0
 800d8e8:	f43f aea2 	beq.w	800d630 <_strtod_l+0xa8>
 800d8ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8ee:	4988      	ldr	r1, [pc, #544]	@ (800db10 <_strtod_l+0x588>)
 800d8f0:	3b01      	subs	r3, #1
 800d8f2:	a819      	add	r0, sp, #100	@ 0x64
 800d8f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800d8f6:	f001 fb97 	bl	800f028 <__match>
 800d8fa:	b910      	cbnz	r0, 800d902 <_strtod_l+0x37a>
 800d8fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8fe:	3301      	adds	r3, #1
 800d900:	9319      	str	r3, [sp, #100]	@ 0x64
 800d902:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800db20 <_strtod_l+0x598>
 800d906:	f04f 0a00 	mov.w	sl, #0
 800d90a:	e676      	b.n	800d5fa <_strtod_l+0x72>
 800d90c:	4881      	ldr	r0, [pc, #516]	@ (800db14 <_strtod_l+0x58c>)
 800d90e:	f001 f8df 	bl	800ead0 <nan>
 800d912:	ec5b ab10 	vmov	sl, fp, d0
 800d916:	e670      	b.n	800d5fa <_strtod_l+0x72>
 800d918:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d91a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d91c:	eba8 0303 	sub.w	r3, r8, r3
 800d920:	f1b9 0f00 	cmp.w	r9, #0
 800d924:	bf08      	it	eq
 800d926:	46a9      	moveq	r9, r5
 800d928:	2d10      	cmp	r5, #16
 800d92a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d92c:	462c      	mov	r4, r5
 800d92e:	bfa8      	it	ge
 800d930:	2410      	movge	r4, #16
 800d932:	f7f2 fe07 	bl	8000544 <__aeabi_ui2d>
 800d936:	2d09      	cmp	r5, #9
 800d938:	4682      	mov	sl, r0
 800d93a:	468b      	mov	fp, r1
 800d93c:	dc13      	bgt.n	800d966 <_strtod_l+0x3de>
 800d93e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d940:	2b00      	cmp	r3, #0
 800d942:	f43f ae5a 	beq.w	800d5fa <_strtod_l+0x72>
 800d946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d948:	dd78      	ble.n	800da3c <_strtod_l+0x4b4>
 800d94a:	2b16      	cmp	r3, #22
 800d94c:	dc5f      	bgt.n	800da0e <_strtod_l+0x486>
 800d94e:	4972      	ldr	r1, [pc, #456]	@ (800db18 <_strtod_l+0x590>)
 800d950:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d954:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d958:	4652      	mov	r2, sl
 800d95a:	465b      	mov	r3, fp
 800d95c:	f7f2 fe6c 	bl	8000638 <__aeabi_dmul>
 800d960:	4682      	mov	sl, r0
 800d962:	468b      	mov	fp, r1
 800d964:	e649      	b.n	800d5fa <_strtod_l+0x72>
 800d966:	4b6c      	ldr	r3, [pc, #432]	@ (800db18 <_strtod_l+0x590>)
 800d968:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d96c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d970:	f7f2 fe62 	bl	8000638 <__aeabi_dmul>
 800d974:	4682      	mov	sl, r0
 800d976:	4638      	mov	r0, r7
 800d978:	468b      	mov	fp, r1
 800d97a:	f7f2 fde3 	bl	8000544 <__aeabi_ui2d>
 800d97e:	4602      	mov	r2, r0
 800d980:	460b      	mov	r3, r1
 800d982:	4650      	mov	r0, sl
 800d984:	4659      	mov	r1, fp
 800d986:	f7f2 fca1 	bl	80002cc <__adddf3>
 800d98a:	2d0f      	cmp	r5, #15
 800d98c:	4682      	mov	sl, r0
 800d98e:	468b      	mov	fp, r1
 800d990:	ddd5      	ble.n	800d93e <_strtod_l+0x3b6>
 800d992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d994:	1b2c      	subs	r4, r5, r4
 800d996:	441c      	add	r4, r3
 800d998:	2c00      	cmp	r4, #0
 800d99a:	f340 8093 	ble.w	800dac4 <_strtod_l+0x53c>
 800d99e:	f014 030f 	ands.w	r3, r4, #15
 800d9a2:	d00a      	beq.n	800d9ba <_strtod_l+0x432>
 800d9a4:	495c      	ldr	r1, [pc, #368]	@ (800db18 <_strtod_l+0x590>)
 800d9a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d9aa:	4652      	mov	r2, sl
 800d9ac:	465b      	mov	r3, fp
 800d9ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9b2:	f7f2 fe41 	bl	8000638 <__aeabi_dmul>
 800d9b6:	4682      	mov	sl, r0
 800d9b8:	468b      	mov	fp, r1
 800d9ba:	f034 040f 	bics.w	r4, r4, #15
 800d9be:	d073      	beq.n	800daa8 <_strtod_l+0x520>
 800d9c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d9c4:	dd49      	ble.n	800da5a <_strtod_l+0x4d2>
 800d9c6:	2400      	movs	r4, #0
 800d9c8:	46a0      	mov	r8, r4
 800d9ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d9cc:	46a1      	mov	r9, r4
 800d9ce:	9a05      	ldr	r2, [sp, #20]
 800d9d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800db20 <_strtod_l+0x598>
 800d9d4:	2322      	movs	r3, #34	@ 0x22
 800d9d6:	6013      	str	r3, [r2, #0]
 800d9d8:	f04f 0a00 	mov.w	sl, #0
 800d9dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	f43f ae0b 	beq.w	800d5fa <_strtod_l+0x72>
 800d9e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d9e6:	9805      	ldr	r0, [sp, #20]
 800d9e8:	f7ff f946 	bl	800cc78 <_Bfree>
 800d9ec:	9805      	ldr	r0, [sp, #20]
 800d9ee:	4649      	mov	r1, r9
 800d9f0:	f7ff f942 	bl	800cc78 <_Bfree>
 800d9f4:	9805      	ldr	r0, [sp, #20]
 800d9f6:	4641      	mov	r1, r8
 800d9f8:	f7ff f93e 	bl	800cc78 <_Bfree>
 800d9fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d9fe:	9805      	ldr	r0, [sp, #20]
 800da00:	f7ff f93a 	bl	800cc78 <_Bfree>
 800da04:	9805      	ldr	r0, [sp, #20]
 800da06:	4621      	mov	r1, r4
 800da08:	f7ff f936 	bl	800cc78 <_Bfree>
 800da0c:	e5f5      	b.n	800d5fa <_strtod_l+0x72>
 800da0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800da14:	4293      	cmp	r3, r2
 800da16:	dbbc      	blt.n	800d992 <_strtod_l+0x40a>
 800da18:	4c3f      	ldr	r4, [pc, #252]	@ (800db18 <_strtod_l+0x590>)
 800da1a:	f1c5 050f 	rsb	r5, r5, #15
 800da1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800da22:	4652      	mov	r2, sl
 800da24:	465b      	mov	r3, fp
 800da26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da2a:	f7f2 fe05 	bl	8000638 <__aeabi_dmul>
 800da2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da30:	1b5d      	subs	r5, r3, r5
 800da32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800da36:	e9d4 2300 	ldrd	r2, r3, [r4]
 800da3a:	e78f      	b.n	800d95c <_strtod_l+0x3d4>
 800da3c:	3316      	adds	r3, #22
 800da3e:	dba8      	blt.n	800d992 <_strtod_l+0x40a>
 800da40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da42:	eba3 0808 	sub.w	r8, r3, r8
 800da46:	4b34      	ldr	r3, [pc, #208]	@ (800db18 <_strtod_l+0x590>)
 800da48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800da4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800da50:	4650      	mov	r0, sl
 800da52:	4659      	mov	r1, fp
 800da54:	f7f2 ff1a 	bl	800088c <__aeabi_ddiv>
 800da58:	e782      	b.n	800d960 <_strtod_l+0x3d8>
 800da5a:	2300      	movs	r3, #0
 800da5c:	4f2f      	ldr	r7, [pc, #188]	@ (800db1c <_strtod_l+0x594>)
 800da5e:	1124      	asrs	r4, r4, #4
 800da60:	4650      	mov	r0, sl
 800da62:	4659      	mov	r1, fp
 800da64:	461e      	mov	r6, r3
 800da66:	2c01      	cmp	r4, #1
 800da68:	dc21      	bgt.n	800daae <_strtod_l+0x526>
 800da6a:	b10b      	cbz	r3, 800da70 <_strtod_l+0x4e8>
 800da6c:	4682      	mov	sl, r0
 800da6e:	468b      	mov	fp, r1
 800da70:	492a      	ldr	r1, [pc, #168]	@ (800db1c <_strtod_l+0x594>)
 800da72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800da76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800da7a:	4652      	mov	r2, sl
 800da7c:	465b      	mov	r3, fp
 800da7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da82:	f7f2 fdd9 	bl	8000638 <__aeabi_dmul>
 800da86:	4b26      	ldr	r3, [pc, #152]	@ (800db20 <_strtod_l+0x598>)
 800da88:	460a      	mov	r2, r1
 800da8a:	400b      	ands	r3, r1
 800da8c:	4925      	ldr	r1, [pc, #148]	@ (800db24 <_strtod_l+0x59c>)
 800da8e:	428b      	cmp	r3, r1
 800da90:	4682      	mov	sl, r0
 800da92:	d898      	bhi.n	800d9c6 <_strtod_l+0x43e>
 800da94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800da98:	428b      	cmp	r3, r1
 800da9a:	bf86      	itte	hi
 800da9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800db28 <_strtod_l+0x5a0>
 800daa0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800daa4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800daa8:	2300      	movs	r3, #0
 800daaa:	9308      	str	r3, [sp, #32]
 800daac:	e076      	b.n	800db9c <_strtod_l+0x614>
 800daae:	07e2      	lsls	r2, r4, #31
 800dab0:	d504      	bpl.n	800dabc <_strtod_l+0x534>
 800dab2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dab6:	f7f2 fdbf 	bl	8000638 <__aeabi_dmul>
 800daba:	2301      	movs	r3, #1
 800dabc:	3601      	adds	r6, #1
 800dabe:	1064      	asrs	r4, r4, #1
 800dac0:	3708      	adds	r7, #8
 800dac2:	e7d0      	b.n	800da66 <_strtod_l+0x4de>
 800dac4:	d0f0      	beq.n	800daa8 <_strtod_l+0x520>
 800dac6:	4264      	negs	r4, r4
 800dac8:	f014 020f 	ands.w	r2, r4, #15
 800dacc:	d00a      	beq.n	800dae4 <_strtod_l+0x55c>
 800dace:	4b12      	ldr	r3, [pc, #72]	@ (800db18 <_strtod_l+0x590>)
 800dad0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dad4:	4650      	mov	r0, sl
 800dad6:	4659      	mov	r1, fp
 800dad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dadc:	f7f2 fed6 	bl	800088c <__aeabi_ddiv>
 800dae0:	4682      	mov	sl, r0
 800dae2:	468b      	mov	fp, r1
 800dae4:	1124      	asrs	r4, r4, #4
 800dae6:	d0df      	beq.n	800daa8 <_strtod_l+0x520>
 800dae8:	2c1f      	cmp	r4, #31
 800daea:	dd1f      	ble.n	800db2c <_strtod_l+0x5a4>
 800daec:	2400      	movs	r4, #0
 800daee:	46a0      	mov	r8, r4
 800daf0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800daf2:	46a1      	mov	r9, r4
 800daf4:	9a05      	ldr	r2, [sp, #20]
 800daf6:	2322      	movs	r3, #34	@ 0x22
 800daf8:	f04f 0a00 	mov.w	sl, #0
 800dafc:	f04f 0b00 	mov.w	fp, #0
 800db00:	6013      	str	r3, [r2, #0]
 800db02:	e76b      	b.n	800d9dc <_strtod_l+0x454>
 800db04:	08010b52 	.word	0x08010b52
 800db08:	08010e78 	.word	0x08010e78
 800db0c:	08010b4a 	.word	0x08010b4a
 800db10:	08010c2e 	.word	0x08010c2e
 800db14:	08010c2a 	.word	0x08010c2a
 800db18:	08010db0 	.word	0x08010db0
 800db1c:	08010d88 	.word	0x08010d88
 800db20:	7ff00000 	.word	0x7ff00000
 800db24:	7ca00000 	.word	0x7ca00000
 800db28:	7fefffff 	.word	0x7fefffff
 800db2c:	f014 0310 	ands.w	r3, r4, #16
 800db30:	bf18      	it	ne
 800db32:	236a      	movne	r3, #106	@ 0x6a
 800db34:	4ea9      	ldr	r6, [pc, #676]	@ (800dddc <_strtod_l+0x854>)
 800db36:	9308      	str	r3, [sp, #32]
 800db38:	4650      	mov	r0, sl
 800db3a:	4659      	mov	r1, fp
 800db3c:	2300      	movs	r3, #0
 800db3e:	07e7      	lsls	r7, r4, #31
 800db40:	d504      	bpl.n	800db4c <_strtod_l+0x5c4>
 800db42:	e9d6 2300 	ldrd	r2, r3, [r6]
 800db46:	f7f2 fd77 	bl	8000638 <__aeabi_dmul>
 800db4a:	2301      	movs	r3, #1
 800db4c:	1064      	asrs	r4, r4, #1
 800db4e:	f106 0608 	add.w	r6, r6, #8
 800db52:	d1f4      	bne.n	800db3e <_strtod_l+0x5b6>
 800db54:	b10b      	cbz	r3, 800db5a <_strtod_l+0x5d2>
 800db56:	4682      	mov	sl, r0
 800db58:	468b      	mov	fp, r1
 800db5a:	9b08      	ldr	r3, [sp, #32]
 800db5c:	b1b3      	cbz	r3, 800db8c <_strtod_l+0x604>
 800db5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800db62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800db66:	2b00      	cmp	r3, #0
 800db68:	4659      	mov	r1, fp
 800db6a:	dd0f      	ble.n	800db8c <_strtod_l+0x604>
 800db6c:	2b1f      	cmp	r3, #31
 800db6e:	dd56      	ble.n	800dc1e <_strtod_l+0x696>
 800db70:	2b34      	cmp	r3, #52	@ 0x34
 800db72:	bfde      	ittt	le
 800db74:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800db78:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800db7c:	4093      	lslle	r3, r2
 800db7e:	f04f 0a00 	mov.w	sl, #0
 800db82:	bfcc      	ite	gt
 800db84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800db88:	ea03 0b01 	andle.w	fp, r3, r1
 800db8c:	2200      	movs	r2, #0
 800db8e:	2300      	movs	r3, #0
 800db90:	4650      	mov	r0, sl
 800db92:	4659      	mov	r1, fp
 800db94:	f7f2 ffb8 	bl	8000b08 <__aeabi_dcmpeq>
 800db98:	2800      	cmp	r0, #0
 800db9a:	d1a7      	bne.n	800daec <_strtod_l+0x564>
 800db9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db9e:	9300      	str	r3, [sp, #0]
 800dba0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dba2:	9805      	ldr	r0, [sp, #20]
 800dba4:	462b      	mov	r3, r5
 800dba6:	464a      	mov	r2, r9
 800dba8:	f7ff f8ce 	bl	800cd48 <__s2b>
 800dbac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dbae:	2800      	cmp	r0, #0
 800dbb0:	f43f af09 	beq.w	800d9c6 <_strtod_l+0x43e>
 800dbb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbb8:	2a00      	cmp	r2, #0
 800dbba:	eba3 0308 	sub.w	r3, r3, r8
 800dbbe:	bfa8      	it	ge
 800dbc0:	2300      	movge	r3, #0
 800dbc2:	9312      	str	r3, [sp, #72]	@ 0x48
 800dbc4:	2400      	movs	r4, #0
 800dbc6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dbca:	9316      	str	r3, [sp, #88]	@ 0x58
 800dbcc:	46a0      	mov	r8, r4
 800dbce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbd0:	9805      	ldr	r0, [sp, #20]
 800dbd2:	6859      	ldr	r1, [r3, #4]
 800dbd4:	f7ff f810 	bl	800cbf8 <_Balloc>
 800dbd8:	4681      	mov	r9, r0
 800dbda:	2800      	cmp	r0, #0
 800dbdc:	f43f aef7 	beq.w	800d9ce <_strtod_l+0x446>
 800dbe0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbe2:	691a      	ldr	r2, [r3, #16]
 800dbe4:	3202      	adds	r2, #2
 800dbe6:	f103 010c 	add.w	r1, r3, #12
 800dbea:	0092      	lsls	r2, r2, #2
 800dbec:	300c      	adds	r0, #12
 800dbee:	f000 ff61 	bl	800eab4 <memcpy>
 800dbf2:	ec4b ab10 	vmov	d0, sl, fp
 800dbf6:	9805      	ldr	r0, [sp, #20]
 800dbf8:	aa1c      	add	r2, sp, #112	@ 0x70
 800dbfa:	a91b      	add	r1, sp, #108	@ 0x6c
 800dbfc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dc00:	f7ff fbd6 	bl	800d3b0 <__d2b>
 800dc04:	901a      	str	r0, [sp, #104]	@ 0x68
 800dc06:	2800      	cmp	r0, #0
 800dc08:	f43f aee1 	beq.w	800d9ce <_strtod_l+0x446>
 800dc0c:	9805      	ldr	r0, [sp, #20]
 800dc0e:	2101      	movs	r1, #1
 800dc10:	f7ff f930 	bl	800ce74 <__i2b>
 800dc14:	4680      	mov	r8, r0
 800dc16:	b948      	cbnz	r0, 800dc2c <_strtod_l+0x6a4>
 800dc18:	f04f 0800 	mov.w	r8, #0
 800dc1c:	e6d7      	b.n	800d9ce <_strtod_l+0x446>
 800dc1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dc22:	fa02 f303 	lsl.w	r3, r2, r3
 800dc26:	ea03 0a0a 	and.w	sl, r3, sl
 800dc2a:	e7af      	b.n	800db8c <_strtod_l+0x604>
 800dc2c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800dc2e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800dc30:	2d00      	cmp	r5, #0
 800dc32:	bfab      	itete	ge
 800dc34:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800dc36:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800dc38:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800dc3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800dc3c:	bfac      	ite	ge
 800dc3e:	18ef      	addge	r7, r5, r3
 800dc40:	1b5e      	sublt	r6, r3, r5
 800dc42:	9b08      	ldr	r3, [sp, #32]
 800dc44:	1aed      	subs	r5, r5, r3
 800dc46:	4415      	add	r5, r2
 800dc48:	4b65      	ldr	r3, [pc, #404]	@ (800dde0 <_strtod_l+0x858>)
 800dc4a:	3d01      	subs	r5, #1
 800dc4c:	429d      	cmp	r5, r3
 800dc4e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dc52:	da50      	bge.n	800dcf6 <_strtod_l+0x76e>
 800dc54:	1b5b      	subs	r3, r3, r5
 800dc56:	2b1f      	cmp	r3, #31
 800dc58:	eba2 0203 	sub.w	r2, r2, r3
 800dc5c:	f04f 0101 	mov.w	r1, #1
 800dc60:	dc3d      	bgt.n	800dcde <_strtod_l+0x756>
 800dc62:	fa01 f303 	lsl.w	r3, r1, r3
 800dc66:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dc68:	2300      	movs	r3, #0
 800dc6a:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc6c:	18bd      	adds	r5, r7, r2
 800dc6e:	9b08      	ldr	r3, [sp, #32]
 800dc70:	42af      	cmp	r7, r5
 800dc72:	4416      	add	r6, r2
 800dc74:	441e      	add	r6, r3
 800dc76:	463b      	mov	r3, r7
 800dc78:	bfa8      	it	ge
 800dc7a:	462b      	movge	r3, r5
 800dc7c:	42b3      	cmp	r3, r6
 800dc7e:	bfa8      	it	ge
 800dc80:	4633      	movge	r3, r6
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	bfc2      	ittt	gt
 800dc86:	1aed      	subgt	r5, r5, r3
 800dc88:	1af6      	subgt	r6, r6, r3
 800dc8a:	1aff      	subgt	r7, r7, r3
 800dc8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	dd16      	ble.n	800dcc0 <_strtod_l+0x738>
 800dc92:	4641      	mov	r1, r8
 800dc94:	9805      	ldr	r0, [sp, #20]
 800dc96:	461a      	mov	r2, r3
 800dc98:	f7ff f9a4 	bl	800cfe4 <__pow5mult>
 800dc9c:	4680      	mov	r8, r0
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	d0ba      	beq.n	800dc18 <_strtod_l+0x690>
 800dca2:	4601      	mov	r1, r0
 800dca4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dca6:	9805      	ldr	r0, [sp, #20]
 800dca8:	f7ff f8fa 	bl	800cea0 <__multiply>
 800dcac:	900a      	str	r0, [sp, #40]	@ 0x28
 800dcae:	2800      	cmp	r0, #0
 800dcb0:	f43f ae8d 	beq.w	800d9ce <_strtod_l+0x446>
 800dcb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dcb6:	9805      	ldr	r0, [sp, #20]
 800dcb8:	f7fe ffde 	bl	800cc78 <_Bfree>
 800dcbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcbe:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcc0:	2d00      	cmp	r5, #0
 800dcc2:	dc1d      	bgt.n	800dd00 <_strtod_l+0x778>
 800dcc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	dd23      	ble.n	800dd12 <_strtod_l+0x78a>
 800dcca:	4649      	mov	r1, r9
 800dccc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dcce:	9805      	ldr	r0, [sp, #20]
 800dcd0:	f7ff f988 	bl	800cfe4 <__pow5mult>
 800dcd4:	4681      	mov	r9, r0
 800dcd6:	b9e0      	cbnz	r0, 800dd12 <_strtod_l+0x78a>
 800dcd8:	f04f 0900 	mov.w	r9, #0
 800dcdc:	e677      	b.n	800d9ce <_strtod_l+0x446>
 800dcde:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dce2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dce6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dcea:	35e2      	adds	r5, #226	@ 0xe2
 800dcec:	fa01 f305 	lsl.w	r3, r1, r5
 800dcf0:	9310      	str	r3, [sp, #64]	@ 0x40
 800dcf2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dcf4:	e7ba      	b.n	800dc6c <_strtod_l+0x6e4>
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	9310      	str	r3, [sp, #64]	@ 0x40
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dcfe:	e7b5      	b.n	800dc6c <_strtod_l+0x6e4>
 800dd00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd02:	9805      	ldr	r0, [sp, #20]
 800dd04:	462a      	mov	r2, r5
 800dd06:	f7ff f9c7 	bl	800d098 <__lshift>
 800dd0a:	901a      	str	r0, [sp, #104]	@ 0x68
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	d1d9      	bne.n	800dcc4 <_strtod_l+0x73c>
 800dd10:	e65d      	b.n	800d9ce <_strtod_l+0x446>
 800dd12:	2e00      	cmp	r6, #0
 800dd14:	dd07      	ble.n	800dd26 <_strtod_l+0x79e>
 800dd16:	4649      	mov	r1, r9
 800dd18:	9805      	ldr	r0, [sp, #20]
 800dd1a:	4632      	mov	r2, r6
 800dd1c:	f7ff f9bc 	bl	800d098 <__lshift>
 800dd20:	4681      	mov	r9, r0
 800dd22:	2800      	cmp	r0, #0
 800dd24:	d0d8      	beq.n	800dcd8 <_strtod_l+0x750>
 800dd26:	2f00      	cmp	r7, #0
 800dd28:	dd08      	ble.n	800dd3c <_strtod_l+0x7b4>
 800dd2a:	4641      	mov	r1, r8
 800dd2c:	9805      	ldr	r0, [sp, #20]
 800dd2e:	463a      	mov	r2, r7
 800dd30:	f7ff f9b2 	bl	800d098 <__lshift>
 800dd34:	4680      	mov	r8, r0
 800dd36:	2800      	cmp	r0, #0
 800dd38:	f43f ae49 	beq.w	800d9ce <_strtod_l+0x446>
 800dd3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd3e:	9805      	ldr	r0, [sp, #20]
 800dd40:	464a      	mov	r2, r9
 800dd42:	f7ff fa31 	bl	800d1a8 <__mdiff>
 800dd46:	4604      	mov	r4, r0
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	f43f ae40 	beq.w	800d9ce <_strtod_l+0x446>
 800dd4e:	68c3      	ldr	r3, [r0, #12]
 800dd50:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dd52:	2300      	movs	r3, #0
 800dd54:	60c3      	str	r3, [r0, #12]
 800dd56:	4641      	mov	r1, r8
 800dd58:	f7ff fa0a 	bl	800d170 <__mcmp>
 800dd5c:	2800      	cmp	r0, #0
 800dd5e:	da45      	bge.n	800ddec <_strtod_l+0x864>
 800dd60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd62:	ea53 030a 	orrs.w	r3, r3, sl
 800dd66:	d16b      	bne.n	800de40 <_strtod_l+0x8b8>
 800dd68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d167      	bne.n	800de40 <_strtod_l+0x8b8>
 800dd70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd74:	0d1b      	lsrs	r3, r3, #20
 800dd76:	051b      	lsls	r3, r3, #20
 800dd78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dd7c:	d960      	bls.n	800de40 <_strtod_l+0x8b8>
 800dd7e:	6963      	ldr	r3, [r4, #20]
 800dd80:	b913      	cbnz	r3, 800dd88 <_strtod_l+0x800>
 800dd82:	6923      	ldr	r3, [r4, #16]
 800dd84:	2b01      	cmp	r3, #1
 800dd86:	dd5b      	ble.n	800de40 <_strtod_l+0x8b8>
 800dd88:	4621      	mov	r1, r4
 800dd8a:	2201      	movs	r2, #1
 800dd8c:	9805      	ldr	r0, [sp, #20]
 800dd8e:	f7ff f983 	bl	800d098 <__lshift>
 800dd92:	4641      	mov	r1, r8
 800dd94:	4604      	mov	r4, r0
 800dd96:	f7ff f9eb 	bl	800d170 <__mcmp>
 800dd9a:	2800      	cmp	r0, #0
 800dd9c:	dd50      	ble.n	800de40 <_strtod_l+0x8b8>
 800dd9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dda2:	9a08      	ldr	r2, [sp, #32]
 800dda4:	0d1b      	lsrs	r3, r3, #20
 800dda6:	051b      	lsls	r3, r3, #20
 800dda8:	2a00      	cmp	r2, #0
 800ddaa:	d06a      	beq.n	800de82 <_strtod_l+0x8fa>
 800ddac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ddb0:	d867      	bhi.n	800de82 <_strtod_l+0x8fa>
 800ddb2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ddb6:	f67f ae9d 	bls.w	800daf4 <_strtod_l+0x56c>
 800ddba:	4b0a      	ldr	r3, [pc, #40]	@ (800dde4 <_strtod_l+0x85c>)
 800ddbc:	4650      	mov	r0, sl
 800ddbe:	4659      	mov	r1, fp
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	f7f2 fc39 	bl	8000638 <__aeabi_dmul>
 800ddc6:	4b08      	ldr	r3, [pc, #32]	@ (800dde8 <_strtod_l+0x860>)
 800ddc8:	400b      	ands	r3, r1
 800ddca:	4682      	mov	sl, r0
 800ddcc:	468b      	mov	fp, r1
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	f47f ae08 	bne.w	800d9e4 <_strtod_l+0x45c>
 800ddd4:	9a05      	ldr	r2, [sp, #20]
 800ddd6:	2322      	movs	r3, #34	@ 0x22
 800ddd8:	6013      	str	r3, [r2, #0]
 800ddda:	e603      	b.n	800d9e4 <_strtod_l+0x45c>
 800dddc:	08010ea0 	.word	0x08010ea0
 800dde0:	fffffc02 	.word	0xfffffc02
 800dde4:	39500000 	.word	0x39500000
 800dde8:	7ff00000 	.word	0x7ff00000
 800ddec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ddf0:	d165      	bne.n	800debe <_strtod_l+0x936>
 800ddf2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ddf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddf8:	b35a      	cbz	r2, 800de52 <_strtod_l+0x8ca>
 800ddfa:	4a9f      	ldr	r2, [pc, #636]	@ (800e078 <_strtod_l+0xaf0>)
 800ddfc:	4293      	cmp	r3, r2
 800ddfe:	d12b      	bne.n	800de58 <_strtod_l+0x8d0>
 800de00:	9b08      	ldr	r3, [sp, #32]
 800de02:	4651      	mov	r1, sl
 800de04:	b303      	cbz	r3, 800de48 <_strtod_l+0x8c0>
 800de06:	4b9d      	ldr	r3, [pc, #628]	@ (800e07c <_strtod_l+0xaf4>)
 800de08:	465a      	mov	r2, fp
 800de0a:	4013      	ands	r3, r2
 800de0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800de10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800de14:	d81b      	bhi.n	800de4e <_strtod_l+0x8c6>
 800de16:	0d1b      	lsrs	r3, r3, #20
 800de18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800de1c:	fa02 f303 	lsl.w	r3, r2, r3
 800de20:	4299      	cmp	r1, r3
 800de22:	d119      	bne.n	800de58 <_strtod_l+0x8d0>
 800de24:	4b96      	ldr	r3, [pc, #600]	@ (800e080 <_strtod_l+0xaf8>)
 800de26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de28:	429a      	cmp	r2, r3
 800de2a:	d102      	bne.n	800de32 <_strtod_l+0x8aa>
 800de2c:	3101      	adds	r1, #1
 800de2e:	f43f adce 	beq.w	800d9ce <_strtod_l+0x446>
 800de32:	4b92      	ldr	r3, [pc, #584]	@ (800e07c <_strtod_l+0xaf4>)
 800de34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de36:	401a      	ands	r2, r3
 800de38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800de3c:	f04f 0a00 	mov.w	sl, #0
 800de40:	9b08      	ldr	r3, [sp, #32]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d1b9      	bne.n	800ddba <_strtod_l+0x832>
 800de46:	e5cd      	b.n	800d9e4 <_strtod_l+0x45c>
 800de48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800de4c:	e7e8      	b.n	800de20 <_strtod_l+0x898>
 800de4e:	4613      	mov	r3, r2
 800de50:	e7e6      	b.n	800de20 <_strtod_l+0x898>
 800de52:	ea53 030a 	orrs.w	r3, r3, sl
 800de56:	d0a2      	beq.n	800dd9e <_strtod_l+0x816>
 800de58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800de5a:	b1db      	cbz	r3, 800de94 <_strtod_l+0x90c>
 800de5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de5e:	4213      	tst	r3, r2
 800de60:	d0ee      	beq.n	800de40 <_strtod_l+0x8b8>
 800de62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de64:	9a08      	ldr	r2, [sp, #32]
 800de66:	4650      	mov	r0, sl
 800de68:	4659      	mov	r1, fp
 800de6a:	b1bb      	cbz	r3, 800de9c <_strtod_l+0x914>
 800de6c:	f7ff fb6e 	bl	800d54c <sulp>
 800de70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800de74:	ec53 2b10 	vmov	r2, r3, d0
 800de78:	f7f2 fa28 	bl	80002cc <__adddf3>
 800de7c:	4682      	mov	sl, r0
 800de7e:	468b      	mov	fp, r1
 800de80:	e7de      	b.n	800de40 <_strtod_l+0x8b8>
 800de82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800de86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800de8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800de8e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800de92:	e7d5      	b.n	800de40 <_strtod_l+0x8b8>
 800de94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de96:	ea13 0f0a 	tst.w	r3, sl
 800de9a:	e7e1      	b.n	800de60 <_strtod_l+0x8d8>
 800de9c:	f7ff fb56 	bl	800d54c <sulp>
 800dea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dea4:	ec53 2b10 	vmov	r2, r3, d0
 800dea8:	f7f2 fa0e 	bl	80002c8 <__aeabi_dsub>
 800deac:	2200      	movs	r2, #0
 800deae:	2300      	movs	r3, #0
 800deb0:	4682      	mov	sl, r0
 800deb2:	468b      	mov	fp, r1
 800deb4:	f7f2 fe28 	bl	8000b08 <__aeabi_dcmpeq>
 800deb8:	2800      	cmp	r0, #0
 800deba:	d0c1      	beq.n	800de40 <_strtod_l+0x8b8>
 800debc:	e61a      	b.n	800daf4 <_strtod_l+0x56c>
 800debe:	4641      	mov	r1, r8
 800dec0:	4620      	mov	r0, r4
 800dec2:	f7ff facd 	bl	800d460 <__ratio>
 800dec6:	ec57 6b10 	vmov	r6, r7, d0
 800deca:	2200      	movs	r2, #0
 800decc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ded0:	4630      	mov	r0, r6
 800ded2:	4639      	mov	r1, r7
 800ded4:	f7f2 fe2c 	bl	8000b30 <__aeabi_dcmple>
 800ded8:	2800      	cmp	r0, #0
 800deda:	d06f      	beq.n	800dfbc <_strtod_l+0xa34>
 800dedc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d17a      	bne.n	800dfd8 <_strtod_l+0xa50>
 800dee2:	f1ba 0f00 	cmp.w	sl, #0
 800dee6:	d158      	bne.n	800df9a <_strtod_l+0xa12>
 800dee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800deea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800deee:	2b00      	cmp	r3, #0
 800def0:	d15a      	bne.n	800dfa8 <_strtod_l+0xa20>
 800def2:	4b64      	ldr	r3, [pc, #400]	@ (800e084 <_strtod_l+0xafc>)
 800def4:	2200      	movs	r2, #0
 800def6:	4630      	mov	r0, r6
 800def8:	4639      	mov	r1, r7
 800defa:	f7f2 fe0f 	bl	8000b1c <__aeabi_dcmplt>
 800defe:	2800      	cmp	r0, #0
 800df00:	d159      	bne.n	800dfb6 <_strtod_l+0xa2e>
 800df02:	4630      	mov	r0, r6
 800df04:	4639      	mov	r1, r7
 800df06:	4b60      	ldr	r3, [pc, #384]	@ (800e088 <_strtod_l+0xb00>)
 800df08:	2200      	movs	r2, #0
 800df0a:	f7f2 fb95 	bl	8000638 <__aeabi_dmul>
 800df0e:	4606      	mov	r6, r0
 800df10:	460f      	mov	r7, r1
 800df12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800df16:	9606      	str	r6, [sp, #24]
 800df18:	9307      	str	r3, [sp, #28]
 800df1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df1e:	4d57      	ldr	r5, [pc, #348]	@ (800e07c <_strtod_l+0xaf4>)
 800df20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800df24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df26:	401d      	ands	r5, r3
 800df28:	4b58      	ldr	r3, [pc, #352]	@ (800e08c <_strtod_l+0xb04>)
 800df2a:	429d      	cmp	r5, r3
 800df2c:	f040 80b2 	bne.w	800e094 <_strtod_l+0xb0c>
 800df30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800df36:	ec4b ab10 	vmov	d0, sl, fp
 800df3a:	f7ff f9c9 	bl	800d2d0 <__ulp>
 800df3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df42:	ec51 0b10 	vmov	r0, r1, d0
 800df46:	f7f2 fb77 	bl	8000638 <__aeabi_dmul>
 800df4a:	4652      	mov	r2, sl
 800df4c:	465b      	mov	r3, fp
 800df4e:	f7f2 f9bd 	bl	80002cc <__adddf3>
 800df52:	460b      	mov	r3, r1
 800df54:	4949      	ldr	r1, [pc, #292]	@ (800e07c <_strtod_l+0xaf4>)
 800df56:	4a4e      	ldr	r2, [pc, #312]	@ (800e090 <_strtod_l+0xb08>)
 800df58:	4019      	ands	r1, r3
 800df5a:	4291      	cmp	r1, r2
 800df5c:	4682      	mov	sl, r0
 800df5e:	d942      	bls.n	800dfe6 <_strtod_l+0xa5e>
 800df60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800df62:	4b47      	ldr	r3, [pc, #284]	@ (800e080 <_strtod_l+0xaf8>)
 800df64:	429a      	cmp	r2, r3
 800df66:	d103      	bne.n	800df70 <_strtod_l+0x9e8>
 800df68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df6a:	3301      	adds	r3, #1
 800df6c:	f43f ad2f 	beq.w	800d9ce <_strtod_l+0x446>
 800df70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e080 <_strtod_l+0xaf8>
 800df74:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800df78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df7a:	9805      	ldr	r0, [sp, #20]
 800df7c:	f7fe fe7c 	bl	800cc78 <_Bfree>
 800df80:	9805      	ldr	r0, [sp, #20]
 800df82:	4649      	mov	r1, r9
 800df84:	f7fe fe78 	bl	800cc78 <_Bfree>
 800df88:	9805      	ldr	r0, [sp, #20]
 800df8a:	4641      	mov	r1, r8
 800df8c:	f7fe fe74 	bl	800cc78 <_Bfree>
 800df90:	9805      	ldr	r0, [sp, #20]
 800df92:	4621      	mov	r1, r4
 800df94:	f7fe fe70 	bl	800cc78 <_Bfree>
 800df98:	e619      	b.n	800dbce <_strtod_l+0x646>
 800df9a:	f1ba 0f01 	cmp.w	sl, #1
 800df9e:	d103      	bne.n	800dfa8 <_strtod_l+0xa20>
 800dfa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	f43f ada6 	beq.w	800daf4 <_strtod_l+0x56c>
 800dfa8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e058 <_strtod_l+0xad0>
 800dfac:	4f35      	ldr	r7, [pc, #212]	@ (800e084 <_strtod_l+0xafc>)
 800dfae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dfb2:	2600      	movs	r6, #0
 800dfb4:	e7b1      	b.n	800df1a <_strtod_l+0x992>
 800dfb6:	4f34      	ldr	r7, [pc, #208]	@ (800e088 <_strtod_l+0xb00>)
 800dfb8:	2600      	movs	r6, #0
 800dfba:	e7aa      	b.n	800df12 <_strtod_l+0x98a>
 800dfbc:	4b32      	ldr	r3, [pc, #200]	@ (800e088 <_strtod_l+0xb00>)
 800dfbe:	4630      	mov	r0, r6
 800dfc0:	4639      	mov	r1, r7
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	f7f2 fb38 	bl	8000638 <__aeabi_dmul>
 800dfc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfca:	4606      	mov	r6, r0
 800dfcc:	460f      	mov	r7, r1
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d09f      	beq.n	800df12 <_strtod_l+0x98a>
 800dfd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800dfd6:	e7a0      	b.n	800df1a <_strtod_l+0x992>
 800dfd8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e060 <_strtod_l+0xad8>
 800dfdc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dfe0:	ec57 6b17 	vmov	r6, r7, d7
 800dfe4:	e799      	b.n	800df1a <_strtod_l+0x992>
 800dfe6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800dfea:	9b08      	ldr	r3, [sp, #32]
 800dfec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d1c1      	bne.n	800df78 <_strtod_l+0x9f0>
 800dff4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dff8:	0d1b      	lsrs	r3, r3, #20
 800dffa:	051b      	lsls	r3, r3, #20
 800dffc:	429d      	cmp	r5, r3
 800dffe:	d1bb      	bne.n	800df78 <_strtod_l+0x9f0>
 800e000:	4630      	mov	r0, r6
 800e002:	4639      	mov	r1, r7
 800e004:	f7f2 fec8 	bl	8000d98 <__aeabi_d2lz>
 800e008:	f7f2 fae8 	bl	80005dc <__aeabi_l2d>
 800e00c:	4602      	mov	r2, r0
 800e00e:	460b      	mov	r3, r1
 800e010:	4630      	mov	r0, r6
 800e012:	4639      	mov	r1, r7
 800e014:	f7f2 f958 	bl	80002c8 <__aeabi_dsub>
 800e018:	460b      	mov	r3, r1
 800e01a:	4602      	mov	r2, r0
 800e01c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e020:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e026:	ea46 060a 	orr.w	r6, r6, sl
 800e02a:	431e      	orrs	r6, r3
 800e02c:	d06f      	beq.n	800e10e <_strtod_l+0xb86>
 800e02e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e068 <_strtod_l+0xae0>)
 800e030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e034:	f7f2 fd72 	bl	8000b1c <__aeabi_dcmplt>
 800e038:	2800      	cmp	r0, #0
 800e03a:	f47f acd3 	bne.w	800d9e4 <_strtod_l+0x45c>
 800e03e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e070 <_strtod_l+0xae8>)
 800e040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e044:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e048:	f7f2 fd86 	bl	8000b58 <__aeabi_dcmpgt>
 800e04c:	2800      	cmp	r0, #0
 800e04e:	d093      	beq.n	800df78 <_strtod_l+0x9f0>
 800e050:	e4c8      	b.n	800d9e4 <_strtod_l+0x45c>
 800e052:	bf00      	nop
 800e054:	f3af 8000 	nop.w
 800e058:	00000000 	.word	0x00000000
 800e05c:	bff00000 	.word	0xbff00000
 800e060:	00000000 	.word	0x00000000
 800e064:	3ff00000 	.word	0x3ff00000
 800e068:	94a03595 	.word	0x94a03595
 800e06c:	3fdfffff 	.word	0x3fdfffff
 800e070:	35afe535 	.word	0x35afe535
 800e074:	3fe00000 	.word	0x3fe00000
 800e078:	000fffff 	.word	0x000fffff
 800e07c:	7ff00000 	.word	0x7ff00000
 800e080:	7fefffff 	.word	0x7fefffff
 800e084:	3ff00000 	.word	0x3ff00000
 800e088:	3fe00000 	.word	0x3fe00000
 800e08c:	7fe00000 	.word	0x7fe00000
 800e090:	7c9fffff 	.word	0x7c9fffff
 800e094:	9b08      	ldr	r3, [sp, #32]
 800e096:	b323      	cbz	r3, 800e0e2 <_strtod_l+0xb5a>
 800e098:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e09c:	d821      	bhi.n	800e0e2 <_strtod_l+0xb5a>
 800e09e:	a328      	add	r3, pc, #160	@ (adr r3, 800e140 <_strtod_l+0xbb8>)
 800e0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a4:	4630      	mov	r0, r6
 800e0a6:	4639      	mov	r1, r7
 800e0a8:	f7f2 fd42 	bl	8000b30 <__aeabi_dcmple>
 800e0ac:	b1a0      	cbz	r0, 800e0d8 <_strtod_l+0xb50>
 800e0ae:	4639      	mov	r1, r7
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f7f2 fd99 	bl	8000be8 <__aeabi_d2uiz>
 800e0b6:	2801      	cmp	r0, #1
 800e0b8:	bf38      	it	cc
 800e0ba:	2001      	movcc	r0, #1
 800e0bc:	f7f2 fa42 	bl	8000544 <__aeabi_ui2d>
 800e0c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0c2:	4606      	mov	r6, r0
 800e0c4:	460f      	mov	r7, r1
 800e0c6:	b9fb      	cbnz	r3, 800e108 <_strtod_l+0xb80>
 800e0c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e0cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800e0ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800e0d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e0d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e0d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e0da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e0de:	1b5b      	subs	r3, r3, r5
 800e0e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e0e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e0e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e0ea:	f7ff f8f1 	bl	800d2d0 <__ulp>
 800e0ee:	4650      	mov	r0, sl
 800e0f0:	ec53 2b10 	vmov	r2, r3, d0
 800e0f4:	4659      	mov	r1, fp
 800e0f6:	f7f2 fa9f 	bl	8000638 <__aeabi_dmul>
 800e0fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e0fe:	f7f2 f8e5 	bl	80002cc <__adddf3>
 800e102:	4682      	mov	sl, r0
 800e104:	468b      	mov	fp, r1
 800e106:	e770      	b.n	800dfea <_strtod_l+0xa62>
 800e108:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e10c:	e7e0      	b.n	800e0d0 <_strtod_l+0xb48>
 800e10e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e148 <_strtod_l+0xbc0>)
 800e110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e114:	f7f2 fd02 	bl	8000b1c <__aeabi_dcmplt>
 800e118:	e798      	b.n	800e04c <_strtod_l+0xac4>
 800e11a:	2300      	movs	r3, #0
 800e11c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e11e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e120:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e122:	6013      	str	r3, [r2, #0]
 800e124:	f7ff ba6d 	b.w	800d602 <_strtod_l+0x7a>
 800e128:	2a65      	cmp	r2, #101	@ 0x65
 800e12a:	f43f ab68 	beq.w	800d7fe <_strtod_l+0x276>
 800e12e:	2a45      	cmp	r2, #69	@ 0x45
 800e130:	f43f ab65 	beq.w	800d7fe <_strtod_l+0x276>
 800e134:	2301      	movs	r3, #1
 800e136:	f7ff bba0 	b.w	800d87a <_strtod_l+0x2f2>
 800e13a:	bf00      	nop
 800e13c:	f3af 8000 	nop.w
 800e140:	ffc00000 	.word	0xffc00000
 800e144:	41dfffff 	.word	0x41dfffff
 800e148:	94a03595 	.word	0x94a03595
 800e14c:	3fcfffff 	.word	0x3fcfffff

0800e150 <_strtod_r>:
 800e150:	4b01      	ldr	r3, [pc, #4]	@ (800e158 <_strtod_r+0x8>)
 800e152:	f7ff ba19 	b.w	800d588 <_strtod_l>
 800e156:	bf00      	nop
 800e158:	2000008c 	.word	0x2000008c

0800e15c <__ssputs_r>:
 800e15c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e160:	688e      	ldr	r6, [r1, #8]
 800e162:	461f      	mov	r7, r3
 800e164:	42be      	cmp	r6, r7
 800e166:	680b      	ldr	r3, [r1, #0]
 800e168:	4682      	mov	sl, r0
 800e16a:	460c      	mov	r4, r1
 800e16c:	4690      	mov	r8, r2
 800e16e:	d82d      	bhi.n	800e1cc <__ssputs_r+0x70>
 800e170:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e174:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e178:	d026      	beq.n	800e1c8 <__ssputs_r+0x6c>
 800e17a:	6965      	ldr	r5, [r4, #20]
 800e17c:	6909      	ldr	r1, [r1, #16]
 800e17e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e182:	eba3 0901 	sub.w	r9, r3, r1
 800e186:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e18a:	1c7b      	adds	r3, r7, #1
 800e18c:	444b      	add	r3, r9
 800e18e:	106d      	asrs	r5, r5, #1
 800e190:	429d      	cmp	r5, r3
 800e192:	bf38      	it	cc
 800e194:	461d      	movcc	r5, r3
 800e196:	0553      	lsls	r3, r2, #21
 800e198:	d527      	bpl.n	800e1ea <__ssputs_r+0x8e>
 800e19a:	4629      	mov	r1, r5
 800e19c:	f7fe fca0 	bl	800cae0 <_malloc_r>
 800e1a0:	4606      	mov	r6, r0
 800e1a2:	b360      	cbz	r0, 800e1fe <__ssputs_r+0xa2>
 800e1a4:	6921      	ldr	r1, [r4, #16]
 800e1a6:	464a      	mov	r2, r9
 800e1a8:	f000 fc84 	bl	800eab4 <memcpy>
 800e1ac:	89a3      	ldrh	r3, [r4, #12]
 800e1ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1b6:	81a3      	strh	r3, [r4, #12]
 800e1b8:	6126      	str	r6, [r4, #16]
 800e1ba:	6165      	str	r5, [r4, #20]
 800e1bc:	444e      	add	r6, r9
 800e1be:	eba5 0509 	sub.w	r5, r5, r9
 800e1c2:	6026      	str	r6, [r4, #0]
 800e1c4:	60a5      	str	r5, [r4, #8]
 800e1c6:	463e      	mov	r6, r7
 800e1c8:	42be      	cmp	r6, r7
 800e1ca:	d900      	bls.n	800e1ce <__ssputs_r+0x72>
 800e1cc:	463e      	mov	r6, r7
 800e1ce:	6820      	ldr	r0, [r4, #0]
 800e1d0:	4632      	mov	r2, r6
 800e1d2:	4641      	mov	r1, r8
 800e1d4:	f000 fc10 	bl	800e9f8 <memmove>
 800e1d8:	68a3      	ldr	r3, [r4, #8]
 800e1da:	1b9b      	subs	r3, r3, r6
 800e1dc:	60a3      	str	r3, [r4, #8]
 800e1de:	6823      	ldr	r3, [r4, #0]
 800e1e0:	4433      	add	r3, r6
 800e1e2:	6023      	str	r3, [r4, #0]
 800e1e4:	2000      	movs	r0, #0
 800e1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1ea:	462a      	mov	r2, r5
 800e1ec:	f000 ffdd 	bl	800f1aa <_realloc_r>
 800e1f0:	4606      	mov	r6, r0
 800e1f2:	2800      	cmp	r0, #0
 800e1f4:	d1e0      	bne.n	800e1b8 <__ssputs_r+0x5c>
 800e1f6:	6921      	ldr	r1, [r4, #16]
 800e1f8:	4650      	mov	r0, sl
 800e1fa:	f7fe fbfd 	bl	800c9f8 <_free_r>
 800e1fe:	230c      	movs	r3, #12
 800e200:	f8ca 3000 	str.w	r3, [sl]
 800e204:	89a3      	ldrh	r3, [r4, #12]
 800e206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e20a:	81a3      	strh	r3, [r4, #12]
 800e20c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e210:	e7e9      	b.n	800e1e6 <__ssputs_r+0x8a>
	...

0800e214 <_svfiprintf_r>:
 800e214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e218:	4698      	mov	r8, r3
 800e21a:	898b      	ldrh	r3, [r1, #12]
 800e21c:	061b      	lsls	r3, r3, #24
 800e21e:	b09d      	sub	sp, #116	@ 0x74
 800e220:	4607      	mov	r7, r0
 800e222:	460d      	mov	r5, r1
 800e224:	4614      	mov	r4, r2
 800e226:	d510      	bpl.n	800e24a <_svfiprintf_r+0x36>
 800e228:	690b      	ldr	r3, [r1, #16]
 800e22a:	b973      	cbnz	r3, 800e24a <_svfiprintf_r+0x36>
 800e22c:	2140      	movs	r1, #64	@ 0x40
 800e22e:	f7fe fc57 	bl	800cae0 <_malloc_r>
 800e232:	6028      	str	r0, [r5, #0]
 800e234:	6128      	str	r0, [r5, #16]
 800e236:	b930      	cbnz	r0, 800e246 <_svfiprintf_r+0x32>
 800e238:	230c      	movs	r3, #12
 800e23a:	603b      	str	r3, [r7, #0]
 800e23c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e240:	b01d      	add	sp, #116	@ 0x74
 800e242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e246:	2340      	movs	r3, #64	@ 0x40
 800e248:	616b      	str	r3, [r5, #20]
 800e24a:	2300      	movs	r3, #0
 800e24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e24e:	2320      	movs	r3, #32
 800e250:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e254:	f8cd 800c 	str.w	r8, [sp, #12]
 800e258:	2330      	movs	r3, #48	@ 0x30
 800e25a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e3f8 <_svfiprintf_r+0x1e4>
 800e25e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e262:	f04f 0901 	mov.w	r9, #1
 800e266:	4623      	mov	r3, r4
 800e268:	469a      	mov	sl, r3
 800e26a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e26e:	b10a      	cbz	r2, 800e274 <_svfiprintf_r+0x60>
 800e270:	2a25      	cmp	r2, #37	@ 0x25
 800e272:	d1f9      	bne.n	800e268 <_svfiprintf_r+0x54>
 800e274:	ebba 0b04 	subs.w	fp, sl, r4
 800e278:	d00b      	beq.n	800e292 <_svfiprintf_r+0x7e>
 800e27a:	465b      	mov	r3, fp
 800e27c:	4622      	mov	r2, r4
 800e27e:	4629      	mov	r1, r5
 800e280:	4638      	mov	r0, r7
 800e282:	f7ff ff6b 	bl	800e15c <__ssputs_r>
 800e286:	3001      	adds	r0, #1
 800e288:	f000 80a7 	beq.w	800e3da <_svfiprintf_r+0x1c6>
 800e28c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e28e:	445a      	add	r2, fp
 800e290:	9209      	str	r2, [sp, #36]	@ 0x24
 800e292:	f89a 3000 	ldrb.w	r3, [sl]
 800e296:	2b00      	cmp	r3, #0
 800e298:	f000 809f 	beq.w	800e3da <_svfiprintf_r+0x1c6>
 800e29c:	2300      	movs	r3, #0
 800e29e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e2a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2a6:	f10a 0a01 	add.w	sl, sl, #1
 800e2aa:	9304      	str	r3, [sp, #16]
 800e2ac:	9307      	str	r3, [sp, #28]
 800e2ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e2b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800e2b4:	4654      	mov	r4, sl
 800e2b6:	2205      	movs	r2, #5
 800e2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2bc:	484e      	ldr	r0, [pc, #312]	@ (800e3f8 <_svfiprintf_r+0x1e4>)
 800e2be:	f7f1 ffa7 	bl	8000210 <memchr>
 800e2c2:	9a04      	ldr	r2, [sp, #16]
 800e2c4:	b9d8      	cbnz	r0, 800e2fe <_svfiprintf_r+0xea>
 800e2c6:	06d0      	lsls	r0, r2, #27
 800e2c8:	bf44      	itt	mi
 800e2ca:	2320      	movmi	r3, #32
 800e2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e2d0:	0711      	lsls	r1, r2, #28
 800e2d2:	bf44      	itt	mi
 800e2d4:	232b      	movmi	r3, #43	@ 0x2b
 800e2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e2da:	f89a 3000 	ldrb.w	r3, [sl]
 800e2de:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2e0:	d015      	beq.n	800e30e <_svfiprintf_r+0xfa>
 800e2e2:	9a07      	ldr	r2, [sp, #28]
 800e2e4:	4654      	mov	r4, sl
 800e2e6:	2000      	movs	r0, #0
 800e2e8:	f04f 0c0a 	mov.w	ip, #10
 800e2ec:	4621      	mov	r1, r4
 800e2ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2f2:	3b30      	subs	r3, #48	@ 0x30
 800e2f4:	2b09      	cmp	r3, #9
 800e2f6:	d94b      	bls.n	800e390 <_svfiprintf_r+0x17c>
 800e2f8:	b1b0      	cbz	r0, 800e328 <_svfiprintf_r+0x114>
 800e2fa:	9207      	str	r2, [sp, #28]
 800e2fc:	e014      	b.n	800e328 <_svfiprintf_r+0x114>
 800e2fe:	eba0 0308 	sub.w	r3, r0, r8
 800e302:	fa09 f303 	lsl.w	r3, r9, r3
 800e306:	4313      	orrs	r3, r2
 800e308:	9304      	str	r3, [sp, #16]
 800e30a:	46a2      	mov	sl, r4
 800e30c:	e7d2      	b.n	800e2b4 <_svfiprintf_r+0xa0>
 800e30e:	9b03      	ldr	r3, [sp, #12]
 800e310:	1d19      	adds	r1, r3, #4
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	9103      	str	r1, [sp, #12]
 800e316:	2b00      	cmp	r3, #0
 800e318:	bfbb      	ittet	lt
 800e31a:	425b      	neglt	r3, r3
 800e31c:	f042 0202 	orrlt.w	r2, r2, #2
 800e320:	9307      	strge	r3, [sp, #28]
 800e322:	9307      	strlt	r3, [sp, #28]
 800e324:	bfb8      	it	lt
 800e326:	9204      	strlt	r2, [sp, #16]
 800e328:	7823      	ldrb	r3, [r4, #0]
 800e32a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e32c:	d10a      	bne.n	800e344 <_svfiprintf_r+0x130>
 800e32e:	7863      	ldrb	r3, [r4, #1]
 800e330:	2b2a      	cmp	r3, #42	@ 0x2a
 800e332:	d132      	bne.n	800e39a <_svfiprintf_r+0x186>
 800e334:	9b03      	ldr	r3, [sp, #12]
 800e336:	1d1a      	adds	r2, r3, #4
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	9203      	str	r2, [sp, #12]
 800e33c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e340:	3402      	adds	r4, #2
 800e342:	9305      	str	r3, [sp, #20]
 800e344:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e408 <_svfiprintf_r+0x1f4>
 800e348:	7821      	ldrb	r1, [r4, #0]
 800e34a:	2203      	movs	r2, #3
 800e34c:	4650      	mov	r0, sl
 800e34e:	f7f1 ff5f 	bl	8000210 <memchr>
 800e352:	b138      	cbz	r0, 800e364 <_svfiprintf_r+0x150>
 800e354:	9b04      	ldr	r3, [sp, #16]
 800e356:	eba0 000a 	sub.w	r0, r0, sl
 800e35a:	2240      	movs	r2, #64	@ 0x40
 800e35c:	4082      	lsls	r2, r0
 800e35e:	4313      	orrs	r3, r2
 800e360:	3401      	adds	r4, #1
 800e362:	9304      	str	r3, [sp, #16]
 800e364:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e368:	4824      	ldr	r0, [pc, #144]	@ (800e3fc <_svfiprintf_r+0x1e8>)
 800e36a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e36e:	2206      	movs	r2, #6
 800e370:	f7f1 ff4e 	bl	8000210 <memchr>
 800e374:	2800      	cmp	r0, #0
 800e376:	d036      	beq.n	800e3e6 <_svfiprintf_r+0x1d2>
 800e378:	4b21      	ldr	r3, [pc, #132]	@ (800e400 <_svfiprintf_r+0x1ec>)
 800e37a:	bb1b      	cbnz	r3, 800e3c4 <_svfiprintf_r+0x1b0>
 800e37c:	9b03      	ldr	r3, [sp, #12]
 800e37e:	3307      	adds	r3, #7
 800e380:	f023 0307 	bic.w	r3, r3, #7
 800e384:	3308      	adds	r3, #8
 800e386:	9303      	str	r3, [sp, #12]
 800e388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e38a:	4433      	add	r3, r6
 800e38c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e38e:	e76a      	b.n	800e266 <_svfiprintf_r+0x52>
 800e390:	fb0c 3202 	mla	r2, ip, r2, r3
 800e394:	460c      	mov	r4, r1
 800e396:	2001      	movs	r0, #1
 800e398:	e7a8      	b.n	800e2ec <_svfiprintf_r+0xd8>
 800e39a:	2300      	movs	r3, #0
 800e39c:	3401      	adds	r4, #1
 800e39e:	9305      	str	r3, [sp, #20]
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	f04f 0c0a 	mov.w	ip, #10
 800e3a6:	4620      	mov	r0, r4
 800e3a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3ac:	3a30      	subs	r2, #48	@ 0x30
 800e3ae:	2a09      	cmp	r2, #9
 800e3b0:	d903      	bls.n	800e3ba <_svfiprintf_r+0x1a6>
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d0c6      	beq.n	800e344 <_svfiprintf_r+0x130>
 800e3b6:	9105      	str	r1, [sp, #20]
 800e3b8:	e7c4      	b.n	800e344 <_svfiprintf_r+0x130>
 800e3ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800e3be:	4604      	mov	r4, r0
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	e7f0      	b.n	800e3a6 <_svfiprintf_r+0x192>
 800e3c4:	ab03      	add	r3, sp, #12
 800e3c6:	9300      	str	r3, [sp, #0]
 800e3c8:	462a      	mov	r2, r5
 800e3ca:	4b0e      	ldr	r3, [pc, #56]	@ (800e404 <_svfiprintf_r+0x1f0>)
 800e3cc:	a904      	add	r1, sp, #16
 800e3ce:	4638      	mov	r0, r7
 800e3d0:	f7fc fbd0 	bl	800ab74 <_printf_float>
 800e3d4:	1c42      	adds	r2, r0, #1
 800e3d6:	4606      	mov	r6, r0
 800e3d8:	d1d6      	bne.n	800e388 <_svfiprintf_r+0x174>
 800e3da:	89ab      	ldrh	r3, [r5, #12]
 800e3dc:	065b      	lsls	r3, r3, #25
 800e3de:	f53f af2d 	bmi.w	800e23c <_svfiprintf_r+0x28>
 800e3e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e3e4:	e72c      	b.n	800e240 <_svfiprintf_r+0x2c>
 800e3e6:	ab03      	add	r3, sp, #12
 800e3e8:	9300      	str	r3, [sp, #0]
 800e3ea:	462a      	mov	r2, r5
 800e3ec:	4b05      	ldr	r3, [pc, #20]	@ (800e404 <_svfiprintf_r+0x1f0>)
 800e3ee:	a904      	add	r1, sp, #16
 800e3f0:	4638      	mov	r0, r7
 800e3f2:	f7fc fe57 	bl	800b0a4 <_printf_i>
 800e3f6:	e7ed      	b.n	800e3d4 <_svfiprintf_r+0x1c0>
 800e3f8:	08010cfc 	.word	0x08010cfc
 800e3fc:	08010d06 	.word	0x08010d06
 800e400:	0800ab75 	.word	0x0800ab75
 800e404:	0800e15d 	.word	0x0800e15d
 800e408:	08010d02 	.word	0x08010d02

0800e40c <__sfputc_r>:
 800e40c:	6893      	ldr	r3, [r2, #8]
 800e40e:	3b01      	subs	r3, #1
 800e410:	2b00      	cmp	r3, #0
 800e412:	b410      	push	{r4}
 800e414:	6093      	str	r3, [r2, #8]
 800e416:	da08      	bge.n	800e42a <__sfputc_r+0x1e>
 800e418:	6994      	ldr	r4, [r2, #24]
 800e41a:	42a3      	cmp	r3, r4
 800e41c:	db01      	blt.n	800e422 <__sfputc_r+0x16>
 800e41e:	290a      	cmp	r1, #10
 800e420:	d103      	bne.n	800e42a <__sfputc_r+0x1e>
 800e422:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e426:	f000 ba53 	b.w	800e8d0 <__swbuf_r>
 800e42a:	6813      	ldr	r3, [r2, #0]
 800e42c:	1c58      	adds	r0, r3, #1
 800e42e:	6010      	str	r0, [r2, #0]
 800e430:	7019      	strb	r1, [r3, #0]
 800e432:	4608      	mov	r0, r1
 800e434:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e438:	4770      	bx	lr

0800e43a <__sfputs_r>:
 800e43a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43c:	4606      	mov	r6, r0
 800e43e:	460f      	mov	r7, r1
 800e440:	4614      	mov	r4, r2
 800e442:	18d5      	adds	r5, r2, r3
 800e444:	42ac      	cmp	r4, r5
 800e446:	d101      	bne.n	800e44c <__sfputs_r+0x12>
 800e448:	2000      	movs	r0, #0
 800e44a:	e007      	b.n	800e45c <__sfputs_r+0x22>
 800e44c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e450:	463a      	mov	r2, r7
 800e452:	4630      	mov	r0, r6
 800e454:	f7ff ffda 	bl	800e40c <__sfputc_r>
 800e458:	1c43      	adds	r3, r0, #1
 800e45a:	d1f3      	bne.n	800e444 <__sfputs_r+0xa>
 800e45c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e460 <_vfiprintf_r>:
 800e460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e464:	460d      	mov	r5, r1
 800e466:	b09d      	sub	sp, #116	@ 0x74
 800e468:	4614      	mov	r4, r2
 800e46a:	4698      	mov	r8, r3
 800e46c:	4606      	mov	r6, r0
 800e46e:	b118      	cbz	r0, 800e478 <_vfiprintf_r+0x18>
 800e470:	6a03      	ldr	r3, [r0, #32]
 800e472:	b90b      	cbnz	r3, 800e478 <_vfiprintf_r+0x18>
 800e474:	f7fd f9ce 	bl	800b814 <__sinit>
 800e478:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e47a:	07d9      	lsls	r1, r3, #31
 800e47c:	d405      	bmi.n	800e48a <_vfiprintf_r+0x2a>
 800e47e:	89ab      	ldrh	r3, [r5, #12]
 800e480:	059a      	lsls	r2, r3, #22
 800e482:	d402      	bmi.n	800e48a <_vfiprintf_r+0x2a>
 800e484:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e486:	f7fd fc36 	bl	800bcf6 <__retarget_lock_acquire_recursive>
 800e48a:	89ab      	ldrh	r3, [r5, #12]
 800e48c:	071b      	lsls	r3, r3, #28
 800e48e:	d501      	bpl.n	800e494 <_vfiprintf_r+0x34>
 800e490:	692b      	ldr	r3, [r5, #16]
 800e492:	b99b      	cbnz	r3, 800e4bc <_vfiprintf_r+0x5c>
 800e494:	4629      	mov	r1, r5
 800e496:	4630      	mov	r0, r6
 800e498:	f000 fa58 	bl	800e94c <__swsetup_r>
 800e49c:	b170      	cbz	r0, 800e4bc <_vfiprintf_r+0x5c>
 800e49e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e4a0:	07dc      	lsls	r4, r3, #31
 800e4a2:	d504      	bpl.n	800e4ae <_vfiprintf_r+0x4e>
 800e4a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e4a8:	b01d      	add	sp, #116	@ 0x74
 800e4aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4ae:	89ab      	ldrh	r3, [r5, #12]
 800e4b0:	0598      	lsls	r0, r3, #22
 800e4b2:	d4f7      	bmi.n	800e4a4 <_vfiprintf_r+0x44>
 800e4b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e4b6:	f7fd fc1f 	bl	800bcf8 <__retarget_lock_release_recursive>
 800e4ba:	e7f3      	b.n	800e4a4 <_vfiprintf_r+0x44>
 800e4bc:	2300      	movs	r3, #0
 800e4be:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4c0:	2320      	movs	r3, #32
 800e4c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e4c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4ca:	2330      	movs	r3, #48	@ 0x30
 800e4cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e67c <_vfiprintf_r+0x21c>
 800e4d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4d4:	f04f 0901 	mov.w	r9, #1
 800e4d8:	4623      	mov	r3, r4
 800e4da:	469a      	mov	sl, r3
 800e4dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4e0:	b10a      	cbz	r2, 800e4e6 <_vfiprintf_r+0x86>
 800e4e2:	2a25      	cmp	r2, #37	@ 0x25
 800e4e4:	d1f9      	bne.n	800e4da <_vfiprintf_r+0x7a>
 800e4e6:	ebba 0b04 	subs.w	fp, sl, r4
 800e4ea:	d00b      	beq.n	800e504 <_vfiprintf_r+0xa4>
 800e4ec:	465b      	mov	r3, fp
 800e4ee:	4622      	mov	r2, r4
 800e4f0:	4629      	mov	r1, r5
 800e4f2:	4630      	mov	r0, r6
 800e4f4:	f7ff ffa1 	bl	800e43a <__sfputs_r>
 800e4f8:	3001      	adds	r0, #1
 800e4fa:	f000 80a7 	beq.w	800e64c <_vfiprintf_r+0x1ec>
 800e4fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e500:	445a      	add	r2, fp
 800e502:	9209      	str	r2, [sp, #36]	@ 0x24
 800e504:	f89a 3000 	ldrb.w	r3, [sl]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	f000 809f 	beq.w	800e64c <_vfiprintf_r+0x1ec>
 800e50e:	2300      	movs	r3, #0
 800e510:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e514:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e518:	f10a 0a01 	add.w	sl, sl, #1
 800e51c:	9304      	str	r3, [sp, #16]
 800e51e:	9307      	str	r3, [sp, #28]
 800e520:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e524:	931a      	str	r3, [sp, #104]	@ 0x68
 800e526:	4654      	mov	r4, sl
 800e528:	2205      	movs	r2, #5
 800e52a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e52e:	4853      	ldr	r0, [pc, #332]	@ (800e67c <_vfiprintf_r+0x21c>)
 800e530:	f7f1 fe6e 	bl	8000210 <memchr>
 800e534:	9a04      	ldr	r2, [sp, #16]
 800e536:	b9d8      	cbnz	r0, 800e570 <_vfiprintf_r+0x110>
 800e538:	06d1      	lsls	r1, r2, #27
 800e53a:	bf44      	itt	mi
 800e53c:	2320      	movmi	r3, #32
 800e53e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e542:	0713      	lsls	r3, r2, #28
 800e544:	bf44      	itt	mi
 800e546:	232b      	movmi	r3, #43	@ 0x2b
 800e548:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e54c:	f89a 3000 	ldrb.w	r3, [sl]
 800e550:	2b2a      	cmp	r3, #42	@ 0x2a
 800e552:	d015      	beq.n	800e580 <_vfiprintf_r+0x120>
 800e554:	9a07      	ldr	r2, [sp, #28]
 800e556:	4654      	mov	r4, sl
 800e558:	2000      	movs	r0, #0
 800e55a:	f04f 0c0a 	mov.w	ip, #10
 800e55e:	4621      	mov	r1, r4
 800e560:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e564:	3b30      	subs	r3, #48	@ 0x30
 800e566:	2b09      	cmp	r3, #9
 800e568:	d94b      	bls.n	800e602 <_vfiprintf_r+0x1a2>
 800e56a:	b1b0      	cbz	r0, 800e59a <_vfiprintf_r+0x13a>
 800e56c:	9207      	str	r2, [sp, #28]
 800e56e:	e014      	b.n	800e59a <_vfiprintf_r+0x13a>
 800e570:	eba0 0308 	sub.w	r3, r0, r8
 800e574:	fa09 f303 	lsl.w	r3, r9, r3
 800e578:	4313      	orrs	r3, r2
 800e57a:	9304      	str	r3, [sp, #16]
 800e57c:	46a2      	mov	sl, r4
 800e57e:	e7d2      	b.n	800e526 <_vfiprintf_r+0xc6>
 800e580:	9b03      	ldr	r3, [sp, #12]
 800e582:	1d19      	adds	r1, r3, #4
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	9103      	str	r1, [sp, #12]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	bfbb      	ittet	lt
 800e58c:	425b      	neglt	r3, r3
 800e58e:	f042 0202 	orrlt.w	r2, r2, #2
 800e592:	9307      	strge	r3, [sp, #28]
 800e594:	9307      	strlt	r3, [sp, #28]
 800e596:	bfb8      	it	lt
 800e598:	9204      	strlt	r2, [sp, #16]
 800e59a:	7823      	ldrb	r3, [r4, #0]
 800e59c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e59e:	d10a      	bne.n	800e5b6 <_vfiprintf_r+0x156>
 800e5a0:	7863      	ldrb	r3, [r4, #1]
 800e5a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5a4:	d132      	bne.n	800e60c <_vfiprintf_r+0x1ac>
 800e5a6:	9b03      	ldr	r3, [sp, #12]
 800e5a8:	1d1a      	adds	r2, r3, #4
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	9203      	str	r2, [sp, #12]
 800e5ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e5b2:	3402      	adds	r4, #2
 800e5b4:	9305      	str	r3, [sp, #20]
 800e5b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e68c <_vfiprintf_r+0x22c>
 800e5ba:	7821      	ldrb	r1, [r4, #0]
 800e5bc:	2203      	movs	r2, #3
 800e5be:	4650      	mov	r0, sl
 800e5c0:	f7f1 fe26 	bl	8000210 <memchr>
 800e5c4:	b138      	cbz	r0, 800e5d6 <_vfiprintf_r+0x176>
 800e5c6:	9b04      	ldr	r3, [sp, #16]
 800e5c8:	eba0 000a 	sub.w	r0, r0, sl
 800e5cc:	2240      	movs	r2, #64	@ 0x40
 800e5ce:	4082      	lsls	r2, r0
 800e5d0:	4313      	orrs	r3, r2
 800e5d2:	3401      	adds	r4, #1
 800e5d4:	9304      	str	r3, [sp, #16]
 800e5d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5da:	4829      	ldr	r0, [pc, #164]	@ (800e680 <_vfiprintf_r+0x220>)
 800e5dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5e0:	2206      	movs	r2, #6
 800e5e2:	f7f1 fe15 	bl	8000210 <memchr>
 800e5e6:	2800      	cmp	r0, #0
 800e5e8:	d03f      	beq.n	800e66a <_vfiprintf_r+0x20a>
 800e5ea:	4b26      	ldr	r3, [pc, #152]	@ (800e684 <_vfiprintf_r+0x224>)
 800e5ec:	bb1b      	cbnz	r3, 800e636 <_vfiprintf_r+0x1d6>
 800e5ee:	9b03      	ldr	r3, [sp, #12]
 800e5f0:	3307      	adds	r3, #7
 800e5f2:	f023 0307 	bic.w	r3, r3, #7
 800e5f6:	3308      	adds	r3, #8
 800e5f8:	9303      	str	r3, [sp, #12]
 800e5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5fc:	443b      	add	r3, r7
 800e5fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800e600:	e76a      	b.n	800e4d8 <_vfiprintf_r+0x78>
 800e602:	fb0c 3202 	mla	r2, ip, r2, r3
 800e606:	460c      	mov	r4, r1
 800e608:	2001      	movs	r0, #1
 800e60a:	e7a8      	b.n	800e55e <_vfiprintf_r+0xfe>
 800e60c:	2300      	movs	r3, #0
 800e60e:	3401      	adds	r4, #1
 800e610:	9305      	str	r3, [sp, #20]
 800e612:	4619      	mov	r1, r3
 800e614:	f04f 0c0a 	mov.w	ip, #10
 800e618:	4620      	mov	r0, r4
 800e61a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e61e:	3a30      	subs	r2, #48	@ 0x30
 800e620:	2a09      	cmp	r2, #9
 800e622:	d903      	bls.n	800e62c <_vfiprintf_r+0x1cc>
 800e624:	2b00      	cmp	r3, #0
 800e626:	d0c6      	beq.n	800e5b6 <_vfiprintf_r+0x156>
 800e628:	9105      	str	r1, [sp, #20]
 800e62a:	e7c4      	b.n	800e5b6 <_vfiprintf_r+0x156>
 800e62c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e630:	4604      	mov	r4, r0
 800e632:	2301      	movs	r3, #1
 800e634:	e7f0      	b.n	800e618 <_vfiprintf_r+0x1b8>
 800e636:	ab03      	add	r3, sp, #12
 800e638:	9300      	str	r3, [sp, #0]
 800e63a:	462a      	mov	r2, r5
 800e63c:	4b12      	ldr	r3, [pc, #72]	@ (800e688 <_vfiprintf_r+0x228>)
 800e63e:	a904      	add	r1, sp, #16
 800e640:	4630      	mov	r0, r6
 800e642:	f7fc fa97 	bl	800ab74 <_printf_float>
 800e646:	4607      	mov	r7, r0
 800e648:	1c78      	adds	r0, r7, #1
 800e64a:	d1d6      	bne.n	800e5fa <_vfiprintf_r+0x19a>
 800e64c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e64e:	07d9      	lsls	r1, r3, #31
 800e650:	d405      	bmi.n	800e65e <_vfiprintf_r+0x1fe>
 800e652:	89ab      	ldrh	r3, [r5, #12]
 800e654:	059a      	lsls	r2, r3, #22
 800e656:	d402      	bmi.n	800e65e <_vfiprintf_r+0x1fe>
 800e658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e65a:	f7fd fb4d 	bl	800bcf8 <__retarget_lock_release_recursive>
 800e65e:	89ab      	ldrh	r3, [r5, #12]
 800e660:	065b      	lsls	r3, r3, #25
 800e662:	f53f af1f 	bmi.w	800e4a4 <_vfiprintf_r+0x44>
 800e666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e668:	e71e      	b.n	800e4a8 <_vfiprintf_r+0x48>
 800e66a:	ab03      	add	r3, sp, #12
 800e66c:	9300      	str	r3, [sp, #0]
 800e66e:	462a      	mov	r2, r5
 800e670:	4b05      	ldr	r3, [pc, #20]	@ (800e688 <_vfiprintf_r+0x228>)
 800e672:	a904      	add	r1, sp, #16
 800e674:	4630      	mov	r0, r6
 800e676:	f7fc fd15 	bl	800b0a4 <_printf_i>
 800e67a:	e7e4      	b.n	800e646 <_vfiprintf_r+0x1e6>
 800e67c:	08010cfc 	.word	0x08010cfc
 800e680:	08010d06 	.word	0x08010d06
 800e684:	0800ab75 	.word	0x0800ab75
 800e688:	0800e43b 	.word	0x0800e43b
 800e68c:	08010d02 	.word	0x08010d02

0800e690 <__sflush_r>:
 800e690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e698:	0716      	lsls	r6, r2, #28
 800e69a:	4605      	mov	r5, r0
 800e69c:	460c      	mov	r4, r1
 800e69e:	d454      	bmi.n	800e74a <__sflush_r+0xba>
 800e6a0:	684b      	ldr	r3, [r1, #4]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	dc02      	bgt.n	800e6ac <__sflush_r+0x1c>
 800e6a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	dd48      	ble.n	800e73e <__sflush_r+0xae>
 800e6ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e6ae:	2e00      	cmp	r6, #0
 800e6b0:	d045      	beq.n	800e73e <__sflush_r+0xae>
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e6b8:	682f      	ldr	r7, [r5, #0]
 800e6ba:	6a21      	ldr	r1, [r4, #32]
 800e6bc:	602b      	str	r3, [r5, #0]
 800e6be:	d030      	beq.n	800e722 <__sflush_r+0x92>
 800e6c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e6c2:	89a3      	ldrh	r3, [r4, #12]
 800e6c4:	0759      	lsls	r1, r3, #29
 800e6c6:	d505      	bpl.n	800e6d4 <__sflush_r+0x44>
 800e6c8:	6863      	ldr	r3, [r4, #4]
 800e6ca:	1ad2      	subs	r2, r2, r3
 800e6cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e6ce:	b10b      	cbz	r3, 800e6d4 <__sflush_r+0x44>
 800e6d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e6d2:	1ad2      	subs	r2, r2, r3
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e6d8:	6a21      	ldr	r1, [r4, #32]
 800e6da:	4628      	mov	r0, r5
 800e6dc:	47b0      	blx	r6
 800e6de:	1c43      	adds	r3, r0, #1
 800e6e0:	89a3      	ldrh	r3, [r4, #12]
 800e6e2:	d106      	bne.n	800e6f2 <__sflush_r+0x62>
 800e6e4:	6829      	ldr	r1, [r5, #0]
 800e6e6:	291d      	cmp	r1, #29
 800e6e8:	d82b      	bhi.n	800e742 <__sflush_r+0xb2>
 800e6ea:	4a2a      	ldr	r2, [pc, #168]	@ (800e794 <__sflush_r+0x104>)
 800e6ec:	40ca      	lsrs	r2, r1
 800e6ee:	07d6      	lsls	r6, r2, #31
 800e6f0:	d527      	bpl.n	800e742 <__sflush_r+0xb2>
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	6062      	str	r2, [r4, #4]
 800e6f6:	04d9      	lsls	r1, r3, #19
 800e6f8:	6922      	ldr	r2, [r4, #16]
 800e6fa:	6022      	str	r2, [r4, #0]
 800e6fc:	d504      	bpl.n	800e708 <__sflush_r+0x78>
 800e6fe:	1c42      	adds	r2, r0, #1
 800e700:	d101      	bne.n	800e706 <__sflush_r+0x76>
 800e702:	682b      	ldr	r3, [r5, #0]
 800e704:	b903      	cbnz	r3, 800e708 <__sflush_r+0x78>
 800e706:	6560      	str	r0, [r4, #84]	@ 0x54
 800e708:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e70a:	602f      	str	r7, [r5, #0]
 800e70c:	b1b9      	cbz	r1, 800e73e <__sflush_r+0xae>
 800e70e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e712:	4299      	cmp	r1, r3
 800e714:	d002      	beq.n	800e71c <__sflush_r+0x8c>
 800e716:	4628      	mov	r0, r5
 800e718:	f7fe f96e 	bl	800c9f8 <_free_r>
 800e71c:	2300      	movs	r3, #0
 800e71e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e720:	e00d      	b.n	800e73e <__sflush_r+0xae>
 800e722:	2301      	movs	r3, #1
 800e724:	4628      	mov	r0, r5
 800e726:	47b0      	blx	r6
 800e728:	4602      	mov	r2, r0
 800e72a:	1c50      	adds	r0, r2, #1
 800e72c:	d1c9      	bne.n	800e6c2 <__sflush_r+0x32>
 800e72e:	682b      	ldr	r3, [r5, #0]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d0c6      	beq.n	800e6c2 <__sflush_r+0x32>
 800e734:	2b1d      	cmp	r3, #29
 800e736:	d001      	beq.n	800e73c <__sflush_r+0xac>
 800e738:	2b16      	cmp	r3, #22
 800e73a:	d11e      	bne.n	800e77a <__sflush_r+0xea>
 800e73c:	602f      	str	r7, [r5, #0]
 800e73e:	2000      	movs	r0, #0
 800e740:	e022      	b.n	800e788 <__sflush_r+0xf8>
 800e742:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e746:	b21b      	sxth	r3, r3
 800e748:	e01b      	b.n	800e782 <__sflush_r+0xf2>
 800e74a:	690f      	ldr	r7, [r1, #16]
 800e74c:	2f00      	cmp	r7, #0
 800e74e:	d0f6      	beq.n	800e73e <__sflush_r+0xae>
 800e750:	0793      	lsls	r3, r2, #30
 800e752:	680e      	ldr	r6, [r1, #0]
 800e754:	bf08      	it	eq
 800e756:	694b      	ldreq	r3, [r1, #20]
 800e758:	600f      	str	r7, [r1, #0]
 800e75a:	bf18      	it	ne
 800e75c:	2300      	movne	r3, #0
 800e75e:	eba6 0807 	sub.w	r8, r6, r7
 800e762:	608b      	str	r3, [r1, #8]
 800e764:	f1b8 0f00 	cmp.w	r8, #0
 800e768:	dde9      	ble.n	800e73e <__sflush_r+0xae>
 800e76a:	6a21      	ldr	r1, [r4, #32]
 800e76c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e76e:	4643      	mov	r3, r8
 800e770:	463a      	mov	r2, r7
 800e772:	4628      	mov	r0, r5
 800e774:	47b0      	blx	r6
 800e776:	2800      	cmp	r0, #0
 800e778:	dc08      	bgt.n	800e78c <__sflush_r+0xfc>
 800e77a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e77e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e782:	81a3      	strh	r3, [r4, #12]
 800e784:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e78c:	4407      	add	r7, r0
 800e78e:	eba8 0800 	sub.w	r8, r8, r0
 800e792:	e7e7      	b.n	800e764 <__sflush_r+0xd4>
 800e794:	20400001 	.word	0x20400001

0800e798 <_fflush_r>:
 800e798:	b538      	push	{r3, r4, r5, lr}
 800e79a:	690b      	ldr	r3, [r1, #16]
 800e79c:	4605      	mov	r5, r0
 800e79e:	460c      	mov	r4, r1
 800e7a0:	b913      	cbnz	r3, 800e7a8 <_fflush_r+0x10>
 800e7a2:	2500      	movs	r5, #0
 800e7a4:	4628      	mov	r0, r5
 800e7a6:	bd38      	pop	{r3, r4, r5, pc}
 800e7a8:	b118      	cbz	r0, 800e7b2 <_fflush_r+0x1a>
 800e7aa:	6a03      	ldr	r3, [r0, #32]
 800e7ac:	b90b      	cbnz	r3, 800e7b2 <_fflush_r+0x1a>
 800e7ae:	f7fd f831 	bl	800b814 <__sinit>
 800e7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d0f3      	beq.n	800e7a2 <_fflush_r+0xa>
 800e7ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e7bc:	07d0      	lsls	r0, r2, #31
 800e7be:	d404      	bmi.n	800e7ca <_fflush_r+0x32>
 800e7c0:	0599      	lsls	r1, r3, #22
 800e7c2:	d402      	bmi.n	800e7ca <_fflush_r+0x32>
 800e7c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e7c6:	f7fd fa96 	bl	800bcf6 <__retarget_lock_acquire_recursive>
 800e7ca:	4628      	mov	r0, r5
 800e7cc:	4621      	mov	r1, r4
 800e7ce:	f7ff ff5f 	bl	800e690 <__sflush_r>
 800e7d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e7d4:	07da      	lsls	r2, r3, #31
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	d4e4      	bmi.n	800e7a4 <_fflush_r+0xc>
 800e7da:	89a3      	ldrh	r3, [r4, #12]
 800e7dc:	059b      	lsls	r3, r3, #22
 800e7de:	d4e1      	bmi.n	800e7a4 <_fflush_r+0xc>
 800e7e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e7e2:	f7fd fa89 	bl	800bcf8 <__retarget_lock_release_recursive>
 800e7e6:	e7dd      	b.n	800e7a4 <_fflush_r+0xc>

0800e7e8 <fiprintf>:
 800e7e8:	b40e      	push	{r1, r2, r3}
 800e7ea:	b503      	push	{r0, r1, lr}
 800e7ec:	4601      	mov	r1, r0
 800e7ee:	ab03      	add	r3, sp, #12
 800e7f0:	4805      	ldr	r0, [pc, #20]	@ (800e808 <fiprintf+0x20>)
 800e7f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7f6:	6800      	ldr	r0, [r0, #0]
 800e7f8:	9301      	str	r3, [sp, #4]
 800e7fa:	f7ff fe31 	bl	800e460 <_vfiprintf_r>
 800e7fe:	b002      	add	sp, #8
 800e800:	f85d eb04 	ldr.w	lr, [sp], #4
 800e804:	b003      	add	sp, #12
 800e806:	4770      	bx	lr
 800e808:	2000003c 	.word	0x2000003c

0800e80c <__swhatbuf_r>:
 800e80c:	b570      	push	{r4, r5, r6, lr}
 800e80e:	460c      	mov	r4, r1
 800e810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e814:	2900      	cmp	r1, #0
 800e816:	b096      	sub	sp, #88	@ 0x58
 800e818:	4615      	mov	r5, r2
 800e81a:	461e      	mov	r6, r3
 800e81c:	da0d      	bge.n	800e83a <__swhatbuf_r+0x2e>
 800e81e:	89a3      	ldrh	r3, [r4, #12]
 800e820:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e824:	f04f 0100 	mov.w	r1, #0
 800e828:	bf14      	ite	ne
 800e82a:	2340      	movne	r3, #64	@ 0x40
 800e82c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e830:	2000      	movs	r0, #0
 800e832:	6031      	str	r1, [r6, #0]
 800e834:	602b      	str	r3, [r5, #0]
 800e836:	b016      	add	sp, #88	@ 0x58
 800e838:	bd70      	pop	{r4, r5, r6, pc}
 800e83a:	466a      	mov	r2, sp
 800e83c:	f000 f908 	bl	800ea50 <_fstat_r>
 800e840:	2800      	cmp	r0, #0
 800e842:	dbec      	blt.n	800e81e <__swhatbuf_r+0x12>
 800e844:	9901      	ldr	r1, [sp, #4]
 800e846:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e84a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e84e:	4259      	negs	r1, r3
 800e850:	4159      	adcs	r1, r3
 800e852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e856:	e7eb      	b.n	800e830 <__swhatbuf_r+0x24>

0800e858 <__smakebuf_r>:
 800e858:	898b      	ldrh	r3, [r1, #12]
 800e85a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e85c:	079d      	lsls	r5, r3, #30
 800e85e:	4606      	mov	r6, r0
 800e860:	460c      	mov	r4, r1
 800e862:	d507      	bpl.n	800e874 <__smakebuf_r+0x1c>
 800e864:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e868:	6023      	str	r3, [r4, #0]
 800e86a:	6123      	str	r3, [r4, #16]
 800e86c:	2301      	movs	r3, #1
 800e86e:	6163      	str	r3, [r4, #20]
 800e870:	b003      	add	sp, #12
 800e872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e874:	ab01      	add	r3, sp, #4
 800e876:	466a      	mov	r2, sp
 800e878:	f7ff ffc8 	bl	800e80c <__swhatbuf_r>
 800e87c:	9f00      	ldr	r7, [sp, #0]
 800e87e:	4605      	mov	r5, r0
 800e880:	4639      	mov	r1, r7
 800e882:	4630      	mov	r0, r6
 800e884:	f7fe f92c 	bl	800cae0 <_malloc_r>
 800e888:	b948      	cbnz	r0, 800e89e <__smakebuf_r+0x46>
 800e88a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e88e:	059a      	lsls	r2, r3, #22
 800e890:	d4ee      	bmi.n	800e870 <__smakebuf_r+0x18>
 800e892:	f023 0303 	bic.w	r3, r3, #3
 800e896:	f043 0302 	orr.w	r3, r3, #2
 800e89a:	81a3      	strh	r3, [r4, #12]
 800e89c:	e7e2      	b.n	800e864 <__smakebuf_r+0xc>
 800e89e:	89a3      	ldrh	r3, [r4, #12]
 800e8a0:	6020      	str	r0, [r4, #0]
 800e8a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8a6:	81a3      	strh	r3, [r4, #12]
 800e8a8:	9b01      	ldr	r3, [sp, #4]
 800e8aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e8ae:	b15b      	cbz	r3, 800e8c8 <__smakebuf_r+0x70>
 800e8b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8b4:	4630      	mov	r0, r6
 800e8b6:	f000 f8dd 	bl	800ea74 <_isatty_r>
 800e8ba:	b128      	cbz	r0, 800e8c8 <__smakebuf_r+0x70>
 800e8bc:	89a3      	ldrh	r3, [r4, #12]
 800e8be:	f023 0303 	bic.w	r3, r3, #3
 800e8c2:	f043 0301 	orr.w	r3, r3, #1
 800e8c6:	81a3      	strh	r3, [r4, #12]
 800e8c8:	89a3      	ldrh	r3, [r4, #12]
 800e8ca:	431d      	orrs	r5, r3
 800e8cc:	81a5      	strh	r5, [r4, #12]
 800e8ce:	e7cf      	b.n	800e870 <__smakebuf_r+0x18>

0800e8d0 <__swbuf_r>:
 800e8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d2:	460e      	mov	r6, r1
 800e8d4:	4614      	mov	r4, r2
 800e8d6:	4605      	mov	r5, r0
 800e8d8:	b118      	cbz	r0, 800e8e2 <__swbuf_r+0x12>
 800e8da:	6a03      	ldr	r3, [r0, #32]
 800e8dc:	b90b      	cbnz	r3, 800e8e2 <__swbuf_r+0x12>
 800e8de:	f7fc ff99 	bl	800b814 <__sinit>
 800e8e2:	69a3      	ldr	r3, [r4, #24]
 800e8e4:	60a3      	str	r3, [r4, #8]
 800e8e6:	89a3      	ldrh	r3, [r4, #12]
 800e8e8:	071a      	lsls	r2, r3, #28
 800e8ea:	d501      	bpl.n	800e8f0 <__swbuf_r+0x20>
 800e8ec:	6923      	ldr	r3, [r4, #16]
 800e8ee:	b943      	cbnz	r3, 800e902 <__swbuf_r+0x32>
 800e8f0:	4621      	mov	r1, r4
 800e8f2:	4628      	mov	r0, r5
 800e8f4:	f000 f82a 	bl	800e94c <__swsetup_r>
 800e8f8:	b118      	cbz	r0, 800e902 <__swbuf_r+0x32>
 800e8fa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e8fe:	4638      	mov	r0, r7
 800e900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e902:	6823      	ldr	r3, [r4, #0]
 800e904:	6922      	ldr	r2, [r4, #16]
 800e906:	1a98      	subs	r0, r3, r2
 800e908:	6963      	ldr	r3, [r4, #20]
 800e90a:	b2f6      	uxtb	r6, r6
 800e90c:	4283      	cmp	r3, r0
 800e90e:	4637      	mov	r7, r6
 800e910:	dc05      	bgt.n	800e91e <__swbuf_r+0x4e>
 800e912:	4621      	mov	r1, r4
 800e914:	4628      	mov	r0, r5
 800e916:	f7ff ff3f 	bl	800e798 <_fflush_r>
 800e91a:	2800      	cmp	r0, #0
 800e91c:	d1ed      	bne.n	800e8fa <__swbuf_r+0x2a>
 800e91e:	68a3      	ldr	r3, [r4, #8]
 800e920:	3b01      	subs	r3, #1
 800e922:	60a3      	str	r3, [r4, #8]
 800e924:	6823      	ldr	r3, [r4, #0]
 800e926:	1c5a      	adds	r2, r3, #1
 800e928:	6022      	str	r2, [r4, #0]
 800e92a:	701e      	strb	r6, [r3, #0]
 800e92c:	6962      	ldr	r2, [r4, #20]
 800e92e:	1c43      	adds	r3, r0, #1
 800e930:	429a      	cmp	r2, r3
 800e932:	d004      	beq.n	800e93e <__swbuf_r+0x6e>
 800e934:	89a3      	ldrh	r3, [r4, #12]
 800e936:	07db      	lsls	r3, r3, #31
 800e938:	d5e1      	bpl.n	800e8fe <__swbuf_r+0x2e>
 800e93a:	2e0a      	cmp	r6, #10
 800e93c:	d1df      	bne.n	800e8fe <__swbuf_r+0x2e>
 800e93e:	4621      	mov	r1, r4
 800e940:	4628      	mov	r0, r5
 800e942:	f7ff ff29 	bl	800e798 <_fflush_r>
 800e946:	2800      	cmp	r0, #0
 800e948:	d0d9      	beq.n	800e8fe <__swbuf_r+0x2e>
 800e94a:	e7d6      	b.n	800e8fa <__swbuf_r+0x2a>

0800e94c <__swsetup_r>:
 800e94c:	b538      	push	{r3, r4, r5, lr}
 800e94e:	4b29      	ldr	r3, [pc, #164]	@ (800e9f4 <__swsetup_r+0xa8>)
 800e950:	4605      	mov	r5, r0
 800e952:	6818      	ldr	r0, [r3, #0]
 800e954:	460c      	mov	r4, r1
 800e956:	b118      	cbz	r0, 800e960 <__swsetup_r+0x14>
 800e958:	6a03      	ldr	r3, [r0, #32]
 800e95a:	b90b      	cbnz	r3, 800e960 <__swsetup_r+0x14>
 800e95c:	f7fc ff5a 	bl	800b814 <__sinit>
 800e960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e964:	0719      	lsls	r1, r3, #28
 800e966:	d422      	bmi.n	800e9ae <__swsetup_r+0x62>
 800e968:	06da      	lsls	r2, r3, #27
 800e96a:	d407      	bmi.n	800e97c <__swsetup_r+0x30>
 800e96c:	2209      	movs	r2, #9
 800e96e:	602a      	str	r2, [r5, #0]
 800e970:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e974:	81a3      	strh	r3, [r4, #12]
 800e976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e97a:	e033      	b.n	800e9e4 <__swsetup_r+0x98>
 800e97c:	0758      	lsls	r0, r3, #29
 800e97e:	d512      	bpl.n	800e9a6 <__swsetup_r+0x5a>
 800e980:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e982:	b141      	cbz	r1, 800e996 <__swsetup_r+0x4a>
 800e984:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e988:	4299      	cmp	r1, r3
 800e98a:	d002      	beq.n	800e992 <__swsetup_r+0x46>
 800e98c:	4628      	mov	r0, r5
 800e98e:	f7fe f833 	bl	800c9f8 <_free_r>
 800e992:	2300      	movs	r3, #0
 800e994:	6363      	str	r3, [r4, #52]	@ 0x34
 800e996:	89a3      	ldrh	r3, [r4, #12]
 800e998:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e99c:	81a3      	strh	r3, [r4, #12]
 800e99e:	2300      	movs	r3, #0
 800e9a0:	6063      	str	r3, [r4, #4]
 800e9a2:	6923      	ldr	r3, [r4, #16]
 800e9a4:	6023      	str	r3, [r4, #0]
 800e9a6:	89a3      	ldrh	r3, [r4, #12]
 800e9a8:	f043 0308 	orr.w	r3, r3, #8
 800e9ac:	81a3      	strh	r3, [r4, #12]
 800e9ae:	6923      	ldr	r3, [r4, #16]
 800e9b0:	b94b      	cbnz	r3, 800e9c6 <__swsetup_r+0x7a>
 800e9b2:	89a3      	ldrh	r3, [r4, #12]
 800e9b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e9b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e9bc:	d003      	beq.n	800e9c6 <__swsetup_r+0x7a>
 800e9be:	4621      	mov	r1, r4
 800e9c0:	4628      	mov	r0, r5
 800e9c2:	f7ff ff49 	bl	800e858 <__smakebuf_r>
 800e9c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9ca:	f013 0201 	ands.w	r2, r3, #1
 800e9ce:	d00a      	beq.n	800e9e6 <__swsetup_r+0x9a>
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	60a2      	str	r2, [r4, #8]
 800e9d4:	6962      	ldr	r2, [r4, #20]
 800e9d6:	4252      	negs	r2, r2
 800e9d8:	61a2      	str	r2, [r4, #24]
 800e9da:	6922      	ldr	r2, [r4, #16]
 800e9dc:	b942      	cbnz	r2, 800e9f0 <__swsetup_r+0xa4>
 800e9de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e9e2:	d1c5      	bne.n	800e970 <__swsetup_r+0x24>
 800e9e4:	bd38      	pop	{r3, r4, r5, pc}
 800e9e6:	0799      	lsls	r1, r3, #30
 800e9e8:	bf58      	it	pl
 800e9ea:	6962      	ldrpl	r2, [r4, #20]
 800e9ec:	60a2      	str	r2, [r4, #8]
 800e9ee:	e7f4      	b.n	800e9da <__swsetup_r+0x8e>
 800e9f0:	2000      	movs	r0, #0
 800e9f2:	e7f7      	b.n	800e9e4 <__swsetup_r+0x98>
 800e9f4:	2000003c 	.word	0x2000003c

0800e9f8 <memmove>:
 800e9f8:	4288      	cmp	r0, r1
 800e9fa:	b510      	push	{r4, lr}
 800e9fc:	eb01 0402 	add.w	r4, r1, r2
 800ea00:	d902      	bls.n	800ea08 <memmove+0x10>
 800ea02:	4284      	cmp	r4, r0
 800ea04:	4623      	mov	r3, r4
 800ea06:	d807      	bhi.n	800ea18 <memmove+0x20>
 800ea08:	1e43      	subs	r3, r0, #1
 800ea0a:	42a1      	cmp	r1, r4
 800ea0c:	d008      	beq.n	800ea20 <memmove+0x28>
 800ea0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea12:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea16:	e7f8      	b.n	800ea0a <memmove+0x12>
 800ea18:	4402      	add	r2, r0
 800ea1a:	4601      	mov	r1, r0
 800ea1c:	428a      	cmp	r2, r1
 800ea1e:	d100      	bne.n	800ea22 <memmove+0x2a>
 800ea20:	bd10      	pop	{r4, pc}
 800ea22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ea2a:	e7f7      	b.n	800ea1c <memmove+0x24>

0800ea2c <strncmp>:
 800ea2c:	b510      	push	{r4, lr}
 800ea2e:	b16a      	cbz	r2, 800ea4c <strncmp+0x20>
 800ea30:	3901      	subs	r1, #1
 800ea32:	1884      	adds	r4, r0, r2
 800ea34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea38:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ea3c:	429a      	cmp	r2, r3
 800ea3e:	d103      	bne.n	800ea48 <strncmp+0x1c>
 800ea40:	42a0      	cmp	r0, r4
 800ea42:	d001      	beq.n	800ea48 <strncmp+0x1c>
 800ea44:	2a00      	cmp	r2, #0
 800ea46:	d1f5      	bne.n	800ea34 <strncmp+0x8>
 800ea48:	1ad0      	subs	r0, r2, r3
 800ea4a:	bd10      	pop	{r4, pc}
 800ea4c:	4610      	mov	r0, r2
 800ea4e:	e7fc      	b.n	800ea4a <strncmp+0x1e>

0800ea50 <_fstat_r>:
 800ea50:	b538      	push	{r3, r4, r5, lr}
 800ea52:	4d07      	ldr	r5, [pc, #28]	@ (800ea70 <_fstat_r+0x20>)
 800ea54:	2300      	movs	r3, #0
 800ea56:	4604      	mov	r4, r0
 800ea58:	4608      	mov	r0, r1
 800ea5a:	4611      	mov	r1, r2
 800ea5c:	602b      	str	r3, [r5, #0]
 800ea5e:	f7f4 fe1d 	bl	800369c <_fstat>
 800ea62:	1c43      	adds	r3, r0, #1
 800ea64:	d102      	bne.n	800ea6c <_fstat_r+0x1c>
 800ea66:	682b      	ldr	r3, [r5, #0]
 800ea68:	b103      	cbz	r3, 800ea6c <_fstat_r+0x1c>
 800ea6a:	6023      	str	r3, [r4, #0]
 800ea6c:	bd38      	pop	{r3, r4, r5, pc}
 800ea6e:	bf00      	nop
 800ea70:	200010f4 	.word	0x200010f4

0800ea74 <_isatty_r>:
 800ea74:	b538      	push	{r3, r4, r5, lr}
 800ea76:	4d06      	ldr	r5, [pc, #24]	@ (800ea90 <_isatty_r+0x1c>)
 800ea78:	2300      	movs	r3, #0
 800ea7a:	4604      	mov	r4, r0
 800ea7c:	4608      	mov	r0, r1
 800ea7e:	602b      	str	r3, [r5, #0]
 800ea80:	f7f4 fe1c 	bl	80036bc <_isatty>
 800ea84:	1c43      	adds	r3, r0, #1
 800ea86:	d102      	bne.n	800ea8e <_isatty_r+0x1a>
 800ea88:	682b      	ldr	r3, [r5, #0]
 800ea8a:	b103      	cbz	r3, 800ea8e <_isatty_r+0x1a>
 800ea8c:	6023      	str	r3, [r4, #0]
 800ea8e:	bd38      	pop	{r3, r4, r5, pc}
 800ea90:	200010f4 	.word	0x200010f4

0800ea94 <_sbrk_r>:
 800ea94:	b538      	push	{r3, r4, r5, lr}
 800ea96:	4d06      	ldr	r5, [pc, #24]	@ (800eab0 <_sbrk_r+0x1c>)
 800ea98:	2300      	movs	r3, #0
 800ea9a:	4604      	mov	r4, r0
 800ea9c:	4608      	mov	r0, r1
 800ea9e:	602b      	str	r3, [r5, #0]
 800eaa0:	f7f4 fe24 	bl	80036ec <_sbrk>
 800eaa4:	1c43      	adds	r3, r0, #1
 800eaa6:	d102      	bne.n	800eaae <_sbrk_r+0x1a>
 800eaa8:	682b      	ldr	r3, [r5, #0]
 800eaaa:	b103      	cbz	r3, 800eaae <_sbrk_r+0x1a>
 800eaac:	6023      	str	r3, [r4, #0]
 800eaae:	bd38      	pop	{r3, r4, r5, pc}
 800eab0:	200010f4 	.word	0x200010f4

0800eab4 <memcpy>:
 800eab4:	440a      	add	r2, r1
 800eab6:	4291      	cmp	r1, r2
 800eab8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800eabc:	d100      	bne.n	800eac0 <memcpy+0xc>
 800eabe:	4770      	bx	lr
 800eac0:	b510      	push	{r4, lr}
 800eac2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eac6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eaca:	4291      	cmp	r1, r2
 800eacc:	d1f9      	bne.n	800eac2 <memcpy+0xe>
 800eace:	bd10      	pop	{r4, pc}

0800ead0 <nan>:
 800ead0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ead8 <nan+0x8>
 800ead4:	4770      	bx	lr
 800ead6:	bf00      	nop
 800ead8:	00000000 	.word	0x00000000
 800eadc:	7ff80000 	.word	0x7ff80000

0800eae0 <abort>:
 800eae0:	b508      	push	{r3, lr}
 800eae2:	2006      	movs	r0, #6
 800eae4:	f000 fbc4 	bl	800f270 <raise>
 800eae8:	2001      	movs	r0, #1
 800eaea:	f7f4 fda3 	bl	8003634 <_exit>

0800eaee <_calloc_r>:
 800eaee:	b570      	push	{r4, r5, r6, lr}
 800eaf0:	fba1 5402 	umull	r5, r4, r1, r2
 800eaf4:	b934      	cbnz	r4, 800eb04 <_calloc_r+0x16>
 800eaf6:	4629      	mov	r1, r5
 800eaf8:	f7fd fff2 	bl	800cae0 <_malloc_r>
 800eafc:	4606      	mov	r6, r0
 800eafe:	b928      	cbnz	r0, 800eb0c <_calloc_r+0x1e>
 800eb00:	4630      	mov	r0, r6
 800eb02:	bd70      	pop	{r4, r5, r6, pc}
 800eb04:	220c      	movs	r2, #12
 800eb06:	6002      	str	r2, [r0, #0]
 800eb08:	2600      	movs	r6, #0
 800eb0a:	e7f9      	b.n	800eb00 <_calloc_r+0x12>
 800eb0c:	462a      	mov	r2, r5
 800eb0e:	4621      	mov	r1, r4
 800eb10:	f7fd f817 	bl	800bb42 <memset>
 800eb14:	e7f4      	b.n	800eb00 <_calloc_r+0x12>

0800eb16 <rshift>:
 800eb16:	6903      	ldr	r3, [r0, #16]
 800eb18:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800eb1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb20:	ea4f 1261 	mov.w	r2, r1, asr #5
 800eb24:	f100 0414 	add.w	r4, r0, #20
 800eb28:	dd45      	ble.n	800ebb6 <rshift+0xa0>
 800eb2a:	f011 011f 	ands.w	r1, r1, #31
 800eb2e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eb32:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eb36:	d10c      	bne.n	800eb52 <rshift+0x3c>
 800eb38:	f100 0710 	add.w	r7, r0, #16
 800eb3c:	4629      	mov	r1, r5
 800eb3e:	42b1      	cmp	r1, r6
 800eb40:	d334      	bcc.n	800ebac <rshift+0x96>
 800eb42:	1a9b      	subs	r3, r3, r2
 800eb44:	009b      	lsls	r3, r3, #2
 800eb46:	1eea      	subs	r2, r5, #3
 800eb48:	4296      	cmp	r6, r2
 800eb4a:	bf38      	it	cc
 800eb4c:	2300      	movcc	r3, #0
 800eb4e:	4423      	add	r3, r4
 800eb50:	e015      	b.n	800eb7e <rshift+0x68>
 800eb52:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800eb56:	f1c1 0820 	rsb	r8, r1, #32
 800eb5a:	40cf      	lsrs	r7, r1
 800eb5c:	f105 0e04 	add.w	lr, r5, #4
 800eb60:	46a1      	mov	r9, r4
 800eb62:	4576      	cmp	r6, lr
 800eb64:	46f4      	mov	ip, lr
 800eb66:	d815      	bhi.n	800eb94 <rshift+0x7e>
 800eb68:	1a9a      	subs	r2, r3, r2
 800eb6a:	0092      	lsls	r2, r2, #2
 800eb6c:	3a04      	subs	r2, #4
 800eb6e:	3501      	adds	r5, #1
 800eb70:	42ae      	cmp	r6, r5
 800eb72:	bf38      	it	cc
 800eb74:	2200      	movcc	r2, #0
 800eb76:	18a3      	adds	r3, r4, r2
 800eb78:	50a7      	str	r7, [r4, r2]
 800eb7a:	b107      	cbz	r7, 800eb7e <rshift+0x68>
 800eb7c:	3304      	adds	r3, #4
 800eb7e:	1b1a      	subs	r2, r3, r4
 800eb80:	42a3      	cmp	r3, r4
 800eb82:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eb86:	bf08      	it	eq
 800eb88:	2300      	moveq	r3, #0
 800eb8a:	6102      	str	r2, [r0, #16]
 800eb8c:	bf08      	it	eq
 800eb8e:	6143      	streq	r3, [r0, #20]
 800eb90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb94:	f8dc c000 	ldr.w	ip, [ip]
 800eb98:	fa0c fc08 	lsl.w	ip, ip, r8
 800eb9c:	ea4c 0707 	orr.w	r7, ip, r7
 800eba0:	f849 7b04 	str.w	r7, [r9], #4
 800eba4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eba8:	40cf      	lsrs	r7, r1
 800ebaa:	e7da      	b.n	800eb62 <rshift+0x4c>
 800ebac:	f851 cb04 	ldr.w	ip, [r1], #4
 800ebb0:	f847 cf04 	str.w	ip, [r7, #4]!
 800ebb4:	e7c3      	b.n	800eb3e <rshift+0x28>
 800ebb6:	4623      	mov	r3, r4
 800ebb8:	e7e1      	b.n	800eb7e <rshift+0x68>

0800ebba <__hexdig_fun>:
 800ebba:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ebbe:	2b09      	cmp	r3, #9
 800ebc0:	d802      	bhi.n	800ebc8 <__hexdig_fun+0xe>
 800ebc2:	3820      	subs	r0, #32
 800ebc4:	b2c0      	uxtb	r0, r0
 800ebc6:	4770      	bx	lr
 800ebc8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ebcc:	2b05      	cmp	r3, #5
 800ebce:	d801      	bhi.n	800ebd4 <__hexdig_fun+0x1a>
 800ebd0:	3847      	subs	r0, #71	@ 0x47
 800ebd2:	e7f7      	b.n	800ebc4 <__hexdig_fun+0xa>
 800ebd4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ebd8:	2b05      	cmp	r3, #5
 800ebda:	d801      	bhi.n	800ebe0 <__hexdig_fun+0x26>
 800ebdc:	3827      	subs	r0, #39	@ 0x27
 800ebde:	e7f1      	b.n	800ebc4 <__hexdig_fun+0xa>
 800ebe0:	2000      	movs	r0, #0
 800ebe2:	4770      	bx	lr

0800ebe4 <__gethex>:
 800ebe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebe8:	b085      	sub	sp, #20
 800ebea:	468a      	mov	sl, r1
 800ebec:	9302      	str	r3, [sp, #8]
 800ebee:	680b      	ldr	r3, [r1, #0]
 800ebf0:	9001      	str	r0, [sp, #4]
 800ebf2:	4690      	mov	r8, r2
 800ebf4:	1c9c      	adds	r4, r3, #2
 800ebf6:	46a1      	mov	r9, r4
 800ebf8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ebfc:	2830      	cmp	r0, #48	@ 0x30
 800ebfe:	d0fa      	beq.n	800ebf6 <__gethex+0x12>
 800ec00:	eba9 0303 	sub.w	r3, r9, r3
 800ec04:	f1a3 0b02 	sub.w	fp, r3, #2
 800ec08:	f7ff ffd7 	bl	800ebba <__hexdig_fun>
 800ec0c:	4605      	mov	r5, r0
 800ec0e:	2800      	cmp	r0, #0
 800ec10:	d168      	bne.n	800ece4 <__gethex+0x100>
 800ec12:	49a0      	ldr	r1, [pc, #640]	@ (800ee94 <__gethex+0x2b0>)
 800ec14:	2201      	movs	r2, #1
 800ec16:	4648      	mov	r0, r9
 800ec18:	f7ff ff08 	bl	800ea2c <strncmp>
 800ec1c:	4607      	mov	r7, r0
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d167      	bne.n	800ecf2 <__gethex+0x10e>
 800ec22:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ec26:	4626      	mov	r6, r4
 800ec28:	f7ff ffc7 	bl	800ebba <__hexdig_fun>
 800ec2c:	2800      	cmp	r0, #0
 800ec2e:	d062      	beq.n	800ecf6 <__gethex+0x112>
 800ec30:	4623      	mov	r3, r4
 800ec32:	7818      	ldrb	r0, [r3, #0]
 800ec34:	2830      	cmp	r0, #48	@ 0x30
 800ec36:	4699      	mov	r9, r3
 800ec38:	f103 0301 	add.w	r3, r3, #1
 800ec3c:	d0f9      	beq.n	800ec32 <__gethex+0x4e>
 800ec3e:	f7ff ffbc 	bl	800ebba <__hexdig_fun>
 800ec42:	fab0 f580 	clz	r5, r0
 800ec46:	096d      	lsrs	r5, r5, #5
 800ec48:	f04f 0b01 	mov.w	fp, #1
 800ec4c:	464a      	mov	r2, r9
 800ec4e:	4616      	mov	r6, r2
 800ec50:	3201      	adds	r2, #1
 800ec52:	7830      	ldrb	r0, [r6, #0]
 800ec54:	f7ff ffb1 	bl	800ebba <__hexdig_fun>
 800ec58:	2800      	cmp	r0, #0
 800ec5a:	d1f8      	bne.n	800ec4e <__gethex+0x6a>
 800ec5c:	498d      	ldr	r1, [pc, #564]	@ (800ee94 <__gethex+0x2b0>)
 800ec5e:	2201      	movs	r2, #1
 800ec60:	4630      	mov	r0, r6
 800ec62:	f7ff fee3 	bl	800ea2c <strncmp>
 800ec66:	2800      	cmp	r0, #0
 800ec68:	d13f      	bne.n	800ecea <__gethex+0x106>
 800ec6a:	b944      	cbnz	r4, 800ec7e <__gethex+0x9a>
 800ec6c:	1c74      	adds	r4, r6, #1
 800ec6e:	4622      	mov	r2, r4
 800ec70:	4616      	mov	r6, r2
 800ec72:	3201      	adds	r2, #1
 800ec74:	7830      	ldrb	r0, [r6, #0]
 800ec76:	f7ff ffa0 	bl	800ebba <__hexdig_fun>
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	d1f8      	bne.n	800ec70 <__gethex+0x8c>
 800ec7e:	1ba4      	subs	r4, r4, r6
 800ec80:	00a7      	lsls	r7, r4, #2
 800ec82:	7833      	ldrb	r3, [r6, #0]
 800ec84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ec88:	2b50      	cmp	r3, #80	@ 0x50
 800ec8a:	d13e      	bne.n	800ed0a <__gethex+0x126>
 800ec8c:	7873      	ldrb	r3, [r6, #1]
 800ec8e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ec90:	d033      	beq.n	800ecfa <__gethex+0x116>
 800ec92:	2b2d      	cmp	r3, #45	@ 0x2d
 800ec94:	d034      	beq.n	800ed00 <__gethex+0x11c>
 800ec96:	1c71      	adds	r1, r6, #1
 800ec98:	2400      	movs	r4, #0
 800ec9a:	7808      	ldrb	r0, [r1, #0]
 800ec9c:	f7ff ff8d 	bl	800ebba <__hexdig_fun>
 800eca0:	1e43      	subs	r3, r0, #1
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	2b18      	cmp	r3, #24
 800eca6:	d830      	bhi.n	800ed0a <__gethex+0x126>
 800eca8:	f1a0 0210 	sub.w	r2, r0, #16
 800ecac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ecb0:	f7ff ff83 	bl	800ebba <__hexdig_fun>
 800ecb4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800ecb8:	fa5f fc8c 	uxtb.w	ip, ip
 800ecbc:	f1bc 0f18 	cmp.w	ip, #24
 800ecc0:	f04f 030a 	mov.w	r3, #10
 800ecc4:	d91e      	bls.n	800ed04 <__gethex+0x120>
 800ecc6:	b104      	cbz	r4, 800ecca <__gethex+0xe6>
 800ecc8:	4252      	negs	r2, r2
 800ecca:	4417      	add	r7, r2
 800eccc:	f8ca 1000 	str.w	r1, [sl]
 800ecd0:	b1ed      	cbz	r5, 800ed0e <__gethex+0x12a>
 800ecd2:	f1bb 0f00 	cmp.w	fp, #0
 800ecd6:	bf0c      	ite	eq
 800ecd8:	2506      	moveq	r5, #6
 800ecda:	2500      	movne	r5, #0
 800ecdc:	4628      	mov	r0, r5
 800ecde:	b005      	add	sp, #20
 800ece0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ece4:	2500      	movs	r5, #0
 800ece6:	462c      	mov	r4, r5
 800ece8:	e7b0      	b.n	800ec4c <__gethex+0x68>
 800ecea:	2c00      	cmp	r4, #0
 800ecec:	d1c7      	bne.n	800ec7e <__gethex+0x9a>
 800ecee:	4627      	mov	r7, r4
 800ecf0:	e7c7      	b.n	800ec82 <__gethex+0x9e>
 800ecf2:	464e      	mov	r6, r9
 800ecf4:	462f      	mov	r7, r5
 800ecf6:	2501      	movs	r5, #1
 800ecf8:	e7c3      	b.n	800ec82 <__gethex+0x9e>
 800ecfa:	2400      	movs	r4, #0
 800ecfc:	1cb1      	adds	r1, r6, #2
 800ecfe:	e7cc      	b.n	800ec9a <__gethex+0xb6>
 800ed00:	2401      	movs	r4, #1
 800ed02:	e7fb      	b.n	800ecfc <__gethex+0x118>
 800ed04:	fb03 0002 	mla	r0, r3, r2, r0
 800ed08:	e7ce      	b.n	800eca8 <__gethex+0xc4>
 800ed0a:	4631      	mov	r1, r6
 800ed0c:	e7de      	b.n	800eccc <__gethex+0xe8>
 800ed0e:	eba6 0309 	sub.w	r3, r6, r9
 800ed12:	3b01      	subs	r3, #1
 800ed14:	4629      	mov	r1, r5
 800ed16:	2b07      	cmp	r3, #7
 800ed18:	dc0a      	bgt.n	800ed30 <__gethex+0x14c>
 800ed1a:	9801      	ldr	r0, [sp, #4]
 800ed1c:	f7fd ff6c 	bl	800cbf8 <_Balloc>
 800ed20:	4604      	mov	r4, r0
 800ed22:	b940      	cbnz	r0, 800ed36 <__gethex+0x152>
 800ed24:	4b5c      	ldr	r3, [pc, #368]	@ (800ee98 <__gethex+0x2b4>)
 800ed26:	4602      	mov	r2, r0
 800ed28:	21e4      	movs	r1, #228	@ 0xe4
 800ed2a:	485c      	ldr	r0, [pc, #368]	@ (800ee9c <__gethex+0x2b8>)
 800ed2c:	f7fc ffec 	bl	800bd08 <__assert_func>
 800ed30:	3101      	adds	r1, #1
 800ed32:	105b      	asrs	r3, r3, #1
 800ed34:	e7ef      	b.n	800ed16 <__gethex+0x132>
 800ed36:	f100 0a14 	add.w	sl, r0, #20
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	4655      	mov	r5, sl
 800ed3e:	469b      	mov	fp, r3
 800ed40:	45b1      	cmp	r9, r6
 800ed42:	d337      	bcc.n	800edb4 <__gethex+0x1d0>
 800ed44:	f845 bb04 	str.w	fp, [r5], #4
 800ed48:	eba5 050a 	sub.w	r5, r5, sl
 800ed4c:	10ad      	asrs	r5, r5, #2
 800ed4e:	6125      	str	r5, [r4, #16]
 800ed50:	4658      	mov	r0, fp
 800ed52:	f7fe f843 	bl	800cddc <__hi0bits>
 800ed56:	016d      	lsls	r5, r5, #5
 800ed58:	f8d8 6000 	ldr.w	r6, [r8]
 800ed5c:	1a2d      	subs	r5, r5, r0
 800ed5e:	42b5      	cmp	r5, r6
 800ed60:	dd54      	ble.n	800ee0c <__gethex+0x228>
 800ed62:	1bad      	subs	r5, r5, r6
 800ed64:	4629      	mov	r1, r5
 800ed66:	4620      	mov	r0, r4
 800ed68:	f7fe fbcf 	bl	800d50a <__any_on>
 800ed6c:	4681      	mov	r9, r0
 800ed6e:	b178      	cbz	r0, 800ed90 <__gethex+0x1ac>
 800ed70:	1e6b      	subs	r3, r5, #1
 800ed72:	1159      	asrs	r1, r3, #5
 800ed74:	f003 021f 	and.w	r2, r3, #31
 800ed78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ed7c:	f04f 0901 	mov.w	r9, #1
 800ed80:	fa09 f202 	lsl.w	r2, r9, r2
 800ed84:	420a      	tst	r2, r1
 800ed86:	d003      	beq.n	800ed90 <__gethex+0x1ac>
 800ed88:	454b      	cmp	r3, r9
 800ed8a:	dc36      	bgt.n	800edfa <__gethex+0x216>
 800ed8c:	f04f 0902 	mov.w	r9, #2
 800ed90:	4629      	mov	r1, r5
 800ed92:	4620      	mov	r0, r4
 800ed94:	f7ff febf 	bl	800eb16 <rshift>
 800ed98:	442f      	add	r7, r5
 800ed9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed9e:	42bb      	cmp	r3, r7
 800eda0:	da42      	bge.n	800ee28 <__gethex+0x244>
 800eda2:	9801      	ldr	r0, [sp, #4]
 800eda4:	4621      	mov	r1, r4
 800eda6:	f7fd ff67 	bl	800cc78 <_Bfree>
 800edaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800edac:	2300      	movs	r3, #0
 800edae:	6013      	str	r3, [r2, #0]
 800edb0:	25a3      	movs	r5, #163	@ 0xa3
 800edb2:	e793      	b.n	800ecdc <__gethex+0xf8>
 800edb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800edb8:	2a2e      	cmp	r2, #46	@ 0x2e
 800edba:	d012      	beq.n	800ede2 <__gethex+0x1fe>
 800edbc:	2b20      	cmp	r3, #32
 800edbe:	d104      	bne.n	800edca <__gethex+0x1e6>
 800edc0:	f845 bb04 	str.w	fp, [r5], #4
 800edc4:	f04f 0b00 	mov.w	fp, #0
 800edc8:	465b      	mov	r3, fp
 800edca:	7830      	ldrb	r0, [r6, #0]
 800edcc:	9303      	str	r3, [sp, #12]
 800edce:	f7ff fef4 	bl	800ebba <__hexdig_fun>
 800edd2:	9b03      	ldr	r3, [sp, #12]
 800edd4:	f000 000f 	and.w	r0, r0, #15
 800edd8:	4098      	lsls	r0, r3
 800edda:	ea4b 0b00 	orr.w	fp, fp, r0
 800edde:	3304      	adds	r3, #4
 800ede0:	e7ae      	b.n	800ed40 <__gethex+0x15c>
 800ede2:	45b1      	cmp	r9, r6
 800ede4:	d8ea      	bhi.n	800edbc <__gethex+0x1d8>
 800ede6:	492b      	ldr	r1, [pc, #172]	@ (800ee94 <__gethex+0x2b0>)
 800ede8:	9303      	str	r3, [sp, #12]
 800edea:	2201      	movs	r2, #1
 800edec:	4630      	mov	r0, r6
 800edee:	f7ff fe1d 	bl	800ea2c <strncmp>
 800edf2:	9b03      	ldr	r3, [sp, #12]
 800edf4:	2800      	cmp	r0, #0
 800edf6:	d1e1      	bne.n	800edbc <__gethex+0x1d8>
 800edf8:	e7a2      	b.n	800ed40 <__gethex+0x15c>
 800edfa:	1ea9      	subs	r1, r5, #2
 800edfc:	4620      	mov	r0, r4
 800edfe:	f7fe fb84 	bl	800d50a <__any_on>
 800ee02:	2800      	cmp	r0, #0
 800ee04:	d0c2      	beq.n	800ed8c <__gethex+0x1a8>
 800ee06:	f04f 0903 	mov.w	r9, #3
 800ee0a:	e7c1      	b.n	800ed90 <__gethex+0x1ac>
 800ee0c:	da09      	bge.n	800ee22 <__gethex+0x23e>
 800ee0e:	1b75      	subs	r5, r6, r5
 800ee10:	4621      	mov	r1, r4
 800ee12:	9801      	ldr	r0, [sp, #4]
 800ee14:	462a      	mov	r2, r5
 800ee16:	f7fe f93f 	bl	800d098 <__lshift>
 800ee1a:	1b7f      	subs	r7, r7, r5
 800ee1c:	4604      	mov	r4, r0
 800ee1e:	f100 0a14 	add.w	sl, r0, #20
 800ee22:	f04f 0900 	mov.w	r9, #0
 800ee26:	e7b8      	b.n	800ed9a <__gethex+0x1b6>
 800ee28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ee2c:	42bd      	cmp	r5, r7
 800ee2e:	dd6f      	ble.n	800ef10 <__gethex+0x32c>
 800ee30:	1bed      	subs	r5, r5, r7
 800ee32:	42ae      	cmp	r6, r5
 800ee34:	dc34      	bgt.n	800eea0 <__gethex+0x2bc>
 800ee36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee3a:	2b02      	cmp	r3, #2
 800ee3c:	d022      	beq.n	800ee84 <__gethex+0x2a0>
 800ee3e:	2b03      	cmp	r3, #3
 800ee40:	d024      	beq.n	800ee8c <__gethex+0x2a8>
 800ee42:	2b01      	cmp	r3, #1
 800ee44:	d115      	bne.n	800ee72 <__gethex+0x28e>
 800ee46:	42ae      	cmp	r6, r5
 800ee48:	d113      	bne.n	800ee72 <__gethex+0x28e>
 800ee4a:	2e01      	cmp	r6, #1
 800ee4c:	d10b      	bne.n	800ee66 <__gethex+0x282>
 800ee4e:	9a02      	ldr	r2, [sp, #8]
 800ee50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ee54:	6013      	str	r3, [r2, #0]
 800ee56:	2301      	movs	r3, #1
 800ee58:	6123      	str	r3, [r4, #16]
 800ee5a:	f8ca 3000 	str.w	r3, [sl]
 800ee5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee60:	2562      	movs	r5, #98	@ 0x62
 800ee62:	601c      	str	r4, [r3, #0]
 800ee64:	e73a      	b.n	800ecdc <__gethex+0xf8>
 800ee66:	1e71      	subs	r1, r6, #1
 800ee68:	4620      	mov	r0, r4
 800ee6a:	f7fe fb4e 	bl	800d50a <__any_on>
 800ee6e:	2800      	cmp	r0, #0
 800ee70:	d1ed      	bne.n	800ee4e <__gethex+0x26a>
 800ee72:	9801      	ldr	r0, [sp, #4]
 800ee74:	4621      	mov	r1, r4
 800ee76:	f7fd feff 	bl	800cc78 <_Bfree>
 800ee7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	6013      	str	r3, [r2, #0]
 800ee80:	2550      	movs	r5, #80	@ 0x50
 800ee82:	e72b      	b.n	800ecdc <__gethex+0xf8>
 800ee84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d1f3      	bne.n	800ee72 <__gethex+0x28e>
 800ee8a:	e7e0      	b.n	800ee4e <__gethex+0x26a>
 800ee8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d1dd      	bne.n	800ee4e <__gethex+0x26a>
 800ee92:	e7ee      	b.n	800ee72 <__gethex+0x28e>
 800ee94:	08010cfa 	.word	0x08010cfa
 800ee98:	08010c90 	.word	0x08010c90
 800ee9c:	08010d15 	.word	0x08010d15
 800eea0:	1e6f      	subs	r7, r5, #1
 800eea2:	f1b9 0f00 	cmp.w	r9, #0
 800eea6:	d130      	bne.n	800ef0a <__gethex+0x326>
 800eea8:	b127      	cbz	r7, 800eeb4 <__gethex+0x2d0>
 800eeaa:	4639      	mov	r1, r7
 800eeac:	4620      	mov	r0, r4
 800eeae:	f7fe fb2c 	bl	800d50a <__any_on>
 800eeb2:	4681      	mov	r9, r0
 800eeb4:	117a      	asrs	r2, r7, #5
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800eebc:	f007 071f 	and.w	r7, r7, #31
 800eec0:	40bb      	lsls	r3, r7
 800eec2:	4213      	tst	r3, r2
 800eec4:	4629      	mov	r1, r5
 800eec6:	4620      	mov	r0, r4
 800eec8:	bf18      	it	ne
 800eeca:	f049 0902 	orrne.w	r9, r9, #2
 800eece:	f7ff fe22 	bl	800eb16 <rshift>
 800eed2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800eed6:	1b76      	subs	r6, r6, r5
 800eed8:	2502      	movs	r5, #2
 800eeda:	f1b9 0f00 	cmp.w	r9, #0
 800eede:	d047      	beq.n	800ef70 <__gethex+0x38c>
 800eee0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eee4:	2b02      	cmp	r3, #2
 800eee6:	d015      	beq.n	800ef14 <__gethex+0x330>
 800eee8:	2b03      	cmp	r3, #3
 800eeea:	d017      	beq.n	800ef1c <__gethex+0x338>
 800eeec:	2b01      	cmp	r3, #1
 800eeee:	d109      	bne.n	800ef04 <__gethex+0x320>
 800eef0:	f019 0f02 	tst.w	r9, #2
 800eef4:	d006      	beq.n	800ef04 <__gethex+0x320>
 800eef6:	f8da 3000 	ldr.w	r3, [sl]
 800eefa:	ea49 0903 	orr.w	r9, r9, r3
 800eefe:	f019 0f01 	tst.w	r9, #1
 800ef02:	d10e      	bne.n	800ef22 <__gethex+0x33e>
 800ef04:	f045 0510 	orr.w	r5, r5, #16
 800ef08:	e032      	b.n	800ef70 <__gethex+0x38c>
 800ef0a:	f04f 0901 	mov.w	r9, #1
 800ef0e:	e7d1      	b.n	800eeb4 <__gethex+0x2d0>
 800ef10:	2501      	movs	r5, #1
 800ef12:	e7e2      	b.n	800eeda <__gethex+0x2f6>
 800ef14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef16:	f1c3 0301 	rsb	r3, r3, #1
 800ef1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ef1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d0f0      	beq.n	800ef04 <__gethex+0x320>
 800ef22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ef26:	f104 0314 	add.w	r3, r4, #20
 800ef2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ef2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ef32:	f04f 0c00 	mov.w	ip, #0
 800ef36:	4618      	mov	r0, r3
 800ef38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef3c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800ef40:	d01b      	beq.n	800ef7a <__gethex+0x396>
 800ef42:	3201      	adds	r2, #1
 800ef44:	6002      	str	r2, [r0, #0]
 800ef46:	2d02      	cmp	r5, #2
 800ef48:	f104 0314 	add.w	r3, r4, #20
 800ef4c:	d13c      	bne.n	800efc8 <__gethex+0x3e4>
 800ef4e:	f8d8 2000 	ldr.w	r2, [r8]
 800ef52:	3a01      	subs	r2, #1
 800ef54:	42b2      	cmp	r2, r6
 800ef56:	d109      	bne.n	800ef6c <__gethex+0x388>
 800ef58:	1171      	asrs	r1, r6, #5
 800ef5a:	2201      	movs	r2, #1
 800ef5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ef60:	f006 061f 	and.w	r6, r6, #31
 800ef64:	fa02 f606 	lsl.w	r6, r2, r6
 800ef68:	421e      	tst	r6, r3
 800ef6a:	d13a      	bne.n	800efe2 <__gethex+0x3fe>
 800ef6c:	f045 0520 	orr.w	r5, r5, #32
 800ef70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef72:	601c      	str	r4, [r3, #0]
 800ef74:	9b02      	ldr	r3, [sp, #8]
 800ef76:	601f      	str	r7, [r3, #0]
 800ef78:	e6b0      	b.n	800ecdc <__gethex+0xf8>
 800ef7a:	4299      	cmp	r1, r3
 800ef7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ef80:	d8d9      	bhi.n	800ef36 <__gethex+0x352>
 800ef82:	68a3      	ldr	r3, [r4, #8]
 800ef84:	459b      	cmp	fp, r3
 800ef86:	db17      	blt.n	800efb8 <__gethex+0x3d4>
 800ef88:	6861      	ldr	r1, [r4, #4]
 800ef8a:	9801      	ldr	r0, [sp, #4]
 800ef8c:	3101      	adds	r1, #1
 800ef8e:	f7fd fe33 	bl	800cbf8 <_Balloc>
 800ef92:	4681      	mov	r9, r0
 800ef94:	b918      	cbnz	r0, 800ef9e <__gethex+0x3ba>
 800ef96:	4b1a      	ldr	r3, [pc, #104]	@ (800f000 <__gethex+0x41c>)
 800ef98:	4602      	mov	r2, r0
 800ef9a:	2184      	movs	r1, #132	@ 0x84
 800ef9c:	e6c5      	b.n	800ed2a <__gethex+0x146>
 800ef9e:	6922      	ldr	r2, [r4, #16]
 800efa0:	3202      	adds	r2, #2
 800efa2:	f104 010c 	add.w	r1, r4, #12
 800efa6:	0092      	lsls	r2, r2, #2
 800efa8:	300c      	adds	r0, #12
 800efaa:	f7ff fd83 	bl	800eab4 <memcpy>
 800efae:	4621      	mov	r1, r4
 800efb0:	9801      	ldr	r0, [sp, #4]
 800efb2:	f7fd fe61 	bl	800cc78 <_Bfree>
 800efb6:	464c      	mov	r4, r9
 800efb8:	6923      	ldr	r3, [r4, #16]
 800efba:	1c5a      	adds	r2, r3, #1
 800efbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800efc0:	6122      	str	r2, [r4, #16]
 800efc2:	2201      	movs	r2, #1
 800efc4:	615a      	str	r2, [r3, #20]
 800efc6:	e7be      	b.n	800ef46 <__gethex+0x362>
 800efc8:	6922      	ldr	r2, [r4, #16]
 800efca:	455a      	cmp	r2, fp
 800efcc:	dd0b      	ble.n	800efe6 <__gethex+0x402>
 800efce:	2101      	movs	r1, #1
 800efd0:	4620      	mov	r0, r4
 800efd2:	f7ff fda0 	bl	800eb16 <rshift>
 800efd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800efda:	3701      	adds	r7, #1
 800efdc:	42bb      	cmp	r3, r7
 800efde:	f6ff aee0 	blt.w	800eda2 <__gethex+0x1be>
 800efe2:	2501      	movs	r5, #1
 800efe4:	e7c2      	b.n	800ef6c <__gethex+0x388>
 800efe6:	f016 061f 	ands.w	r6, r6, #31
 800efea:	d0fa      	beq.n	800efe2 <__gethex+0x3fe>
 800efec:	4453      	add	r3, sl
 800efee:	f1c6 0620 	rsb	r6, r6, #32
 800eff2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eff6:	f7fd fef1 	bl	800cddc <__hi0bits>
 800effa:	42b0      	cmp	r0, r6
 800effc:	dbe7      	blt.n	800efce <__gethex+0x3ea>
 800effe:	e7f0      	b.n	800efe2 <__gethex+0x3fe>
 800f000:	08010c90 	.word	0x08010c90

0800f004 <L_shift>:
 800f004:	f1c2 0208 	rsb	r2, r2, #8
 800f008:	0092      	lsls	r2, r2, #2
 800f00a:	b570      	push	{r4, r5, r6, lr}
 800f00c:	f1c2 0620 	rsb	r6, r2, #32
 800f010:	6843      	ldr	r3, [r0, #4]
 800f012:	6804      	ldr	r4, [r0, #0]
 800f014:	fa03 f506 	lsl.w	r5, r3, r6
 800f018:	432c      	orrs	r4, r5
 800f01a:	40d3      	lsrs	r3, r2
 800f01c:	6004      	str	r4, [r0, #0]
 800f01e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f022:	4288      	cmp	r0, r1
 800f024:	d3f4      	bcc.n	800f010 <L_shift+0xc>
 800f026:	bd70      	pop	{r4, r5, r6, pc}

0800f028 <__match>:
 800f028:	b530      	push	{r4, r5, lr}
 800f02a:	6803      	ldr	r3, [r0, #0]
 800f02c:	3301      	adds	r3, #1
 800f02e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f032:	b914      	cbnz	r4, 800f03a <__match+0x12>
 800f034:	6003      	str	r3, [r0, #0]
 800f036:	2001      	movs	r0, #1
 800f038:	bd30      	pop	{r4, r5, pc}
 800f03a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f03e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f042:	2d19      	cmp	r5, #25
 800f044:	bf98      	it	ls
 800f046:	3220      	addls	r2, #32
 800f048:	42a2      	cmp	r2, r4
 800f04a:	d0f0      	beq.n	800f02e <__match+0x6>
 800f04c:	2000      	movs	r0, #0
 800f04e:	e7f3      	b.n	800f038 <__match+0x10>

0800f050 <__hexnan>:
 800f050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f054:	680b      	ldr	r3, [r1, #0]
 800f056:	6801      	ldr	r1, [r0, #0]
 800f058:	115e      	asrs	r6, r3, #5
 800f05a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f05e:	f013 031f 	ands.w	r3, r3, #31
 800f062:	b087      	sub	sp, #28
 800f064:	bf18      	it	ne
 800f066:	3604      	addne	r6, #4
 800f068:	2500      	movs	r5, #0
 800f06a:	1f37      	subs	r7, r6, #4
 800f06c:	4682      	mov	sl, r0
 800f06e:	4690      	mov	r8, r2
 800f070:	9301      	str	r3, [sp, #4]
 800f072:	f846 5c04 	str.w	r5, [r6, #-4]
 800f076:	46b9      	mov	r9, r7
 800f078:	463c      	mov	r4, r7
 800f07a:	9502      	str	r5, [sp, #8]
 800f07c:	46ab      	mov	fp, r5
 800f07e:	784a      	ldrb	r2, [r1, #1]
 800f080:	1c4b      	adds	r3, r1, #1
 800f082:	9303      	str	r3, [sp, #12]
 800f084:	b342      	cbz	r2, 800f0d8 <__hexnan+0x88>
 800f086:	4610      	mov	r0, r2
 800f088:	9105      	str	r1, [sp, #20]
 800f08a:	9204      	str	r2, [sp, #16]
 800f08c:	f7ff fd95 	bl	800ebba <__hexdig_fun>
 800f090:	2800      	cmp	r0, #0
 800f092:	d151      	bne.n	800f138 <__hexnan+0xe8>
 800f094:	9a04      	ldr	r2, [sp, #16]
 800f096:	9905      	ldr	r1, [sp, #20]
 800f098:	2a20      	cmp	r2, #32
 800f09a:	d818      	bhi.n	800f0ce <__hexnan+0x7e>
 800f09c:	9b02      	ldr	r3, [sp, #8]
 800f09e:	459b      	cmp	fp, r3
 800f0a0:	dd13      	ble.n	800f0ca <__hexnan+0x7a>
 800f0a2:	454c      	cmp	r4, r9
 800f0a4:	d206      	bcs.n	800f0b4 <__hexnan+0x64>
 800f0a6:	2d07      	cmp	r5, #7
 800f0a8:	dc04      	bgt.n	800f0b4 <__hexnan+0x64>
 800f0aa:	462a      	mov	r2, r5
 800f0ac:	4649      	mov	r1, r9
 800f0ae:	4620      	mov	r0, r4
 800f0b0:	f7ff ffa8 	bl	800f004 <L_shift>
 800f0b4:	4544      	cmp	r4, r8
 800f0b6:	d952      	bls.n	800f15e <__hexnan+0x10e>
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	f1a4 0904 	sub.w	r9, r4, #4
 800f0be:	f844 3c04 	str.w	r3, [r4, #-4]
 800f0c2:	f8cd b008 	str.w	fp, [sp, #8]
 800f0c6:	464c      	mov	r4, r9
 800f0c8:	461d      	mov	r5, r3
 800f0ca:	9903      	ldr	r1, [sp, #12]
 800f0cc:	e7d7      	b.n	800f07e <__hexnan+0x2e>
 800f0ce:	2a29      	cmp	r2, #41	@ 0x29
 800f0d0:	d157      	bne.n	800f182 <__hexnan+0x132>
 800f0d2:	3102      	adds	r1, #2
 800f0d4:	f8ca 1000 	str.w	r1, [sl]
 800f0d8:	f1bb 0f00 	cmp.w	fp, #0
 800f0dc:	d051      	beq.n	800f182 <__hexnan+0x132>
 800f0de:	454c      	cmp	r4, r9
 800f0e0:	d206      	bcs.n	800f0f0 <__hexnan+0xa0>
 800f0e2:	2d07      	cmp	r5, #7
 800f0e4:	dc04      	bgt.n	800f0f0 <__hexnan+0xa0>
 800f0e6:	462a      	mov	r2, r5
 800f0e8:	4649      	mov	r1, r9
 800f0ea:	4620      	mov	r0, r4
 800f0ec:	f7ff ff8a 	bl	800f004 <L_shift>
 800f0f0:	4544      	cmp	r4, r8
 800f0f2:	d936      	bls.n	800f162 <__hexnan+0x112>
 800f0f4:	f1a8 0204 	sub.w	r2, r8, #4
 800f0f8:	4623      	mov	r3, r4
 800f0fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800f0fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800f102:	429f      	cmp	r7, r3
 800f104:	d2f9      	bcs.n	800f0fa <__hexnan+0xaa>
 800f106:	1b3b      	subs	r3, r7, r4
 800f108:	f023 0303 	bic.w	r3, r3, #3
 800f10c:	3304      	adds	r3, #4
 800f10e:	3401      	adds	r4, #1
 800f110:	3e03      	subs	r6, #3
 800f112:	42b4      	cmp	r4, r6
 800f114:	bf88      	it	hi
 800f116:	2304      	movhi	r3, #4
 800f118:	4443      	add	r3, r8
 800f11a:	2200      	movs	r2, #0
 800f11c:	f843 2b04 	str.w	r2, [r3], #4
 800f120:	429f      	cmp	r7, r3
 800f122:	d2fb      	bcs.n	800f11c <__hexnan+0xcc>
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	b91b      	cbnz	r3, 800f130 <__hexnan+0xe0>
 800f128:	4547      	cmp	r7, r8
 800f12a:	d128      	bne.n	800f17e <__hexnan+0x12e>
 800f12c:	2301      	movs	r3, #1
 800f12e:	603b      	str	r3, [r7, #0]
 800f130:	2005      	movs	r0, #5
 800f132:	b007      	add	sp, #28
 800f134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f138:	3501      	adds	r5, #1
 800f13a:	2d08      	cmp	r5, #8
 800f13c:	f10b 0b01 	add.w	fp, fp, #1
 800f140:	dd06      	ble.n	800f150 <__hexnan+0x100>
 800f142:	4544      	cmp	r4, r8
 800f144:	d9c1      	bls.n	800f0ca <__hexnan+0x7a>
 800f146:	2300      	movs	r3, #0
 800f148:	f844 3c04 	str.w	r3, [r4, #-4]
 800f14c:	2501      	movs	r5, #1
 800f14e:	3c04      	subs	r4, #4
 800f150:	6822      	ldr	r2, [r4, #0]
 800f152:	f000 000f 	and.w	r0, r0, #15
 800f156:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f15a:	6020      	str	r0, [r4, #0]
 800f15c:	e7b5      	b.n	800f0ca <__hexnan+0x7a>
 800f15e:	2508      	movs	r5, #8
 800f160:	e7b3      	b.n	800f0ca <__hexnan+0x7a>
 800f162:	9b01      	ldr	r3, [sp, #4]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d0dd      	beq.n	800f124 <__hexnan+0xd4>
 800f168:	f1c3 0320 	rsb	r3, r3, #32
 800f16c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f170:	40da      	lsrs	r2, r3
 800f172:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f176:	4013      	ands	r3, r2
 800f178:	f846 3c04 	str.w	r3, [r6, #-4]
 800f17c:	e7d2      	b.n	800f124 <__hexnan+0xd4>
 800f17e:	3f04      	subs	r7, #4
 800f180:	e7d0      	b.n	800f124 <__hexnan+0xd4>
 800f182:	2004      	movs	r0, #4
 800f184:	e7d5      	b.n	800f132 <__hexnan+0xe2>

0800f186 <__ascii_mbtowc>:
 800f186:	b082      	sub	sp, #8
 800f188:	b901      	cbnz	r1, 800f18c <__ascii_mbtowc+0x6>
 800f18a:	a901      	add	r1, sp, #4
 800f18c:	b142      	cbz	r2, 800f1a0 <__ascii_mbtowc+0x1a>
 800f18e:	b14b      	cbz	r3, 800f1a4 <__ascii_mbtowc+0x1e>
 800f190:	7813      	ldrb	r3, [r2, #0]
 800f192:	600b      	str	r3, [r1, #0]
 800f194:	7812      	ldrb	r2, [r2, #0]
 800f196:	1e10      	subs	r0, r2, #0
 800f198:	bf18      	it	ne
 800f19a:	2001      	movne	r0, #1
 800f19c:	b002      	add	sp, #8
 800f19e:	4770      	bx	lr
 800f1a0:	4610      	mov	r0, r2
 800f1a2:	e7fb      	b.n	800f19c <__ascii_mbtowc+0x16>
 800f1a4:	f06f 0001 	mvn.w	r0, #1
 800f1a8:	e7f8      	b.n	800f19c <__ascii_mbtowc+0x16>

0800f1aa <_realloc_r>:
 800f1aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ae:	4607      	mov	r7, r0
 800f1b0:	4614      	mov	r4, r2
 800f1b2:	460d      	mov	r5, r1
 800f1b4:	b921      	cbnz	r1, 800f1c0 <_realloc_r+0x16>
 800f1b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ba:	4611      	mov	r1, r2
 800f1bc:	f7fd bc90 	b.w	800cae0 <_malloc_r>
 800f1c0:	b92a      	cbnz	r2, 800f1ce <_realloc_r+0x24>
 800f1c2:	f7fd fc19 	bl	800c9f8 <_free_r>
 800f1c6:	4625      	mov	r5, r4
 800f1c8:	4628      	mov	r0, r5
 800f1ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1ce:	f000 f86b 	bl	800f2a8 <_malloc_usable_size_r>
 800f1d2:	4284      	cmp	r4, r0
 800f1d4:	4606      	mov	r6, r0
 800f1d6:	d802      	bhi.n	800f1de <_realloc_r+0x34>
 800f1d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f1dc:	d8f4      	bhi.n	800f1c8 <_realloc_r+0x1e>
 800f1de:	4621      	mov	r1, r4
 800f1e0:	4638      	mov	r0, r7
 800f1e2:	f7fd fc7d 	bl	800cae0 <_malloc_r>
 800f1e6:	4680      	mov	r8, r0
 800f1e8:	b908      	cbnz	r0, 800f1ee <_realloc_r+0x44>
 800f1ea:	4645      	mov	r5, r8
 800f1ec:	e7ec      	b.n	800f1c8 <_realloc_r+0x1e>
 800f1ee:	42b4      	cmp	r4, r6
 800f1f0:	4622      	mov	r2, r4
 800f1f2:	4629      	mov	r1, r5
 800f1f4:	bf28      	it	cs
 800f1f6:	4632      	movcs	r2, r6
 800f1f8:	f7ff fc5c 	bl	800eab4 <memcpy>
 800f1fc:	4629      	mov	r1, r5
 800f1fe:	4638      	mov	r0, r7
 800f200:	f7fd fbfa 	bl	800c9f8 <_free_r>
 800f204:	e7f1      	b.n	800f1ea <_realloc_r+0x40>

0800f206 <__ascii_wctomb>:
 800f206:	4603      	mov	r3, r0
 800f208:	4608      	mov	r0, r1
 800f20a:	b141      	cbz	r1, 800f21e <__ascii_wctomb+0x18>
 800f20c:	2aff      	cmp	r2, #255	@ 0xff
 800f20e:	d904      	bls.n	800f21a <__ascii_wctomb+0x14>
 800f210:	228a      	movs	r2, #138	@ 0x8a
 800f212:	601a      	str	r2, [r3, #0]
 800f214:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f218:	4770      	bx	lr
 800f21a:	700a      	strb	r2, [r1, #0]
 800f21c:	2001      	movs	r0, #1
 800f21e:	4770      	bx	lr

0800f220 <_raise_r>:
 800f220:	291f      	cmp	r1, #31
 800f222:	b538      	push	{r3, r4, r5, lr}
 800f224:	4605      	mov	r5, r0
 800f226:	460c      	mov	r4, r1
 800f228:	d904      	bls.n	800f234 <_raise_r+0x14>
 800f22a:	2316      	movs	r3, #22
 800f22c:	6003      	str	r3, [r0, #0]
 800f22e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f232:	bd38      	pop	{r3, r4, r5, pc}
 800f234:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f236:	b112      	cbz	r2, 800f23e <_raise_r+0x1e>
 800f238:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f23c:	b94b      	cbnz	r3, 800f252 <_raise_r+0x32>
 800f23e:	4628      	mov	r0, r5
 800f240:	f000 f830 	bl	800f2a4 <_getpid_r>
 800f244:	4622      	mov	r2, r4
 800f246:	4601      	mov	r1, r0
 800f248:	4628      	mov	r0, r5
 800f24a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f24e:	f000 b817 	b.w	800f280 <_kill_r>
 800f252:	2b01      	cmp	r3, #1
 800f254:	d00a      	beq.n	800f26c <_raise_r+0x4c>
 800f256:	1c59      	adds	r1, r3, #1
 800f258:	d103      	bne.n	800f262 <_raise_r+0x42>
 800f25a:	2316      	movs	r3, #22
 800f25c:	6003      	str	r3, [r0, #0]
 800f25e:	2001      	movs	r0, #1
 800f260:	e7e7      	b.n	800f232 <_raise_r+0x12>
 800f262:	2100      	movs	r1, #0
 800f264:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f268:	4620      	mov	r0, r4
 800f26a:	4798      	blx	r3
 800f26c:	2000      	movs	r0, #0
 800f26e:	e7e0      	b.n	800f232 <_raise_r+0x12>

0800f270 <raise>:
 800f270:	4b02      	ldr	r3, [pc, #8]	@ (800f27c <raise+0xc>)
 800f272:	4601      	mov	r1, r0
 800f274:	6818      	ldr	r0, [r3, #0]
 800f276:	f7ff bfd3 	b.w	800f220 <_raise_r>
 800f27a:	bf00      	nop
 800f27c:	2000003c 	.word	0x2000003c

0800f280 <_kill_r>:
 800f280:	b538      	push	{r3, r4, r5, lr}
 800f282:	4d07      	ldr	r5, [pc, #28]	@ (800f2a0 <_kill_r+0x20>)
 800f284:	2300      	movs	r3, #0
 800f286:	4604      	mov	r4, r0
 800f288:	4608      	mov	r0, r1
 800f28a:	4611      	mov	r1, r2
 800f28c:	602b      	str	r3, [r5, #0]
 800f28e:	f7f4 f9c1 	bl	8003614 <_kill>
 800f292:	1c43      	adds	r3, r0, #1
 800f294:	d102      	bne.n	800f29c <_kill_r+0x1c>
 800f296:	682b      	ldr	r3, [r5, #0]
 800f298:	b103      	cbz	r3, 800f29c <_kill_r+0x1c>
 800f29a:	6023      	str	r3, [r4, #0]
 800f29c:	bd38      	pop	{r3, r4, r5, pc}
 800f29e:	bf00      	nop
 800f2a0:	200010f4 	.word	0x200010f4

0800f2a4 <_getpid_r>:
 800f2a4:	f7f4 b9ae 	b.w	8003604 <_getpid>

0800f2a8 <_malloc_usable_size_r>:
 800f2a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2ac:	1f18      	subs	r0, r3, #4
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	bfbc      	itt	lt
 800f2b2:	580b      	ldrlt	r3, [r1, r0]
 800f2b4:	18c0      	addlt	r0, r0, r3
 800f2b6:	4770      	bx	lr

0800f2b8 <_init>:
 800f2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2ba:	bf00      	nop
 800f2bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2be:	bc08      	pop	{r3}
 800f2c0:	469e      	mov	lr, r3
 800f2c2:	4770      	bx	lr

0800f2c4 <_fini>:
 800f2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2c6:	bf00      	nop
 800f2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2ca:	bc08      	pop	{r3}
 800f2cc:	469e      	mov	lr, r3
 800f2ce:	4770      	bx	lr
