<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — analog stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (150)
<br/><span class="tag"><a href="design.html">design</a></span> (61)
<br/><span class="tag"><a href="model.html">model</a></span> (52)
<br/><span class="tag"><a href="base.html">base</a></span> (48)
<br/><span class="tag"><a href="use.html">use</a></span> (45)
</div>
<h2><span class="ttl">Stem</span> analog$ (<a href="../words.html">all stems</a>)</h2>
<h3>360 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HuangFYZL.html">DAC-2015-HuangFYZL</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits (<abbr title="Qicheng Huang">QH</abbr>, <abbr title="Chenlei Fang">CF</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Xin Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LahiouelZT.html">DAC-2015-LahiouelZT</a> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards enhancing analog circuits sizing using SMT-based techniques (<abbr title="Ons Lahiouel">OL</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiuZ.html">DAC-2015-LiuZ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A reconfigurable analog substrate for highly efficient maximum flow computation (<abbr title="Gai Liu">GL</abbr>, <abbr title="Zhiru Zhang">ZZ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-OuTC.html">DAC-2015-OuTC</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography (<abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Kai-Han Tseng">KHT</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-OuTLWC.html">DAC-2015-OuTLWC</a></dt><dd>Layout-dependent-effects-aware analytical analog placement (<abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Kai-Han Tseng">KHT</abbr>, <abbr title="Jhao-Yan Liu">JYL</abbr>, <abbr title="I.-Peng Wu">IPW</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AfacanBPDB.html">DATE-2015-AfacanBPDB</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool (<abbr title="Engin Afacan">EA</abbr>, <abbr title="Gönenç Berkol">GB</abbr>, <abbr title="Ali Emre Pusane">AEP</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="I. Faik Baskaya">IFB</abbr>), pp. 1225–1228.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CalayirDWP.html">DATE-2015-CalayirDWP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Analog neuromorphic computing enabled by multi-gate programmable resistive devices (<abbr title="Vehbi Calayir">VC</abbr>, <abbr title="Mohamed Darwish">MD</abbr>, <abbr title="Jeffrey A. Weldon">JAW</abbr>, <abbr title="Larry Pileggi">LP</abbr>), pp. 928–931.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GoncalvesLCTCB.html">DATE-2015-GoncalvesLCTCB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuits (<abbr title="Hugo R. Gonçalves">HRG</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Miguel V. Correia">MVC</abbr>, <abbr title="Vitor Tavares">VT</abbr>, <abbr title="John M. Carulli Jr.">JMCJ</abbr>, <abbr title="Kenneth M. Butler">KMB</abbr>), pp. 1042–1047.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-JiaoMD.html">DATE-2015-JiaoMD</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications (<abbr title="Fanshu Jiao">FJ</abbr>, <abbr title="Sergio Montano">SM</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1144–1149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiaperdosAT.html">DATE-2015-LiaperdosAT</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A method for the estimation of defect detection probability of analog/RF defect-oriented tests (<abbr title="John Liaperdos">JL</abbr>, <abbr title="Angela Arapoyanni">AA</abbr>, <abbr title="Yiorgos Tsiatouhas">YT</abbr>), pp. 1395–1400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiaperdosSATAL.html">DATE-2015-LiaperdosSATAL</a> <span class="tag"><a href="../tag/deployment.html" title="deployment">#deployment</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast deployment of alternate analog test using Bayesian model fusion (<abbr title="John Liaperdos">JL</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Louay Abdallah">LA</abbr>, <abbr title="Yiorgos Tsiatouhas">YT</abbr>, <abbr title="Angela Arapoyanni">AA</abbr>, <abbr title="Xin Li">XL</abbr>), pp. 1030–1035.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LourencoMH.html">DATE-2015-LourencoMH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Layout-aware sizing of analog ICs using floorplan &amp; routing estimates for parasitic extraction (<abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="Ricardo Martins">RM</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ReichPEB.html">DATE-2015-ReichPEB</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Silicon proof of the intelligent analog IP design flow for flexible automotive components (<abbr title="T. Reich">TR</abbr>, <abbr title="H. D. B. Prautsch">HDBP</abbr>, <abbr title="U. Eichler">UE</abbr>, <abbr title="R. Buhl">RB</abbr>), pp. 403–404.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RosenMH.html">DATE-2015-RosenMH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores (<abbr title="Julius von Rosen">JvR</abbr>, <abbr title="Markus Meissner">MM</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 912–915.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZwergerG.html">DATE-2015-ZwergerG</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Detection of asymmetric aging-critical voltage conditions in analog power-down mode (<abbr title="Michael Zwerger">MZ</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 1269–1272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LinL.html">DAC-2014-LinL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Parallel Hierarchical Reachability Analysis for Analog Verification (<abbr title="Honghuang Lin">HL</abbr>, <abbr title="Peng Li">PL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-WangOC.html">DAC-2014-WangOC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization (<abbr title="Ye Wang">YW</abbr>, <abbr title="Michael Orshansky">MO</abbr>, <abbr title="Constantine Caramanis">CC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AfacanAFDB.html">DATE-2014-AfacanAFDB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Model based hierarchical optimization strategies for analog design automation (<abbr title="Engin Afacan">EA</abbr>, <abbr title="Simge Ay">SA</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="I. Faik Baskaya">IFB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AyariABCKR.html">DATE-2014-AyariABCKR</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>New implementions of predictive alternate analog/RF test with augmented model redundancy (<abbr title="Haithem Ayari">HA</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Serge Bernard">SB</abbr>, <abbr title="Mariane Comte">MC</abbr>, <abbr title="Vincent Kerzerho">VK</abbr>, <abbr title="Michel Renovell">MR</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Casale-RossiPAGHKL.html">DATE-2014-Casale-RossiPAGHKL</a> <span class="tag"><a href="../tag/exclamation.html" title="exclamation">#exclamation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>Panel: The world is going... analog &amp; mixed-signal! What about EDA? (<abbr title="Marco Casale-Rossi">MCR</abbr>, <abbr title="Pietro Palella">PP</abbr>, <abbr title="Mario Anton">MA</abbr>, <abbr title="Ori Galzur">OG</abbr>, <abbr title="Robert Hum">RH</abbr>, <abbr title="Rainer Kress">RK</abbr>, <abbr title="Paul Lo">PL</abbr>), pp. 1–5.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChangOSK.html">DATE-2014-ChangOSK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Approximating the age of RF/analog circuits through re-characterization and statistical estimation (<abbr title="Doohwang Chang">DC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-HeidmannHHWPP.html">DATE-2014-HeidmannHHWPP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling of an analog recording system design for ECoG and AP signals (<abbr title="Nils Heidmann">NH</abbr>, <abbr title="Nico Hellwege">NH</abbr>, <abbr title="Tim Hohlein">TH</abbr>, <abbr title="Thomas Westphal">TW</abbr>, <abbr title="Dagmar Peters-Drolshagen">DPD</abbr>, <abbr title="Steffen Paul">SP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-MaliukM.html">DATE-2014-MaliukM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>An analog non-volatile neural network platform for prototyping RF BIST solutions (<abbr title="Dzmitry Maliuk">DM</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SilvaLCH.html">DATE-2014-SilvaLCH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures (<abbr title="Ricardo Martins Abreu e Silva">RMAeS</abbr>, <abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="António Canelas">AC</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SongDY.html">DATE-2014-SongDY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations (<abbr title="Yang Song">YS</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Velasco-JimenezCRF.html">DATE-2014-Velasco-JimenezCRF</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Implementation issues in the hierarchical composition of performance models of analog circuits (<abbr title="M. Velasco-Jimenez">MVJ</abbr>, <abbr title="Rafael Castro-López">RCL</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-YuKK.html">CHI-2014-YuKK</a></dt><dd>Searching for analogical ideas with crowds (<abbr title="Lixiu Yu">LY</abbr>, <abbr title="Aniket Kittur">AK</abbr>, <abbr title="Robert E. Kraut">REK</abbr>), pp. 1225–1234.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-YuKK14a.html">CHI-2014-YuKK14a</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/idea.html" title="idea">#idea</a></span></dt><dd>Distributed analogical idea generation: inventing with crowds (<abbr title="Lixiu Yu">LY</abbr>, <abbr title="Aniket Kittur">AK</abbr>, <abbr title="Robert E. Kraut">REK</abbr>), pp. 1245–1254.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AIMT-2014-RouxelPAC.html">HCI-AIMT-2014-RouxelPAC</a> <span class="tag"><a href="../tag/gesture.html" title="gesture">#gesture</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What You Draw Is What You Search: The Analog Gesture (<abbr title="Benoit Rouxel">BR</abbr>, <abbr title="Franck Poirier">FP</abbr>, <abbr title="Jean-Yves Antoine">JYA</abbr>, <abbr title="Gilles Coppin">GC</abbr>), pp. 139–147.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-TMT-2014-BorumBF.html">HCI-TMT-2014-BorumBF</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>The Resilience of Analog Tools in Creative Work Practices: A Case Study of LEGO Future Lab’s Team in Billund (<abbr title="Nanna Borum">NB</abbr>, <abbr title="Eva Petersson Brooks">EPB</abbr>, <abbr title="Søren R. Frimodt-Møller">SRFM</abbr>), pp. 23–34.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ecir.png" alt="ECIR"/><a href="../ECIR-2014-KumarBP.html">ECIR-2014-KumarBP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatically Retrieving Explanatory Analogies from Webpages (<abbr title="Varun Kumar">VK</abbr>, <abbr title="Savita Bhat">SB</abbr>, <abbr title="Niranjan Pedanekar">NP</abbr>), pp. 481–486.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2014-AlathariNB.html">ICPR-2014-AlathariNB</a> <span class="tag"><a href="../tag/segmentation.html" title="segmentation">#segmentation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Femur Bone Segmentation Using a Pressure Analogy (<abbr title="Thamer S. Alathari">TSA</abbr>, <abbr title="Mark S. Nixon">MSN</abbr>, <abbr title="Mamadou T. Bah">MTB</abbr>), pp. 972–977.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-RaadE.html">SAC-2014-RaadE</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Is ontology alignment like analogy?: knowledge integration with LISA (<abbr title="Elie Raad">ER</abbr>, <abbr title="Joerg Evermann">JE</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChienOCKC.html">DAC-2013-ChienOCKC</a></dt><dd>Double patterning lithography-aware analog placement (<abbr title="Hsing-Chih Chang Chien">HCCC</abbr>, <abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Tung-Chieh Chen">TCC</abbr>, <abbr title="Ta-Yu Kuan">TYK</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-GuCL.html">DAC-2013-GuCL</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation (<abbr title="Chenjie Gu">CG</abbr>, <abbr title="Eli Chiprout">EC</abbr>, <abbr title="Xin Li">XL</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HoOCT.html">DAC-2013-HoOCT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits (<abbr title="Kuan-Hsien Ho">KHH</abbr>, <abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Hui-Fang Tsao">HFT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LinLM.html">DAC-2013-LinLM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis (<abbr title="Honghuang Lin">HL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LiuHLMCHZ.html">DAC-2013-LiuHLMCHZ</a></dt><dd>Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine (<abbr title="Beiye Liu">BL</abbr>, <abbr title="Miao Hu">MH</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Zhi-Hong Mao">ZHM</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Tingwen Huang">TH</abbr>, <abbr title="Wei Zhang">WZ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-OuCC.html">DAC-2013-OuCC</a></dt><dd>Simultaneous analog placement and routing with current flow and current density considerations (<abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Hsing-Chih Chang Chien">HCCC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-StratigopoulosFCM.html">DAC-2013-StratigopoulosFCM</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multidimensional analog test metrics estimation using extreme value theory and statistical blockade (<abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Pierre Faubet">PF</abbr>, <abbr title="Yoann Courant">YC</abbr>, <abbr title="Firas Mohamed">FM</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-TrivediCM.html">DAC-2013-TrivediCM</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier (<abbr title="Amit Ranjan Trivedi">ART</abbr>, <abbr title="Sergio Carlo">SC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-WangZSLG.html">DAC-2013-WangZSLG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data (<abbr title="Fa Wang">FW</abbr>, <abbr title="Wangyang Zhang">WZ</abbr>, <abbr title="Shupeng Sun">SS</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Chenjie Gu">CG</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AhmadyanKV.html">DATE-2013-AhmadyanKV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Jayanand Asok Kumar">JAK</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AhmadyanV.html">DATE-2013-AhmadyanV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Reachability analysis of nonlinear analog circuits through iterative reachable set reduction (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1436–1441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenWLL.html">DATE-2013-ChenWLL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Automatic circuit sizing technique for the analog circuits with flexible TFTs considering process variation and bending effects (<abbr title="Yen-Lung Chen">YLC</abbr>, <abbr title="Wan-Rong Wu">WRW</abbr>, <abbr title="Guan-Ruei Lu">GRL</abbr>, <abbr title="Chien-Nan Jimmy Liu">CNJL</abbr>), pp. 1458–1461.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GielenM.html">DATE-2013-GielenM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HuangKCM.html">DATE-2013-HuangKCM</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Handling discontinuous effects in modeling spatial correlation of wafer-level analog/RF tests (<abbr title="Ke Huang">KH</abbr>, <abbr title="Nathan Kupp">NK</abbr>, <abbr title="John M. Carulli Jr.">JMCJ</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 553–558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JongheDDG.html">DATE-2013-JongheDDG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories (<abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Dirk Deschrijver">DD</abbr>, <abbr title="Tom Dhaene">TD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1448–1453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MillerB.html">DATE-2013-MillerB</a> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of analog circuit parameters across variation utilizing SAT (<abbr title="Merritt Miller">MM</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 1442–1447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PanCL.html">DATE-2013-PanCL</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design (<abbr title="Po-Cheng Pan">PCP</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="Chien-Chih Lin">CCL</abbr>), pp. 1849–1854.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-UnutulmazDF.html">DATE-2013-UnutulmazDF</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Area optimization on fixed analog floorplans using convex area functions (<abbr title="Ahmet Unutulmaz">AU</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 1843–1848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c3-2013-HwangGS.html">ICML-c3-2013-HwangGS</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Analogy-preserving Semantic Embedding for Visual Object Categorization (<abbr title="Sung Ju Hwang">SJH</abbr>, <abbr title="Kristen Grauman">KG</abbr>, <abbr title="Fei Sha">FS</abbr>), pp. 639–647.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-AhmadyanKV.html">DAC-2012-AhmadyanKV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Goal-oriented stimulus generation for analog circuits (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Jayanand Asok Kumar">JAK</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1018–1023.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JungCK.html">DAC-2012-JungCK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware, discrete optimization for analog circuits (<abbr title="Seobin Jung">SJ</abbr>, <abbr title="Yunju Choi">YC</abbr>, <abbr title="Jaeha Kim">JK</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KuoHCKC.html">DAC-2012-KuoHCKC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits (<abbr title="Chin-Cheng Kuo">CCK</abbr>, <abbr title="Wei-Yi Hu">WYH</abbr>, <abbr title="Yi-Hung Chen">YHC</abbr>, <abbr title="Jui-Feng Kuan">JFK</abbr>, <abbr title="Yi-Kan Cheng">YKC</abbr>), pp. 1113–1118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-OuCC.html">DAC-2012-OuCC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Non-uniform multilevel analog routing with matching constraints (<abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Hsing-Chih Chang Chien">HCCC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SunGR.html">DAC-2012-SunGR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A new uncertainty budgeting based method for robust analog/mixed-signal design (<abbr title="Jin Sun">JS</abbr>, <abbr title="Priyank Gupta">PG</abbr>, <abbr title="Janet Meiling Wang Roveda">JMWR</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AridhiZT.html">DATE-2012-AridhiZT</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards improving simulation of analog circuits using model order reduction (<abbr title="Henda Aridhi">HA</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1337–1342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Graeb.html">DATE-2012-Graeb</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>ITRS 2011 Analog EDA Challenges and Approaches (<abbr title="Helmut Gräb">HG</abbr>), pp. 1150–1155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JongheMGMTS.html">DATE-2012-JongheMGMTS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Advances in variation-aware modeling, verification, and testing of analog ICs (<abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Bratislav Tasic">BT</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>), pp. 1615–1620.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuMG.html">DATE-2012-LiuMG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>A fast analog circuit yield estimation method for medium and high dimensional problems (<abbr title="Bo Liu">BL</abbr>, <abbr title="Jarir Messaoudi">JM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 751–756.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuTW.html">DATE-2012-LiuTW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach (<abbr title="Xuexin Liu">XL</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Hai Wang">HW</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MaricauJG.html">DATE-2012-MaricauJG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 745–750.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MeissnerMLH.html">DATE-2012-MeissnerMLH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Fast isomorphism testing for a graph-based analog circuit synthesis framework (<abbr title="Markus Meissner">MM</abbr>, <abbr title="Oliver Mitea">OM</abbr>, <abbr title="Linda Luy">LL</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 757–762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-NarayananDZT.html">DATE-2012-NarayananDZT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying jitter in an analog and mixed signal design using dynamic time warping (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Alaeddine Daghar">AD</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1413–1416.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2012-KapoutsisL.html">DLT-2012-KapoutsisL</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/theorem.html" title="theorem">#theorem</a></span></dt><dd>Analogs of Fagin’s Theorem for Small Nondeterministic Finite Automata (<abbr title="Christos A. Kapoutsis">CAK</abbr>, <abbr title="Nans Lefebvre">NL</abbr>), pp. 202–213.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-GongYH.html">DAC-2011-GongYH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/orthogonal.html" title="orthogonal">#orthogonal</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials (<abbr title="Fang Gong">FG</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 298–303.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HaoTSS.html">DAC-2011-HaoTSS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Performance bound analysis of analog circuits considering process variations (<abbr title="Zhigang Hao">ZH</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Ruijing Shen">RS</abbr>, <abbr title="Guoyong Shi">GS</abbr>), pp. 310–315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LinLCHC.html">DAC-2011-LinLCHC</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits (<abbr title="Cheng-Wu Lin">CWL</abbr>, <abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Yen-Chih Chiu">YCC</abbr>, <abbr title="Chun-Po Huang">CPH</abbr>, <abbr title="Soon-Jyh Chang">SJC</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-MukherjeeFBL.html">DAC-2011-MukherjeeFBL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Automatic stability checking for large linear analog integrated circuits (<abbr title="Parijat Mukherjee">PM</abbr>, <abbr title="G. Peter Fang">GPF</abbr>, <abbr title="Rod Burt">RB</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ZhengSXHBC.html">DAC-2011-ZhengSXHBC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability (<abbr title="Rui Zheng">RZ</abbr>, <abbr title="Jounghyuk Suh">JS</abbr>, <abbr title="Cheng Xu">CX</abbr>, <abbr title="Nagib Hakim">NH</abbr>, <abbr title="Bertan Bakkaloglu">BB</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 322–327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BoosNSHHGKS.html">DATE-2011-BoosNSHHGKS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Strategies for initial sizing and operating point analysis of analog circuits (<abbr title="Volker Boos">VB</abbr>, <abbr title="Jacek Nowak">JN</abbr>, <abbr title="Matthias Sylvester">MS</abbr>, <abbr title="Stephan Henker">SH</abbr>, <abbr title="Sebastian Höppner">SH</abbr>, <abbr title="Heiko Grimm">HG</abbr>, <abbr title="Dominik Krausse">DK</abbr>, <abbr title="Ralf Sommer">RS</abbr>), pp. 1672–1674.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FerentD.html">DATE-2011-FerentD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features (<abbr title="Cristian Ferent">CF</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1212–1217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GielenMW.html">DATE-2011-GielenMW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="Peter H. N. De Wit">PHNDW</abbr>), pp. 1474–1479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GraupnerJW.html">DATE-2011-GraupnerJW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Generator based approach for analog circuit and layout design and optimization (<abbr title="Achim Graupner">AG</abbr>, <abbr title="Roland Jancke">RJ</abbr>, <abbr title="Reimund Wittmann">RW</abbr>), pp. 1675–1680.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KuppSM.html">DATE-2011-KuppSM</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span></dt><dd>Correlating inline data with final test outcomes in analog/RF devices (<abbr title="Nathan Kupp">NK</abbr>, <abbr title="Mustapha Slamani">MS</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MiteaMHJ.html">DATE-2011-MiteaMHJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated constraint-driven topology synthesis for analog circuits (<abbr title="Oliver Mitea">OM</abbr>, <abbr title="Markus Meissner">MM</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="P. Jores">PJ</abbr>), pp. 1662–1665.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NarayananZT.html">DATE-2011-NarayananZT</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1188–1191.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShanbhagS.html">DATE-2011-ShanbhagS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>System-assisted analog mixed-signal design (<abbr title="Naresh R. Shanbhag">NRS</abbr>, <abbr title="Andrew C. Singer">ACS</abbr>), pp. 1491–1496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-v1-2011-KomatsuO.html">HIMI-v1-2011-KomatsuO</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Study on Evaluation of Kawaii Colors Using Visual Analog Scale (<abbr title="Tsuyoshi Komatsu">TK</abbr>, <abbr title="Michiko Ohkura">MO</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2011-Amasaki.html">SEKE-2011-Amasaki</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Study on Performance Inconsistency between Estimation by Analogy and Linear Regression (<abbr title="Sousuke Amasaki">SA</abbr>), pp. 485–488.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-BondD.html">DAC-2010-BondD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated compact dynamical modeling: an enabling tool for analog designers (<abbr title="Bradley N. Bond">BNB</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 415–420.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-HorowitzJLLLM.html">DAC-2010-HorowitzJLLLM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fortifying analog models with equivalence checking and coverage analysis (<abbr title="Mark Horowitz">MH</abbr>, <abbr title="Metha Jeeradit">MJ</abbr>, <abbr title="Frances Lau">FL</abbr>, <abbr title="Sabrina Liao">SL</abbr>, <abbr title="ByongChan Lim">BL</abbr>, <abbr title="James Mao">JM</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KuoCTCL.html">DAC-2010-KuoCTCL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Behavior-level yield enhancement approach for large-scaled analog circuits (<abbr title="Chin-Cheng Kuo">CCK</abbr>, <abbr title="Yen-Lung Chen">YLC</abbr>, <abbr title="I-Ching Tsai">ICT</abbr>, <abbr title="Li-Yu Chan">LYC</abbr>, <abbr title="Chien-Nan Jimmy Liu">CNJL</abbr>), pp. 903–908.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-LimKH.html">DAC-2010-LimKH</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient test vector generation for checking analog/mixed-signal functional models (<abbr title="ByongChan Lim">BL</abbr>, <abbr title="Jaeha Kim">JK</abbr>, <abbr title="Mark A. Horowitz">MAH</abbr>), pp. 767–772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-LinLHC.html">DAC-2010-LinLHC</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Performance-driven analog placement considering boundary constraint (<abbr title="Cheng-Wu Lin">CWL</abbr>, <abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Chun-Po Huang">CPH</abbr>, <abbr title="Soon-Jyh Chang">SJC</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GomezSBF.html">DATE-2010-GomezSBF</a></dt><dd>Analog circuit test based on a digital signature (<abbr title="A. Gomez">AG</abbr>, <abbr title="R. Sanahuja">RS</abbr>, <abbr title="L. Balado">LB</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 1641–1644.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HuangSM.html">DATE-2010-HuangSM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span></dt><dd>Fault diagnosis of analog circuits based on machine learning (<abbr title="Ke Huang">KH</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Salvador Mir">SM</abbr>), pp. 1761–1766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JaffariA10a.html">DATE-2010-JaffariA10a</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Correlation controlled sampling for efficient variability analysis of analog circuits (<abbr title="Javid Jaffari">JJ</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 1305–1308.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JeeraditKH.html">DATE-2010-JeeraditKH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Intent-leveraged optimization of analog circuits via homotopy (<abbr title="Metha Jeeradit">MJ</abbr>, <abbr title="Jaeha Kim">JK</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 1614–1619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiuFG.html">DATE-2010-LiuFG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique (<abbr title="Bo Liu">BL</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1106–1111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Mueller-GritschnederG.html">DATE-2010-Mueller-GritschnederG</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Computation of yield-optimized Pareto fronts for analog integrated circuit specifications (<abbr title="Daniel Müller-Gritschneder">DMG</abbr>, <abbr title="Helmut Gräb">HG</abbr>), pp. 1088–1093.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-NarayananAZTP.html">DATE-2010-NarayananAZTP</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of analog circuits in the presence of noise and process variation (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Behzad Akbarpour">BA</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>, <abbr title="Lawrence C. Paulson">LCP</abbr>), pp. 1309–1312.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LinZWC.html">DAC-2009-LinZWC</a></dt><dd>Thermal-driven analog placement considering device matching (<abbr title="Mark Po-Hung Lin">MPHL</abbr>, <abbr title="Hongbo Zhang">HZ</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-SunNWS.html">DAC-2009-SunNWS</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/contract.html" title="contract">#contract</a></span></dt><dd>Contract-based system-level composition of analog circuits (<abbr title="Xuening Sun">XS</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Chang-Ching Wu">CCW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 605–610.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YilmazO.html">DAC-2009-YilmazO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Adaptive test elimination for analog/RF circuits (<abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BarkeGGHHPSW.html">DATE-2009-BarkeGGHHPSW</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal approaches to analog circuit verification (<abbr title="Erich Barke">EB</abbr>, <abbr title="Darius Grabowski">DG</abbr>, <abbr title="Helmut Gräb">HG</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Stefan Heinen">SH</abbr>, <abbr title="Ralf Popp">RP</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>, <abbr title="Yifan Wang">YW</abbr>), pp. 724–729.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DasV.html">DATE-2009-DasV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/graph%20grammar.html" title="graph grammar">#graph grammar</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A graph grammar based approach to automated multi-objective analog circuit design (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GrabBCCFLS.html">DATE-2009-GrabBCCFLS</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Analog layout synthesis — Recent advances in topological approaches (<abbr title="Helmut Gräb">HG</abbr>, <abbr title="Florin Balasa">FB</abbr>, <abbr title="R. Castro-López">RCL</abbr>, <abbr title="Yu-Wei Chang">YWC</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Mark Po-Hung Lin">MPHL</abbr>, <abbr title="Martin Strasser">MS</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MaricauG.html">DATE-2009-MaricauG</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Efficient reliability simulation of analog ICs including variability and time-varying stress (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1238–1241.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PalmersMSG.html">DATE-2009-PalmersMSG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Massively multi-topology sizing of analog integrated circuits (<abbr title="Pieter Palmers">PP</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-StratigopoulosMM.html">DATE-2009-StratigopoulosMM</a> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Enrichment of limited training sets in machine-learning-based analog/RF test (<abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1668–1673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-VAD-2009-SaitoMQS.html">HCI-VAD-2009-SaitoMQS</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Development of a Simulator of Abacus: Ancient Analog Calculator on a Mobile Phone as a Teaching Material (<abbr title="Kenta Saito">KS</abbr>, <abbr title="Yuki Makita">YM</abbr>, <abbr title="Vu Quang">VQ</abbr>, <abbr title="Hitoshi Sasaki">HS</abbr>), pp. 204–208.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2009-KatoOOT.html">CIKM-2009-KatoOOT</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Query by analogical example: relational search using web search engine indices (<abbr title="Makoto P. Kato">MPK</abbr>, <abbr title="Hiroaki Ohshima">HO</abbr>, <abbr title="Satoshi Oyama">SO</abbr>, <abbr title="Katsumi Tanaka">KT</abbr>), pp. 27–36.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/keod.png" alt="KEOD"/><a href="../KEOD-2009-VealeL.html">KEOD-2009-VealeL</a> <span class="tag"><a href="../tag/clique.html" title="clique">#clique</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Ontological Cliques — Analogy as an Organizing Principle in Ontology Construction (<abbr title="Tony Veale">TV</abbr>, <abbr title="Guofu Li">GL</abbr>), pp. 34–41.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2009-WangTFZ.html">SIGIR-2009-WangTFZ</a> <span class="tag"><a href="../tag/community.html" title="community">#community</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/ranking.html" title="ranking">#ranking</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Ranking community answers by modeling question-answer relationships via analogical reasoning (<abbr title="Xin-Jing Wang">XJW</abbr>, <abbr title="Xudong Tu">XT</abbr>, <abbr title="Dan Feng">DF</abbr>, <abbr title="Lei Zhang">LZ</abbr>), pp. 179–186.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-MiyamotoTT.html">SAC-2009-MiyamotoTT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Design and implementation on a pie menu interface for analog joysticks (<abbr title="Masakatsu Miyamoto">MM</abbr>, <abbr title="Tsutomu Terada">TT</abbr>, <abbr title="Masahiko Tsukamoto">MT</abbr>), pp. 154–155.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DasV.html">DAC-2008-DasV</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Topology synthesis of analog circuits based on adaptively generated building blocks (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DongLY.html">DAC-2008-DongLY</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines (<abbr title="Wei Dong">WD</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Xiaoji Ye">XY</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KimCK.html">DAC-2008-KimCK</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Analog parallelism in ring-based VCOs (<abbr title="Daeik D. Kim">DDK</abbr>, <abbr title="Choongyeun Cho">CC</abbr>, <abbr title="Jonghae Kim">JK</abbr>), pp. 341–342.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiL.html">DAC-2008-LiL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations (<abbr title="Xin Li">XL</abbr>, <abbr title="Hongzhou Liu">HL</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LinL.html">DAC-2008-LinL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Analog placement based on hierarchical module clustering (<abbr title="Mark Po-Hung Lin">MPHL</abbr>, <abbr title="Shyh-Chang Lin">SCL</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-AsianVR.html">DATE-2008-AsianVR</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Practical Implementation of a Network Analyzer for Analog BIST Applications (<abbr title="Manuel J. Barragan Asian">MJBA</abbr>, <abbr title="Diego Vázquez">DV</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BacinschiMKG.html">DATE-2008-BacinschiMKG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs (<abbr title="Petru Bogdan Bacinschi">PBB</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Klaus Koch">KK</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-EberleG.html">DATE-2008-EberleG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers (<abbr title="Wolfgang Eberle">WE</abbr>, <abbr title="Michaël Goffioul">MG</abbr>), pp. 710–715.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MassierGS.html">DATE-2008-MassierGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Sizing Rules for Bipolar Analog Circuit Design (<abbr title="Tobias Massier">TM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 140–145.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MatteisDB.html">DATE-2008-MatteisDB</a></dt><dd>Advanced Analog Filters for Telecommunications (<abbr title="Marcello De Matteis">MDM</abbr>, <abbr title="Stefano D'Amico">SD</abbr>, <abbr title="Andrea Baschirotto">AB</abbr>), pp. 1316–1321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PradhanV.html">DATE-2008-PradhanV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches (<abbr title="Almitra Pradhan">AP</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 523–526.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SteinhorstH.html">DATE-2008-SteinhorstH</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Model Checking of Analog Systems using an Analog Specification Language (<abbr title="Sebastian Steinhorst">SS</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZjajoG.html">DATE-2008-ZjajoG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters (<abbr title="Amir Zjajo">AZ</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 74–79.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-ISAS2-2008-CasanovaBBF.html">ICEIS-ISAS2-2008-CasanovaBBF</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Generalization and Blending in the Generation of Entity-Relationship Schemas by Analogy (<abbr title="Marco A. Casanova">MAC</abbr>, <abbr title="Simone Diniz Junqueira Barbosa">SDJB</abbr>, <abbr title="Karin Koogan Breitman">KKB</abbr>, <abbr title="Antonio L. Furtado">ALF</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LinL.html">DAC-2007-LinL</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Analog Placement Based on Novel Symmetry-Island Formulation (<abbr title="Mark Po-Hung Lin">MPHL</abbr>, <abbr title="Shyh-Chang Lin">SCL</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LiP.html">DAC-2007-LiP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits (<abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 928–933.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-McConaghyPGS.html">DAC-2007-McConaghyPGS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Pieter Palmers">PP</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Michiel Steyaert">MS</abbr>), pp. 944–947.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-WangLP.html">DAC-2007-WangLP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Parameterized Macromodeling for Analog System-Level Design Exploration (<abbr title="Jian Wang">JW</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 940–943.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Al-SammaneZT.html">DATE-2007-Al-SammaneZT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A symbolic methodology for the verification of analog and mixed signal designs (<abbr title="Ghiath Al Sammane">GAS</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 249–254.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BorremansLWR.html">DATE-2007-BorremansLWR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis (<abbr title="Jonathan Borremans">JB</abbr>, <abbr title="Ludwig De Locht">LDL</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LataireVP.html">DATE-2007-LataireVP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interactive presentation: Optimizing analog filter designs for minimum nonlinear distortions using multisine excitations (<abbr title="John Lataire">JL</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Rik Pintelon">RP</abbr>), pp. 267–272.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MuellerGS.html">DATE-2007-MuellerGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Trade-off design of analog circuits using goal attainment and “Wave Front” sequential quadratic programming (<abbr title="Daniel Mueller">DM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 75–80.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SavojAAGH.html">DATE-2007-SavojAAGH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A new technique for characterization of digital-to-analog converters in high-speed systems (<abbr title="Jafar Savoj">JS</abbr>, <abbr title="Ali-Azam Abbasfar">AAA</abbr>, <abbr title="Amir Amirkhany">AA</abbr>, <abbr title="Bruno W. Garlepp">BWG</abbr>, <abbr title="Mark A. Horowitz">MAH</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZjajoAG.html">DATE-2007-ZjajoAG</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits (<abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Manuel J. Barragan Asian">MJBA</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1301–1306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2007-BreitmanBCF.html">CIKM-2007-BreitmanBCF</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Conceptual modeling by analogy and metaphor (<abbr title="Karin Koogan Breitman">KKB</abbr>, <abbr title="Simone Diniz Junqueira Barbosa">SDJB</abbr>, <abbr title="Marco A. Casanova">MAC</abbr>, <abbr title="Antonio L. Furtado">ALF</abbr>), pp. 865–868.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/ecir.png" alt="ECIR"/><a href="../ECIR-2007-MoreauCS.html">ECIR-2007-MoreauCS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic Morphological Query Expansion Using Analogy-Based Machine Learning (<abbr title="Fabienne Moreau">FM</abbr>, <abbr title="Vincent Claveau">VC</abbr>, <abbr title="Pascale Sébillot">PS</abbr>), pp. 222–233.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2007-Grossman.html">OOPSLA-2007-Grossman</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>The transactional memory / garbage collection analogy (<abbr title="Dan Grossman">DG</abbr>), pp. 695–706.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-FanizzidE.html">SAC-2007-FanizzidE</a> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>Instance-based retrieval by analogy (<abbr title="Nicola Fanizzi">NF</abbr>, <abbr title="Claudia d'Amato">Cd</abbr>, <abbr title="Floriana Esposito">FE</abbr>), pp. 1398–1402.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-BorkarBCNSS.html">DAC-2006-BorkarBCNSS</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Tomorrow’s analog: just dead or just different? (<abbr title="Shekhar Y. Borkar">SYB</abbr>, <abbr title="Robert W. Brodersen">RWB</abbr>, <abbr title="Jue-Hsien Chern">JHC</abbr>, <abbr title="Eric Naviasky">EN</abbr>, <abbr title="D. Saias">DS</abbr>, <abbr title="Charles Sodini">CS</abbr>), pp. 709–710.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-EeckelaertSGSS.html">DAC-2006-EeckelaertSGSS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard (<abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Raf Schoofs">RS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HammoudaSDTNBAS.html">DAC-2006-HammoudaSDTNBAS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Chameleon ART: a non-optimization based analog design migration framework (<abbr title="Sherif Hammouda">SH</abbr>, <abbr title="Hazem Said">HS</abbr>, <abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Mohamed Tawfik">MT</abbr>, <abbr title="Quang Nguyen">QN</abbr>, <abbr title="Wael M. Badawy">WMB</abbr>, <abbr title="Hazem M. Abbas">HMA</abbr>, <abbr title="Hussein I. Shahein">HIS</abbr>), pp. 885–888.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-WeiD.html">DAC-2006-WeiD</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling (<abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1023–1028.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BuhlerKBHSSPR.html">DATE-2006-BuhlerKBHSSPR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>DFM/DFY design for manufacturability and yield — influence of process variations in digital, analog and mixed-signal circuit design (<abbr title="Markus Bühler">MB</abbr>, <abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Jeanne Bickford">JB</abbr>, <abbr title="Jason Hibbeler">JH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Ralf Sommer">RS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Andreas Ripp">AR</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-FrehseKR.html">DATE-2006-FrehseKR</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying analog oscillator circuits using forward/backward abstraction refinement (<abbr title="Goran Frehse">GF</abbr>, <abbr title="Bruce H. Krogh">BHK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MartensE.html">DATE-2006-MartensE</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-down heterogeneous synthesis of analog and mixed-signal systems (<abbr title="Ewout Martens">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-McConaghyG.html">DATE-2006-McConaghyG</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Double-strength CAFFEINE: fast template-free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-VandersteenBDR.html">DATE-2006-VandersteenBDR</a></dt><dd>Systematic stability-analysis method for analog circuits (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Stephane Bronckers">SB</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YangV.html">DATE-2006-YangV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Efficient temperature-dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis (<abbr title="Huiying Yang">HY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ZhangZD.html">DATE-2006-ZhangZD</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>ALAMO: an improved alpha-space based methodology for modeling process parameter variations in analog circuits (<abbr title="Hui Zhang">HZ</abbr>, <abbr title="Yang Zhao">YZ</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSM-2006-KuhnG.html">ICSM-2006-KuhnG</a></dt><dd>Exploiting the Analogy Between Traces and Signal Processing (<abbr title="Adrian Kuhn">AK</abbr>, <abbr title="Orla Greevy">OG</abbr>), pp. 320–329.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BernardinisNV.html">DAC-2005-BernardinisNV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Mixed signal design space exploration through analog platforms (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 875–880.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BhattacharyaJS.html">DAC-2005-BhattacharyaJS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Template-driven parasitic-aware optimization of analog integrated circuit layouts (<abbr title="Sambuddha Bhattacharya">SB</abbr>, <abbr title="Nuttorn Jangkrajarng">NJ</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 644–647.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-DingV.html">DAC-2005-DingV</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A combined feasibility and performance macromodel for analog circuits (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GielenME.html">DAC-2005-GielenME</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Performance space modeling for hierarchical synthesis of analog integrated circuits (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>), pp. 881–886.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-MuellerSGS.html">DAC-2005-MuellerSGS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Deterministic approaches to analog performance space exploration (PSE) (<abbr title="Daniel Mueller">DM</abbr>, <abbr title="Guido Stehr">GS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 869–874.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-TiwaryR.html">DAC-2005-TiwaryR</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/on-demand.html" title="on-demand">#on-demand</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable trajectory methods for on-demand analog macromodel extraction (<abbr title="Saurabh K. Tiwary">SKT</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-WeiD.html">DAC-2005-WeiD</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Systematic development of analog circuit structural macromodels through behavioral model decoupling (<abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-XuHLNBP.html">DAC-2005-XuHLNBP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>OPERA: optimization with ellipsoidal uncertainty for robust analog IC design (<abbr title="Yang Xu">YX</abbr>, <abbr title="Kan-Lin Hsiung">KLH</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Ivan Nausieda">IN</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BadaouiV.html">DATE-2005-BadaouiV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis (<abbr title="Raoul F. Badaoui">RFB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BiswasLBP.html">DATE-2005-BiswasLBP</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Specification Test Compaction for Analog Circuits and MEMS (<abbr title="Sounil Biswas">SB</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>, <abbr title="Larry T. Pileggi">LTP</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ChienCLMRM.html">DATE-2005-ChienCLMRM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters (<abbr title="Yu-Tsun Chien">YTC</abbr>, <abbr title="Dong Chen">DC</abbr>, <abbr title="Jea-Hong Lou">JHL</abbr>, <abbr title="Gin-Kou Ma">GKM</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Tamal Mukherjee">TM</abbr>), pp. 279–280.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DingV.html">DATE-2005-DingV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1088–1089.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-EeckelaertMG.html">DATE-2005-EeckelaertMG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces (<abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1070–1075.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GielenDCDJMV.html">DATE-2005-GielenDCDJMV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Phillip Christie">PC</abbr>, <abbr title="Dieter Draxelmayr">DD</abbr>, <abbr title="Edmond Janssens">EJ</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiuFYO.html">DATE-2005-LiuFYO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing (<abbr title="Fang Liu">FL</abbr>, <abbr title="Jacob J. Flomenberg">JJF</abbr>, <abbr title="Devaka V. Yasaratne">DVY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-McConaghyEG.html">DATE-2005-McConaghyEG</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1082–1087.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SavioliCCF.html">DATE-2005-SavioliCCF</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits (<abbr title="Carlos Eduardo Savioli">CES</abbr>, <abbr title="Claudio C. Czendrodi">CCC</abbr>, <abbr title="José Vicente Calvano">JVC</abbr>, <abbr title="Antonio Carneiro de Mesquita Filho">ACdMF</abbr>), pp. 174–175.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SehgalLOC.html">DATE-2005-SehgalLOC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Fang Liu">FL</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SoensPWD.html">DATE-2005-SoensPWD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance (<abbr title="Charlotte Soens">CS</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SomaniCP.html">DATE-2005-SomaniCP</a> <span class="tag"><a href="../tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits (<abbr title="Abhishek Somani">AS</abbr>, <abbr title="Partha Pratim Chakrabarti">PPC</abbr>, <abbr title="Amit Patra">AP</abbr>), pp. 1064–1069.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2005-Baaz.html">CSL-2005-Baaz</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Note on Formal Analogical Reasoning in the Juridical Context (<abbr title="Matthias Baaz">MB</abbr>), pp. 18–26.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BhattacharyaJHS.html">DAC-2004-BhattacharyaJHS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Correct-by-construction layout-centric retargeting of large analog designs (<abbr title="Sambuddha Bhattacharya">SB</abbr>, <abbr title="Nuttorn Jangkrajarng">NJ</abbr>, <abbr title="Roy Hartono">RH</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-LiXLGP.html">DAC-2004-LiXLGP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A frequency relaxation approach for analog/RF system-level simulation (<abbr title="Xin Li">XL</abbr>, <abbr title="Yang Xu">YX</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Padmini Gopalakrishnan">PG</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 842–847.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-RutenbarBMPPSW.html">DAC-2004-RutenbarBMPPSW</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Will Moore’s Law rule in the land of analog? (<abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Anthony R. Bonaccio">ARB</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>, <abbr title="Ernesto Perea">EP</abbr>, <abbr title="Robert Pitts">RP</abbr>, <abbr title="Charles Sodini">CS</abbr>, <abbr title="Jim Wieser">JW</abbr>), p. 633.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-TanGQ.html">DAC-2004-TanGQ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hierarchical approach to exact symbolic analysis of large analog circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Weikun Guo">WG</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>), pp. 860–863.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-XuPB.html">DAC-2004-XuPB</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>ORACLE: optimization with recourse of analog circuits including layout extraction (<abbr title="Yang Xu">YX</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>), pp. 151–154.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BernardinisS.html">DATE-v1-2004-BernardinisS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Methodology for System-Level Analog Design Space Exploration (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 676–677.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BhuniaRR.html">DATE-v1-2004-BhuniaRR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Trim Bit Setting of Analog Filters Using Wavelet-Based Supply Current Analysis (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 704–705.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HuangM.html">DATE-v1-2004-HuangM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Identification and Modeling of Nonlinear Dynamic Behavior in Analog Circuits (<abbr title="Xiaoling Huang">XH</abbr>, <abbr title="H. Alan Mantooth">HAM</abbr>), pp. 460–467.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-KielyG.html">DATE-v1-2004-KielyG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines (<abbr title="Tholom Kiely">TK</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-LeveugleA.html">DATE-v1-2004-LeveugleA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Early SEU Fault Injection in Digital, Analog and Mixed Signal Circuits: A Global Flow (<abbr title="Régis Leveugle">RL</abbr>, <abbr title="Abdelaziz Ammari">AA</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-MartensG.html">DATE-v1-2004-MartensG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Phase-Frequency Transfer Description of Analog and Mixed-Signal Front-End Architectures for System-Level Design (<abbr title="Ewout Martens">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-NagariN.html">DATE-v1-2004-NagariN</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A 2.7V 350muW 11-b Algorithmic Analog-to-Digital Converter with Single-Ended Multiplexed Inputs (<abbr title="Angelo Nagari">AN</abbr>, <abbr title="Germano Nicollini">GN</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-NathkeBHB.html">DATE-v1-2004-NathkeBHB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Hierarchical Automatic Behavioral Model Generation of Nonlinear Analog Circuits Based on Nonlinear Symbolic Techniques (<abbr title="Lutz Näthke">LN</abbr>, <abbr title="Volodymyr Burkhay">VB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-NegreirosCS.html">DATE-v1-2004-NegreirosCS</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Low Cost Analog Testing of RF Signal Paths (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-TanQL.html">DATE-v1-2004-TanQL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Modeling and Simulation of Large Analog Circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>, <abbr title="Hang Li">HL</abbr>), pp. 740–741.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-VazquezLHRH.html">DATE-v1-2004-VazquezLHRH</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A Method for Parameter Extraction of Analog Sine-Wave Signals for Mixed-Signal Built-In-Self-Test Applications (<abbr title="Diego Vázquez">DV</abbr>, <abbr title="Gildas Leger">GL</abbr>, <abbr title="Gloria Huertas">GH</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José L. Huertas">JLH</abbr>), pp. 298–305.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2004-BournezH.html">ICALP-2004-BournezH</a></dt><dd>An Analog Characterization of Elementarily Computable Functions over the Real Numbers (<abbr title="Olivier Bournez">OB</abbr>, <abbr title="Emmanuel Hainry">EH</abbr>), pp. 269–280.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2004-AuerGB.html">ICEIS-v2-2004-AuerGB</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Visualizing Software Project Analogies to Support Cost Estimation (<abbr title="Martin Auer">MA</abbr>, <abbr title="Bernhard Graser">BG</abbr>, <abbr title="Stefan Biffl">SB</abbr>), pp. 61–68.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-USA-2003-HamzaE04.html">TOOLS-USA-2003-HamzaE04</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Applying Analysis Patterns Through Analogy: Problems and Solutions (<abbr title="Haitham S. Hamza">HSH</abbr>, <abbr title="Mohamed E. Fayad">MEF</abbr>), pp. 197–208.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BernardinisJS.html">DAC-2003-BernardinisJS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Support vector machines for analog circuit performance representation (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Michael I. Jordan">MIJ</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Hershenson.html">DAC-2003-Hershenson</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient description of the design space of analog circuits (<abbr title="Maria del Mar Hershenson">MdMH</abbr>), pp. 970–973.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LiLXP.html">DAC-2003-LiLXP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Analog and RF circuit macromodels for system-level analysis (<abbr title="Xin Li">XL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Yang Xu">YX</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MantheLS.html">DAC-2003-MantheLS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Symbolic analysis of analog circuits with hard nonlinearity (<abbr title="Alicia Manthe">AM</abbr>, <abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-NegreirosCS.html">DAC-2003-NegreirosCS</a></dt><dd>Ultimate low cost analog BIST (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 570–573.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-StehrGA.html">DAC-2003-StehrGA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance trade-off analysis of analog circuits by normal-boundary intersection (<abbr title="Guido Stehr">GS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-VasilyevRW.html">DAC-2003-VasilyevRW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS (<abbr title="Dmitry Vasilyev">DV</abbr>, <abbr title="Michal Rewienski">MR</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DoboliGD.html">DATE-2003-DoboliGD</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Extraction of Piecewise-Linear Analog Circuit Models from Trained Neural Networks Using Hidden Neuron Clustering (<abbr title="Simona Doboli">SD</abbr>, <abbr title="Gaurav Gothoskar">GG</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 11098–11099.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-EberleVWDGM.html">DATE-2003-EberleVWDGM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Behavioral Modeling and Simulation of a Mixed Analog/Digital Automatic Gain Control Loop in a 5 GHz WLAN Receiver (<abbr title="Wolfgang Eberle">WE</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 10642–10649.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GirardiB.html">DATE-2003-GirardiB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LIT — An Automatic Layout Generation Tool for Trapezoidal Association of Transistors for Basic Analog Building Blocks (<abbr title="Alessandro Girardi">AG</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 11106–11107.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-IskanderDAMHSM.html">DATE-2003-IskanderDAMHSM</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of CMOS Analog Cells Using AMIGO (<abbr title="Ramy Iskander">RI</abbr>, <abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Maie Aly">MA</abbr>, <abbr title="Mahmoud Magdy">MM</abbr>, <abbr title="Noha Hassan">NH</abbr>, <abbr title="Noha Soliman">NS</abbr>, <abbr title="Sami Moussa">SM</abbr>), pp. 20297–20302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MantheLSM.html">DATE-2003-MantheLSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Symbolic Analysis of Nonlinear Analog Circuits (<abbr title="Alicia Manthe">AM</abbr>, <abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>), pp. 11108–11109.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SmedtG.html">DATE-2003-SmedtG</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HOLMES: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits (<abbr title="Bart De Smedt">BDS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 10256–10263.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BrunoliHJKMM.html">DAC-2002-BrunoliHJKMM</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Analog intellectual property: now? Or never? (<abbr title="Mike Brunoli">MB</abbr>, <abbr title="Masao Hotta">MH</abbr>, <abbr title="Felicia James">FJ</abbr>, <abbr title="Rudy Koch">RK</abbr>, <abbr title="Roy McGuffin">RM</abbr>, <abbr title="Andrew J. Moore">AJM</abbr>), pp. 181–182.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-DaemsGS.html">DAC-2002-DaemsGS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-HartongHB.html">DAC-2002-HartongHB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Model checking algorithms for analog verification (<abbr title="Walter Hartong">WH</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LiuSRC.html">DAC-2002-LiuSRC</a> <span class="tag"><a href="../tag/data%20mining.html" title="data mining">#data mining</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Remembrance of circuits past: macromodeling by data mining in large analog design spaces (<abbr title="Hongzhou Liu">HL</abbr>, <abbr title="Amith Singhee">AS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 437–442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CarmonaJDER.html">DATE-2002-CarmonaJDER</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip (<abbr title="Ricardo Carmona-Galán">RCG</abbr>, <abbr title="Francisco Jiménez-Garrido">FJG</abbr>, <abbr title="Rafael Domínguez-Castro">RDC</abbr>, <abbr title="Servando Espejo-Meana">SEM</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 362–366.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DaemsGS.html">DATE-2002-DaemsGS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DoboliV.html">DATE-2002-DoboliV</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 760–767.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GorenZGGLASW.html">DATE-2002-GorenZGGLASW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach  (<abbr title="David Goren">DG</abbr>, <abbr title="Michael Zelikson">MZ</abbr>, <abbr title="Tiberiu C. Galambos">TCG</abbr>, <abbr title="Rachel Gordin">RG</abbr>, <abbr title="Betty Livshitz">BL</abbr>, <abbr title="Alon Amir">AA</abbr>, <abbr title="Anatoly Sherman">AS</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GuardianiMDSZXL.html">DATE-2002-GuardianiMDSZXL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Analog IP Testing: Diagnosis and Optimization (<abbr title="Carlo Guardiani">CG</abbr>, <abbr title="Patrick McNamara">PM</abbr>, <abbr title="Lidia Daldoss">LD</abbr>, <abbr title="Sharad Saxena">SS</abbr>, <abbr title="Stefano Zanella">SZ</abbr>, <abbr title="Wei Xiang">WX</abbr>, <abbr title="Suli Liu">SL</abbr>), pp. 192–196.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-HartongHB.html">DATE-2002-HartongHB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>An Approach to Model Checking for Nonlinear Analog Systems (<abbr title="Walter Hartong">WH</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 1080.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Hieu.html">DATE-2002-Hieu</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization Techniques for Design of General and Feedback Linear Analog Amplifier with Symbolic Analysis (<abbr title="Tran chi Hieu">TcH</abbr>), p. 1104.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-JerkeL.html">DATE-2002-JerkeL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits (<abbr title="Göran Jerke">GJ</abbr>, <abbr title="Jens Lienig">JL</abbr>), pp. 464–469.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LinLC.html">DATE-2002-LinLC</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits (<abbr title="Jun-Weir Lin">JWL</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>), p. 1119.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LuchettaMP.html">DATE-2002-LuchettaMP</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Critical Comparison among Some Analog Fault Diagnosis Procedures Based on Symbolic Techniques (<abbr title="Antonio Luchetta">AL</abbr>, <abbr title="Stefano Manetti">SM</abbr>, <abbr title="Maria Cristina Piccirilli">MCP</abbr>), p. 1105.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PoppOHB.html">DATE-2002-PoppOHB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits (<abbr title="Ralf Popp">RP</abbr>, <abbr title="Joerg Oehmen">JO</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PronathGA.html">DATE-2002-PronathGA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span></dt><dd>A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits (<abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SchwenckerSPG.html">DATE-2002-SchwenckerSPG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 581–585.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SommerRHGMMECSN.html">DATE-2002-SommerRHGMMECSN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications (<abbr title="Ralf Sommer">RS</abbr>, <abbr title="Irmtraud Rugen-Herzig">IRH</abbr>, <abbr title="Eckhard Hennig">EH</abbr>, <abbr title="Umberto Gatti">UG</abbr>, <abbr title="Piero Malcovati">PM</abbr>, <abbr title="Franco Maloberti">FM</abbr>, <abbr title="Karsten Einwich">KE</abbr>, <abbr title="Christoph Clauß">CC</abbr>, <abbr title="Peter Schwarz">PS</abbr>, <abbr title="G. Noessing">GN</abbr>), pp. 884–891.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/vissoft.png" alt="VISSOFT"/><a href="../VISSOFT-2002-Ploix.html">VISSOFT-2002-Ploix</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Analogical Representations of Programs (<abbr title="D. Ploix">DP</abbr>), pp. 61–69.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2002-HartongHB.html">CAV-2002-HartongHB</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Discrete Modeling and Model Checking for Nonlinear Analog Systems (<abbr title="Walter Hartong">WH</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 401–413.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sat.png" alt="SAT"/><a href="../SAT-2002-TakenakaH.html">SAT-2002-TakenakaH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>An analog algorithm for the satisfiability problem (<abbr title="Yoichi Takenaka">YT</abbr>, <abbr title="Akihiro Hashimoto">AH</abbr>), p. 40.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-GanesanV.html">DAC-2001-GanesanV</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems (<abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-GielenSMKHKMMRY.html">DAC-2001-GielenSMKHKMMRY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Panel: When Will the Analog Design Flow Catch Up with Digital Methodology? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Mike Sottak">MS</abbr>, <abbr title="Mike Murray">MM</abbr>, <abbr title="Linda Kaye">LK</abbr>, <abbr title="Maria del Mar Hershenson">MdMH</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Philippe Magarshack">PM</abbr>, <abbr title="Akria Matsuzawa">AM</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>, <abbr title="Ping Yang">PY</abbr>), p. 419.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-VerhaegenG.html">DAC-2001-VerhaegenG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits (<abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Burdiek.html">DATE-2001-Burdiek</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Generation of optimum test stimuli for nonlinear analog circuits using nonlinear — programming and time-domain sensitivities (<abbr title="Bernhard Burdiek">BB</abbr>), pp. 603–609.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CherubalC.html">DATE-2001-CherubalC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation based diagnosis of device parameters for analog circuits (<abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 596–602.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-DessoukyKLG.html">DATE-2001-DessoukyKLG</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Analog design for reuse — case study: very low-voltage sigma-delta modulator (<abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Andreas Kaiser">AK</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 353–360.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-DoboliV.html">DATE-2001-DoboliV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A regularity-based hierarchical symbolic analysis method for large-scale analog networks (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 806.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Fiori.html">DATE-2001-Fiori</a></dt><dd>Susceptibility of analog cells to substrate interference (<abbr title="Franco Fiori">FF</abbr>), p. 814.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-JingnanVH.html">DATE-2001-JingnanVH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>A Skill-based library for retargetable embedded analog cores (<abbr title="Xu Jingnan">XJ</abbr>, <abbr title="João C. Vital">JCV</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 768–769.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LienigJA.html">DATE-2001-LienigJA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AnalogRouter: a new approach of current-driven routing for analog circuits (<abbr title="Jens Lienig">JL</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Thorsten Adler">TA</abbr>), p. 819.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-MadridPAR.html">DATE-2001-MadridPAR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Analog/mixed-signal IP modeling for design reuse (<abbr title="Natividad Martínez Madrid">NMM</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="Antonio J. Acosta">AJA</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 766–767.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2001-JorgensenIS.html">SEKE-2001-JorgensenIS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Software effort estimation by analogy and regression toward the mean (<abbr title="Magne Jørgensen">MJ</abbr>, <abbr title="Ulf Indahl">UI</abbr>, <abbr title="Dag I. K. Sjøberg">DIKS</abbr>), pp. 268–274.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-AdlerBHB.html">DAC-2000-AdlerBHB</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A current driven routing and verification methodology for analog applications (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Hiltrud Brocke">HB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 385–389.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GaurdianiSMSC.html">DAC-2000-GaurdianiSMSC</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects (<abbr title="Carlo Guardiani">CG</abbr>, <abbr title="Sharad Saxena">SS</abbr>, <abbr title="Patrick McNamara">PM</abbr>, <abbr title="Phillip Schumaker">PS</abbr>, <abbr title="Dale Coder">DC</abbr>), pp. 15–18.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-PhelpsKRCH.html">DAC-2000-PhelpsKRCH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC (<abbr title="Rodney Phelps">RP</abbr>, <abbr title="Michael Krasnicki">MK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>, <abbr title="James R. Hellums">JRH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-PiS.html">DAC-2000-PiS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits (<abbr title="Tao Pi">TP</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 19–22.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-SaabHK.html">DAC-2000-SaabHK</a></dt><dd>Closing the gap between analog and digital (<abbr title="Khaled Saab">KS</abbr>, <abbr title="Naim Ben Hamida">NBH</abbr>, <abbr title="Bozena Kaminska">BK</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-AdlerB.html">DATE-2000-AdlerB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Single Step Current Driven Routing of Multiterminal Signal Nets for Analog Applications (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 446–450.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CarroSNJF.html">DATE-2000-CarroSNJF</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Non-Linear Components for Mixed Circuits Analog Front-End (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Adão Antônio de Souza Jr.">AAdSJ</abbr>, <abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Gabriel Parmegiani Jahn">GPJ</abbr>, <abbr title="Denis Teixeira Franco">DTF</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CotaRABCL.html">DATE-2000-CotaRABCL</a> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filte (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 226–230.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-DessoukyLP.html">DATE-2000-DessoukyLP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-Oriented Synthesis of High Performance Analog Circuits (<abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Jacky Porte">JP</abbr>), pp. 53–57.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GanesanV.html">DATE-2000-GanesanV</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Technology Mapping and Retargeting for Field-Programmable Analog Arrays (<abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 58–64.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GuerraRFR.html">DATE-2000-GuerraRFR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hierarchical Approach for the Symbolic Analysis of Large Analog Integrated Circuits (<abbr title="Oscar Guerra">OG</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 48–52.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PaulusKT.html">DATE-2000-PaulusKT</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Area Optimization of Analog Circuits Considering Matching Constraints (<abbr title="Christian Paulus">CP</abbr>, <abbr title="Ulrich Kleine">UK</abbr>, <abbr title="Roland Thewes">RT</abbr>), p. 738.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchwenckerSGA.html">DATE-2000-SchwenckerSGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Generalized Boundary Curve-A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-WambacqDDEB.html">DATE-2000-WambacqDDEB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Compact Modeling of Nonlinear Distortion in Analog Communication Circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 350–354.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2000-Pisan.html">ICSE-2000-Pisan</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Extending requirement specifications using analogy (<abbr title="Yusuf Pisan">YP</abbr>), pp. 70–76.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-BalasaL.html">DAC-1999-BalasaL</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Module Placement for Analog Layout Using the Sequence-Pair Representation (<abbr title="Florin Balasa">FB</abbr>, <abbr title="Koen Lampaert">KL</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-DaemsGS.html">DAC-1999-DaemsGS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-DoboliNDGV.html">DAC-1999-DoboliNDGV</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Nagu R. Dhanwada">NRD</abbr>, <abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 951–957.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-HarjaniV.html">DAC-1999-HarjaniV</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Digital Aetection of Analog Parametric Faults in SC Filters (<abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Bapiraju Vinnakota">BV</abbr>), pp. 772–777.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KrasnickiPRC.html">DAC-1999-KrasnickiPRC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells (<abbr title="Michael Krasnicki">MK</abbr>, <abbr title="Rodney Phelps">RP</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 945–950.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CherubalC.html">DATE-1999-CherubalC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parametric Fault Diagnosis for Analog Systems Using Functional Mapping (<abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), p. 195–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CotaCL.html">DATE-1999-CotaCL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-DabrowskiP.html">DATE-1999-DabrowskiP</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Experiences with Modeling of Analog and Mixed A/D Systems Based on PWL Technique (<abbr title="Jerzy Dabrowski">JD</abbr>, <abbr title="Andrzej Pulka">AP</abbr>), pp. 790–791.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-DhanwadaNV.html">DATE-1999-DhanwadaNV</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical Constraint Transformation Using Directed Interval Search for Analog System Synthesis (<abbr title="Nagu R. Dhanwada">NRD</abbr>, <abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 328–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-DoboliV.html">DATE-1999-DoboliV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 338–345.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-GomesC.html">DATE-1999-GomesC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimal Length Diagnostic Tests for Analog Circuits using Test History (<abbr title="Alfred V. Gomes">AVG</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NovakHK.html">DATE-1999-NovakHK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Analog Signature Analysis (<abbr title="Franc Novak">FN</abbr>, <abbr title="Bojan Hvala">BH</abbr>, <abbr title="Sandi Klavzar">SK</abbr>), p. 249–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Nunez-AldanaV.html">DATE-1999-Nunez-AldanaV</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis (<abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SchwenckerEGA.html">DATE-1999-SchwenckerEGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 323–327.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-TanS.html">DATE-1999-TanS</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams (<abbr title="Xiang-Dong Tan">XDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YangZ.html">DATE-1999-YangZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast, Robust DC and Transient Fault Simulation for Nonlinear Analog Circuits (<abbr title="Zheng Rong Yang">ZRY</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1999-ChiangN.html">SAC-1999-ChiangN</a> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Constructing Reusable Specifications Through Analogy (<abbr title="Chia-Chu Chiang">CCC</abbr>, <abbr title="David Neubart">DN</abbr>), pp. 586–592.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-ArsintescuCMCK.html">DAC-1998-ArsintescuCMCK</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>General AC Constraint Transformation for Analog ICs (<abbr title="Bogdan G. Arsintescu">BGA</abbr>, <abbr title="Edoardo Charbon">EC</abbr>, <abbr title="Enrico Malavasi">EM</abbr>, <abbr title="Umakanta Choudhury">UC</abbr>, <abbr title="William H. Kao">WHK</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-CarroN.html">DAC-1998-CarroN</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Analog Test Methodology Based on Adaptive Algorithms (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Negreiros">MN</abbr>), pp. 32–37.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-Ohr.html">DAC-1998-Ohr</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span></dt><dd>How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel) (<abbr title="Stephan Ohr">SO</abbr>), p. 250.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-AdlerS.html">DATE-1998-AdlerS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Router for Analog IC Design (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Juergen Schaeuble">JS</abbr>), pp. 414–420.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ArsintescuO.html">DATE-1998-ArsintescuO</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Constraints Space Management for the Layout of Analog IC’s (<abbr title="Bogdan G. Arsintescu">BGA</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 971–972.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-DroegeTH.html">DATE-1998-DroegeTH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EASY — a System for Computer-Aided Examination of Analog Circuits (<abbr title="G. Droege">GD</abbr>, <abbr title="M. Thole">MT</abbr>, <abbr title="Ernst-Helmut Horneber">EHH</abbr>), pp. 644–648.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-EckmuellerGG.html">DATE-1998-EckmuellerGG</a></dt><dd>Hierarchical Characterization of Analog Integrated CMOS Circuits (<abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Martin Groepl">MG</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 636–643.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HedrichB.html">DATE-1998-HedrichB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances (<abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 649–654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-LindermeirVG.html">DATE-1998-LindermeirVG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Analog Test Design with IDD Measurements for the Detection of Parametric and Catastrophic Faults (<abbr title="Walter M. Lindermeir">WML</abbr>, <abbr title="Thomas J. Vogels">TJV</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 822–827.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PrietoRGPHR.html">DATE-1998-PrietoRGPHR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to Realistic Fault Prediction and Layout Design for Testability in Analog Circuits (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="Ian A. Grout">IAG</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="José L. Huertas">JLH</abbr>, <abbr title="Andrew M. D. Richardson">AMDR</abbr>), pp. 905–909.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RenovellAB.html">DATE-1998-RenovellAB</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Optimized Implementations of the Multi-Configuration DFT Technique for Analog Circuits (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 815–821.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RosenbergerH.html">DATE-1998-RosenbergerH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Systems Theoretic Approach to Behavioural Modeling and Simulation of Analog Functional Blocks (<abbr title="R. Rosenberger">RR</abbr>, <abbr title="Sorin A. Huss">SAH</abbr>), pp. 721–728.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-TianS.html">DATE-1998-TianS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient DC Fault Simulation of Nonlinear Analog Circuits (<abbr title="Michael W. Tian">MWT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 899–904.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-VandenbusscheDLGS.html">DATE-1998-VandenbusscheDLGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Hierarchical Top-Down Design of Analog Sensor Interfaces: From System-Level Specifications Down to Silicon (<abbr title="Jan Vandenbussche">JV</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Francky Leyn">FL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 716–720.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Velasco-MedinaCN.html">DATE-1998-Velasco-MedinaCN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fault Detection for Linear Analog Circuits Using Current Injection (<abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Th. Calin">TC</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 987–988.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WolfK.html">DATE-1998-WolfK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Automatic Topology Optimization for Analog Module Generators (<abbr title="Markus Wolf">MW</abbr>, <abbr title="Ulrich Kleine">UK</abbr>), pp. 961–962.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-TianS.html">DAC-1997-TianS</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances (<abbr title="Michael W. Tian">MWT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ArabiK.html">EDTC-1997-ArabiK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient and accurate testing of analog-to-digital converters using oscillation-test method (<abbr title="Karim Arabi">KA</abbr>, <abbr title="Bozena Kaminska">BK</abbr>), pp. 348–352.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-DonnayGSKLB.html">EDTC-1997-DonnayGSKLB</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-level synthesis of analog sensor interface front-ends (<abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>, <abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>, <abbr title="W. van Bokhoven">WvB</abbr>), pp. 56–60.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Garcia-VargasGFR.html">EDTC-1997-Garcia-VargasGFR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An algorithm for numerical reference generation in symbolic analysis of large analog circuits (<abbr title="Ignacio Garcia-Vargas">IGV</abbr>, <abbr title="Mariano Galan">MG</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 395–399.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-KaalK.html">EDTC-1997-KaalK</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Compact structural test generation for analog macros (<abbr title="V. Kaal">VK</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>), pp. 581–587.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-PrietoRQH.html">EDTC-1997-PrietoRQH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A performance-driven placement algorithm with simultaneous Place&amp;Route optimization for analog ICs (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José M. Quintana">JMQ</abbr>, <abbr title="José Luis Huertas">JLH</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-RenovellAB.html">EDTC-1997-RenovellAB</a></dt><dd>On-chip analog output response compaction (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 568–572.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-RomanowiczLLRABMP.html">EDTC-1997-RomanowiczLLRABMP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/transducer.html" title="transducer">#transducer</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Modeling and simulation of electromechanical transducers in microsystems using an analog hardware description language (<abbr title="B. Romanowicz">BR</abbr>, <abbr title="M. Laudon">ML</abbr>, <abbr title="P. Lerch">PL</abbr>, <abbr title="Philippe Renaud">PR</abbr>, <abbr title="Hans Peter Amann">HPA</abbr>, <abbr title="A. Boegli">AB</abbr>, <abbr title="Vincent Moser">VM</abbr>, <abbr title="Fausto Pellandini">FP</abbr>), pp. 119–123.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SzekelyPPRC.html">EDTC-1997-SzekelyPPRC</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SISSSI-A tool for dynamic electro-thermal simulation of analog VLSI cells (<abbr title="Vladimir Székely">VS</abbr>, <abbr title="A. Pahi">AP</abbr>, <abbr title="András Poppe">AP</abbr>, <abbr title="Márta Rencz">MR</abbr>, <abbr title="A. Csendes">AC</abbr>), p. 617.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-WolfK.html">EDTC-1997-WolfK</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Application independent module generation in analog layouts (<abbr title="Markus Wolf">MW</abbr>, <abbr title="Ulrich Kleine">UK</abbr>), p. 624.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/re.png" alt="RE"/><a href="../RE-1997-MassonetL.html">RE-1997-MassonetL</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Analogical Reuse of Requirements Frameworks (<abbr title="Philippe Massonet">PM</abbr>, <abbr title="Axel van Lamsweerde">AvL</abbr>), p. 26–?.</dd> 
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-1997-DefourneauxP.html">CADE-1997-DefourneauxP</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Partial Matching for Analogy Discovery in Proofs and Counter-Examples (<abbr title="Gilles Défourneaux">GD</abbr>, <abbr title="Nicolas Peltier">NP</abbr>), pp. 431–445.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BorchersHB.html">DAC-1996-BorchersHB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits (<abbr title="Carsten Borchers">CB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 236–239.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-MiyaharaOM.html">DAC-1996-MiyaharaOM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology for Analog High Frequency ICs (<abbr title="Yasunori Miyahara">YM</abbr>, <abbr title="Yoshimoto Oumi">YO</abbr>, <abbr title="Seijiro Moriyama">SM</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1996-ShepperdSK.html">ICSE-1996-ShepperdSK</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Effort Estimation Using Analogy (<abbr title="Martin J. Shepperd">MJS</abbr>, <abbr title="Chris Schofield">CS</abbr>, <abbr title="Barbara Kitchenham">BK</abbr>), pp. 170–178.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1996-Roverso.html">ICML-1996-Roverso</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Analogy Access by Mapping Spreading and Abstraction in Large, Multifunctional Knowledge Bases (<abbr title="Davide Roverso">DR</abbr>), pp. 418–426.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-1996-MelisW.html">CADE-1996-MelisW</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>Internal Analogy in Theorem Proving (<abbr title="Erica Melis">EM</abbr>, <abbr title="Jon Whittle">JW</abbr>), pp. 92–105.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LampaertGS.html">DAC-1995-LampaertGS</a></dt><dd>Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits (<abbr title="Koen Lampaert">KL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 445–449.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-VinnakotaHS.html">DAC-1995-VinnakotaHS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>System-Level Design for Test of Fully Differential Analog Circuits (<abbr title="Bapiraju Vinnakota">BV</abbr>, <abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Nicholas J. Stessman">NJS</abbr>), pp. 450–454.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-CharbonMPS.html">DAC-1994-CharbonMPS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simultaneous Placement and Module Optimization of Analog IC’s (<abbr title="Edoardo Charbon">EC</abbr>, <abbr title="Enrico Malavasi">EM</abbr>, <abbr title="Davide Pandini">DP</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 31–35.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-OchottaRC.html">DAC-1994-OchottaRC</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits (<abbr title="Emil S. Ochotta">ESO</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 24–30.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AhmedCC.html">EDAC-1994-AhmedCC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Model-based Approach to Analog Fault Diagnosis using Techniques from Optimisation (<abbr title="Salman Ahmed">SA</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>, <abbr title="Phil Collins">PC</abbr>), p. 665.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DongenR.html">EDAC-1994-DongenR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced Analog Circuit Design on a Digital Sea-of-Gates Array (<abbr title="R. van Dongen">RvD</abbr>, <abbr title="V. Rikkink">VR</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DonnaySGSKL.html">EDAC-1994-DonnaySGSKL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Methodology for Analog Design Automation in Mixed-Signal ASICs (<abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Koen Swings">KS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>, <abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GevaertVNS.html">EDAC-1994-GevaertVNS</a></dt><dd>Switched Current Sigma-Delta A/D Converter for a CMOS Subscriber Line Analog Front End (<abbr title="Dorine Gevaert">DG</abbr>, <abbr title="Jozef Vanneuville">JV</abbr>, <abbr title="Jiri Nedved">JN</abbr>, <abbr title="Jan Sevenhans">JS</abbr>), pp. 75–79.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-VermeirenSE.html">EDAC-1994-VermeirenSE</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Suggestion for Accelerating the Analog Fault Simulation (<abbr title="Wolfgang Vermeiren">WV</abbr>, <abbr title="Bernd Straube">BS</abbr>, <abbr title="Günter Elst">GE</abbr>), p. 662.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1994-RiemanLYP94a.html">CHI-1994-RiemanLYP94a</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/why.html" title="why">#why</a></span></dt><dd>Why is a raven like a writing desk?: lessons in interface consistency and analogical reasoning from two cognitive architectures (<abbr title="John Rieman">JR</abbr>, <abbr title="Clayton H. Lewis">CHL</abbr>, <abbr title="Richard M. Young">RMY</abbr>, <abbr title="Peter G. Polson">PGP</abbr>), pp. 438–444.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1994-Alexander.html">SEKE-1994-Alexander</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Combining transformational and derivational analogy in Larch specification generation (<abbr title="Perry Alexander">PA</abbr>), pp. 131–138.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-LiuCS.html">DAC-1993-LiuCS</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Analog System Verification in the Presence of Parasitics Using Behavioral Simulation (<abbr title="Edward W. Y. Liu">EWYL</abbr>, <abbr title="Henry C. Chang">HCC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-MogakiSKH.html">DAC-1993-MogakiSKH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Cooperative Approach to a Practical Analog LSI Layout System (<abbr title="Masato Mogaki">MM</abbr>, <abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Mitsuyuki Kimura">MK</abbr>, <abbr title="Tetsuro Hino">TH</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-Nagaraj.html">DAC-1993-Nagaraj</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Optimizer for Performance Optimization of Analog Integrated Circuits (<abbr title="N. S. Nagaraj">NSN</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-NagiCA.html">DAC-1993-NagiCA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DRAFTS: Discretized Analog Circuit Fault Simulator (<abbr title="Naveena Nagi">NN</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../KBSE-1993-LeeH.html">KBSE-1993-LeeH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>An Analogy-Based Retrieval Mechanism for Software Design Reuse (<abbr title="Hing-Yan Lee">HYL</abbr>, <abbr title="Mehdi T. Harandi">MTH</abbr>), p. 22.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1993-RakowM.html">SIGMOD-1993-RakowM</a> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>The V3 Video Server — Managing Analog and Digital Video Clips (<abbr title="Thomas C. Rakow">TCR</abbr>, <abbr title="Peter Muth">PM</abbr>), pp. 556–557.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-Maass.html">STOC-1993-Maass</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Bounds for the computational power and learning complexity of analog neural nets (<abbr title="Wolfgang Maass">WM</abbr>), pp. 335–344.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-Boase-JelinekM.html">HCI-SHI-1993-Boase-JelinekM</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Role of Analogical Reasoning as a Tool for Training (<abbr title="D. M. Boase-Jelinek">DMBJ</abbr>, <abbr title="Dan Milech">DM</abbr>), pp. 760–765.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/caise.png" alt="CAiSE"/><a href="../CAiSE-1993-SpanoudakisC.html">CAiSE-1993-SpanoudakisC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>Similarity for Analogical Software Reuse: A Conceptual Modelling Approach (<abbr title="George Spanoudakis">GS</abbr>, <abbr title="Panos Constantopoulos">PC</abbr>), pp. 483–503.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-1993-HaasAO.html">CIKM-1993-HaasAO</a> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Analogical Reasoning for Knowledge Discovery in a Molecular Biology Database (<abbr title="Juergen Haas">JH</abbr>, <abbr title="Jeffery S. Aaronson">JSA</abbr>, <abbr title="G. Christian Overton">GCO</abbr>), pp. 554–564.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1993-VanLehnJ.html">ICML-1993-VanLehnJ</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Better Learners Use Analogical Problem Solving Sparingly (<abbr title="Kurt VanLehn">KV</abbr>, <abbr title="Randolph M. Jones">RMJ</abbr>), pp. 338–345.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1993-Harandi.html">SAC-1993-Harandi</a> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>The Role of Analogy in Software Reuse (<abbr title="Mehdi T. Harandi">MTH</abbr>), pp. 40–47.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1993-LungU.html">SAC-1993-LungU</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Integration of Domain Analysis and Analogical Approach for Software Reuse (<abbr title="Chung-Horng Lung">CHL</abbr>, <abbr title="Joseph E. Urban">JEU</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-DharchoudhuryK.html">DAC-1992-DharchoudhuryK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-MaulikCR.html">DAC-1992-MaulikCR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis (<abbr title="Prabir C. Maulik">PCM</abbr>, <abbr title="L. Richard Carley">LRC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../KBSE-1992-MatwinB.html">KBSE-1992-MatwinB</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reusing Database Queries in Analogical Domains (<abbr title="Stan Matwin">SM</abbr>, <abbr title="Hamid Ould-Brahim">HOB</abbr>), p. 16.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-1992-MyersK.html">KR-1992-MyersK</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Reasoning with Analogical Representations (<abbr title="Karen L. Myers">KLM</abbr>, <abbr title="Kurt Konolige">KK</abbr>), pp. 189–200.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1992-ConklinG.html">ML-1992-ConklinG</a></dt><dd>Spatial Analogy and Subsumption (<abbr title="Darrell Conklin">DC</abbr>, <abbr title="Janice I. Glasgow">JIG</abbr>), pp. 111–116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-DonzelleDHPS.html">DAC-1991-DonzelleDHPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Constraint Based Approach to Automatic Design of Analog Cells (<abbr title="Louis-Oliver Donzelle">LOD</abbr>, <abbr title="Pierre-François Dubois">PFD</abbr>, <abbr title="B. Hennion">BH</abbr>, <abbr title="J. Parissis">JP</abbr>, <abbr title="P. Senn">PS</abbr>), pp. 506–509.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Gad-El-KarimG.html">DAC-1991-Gad-El-KarimG</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Generation of Performance Sensitivities for Analog Cell Layout (<abbr title="George Gad-El-Karim">GGEK</abbr>, <abbr title="Ronald S. Gyurcsik">RSG</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-HussG.html">DAC-1991-HussG</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time (<abbr title="Scott D. Huss">SDH</abbr>, <abbr title="Ronald S. Gyurcsik">RSG</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MogakiKSY.html">DAC-1991-MogakiKSY</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Improvement Method Based on Constraint Propagation for Analog LSI’s (<abbr title="Masato Mogaki">MM</abbr>, <abbr title="Naoki Kato">NK</abbr>, <abbr title="Naomi Shimada">NS</abbr>, <abbr title="Yuriko Yamada">YY</abbr>), pp. 510–513.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../KBSE-1991-MaidenS.html">KBSE-1991-MaidenS</a> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Analogical Matching for Specification Reuse (<abbr title="Neil A. M. Maiden">NAMM</abbr>, <abbr title="Alistair G. Sutcliffe">AGS</abbr>), pp. 108–116.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../KBSE-1991-MiriryalaH.html">KBSE-1991-MiriryalaH</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>The Role of Analogy in Specification Derivation (<abbr title="Kanth Miriyala">KM</abbr>, <abbr title="Mehdi T. Harandi">MTH</abbr>), pp. 117–126.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1991-MacLeanBYM.html">CHI-1991-MacLeanBYM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Reaching through analogy: a Design Rationale perspective on roles of analogy (<abbr title="Allan MacLean">AM</abbr>, <abbr title="Victoria Bellotti">VB</abbr>, <abbr title="Richard M. Young">RMY</abbr>, <abbr title="Thomas P. Moran">TPM</abbr>), pp. 167–172.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-1991-DierbachC.html">KR-1991-DierbachC</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>A Formal Basis for Analogical Reasoning (<abbr title="Charles Dierbach">CD</abbr>, <abbr title="Daniel L. Chester">DLC</abbr>), pp. 139–150.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1991-VanLehnJ.html">ML-1991-VanLehnJ</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Learning Physics Via Explanation-Based Learning of Correctness and Analogical Search Control (<abbr title="Kurt VanLehn">KV</abbr>, <abbr title="Randolph M. Jones">RMJ</abbr>), pp. 110–114.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ISLP-1991-Benthem.html">ISLP-1991-Benthem</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Reasoning and Programming: Analogies between Logic and Computation (<abbr title="Johan van Benthem">JvB</abbr>), pp. 717–718.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ChoudhuryS.html">DAC-1990-ChoudhuryS</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Constraint Generation for Routing Analog Circuits (<abbr title="Umakanta Choudhury">UC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../GG-1990-HessM.html">GG-1990-HessM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>The Four Musicians: Analogies and Expert Systems — A Graphic Approach (<abbr title="Lilia Hess">LH</abbr>, <abbr title="Brian H. Mayoh">BHM</abbr>), pp. 430–445.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1990-Kodratoff.html">ML-1990-Kodratoff</a> <span class="tag"><a href="../tag/abduction.html" title="abduction">#abduction</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Abductive Recovery of Failed Proofs for Problem Solving by Analogy (<abbr title="Yves Kodratoff">YK</abbr>), pp. 295–303.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1990-AspertiFG.html">POPL-1990-AspertiFG</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Implicative Formulae in the “Proofs as Computations” Analogy (<abbr title="Andrea Asperti">AA</abbr>, <abbr title="Gian Luigi Ferrari">GLF</abbr>, <abbr title="Roberto Gorrieri">RG</abbr>), pp. 59–71.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-RumseyS.html">DAC-1989-RumseyS</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An ASIC Methodology for Mixed Analog-Digital Simulation (<abbr title="M. Rumsey">MR</abbr>, <abbr title="J. Sackett">JS</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-1989-Leishman.html">KR-1989-Leishman</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Analogy as a Constrained Partial Correspondence Over Conceptual Graphs (<abbr title="Debbie Leishman">DL</abbr>), pp. 223–234.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-1989-Prescott.html">KR-1989-Prescott</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Analogical Reasoning, Defeasible Reasoning, and the Reference Class (<abbr title="Ronald Prescott">RP</abbr>), pp. 256–265.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1989-RaedtB.html">ML-1989-RaedtB</a> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span></dt><dd>Constructive Induction by Analogy (<abbr title="Luc De Raedt">LDR</abbr>, <abbr title="Maurice Bruynooghe">MB</abbr>), pp. 476–477.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BerkcandL.html">DAC-1988-BerkcandL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Analog Compilation Based on Successive Decompositions (<abbr title="E. Berkcan">EB</abbr>, <abbr title="Manuel A. d'Abreu">MAd</abbr>, <abbr title="W. Laughton">WL</abbr>), pp. 369–375.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-VisweswariahCC.html">DAC-1988-VisweswariahCC</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Model Development and Verification for High Level Analog Blocks (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>), pp. 376–382.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-1988-BrockCP.html">CADE-1988-BrockCP</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Analogical Reasoning and Proof Discovery (<abbr title="Bishop Brock">BB</abbr>, <abbr title="Shaun Cooper">SC</abbr>, <abbr title="William Pierce">WP</abbr>), pp. 454–468.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-HarjaniRC.html">DAC-1987-HarjaniRC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Prototype Framework for Knowledge-Based Analog Circuit Synthesis (<abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 42–49.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1986-Yokomori.html">VLDB-1986-Yokomori</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>On Analogical Query Processing in Logic Database (<abbr title="Takashi Yokomori">TY</abbr>), pp. 376–383.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Lowell.html">DAC-1985-Lowell</a> <span class="tag"><a href="../tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Computer aided design for analog applications (panel session): an assessment (<abbr title="John Lowell">JL</abbr>), p. 554.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Barke.html">DAC-1983-Barke</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A layout verification system for analog bipolar integrated circuits (<abbr title="Erich Barke">EB</abbr>), pp. 353–359.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1982-Drewes.html">SIGIR-1982-Drewes</a> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>Retrieval of Abstracts by Analogy (<abbr title="Bernd Drewes">BD</abbr>), pp. 238–250.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Glasser.html">DAC-1981-Glasser</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>The analog behavior of digital integrated circuits (<abbr title="Lance A. Glasser">LAG</abbr>), pp. 603–612.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Masurkar.html">DAC-1981-Masurkar</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>An algorithmic pretest development for fault identification in analog networks (<abbr title="Vijay Masurkar">VM</abbr>), pp. 204–212.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-SaharaKN.html">DAC-1979-SaharaKN</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An interactive layout system of analog printed wiring boards (<abbr title="Ken-ichi Sahara">KiS</abbr>, <abbr title="Ken-ichi Kobori">KiK</abbr>, <abbr title="Ikuo Nishioka">IN</abbr>), pp. 506–512.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-JaffeY.html">DAC-1977-JaffeY</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automating analog circuit diagrams using a list processing language (<abbr title="Richard C. Jaffe">RCJ</abbr>, <abbr title="Joseph P. Young">JPY</abbr>), pp. 391–395.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LISP-1963-Verhovsky.html">LISP-1963-Verhovsky</a></dt><dd>FNS analogous &amp; similar (<abbr title="Santiago Alberto Verjovsky">SAV</abbr>), p. 16.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>