#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17fc2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17fba10 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x180eed0 .functor NOT 1, L_0x183db50, C4<0>, C4<0>, C4<0>;
L_0x183d8d0 .functor XOR 1, L_0x183d620, L_0x183d770, C4<0>, C4<0>;
L_0x183da40 .functor XOR 1, L_0x183d8d0, L_0x183d970, C4<0>, C4<0>;
v0x183c150_0 .net *"_ivl_10", 0 0, L_0x183d970;  1 drivers
v0x183c250_0 .net *"_ivl_12", 0 0, L_0x183da40;  1 drivers
v0x183c330_0 .net *"_ivl_2", 0 0, L_0x183d580;  1 drivers
v0x183c3f0_0 .net *"_ivl_4", 0 0, L_0x183d620;  1 drivers
v0x183c4d0_0 .net *"_ivl_6", 0 0, L_0x183d770;  1 drivers
v0x183c600_0 .net *"_ivl_8", 0 0, L_0x183d8d0;  1 drivers
v0x183c6e0_0 .var "clk", 0 0;
v0x183c780_0 .var/2u "stats1", 159 0;
v0x183c860_0 .var/2u "strobe", 0 0;
v0x183c9b0_0 .net "tb_match", 0 0, L_0x183db50;  1 drivers
v0x183ca70_0 .net "tb_mismatch", 0 0, L_0x180eed0;  1 drivers
v0x183cb30_0 .net "wavedrom_enable", 0 0, v0x17f86a0_0;  1 drivers
v0x183cbd0_0 .net "wavedrom_title", 511 0, v0x1838a20_0;  1 drivers
v0x183cc70_0 .net "x", 0 0, v0x1838ae0_0;  1 drivers
v0x183cd10_0 .net "z_dut", 0 0, L_0x183d510;  1 drivers
v0x183cdb0_0 .net "z_ref", 0 0, L_0x183ce50;  1 drivers
L_0x183d580 .concat [ 1 0 0 0], L_0x183ce50;
L_0x183d620 .concat [ 1 0 0 0], L_0x183ce50;
L_0x183d770 .concat [ 1 0 0 0], L_0x183d510;
L_0x183d970 .concat [ 1 0 0 0], L_0x183ce50;
L_0x183db50 .cmp/eeq 1, L_0x183d580, L_0x183da40;
S_0x18034b0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x17fba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x17f7500_0 .net "clk", 0 0, v0x183c6e0_0;  1 drivers
v0x17f77f0_0 .var "s", 2 0;
v0x17f7ae0_0 .net "x", 0 0, v0x1838ae0_0;  alias, 1 drivers
v0x17f7dd0_0 .net "z", 0 0, L_0x183ce50;  alias, 1 drivers
E_0x1802ca0 .event posedge, v0x17f7500_0;
L_0x183ce50 .reduce/nor v0x17f77f0_0;
S_0x18383a0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x17fba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x17f83b0_0 .net "clk", 0 0, v0x183c6e0_0;  alias, 1 drivers
v0x17f86a0_0 .var "wavedrom_enable", 0 0;
v0x1838a20_0 .var "wavedrom_title", 511 0;
v0x1838ae0_0 .var "x", 0 0;
E_0x1802f10/0 .event negedge, v0x17f7500_0;
E_0x1802f10/1 .event posedge, v0x17f7500_0;
E_0x1802f10 .event/or E_0x1802f10/0, E_0x1802f10/1;
E_0x1803160 .event negedge, v0x17f7500_0;
S_0x18385c0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x18383a0;
 .timescale -12 -12;
v0x17f80c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1838820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x18383a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1838c10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17fba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x183d090 .functor NOT 1, v0x1839d90_0, C4<0>, C4<0>, C4<0>;
L_0x183d1d0 .functor NOT 1, v0x183a410_0, C4<0>, C4<0>, C4<0>;
v0x183b750_0 .net "and_input", 0 0, L_0x183cfd0;  1 drivers
v0x183b840_0 .net "clk", 0 0, v0x183c6e0_0;  alias, 1 drivers
v0x183b900_0 .net "d_ff1", 0 0, v0x1839750_0;  1 drivers
v0x183b9a0_0 .net "d_ff2", 0 0, v0x1839d90_0;  1 drivers
v0x183ba90_0 .net "d_ff3", 0 0, v0x183a410_0;  1 drivers
v0x183bbd0_0 .net "or_input", 0 0, L_0x183d140;  1 drivers
v0x183bcc0_0 .net "x", 0 0, v0x1838ae0_0;  alias, 1 drivers
v0x183bd60_0 .net "xor_input", 0 0, L_0x1819360;  1 drivers
v0x183be50_0 .net "z", 0 0, L_0x183d510;  alias, 1 drivers
S_0x1838df0 .scope module, "and1" "and_gate" 4 17, 4 68 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x183cfd0 .functor AND 1, v0x1838ae0_0, L_0x183d090, C4<1>, C4<1>;
v0x1839010_0 .net "in1", 0 0, v0x1838ae0_0;  alias, 1 drivers
v0x1839120_0 .net "in2", 0 0, L_0x183d090;  1 drivers
v0x18391e0_0 .net "out", 0 0, L_0x183cfd0;  alias, 1 drivers
S_0x1839300 .scope module, "dff1" "d_flip_flop" 4 31, 4 82 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0x18395a0_0 .net "clk", 0 0, v0x183c6e0_0;  alias, 1 drivers
v0x1839690_0 .net "d", 0 0, L_0x1819360;  alias, 1 drivers
v0x1839750_0 .var "q", 0 0;
L_0x7ff9f16c7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18397f0_0 .net "rst", 0 0, L_0x7ff9f16c7018;  1 drivers
S_0x1839960 .scope module, "dff2" "d_flip_flop" 4 38, 4 82 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0x1839c00_0 .net "clk", 0 0, v0x183c6e0_0;  alias, 1 drivers
v0x1839ca0_0 .net "d", 0 0, L_0x183cfd0;  alias, 1 drivers
v0x1839d90_0 .var "q", 0 0;
L_0x7ff9f16c7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1839e60_0 .net "rst", 0 0, L_0x7ff9f16c7060;  1 drivers
S_0x1839f90 .scope module, "dff3" "d_flip_flop" 4 45, 4 82 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0x183a200_0 .net "clk", 0 0, v0x183c6e0_0;  alias, 1 drivers
v0x183a350_0 .net "d", 0 0, L_0x183d140;  alias, 1 drivers
v0x183a410_0 .var "q", 0 0;
L_0x7ff9f16c70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x183a4e0_0 .net "rst", 0 0, L_0x7ff9f16c70a8;  1 drivers
S_0x183a650 .scope module, "or1" "or_gate" 4 24, 4 75 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x183d140 .functor OR 1, v0x1838ae0_0, L_0x183d1d0, C4<0>, C4<0>;
v0x183a850_0 .net "in1", 0 0, v0x1838ae0_0;  alias, 1 drivers
v0x183a910_0 .net "in2", 0 0, L_0x183d1d0;  1 drivers
v0x183a9d0_0 .net "out", 0 0, L_0x183d140;  alias, 1 drivers
S_0x183aab0 .scope module, "xnor1" "xnor_gate" 4 53, 4 96 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x183d340 .functor XOR 1, v0x1839750_0, v0x1839d90_0, C4<0>, C4<0>;
L_0x183d3e0 .functor AND 1, L_0x183d340, v0x183a410_0, C4<1>, C4<1>;
L_0x183d510 .functor NOT 1, L_0x183d3e0, C4<0>, C4<0>, C4<0>;
v0x183ad50_0 .net "in1", 0 0, v0x1839750_0;  alias, 1 drivers
v0x183ae20_0 .net "in2", 0 0, v0x1839d90_0;  alias, 1 drivers
v0x183aef0_0 .net "in3", 0 0, v0x183a410_0;  alias, 1 drivers
v0x183aff0_0 .net "out", 0 0, L_0x183d510;  alias, 1 drivers
v0x183b090_0 .net "wire1", 0 0, L_0x183d340;  1 drivers
v0x183b180_0 .net "wire2", 0 0, L_0x183d3e0;  1 drivers
S_0x183b280 .scope module, "xor1" "xor_gate" 4 10, 4 61 0, S_0x1838c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x1819360 .functor XOR 1, v0x1838ae0_0, v0x1839750_0, C4<0>, C4<0>;
v0x183b480_0 .net "in1", 0 0, v0x1838ae0_0;  alias, 1 drivers
v0x183b5d0_0 .net "in2", 0 0, v0x1839750_0;  alias, 1 drivers
v0x183b690_0 .net "out", 0 0, L_0x1819360;  alias, 1 drivers
S_0x183bfa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17fba10;
 .timescale -12 -12;
E_0x17eb9f0 .event anyedge, v0x183c860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x183c860_0;
    %nor/r;
    %assign/vec4 v0x183c860_0, 0;
    %wait E_0x17eb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18383a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1803160;
    %wait E_0x1802ca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1802ca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %wait E_0x1803160;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1838820;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1802f10;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1838ae0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18034b0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f77f0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x18034b0;
T_5 ;
    %wait E_0x1802ca0;
    %load/vec4 v0x17f77f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x17f7ae0_0;
    %xor;
    %load/vec4 v0x17f77f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x17f7ae0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17f77f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x17f7ae0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x17f77f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1839300;
T_6 ;
    %wait E_0x1802ca0;
    %load/vec4 v0x18397f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1839750_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1839690_0;
    %assign/vec4 v0x1839750_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1839960;
T_7 ;
    %wait E_0x1802ca0;
    %load/vec4 v0x1839e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1839d90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1839ca0_0;
    %assign/vec4 v0x1839d90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1839f90;
T_8 ;
    %wait E_0x1802ca0;
    %load/vec4 v0x183a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x183a410_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x183a350_0;
    %assign/vec4 v0x183a410_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x17fba10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183c860_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x17fba10;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x183c6e0_0;
    %inv;
    %store/vec4 v0x183c6e0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x17fba10;
T_11 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f83b0_0, v0x183ca70_0, v0x183c6e0_0, v0x183cc70_0, v0x183cdb0_0, v0x183cd10_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x17fba10;
T_12 ;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x183c780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x17fba10;
T_13 ;
    %wait E_0x1802f10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183c780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183c780_0, 4, 32;
    %load/vec4 v0x183c9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183c780_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183c780_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183c780_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x183cdb0_0;
    %load/vec4 v0x183cdb0_0;
    %load/vec4 v0x183cd10_0;
    %xor;
    %load/vec4 v0x183cdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183c780_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x183c780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183c780_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2014_q4/iter0/response1/top_module.sv";
