// Seed: 3614484832
`default_nettype wire `celldefine
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7,
    input logic id_8,
    input logic id_9,
    input id_10
);
  assign id_7 = 1 & 1'h0;
  initial assume (1 == ~id_2 || 1);
  logic id_11;
  initial begin
    #1;
    if (1) id_0 <= 1;
  end
endmodule
