// Copyright 2025-2026 The Binius Developers
// Copyright 2025 Irreducible Inc.
//! Bytecode builder for generating evaluation instructions

use binius_core::constraint_system::ShiftVariant;

use super::opcode::EvalOpcode;
use crate::ir::path::PathSpec;

/// Builder for constructing bytecode during circuit compilation
pub struct BytecodeBuilder {
	bytecode: Vec<u8>,
	n_eval_insn: usize,
}

impl BytecodeBuilder {
	/// The largest number a hint instruction's counts and dimensions can each carry.
	pub const MAX_HINT_FIELD: usize = u32::MAX as usize;

	pub const fn new() -> Self {
		Self {
			bytecode: Vec::new(),
			n_eval_insn: 0,
		}
	}

	// Bitwise operations
	pub fn emit_band(&mut self, dst: u32, src1: u32, src2: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Band);
		self.emit_reg(dst);
		self.emit_reg(src1);
		self.emit_reg(src2);
	}

	pub fn emit_bor(&mut self, dst: u32, src1: u32, src2: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Bor);
		self.emit_reg(dst);
		self.emit_reg(src1);
		self.emit_reg(src2);
	}

	pub fn emit_bxor(&mut self, dst: u32, src1: u32, src2: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Bxor);
		self.emit_reg(dst);
		self.emit_reg(src1);
		self.emit_reg(src2);
	}

	pub fn emit_bxor_multi(&mut self, dst: u32, srcs: &[u32]) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::BxorMulti);
		self.emit_reg(dst);
		self.emit_u32(srcs.len() as u32);
		for &src in srcs {
			self.emit_reg(src);
		}
	}

	pub fn emit_fax(&mut self, dst: u32, src1: u32, src2: u32, src3: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Fax);
		self.emit_reg(dst);
		self.emit_reg(src1);
		self.emit_reg(src2);
		self.emit_reg(src3);
	}

	pub fn emit_select(&mut self, dst: u32, cond: u32, t: u32, f: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Select);
		self.emit_reg(dst);
		self.emit_reg(cond);
		self.emit_reg(t);
		self.emit_reg(f);
	}

	/// One instruction covering every shift and rotate variant.
	///
	/// Layout: `[Shift][dst reg][src reg][variant u8][amount u8]`.
	/// The variant byte selects the shift operation.
	/// The amount byte is the shift count in bits.
	pub fn emit_shift(&mut self, dst: u32, src: u32, variant: ShiftVariant, amount: u8) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Shift);
		self.emit_reg(dst);
		self.emit_reg(src);
		self.emit_u8(variant as u8);
		self.emit_u8(amount);
	}

	// Arithmetic with carry
	pub fn emit_iadd_cin_cout(
		&mut self,
		dst_sum: u32,
		dst_cout: u32,
		src1: u32,
		src2: u32,
		cin: u32,
	) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::IaddCinCout);
		self.emit_reg(dst_sum);
		self.emit_reg(dst_cout);
		self.emit_reg(src1);
		self.emit_reg(src2);
		self.emit_reg(cin);
	}

	/// Carry word of `src1 + src2`, without storing the sum.
	///
	/// The comparison and non-zero gates need only the carries.
	///
	/// Emitting the sum would cost two things:
	///
	/// - a store per instance, into a word nothing reads;
	/// - a value-vector slot to hold it.
	pub fn emit_iadd_carry(&mut self, dst_cout: u32, src1: u32, src2: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::IaddCarry);
		self.emit_reg(dst_cout);
		self.emit_reg(src1);
		self.emit_reg(src2);
	}

	pub fn emit_isub_bin_bout(
		&mut self,
		dst_diff: u32,
		dst_bout: u32,
		src1: u32,
		src2: u32,
		bin: u32,
	) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::IsubBinBout);
		self.emit_reg(dst_diff);
		self.emit_reg(dst_bout);
		self.emit_reg(src1);
		self.emit_reg(src2);
		self.emit_reg(bin);
	}

	// Multiply
	pub fn emit_imul(&mut self, dst_hi: u32, dst_lo: u32, src1: u32, src2: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Imul);
		self.emit_reg(dst_hi);
		self.emit_reg(dst_lo);
		self.emit_reg(src1);
		self.emit_reg(src2);
	}

	/// GHASH-field multiply: `(dst_lo, dst_hi) = (a_lo, a_hi) * (b_lo, b_hi)` in
	/// $\mathbb{F}_{2^{128}}$, where each field element is carried by a `(lo, hi)` pair of words.
	pub fn emit_bmul(
		&mut self,
		dst_lo: u32,
		dst_hi: u32,
		a_lo: u32,
		a_hi: u32,
		b_lo: u32,
		b_hi: u32,
	) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Bmul);
		self.emit_reg(dst_lo);
		self.emit_reg(dst_hi);
		self.emit_reg(a_lo);
		self.emit_reg(a_hi);
		self.emit_reg(b_lo);
		self.emit_reg(b_hi);
	}

	// 32-bit operations
	pub fn emit_iadd32_cin_cout(
		&mut self,
		dst_sum: u32,
		dst_cout: u32,
		src1: u32,
		src2: u32,
		cin: u32,
	) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Iadd32CinCout);
		self.emit_reg(dst_sum);
		self.emit_reg(dst_cout);
		self.emit_reg(src1);
		self.emit_reg(src2);
		self.emit_reg(cin);
	}

	pub fn emit_iadd32_cout(&mut self, dst_sum: u32, dst_cout: u32, src1: u32, src2: u32) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Iadd32Cout);
		self.emit_reg(dst_sum);
		self.emit_reg(dst_cout);
		self.emit_reg(src1);
		self.emit_reg(src2);
	}

	// Assertions
	pub fn emit_assert_eq(&mut self, src1: u32, src2: u32, path_spec: PathSpec) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::AssertEq);
		self.emit_reg(src1);
		self.emit_reg(src2);
		self.emit_path_spec(path_spec);
	}

	pub fn emit_assert_eq_cond(&mut self, cond: u32, src1: u32, src2: u32, path_spec: PathSpec) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::AssertEqCond);
		self.emit_reg(cond);
		self.emit_reg(src1);
		self.emit_reg(src2);
		self.emit_path_spec(path_spec);
	}

	pub fn emit_assert_zero(&mut self, src: u32, path_spec: PathSpec) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::AssertZero);
		self.emit_reg(src);
		self.emit_path_spec(path_spec);
	}

	pub fn emit_assert_non_zero(&mut self, src: u32, path_spec: PathSpec) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::AssertNonZero);
		self.emit_reg(src);
		self.emit_path_spec(path_spec);
	}

	pub fn emit_assert_false(&mut self, src: u32, path_spec: PathSpec) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::AssertFalse);
		self.emit_reg(src);
		self.emit_path_spec(path_spec);
	}

	pub fn emit_assert_true(&mut self, src: u32, path_spec: PathSpec) {
		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::AssertTrue);
		self.emit_reg(src);
		self.emit_path_spec(path_spec);
	}

	// Hint calls
	/// One instruction carrying a hint call's parameterization and its register operands.
	///
	/// Layout: `[Hint][id u32][n dims u32][dims u32..][n in u32][n out u32][in regs][out regs]`.
	pub fn emit_hint(
		&mut self,
		hint_id: u32,
		dimensions: &[usize],
		inputs: &[u32],
		outputs: &[u32],
	) {
		// Invariant: each count below is four bytes on the wire.
		debug_assert!(
			dimensions.len() <= Self::MAX_HINT_FIELD
				&& dimensions.iter().all(|&dim| dim <= Self::MAX_HINT_FIELD)
				&& inputs.len() <= Self::MAX_HINT_FIELD
				&& outputs.len() <= Self::MAX_HINT_FIELD,
			"a hint instruction's counts and dimensions each fit in four bytes"
		);

		self.n_eval_insn += 1;
		self.emit_opcode(EvalOpcode::Hint);
		self.emit_u32(hint_id);
		self.emit_u32(dimensions.len() as u32);
		for &dim in dimensions {
			self.emit_u32(dim as u32);
		}
		self.emit_u32(inputs.len() as u32);
		self.emit_u32(outputs.len() as u32);
		for &input in inputs {
			self.emit_reg(input);
		}
		for &output in outputs {
			self.emit_reg(output);
		}
	}

	// Low-level emitters
	fn emit_opcode(&mut self, opcode: EvalOpcode) {
		self.emit_u8(opcode as u8);
	}

	fn emit_u8(&mut self, val: u8) {
		self.bytecode.push(val);
	}

	fn emit_u32(&mut self, val: u32) {
		self.bytecode.extend_from_slice(&val.to_le_bytes());
	}

	fn emit_reg(&mut self, reg: u32) {
		self.emit_u32(reg);
	}

	/// Encodes a path spec as the `u32` an assertion instruction carries on the wire.
	fn emit_path_spec(&mut self, path_spec: PathSpec) {
		self.emit_u32(path_spec.as_u32());
	}

	pub fn finalize(self) -> (Vec<u8>, usize) {
		(self.bytecode, self.n_eval_insn)
	}
}

impl Default for BytecodeBuilder {
	fn default() -> Self {
		Self::new()
	}
}
