// Seed: 3136130601
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wand id_6,
    input supply1 id_7,
    output uwire id_8,
    input wor id_9,
    output tri id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri id_13
);
  assign id_6 = 1'h0;
  wire id_15, id_16;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1
    , id_10,
    input wor id_2,
    input wire id_3,
    output wor id_4,
    output wor id_5,
    output tri0 id_6,
    input supply0 id_7,
    output uwire id_8
);
  assign id_6 = 1;
  module_0(
      id_1, id_7, id_1, id_8, id_1, id_5, id_6, id_1, id_0, id_1, id_0, id_0, id_2, id_0
  );
endmodule
