2020,IEEE TCAD,"Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification.",UFSC,Gabriel A. G. Andrade; Marleson Graf; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2019.2894376,null,J,no_arxiv,0
2020,IEEE TCAD,"maj-n Logic Synthesis for Emerging Technology.",UFRGS,Augusto Neutzling; Felipe S. Marranghello; Jody Maick Matos; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2019.2897704,null,J,no_arxiv,1
2020,IEEE TCAS,"Multi-Level Design Influences on Robustness Evaluation of 7nm FinFET Technology.",FURG; UFRGS,Leonardo H. Brendler; Alexandra L. Zimpeck; Cristina Meinhardt; Ricardo Augusto da Luz Reis,https://doi.org/10.1109/TCSI.2019.2927374,top,J,no_arxiv,1
2020,IEEE TCAS,"Residual Syntax Elements Analysis and Design Targeting High-Throughput HEVC CABAC.",UFPEL; UFRGS,Fábio Luís Livi Ramos; Alessandro Via Piana Saggiorato; Bruno Zatt; Marcelo Schiavon Porto; Sergio Bampi,https://doi.org/10.1109/TCSI.2019.2932891,top,J,no_arxiv,1
2019,ACM TODAES,"An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement.",UFRGS,Jucemar Monteiro; Marcelo O. Johann; Laleh Behjat,https://doi.org/10.1145/3317575,top,J,no_arxiv,0
2019,ASP-DAC,"Finding placement-relevant clusters with fast modularity-based clustering.",UFRGS,Mateus Fogaça; Andrew B. Kahng; Ricardo Reis 0001; Lutong Wang,https://doi.org/10.1145/3287624.3287676,null,C,no_arxiv,0
2019,DATE,"A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions.",UFRGS; UFPR,Hameeza Ahmed; Paulo C. Santos; Joao P. C. Lima; Rafael Fão de Moura; Marco A. Z. Alves; Antonio C. S. Beck; Luigi Carro,https://doi.org/10.23919/DATE.2019.8714956,null,C,no_arxiv,1
2019,DATE,"Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices.",UFRGS,Gabriel Piscoya Davila; Daniel Oliveira; Philippe O. A. Navaux; Paolo Rech,https://doi.org/10.23919/DATE.2019.8715107,null,C,no_arxiv,0
2019,ICCAD,"Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.",UFSC,Marleson Graf; Olav P. Henschel; Rafael P. Alevato; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD45719.2019.8942040,top,C,no_arxiv,0
2019,IEEE TCAD,"Effective Logic Synthesis for Threshold Logic Circuit Design.",UFRGS,Augusto Neutzling; Jody Maick Matos; Alan Mishchenko; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2018.2834434,null,J,no_arxiv,0
2019,IEEE TCAD,"Efficiently Mapping VLSI Circuits With Simple Cells.",UFRGS,Jody Maick Matos; Jordi Carrabina; André Inácio Reis,https://doi.org/10.1109/TCAD.2018.2818709,null,J,no_arxiv,1
2019,IEEE TCAD,"Scaling Up Modulo Scheduling for High-Level Synthesis.",ICMC/USP,Leandro de Souza Rosa; Christos-Savvas Bouganis; Vanderlei Bonato,https://doi.org/10.1109/TCAD.2018.2834440,null,J,no_arxiv,0
2019,IEEE TCAS,"A 0.3-1.2 V Schottky-Based CMOS ZTC Voltage Reference.",UFRGS,Pedro Toledo; David Cordova; Hamilton Klimach; Sergio Bampi; Paolo Stefano Crovetti,https://doi.org/10.1109/TCSII.2019.2932281,top,J,no_arxiv,1
2019,IEEE TCAS,"A New Nonlinear Global Placement for FPGAs: The Chaotic Place.",UFRGS,Elias de Almeida Ramos; Guilherme Bontorin; Ricardo Reis 0001,https://doi.org/10.1109/TCSI.2019.2903215,top,J,no_arxiv,0
2019,IEEE TCAS,"A Wideband Low-Noise Variable-Gain Amplifier With a 3.4 dB NF and up to 45 dB Gain Tuning Range in 130-nm CMOS.",UFRGS,Filipe D. Baumgratz; Carlos E. Saavedra; Michiel Steyaert; Filip Tavernier; Sergio Bampi,https://doi.org/10.1109/TCSII.2018.2878742,top,J,no_arxiv,3
2019,IEEE TCAS,"Design Methodology to Explore Hybrid Approximate Adders for Energy-Efficient Image and Video Processing Accelerators.",UFRGS,Leonardo Bandeira Soares; Morgana Macedo Azevedo da Rosa; Cláudio Machado Diniz; Eduardo Antonio Cesar da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2019.2892588,top,J,no_arxiv,0
2019,IEEE TCAS,"Energy-Efficient Hadamard-Based SATD Hardware Architectures Through Calculation Reuse.",UFSC,Ismael Seidel; Marcio Monteiro; Bruno Bonotto; Luciano Volcan Agostini; José Luís Güntzel,https://doi.org/10.1109/TCSI.2019.2900004,top,J,no_arxiv,0
2019,IEEE TCAS,"High-Throughput Multifilter Interpolation Architecture for AV1 Motion Compensation.",UFPEL,Robson Domanski; Jones Goebel; Wagner Penny; Marcelo Schiavon Porto; Daniel Palomino 0001; Bruno Zatt; Luciano Agostini,https://doi.org/10.1109/TCSII.2019.2909705,top,J,no_arxiv,1
2019,IEEE TCAS,"Power-, Area-, and Compression-Efficient Eight-Point Approximate 2-D Discrete Tchebichef Transform Hardware Design Combining Truncation Pruning and Efficient Transposition Buffers.",UFRGS,Guilherme Paim; Leandro Mateus Giacomini Rocha; Gustavo Madeira Santana; Leonardo Bandeira Soares; Eduardo Antonio Cesar da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2018.2868513,top,J,no_arxiv,0
2019,IEEE TCAS,"Quality and Energy-Aware HEVC Transrating Based on Machine Learning.",UFPEL,Thiago Luiz Alves Bubolz; Ruhan Conceicao; Mateus Grellert; Luciano Agostini; Bruno Zatt; Guilherme Corrêa,https://doi.org/10.1109/TCSI.2019.2903978,top,J,no_arxiv,0
2019,IEEE TCAS,"Transistor Count Reduction by Gate Merging.",UFRGS,Calebe Micael de Oliveira Conceição; Ricardo Augusto da Luz Reis,https://doi.org/10.1109/TCSI.2019.2907722,top,J,no_arxiv,1
2019,IEEE TCAS,"Using Machine Learning Techniques to Evaluate Multicore Soft Error Reliability.",UFRGS,Felipe Rocha da Rosa; Rafael Garibotti; Luciano Ost; Ricardo Reis 0001,https://doi.org/10.1109/TCSI.2019.2906155,top,J,no_arxiv,0
2019,IEEE TVLSI,"Four-Level Forms for Memristive Material Implication Logic.",UFRGS,Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TVLSI.2019.2890843,null,J,no_arxiv,1
2019,IEEE Trans. Computers,"Faster Key Compression for Isogeny-Based Cryptosystems.",POLI/USP,Gustavo Zanon; Marcos A. Simplício Jr.; Geovandro C. C. F. Pereira; Javad Doliskani; Paulo S. L. M. Barreto,https://doi.org/10.1109/TC.2018.2878829,null,J,no_arxiv,1
2018,ACM TODAES,"Repair of FPGA-Based Real-Time Systems With Variable Slacks.",UFRGS,Leonardo Pereira Santos; Gabriel Luca Nazar; Luigi Carro,https://doi.org/10.1145/3144533,top,J,no_arxiv,0
2018,DAC,"Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.",UFRGS,Marcelo Brandalero; Luigi Carro; Antonio Carlos Schneider Beck; Muhammad Shafique 0001,https://doi.org/10.1145/3195970.3195993,top,C,no_arxiv,0
2018,DAC,"Employing classification-based algorithms for general-purpose approximate computing.",UFRGS,Geraldo F. Oliveira; Larissa Rozales Gonçalves; Marcelo Brandalero; Antonio Carlos Schneider Beck; Luigi Carro,https://doi.org/10.1145/3195970.3196043,top,C,no_arxiv,0
2018,DAC,"Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.",UFRGS,Felipe da Rosa; Vitor V. Bandeira; Ricardo Reis 0001; Luciano Ost,https://doi.org/10.1145/3195970.3196050,top,C,no_arxiv,1
2018,DATE,"Evaluating the impact of execution parameters on program vulnerability in GPU applications.",UFRGS,Fritz G. Previlon; Charu Kalra; David R. Kaeli; Paolo Rech,https://doi.org/10.23919/DATE.2018.8342117,null,C,no_arxiv,2
2018,ICCAD,"Unlocking fine-grain parallelism for AIG rewriting.",UFRGS,Vinicius Neves Possani; Yi-Shan Lu; Alan Mishchenko; Keshav Pingali; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1145/3240765.3240861,top,C,no_arxiv,0
2018,IEEE TCAD,"A Simple and Effective Heuristic Method for Threshold Logic Identification.",UFRGS,Augusto Neutzling; Mayler G. A. Martins; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2017.2729403,null,J,no_arxiv,3
2018,IEEE TCAS,"40-nm CMOS Wideband High-IF Receiver Using a Modified Charge-Sharing Bandpass Filter to Boost Q-Factor.",UFRGS,Filipe D. Baumgratz; Sandro Binsfeld Ferreira; Michiel S. J. Steyaert; Sergio Bampi; Filip Tavernier,https://doi.org/10.1109/TCSI.2018.2792909,top,J,no_arxiv,1
2018,IEEE TCAS,"A 0.12-0.4 V, Versatile 3-Transistor CMOS Voltage Reference for Ultra-Low Power Systems.",UFRGS,Arthur Campos de Oliveira; David Cordova; Hamilton Klimach; Sergio Bampi,https://doi.org/10.1109/TCSI.2018.2859341,top,J,no_arxiv,2
2018,IEEE TCAS,"NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization.",PUC-RS,Matheus T. Moreira; Peter A. Beerel; Marcos L. L. Sartori; Ney Laert Vilar Calazans,https://doi.org/10.1109/TCSI.2017.2772206,top,J,no_arxiv,1
2018,IEEE Trans. Computers,"A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol.",UNICAMP,Armando Faz-Hernández; Julio López Hernandez; Eduardo Ochoa-Jiménez; Francisco Rodríguez-Henríquez,https://doi.org/10.1109/TC.2017.2771535,null,J,no_arxiv,14
2017,ASP-DAC,"Fast-extract with cube hashing.",UFRGS,Bruno de O. Schmitt; Alan Mishchenko; Victor N. Kravets; Robert K. Brayton; André Inácio Reis,https://doi.org/10.1109/ASPDAC.2017.7858311,null,C,no_arxiv,0
2017,DATE,"A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.",UFRGS,Marcelo Brandalero; Antonio Carlos Schneider Beck,https://doi.org/10.23919/DATE.2017.7927223,null,C,no_arxiv,3
2017,DATE,"An energy-efficient memory hierarchy for multi-issue processors.",UFRGS,Tiago T. Jost; Gabriel L. Nazar; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927018,null,C,no_arxiv,0
2017,DATE,"Operand size reconfiguration for big data processing in memory.",UFPR; UFRGS,Paulo C. Santos; Geraldo F. Oliveira; Diego G. Tomé; Marco A. Z. Alves; Eduardo Cunha de Almeida; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927081,null,C,no_arxiv,7
2017,IEEE TCAD,"Incremental Layer Assignment Driven by an External Signoff Timing Engine.",UFSC,Vinicius S. Livramento; Derong Liu 0002; Salim Chowdhury; Bei Yu 0001; Xiaoqing Xu; David Z. Pan; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2016.2638450,null,J,no_arxiv,2
2017,IEEE TCAD,"Transistor Count Optimization in IG FinFET Network Design.",UFRGS,Vinicius Neves Possani; André Inácio Reis; Renato P. Ribas; Felipe S. Marques; Leomar S. da Rosa Jr.,https://doi.org/10.1109/TCAD.2016.2629451,null,J,no_arxiv,0
2017,IEEE TCAS,"Deep Texture Features for Robust Face Spoofing Detection.",UNESP,Gustavo Botelho de Souza; Daniel Felipe Silva Santos; Rafael Goncalves Pires; Aparecido Nilceu Marana; João Paulo Papa,https://doi.org/10.1109/TCSII.2017.2764460,top,J,no_arxiv,20
2017,IEEE TCAS,"Picowatt, 0.45-0.6 V Self-Biased Subthreshold CMOS Voltage Reference.",UFRGS,Arthur Campos de Oliveira; David Cordova; Hamilton Klimach; Sergio Bampi,https://doi.org/10.1109/TCSI.2017.2754644,top,J,no_arxiv,8
2017,IEEE TCAS,"Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design.",UFRGS,Bianca Silveira; Guilherme Paim; Brunno Abreu; Mateus Grellert; Cláudio Machado Diniz; Eduardo A. C. da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2017.2728802,top,J,no_arxiv,8
2017,IEEE Trans. Computers,"Application-Guided Power-Efficient Fault Tolerance for H.264 Context Adaptive Variable Length Coding.",UFPEL,Muhammad Shafique 0001; Semeen Rehman; Florian Kriebel; Muhammad Usman Karim Khan; Bruno Zatt; Arun Subramaniyan 0001; Bruno Boessio Vizzotto; Jörg Henkel,https://doi.org/10.1109/TC.2016.2616313,null,J,no_arxiv,2
2017,IEEE Trans. Computers,"Towards an Energy-Efficient Anomaly-Based Intrusion Detection Engine for Embedded Systems.",PUC-PR; UFPR,Eduardo Viegas 0001; Altair Olivo Santin; Andre Luiz Pereira de Franca; Ricardo P. Jasinski; Volnei A. Pedroni; Luiz S. Oliveira,https://doi.org/10.1109/TC.2016.2560839,null,J,no_arxiv,26
2016,ACM TODAES,"Clock-Tree-Aware Incremental Timing-Driven Placement.",UFSC,Vinicius S. Livramento; Renan Netto; Chrystian Guth; José Luís Güntzel; Luiz Cláudio Villar dos Santos,https://doi.org/10.1145/2858793,top,J,no_arxiv,0
2016,DATE,"A reconfigurable heterogeneous multicore with a homogeneous ISA.",UFRGS,Jeckson Dellagostin Souza; Luigi Carro; Mateus Beck Rutzig; Antonio Carlos Schneider Beck,http://ieeexplore.ieee.org/document/7459568/,null,C,no_arxiv,
2016,DATE,"Large vector extensions inside the HMC.",UFRGS; UFPR,Marco A. Z. Alves; Matthias Diener; Paulo C. Santos; Luigi Carro,http://ieeexplore.ieee.org/document/7459502/,null,C,no_arxiv,
2016,DATE,"Run-time phase prediction for a reconfigurable VLIW processor.",UFRGS,Qi Guo; Anderson Luiz Sartor; Anthony Brandon; Antonio C. S. Beck; Xuehai Zhou; Stephan Wong,http://ieeexplore.ieee.org/document/7459574/,null,C,no_arxiv,
2016,IEEE TCAD,"Cell-Internal Electromigration: Analysis and Pin Placement Based Optimization.",UFRGS,Gracieli Posser; Vivek Mishra; Palkesh Jain; Ricardo Reis 0001; Sachin S. Sapatnekar,https://doi.org/10.1109/TCAD.2015.2456427,null,J,no_arxiv,7
2016,IEEE TCAD,"Formal Verification of Arithmetic Circuits by Function Extraction.",UNESP,Cunxi Yu; Walter Brown; Duo Liu; André Rossi; Maciej J. Ciesielski,https://doi.org/10.1109/TCAD.2016.2547898,null,J,no_arxiv,9
2016,IEEE TCAD,"USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA.",UFMG,Caio Araujo T. Campos; Abner Luis Panho Marciano; Omar P. Vilela Neto; Frank Sill Torres,https://doi.org/10.1109/TCAD.2015.2471996,null,J,no_arxiv,44
2016,IEEE TCAS,"A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI.",PUC-RS,Ramy N. Tadros; Weizhe Hua; Matheus T. Moreira; Ney Laert Vilar Calazans; Peter A. Beerel,https://doi.org/10.1109/TCSII.2016.2536179,top,J,no_arxiv,3
2016,IEEE TCAS,"Testable MUTEX Design.",PUC-RS,Yang Zhang 0014; Leandro S. Heck; Matheus T. Moreira; David Zar; Melvin A. Breuer; Ney Laert Vilar Calazans; Peter A. Beerel,https://doi.org/10.1109/TCSI.2016.2561906,top,J,no_arxiv,2
2016,IEEE TVLSI,"Graph-Based Transistor Network Generation Method for Supergate Design.",UFRGS,Vinicius Neves Possani; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas; Felipe de Souza Marques; Leomar Soares da Rosa Jr.,https://doi.org/10.1109/TVLSI.2015.2410764,null,J,no_arxiv,12
2016,IEEE Trans. Computers,"A Decentralized Damage Detection System for Wireless Sensor and Actuator Networks.",DCC/UFRJ; NCE/UFRJ,Igor Leão dos Santos; Luci Pirmez; Luiz F. R. C. Carmo; Paulo F. Pires; Flávia Coimbra Delicato; Samee Ullah Khan; Albert Y. Zomaya,https://doi.org/10.1109/TC.2015.2479608,null,J,no_arxiv,4
2016,IEEE Trans. Computers,"Evaluation and Mitigation of Radiation-Induced Soft Errors in Graphics Processing Units.",UFSC; UFRGS,Daniel Alfonso Gonçalves de Oliveira; Laércio Lima Pilla; Thiago Santini; Paolo Rech,https://doi.org/10.1109/TC.2015.2444855,null,J,no_arxiv,23
2016,IEEE Trans. Computers,"Geographic and Opportunistic Routing for Underwater Sensor Networks.",UFMG,Rodolfo Wanderson Lima Coutinho; Azzedine Boukerche; Luiz Filipe Menezes Vieira; Antonio Alfredo Ferreira Loureiro,https://doi.org/10.1109/TC.2015.2423677,null,J,no_arxiv,90
2016,IEEE Trans. Computers,"Lyra2: Efficient Password Hashing with High Security against Time-Memory Trade-Offs.",POLI/USP,Ewerton R. Andrade; Marcos A. Simplício Jr.; Paulo S. L. M. Barreto; Paulo C. F. dos Santos,https://doi.org/10.1109/TC.2016.2516011,null,J,no_arxiv,4
2015,ASP-DAC,"Gate sizing and threshold voltage assignment for high performance microprocessor designs.",UFRGS,Tiago Reimann; Cliff C. N. Sze; Ricardo Reis 0001,https://doi.org/10.1109/ASPDAC.2015.7059007,null,C,no_arxiv,4
2015,DAC,"Verification of gate-level arithmetic circuits by function extraction.",UNESP,Maciej J. Ciesielski; Cunxi Yu; Walter Brown; Duo Liu; André Rossi,https://doi.org/10.1145/2744769.2744925,top,C,no_arxiv,26
2015,DATE,"A deblocking filter hardware architecture for the high efficiency video coding standard.",UFRGS,Cláudio Machado Diniz; Muhammad Shafique 0001; Felipe Vogel Dalcin; Sergio Bampi; Jörg Henkel,http://dl.acm.org/citation.cfm?id=2757160,null,C,no_arxiv,
2015,ICCAD,"Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.",UFSC,Vinicius S. Livramento; Chrystian Guth; Renan Netto; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD.2015.7372615,top,C,no_arxiv,1
2015,ICCAD,"Threshold Logic Synthesis Based on Cut Pruning.",UFRGS,Augusto Neutzling; Jody Maick Matos; André Inácio Reis; Renato P. Ribas; Alan Mishchenko,https://doi.org/10.1109/ICCAD.2015.7372610,top,C,no_arxiv,9
2015,IEEE TCAD,"A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding.",UFRGS,Cláudio Machado Diniz; Muhammad Shafique 0001; Sergio Bampi; Jörg Henkel,https://doi.org/10.1109/TCAD.2014.2384517,null,J,no_arxiv,14
2015,IEEE TCAS,"Static Differential NCL Gates: Toward Low Power.",PUC-RS,Matheus Trevisan Moreira; Michel Evandro Arendt; Fernando Gehm Moraes; Ney Laert Vilar Calazans,https://doi.org/10.1109/TCSII.2015.2407198,top,J,no_arxiv,3
2015,IEEE TVLSI,"Fine-Grained Fast Field-Programmable Gate Array Scrubbing.",UFRGS,Gabriel Luca Nazar; Leonardo Pereira Santos; Luigi Carro,https://doi.org/10.1109/TVLSI.2014.2330742,null,J,no_arxiv,10
2015,IEEE TVLSI,"Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs.",PUC-RS,Marcelo Ruaro; Everton Alceu Carara; Fernando Gehm Moraes,https://doi.org/10.1109/TVLSI.2014.2331135,null,J,no_arxiv,8
2015,IEEE Trans. Computers,"A Reactive and Scalable Unicast Solution for Video Streaming over VANETs.",UFMG,Cristiano G. Rezende; Azzedine Boukerche; Heitor S. Ramos; Antonio A. F. Loureiro,https://doi.org/10.1109/TC.2014.2308176,null,J,no_arxiv,25
2015,JETCAS,"Factored Forms for Memristive Material Implication Stateful Logic.",UFRGS,Felipe S. Marranghello; Vinicius Callegaro; Mayler G. A. Martins; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/JETCAS.2015.2426511,null,J,no_arxiv,7
