<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 336</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page336-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481336.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:706px;white-space:nowrap" class="ft00">CPUIDâ€”CPU&#160;Identification</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, A-L</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-208&#160;Vol. 2A</p>
<p style="position:absolute;top:100px;left:212px;white-space:nowrap" class="ft02">Table&#160;3-11.&#160; More&#160;on&#160;Feature&#160;Information Returned in the EDX Register</p>
<p style="position:absolute;top:124px;left:74px;white-space:nowrap" class="ft03">Bit #&#160;&#160;Mnemonic&#160;&#160;Description</p>
<p style="position:absolute;top:148px;left:89px;white-space:nowrap" class="ft03">0 FPU&#160;</p>
<p style="position:absolute;top:148px;left:199px;white-space:nowrap" class="ft03">Floating&#160;Point&#160;Unit&#160;On-Chip.&#160;The processor contains&#160;an&#160;x87&#160;FPU.</p>
<p style="position:absolute;top:172px;left:89px;white-space:nowrap" class="ft03">1 VME&#160;</p>
<p style="position:absolute;top:172px;left:199px;white-space:nowrap" class="ft03">Virtual 8086 Mode Enhancements.&#160;Virtual 8086 mode&#160;enhancements, including&#160;CR4.VME&#160;for controlling&#160;the&#160;</p>
<p style="position:absolute;top:189px;left:199px;white-space:nowrap" class="ft03">feature,&#160;CR4.PVI for protected mode virtual interrupts,&#160;software interrupt indirection,&#160;expansion&#160;of&#160;the TSS&#160;</p>
<p style="position:absolute;top:205px;left:199px;white-space:nowrap" class="ft03">with&#160;the software indirection bitmap,&#160;and EFLAGS.VIF and EFLAGS.VIP flags.&#160;</p>
<p style="position:absolute;top:229px;left:89px;white-space:nowrap" class="ft03">2 DE&#160;</p>
<p style="position:absolute;top:229px;left:199px;white-space:nowrap" class="ft03">Debugging Extensions.&#160;Support for I/O&#160;breakpoints,&#160;including CR4.DE for&#160;controlling the feature,&#160;and optional&#160;</p>
<p style="position:absolute;top:245px;left:199px;white-space:nowrap" class="ft03">trapping of&#160;accesses to DR4 and DR5.&#160;</p>
<p style="position:absolute;top:270px;left:89px;white-space:nowrap" class="ft03">3 PSE&#160;</p>
<p style="position:absolute;top:270px;left:199px;white-space:nowrap" class="ft03">Page&#160;Size&#160;Extension.&#160;Large&#160;pages of&#160;size&#160;4 MByte are supported,&#160;including CR4.PSE&#160;for&#160;controlling&#160;the&#160;</p>
<p style="position:absolute;top:286px;left:199px;white-space:nowrap" class="ft03">feature,&#160;the defined dirty bit in&#160;PDE (Page Directory Entries), optional reserved&#160;bit trapping&#160;in&#160;CR3, PDEs, and&#160;</p>
<p style="position:absolute;top:303px;left:199px;white-space:nowrap" class="ft03">PTEs.&#160;</p>
<p style="position:absolute;top:326px;left:89px;white-space:nowrap" class="ft03">4 TSC&#160;</p>
<p style="position:absolute;top:326px;left:199px;white-space:nowrap" class="ft03">Time Stamp Counter.&#160;The&#160;RDTSC&#160;instruction&#160;is supported,&#160;including&#160;CR4.TSD for&#160;controlling&#160;privilege.</p>
<p style="position:absolute;top:351px;left:89px;white-space:nowrap" class="ft03">5 MSR&#160;</p>
<p style="position:absolute;top:351px;left:199px;white-space:nowrap" class="ft03">Model&#160;Specific&#160;Registers&#160;RDMSR&#160;and&#160;WRMSR&#160;Instructions.&#160;The RDMSR and&#160;WRMSR instructions&#160;are&#160;</p>
<p style="position:absolute;top:367px;left:199px;white-space:nowrap" class="ft03">supported. Some&#160;of&#160;the&#160;MSRs&#160;are implementation&#160;dependent.</p>
<p style="position:absolute;top:391px;left:89px;white-space:nowrap" class="ft03">6 PAE&#160;</p>
<p style="position:absolute;top:391px;left:199px;white-space:nowrap" class="ft03">Physical Address&#160;Extension.</p>
<p style="position:absolute;top:388px;left:368px;white-space:nowrap" class="ft04">&#160;</p>
<p style="position:absolute;top:391px;left:373px;white-space:nowrap" class="ft03">Physical&#160;addresses greater than&#160;32 bits are&#160;supported: extended&#160;page&#160;table&#160;</p>
<p style="position:absolute;top:408px;left:199px;white-space:nowrap" class="ft03">entry formats,&#160;an extra&#160;level in&#160;the&#160;page translation tables is&#160;defined,&#160;2-MByte pages are supported instead of&#160;</p>
<p style="position:absolute;top:424px;left:199px;white-space:nowrap" class="ft03">4&#160;Mbyte&#160;pages if&#160;PAE&#160;bit is&#160;1.&#160;</p>
<p style="position:absolute;top:448px;left:89px;white-space:nowrap" class="ft03">7 MCE&#160;</p>
<p style="position:absolute;top:448px;left:199px;white-space:nowrap" class="ft03">Machine Check&#160;Exception.&#160;Exception 18&#160;is defined&#160;for Machine Checks,&#160;including&#160;CR4.MCE for controlling the&#160;</p>
<p style="position:absolute;top:465px;left:199px;white-space:nowrap" class="ft03">feature.&#160;This feature does&#160;not define&#160;the model-specific implementations of&#160;machine-check&#160;error logging,&#160;</p>
<p style="position:absolute;top:481px;left:199px;white-space:nowrap" class="ft03">reporting, and processor shutdowns.&#160;Machine&#160;Check exception&#160;handlers may have to depend&#160;on&#160;processor&#160;</p>
<p style="position:absolute;top:498px;left:199px;white-space:nowrap" class="ft03">version to&#160;do&#160;model specific processing of&#160;the exception,&#160;or&#160;test&#160;for the&#160;presence of&#160;the Machine Check&#160;feature.</p>
<p style="position:absolute;top:522px;left:89px;white-space:nowrap" class="ft03">8 CX8&#160;</p>
<p style="position:absolute;top:522px;left:199px;white-space:nowrap" class="ft03">CMPXCHG8B Instruction.&#160;The&#160;compare-and-exchange&#160;8 bytes (64&#160;bits) instruction&#160;is supported&#160;(implicitly&#160;</p>
<p style="position:absolute;top:538px;left:199px;white-space:nowrap" class="ft03">locked and atomic).&#160;</p>
<p style="position:absolute;top:562px;left:89px;white-space:nowrap" class="ft03">9 APIC&#160;</p>
<p style="position:absolute;top:562px;left:199px;white-space:nowrap" class="ft03">APIC On-Chip.&#160;The processor contains&#160;an&#160;Advanced&#160;Programmable Interrupt Controller (APIC), responding&#160;to&#160;</p>
<p style="position:absolute;top:579px;left:199px;white-space:nowrap" class="ft03">memory mapped&#160;commands in&#160;the physical address range&#160;FFFE0000H&#160;to FFFE0FFFH (by default - some&#160;</p>
<p style="position:absolute;top:595px;left:199px;white-space:nowrap" class="ft03">processors permit&#160;the&#160;APIC to be&#160;relocated).&#160;</p>
<p style="position:absolute;top:619px;left:85px;white-space:nowrap" class="ft05">10&#160;Reserved&#160;Reserved&#160;<br/>11</p>
<p style="position:absolute;top:643px;left:123px;white-space:nowrap" class="ft03">SEP&#160;</p>
<p style="position:absolute;top:643px;left:199px;white-space:nowrap" class="ft03">SYSENTER&#160;and SYSEXIT&#160;Instructions.&#160;The SYSENTER&#160;and SYSEXIT&#160;and associated&#160;MSRs&#160;are&#160;supported.&#160;</p>
<p style="position:absolute;top:667px;left:85px;white-space:nowrap" class="ft03">12&#160;MTRR&#160;</p>
<p style="position:absolute;top:667px;left:199px;white-space:nowrap" class="ft03">Memory&#160;Type&#160;Range Registers.&#160;MTRRs are&#160;supported.&#160;The&#160;MTRRcap MSR&#160;contains&#160;feature&#160;bits that&#160;describe&#160;</p>
<p style="position:absolute;top:684px;left:199px;white-space:nowrap" class="ft03">what memory types are&#160;supported, how many variable&#160;MTRRs&#160;are supported,&#160;and whether fixed MTRRs&#160;are&#160;</p>
<p style="position:absolute;top:700px;left:199px;white-space:nowrap" class="ft03">supported.&#160;</p>
<p style="position:absolute;top:724px;left:85px;white-space:nowrap" class="ft03">13&#160;PGE&#160;</p>
<p style="position:absolute;top:724px;left:199px;white-space:nowrap" class="ft03">Page Global&#160;Bit.&#160;The global bit is supported&#160;in&#160;paging-structure&#160;entries that map a page, indicating&#160;TLB entries&#160;</p>
<p style="position:absolute;top:741px;left:199px;white-space:nowrap" class="ft03">that&#160;are&#160;common&#160;to&#160;different processes and need&#160;not be&#160;flushed.&#160;The CR4.PGE&#160;bit controls this&#160;feature.&#160;</p>
<p style="position:absolute;top:765px;left:85px;white-space:nowrap" class="ft03">14&#160;MCA&#160;</p>
<p style="position:absolute;top:765px;left:199px;white-space:nowrap" class="ft03">Machine Check&#160;Architecture.&#160;A&#160;value of 1 indicates the&#160;Machine&#160;Check&#160;Architecture&#160;of reporting machine&#160;</p>
<p style="position:absolute;top:781px;left:199px;white-space:nowrap" class="ft03">errors&#160;is&#160;supported.&#160;The MCG_CAP MSR&#160;contains feature bits&#160;describing&#160;how many&#160;banks of error reporting&#160;</p>
<p style="position:absolute;top:798px;left:199px;white-space:nowrap" class="ft03">MSRs&#160;are supported.&#160;</p>
<p style="position:absolute;top:822px;left:85px;white-space:nowrap" class="ft03">15&#160;CMOV&#160;</p>
<p style="position:absolute;top:822px;left:199px;white-space:nowrap" class="ft03">Conditional Move Instructions.&#160;The conditional move&#160;instruction CMOV&#160;is&#160;supported.&#160;In addition, if&#160;x87 FPU is&#160;</p>
<p style="position:absolute;top:838px;left:199px;white-space:nowrap" class="ft03">present as&#160;indicated by&#160;the CPUID.FPU feature&#160;bit, then&#160;the FCOMI and FCMOV&#160;instructions&#160;are&#160;supported&#160;</p>
<p style="position:absolute;top:862px;left:85px;white-space:nowrap" class="ft03">16&#160;PAT&#160;</p>
<p style="position:absolute;top:862px;left:199px;white-space:nowrap" class="ft03">Page Attribute&#160;Table.&#160;Page&#160;Attribute Table is&#160;supported.&#160;This&#160;feature&#160;augments the Memory Type&#160;Range&#160;</p>
<p style="position:absolute;top:879px;left:199px;white-space:nowrap" class="ft03">Registers (MTRRs), allowing&#160;an&#160;operating system&#160;to&#160;specify attributes&#160;of memory&#160;accessed through&#160;a linear&#160;</p>
<p style="position:absolute;top:895px;left:199px;white-space:nowrap" class="ft03">address on&#160;a 4KB&#160;granularity.</p>
<p style="position:absolute;top:919px;left:85px;white-space:nowrap" class="ft03">17&#160;PSE-36&#160;&#160;36-Bit Page Size Extension.&#160;4-MByte pages addressing&#160;physical memory beyond&#160;4 GBytes&#160;are&#160;supported with&#160;</p>
<p style="position:absolute;top:936px;left:199px;white-space:nowrap" class="ft03">32-bit paging. This&#160;feature indicates that&#160;upper bits of&#160;the&#160;physical&#160;address&#160;of a&#160;4-MByte page&#160;are&#160;encoded&#160;in&#160;</p>
<p style="position:absolute;top:952px;left:199px;white-space:nowrap" class="ft03">bits&#160;20:13 of the page-directory entry.&#160;Such&#160;physical&#160;addresses are&#160;limited by&#160;MAXPHYADDR and may be&#160;up&#160;to&#160;</p>
<p style="position:absolute;top:969px;left:199px;white-space:nowrap" class="ft03">40 bits in&#160;size.</p>
<p style="position:absolute;top:993px;left:85px;white-space:nowrap" class="ft03">18&#160;PSN&#160;</p>
<p style="position:absolute;top:993px;left:199px;white-space:nowrap" class="ft03">Processor Serial Number.&#160;The&#160;processor&#160;supports the 96-bit processor identification number&#160;feature&#160;and&#160;the&#160;</p>
<p style="position:absolute;top:1009px;left:199px;white-space:nowrap" class="ft03">feature is&#160;enabled.</p>
<p style="position:absolute;top:1033px;left:85px;white-space:nowrap" class="ft03">19&#160;CLFSH</p>
<p style="position:absolute;top:1033px;left:199px;white-space:nowrap" class="ft03">CLFLUSH Instruction.&#160;CLFLUSH Instruction is&#160;supported.</p>
<p style="position:absolute;top:1057px;left:85px;white-space:nowrap" class="ft03">20</p>
<p style="position:absolute;top:1057px;left:123px;white-space:nowrap" class="ft03">Reserved&#160;Reserved</p>
</div>
</body>
</html>
