// Seed: 4029286600
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    output tri1 id_8,
    input wand id_9,
    output wire id_10,
    output uwire id_11,
    input uwire id_12,
    input wand id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri id_16
);
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  module_0(
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_1 = ~id_0;
endmodule
