8:-out_dir
62:G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
73:G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
62:G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1//.jaguarc
58:+incdir+G:/CAD/cad_lib/hdl+G:/CAD/cad_lib/ps/Execute_stage
17:+define+synthesis
