<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/csb337/include/at91rm9200_mem.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_171366002c5a4d97665251a98ebfe9f3.html">csb337</a></li><li class="navelem"><a class="el" href="dir_6e97ed9975d891b22e0f4cc87040245e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">at91rm9200_mem.h File Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCSB337.html">CSB337</a> &raquo; <a class="el" href="group__csb337__at91rm9200.html">AT91RM9200</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>AT91RM9200 Memory Controller definitions.  
<a href="#details">More...</a></p>

<p><a href="at91rm9200__mem_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a765da5b13d063c8ab6319c8a0d55bf10"><td class="memItemLeft" align="right" valign="top"><a id="a765da5b13d063c8ab6319c8a0d55bf10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CSA</b>&#160;&#160;&#160;0x00    /* Chip Select Assignment Register */</td></tr>
<tr class="separator:a765da5b13d063c8ab6319c8a0d55bf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbf45502faeccf1ff593796a93b9677"><td class="memItemLeft" align="right" valign="top"><a id="a7dbf45502faeccf1ff593796a93b9677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CFGR</b>&#160;&#160;&#160;0x04    /* Configuration Register */</td></tr>
<tr class="separator:a7dbf45502faeccf1ff593796a93b9677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ed63888c2bbba4f80eb7ae11abab90"><td class="memItemLeft" align="right" valign="top"><a id="aa2ed63888c2bbba4f80eb7ae11abab90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CSA_CS4_CF</b>&#160;&#160;&#160;BIT4    /* 1 = CS4-6 are assigned to Compact Flash, 0 = Chip Selects */</td></tr>
<tr class="separator:aa2ed63888c2bbba4f80eb7ae11abab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a54553c1e7a7dbebbec89f58283c87d"><td class="memItemLeft" align="right" valign="top"><a id="a1a54553c1e7a7dbebbec89f58283c87d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CSA_CS3_SMM</b>&#160;&#160;&#160;BIT3    /* 1 = CS3 is assigned to SmartMedia, 0 = Chip Select */</td></tr>
<tr class="separator:a1a54553c1e7a7dbebbec89f58283c87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b4d1b1c77ff819546673ec04a16633"><td class="memItemLeft" align="right" valign="top"><a id="a72b4d1b1c77ff819546673ec04a16633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CSA_CS1_SDRAM</b>&#160;&#160;&#160;BIT1    /* 1 = CS1 is assigned to SDRAM, 0 = Chip Select */</td></tr>
<tr class="separator:a72b4d1b1c77ff819546673ec04a16633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af960d63f2f9db1f9d33bdae2c7a313ab"><td class="memItemLeft" align="right" valign="top"><a id="af960d63f2f9db1f9d33bdae2c7a313ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CSA_CS0_BF</b>&#160;&#160;&#160;BIT0    /* 1 = CS0 is assigned to Burst Flash, 0 = Chip Select */</td></tr>
<tr class="separator:af960d63f2f9db1f9d33bdae2c7a313ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f148c1180ef1683347450dc111cde4"><td class="memItemLeft" align="right" valign="top"><a id="a88f148c1180ef1683347450dc111cde4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EBI_CFGR_DBPU</b>&#160;&#160;&#160;BIT0    /* 1 = Disable D0-15 pullups         */</td></tr>
<tr class="separator:a88f148c1180ef1683347450dc111cde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a66ef687074b0e0a6c7e805d0d571c"><td class="memItemLeft" align="right" valign="top"><a id="ac6a66ef687074b0e0a6c7e805d0d571c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR0</b>&#160;&#160;&#160;0x00    /* Chip Select Register 0  */</td></tr>
<tr class="separator:ac6a66ef687074b0e0a6c7e805d0d571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11facd117c95ec98aa464af6e7abec58"><td class="memItemLeft" align="right" valign="top"><a id="a11facd117c95ec98aa464af6e7abec58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR1</b>&#160;&#160;&#160;0x04    /* Chip Select Register 1  */</td></tr>
<tr class="separator:a11facd117c95ec98aa464af6e7abec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1282ef305c1adef6080346972469c1"><td class="memItemLeft" align="right" valign="top"><a id="abc1282ef305c1adef6080346972469c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR2</b>&#160;&#160;&#160;0x08    /* Chip Select Register 2  */</td></tr>
<tr class="separator:abc1282ef305c1adef6080346972469c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d314eca4a560a2531ee9b573a0e583"><td class="memItemLeft" align="right" valign="top"><a id="aa8d314eca4a560a2531ee9b573a0e583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR3</b>&#160;&#160;&#160;0x0C    /* Chip Select Register 3  */</td></tr>
<tr class="separator:aa8d314eca4a560a2531ee9b573a0e583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0e8e419a814c154f4bff0c300bba40"><td class="memItemLeft" align="right" valign="top"><a id="afe0e8e419a814c154f4bff0c300bba40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR4</b>&#160;&#160;&#160;0x10    /* Chip Select Register 4  */</td></tr>
<tr class="separator:afe0e8e419a814c154f4bff0c300bba40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c138a7075cc5db0e59bcfea510d36f5"><td class="memItemLeft" align="right" valign="top"><a id="a1c138a7075cc5db0e59bcfea510d36f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR5</b>&#160;&#160;&#160;0x14    /* Chip Select Register 5  */</td></tr>
<tr class="separator:a1c138a7075cc5db0e59bcfea510d36f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a510d51ba8f8a3450a578d8d8dbef5"><td class="memItemLeft" align="right" valign="top"><a id="ac3a510d51ba8f8a3450a578d8d8dbef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR6</b>&#160;&#160;&#160;0x18    /* Chip Select Register 6  */</td></tr>
<tr class="separator:ac3a510d51ba8f8a3450a578d8d8dbef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f7a3e48313225863ebf37ee27fe1ad"><td class="memItemLeft" align="right" valign="top"><a id="a88f7a3e48313225863ebf37ee27fe1ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR7</b>&#160;&#160;&#160;0x1C    /* Chip Select Register 7  */</td></tr>
<tr class="separator:a88f7a3e48313225863ebf37ee27fe1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7ac27ec1e053297be43a85d9cfa318"><td class="memItemLeft" align="right" valign="top"><a id="a2d7ac27ec1e053297be43a85d9cfa318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_RWHOLD</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 28)     /* Hold CS after R/W strobes */</td></tr>
<tr class="separator:a2d7ac27ec1e053297be43a85d9cfa318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad300165a789504ffc46663e87fa6cf91"><td class="memItemLeft" align="right" valign="top"><a id="ad300165a789504ffc46663e87fa6cf91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_RWSETUP</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x3) &lt;&lt; 24)     /* Setup CS before R/W strobes */</td></tr>
<tr class="separator:ad300165a789504ffc46663e87fa6cf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5bb712094390ddd084cedc100fe5a9"><td class="memItemLeft" align="right" valign="top"><a id="aaf5bb712094390ddd084cedc100fe5a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_ACSS_0</b>&#160;&#160;&#160;(0 &lt;&lt; 16)           /* Setup/Hold Address 0 clocks before/after CS */</td></tr>
<tr class="separator:aaf5bb712094390ddd084cedc100fe5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3843a2633b8aba7b0476ad88d9879d"><td class="memItemLeft" align="right" valign="top"><a id="aad3843a2633b8aba7b0476ad88d9879d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_ACSS_1</b>&#160;&#160;&#160;(1 &lt;&lt; 16)           /* Setup/Hold Address 1 clock before/after CS */</td></tr>
<tr class="separator:aad3843a2633b8aba7b0476ad88d9879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8f8d0c7a2c8e82f0a5ff41d9f8e9fd"><td class="memItemLeft" align="right" valign="top"><a id="aee8f8d0c7a2c8e82f0a5ff41d9f8e9fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_ACSS_2</b>&#160;&#160;&#160;(2 &lt;&lt; 16)           /* Setup/Hold Address 2 clocks before/after CS */</td></tr>
<tr class="separator:aee8f8d0c7a2c8e82f0a5ff41d9f8e9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5328d3173521b2353d72ad2d2e5d6c8f"><td class="memItemLeft" align="right" valign="top"><a id="a5328d3173521b2353d72ad2d2e5d6c8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_ACSS_3</b>&#160;&#160;&#160;(3 &lt;&lt; 16)           /* Setup/Hold Address 3 clocks before/after CS */</td></tr>
<tr class="separator:a5328d3173521b2353d72ad2d2e5d6c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0982f1ff9658bc35cf2d1a9483584429"><td class="memItemLeft" align="right" valign="top"><a id="a0982f1ff9658bc35cf2d1a9483584429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_DRP_NORMAL</b>&#160;&#160;&#160;0                 /* 0 = normal <a class="el" href="libcsupport_2src_2read_8c.html#a26d4711c05afec4c7771c3d17b2db9e9">read</a> protocol */</td></tr>
<tr class="separator:a0982f1ff9658bc35cf2d1a9483584429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35689d5823b5466bf8f445684ca2a9bb"><td class="memItemLeft" align="right" valign="top"><a id="a35689d5823b5466bf8f445684ca2a9bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_DRP_EARLY</b>&#160;&#160;&#160;BIT15          /* 1 = early <a class="el" href="libcsupport_2src_2read_8c.html#a26d4711c05afec4c7771c3d17b2db9e9">read</a> protocol */</td></tr>
<tr class="separator:a35689d5823b5466bf8f445684ca2a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af420a35e735f5d576ce8cfcc42c67a50"><td class="memItemLeft" align="right" valign="top"><a id="af420a35e735f5d576ce8cfcc42c67a50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_DBW_16</b>&#160;&#160;&#160;(1 &lt;&lt; 13)           /* CS DataBus Width = 16-Bits */</td></tr>
<tr class="separator:af420a35e735f5d576ce8cfcc42c67a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf71b2c7745863d0a0ba024673d0d33"><td class="memItemLeft" align="right" valign="top"><a id="a2cf71b2c7745863d0a0ba024673d0d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_DBW_8</b>&#160;&#160;&#160;(2 &lt;&lt; 13)           /* CS DataBus Width = 8 Bits */</td></tr>
<tr class="separator:a2cf71b2c7745863d0a0ba024673d0d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac96af63460067a3d233240a39acbdcb"><td class="memItemLeft" align="right" valign="top"><a id="aac96af63460067a3d233240a39acbdcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_BAT_16_1</b>&#160;&#160;&#160;0                 /* Single 16-Bit <a class="el" href="structdevice.html">device</a> (when DBW is 16) */</td></tr>
<tr class="separator:aac96af63460067a3d233240a39acbdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb667ac461422aa6db0d3d6b1bce68fd"><td class="memItemLeft" align="right" valign="top"><a id="aeb667ac461422aa6db0d3d6b1bce68fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_BAT_16_2</b>&#160;&#160;&#160;BIT12          /* Dual 8-Bit devices (when DBW is 16) */</td></tr>
<tr class="separator:aeb667ac461422aa6db0d3d6b1bce68fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1fe8f37fb6f16e1725d5a1280a2049"><td class="memItemLeft" align="right" valign="top"><a id="a6f1fe8f37fb6f16e1725d5a1280a2049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_TDF</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 8)    /* Intercycle Data Float Time */</td></tr>
<tr class="separator:a6f1fe8f37fb6f16e1725d5a1280a2049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab472ea32eb9be356879d8db49d20f470"><td class="memItemLeft" align="right" valign="top"><a id="ab472ea32eb9be356879d8db49d20f470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_WSEN</b>&#160;&#160;&#160;BIT7           /* 1 = wait states are enabled */</td></tr>
<tr class="separator:ab472ea32eb9be356879d8db49d20f470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db50ba167e89b78dd9f2c79696053af"><td class="memItemLeft" align="right" valign="top"><a id="a2db50ba167e89b78dd9f2c79696053af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMC_CSR_NWS</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0x7f) &lt;&lt; 0)     /* Wait States + 1 */</td></tr>
<tr class="separator:a2db50ba167e89b78dd9f2c79696053af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d8619fa712fe56f73e9f53d306796c"><td class="memItemLeft" align="right" valign="top"><a id="a85d8619fa712fe56f73e9f53d306796c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR</b>&#160;&#160;&#160;0x00       /* Mode Register */</td></tr>
<tr class="separator:a85d8619fa712fe56f73e9f53d306796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cbc5685165c508563460eb2793ba25"><td class="memItemLeft" align="right" valign="top"><a id="a37cbc5685165c508563460eb2793ba25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_TR</b>&#160;&#160;&#160;0x04       /* Refresh Timer Register */</td></tr>
<tr class="separator:a37cbc5685165c508563460eb2793ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58324413d2ea919c166f1ada2a1e2a50"><td class="memItemLeft" align="right" valign="top"><a id="a58324413d2ea919c166f1ada2a1e2a50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR</b>&#160;&#160;&#160;0x08       /* Configuration Register */</td></tr>
<tr class="separator:a58324413d2ea919c166f1ada2a1e2a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d7ac23fa854bf03d3a51e6c9688371"><td class="memItemLeft" align="right" valign="top"><a id="a25d7ac23fa854bf03d3a51e6c9688371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_SRR</b>&#160;&#160;&#160;0x0C       /* Self Refresh Register */</td></tr>
<tr class="separator:a25d7ac23fa854bf03d3a51e6c9688371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78ea49654e5363e20916c592b1533ad"><td class="memItemLeft" align="right" valign="top"><a id="aa78ea49654e5363e20916c592b1533ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_LPR</b>&#160;&#160;&#160;0x10       /* Low Power Register */</td></tr>
<tr class="separator:aa78ea49654e5363e20916c592b1533ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99906bd93dee7f81879a65bd1cc68d2d"><td class="memItemLeft" align="right" valign="top"><a id="a99906bd93dee7f81879a65bd1cc68d2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_IER</b>&#160;&#160;&#160;0x14       /* Interrupt Enable Register */</td></tr>
<tr class="separator:a99906bd93dee7f81879a65bd1cc68d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18610ffee084b5867b3cbe9ee6d5d3ad"><td class="memItemLeft" align="right" valign="top"><a id="a18610ffee084b5867b3cbe9ee6d5d3ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_IDR</b>&#160;&#160;&#160;0x18       /* Interrupt Disable Register */</td></tr>
<tr class="separator:a18610ffee084b5867b3cbe9ee6d5d3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4751e4b2c377acbb3a1c755633545aea"><td class="memItemLeft" align="right" valign="top"><a id="a4751e4b2c377acbb3a1c755633545aea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_IMR</b>&#160;&#160;&#160;0x1C       /* Interrupt Mask Register */</td></tr>
<tr class="separator:a4751e4b2c377acbb3a1c755633545aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905d78f80d58cb73ee6def5e697a6493"><td class="memItemLeft" align="right" valign="top"><a id="a905d78f80d58cb73ee6def5e697a6493"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_ISR</b>&#160;&#160;&#160;0x20       /* Interrupt Status Register */</td></tr>
<tr class="separator:a905d78f80d58cb73ee6def5e697a6493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1bc78c87d0a865cb05087468593d25"><td class="memItemLeft" align="right" valign="top"><a id="a9b1bc78c87d0a865cb05087468593d25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR_DBW_16</b>&#160;&#160;&#160;BIT4       /* 1 = SDRAM is 16-bits wide, 0 = 32-bits */</td></tr>
<tr class="separator:a9b1bc78c87d0a865cb05087468593d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ded7038f0c6a6c726b6a02c11cbdd8"><td class="memItemLeft" align="right" valign="top"><a id="a79ded7038f0c6a6c726b6a02c11cbdd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR_NORM</b>&#160;&#160;&#160;(0 &lt;&lt; 0)   /* Normal Mode - All accesses to SDRAM are decoded normally */</td></tr>
<tr class="separator:a79ded7038f0c6a6c726b6a02c11cbdd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3192791e1959d9c86714d54327e42740"><td class="memItemLeft" align="right" valign="top"><a id="a3192791e1959d9c86714d54327e42740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR_NOP</b>&#160;&#160;&#160;(1 &lt;&lt; 0)   /* NOP Command is sent to SDRAM */</td></tr>
<tr class="separator:a3192791e1959d9c86714d54327e42740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37adda207c8810299c92ba98132a65b"><td class="memItemLeft" align="right" valign="top"><a id="ae37adda207c8810299c92ba98132a65b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR_PRE</b>&#160;&#160;&#160;(2 &lt;&lt; 0)   /* Precharge All Command is sent to SDRAM */</td></tr>
<tr class="separator:ae37adda207c8810299c92ba98132a65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137ab1ab0de17a1b4d6974ecaba7630f"><td class="memItemLeft" align="right" valign="top"><a id="a137ab1ab0de17a1b4d6974ecaba7630f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR_MRS</b>&#160;&#160;&#160;(3 &lt;&lt; 0)   /* Mode Register Set Command is sent to SDRAM */</td></tr>
<tr class="separator:a137ab1ab0de17a1b4d6974ecaba7630f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07680160303322438eae7a409214c814"><td class="memItemLeft" align="right" valign="top"><a id="a07680160303322438eae7a409214c814"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_MR_REF</b>&#160;&#160;&#160;(4 &lt;&lt; 0)   /* Refresh Command is sent to SDRAM */</td></tr>
<tr class="separator:a07680160303322438eae7a409214c814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4193cb312602b0fedc12ac6839d70053"><td class="memItemLeft" align="right" valign="top"><a id="a4193cb312602b0fedc12ac6839d70053"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_TR_COUNT</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xfff) &lt;&lt; 0)</td></tr>
<tr class="separator:a4193cb312602b0fedc12ac6839d70053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef3c4ee6f41cfc66f149a6fa98771b12"><td class="memItemLeft" align="right" valign="top"><a id="aef3c4ee6f41cfc66f149a6fa98771b12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_TXSR</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 27)     /* CKE to ACT Time */</td></tr>
<tr class="separator:aef3c4ee6f41cfc66f149a6fa98771b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238fcf2fb8f72b11a92c8dffff18c8e6"><td class="memItemLeft" align="right" valign="top"><a id="a238fcf2fb8f72b11a92c8dffff18c8e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_TRAS</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 23)     /* ACT to PRE Time */</td></tr>
<tr class="separator:a238fcf2fb8f72b11a92c8dffff18c8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6156e34fd6924d09234930a86f91d7"><td class="memItemLeft" align="right" valign="top"><a id="a4c6156e34fd6924d09234930a86f91d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_TRCD</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 19)     /* RAS to CAS Time */</td></tr>
<tr class="separator:a4c6156e34fd6924d09234930a86f91d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa955571f56738e176ed3fb4085d176"><td class="memItemLeft" align="right" valign="top"><a id="a4aa955571f56738e176ed3fb4085d176"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_TRP</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 15)     /* PRE to ACT Time */</td></tr>
<tr class="separator:a4aa955571f56738e176ed3fb4085d176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23c875076bef827b6214778f7e6adc0"><td class="memItemLeft" align="right" valign="top"><a id="ab23c875076bef827b6214778f7e6adc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_TRC</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 11)     /* REF to ACT Time */</td></tr>
<tr class="separator:ab23c875076bef827b6214778f7e6adc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092c83c5d5ba7f1181cb0a07d9268843"><td class="memItemLeft" align="right" valign="top"><a id="a092c83c5d5ba7f1181cb0a07d9268843"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_TWR</b>(_x_)&#160;&#160;&#160;((_x_ &amp; 0xf) &lt;&lt; 7)      /* Write Recovery Time */</td></tr>
<tr class="separator:a092c83c5d5ba7f1181cb0a07d9268843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4da8772cd65f0089a29ec400c346867"><td class="memItemLeft" align="right" valign="top"><a id="aa4da8772cd65f0089a29ec400c346867"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_CAS_2</b>&#160;&#160;&#160;(2 &lt;&lt; 5)   /* Cas Delay = 2, this is the only supported value */</td></tr>
<tr class="separator:aa4da8772cd65f0089a29ec400c346867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de5a9d0cbbc6afe153735cda2a9f608"><td class="memItemLeft" align="right" valign="top"><a id="a0de5a9d0cbbc6afe153735cda2a9f608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NB_2</b>&#160;&#160;&#160;0        /* 2 Banks per <a class="el" href="structdevice.html">device</a> */</td></tr>
<tr class="separator:a0de5a9d0cbbc6afe153735cda2a9f608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db233e9ef0f49b261eb561c06031272"><td class="memItemLeft" align="right" valign="top"><a id="a4db233e9ef0f49b261eb561c06031272"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NB_4</b>&#160;&#160;&#160;BIT4       /* 4 Banks per <a class="el" href="structdevice.html">device</a> */</td></tr>
<tr class="separator:a4db233e9ef0f49b261eb561c06031272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5fdab7e5839b8b496816bb6a8c66497"><td class="memItemLeft" align="right" valign="top"><a id="ab5fdab7e5839b8b496816bb6a8c66497"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NR_11</b>&#160;&#160;&#160;(0 &lt;&lt; 2)   /* Number of rows = 11 */</td></tr>
<tr class="separator:ab5fdab7e5839b8b496816bb6a8c66497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1bf08a9067d4837d93c87017076337"><td class="memItemLeft" align="right" valign="top"><a id="a9a1bf08a9067d4837d93c87017076337"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NR_12</b>&#160;&#160;&#160;(1 &lt;&lt; 2)   /* Number of rows = 12 */</td></tr>
<tr class="separator:a9a1bf08a9067d4837d93c87017076337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27e9fc5a55f2897bb044c5f30ca9257"><td class="memItemLeft" align="right" valign="top"><a id="af27e9fc5a55f2897bb044c5f30ca9257"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NR_13</b>&#160;&#160;&#160;(2 &lt;&lt; 2)   /* Number of rows = 13 */</td></tr>
<tr class="separator:af27e9fc5a55f2897bb044c5f30ca9257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cec989ac69a4686effb71953464000f"><td class="memItemLeft" align="right" valign="top"><a id="a1cec989ac69a4686effb71953464000f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NC_8</b>&#160;&#160;&#160;(0 &lt;&lt; 0)   /* Number of columns = 8 */</td></tr>
<tr class="separator:a1cec989ac69a4686effb71953464000f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bef5deade66e31508dd49c29ad3d9ae"><td class="memItemLeft" align="right" valign="top"><a id="a5bef5deade66e31508dd49c29ad3d9ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NC_9</b>&#160;&#160;&#160;(1 &lt;&lt; 0)   /* Number of columns = 9 */</td></tr>
<tr class="separator:a5bef5deade66e31508dd49c29ad3d9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2385f2c5af4cd3e657bb1da1a6b1184e"><td class="memItemLeft" align="right" valign="top"><a id="a2385f2c5af4cd3e657bb1da1a6b1184e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NC_10</b>&#160;&#160;&#160;(2 &lt;&lt; 0)   /* Number of columns = 10 */</td></tr>
<tr class="separator:a2385f2c5af4cd3e657bb1da1a6b1184e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6345e4ae7cd43d238a362e8a7c9b3062"><td class="memItemLeft" align="right" valign="top"><a id="a6345e4ae7cd43d238a362e8a7c9b3062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_CR_NC_11</b>&#160;&#160;&#160;(3 &lt;&lt; 0)   /* Number of columns = 11 */</td></tr>
<tr class="separator:a6345e4ae7cd43d238a362e8a7c9b3062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ebe83c36b82f3e23b710a4fc4a936e"><td class="memItemLeft" align="right" valign="top"><a id="aa6ebe83c36b82f3e23b710a4fc4a936e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_SRR_SRCB</b>&#160;&#160;&#160;BIT0       /* 1 = Enter Self Refresh */</td></tr>
<tr class="separator:aa6ebe83c36b82f3e23b710a4fc4a936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89b501f19ae23b97daa690a61d382e4"><td class="memItemLeft" align="right" valign="top"><a id="af89b501f19ae23b97daa690a61d382e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_LPR_LPCB</b>&#160;&#160;&#160;BIT0       /* 1 = De-assert CKE between accesses */</td></tr>
<tr class="separator:af89b501f19ae23b97daa690a61d382e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4f2ccd50909454a06320297f4db5a6"><td class="memItemLeft" align="right" valign="top"><a id="a2c4f2ccd50909454a06320297f4db5a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRC_INT_RES</b>&#160;&#160;&#160;BIT0       /* Refresh Error Status */</td></tr>
<tr class="separator:a2c4f2ccd50909454a06320297f4db5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>AT91RM9200 Memory Controller definitions. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
