xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
control_memory_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
