{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 20:48:45 2008 " "Info: Processing started: Thu Jul 03 20:48:45 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DC32VQM -c DC32VQM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DC32VQM -c DC32VQM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DigCom32VQM.vqm " "Warning: Can't analyze file -- file K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DigCom32VQM.vqm is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC32VQM.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file DC32VQM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC32VQM_package " "Info: Found design unit 1: DC32VQM_package" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DC32VQM-design " "Info: Found design unit 2: DC32VQM-design" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 DC32VQM " "Info: Found entity 1: DC32VQM" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DC32VQM " "Info: Elaborating entity \"DC32VQM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "simplecom_ro1.vqm 1 1 " "Warning: Using design file simplecom_ro1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simplecom_ro1 " "Info: Found entity 1: simplecom_ro1" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 21 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplecom_ro1 simplecom_ro1:DC_inst " "Info: Elaborating entity \"simplecom_ro1\" for hierarchy \"simplecom_ro1:DC_inst\"" {  } { { "DC32VQM.vhd" "DC_inst" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segOut1\[0\] GND " "Warning (13410): Pin \"segOut1\[0\]\" stuck at GND" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut2\[0\] GND " "Warning (13410): Pin \"segOut2\[0\]\" stuck at GND" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[0\] GND " "Warning (13410): Pin \"selected_reg\[0\]\" stuck at GND" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[8\] GND " "Warning (13410): Pin \"selected_reg\[8\]\" stuck at GND" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[16\] GND " "Warning (13410): Pin \"selected_reg\[16\]\" stuck at GND" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[24\] GND " "Warning (13410): Pin \"selected_reg\[24\]\" stuck at GND" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "905 " "Info: Implemented 905 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "783 " "Info: Implemented 783 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Allocated 156 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 20:48:51 2008 " "Info: Processing ended: Thu Jul 03 20:48:51 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 20:48:53 2008 " "Info: Processing started: Thu Jul 03 20:48:53 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DC32VQM EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"DC32VQM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "905 Top " "Info: Previous placement does not exist for 905 of 905 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "122 122 " "Warning: No exact pin location assignment(s) for 122 pins of 122 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[0\] " "Info: Pin cb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[0] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2542 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[1\] " "Info: Pin cb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[1] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2523 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[2\] " "Info: Pin cb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[2] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2504 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[3\] " "Info: Pin cb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[3] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2485 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[4\] " "Info: Pin cb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[4] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2466 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[5\] " "Info: Pin cb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[5] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2447 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[6\] " "Info: Pin cb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[6] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2428 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[7\] " "Info: Pin cb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[7] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2409 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[8\] " "Info: Pin cb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[8] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2390 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[9\] " "Info: Pin cb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[9] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2371 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[10\] " "Info: Pin cb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[10] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2352 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[11\] " "Info: Pin cb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[11] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2333 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[12\] " "Info: Pin cb\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[12] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2314 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[13\] " "Info: Pin cb\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[13] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2295 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[14\] " "Info: Pin cb\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[14] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2276 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[15\] " "Info: Pin cb\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[15] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2257 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_mode_led\[0\] " "Info: Pin state_mode_led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { state_mode_led[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 36 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_mode_led\[1\] " "Info: Pin state_mode_led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { state_mode_led[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 36 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_mode_led\[2\] " "Info: Pin state_mode_led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { state_mode_led[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 36 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fgi " "Info: Pin fgi not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { fgi } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fgi } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fgi } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fgo " "Info: Pin fgo not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { fgo } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fgo } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fgo } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ien " "Info: Pin ien not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { ien } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ien } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ien } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Info: Pin r not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { r } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i " "Info: Pin i not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { i } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s " "Info: Pin s not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { s } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Info: Pin e not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { e } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 37 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[0\] " "Info: Pin segOut1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[1\] " "Info: Pin segOut1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[2\] " "Info: Pin segOut1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[3\] " "Info: Pin segOut1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[3] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[4\] " "Info: Pin segOut1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[4] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[5\] " "Info: Pin segOut1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[5] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[6\] " "Info: Pin segOut1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[6] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut1\[7\] " "Info: Pin segOut1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[7] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[0\] " "Info: Pin segOut2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[1\] " "Info: Pin segOut2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[2\] " "Info: Pin segOut2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[3\] " "Info: Pin segOut2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[3] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[4\] " "Info: Pin segOut2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[4] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[5\] " "Info: Pin segOut2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[5] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[6\] " "Info: Pin segOut2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[6] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segOut2\[7\] " "Info: Pin segOut2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[7] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[0\] " "Info: Pin selected_reg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[1\] " "Info: Pin selected_reg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[2\] " "Info: Pin selected_reg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[3\] " "Info: Pin selected_reg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[3] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[4\] " "Info: Pin selected_reg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[4] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[5\] " "Info: Pin selected_reg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[5] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[6\] " "Info: Pin selected_reg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[6] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[7\] " "Info: Pin selected_reg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[7] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[8\] " "Info: Pin selected_reg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[8] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[8] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[9\] " "Info: Pin selected_reg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[9] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[9] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[10\] " "Info: Pin selected_reg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[10] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[10] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[11\] " "Info: Pin selected_reg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[11] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[11] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[12\] " "Info: Pin selected_reg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[12] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[12] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[13\] " "Info: Pin selected_reg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[13] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[14\] " "Info: Pin selected_reg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[14] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[15\] " "Info: Pin selected_reg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[15] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[15] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[16\] " "Info: Pin selected_reg\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[16] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[16] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[17\] " "Info: Pin selected_reg\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[17] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[17] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[18\] " "Info: Pin selected_reg\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[18] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[18] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[19\] " "Info: Pin selected_reg\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[19] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[19] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[20\] " "Info: Pin selected_reg\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[20] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[20] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[21\] " "Info: Pin selected_reg\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[21] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[21] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[22\] " "Info: Pin selected_reg\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[22] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[22] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[23\] " "Info: Pin selected_reg\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[23] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[23] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[24\] " "Info: Pin selected_reg\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[24] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[24] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[25\] " "Info: Pin selected_reg\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[25] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[25] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[26\] " "Info: Pin selected_reg\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[26] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[26] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[27\] " "Info: Pin selected_reg\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[27] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[27] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[28\] " "Info: Pin selected_reg\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[28] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[28] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[29\] " "Info: Pin selected_reg\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[29] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[29] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[30\] " "Info: Pin selected_reg\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[30] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[30] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selected_reg\[31\] " "Info: Pin selected_reg\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[31] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[31] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[0\] " "Info: Pin register_led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[1\] " "Info: Pin register_led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[2\] " "Info: Pin register_led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[3\] " "Info: Pin register_led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[3] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[4\] " "Info: Pin register_led\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[4] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[5\] " "Info: Pin register_led\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[5] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[6\] " "Info: Pin register_led\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[6] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_led\[7\] " "Info: Pin register_led\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { register_led[7] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 40 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_led[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[3] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[4] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[5] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[6] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[7] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Info: Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[8] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Info: Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[9] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Info: Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[10] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Info: Pin address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { address[11] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 41 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_clk " "Info: Pin M_clk not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { M_clk } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 42 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_clk } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_write " "Info: Pin M_write not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { M_write } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 43 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_write } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_write } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_read " "Info: Pin M_read not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { M_read } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 44 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_read } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_read } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_en " "Info: Pin M_en not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { M_en } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 45 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_en } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clockStepMode " "Info: Pin clockStepMode not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { clockStepMode } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionStepMode " "Info: Pin instructionStepMode not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { instructionStepMode } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "runMode " "Info: Pin runMode not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { runMode } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { runMode } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { runMode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { clk } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_in " "Info: Pin reset_in not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { reset_in } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fgo_sw " "Info: Pin fgo_sw not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { fgo_sw } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 34 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fgo_sw } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fgo_sw } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[12\] " "Info: Pin keyIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[12] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[12] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[15\] " "Info: Pin keyIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[15] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[15] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[14\] " "Info: Pin keyIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[14] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[13\] " "Info: Pin keyIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[13] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[7\] " "Info: Pin keyIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[7] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[4\] " "Info: Pin keyIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[4] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[6\] " "Info: Pin keyIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[6] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[5\] " "Info: Pin keyIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[5] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[11\] " "Info: Pin keyIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[11] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[11] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[8\] " "Info: Pin keyIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[8] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[8] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[10\] " "Info: Pin keyIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[10] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[10] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[9\] " "Info: Pin keyIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[9] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[9] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[2\] " "Info: Pin keyIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[2] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[3\] " "Info: Pin keyIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[3] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[0\] " "Info: Pin keyIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyIn\[1\] " "Info: Pin keyIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { keyIn[1] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stepSwitch " "Info: Pin stepSwitch not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { stepSwitch } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepSwitch } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepSwitch } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registerSelect_sw " "Info: Pin registerSelect_sw not assigned to an exact location on the device" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { registerSelect_sw } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 34 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerSelect_sw } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerSelect_sw } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN J4 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN J4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut~I " "Info: Destination \"simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|clk~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|clk~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "M_clk " "Info: Destination \"M_clk\" may be non-global or may not use global clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "simplecom_ro1:DC_inst\|scounter:inst8\|clk2 Global clock " "Info: Automatically promoted some destinations of signal \"simplecom_ro1:DC_inst\|scounter:inst8\|clk2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|clk2~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|clk2~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|control:inst4\|M_write~91_I " "Info: Destination \"simplecom_ro1:DC_inst\|control:inst4\|M_write~91_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 972 33 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|control:inst4\|M_read~142_I " "Info: Destination \"simplecom_ro1:DC_inst\|control:inst4\|M_read~142_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 975 33 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|control:inst4\|M_enable~202_I " "Info: Destination \"simplecom_ro1:DC_inst\|control:inst4\|M_enable~202_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 978 35 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 288 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 360 31 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 351 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[3\]~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[3\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "simplecom_ro1:DC_inst\|scounter:inst8\|clk20000 Global clock " "Info: Automatically promoted some destinations of signal \"simplecom_ro1:DC_inst\|scounter:inst8\|clk20000\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|scounter:inst8\|clk20000~I " "Info: Destination \"simplecom_ro1:DC_inst\|scounter:inst8\|clk20000~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "simplecom_ro1:DC_inst\|reset:inst\|reset_out Global clock " "Info: Automatically promoted some destinations of signal \"simplecom_ro1:DC_inst\|reset:inst\|reset_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|reg:inst5\|i~I " "Info: Destination \"simplecom_ro1:DC_inst\|reg:inst5\|i~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 307 24 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[2\]~1949_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[2\]~1949_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1129 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[3\]~1954_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[3\]~1954_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1135 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[1\]~1944_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[1\]~1944_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1141 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[0\]~1939_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[0\]~1939_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1147 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[8\]~1904_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[8\]~1904_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1067 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[11\]~1916_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[11\]~1916_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1072 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[10\]~1912_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[10\]~1912_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1077 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[9\]~1908_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[9\]~1908_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1082 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[15\]~1899_I " "Info: Destination \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[15\]~1899_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1039 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0}  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "simplecom_ro1:DC_inst\|scounter:inst8\|clk Global clock " "Info: Automatically promoted signal \"simplecom_ro1:DC_inst\|scounter:inst8\|clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk Global clock " "Info: Automatically promoted signal \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out Global clock " "Info: Automatically promoted signal \"simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "simplecom_ro1:DC_inst\|regOut:inst11\|select_node Global clock " "Info: Automatically promoted signal \"simplecom_ro1:DC_inst\|regOut:inst11\|select_node\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 163 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "121 unused 3.30 23 82 16 " "Info: Number of I/O pins in group: 121 (unused VREF, 3.30 VCCIO, 23 input, 82 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 60 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 61 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 64 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 61 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.035 ns register register " "Info: Estimated most critical path is register to register delay of 4.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 1 REG LAB_X13_Y5 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y5; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.101 ns) 0.845 ns simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16 2 COMB LAB_X12_Y5 12 " "Info: 2: + IC(0.744 ns) + CELL(0.101 ns) = 0.845 ns; Loc. = LAB_X12_Y5; Fanout = 12; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 288 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.101 ns) 1.669 ns simplecom_ro1:DC_inst\|control:inst4\|p 3 COMB LAB_X11_Y5 6 " "Info: 3: + IC(0.723 ns) + CELL(0.101 ns) = 1.669 ns; Loc. = LAB_X11_Y5; Fanout = 6; COMB Node = 'simplecom_ro1:DC_inst\|control:inst4\|p'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 307 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.101 ns) 2.247 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|process4~0 4 COMB LAB_X11_Y5 8 " "Info: 4: + IC(0.477 ns) + CELL(0.101 ns) = 2.247 ns; Loc. = LAB_X11_Y5; Fanout = 8; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|process4~0'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1010 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.767 ns) 4.035 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[1\] 5 REG LAB_X12_Y1 8 " "Info: 5: + IC(1.021 ns) + CELL(0.767 ns) = 4.035 ns; Loc. = LAB_X12_Y1; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.070 ns ( 26.52 % ) " "Info: Total cell delay = 1.070 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.965 ns ( 73.48 % ) " "Info: Total interconnect delay = 2.965 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "4 2802 " "Warning: 4 (of 2802) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "3 " "Info: Found 3 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\] " "Info: Node \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\] " "Info: Registered output is \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|Mux9~13 " "Info: Combinational output is \"simplecom_ro1:DC_inst\|scounter:inst8\|Mux9~13\"" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0}  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[6\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\] " "Info: Node \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\] " "Info: Registered output is \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16 " "Info: Combinational output is \"simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16\"" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0}  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[4\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\] " "Info: Node \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\] " "Info: Registered output is \"simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[1] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "simplecom_ro1:DC_inst\|scounter:inst8\|Mux14~27 " "Info: Combinational output is \"simplecom_ro1:DC_inst\|scounter:inst8\|Mux14~27\"" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[1] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0}  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1172 39 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|M_t_node\[1\]" } } } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|M_t_node[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X10_Y0 X19_Y8 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X10_Y0 to location X19_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut1\[0\] GND " "Info: Pin segOut1\[0\] has GND driving its datain port" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut1[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut2\[0\] GND " "Info: Pin segOut2\[0\] has GND driving its datain port" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { segOut2[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 38 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[0\] GND " "Info: Pin selected_reg\[0\] has GND driving its datain port" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[0] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[8\] GND " "Info: Pin selected_reg\[8\] has GND driving its datain port" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[8] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[8] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[16\] GND " "Info: Pin selected_reg\[16\] has GND driving its datain port" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[16] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[16] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[24\] GND " "Info: Pin selected_reg\[24\] has GND driving its datain port" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { selected_reg[24] } } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[24] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "simplecom_ro1:DC_inst\|reg:inst5\|Mux32~510 " "Info: Following pins have the same output enable: simplecom_ro1:DC_inst\|reg:inst5\|Mux32~510" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[0] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2542 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[4] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2466 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[8] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2390 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[12] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2314 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[3] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2485 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[7] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2409 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[11] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2333 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[15] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2257 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[2] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2504 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[6] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2428 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[10] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2352 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[14] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2276 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[1] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2523 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[5] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2447 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[9] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2371 17 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp1/quartus/bin/pin_planner.ppl" { cb[13] } } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 2295 18 0 } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 20:49:09 2008 " "Info: Processing ended: Thu Jul 03 20:49:09 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 20:49:10 2008 " "Info: Processing started: Thu Jul 03 20:49:10 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 20:49:13 2008 " "Info: Processing ended: Thu Jul 03 20:49:13 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 20:49:14 2008 " "Info: Processing started: Thu Jul 03 20:49:14 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[0\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[1\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[2\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[3\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[4\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[5\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[6\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[7\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[2\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[3\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[1\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[0\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[9\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[8\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[10\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[11\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[5\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[4\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[6\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[7\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[14\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[13\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~122 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 178 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~121 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 173 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 168 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~123 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 183 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|clk20000 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|regOut:inst11\|select_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|regOut:inst11\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 163 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|regOut:inst11\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|hlt_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 960 32 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|inst_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 965 33 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|clk " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst8\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 275 30 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|clk2 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\] register simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[2\] 30.88 MHz 32.388 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.88 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]\" and destination register \"simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[2\]\" (period= 32.388 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns + Longest register register " "Info: + Longest register to register delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\] 1 REG LC_X13_Y5_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y5_N3; Fanout = 16; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.522 ns) 1.246 ns simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16 2 COMB LC_X12_Y5_N9 12 " "Info: 2: + IC(0.724 ns) + CELL(0.522 ns) = 1.246 ns; Loc. = LC_X12_Y5_N9; Fanout = 12; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 288 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.101 ns) 2.001 ns simplecom_ro1:DC_inst\|control:inst4\|p 3 COMB LC_X11_Y5_N4 6 " "Info: 3: + IC(0.654 ns) + CELL(0.101 ns) = 2.001 ns; Loc. = LC_X11_Y5_N4; Fanout = 6; COMB Node = 'simplecom_ro1:DC_inst\|control:inst4\|p'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 307 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.258 ns) 2.667 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|process4~0 4 COMB LC_X11_Y5_N0 8 " "Info: 4: + IC(0.408 ns) + CELL(0.258 ns) = 2.667 ns; Loc. = LC_X11_Y5_N0; Fanout = 8; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|process4~0'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1010 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.767 ns) 4.556 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[2\] 5 REG LC_X12_Y1_N9 8 " "Info: 5: + IC(1.122 ns) + CELL(0.767 ns) = 4.556 ns; Loc. = LC_X12_Y1_N9; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[2\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 36.17 % ) " "Info: Total cell delay = 1.648 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.908 ns ( 63.83 % ) " "Info: Total interconnect delay = 2.908 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 {} simplecom_ro1:DC_inst|control:inst4|p {} simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[2] {} } { 0.000ns 0.724ns 0.654ns 0.408ns 1.122ns } { 0.000ns 0.522ns 0.101ns 0.258ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.407 ns - Smallest " "Info: - Smallest clock skew is -11.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.629 ns) 2.766 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[2\] 2 REG LC_X12_Y1_N9 8 " "Info: 2: + IC(0.838 ns) + CELL(0.629 ns) = 2.766 ns; Loc. = LC_X12_Y1_N9; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[2\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.70 % ) " "Info: Total cell delay = 1.928 ns ( 69.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 30.30 % ) " "Info: Total interconnect delay = 0.838 ns ( 30.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[2] {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.173 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.827 ns) 3.017 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X22_Y11_N4 2 " "Info: 2: + IC(0.891 ns) + CELL(0.827 ns) = 3.017 ns; Loc. = LC_X22_Y11_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.258 ns) 3.763 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X22_Y11_N7 1 " "Info: 3: + IC(0.488 ns) + CELL(0.258 ns) = 3.763 ns; Loc. = LC_X22_Y11_N7; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 4.431 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X22_Y11_N6 7 " "Info: 4: + IC(0.410 ns) + CELL(0.258 ns) = 4.431 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 8.759 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.501 ns) + CELL(0.827 ns) = 8.759 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.390 ns) 10.193 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 6 COMB LC_X10_Y8_N3 5 " "Info: 6: + IC(1.044 ns) + CELL(0.390 ns) = 10.193 ns; Loc. = LC_X10_Y8_N3; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(0.629 ns) 14.173 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\] 7 REG LC_X13_Y5_N3 16 " "Info: 7: + IC(3.351 ns) + CELL(0.629 ns) = 14.173 ns; Loc. = LC_X13_Y5_N3; Fanout = 16; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.488 ns ( 31.67 % ) " "Info: Total cell delay = 4.488 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.685 ns ( 68.33 % ) " "Info: Total interconnect delay = 9.685 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.173 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.173 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[2] {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.173 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.173 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 {} simplecom_ro1:DC_inst|control:inst4|p {} simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[2] {} } { 0.000ns 0.724ns 0.654ns 0.408ns 1.122ns } { 0.000ns 0.522ns 0.101ns 0.258ns 0.767ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[2] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[2] {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.173 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.173 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\] register simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\] 43.43 MHz 23.024 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 43.43 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]\" and destination register \"simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\]\" (period= 23.024 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.584 ns + Longest register register " "Info: + Longest register to register delay is 9.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\] 1 REG LC_X13_Y5_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y5_N3; Fanout = 16; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.522 ns) 1.245 ns simplecom_ro1:DC_inst\|scounter:inst8\|Mux9~13 2 COMB LC_X14_Y5_N9 14 " "Info: 2: + IC(0.723 ns) + CELL(0.522 ns) = 1.245 ns; Loc. = LC_X14_Y5_N9; Fanout = 14; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|Mux9~13'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] simplecom_ro1:DC_inst|scounter:inst8|Mux9~13 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 360 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.522 ns) 4.303 ns simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1208 3 COMB LC_X18_Y6_N9 32 " "Info: 3: + IC(2.536 ns) + CELL(0.522 ns) = 4.303 ns; Loc. = LC_X18_Y6_N9; Fanout = 32; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1208'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { simplecom_ro1:DC_inst|scounter:inst8|Mux9~13 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1208 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 407 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.390 ns) 5.848 ns simplecom_ro1:DC_inst\|addlogic:inst2\|Mux15~2306 4 COMB LC_X18_Y4_N4 2 " "Info: 4: + IC(1.155 ns) + CELL(0.390 ns) = 5.848 ns; Loc. = LC_X18_Y4_N4; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|Mux15~2306'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1208 simplecom_ro1:DC_inst|addlogic:inst2|Mux15~2306 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 932 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.258 ns) 7.934 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\]~5443 5 COMB LC_X11_Y6_N8 1 " "Info: 5: + IC(1.828 ns) + CELL(0.258 ns) = 7.934 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\]~5443'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { simplecom_ro1:DC_inst|addlogic:inst2|Mux15~2306 simplecom_ro1:DC_inst|reg:inst5|ac[14]~5443 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 748 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.273 ns) 9.584 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\] 6 REG LC_X19_Y6_N8 6 " "Info: 6: + IC(1.377 ns) + CELL(0.273 ns) = 9.584 ns; Loc. = LC_X19_Y6_N8; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { simplecom_ro1:DC_inst|reg:inst5|ac[14]~5443 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1162 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 20.50 % ) " "Info: Total cell delay = 1.965 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.619 ns ( 79.50 % ) " "Info: Total interconnect delay = 7.619 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] simplecom_ro1:DC_inst|scounter:inst8|Mux9~13 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1208 simplecom_ro1:DC_inst|addlogic:inst2|Mux15~2306 simplecom_ro1:DC_inst|reg:inst5|ac[14]~5443 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} simplecom_ro1:DC_inst|scounter:inst8|Mux9~13 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1208 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux15~2306 {} simplecom_ro1:DC_inst|reg:inst5|ac[14]~5443 {} simplecom_ro1:DC_inst|reg:inst5|ac[14] {} } { 0.000ns 0.723ns 2.536ns 1.155ns 1.828ns 1.377ns } { 0.000ns 0.522ns 0.522ns 0.390ns 0.258ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.697 ns - Smallest " "Info: - Smallest clock skew is -1.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 10.925 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 10.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clockStepMode 1 CLK PIN_C12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_C12; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.101 ns) 2.880 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X22_Y11_N6 7 " "Info: 2: + IC(1.474 ns) + CELL(0.101 ns) = 2.880 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 7.208 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.501 ns) + CELL(0.827 ns) = 7.208 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.088 ns) + CELL(0.629 ns) 10.925 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\] 4 REG LC_X19_Y6_N8 6 " "Info: 4: + IC(3.088 ns) + CELL(0.629 ns) = 10.925 ns; Loc. = LC_X19_Y6_N8; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[14\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1162 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.862 ns ( 26.20 % ) " "Info: Total cell delay = 2.862 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.063 ns ( 73.80 % ) " "Info: Total interconnect delay = 8.063 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.925 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "10.925 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[14] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 3.088ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 12.622 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 12.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clockStepMode 1 CLK PIN_C12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_C12; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.101 ns) 2.880 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X22_Y11_N6 7 " "Info: 2: + IC(1.474 ns) + CELL(0.101 ns) = 2.880 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 7.208 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.501 ns) + CELL(0.827 ns) = 7.208 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.390 ns) 8.642 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 4 COMB LC_X10_Y8_N3 5 " "Info: 4: + IC(1.044 ns) + CELL(0.390 ns) = 8.642 ns; Loc. = LC_X10_Y8_N3; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(0.629 ns) 12.622 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\] 5 REG LC_X13_Y5_N3 16 " "Info: 5: + IC(3.351 ns) + CELL(0.629 ns) = 12.622 ns; Loc. = LC_X13_Y5_N3; Fanout = 16; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 25.76 % ) " "Info: Total cell delay = 3.252 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.370 ns ( 74.24 % ) " "Info: Total interconnect delay = 9.370 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.622 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.622 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.925 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "10.925 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[14] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 3.088ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.622 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.622 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1162 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1162 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] simplecom_ro1:DC_inst|scounter:inst8|Mux9~13 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1208 simplecom_ro1:DC_inst|addlogic:inst2|Mux15~2306 simplecom_ro1:DC_inst|reg:inst5|ac[14]~5443 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} simplecom_ro1:DC_inst|scounter:inst8|Mux9~13 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1208 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux15~2306 {} simplecom_ro1:DC_inst|reg:inst5|ac[14]~5443 {} simplecom_ro1:DC_inst|reg:inst5|ac[14] {} } { 0.000ns 0.723ns 2.536ns 1.155ns 1.828ns 1.377ns } { 0.000ns 0.522ns 0.522ns 0.390ns 0.258ns 0.273ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.925 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[14] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "10.925 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[14] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 3.088ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.622 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.622 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\] 320.1 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 320.1 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]\" and destination register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns + Longest register register " "Info: + Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 1 REG LC_X13_Y5_N1 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y5_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.509 ns) 0.982 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]~109COUT1 2 COMB LC_X13_Y5_N1 2 " "Info: 2: + IC(0.473 ns) + CELL(0.509 ns) = 0.982 ns; Loc. = LC_X13_Y5_N1; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]~109COUT1'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.053 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[2\]~107COUT1 3 COMB LC_X13_Y5_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.053 ns; Loc. = LC_X13_Y5_N2; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[2\]~107COUT1'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.124 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]~113COUT1 4 COMB LC_X13_Y5_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.124 ns; Loc. = LC_X13_Y5_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]~113COUT1'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.696 ns) 1.820 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\] 5 REG LC_X13_Y5_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.696 ns) = 1.820 ns; Loc. = LC_X13_Y5_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 74.01 % ) " "Info: Total cell delay = 1.347 ns ( 74.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 25.99 % ) " "Info: Total interconnect delay = 0.473 ns ( 25.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.473ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 6.953 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instructionStepMode 1 CLK PIN_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_N9; Fanout = 3; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.101 ns) 2.973 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 2 COMB LC_X10_Y8_N3 5 " "Info: 2: + IC(1.567 ns) + CELL(0.101 ns) = 2.973 ns; Loc. = LC_X10_Y8_N3; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(0.629 ns) 6.953 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\] 3 REG LC_X13_Y5_N4 2 " "Info: 3: + IC(3.351 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X13_Y5_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 29.27 % ) " "Info: Total cell delay = 2.035 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.918 ns ( 70.73 % ) " "Info: Total interconnect delay = 4.918 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.000ns 1.567ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 6.953 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instructionStepMode 1 CLK PIN_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_N9; Fanout = 3; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.101 ns) 2.973 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 2 COMB LC_X10_Y8_N3 5 " "Info: 2: + IC(1.567 ns) + CELL(0.101 ns) = 2.973 ns; Loc. = LC_X10_Y8_N3; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(0.629 ns) 6.953 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 3 REG LC_X13_Y5_N1 20 " "Info: 3: + IC(3.351 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X13_Y5_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 29.27 % ) " "Info: Total cell delay = 2.035 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.918 ns ( 70.73 % ) " "Info: Total interconnect delay = 4.918 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.567ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.000ns 1.567ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.567ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.473ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.000ns 1.567ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.567ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|addlogic:inst2\|e2 simplecom_ro1:DC_inst\|addlogic:inst2\|e clk 7.592 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|addlogic:inst2\|e2\" and destination pin or register \"simplecom_ro1:DC_inst\|addlogic:inst2\|e\" for clock \"clk\" (Hold time is 7.592 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.704 ns + Largest " "Info: + Largest clock skew is 9.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.470 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.827 ns) 3.017 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X22_Y11_N4 2 " "Info: 2: + IC(0.891 ns) + CELL(0.827 ns) = 3.017 ns; Loc. = LC_X22_Y11_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.258 ns) 3.763 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X22_Y11_N7 1 " "Info: 3: + IC(0.488 ns) + CELL(0.258 ns) = 3.763 ns; Loc. = LC_X22_Y11_N7; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 4.431 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X22_Y11_N6 7 " "Info: 4: + IC(0.410 ns) + CELL(0.258 ns) = 4.431 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 8.759 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.501 ns) + CELL(0.827 ns) = 8.759 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.629 ns) 12.470 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e 6 REG LC_X14_Y7_N8 5 " "Info: 6: + IC(3.082 ns) + CELL(0.629 ns) = 12.470 ns; Loc. = LC_X14_Y7_N8; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.098 ns ( 32.86 % ) " "Info: Total cell delay = 4.098 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.372 ns ( 67.14 % ) " "Info: Total interconnect delay = 8.372 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.082ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.766 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.629 ns) 2.766 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e2 2 REG LC_X14_Y7_N2 2 " "Info: 2: + IC(0.838 ns) + CELL(0.629 ns) = 2.766 ns; Loc. = LC_X14_Y7_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.70 % ) " "Info: Total cell delay = 1.928 ns ( 69.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 30.30 % ) " "Info: Total interconnect delay = 0.838 ns ( 30.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst2|e2 {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.082ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst2|e2 {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.927 ns - Shortest register register " "Info: - Shortest register to register delay is 1.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e2 1 REG LC_X14_Y7_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y7_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.334 ns) 0.334 ns simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1205 2 COMB LC_X14_Y7_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.334 ns) = 0.334 ns; Loc. = LC_X14_Y7_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1205'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.334 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 774 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.522 ns) 1.231 ns simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1206 3 COMB LC_X14_Y7_N6 1 " "Info: 3: + IC(0.375 ns) + CELL(0.522 ns) = 1.231 ns; Loc. = LC_X14_Y7_N6; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1206'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 776 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 1.493 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e~783 4 COMB LC_X14_Y7_N7 1 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 1.493 ns; Loc. = LC_X14_Y7_N7; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e~783'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 simplecom_ro1:DC_inst|addlogic:inst2|e~783 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 777 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.273 ns) 1.927 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e 5 REG LC_X14_Y7_N8 5 " "Info: 5: + IC(0.161 ns) + CELL(0.273 ns) = 1.927 ns; Loc. = LC_X14_Y7_N8; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e~783 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.230 ns ( 63.83 % ) " "Info: Total cell delay = 1.230 ns ( 63.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.697 ns ( 36.17 % ) " "Info: Total interconnect delay = 0.697 ns ( 36.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 simplecom_ro1:DC_inst|addlogic:inst2|e~783 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 {} simplecom_ro1:DC_inst|addlogic:inst2|e~783 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.375ns 0.161ns 0.161ns } { 0.000ns 0.334ns 0.522ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.082ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst2|e2 {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 simplecom_ro1:DC_inst|addlogic:inst2|e~783 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 {} simplecom_ro1:DC_inst|addlogic:inst2|e~783 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.375ns 0.161ns 0.161ns } { 0.000ns 0.334ns 0.522ns 0.101ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] clockStepMode 2.462 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay\" and destination pin or register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]\" for clock \"clockStepMode\" (Hold time is 2.462 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.616 ns + Largest " "Info: + Largest clock skew is 5.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 12.622 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 12.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clockStepMode 1 CLK PIN_C12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_C12; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.101 ns) 2.880 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X22_Y11_N6 7 " "Info: 2: + IC(1.474 ns) + CELL(0.101 ns) = 2.880 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 7.208 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.501 ns) + CELL(0.827 ns) = 7.208 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.390 ns) 8.642 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 4 COMB LC_X10_Y8_N3 5 " "Info: 4: + IC(1.044 ns) + CELL(0.390 ns) = 8.642 ns; Loc. = LC_X10_Y8_N3; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(0.629 ns) 12.622 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 5 REG LC_X13_Y5_N1 20 " "Info: 5: + IC(3.351 ns) + CELL(0.629 ns) = 12.622 ns; Loc. = LC_X13_Y5_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 25.76 % ) " "Info: Total cell delay = 3.252 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.370 ns ( 74.24 % ) " "Info: Total interconnect delay = 9.370 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.622 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.622 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 7.006 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 7.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns clockStepMode 1 CLK PIN_C12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_C12; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.101 ns) 2.880 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X22_Y11_N6 7 " "Info: 2: + IC(1.474 ns) + CELL(0.101 ns) = 2.880 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.629 ns) 7.006 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay 3 REG LC_X9_Y10_N2 5 " "Info: 3: + IC(3.497 ns) + CELL(0.629 ns) = 7.006 ns; Loc. = LC_X9_Y10_N2; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 367 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 29.05 % ) " "Info: Total cell delay = 2.035 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.971 ns ( 70.95 % ) " "Info: Total interconnect delay = 4.971 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.006 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} } { 0.000ns 0.000ns 1.474ns 3.497ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.622 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.622 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.006 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} } { 0.000ns 0.000ns 1.474ns 3.497ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 367 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.969 ns - Shortest register register " "Info: - Shortest register to register delay is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay 1 REG LC_X9_Y10_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N2; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 367 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(1.084 ns) 2.969 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 2 REG LC_X13_Y5_N1 20 " "Info: 2: + IC(1.885 ns) + CELL(1.084 ns) = 2.969 ns; Loc. = LC_X13_Y5_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 36.51 % ) " "Info: Total cell delay = 1.084 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 63.49 % ) " "Info: Total interconnect delay = 1.885 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 1.885ns } { 0.000ns 1.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.622 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.622 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.474ns 3.501ns 1.044ns 3.351ns } { 0.000ns 1.305ns 0.101ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.006 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} } { 0.000ns 0.000ns 1.474ns 3.497ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 1.885ns } { 0.000ns 1.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[3\] keyIn\[3\] clk 6.916 ns register " "Info: tsu for register \"simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[3\]\" (data pin = \"keyIn\[3\]\", clock pin = \"clk\") is 6.916 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.636 ns + Longest pin register " "Info: + Longest pin to register delay is 19.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[3\] 1 PIN PIN_G16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 5; PIN Node = 'keyIn\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[3] } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.711 ns) + CELL(0.522 ns) 7.532 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal4~70 2 COMB LC_X11_Y14_N9 4 " "Info: 2: + IC(5.711 ns) + CELL(0.522 ns) = 7.532 ns; Loc. = LC_X11_Y14_N9; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal4~70'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { keyIn[3] simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 315 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.390 ns) 9.038 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal1~77 3 COMB LC_X10_Y13_N7 4 " "Info: 3: + IC(1.116 ns) + CELL(0.390 ns) = 9.038 ns; Loc. = LC_X10_Y13_N7; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal1~77'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 319 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.258 ns) 10.434 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal10~74 4 COMB LC_X9_Y14_N7 3 " "Info: 4: + IC(1.138 ns) + CELL(0.258 ns) = 10.434 ns; Loc. = LC_X9_Y14_N7; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal10~74'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 322 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.522 ns) 12.086 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal12~77 5 COMB LC_X9_Y13_N4 3 " "Info: 5: + IC(1.130 ns) + CELL(0.522 ns) = 12.086 ns; Loc. = LC_X9_Y13_N4; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal12~77'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 323 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.258 ns) 12.750 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal13~82 6 COMB LC_X9_Y13_N6 3 " "Info: 6: + IC(0.406 ns) + CELL(0.258 ns) = 12.750 ns; Loc. = LC_X9_Y13_N6; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal13~82'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 328 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.258 ns) 14.428 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal13~83 7 COMB LC_X11_Y14_N2 2 " "Info: 7: + IC(1.420 ns) + CELL(0.258 ns) = 14.428 ns; Loc. = LC_X11_Y14_N2; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal13~83'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~83 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 329 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.258 ns) 15.071 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|WideNor0~79 8 COMB LC_X11_Y14_N1 2 " "Info: 8: + IC(0.385 ns) + CELL(0.258 ns) = 15.071 ns; Loc. = LC_X11_Y14_N1; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|WideNor0~79'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~83 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0~79 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 334 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.390 ns) 16.817 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|WideNor0 9 COMB LC_X10_Y11_N5 5 " "Info: 9: + IC(1.356 ns) + CELL(0.390 ns) = 16.817 ns; Loc. = LC_X10_Y11_N5; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|WideNor0'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0~79 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 345 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.653 ns) 19.636 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[3\] 10 REG LC_X19_Y5_N9 3 " "Info: 10: + IC(2.166 ns) + CELL(0.653 ns) = 19.636 ns; Loc. = LC_X19_Y5_N9; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 simplecom_ro1:DC_inst|inpoutp:inst1|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1159 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.808 ns ( 24.49 % ) " "Info: Total cell delay = 4.808 ns ( 24.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.828 ns ( 75.51 % ) " "Info: Total interconnect delay = 14.828 ns ( 75.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.636 ns" { keyIn[3] simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~83 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0~79 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 simplecom_ro1:DC_inst|inpoutp:inst1|input[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "19.636 ns" { keyIn[3] {} keyIn[3]~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~83 {} simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0~79 {} simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 {} simplecom_ro1:DC_inst|inpoutp:inst1|input[3] {} } { 0.000ns 0.000ns 5.711ns 1.116ns 1.138ns 1.130ns 0.406ns 1.420ns 0.385ns 1.356ns 2.166ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.258ns 0.522ns 0.258ns 0.258ns 0.258ns 0.390ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1159 34 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.753 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 12.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.827 ns) 2.994 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk20000 2 REG LC_X21_Y8_N9 20 " "Info: 2: + IC(0.868 ns) + CELL(0.827 ns) = 2.994 ns; Loc. = LC_X21_Y8_N9; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk20000'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.827 ns) 6.938 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\] 3 REG LC_X8_Y14_N1 1 " "Info: 3: + IC(3.117 ns) + CELL(0.827 ns) = 6.938 ns; Loc. = LC_X8_Y14_N1; Fanout = 1; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.944 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[15] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.101 ns) 7.506 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120 4 COMB LC_X8_Y14_N8 1 " "Info: 4: + IC(0.467 ns) + CELL(0.101 ns) = 7.506 ns; Loc. = LC_X8_Y14_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[15] simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 168 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.390 ns) 8.256 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk 5 COMB LC_X8_Y14_N0 5 " "Info: 5: + IC(0.360 ns) + CELL(0.390 ns) = 8.256 ns; Loc. = LC_X8_Y14_N0; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 simplecom_ro1:DC_inst|inpoutp:inst1|key_clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.868 ns) + CELL(0.629 ns) 12.753 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[3\] 6 REG LC_X19_Y5_N9 3 " "Info: 6: + IC(3.868 ns) + CELL(0.629 ns) = 12.753 ns; Loc. = LC_X19_Y5_N9; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|key_clk simplecom_ro1:DC_inst|inpoutp:inst1|input[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1159 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.073 ns ( 31.94 % ) " "Info: Total cell delay = 4.073 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.680 ns ( 68.06 % ) " "Info: Total interconnect delay = 8.680 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[15] simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 simplecom_ro1:DC_inst|inpoutp:inst1|key_clk simplecom_ro1:DC_inst|inpoutp:inst1|input[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk20000 {} simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[15] {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk {} simplecom_ro1:DC_inst|inpoutp:inst1|input[3] {} } { 0.000ns 0.000ns 0.868ns 3.117ns 0.467ns 0.360ns 3.868ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.636 ns" { keyIn[3] simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~83 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0~79 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 simplecom_ro1:DC_inst|inpoutp:inst1|input[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "19.636 ns" { keyIn[3] {} keyIn[3]~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~83 {} simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0~79 {} simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 {} simplecom_ro1:DC_inst|inpoutp:inst1|input[3] {} } { 0.000ns 0.000ns 5.711ns 1.116ns 1.138ns 1.130ns 0.406ns 1.420ns 0.385ns 1.356ns 2.166ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.258ns 0.522ns 0.258ns 0.258ns 0.258ns 0.390ns 0.653ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[15] simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 simplecom_ro1:DC_inst|inpoutp:inst1|key_clk simplecom_ro1:DC_inst|inpoutp:inst1|input[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk20000 {} simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[15] {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk {} simplecom_ro1:DC_inst|inpoutp:inst1|input[3] {} } { 0.000ns 0.000ns 0.868ns 3.117ns 0.467ns 0.360ns 3.868ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.390ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk selected_reg\[13\] simplecom_ro1:DC_inst\|reg:inst5\|ir\[4\] 27.853 ns register " "Info: tco from clock \"clk\" to destination pin \"selected_reg\[13\]\" through register \"simplecom_ro1:DC_inst\|reg:inst5\|ir\[4\]\" is 27.853 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.493 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.827 ns) 3.017 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X22_Y11_N4 2 " "Info: 2: + IC(0.891 ns) + CELL(0.827 ns) = 3.017 ns; Loc. = LC_X22_Y11_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.258 ns) 3.763 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X22_Y11_N7 1 " "Info: 3: + IC(0.488 ns) + CELL(0.258 ns) = 3.763 ns; Loc. = LC_X22_Y11_N7; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 4.431 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X22_Y11_N6 7 " "Info: 4: + IC(0.410 ns) + CELL(0.258 ns) = 4.431 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 8.759 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.501 ns) + CELL(0.827 ns) = 8.759 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.105 ns) + CELL(0.629 ns) 12.493 ns simplecom_ro1:DC_inst\|reg:inst5\|ir\[4\] 6 REG LC_X9_Y9_N8 3 " "Info: 6: + IC(3.105 ns) + CELL(0.629 ns) = 12.493 ns; Loc. = LC_X9_Y9_N8; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ir\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.734 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1167 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.098 ns ( 32.80 % ) " "Info: Total cell delay = 4.098 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.395 ns ( 67.20 % ) " "Info: Total interconnect delay = 8.395 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.493 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.493 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ir[4] {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.105ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1167 28 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.162 ns + Longest register pin " "Info: + Longest register to pin delay is 15.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|reg:inst5\|ir\[4\] 1 REG LC_X9_Y9_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N8; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ir\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|reg:inst5|ir[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1167 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.522 ns) 1.938 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1917 2 COMB LC_X9_Y8_N1 1 " "Info: 2: + IC(1.416 ns) + CELL(0.522 ns) = 1.938 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1917'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { simplecom_ro1:DC_inst|reg:inst5|ir[4] simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1111 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.390 ns) 3.381 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1918 3 COMB LC_X8_Y5_N8 1 " "Info: 3: + IC(1.053 ns) + CELL(0.390 ns) = 3.381 ns; Loc. = LC_X8_Y5_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1918'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1112 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.522 ns) 6.016 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1921 4 COMB LC_X13_Y12_N8 1 " "Info: 4: + IC(2.113 ns) + CELL(0.522 ns) = 6.016 ns; Loc. = LC_X13_Y12_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1921'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1113 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.522 ns) 7.157 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1922 5 COMB LC_X12_Y12_N2 1 " "Info: 5: + IC(0.619 ns) + CELL(0.522 ns) = 7.157 ns; Loc. = LC_X12_Y12_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1922'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1115 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.101 ns) 8.606 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1956 6 COMB LC_X8_Y10_N7 7 " "Info: 6: + IC(1.348 ns) + CELL(0.101 ns) = 8.606 ns; Loc. = LC_X8_Y10_N7; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1956'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1116 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.522 ns) 10.273 ns simplecom_ro1:DC_inst\|regOut:inst11\|Mux40~29 7 COMB LC_X7_Y11_N5 1 " "Info: 7: + IC(1.145 ns) + CELL(0.522 ns) = 10.273 ns; Loc. = LC_X7_Y11_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|Mux40~29'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1119 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.024 ns) + CELL(1.865 ns) 15.162 ns selected_reg\[13\] 8 PIN PIN_T11 0 " "Info: 8: + IC(3.024 ns) + CELL(1.865 ns) = 15.162 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'selected_reg\[13\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 selected_reg[13] } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.444 ns ( 29.31 % ) " "Info: Total cell delay = 4.444 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.718 ns ( 70.69 % ) " "Info: Total interconnect delay = 10.718 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.162 ns" { simplecom_ro1:DC_inst|reg:inst5|ir[4] simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 selected_reg[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "15.162 ns" { simplecom_ro1:DC_inst|reg:inst5|ir[4] {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 {} simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 {} selected_reg[13] {} } { 0.000ns 1.416ns 1.053ns 2.113ns 0.619ns 1.348ns 1.145ns 3.024ns } { 0.000ns 0.522ns 0.390ns 0.522ns 0.522ns 0.101ns 0.522ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.493 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.493 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ir[4] {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.105ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.162 ns" { simplecom_ro1:DC_inst|reg:inst5|ir[4] simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 selected_reg[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "15.162 ns" { simplecom_ro1:DC_inst|reg:inst5|ir[4] {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 {} simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 {} selected_reg[13] {} } { 0.000ns 1.416ns 1.053ns 2.113ns 0.619ns 1.348ns 1.145ns 3.024ns } { 0.000ns 0.522ns 0.390ns 0.522ns 0.522ns 0.101ns 0.522ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset_in selected_reg\[19\] 13.449 ns Longest " "Info: Longest tpd from source pin \"reset_in\" to destination pin \"selected_reg\[19\]\" is 13.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns reset_in 1 CLK PIN_E8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_E8; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.101 ns) 2.939 ns simplecom_ro1:DC_inst\|reset:inst\|reset_out 2 COMB LC_X8_Y10_N3 230 " "Info: 2: + IC(1.533 ns) + CELL(0.101 ns) = 2.939 ns; Loc. = LC_X8_Y10_N3; Fanout = 230; COMB Node = 'simplecom_ro1:DC_inst\|reset:inst\|reset_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(0.258 ns) 5.868 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[8\]~1904 3 COMB LC_X14_Y4_N8 7 " "Info: 3: + IC(2.671 ns) + CELL(0.258 ns) = 5.868 ns; Loc. = LC_X14_Y4_N8; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[8\]~1904'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|regOut:inst11|reg_node[8]~1904 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1067 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.258 ns) 8.622 ns simplecom_ro1:DC_inst\|regOut:inst11\|Mux35~25 4 COMB LC_X17_Y14_N8 1 " "Info: 4: + IC(2.496 ns) + CELL(0.258 ns) = 8.622 ns; Loc. = LC_X17_Y14_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|Mux35~25'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[8]~1904 simplecom_ro1:DC_inst|regOut:inst11|Mux35~25 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1087 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(1.879 ns) 13.449 ns selected_reg\[19\] 5 PIN PIN_M13 0 " "Info: 5: + IC(2.948 ns) + CELL(1.879 ns) = 13.449 ns; Loc. = PIN_M13; Fanout = 0; PIN Node = 'selected_reg\[19\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { simplecom_ro1:DC_inst|regOut:inst11|Mux35~25 selected_reg[19] } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.801 ns ( 28.26 % ) " "Info: Total cell delay = 3.801 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.648 ns ( 71.74 % ) " "Info: Total interconnect delay = 9.648 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.449 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|regOut:inst11|reg_node[8]~1904 simplecom_ro1:DC_inst|regOut:inst11|Mux35~25 selected_reg[19] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "13.449 ns" { reset_in {} reset_in~out0 {} simplecom_ro1:DC_inst|reset:inst|reset_out {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[8]~1904 {} simplecom_ro1:DC_inst|regOut:inst11|Mux35~25 {} selected_reg[19] {} } { 0.000ns 0.000ns 1.533ns 2.671ns 2.496ns 2.948ns } { 0.000ns 1.305ns 0.101ns 0.258ns 0.258ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "simplecom_ro1:DC_inst\|reg:inst5\|i reset_in clk 6.644 ns register " "Info: th for register \"simplecom_ro1:DC_inst\|reg:inst5\|i\" (data pin = \"reset_in\", clock pin = \"clk\") is 6.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.470 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.827 ns) 3.017 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X22_Y11_N4 2 " "Info: 2: + IC(0.891 ns) + CELL(0.827 ns) = 3.017 ns; Loc. = LC_X22_Y11_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.258 ns) 3.763 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X22_Y11_N7 1 " "Info: 3: + IC(0.488 ns) + CELL(0.258 ns) = 3.763 ns; Loc. = LC_X22_Y11_N7; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 4.431 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X22_Y11_N6 7 " "Info: 4: + IC(0.410 ns) + CELL(0.258 ns) = 4.431 ns; Loc. = LC_X22_Y11_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.827 ns) 8.759 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.501 ns) + CELL(0.827 ns) = 8.759 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.629 ns) 12.470 ns simplecom_ro1:DC_inst\|reg:inst5\|i 6 REG LC_X11_Y5_N4 13 " "Info: 6: + IC(3.082 ns) + CELL(0.629 ns) = 12.470 ns; Loc. = LC_X11_Y5_N4; Fanout = 13; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|i'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 305 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.098 ns ( 32.86 % ) " "Info: Total cell delay = 4.098 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.372 ns ( 67.14 % ) " "Info: Total interconnect delay = 8.372 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.082ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 305 20 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.839 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns reset_in 1 CLK PIN_E8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_E8; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.101 ns) 2.939 ns simplecom_ro1:DC_inst\|reset:inst\|reset_out 2 COMB LC_X8_Y10_N3 230 " "Info: 2: + IC(1.533 ns) + CELL(0.101 ns) = 2.939 ns; Loc. = LC_X8_Y10_N3; Fanout = 230; COMB Node = 'simplecom_ro1:DC_inst\|reset:inst\|reset_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.767 ns) 5.839 ns simplecom_ro1:DC_inst\|reg:inst5\|i 3 REG LC_X11_Y5_N4 13 " "Info: 3: + IC(2.133 ns) + CELL(0.767 ns) = 5.839 ns; Loc. = LC_X11_Y5_N4; Fanout = 13; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|i'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 305 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 37.22 % ) " "Info: Total cell delay = 2.173 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.666 ns ( 62.78 % ) " "Info: Total interconnect delay = 3.666 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { reset_in {} reset_in~out0 {} simplecom_ro1:DC_inst|reset:inst|reset_out {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 1.533ns 2.133ns } { 0.000ns 1.305ns 0.101ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 0.891ns 0.488ns 0.410ns 3.501ns 3.082ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { reset_in {} reset_in~out0 {} simplecom_ro1:DC_inst|reset:inst|reset_out {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 1.533ns 2.133ns } { 0.000ns 1.305ns 0.101ns 0.767ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 20:49:20 2008 " "Info: Processing ended: Thu Jul 03 20:49:20 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Info: Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
