=====
SETUP
11.339
14.507
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
14.507
=====
SETUP
11.359
14.487
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
14.487
=====
SETUP
11.502
14.345
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
14.345
=====
SETUP
11.549
14.297
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
14.297
=====
SETUP
11.549
14.297
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
14.297
=====
SETUP
11.694
14.152
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
14.152
=====
SETUP
11.694
14.152
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
14.152
=====
SETUP
11.718
14.129
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
14.129
=====
SETUP
11.746
14.101
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
14.101
=====
SETUP
11.746
14.101
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
12.648
13.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.220
13.769
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
14.101
=====
SETUP
12.574
13.273
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.958
10.329
u_v9958/u_v9958_core/u_vdp_command/n722_s
10.329
10.364
u_v9958/u_v9958_core/u_vdp_command/n721_s
10.364
10.399
u_v9958/u_v9958_core/u_vdp_command/n720_s
10.399
10.434
u_v9958/u_v9958_core/u_vdp_command/n719_s
10.434
10.904
u_v9958/u_v9958_core/u_vdp_command/n1557_s29
11.560
12.013
u_v9958/u_v9958_core/u_vdp_command/n1557_s28
12.260
12.722
u_v9958/u_v9958_core/u_vdp_command/n1557_s25
12.724
13.273
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
13.273
=====
SETUP
12.748
13.099
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n313_s2
4.128
4.581
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.288
5.805
u_v9958/u_v9958_core/u_vdp_command/n318_s2
6.502
6.873
u_v9958/u_v9958_core/u_vdp_command/n706_s0
7.642
8.191
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.191
8.227
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.227
8.262
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.262
8.297
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
9.528
10.077
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
10.079
10.628
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
10.630
11.092
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
11.264
11.717
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
12.406
12.955
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
13.099
=====
SETUP
12.997
12.850
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.958
10.329
u_v9958/u_v9958_core/u_vdp_command/n722_s
10.329
10.799
u_v9958/u_v9958_core/u_vdp_command/n1560_s28
11.212
11.583
u_v9958/u_v9958_core/u_vdp_command/n1560_s27
11.753
12.215
u_v9958/u_v9958_core/u_vdp_command/n1560_s25
12.388
12.850
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
12.850
=====
SETUP
13.217
12.629
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.958
10.329
u_v9958/u_v9958_core/u_vdp_command/n722_s
10.329
10.364
u_v9958/u_v9958_core/u_vdp_command/n721_s
10.364
10.399
u_v9958/u_v9958_core/u_vdp_command/n720_s
10.399
10.434
u_v9958/u_v9958_core/u_vdp_command/n719_s
10.434
10.470
u_v9958/u_v9958_core/u_vdp_command/n718_s
10.470
10.505
u_v9958/u_v9958_core/u_vdp_command/n717_s
10.505
10.975
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
11.145
11.662
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
12.059
12.629
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
12.629
=====
SETUP
13.394
12.453
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
4.084
4.546
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.547
5.000
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.440
5.957
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
6.215
6.732
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.153
7.708
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
7.708
7.811
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s6
8.938
9.487
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.660
10.215
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s6
10.641
11.012
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s3
11.419
11.989
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s0
11.991
12.453
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
12.453
=====
SETUP
13.445
12.401
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n964_s
10.003
10.374
u_v9958/u_v9958_core/u_vdp_command/n963_s
10.374
10.409
u_v9958/u_v9958_core/u_vdp_command/n962_s
10.409
10.444
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.444
10.479
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.479
10.515
u_v9958/u_v9958_core/u_vdp_command/n959_s
10.515
10.985
u_v9958/u_v9958_core/u_vdp_command/n1576_s22
11.398
11.769
u_v9958/u_v9958_core/u_vdp_command/n1576_s21
11.939
12.401
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_7_s0
12.401
=====
SETUP
13.624
12.223
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s16
6.805
7.258
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s10
7.505
8.060
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s6
8.628
8.999
u_v9958/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
10.016
10.533
u_v9958/u_v9958_core/u_vdp_command/ff_r44_clr_1_s5
10.956
11.526
u_v9958/u_v9958_core/u_vdp_command/ff_r44_clr_0_s0
12.223
=====
SETUP
13.644
12.203
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
4.084
4.546
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.547
5.000
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.440
5.957
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
6.215
6.732
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.153
7.708
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
7.708
7.811
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s6
8.938
9.487
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.660
10.215
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s6
10.641
11.012
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s1
11.270
11.641
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s0
11.654
12.203
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
12.203
=====
SETUP
13.644
12.203
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
4.084
4.546
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.547
5.000
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.440
5.957
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
6.215
6.732
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.153
7.708
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
7.708
7.811
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s6
8.938
9.487
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.660
10.215
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s6
10.641
11.012
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s1
11.270
11.641
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s2
11.654
12.203
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
12.203
=====
SETUP
13.644
12.203
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
4.084
4.546
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
4.547
5.000
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
5.440
5.957
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
6.215
6.732
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
7.153
7.708
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
7.708
7.811
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s6
8.938
9.487
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s3
9.660
10.215
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s6
10.641
11.012
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s1
11.270
11.641
u_v9958/u_v9958_core/u_vdp_color_decoder/n225_s2
11.654
12.203
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
12.203
=====
SETUP
13.647
12.200
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n964_s
10.003
10.374
u_v9958/u_v9958_core/u_vdp_command/n963_s
10.374
10.409
u_v9958/u_v9958_core/u_vdp_command/n962_s
10.409
10.444
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.444
10.479
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.479
10.949
u_v9958/u_v9958_core/u_vdp_command/n1577_s22
11.363
11.734
u_v9958/u_v9958_core/u_vdp_command/n1577_s21
11.738
12.200
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_6_s0
12.200
=====
SETUP
13.657
12.189
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n964_s
10.003
10.374
u_v9958/u_v9958_core/u_vdp_command/n963_s
10.374
10.409
u_v9958/u_v9958_core/u_vdp_command/n962_s
10.409
10.444
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.444
10.914
u_v9958/u_v9958_core/u_vdp_command/n1578_s22
10.919
11.468
u_v9958/u_v9958_core/u_vdp_command/n1578_s21
11.640
12.189
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_5_s0
12.189
=====
SETUP
13.659
12.188
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.958
10.329
u_v9958/u_v9958_core/u_vdp_command/n722_s
10.329
10.364
u_v9958/u_v9958_core/u_vdp_command/n721_s
10.364
10.834
u_v9958/u_v9958_core/u_vdp_command/n1559_s27
11.004
11.466
u_v9958/u_v9958_core/u_vdp_command/n1559_s25
11.639
12.188
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
12.188
=====
SETUP
13.688
12.158
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s16
6.805
7.258
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s10
7.505
8.060
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wdata_7_s6
8.628
8.999
u_v9958/u_v9958_core/u_vdp_command/ff_r44_clr_7_s8
10.016
10.533
u_v9958/u_v9958_core/u_vdp_command/ff_r44_clr_7_s5
10.951
11.413
u_v9958/u_v9958_core/u_vdp_command/ff_r44_clr_4_s0
12.158
=====
SETUP
13.727
12.120
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
5.087
5.540
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s4
5.971
6.526
u_v9958/u_v9958_core/u_vdp_command/n189_s2
7.498
7.869
u_v9958/u_v9958_core/u_vdp_command/n216_s0
8.440
8.893
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.958
10.329
u_v9958/u_v9958_core/u_vdp_command/n722_s
10.329
10.364
u_v9958/u_v9958_core/u_vdp_command/n721_s
10.364
10.399
u_v9958/u_v9958_core/u_vdp_command/n720_s
10.399
10.869
u_v9958/u_v9958_core/u_vdp_command/n1558_s27
11.282
11.653
u_v9958/u_v9958_core/u_vdp_command/n1558_s25
11.658
12.120
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
12.120
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.198
2.288
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.198
2.288
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_9_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_9_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_6_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.303
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_11_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_3_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_4_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_3_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
2.164
