/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/gigantic_mux
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap gigantic_mux /home/feilong/Storages/fpga/000_vivado_sim_linux32/gigantic_mux
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work gigantic_mux -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.cmf
