Vivado Simulator 2025.1 - Simulation Report
--------------------------------------------
INFO: Starting simulation for project "VLSI_Design"
INFO: Running Timing Analysis...

TIMING REPORT:
--------------------------------------------
Design Name: my_chip_top
Clock Name: clk_main
Setup Time: 2.1 ns  Hold Time: 0.9 ns  Clock Delay: 3.2 ns
Slack: 0.5 ns  Max Frequency: 450 MHz
Path Delay: 1.8 ns  Data Arrival Time: 1.3 ns  Data Required Time: 1.8 ns

INFO: Running Power Analysis...

POWER REPORT:
--------------------------------------------
Total Dynamic Power: 10.5 mW  
Total Static Power: 3.1 mW
Leakage Power: 0.8 mW  Switching Power: 5.2 mW  Internal Power: 4.5 mW
VDD Supply: 1.2V  Current Drawn: 8.75 mA

INFO: Running Utilization Analysis...

UTILIZATION REPORT:
--------------------------------------------
LUTs Used: 12,500 / 50,000 (25%)
Flip-Flops Used: 6,300 / 25,000 (25.2%)
BRAM Blocks Used: 50 / 200 (25%)
DSP Blocks Used: 15 / 100 (15%)
Routing Utilization: 42%

INFO: Simulation completed successfully.
--------------------------------------------
End of Report
