
CGRA - Modelling and Exploration (http://cgra-me.ece.utoronto.ca/)
Copyright (c) 2015-2023 University of Toronto. All Rights Reserved.
For research and academic purposes only. Commercial use is prohibited.
Please email questions to: Jason Anderson (janders@ece.utoronto.ca)
Compiled: Nov 12 2025 02:41:36

[INFO] Parsing DFG...
[INFO] Using C++ architecture ID hycube
[INFO] Architecture description: HyCUBE CGRA Architecture
[INFO] Creating "hycube" Architecture from C++...
DEBUG: The value of II read from arguments is: 3
[INFO] Creating MRRG...
[INFO] Creating Mapper 'ClusteredMapper'...
[INFO] Reducing MRRG...
[INFO] Mapping...
SEED: 10
Num of ops: 40Calculating ASAP!
Visiting op 'const1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const1(const)
Rescheduled ops: 
Number scheduled: 1
Visiting op 'const2(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2(const)
Rescheduled ops: 
Number scheduled: 2
Visiting op 'const3(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3(const)
Rescheduled ops: 
Number scheduled: 3
Visiting op 'const4(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4(const)
Rescheduled ops: 
Number scheduled: 4
Visiting op 'i10_load(load)' with 1 operands:
Not scheduled: i9_addrcal(addrcal)
Latestest start: -1
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Not scheduled: i8_add(add)
Latestest start: -1
Visiting op 'i12_load(load)' with 1 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i13_call(get_real)' with 1 operands:
Not scheduled: i10_load(load)
Latestest start: -1
Visiting op 'i14_call(get_imag)' with 1 operands:
Not scheduled: i10_load(load)
Latestest start: -1
Visiting op 'i15_call(get_real)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i16_call(get_imag)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_lshr(lshr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_lshr(lshr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i13_call(get_real)
Latestest start: -1
Visiting op 'i32_add(add)' with 2 operands:
Not scheduled: i14_call(get_imag)
Latestest start: -1
Visiting op 'i33_sub(sub)' with 2 operands:
Not scheduled: i13_call(get_real)
Latestest start: -1
Visiting op 'i34_sub(sub)' with 2 operands:
Not scheduled: i14_call(get_imag)
Latestest start: -1
Visiting op 'i35_call(combine)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i36_store(store)' with 2 operands:
Not scheduled: i35_call(combine)
Latestest start: -1
Visiting op 'i37_call(combine)' with 2 operands:
Not scheduled: i33_sub(sub)
Latestest start: -1
Visiting op 'i38_store(store)' with 2 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i39_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i39_add(add)
Rescheduled ops: 
Number scheduled: 5
Visiting op 'i3_add(add)' with 2 operands:
Not scheduled: input1(input)
Latestest start: -1
Visiting op 'i40_add(add)' with 2 operands:
Not scheduled: const4_dup0(const)
Latestest start: -1
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Not scheduled: i3_add(add)
Latestest start: -1
Visiting op 'i5_load(load)' with 1 operands:
Not scheduled: i4_addrcal(addrcal)
Latestest start: -1
Visiting op 'i6_call(get_real)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i7_call(get_imag)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i8_add(add)' with 2 operands:
Not scheduled: input1(input)
Latestest start: -1
Visiting op 'i9_addrcal(addrcal)' with 2 operands:
Latestest start: 2
Verifying bounds for i9_addrcal(addrcal)
Rescheduling const2(const) at: 1
Rescheduled ops: 
Number scheduled: 6
Visiting op 'input1(input)' with 0 operands:
Latestest start: 0
Verifying bounds for input1(input)
Rescheduled ops: 
Number scheduled: 7
Visiting op 'const2_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2_dup0(const)
Rescheduled ops: 
Number scheduled: 8
Visiting op 'const3_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3_dup0(const)
Rescheduled ops: 
Number scheduled: 9
Visiting op 'const4_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4_dup0(const)
Rescheduled ops: 
Number scheduled: 10
ASAP Scheduling total :40 Scheduled: 10
Visiting op 'i10_load(load)' with 1 operands:
Latestest start: 4
Verifying bounds for i10_load(load)
Rescheduled ops: 
Number scheduled: 11
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Not scheduled: i8_add(add)
Latestest start: -1
Visiting op 'i12_load(load)' with 1 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i13_call(get_real)' with 1 operands:
Latestest start: 6
Verifying bounds for i13_call(get_real)
Rescheduled ops: 
Number scheduled: 12
Visiting op 'i14_call(get_imag)' with 1 operands:
Latestest start: 6
Verifying bounds for i14_call(get_imag)
Rescheduled ops: 
Number scheduled: 13
Visiting op 'i15_call(get_real)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i16_call(get_imag)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_lshr(lshr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_lshr(lshr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i32_add(add)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i33_sub(sub)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i34_sub(sub)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i35_call(combine)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i36_store(store)' with 2 operands:
Not scheduled: i35_call(combine)
Latestest start: -1
Visiting op 'i37_call(combine)' with 2 operands:
Not scheduled: i33_sub(sub)
Latestest start: -1
Visiting op 'i38_store(store)' with 2 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Not scheduled: i40_add(add)
Latestest start: -1
Visiting op 'i40_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i40_add(add)
Rescheduled ops: 
Number scheduled: 14
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Not scheduled: i3_add(add)
Latestest start: -1
Visiting op 'i5_load(load)' with 1 operands:
Not scheduled: i4_addrcal(addrcal)
Latestest start: -1
Visiting op 'i6_call(get_real)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i7_call(get_imag)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i8_add(add)' with 2 operands:
Latestest start: 2
Verifying bounds for i8_add(add)
Rescheduled ops: 
Number scheduled: 15
ASAP Scheduling total :40 Scheduled: 15
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Latestest start: 3
Verifying bounds for i11_addrcal(addrcal)
Rescheduling const2_dup0(const) at: 2
Rescheduled ops: 
Number scheduled: 16
Visiting op 'i12_load(load)' with 1 operands:
Latestest start: 5
Verifying bounds for i12_load(load)
Rescheduled ops: 
Number scheduled: 17
Visiting op 'i15_call(get_real)' with 1 operands:
Latestest start: 7
Verifying bounds for i15_call(get_real)
Rescheduled ops: 
Number scheduled: 18
Visiting op 'i16_call(get_imag)' with 1 operands:
Latestest start: 7
Verifying bounds for i16_call(get_imag)
Rescheduled ops: 
Number scheduled: 19
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i6_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i7_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_lshr(lshr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i6_call(get_real)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i7_call(get_imag)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_lshr(lshr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i32_add(add)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i33_sub(sub)' with 2 operands:
Not scheduled: i24_lshr(lshr)
Latestest start: -1
Visiting op 'i34_sub(sub)' with 2 operands:
Not scheduled: i28_lshr(lshr)
Latestest start: -1
Visiting op 'i35_call(combine)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i36_store(store)' with 2 operands:
Not scheduled: i35_call(combine)
Latestest start: -1
Visiting op 'i37_call(combine)' with 2 operands:
Not scheduled: i33_sub(sub)
Latestest start: -1
Visiting op 'i38_store(store)' with 2 operands:
Not scheduled: i37_call(combine)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Latestest start: 2
Verifying bounds for i3_add(add)
Rescheduled ops: 
Number scheduled: 20
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Latestest start: 3
Verifying bounds for i4_addrcal(addrcal)
Rescheduling const1(const) at: 2
Rescheduled ops: 
Number scheduled: 21
Visiting op 'i5_load(load)' with 1 operands:
Latestest start: 5
Verifying bounds for i5_load(load)
Rescheduled ops: 
Number scheduled: 22
Visiting op 'i6_call(get_real)' with 1 operands:
Latestest start: 7
Verifying bounds for i6_call(get_real)
Rescheduled ops: 
Number scheduled: 23
Visiting op 'i7_call(get_imag)' with 1 operands:
Latestest start: 7
Verifying bounds for i7_call(get_imag)
Rescheduled ops: 
Number scheduled: 24
ASAP Scheduling total :40 Scheduled: 24
Visiting op 'i19_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i19_mul(mul)
Rescheduled ops: 
Number scheduled: 25
Visiting op 'i22_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i22_mul(mul)
Rescheduled ops: 
Number scheduled: 26
Visiting op 'i23_sub(sub)' with 2 operands:
Latestest start: 9
Verifying bounds for i23_sub(sub)
Rescheduled ops: 
Number scheduled: 27
Visiting op 'i24_lshr(lshr)' with 2 operands:
Latestest start: 10
Verifying bounds for i24_lshr(lshr)
Rescheduling const3(const) at: 9
Rescheduled ops: 
Number scheduled: 28
Visiting op 'i25_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i25_mul(mul)
Rescheduled ops: 
Number scheduled: 29
Visiting op 'i26_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i26_mul(mul)
Rescheduled ops: 
Number scheduled: 30
Visiting op 'i27_add(add)' with 2 operands:
Latestest start: 9
Verifying bounds for i27_add(add)
Rescheduled ops: 
Number scheduled: 31
Visiting op 'i28_lshr(lshr)' with 2 operands:
Latestest start: 10
Verifying bounds for i28_lshr(lshr)
Rescheduling const3_dup0(const) at: 9
Rescheduled ops: 
Number scheduled: 32
Visiting op 'i30_add(add)' with 2 operands:
Latestest start: 11
Verifying bounds for i30_add(add)
Rescheduled ops: 
Number scheduled: 33
Visiting op 'i32_add(add)' with 2 operands:
Latestest start: 11
Verifying bounds for i32_add(add)
Rescheduled ops: 
Number scheduled: 34
Visiting op 'i33_sub(sub)' with 2 operands:
Latestest start: 11
Verifying bounds for i33_sub(sub)
Rescheduled ops: 
Number scheduled: 35
Visiting op 'i34_sub(sub)' with 2 operands:
Latestest start: 11
Verifying bounds for i34_sub(sub)
Rescheduled ops: 
Number scheduled: 36
Visiting op 'i35_call(combine)' with 2 operands:
Latestest start: 12
Verifying bounds for i35_call(combine)
Rescheduled ops: 
Number scheduled: 37
Visiting op 'i36_store(store)' with 2 operands:
Latestest start: 12
Verifying bounds for i36_store(store)
Rescheduled ops: 
Number scheduled: 38
Visiting op 'i37_call(combine)' with 2 operands:
Latestest start: 12
Verifying bounds for i37_call(combine)
Rescheduled ops: 
Number scheduled: 39
Visiting op 'i38_store(store)' with 2 operands:
Latestest start: 12
Verifying bounds for i38_store(store)
Rescheduled ops: 
Number scheduled: 40
ASAP Scheduling total :40 Scheduled: 40
ASAP Scheduling complete!
Scheduling complete!
const4_dup0  0
i9_addrcal  2
i8_add  2
i7_call  7
i6_call  7
i5_load  5
i4_addrcal  3
i40_add  1
i16_call  7
i38_store  12
i13_call  6
i14_call  6
i25_mul  8
i12_load  5
input1  0
i22_mul  8
const2  1
const3_dup0  9
i11_addrcal  3
i19_mul  8
i33_sub  11
i10_load  4
const4  0
const3  9
const1  2
i28_lshr  10
const2_dup0  2
i36_store  12
i24_lshr  10
i32_add  11
i15_call  7
i34_sub  11
i30_add  11
i26_mul  8
i35_call  12
i23_sub  9
i27_add  9
i37_call  12
i39_add  1
i3_add  2
TMPack Result
cluster 0
const1(const) 0
i4_addrcal(addrcal) 0
cluster 1
const2(const) 1
i9_addrcal(addrcal) 1
cluster 2
const3(const) 2
i24_lshr(lshr) 2
cluster 3
const4(const) 3
i39_add(add) 3
cluster 4
input1(input) 4
cluster 5
const2_dup0(const) 5
i11_addrcal(addrcal) 5
cluster 6
const3_dup0(const) 6
i28_lshr(lshr) 6
cluster 7
const4_dup0(const) 7
i40_add(add) 7
cluster 8
i5_load(load) 8
cluster 9
i10_load(load) 9
cluster 10
i36_store(store) 10
cluster 11
i30_add(add) 11
cluster 12
i33_sub(sub) 12
cluster 13
i8_add(add) 13
cluster 14
i3_add(add) 14
cluster 15
i12_load(load) 15
cluster 16
i38_store(store) 16
cluster 17
i32_add(add) 17
cluster 18
i34_sub(sub) 18
cluster 19
i6_call(get_real) 19
cluster 20
i7_call(get_imag) 20
cluster 21
i13_call(get_real) 21
cluster 22
i14_call(get_imag) 22
cluster 23
i35_call(combine) 23
cluster 24
i37_call(combine) 24
cluster 25
i15_call(get_real) 25
cluster 26
i16_call(get_imag) 26
cluster 27
i19_mul(mul) 27
cluster 28
i25_mul(mul) 28
cluster 29
i22_mul(mul) 29
cluster 30
i26_mul(mul) 30
cluster 31
i23_sub(sub) 31
cluster 32
i27_add(add) 32
Finding delta Costs:
Total Cost: 293.345
ITERATION: 0
Initial Temperature is 213.341
initial mapping: Operation Mapping Result:
const1(const):   2:pe_c0_r2.const_val.const

const2(const):   1:pe_c0_r2.const_val.const

const3(const):   0:pe_c0_r1.const_val.const

const4(const):   0:pe_c1_r1.const_val.const

i10_load(load):   1:mem_0.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c2_r2.ALU.fu

i12_load(load):   2:mem_0.mem_unit.mem

i13_call(get_real):   0:pe_c2_r1.ALU.fu

i14_call(get_imag):   0:pe_c0_r0.ALU.fu

i15_call(get_real):   1:pe_c2_r3.ALU.fu

i16_call(get_imag):   1:pe_c0_r0.ALU.fu

i19_mul(mul):   2:pe_c2_r2.ALU.fu

i22_mul(mul):   2:pe_c3_r0.ALU.fu

i23_sub(sub):   0:pe_c1_r2.ALU.fu

i24_lshr(lshr):   1:pe_c0_r1.ALU.fu

i25_mul(mul):   2:pe_c3_r3.ALU.fu

i26_mul(mul):   2:pe_c2_r3.ALU.fu

i27_add(add):   0:pe_c0_r3.ALU.fu

i28_lshr(lshr):   1:pe_c1_r0.ALU.fu

i30_add(add):   2:pe_c1_r1.ALU.fu

i32_add(add):   2:pe_c0_r1.ALU.fu

i33_sub(sub):   2:pe_c1_r0.ALU.fu

i34_sub(sub):   2:pe_c3_r1.ALU.fu

i35_call(combine):   0:pe_c3_r3.ALU.fu

i36_store(store):   0:mem_1.mem_unit.mem

i37_call(combine):   0:pe_c3_r0.ALU.fu

i38_store(store):   0:mem_2.mem_unit.mem

i39_add(add):   1:pe_c1_r1.ALU.fu

i3_add(add):   2:pe_c0_r3.ALU.fu

i40_add(add):   1:pe_c2_r0.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r2.ALU.fu

i5_load(load):   2:mem_3.mem_unit.mem

i6_call(get_real):   1:pe_c0_r3.ALU.fu

i7_call(get_imag):   1:pe_c1_r2.ALU.fu

i8_add(add):   2:pe_c3_r2.ALU.fu

i9_addrcal(addrcal):   2:pe_c0_r2.ALU.fu

input1(input):   0:io_bottom_3.IOPin.io

const2_dup0(const):   2:pe_c2_r2.const_val.const

const3_dup0(const):   0:pe_c1_r0.const_val.const

const4_dup0(const):   0:pe_c2_r0.const_val.const


Connection Mapping Result:
const1_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
i10_load_out:
__NOT_MAPPED__
i11_addrcal_out:
__NOT_MAPPED__
i12_load_out:
__NOT_MAPPED__
i13_call_out:
__NOT_MAPPED__
i14_call_out:
__NOT_MAPPED__
i15_call_out:
__NOT_MAPPED__
i16_call_out:
__NOT_MAPPED__
i19_mul_out:
__NOT_MAPPED__
i22_mul_out:
__NOT_MAPPED__
i23_sub_out:
__NOT_MAPPED__
i24_lshr_out:
__NOT_MAPPED__
i25_mul_out:
__NOT_MAPPED__
i26_mul_out:
__NOT_MAPPED__
i27_add_out:
__NOT_MAPPED__
i28_lshr_out:
__NOT_MAPPED__
i30_add_out:
__NOT_MAPPED__
i32_add_out:
__NOT_MAPPED__
i33_sub_out:
__NOT_MAPPED__
i34_sub_out:
__NOT_MAPPED__
i35_call_out:
__NOT_MAPPED__
i37_call_out:
__NOT_MAPPED__
i39_add_out:
__NOT_MAPPED__
i3_add_out:
__NOT_MAPPED__
i40_add_out:
__NOT_MAPPED__
i4_addrcal_out:
__NOT_MAPPED__
i5_load_out:
__NOT_MAPPED__
i6_call_out:
__NOT_MAPPED__
i7_call_out:
__NOT_MAPPED__
i8_add_out:
__NOT_MAPPED__
i9_addrcal_out:
__NOT_MAPPED__
input1_out:
__NOT_MAPPED__
const2_dup0_out:
__NOT_MAPPED__
const3_dup0_out:
__NOT_MAPPED__
const4_dup0_out:
__NOT_MAPPED__
Begin annealing
Iteration start: temp=213.341
Iteration start: temp=202.674
Iteration start: temp=192.541
Iteration start: temp=182.914
Iteration start: temp=173.768
Iteration start: temp=165.079
Iteration start: temp=156.826
Iteration start: temp=148.984
Iteration start: temp=141.535
Iteration start: temp=134.458
Iteration start: temp=127.735
Iteration start: temp=121.349
Iteration start: temp=115.281
Iteration start: temp=109.517
Iteration start: temp=104.041
Iteration start: temp=98.8392
Iteration start: temp=93.8972
Iteration start: temp=89.2024
Iteration start: temp=84.7422
Iteration start: temp=80.5051
Iteration start: temp=76.4799
Iteration start: temp=72.6559
Iteration start: temp=69.0231
Iteration start: temp=65.5719
Iteration start: temp=62.2933
Iteration start: temp=59.1787
Iteration start: temp=56.2197
Iteration start: temp=53.4087
Iteration start: temp=50.7383
Iteration start: temp=48.2014
Iteration start: temp=45.7913
Iteration start: temp=43.5018
Iteration start: temp=41.3267
Iteration start: temp=39.2603
Iteration start: temp=37.2973
Iteration start: temp=35.4325
Iteration start: temp=33.6608
Iteration start: temp=31.9778
Iteration start: temp=30.3789
Iteration start: temp=28.86
Iteration start: temp=27.417
Iteration start: temp=26.0461
Iteration start: temp=24.7438
Iteration start: temp=23.5066
Iteration start: temp=22.3313
Iteration start: temp=21.2147
Iteration start: temp=20.154
Iteration start: temp=19.1463
Iteration start: temp=18.189
Iteration start: temp=17.2795
Iteration start: temp=16.4155
Iteration start: temp=15.5948
Iteration start: temp=14.815
Iteration start: temp=14.0743
Iteration start: temp=13.3706
Iteration start: temp=12.702
Iteration start: temp=12.0669
Iteration start: temp=11.4636
Iteration start: temp=10.8904
Iteration start: temp=10.3459
Iteration start: temp=9.82859
Iteration start: temp=9.33716
Iteration start: temp=8.87031
Iteration start: temp=8.42679
Iteration start: temp=8.00545
Iteration start: temp=7.60518
Iteration start: temp=7.22492
Iteration start: temp=6.86367
Iteration start: temp=6.52049
Iteration start: temp=6.19447
Iteration start: temp=5.88474
Iteration start: temp=5.59051
Iteration start: temp=5.31098
Iteration start: temp=5.04543
Iteration start: temp=4.79316
Iteration start: temp=4.5535
Iteration start: temp=4.32583
Iteration start: temp=4.10953
Iteration start: temp=3.90406
Iteration start: temp=3.70886
Iteration start: temp=3.52341
Iteration start: temp=3.34724
Iteration start: temp=3.17988
Iteration start: temp=3.02089
Iteration start: temp=2.41671
Iteration start: temp=2.29587
Iteration start: temp=1.8367
Iteration start: temp=1.46936
Iteration start: temp=1.17549
Iteration start: temp=0.94039
Iteration start: temp=0.752312
Iteration start: temp=0.601849
Iteration start: temp=0.481479
Iteration start: temp=0.385184
Iteration start: temp=0.308147
Iteration start: temp=0.246518
Iteration start: temp=0.197214
Operation Mapping Result:
const1(const):   2:pe_c0_r1.const_val.const

const2(const):   1:pe_c3_r3.const_val.const

const3(const):   0:pe_c1_r2.const_val.const

const4(const):   0:pe_c3_r3.const_val.const

i10_load(load):   1:mem_3.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c3_r0.ALU.fu

i12_load(load):   2:mem_0.mem_unit.mem

i13_call(get_real):   0:pe_c0_r3.ALU.fu

i14_call(get_imag):   0:pe_c0_r2.ALU.fu

i15_call(get_real):   1:pe_c0_r0.ALU.fu

i16_call(get_imag):   1:pe_c1_r0.ALU.fu

i19_mul(mul):   2:pe_c0_r1.ALU.fu

i22_mul(mul):   2:pe_c1_r0.ALU.fu

i23_sub(sub):   0:pe_c1_r1.ALU.fu

i24_lshr(lshr):   1:pe_c1_r2.ALU.fu

i25_mul(mul):   2:pe_c1_r1.ALU.fu

i26_mul(mul):   2:pe_c0_r0.ALU.fu

i27_add(add):   0:pe_c1_r0.ALU.fu

i28_lshr(lshr):   1:pe_c2_r1.ALU.fu

i30_add(add):   2:pe_c2_r2.ALU.fu

i32_add(add):   2:pe_c2_r1.ALU.fu

i33_sub(sub):   2:pe_c1_r2.ALU.fu

i34_sub(sub):   2:pe_c2_r3.ALU.fu

i35_call(combine):   0:pe_c2_r1.ALU.fu

i36_store(store):   0:mem_0.mem_unit.mem

i37_call(combine):   0:pe_c1_r3.ALU.fu

i38_store(store):   0:mem_3.mem_unit.mem

i39_add(add):   1:pe_c3_r3.ALU.fu

i3_add(add):   2:pe_c2_r0.ALU.fu

i40_add(add):   1:pe_c2_r0.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r1.ALU.fu

i5_load(load):   2:mem_1.mem_unit.mem

i6_call(get_real):   1:pe_c0_r1.ALU.fu

i7_call(get_imag):   1:pe_c1_r1.ALU.fu

i8_add(add):   2:pe_c3_r0.ALU.fu

i9_addrcal(addrcal):   2:pe_c3_r3.ALU.fu

input1(input):   0:io_top_3.IOPin.io

const2_dup0(const):   2:pe_c3_r0.const_val.const

const3_dup0(const):   0:pe_c2_r1.const_val.const

const4_dup0(const):   0:pe_c2_r0.const_val.const


Connection Mapping Result:
const1_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
i10_load_out:
__NOT_MAPPED__
i11_addrcal_out:
__NOT_MAPPED__
i12_load_out:
__NOT_MAPPED__
i13_call_out:
__NOT_MAPPED__
i14_call_out:
__NOT_MAPPED__
i15_call_out:
__NOT_MAPPED__
i16_call_out:
__NOT_MAPPED__
i19_mul_out:
__NOT_MAPPED__
i22_mul_out:
__NOT_MAPPED__
i23_sub_out:
__NOT_MAPPED__
i24_lshr_out:
__NOT_MAPPED__
i25_mul_out:
__NOT_MAPPED__
i26_mul_out:
__NOT_MAPPED__
i27_add_out:
__NOT_MAPPED__
i28_lshr_out:
__NOT_MAPPED__
i30_add_out:
__NOT_MAPPED__
i32_add_out:
__NOT_MAPPED__
i33_sub_out:
__NOT_MAPPED__
i34_sub_out:
__NOT_MAPPED__
i35_call_out:
__NOT_MAPPED__
i37_call_out:
__NOT_MAPPED__
i39_add_out:
__NOT_MAPPED__
i3_add_out:
__NOT_MAPPED__
i40_add_out:
__NOT_MAPPED__
i4_addrcal_out:
__NOT_MAPPED__
i5_load_out:
__NOT_MAPPED__
i6_call_out:
__NOT_MAPPED__
i7_call_out:
__NOT_MAPPED__
i8_add_out:
__NOT_MAPPED__
i9_addrcal_out:
__NOT_MAPPED__
input1_out:
__NOT_MAPPED__
const2_dup0_out:
__NOT_MAPPED__
const3_dup0_out:
__NOT_MAPPED__
const4_dup0_out:
__NOT_MAPPED__
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.05
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.05
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.11
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.07
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 23.23
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_3.in5
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 37.37
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_3.in5
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.reg1.m_enable
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.reg1.m_enable
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_3.in0
0:mem_3.mux_addr.in0
0:mem_3.mux_addr.mux
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.11
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.07
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.22
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in4
0:pe_c0_r3.crossbar.mux_1.in4
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.reg3.m_enable
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.mux_3.in1
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.reg2.in
2:pe_c1_r2.reg2.reg
0:pe_c1_r2.mux_2.in1
0:pe_c1_r2.mux_2.mux
0:pe_c1_r2.crossbar.mux_4.in2
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.rega.m_enable
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.26
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in4
0:pe_c0_r3.crossbar.mux_1.in4
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.reg3.m_enable
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.mux_3.in1
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_1.in3
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.mux_3.in0
2:pe_c2_r3.mux_3.mux
2:pe_c2_r3.crossbar.mux_0.in3
2:pe_c2_r3.crossbar.mux_0.mux
2:pe_c2_r2.mux_2.in0
2:pe_c2_r2.mux_2.mux
2:pe_c2_r2.crossbar.mux_4.in2
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.rega.m_enable
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.26
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_1.in5
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_1.in3
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_2.in3
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.reg0.in
0:pe_c2_r3.reg0.reg
1:pe_c2_r3.mux_0.in1
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_4.in0
1:pe_c2_r3.crossbar.mux_4.mux
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.26
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_0.in5
2:pe_c0_r2.crossbar.mux_0.mux
2:pe_c0_r1.reg2.in
2:pe_c0_r1.reg2.reg
0:pe_c0_r1.reg2.m_enable
0:pe_c0_r1.reg2.reg
1:pe_c0_r1.mux_2.in1
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_1.in3
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.06
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.1
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.1
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.06
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.1
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.06
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.1
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.14
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_1.in0
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_4.in3
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.14
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.06
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.1
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.06
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.1
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 15.15
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.11
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.06
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.18
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.1
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.18
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_3.in4
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_2.in1
2:pe_c0_r0.crossbar.mux_2.mux
2:pe_c0_r1.mux_0.in0
2:pe_c0_r1.mux_0.mux
2:pe_c0_r1.crossbar.mux_5.in0
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.06
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.11
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 11.11
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.07
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 10.1
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.06
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.14
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_3.in2
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_5.in1
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.06
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.23
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.reg1.in
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.reg1.m_enable
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.mux_1.in1
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.43
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.RES.in
2:pe_c3_r3.RES.reg
0:pe_c3_r3.RES.m_enable
0:pe_c3_r3.RES.reg
1:pe_c3_r3.RES.m_enable
1:pe_c3_r3.RES.reg
2:pe_c3_r3.crossbar.in5
2:pe_c3_r3.crossbar.mux_0.in5
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.mux_1.in0
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.09
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.13
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.05
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.05
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 11.11
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.07
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.06
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.3
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 15.15
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.11
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.06
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.18
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.1
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_4.in4
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.rega.m_enable
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.18
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.06
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.11
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.1
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 10.7
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.06
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.14
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.06
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.23
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.mux_1.in1
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.43
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.mux_1.in1
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_0.in1
2:pe_c2_r3.crossbar.mux_0.mux
2:pe_c2_r2.reg2.in
2:pe_c2_r2.reg2.reg
0:pe_c2_r2.reg2.m_enable
0:pe_c2_r2.reg2.reg
1:pe_c2_r2.reg2.m_enable
1:pe_c2_r2.reg2.reg
2:pe_c2_r2.mux_2.in1
2:pe_c2_r2.mux_2.mux
2:pe_c2_r2.crossbar.mux_3.in2
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.09
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.13
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.05
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.05
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.1
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.06
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.45
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.05
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.05
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.11
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.07
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 23.43
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 41.41
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_2.in5
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.reg0.m_enable
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.mux_1.in1
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.11
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.07
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.22
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_0.in5
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_1.in2
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.26
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in4
0:pe_c0_r3.crossbar.mux_1.in4
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_1.in3
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.reg3.in
1:pe_c2_r3.reg3.reg
2:pe_c2_r3.reg3.m_enable
2:pe_c2_r3.reg3.reg
0:pe_c2_r3.mux_3.in1
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_0.in3
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.mux_2.in0
0:pe_c2_r2.mux_2.mux
0:pe_c2_r2.crossbar.mux_4.in2
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.26
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.mux_3.in1
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_2.in3
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.reg0.in
2:pe_c2_r3.reg0.reg
0:pe_c2_r3.mux_0.in1
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.26
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in5
0:pe_c0_r2.crossbar.mux_0.in5
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_1.in2
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_1.in3
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.reg3.in
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.mux_3.in1
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.06
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.1
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 10.1
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.5
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.06
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.1
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.14
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.34
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.06
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 11.7237
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.0749
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.0642
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.107
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.511
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 15.7665
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.1177
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.0642
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.1926
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.309
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.crossbar.in5
2:pe_c3_r3.crossbar.mux_4.in5
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.7986
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.0642
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.107
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1177
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.107
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.319
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.0642
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.1498
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_3.in2
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_5.in1
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.107
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.0642
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.2461
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.8641
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.RES.in
2:pe_c3_r3.RES.reg
0:pe_c3_r3.RES.m_enable
0:pe_c3_r3.RES.reg
1:pe_c3_r3.RES.m_enable
1:pe_c3_r3.RES.reg
2:pe_c3_r3.crossbar.in5
2:pe_c3_r3.crossbar.mux_0.in5
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.0963
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.1391
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.0535
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.0535
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.0535
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.107
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.0642
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.8615
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.0535
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.0535
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.1177
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.0749
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 23.4481
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 42.6507
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.reg1.m_enable
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_2.in1
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.reg0.in
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.reg0.m_enable
2:pe_c1_r1.reg0.reg
0:pe_c1_r1.mux_0.in1
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_3.in0
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1177
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.0749
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.2354
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_1.in5
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.mux_3.in0
0:pe_c1_r3.mux_3.mux
0:pe_c1_r3.crossbar.mux_0.in3
0:pe_c1_r3.crossbar.mux_0.mux
0:pe_c1_r2.reg2.in
0:pe_c1_r2.reg2.reg
1:pe_c1_r2.mux_2.in1
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_4.in2
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.2782
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_1.in5
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_1.in3
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_0.in3
1:pe_c2_r3.crossbar.mux_0.mux
1:pe_c2_r2.mux_2.in0
1:pe_c2_r2.mux_2.mux
1:pe_c2_r2.crossbar.mux_4.in2
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.2782
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_2.in3
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_1.in0
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.reg3.in
0:pe_c2_r3.reg3.reg
1:pe_c2_r3.reg3.m_enable
1:pe_c2_r3.reg3.reg
2:pe_c2_r3.reg3.m_enable
2:pe_c2_r3.reg3.reg
0:pe_c2_r3.mux_3.in1
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_4.in3
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.2782
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.reg3.m_enable
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.mux_3.in1
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_1.in3
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.reg3.m_enable
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.mux_3.in1
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_0.in3
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_5.in2
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.0642
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.107
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.0535
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.107
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 10.107
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.511
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.0642
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.309
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.107
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.107
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.1498
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.3518
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.0642
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.3501
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.08014
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.06869
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1145
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.5225
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 17.2119
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.1259
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.06869
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.2061
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.7266
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.crossbar.in5
2:pe_c3_r3.crossbar.mux_4.in5
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.2262
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_3.in4
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_3.in0
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.06869
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1145
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1259
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.1145
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.3386
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.06869
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.1603
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1145
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.06869
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.2633
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.4923
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.reg1.in
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.reg1.m_enable
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.reg1.m_enable
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_0.in1
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.reg2.m_enable
1:pe_c0_r2.reg2.reg
2:pe_c0_r2.reg2.m_enable
2:pe_c0_r2.reg2.reg
0:pe_c0_r2.mux_2.in1
0:pe_c0_r2.mux_2.mux
0:pe_c0_r2.crossbar.mux_3.in2
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.10304
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.3529
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05724
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.05724
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.05724
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.3185
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.06869
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.87333
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.05724
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.05724
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.1259
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.08014
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 23.4673
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 43.9176
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_2.in5
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.reg1.m_enable
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.reg1.m_enable
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.mux_1.in1
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1259
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.08014
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.2519
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_1.in5
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.mux_3.in0
0:pe_c1_r3.mux_3.mux
0:pe_c1_r3.crossbar.mux_0.in3
0:pe_c1_r3.crossbar.mux_0.mux
0:pe_c1_r2.reg2.in
0:pe_c1_r2.reg2.reg
1:pe_c1_r2.mux_2.in1
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_4.in2
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.2977
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.mux_3.in0
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.mux_2.in0
2:pe_c1_r2.mux_2.mux
2:pe_c1_r2.crossbar.mux_1.in2
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_4.in3
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.2977
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_1.in5
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.reg3.in
2:pe_c1_r2.reg3.reg
0:pe_c1_r2.mux_3.in1
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_2.in3
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_1.in0
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.mux_3.in0
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_4.in3
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.2977
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in5
1:pe_c0_r2.crossbar.mux_1.in5
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_0.in3
1:pe_c1_r2.crossbar.mux_0.mux
1:pe_c1_r1.reg2.in
1:pe_c1_r1.reg2.reg
2:pe_c1_r1.mux_2.in1
2:pe_c1_r1.mux_2.mux
2:pe_c1_r1.crossbar.mux_1.in2
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.reg3.in
2:pe_c2_r1.reg3.reg
0:pe_c2_r1.reg3.m_enable
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.mux_3.in1
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.06869
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.1145
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05724
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1145
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 10.7266
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.5225
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.06869
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.5225
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1145
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1145
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.1603
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.3643
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.06869
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.3711
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.08575
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.0735
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1225
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.5346
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 18.6868
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.5469
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.0735
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.2205
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.9467
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.4569
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.0735
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1225
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1348
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.1225
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.3589
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.0735
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.3776
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_3.in2
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_5.in1
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1225
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.0735
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.2818
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.5268
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_0.in1
0:pe_c1_r3.crossbar.mux_0.mux
0:pe_c1_r2.reg2.in
0:pe_c1_r2.reg2.reg
1:pe_c1_r2.reg2.m_enable
1:pe_c1_r2.reg2.reg
2:pe_c1_r2.reg2.m_enable
2:pe_c1_r2.reg2.reg
0:pe_c1_r2.mux_2.in1
0:pe_c1_r2.mux_2.mux
0:pe_c1_r2.crossbar.mux_3.in2
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.11025
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.5714
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.06125
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.06125
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.06125
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.5346
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.0735
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.88549
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.06125
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.06125
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.1348
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.08575
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 23.4878
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 45.4174
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_2.in5
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1348
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.08575
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.2695
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_1.in5
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_0.in3
1:pe_c1_r3.crossbar.mux_0.mux
1:pe_c1_r2.mux_2.in0
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_4.in2
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3185
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_1.in5
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_1.in3
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_0.in3
1:pe_c2_r3.crossbar.mux_0.mux
1:pe_c2_r2.mux_2.in0
1:pe_c2_r2.mux_2.mux
1:pe_c2_r2.crossbar.mux_4.in2
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.3185
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.RES.m_enable
2:pe_c0_r2.RES.reg
0:pe_c0_r2.crossbar.in5
0:pe_c0_r2.crossbar.mux_2.in5
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.mux_0.in0
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_1.in0
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_1.in3
1:pe_c1_r3.crossbar.mux_1.mux
1:pe_c2_r3.mux_3.in0
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_4.in3
1:pe_c2_r3.crossbar.mux_4.mux
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.3185
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.mux_3.in1
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_1.in3
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.reg3.in
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.mux_3.in1
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_0.in3
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.reg2.in
2:pe_c2_r1.reg2.reg
0:pe_c2_r1.reg2.m_enable
0:pe_c2_r1.reg2.reg
1:pe_c2_r1.mux_2.in1
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_5.in2
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.0735
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.1225
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.06125
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1225
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.3589
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.5346
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.0735
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.7407
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1225
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1225
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.1715
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.3776
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.0735
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.3929
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.09176
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.07865
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1311
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.5473
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 19.2491
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_0.in4
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_3.in2
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_data.in0
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.9767
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.07865
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.2359
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.9636
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.4847
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.07865
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1311
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1442
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.3392
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.3798
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.07865
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.3916
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_3.in2
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_5.in1
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1311
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.07865
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.3015
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 43.5636
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_0.in4
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.11797
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.5866
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.06554
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.06554
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.06554
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.5473
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.07865
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.89802
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.06554
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.06554
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.1442
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.09176
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 23.9258
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 45.5899
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_2.in4
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.reg0.m_enable
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.mux_0.in1
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_3.in0
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.reg1.in
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_2.in1
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_3.in0
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_3.in2
0:mem_3.mux_addr.in2
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1442
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.09176
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.2884
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_0.in5
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_1.in2
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3408
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_0.in5
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_1.in2
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.reg3.in
2:pe_c1_r2.reg3.reg
0:pe_c1_r2.mux_3.in1
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_4.in3
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.3408
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_1.in3
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.mux_3.in1
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_2.in3
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.reg0.in
2:pe_c2_r3.reg0.reg
0:pe_c2_r3.mux_0.in1
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.3408
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.mux_3.in0
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_0.in3
0:pe_c1_r2.crossbar.mux_0.mux
0:pe_c1_r1.reg2.in
0:pe_c1_r1.reg2.reg
1:pe_c1_r1.reg2.m_enable
1:pe_c1_r1.reg2.reg
2:pe_c1_r1.mux_2.in1
2:pe_c1_r1.mux_2.mux
2:pe_c1_r1.crossbar.mux_1.in2
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.reg3.in
2:pe_c2_r1.reg3.reg
0:pe_c2_r1.reg3.m_enable
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.mux_3.in1
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.07865
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.1311
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.06554
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1311
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.3798
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.7554
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.07865
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.9636
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1311
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1311
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.1835
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.3916
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.07865
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.4155
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.09818
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.08415
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.1403
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.5607
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 19.2665
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_3.in0
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_data.in2
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 11.9951
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.08415
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.2525
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.9811
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.5137
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.08415
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1403
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1543
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.5607
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.4015
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.08415
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.4066
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1403
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.08415
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.3226
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 46.3357
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.RES.in
2:pe_c3_r3.RES.reg
0:pe_c3_r3.RES.m_enable
0:pe_c3_r3.RES.reg
1:pe_c3_r3.RES.m_enable
1:pe_c3_r3.RES.reg
2:pe_c3_r3.crossbar.in5
2:pe_c3_r3.crossbar.mux_0.in5
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.mux_1.in1
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.reg1.in
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.12623
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.6027
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.07013
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.07013
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.07013
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.5607
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.08415
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 5.91094
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.07013
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.07013
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 11.7849
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.09818
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 24.3736
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 43.8873
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_2.in1
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.reg0.in
1:pe_c0_r1.reg0.reg
2:pe_c0_r1.reg0.m_enable
2:pe_c0_r1.reg0.reg
0:pe_c0_r1.mux_0.in1
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_3.in0
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1543
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.09818
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.5188
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.mux_3.in0
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.reg2.in
2:pe_c1_r2.reg2.reg
0:pe_c1_r2.reg2.m_enable
0:pe_c1_r2.reg2.reg
1:pe_c1_r2.mux_2.in1
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_4.in2
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3647
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.reg3.in
2:pe_c1_r3.reg3.reg
0:pe_c1_r3.mux_3.in1
0:pe_c1_r3.mux_3.mux
0:pe_c1_r3.crossbar.mux_1.in3
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.mux_3.in0
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_0.in3
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.reg2.in
0:pe_c2_r2.reg2.reg
1:pe_c2_r2.mux_2.in1
1:pe_c2_r2.mux_2.mux
1:pe_c2_r2.crossbar.mux_4.in2
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.3647
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_1.in5
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_2.in3
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_1.in0
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.mux_3.in0
2:pe_c2_r3.mux_3.mux
2:pe_c2_r3.crossbar.mux_4.in3
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.rega.m_enable
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.3647
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_0.in5
2:pe_c0_r2.crossbar.mux_0.mux
2:pe_c0_r1.mux_2.in0
2:pe_c0_r1.mux_2.mux
2:pe_c0_r1.crossbar.mux_1.in2
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_1.in3
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.mux_3.in0
2:pe_c2_r1.mux_3.mux
2:pe_c2_r1.crossbar.mux_5.in3
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.regb.m_enable
0:pe_c2_r1.regb.reg
1:pe_c2_r1.regb.m_enable
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.08415
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.3505
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.07013
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 10.7709
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.4015
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 10.9811
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.08415
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.9811
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1403
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1403
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.1964
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.4066
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.08415
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.4389
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.10505
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.51465
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 10.787
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.5747
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 19.4974
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_0.in1
0:pe_c1_r1.crossbar.mux_0.mux
0:pe_c1_r0.mux_2.in0
0:pe_c1_r0.mux_2.mux
0:pe_c1_r0.crossbar.mux_3.in2
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_data.in0
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 12.0143
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.09004
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.2701
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 10.9993
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_4.in4
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.rega.m_enable
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.544
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.09004
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1501
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1651
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.5747
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.4239
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.09004
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.4224
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1501
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.09004
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.3452
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 47.6791
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_0.in4
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.mux_1.in1
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.reg1.in
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.mux_1.in1
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.13507
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 13.832
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.07504
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.28734
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.07504
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.5747
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.09004
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 6.34886
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.07504
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.07504
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 12.4389
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.10505
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 24.4067
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 45.8876
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_2.in5
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.reg0.m_enable
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.mux_0.in1
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_3.in0
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.reg1.in
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_0.in1
2:pe_c0_r1.crossbar.mux_0.mux
2:pe_c0_r0.reg2.in
2:pe_c0_r0.reg2.reg
0:pe_c0_r0.mux_2.in1
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_3.in0
0:mem_3.mux_addr.in0
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1651
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.10505
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.5425
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.mux_3.in0
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.mux_2.in0
2:pe_c1_r2.mux_2.mux
2:pe_c1_r2.crossbar.mux_4.in2
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.rega.m_enable
0:pe_c1_r2.rega.reg
1:pe_c1_r2.rega.m_enable
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3902
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.mux_3.in0
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_1.in3
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.reg3.in
2:pe_c2_r3.reg3.reg
0:pe_c2_r3.mux_3.in1
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_0.in3
0:pe_c2_r3.crossbar.mux_0.mux
0:pe_c2_r2.mux_2.in0
0:pe_c2_r2.mux_2.mux
0:pe_c2_r2.crossbar.mux_4.in2
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.3902
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in5
1:pe_c0_r2.crossbar.mux_2.in5
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_1.in0
1:pe_c0_r3.crossbar.mux_1.mux
1:pe_c1_r3.reg3.in
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.reg3.m_enable
2:pe_c1_r3.reg3.reg
0:pe_c1_r3.mux_3.in1
0:pe_c1_r3.mux_3.mux
0:pe_c1_r3.crossbar.mux_1.in3
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.mux_3.in0
0:pe_c2_r3.mux_3.mux
0:pe_c2_r3.crossbar.mux_4.in3
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.3902
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_1.in5
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_0.in3
2:pe_c1_r2.crossbar.mux_0.mux
2:pe_c1_r1.reg2.in
2:pe_c1_r1.reg2.reg
0:pe_c1_r1.reg2.m_enable
0:pe_c1_r1.reg2.reg
1:pe_c1_r1.mux_2.in1
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_1.in2
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.09004
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.5747
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.07504
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 11.4239
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.4239
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 11.2116
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.09004
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 10.9993
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1501
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1501
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.2101
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.4224
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.09004
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.4632
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.1124
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.95406
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 11.4471
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.5894
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 19.9484
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_0.in1
0:pe_c1_r1.crossbar.mux_0.mux
0:pe_c1_r0.mux_2.in0
0:pe_c1_r0.mux_2.mux
0:pe_c1_r0.crossbar.mux_3.in2
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_data.in0
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 12.0343
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.09635
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.289
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 11.4471
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.79
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_3.in4
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_2.in1
2:pe_c0_r0.crossbar.mux_2.mux
2:pe_c0_r1.mux_0.in0
2:pe_c0_r1.mux_0.mux
2:pe_c0_r1.crossbar.mux_5.in0
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.09635
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1606
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.1766
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.5894
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.4471
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.09635
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.6537
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_3.in2
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_5.in1
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1606
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.09635
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.3693
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.mux_1.in1
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 47.7547
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_0.in4
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.mux_2.in1
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_3.in2
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.mux_1.in1
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.reg1.in
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.mux_1.in1
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.mux_0.in1
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_3.in0
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_addr.in3
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.14452
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 14.0665
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.08029
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.50914
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.08029
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.5894
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.09635
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 6.79571
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.08029
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.08029
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 12.4632
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.1124
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 24.8703
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 46.3659
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.RES.in
0:pe_c3_r0.RES.reg
1:pe_c3_r0.RES.m_enable
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_2.in5
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.reg0.m_enable
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.reg1.m_enable
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_0.in1
0:pe_c1_r1.crossbar.mux_0.mux
0:pe_c1_r0.mux_2.in0
0:pe_c1_r0.mux_2.mux
0:pe_c1_r0.crossbar.mux_3.in2
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_3.in0
0:mem_3.mux_addr.in0
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.1766
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.1124
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.5677
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_0.in5
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_1.in2
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.6319
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.reg3.in
2:pe_c1_r3.reg3.reg
0:pe_c1_r3.mux_3.in1
0:pe_c1_r3.mux_3.mux
0:pe_c1_r3.crossbar.mux_1.in3
0:pe_c1_r3.crossbar.mux_1.mux
0:pe_c2_r3.reg3.in
0:pe_c2_r3.reg3.reg
1:pe_c2_r3.mux_3.in1
1:pe_c2_r3.mux_3.mux
1:pe_c2_r3.crossbar.mux_0.in3
1:pe_c2_r3.crossbar.mux_0.mux
1:pe_c2_r2.mux_2.in0
1:pe_c2_r2.mux_2.mux
1:pe_c2_r2.crossbar.mux_4.in2
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.6319
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.crossbar.in5
1:pe_c0_r2.crossbar.mux_2.in5
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.mux_0.in0
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_1.in0
1:pe_c0_r3.crossbar.mux_1.mux
1:pe_c1_r3.reg3.in
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.mux_3.in1
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_1.in3
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.mux_3.in0
2:pe_c2_r3.mux_3.mux
2:pe_c2_r3.crossbar.mux_4.in3
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.rega.m_enable
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.4175
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_1.in5
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_0.in3
2:pe_c1_r2.crossbar.mux_0.mux
2:pe_c1_r1.mux_2.in0
2:pe_c1_r1.mux_2.mux
2:pe_c1_r1.crossbar.mux_1.in2
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.reg3.in
2:pe_c2_r1.reg3.reg
0:pe_c2_r1.reg3.m_enable
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.mux_3.in1
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.09635
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.5894
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.08029
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 11.4471
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.4471
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 11.4471
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.09635
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 11.0183
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1606
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1606
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.2248
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.4392
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.09635
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.4884
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.12027
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.96938
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 11.4712
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.605
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 20.8886
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 12.2719
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.10309
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.5258
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 11.4712
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.crossbar.in5
2:pe_c3_r3.crossbar.mux_4.in5
2:pe_c3_r3.crossbar.mux_4.mux
2:pe_c3_r3.rega.reg
0:pe_c3_r3.rega.m_enable
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 19.8253
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.10309
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1718
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.189
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.605
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.4712
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.10309
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.6737
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1718
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.10309
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.3952
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.mux_1.in1
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 48.4573
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_0.in4
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.mux_1.in1
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_2.in1
1:pe_c0_r2.crossbar.mux_2.mux
1:pe_c0_r3.reg0.in
1:pe_c0_r3.reg0.reg
2:pe_c0_r3.reg0.m_enable
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.mux_0.in1
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_3.in0
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_0.in3
0:mem_0.mux_addr.in3
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.15464
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 14.0896
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.08591
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.51905
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.08591
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.605
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.10309
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 6.81848
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.08591
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.08591
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 12.4884
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.12027
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 25.3443
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 44.5199
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.reg1.m_enable
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.mux_1.in1
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.reg0.m_enable
1:pe_c0_r1.reg0.reg
2:pe_c0_r1.reg0.m_enable
2:pe_c0_r1.reg0.reg
0:pe_c0_r1.mux_0.in1
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_3.in0
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.189
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.12027
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.5946
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.crossbar.in5
1:pe_c0_r3.crossbar.mux_1.in5
1:pe_c0_r3.crossbar.mux_1.mux
1:pe_c1_r3.reg3.in
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.mux_3.in1
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.reg2.in
2:pe_c1_r2.reg2.reg
0:pe_c1_r2.reg2.m_enable
0:pe_c1_r2.reg2.reg
1:pe_c1_r2.mux_2.in1
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_4.in2
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.6633
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.crossbar.in5
1:pe_c0_r3.crossbar.mux_1.in5
1:pe_c0_r3.crossbar.mux_1.mux
1:pe_c1_r3.reg3.in
1:pe_c1_r3.reg3.reg
2:pe_c1_r3.mux_3.in1
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.reg2.in
2:pe_c1_r2.reg2.reg
0:pe_c1_r2.mux_2.in1
0:pe_c1_r2.mux_2.mux
0:pe_c1_r2.crossbar.mux_1.in2
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_4.in3
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.6633
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.reg3.m_enable
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.mux_3.in1
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_1.in3
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.mux_3.in0
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_2.in3
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.reg0.in
2:pe_c2_r3.reg0.reg
0:pe_c2_r3.mux_0.in1
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.4467
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.reg3.m_enable
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.mux_3.in1
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_0.in3
2:pe_c1_r2.crossbar.mux_0.mux
2:pe_c1_r1.mux_2.in0
2:pe_c1_r1.mux_2.mux
2:pe_c1_r1.crossbar.mux_1.in2
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.reg3.in
2:pe_c2_r1.reg3.reg
0:pe_c2_r1.reg3.m_enable
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.mux_3.in1
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.10309
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.605
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.08591
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 11.4712
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.4712
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 11.4712
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.10309
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 11.0381
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1718
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1718
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.2405
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.4571
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.10309
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.5147
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.12869
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 6.98526
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 11.4963
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.6213
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 21.4004
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 12.7334
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.11031
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.7684
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 11.4963
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 20.0808
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.11031
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1838
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.2022
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.6213
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.4963
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.11031
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.6949
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1838
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.11031
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.4228
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.mux_1.in1
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 47.9465
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_0.in4
2:pe_c3_r3.crossbar.mux_0.mux
2:pe_c3_r2.reg2.in
2:pe_c3_r2.reg2.reg
0:pe_c3_r2.reg2.m_enable
0:pe_c3_r2.reg2.reg
1:pe_c3_r2.reg2.m_enable
1:pe_c3_r2.reg2.reg
2:pe_c3_r2.mux_2.in1
2:pe_c3_r2.mux_2.mux
2:pe_c3_r2.crossbar.mux_3.in2
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.mux_1.in1
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.16546
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 14.1139
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.09192
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.5294
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.09192
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.6213
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.11031
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 6.84182
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.09192
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.09192
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 12.5147
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.12869
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 25.3915
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 45.0348
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.reg1.m_enable
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.mux_1.in1
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.reg0.m_enable
1:pe_c0_r1.reg0.reg
2:pe_c0_r1.reg0.m_enable
2:pe_c0_r1.reg0.reg
0:pe_c0_r1.mux_0.in1
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_3.in0
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_3.in1
0:mem_3.mux_addr.in1
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.2022
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.12869
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.6232
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.RES.m_enable
2:pe_c0_r3.RES.reg
0:pe_c0_r3.crossbar.in5
0:pe_c0_r3.crossbar.mux_0.in5
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_1.in2
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.9155
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.RES.m_enable
1:pe_c0_r3.RES.reg
2:pe_c0_r3.crossbar.in5
2:pe_c0_r3.crossbar.mux_1.in5
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.mux_3.in0
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_0.in3
2:pe_c1_r3.crossbar.mux_0.mux
2:pe_c1_r2.reg2.in
2:pe_c1_r2.reg2.reg
0:pe_c1_r2.mux_2.in1
0:pe_c1_r2.mux_2.mux
0:pe_c1_r2.crossbar.mux_1.in2
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_4.in3
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.6967
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.reg3.m_enable
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.mux_3.in1
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_1.in3
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.mux_3.in0
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_2.in3
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.reg0.in
2:pe_c2_r3.reg0.reg
0:pe_c2_r3.mux_0.in1
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_4.in0
0:pe_c2_r3.crossbar.mux_4.mux
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.478
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_1.in4
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.reg3.m_enable
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.mux_3.in1
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_0.in3
2:pe_c1_r2.crossbar.mux_0.mux
2:pe_c1_r1.mux_2.in0
2:pe_c1_r1.mux_2.mux
2:pe_c1_r1.crossbar.mux_1.in2
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.reg3.in
2:pe_c2_r1.reg3.reg
0:pe_c2_r1.reg3.m_enable
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.mux_3.in1
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.11031
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.6213
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.09192
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 11.4963
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.4963
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 11.4963
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.11031
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 11.0588
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1838
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1838
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.2574
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_4.in0
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.4761
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.11031
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.5419
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.1377
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 7.00173
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 11.5223
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.6386
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 21.9228
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 12.9838
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.11803
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.7959
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 11.5223
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 20.1215
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.11803
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.1967
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.2164
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.6386
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.5223
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.11803
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 14.7173
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_3.in4
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.mux_2.in0
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_5.in2
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.1967
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 6.11803
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_5.in4
2:pe_c3_r0.crossbar.mux_5.mux
2:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i36_store 2  2
1:mem_3.mem_unit.mem
i9_addrcal i10_load   2addr
cost 23.4524
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
0:mem_0.mem_unit.mem
i9_addrcal i36_store   10addr
cost 48.0434
2:pe_c3_r3.ALU.out
2:pe_c3_r3.ALU.out
2:pe_c3_r3.crossbar.in4
2:pe_c3_r3.crossbar.mux_3.in4
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_0.in1
1:pe_c2_r3.crossbar.mux_0.mux
1:pe_c2_r2.reg2.in
1:pe_c2_r2.reg2.reg
2:pe_c2_r2.reg2.m_enable
2:pe_c2_r2.reg2.reg
0:pe_c2_r2.reg2.m_enable
0:pe_c2_r2.reg2.reg
1:pe_c2_r2.mux_2.in1
1:pe_c2_r2.mux_2.mux
1:pe_c2_r2.crossbar.mux_3.in2
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.reg1.in
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.mux_1.in1
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_0.in2
0:mem_0.mux_addr.in2
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 9.17704
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_5.in0
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c2_r0.ALU.fu
input1 i3_add   2any2input
cost 14.1394
0:io_top_3.IOPin.out
0:io_top_3.IOPin.out
0:io_top_3.reg_out.reg
1:io_top_3.out
1:pe_c3_r0.mux_0.in0
1:pe_c3_r0.mux_0.mux
1:pe_c3_r0.crossbar.mux_3.in0
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_5.in1
1:pe_c2_r0.crossbar.mux_5.mux
1:pe_c2_r0.regb.reg
2:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c3_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.09836
2:pe_c3_r0.const_val.out
2:pe_c3_r0.const_val.out
2:pe_c3_r0.crossbar.mux_4.in6
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_lshr 1  1
1:pe_c2_r1.ALU.fu
const3_dup0 i28_lshr   1RHS
cost 5.54021
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
1:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i40_add 1  1
1:pe_c2_r0.ALU.fu
const4_dup0 i40_add   1any2input
cost 5.09836
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_4.in6
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
1:pe_c2_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 10.6386
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_2.in4
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_4.in0
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r0.ALU.fu
i16_call i22_mul   1any2input
cost 6.11803
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c3_r3.ALU.fu
const2 i9_addrcal   1LHS
cost 6.86575
1:pe_c3_r3.const_val.out
1:pe_c3_r3.const_val.out
1:pe_c3_r3.crossbar.mux_4.in6
1:pe_c3_r3.crossbar.mux_4.mux
1:pe_c3_r3.rega.reg
2:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_lshr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_lshr   1RHS
cost 5.09836
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i39_add 1  1
1:pe_c3_r3.ALU.fu
const4 i39_add   1any2input
cost 5.09836
0:pe_c3_r3.const_val.out
0:pe_c3_r3.const_val.out
0:pe_c3_r3.crossbar.mux_5.in6
0:pe_c3_r3.crossbar.mux_5.mux
0:pe_c3_r3.regb.reg
1:pe_c3_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c0_r2.ALU.fu
i10_load i14_call   2LHS
cost 12.5419
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_0.in3
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.mux_2.in0
2:pe_c0_r2.mux_2.mux
2:pe_c0_r2.crossbar.mux_4.in2
2:pe_c0_r2.crossbar.mux_4.mux
2:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
0:pe_c0_r3.ALU.fu
i10_load i13_call   2LHS
cost 7.1377
2:mem_3.mem_unit.data_out
2:mem_3.mem_unit.data_out
2:pe_c0_r3.mux_3.in0
2:pe_c0_r3.mux_3.mux
2:pe_c0_r3.crossbar.mux_4.in3
2:pe_c0_r3.crossbar.mux_4.mux
2:pe_c0_r3.rega.reg
0:pe_c0_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i38_store 2  2
2:mem_0.mem_unit.mem
i11_addrcal i12_load   2addr
cost 25.4408
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
0:mem_3.mem_unit.mem
i11_addrcal i38_store   9addr
cost 46.9898
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_2.in1
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.reg0.in
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_3.in0
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_0.in1
1:pe_c0_r1.crossbar.mux_0.mux
1:pe_c0_r0.reg2.in
1:pe_c0_r0.reg2.reg
2:pe_c0_r0.reg2.m_enable
2:pe_c0_r0.reg2.reg
0:pe_c0_r0.mux_2.in1
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_3.in0
0:mem_3.mux_addr.in0
0:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r0.ALU.fu
i12_load i16_call   2LHS
cost 11.2164
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_1.in3
0:pe_c0_r0.crossbar.mux_1.mux
0:pe_c1_r0.mux_3.in0
0:pe_c1_r0.mux_3.mux
0:pe_c1_r0.crossbar.mux_4.in3
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
1:pe_c0_r0.ALU.fu
i12_load i15_call   2LHS
cost 7.1377
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i13_call i33_sub   5LHS
cost 22.6537
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.crossbar.in4
0:pe_c0_r3.crossbar.mux_0.in4
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.reg2.m_enable
1:pe_c0_r2.reg2.reg
2:pe_c0_r2.reg2.m_enable
2:pe_c0_r2.reg2.reg
0:pe_c0_r2.mux_2.in1
0:pe_c0_r2.mux_2.mux
0:pe_c0_r2.crossbar.mux_1.in2
0:pe_c0_r2.crossbar.mux_1.mux
0:pe_c1_r2.reg3.in
0:pe_c1_r2.reg3.reg
1:pe_c1_r2.mux_3.in1
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.7324
0:pe_c0_r3.ALU.out
0:pe_c0_r3.ALU.out
0:pe_c0_r3.RES.in
0:pe_c0_r3.RES.reg
1:pe_c0_r3.crossbar.in5
1:pe_c0_r3.crossbar.mux_0.in5
1:pe_c0_r3.crossbar.mux_0.mux
1:pe_c0_r2.mux_2.in0
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_1.in2
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.reg3.in
1:pe_c1_r2.reg3.reg
2:pe_c1_r2.mux_3.in1
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_1.in3
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.mux_3.in0
2:pe_c2_r2.mux_3.mux
2:pe_c2_r2.crossbar.mux_4.in3
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.rega.m_enable
0:pe_c2_r2.rega.reg
1:pe_c2_r2.rega.m_enable
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i14_call i34_sub   5LHS
cost 26.9533
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_2.in5
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.mux_0.in0
2:pe_c0_r3.mux_0.mux
2:pe_c0_r3.crossbar.mux_1.in0
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.mux_3.in0
2:pe_c1_r3.mux_3.mux
2:pe_c1_r3.crossbar.mux_1.in3
2:pe_c1_r3.crossbar.mux_1.mux
2:pe_c2_r3.mux_3.in0
2:pe_c2_r3.mux_3.mux
2:pe_c2_r3.crossbar.mux_4.in3
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.rega.m_enable
0:pe_c2_r3.rega.reg
1:pe_c2_r3.rega.m_enable
1:pe_c2_r3.rega.reg
2:pe_c2_r3.ALU.in_a
2:pe_c2_r1.ALU.fu
i14_call i32_add   5any2input
cost 26.7324
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.RES.in
0:pe_c0_r2.RES.reg
1:pe_c0_r2.RES.m_enable
1:pe_c0_r2.RES.reg
2:pe_c0_r2.crossbar.in5
2:pe_c0_r2.crossbar.mux_1.in5
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.reg3.in
2:pe_c1_r2.reg3.reg
0:pe_c1_r2.mux_3.in1
0:pe_c1_r2.mux_3.mux
0:pe_c1_r2.crossbar.mux_0.in3
0:pe_c1_r2.crossbar.mux_0.mux
0:pe_c1_r1.reg2.in
0:pe_c1_r1.reg2.reg
1:pe_c1_r1.mux_2.in1
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_1.in2
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_5.in3
1:pe_c2_r1.crossbar.mux_5.mux
1:pe_c2_r1.regb.reg
2:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i15_call i26_mul   1any2input
cost 6.11803
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_4.in4
1:pe_c0_r0.crossbar.mux_4.mux
1:pe_c0_r0.rega.reg
2:pe_c0_r0.ALU.in_a
2:pe_c0_r1.ALU.fu
i15_call i19_mul   1any2input
cost 10.6386
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
const1 i4_addrcal   1LHS
cost 5.09836
2:pe_c0_r1.const_val.out
2:pe_c0_r1.const_val.out
2:pe_c0_r1.crossbar.mux_4.in6
2:pe_c0_r1.crossbar.mux_4.mux
2:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i19_mul i23_sub   1LHS
cost 11.5223
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_4.in3
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r1.ALU.fu
i22_mul i23_sub   1RHS
cost 11.5223
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_2.in4
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_5.in0
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_lshr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_lshr   1LHS
cost 11.5223
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_4.in0
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_lshr_out
Routing node: i24_lshr_out
MAPPING From: i24_lshr i30_add i33_sub 2  2
2:pe_c1_r2.ALU.fu
i24_lshr i33_sub   1RHS
cost 6.11803
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_5.in4
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_lshr i30_add   1any2input
cost 11.0804
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i25_mul i27_add   1any2input
cost 10.1967
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_0.in4
2:pe_c1_r1.crossbar.mux_0.mux
2:pe_c1_r0.mux_2.in0
2:pe_c1_r0.mux_2.mux
2:pe_c1_r0.crossbar.mux_5.in2
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r0.ALU.fu
i26_mul i27_add   1any2input
cost 10.1967
2:pe_c0_r0.ALU.out
2:pe_c0_r0.ALU.out
2:pe_c0_r0.crossbar.in4
2:pe_c0_r0.crossbar.mux_1.in4
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_lshr 1  1
1:pe_c2_r1.ALU.fu
i27_add i28_lshr   1LHS
cost 14.4963
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_1.in0
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_4.in3
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
1:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_lshr_out
Routing node: i28_lshr_out
MAPPING From: i28_lshr i32_add i34_sub 2  2
2:pe_c2_r3.ALU.fu
i28_lshr i34_sub   1RHS
cost 14.4963
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_2.in4
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_5.in0
1:pe_c2_r3.crossbar.mux_5.mux
1:pe_c2_r3.regb.reg
2:pe_c2_r3.ALU.in_b
2:pe_c2_r1.ALU.fu
i28_lshr i32_add   1any2input
cost 6.11803
1:pe_c2_r1.ALU.out
1:pe_c2_r1.ALU.out
1:pe_c2_r1.crossbar.in4
1:pe_c2_r1.crossbar.mux_4.in4
1:pe_c2_r1.crossbar.mux_4.mux
1:pe_c2_r1.rega.reg
2:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c1_r1.ALU.fu
i5_load i7_call   2LHS
cost 12.5703
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i5_load i6_call   2LHS
cost 7.14734
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i32_add_out
Routing node: i32_add_out
MAPPING From: i32_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i32_add i35_call   1RHS
cost 7.01883
2:pe_c2_r1.ALU.out
2:pe_c2_r1.ALU.out
2:pe_c2_r1.crossbar.in4
2:pe_c2_r1.crossbar.mux_5.in4
2:pe_c2_r1.crossbar.mux_5.mux
2:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i33_sub_out
Routing node: i33_sub_out
MAPPING From: i33_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i33_sub i37_call   1LHS
cost 11.5493
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_2.in4
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_sub_out
Routing node: i34_sub_out
MAPPING From: i34_sub i37_call 1  1
0:pe_c1_r3.ALU.fu
i34_sub i37_call   1RHS
cost 10.6568
2:pe_c2_r3.ALU.out
2:pe_c2_r3.ALU.out
2:pe_c2_r3.crossbar.in4
2:pe_c2_r3.crossbar.mux_3.in4
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_5.in1
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_call_out
Routing node: i35_call_out
MAPPING From: i35_call i36_store 1  1
0:mem_0.mem_unit.mem
i35_call i36_store   0data
cost 22.2329
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_3.in4
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_0.in1
0:mem_0.mux_data.in1
0:mem_0.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_call_out
Routing node: i37_call_out
MAPPING From: i37_call i38_store 1  1
0:mem_3.mem_unit.mem
i37_call i38_store   0data
cost 13.0166
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_3.in4
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_3.in3
0:mem_3.mux_data.in3
0:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i39_add_out
Routing node: i39_add_out
MAPPING From: i39_add i8_add i9_addrcal i39_add 3  3
2:pe_c3_r3.ALU.fu
i39_add i9_addrcal   1RHS
cost 6.12629
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_5.in4
1:pe_c3_r3.crossbar.mux_5.mux
1:pe_c3_r3.regb.reg
2:pe_c3_r3.ALU.in_b
2:pe_c3_r0.ALU.fu
i39_add i8_add   1any2input
cost 18.8251
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.crossbar.in4
1:pe_c3_r3.crossbar.mux_0.in4
1:pe_c3_r3.crossbar.mux_0.mux
1:pe_c3_r2.mux_2.in0
1:pe_c3_r2.mux_2.mux
1:pe_c3_r2.crossbar.mux_0.in2
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_0.in2
1:pe_c3_r1.crossbar.mux_0.mux
1:pe_c3_r0.mux_2.in0
1:pe_c3_r0.mux_2.mux
1:pe_c3_r0.crossbar.mux_4.in2
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r3.ALU.fu
i39_add i39_add   3any2input
cost 11.5493
1:pe_c3_r3.ALU.out
1:pe_c3_r3.ALU.out
1:pe_c3_r3.RES.in
1:pe_c3_r3.RES.reg
2:pe_c3_r3.RES.m_enable
2:pe_c3_r3.RES.reg
0:pe_c3_r3.crossbar.in5
0:pe_c3_r3.crossbar.mux_4.in5
0:pe_c3_r3.crossbar.mux_4.mux
0:pe_c3_r3.rega.reg
1:pe_c3_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r1.ALU.fu
i3_add i4_addrcal   1RHS
cost 20.1639
2:pe_c2_r0.ALU.out
2:pe_c2_r0.ALU.out
2:pe_c2_r0.crossbar.in4
2:pe_c2_r0.crossbar.mux_2.in4
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_5.in1
2:pe_c0_r1.crossbar.mux_5.mux
2:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_add_out
Routing node: i40_add_out
MAPPING From: i40_add i3_add i40_add 2  2
2:pe_c2_r0.ALU.fu
i40_add i3_add   1any2input
cost 6.12629
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.crossbar.in4
1:pe_c2_r0.crossbar.mux_4.in4
1:pe_c2_r0.crossbar.mux_4.mux
1:pe_c2_r0.rega.reg
2:pe_c2_r0.ALU.in_a
1:pe_c2_r0.ALU.fu
i40_add i40_add   3any2input
cost 10.2105
1:pe_c2_r0.ALU.out
1:pe_c2_r0.ALU.out
1:pe_c2_r0.RES.in
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_5.in5
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
1:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_1.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.2315
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.RES.in
0:pe_c0_r1.RES.reg
1:pe_c0_r1.RES.m_enable
1:pe_c0_r1.RES.reg
2:pe_c0_r1.crossbar.in5
2:pe_c0_r1.crossbar.mux_3.in5
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i35_call 1  1
0:pe_c2_r1.ALU.fu
i30_add i35_call   1LHS
cost 10.6568
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_0.in4
2:pe_c2_r2.crossbar.mux_0.mux
2:pe_c2_r1.mux_2.in0
2:pe_c2_r1.mux_2.mux
2:pe_c2_r1.crossbar.mux_4.in2
2:pe_c2_r1.crossbar.mux_4.mux
2:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 11.5493
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_1.in4
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r1.ALU.fu
i6_call i19_mul   1any2input
cost 6.12629
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r0.ALU.fu
i7_call i26_mul   1any2input
cost 15.1872
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_3.in2
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_5.in1
1:pe_c0_r0.crossbar.mux_5.mux
1:pe_c0_r0.regb.reg
2:pe_c0_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
i7_call i22_mul   1any2input
cost 10.2105
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_0.in4
1:pe_c1_r1.crossbar.mux_0.mux
1:pe_c1_r0.mux_2.in0
1:pe_c1_r0.mux_2.mux
1:pe_c1_r0.crossbar.mux_5.in2
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=1 opgraph_covered=1
GRAPH COVERED: 1   1
Number of routing resoucres used: 607
Finding delta Costs:
Total Cost: 135.995
[INFO] clusters greater than 1: 7
start of PCKM:Packing Mapper +0.000000 @0.000000
                    Schedule +0.005781 @0.005781
                      TMPACK +0.001294 @0.007076
           Placer iteration0 +0.223736 @0.230812
           Router iteration0 +0.617181 @0.847993
  end of PCKM:Packing Mapper +0.002523 @0.850517
[INFO] Mapping Success: 1
[INFO] Mapping Time: 0.850509
[INFO] Mapping Timeout: 0
Operation Mapping Result:
const1(const):   2:pe_c0_r1.const_val.const

const2(const):   1:pe_c3_r3.const_val.const

const3(const):   0:pe_c1_r2.const_val.const

const4(const):   0:pe_c3_r3.const_val.const

i10_load(load):   1:mem_3.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c3_r0.ALU.fu

i12_load(load):   2:mem_0.mem_unit.mem

i13_call(get_real):   0:pe_c0_r3.ALU.fu

i14_call(get_imag):   0:pe_c0_r2.ALU.fu

i15_call(get_real):   1:pe_c0_r0.ALU.fu

i16_call(get_imag):   1:pe_c1_r0.ALU.fu

i19_mul(mul):   2:pe_c0_r1.ALU.fu

i22_mul(mul):   2:pe_c1_r0.ALU.fu

i23_sub(sub):   0:pe_c1_r1.ALU.fu

i24_lshr(lshr):   1:pe_c1_r2.ALU.fu

i25_mul(mul):   2:pe_c1_r1.ALU.fu

i26_mul(mul):   2:pe_c0_r0.ALU.fu

i27_add(add):   0:pe_c1_r0.ALU.fu

i28_lshr(lshr):   1:pe_c2_r1.ALU.fu

i30_add(add):   2:pe_c2_r2.ALU.fu

i32_add(add):   2:pe_c2_r1.ALU.fu

i33_sub(sub):   2:pe_c1_r2.ALU.fu

i34_sub(sub):   2:pe_c2_r3.ALU.fu

i35_call(combine):   0:pe_c2_r1.ALU.fu

i36_store(store):   0:mem_0.mem_unit.mem

i37_call(combine):   0:pe_c1_r3.ALU.fu

i38_store(store):   0:mem_3.mem_unit.mem

i39_add(add):   1:pe_c3_r3.ALU.fu

i3_add(add):   2:pe_c2_r0.ALU.fu

i40_add(add):   1:pe_c2_r0.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r1.ALU.fu

i5_load(load):   2:mem_1.mem_unit.mem

i6_call(get_real):   1:pe_c0_r1.ALU.fu

i7_call(get_imag):   1:pe_c1_r1.ALU.fu

i8_add(add):   2:pe_c3_r0.ALU.fu

i9_addrcal(addrcal):   2:pe_c3_r3.ALU.fu

input1(input):   0:io_top_3.IOPin.io

const2_dup0(const):   2:pe_c3_r0.const_val.const

const3_dup0(const):   0:pe_c2_r1.const_val.const

const4_dup0(const):   0:pe_c2_r0.const_val.const


Connection Mapping Result:
const1_out:
  0:pe_c0_r1.ALU.in_a
  2:pe_c0_r1.const_val.out
  2:pe_c0_r1.crossbar.in6
  2:pe_c0_r1.crossbar.mux_4.in6
  2:pe_c0_r1.crossbar.mux_4.mux
  2:pe_c0_r1.rega.m_in
  2:pe_c0_r1.rega.in
  2:pe_c0_r1.crossbar.out4
  2:pe_c0_r1.crossbar.mux_4.out
  2:pe_c0_r1.rega.reg
  0:pe_c0_r1.rega.out
  0:pe_c0_r1.rega.m_out

const2_out:
  1:pe_c3_r3.crossbar.mux_4.in6
  1:pe_c3_r3.crossbar.mux_4.mux
  1:pe_c3_r3.rega.m_in
  1:pe_c3_r3.crossbar.out4
  1:pe_c3_r3.rega.in
  1:pe_c3_r3.crossbar.mux_4.out
  1:pe_c3_r3.rega.reg
  2:pe_c3_r3.rega.out
  2:pe_c3_r3.rega.m_out
  1:pe_c3_r3.const_val.out
  1:pe_c3_r3.crossbar.in6
  2:pe_c3_r3.ALU.in_a

const3_out:
  0:pe_c1_r2.crossbar.mux_5.in6
  0:pe_c1_r2.crossbar.mux_5.mux
  0:pe_c1_r2.regb.m_in
  0:pe_c1_r2.regb.in
  0:pe_c1_r2.crossbar.out5
  0:pe_c1_r2.crossbar.mux_5.out
  1:pe_c1_r2.ALU.in_b
  0:pe_c1_r2.regb.reg
  1:pe_c1_r2.regb.out
  1:pe_c1_r2.regb.m_out
  0:pe_c1_r2.const_val.out
  0:pe_c1_r2.crossbar.in6

const4_out:
  0:pe_c3_r3.regb.reg
  1:pe_c3_r3.regb.out
  1:pe_c3_r3.regb.m_out
  0:pe_c3_r3.crossbar.mux_5.mux
  0:pe_c3_r3.regb.m_in
  0:pe_c3_r3.regb.in
  0:pe_c3_r3.crossbar.out5
  0:pe_c3_r3.crossbar.mux_5.out
  1:pe_c3_r3.ALU.in_b
  0:pe_c3_r3.const_val.out
  0:pe_c3_r3.crossbar.in6
  0:pe_c3_r3.crossbar.mux_5.in6

i10_load_out:
  0:pe_c0_r3.ALU.in_a
  2:mem_3.mem_unit.data_out
  2:pe_c0_r3.in3
  2:mem_3.out
  0:pe_c0_r2.ALU.in_a
  2:pe_c0_r2.crossbar.mux_4.in2
  2:pe_c0_r2.crossbar.mux_4.mux
  2:pe_c0_r2.rega.m_in
  2:pe_c0_r2.rega.in
  2:pe_c0_r2.crossbar.out4
  2:pe_c0_r2.crossbar.mux_4.out
  2:pe_c0_r2.mux_2.in0
  2:pe_c0_r2.mux_2.mux
  2:pe_c0_r2.mux_2.out
  2:pe_c0_r2.crossbar.in2
  2:pe_c0_r2.rega.reg
  0:pe_c0_r2.rega.out
  0:pe_c0_r2.rega.m_out
  2:pe_c0_r3.crossbar.mux_0.in3
  2:pe_c0_r3.crossbar.mux_0.mux
  2:pe_c0_r3.out0
  2:pe_c0_r2.in2
  2:pe_c0_r3.crossbar.out0
  2:pe_c0_r3.crossbar.mux_0.out
  2:pe_c0_r3.crossbar.mux_4.in3
  2:pe_c0_r3.crossbar.mux_4.mux
  2:pe_c0_r3.rega.m_in
  2:pe_c0_r3.rega.in
  2:pe_c0_r3.crossbar.out4
  2:pe_c0_r3.crossbar.mux_4.out
  2:pe_c0_r3.mux_3.in0
  2:pe_c0_r3.mux_3.mux
  2:pe_c0_r3.mux_3.out
  2:pe_c0_r3.crossbar.in3
  2:pe_c0_r3.rega.reg
  0:pe_c0_r3.rega.out
  0:pe_c0_r3.rega.m_out

i11_addrcal_out:
  1:pe_c1_r0.reg1.out
  0:pe_c1_r0.reg1.reg
  1:pe_c1_r0.reg1.m_out
  0:pe_c2_r1.reg0.in
  0:pe_c2_r1.reg0.m_in
  0:pe_c0_r0.mux_2.mux
  0:pe_c0_r0.mux_2.out
  0:pe_c0_r0.crossbar.in2
  0:pe_c0_r0.mux_2.in1
  0:pe_c2_r0.crossbar.mux_2.mux
  0:pe_c2_r1.in0
  0:pe_c2_r0.out2
  0:pe_c2_r0.crossbar.out2
  0:pe_c2_r0.crossbar.mux_2.out
  0:pe_c2_r0.crossbar.mux_3.in1
  1:pe_c2_r1.crossbar.mux_3.in0
  1:pe_c2_r1.crossbar.mux_3.mux
  1:pe_c2_r1.out3
  1:pe_c1_r1.in1
  1:pe_c2_r1.crossbar.out3
  1:pe_c2_r1.crossbar.mux_3.out
  1:pe_c2_r1.mux_0.in1
  1:pe_c2_r1.mux_0.mux
  1:pe_c2_r1.mux_0.out
  1:pe_c2_r1.crossbar.in0
  0:pe_c0_r0.crossbar.mux_3.mux
  0:pe_c0_r0.out3
  0:pe_c0_r0.crossbar.out3
  0:pe_c0_r0.crossbar.mux_3.out
  0:pe_c0_r0.crossbar.mux_3.in2
  1:pe_c0_r0.reg2.in
  1:pe_c0_r0.reg2.m_in
  0:pe_c1_r1.reg1.m_enable
  2:pe_c0_r0.crossbar.mux_3.in1
  2:pe_c0_r0.crossbar.mux_3.mux
  2:pe_c0_r0.out3
  2:pe_c0_r0.crossbar.out3
  2:pe_c0_r0.crossbar.mux_3.out
  2:pe_c0_r0.mux_1.in0
  2:pe_c0_r0.mux_1.mux
  2:pe_c0_r0.mux_1.out
  2:pe_c0_r0.crossbar.in1
  2:pe_c0_r0.reg2.m_enable
  2:pe_c0_r0.reg2.reg
  0:pe_c0_r0.reg2.out
  0:pe_c0_r0.reg2.m_out
  2:pe_c0_r1.reg1.m_enable
  2:pe_c0_r1.reg1.reg
  0:pe_c0_r1.reg1.out
  0:pe_c0_r1.reg1.m_out
  0:pe_c1_r1.reg1.reg
  1:pe_c1_r1.reg1.out
  1:pe_c1_r1.reg1.m_out
  0:pe_c1_r0.in1
  0:pe_c2_r0.crossbar.mux_3.mux
  0:pe_c2_r0.out3
  0:pe_c2_r0.crossbar.out3
  0:pe_c2_r0.crossbar.mux_3.out
  1:pe_c1_r1.crossbar.mux_3.in1
  1:pe_c1_r1.crossbar.mux_3.mux
  1:pe_c1_r1.out3
  1:pe_c0_r1.in1
  1:pe_c1_r1.crossbar.out3
  1:pe_c1_r1.crossbar.mux_3.out
  1:pe_c1_r1.mux_1.in1
  1:pe_c1_r1.mux_1.mux
  1:pe_c1_r1.mux_1.out
  1:pe_c1_r1.crossbar.in1
  1:pe_c1_r1.reg1.in
  1:pe_c1_r1.reg1.m_in
  1:pe_c1_r1.reg1.reg
  2:pe_c1_r1.reg1.out
  2:pe_c1_r1.reg1.m_out
  2:mem_0.in0
  2:mem_0.mux_addr.in0
  2:mem_0.mux_addr.mux
  2:mem_0.mux_addr.out
  2:mem_0.mem_unit.addr
  0:pe_c0_r1.reg1.reg
  1:pe_c0_r1.reg1.out
  1:pe_c0_r1.reg1.m_out
  0:mem_3.mux_addr.mux
  0:mem_3.mux_addr.out
  0:mem_3.mem_unit.addr
  1:pe_c0_r1.reg1.in
  1:pe_c0_r1.reg1.m_in
  1:pe_c0_r1.reg1.reg
  2:pe_c0_r1.reg1.out
  2:pe_c0_r1.reg1.m_out
  0:pe_c3_r0.crossbar.in4
  1:pe_c0_r1.mux_1.in1
  1:pe_c0_r1.mux_1.mux
  1:pe_c0_r1.mux_1.out
  1:pe_c0_r1.crossbar.in1
  0:pe_c0_r1.reg1.m_enable
  0:pe_c3_r0.ALU.out
  1:pe_c0_r0.reg2.reg
  2:pe_c0_r0.reg2.out
  2:pe_c0_r0.reg2.m_out
  1:pe_c0_r1.crossbar.mux_0.in1
  1:pe_c0_r1.crossbar.mux_0.mux
  1:pe_c0_r1.out0
  1:pe_c0_r0.in2
  1:pe_c0_r1.crossbar.out0
  1:pe_c0_r1.crossbar.mux_0.out
  0:mem_3.mux_addr.in0
  0:pe_c2_r1.reg0.reg
  1:pe_c2_r1.reg0.out
  1:pe_c2_r1.reg0.m_out
  0:pe_c1_r0.reg1.in
  0:pe_c1_r0.reg1.m_in
  0:mem_3.in0
  0:pe_c3_r0.crossbar.mux_3.mux
  0:pe_c3_r0.out3
  0:pe_c2_r0.in1
  0:pe_c3_r0.crossbar.out3
  0:pe_c3_r0.crossbar.mux_3.out
  0:pe_c2_r0.crossbar.mux_2.in1
  0:pe_c3_r0.crossbar.mux_3.in4
  2:pe_c1_r0.crossbar.mux_3.in1
  2:pe_c1_r0.crossbar.mux_3.mux
  2:pe_c1_r0.out3
  2:pe_c0_r0.in1
  2:pe_c1_r0.crossbar.out3
  2:pe_c1_r0.crossbar.mux_3.out
  2:pe_c1_r0.mux_1.in1
  2:pe_c1_r0.mux_1.mux
  2:pe_c1_r0.mux_1.out
  2:pe_c1_r0.crossbar.in1
  2:pe_c1_r1.reg1.m_enable
  2:pe_c1_r1.reg1.reg
  0:pe_c1_r1.reg1.out
  0:pe_c1_r1.reg1.m_out
  1:pe_c1_r0.reg1.m_enable
  1:pe_c1_r0.reg1.reg
  2:pe_c1_r0.reg1.out
  2:pe_c1_r0.reg1.m_out
  0:pe_c2_r0.mux_1.in0
  0:pe_c2_r0.mux_1.mux
  0:pe_c2_r0.mux_1.out
  0:pe_c2_r0.crossbar.in1

i12_load_out:
  0:mem_0.mem_unit.data_out
  0:pe_c0_r0.in3
  0:mem_0.out
  0:pe_c0_r0.rega.reg
  1:pe_c0_r0.rega.out
  1:pe_c0_r0.rega.m_out
  0:pe_c0_r0.mux_3.in0
  0:pe_c0_r0.mux_3.mux
  0:pe_c0_r0.mux_3.out
  0:pe_c0_r0.crossbar.in3
  0:pe_c0_r0.crossbar.mux_4.mux
  0:pe_c0_r0.rega.m_in
  0:pe_c0_r0.rega.in
  0:pe_c0_r0.crossbar.out4
  0:pe_c0_r0.crossbar.mux_4.out
  0:pe_c0_r0.crossbar.mux_4.in3
  0:pe_c0_r0.crossbar.mux_1.in3
  0:pe_c0_r0.crossbar.mux_1.mux
  0:pe_c1_r0.in3
  0:pe_c0_r0.out1
  0:pe_c0_r0.crossbar.out1
  0:pe_c0_r0.crossbar.mux_1.out
  1:pe_c1_r0.ALU.in_a
  0:pe_c1_r0.rega.reg
  1:pe_c1_r0.rega.out
  1:pe_c1_r0.rega.m_out
  0:pe_c1_r0.crossbar.mux_4.mux
  0:pe_c1_r0.rega.m_in
  0:pe_c1_r0.rega.in
  0:pe_c1_r0.crossbar.out4
  0:pe_c1_r0.crossbar.mux_4.out
  0:pe_c1_r0.mux_3.in0
  0:pe_c1_r0.crossbar.mux_4.in3
  1:pe_c0_r0.ALU.in_a
  0:pe_c1_r0.mux_3.mux
  0:pe_c1_r0.mux_3.out
  0:pe_c1_r0.crossbar.in3

i13_call_out:
  0:pe_c0_r3.crossbar.mux_0.in4
  0:pe_c0_r3.crossbar.mux_0.mux
  0:pe_c0_r3.out0
  0:pe_c0_r2.in2
  0:pe_c0_r3.crossbar.out0
  0:pe_c0_r3.crossbar.mux_0.out
  0:pe_c0_r3.crossbar.in4
  0:pe_c0_r3.RES.reg
  1:pe_c0_r3.RES.out
  1:pe_c0_r3.RES.m_out
  0:pe_c0_r3.ALU.out
  0:pe_c0_r3.RES.in
  0:pe_c0_r3.RES.m_in
  0:pe_c0_r2.reg2.in
  0:pe_c0_r2.reg2.m_in
  0:pe_c0_r2.reg2.reg
  1:pe_c0_r2.reg2.out
  1:pe_c0_r2.reg2.m_out
  0:pe_c0_r2.mux_2.in1
  0:pe_c0_r2.mux_2.out
  0:pe_c0_r2.mux_2.mux
  0:pe_c0_r2.crossbar.in2
  1:pe_c2_r2.rega.m_enable
  1:pe_c2_r2.rega.reg
  2:pe_c2_r2.rega.out
  2:pe_c2_r2.rega.m_out
  0:pe_c0_r2.crossbar.mux_1.mux
  0:pe_c1_r2.in3
  0:pe_c0_r2.out1
  0:pe_c0_r2.crossbar.out1
  0:pe_c0_r2.crossbar.mux_1.out
  1:pe_c1_r2.reg3.in
  1:pe_c1_r2.reg3.m_in
  1:pe_c1_r2.reg3.reg
  2:pe_c1_r2.reg3.out
  2:pe_c1_r2.reg3.m_out
  1:pe_c1_r2.rega.reg
  2:pe_c1_r2.rega.out
  2:pe_c1_r2.rega.m_out
  0:pe_c0_r2.crossbar.mux_1.in2
  0:pe_c1_r2.reg3.reg
  1:pe_c1_r2.reg3.out
  1:pe_c1_r2.reg3.m_out
  1:pe_c0_r2.reg2.m_enable
  1:pe_c0_r2.reg2.reg
  2:pe_c0_r2.reg2.out
  2:pe_c0_r2.reg2.m_out
  1:pe_c0_r3.crossbar.in5
  1:pe_c0_r3.crossbar.mux_0.in5
  1:pe_c0_r3.crossbar.mux_0.mux
  1:pe_c0_r3.out0
  1:pe_c0_r2.in2
  1:pe_c0_r3.crossbar.out0
  1:pe_c0_r3.crossbar.mux_0.out
  0:pe_c1_r2.reg3.in
  0:pe_c1_r2.reg3.m_in
  1:pe_c0_r2.mux_2.in0
  1:pe_c0_r2.mux_2.mux
  1:pe_c0_r2.mux_2.out
  1:pe_c0_r2.crossbar.in2
  1:pe_c1_r2.crossbar.mux_4.in3
  1:pe_c1_r2.crossbar.mux_4.mux
  1:pe_c1_r2.rega.m_in
  1:pe_c1_r2.crossbar.out4
  1:pe_c1_r2.rega.in
  1:pe_c1_r2.crossbar.mux_4.out
  1:pe_c1_r2.mux_3.in1
  1:pe_c1_r2.mux_3.mux
  1:pe_c1_r2.mux_3.out
  1:pe_c1_r2.crossbar.in3
  1:pe_c0_r2.crossbar.mux_1.in2
  1:pe_c0_r2.crossbar.mux_1.mux
  1:pe_c1_r2.in3
  1:pe_c0_r2.out1
  1:pe_c0_r2.crossbar.out1
  1:pe_c0_r2.crossbar.mux_1.out
  0:pe_c2_r2.rega.reg
  1:pe_c2_r2.rega.out
  1:pe_c2_r2.rega.m_out
  0:pe_c2_r2.rega.m_enable
  2:pe_c0_r2.reg2.m_enable
  2:pe_c0_r2.reg2.reg
  0:pe_c0_r2.reg2.out
  0:pe_c0_r2.reg2.m_out
  2:pe_c1_r2.ALU.in_a
  2:pe_c1_r2.crossbar.mux_1.in3
  2:pe_c1_r2.crossbar.mux_1.mux
  2:pe_c2_r2.in3
  2:pe_c1_r2.out1
  2:pe_c1_r2.crossbar.out1
  2:pe_c1_r2.crossbar.mux_1.out
  2:pe_c1_r2.mux_3.in1
  2:pe_c1_r2.mux_3.mux
  2:pe_c1_r2.mux_3.out
  2:pe_c1_r2.crossbar.in3
  2:pe_c2_r2.ALU.in_a
  2:pe_c2_r2.crossbar.mux_4.in3
  2:pe_c2_r2.crossbar.mux_4.mux
  2:pe_c2_r2.rega.m_in
  2:pe_c2_r2.crossbar.out4
  2:pe_c2_r2.rega.in
  2:pe_c2_r2.crossbar.mux_4.out
  2:pe_c2_r2.mux_3.in0
  2:pe_c2_r2.mux_3.mux
  2:pe_c2_r2.mux_3.out
  2:pe_c2_r2.crossbar.in3
  2:pe_c2_r2.rega.reg
  0:pe_c2_r2.rega.out
  0:pe_c2_r2.rega.m_out

i14_call_out:
  0:pe_c1_r2.mux_3.in1
  0:pe_c1_r2.mux_3.mux
  0:pe_c1_r2.mux_3.out
  0:pe_c1_r2.crossbar.in3
  1:pe_c2_r1.regb.reg
  2:pe_c2_r1.regb.out
  2:pe_c2_r1.regb.m_out
  1:pe_c2_r1.crossbar.mux_5.in3
  1:pe_c2_r1.crossbar.mux_5.mux
  1:pe_c2_r1.regb.m_in
  1:pe_c2_r1.regb.in
  1:pe_c2_r1.crossbar.out5
  1:pe_c2_r1.crossbar.mux_5.out
  1:pe_c2_r1.mux_3.in0
  1:pe_c2_r1.mux_3.mux
  1:pe_c2_r1.mux_3.out
  1:pe_c2_r1.crossbar.in3
  1:pe_c2_r3.rega.m_enable
  1:pe_c2_r3.rega.reg
  2:pe_c2_r3.rega.out
  2:pe_c2_r3.rega.m_out
  0:pe_c0_r2.RES.in
  0:pe_c0_r2.RES.m_in
  0:pe_c1_r1.reg2.in
  0:pe_c1_r1.reg2.m_in
  1:pe_c1_r1.mux_2.in1
  1:pe_c1_r1.mux_2.mux
  1:pe_c1_r1.mux_2.out
  1:pe_c1_r1.crossbar.in2
  0:pe_c0_r2.RES.reg
  1:pe_c0_r2.RES.out
  1:pe_c0_r2.RES.m_out
  0:pe_c0_r2.ALU.out
  1:pe_c0_r2.RES.m_enable
  1:pe_c0_r2.RES.reg
  2:pe_c0_r2.RES.out
  2:pe_c0_r2.RES.m_out
  0:pe_c2_r3.rega.m_enable
  0:pe_c2_r3.rega.reg
  1:pe_c2_r3.rega.out
  1:pe_c2_r3.rega.m_out
  0:pe_c1_r1.reg2.reg
  1:pe_c1_r1.reg2.out
  1:pe_c1_r1.reg2.m_out
  0:pe_c1_r2.crossbar.mux_0.mux
  0:pe_c1_r2.out0
  0:pe_c1_r1.in2
  0:pe_c1_r2.crossbar.out0
  0:pe_c1_r2.crossbar.mux_0.out
  0:pe_c1_r2.crossbar.mux_0.in3
  2:pe_c0_r2.crossbar.in5
  2:pe_c0_r2.crossbar.mux_1.in5
  2:pe_c0_r2.crossbar.mux_1.mux
  2:pe_c1_r2.in3
  2:pe_c0_r2.out1
  2:pe_c0_r2.crossbar.out1
  2:pe_c0_r2.crossbar.mux_1.out
  2:pe_c0_r2.crossbar.mux_2.in5
  2:pe_c0_r2.crossbar.mux_2.mux
  2:pe_c0_r3.in0
  2:pe_c0_r2.out2
  2:pe_c0_r2.crossbar.out2
  2:pe_c0_r2.crossbar.mux_2.out
  2:pe_c0_r3.crossbar.mux_1.in0
  2:pe_c0_r3.crossbar.mux_1.mux
  2:pe_c1_r3.in3
  2:pe_c0_r3.out1
  2:pe_c0_r3.crossbar.out1
  2:pe_c0_r3.crossbar.mux_1.out
  2:pe_c0_r3.mux_0.in0
  2:pe_c0_r3.mux_0.mux
  2:pe_c0_r3.mux_0.out
  2:pe_c0_r3.crossbar.in0
  2:pe_c1_r2.reg3.in
  2:pe_c1_r2.reg3.m_in
  2:pe_c1_r2.reg3.reg
  0:pe_c1_r2.reg3.out
  0:pe_c1_r2.reg3.m_out
  2:pe_c1_r3.crossbar.mux_1.in3
  2:pe_c1_r3.crossbar.mux_1.mux
  2:pe_c2_r3.in3
  2:pe_c1_r3.out1
  2:pe_c1_r3.crossbar.out1
  2:pe_c1_r3.crossbar.mux_1.out
  2:pe_c1_r3.mux_3.in0
  2:pe_c1_r3.mux_3.mux
  2:pe_c1_r3.mux_3.out
  2:pe_c1_r3.crossbar.in3
  2:pe_c2_r1.ALU.in_b
  2:pe_c2_r3.ALU.in_a
  2:pe_c2_r3.crossbar.mux_4.in3
  2:pe_c2_r3.crossbar.mux_4.mux
  2:pe_c2_r3.rega.m_in
  2:pe_c2_r3.crossbar.out4
  2:pe_c2_r3.rega.in
  2:pe_c2_r3.crossbar.mux_4.out
  2:pe_c2_r3.mux_3.in0
  2:pe_c2_r3.mux_3.mux
  2:pe_c2_r3.mux_3.out
  2:pe_c2_r3.crossbar.in3
  2:pe_c2_r3.rega.reg
  0:pe_c2_r3.rega.out
  0:pe_c2_r3.rega.m_out
  1:pe_c1_r1.crossbar.mux_1.in2
  1:pe_c1_r1.crossbar.mux_1.mux
  1:pe_c2_r1.in3
  1:pe_c1_r1.out1
  1:pe_c1_r1.crossbar.out1
  1:pe_c1_r1.crossbar.mux_1.out

i15_call_out:
  1:pe_c0_r0.crossbar.mux_4.mux
  1:pe_c0_r0.rega.m_in
  1:pe_c0_r0.rega.in
  1:pe_c0_r0.crossbar.out4
  1:pe_c0_r0.crossbar.mux_4.out
  2:pe_c0_r1.ALU.in_a
  2:pe_c0_r0.ALU.in_a
  1:pe_c0_r1.rega.reg
  2:pe_c0_r1.rega.out
  2:pe_c0_r1.rega.m_out
  1:pe_c0_r1.crossbar.mux_4.in0
  1:pe_c0_r1.crossbar.mux_4.mux
  1:pe_c0_r1.rega.m_in
  1:pe_c0_r1.rega.in
  1:pe_c0_r1.crossbar.out4
  1:pe_c0_r1.crossbar.mux_4.out
  1:pe_c0_r1.mux_0.in0
  1:pe_c0_r1.mux_0.mux
  1:pe_c0_r1.mux_0.out
  1:pe_c0_r1.crossbar.in0
  1:pe_c0_r0.rega.reg
  2:pe_c0_r0.rega.out
  2:pe_c0_r0.rega.m_out
  1:pe_c0_r0.crossbar.mux_2.in4
  1:pe_c0_r0.crossbar.mux_2.mux
  1:pe_c0_r1.in0
  1:pe_c0_r0.out2
  1:pe_c0_r0.crossbar.out2
  1:pe_c0_r0.crossbar.mux_2.out
  1:pe_c0_r0.crossbar.mux_4.in4
  1:pe_c0_r0.ALU.out
  1:pe_c0_r0.crossbar.in4

i16_call_out:
  1:pe_c1_r1.crossbar.mux_4.in0
  1:pe_c1_r1.crossbar.mux_4.mux
  1:pe_c1_r1.rega.m_in
  1:pe_c1_r1.crossbar.out4
  1:pe_c1_r1.rega.in
  1:pe_c1_r1.crossbar.mux_4.out
  1:pe_c1_r1.mux_0.in0
  1:pe_c1_r1.mux_0.mux
  1:pe_c1_r1.mux_0.out
  1:pe_c1_r1.crossbar.in0
  1:pe_c1_r1.rega.reg
  2:pe_c1_r1.rega.out
  2:pe_c1_r1.rega.m_out
  1:pe_c1_r0.ALU.out
  1:pe_c1_r0.crossbar.in4
  1:pe_c1_r0.crossbar.mux_2.in4
  1:pe_c1_r0.crossbar.mux_2.mux
  1:pe_c1_r1.in0
  1:pe_c1_r0.out2
  1:pe_c1_r0.crossbar.out2
  1:pe_c1_r0.crossbar.mux_2.out
  1:pe_c1_r0.crossbar.mux_4.in4
  1:pe_c1_r0.crossbar.mux_4.mux
  1:pe_c1_r0.rega.m_in
  1:pe_c1_r0.crossbar.out4
  1:pe_c1_r0.rega.in
  1:pe_c1_r0.crossbar.mux_4.out
  2:pe_c1_r0.ALU.in_a
  2:pe_c1_r1.ALU.in_a
  1:pe_c1_r0.rega.reg
  2:pe_c1_r0.rega.out
  2:pe_c1_r0.rega.m_out

i19_mul_out:
  2:pe_c0_r1.ALU.out
  2:pe_c0_r1.crossbar.in4
  2:pe_c0_r1.crossbar.mux_1.in4
  2:pe_c0_r1.crossbar.mux_1.mux
  2:pe_c1_r1.in3
  2:pe_c0_r1.out1
  2:pe_c0_r1.crossbar.out1
  2:pe_c0_r1.crossbar.mux_1.out
  0:pe_c1_r1.ALU.in_a
  2:pe_c1_r1.crossbar.mux_4.in3
  2:pe_c1_r1.crossbar.mux_4.mux
  2:pe_c1_r1.rega.m_in
  2:pe_c1_r1.crossbar.out4
  2:pe_c1_r1.rega.in
  2:pe_c1_r1.crossbar.mux_4.out
  2:pe_c1_r1.mux_3.in0
  2:pe_c1_r1.mux_3.mux
  2:pe_c1_r1.mux_3.out
  2:pe_c1_r1.crossbar.in3
  2:pe_c1_r1.rega.reg
  0:pe_c1_r1.rega.out
  0:pe_c1_r1.rega.m_out

i22_mul_out:
  0:pe_c1_r1.ALU.in_b
  2:pe_c1_r0.ALU.out
  2:pe_c1_r0.crossbar.in4
  2:pe_c1_r0.crossbar.mux_2.in4
  2:pe_c1_r0.crossbar.mux_2.mux
  2:pe_c1_r1.in0
  2:pe_c1_r0.out2
  2:pe_c1_r0.crossbar.out2
  2:pe_c1_r0.crossbar.mux_2.out
  2:pe_c1_r1.crossbar.mux_5.in0
  2:pe_c1_r1.crossbar.mux_5.mux
  2:pe_c1_r1.regb.m_in
  2:pe_c1_r1.regb.in
  2:pe_c1_r1.crossbar.out5
  2:pe_c1_r1.crossbar.mux_5.out
  2:pe_c1_r1.mux_0.in0
  2:pe_c1_r1.mux_0.mux
  2:pe_c1_r1.mux_0.out
  2:pe_c1_r1.crossbar.in0
  2:pe_c1_r1.regb.reg
  0:pe_c1_r1.regb.out
  0:pe_c1_r1.regb.m_out

i23_sub_out:
  0:pe_c1_r2.mux_0.in0
  0:pe_c1_r2.mux_0.mux
  0:pe_c1_r2.mux_0.out
  0:pe_c1_r2.crossbar.in0
  0:pe_c1_r2.rega.reg
  1:pe_c1_r2.rega.out
  1:pe_c1_r2.rega.m_out
  0:pe_c1_r2.crossbar.mux_4.in0
  0:pe_c1_r1.crossbar.mux_2.in4
  1:pe_c1_r2.ALU.in_a
  0:pe_c1_r2.crossbar.mux_4.mux
  0:pe_c1_r2.rega.m_in
  0:pe_c1_r2.rega.in
  0:pe_c1_r2.crossbar.out4
  0:pe_c1_r2.crossbar.mux_4.out
  0:pe_c1_r1.crossbar.in4
  0:pe_c1_r1.ALU.out
  0:pe_c1_r1.crossbar.mux_2.mux
  0:pe_c1_r2.in0
  0:pe_c1_r1.out2
  0:pe_c1_r1.crossbar.out2
  0:pe_c1_r1.crossbar.mux_2.out

i24_lshr_out:
  1:pe_c2_r2.mux_3.in0
  1:pe_c2_r2.mux_3.mux
  1:pe_c2_r2.mux_3.out
  1:pe_c2_r2.crossbar.in3
  1:pe_c2_r2.regb.reg
  2:pe_c2_r2.regb.out
  2:pe_c2_r2.regb.m_out
  1:pe_c2_r2.crossbar.mux_5.in3
  1:pe_c2_r2.crossbar.mux_5.mux
  1:pe_c2_r2.regb.m_in
  1:pe_c2_r2.regb.in
  1:pe_c2_r2.crossbar.out5
  1:pe_c2_r2.crossbar.mux_5.out
  1:pe_c1_r2.regb.reg
  2:pe_c1_r2.regb.out
  2:pe_c1_r2.regb.m_out
  1:pe_c1_r2.ALU.out
  1:pe_c1_r2.crossbar.in4
  1:pe_c1_r2.crossbar.mux_1.in4
  1:pe_c1_r2.crossbar.mux_1.mux
  1:pe_c2_r2.in3
  1:pe_c1_r2.out1
  1:pe_c1_r2.crossbar.out1
  1:pe_c1_r2.crossbar.mux_1.out
  1:pe_c1_r2.crossbar.mux_5.in4
  1:pe_c1_r2.crossbar.mux_5.mux
  1:pe_c1_r2.regb.m_in
  1:pe_c1_r2.regb.in
  1:pe_c1_r2.crossbar.out5
  1:pe_c1_r2.crossbar.mux_5.out
  2:pe_c1_r2.ALU.in_b
  2:pe_c2_r2.ALU.in_b

i25_mul_out:
  0:pe_c1_r0.ALU.in_b
  2:pe_c1_r0.crossbar.mux_5.in2
  2:pe_c1_r0.crossbar.mux_5.mux
  2:pe_c1_r0.regb.m_in
  2:pe_c1_r0.regb.in
  2:pe_c1_r0.crossbar.out5
  2:pe_c1_r0.crossbar.mux_5.out
  2:pe_c1_r0.mux_2.in0
  2:pe_c1_r0.mux_2.mux
  2:pe_c1_r0.mux_2.out
  2:pe_c1_r0.crossbar.in2
  2:pe_c1_r0.regb.reg
  0:pe_c1_r0.regb.out
  0:pe_c1_r0.regb.m_out
  2:pe_c1_r1.ALU.out
  2:pe_c1_r1.crossbar.in4
  2:pe_c1_r1.crossbar.mux_0.in4
  2:pe_c1_r1.crossbar.mux_0.mux
  2:pe_c1_r1.out0
  2:pe_c1_r1.crossbar.out0
  2:pe_c1_r0.in2
  2:pe_c1_r1.crossbar.mux_0.out

i26_mul_out:
  0:pe_c1_r0.ALU.in_a
  2:pe_c0_r0.crossbar.mux_1.in4
  2:pe_c0_r0.crossbar.mux_1.mux
  2:pe_c1_r0.in3
  2:pe_c0_r0.out1
  2:pe_c0_r0.crossbar.out1
  2:pe_c0_r0.crossbar.mux_1.out
  2:pe_c0_r0.ALU.out
  2:pe_c0_r0.crossbar.in4
  2:pe_c1_r0.crossbar.mux_4.in3
  2:pe_c1_r0.crossbar.mux_4.mux
  2:pe_c1_r0.rega.m_in
  2:pe_c1_r0.crossbar.out4
  2:pe_c1_r0.rega.in
  2:pe_c1_r0.crossbar.mux_4.out
  2:pe_c1_r0.mux_3.in0
  2:pe_c1_r0.mux_3.mux
  2:pe_c1_r0.mux_3.out
  2:pe_c1_r0.crossbar.in3
  2:pe_c1_r0.rega.reg
  0:pe_c1_r0.rega.out
  0:pe_c1_r0.rega.m_out

i27_add_out:
  0:pe_c2_r1.rega.reg
  1:pe_c2_r1.rega.out
  1:pe_c2_r1.rega.m_out
  0:pe_c2_r1.crossbar.mux_4.in3
  0:pe_c2_r1.crossbar.mux_4.mux
  0:pe_c2_r1.rega.m_in
  0:pe_c2_r1.rega.in
  0:pe_c2_r1.crossbar.out4
  0:pe_c2_r1.crossbar.mux_4.out
  0:pe_c2_r1.mux_3.in0
  0:pe_c2_r1.mux_3.mux
  0:pe_c2_r1.mux_3.out
  0:pe_c2_r1.crossbar.in3
  0:pe_c1_r0.crossbar.mux_2.in4
  0:pe_c1_r1.in0
  0:pe_c1_r0.crossbar.mux_2.mux
  0:pe_c1_r0.out2
  0:pe_c1_r0.crossbar.out2
  0:pe_c1_r0.crossbar.mux_2.out
  1:pe_c2_r1.ALU.in_a
  0:pe_c1_r1.crossbar.mux_1.in0
  0:pe_c1_r1.crossbar.mux_1.mux
  0:pe_c2_r1.in3
  0:pe_c1_r1.out1
  0:pe_c1_r1.crossbar.out1
  0:pe_c1_r1.crossbar.mux_1.out
  0:pe_c1_r0.ALU.out
  0:pe_c1_r1.mux_0.in0
  0:pe_c1_r1.mux_0.mux
  0:pe_c1_r1.mux_0.out
  0:pe_c1_r1.crossbar.in0
  0:pe_c1_r0.crossbar.in4

i28_lshr_out:
  1:pe_c2_r2.mux_0.in0
  1:pe_c2_r2.mux_0.mux
  1:pe_c2_r2.mux_0.out
  1:pe_c2_r2.crossbar.in0
  1:pe_c2_r1.rega.reg
  2:pe_c2_r1.rega.out
  2:pe_c2_r1.rega.m_out
  1:pe_c2_r2.crossbar.mux_2.in0
  1:pe_c2_r2.crossbar.mux_2.mux
  1:pe_c2_r3.in0
  1:pe_c2_r2.out2
  1:pe_c2_r2.crossbar.out2
  1:pe_c2_r2.crossbar.mux_2.out
  1:pe_c2_r1.crossbar.in4
  1:pe_c2_r1.crossbar.mux_2.in4
  1:pe_c2_r1.crossbar.mux_2.mux
  1:pe_c2_r2.in0
  1:pe_c2_r1.out2
  1:pe_c2_r1.crossbar.out2
  1:pe_c2_r1.crossbar.mux_2.out
  1:pe_c2_r1.crossbar.mux_4.in4
  1:pe_c2_r1.crossbar.mux_4.mux
  1:pe_c2_r1.rega.m_in
  1:pe_c2_r1.crossbar.out4
  1:pe_c2_r1.rega.in
  1:pe_c2_r1.crossbar.mux_4.out
  1:pe_c2_r3.crossbar.mux_5.in0
  1:pe_c2_r3.crossbar.mux_5.mux
  1:pe_c2_r3.regb.m_in
  1:pe_c2_r3.regb.in
  1:pe_c2_r3.crossbar.out5
  1:pe_c2_r3.crossbar.mux_5.out
  1:pe_c2_r3.mux_0.in0
  1:pe_c2_r3.mux_0.mux
  1:pe_c2_r3.mux_0.out
  1:pe_c2_r3.crossbar.in0
  1:pe_c2_r3.regb.reg
  2:pe_c2_r3.regb.out
  2:pe_c2_r3.regb.m_out
  1:pe_c2_r1.ALU.out
  2:pe_c2_r1.ALU.in_a
  2:pe_c2_r3.ALU.in_b

i30_add_out:
  0:pe_c2_r1.ALU.in_a
  2:pe_c2_r1.crossbar.mux_4.in2
  2:pe_c2_r1.crossbar.mux_4.mux
  2:pe_c2_r1.rega.m_in
  2:pe_c2_r1.crossbar.out4
  2:pe_c2_r1.rega.in
  2:pe_c2_r1.crossbar.mux_4.out
  2:pe_c2_r1.mux_2.in0
  2:pe_c2_r1.mux_2.mux
  2:pe_c2_r1.mux_2.out
  2:pe_c2_r1.crossbar.in2
  2:pe_c2_r1.rega.reg
  0:pe_c2_r1.rega.out
  0:pe_c2_r1.rega.m_out
  2:pe_c2_r2.ALU.out
  2:pe_c2_r2.crossbar.in4
  2:pe_c2_r2.crossbar.mux_0.in4
  2:pe_c2_r2.crossbar.mux_0.mux
  2:pe_c2_r2.out0
  2:pe_c2_r2.crossbar.out0
  2:pe_c2_r1.in2
  2:pe_c2_r2.crossbar.mux_0.out

i32_add_out:
  0:pe_c2_r1.ALU.in_b
  2:pe_c2_r1.ALU.out
  2:pe_c2_r1.crossbar.in4
  2:pe_c2_r1.crossbar.mux_5.in4
  2:pe_c2_r1.crossbar.mux_5.mux
  2:pe_c2_r1.regb.m_in
  2:pe_c2_r1.regb.in
  2:pe_c2_r1.crossbar.out5
  2:pe_c2_r1.crossbar.mux_5.out
  2:pe_c2_r1.regb.reg
  0:pe_c2_r1.regb.out
  0:pe_c2_r1.regb.m_out

i33_sub_out:
  0:pe_c1_r3.ALU.in_a
  2:pe_c1_r2.ALU.out
  2:pe_c1_r2.crossbar.in4
  2:pe_c1_r2.crossbar.mux_2.in4
  2:pe_c1_r2.crossbar.mux_2.mux
  2:pe_c1_r3.in0
  2:pe_c1_r2.out2
  2:pe_c1_r2.crossbar.out2
  2:pe_c1_r2.crossbar.mux_2.out
  2:pe_c1_r3.crossbar.mux_4.in0
  2:pe_c1_r3.crossbar.mux_4.mux
  2:pe_c1_r3.rega.m_in
  2:pe_c1_r3.crossbar.out4
  2:pe_c1_r3.rega.in
  2:pe_c1_r3.crossbar.mux_4.out
  2:pe_c1_r3.mux_0.in0
  2:pe_c1_r3.mux_0.mux
  2:pe_c1_r3.mux_0.out
  2:pe_c1_r3.crossbar.in0
  2:pe_c1_r3.rega.reg
  0:pe_c1_r3.rega.out
  0:pe_c1_r3.rega.m_out

i34_sub_out:
  0:pe_c1_r3.ALU.in_b
  2:pe_c1_r3.crossbar.mux_5.in1
  2:pe_c1_r3.crossbar.mux_5.mux
  2:pe_c1_r3.regb.m_in
  2:pe_c1_r3.regb.in
  2:pe_c1_r3.crossbar.out5
  2:pe_c1_r3.crossbar.mux_5.out
  2:pe_c1_r3.mux_1.in0
  2:pe_c1_r3.mux_1.mux
  2:pe_c1_r3.mux_1.out
  2:pe_c1_r3.crossbar.in1
  2:pe_c1_r3.regb.reg
  0:pe_c1_r3.regb.out
  0:pe_c1_r3.regb.m_out
  2:pe_c2_r3.ALU.out
  2:pe_c2_r3.crossbar.in4
  2:pe_c2_r3.crossbar.mux_3.in4
  2:pe_c2_r3.crossbar.mux_3.mux
  2:pe_c2_r3.out3
  2:pe_c1_r3.in1
  2:pe_c2_r3.crossbar.out3
  2:pe_c2_r3.crossbar.mux_3.out

i35_call_out:
  0:pe_c0_r1.crossbar.mux_3.mux
  0:pe_c0_r1.out3
  0:pe_c0_r1.crossbar.out3
  0:pe_c0_r1.crossbar.mux_3.out
  0:pe_c0_r1.crossbar.mux_3.in1
  0:mem_0.mux_data.in1
  0:mem_0.mux_data.mux
  0:mem_0.mux_data.out
  0:mem_0.mem_unit.data_in
  0:mem_0.in1
  0:pe_c2_r1.crossbar.mux_3.in4
  0:pe_c2_r1.crossbar.mux_3.mux
  0:pe_c2_r1.out3
  0:pe_c1_r1.in1
  0:pe_c2_r1.crossbar.out3
  0:pe_c2_r1.crossbar.mux_3.out
  0:pe_c0_r1.in1
  0:pe_c1_r1.crossbar.mux_3.mux
  0:pe_c1_r1.out3
  0:pe_c1_r1.crossbar.out3
  0:pe_c1_r1.crossbar.mux_3.out
  0:pe_c1_r1.mux_1.in0
  0:pe_c1_r1.mux_1.mux
  0:pe_c1_r1.mux_1.out
  0:pe_c1_r1.crossbar.in1
  0:pe_c0_r1.mux_1.mux
  0:pe_c0_r1.mux_1.out
  0:pe_c0_r1.crossbar.in1
  0:pe_c0_r1.mux_1.in0
  0:pe_c1_r1.crossbar.mux_3.in1
  0:pe_c2_r1.ALU.out
  0:pe_c2_r1.crossbar.in4

i37_call_out:
  0:pe_c0_r3.mux_1.out
  0:pe_c0_r3.mux_1.mux
  0:pe_c0_r3.crossbar.in1
  0:pe_c0_r3.mux_1.in0
  0:pe_c1_r3.crossbar.in4
  0:pe_c1_r3.ALU.out
  0:pe_c1_r3.crossbar.mux_3.in4
  0:pe_c0_r3.in1
  0:pe_c1_r3.crossbar.mux_3.mux
  0:pe_c1_r3.out3
  0:pe_c1_r3.crossbar.out3
  0:pe_c1_r3.crossbar.mux_3.out
  0:mem_3.mux_data.in3
  0:mem_3.mux_data.mux
  0:mem_3.mux_data.out
  0:mem_3.mem_unit.data_in
  0:mem_3.in3
  0:pe_c0_r3.crossbar.mux_3.in1
  0:pe_c0_r3.crossbar.mux_3.mux
  0:pe_c0_r3.out3
  0:pe_c0_r3.crossbar.out3
  0:pe_c0_r3.crossbar.mux_3.out

i39_add_out:
  0:pe_c3_r3.rega.reg
  1:pe_c3_r3.rega.out
  1:pe_c3_r3.rega.m_out
  0:pe_c3_r3.crossbar.in5
  1:pe_c3_r3.crossbar.mux_5.in4
  1:pe_c3_r3.crossbar.mux_5.mux
  1:pe_c3_r3.regb.m_in
  1:pe_c3_r3.regb.in
  1:pe_c3_r3.crossbar.out5
  1:pe_c3_r3.crossbar.mux_5.out
  1:pe_c3_r3.regb.reg
  2:pe_c3_r3.regb.out
  2:pe_c3_r3.regb.m_out
  1:pe_c3_r2.mux_2.in0
  1:pe_c3_r2.mux_2.mux
  1:pe_c3_r2.mux_2.out
  1:pe_c3_r2.crossbar.in2
  1:pe_c3_r3.ALU.in_a
  1:pe_c3_r3.ALU.out
  1:pe_c3_r3.RES.in
  1:pe_c3_r3.RES.m_in
  1:pe_c3_r3.RES.reg
  2:pe_c3_r3.RES.out
  2:pe_c3_r3.RES.m_out
  1:pe_c3_r3.crossbar.in4
  1:pe_c3_r3.crossbar.mux_0.in4
  1:pe_c3_r3.crossbar.mux_0.mux
  1:pe_c3_r3.out0
  1:pe_c3_r2.in2
  1:pe_c3_r3.crossbar.out0
  1:pe_c3_r3.crossbar.mux_0.out
  1:pe_c3_r0.crossbar.mux_4.in2
  1:pe_c3_r0.crossbar.mux_4.mux
  1:pe_c3_r0.rega.m_in
  1:pe_c3_r0.crossbar.out4
  1:pe_c3_r0.rega.in
  1:pe_c3_r0.crossbar.mux_4.out
  1:pe_c3_r0.mux_2.in0
  1:pe_c3_r0.mux_2.mux
  1:pe_c3_r0.mux_2.out
  1:pe_c3_r0.crossbar.in2
  1:pe_c3_r0.rega.reg
  2:pe_c3_r0.rega.out
  2:pe_c3_r0.rega.m_out
  1:pe_c3_r1.crossbar.mux_0.in2
  1:pe_c3_r1.crossbar.mux_0.mux
  1:pe_c3_r1.out0
  1:pe_c3_r1.crossbar.out0
  1:pe_c3_r0.in2
  1:pe_c3_r1.crossbar.mux_0.out
  1:pe_c3_r1.mux_2.in0
  1:pe_c3_r1.mux_2.mux
  1:pe_c3_r1.mux_2.out
  1:pe_c3_r1.crossbar.in2
  1:pe_c3_r2.crossbar.mux_0.in2
  1:pe_c3_r2.crossbar.mux_0.mux
  1:pe_c3_r2.out0
  1:pe_c3_r2.crossbar.out0
  1:pe_c3_r1.in2
  1:pe_c3_r2.crossbar.mux_0.out
  0:pe_c3_r3.crossbar.mux_4.in5
  0:pe_c3_r3.crossbar.mux_4.mux
  0:pe_c3_r3.rega.m_in
  0:pe_c3_r3.crossbar.out4
  0:pe_c3_r3.rega.in
  0:pe_c3_r3.crossbar.mux_4.out
  2:pe_c3_r0.ALU.in_a
  2:pe_c3_r3.ALU.in_b
  2:pe_c3_r3.RES.m_enable
  2:pe_c3_r3.RES.reg
  0:pe_c3_r3.RES.out
  0:pe_c3_r3.RES.m_out

i3_add_out:
  0:pe_c0_r1.ALU.in_b
  2:pe_c0_r1.crossbar.mux_5.in1
  2:pe_c0_r1.crossbar.mux_5.mux
  2:pe_c0_r1.regb.m_in
  2:pe_c0_r1.regb.in
  2:pe_c0_r1.crossbar.out5
  2:pe_c0_r1.crossbar.mux_5.out
  2:pe_c0_r1.mux_1.in0
  2:pe_c0_r1.mux_1.mux
  2:pe_c0_r1.mux_1.out
  2:pe_c0_r1.crossbar.in1
  2:pe_c0_r1.regb.reg
  0:pe_c0_r1.regb.out
  0:pe_c0_r1.regb.m_out
  2:pe_c1_r1.crossbar.mux_3.in1
  2:pe_c1_r1.crossbar.mux_3.mux
  2:pe_c1_r1.out3
  2:pe_c0_r1.in1
  2:pe_c1_r1.crossbar.out3
  2:pe_c1_r1.crossbar.mux_3.out
  2:pe_c1_r1.mux_1.in0
  2:pe_c1_r1.mux_1.mux
  2:pe_c1_r1.mux_1.out
  2:pe_c1_r1.crossbar.in1
  2:pe_c2_r0.ALU.out
  2:pe_c2_r0.crossbar.in4
  2:pe_c2_r0.crossbar.mux_2.in4
  2:pe_c2_r0.crossbar.mux_2.mux
  2:pe_c2_r1.in0
  2:pe_c2_r0.out2
  2:pe_c2_r0.crossbar.out2
  2:pe_c2_r0.crossbar.mux_2.out
  2:pe_c2_r1.crossbar.mux_3.in0
  2:pe_c2_r1.crossbar.mux_3.mux
  2:pe_c2_r1.out3
  2:pe_c1_r1.in1
  2:pe_c2_r1.crossbar.out3
  2:pe_c2_r1.crossbar.mux_3.out
  2:pe_c2_r1.mux_0.in0
  2:pe_c2_r1.mux_0.mux
  2:pe_c2_r1.mux_0.out
  2:pe_c2_r1.crossbar.in0

i40_add_out:
  1:pe_c2_r0.crossbar.mux_4.in4
  1:pe_c2_r0.crossbar.mux_4.mux
  1:pe_c2_r0.rega.m_in
  1:pe_c2_r0.crossbar.out4
  1:pe_c2_r0.rega.in
  1:pe_c2_r0.crossbar.mux_4.out
  1:pe_c2_r0.rega.reg
  2:pe_c2_r0.rega.out
  2:pe_c2_r0.rega.m_out
  1:pe_c2_r0.ALU.in_b
  1:pe_c2_r0.ALU.out
  1:pe_c2_r0.RES.in
  1:pe_c2_r0.RES.m_in
  1:pe_c2_r0.RES.reg
  2:pe_c2_r0.RES.out
  2:pe_c2_r0.RES.m_out
  1:pe_c2_r0.crossbar.in4
  0:pe_c2_r0.crossbar.in5
  0:pe_c2_r0.regb.reg
  1:pe_c2_r0.regb.out
  1:pe_c2_r0.regb.m_out
  2:pe_c2_r0.ALU.in_a
  2:pe_c2_r0.RES.m_enable
  2:pe_c2_r0.RES.reg
  0:pe_c2_r0.RES.out
  0:pe_c2_r0.RES.m_out
  0:pe_c2_r0.crossbar.mux_5.in5
  0:pe_c2_r0.crossbar.mux_5.mux
  0:pe_c2_r0.regb.m_in
  0:pe_c2_r0.regb.in
  0:pe_c2_r0.crossbar.out5
  0:pe_c2_r0.crossbar.mux_5.out

i4_addrcal_out:
  0:pe_c0_r1.RES.reg
  1:pe_c0_r1.RES.out
  1:pe_c0_r1.RES.m_out
  0:pe_c0_r1.RES.in
  0:pe_c0_r1.RES.m_in
  0:pe_c0_r1.ALU.out
  2:pe_c0_r1.crossbar.in5
  2:pe_c0_r1.crossbar.mux_3.in5
  2:pe_c0_r1.crossbar.mux_3.mux
  2:pe_c0_r1.out3
  2:pe_c0_r1.crossbar.out3
  2:pe_c0_r1.crossbar.mux_3.out
  2:mem_1.in1
  2:mem_1.mux_addr.in1
  2:mem_1.mux_addr.mux
  2:mem_1.mux_addr.out
  2:mem_1.mem_unit.addr
  1:pe_c0_r1.RES.m_enable
  1:pe_c0_r1.RES.reg
  2:pe_c0_r1.RES.out
  2:pe_c0_r1.RES.m_out

i5_load_out:
  0:pe_c0_r1.crossbar.mux_4.in3
  0:pe_c0_r1.crossbar.mux_4.mux
  0:pe_c0_r1.rega.m_in
  0:pe_c0_r1.rega.in
  0:pe_c0_r1.crossbar.out4
  0:pe_c0_r1.crossbar.mux_4.out
  0:mem_1.mem_unit.data_out
  0:pe_c0_r1.in3
  0:mem_1.out
  0:pe_c0_r1.crossbar.mux_1.mux
  0:pe_c1_r1.in3
  0:pe_c0_r1.out1
  0:pe_c0_r1.crossbar.out1
  0:pe_c0_r1.crossbar.mux_1.out
  0:pe_c0_r1.crossbar.mux_1.in3
  0:pe_c1_r1.rega.reg
  1:pe_c1_r1.rega.out
  1:pe_c1_r1.rega.m_out
  0:pe_c1_r1.crossbar.mux_4.in3
  0:pe_c0_r1.rega.reg
  1:pe_c0_r1.rega.out
  1:pe_c0_r1.rega.m_out
  1:pe_c0_r1.ALU.in_a
  0:pe_c0_r1.mux_3.mux
  0:pe_c0_r1.mux_3.out
  0:pe_c0_r1.crossbar.in3
  0:pe_c0_r1.mux_3.in0
  0:pe_c1_r1.crossbar.mux_4.mux
  0:pe_c1_r1.rega.m_in
  0:pe_c1_r1.rega.in
  0:pe_c1_r1.crossbar.out4
  0:pe_c1_r1.crossbar.mux_4.out
  0:pe_c1_r1.mux_3.in0
  0:pe_c1_r1.mux_3.mux
  0:pe_c1_r1.mux_3.out
  0:pe_c1_r1.crossbar.in3
  1:pe_c1_r1.ALU.in_a

i6_call_out:
  2:pe_c0_r1.ALU.in_b
  1:pe_c1_r1.crossbar.mux_5.in3
  1:pe_c1_r1.crossbar.mux_5.mux
  1:pe_c1_r1.regb.m_in
  1:pe_c1_r1.regb.in
  1:pe_c1_r1.crossbar.out5
  1:pe_c1_r1.crossbar.mux_5.out
  1:pe_c1_r1.mux_3.in0
  1:pe_c1_r1.mux_3.mux
  1:pe_c1_r1.mux_3.out
  1:pe_c1_r1.crossbar.in3
  1:pe_c1_r1.regb.reg
  2:pe_c1_r1.regb.out
  2:pe_c1_r1.regb.m_out
  1:pe_c0_r1.regb.reg
  2:pe_c0_r1.regb.out
  2:pe_c0_r1.regb.m_out
  1:pe_c0_r1.crossbar.mux_5.in4
  1:pe_c0_r1.crossbar.mux_5.mux
  1:pe_c0_r1.regb.m_in
  1:pe_c0_r1.regb.in
  1:pe_c0_r1.crossbar.out5
  1:pe_c0_r1.crossbar.mux_5.out
  1:pe_c0_r1.ALU.out
  1:pe_c0_r1.crossbar.in4
  1:pe_c0_r1.crossbar.mux_1.in4
  1:pe_c0_r1.crossbar.mux_1.mux
  1:pe_c1_r1.in3
  1:pe_c0_r1.out1
  1:pe_c0_r1.crossbar.out1
  1:pe_c0_r1.crossbar.mux_1.out
  2:pe_c1_r1.ALU.in_b

i7_call_out:
  1:pe_c0_r0.crossbar.mux_5.in1
  1:pe_c0_r0.crossbar.mux_5.mux
  1:pe_c0_r0.regb.m_in
  1:pe_c0_r0.regb.in
  1:pe_c0_r0.crossbar.out5
  1:pe_c0_r0.crossbar.mux_5.out
  1:pe_c0_r0.mux_1.in0
  1:pe_c0_r0.mux_1.mux
  1:pe_c0_r0.mux_1.out
  1:pe_c0_r0.crossbar.in1
  2:pe_c0_r0.ALU.in_b
  1:pe_c1_r0.crossbar.mux_3.in2
  1:pe_c1_r0.crossbar.mux_3.mux
  1:pe_c1_r0.out3
  1:pe_c0_r0.in1
  1:pe_c1_r0.crossbar.out3
  1:pe_c1_r0.crossbar.mux_3.out
  1:pe_c1_r0.crossbar.mux_5.in2
  1:pe_c1_r0.crossbar.mux_5.mux
  1:pe_c1_r0.regb.m_in
  1:pe_c1_r0.regb.in
  1:pe_c1_r0.crossbar.out5
  1:pe_c1_r0.crossbar.mux_5.out
  1:pe_c0_r0.regb.reg
  2:pe_c0_r0.regb.out
  2:pe_c0_r0.regb.m_out
  2:pe_c1_r0.ALU.in_b
  1:pe_c1_r0.mux_2.in0
  1:pe_c1_r0.mux_2.mux
  1:pe_c1_r0.mux_2.out
  1:pe_c1_r0.crossbar.in2
  1:pe_c1_r0.regb.reg
  2:pe_c1_r0.regb.out
  2:pe_c1_r0.regb.m_out
  1:pe_c1_r1.ALU.out
  1:pe_c1_r1.crossbar.in4
  1:pe_c1_r1.crossbar.mux_0.in4
  1:pe_c1_r1.crossbar.mux_0.mux
  1:pe_c1_r1.out0
  1:pe_c1_r1.crossbar.out0
  1:pe_c1_r0.in2
  1:pe_c1_r1.crossbar.mux_0.out

i8_add_out:
  0:pe_c3_r0.ALU.in_b
  2:pe_c3_r0.ALU.out
  2:pe_c3_r0.crossbar.in4
  2:pe_c3_r0.crossbar.mux_5.in4
  2:pe_c3_r0.crossbar.mux_5.mux
  2:pe_c3_r0.regb.m_in
  2:pe_c3_r0.regb.in
  2:pe_c3_r0.crossbar.out5
  2:pe_c3_r0.crossbar.mux_5.out
  2:pe_c3_r0.regb.reg
  0:pe_c3_r0.regb.out
  0:pe_c3_r0.regb.m_out

i9_addrcal_out:
  0:mem_0.mux_addr.in2
  0:mem_0.mux_addr.mux
  0:mem_0.mux_addr.out
  0:mem_0.mem_unit.addr
  0:mem_0.in2
  0:pe_c0_r2.mux_1.in1
  0:pe_c0_r2.mux_1.mux
  0:pe_c0_r2.mux_1.out
  0:pe_c0_r2.crossbar.in1
  1:pe_c2_r2.mux_2.in1
  1:pe_c2_r2.mux_2.mux
  1:pe_c2_r2.mux_2.out
  1:pe_c2_r2.crossbar.in2
  1:pe_c2_r2.reg2.in
  1:pe_c2_r2.reg2.m_in
  1:pe_c2_r2.reg2.reg
  2:pe_c2_r2.reg2.out
  2:pe_c2_r2.reg2.m_out
  1:pe_c2_r3.crossbar.mux_0.in1
  1:pe_c2_r3.crossbar.mux_0.mux
  1:pe_c2_r3.out0
  1:pe_c2_r3.crossbar.out0
  1:pe_c2_r2.in2
  1:pe_c2_r3.crossbar.mux_0.out
  1:pe_c2_r3.crossbar.mux_3.in1
  1:mem_3.in3
  1:pe_c2_r2.crossbar.mux_3.in2
  1:pe_c2_r2.crossbar.mux_3.mux
  1:pe_c2_r2.out3
  1:pe_c1_r2.in1
  1:pe_c2_r2.crossbar.out3
  1:pe_c2_r2.crossbar.mux_3.out
  0:pe_c0_r2.crossbar.mux_3.mux
  0:pe_c0_r2.out3
  0:pe_c0_r2.crossbar.out3
  0:pe_c0_r2.crossbar.mux_3.out
  1:pe_c0_r3.crossbar.mux_3.mux
  1:pe_c0_r3.out3
  1:pe_c0_r3.crossbar.out3
  1:pe_c0_r3.crossbar.mux_3.out
  1:pe_c0_r3.mux_1.in0
  1:pe_c0_r3.mux_1.mux
  1:pe_c0_r3.mux_1.out
  1:pe_c0_r3.crossbar.in1
  0:pe_c0_r2.crossbar.mux_3.in1
  1:pe_c2_r3.crossbar.mux_3.mux
  1:pe_c2_r3.out3
  1:pe_c1_r3.in1
  1:pe_c2_r3.crossbar.out3
  1:pe_c2_r3.crossbar.mux_3.out
  1:pe_c2_r3.mux_1.in1
  1:pe_c2_r3.mux_1.mux
  1:pe_c2_r3.mux_1.out
  1:pe_c2_r3.crossbar.in1
  1:pe_c1_r3.crossbar.mux_3.in1
  1:pe_c1_r3.crossbar.mux_3.mux
  1:pe_c1_r3.out3
  1:pe_c0_r3.in1
  1:pe_c1_r3.crossbar.out3
  1:pe_c1_r3.crossbar.mux_3.out
  0:pe_c1_r2.reg1.reg
  1:pe_c1_r2.reg1.out
  1:pe_c1_r2.reg1.m_out
  1:pe_c0_r2.reg1.reg
  2:pe_c0_r2.reg1.out
  2:pe_c0_r2.reg1.m_out
  1:pe_c0_r3.crossbar.mux_3.in1
  0:pe_c1_r2.reg1.m_enable
  1:pe_c0_r2.reg1.in
  1:pe_c0_r2.reg1.m_in
  1:pe_c1_r2.crossbar.mux_3.in1
  1:pe_c1_r2.crossbar.mux_3.mux
  1:pe_c1_r2.out3
  1:pe_c0_r2.in1
  1:pe_c1_r2.crossbar.out3
  1:pe_c1_r2.crossbar.mux_3.out
  1:pe_c1_r2.mux_1.in1
  1:pe_c1_r2.mux_1.mux
  1:pe_c1_r2.mux_1.out
  1:pe_c1_r2.crossbar.in1
  1:pe_c1_r2.reg1.in
  1:pe_c1_r2.reg1.m_in
  1:pe_c1_r2.reg1.reg
  2:pe_c1_r2.reg1.out
  2:pe_c1_r2.reg1.m_out
  1:pe_c1_r3.mux_1.in0
  1:pe_c1_r3.mux_1.mux
  1:pe_c1_r3.mux_1.out
  1:pe_c1_r3.crossbar.in1
  0:pe_c2_r2.reg2.m_enable
  0:pe_c2_r2.reg2.reg
  1:pe_c2_r2.reg2.out
  1:pe_c2_r2.reg2.m_out
  0:pe_c2_r3.reg1.m_enable
  0:pe_c2_r3.reg1.reg
  1:pe_c2_r3.reg1.out
  1:pe_c2_r3.reg1.m_out
  1:mem_3.mux_addr.in3
  1:mem_3.mux_addr.mux
  1:mem_3.mux_addr.out
  1:mem_3.mem_unit.addr
  2:pe_c0_r2.reg1.m_enable
  2:pe_c0_r2.reg1.reg
  0:pe_c0_r2.reg1.out
  0:pe_c0_r2.reg1.m_out
  2:pe_c1_r2.reg1.m_enable
  2:pe_c1_r2.reg1.reg
  0:pe_c1_r2.reg1.out
  0:pe_c1_r2.reg1.m_out
  2:pe_c2_r2.reg2.m_enable
  2:pe_c2_r2.reg2.reg
  0:pe_c2_r2.reg2.out
  0:pe_c2_r2.reg2.m_out
  2:pe_c2_r3.reg1.in
  2:pe_c2_r3.reg1.m_in
  2:pe_c2_r3.reg1.reg
  0:pe_c2_r3.reg1.out
  0:pe_c2_r3.reg1.m_out
  2:pe_c3_r3.ALU.out
  2:pe_c3_r3.crossbar.in4
  2:pe_c3_r3.crossbar.mux_3.in4
  2:pe_c3_r3.crossbar.mux_3.mux
  2:pe_c3_r3.out3
  2:pe_c2_r3.in1
  2:pe_c3_r3.crossbar.out3
  2:pe_c3_r3.crossbar.mux_3.out

input1_out:
  1:io_top_3.reg_out.out
  0:io_top_3.reg_out.reg
  1:io_top_3.reg_out.m_out
  0:io_top_3.IOPin.out
  0:io_top_3.reg_out.m_in
  0:io_top_3.reg_out.in
  1:io_top_3.out
  1:pe_c3_r0.in0
  1:pe_c3_r0.crossbar.mux_3.in0
  1:pe_c3_r0.crossbar.mux_3.mux
  1:pe_c3_r0.out3
  1:pe_c2_r0.in1
  1:pe_c3_r0.crossbar.out3
  1:pe_c3_r0.crossbar.mux_3.out
  1:pe_c3_r0.crossbar.mux_5.in0
  1:pe_c3_r0.crossbar.mux_5.mux
  1:pe_c3_r0.regb.m_in
  1:pe_c3_r0.regb.in
  1:pe_c3_r0.crossbar.out5
  1:pe_c3_r0.crossbar.mux_5.out
  1:pe_c3_r0.mux_0.in0
  1:pe_c3_r0.mux_0.mux
  1:pe_c3_r0.mux_0.out
  1:pe_c3_r0.crossbar.in0
  1:pe_c3_r0.regb.reg
  2:pe_c3_r0.regb.out
  2:pe_c3_r0.regb.m_out
  1:pe_c2_r0.crossbar.mux_5.in1
  1:pe_c2_r0.crossbar.mux_5.mux
  1:pe_c2_r0.regb.m_in
  1:pe_c2_r0.regb.in
  1:pe_c2_r0.crossbar.out5
  1:pe_c2_r0.crossbar.mux_5.out
  1:pe_c2_r0.mux_1.in0
  1:pe_c2_r0.mux_1.mux
  1:pe_c2_r0.mux_1.out
  1:pe_c2_r0.crossbar.in1
  1:pe_c2_r0.regb.reg
  2:pe_c2_r0.regb.out
  2:pe_c2_r0.regb.m_out
  2:pe_c2_r0.ALU.in_b
  2:pe_c3_r0.ALU.in_b

const2_dup0_out:
  0:pe_c3_r0.ALU.in_a
  2:pe_c3_r0.const_val.out
  2:pe_c3_r0.crossbar.in6
  2:pe_c3_r0.crossbar.mux_4.in6
  2:pe_c3_r0.crossbar.mux_4.mux
  2:pe_c3_r0.rega.m_in
  2:pe_c3_r0.crossbar.out4
  2:pe_c3_r0.rega.in
  2:pe_c3_r0.crossbar.mux_4.out
  2:pe_c3_r0.rega.reg
  0:pe_c3_r0.rega.out
  0:pe_c3_r0.rega.m_out

const3_dup0_out:
  0:pe_c2_r1.regb.reg
  1:pe_c2_r1.regb.out
  1:pe_c2_r1.regb.m_out
  0:pe_c2_r1.crossbar.mux_5.in6
  0:pe_c2_r1.crossbar.mux_5.mux
  0:pe_c2_r1.regb.m_in
  0:pe_c2_r1.regb.in
  0:pe_c2_r1.crossbar.out5
  0:pe_c2_r1.crossbar.mux_5.out
  1:pe_c2_r1.ALU.in_b
  0:pe_c2_r1.const_val.out
  0:pe_c2_r1.crossbar.in6

const4_dup0_out:
  0:pe_c2_r0.crossbar.mux_4.in6
  0:pe_c2_r0.crossbar.mux_4.mux
  0:pe_c2_r0.rega.m_in
  0:pe_c2_r0.rega.in
  0:pe_c2_r0.crossbar.out4
  0:pe_c2_r0.crossbar.mux_4.out
  1:pe_c2_r0.ALU.in_a
  0:pe_c2_r0.const_val.out
  0:pe_c2_r0.crossbar.in6
  0:pe_c2_r0.rega.reg
  1:pe_c2_r0.rega.out
  1:pe_c2_r0.rega.m_out

No isolated found
config table: 
	0x58277cb37900 0x58277ccea940 0x58277cceada0 0x58277cceb1e0 0x58277ccf09f0 0x58277ccf0e50 0x58277ccf1290 0x58277ccf6a70 0x58277ccf6ed0 0x58277ccf7310 0x58277ccfcaf0 0x58277ccfcf50 0x58277ccfd390 0x58277cd00190 0x58277cd005d0 0x58277cd00a10 0x58277cd031d0 0x58277cd03610 0x58277cd03a50 0x58277cd06210 0x58277cd06650 0x58277cd06a90 0x58277cd09250 0x58277cd09690 0x58277cd09ad0 0x58277cce7f60 0x58277cce83a0 0x58277cce87e0 0x58277ccee010 0x58277ccee450 0x58277ccee890 0x58277ccf4090 0x58277ccf44d0 0x58277ccf4910 0x58277ccfa110 0x58277ccfa550 0x58277ccfa990 0x58277ccd99f0 0x58277ccd9e30 0x58277ccda840 0x58277ccdd5e0 0x58277ccdda20 0x58277ccde430 0x58277cce11d0 0x58277cce1610 0x58277cce2020 0x58277cce4df0 0x58277cce5230 0x58277cce5c40 0x58277cb4f380 0x58277cb508a0 0x58277cb51120 0x58277cb519a0 0x58277cb52220 0x58277cb50020 0x58277cb50460 0x58277cb50ce0 0x58277cb51560 0x58277cb51de0 0x58277cb4f7a0 0x58277cb4fbe0 0x58277cb4b6d0 0x58277cb46be0 0x58277cb47000 0x58277cb47420 0x58277cb47840 0x58277cb47c60 0x58277cb48080 0x58277cb666b0 0x58277cb67b50 0x58277cb68390 0x58277cb68bd0 0x58277cb69410 0x58277cb67310 0x58277cb67730 0x58277cb67f70 0x58277cb687b0 0x58277cb68ff0 0x58277cb66ad0 0x58277cb66ef0 0x58277cb62650 0x58277cb5da20 0x58277cb5de40 0x58277cb5e260 0x58277cb5e680 0x58277cb5eaa0 0x58277cb5eec0 0x58277cb80250 0x58277cb81770 0x58277cb81ff0 0x58277cb82870 0x58277cb830f0 0x58277cb80ef0 0x58277cb81330 0x58277cb81bb0 0x58277cb82430 0x58277cb82cb0 0x58277cb80670 0x58277cb80ab0 0x58277cb7c1d0 0x58277cb772c0 0x58277cb776e0 0x58277cb77b20 0x58277cb77f60 0x58277cb783a0 0x58277cb787e0 0x58277cb9a260 0x58277cb9b780 0x58277cb9c000 0x58277cb9c880 0x58277cb9d100 0x58277cb9af00 0x58277cb9b340 0x58277cb9bbc0 0x58277cb9c440 0x58277cb9ccc0 0x58277cb9a680 0x58277cb9aac0 0x58277cb961e0 0x58277cb912d0 0x58277cb916f0 0x58277cb91b30 0x58277cb91f70 0x58277cb923b0 0x58277cb927f0 0x58277cbb4260 0x58277cbb5780 0x58277cbb6000 0x58277cbb6880 0x58277cbb7100 0x58277cbb4f00 0x58277cbb5340 0x58277cbb5bc0 0x58277cbb6440 0x58277cbb6cc0 0x58277cbb4680 0x58277cbb4ac0 0x58277cbb01e0 0x58277cbab2d0 0x58277cbab6f0 0x58277cbabb30 0x58277cbabf70 0x58277cbac3b0 0x58277cbac7f0 0x58277cbce280 0x58277cbcf7a0 0x58277cbd0020 0x58277cbd08a0 0x58277cbd1120 0x58277cbcef20 0x58277cbcf360 0x58277cbcfbe0 0x58277cbd0460 0x58277cbd0ce0 0x58277cbce6a0 0x58277cbceae0 0x58277cbca200 0x58277cbc52f0 0x58277cbc5710 0x58277cbc5b50 0x58277cbc5f90 0x58277cbc63d0 0x58277cbc6810 0x58277cbe8280 0x58277cbe97a0 0x58277cbea020 0x58277cbea8a0 0x58277cbeb120 0x58277cbe8f20 0x58277cbe9360 0x58277cbe9be0 0x58277cbea460 0x58277cbeace0 0x58277cbe86a0 0x58277cbe8ae0 0x58277cbe4200 0x58277cbdf2f0 0x58277cbdf710 0x58277cbdfb50 0x58277cbdff90 0x58277cbe03d0 0x58277cbe0810 0x58277cc02280 0x58277cc037a0 0x58277cc04020 0x58277cc048a0 0x58277cc05120 0x58277cc02f20 0x58277cc03360 0x58277cc03be0 0x58277cc04460 0x58277cc04ce0 0x58277cc026a0 0x58277cc02ae0 0x58277cbfe200 0x58277cbf92f0 0x58277cbf9710 0x58277cbf9b50 0x58277cbf9f90 0x58277cbfa3d0 0x58277cbfa810 0x58277cc1c280 0x58277cc1d7a0 0x58277cc1e020 0x58277cc1e8a0 0x58277cc1f120 0x58277cc1cf20 0x58277cc1d360 0x58277cc1dbe0 0x58277cc1e460 0x58277cc1ece0 0x58277cc1c6a0 0x58277cc1cae0 0x58277cc18200 0x58277cc132f0 0x58277cc13710 0x58277cc13b50 0x58277cc13f90 0x58277cc143d0 0x58277cc14810 0x58277cc362c0 0x58277cc377e0 0x58277cc38060 0x58277cc388e0 0x58277cc39160 0x58277cc36f60 0x58277cc373a0 0x58277cc37c20 0x58277cc384a0 0x58277cc38d20 0x58277cc366e0 0x58277cc36b20 0x58277cc32240 0x58277cc2d330 0x58277cc2d750 0x58277cc2db90 0x58277cc2dfd0 0x58277cc2e410 0x58277cc2e850 0x58277cc502c0 0x58277cc517e0 0x58277cc52060 0x58277cc528e0 0x58277cc53160 0x58277cc50f60 0x58277cc513a0 0x58277cc51c20 0x58277cc524a0 0x58277cc52d20 0x58277cc506e0 0x58277cc50b20 0x58277cc4c240 0x58277cc47330 0x58277cc47750 0x58277cc47b90 0x58277cc47fd0 0x58277cc48410 0x58277cc48850 0x58277cc6a2c0 0x58277cc6b7e0 0x58277cc6c060 0x58277cc6c8e0 0x58277cc6d160 0x58277cc6af60 0x58277cc6b3a0 0x58277cc6bc20 0x58277cc6c4a0 0x58277cc6cd20 0x58277cc6a6e0 0x58277cc6ab20 0x58277cc66240 0x58277cc61330 0x58277cc61750 0x58277cc61b90 0x58277cc61fd0 0x58277cc62410 0x58277cc62850 0x58277cc842c0 0x58277cc857e0 0x58277cc86060 0x58277cc868e0 0x58277cc87160 0x58277cc84f60 0x58277cc853a0 0x58277cc85c20 0x58277cc864a0 0x58277cc86d20 0x58277cc846e0 0x58277cc84b20 0x58277cc80240 0x58277cc7b330 0x58277cc7b750 0x58277cc7bb90 0x58277cc7bfd0 0x58277cc7c410 0x58277cc7c850 0x58277cc9e2c0 0x58277cc9f7e0 0x58277cca0060 0x58277cca08e0 0x58277cca1160 0x58277cc9ef60 0x58277cc9f3a0 0x58277cc9fc20 0x58277cca04a0 0x58277cca0d20 0x58277cc9e6e0 0x58277cc9eb20 0x58277cc9a240 0x58277cc95330 0x58277cc95750 0x58277cc95b90 0x58277cc95fd0 0x58277cc96410 0x58277cc96850 0x58277ccb82c0 0x58277ccb97e0 0x58277ccba060 0x58277ccba8e0 0x58277ccbb160 0x58277ccb8f60 0x58277ccb93a0 0x58277ccb9c20 0x58277ccba4a0 0x58277ccbad20 0x58277ccb86e0 0x58277ccb8b20 0x58277ccb4240 0x58277ccaf330 0x58277ccaf750 0x58277ccafb90 0x58277ccaffd0 0x58277ccb0410 0x58277ccb0850 0x58277ccd22c0 0x58277ccd37e0 0x58277ccd4060 0x58277ccd48e0 0x58277ccd5160 0x58277ccd2f60 0x58277ccd33a0 0x58277ccd3c20 0x58277ccd44a0 0x58277ccd4d20 0x58277ccd26e0 0x58277ccd2b20 0x58277ccce240 0x58277ccc9330 0x58277ccc9750 0x58277ccc9b90 0x58277ccc9fd0 0x58277ccca410 0x58277ccca850 
Value mappings: (val node: {mrrg node })
0x58277cb3d0e0:0:pe_c0_r1.ALU.in_a 2:pe_c0_r1.const_val.out 2:pe_c0_r1.crossbar.in6 2:pe_c0_r1.crossbar.mux_4.in6 2:pe_c0_r1.crossbar.mux_4.mux 2:pe_c0_r1.rega.m_in 2:pe_c0_r1.rega.in 2:pe_c0_r1.crossbar.out4 2:pe_c0_r1.crossbar.mux_4.out 2:pe_c0_r1.rega.reg 0:pe_c0_r1.rega.out 0:pe_c0_r1.rega.m_out 
0x58277cb3d290:1:pe_c3_r3.crossbar.mux_4.in6 1:pe_c3_r3.crossbar.mux_4.mux 1:pe_c3_r3.rega.m_in 1:pe_c3_r3.crossbar.out4 1:pe_c3_r3.rega.in 1:pe_c3_r3.crossbar.mux_4.out 1:pe_c3_r3.rega.reg 2:pe_c3_r3.rega.out 2:pe_c3_r3.rega.m_out 1:pe_c3_r3.const_val.out 1:pe_c3_r3.crossbar.in6 2:pe_c3_r3.ALU.in_a 
0x58277cb3d4d0:0:pe_c1_r2.crossbar.mux_5.in6 0:pe_c1_r2.crossbar.mux_5.mux 0:pe_c1_r2.regb.m_in 0:pe_c1_r2.regb.in 0:pe_c1_r2.crossbar.out5 0:pe_c1_r2.crossbar.mux_5.out 1:pe_c1_r2.ALU.in_b 0:pe_c1_r2.regb.reg 1:pe_c1_r2.regb.out 1:pe_c1_r2.regb.m_out 0:pe_c1_r2.const_val.out 0:pe_c1_r2.crossbar.in6 
0x58277cb3d6c0:0:pe_c3_r3.regb.reg 1:pe_c3_r3.regb.out 1:pe_c3_r3.regb.m_out 0:pe_c3_r3.crossbar.mux_5.mux 0:pe_c3_r3.regb.m_in 0:pe_c3_r3.regb.in 0:pe_c3_r3.crossbar.out5 0:pe_c3_r3.crossbar.mux_5.out 1:pe_c3_r3.ALU.in_b 0:pe_c3_r3.const_val.out 0:pe_c3_r3.crossbar.in6 0:pe_c3_r3.crossbar.mux_5.in6 
0x58277cb3daa0:0:pe_c0_r3.ALU.in_a 2:mem_3.mem_unit.data_out 2:pe_c0_r3.in3 2:mem_3.out 0:pe_c0_r2.ALU.in_a 2:pe_c0_r2.crossbar.mux_4.in2 2:pe_c0_r2.crossbar.mux_4.mux 2:pe_c0_r2.rega.m_in 2:pe_c0_r2.rega.in 2:pe_c0_r2.crossbar.out4 2:pe_c0_r2.crossbar.mux_4.out 2:pe_c0_r2.mux_2.in0 2:pe_c0_r2.mux_2.mux 2:pe_c0_r2.mux_2.out 2:pe_c0_r2.crossbar.in2 2:pe_c0_r2.rega.reg 0:pe_c0_r2.rega.out 0:pe_c0_r2.rega.m_out 2:pe_c0_r3.crossbar.mux_0.in3 2:pe_c0_r3.crossbar.mux_0.mux 2:pe_c0_r3.out0 2:pe_c0_r2.in2 2:pe_c0_r3.crossbar.out0 2:pe_c0_r3.crossbar.mux_0.out 2:pe_c0_r3.crossbar.mux_4.in3 2:pe_c0_r3.crossbar.mux_4.mux 2:pe_c0_r3.rega.m_in 2:pe_c0_r3.rega.in 2:pe_c0_r3.crossbar.out4 2:pe_c0_r3.crossbar.mux_4.out 2:pe_c0_r3.mux_3.in0 2:pe_c0_r3.mux_3.mux 2:pe_c0_r3.mux_3.out 2:pe_c0_r3.crossbar.in3 2:pe_c0_r3.rega.reg 0:pe_c0_r3.rega.out 0:pe_c0_r3.rega.m_out 
0x58277cb3dc20:1:pe_c1_r0.reg1.out 0:pe_c1_r0.reg1.reg 1:pe_c1_r0.reg1.m_out 0:pe_c2_r1.reg0.in 0:pe_c2_r1.reg0.m_in 0:pe_c0_r0.mux_2.mux 0:pe_c0_r0.mux_2.out 0:pe_c0_r0.crossbar.in2 0:pe_c0_r0.mux_2.in1 0:pe_c2_r0.crossbar.mux_2.mux 0:pe_c2_r1.in0 0:pe_c2_r0.out2 0:pe_c2_r0.crossbar.out2 0:pe_c2_r0.crossbar.mux_2.out 0:pe_c2_r0.crossbar.mux_3.in1 1:pe_c2_r1.crossbar.mux_3.in0 1:pe_c2_r1.crossbar.mux_3.mux 1:pe_c2_r1.out3 1:pe_c1_r1.in1 1:pe_c2_r1.crossbar.out3 1:pe_c2_r1.crossbar.mux_3.out 1:pe_c2_r1.mux_0.in1 1:pe_c2_r1.mux_0.mux 1:pe_c2_r1.mux_0.out 1:pe_c2_r1.crossbar.in0 0:pe_c0_r0.crossbar.mux_3.mux 0:pe_c0_r0.out3 0:pe_c0_r0.crossbar.out3 0:pe_c0_r0.crossbar.mux_3.out 0:pe_c0_r0.crossbar.mux_3.in2 1:pe_c0_r0.reg2.in 1:pe_c0_r0.reg2.m_in 0:pe_c1_r1.reg1.m_enable 2:pe_c0_r0.crossbar.mux_3.in1 2:pe_c0_r0.crossbar.mux_3.mux 2:pe_c0_r0.out3 2:pe_c0_r0.crossbar.out3 2:pe_c0_r0.crossbar.mux_3.out 2:pe_c0_r0.mux_1.in0 2:pe_c0_r0.mux_1.mux 2:pe_c0_r0.mux_1.out 2:pe_c0_r0.crossbar.in1 2:pe_c0_r0.reg2.m_enable 2:pe_c0_r0.reg2.reg 0:pe_c0_r0.reg2.out 0:pe_c0_r0.reg2.m_out 2:pe_c0_r1.reg1.m_enable 2:pe_c0_r1.reg1.reg 0:pe_c0_r1.reg1.out 0:pe_c0_r1.reg1.m_out 0:pe_c1_r1.reg1.reg 1:pe_c1_r1.reg1.out 1:pe_c1_r1.reg1.m_out 0:pe_c1_r0.in1 0:pe_c2_r0.crossbar.mux_3.mux 0:pe_c2_r0.out3 0:pe_c2_r0.crossbar.out3 0:pe_c2_r0.crossbar.mux_3.out 1:pe_c1_r1.crossbar.mux_3.in1 1:pe_c1_r1.crossbar.mux_3.mux 1:pe_c1_r1.out3 1:pe_c0_r1.in1 1:pe_c1_r1.crossbar.out3 1:pe_c1_r1.crossbar.mux_3.out 1:pe_c1_r1.mux_1.in1 1:pe_c1_r1.mux_1.mux 1:pe_c1_r1.mux_1.out 1:pe_c1_r1.crossbar.in1 1:pe_c1_r1.reg1.in 1:pe_c1_r1.reg1.m_in 1:pe_c1_r1.reg1.reg 2:pe_c1_r1.reg1.out 2:pe_c1_r1.reg1.m_out 2:mem_0.in0 2:mem_0.mux_addr.in0 2:mem_0.mux_addr.mux 2:mem_0.mux_addr.out 2:mem_0.mem_unit.addr 0:pe_c0_r1.reg1.reg 1:pe_c0_r1.reg1.out 1:pe_c0_r1.reg1.m_out 0:mem_3.mux_addr.mux 0:mem_3.mux_addr.out 0:mem_3.mem_unit.addr 1:pe_c0_r1.reg1.in 1:pe_c0_r1.reg1.m_in 1:pe_c0_r1.reg1.reg 2:pe_c0_r1.reg1.out 2:pe_c0_r1.reg1.m_out 0:pe_c3_r0.crossbar.in4 1:pe_c0_r1.mux_1.in1 1:pe_c0_r1.mux_1.mux 1:pe_c0_r1.mux_1.out 1:pe_c0_r1.crossbar.in1 0:pe_c0_r1.reg1.m_enable 0:pe_c3_r0.ALU.out 1:pe_c0_r0.reg2.reg 2:pe_c0_r0.reg2.out 2:pe_c0_r0.reg2.m_out 1:pe_c0_r1.crossbar.mux_0.in1 1:pe_c0_r1.crossbar.mux_0.mux 1:pe_c0_r1.out0 1:pe_c0_r0.in2 1:pe_c0_r1.crossbar.out0 1:pe_c0_r1.crossbar.mux_0.out 0:mem_3.mux_addr.in0 0:pe_c2_r1.reg0.reg 1:pe_c2_r1.reg0.out 1:pe_c2_r1.reg0.m_out 0:pe_c1_r0.reg1.in 0:pe_c1_r0.reg1.m_in 0:mem_3.in0 0:pe_c3_r0.crossbar.mux_3.mux 0:pe_c3_r0.out3 0:pe_c2_r0.in1 0:pe_c3_r0.crossbar.out3 0:pe_c3_r0.crossbar.mux_3.out 0:pe_c2_r0.crossbar.mux_2.in1 0:pe_c3_r0.crossbar.mux_3.in4 2:pe_c1_r0.crossbar.mux_3.in1 2:pe_c1_r0.crossbar.mux_3.mux 2:pe_c1_r0.out3 2:pe_c0_r0.in1 2:pe_c1_r0.crossbar.out3 2:pe_c1_r0.crossbar.mux_3.out 2:pe_c1_r0.mux_1.in1 2:pe_c1_r0.mux_1.mux 2:pe_c1_r0.mux_1.out 2:pe_c1_r0.crossbar.in1 2:pe_c1_r1.reg1.m_enable 2:pe_c1_r1.reg1.reg 0:pe_c1_r1.reg1.out 0:pe_c1_r1.reg1.m_out 1:pe_c1_r0.reg1.m_enable 1:pe_c1_r0.reg1.reg 2:pe_c1_r0.reg1.out 2:pe_c1_r0.reg1.m_out 0:pe_c2_r0.mux_1.in0 0:pe_c2_r0.mux_1.mux 0:pe_c2_r0.mux_1.out 0:pe_c2_r0.crossbar.in1 
0x58277cb3de10:0:mem_0.mem_unit.data_out 0:pe_c0_r0.in3 0:mem_0.out 0:pe_c0_r0.rega.reg 1:pe_c0_r0.rega.out 1:pe_c0_r0.rega.m_out 0:pe_c0_r0.mux_3.in0 0:pe_c0_r0.mux_3.mux 0:pe_c0_r0.mux_3.out 0:pe_c0_r0.crossbar.in3 0:pe_c0_r0.crossbar.mux_4.mux 0:pe_c0_r0.rega.m_in 0:pe_c0_r0.rega.in 0:pe_c0_r0.crossbar.out4 0:pe_c0_r0.crossbar.mux_4.out 0:pe_c0_r0.crossbar.mux_4.in3 0:pe_c0_r0.crossbar.mux_1.in3 0:pe_c0_r0.crossbar.mux_1.mux 0:pe_c1_r0.in3 0:pe_c0_r0.out1 0:pe_c0_r0.crossbar.out1 0:pe_c0_r0.crossbar.mux_1.out 1:pe_c1_r0.ALU.in_a 0:pe_c1_r0.rega.reg 1:pe_c1_r0.rega.out 1:pe_c1_r0.rega.m_out 0:pe_c1_r0.crossbar.mux_4.mux 0:pe_c1_r0.rega.m_in 0:pe_c1_r0.rega.in 0:pe_c1_r0.crossbar.out4 0:pe_c1_r0.crossbar.mux_4.out 0:pe_c1_r0.mux_3.in0 0:pe_c1_r0.crossbar.mux_4.in3 1:pe_c0_r0.ALU.in_a 0:pe_c1_r0.mux_3.mux 0:pe_c1_r0.mux_3.out 0:pe_c1_r0.crossbar.in3 
0x58277cb3e000:0:pe_c0_r3.crossbar.mux_0.in4 0:pe_c0_r3.crossbar.mux_0.mux 0:pe_c0_r3.out0 0:pe_c0_r2.in2 0:pe_c0_r3.crossbar.out0 0:pe_c0_r3.crossbar.mux_0.out 0:pe_c0_r3.crossbar.in4 0:pe_c0_r3.RES.reg 1:pe_c0_r3.RES.out 1:pe_c0_r3.RES.m_out 0:pe_c0_r3.ALU.out 0:pe_c0_r3.RES.in 0:pe_c0_r3.RES.m_in 0:pe_c0_r2.reg2.in 0:pe_c0_r2.reg2.m_in 0:pe_c0_r2.reg2.reg 1:pe_c0_r2.reg2.out 1:pe_c0_r2.reg2.m_out 0:pe_c0_r2.mux_2.in1 0:pe_c0_r2.mux_2.out 0:pe_c0_r2.mux_2.mux 0:pe_c0_r2.crossbar.in2 1:pe_c2_r2.rega.m_enable 1:pe_c2_r2.rega.reg 2:pe_c2_r2.rega.out 2:pe_c2_r2.rega.m_out 0:pe_c0_r2.crossbar.mux_1.mux 0:pe_c1_r2.in3 0:pe_c0_r2.out1 0:pe_c0_r2.crossbar.out1 0:pe_c0_r2.crossbar.mux_1.out 1:pe_c1_r2.reg3.in 1:pe_c1_r2.reg3.m_in 1:pe_c1_r2.reg3.reg 2:pe_c1_r2.reg3.out 2:pe_c1_r2.reg3.m_out 1:pe_c1_r2.rega.reg 2:pe_c1_r2.rega.out 2:pe_c1_r2.rega.m_out 0:pe_c0_r2.crossbar.mux_1.in2 0:pe_c1_r2.reg3.reg 1:pe_c1_r2.reg3.out 1:pe_c1_r2.reg3.m_out 1:pe_c0_r2.reg2.m_enable 1:pe_c0_r2.reg2.reg 2:pe_c0_r2.reg2.out 2:pe_c0_r2.reg2.m_out 1:pe_c0_r3.crossbar.in5 1:pe_c0_r3.crossbar.mux_0.in5 1:pe_c0_r3.crossbar.mux_0.mux 1:pe_c0_r3.out0 1:pe_c0_r2.in2 1:pe_c0_r3.crossbar.out0 1:pe_c0_r3.crossbar.mux_0.out 0:pe_c1_r2.reg3.in 0:pe_c1_r2.reg3.m_in 1:pe_c0_r2.mux_2.in0 1:pe_c0_r2.mux_2.mux 1:pe_c0_r2.mux_2.out 1:pe_c0_r2.crossbar.in2 1:pe_c1_r2.crossbar.mux_4.in3 1:pe_c1_r2.crossbar.mux_4.mux 1:pe_c1_r2.rega.m_in 1:pe_c1_r2.crossbar.out4 1:pe_c1_r2.rega.in 1:pe_c1_r2.crossbar.mux_4.out 1:pe_c1_r2.mux_3.in1 1:pe_c1_r2.mux_3.mux 1:pe_c1_r2.mux_3.out 1:pe_c1_r2.crossbar.in3 1:pe_c0_r2.crossbar.mux_1.in2 1:pe_c0_r2.crossbar.mux_1.mux 1:pe_c1_r2.in3 1:pe_c0_r2.out1 1:pe_c0_r2.crossbar.out1 1:pe_c0_r2.crossbar.mux_1.out 0:pe_c2_r2.rega.reg 1:pe_c2_r2.rega.out 1:pe_c2_r2.rega.m_out 0:pe_c2_r2.rega.m_enable 2:pe_c0_r2.reg2.m_enable 2:pe_c0_r2.reg2.reg 0:pe_c0_r2.reg2.out 0:pe_c0_r2.reg2.m_out 2:pe_c1_r2.ALU.in_a 2:pe_c1_r2.crossbar.mux_1.in3 2:pe_c1_r2.crossbar.mux_1.mux 2:pe_c2_r2.in3 2:pe_c1_r2.out1 2:pe_c1_r2.crossbar.out1 2:pe_c1_r2.crossbar.mux_1.out 2:pe_c1_r2.mux_3.in1 2:pe_c1_r2.mux_3.mux 2:pe_c1_r2.mux_3.out 2:pe_c1_r2.crossbar.in3 2:pe_c2_r2.ALU.in_a 2:pe_c2_r2.crossbar.mux_4.in3 2:pe_c2_r2.crossbar.mux_4.mux 2:pe_c2_r2.rega.m_in 2:pe_c2_r2.crossbar.out4 2:pe_c2_r2.rega.in 2:pe_c2_r2.crossbar.mux_4.out 2:pe_c2_r2.mux_3.in0 2:pe_c2_r2.mux_3.mux 2:pe_c2_r2.mux_3.out 2:pe_c2_r2.crossbar.in3 2:pe_c2_r2.rega.reg 0:pe_c2_r2.rega.out 0:pe_c2_r2.rega.m_out 
0x58277cb3e1f0:0:pe_c1_r2.mux_3.in1 0:pe_c1_r2.mux_3.mux 0:pe_c1_r2.mux_3.out 0:pe_c1_r2.crossbar.in3 1:pe_c2_r1.regb.reg 2:pe_c2_r1.regb.out 2:pe_c2_r1.regb.m_out 1:pe_c2_r1.crossbar.mux_5.in3 1:pe_c2_r1.crossbar.mux_5.mux 1:pe_c2_r1.regb.m_in 1:pe_c2_r1.regb.in 1:pe_c2_r1.crossbar.out5 1:pe_c2_r1.crossbar.mux_5.out 1:pe_c2_r1.mux_3.in0 1:pe_c2_r1.mux_3.mux 1:pe_c2_r1.mux_3.out 1:pe_c2_r1.crossbar.in3 1:pe_c2_r3.rega.m_enable 1:pe_c2_r3.rega.reg 2:pe_c2_r3.rega.out 2:pe_c2_r3.rega.m_out 0:pe_c0_r2.RES.in 0:pe_c0_r2.RES.m_in 0:pe_c1_r1.reg2.in 0:pe_c1_r1.reg2.m_in 1:pe_c1_r1.mux_2.in1 1:pe_c1_r1.mux_2.mux 1:pe_c1_r1.mux_2.out 1:pe_c1_r1.crossbar.in2 0:pe_c0_r2.RES.reg 1:pe_c0_r2.RES.out 1:pe_c0_r2.RES.m_out 0:pe_c0_r2.ALU.out 1:pe_c0_r2.RES.m_enable 1:pe_c0_r2.RES.reg 2:pe_c0_r2.RES.out 2:pe_c0_r2.RES.m_out 0:pe_c2_r3.rega.m_enable 0:pe_c2_r3.rega.reg 1:pe_c2_r3.rega.out 1:pe_c2_r3.rega.m_out 0:pe_c1_r1.reg2.reg 1:pe_c1_r1.reg2.out 1:pe_c1_r1.reg2.m_out 0:pe_c1_r2.crossbar.mux_0.mux 0:pe_c1_r2.out0 0:pe_c1_r1.in2 0:pe_c1_r2.crossbar.out0 0:pe_c1_r2.crossbar.mux_0.out 0:pe_c1_r2.crossbar.mux_0.in3 2:pe_c0_r2.crossbar.in5 2:pe_c0_r2.crossbar.mux_1.in5 2:pe_c0_r2.crossbar.mux_1.mux 2:pe_c1_r2.in3 2:pe_c0_r2.out1 2:pe_c0_r2.crossbar.out1 2:pe_c0_r2.crossbar.mux_1.out 2:pe_c0_r2.crossbar.mux_2.in5 2:pe_c0_r2.crossbar.mux_2.mux 2:pe_c0_r3.in0 2:pe_c0_r2.out2 2:pe_c0_r2.crossbar.out2 2:pe_c0_r2.crossbar.mux_2.out 2:pe_c0_r3.crossbar.mux_1.in0 2:pe_c0_r3.crossbar.mux_1.mux 2:pe_c1_r3.in3 2:pe_c0_r3.out1 2:pe_c0_r3.crossbar.out1 2:pe_c0_r3.crossbar.mux_1.out 2:pe_c0_r3.mux_0.in0 2:pe_c0_r3.mux_0.mux 2:pe_c0_r3.mux_0.out 2:pe_c0_r3.crossbar.in0 2:pe_c1_r2.reg3.in 2:pe_c1_r2.reg3.m_in 2:pe_c1_r2.reg3.reg 0:pe_c1_r2.reg3.out 0:pe_c1_r2.reg3.m_out 2:pe_c1_r3.crossbar.mux_1.in3 2:pe_c1_r3.crossbar.mux_1.mux 2:pe_c2_r3.in3 2:pe_c1_r3.out1 2:pe_c1_r3.crossbar.out1 2:pe_c1_r3.crossbar.mux_1.out 2:pe_c1_r3.mux_3.in0 2:pe_c1_r3.mux_3.mux 2:pe_c1_r3.mux_3.out 2:pe_c1_r3.crossbar.in3 2:pe_c2_r1.ALU.in_b 2:pe_c2_r3.ALU.in_a 2:pe_c2_r3.crossbar.mux_4.in3 2:pe_c2_r3.crossbar.mux_4.mux 2:pe_c2_r3.rega.m_in 2:pe_c2_r3.crossbar.out4 2:pe_c2_r3.rega.in 2:pe_c2_r3.crossbar.mux_4.out 2:pe_c2_r3.mux_3.in0 2:pe_c2_r3.mux_3.mux 2:pe_c2_r3.mux_3.out 2:pe_c2_r3.crossbar.in3 2:pe_c2_r3.rega.reg 0:pe_c2_r3.rega.out 0:pe_c2_r3.rega.m_out 1:pe_c1_r1.crossbar.mux_1.in2 1:pe_c1_r1.crossbar.mux_1.mux 1:pe_c2_r1.in3 1:pe_c1_r1.out1 1:pe_c1_r1.crossbar.out1 1:pe_c1_r1.crossbar.mux_1.out 
0x58277cb3e3e0:1:pe_c0_r0.crossbar.mux_4.mux 1:pe_c0_r0.rega.m_in 1:pe_c0_r0.rega.in 1:pe_c0_r0.crossbar.out4 1:pe_c0_r0.crossbar.mux_4.out 2:pe_c0_r1.ALU.in_a 2:pe_c0_r0.ALU.in_a 1:pe_c0_r1.rega.reg 2:pe_c0_r1.rega.out 2:pe_c0_r1.rega.m_out 1:pe_c0_r1.crossbar.mux_4.in0 1:pe_c0_r1.crossbar.mux_4.mux 1:pe_c0_r1.rega.m_in 1:pe_c0_r1.rega.in 1:pe_c0_r1.crossbar.out4 1:pe_c0_r1.crossbar.mux_4.out 1:pe_c0_r1.mux_0.in0 1:pe_c0_r1.mux_0.mux 1:pe_c0_r1.mux_0.out 1:pe_c0_r1.crossbar.in0 1:pe_c0_r0.rega.reg 2:pe_c0_r0.rega.out 2:pe_c0_r0.rega.m_out 1:pe_c0_r0.crossbar.mux_2.in4 1:pe_c0_r0.crossbar.mux_2.mux 1:pe_c0_r1.in0 1:pe_c0_r0.out2 1:pe_c0_r0.crossbar.out2 1:pe_c0_r0.crossbar.mux_2.out 1:pe_c0_r0.crossbar.mux_4.in4 1:pe_c0_r0.ALU.out 1:pe_c0_r0.crossbar.in4 
0x58277cb3e5d0:1:pe_c1_r1.crossbar.mux_4.in0 1:pe_c1_r1.crossbar.mux_4.mux 1:pe_c1_r1.rega.m_in 1:pe_c1_r1.crossbar.out4 1:pe_c1_r1.rega.in 1:pe_c1_r1.crossbar.mux_4.out 1:pe_c1_r1.mux_0.in0 1:pe_c1_r1.mux_0.mux 1:pe_c1_r1.mux_0.out 1:pe_c1_r1.crossbar.in0 1:pe_c1_r1.rega.reg 2:pe_c1_r1.rega.out 2:pe_c1_r1.rega.m_out 1:pe_c1_r0.ALU.out 1:pe_c1_r0.crossbar.in4 1:pe_c1_r0.crossbar.mux_2.in4 1:pe_c1_r0.crossbar.mux_2.mux 1:pe_c1_r1.in0 1:pe_c1_r0.out2 1:pe_c1_r0.crossbar.out2 1:pe_c1_r0.crossbar.mux_2.out 1:pe_c1_r0.crossbar.mux_4.in4 1:pe_c1_r0.crossbar.mux_4.mux 1:pe_c1_r0.rega.m_in 1:pe_c1_r0.crossbar.out4 1:pe_c1_r0.rega.in 1:pe_c1_r0.crossbar.mux_4.out 2:pe_c1_r0.ALU.in_a 2:pe_c1_r1.ALU.in_a 1:pe_c1_r0.rega.reg 2:pe_c1_r0.rega.out 2:pe_c1_r0.rega.m_out 
0x58277cb3e7c0:2:pe_c0_r1.ALU.out 2:pe_c0_r1.crossbar.in4 2:pe_c0_r1.crossbar.mux_1.in4 2:pe_c0_r1.crossbar.mux_1.mux 2:pe_c1_r1.in3 2:pe_c0_r1.out1 2:pe_c0_r1.crossbar.out1 2:pe_c0_r1.crossbar.mux_1.out 0:pe_c1_r1.ALU.in_a 2:pe_c1_r1.crossbar.mux_4.in3 2:pe_c1_r1.crossbar.mux_4.mux 2:pe_c1_r1.rega.m_in 2:pe_c1_r1.crossbar.out4 2:pe_c1_r1.rega.in 2:pe_c1_r1.crossbar.mux_4.out 2:pe_c1_r1.mux_3.in0 2:pe_c1_r1.mux_3.mux 2:pe_c1_r1.mux_3.out 2:pe_c1_r1.crossbar.in3 2:pe_c1_r1.rega.reg 0:pe_c1_r1.rega.out 0:pe_c1_r1.rega.m_out 
0x58277cb3eb60:0:pe_c1_r1.ALU.in_b 2:pe_c1_r0.ALU.out 2:pe_c1_r0.crossbar.in4 2:pe_c1_r0.crossbar.mux_2.in4 2:pe_c1_r0.crossbar.mux_2.mux 2:pe_c1_r1.in0 2:pe_c1_r0.out2 2:pe_c1_r0.crossbar.out2 2:pe_c1_r0.crossbar.mux_2.out 2:pe_c1_r1.crossbar.mux_5.in0 2:pe_c1_r1.crossbar.mux_5.mux 2:pe_c1_r1.regb.m_in 2:pe_c1_r1.regb.in 2:pe_c1_r1.crossbar.out5 2:pe_c1_r1.crossbar.mux_5.out 2:pe_c1_r1.mux_0.in0 2:pe_c1_r1.mux_0.mux 2:pe_c1_r1.mux_0.out 2:pe_c1_r1.crossbar.in0 2:pe_c1_r1.regb.reg 0:pe_c1_r1.regb.out 0:pe_c1_r1.regb.m_out 
0x58277cb3ecd0:0:pe_c1_r2.mux_0.in0 0:pe_c1_r2.mux_0.mux 0:pe_c1_r2.mux_0.out 0:pe_c1_r2.crossbar.in0 0:pe_c1_r2.rega.reg 1:pe_c1_r2.rega.out 1:pe_c1_r2.rega.m_out 0:pe_c1_r2.crossbar.mux_4.in0 0:pe_c1_r1.crossbar.mux_2.in4 1:pe_c1_r2.ALU.in_a 0:pe_c1_r2.crossbar.mux_4.mux 0:pe_c1_r2.rega.m_in 0:pe_c1_r2.rega.in 0:pe_c1_r2.crossbar.out4 0:pe_c1_r2.crossbar.mux_4.out 0:pe_c1_r1.crossbar.in4 0:pe_c1_r1.ALU.out 0:pe_c1_r1.crossbar.mux_2.mux 0:pe_c1_r2.in0 0:pe_c1_r1.out2 0:pe_c1_r1.crossbar.out2 0:pe_c1_r1.crossbar.mux_2.out 
0x58277cb3ee60:1:pe_c2_r2.mux_3.in0 1:pe_c2_r2.mux_3.mux 1:pe_c2_r2.mux_3.out 1:pe_c2_r2.crossbar.in3 1:pe_c2_r2.regb.reg 2:pe_c2_r2.regb.out 2:pe_c2_r2.regb.m_out 1:pe_c2_r2.crossbar.mux_5.in3 1:pe_c2_r2.crossbar.mux_5.mux 1:pe_c2_r2.regb.m_in 1:pe_c2_r2.regb.in 1:pe_c2_r2.crossbar.out5 1:pe_c2_r2.crossbar.mux_5.out 1:pe_c1_r2.regb.reg 2:pe_c1_r2.regb.out 2:pe_c1_r2.regb.m_out 1:pe_c1_r2.ALU.out 1:pe_c1_r2.crossbar.in4 1:pe_c1_r2.crossbar.mux_1.in4 1:pe_c1_r2.crossbar.mux_1.mux 1:pe_c2_r2.in3 1:pe_c1_r2.out1 1:pe_c1_r2.crossbar.out1 1:pe_c1_r2.crossbar.mux_1.out 1:pe_c1_r2.crossbar.mux_5.in4 1:pe_c1_r2.crossbar.mux_5.mux 1:pe_c1_r2.regb.m_in 1:pe_c1_r2.regb.in 1:pe_c1_r2.crossbar.out5 1:pe_c1_r2.crossbar.mux_5.out 2:pe_c1_r2.ALU.in_b 2:pe_c2_r2.ALU.in_b 
0x58277cb3eff0:0:pe_c1_r0.ALU.in_b 2:pe_c1_r0.crossbar.mux_5.in2 2:pe_c1_r0.crossbar.mux_5.mux 2:pe_c1_r0.regb.m_in 2:pe_c1_r0.regb.in 2:pe_c1_r0.crossbar.out5 2:pe_c1_r0.crossbar.mux_5.out 2:pe_c1_r0.mux_2.in0 2:pe_c1_r0.mux_2.mux 2:pe_c1_r0.mux_2.out 2:pe_c1_r0.crossbar.in2 2:pe_c1_r0.regb.reg 0:pe_c1_r0.regb.out 0:pe_c1_r0.regb.m_out 2:pe_c1_r1.ALU.out 2:pe_c1_r1.crossbar.in4 2:pe_c1_r1.crossbar.mux_0.in4 2:pe_c1_r1.crossbar.mux_0.mux 2:pe_c1_r1.out0 2:pe_c1_r1.crossbar.out0 2:pe_c1_r0.in2 2:pe_c1_r1.crossbar.mux_0.out 
0x58277cb3f150:0:pe_c1_r0.ALU.in_a 2:pe_c0_r0.crossbar.mux_1.in4 2:pe_c0_r0.crossbar.mux_1.mux 2:pe_c1_r0.in3 2:pe_c0_r0.out1 2:pe_c0_r0.crossbar.out1 2:pe_c0_r0.crossbar.mux_1.out 2:pe_c0_r0.ALU.out 2:pe_c0_r0.crossbar.in4 2:pe_c1_r0.crossbar.mux_4.in3 2:pe_c1_r0.crossbar.mux_4.mux 2:pe_c1_r0.rega.m_in 2:pe_c1_r0.crossbar.out4 2:pe_c1_r0.rega.in 2:pe_c1_r0.crossbar.mux_4.out 2:pe_c1_r0.mux_3.in0 2:pe_c1_r0.mux_3.mux 2:pe_c1_r0.mux_3.out 2:pe_c1_r0.crossbar.in3 2:pe_c1_r0.rega.reg 0:pe_c1_r0.rega.out 0:pe_c1_r0.rega.m_out 
0x58277cb3f300:0:pe_c2_r1.rega.reg 1:pe_c2_r1.rega.out 1:pe_c2_r1.rega.m_out 0:pe_c2_r1.crossbar.mux_4.in3 0:pe_c2_r1.crossbar.mux_4.mux 0:pe_c2_r1.rega.m_in 0:pe_c2_r1.rega.in 0:pe_c2_r1.crossbar.out4 0:pe_c2_r1.crossbar.mux_4.out 0:pe_c2_r1.mux_3.in0 0:pe_c2_r1.mux_3.mux 0:pe_c2_r1.mux_3.out 0:pe_c2_r1.crossbar.in3 0:pe_c1_r0.crossbar.mux_2.in4 0:pe_c1_r1.in0 0:pe_c1_r0.crossbar.mux_2.mux 0:pe_c1_r0.out2 0:pe_c1_r0.crossbar.out2 0:pe_c1_r0.crossbar.mux_2.out 1:pe_c2_r1.ALU.in_a 0:pe_c1_r1.crossbar.mux_1.in0 0:pe_c1_r1.crossbar.mux_1.mux 0:pe_c2_r1.in3 0:pe_c1_r1.out1 0:pe_c1_r1.crossbar.out1 0:pe_c1_r1.crossbar.mux_1.out 0:pe_c1_r0.ALU.out 0:pe_c1_r1.mux_0.in0 0:pe_c1_r1.mux_0.mux 0:pe_c1_r1.mux_0.out 0:pe_c1_r1.crossbar.in0 0:pe_c1_r0.crossbar.in4 
0x58277cb3f490:1:pe_c2_r2.mux_0.in0 1:pe_c2_r2.mux_0.mux 1:pe_c2_r2.mux_0.out 1:pe_c2_r2.crossbar.in0 1:pe_c2_r1.rega.reg 2:pe_c2_r1.rega.out 2:pe_c2_r1.rega.m_out 1:pe_c2_r2.crossbar.mux_2.in0 1:pe_c2_r2.crossbar.mux_2.mux 1:pe_c2_r3.in0 1:pe_c2_r2.out2 1:pe_c2_r2.crossbar.out2 1:pe_c2_r2.crossbar.mux_2.out 1:pe_c2_r1.crossbar.in4 1:pe_c2_r1.crossbar.mux_2.in4 1:pe_c2_r1.crossbar.mux_2.mux 1:pe_c2_r2.in0 1:pe_c2_r1.out2 1:pe_c2_r1.crossbar.out2 1:pe_c2_r1.crossbar.mux_2.out 1:pe_c2_r1.crossbar.mux_4.in4 1:pe_c2_r1.crossbar.mux_4.mux 1:pe_c2_r1.rega.m_in 1:pe_c2_r1.crossbar.out4 1:pe_c2_r1.rega.in 1:pe_c2_r1.crossbar.mux_4.out 1:pe_c2_r3.crossbar.mux_5.in0 1:pe_c2_r3.crossbar.mux_5.mux 1:pe_c2_r3.regb.m_in 1:pe_c2_r3.regb.in 1:pe_c2_r3.crossbar.out5 1:pe_c2_r3.crossbar.mux_5.out 1:pe_c2_r3.mux_0.in0 1:pe_c2_r3.mux_0.mux 1:pe_c2_r3.mux_0.out 1:pe_c2_r3.crossbar.in0 1:pe_c2_r3.regb.reg 2:pe_c2_r3.regb.out 2:pe_c2_r3.regb.m_out 1:pe_c2_r1.ALU.out 2:pe_c2_r1.ALU.in_a 2:pe_c2_r3.ALU.in_b 
0x58277cb3f670:0:pe_c2_r1.ALU.in_a 2:pe_c2_r1.crossbar.mux_4.in2 2:pe_c2_r1.crossbar.mux_4.mux 2:pe_c2_r1.rega.m_in 2:pe_c2_r1.crossbar.out4 2:pe_c2_r1.rega.in 2:pe_c2_r1.crossbar.mux_4.out 2:pe_c2_r1.mux_2.in0 2:pe_c2_r1.mux_2.mux 2:pe_c2_r1.mux_2.out 2:pe_c2_r1.crossbar.in2 2:pe_c2_r1.rega.reg 0:pe_c2_r1.rega.out 0:pe_c2_r1.rega.m_out 2:pe_c2_r2.ALU.out 2:pe_c2_r2.crossbar.in4 2:pe_c2_r2.crossbar.mux_0.in4 2:pe_c2_r2.crossbar.mux_0.mux 2:pe_c2_r2.out0 2:pe_c2_r2.crossbar.out0 2:pe_c2_r1.in2 2:pe_c2_r2.crossbar.mux_0.out 
0x58277cb3f7d0:0:pe_c2_r1.ALU.in_b 2:pe_c2_r1.ALU.out 2:pe_c2_r1.crossbar.in4 2:pe_c2_r1.crossbar.mux_5.in4 2:pe_c2_r1.crossbar.mux_5.mux 2:pe_c2_r1.regb.m_in 2:pe_c2_r1.regb.in 2:pe_c2_r1.crossbar.out5 2:pe_c2_r1.crossbar.mux_5.out 2:pe_c2_r1.regb.reg 0:pe_c2_r1.regb.out 0:pe_c2_r1.regb.m_out 
0x58277cb3f980:0:pe_c1_r3.ALU.in_a 2:pe_c1_r2.ALU.out 2:pe_c1_r2.crossbar.in4 2:pe_c1_r2.crossbar.mux_2.in4 2:pe_c1_r2.crossbar.mux_2.mux 2:pe_c1_r3.in0 2:pe_c1_r2.out2 2:pe_c1_r2.crossbar.out2 2:pe_c1_r2.crossbar.mux_2.out 2:pe_c1_r3.crossbar.mux_4.in0 2:pe_c1_r3.crossbar.mux_4.mux 2:pe_c1_r3.rega.m_in 2:pe_c1_r3.crossbar.out4 2:pe_c1_r3.rega.in 2:pe_c1_r3.crossbar.mux_4.out 2:pe_c1_r3.mux_0.in0 2:pe_c1_r3.mux_0.mux 2:pe_c1_r3.mux_0.out 2:pe_c1_r3.crossbar.in0 2:pe_c1_r3.rega.reg 0:pe_c1_r3.rega.out 0:pe_c1_r3.rega.m_out 
0x58277cb3fb10:0:pe_c1_r3.ALU.in_b 2:pe_c1_r3.crossbar.mux_5.in1 2:pe_c1_r3.crossbar.mux_5.mux 2:pe_c1_r3.regb.m_in 2:pe_c1_r3.regb.in 2:pe_c1_r3.crossbar.out5 2:pe_c1_r3.crossbar.mux_5.out 2:pe_c1_r3.mux_1.in0 2:pe_c1_r3.mux_1.mux 2:pe_c1_r3.mux_1.out 2:pe_c1_r3.crossbar.in1 2:pe_c1_r3.regb.reg 0:pe_c1_r3.regb.out 0:pe_c1_r3.regb.m_out 2:pe_c2_r3.ALU.out 2:pe_c2_r3.crossbar.in4 2:pe_c2_r3.crossbar.mux_3.in4 2:pe_c2_r3.crossbar.mux_3.mux 2:pe_c2_r3.out3 2:pe_c1_r3.in1 2:pe_c2_r3.crossbar.out3 2:pe_c2_r3.crossbar.mux_3.out 
0x58277cb3fcc0:0:pe_c0_r1.crossbar.mux_3.mux 0:pe_c0_r1.out3 0:pe_c0_r1.crossbar.out3 0:pe_c0_r1.crossbar.mux_3.out 0:pe_c0_r1.crossbar.mux_3.in1 0:mem_0.mux_data.in1 0:mem_0.mux_data.mux 0:mem_0.mux_data.out 0:mem_0.mem_unit.data_in 0:mem_0.in1 0:pe_c2_r1.crossbar.mux_3.in4 0:pe_c2_r1.crossbar.mux_3.mux 0:pe_c2_r1.out3 0:pe_c1_r1.in1 0:pe_c2_r1.crossbar.out3 0:pe_c2_r1.crossbar.mux_3.out 0:pe_c0_r1.in1 0:pe_c1_r1.crossbar.mux_3.mux 0:pe_c1_r1.out3 0:pe_c1_r1.crossbar.out3 0:pe_c1_r1.crossbar.mux_3.out 0:pe_c1_r1.mux_1.in0 0:pe_c1_r1.mux_1.mux 0:pe_c1_r1.mux_1.out 0:pe_c1_r1.crossbar.in1 0:pe_c0_r1.mux_1.mux 0:pe_c0_r1.mux_1.out 0:pe_c0_r1.crossbar.in1 0:pe_c0_r1.mux_1.in0 0:pe_c1_r1.crossbar.mux_3.in1 0:pe_c2_r1.ALU.out 0:pe_c2_r1.crossbar.in4 
0x58277cb3fe50:0:pe_c0_r3.mux_1.out 0:pe_c0_r3.mux_1.mux 0:pe_c0_r3.crossbar.in1 0:pe_c0_r3.mux_1.in0 0:pe_c1_r3.crossbar.in4 0:pe_c1_r3.ALU.out 0:pe_c1_r3.crossbar.mux_3.in4 0:pe_c0_r3.in1 0:pe_c1_r3.crossbar.mux_3.mux 0:pe_c1_r3.out3 0:pe_c1_r3.crossbar.out3 0:pe_c1_r3.crossbar.mux_3.out 0:mem_3.mux_data.in3 0:mem_3.mux_data.mux 0:mem_3.mux_data.out 0:mem_3.mem_unit.data_in 0:mem_3.in3 0:pe_c0_r3.crossbar.mux_3.in1 0:pe_c0_r3.crossbar.mux_3.mux 0:pe_c0_r3.out3 0:pe_c0_r3.crossbar.out3 0:pe_c0_r3.crossbar.mux_3.out 
0x58277cb401e0:0:pe_c3_r3.rega.reg 1:pe_c3_r3.rega.out 1:pe_c3_r3.rega.m_out 0:pe_c3_r3.crossbar.in5 1:pe_c3_r3.crossbar.mux_5.in4 1:pe_c3_r3.crossbar.mux_5.mux 1:pe_c3_r3.regb.m_in 1:pe_c3_r3.regb.in 1:pe_c3_r3.crossbar.out5 1:pe_c3_r3.crossbar.mux_5.out 1:pe_c3_r3.regb.reg 2:pe_c3_r3.regb.out 2:pe_c3_r3.regb.m_out 1:pe_c3_r2.mux_2.in0 1:pe_c3_r2.mux_2.mux 1:pe_c3_r2.mux_2.out 1:pe_c3_r2.crossbar.in2 1:pe_c3_r3.ALU.in_a 1:pe_c3_r3.ALU.out 1:pe_c3_r3.RES.in 1:pe_c3_r3.RES.m_in 1:pe_c3_r3.RES.reg 2:pe_c3_r3.RES.out 2:pe_c3_r3.RES.m_out 1:pe_c3_r3.crossbar.in4 1:pe_c3_r3.crossbar.mux_0.in4 1:pe_c3_r3.crossbar.mux_0.mux 1:pe_c3_r3.out0 1:pe_c3_r2.in2 1:pe_c3_r3.crossbar.out0 1:pe_c3_r3.crossbar.mux_0.out 1:pe_c3_r0.crossbar.mux_4.in2 1:pe_c3_r0.crossbar.mux_4.mux 1:pe_c3_r0.rega.m_in 1:pe_c3_r0.crossbar.out4 1:pe_c3_r0.rega.in 1:pe_c3_r0.crossbar.mux_4.out 1:pe_c3_r0.mux_2.in0 1:pe_c3_r0.mux_2.mux 1:pe_c3_r0.mux_2.out 1:pe_c3_r0.crossbar.in2 1:pe_c3_r0.rega.reg 2:pe_c3_r0.rega.out 2:pe_c3_r0.rega.m_out 1:pe_c3_r1.crossbar.mux_0.in2 1:pe_c3_r1.crossbar.mux_0.mux 1:pe_c3_r1.out0 1:pe_c3_r1.crossbar.out0 1:pe_c3_r0.in2 1:pe_c3_r1.crossbar.mux_0.out 1:pe_c3_r1.mux_2.in0 1:pe_c3_r1.mux_2.mux 1:pe_c3_r1.mux_2.out 1:pe_c3_r1.crossbar.in2 1:pe_c3_r2.crossbar.mux_0.in2 1:pe_c3_r2.crossbar.mux_0.mux 1:pe_c3_r2.out0 1:pe_c3_r2.crossbar.out0 1:pe_c3_r1.in2 1:pe_c3_r2.crossbar.mux_0.out 0:pe_c3_r3.crossbar.mux_4.in5 0:pe_c3_r3.crossbar.mux_4.mux 0:pe_c3_r3.rega.m_in 0:pe_c3_r3.crossbar.out4 0:pe_c3_r3.rega.in 0:pe_c3_r3.crossbar.mux_4.out 2:pe_c3_r0.ALU.in_a 2:pe_c3_r3.ALU.in_b 2:pe_c3_r3.RES.m_enable 2:pe_c3_r3.RES.reg 0:pe_c3_r3.RES.out 0:pe_c3_r3.RES.m_out 
0x58277cb40370:0:pe_c0_r1.ALU.in_b 2:pe_c0_r1.crossbar.mux_5.in1 2:pe_c0_r1.crossbar.mux_5.mux 2:pe_c0_r1.regb.m_in 2:pe_c0_r1.regb.in 2:pe_c0_r1.crossbar.out5 2:pe_c0_r1.crossbar.mux_5.out 2:pe_c0_r1.mux_1.in0 2:pe_c0_r1.mux_1.mux 2:pe_c0_r1.mux_1.out 2:pe_c0_r1.crossbar.in1 2:pe_c0_r1.regb.reg 0:pe_c0_r1.regb.out 0:pe_c0_r1.regb.m_out 2:pe_c1_r1.crossbar.mux_3.in1 2:pe_c1_r1.crossbar.mux_3.mux 2:pe_c1_r1.out3 2:pe_c0_r1.in1 2:pe_c1_r1.crossbar.out3 2:pe_c1_r1.crossbar.mux_3.out 2:pe_c1_r1.mux_1.in0 2:pe_c1_r1.mux_1.mux 2:pe_c1_r1.mux_1.out 2:pe_c1_r1.crossbar.in1 2:pe_c2_r0.ALU.out 2:pe_c2_r0.crossbar.in4 2:pe_c2_r0.crossbar.mux_2.in4 2:pe_c2_r0.crossbar.mux_2.mux 2:pe_c2_r1.in0 2:pe_c2_r0.out2 2:pe_c2_r0.crossbar.out2 2:pe_c2_r0.crossbar.mux_2.out 2:pe_c2_r1.crossbar.mux_3.in0 2:pe_c2_r1.crossbar.mux_3.mux 2:pe_c2_r1.out3 2:pe_c1_r1.in1 2:pe_c2_r1.crossbar.out3 2:pe_c2_r1.crossbar.mux_3.out 2:pe_c2_r1.mux_0.in0 2:pe_c2_r1.mux_0.mux 2:pe_c2_r1.mux_0.out 2:pe_c2_r1.crossbar.in0 
0x58277cb40520:1:pe_c2_r0.crossbar.mux_4.in4 1:pe_c2_r0.crossbar.mux_4.mux 1:pe_c2_r0.rega.m_in 1:pe_c2_r0.crossbar.out4 1:pe_c2_r0.rega.in 1:pe_c2_r0.crossbar.mux_4.out 1:pe_c2_r0.rega.reg 2:pe_c2_r0.rega.out 2:pe_c2_r0.rega.m_out 1:pe_c2_r0.ALU.in_b 1:pe_c2_r0.ALU.out 1:pe_c2_r0.RES.in 1:pe_c2_r0.RES.m_in 1:pe_c2_r0.RES.reg 2:pe_c2_r0.RES.out 2:pe_c2_r0.RES.m_out 1:pe_c2_r0.crossbar.in4 0:pe_c2_r0.crossbar.in5 0:pe_c2_r0.regb.reg 1:pe_c2_r0.regb.out 1:pe_c2_r0.regb.m_out 2:pe_c2_r0.ALU.in_a 2:pe_c2_r0.RES.m_enable 2:pe_c2_r0.RES.reg 0:pe_c2_r0.RES.out 0:pe_c2_r0.RES.m_out 0:pe_c2_r0.crossbar.mux_5.in5 0:pe_c2_r0.crossbar.mux_5.mux 0:pe_c2_r0.regb.m_in 0:pe_c2_r0.regb.in 0:pe_c2_r0.crossbar.out5 0:pe_c2_r0.crossbar.mux_5.out 
0x58277cb40aa0:0:pe_c0_r1.RES.reg 1:pe_c0_r1.RES.out 1:pe_c0_r1.RES.m_out 0:pe_c0_r1.RES.in 0:pe_c0_r1.RES.m_in 0:pe_c0_r1.ALU.out 2:pe_c0_r1.crossbar.in5 2:pe_c0_r1.crossbar.mux_3.in5 2:pe_c0_r1.crossbar.mux_3.mux 2:pe_c0_r1.out3 2:pe_c0_r1.crossbar.out3 2:pe_c0_r1.crossbar.mux_3.out 2:mem_1.in1 2:mem_1.mux_addr.in1 2:mem_1.mux_addr.mux 2:mem_1.mux_addr.out 2:mem_1.mem_unit.addr 1:pe_c0_r1.RES.m_enable 1:pe_c0_r1.RES.reg 2:pe_c0_r1.RES.out 2:pe_c0_r1.RES.m_out 
0x58277cb40c30:0:pe_c0_r1.crossbar.mux_4.in3 0:pe_c0_r1.crossbar.mux_4.mux 0:pe_c0_r1.rega.m_in 0:pe_c0_r1.rega.in 0:pe_c0_r1.crossbar.out4 0:pe_c0_r1.crossbar.mux_4.out 0:mem_1.mem_unit.data_out 0:pe_c0_r1.in3 0:mem_1.out 0:pe_c0_r1.crossbar.mux_1.mux 0:pe_c1_r1.in3 0:pe_c0_r1.out1 0:pe_c0_r1.crossbar.out1 0:pe_c0_r1.crossbar.mux_1.out 0:pe_c0_r1.crossbar.mux_1.in3 0:pe_c1_r1.rega.reg 1:pe_c1_r1.rega.out 1:pe_c1_r1.rega.m_out 0:pe_c1_r1.crossbar.mux_4.in3 0:pe_c0_r1.rega.reg 1:pe_c0_r1.rega.out 1:pe_c0_r1.rega.m_out 1:pe_c0_r1.ALU.in_a 0:pe_c0_r1.mux_3.mux 0:pe_c0_r1.mux_3.out 0:pe_c0_r1.crossbar.in3 0:pe_c0_r1.mux_3.in0 0:pe_c1_r1.crossbar.mux_4.mux 0:pe_c1_r1.rega.m_in 0:pe_c1_r1.rega.in 0:pe_c1_r1.crossbar.out4 0:pe_c1_r1.crossbar.mux_4.out 0:pe_c1_r1.mux_3.in0 0:pe_c1_r1.mux_3.mux 0:pe_c1_r1.mux_3.out 0:pe_c1_r1.crossbar.in3 1:pe_c1_r1.ALU.in_a 
0x58277cb40e50:2:pe_c0_r1.ALU.in_b 1:pe_c1_r1.crossbar.mux_5.in3 1:pe_c1_r1.crossbar.mux_5.mux 1:pe_c1_r1.regb.m_in 1:pe_c1_r1.regb.in 1:pe_c1_r1.crossbar.out5 1:pe_c1_r1.crossbar.mux_5.out 1:pe_c1_r1.mux_3.in0 1:pe_c1_r1.mux_3.mux 1:pe_c1_r1.mux_3.out 1:pe_c1_r1.crossbar.in3 1:pe_c1_r1.regb.reg 2:pe_c1_r1.regb.out 2:pe_c1_r1.regb.m_out 1:pe_c0_r1.regb.reg 2:pe_c0_r1.regb.out 2:pe_c0_r1.regb.m_out 1:pe_c0_r1.crossbar.mux_5.in4 1:pe_c0_r1.crossbar.mux_5.mux 1:pe_c0_r1.regb.m_in 1:pe_c0_r1.regb.in 1:pe_c0_r1.crossbar.out5 1:pe_c0_r1.crossbar.mux_5.out 1:pe_c0_r1.ALU.out 1:pe_c0_r1.crossbar.in4 1:pe_c0_r1.crossbar.mux_1.in4 1:pe_c0_r1.crossbar.mux_1.mux 1:pe_c1_r1.in3 1:pe_c0_r1.out1 1:pe_c0_r1.crossbar.out1 1:pe_c0_r1.crossbar.mux_1.out 2:pe_c1_r1.ALU.in_b 
0x58277cb41020:1:pe_c0_r0.crossbar.mux_5.in1 1:pe_c0_r0.crossbar.mux_5.mux 1:pe_c0_r0.regb.m_in 1:pe_c0_r0.regb.in 1:pe_c0_r0.crossbar.out5 1:pe_c0_r0.crossbar.mux_5.out 1:pe_c0_r0.mux_1.in0 1:pe_c0_r0.mux_1.mux 1:pe_c0_r0.mux_1.out 1:pe_c0_r0.crossbar.in1 2:pe_c0_r0.ALU.in_b 1:pe_c1_r0.crossbar.mux_3.in2 1:pe_c1_r0.crossbar.mux_3.mux 1:pe_c1_r0.out3 1:pe_c0_r0.in1 1:pe_c1_r0.crossbar.out3 1:pe_c1_r0.crossbar.mux_3.out 1:pe_c1_r0.crossbar.mux_5.in2 1:pe_c1_r0.crossbar.mux_5.mux 1:pe_c1_r0.regb.m_in 1:pe_c1_r0.regb.in 1:pe_c1_r0.crossbar.out5 1:pe_c1_r0.crossbar.mux_5.out 1:pe_c0_r0.regb.reg 2:pe_c0_r0.regb.out 2:pe_c0_r0.regb.m_out 2:pe_c1_r0.ALU.in_b 1:pe_c1_r0.mux_2.in0 1:pe_c1_r0.mux_2.mux 1:pe_c1_r0.mux_2.out 1:pe_c1_r0.crossbar.in2 1:pe_c1_r0.regb.reg 2:pe_c1_r0.regb.out 2:pe_c1_r0.regb.m_out 1:pe_c1_r1.ALU.out 1:pe_c1_r1.crossbar.in4 1:pe_c1_r1.crossbar.mux_0.in4 1:pe_c1_r1.crossbar.mux_0.mux 1:pe_c1_r1.out0 1:pe_c1_r1.crossbar.out0 1:pe_c1_r0.in2 1:pe_c1_r1.crossbar.mux_0.out 
0x58277cb411d0:0:pe_c3_r0.ALU.in_b 2:pe_c3_r0.ALU.out 2:pe_c3_r0.crossbar.in4 2:pe_c3_r0.crossbar.mux_5.in4 2:pe_c3_r0.crossbar.mux_5.mux 2:pe_c3_r0.regb.m_in 2:pe_c3_r0.regb.in 2:pe_c3_r0.crossbar.out5 2:pe_c3_r0.crossbar.mux_5.out 2:pe_c3_r0.regb.reg 0:pe_c3_r0.regb.out 0:pe_c3_r0.regb.m_out 
0x58277cb41330:0:mem_0.mux_addr.in2 0:mem_0.mux_addr.mux 0:mem_0.mux_addr.out 0:mem_0.mem_unit.addr 0:mem_0.in2 0:pe_c0_r2.mux_1.in1 0:pe_c0_r2.mux_1.mux 0:pe_c0_r2.mux_1.out 0:pe_c0_r2.crossbar.in1 1:pe_c2_r2.mux_2.in1 1:pe_c2_r2.mux_2.mux 1:pe_c2_r2.mux_2.out 1:pe_c2_r2.crossbar.in2 1:pe_c2_r2.reg2.in 1:pe_c2_r2.reg2.m_in 1:pe_c2_r2.reg2.reg 2:pe_c2_r2.reg2.out 2:pe_c2_r2.reg2.m_out 1:pe_c2_r3.crossbar.mux_0.in1 1:pe_c2_r3.crossbar.mux_0.mux 1:pe_c2_r3.out0 1:pe_c2_r3.crossbar.out0 1:pe_c2_r2.in2 1:pe_c2_r3.crossbar.mux_0.out 1:pe_c2_r3.crossbar.mux_3.in1 1:mem_3.in3 1:pe_c2_r2.crossbar.mux_3.in2 1:pe_c2_r2.crossbar.mux_3.mux 1:pe_c2_r2.out3 1:pe_c1_r2.in1 1:pe_c2_r2.crossbar.out3 1:pe_c2_r2.crossbar.mux_3.out 0:pe_c0_r2.crossbar.mux_3.mux 0:pe_c0_r2.out3 0:pe_c0_r2.crossbar.out3 0:pe_c0_r2.crossbar.mux_3.out 1:pe_c0_r3.crossbar.mux_3.mux 1:pe_c0_r3.out3 1:pe_c0_r3.crossbar.out3 1:pe_c0_r3.crossbar.mux_3.out 1:pe_c0_r3.mux_1.in0 1:pe_c0_r3.mux_1.mux 1:pe_c0_r3.mux_1.out 1:pe_c0_r3.crossbar.in1 0:pe_c0_r2.crossbar.mux_3.in1 1:pe_c2_r3.crossbar.mux_3.mux 1:pe_c2_r3.out3 1:pe_c1_r3.in1 1:pe_c2_r3.crossbar.out3 1:pe_c2_r3.crossbar.mux_3.out 1:pe_c2_r3.mux_1.in1 1:pe_c2_r3.mux_1.mux 1:pe_c2_r3.mux_1.out 1:pe_c2_r3.crossbar.in1 1:pe_c1_r3.crossbar.mux_3.in1 1:pe_c1_r3.crossbar.mux_3.mux 1:pe_c1_r3.out3 1:pe_c0_r3.in1 1:pe_c1_r3.crossbar.out3 1:pe_c1_r3.crossbar.mux_3.out 0:pe_c1_r2.reg1.reg 1:pe_c1_r2.reg1.out 1:pe_c1_r2.reg1.m_out 1:pe_c0_r2.reg1.reg 2:pe_c0_r2.reg1.out 2:pe_c0_r2.reg1.m_out 1:pe_c0_r3.crossbar.mux_3.in1 0:pe_c1_r2.reg1.m_enable 1:pe_c0_r2.reg1.in 1:pe_c0_r2.reg1.m_in 1:pe_c1_r2.crossbar.mux_3.in1 1:pe_c1_r2.crossbar.mux_3.mux 1:pe_c1_r2.out3 1:pe_c0_r2.in1 1:pe_c1_r2.crossbar.out3 1:pe_c1_r2.crossbar.mux_3.out 1:pe_c1_r2.mux_1.in1 1:pe_c1_r2.mux_1.mux 1:pe_c1_r2.mux_1.out 1:pe_c1_r2.crossbar.in1 1:pe_c1_r2.reg1.in 1:pe_c1_r2.reg1.m_in 1:pe_c1_r2.reg1.reg 2:pe_c1_r2.reg1.out 2:pe_c1_r2.reg1.m_out 1:pe_c1_r3.mux_1.in0 1:pe_c1_r3.mux_1.mux 1:pe_c1_r3.mux_1.out 1:pe_c1_r3.crossbar.in1 0:pe_c2_r2.reg2.m_enable 0:pe_c2_r2.reg2.reg 1:pe_c2_r2.reg2.out 1:pe_c2_r2.reg2.m_out 0:pe_c2_r3.reg1.m_enable 0:pe_c2_r3.reg1.reg 1:pe_c2_r3.reg1.out 1:pe_c2_r3.reg1.m_out 1:mem_3.mux_addr.in3 1:mem_3.mux_addr.mux 1:mem_3.mux_addr.out 1:mem_3.mem_unit.addr 2:pe_c0_r2.reg1.m_enable 2:pe_c0_r2.reg1.reg 0:pe_c0_r2.reg1.out 0:pe_c0_r2.reg1.m_out 2:pe_c1_r2.reg1.m_enable 2:pe_c1_r2.reg1.reg 0:pe_c1_r2.reg1.out 0:pe_c1_r2.reg1.m_out 2:pe_c2_r2.reg2.m_enable 2:pe_c2_r2.reg2.reg 0:pe_c2_r2.reg2.out 0:pe_c2_r2.reg2.m_out 2:pe_c2_r3.reg1.in 2:pe_c2_r3.reg1.m_in 2:pe_c2_r3.reg1.reg 0:pe_c2_r3.reg1.out 0:pe_c2_r3.reg1.m_out 2:pe_c3_r3.ALU.out 2:pe_c3_r3.crossbar.in4 2:pe_c3_r3.crossbar.mux_3.in4 2:pe_c3_r3.crossbar.mux_3.mux 2:pe_c3_r3.out3 2:pe_c2_r3.in1 2:pe_c3_r3.crossbar.out3 2:pe_c3_r3.crossbar.mux_3.out 
0x58277cb41690:1:io_top_3.reg_out.out 0:io_top_3.reg_out.reg 1:io_top_3.reg_out.m_out 0:io_top_3.IOPin.out 0:io_top_3.reg_out.m_in 0:io_top_3.reg_out.in 1:io_top_3.out 1:pe_c3_r0.in0 1:pe_c3_r0.crossbar.mux_3.in0 1:pe_c3_r0.crossbar.mux_3.mux 1:pe_c3_r0.out3 1:pe_c2_r0.in1 1:pe_c3_r0.crossbar.out3 1:pe_c3_r0.crossbar.mux_3.out 1:pe_c3_r0.crossbar.mux_5.in0 1:pe_c3_r0.crossbar.mux_5.mux 1:pe_c3_r0.regb.m_in 1:pe_c3_r0.regb.in 1:pe_c3_r0.crossbar.out5 1:pe_c3_r0.crossbar.mux_5.out 1:pe_c3_r0.mux_0.in0 1:pe_c3_r0.mux_0.mux 1:pe_c3_r0.mux_0.out 1:pe_c3_r0.crossbar.in0 1:pe_c3_r0.regb.reg 2:pe_c3_r0.regb.out 2:pe_c3_r0.regb.m_out 1:pe_c2_r0.crossbar.mux_5.in1 1:pe_c2_r0.crossbar.mux_5.mux 1:pe_c2_r0.regb.m_in 1:pe_c2_r0.regb.in 1:pe_c2_r0.crossbar.out5 1:pe_c2_r0.crossbar.mux_5.out 1:pe_c2_r0.mux_1.in0 1:pe_c2_r0.mux_1.mux 1:pe_c2_r0.mux_1.out 1:pe_c2_r0.crossbar.in1 1:pe_c2_r0.regb.reg 2:pe_c2_r0.regb.out 2:pe_c2_r0.regb.m_out 2:pe_c2_r0.ALU.in_b 2:pe_c3_r0.ALU.in_b 
0x58277cb42100:0:pe_c3_r0.ALU.in_a 2:pe_c3_r0.const_val.out 2:pe_c3_r0.crossbar.in6 2:pe_c3_r0.crossbar.mux_4.in6 2:pe_c3_r0.crossbar.mux_4.mux 2:pe_c3_r0.rega.m_in 2:pe_c3_r0.crossbar.out4 2:pe_c3_r0.rega.in 2:pe_c3_r0.crossbar.mux_4.out 2:pe_c3_r0.rega.reg 0:pe_c3_r0.rega.out 0:pe_c3_r0.rega.m_out 
0x58277cb422a0:0:pe_c2_r1.regb.reg 1:pe_c2_r1.regb.out 1:pe_c2_r1.regb.m_out 0:pe_c2_r1.crossbar.mux_5.in6 0:pe_c2_r1.crossbar.mux_5.mux 0:pe_c2_r1.regb.m_in 0:pe_c2_r1.regb.in 0:pe_c2_r1.crossbar.out5 0:pe_c2_r1.crossbar.mux_5.out 1:pe_c2_r1.ALU.in_b 0:pe_c2_r1.const_val.out 0:pe_c2_r1.crossbar.in6 
0x58277cb42470:0:pe_c2_r0.crossbar.mux_4.in6 0:pe_c2_r0.crossbar.mux_4.mux 0:pe_c2_r0.rega.m_in 0:pe_c2_r0.rega.in 0:pe_c2_r0.crossbar.out4 0:pe_c2_r0.crossbar.mux_4.out 1:pe_c2_r0.ALU.in_a 0:pe_c2_r0.const_val.out 0:pe_c2_r0.crossbar.in6 0:pe_c2_r0.rega.reg 1:pe_c2_r0.rega.out 1:pe_c2_r0.rega.m_out 
BitStream {
ContextsUsed: {10}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {1}
RegOutConfig: {0}
RegOutConfig: {x}
MuxAddr: {10}
MuxAddr: {xx}
MuxAddr: {00}
MuxData: {01}
MuxData: {xx}
MuxData: {xx}
WriteRq: {1}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xx}
MuxAddr: {xx}
MuxAddr: {01}
MuxData: {xx}
MuxData: {xx}
MuxData: {xx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xx}
MuxAddr: {xx}
MuxAddr: {xx}
MuxData: {xx}
MuxData: {xx}
MuxData: {xx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {00}
MuxAddr: {11}
MuxAddr: {xx}
MuxData: {11}
MuxData: {xx}
MuxData: {xx}
WriteRq: {1}
WriteRq: {0}
WriteRq: {0}
ALUconfig: {xxxx}
ALUconfig: {1011}
ALUconfig: {0010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {1}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {0}
Reg2config: {1}
Reg2config: {0}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {xxx}
Mux1config: {100}
Mux2config: {xxx}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {010}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {011}
Mux4config: {100}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {001}
Mux5config: {xxx}
ALUconfig: {1010}
ALUconfig: {1011}
ALUconfig: {0010}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {0}
Mux1config: {1}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {x}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000110000000000}
Mux0config: {xxx}
Mux0config: {001}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {100}
Mux1config: {100}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {101}
Mux4config: {011}
Mux4config: {000}
Mux4config: {110}
Mux5config: {xxx}
Mux5config: {100}
Mux5config: {001}
ALUconfig: {1100}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {1}
Mux1config: {x}
Mux1config: {x}
Mux2config: {1}
Mux2config: {0}
Mux2config: {0}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {1}
Reg2config: {0}
Reg2config: {0}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {010}
Mux1config: {010}
Mux1config: {101}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {101}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {010}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1011}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {0}
Mux1config: {0}
Mux1config: {0}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
RESConfig: {1}
RESConfig: {0}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {100}
Mux0config: {101}
Mux0config: {011}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {000}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {0000}
ALUconfig: {1100}
ALUconfig: {0010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {1}
Mux2config: {x}
Mux2config: {0}
Mux2config: {0}
Mux3config: {0}
Mux3config: {x}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {1}
Reg1config: {0}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {100}
Mux2config: {100}
Mux2config: {100}
Mux3config: {xxx}
Mux3config: {010}
Mux3config: {001}
Mux4config: {011}
Mux4config: {100}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {010}
Mux5config: {010}
ALUconfig: {0001}
ALUconfig: {1100}
ALUconfig: {0010}
Mux0config: {0}
Mux0config: {0}
Mux0config: {0}
Mux1config: {0}
Mux1config: {1}
Mux1config: {0}
Mux2config: {x}
Mux2config: {1}
Mux2config: {x}
Mux3config: {0}
Mux3config: {0}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {1}
Reg2config: {0}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {100}
Mux0config: {100}
Mux1config: {000}
Mux1config: {010}
Mux1config: {xxx}
Mux2config: {100}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux3config: {001}
Mux4config: {011}
Mux4config: {000}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {000}
ALUconfig: {xxxx}
ALUconfig: {1000}
ALUconfig: {0001}
Mux0config: {0}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {1}
Mux3config: {1}
Mux3config: {1}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {1}
Reg3config: {1}
Reg3config: {1}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000001111}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {011}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {011}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {100}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {000}
Mux4config: {011}
Mux4config: {xxx}
Mux5config: {110}
Mux5config: {100}
Mux5config: {xxx}
ALUconfig: {1101}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {0}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {x}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {011}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {000}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {001}
ALUconfig: {xxxx}
ALUconfig: {0000}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {0}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {0}
RESConfig: {1}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000001}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {001}
Mux2config: {xxx}
Mux2config: {100}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {110}
Mux4config: {100}
Mux4config: {xxx}
Mux5config: {101}
Mux5config: {001}
Mux5config: {xxx}
ALUconfig: {1101}
ALUconfig: {1000}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {1}
Mux0config: {0}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {0}
Mux3config: {0}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {1}
Reg0config: {0}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000001111}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {100}
Mux3config: {000}
Mux3config: {000}
Mux4config: {011}
Mux4config: {100}
Mux4config: {010}
Mux5config: {110}
Mux5config: {011}
Mux5config: {100}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {1}
Mux2config: {x}
Mux3config: {x}
Mux3config: {0}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {0}
Reg2config: {1}
Reg2config: {0}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {0}
RegBConfig: {0}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {100}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {000}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {010}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {0001}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {0}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {0}
RegBConfig: {0}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {001}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {100}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {000}
Mux5config: {xxx}
ALUconfig: {1010}
ALUconfig: {xxxx}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000101000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux3config: {000}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {010}
Mux4config: {110}
Mux5config: {xxx}
Mux5config: {000}
Mux5config: {100}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {010}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {010}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
ALUconfig: {1010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {0}
RESConfig: {1}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000001}
ConstVal: {00000000000000000000101000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {100}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {100}
Mux4config: {101}
Mux4config: {110}
Mux4config: {xxx}
Mux5config: {110}
Mux5config: {100}
Mux5config: {xxx}
}                  start of CGRA-ME +0.000000 @0.000000
                       create MRRG +0.022900 @0.022900
                       reduce MRRG +0.068942 @0.091842
                           mapping +0.850597 @0.942439
post mapping checks and transforms +0.023469 @0.965908
                    end of CGRA-ME +0.009145 @0.975053
