// Seed: 1858401269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = id_4;
  wire id_10;
  supply1 id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wire  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_13 = 0;
endmodule
