// SPDX-FileCopyrightText: Copyright 2024 shadPS4 Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#pragma once

#include <functional>
#include <memory>
#include <source_location>
#include <deque>
#include <unordered_map>

#include "common/guest_stats.h"
#include "common/recursive_lock.h"
#include "common/shared_first_mutex.h"
#include "video_core/amdgpu/cb_db_extent.h"
#include "video_core/amdgpu/regs.h"
#include "video_core/buffer_cache/buffer_cache.h"
#include "video_core/page_manager.h"
#include "video_core/renderer_vulkan/vk_bb_temporal_dlss.h"
#include "video_core/renderer_vulkan/vk_bb_velocity_mirror.h"
#include "video_core/renderer_vulkan/vk_draw_pipe.h"
#include "video_core/renderer_vulkan/vk_pipeline_cache.h"
#include "video_core/renderer_vulkan/vk_scheduler.h"
#include "video_core/texture_cache/texture_cache.h"

namespace AmdGpu {
struct Liverpool;
}

namespace Core {
class MemoryManager;
}

namespace Vulkan {

class ComputePipeline;
class GraphicsPipeline;
class Runtime;

class Rasterizer {
public:
    /// The Bloodborne threaded renderer is in use.
    [[nodiscard]] bool ThreadedRendererActive() const noexcept {
        return draw_pipe != nullptr && pipe_enabled;
    }

    explicit Rasterizer(const Instance& instance, Scheduler& scheduler, Runtime& runtime,
                        AmdGpu::Liverpool* liverpool);
    ~Rasterizer();

    [[nodiscard]] Scheduler& GetScheduler() noexcept {
        return scheduler;
    }

    [[nodiscard]] Runtime& GetRuntime() noexcept {
        return runtime;
    }

    [[nodiscard]] VideoCore::BufferCache& GetBufferCache() noexcept {
        return buffer_cache;
    }

    [[nodiscard]] VideoCore::TextureCache& GetTextureCache() noexcept {
        return texture_cache;
    }

    BbTemporalDlss& GetTemporalDlss() {
        return temporal_dlss;
    }
    BbVelocityMirror& GetVelocityMirror() {
        return velocity_mirror;
    }

    void Draw(bool is_indexed, u32 index_offset = 0);
    void DrawIndirect(bool is_indexed, VAddr arg_address, u32 offset, u32 size, u32 max_count,
                      VAddr count_address, u16 vertex_sgpr_offset, u16 instance_sgpr_offset);

    void DispatchDirect();
    void DispatchIndirect(VAddr address, u32 offset, u32 size);

    void ScopeMarker(fmt::string_view fmt, fmt::format_args args, auto&& func) {
        if (host_markers_enabled) {
            ScopeMarkerBegin(fmt::vformat(fmt, args));
            func();
            ScopeMarkerEnd();
        } else {
            func();
        }
    }

    void ScopeMarkerBegin(const std::string_view& str, bool from_guest = false);
    void ScopeMarkerEnd(bool from_guest = false);
    void ScopedMarkerInsert(const std::string_view& str, bool from_guest = false);
    void ScopedMarkerInsertColor(const std::string_view& str, const u32 color,
                                 bool from_guest = false);

    void FillBuffer(VAddr address, u32 num_bytes, u32 value, bool is_gds);
    void CopyBuffer(VAddr dst, VAddr src, u32 num_bytes, bool dst_gds, bool src_gds);
    u32 ReadDataFromGds(u32 gsd_offset);
    bool InvalidateMemory(VAddr addr, u64 size, bool assume_locks = false);
    bool OnWriteFault(VAddr addr, u64 size, bool assume_locks = false);
    bool ReadMemory(VAddr addr, u64 size, bool assume_locks = false);
    bool IsMapped(VAddr addr, u64 size);
    void MapMemory(VAddr addr, u64 size);
    void RegisterMemory(VAddr addr, u64 size);
    void UnmapMemory(VAddr addr, u64 size);

    u64 Flush();
    void Finish();
    void OnSubmit();
    void OnFence();

    /// Threaded renderer: on the GPU command thread, waits until the draw recording thread
    /// has run every draw handed to it (vk_draw_pipe.h); a no-op on every other thread.
    /// `reason`: the PM4 opcode that drained, if any (statistics).
    void DrainDrawPipe(u32 reason = NoDrainReason,
                       std::source_location where = std::source_location::current());
    static constexpr u32 NoDrainReason = 0xFFFF;
    /// The GPU command thread or the draw recording thread.
    [[nodiscard]] bool IsGpuSideThread() const;

    /// Threaded renderer: runs `task` with a copy of `data` in order with the draws handed to
    /// the draw recording thread (on that thread), or here at once when none are. `write_addr`
    /// and `write_size`: guest memory the task writes, kept from early reads by the constant
    /// ring until it has run.
    using OrderedTask = void (*)(Rasterizer& rasterizer, const u8* data);
    /// Returns the number of the queued packet, or 0 when the task ran here.
    u64 RunInOrder(OrderedTask task, const void* data, u32 size, VAddr write_addr = 0,
                   u64 write_size = 0);
    /// Whether the draw recording thread has run the packet with this number.
    [[nodiscard]] bool DrawPipeRan(u64 packet) const {
        return !draw_pipe || draw_pipe->ConsumedPackets() >= packet;
    }

    PipelineCache& GetPipelineCache() {
        return pipeline_cache;
    }

    template <typename Func>
    void ForEachMappedRangeInRange(VAddr addr, u64 size, Func&& func) {
        const auto range = decltype(mapped_ranges)::interval_type::right_open(addr, addr + size);
        Common::RecursiveSharedLock lock{mapped_ranges_mutex};
        for (const auto& mapped_range : (mapped_ranges & range)) {
            func(mapped_range);
        }
    }

    std::thread::id GetGpuCommandProcessorThread();
#ifdef __linux__
    u32 GetGpuCommandProcessorThreadId();
#endif

private:
    void PrepareRenderState(const GraphicsPipeline* pipeline);
    RenderState BeginRendering(const GraphicsPipeline* pipeline);
    RenderState BeginRenderingFull(const GraphicsPipeline* pipeline);
    void Resolve();
    void DepthStencilCopy(bool is_depth, bool is_stencil);
    void EliminateFastClear();

    void UpdateDynamicState(const GraphicsPipeline* pipeline, bool is_indexed) const;
    void UpdateViewportScissorState() const;
    void UpdateDepthStencilState() const;
    void UpdatePrimitiveState(bool is_indexed) const;
    void UpdateRasterizationState() const;
    void UpdateColorBlendingState(const GraphicsPipeline* pipeline) const;

    bool FilterDraw();
    bool FilterDrawPasses() const;

    // Threaded renderer (vk_draw_pipe.h).
    struct IndirectArgs {
        VAddr address;
        VAddr count_address;
        u32 offset;
        u32 stride;
        u32 max_count;
    };
    enum class PacketKind : u8 { Draw, DrawIndirect, Dispatch, DispatchIndirect, Task };
    bool UseDrawPipe() const;
    void QueueDraw(PacketKind kind, const Pipeline* pipeline, bool is_indexed, u32 index_offset,
                   const IndirectArgs& args);
    static void RunDrawPacket(void* context, const u8* data, u32 size);
    void DrawRecord(const GraphicsPipeline* pipeline, bool is_indexed, u32 index_offset);
    void DrawIndirectRecord(const GraphicsPipeline* pipeline, bool is_indexed,
                            const IndirectArgs& args);
    void DispatchRecord(const ComputePipeline* pipeline);
    void DispatchIndirectRecord(const ComputePipeline* pipeline, const IndirectArgs& args);
    void LogDrawPipeStats();
    /// Logs a frame that took much longer than usual, with what happened during it.
    void ReportHitch();
    /// GPU profile (vk_gpu_profiler.h): a timestamp where a render pass or dispatch starts.
    void MarkPass(const GraphicsPipeline* pipeline, const RenderState& state);
    void MarkDispatch(const ComputePipeline* pipeline);
    struct HitchSnapshot {
        std::chrono::steady_clock::time_point time{};
        std::chrono::nanoseconds busy{}, drain{};
        u64 packets{}, gpu_wait_ns{}, gpu_waits{}, pipelines{}, arena_binds{}, protect_ns{},
            protect_calls{}, faults{};
    };
    HitchSnapshot hitch_last{};
    /// Diagnostics setting (statistics, time breakdown, hitch reports, draw profile).
    std::atomic<bool> diagnostics{false};
    /// Samples (every ~250 us) of the command thread's state x draw recorder busy/idle.
    std::array<std::atomic<u64>, static_cast<size_t>(Common::GuestStats::CmdState::Count) * 2>
        state_samples{};
    std::jthread state_sampler;
    double hitch_avg_ms{};
    u64 hitch_frames{};
    std::array<s64, 4> housekeeping_ns{}; ///< previous frame: buffer tick, downloads, GC, runtime
    /// Registers, render target size hints and compute registers of the draw being recorded:
    /// the draw recording thread's copy there, the live ones elsewhere.
    const AmdGpu::Regs& Regs() const;
    AmdGpu::CbDbExtent CbExtent(u32 cb) const;
    AmdGpu::CbDbExtent DbExtent() const;
    const AmdGpu::ComputeProgram& CsRegs() const;

    void BindBuffers(const Shader::Info& stage, Shader::Backend::Bindings& binding,
                     Shader::PushData& push_data);
    void BindTextures(const Shader::Info& stage, Shader::Backend::Bindings& binding);
    bool BindResources(const Pipeline* pipeline);

    void BindVertexBuffers(const GraphicsPipeline* pipeline);
    void BindIndexBuffer(u32 index_offset = 0);

    void ResetBindings(bool is_compute);

    bool IsComputeMetaClear(const Pipeline* pipeline);
    bool IsComputeImageCopy(const Pipeline* pipeline);
    bool IsComputeImageClear(const Pipeline* pipeline);

private:
    friend class VideoCore::BufferCache;

    const Instance& instance;
    BbVelocityMirror velocity_mirror;
    BbTemporalDlss temporal_dlss;
    std::array<float, 2> draw_jitter{}; // viewport offset of the current draw (temporal DLSS)
    void TemporalDlssDraw(const GraphicsPipeline* pipeline, bool indirect);
    void CopyInsteadOfDraw(const BbTemporalDlss::DrawReplacement& source);
    void ReplayDisplayCopy(const GraphicsPipeline* pipeline, const RenderState& state,
                           const std::function<void()>& draw);
    void ReplayVelocityMirror(const GraphicsPipeline* pipeline, const RenderState& state,
                              bool is_indexed, const std::function<void()>& draw);
    /// Records the current draw's vertex input, index buffer, descriptors and full dynamic
    /// state (with the given viewport/scissor) from the values it last bound.
    void RecordDrawBindings(const GraphicsPipeline* pipeline, bool is_indexed,
                            const Viewports* viewports, const Scissors* scissors);
    void RebindAfterMirror(const GraphicsPipeline* pipeline, const RenderState& state,
                           bool is_indexed, u64 flushes_before);
    void RecordVertexBindings();
    void RecordIndexBinding();
    struct LastVertexBind {
        bool dynamic = false;
        VertexInputs<vk::VertexInputAttributeDescription2EXT> attributes;
        VertexInputs<vk::VertexInputBindingDescription2EXT> bindings;
        u32 num_buffers = 0;
        VertexInputs<vk::Buffer> buffers;
        VertexInputs<vk::DeviceSize> offsets;
        VertexInputs<vk::DeviceSize> sizes;
        VertexInputs<vk::DeviceSize> strides;
    } last_vertex;
    struct LastIndexBind {
        vk::Buffer handle;
        u64 offset = 0;
        vk::IndexType type = vk::IndexType::eUint16;
    } last_index;
    bool mirror_rebind = false;
    Scheduler& scheduler;
    Runtime& runtime;
    VideoCore::PageManager page_manager;
    VideoCore::BufferCache buffer_cache;
    VideoCore::TextureCache texture_cache;
    AmdGpu::Liverpool* liverpool;
    Core::MemoryManager* memory;
    boost::icl::interval_set<VAddr> mapped_ranges;
    Common::SharedFirstMutex mapped_ranges_mutex;
    PipelineCache pipeline_cache;
    const bool host_markers_enabled;
    const bool guest_markers_enabled;

    using RenderTargetInfo = std::pair<VideoCore::ImageId, VideoCore::TextureCache::ImageDesc>;
    std::array<RenderTargetInfo, AmdGpu::NUM_COLOR_BUFFERS> cb_descs;
    std::pair<VideoCore::ImageId, VideoCore::TextureCache::ImageDesc> db_desc;
    boost::container::static_vector<vk::DescriptorImageInfo, Shader::NUM_IMAGES> image_infos;
    // Index in image_infos of each shader's first texture, for the RenoDX display copy replay.
    boost::container::static_vector<std::pair<u64, u32>, 4> first_texture_infos;
    boost::container::static_vector<vk::DescriptorBufferInfo, Shader::NUM_BUFFERS> buffer_infos;
    boost::container::static_vector<VideoCore::ImageId, Shader::NUM_IMAGES> bound_images;
    struct BoundBuffer {
        const VideoCore::Buffer* buffer;
        u64 offset;
        u32 size;
        bool is_written;
    };
    boost::container::static_vector<BoundBuffer, Shader::NUM_BUFFERS> bound_buffers;

    u32 set_write_index{};
    Pipeline::DescriptorWrites set_writes;
    Shader::PushData push_data;

    using ImageBindingInfo = std::pair<VideoCore::ImageId, VideoCore::TextureCache::ImageDesc>;
    boost::container::static_vector<ImageBindingInfo, Shader::NUM_IMAGES> image_bindings;
    bool attachment_feedback_loop{};
    bool needs_barrier{};

    // Threaded renderer state. The draw recording thread's copies below are only written by it,
    // or by the GPU command thread while it is idle.
    std::unique_ptr<AmdGpu::Regs> pipe_regs;
    std::array<AmdGpu::CbDbExtent, AmdGpu::NUM_COLOR_BUFFERS> pipe_cb_extent{};
    AmdGpu::CbDbExtent pipe_db_extent{};
    AmdGpu::ComputeProgram pipe_cs{};
    bool pipe_synced{};
    bool pipe_enabled{};
    std::vector<u16> pipe_blocks;
    std::chrono::steady_clock::time_point pipe_stats_time{};
    u64 pipe_stats_packets{};
    u64 pipe_stats_drains{};
    std::chrono::nanoseconds pipe_stats_drain_time{};
    std::chrono::nanoseconds pipe_stats_busy{};
    struct DrainSite {
        const char* function;
        u32 line;
        u32 reason;
        u64 count;
        std::chrono::nanoseconds time;
    };
    std::unordered_map<u64, DrainSite> pipe_drain_sites;

    // Render state memo (after bbport): most draws continue the render pass the previous draw
    // opened, with the same targets; such a draw reuses that draw's render state instead of
    // looking up the target views, metadata and layouts again.
    struct TargetSignature {
        std::array<VideoCore::ImageId, AmdGpu::NUM_COLOR_BUFFERS + 1> ids{};
        std::array<VideoCore::ImageViewInfo, AmdGpu::NUM_COLOR_BUFFERS + 1> views{};
        std::array<u8, AmdGpu::NUM_COLOR_BUFFERS> color_samples{};
        u32 mrt_mask{};
        u32 depth_control{};
        bool depth_valid{};
        bool stencil_valid{};
        bool operator==(const TargetSignature&) const = default;
    };
    TargetSignature MakeTargetSignature(const GraphicsPipeline* pipeline) const;
    bool TargetMemoUsable(const TargetSignature& signature);
    struct TargetMemo {
        bool valid{};
        TargetSignature signature;
        RenderState state;
    } target_memo;
    std::atomic<bool> target_memo_enabled{};
    std::atomic<u64> target_memo_hits{};
    std::atomic<u64> target_memo_misses{};
    u64 pipe_stats_memo_hits{};
    u64 pipe_stats_memo_misses{};

    // Image lookup memos (after bbport): FindImage walks the texture cache's page table for
    // every texture and render target of every draw. Its result for the same descriptor holds
    // while no image is registered or unregistered (TextureCache::RegistryGeneration).
    using ImageDesc = VideoCore::TextureCache::ImageDesc;
    struct TextureMemoEntry {
        std::array<u64, 4> sharp{};
        u32 flags{};
        bool valid{};
        u64 generation{};
        VideoCore::ImageId image_id{};
        ImageDesc desc{};
    };
    static constexpr u32 TextureMemoSize = 4096;
    std::unique_ptr<std::array<TextureMemoEntry, TextureMemoSize>> texture_memo;
    struct TargetLookupMemo {
        std::array<u32, 32> key{};
        u32 key_words{};
        bool valid{};
        u64 generation{};
        VideoCore::ImageId image_id{};
        ImageDesc desc{};
    };
    std::array<TargetLookupMemo, AmdGpu::NUM_COLOR_BUFFERS + 1> target_lookup_memo;
    VideoCore::ImageId FindTargetImage(u32 slot, ImageDesc& desc, const void* key, u32 key_bytes);
    // Sampler memo: GetSampler hashes the S# and takes a lock for every sampler of every draw.
    struct SamplerMemoEntry {
        std::array<u64, 2> sharp{};
        bool is_depth{};
        bool valid{};
        u64 generation{};
        u64 touched_gc_tick{};
        vk::Sampler handle{};
    };
    static constexpr u32 SamplerMemoSize = 1024;
    std::unique_ptr<std::array<SamplerMemoEntry, SamplerMemoSize>> sampler_memo;
    std::atomic<u64> write_faults{};
    u64 stat_draws{};  ///< stage A: draws seen (queued or run here)
    u64 stat_frames{}; ///< stage A: submissions done (one per game frame)
    u64 pipe_stats_draws{};
    u64 pipe_stats_frames{};
    u64 pipe_stats_faults{};
    std::atomic<u64> image_memo_hits{};
    std::atomic<u64> image_memo_misses{};
    u64 pipe_stats_image_hits{};
    u64 pipe_stats_image_misses{};

    // Constant ring (after bbport): the GPU command thread copies the small read-only buffers
    // of a draw (the stream path of BufferCache::ObtainBuffer, and the flattened user data)
    // into a ring of its own when it queues the draw; the draw recorder only binds them.
    struct PrefetchedBuffer {
        u8 stage;  ///< ordinal among the pipeline's present stages
        u8 buffer; ///< index in the stage's buffer list
        u16 pad;
        u32 size;
        u64 offset; ///< in const_ring
    };
    static constexpr u64 ConstRingSize = 32ull << 20;
    std::unique_ptr<VideoCore::Buffer> const_ring;
    u64 ring_head{};       ///< stage A: next position (grows forever; offset = position % size)
    u64 ring_free_until{}; ///< stage A: positions below this are no longer read by the GPU
    struct RingRetire {
        u64 end;
        u64 tick;
    };
    static constexpr u32 RingRetireSize = 4096;
    std::array<RingRetire, RingRetireSize> ring_retire{};
    std::atomic<u64> ring_retire_w{}; ///< written by stage B
    std::atomic<u64> ring_retire_r{}; ///< written by stage A
    u64 ring_b_tick{};                ///< stage B: command buffer of its latest ring bytes
    u64 ring_b_end{};                 ///< stage B: ring position its recorded draws reach
    /// Stage A: guest ranges that queued, not yet recorded draws write (storage buffers): a
    /// prefetch overlapping one would read the memory before those writes.
    struct PendingWrite {
        u64 packet;
        VAddr begin;
        VAddr end;
    };
    std::deque<PendingWrite> pending_writes;
    std::vector<PrefetchedBuffer> prefetch_scratch;
    const PrefetchedBuffer* packet_prefetch{}; ///< stage B: the current packet's
    u32 packet_num_prefetch{};
    u32 bind_stage_ordinal{};
    std::atomic<u64> ring_prefetches{};
    std::atomic<u64> ring_fallbacks{};
    u64 pipe_stats_ring_prefetches{};
    u64 pipe_stats_ring_fallbacks{};
    u8* RingAlloc(u64 size, u64 alignment, u64& offset);
    void PrefetchBuffers(const Pipeline* pipeline);

    /// Vertex inputs of a draw, worked out on stage A (which waits for stage B about half of
    /// the time): the dynamic vertex input state, each stream's V#, and the stream memory
    /// merged into ranges (sizes clamped to mapped memory). Stage B only obtains the buffers
    /// and records the bindings.
    struct PreparedRange {
        VAddr base;
        u64 size;
    };
    struct PreparedVertex {
        u32 count;
        u32 num_ranges;
        const vk::VertexInputAttributeDescription2EXT* attributes;
        const vk::VertexInputBindingDescription2EXT* bindings;
        const AmdGpu::Buffer* buffers;
        const u8* range_index; ///< per stream: its entry in `ranges`, NoRange without memory
        const PreparedRange* ranges;
    };
    static constexpr u8 NoRange = 0xFF;
    /// Stage A: fills the vtx_* scratch; false when the draw has no dynamic vertex input.
    bool PrepareVertexInputs(const GraphicsPipeline* pipeline);
    VertexInputs<vk::VertexInputAttributeDescription2EXT> vtx_attributes;
    VertexInputs<vk::VertexInputBindingDescription2EXT> vtx_bindings;
    VertexInputs<AmdGpu::Buffer> vtx_buffers;
    VertexInputs<u8> vtx_range_index;
    VertexInputs<PreparedRange> vtx_ranges;
    PreparedVertex packet_vertex_storage{};
    const PreparedVertex* packet_vertex{}; ///< stage B: the current packet's, if prepared
    std::atomic<u64> vertex_prepared{};
    std::atomic<u64> vertex_unprepared{};
    u64 pipe_stats_vertex_prepared{};
    u64 pipe_stats_vertex_unprepared{};
    const PrefetchedBuffer* FindPrefetched(u32 buffer_index) const;

    // Draw recorder profile: every 8th direct draw on stage B is timed by section.
    enum class Section : u8 {
        Packet,
        Pending,
        Targets,
        Buffers,
        Textures,
        Dlss,
        BeginRendering,
        Vertex,
        Barriers,
        Descriptors,
        Dynamic,
        Record,
        Reset,
        Count,
    };
    static constexpr std::array<const char*, static_cast<size_t>(Section::Count)> SectionNames{
        "packet",  "pending ops", "render targets", "buffers", "textures",
        "dlss",    "begin pass",  "vertex/index",   "barriers", "descriptors",
        "dynamic", "record+mirror", "reset"};
    bool profile_draw{};
    u32 profile_counter{};
    std::chrono::steady_clock::time_point profile_last{};
    std::array<std::atomic<s64>, static_cast<size_t>(Section::Count)> profile_ns{};
    std::atomic<u64> profile_draws{};
    std::array<s64, static_cast<size_t>(Section::Count)> pipe_stats_profile_ns{};
    u64 pipe_stats_profile_draws{};
    void ProfileLap(Section finished) {
        if (!profile_draw) [[likely]] {
            return;
        }
        const auto now = std::chrono::steady_clock::now();
        profile_ns[static_cast<size_t>(finished)].fetch_add((now - profile_last).count(),
                                                           std::memory_order_relaxed);
        profile_last = now;
    }
    // Last member: destroyed (stopped) first, while everything the draw recording thread uses
    // still exists.
    std::unique_ptr<DrawPipe> draw_pipe;
};

} // namespace Vulkan
