# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_FPGA.srcs/sources_1/new/fifo.v" \
"../../../../project_FPGA.srcs/sources_1/new/packetizer_fsm.v" \
"../../../../project_FPGA.srcs/sources_1/new/uart_packetizer_top.v" \
"../../../../project_FPGA.srcs/sim_1/new/uart_packetizer_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
