/* Copyright (c) 2025 Intel Corporation.  All rights reserved.  See the file COPYRIGHT for more information. */
/* SPDX-License-Identifier: Apache-2.0 */

//                                                                             
// File:            mby_ppe_fwd_misc_map_regs.h                                
// Creator:         solson                                                     
// Time:            Wednesday Dec 12, 2018 [10:52:09 am]                       
//                                                                             
// Path:            /tmp/solson/nebulon_run/4706538284_2018-12-12.10:40:08     
// Arguments:       -I                                                         
//                  /nfs/site/disks/slx_1593/solson/mby/work_root/mby-mby-x0_WW5018a/MockTurnin/tools/srdl
//                  -sv_no_sai_checks -sverilog -xml -chdr -crif -ovm -input   
//                  mby_top_map.rdl -timeout 60000 -out_dir                    
//                  /nfs/site/disks/slx_1593/solson/mby/work_root/mby-mby-x0_WW5018a/MockTurnin/target/GenRTL/regflow/mby
//                  -rtlgencomp -log_file                                      
//                  /nfs/site/disks/slx_1593/solson/mby/work_root/mby-mby-x0_WW5018a/MockTurnin/target/GenRTL/regflow/mby/nebulon_sv_output.log
//                                                                             
// MRE:             5.2018.2                                                   
// Machine:         scci79110                                                  
// OS:              Linux 3.0.101-108.13.1.14249.0.PTF-default                 
// Nebulon version: d18ww24.4                                                  
// Description:                                                                
//                                                                             
// No Description Provided                                                     
//                                                                             
// Copyright (C) 2018 Intel Corp. All rights reserved                          
// THIS FILE IS AUTOMATICALLY GENERATED BY INTEL RDL GENERATOR, DO NOT EDIT    
//                                                                             


#ifndef _MBY_PPE_FWD_MISC_MAP_REGS_H_
#define _MBY_PPE_FWD_MISC_MAP_REGS_H_

#define FWD_MISC_MSGPORT     0x0
#define FWD_MISC_FWD_PORT_CFG_2_MSGREGADDR 0x0
#define FWD_MISC_FWD_LAG_CFG_MSGREGADDR 0x1000
#define FWD_MISC_FWD_PORT_CFG_1_MSGREGADDR 0x1100
#define FWD_MISC_FWD_SYS_CFG_1_MSGREGADDR 0x1200
#define FWD_MISC_FWD_CPU_MAC_MSGREGADDR 0x1208
#define FWD_MISC_FWD_SYS_CFG_ROUTER_MSGREGADDR 0x1210
#define FWD_MISC_FWD_RX_MIRROR_CFG_MSGREGADDR 0x1218
#define FWD_MISC_FWD_QCN_MIRROR_CFG_MSGREGADDR 0x1220
#define FWD_MISC_FWD_IEEE_RESERVED_MAC_ACTION_MSGREGADDR 0x1230
#define FWD_MISC_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_MSGREGADDR 0x1340
#define FWD_MISC_FWD_IEEE_RESERVED_MAC_CFG_MSGREGADDR 0x1350
#define FWD_MISC_FWD_IP_MSGREGADDR 0x1360
#define FWD_MISC_FWD_IM_MSGREGADDR 0x1370

// FWD_PORT_CFG_2 desc:  A destination mask ANDed with the glort destination mask result.
// This register is indexed by egress L2 domain.
typedef union {
    struct {
        uint64_t  DESTINATION_MASK     :  24;    //  A vector containing one bit
                                                 // for each logical port. Always
                                                 // applied on every frame. This
                                                 // vector is ANDed into the glort
                                                 // destination mask.
        uint64_t  RSVD_0               :  40;    // Nebulon auto filled RSVD [63:24]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_t;
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_OFFSET 0x00
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_BITFIELD_COUNT 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_RESET 0x00ffffff

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_DESTINATION_MASK_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_DESTINATION_MASK_MSB 0x0017
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_DESTINATION_MASK_RANGE 0x0018
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_DESTINATION_MASK_MASK 0x00ffffff
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_DESTINATION_MASK_RESET_VALUE 0x00ffffff


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_FLAG
// FWD_LAG_CFG desc:  Provides per-port LAG related configuration, including membership and
// LAG attributes
typedef union {
    struct {
        uint64_t  LAG_SIZE             :   4;    //  Defines the number of ports
                                                 // in the link aggregation group.
                                                 // The value 0 means 16.
        uint64_t  INDEX                :   4;    //  Index of this port in the
                                                 // link aggregation port, must be
                                                 // between 0 and
                                                 // LAG_CFG:LagSize1.
        uint64_t  HASH_ROTATION        :   1;    //  Selects hash rotation A (0)
                                                 // or rotation B (1) for
                                                 // filtering.
        uint64_t  IN_LAG               :   1;    //  Defines if the port is
                                                 // currently part of a LAG group
                                                 // (1) or not (0).
        uint64_t  RSVD_0               :  54;    // Nebulon auto filled RSVD [63:10]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_OFFSET 0x00
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_BITFIELD_COUNT 0x04
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_LAG_SIZE_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_LAG_SIZE_MSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_LAG_SIZE_RANGE 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_LAG_SIZE_MASK 0x0000000f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_LAG_SIZE_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_INDEX_LSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_INDEX_MSB 0x0007
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_INDEX_RANGE 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_INDEX_MASK 0x000000f0
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_INDEX_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_HASH_ROTATION_LSB 0x0008
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_HASH_ROTATION_MSB 0x0008
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_HASH_ROTATION_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_HASH_ROTATION_MASK 0x00000100
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_HASH_ROTATION_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_IN_LAG_LSB 0x0009
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_IN_LAG_MSB 0x0009
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_IN_LAG_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_IN_LAG_MASK 0x00000200
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_IN_LAG_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FLAG
// FWD_PORT_CFG_1 desc:  A destination mask ANDed with the glort destination mask result.
typedef union {
    struct {
        uint64_t  DESTINATION_MASK     :  24;    //  A vector for each port i, a
                                                 // bit for each port j. Always
                                                 // applied on every frame.
        uint64_t  FILTER_VLAN_INGRESS  :   1;    //  If 1 and the source port
                                                 // does not match the VLAN
                                                 // membership, it is a VLAN
                                                 // boundary violation and the
                                                 // packet is dropped.
        uint64_t  LEARNING_ENABLE      :   1;    //  If 1, source MAC addresses
                                                 // from this port will be
                                                 // learned.
        uint64_t  RSVD_0               :  38;    // Nebulon auto filled RSVD [63:26]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_OFFSET 0x00
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_BITFIELD_COUNT 0x03
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_RESET 0x03ffffff

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_DESTINATION_MASK_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_DESTINATION_MASK_MSB 0x0017
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_DESTINATION_MASK_RANGE 0x0018
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_DESTINATION_MASK_MASK 0x00ffffff
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_DESTINATION_MASK_RESET_VALUE 0x00ffffff

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FILTER_VLAN_INGRESS_LSB 0x0018
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FILTER_VLAN_INGRESS_MSB 0x0018
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FILTER_VLAN_INGRESS_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FILTER_VLAN_INGRESS_MASK 0x01000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_FILTER_VLAN_INGRESS_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_LEARNING_ENABLE_LSB 0x0019
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_LEARNING_ENABLE_MSB 0x0019
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_LEARNING_ENABLE_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_LEARNING_ENABLE_MASK 0x02000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_LEARNING_ENABLE_RESET_VALUE 0x00000001


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_FLAG
// FWD_SYS_CFG_1 desc:  Miscellaneous configuration related to L2 forwarding behaviors.
typedef union {
    struct {
        uint64_t  TRAP_MTU_VIOLATIONS  :   1;    //  Defines disposition for
                                                 // frames that exceed MTU size
                                                 // allowed on the egress VLAN
                                                 // (only applicable for routed
                                                 // frames). If this bit is set,
                                                 // then the frames that exceed
                                                 // the MTU size are trapped to
                                                 // the CPU. If this bit is
                                                 // cleared, then the frames are
                                                 // forwarded normally.
        uint64_t  ENABLE_TRAP_PLUS_LOG :   1;    //  If set to 1, then trapping
                                                 // and logging can both occur for
                                                 // a given frame. If set to 0,
                                                 // then trapping will take
                                                 // precedence over logging.
        uint64_t  DROP_INVALID_SMAC    :   1;    //  Drop any frame with an
                                                 // invalid SMAC of all zeros
                                                 // (00:00:00:00:00:00), all ones
                                                 // (FF:FF:FF:FF:FF:FF) or
                                                 // multicast (bit 40 is a 1) and
                                                 // do not cause a MAC learning
                                                 // notification.
        uint64_t  DROP_MAC_CTRL_ETHERTYPE :   1;    //  Drop MAC CTRL Ethertype
                                                 // 0x8808. This has no effect on
                                                 // PAUSE processing.
        uint64_t  STORE_TRAP_ACTION    :   1;    //  Indicate whether the 4b
                                                 // action code is stored in the
                                                 // packet metadata. When set to
                                                 // 1, the 4b action code is
                                                 // stored inside bits 195:156 of
                                                 // metadata, which is the upper
                                                 // 4b of the flags field. in
                                                 // addition, a 1b presence flag
                                                 // is stored in bit 155. When set
                                                 // to 0, no change in metadata
                                                 // occurs.
        uint64_t  RSVD_0               :  59;    // Nebulon auto filled RSVD [63:5]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_OFFSET 0x00
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_BITFIELD_COUNT 0x05
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_RESET 0x0000001f

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_TRAP_MTU_VIOLATIONS_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_TRAP_MTU_VIOLATIONS_MSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_TRAP_MTU_VIOLATIONS_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_TRAP_MTU_VIOLATIONS_MASK 0x00000001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_TRAP_MTU_VIOLATIONS_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_ENABLE_TRAP_PLUS_LOG_LSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_ENABLE_TRAP_PLUS_LOG_MSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_ENABLE_TRAP_PLUS_LOG_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_ENABLE_TRAP_PLUS_LOG_MASK 0x00000002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_ENABLE_TRAP_PLUS_LOG_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_INVALID_SMAC_LSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_INVALID_SMAC_MSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_INVALID_SMAC_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_INVALID_SMAC_MASK 0x00000004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_INVALID_SMAC_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_MAC_CTRL_ETHERTYPE_LSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_MAC_CTRL_ETHERTYPE_MSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_MAC_CTRL_ETHERTYPE_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_MAC_CTRL_ETHERTYPE_MASK 0x00000008
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_DROP_MAC_CTRL_ETHERTYPE_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_STORE_TRAP_ACTION_LSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_STORE_TRAP_ACTION_MSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_STORE_TRAP_ACTION_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_STORE_TRAP_ACTION_MASK 0x00000010
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_STORE_TRAP_ACTION_RESET_VALUE 0x00000001


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_FLAG
// FWD_CPU_MAC desc:  The MAC address associated with the host CPU
typedef union {
    struct {
        uint64_t  MAC_ADDR             :  48;    //  CPU MAC address
        uint64_t  RSVD_0               :  16;    // Nebulon auto filled RSVD [63:48]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_OFFSET 0x08
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_BITFIELD_COUNT 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_MAC_ADDR_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_MAC_ADDR_MSB 0x002f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_MAC_ADDR_RANGE 0x0030
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_MAC_ADDR_MASK 0xffffffffffff
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_MAC_ADDR_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_FLAG
// FWD_SYS_CFG_ROUTER desc:  Miscellaneous configuration related to routing behaviors.
typedef union {
    struct {
        uint64_t  TRAP_TTL1            :   2;    //  Defines disposition of
                                                 // routed frames with TTL 1 or 0.
                                                 // The options are: [br][br] 0
                                                 // : drop silently [br][br] 1 :
                                                 // trap (unicast) or log
                                                 // (multicast) if protocol is
                                                 // ICMP and drop otherwise
                                                 // [br][br] 2 : trap (unicast)
                                                 // or log (multicast) all frames
                                                 // [br][br] Note that this field
                                                 // only applies to frames that
                                                 // are routed. If a unicast or
                                                 // multicast frame is not routed,
                                                 // then this frame is switched
                                                 // normally regardless of its TTL
                                                 // value. For multicast frames
                                                 // that are both switched and
                                                 // routed, then the frame is
                                                 // still switched within the
                                                 // VLAN it was received from
                                                 // regardless of its TTL value
                                                 // while the routing part is
                                                 // conditional to the TTL value
                                                 // received and the configuration
                                                 // of this field.
        uint64_t  TRAP_IP_OPTIONS      :   1;    //  Defines disposition of IP
                                                 // frames with options: 0:
                                                 // formware normally; 1: trap to
                                                 // CPU
        uint64_t  RSVD_0               :  61;    // Nebulon auto filled RSVD [63:3]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_OFFSET 0x10
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_BITFIELD_COUNT 0x02
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_TTL1_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_TTL1_MSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_TTL1_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_TTL1_MASK 0x00000003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_TTL1_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_IP_OPTIONS_LSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_IP_OPTIONS_MSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_IP_OPTIONS_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_IP_OPTIONS_MASK 0x00000004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_TRAP_IP_OPTIONS_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_FLAG
// FWD_RX_MIRROR_CFG desc:  Selects the mirror 1 profile index for FFU RX Mirroring.
typedef union {
    struct {
        uint64_t  MIRROR_PROFILE_IDX   :   6;    //  Set the mirror 1 profile
                                                 // index to this value if the FFU
                                                 // RX Mirror action flag is set.
        uint64_t  RSVD_0               :  58;    // Nebulon auto filled RSVD [63:6]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_OFFSET 0x18
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_BITFIELD_COUNT 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_MIRROR_PROFILE_IDX_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_MIRROR_PROFILE_IDX_MSB 0x0005
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_MIRROR_PROFILE_IDX_RANGE 0x0006
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_MIRROR_PROFILE_IDX_MASK 0x0000003f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_MIRROR_PROFILE_IDX_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_FLAG
// FWD_QCN_MIRROR_CFG desc:  Selects mirror profile index based on QCN mirror session.
typedef union {
    struct {
        uint64_t  MIRROR_SESSION       :   2;    //  Choose mirror session used
                                                 // for QCN. 2'b00 and 2'b11 to
                                                 // disable QCN mirror. 2'b01 to
                                                 // choose mirror0, 2'b10 to
                                                 // mirror1.
        uint64_t  MIRROR_PROFILE_IDX   :   6;    //  Set the mirror profile index
                                                 // for QCN mirrorring.
        uint64_t  RSVD_0               :  56;    // Nebulon auto filled RSVD [63:8]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_OFFSET 0x20
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_BITFIELD_COUNT 0x02
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_SESSION_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_SESSION_MSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_SESSION_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_SESSION_MASK 0x00000003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_SESSION_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_PROFILE_IDX_LSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_PROFILE_IDX_MSB 0x0007
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_PROFILE_IDX_RANGE 0x0006
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_PROFILE_IDX_MASK 0x000000fc
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_MIRROR_PROFILE_IDX_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_FLAG
// FWD_IEEE_RESERVED_MAC_ACTION desc:  Determines the action that will be taken upon receipt of one of the
// reserved MAC addresses in the range 01-80-C2-00-00-00 through
// 01-80-C2-00-00-3F.
typedef union {
    struct {
        uint128_t  ACTION_0             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_1             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_2             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_3             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_4             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_5             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_6             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_7             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_8             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_9             :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_10            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_11            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_12            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_13            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_14            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_15            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_16            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_17            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_18            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_19            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_20            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_21            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_22            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_23            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_24            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_25            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_26            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_27            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_28            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_29            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_30            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_31            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_32            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_33            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_34            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_35            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_36            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_37            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_38            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_39            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_40            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_41            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_42            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_43            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_44            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_45            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_46            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_47            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_48            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_49            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_50            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_51            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_52            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_53            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_54            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_55            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_56            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_57            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_58            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_59            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_60            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_61            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_62            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:
        uint128_t  ACTION_63            :   2;    //  Two bits per destination MAC
                                                 // address indicating the action
                                                 // to take upon receipt of that
                                                 // address:

    }                                field;
    uint128_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_OFFSET 0x30
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_SIZE 128
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_BITFIELD_COUNT 0x40
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_RESET 0xaaaaaaaaaaaaaaaa

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_0_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_0_MSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_0_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_0_MASK 0x00000003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_0_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_1_LSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_1_MSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_1_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_1_MASK 0x0000000c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_1_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_2_LSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_2_MSB 0x0005
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_2_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_2_MASK 0x00000030
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_2_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_3_LSB 0x0006
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_3_MSB 0x0007
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_3_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_3_MASK 0x000000c0
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_3_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_4_LSB 0x0008
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_4_MSB 0x0009
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_4_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_4_MASK 0x00000300
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_4_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_5_LSB 0x000a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_5_MSB 0x000b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_5_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_5_MASK 0x00000c00
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_5_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_6_LSB 0x000c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_6_MSB 0x000d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_6_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_6_MASK 0x00003000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_6_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_7_LSB 0x000e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_7_MSB 0x000f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_7_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_7_MASK 0x0000c000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_7_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_8_LSB 0x0010
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_8_MSB 0x0011
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_8_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_8_MASK 0x00030000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_8_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_9_LSB 0x0012
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_9_MSB 0x0013
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_9_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_9_MASK 0x000c0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_9_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_10_LSB 0x0014
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_10_MSB 0x0015
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_10_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_10_MASK 0x00300000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_10_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_11_LSB 0x0016
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_11_MSB 0x0017
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_11_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_11_MASK 0x00c00000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_11_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_12_LSB 0x0018
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_12_MSB 0x0019
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_12_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_12_MASK 0x03000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_12_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_13_LSB 0x001a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_13_MSB 0x001b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_13_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_13_MASK 0x0c000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_13_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_14_LSB 0x001c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_14_MSB 0x001d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_14_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_14_MASK 0x30000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_14_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_15_LSB 0x001e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_15_MSB 0x001f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_15_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_15_MASK 0xc0000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_15_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_16_LSB 0x0020
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_16_MSB 0x0021
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_16_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_16_MASK 0x300000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_16_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_17_LSB 0x0022
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_17_MSB 0x0023
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_17_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_17_MASK 0xc00000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_17_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_18_LSB 0x0024
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_18_MSB 0x0025
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_18_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_18_MASK 0x3000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_18_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_19_LSB 0x0026
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_19_MSB 0x0027
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_19_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_19_MASK 0xc000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_19_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_20_LSB 0x0028
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_20_MSB 0x0029
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_20_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_20_MASK 0x30000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_20_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_21_LSB 0x002a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_21_MSB 0x002b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_21_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_21_MASK 0xc0000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_21_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_22_LSB 0x002c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_22_MSB 0x002d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_22_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_22_MASK 0x300000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_22_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_23_LSB 0x002e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_23_MSB 0x002f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_23_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_23_MASK 0xc00000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_23_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_24_LSB 0x0030
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_24_MSB 0x0031
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_24_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_24_MASK 0x3000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_24_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_25_LSB 0x0032
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_25_MSB 0x0033
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_25_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_25_MASK 0xc000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_25_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_26_LSB 0x0034
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_26_MSB 0x0035
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_26_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_26_MASK 0x30000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_26_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_27_LSB 0x0036
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_27_MSB 0x0037
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_27_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_27_MASK 0xc0000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_27_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_28_LSB 0x0038
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_28_MSB 0x0039
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_28_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_28_MASK 0x300000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_28_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_29_LSB 0x003a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_29_MSB 0x003b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_29_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_29_MASK 0xc00000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_29_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_30_LSB 0x003c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_30_MSB 0x003d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_30_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_30_MASK 0x3000000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_30_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_31_LSB 0x003e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_31_MSB 0x003f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_31_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_31_MASK 0xc000000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_31_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_32_LSB 0x0040
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_32_MSB 0x0041
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_32_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_32_MASK 0x00000003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_32_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_33_LSB 0x0042
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_33_MSB 0x0043
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_33_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_33_MASK 0x0000000c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_33_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_34_LSB 0x0044
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_34_MSB 0x0045
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_34_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_34_MASK 0x00000030
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_34_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_35_LSB 0x0046
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_35_MSB 0x0047
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_35_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_35_MASK 0x000000c0
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_35_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_36_LSB 0x0048
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_36_MSB 0x0049
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_36_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_36_MASK 0x00000300
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_36_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_37_LSB 0x004a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_37_MSB 0x004b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_37_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_37_MASK 0x00000c00
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_37_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_38_LSB 0x004c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_38_MSB 0x004d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_38_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_38_MASK 0x00003000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_38_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_39_LSB 0x004e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_39_MSB 0x004f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_39_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_39_MASK 0x0000c000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_39_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_40_LSB 0x0050
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_40_MSB 0x0051
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_40_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_40_MASK 0x00030000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_40_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_41_LSB 0x0052
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_41_MSB 0x0053
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_41_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_41_MASK 0x000c0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_41_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_42_LSB 0x0054
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_42_MSB 0x0055
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_42_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_42_MASK 0x00300000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_42_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_43_LSB 0x0056
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_43_MSB 0x0057
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_43_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_43_MASK 0x00c00000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_43_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_44_LSB 0x0058
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_44_MSB 0x0059
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_44_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_44_MASK 0x03000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_44_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_45_LSB 0x005a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_45_MSB 0x005b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_45_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_45_MASK 0x0c000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_45_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_46_LSB 0x005c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_46_MSB 0x005d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_46_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_46_MASK 0x30000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_46_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_47_LSB 0x005e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_47_MSB 0x005f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_47_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_47_MASK 0xc0000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_47_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_48_LSB 0x0060
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_48_MSB 0x0061
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_48_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_48_MASK 0x300000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_48_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_49_LSB 0x0062
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_49_MSB 0x0063
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_49_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_49_MASK 0xc00000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_49_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_50_LSB 0x0064
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_50_MSB 0x0065
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_50_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_50_MASK 0x3000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_50_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_51_LSB 0x0066
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_51_MSB 0x0067
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_51_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_51_MASK 0xc000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_51_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_52_LSB 0x0068
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_52_MSB 0x0069
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_52_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_52_MASK 0x30000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_52_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_53_LSB 0x006a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_53_MSB 0x006b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_53_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_53_MASK 0xc0000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_53_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_54_LSB 0x006c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_54_MSB 0x006d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_54_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_54_MASK 0x300000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_54_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_55_LSB 0x006e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_55_MSB 0x006f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_55_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_55_MASK 0xc00000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_55_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_56_LSB 0x0070
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_56_MSB 0x0071
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_56_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_56_MASK 0x3000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_56_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_57_LSB 0x0072
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_57_MSB 0x0073
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_57_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_57_MASK 0xc000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_57_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_58_LSB 0x0074
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_58_MSB 0x0075
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_58_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_58_MASK 0x30000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_58_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_59_LSB 0x0076
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_59_MSB 0x0077
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_59_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_59_MASK 0xc0000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_59_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_60_LSB 0x0078
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_60_MSB 0x0079
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_60_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_60_MASK 0x300000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_60_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_61_LSB 0x007a
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_61_MSB 0x007b
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_61_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_61_MASK 0xc00000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_61_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_62_LSB 0x007c
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_62_MSB 0x007d
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_62_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_62_MASK 0x3000000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_62_RESET_VALUE 0x00000002

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_63_LSB 0x007e
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_63_MSB 0x007f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_63_RANGE 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_63_MASK 0xc000000000000000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_ACTION_63_RESET_VALUE 0x00000002


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_FLAG
// FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY desc:  Configures the default priority behavior for IEEE reserved traps.
typedef union {
    struct {
        uint64_t  SELECT               :  64;    //  One bit per MAC address
                                                 // indicating the TC behavior for
                                                 // the frame sent to the CPU
                                                 // when trapped: 0 : TC remains
                                                 // unchanged 1 : TC changed to
                                                 // the value specified in
                                                 // IEEE_RESERVED_MAC_CFG

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_OFFSET 0x40
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_BITFIELD_COUNT 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SELECT_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SELECT_MSB 0x003f
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SELECT_RANGE 0x0040
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SELECT_MASK 0xffffffffffffffff
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_SELECT_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_FLAG
// FWD_IEEE_RESERVED_MAC_CFG desc:  Configures the associated TC when the forwarding action for a given
// IEEE reserved MAC is trap and FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY
// indicates that the TC should be overridden.
typedef union {
    struct {
        uint64_t  TRAP_TC              :   3;    //  The TC of a frame with a
                                                 // reserved multicast MAC
                                                 // destination address that is
                                                 // trapped to the CPU when
                                                 // selected with
                                                 // IEEE_RESERVED_MAC_TRAP_PRIORITY
        uint64_t  RSVD_0               :  61;    // Nebulon auto filled RSVD [63:3]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_OFFSET 0x50
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_BITFIELD_COUNT 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_TRAP_TC_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_TRAP_TC_MSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_TRAP_TC_RANGE 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_TRAP_TC_MASK 0x00000007
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_TRAP_TC_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_FLAG
// FWD_IP desc:  Pending bits for generated interrupts.
typedef union {
    struct {
        uint64_t  SHELL_CTRL_U_ERR     :   1;    //  Interrupt pending bits, for
                                                 // uncorrectable error set in
                                                 // shell_ctrl.
        uint64_t  ENTRY_COUNT          :   1;    //  Interrupt pending bit, for
                                                 // interrupt of MA_TABLE lookup
                                                 // recorded in ENTRY_COUNT_IP
                                                 // register.
        uint64_t  TCAM_ERR             :   1;    //  Interrupt pending bit, for
                                                 // interrupt of MA_TABLE lookup
                                                 // recorded in MA_TCAM_ERR_IP
                                                 // register.
        uint64_t  TRIGGER              :   1;    //  Interrupt pending bit, for
                                                 // interrupt of triggers recorded
                                                 // in TRIGGER_IP register.
        uint64_t  WB_FIFO_PERR         :   1;    //  Interrupt pending bits, for
                                                 // parity error in writeback fifo
                                                 // of L2 lookup.
        uint64_t  MA_TCN               :   1;    //  Interrupt pending bit, for
                                                 // TCN FIFO interrupts recorded
                                                 // in MA_TCN_IP register.
        uint64_t  RSVD_0               :  58;    // Nebulon auto filled RSVD [63:6]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_OFFSET 0x60
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_BITFIELD_COUNT 0x06
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_RESET 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SHELL_CTRL_U_ERR_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SHELL_CTRL_U_ERR_MSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SHELL_CTRL_U_ERR_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SHELL_CTRL_U_ERR_MASK 0x00000001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_SHELL_CTRL_U_ERR_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_ENTRY_COUNT_LSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_ENTRY_COUNT_MSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_ENTRY_COUNT_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_ENTRY_COUNT_MASK 0x00000002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_ENTRY_COUNT_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TCAM_ERR_LSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TCAM_ERR_MSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TCAM_ERR_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TCAM_ERR_MASK 0x00000004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TCAM_ERR_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TRIGGER_LSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TRIGGER_MSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TRIGGER_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TRIGGER_MASK 0x00000008
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_TRIGGER_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_WB_FIFO_PERR_LSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_WB_FIFO_PERR_MSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_WB_FIFO_PERR_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_WB_FIFO_PERR_MASK 0x00000010
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_WB_FIFO_PERR_RESET_VALUE 0x00000000

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_MA_TCN_LSB 0x0005
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_MA_TCN_MSB 0x0005
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_MA_TCN_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_MA_TCN_MASK 0x00000020
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_MA_TCN_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

#ifndef MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_FLAG
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_FLAG
// FWD_IM desc:  Mask bits for generated interrupts.
typedef union {
    struct {
        uint64_t  SHELL_CTRL_U_ERR     :   1;    //  Interrupt pending bits, for
                                                 // uncorrectable error set in
                                                 // shell_ctrl.
        uint64_t  ENTRY_COUNT          :   1;    //  Interrupt mask bit, for
                                                 // interrupt MA_TABLE lookup
                                                 // recorded in ENTRY_COUNT_IP
                                                 // register.
        uint64_t  TCAM_ERR             :   1;    //  Interrupt mask bit, for
                                                 // interrupt of MA_TABLE lookup
                                                 // recorded in MA_TCAM_ERR_IP
                                                 // register.
        uint64_t  TRIGGER              :   1;    //  Interrupt mask bit, for
                                                 // interrupt of triggers recorded
                                                 // in TRIGGER_IP register.
        uint64_t  WB_FIFO_PERR         :   1;    //  Interrupt mask bits, for
                                                 // parity error in writeback fifo
                                                 // of L2 lookup.
        uint64_t  MA_TCN               :   1;    //  Interrupt mask bit, for TCN
                                                 // FIFO interrupts recorded in
                                                 // MA_TCN_IP register.
        uint64_t  RSVD_0               :  58;    // Nebulon auto filled RSVD [63:6]

    }                                field;
    uint64_t                         val;
} MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_t;
#endif
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_OFFSET 0x70
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SCOPE 0x01
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SIZE 64
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_BITFIELD_COUNT 0x06
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_RESET 0x0000001f

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SHELL_CTRL_U_ERR_LSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SHELL_CTRL_U_ERR_MSB 0x0000
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SHELL_CTRL_U_ERR_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SHELL_CTRL_U_ERR_MASK 0x00000001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_SHELL_CTRL_U_ERR_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_ENTRY_COUNT_LSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_ENTRY_COUNT_MSB 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_ENTRY_COUNT_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_ENTRY_COUNT_MASK 0x00000002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_ENTRY_COUNT_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TCAM_ERR_LSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TCAM_ERR_MSB 0x0002
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TCAM_ERR_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TCAM_ERR_MASK 0x00000004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TCAM_ERR_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TRIGGER_LSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TRIGGER_MSB 0x0003
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TRIGGER_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TRIGGER_MASK 0x00000008
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_TRIGGER_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_WB_FIFO_PERR_LSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_WB_FIFO_PERR_MSB 0x0004
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_WB_FIFO_PERR_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_WB_FIFO_PERR_MASK 0x00000010
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_WB_FIFO_PERR_RESET_VALUE 0x00000001

#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_MA_TCN_LSB 0x0005
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_MA_TCN_MSB 0x0005
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_MA_TCN_RANGE 0x0001
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_MA_TCN_MASK 0x00000020
#define MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_MA_TCN_RESET_VALUE 0x00000000


// --------------------------------------------------------------------------------------------------------------------------------

// starting the array instantiation section
typedef struct {
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_2_t FWD_PORT_CFG_2[256]; // offset 4'h0, width 64
    uint8_t                    rsvd0[2048];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_LAG_CFG_t FWD_LAG_CFG[17];  // offset 16'h1000, width 64
    uint8_t                    rsvd1[120];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_PORT_CFG_1_t FWD_PORT_CFG_1[17]; // offset 16'h1100, width 64
    uint8_t                    rsvd2[120];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_1_t FWD_SYS_CFG_1;    // offset 16'h1200, width 64
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_CPU_MAC_t FWD_CPU_MAC;      // offset 16'h1208, width 64
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_SYS_CFG_ROUTER_t FWD_SYS_CFG_ROUTER; // offset 16'h1210, width 64
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_RX_MIRROR_CFG_t FWD_RX_MIRROR_CFG; // offset 16'h1218, width 64
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_QCN_MIRROR_CFG_t FWD_QCN_MIRROR_CFG; // offset 16'h1220, width 64
    uint8_t                    rsvd3[8];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_ACTION_t FWD_IEEE_RESERVED_MAC_ACTION; // offset 16'h1230, width 128
    uint8_t                    rsvd4[256];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_t FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY; // offset 16'h1340, width 64
    uint8_t                    rsvd5[8];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_IEEE_RESERVED_MAC_CFG_t FWD_IEEE_RESERVED_MAC_CFG; // offset 16'h1350, width 64
    uint8_t                    rsvd6[8];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_IP_t FWD_IP;           // offset 16'h1360, width 64
    uint8_t                    rsvd7[8];
    MBY_PPE_FWD_MISC_MAP_MSG_FWD_IM_t FWD_IM;           // offset 16'h1370, width 64
} mby_ppe_fwd_misc_map_t;                        // size:  16'h1378


#endif // _MBY_PPE_FWD_MISC_MAP_REGS_H_

