// Seed: 3794111578
`timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input reg id_2,
    input id_3,
    output reg id_4
);
  type_18(
      id_2, 1, (id_2)
  );
  logic id_5, id_6;
  assign id_5 = 1;
  assign id_6 = id_5;
  logic id_7;
  always begin
    id_4 <= id_2;
  end
  if (1'b0) begin
    defparam id_8.id_9 = (1); defparam id_10.id_11 = id_3;
  end else begin
    logic id_12;
  end
  logic id_13;
  type_23(
      1, id_0, 1
  );
endmodule
module module_1 ();
  logic id_5;
  assign id_5 = id_3[1+1];
  always begin
    id_1[1 : 1] <= 1'b0;
  end
endmodule
`define pp_5 0
