    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PC EQU CYREG_PRT4_PC1
LCD_LCDPort__0__PORT EQU 4
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU4_INTTYPE2
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PC EQU CYREG_PRT4_PC2
LCD_LCDPort__1__PORT EQU 4
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU4_INTTYPE3
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PC EQU CYREG_PRT4_PC3
LCD_LCDPort__2__PORT EQU 4
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU4_INTTYPE4
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PC EQU CYREG_PRT4_PC4
LCD_LCDPort__3__PORT EQU 4
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU4_INTTYPE5
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PC EQU CYREG_PRT4_PC5
LCD_LCDPort__4__PORT EQU 4
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU4_INTTYPE6
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PC EQU CYREG_PRT4_PC6
LCD_LCDPort__5__PORT EQU 4
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU4_INTTYPE7
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PC EQU CYREG_PRT4_PC7
LCD_LCDPort__6__PORT EQU 4
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__AG EQU CYREG_PRT4_AG
LCD_LCDPort__AMUX EQU CYREG_PRT4_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT4_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT4_BYP
LCD_LCDPort__CTL EQU CYREG_PRT4_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT4_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT4_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT4_DM2
LCD_LCDPort__DR EQU CYREG_PRT4_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PORT EQU 4
LCD_LCDPort__PRT EQU CYREG_PRT4_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT4_PS
LCD_LCDPort__SHIFT EQU 1
LCD_LCDPort__SLW EQU CYREG_PRT4_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
LED__0__MASK EQU 0x20
LED__0__PC EQU CYREG_IO_PC_PRT15_PC5
LED__0__PORT EQU 15
LED__0__SHIFT EQU 5
LED__AG EQU CYREG_PRT15_AG
LED__AMUX EQU CYREG_PRT15_AMUX
LED__BIE EQU CYREG_PRT15_BIE
LED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED__BYP EQU CYREG_PRT15_BYP
LED__CTL EQU CYREG_PRT15_CTL
LED__DM0 EQU CYREG_PRT15_DM0
LED__DM1 EQU CYREG_PRT15_DM1
LED__DM2 EQU CYREG_PRT15_DM2
LED__DR EQU CYREG_PRT15_DR
LED__INP_DIS EQU CYREG_PRT15_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT15_LCD_EN
LED__MASK EQU 0x20
LED__PORT EQU 15
LED__PRT EQU CYREG_PRT15_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED__PS EQU CYREG_PRT15_PS
LED__SHIFT EQU 5
LED__SLW EQU CYREG_PRT15_SLW

; LED_PWM_PWMUDB
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LED_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LED_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LED_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LED_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
LED_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LED_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
LED_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LED_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
LED_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LED_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
LED_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
LED_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
LED_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
LED_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
LED_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
LED_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
LED_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
LED_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; LED_RXTX
LED_RXTX__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
LED_RXTX__0__MASK EQU 0x10
LED_RXTX__0__PC EQU CYREG_IO_PC_PRT15_PC4
LED_RXTX__0__PORT EQU 15
LED_RXTX__0__SHIFT EQU 4
LED_RXTX__AG EQU CYREG_PRT15_AG
LED_RXTX__AMUX EQU CYREG_PRT15_AMUX
LED_RXTX__BIE EQU CYREG_PRT15_BIE
LED_RXTX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED_RXTX__BYP EQU CYREG_PRT15_BYP
LED_RXTX__CTL EQU CYREG_PRT15_CTL
LED_RXTX__DM0 EQU CYREG_PRT15_DM0
LED_RXTX__DM1 EQU CYREG_PRT15_DM1
LED_RXTX__DM2 EQU CYREG_PRT15_DM2
LED_RXTX__DR EQU CYREG_PRT15_DR
LED_RXTX__INP_DIS EQU CYREG_PRT15_INP_DIS
LED_RXTX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED_RXTX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED_RXTX__LCD_EN EQU CYREG_PRT15_LCD_EN
LED_RXTX__MASK EQU 0x10
LED_RXTX__PORT EQU 15
LED_RXTX__PRT EQU CYREG_PRT15_PRT
LED_RXTX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED_RXTX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED_RXTX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED_RXTX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED_RXTX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED_RXTX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED_RXTX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED_RXTX__PS EQU CYREG_PRT15_PS
LED_RXTX__SHIFT EQU 4
LED_RXTX__SLW EQU CYREG_PRT15_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; QuadDec_bQuadDec
QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

; QuadDec_Cnt16_CounterUDB
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x01
USBUART_ep_1__INTC_NUMBER EQU 0
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x02
USBUART_ep_2__INTC_NUMBER EQU 1
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x04
USBUART_ep_3__INTC_NUMBER EQU 2
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ord_int
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; isr_Step
isr_Step__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Step__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Step__INTC_MASK EQU 0x40000
isr_Step__INTC_NUMBER EQU 18
isr_Step__INTC_PRIOR_NUM EQU 7
isr_Step__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_Step__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Step__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x02
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x04
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x04

; Pin_Dir_X
Pin_Dir_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Dir_X__0__MASK EQU 0x10
Pin_Dir_X__0__PC EQU CYREG_PRT0_PC4
Pin_Dir_X__0__PORT EQU 0
Pin_Dir_X__0__SHIFT EQU 4
Pin_Dir_X__AG EQU CYREG_PRT0_AG
Pin_Dir_X__AMUX EQU CYREG_PRT0_AMUX
Pin_Dir_X__BIE EQU CYREG_PRT0_BIE
Pin_Dir_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Dir_X__BYP EQU CYREG_PRT0_BYP
Pin_Dir_X__CTL EQU CYREG_PRT0_CTL
Pin_Dir_X__DM0 EQU CYREG_PRT0_DM0
Pin_Dir_X__DM1 EQU CYREG_PRT0_DM1
Pin_Dir_X__DM2 EQU CYREG_PRT0_DM2
Pin_Dir_X__DR EQU CYREG_PRT0_DR
Pin_Dir_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Dir_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Dir_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Dir_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Dir_X__MASK EQU 0x10
Pin_Dir_X__PORT EQU 0
Pin_Dir_X__PRT EQU CYREG_PRT0_PRT
Pin_Dir_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Dir_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Dir_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Dir_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Dir_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Dir_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Dir_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Dir_X__PS EQU CYREG_PRT0_PS
Pin_Dir_X__SHIFT EQU 4
Pin_Dir_X__SLW EQU CYREG_PRT0_SLW

; Pin_Dir_Y
Pin_Dir_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_Dir_Y__0__MASK EQU 0x20
Pin_Dir_Y__0__PC EQU CYREG_PRT0_PC5
Pin_Dir_Y__0__PORT EQU 0
Pin_Dir_Y__0__SHIFT EQU 5
Pin_Dir_Y__AG EQU CYREG_PRT0_AG
Pin_Dir_Y__AMUX EQU CYREG_PRT0_AMUX
Pin_Dir_Y__BIE EQU CYREG_PRT0_BIE
Pin_Dir_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Dir_Y__BYP EQU CYREG_PRT0_BYP
Pin_Dir_Y__CTL EQU CYREG_PRT0_CTL
Pin_Dir_Y__DM0 EQU CYREG_PRT0_DM0
Pin_Dir_Y__DM1 EQU CYREG_PRT0_DM1
Pin_Dir_Y__DM2 EQU CYREG_PRT0_DM2
Pin_Dir_Y__DR EQU CYREG_PRT0_DR
Pin_Dir_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Dir_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Dir_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Dir_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Dir_Y__MASK EQU 0x20
Pin_Dir_Y__PORT EQU 0
Pin_Dir_Y__PRT EQU CYREG_PRT0_PRT
Pin_Dir_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Dir_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Dir_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Dir_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Dir_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Dir_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Dir_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Dir_Y__PS EQU CYREG_PRT0_PS
Pin_Dir_Y__SHIFT EQU 5
Pin_Dir_Y__SLW EQU CYREG_PRT0_SLW

; Pin_Dir_Z
Pin_Dir_Z__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_Dir_Z__0__MASK EQU 0x40
Pin_Dir_Z__0__PC EQU CYREG_PRT0_PC6
Pin_Dir_Z__0__PORT EQU 0
Pin_Dir_Z__0__SHIFT EQU 6
Pin_Dir_Z__AG EQU CYREG_PRT0_AG
Pin_Dir_Z__AMUX EQU CYREG_PRT0_AMUX
Pin_Dir_Z__BIE EQU CYREG_PRT0_BIE
Pin_Dir_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Dir_Z__BYP EQU CYREG_PRT0_BYP
Pin_Dir_Z__CTL EQU CYREG_PRT0_CTL
Pin_Dir_Z__DM0 EQU CYREG_PRT0_DM0
Pin_Dir_Z__DM1 EQU CYREG_PRT0_DM1
Pin_Dir_Z__DM2 EQU CYREG_PRT0_DM2
Pin_Dir_Z__DR EQU CYREG_PRT0_DR
Pin_Dir_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Dir_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Dir_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Dir_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Dir_Z__MASK EQU 0x40
Pin_Dir_Z__PORT EQU 0
Pin_Dir_Z__PRT EQU CYREG_PRT0_PRT
Pin_Dir_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Dir_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Dir_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Dir_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Dir_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Dir_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Dir_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Dir_Z__PS EQU CYREG_PRT0_PS
Pin_Dir_Z__SHIFT EQU 6
Pin_Dir_Z__SLW EQU CYREG_PRT0_SLW

; Pin_X_Lim
Pin_X_Lim__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Pin_X_Lim__0__MASK EQU 0x80
Pin_X_Lim__0__PC EQU CYREG_PRT6_PC7
Pin_X_Lim__0__PORT EQU 6
Pin_X_Lim__0__SHIFT EQU 7
Pin_X_Lim__AG EQU CYREG_PRT6_AG
Pin_X_Lim__AMUX EQU CYREG_PRT6_AMUX
Pin_X_Lim__BIE EQU CYREG_PRT6_BIE
Pin_X_Lim__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_X_Lim__BYP EQU CYREG_PRT6_BYP
Pin_X_Lim__CTL EQU CYREG_PRT6_CTL
Pin_X_Lim__DM0 EQU CYREG_PRT6_DM0
Pin_X_Lim__DM1 EQU CYREG_PRT6_DM1
Pin_X_Lim__DM2 EQU CYREG_PRT6_DM2
Pin_X_Lim__DR EQU CYREG_PRT6_DR
Pin_X_Lim__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_X_Lim__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_X_Lim__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_X_Lim__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_X_Lim__MASK EQU 0x80
Pin_X_Lim__PORT EQU 6
Pin_X_Lim__PRT EQU CYREG_PRT6_PRT
Pin_X_Lim__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_X_Lim__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_X_Lim__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_X_Lim__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_X_Lim__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_X_Lim__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_X_Lim__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_X_Lim__PS EQU CYREG_PRT6_PS
Pin_X_Lim__SHIFT EQU 7
Pin_X_Lim__SLW EQU CYREG_PRT6_SLW

; Pin_Y_Lim
Pin_Y_Lim__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Pin_Y_Lim__0__MASK EQU 0x40
Pin_Y_Lim__0__PC EQU CYREG_PRT6_PC6
Pin_Y_Lim__0__PORT EQU 6
Pin_Y_Lim__0__SHIFT EQU 6
Pin_Y_Lim__AG EQU CYREG_PRT6_AG
Pin_Y_Lim__AMUX EQU CYREG_PRT6_AMUX
Pin_Y_Lim__BIE EQU CYREG_PRT6_BIE
Pin_Y_Lim__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Y_Lim__BYP EQU CYREG_PRT6_BYP
Pin_Y_Lim__CTL EQU CYREG_PRT6_CTL
Pin_Y_Lim__DM0 EQU CYREG_PRT6_DM0
Pin_Y_Lim__DM1 EQU CYREG_PRT6_DM1
Pin_Y_Lim__DM2 EQU CYREG_PRT6_DM2
Pin_Y_Lim__DR EQU CYREG_PRT6_DR
Pin_Y_Lim__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Y_Lim__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_Y_Lim__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Y_Lim__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Y_Lim__MASK EQU 0x40
Pin_Y_Lim__PORT EQU 6
Pin_Y_Lim__PRT EQU CYREG_PRT6_PRT
Pin_Y_Lim__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Y_Lim__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Y_Lim__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Y_Lim__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Y_Lim__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Y_Lim__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Y_Lim__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Y_Lim__PS EQU CYREG_PRT6_PS
Pin_Y_Lim__SHIFT EQU 6
Pin_Y_Lim__SLW EQU CYREG_PRT6_SLW

; Pin_Z_Lim
Pin_Z_Lim__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Pin_Z_Lim__0__MASK EQU 0x01
Pin_Z_Lim__0__PC EQU CYREG_PRT4_PC0
Pin_Z_Lim__0__PORT EQU 4
Pin_Z_Lim__0__SHIFT EQU 0
Pin_Z_Lim__AG EQU CYREG_PRT4_AG
Pin_Z_Lim__AMUX EQU CYREG_PRT4_AMUX
Pin_Z_Lim__BIE EQU CYREG_PRT4_BIE
Pin_Z_Lim__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_Z_Lim__BYP EQU CYREG_PRT4_BYP
Pin_Z_Lim__CTL EQU CYREG_PRT4_CTL
Pin_Z_Lim__DM0 EQU CYREG_PRT4_DM0
Pin_Z_Lim__DM1 EQU CYREG_PRT4_DM1
Pin_Z_Lim__DM2 EQU CYREG_PRT4_DM2
Pin_Z_Lim__DR EQU CYREG_PRT4_DR
Pin_Z_Lim__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_Z_Lim__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_Z_Lim__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_Z_Lim__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_Z_Lim__MASK EQU 0x01
Pin_Z_Lim__PORT EQU 4
Pin_Z_Lim__PRT EQU CYREG_PRT4_PRT
Pin_Z_Lim__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_Z_Lim__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_Z_Lim__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_Z_Lim__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_Z_Lim__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_Z_Lim__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_Z_Lim__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_Z_Lim__PS EQU CYREG_PRT4_PS
Pin_Z_Lim__SHIFT EQU 0
Pin_Z_Lim__SLW EQU CYREG_PRT4_SLW

; Probe_Pin
Probe_Pin__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Probe_Pin__0__MASK EQU 0x20
Probe_Pin__0__PC EQU CYREG_PRT6_PC5
Probe_Pin__0__PORT EQU 6
Probe_Pin__0__SHIFT EQU 5
Probe_Pin__AG EQU CYREG_PRT6_AG
Probe_Pin__AMUX EQU CYREG_PRT6_AMUX
Probe_Pin__BIE EQU CYREG_PRT6_BIE
Probe_Pin__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Probe_Pin__BYP EQU CYREG_PRT6_BYP
Probe_Pin__CTL EQU CYREG_PRT6_CTL
Probe_Pin__DM0 EQU CYREG_PRT6_DM0
Probe_Pin__DM1 EQU CYREG_PRT6_DM1
Probe_Pin__DM2 EQU CYREG_PRT6_DM2
Probe_Pin__DR EQU CYREG_PRT6_DR
Probe_Pin__INP_DIS EQU CYREG_PRT6_INP_DIS
Probe_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Probe_Pin__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Probe_Pin__LCD_EN EQU CYREG_PRT6_LCD_EN
Probe_Pin__MASK EQU 0x20
Probe_Pin__PORT EQU 6
Probe_Pin__PRT EQU CYREG_PRT6_PRT
Probe_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Probe_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Probe_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Probe_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Probe_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Probe_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Probe_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Probe_Pin__PS EQU CYREG_PRT6_PS
Probe_Pin__SHIFT EQU 5
Probe_Pin__SLW EQU CYREG_PRT6_SLW

; isr_Probe
isr_Probe__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Probe__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Probe__INTC_MASK EQU 0x80
isr_Probe__INTC_NUMBER EQU 7
isr_Probe__INTC_PRIOR_NUM EQU 7
isr_Probe__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_Probe__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Probe__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Quad_A
Pin_Quad_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_Quad_A__0__MASK EQU 0x80
Pin_Quad_A__0__PC EQU CYREG_PRT1_PC7
Pin_Quad_A__0__PORT EQU 1
Pin_Quad_A__0__SHIFT EQU 7
Pin_Quad_A__AG EQU CYREG_PRT1_AG
Pin_Quad_A__AMUX EQU CYREG_PRT1_AMUX
Pin_Quad_A__BIE EQU CYREG_PRT1_BIE
Pin_Quad_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Quad_A__BYP EQU CYREG_PRT1_BYP
Pin_Quad_A__CTL EQU CYREG_PRT1_CTL
Pin_Quad_A__DM0 EQU CYREG_PRT1_DM0
Pin_Quad_A__DM1 EQU CYREG_PRT1_DM1
Pin_Quad_A__DM2 EQU CYREG_PRT1_DM2
Pin_Quad_A__DR EQU CYREG_PRT1_DR
Pin_Quad_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Quad_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Quad_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Quad_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Quad_A__MASK EQU 0x80
Pin_Quad_A__PORT EQU 1
Pin_Quad_A__PRT EQU CYREG_PRT1_PRT
Pin_Quad_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Quad_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Quad_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Quad_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Quad_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Quad_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Quad_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Quad_A__PS EQU CYREG_PRT1_PS
Pin_Quad_A__SHIFT EQU 7
Pin_Quad_A__SLW EQU CYREG_PRT1_SLW

; Pin_Quad_B
Pin_Quad_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_Quad_B__0__MASK EQU 0x40
Pin_Quad_B__0__PC EQU CYREG_PRT1_PC6
Pin_Quad_B__0__PORT EQU 1
Pin_Quad_B__0__SHIFT EQU 6
Pin_Quad_B__AG EQU CYREG_PRT1_AG
Pin_Quad_B__AMUX EQU CYREG_PRT1_AMUX
Pin_Quad_B__BIE EQU CYREG_PRT1_BIE
Pin_Quad_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Quad_B__BYP EQU CYREG_PRT1_BYP
Pin_Quad_B__CTL EQU CYREG_PRT1_CTL
Pin_Quad_B__DM0 EQU CYREG_PRT1_DM0
Pin_Quad_B__DM1 EQU CYREG_PRT1_DM1
Pin_Quad_B__DM2 EQU CYREG_PRT1_DM2
Pin_Quad_B__DR EQU CYREG_PRT1_DR
Pin_Quad_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Quad_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Quad_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Quad_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Quad_B__MASK EQU 0x40
Pin_Quad_B__PORT EQU 1
Pin_Quad_B__PRT EQU CYREG_PRT1_PRT
Pin_Quad_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Quad_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Quad_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Quad_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Quad_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Quad_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Quad_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Quad_B__PS EQU CYREG_PRT1_PS
Pin_Quad_B__SHIFT EQU 6
Pin_Quad_B__SLW EQU CYREG_PRT1_SLW

; Pin_Step_X
Pin_Step_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_Step_X__0__MASK EQU 0x01
Pin_Step_X__0__PC EQU CYREG_PRT0_PC0
Pin_Step_X__0__PORT EQU 0
Pin_Step_X__0__SHIFT EQU 0
Pin_Step_X__AG EQU CYREG_PRT0_AG
Pin_Step_X__AMUX EQU CYREG_PRT0_AMUX
Pin_Step_X__BIE EQU CYREG_PRT0_BIE
Pin_Step_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Step_X__BYP EQU CYREG_PRT0_BYP
Pin_Step_X__CTL EQU CYREG_PRT0_CTL
Pin_Step_X__DM0 EQU CYREG_PRT0_DM0
Pin_Step_X__DM1 EQU CYREG_PRT0_DM1
Pin_Step_X__DM2 EQU CYREG_PRT0_DM2
Pin_Step_X__DR EQU CYREG_PRT0_DR
Pin_Step_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Step_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Step_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Step_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Step_X__MASK EQU 0x01
Pin_Step_X__PORT EQU 0
Pin_Step_X__PRT EQU CYREG_PRT0_PRT
Pin_Step_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Step_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Step_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Step_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Step_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Step_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Step_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Step_X__PS EQU CYREG_PRT0_PS
Pin_Step_X__SHIFT EQU 0
Pin_Step_X__SLW EQU CYREG_PRT0_SLW

; Pin_Step_Y
Pin_Step_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_Step_Y__0__MASK EQU 0x02
Pin_Step_Y__0__PC EQU CYREG_PRT0_PC1
Pin_Step_Y__0__PORT EQU 0
Pin_Step_Y__0__SHIFT EQU 1
Pin_Step_Y__AG EQU CYREG_PRT0_AG
Pin_Step_Y__AMUX EQU CYREG_PRT0_AMUX
Pin_Step_Y__BIE EQU CYREG_PRT0_BIE
Pin_Step_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Step_Y__BYP EQU CYREG_PRT0_BYP
Pin_Step_Y__CTL EQU CYREG_PRT0_CTL
Pin_Step_Y__DM0 EQU CYREG_PRT0_DM0
Pin_Step_Y__DM1 EQU CYREG_PRT0_DM1
Pin_Step_Y__DM2 EQU CYREG_PRT0_DM2
Pin_Step_Y__DR EQU CYREG_PRT0_DR
Pin_Step_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Step_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Step_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Step_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Step_Y__MASK EQU 0x02
Pin_Step_Y__PORT EQU 0
Pin_Step_Y__PRT EQU CYREG_PRT0_PRT
Pin_Step_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Step_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Step_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Step_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Step_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Step_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Step_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Step_Y__PS EQU CYREG_PRT0_PS
Pin_Step_Y__SHIFT EQU 1
Pin_Step_Y__SLW EQU CYREG_PRT0_SLW

; Pin_Step_Z
Pin_Step_Z__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Pin_Step_Z__0__MASK EQU 0x40
Pin_Step_Z__0__PC EQU CYREG_PRT5_PC6
Pin_Step_Z__0__PORT EQU 5
Pin_Step_Z__0__SHIFT EQU 6
Pin_Step_Z__AG EQU CYREG_PRT5_AG
Pin_Step_Z__AMUX EQU CYREG_PRT5_AMUX
Pin_Step_Z__BIE EQU CYREG_PRT5_BIE
Pin_Step_Z__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Step_Z__BYP EQU CYREG_PRT5_BYP
Pin_Step_Z__CTL EQU CYREG_PRT5_CTL
Pin_Step_Z__DM0 EQU CYREG_PRT5_DM0
Pin_Step_Z__DM1 EQU CYREG_PRT5_DM1
Pin_Step_Z__DM2 EQU CYREG_PRT5_DM2
Pin_Step_Z__DR EQU CYREG_PRT5_DR
Pin_Step_Z__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Step_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_Step_Z__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Step_Z__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Step_Z__MASK EQU 0x40
Pin_Step_Z__PORT EQU 5
Pin_Step_Z__PRT EQU CYREG_PRT5_PRT
Pin_Step_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Step_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Step_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Step_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Step_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Step_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Step_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Step_Z__PS EQU CYREG_PRT5_PS
Pin_Step_Z__SHIFT EQU 6
Pin_Step_Z__SLW EQU CYREG_PRT5_SLW

; isr_Enc_Sw
isr_Enc_Sw__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Enc_Sw__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Enc_Sw__INTC_MASK EQU 0x10
isr_Enc_Sw__INTC_NUMBER EQU 4
isr_Enc_Sw__INTC_PRIOR_NUM EQU 7
isr_Enc_Sw__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Enc_Sw__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Enc_Sw__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Limits
isr_Limits__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Limits__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Limits__INTC_MASK EQU 0x40
isr_Limits__INTC_NUMBER EQU 6
isr_Limits__INTC_PRIOR_NUM EQU 7
isr_Limits__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Limits__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Limits__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_Sw_DB
Clock_Sw_DB__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_Sw_DB__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_Sw_DB__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_Sw_DB__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Sw_DB__INDEX EQU 0x04
Clock_Sw_DB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Sw_DB__PM_ACT_MSK EQU 0x10
Clock_Sw_DB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Sw_DB__PM_STBY_MSK EQU 0x10

; Control_Pin
Control_Pin__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Control_Pin__0__MASK EQU 0x01
Control_Pin__0__PC EQU CYREG_PRT5_PC0
Control_Pin__0__PORT EQU 5
Control_Pin__0__SHIFT EQU 0
Control_Pin__1__INTTYPE EQU CYREG_PICU5_INTTYPE1
Control_Pin__1__MASK EQU 0x02
Control_Pin__1__PC EQU CYREG_PRT5_PC1
Control_Pin__1__PORT EQU 5
Control_Pin__1__SHIFT EQU 1
Control_Pin__2__INTTYPE EQU CYREG_PICU5_INTTYPE2
Control_Pin__2__MASK EQU 0x04
Control_Pin__2__PC EQU CYREG_PRT5_PC2
Control_Pin__2__PORT EQU 5
Control_Pin__2__SHIFT EQU 2
Control_Pin__3__INTTYPE EQU CYREG_PICU5_INTTYPE3
Control_Pin__3__MASK EQU 0x08
Control_Pin__3__PC EQU CYREG_PRT5_PC3
Control_Pin__3__PORT EQU 5
Control_Pin__3__SHIFT EQU 3
Control_Pin__AG EQU CYREG_PRT5_AG
Control_Pin__AMUX EQU CYREG_PRT5_AMUX
Control_Pin__BIE EQU CYREG_PRT5_BIE
Control_Pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Control_Pin__BYP EQU CYREG_PRT5_BYP
Control_Pin__CTL EQU CYREG_PRT5_CTL
Control_Pin__DM0 EQU CYREG_PRT5_DM0
Control_Pin__DM1 EQU CYREG_PRT5_DM1
Control_Pin__DM2 EQU CYREG_PRT5_DM2
Control_Pin__DR EQU CYREG_PRT5_DR
Control_Pin__INP_DIS EQU CYREG_PRT5_INP_DIS
Control_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Control_Pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Control_Pin__LCD_EN EQU CYREG_PRT5_LCD_EN
Control_Pin__MASK EQU 0x0F
Control_Pin__PORT EQU 5
Control_Pin__PRT EQU CYREG_PRT5_PRT
Control_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Control_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Control_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Control_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Control_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Control_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Control_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Control_Pin__PS EQU CYREG_PRT5_PS
Control_Pin__SHIFT EQU 0
Control_Pin__SLW EQU CYREG_PRT5_SLW

; PWM_Spindle_PWMHW
PWM_Spindle_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Spindle_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Spindle_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Spindle_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Spindle_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Spindle_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Spindle_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Spindle_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Spindle_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Spindle_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Spindle_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Spindle_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Spindle_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Spindle_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Spindle_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Spindle_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Pin_Spindle
Pin_Spindle__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Spindle__0__MASK EQU 0x01
Pin_Spindle__0__PC EQU CYREG_PRT2_PC0
Pin_Spindle__0__PORT EQU 2
Pin_Spindle__0__SHIFT EQU 0
Pin_Spindle__AG EQU CYREG_PRT2_AG
Pin_Spindle__AMUX EQU CYREG_PRT2_AMUX
Pin_Spindle__BIE EQU CYREG_PRT2_BIE
Pin_Spindle__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Spindle__BYP EQU CYREG_PRT2_BYP
Pin_Spindle__CTL EQU CYREG_PRT2_CTL
Pin_Spindle__DM0 EQU CYREG_PRT2_DM0
Pin_Spindle__DM1 EQU CYREG_PRT2_DM1
Pin_Spindle__DM2 EQU CYREG_PRT2_DM2
Pin_Spindle__DR EQU CYREG_PRT2_DR
Pin_Spindle__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Spindle__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Spindle__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Spindle__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Spindle__MASK EQU 0x01
Pin_Spindle__PORT EQU 2
Pin_Spindle__PRT EQU CYREG_PRT2_PRT
Pin_Spindle__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Spindle__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Spindle__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Spindle__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Spindle__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Spindle__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Spindle__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Spindle__PS EQU CYREG_PRT2_PS
Pin_Spindle__SHIFT EQU 0
Pin_Spindle__SLW EQU CYREG_PRT2_SLW

; Pin_Spindle_Direction
Pin_Spindle_Direction__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_Spindle_Direction__0__MASK EQU 0x02
Pin_Spindle_Direction__0__PC EQU CYREG_PRT2_PC1
Pin_Spindle_Direction__0__PORT EQU 2
Pin_Spindle_Direction__0__SHIFT EQU 1
Pin_Spindle_Direction__AG EQU CYREG_PRT2_AG
Pin_Spindle_Direction__AMUX EQU CYREG_PRT2_AMUX
Pin_Spindle_Direction__BIE EQU CYREG_PRT2_BIE
Pin_Spindle_Direction__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Spindle_Direction__BYP EQU CYREG_PRT2_BYP
Pin_Spindle_Direction__CTL EQU CYREG_PRT2_CTL
Pin_Spindle_Direction__DM0 EQU CYREG_PRT2_DM0
Pin_Spindle_Direction__DM1 EQU CYREG_PRT2_DM1
Pin_Spindle_Direction__DM2 EQU CYREG_PRT2_DM2
Pin_Spindle_Direction__DR EQU CYREG_PRT2_DR
Pin_Spindle_Direction__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Spindle_Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Spindle_Direction__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Spindle_Direction__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Spindle_Direction__MASK EQU 0x02
Pin_Spindle_Direction__PORT EQU 2
Pin_Spindle_Direction__PRT EQU CYREG_PRT2_PRT
Pin_Spindle_Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Spindle_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Spindle_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Spindle_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Spindle_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Spindle_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Spindle_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Spindle_Direction__PS EQU CYREG_PRT2_PS
Pin_Spindle_Direction__SHIFT EQU 1
Pin_Spindle_Direction__SLW EQU CYREG_PRT2_SLW

; Pin_Spindle_Enable
Pin_Spindle_Enable__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_Spindle_Enable__0__MASK EQU 0x04
Pin_Spindle_Enable__0__PC EQU CYREG_PRT2_PC2
Pin_Spindle_Enable__0__PORT EQU 2
Pin_Spindle_Enable__0__SHIFT EQU 2
Pin_Spindle_Enable__AG EQU CYREG_PRT2_AG
Pin_Spindle_Enable__AMUX EQU CYREG_PRT2_AMUX
Pin_Spindle_Enable__BIE EQU CYREG_PRT2_BIE
Pin_Spindle_Enable__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Spindle_Enable__BYP EQU CYREG_PRT2_BYP
Pin_Spindle_Enable__CTL EQU CYREG_PRT2_CTL
Pin_Spindle_Enable__DM0 EQU CYREG_PRT2_DM0
Pin_Spindle_Enable__DM1 EQU CYREG_PRT2_DM1
Pin_Spindle_Enable__DM2 EQU CYREG_PRT2_DM2
Pin_Spindle_Enable__DR EQU CYREG_PRT2_DR
Pin_Spindle_Enable__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Spindle_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Spindle_Enable__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Spindle_Enable__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Spindle_Enable__MASK EQU 0x04
Pin_Spindle_Enable__PORT EQU 2
Pin_Spindle_Enable__PRT EQU CYREG_PRT2_PRT
Pin_Spindle_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Spindle_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Spindle_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Spindle_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Spindle_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Spindle_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Spindle_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Spindle_Enable__PS EQU CYREG_PRT2_PS
Pin_Spindle_Enable__SHIFT EQU 2
Pin_Spindle_Enable__SLW EQU CYREG_PRT2_SLW

; isr_Control
isr_Control__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Control__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Control__INTC_MASK EQU 0x08
isr_Control__INTC_NUMBER EQU 3
isr_Control__INTC_PRIOR_NUM EQU 7
isr_Control__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Control__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Control__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_Lim_DB
Clock_Lim_DB__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_Lim_DB__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_Lim_DB__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_Lim_DB__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Lim_DB__INDEX EQU 0x03
Clock_Lim_DB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Lim_DB__PM_ACT_MSK EQU 0x08
Clock_Lim_DB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Lim_DB__PM_STBY_MSK EQU 0x08

; Status_Limit
Status_Limit_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Limit_sts_intr_sts_reg__0__POS EQU 0
Status_Limit_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Limit_sts_intr_sts_reg__1__POS EQU 1
Status_Limit_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Status_Limit_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Status_Limit_sts_intr_sts_reg__2__MASK EQU 0x04
Status_Limit_sts_intr_sts_reg__2__POS EQU 2
Status_Limit_sts_intr_sts_reg__MASK EQU 0x07
Status_Limit_sts_intr_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
Status_Limit_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Status_Limit_sts_intr_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

; Status_Probe
Status_Probe_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Probe_sts_intr_sts_reg__0__POS EQU 0
Status_Probe_sts_intr_sts_reg__MASK EQU 0x01
Status_Probe_sts_intr_sts_reg__MASK_REG EQU CYREG_B1_UDB11_MSK
Status_Probe_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Status_Probe_sts_intr_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Status_Probe_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Status_Probe_sts_intr_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Status_Probe_sts_intr_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Status_Probe_sts_intr_sts_reg__STATUS_REG EQU CYREG_B1_UDB11_ST

; Stepper_Timer_TimerHW
Stepper_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Stepper_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Stepper_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Stepper_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Stepper_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Stepper_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Stepper_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Stepper_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Stepper_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Stepper_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Stepper_Timer_TimerHW__PM_ACT_MSK EQU 0x02
Stepper_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Stepper_Timer_TimerHW__PM_STBY_MSK EQU 0x02
Stepper_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Stepper_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Stepper_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Pin_Encoder_Sw
Pin_Encoder_Sw__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_Encoder_Sw__0__MASK EQU 0x20
Pin_Encoder_Sw__0__PC EQU CYREG_PRT1_PC5
Pin_Encoder_Sw__0__PORT EQU 1
Pin_Encoder_Sw__0__SHIFT EQU 5
Pin_Encoder_Sw__AG EQU CYREG_PRT1_AG
Pin_Encoder_Sw__AMUX EQU CYREG_PRT1_AMUX
Pin_Encoder_Sw__BIE EQU CYREG_PRT1_BIE
Pin_Encoder_Sw__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Encoder_Sw__BYP EQU CYREG_PRT1_BYP
Pin_Encoder_Sw__CTL EQU CYREG_PRT1_CTL
Pin_Encoder_Sw__DM0 EQU CYREG_PRT1_DM0
Pin_Encoder_Sw__DM1 EQU CYREG_PRT1_DM1
Pin_Encoder_Sw__DM2 EQU CYREG_PRT1_DM2
Pin_Encoder_Sw__DR EQU CYREG_PRT1_DR
Pin_Encoder_Sw__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Encoder_Sw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Encoder_Sw__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Encoder_Sw__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Encoder_Sw__MASK EQU 0x20
Pin_Encoder_Sw__PORT EQU 1
Pin_Encoder_Sw__PRT EQU CYREG_PRT1_PRT
Pin_Encoder_Sw__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Encoder_Sw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Encoder_Sw__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Encoder_Sw__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Encoder_Sw__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Encoder_Sw__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Encoder_Sw__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Encoder_Sw__PS EQU CYREG_PRT1_PS
Pin_Encoder_Sw__SHIFT EQU 5
Pin_Encoder_Sw__SLW EQU CYREG_PRT1_SLW

; Status_Control
Status_Control_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Control_sts_intr_sts_reg__0__POS EQU 0
Status_Control_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Control_sts_intr_sts_reg__1__POS EQU 1
Status_Control_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Status_Control_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Status_Control_sts_intr_sts_reg__2__MASK EQU 0x04
Status_Control_sts_intr_sts_reg__2__POS EQU 2
Status_Control_sts_intr_sts_reg__3__MASK EQU 0x08
Status_Control_sts_intr_sts_reg__3__POS EQU 3
Status_Control_sts_intr_sts_reg__MASK EQU 0x0F
Status_Control_sts_intr_sts_reg__MASK_REG EQU CYREG_B1_UDB10_MSK
Status_Control_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Status_Control_sts_intr_sts_reg__STATUS_REG EQU CYREG_B1_UDB10_ST

; isr_LCD_Update
isr_LCD_Update__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_LCD_Update__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_LCD_Update__INTC_MASK EQU 0x20
isr_LCD_Update__INTC_NUMBER EQU 5
isr_LCD_Update__INTC_PRIOR_NUM EQU 7
isr_LCD_Update__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_LCD_Update__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_LCD_Update__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Reg_Dir
Control_Reg_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Dir_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Dir_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Dir_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_Dir_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Dir_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Control_Reg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_Dir_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; Clock_LCD_Update
Clock_LCD_Update__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_LCD_Update__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_LCD_Update__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_LCD_Update__CFG2_SRC_SEL_MASK EQU 0x07
Clock_LCD_Update__INDEX EQU 0x05
Clock_LCD_Update__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_LCD_Update__PM_ACT_MSK EQU 0x20
Clock_LCD_Update__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_LCD_Update__PM_STBY_MSK EQU 0x20

; Clock_Step_Pulse
Clock_Step_Pulse__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_Step_Pulse__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_Step_Pulse__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_Step_Pulse__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Step_Pulse__INDEX EQU 0x01
Clock_Step_Pulse__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Step_Pulse__PM_ACT_MSK EQU 0x02
Clock_Step_Pulse__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Step_Pulse__PM_STBY_MSK EQU 0x02

; Control_Reg_Step
Control_Reg_Step_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Step_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Step_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Step_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Step_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Step_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Step_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Control_Reg_Step_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Control_Reg_Step_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Reg_Step_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Control_Reg_Step_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Control_Reg_Step_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Step_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Reg_Step_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Control_Reg_Step_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; Mist_Coolant_Pin
Mist_Coolant_Pin__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Mist_Coolant_Pin__0__MASK EQU 0x20
Mist_Coolant_Pin__0__PC EQU CYREG_PRT5_PC5
Mist_Coolant_Pin__0__PORT EQU 5
Mist_Coolant_Pin__0__SHIFT EQU 5
Mist_Coolant_Pin__AG EQU CYREG_PRT5_AG
Mist_Coolant_Pin__AMUX EQU CYREG_PRT5_AMUX
Mist_Coolant_Pin__BIE EQU CYREG_PRT5_BIE
Mist_Coolant_Pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Mist_Coolant_Pin__BYP EQU CYREG_PRT5_BYP
Mist_Coolant_Pin__CTL EQU CYREG_PRT5_CTL
Mist_Coolant_Pin__DM0 EQU CYREG_PRT5_DM0
Mist_Coolant_Pin__DM1 EQU CYREG_PRT5_DM1
Mist_Coolant_Pin__DM2 EQU CYREG_PRT5_DM2
Mist_Coolant_Pin__DR EQU CYREG_PRT5_DR
Mist_Coolant_Pin__INP_DIS EQU CYREG_PRT5_INP_DIS
Mist_Coolant_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Mist_Coolant_Pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Mist_Coolant_Pin__LCD_EN EQU CYREG_PRT5_LCD_EN
Mist_Coolant_Pin__MASK EQU 0x20
Mist_Coolant_Pin__PORT EQU 5
Mist_Coolant_Pin__PRT EQU CYREG_PRT5_PRT
Mist_Coolant_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Mist_Coolant_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Mist_Coolant_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Mist_Coolant_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Mist_Coolant_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Mist_Coolant_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Mist_Coolant_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Mist_Coolant_Pin__PS EQU CYREG_PRT5_PS
Mist_Coolant_Pin__SHIFT EQU 5
Mist_Coolant_Pin__SLW EQU CYREG_PRT5_SLW

; Flood_Coolant_Pin
Flood_Coolant_Pin__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Flood_Coolant_Pin__0__MASK EQU 0x10
Flood_Coolant_Pin__0__PC EQU CYREG_PRT5_PC4
Flood_Coolant_Pin__0__PORT EQU 5
Flood_Coolant_Pin__0__SHIFT EQU 4
Flood_Coolant_Pin__AG EQU CYREG_PRT5_AG
Flood_Coolant_Pin__AMUX EQU CYREG_PRT5_AMUX
Flood_Coolant_Pin__BIE EQU CYREG_PRT5_BIE
Flood_Coolant_Pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Flood_Coolant_Pin__BYP EQU CYREG_PRT5_BYP
Flood_Coolant_Pin__CTL EQU CYREG_PRT5_CTL
Flood_Coolant_Pin__DM0 EQU CYREG_PRT5_DM0
Flood_Coolant_Pin__DM1 EQU CYREG_PRT5_DM1
Flood_Coolant_Pin__DM2 EQU CYREG_PRT5_DM2
Flood_Coolant_Pin__DR EQU CYREG_PRT5_DR
Flood_Coolant_Pin__INP_DIS EQU CYREG_PRT5_INP_DIS
Flood_Coolant_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Flood_Coolant_Pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Flood_Coolant_Pin__LCD_EN EQU CYREG_PRT5_LCD_EN
Flood_Coolant_Pin__MASK EQU 0x10
Flood_Coolant_Pin__PORT EQU 5
Flood_Coolant_Pin__PRT EQU CYREG_PRT5_PRT
Flood_Coolant_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Flood_Coolant_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Flood_Coolant_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Flood_Coolant_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Flood_Coolant_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Flood_Coolant_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Flood_Coolant_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Flood_Coolant_Pin__PS EQU CYREG_PRT5_PS
Flood_Coolant_Pin__SHIFT EQU 4
Flood_Coolant_Pin__SLW EQU CYREG_PRT5_SLW

; Stepper_Enable_Pin
Stepper_Enable_Pin__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Stepper_Enable_Pin__0__MASK EQU 0x10
Stepper_Enable_Pin__0__PC EQU CYREG_PRT6_PC4
Stepper_Enable_Pin__0__PORT EQU 6
Stepper_Enable_Pin__0__SHIFT EQU 4
Stepper_Enable_Pin__AG EQU CYREG_PRT6_AG
Stepper_Enable_Pin__AMUX EQU CYREG_PRT6_AMUX
Stepper_Enable_Pin__BIE EQU CYREG_PRT6_BIE
Stepper_Enable_Pin__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Stepper_Enable_Pin__BYP EQU CYREG_PRT6_BYP
Stepper_Enable_Pin__CTL EQU CYREG_PRT6_CTL
Stepper_Enable_Pin__DM0 EQU CYREG_PRT6_DM0
Stepper_Enable_Pin__DM1 EQU CYREG_PRT6_DM1
Stepper_Enable_Pin__DM2 EQU CYREG_PRT6_DM2
Stepper_Enable_Pin__DR EQU CYREG_PRT6_DR
Stepper_Enable_Pin__INP_DIS EQU CYREG_PRT6_INP_DIS
Stepper_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Stepper_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Stepper_Enable_Pin__LCD_EN EQU CYREG_PRT6_LCD_EN
Stepper_Enable_Pin__MASK EQU 0x10
Stepper_Enable_Pin__PORT EQU 6
Stepper_Enable_Pin__PRT EQU CYREG_PRT6_PRT
Stepper_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Stepper_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Stepper_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Stepper_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Stepper_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Stepper_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Stepper_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Stepper_Enable_Pin__PS EQU CYREG_PRT6_PS
Stepper_Enable_Pin__SHIFT EQU 4
Stepper_Enable_Pin__SLW EQU CYREG_PRT6_SLW

; Control_Step_Enable
Control_Step_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Step_Enable_Sync_ctrl_reg__0__POS EQU 0
Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Step_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Step_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Step_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Step_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Step_Enable_Sync_ctrl_reg__MASK EQU 0x01
Control_Step_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Step_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Step_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x000000F8
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_TRACE_ENABLED EQU 1
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
