{"vcs1":{"timestamp_begin":1731323179.638152785, "rt":2.22, "ut":0.76, "st":0.24}}
{"vcselab":{"timestamp_begin":1731323181.926297817, "rt":0.21, "ut":0.01, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731323179.091312811}
{"VCS_COMP_START_TIME": 1731323179.091312811}
{"VCS_COMP_END_TIME": 1731323182.175651833}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 333724}}
