HelpInfo,D:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:tristate_buff_led
Implementation;Synthesis||null||@N: Running in 64-bit mode||tristate_buff_led.srr(11);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||tristate_buff_led.srr(15);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module control_signal in library work.||tristate_buff_led.srr(28);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/28||control_signal.v(10);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\hdl\control_signal.v'/linenumber/10
Implementation;Synthesis|| CG364 ||@N: Synthesizing module NAND2 in library work.||tristate_buff_led.srr(30);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/30||proasic3e.v(1465);liberoaction://cross_probe/hdl/file/'D:\Microsemi\SynplifyPro\lib\proasic\proasic3e.v'/linenumber/1465
Implementation;Synthesis|| CG364 ||@N: Synthesizing module OR2 in library work.||tristate_buff_led.srr(32);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/32||proasic3e.v(1568);liberoaction://cross_probe/hdl/file/'D:\Microsemi\SynplifyPro\lib\proasic\proasic3e.v'/linenumber/1568
Implementation;Synthesis|| CG364 ||@N: Synthesizing module TRIBUFF_LVCMOS33 in library work.||tristate_buff_led.srr(34);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/34||proasic3e.v(1907);liberoaction://cross_probe/hdl/file/'D:\Microsemi\SynplifyPro\lib\proasic\proasic3e.v'/linenumber/1907
Implementation;Synthesis|| CG364 ||@N: Synthesizing module tristate_buff_led in library work.||tristate_buff_led.srr(36);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/36||tristate_buff_led.v(9);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\component\work\tristate_buff_led\tristate_buff_led.v'/linenumber/9
Implementation;Synthesis|| CL159 ||@N: Input rst is unused.||tristate_buff_led.srr(38);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/38||control_signal.v(16);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\hdl\control_signal.v'/linenumber/16
Implementation;Synthesis|| CL159 ||@N: Input clk is unused.||tristate_buff_led.srr(39);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/39||control_signal.v(15);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\hdl\control_signal.v'/linenumber/15
Implementation;Synthesis||null||@N: Running in 64-bit mode||tristate_buff_led.srr(50);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/50||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||tristate_buff_led.srr(72);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/72||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||tristate_buff_led.srr(94);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/94||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||tristate_buff_led.srr(95);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/95||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.sap.||tristate_buff_led.srr(116);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/116||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||tristate_buff_led.srr(141);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/141||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||tristate_buff_led.srr(142);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/142||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||tristate_buff_led.srr(247);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/247||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||tristate_buff_led.srr(249);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.srr'/linenumber/249||null;null
Implementation;Compile;RootName:tristate_buff_led
