#Start recording tcl command: 4/16/2025 13:35:06
#Project Location: C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1; Project name: Safety
prj_project open "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/Safety.ldf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/clock_generator.v"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
prj_src add -exclude "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
prj_src enable "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
prj_dev set -part LCMXO2-2000HC-4TG100C
pgr_project close
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project open "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
pgr_program run
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/clock_generator.v"
prj_run Export -impl impl1 -task Jedecgen -forceAll
prj_src remove "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/clock_generator.v"
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/impl1.xcf"
pgr_program run
prj_project save
prj_project close
#Stop recording: 4/21/2025 12:30:06
