// Seed: 2011108092
module module_0;
  integer id_2, id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
  tri1 id_14 = id_7;
  wire id_15;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial assume (id_10);
  module_0 modCall_1 ();
endmodule
