Flow report for VerilogDDR
Fri Dec 11 15:19:02 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Fri Dec 11 15:19:02 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; VerilogDDR                                 ;
; Top-level Entity Name              ; VerilogDDR                                 ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,231 / 114,480 ( 1 % )                    ;
;     Total combinational functions  ; 1,226 / 114,480 ( 1 % )                    ;
;     Dedicated logic registers      ; 289 / 114,480 ( < 1 % )                    ;
; Total registers                    ; 289                                        ;
; Total pins                         ; 54 / 529 ( 10 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/11/2015 15:17:41 ;
; Main task         ; Compilation         ;
; Revision Name     ; VerilogDDR          ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 57277344073066.144986506103512 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                              ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                           ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                         ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:08     ; 1.0                     ; 546 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:23     ; 1.0                     ; 940 MB              ; 00:00:20                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 509 MB              ; 00:00:04                           ;
; TimeQuest Timing Analyzer ; 00:00:11     ; 1.0                     ; 614 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:07     ; 1.0                     ; 468 MB              ; 00:00:01                           ;
; Total                     ; 00:00:55     ; --                      ; --                  ; 00:00:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; CEC-EGB267-9     ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; CEC-EGB267-9     ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; CEC-EGB267-9     ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; CEC-EGB267-9     ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; CEC-EGB267-9     ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off VerilogDDR -c VerilogDDR
quartus_fit --read_settings_files=off --write_settings_files=off VerilogDDR -c VerilogDDR
quartus_asm --read_settings_files=off --write_settings_files=off VerilogDDR -c VerilogDDR
quartus_sta VerilogDDR -c VerilogDDR
quartus_eda --read_settings_files=off --write_settings_files=off VerilogDDR -c VerilogDDR



