INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/nfsr_fpga/nfsr_fpga.srcs/sources_1/new/nfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nfsr
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pause' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/nfsr_fpga/nfsr_fpga.srcs/sources_1/new/nfsr.sv:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'en' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/nfsr_fpga/nfsr_fpga.srcs/sources_1/new/nfsr.sv:37]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'complete' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/nfsr_fpga/nfsr_fpga.srcs/sources_1/new/nfsr.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nhatvan1561/Desktop/senior_design/src/nfsr_fpga/nfsr_fpga.srcs/sim_1/new/nfsr_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nfsr_tb
