{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 14:50:52 2025 " "Info: Processing started: Sat Dec 27 14:50:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seg_display_signed -c seg_display_signed " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg_display_signed -c seg_display_signed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 2 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "scan_clk " "Info: Detected ripple clock \"scan_clk\" as buffer" {  } { { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 46 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_cnt\[0\] register scan_clk 125.58 MHz 7.963 ns Internal " "Info: Clock \"clk\" has Internal fmax of 125.58 MHz between source register \"clk_cnt\[0\]\" and destination register \"scan_clk\" (period= 7.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.254 ns + Longest register register " "Info: + Longest register to register delay is 7.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_cnt\[0\] 1 REG LC_X4_Y1_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N0; Fanout = 4; REG Node = 'clk_cnt\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cnt[0] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.740 ns) 2.647 ns Equal0~3 2 COMB LC_X6_Y1_N7 1 " "Info: 2: + IC(1.907 ns) + CELL(0.740 ns) = 2.647 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk_cnt[0] Equal0~3 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.740 ns) 4.157 ns Equal0~4 3 COMB LC_X6_Y1_N0 8 " "Info: 3: + IC(0.770 ns) + CELL(0.740 ns) = 4.157 ns; Loc. = LC_X6_Y1_N0; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.506 ns) + CELL(0.591 ns) 7.254 ns scan_clk 4 REG LC_X3_Y2_N2 3 " "Info: 4: + IC(2.506 ns) + CELL(0.591 ns) = 7.254 ns; Loc. = LC_X3_Y2_N2; Fanout = 3; REG Node = 'scan_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { Equal0~4 scan_clk } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.071 ns ( 28.55 % ) " "Info: Total cell delay = 2.071 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.183 ns ( 71.45 % ) " "Info: Total interconnect delay = 5.183 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.254 ns" { clk_cnt[0] Equal0~3 Equal0~4 scan_clk } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.254 ns" { clk_cnt[0] {} Equal0~3 {} Equal0~4 {} scan_clk {} } { 0.000ns 1.907ns 0.770ns 2.506ns } { 0.000ns 0.740ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns scan_clk 2 REG LC_X3_Y2_N2 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y2_N2; Fanout = 3; REG Node = 'scan_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk scan_clk } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk scan_clk } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} scan_clk {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns clk_cnt\[0\] 2 REG LC_X4_Y1_N0 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y1_N0; Fanout = 4; REG Node = 'clk_cnt\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk clk_cnt[0] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk clk_cnt[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} clk_cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk scan_clk } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} scan_clk {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk clk_cnt[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} clk_cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.254 ns" { clk_cnt[0] Equal0~3 Equal0~4 scan_clk } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.254 ns" { clk_cnt[0] {} Equal0~3 {} Equal0~4 {} scan_clk {} } { 0.000ns 1.907ns 0.770ns 2.506ns } { 0.000ns 0.740ns 0.740ns 0.591ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk scan_clk } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} scan_clk {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk clk_cnt[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} clk_cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] scan_sel\[1\] 16.624 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"scan_sel\[1\]\" is 16.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.506 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns scan_clk 2 REG LC_X3_Y2_N2 3 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X3_Y2_N2; Fanout = 3; REG Node = 'scan_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk scan_clk } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.864 ns) + CELL(0.918 ns) 8.506 ns scan_sel\[1\] 3 REG LC_X7_Y2_N1 13 " "Info: 3: + IC(3.864 ns) + CELL(0.918 ns) = 8.506 ns; Loc. = LC_X7_Y2_N1; Fanout = 13; REG Node = 'scan_sel\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { scan_clk scan_sel[1] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.68 % ) " "Info: Total cell delay = 3.375 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.131 ns ( 60.32 % ) " "Info: Total interconnect delay = 5.131 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.506 ns" { clk scan_clk scan_sel[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.506 ns" { clk {} clk~combout {} scan_clk {} scan_sel[1] {} } { 0.000ns 0.000ns 1.267ns 3.864ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.742 ns + Longest register pin " "Info: + Longest register to pin delay is 7.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan_sel\[1\] 1 REG LC_X7_Y2_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y2_N1; Fanout = 13; REG Node = 'scan_sel\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_sel[1] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.511 ns) 2.518 ns Mux5~0 2 COMB LC_X5_Y2_N8 1 " "Info: 2: + IC(2.007 ns) + CELL(0.511 ns) = 2.518 ns; Loc. = LC_X5_Y2_N8; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { scan_sel[1] Mux5~0 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.023 ns Mux5~2 3 COMB LC_X5_Y2_N9 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.023 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; COMB Node = 'Mux5~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux5~0 Mux5~2 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(2.322 ns) 7.742 ns seg\[1\] 4 PIN PIN_21 0 " "Info: 4: + IC(2.397 ns) + CELL(2.322 ns) = 7.742 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { Mux5~2 seg[1] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 39.18 % ) " "Info: Total cell delay = 3.033 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.709 ns ( 60.82 % ) " "Info: Total interconnect delay = 4.709 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.742 ns" { scan_sel[1] Mux5~0 Mux5~2 seg[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.742 ns" { scan_sel[1] {} Mux5~0 {} Mux5~2 {} seg[1] {} } { 0.000ns 2.007ns 0.305ns 2.397ns } { 0.000ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.506 ns" { clk scan_clk scan_sel[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.506 ns" { clk {} clk~combout {} scan_clk {} scan_sel[1] {} } { 0.000ns 0.000ns 1.267ns 3.864ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.742 ns" { scan_sel[1] Mux5~0 Mux5~2 seg[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.742 ns" { scan_sel[1] {} Mux5~0 {} Mux5~2 {} seg[1] {} } { 0.000ns 2.007ns 0.305ns 2.397ns } { 0.000ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_in\[7\] seg\[3\] 14.612 ns Longest " "Info: Longest tpd from source pin \"data_in\[7\]\" to destination pin \"seg\[3\]\" is 14.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data_in\[7\] 1 PIN PIN_7 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_7; Fanout = 14; PIN Node = 'data_in\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.787 ns) + CELL(0.511 ns) 4.430 ns abs_val\[2\]~2 2 COMB LC_X5_Y2_N5 7 " "Info: 2: + IC(2.787 ns) + CELL(0.511 ns) = 4.430 ns; Loc. = LC_X5_Y2_N5; Fanout = 7; COMB Node = 'abs_val\[2\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { data_in[7] abs_val[2]~2 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.511 ns) 6.821 ns WideOr17~0 3 COMB LC_X7_Y2_N8 1 " "Info: 3: + IC(1.880 ns) + CELL(0.511 ns) = 6.821 ns; Loc. = LC_X7_Y2_N8; Fanout = 1; COMB Node = 'WideOr17~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { abs_val[2]~2 WideOr17~0 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(0.511 ns) 9.121 ns Mux3~2 4 COMB LC_X5_Y2_N7 1 " "Info: 4: + IC(1.789 ns) + CELL(0.511 ns) = 9.121 ns; Loc. = LC_X5_Y2_N7; Fanout = 1; COMB Node = 'Mux3~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { WideOr17~0 Mux3~2 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.200 ns) 10.503 ns Mux3~3 5 COMB LC_X4_Y2_N7 1 " "Info: 5: + IC(1.182 ns) + CELL(0.200 ns) = 10.503 ns; Loc. = LC_X4_Y2_N7; Fanout = 1; COMB Node = 'Mux3~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { Mux3~2 Mux3~3 } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(2.322 ns) 14.612 ns seg\[3\] 6 PIN PIN_17 0 " "Info: 6: + IC(1.787 ns) + CELL(2.322 ns) = 14.612 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'seg\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { Mux3~3 seg[3] } "NODE_NAME" } } { "seg_display_signed.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/seg_display_signed/seg_display_signed.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.187 ns ( 35.50 % ) " "Info: Total cell delay = 5.187 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.425 ns ( 64.50 % ) " "Info: Total interconnect delay = 9.425 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.612 ns" { data_in[7] abs_val[2]~2 WideOr17~0 Mux3~2 Mux3~3 seg[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.612 ns" { data_in[7] {} data_in[7]~combout {} abs_val[2]~2 {} WideOr17~0 {} Mux3~2 {} Mux3~3 {} seg[3] {} } { 0.000ns 0.000ns 2.787ns 1.880ns 1.789ns 1.182ns 1.787ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 14:50:53 2025 " "Info: Processing ended: Sat Dec 27 14:50:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
