
bin_hdr_sec.elf:     file format elf32-littlearm
bin_hdr_sec.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text1        00000b10  40006620  40006620  00006620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.mvBinHdrDispatcher 00000038  40007130  40007130  00007130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text.mvUartInit 00000002  40007168  40007168  00007168  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text.mvUartPutc 00000002  4000716a  4000716a  0000716a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.putstring 00000002  4000716c  4000716c  0000716c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.putdata 00000002  4000716e  4000716e  0000716e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.mvGeneralInit 000000c0  40007170  40007170  00007170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.mvHwsIndirectRegWrite 00000024  40007230  40007230  00007230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.mvHwsSerdesLastLaneGet 00000004  40007254  40007254  00007254  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.boardTopologyLoad 00000048  40007258  40007258  00007258  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.mvCtrlPexImpedanceCalibration 0000007c  400072a0  400072a0  000072a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.mvCtrlPexEndPointConfig 00000028  4000731c  4000731c  0000731c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.mvCtrlPexRootComplexConfig 00000070  40007344  40007344  00007344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.mvCtrlIsPexEndPointMode 00000048  400073b4  400073b4  000073b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.mvSiliconInit 000000a0  400073fc  400073fc  000073fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.mvCtrlUsb2Config 00000028  4000749c  4000749c  0000749c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.mvHwsComH28nmSerdesTxIfSelect 00000038  400074c4  400074c4  000074c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.mvSerdesSeqInit 000000d8  400074fc  400074fc  000074fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.mvSerdesReset 00000070  400075d4  400075d4  000075d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.mvSerdesCoreReset 0000002c  40007644  40007644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.mvHwsComH28nmSerdesPolaritySwap 00000040  40007670  40007670  00007670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.mvHwsComH28nmSerdesPowerCtrl 00000224  400076b0  400076b0  000076b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.mvCtrlPexPolaritySet 00000040  400078d4  400078d4  000078d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.mvSerdesPowerUpCtrl 000000c8  40007914  40007914  00007914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.powerUpSerdesLanes 0000007c  400079dc  400079dc  000079dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.mvCtrlHighSpeedSerdesPhyConfig 00000060  40007a58  40007a58  00007a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.mvPexLocalBusNumSet 00000094  40007ab8  40007ab8  00007ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.mvPexLocalDevNumSet 0000006e  40007b4c  40007b4c  00007b4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.mvPexConfigRead 0000015e  40007bba  40007bba  00007bba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.mvCtrlModelGet 00000020  40007d18  40007d18  00007d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.mvHwsPexConfig 00000158  40007d38  40007d38  00007d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.mvHwsSerdesTopologyGet 00000028  40007e90  40007e90  00007e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.ddr3GetTopologyMap 00000058  40007eb8  40007eb8  00007eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.ddr3LoadTopologyMap 00000034  40007f10  40007f10  00007f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.ddr3NewTipDlbConfig 0000002c  40007f44  40007f44  00007f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.ddr3GetBusWidth 00000014  40007f70  40007f70  00007f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.ddr3GetDeviceWidth 0000001c  40007f84  40007f84  00007f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.ddr3GetDeviceSize 00000078  40007fa0  40007fa0  00007fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.ddr3CalcMemCsSize 000000bc  40008018  40008018  00008018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.ddr3FastPathDynamicCsSizeConfig 00000108  400080d4  400080d4  000080d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.ddr3Init 000002a8  400081dc  400081dc  000081dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.ddr3HwsSetLogLevel 00000084  40008484  40008484  00008484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.ddr3TipRegDump 00000130  40008508  40008508  00008508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.mvHwsDdr3TipInitConfigFunc 0000001c  40008638  40008638  00008638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.ddr3TipGetResultPtr 0000000c  40008654  40008654  00008654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.ddr3TipGetDeviceInfo 0000001c  40008660  40008660  00008660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.ddr3TipPrintStabilityLog 0000037c  4000867c  4000867c  0000867c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.mvHwsDdr3TipReadAdllValue 00000078  400089f8  400089f8  000089f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.mvHwsDdr3TipWriteAdllValue 00000078  40008a70  40008a70  00008a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.readPhaseValue 00000078  40008ae8  40008ae8  00008ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.writeLevelingValue 00000084  40008b60  40008b60  00008b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.printAdll 00000048  40008be4  40008be4  00008be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.printPh 00000048  40008c2c  40008c2c  00008c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.ddr3TipRunSweepTest 000002b0  40008c74  40008c74  00008c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.ddr3TipRunLevelingSweepTest 0000046c  40008f24  40008f24  00008f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.ddr3TipPrintLog 00000400  40009390  40009390  00009390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.printTopology 00000140  40009790  40009790  00009790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.printDeviceInfo 000000a0  400098d0  400098d0  000098d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.RunXsbTest 00000004  40009970  40009970  00009970  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.ddr3TipBistOperation 0000006c  40009974  40009974  00009974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.ddr3TipBistActivate 00000254  400099e0  400099e0  000099e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.ddr3TipBistReadResult 000000a8  40009c34  40009c34  00009c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.mvHwsDdr3RunBist 000000c0  40009cdc  40009cdc  00009cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.ddr3PrintVersion 0000000c  40009d9c  40009d9c  00009d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ddr3TipTuneTrainingParams 00000128  40009da8  40009da8  00009da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.mvCalcCsNum 00000088  40009ed0  40009ed0  00009ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.mvHwsDdr3TipIFWrite 00000020  40009f58  40009f58  00009f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.ddr3TipSetTiming 00000400  40009f78  40009f78  00009f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.ddr3TipWriteOdt 000000e8  4000a378  4000a378  0000a378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.ddr3TipConfigureCs 00000134  4000a460  4000a460  0000a460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.mvHwsDdr3TipIFRead 00000020  4000a594  4000a594  0000a594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.ddr3TipBusAccess 0000014c  4000a5b4  4000a5b4  0000a5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.ddr3TipIfPolling 000000ac  4000a700  4000a700  0000a700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.mvHwsDdr3TipBUSRead 0000010c  4000a7ac  4000a7ac  0000a7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.mvHwsDdr3TipBUSWrite 00000034  4000a8b8  4000a8b8  0000a8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.ddr3TipBusReadModifyWrite 000000b4  4000a8ec  4000a8ec  0000a8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.ddr3TipConfigurePhy 00000210  4000a9a0  4000a9a0  0000a9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.AdllCalibration 00000274  4000abb0  4000abb0  0000abb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.ddr3TipGetFirstActiveIf 0000001c  4000ae24  4000ae24  0000ae24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.mvHwsDdr3TipLoadTopologyMap 000000dc  4000ae40  4000ae40  0000ae40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.ddr3TipWriteMRSCmd 000000b0  4000af1c  4000af1c  0000af1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.ddr3TipFreqSet 00000844  4000afcc  4000afcc  0000afcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.ddr3TipResetFifoPtr 000000cc  4000b810  4000b810  0000b810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.ddr3TipDDR3ResetPhyRegs 00000204  4000b8dc  4000b8dc  0000b8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.ddr3TipRestoreDunitRegs 000000a0  4000bae0  4000bae0  0000bae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.ddr3TipAdllRegsBypass 000000a8  4000bb80  4000bb80  0000bb80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.ddr3TipEnableInitSequence 000000d8  4000bc28  4000bc28  0000bc28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.mvHwsDdr3TipInitController 00000964  4000bd00  4000bd00  0000bd00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.mvHwsDdr3TipRunAlg 00000b88  4000c664  4000c664  0000c664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.ddr3TipRegisterDqTable 0000000c  4000d1ec  4000d1ec  0000d1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 90 .text.ddr3TipIsPupLock 00000022  4000d1f8  4000d1f8  0000d1f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ddr3TipGetBufMin 00000016  4000d21a  4000d21a  0000d21a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.ddr3TipGetBufMax 00000016  4000d230  4000d230  0000d230  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.mvHwsDdr3GetBusWidth 00000018  4000d248  4000d248  0000d248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.mvHwsDdr3GetDeviceWidth 0000001c  4000d260  4000d260  0000d260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.mvHwsDdr3GetDeviceSize 00000040  4000d27c  4000d27c  0000d27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.mvHwsDdr3CalcMemCsSize 00000084  4000d2bc  4000d2bc  0000d2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.mvHwsDdr3CsBaseAdrCalc 00000026  4000d340  4000d340  0000d340  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.ddr3TipConfigureOdpg 00000048  4000d368  4000d368  0000d368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.isOdpgAccessDone 00000090  4000d3b0  4000d3b0  0000d3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.ddr3TipGetPatternTable 00000024  4000d440  4000d440  0000d440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.ddr3TipLoadPatternToOdpg 000000d8  4000d464  4000d464  0000d464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.ddr3TipLoadPatternToMem 000001c8  4000d53c  4000d53c  0000d53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.ddr3TipLoadAllPatternToMem 0000005c  4000d704  4000d704  0000d704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.ddr3TipGetMaskResultsDqReg 00000024  4000d760  4000d760  0000d760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.ddr3TipGetMaskResultsPupRegMap 00000024  4000d784  4000d784  0000d784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.ddr3TipReadTrainingResult 00000198  4000d7a8  4000d7a8  0000d7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.ddr3TipIpTraining 000005cc  4000d940  4000d940  0000d940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.ddr3TipIpTrainingWrapperInt 0000015c  4000df0c  4000df0c  0000df0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.ddr3TipIpTrainingWrapper 0000034c  4000e068  4000e068  0000e068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ddr3TipXsbCompareTest 000001e4  4000e3b4  4000e3b4  0000e3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.ddr3TipWlSuppAlignPhaseShift 00000224  4000e598  4000e598  0000e598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.mvHwsDdr3TipMaxCSGet 00000088  4000e7bc  4000e7bc  0000e7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.ddr3TipDynamicReadLeveling 00000708  4000e844  4000e844  0000e844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .text.ddr3TipLegacyDynamicWriteLeveling 000000b4  4000ef4c  4000ef4c  0000ef4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
115 .text.ddr3TipLegacyDynamicReadLeveling 000000b4  4000f000  4000f000  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
116 .text.ddr3TipCalcCsMask 00000070  4000f0b4  4000f0b4  0000f0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
117 .text.ddr3TipDynamicWriteLeveling 0000092c  4000f124  4000f124  0000f124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
118 .text.ddr3TipDynamicWriteLevelingSupp 00000240  4000fa50  4000fa50  0000fa50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
119 .text.ddr3TipPrintWLSuppResult 000000bc  4000fc90  4000fc90  0000fc90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
120 .text.ddr3TipWriteAdditionalOdtSetting 00000260  4000fd4c  4000fd4c  0000fd4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
121 .text.GetValidWinRx 00000058  4000ffac  4000ffac  0000ffac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
122 .text.ddr3TipVref 00000794  40010004  40010004  00010004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
123 .text.ddr3TipCmdAddrInitDelay 000000a0  40010798  40010798  00010798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
124 .text.speedBinTable 000000f4  40010838  40010838  00010838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
125 .text.patternTableGetWord 00000320  4001092c  4001092c  0001092c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
126 .text.ddr3TipGetTopologyMap 0000000c  40010c4c  40010c4c  00010c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
127 .text.ddr3TipSetTopologyMap 0000000c  40010c58  40010c58  00010c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
128 .text.ddr3TipDevAttrInit 00000028  40010c64  40010c64  00010c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
129 .text.ddr3TipDevAttrGet 00000028  40010c8c  40010c8c  00010c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
130 .text.ddr3TipDevAttrSet 00000028  40010cb4  40010cb4  00010cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
131 .text.ddr3TipAc3SelectDdrController 0000001c  40010cdc  40010cdc  00010cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
132 .text.ddr3TipClockMode 0000000a  40010cf8  40010cf8  00010cf8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
133 .text.ddr3TipAC3GetDeviceInfo 00000014  40010d04  40010d04  00010d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
134 .text.ddr3TipAc3GetFreqConfig 0000002c  40010d18  40010d18  00010d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.ddr3TipAc3IFRead 00000038  40010d44  40010d44  00010d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.ddr3TipAc3IFWrite 00000048  40010d7c  40010d7c  00010d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.ddr3TipAc3ServerRegRead.constprop.2 00000014  40010dc4  40010dc4  00010dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.ddr3TipAc3ServerRegWrite 00000010  40010dd8  40010dd8  00010dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .text.ddr3TipAc3SetDivider 00000298  40010de8  40010de8  00010de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
140 .text.ddr3TipAc3GetInitFreq 000000ac  40011080  40011080  00011080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.ddr3Ac3UpdateTopologyMap 00000034  4001112c  4001112c  0001112c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.ddr3TipInitAc3 00000170  40011160  40011160  00011160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.ddr3TipExtRead 0000001c  400112d0  400112d0  000112d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.ddr3IfEccEnabled 00000020  400112ec  400112ec  000112ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.ddr3PreAlgoConfig 0000009c  4001130c  4001130c  0001130c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .text.ddr3PostAlgoConfig 00000058  400113a8  400113a8  000113a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
147 .text.ddr3HwsHwTraining 0000007c  40011400  40011400  00011400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
148 .text.mvSysXorFinish 00000064  4001147c  4001147c  0001147c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.mvXorCtrlSet 00000024  400114e0  400114e0  000114e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.mvXorStateGet 00000030  40011504  40011504  00011504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.mvXorMemInit 00000080  40011534  40011534  00011534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.mvXorCommandSet 000000ac  400115b4  400115b4  000115b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.mvXorHalInit 00000022  40011660  40011660  00011660  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.mvSysXorInit 00000140  40011684  40011684  00011684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.ddr3NewTipEccScrub 00000080  400117c4  400117c4  000117c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.mvHwsDelay 00000010  40011844  40011844  00011844  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.gtBreakOnFail 00000002  40011854  40011854  00011854  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.osMemCpy 00000014  40011856  40011856  00011856  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.ddr3TipPrintPbsResult 00000130  4001186c  4001186c  0001186c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.ddr3TipPrintAllPbsResult 0000002c  4001199c  4001199c  0001199c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.ddr3TipCleanPbsResult 00000084  400119c8  400119c8  000119c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.ddr3TipPbs 00000f60  40011a4c  40011a4c  00011a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .text.ddr3TipPbsTx 00000006  400129ac  400129ac  000129ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
164 .text.ddr3TipPbsRx 00000006  400129b2  400129b2  000129b2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
165 .text.ddr3TipCentralization 000007b0  400129b8  400129b8  000129b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
166 .text.ddr3TipCentralizationTx 0000001c  40013168  40013168  00013168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.ddr3TipSpecialRx 000003c8  40013184  40013184  00013184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.ddr3TipCentralizationRx 00000030  4001354c  4001354c  0001354c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .text.ddr3TipInitStaticConfigDb 00000028  4001357c  4001357c  0001357c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
170 .text.ddr3TipStaticRoundTripArrBuild 000000d0  400135a4  400135a4  000135a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.ddr3TipWriteLevelingStaticConfig 00000140  40013674  40013674  00013674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.ddr3TipReadLevelingStaticConfig 0000036c  400137b4  400137b4  000137b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.ddr3TipRunStaticAlg 000000cc  40013b20  40013b20  00013b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.ddr3TipStaticInitController 00000080  40013bec  40013bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.ddr3TipStaticPhyInitController 000000a8  40013c6c  40013c6c  00013c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.serverRegSet 0000001c  40013d14  40013d14  00013d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .text.serverRegGet 00000020  40013d30  40013d30  00013d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
178 .text.ddr3SiliconInit 00000050  40013d50  40013d50  00013d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
179 .text.ddr3SiliconPreInit 00000004  40013da0  40013da0  00013da0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
180 .text.ddr3PostRunAlg 00000004  40013da4  40013da4  00013da4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.ddr3SiliconPostInit 0000003c  40013da8  40013da8  00013da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.suspendWakeup 00000004  40013de4  40013de4  00013de4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.twsiMainIntGet 0000001c  40013de8  40013de8  00013de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.twsiStsGet 00000010  40013e04  40013e04  00013e04  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.mvTwsiDelay 00000050  40013e14  40013e14  00013e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.twsiIntFlgClr 00000028  40013e64  40013e64  00013e64  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.twsiDataTransmit 000000a6  40013e8c  40013e8c  00013e8c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.mvTwsiStartBitSet 00000078  40013f32  40013f32  00013f32  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .text.mvTwsiStopBitSet 00000064  40013faa  40013faa  00013faa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
190 .text.mvTwsiInit 0000010c  4001400e  4001400e  0001400e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
191 .text.mvTwsiAddrSet 00000134  4001411a  4001411a  0001411a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
192 .text.mvTwsiWrite 000000bc  4001424e  4001424e  0001424e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
193 .text.__udelay 00000044  4001430c  4001430c  0001430c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
194 .text.memset  00000010  40014350  40014350  00014350  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
195 .text.uli2a   00000084  40014360  40014360  00014360  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
196 .text.ui2a    00000084  400143e4  400143e4  000143e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
197 .text.putchw  0000004a  40014468  40014468  00014468  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
198 .text.putcn   0000001a  400144b2  400144b2  000144b2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
199 .text.tfp_format 00000166  400144cc  400144cc  000144cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
200 .text.mvPrintf 00000020  40014634  40014634  00014634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
201 .text.SWITCH_WIN_BASE_ADDR_GET 00000018  40014654  40014654  00014654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
202 .text.SWITCH_ADDR_COMPL_SET 0000004c  4001466c  4001466c  0001466c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
203 .text.mvUnitInfoGet 00000024  400146b8  400146b8  000146b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
204 .text.mvUnitInfoSet 0000001c  400146dc  400146dc  000146dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
205 .text.genSwitchRegisterSet 0000002e  400146f8  400146f8  000146f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.mvGenRegisterSet 00000016  40014726  40014726  00014726  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.mvGenUnitRegisterSet 00000090  4001473c  4001473c  0001473c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.mvGenUnitRegisterGet 0000006c  400147cc  400147cc  000147cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.delayOpExecuteExt 00000014  40014838  40014838  00014838  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.pollOpExecuteExt 00000070  4001484c  4001484c  0001484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.writeOpExecuteExt 00000040  400148bc  400148bc  000148bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.mvSeqExecExt 00000090  400148fc  400148fc  000148fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.mvBoardIdGet 0000002c  4001498c  4001498c  0001498c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.mvBoardIdIndexGet 00000006  400149b8  400149b8  000149b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.mvBoardTclkGet 00000008  400149c0  400149c0  000149c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.mvHwsTwsiInitWrapper 00000038  400149c8  400149c8  000149c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.mvSysEnvSuspendWakeupCheck 00000004  40014a00  40014a00  00014a00  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.mvSysEnvDlbConfigPtrGet 00000008  40014a04  40014a04  00014a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.mvSysEnvGetCSEnaFromReg 00000010  40014a0c  40014a0c  00014a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.mvSysEnvTimerIsRefClk25Mhz 00000004  40014a1c  40014a1c  00014a1c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .rodata.str1.1 00002a03  40014a20  40014a20  00014a20  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
222 .rodata.__func__.1400 00000017  40017423  40017423  00017423  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
223 .rodata.CSWTCH.109 00000040  4001743c  4001743c  0001743c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
224 .rodata.CSWTCH.111 00000014  4001747c  4001747c  0001747c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
225 .rodata.CSWTCH.113 0000000c  40017490  40017490  00017490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
226 .rodata.pageParam 00000028  4001749c  4001749c  0001749c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
227 .rodata.odpgDefaultValue 00000264  400174c4  400174c4  000174c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
228 .rodata.memSizeConfig 00000005  40017728  40017728  00017728  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
229 .rodata.pupMaskTable 00000010  40017730  40017730  00017730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
230 .rodata       00000020  40017740  40017740  00017740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
231 .rodata.rdSampleMask 00000010  40017760  40017760  00017760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
232 .rodata.__FUNCTION__.2767 00000021  40017770  40017770  00017770  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
233 .rodata.patternKillerPatternTableMap 00000080  40017791  40017791  00017791  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
234 .rodata.patternVrefPatternTableMap 00000008  40017811  40017811  00017811  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
235 .rodata.Ac3SiliconDelayOffset 0000000c  4001781c  4001781c  0001781c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
236 .rodata.Ac3BwPerFreq 00000010  40017828  40017828  00017828  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
237 .rodata.Ac3VcoFreqPerSar 00000010  40017838  40017838  00017838  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
238 .rodata.Ac3RatePerFreq 00000010  40017848  40017848  00017848  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
239 .rodata.CSWTCH.6 00000021  40017858  40017858  00017858  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
240 .rodata.chipSelectMap 00000020  40017879  40017879  00017879  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
241 .rodata.opExecuteFuncExtArr 0000000c  4001789c  4001789c  0001789c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
242 .data.componentTable 00000028  400178a8  400178a8  000178a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
243 .data.sgmiiRfResetParams 00000024  400178d0  400178d0  000178d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
244 .data.sgmiiSpeedIntConfigParams 000006c0  400178f4  400178f4  000178f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
245 .data.sgmiiSynceResetParams 00000024  40017fb4  40017fb4  00017fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
246 .data.sgmiiCoreUnresetParams 00000024  40017fd8  40017fd8  00017fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
247 .data.sgmiiRfUnresetParams 00000024  40017ffc  40017ffc  00017ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
248 .data.usb2PowerUpParams 00000168  40018020  40018020  00018020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
249 .data.sgmiiPowerUpCtrlParams 000000d8  40018188  40018188  00018188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
250 .data.sgmiiCoreResetParams 00000024  40018260  40018260  00018260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
251 .data.sgmiiPowerDownCtrlParams 00000048  40018284  40018284  00018284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
252 .data.sgmiiSdResetParams 00000024  400182cc  400182cc  000182cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
253 .data.sgmiiSdUnresetParams 00000024  400182f0  400182f0  000182f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
254 .data.sgmiiSynceUnresetParams 00000048  40018314  40018314  00018314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
255 .data.sgmiiSpeedExtConfigParams 00000048  4001835c  4001835c  0001835c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
256 .data.serdesTypeToRefClockMap 00000004  400183a4  400183a4  000183a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
257 .data.ac3SerdesRd24_Topology 0000003c  400183a8  400183a8  000183a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
258 .data.ac3SerdesDbTopology 0000003c  400183e4  400183e4  000183e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
259 .data.marvellBoardAc3SerdesTopology 00000014  40018420  40018420  00018420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
260 .data.ac3SerdesDb24_g46_Topology 0000003c  40018434  40018434  00018434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
261 .data.ac3SerdesRd48_4xg_Topology 0000003c  40018470  40018470  00018470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
262 .data.ac3SerdesRd48_2xxg_2xg_Topology 0000003c  400184ac  400184ac  000184ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
263 .data.ddr3DlbConfigTable 00000058  400184e8  400184e8  000184e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
264 .data.ddrType 00000004  40018540  40018540  00018540  2**2
                  CONTENTS, ALLOC, LOAD, DATA
265 .data.genericInitController 00000001  40018544  40018544  00018544  2**0
                  CONTENTS, ALLOC, LOAD, DATA
266 .data.TopologyMap 000001e0  40018548  40018548  00018548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
267 .data.mvMemSize 00000014  40018728  40018728  00018728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
268 .data.debugTrainingAccess 00000001  4001873c  4001873c  0001873c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
269 .data.debugTraining 00000001  4001873d  4001873d  0001873d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
270 .data.isBistResetBit 00000001  4001873e  4001873e  0001873e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
271 .data.sweepPatternIndexStart 00000001  4001873f  4001873f  0001873f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
272 .data.sweepPatternIndexEnd 00000001  40018740  40018740  00018740  2**0
                  CONTENTS, ALLOC, LOAD, DATA
273 .data.debugCentralization 00000001  40018741  40018741  00018741  2**0
                  CONTENTS, ALLOC, LOAD, DATA
274 .data.debugTrainingStatic 00000001  40018742  40018742  00018742  2**0
                  CONTENTS, ALLOC, LOAD, DATA
275 .data.debugLeveling 00000001  40018743  40018743  00018743  2**0
                  CONTENTS, ALLOC, LOAD, DATA
276 .data.debugTrainingA38x 00000001  40018744  40018744  00018744  2**0
                  CONTENTS, ALLOC, LOAD, DATA
277 .data.sweepCnt 00000001  40018745  40018745  00018745  2**0
                  CONTENTS, ALLOC, LOAD, DATA
278 .data.debugPbs 00000004  40018748  40018748  00018748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
279 .data.debugTrainingHwAlg 00000001  4001874c  4001874c  0001874c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
280 .data.sweepPattern 00000001  4001874d  4001874d  0001874d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
281 .data.bistOffset 00000004  40018750  40018750  00018750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
282 .data.ckDelay 00000004  40018754  40018754  00018754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
283 .data.gZnodtData 00000004  40018758  40018758  00018758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
284 .data.odtConfig 00000004  4001875c  4001875c  0001875c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
285 .data.gZpodtCtrl 00000004  40018760  40018760  00018760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
286 .data.gRttNom 00000004  40018764  40018764  00018764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
287 .data.gDic    00000004  40018768  40018768  00018768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
288 .data.isAdllCalibBeforeInit 00000001  4001876c  4001876c  0001876c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
289 .data.PhyReg1Val 00000004  40018770  40018770  00018770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
290 .data.vrefInitialValue 00000004  40018774  40018774  00018774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
291 .data.gZnriCtrl 00000004  40018778  40018778  00018778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
292 .data.gZnriData 00000004  4001877c  4001877c  0001877c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
293 .data.gZnodtCtrl 00000004  40018780  40018780  00018780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
294 .data.gZpriData 00000004  40018784  40018784  00018784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
295 .data.clampTbl 00000030  40018788  40018788  00018788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
296 .data.xsbValidationBaseAddress 00000004  400187b8  400187b8  000187b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
297 .data.maskTuneFunc 00000004  400187bc  400187bc  000187bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
298 .data.uiODTConfig 00000004  400187c0  400187c0  000187c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
299 .data.gZpodtData 00000004  400187c4  400187c4  000187c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
300 .data.mode2T  00000004  400187c8  400187c8  000187c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
301 .data.PhyReg3Val 00000004  400187cc  400187cc  000187cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
302 .data.odtAdditional 00000004  400187d0  400187d0  000187d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
303 .data.gZpriCtrl 00000004  400187d4  400187d4  000187d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
304 .data.initFreq 00000001  400187d8  400187d8  000187d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
305 .data.gRttWR  00000004  400187dc  400187dc  000187dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
306 .data.maskResultsDqRegMap 00000050  400187e0  400187e0  000187e0  2**1
                  CONTENTS, ALLOC, LOAD, DATA
307 .data.maskResultsDqRegMapPup3ECC 00000050  40018830  40018830  00018830  2**1
                  CONTENTS, ALLOC, LOAD, DATA
308 .data.patternTable_16 000001bc  40018880  40018880  00018880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
309 .data.maskResultsPupRegMap 0000000a  40018a3c  40018a3c  00018a3c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
310 .data.maskResultsPupRegMapPup3ECC 0000000a  40018a46  40018a46  00018a46  2**1
                  CONTENTS, ALLOC, LOAD, DATA
311 .data.maxPollingForDone 00000004  40018a50  40018a50  00018a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
312 .data.patternTable_32 000001bc  40018a54  40018a54  00018a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
313 .data.vrefWindowSizeTh 00000001  40018c10  40018c10  00018c10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
314 .data.rfcTable 0000000a  40018c12  40018c12  00018c12  2**1
                  CONTENTS, ALLOC, LOAD, DATA
315 .data.freqVal 00000040  40018c1c  40018c1c  00018c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
316 .data.casWriteLatencyTable 00000180  40018c5c  40018c5c  00018c5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
317 .data.cwlMaskTable 00000010  40018ddc  40018ddc  00018ddc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
318 .data.speedBinTableTRc 00000054  40018dec  40018dec  00018dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
319 .data.clMaskTable 00000010  40018e40  40018e40  00018e40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
320 .data.speedBinTableTRcdTRp 00000054  40018e50  40018e50  00018e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
321 .data.twrMaskTable 00000011  40018ea4  40018ea4  00018ea4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
322 .data.casLatencyTable 00000180  40018eb5  40018eb5  00018eb5  2**0
                  CONTENTS, ALLOC, LOAD, DATA
323 .data.Ac3BoardRoundTripDelayArray 00000038  40019038  40019038  00019038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
324 .data.DQbitMap2Phypin 000000a0  40019070  40019070  00019070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
325 .data.hwsOsExactDelayPtr 00000004  40019110  40019110  00019110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
326 .data.pbsPattern 00000001  40019114  40019114  00019114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
327 .data.endPattern 00000004  40019118  40019118  00019118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
328 .data.startPattern 00000004  4001911c  4001911c  0001911c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
329 .data.readReadyDelayPhaseOffset 00000020  40019120  40019120  00019120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
330 .data.flagTwsiInit 00000004  40019140  40019140  00019140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
331 .data.gBoardId 00000004  40019144  40019144  00019144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
332 .ARM.attributes 0000002f  00000000  00000000  00019148  2**0
                  CONTENTS, READONLY
333 .comment      00000049  00000000  00000000  00019177  2**0
                  CONTENTS, READONLY
334 .bss          000007b8  40020000  40020000  00020000  2**2
                  ALLOC
335 .bss.isValidateWindowPerPup 00000001  400207b8  400207b8  00020000  2**0
                  ALLOC
336 .bss.isValidateWindowPerIf 00000001  400207b9  400207b9  00020000  2**0
                  ALLOC
337 .bss.isRunLevelingSweepTests 00000001  400207ba  400207ba  00020000  2**0
                  ALLOC
338 .bss.startXsbOffset 00000004  400207bc  400207bc  00020000  2**2
                  ALLOC
339 .bss.isRegDump 00000001  400207c0  400207c0  00020000  2**0
                  ALLOC
340 .bss.dqMapTable 00000004  400207c4  400207c4  00020000  2**2
                  ALLOC
341 .bss.rlMidFreqWA 00000004  400207c8  400207c8  00020000  2**2
                  ALLOC
342 .bss.effective_cs 00000004  400207cc  400207cc  00020000  2**2
                  ALLOC
343 .bss.isPllBeforeInit 00000001  400207d0  400207d0  00020000  2**0
                  ALLOC
344 .bss.trainingStage 00000001  400207d1  400207d1  00020000  2**0
                  ALLOC
345 .bss.lowFreq  00000001  400207d2  400207d2  00020000  2**0
                  ALLOC
346 .bss.windowMemAddr 00000004  400207d4  400207d4  00020000  2**2
                  ALLOC
347 .bss.PhyReg0Val 00000004  400207d8  400207d8  00020000  2**2
                  ALLOC
348 .bss.delayEnable 00000004  400207dc  400207dc  00020000  2**2
                  ALLOC
349 .bss.xsbValidateType 00000004  400207e0  400207e0  00020000  2**2
                  ALLOC
350 .bss.firstActiveIf 00000004  400207e4  400207e4  00020000  2**2
                  ALLOC
351 .bss.debugMode 00000004  400207e8  400207e8  00020000  2**2
                  ALLOC
352 .bss.PhyReg2Val 00000004  400207ec  400207ec  00020000  2**2
                  ALLOC
353 .bss.max_cs.2772 00000004  400207f0  400207f0  00020000  2**2
                  ALLOC
354 .bss.ddr3TipCentralizationSkipMinWindowCheck 00000004  400207f4  400207f4  00020000  2**2
                  ALLOC
355 .bss.ddrDevAttrInitDone 00000004  400207f8  400207f8  00020000  2**2
                  ALLOC
356 .bss.topologyMapDb 00000004  400207fc  400207fc  00020000  2**2
                  ALLOC
357 .bss.Ac3PackageRoundTripDelayArray 000000a0  40020800  40020800  00020000  2**2
                  ALLOC
358 .bss.uiXorRegsMaskBackup 00000014  400208a0  400208a0  00020000  2**2
                  ALLOC
359 .bss.uiXorRegsCtrlBackup 00000004  400208b4  400208b4  00020000  2**2
                  ALLOC
360 .bss.uiXorRegsBaseBackup 00000014  400208b8  400208b8  00020000  2**2
                  ALLOC
361 .bss.ddr3TipSpecialRxRunOnceFlag 00000001  400208cc  400208cc  00020000  2**0
                  ALLOC
362 .bss.endIf    00000004  400208d0  400208d0  00020000  2**2
                  ALLOC
363 .bss.startIf  00000004  400208d4  400208d4  00020000  2**2
                  ALLOC
364 .bss.wlDebugDelay 00000004  400208d8  400208d8  00020000  2**2
                  ALLOC
365 .bss.staticInitControllerConfig 00000004  400208dc  400208dc  00020000  2**2
                  ALLOC
366 .bss.serverBaseAddr 00000004  400208e0  400208e0  00020000  2**2
                  ALLOC
367 .bss.initDone.2747 00000004  400208e4  400208e4  00020000  2**2
                  ALLOC
368 .bss.baseAddr.1319 00000004  400208e8  400208e8  00020000  2**2
                  ALLOC
369 .bss.hwsDeviceSpecUnitInfo 00000030  400208ec  400208ec  00020000  2**2
                  ALLOC
370 .debug_frame  00000040  00000000  00000000  000191c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text1:

40006620 <_start>:
_start():
40006620:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40006624:	fa0002c1 	blx	40007130 <mvBinHdrDispatcher>
40006628:	e3a00000 	mov	r0, #0
4000662c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40006630 <cache_inv>:
cache_inv():
40006630:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40006634:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40006638:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000663c:	e12fff1e 	bx	lr

40006640 <flush_l1_v6>:
flush_l1_v6():
40006640:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40006644:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40006648:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000664c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40006650:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40006654:	e12fff1e 	bx	lr

40006658 <flush_l1_v7>:
flush_l1_v7():
40006658:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000665c:	f57ff05f 	dmb	sy
40006660:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40006664:	f57ff04f 	dsb	sy
40006668:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000666c:	e12fff1e 	bx	lr

40006670 <changeResetVecBase>:
changeResetVecBase():
40006670:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40006674:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40006678:	e1811000 	orr	r1, r1, r0
4000667c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40006680:	f57ff04f 	dsb	sy
40006684:	e12fff1e 	bx	lr

40006688 <setCPSR>:
setCPSR():
40006688:	e10f1000 	mrs	r1, CPSR
4000668c:	e3c11c01 	bic	r1, r1, #256	; 0x100
40006690:	e1811000 	orr	r1, r1, r0
40006694:	e122f001 	msr	CPSR_x, r1
40006698:	e12fff1e 	bx	lr

4000669c <__aeabi_uidiv>:
__aeabi_uidiv():
4000669c:	e2512001 	subs	r2, r1, #1
400066a0:	012fff1e 	bxeq	lr
400066a4:	3a000074 	bcc	4000687c <__aeabi_uidiv+0x1e0>
400066a8:	e1500001 	cmp	r0, r1
400066ac:	9a00006b 	bls	40006860 <__aeabi_uidiv+0x1c4>
400066b0:	e1110002 	tst	r1, r2
400066b4:	0a00006c 	beq	4000686c <__aeabi_uidiv+0x1d0>
400066b8:	e16f3f10 	clz	r3, r0
400066bc:	e16f2f11 	clz	r2, r1
400066c0:	e0423003 	sub	r3, r2, r3
400066c4:	e273301f 	rsbs	r3, r3, #31
400066c8:	10833083 	addne	r3, r3, r3, lsl #1
400066cc:	e3a02000 	mov	r2, #0
400066d0:	108ff103 	addne	pc, pc, r3, lsl #2
400066d4:	e1a00000 	nop			; (mov r0, r0)
400066d8:	e1500f81 	cmp	r0, r1, lsl #31
400066dc:	e0a22002 	adc	r2, r2, r2
400066e0:	20400f81 	subcs	r0, r0, r1, lsl #31
400066e4:	e1500f01 	cmp	r0, r1, lsl #30
400066e8:	e0a22002 	adc	r2, r2, r2
400066ec:	20400f01 	subcs	r0, r0, r1, lsl #30
400066f0:	e1500e81 	cmp	r0, r1, lsl #29
400066f4:	e0a22002 	adc	r2, r2, r2
400066f8:	20400e81 	subcs	r0, r0, r1, lsl #29
400066fc:	e1500e01 	cmp	r0, r1, lsl #28
40006700:	e0a22002 	adc	r2, r2, r2
40006704:	20400e01 	subcs	r0, r0, r1, lsl #28
40006708:	e1500d81 	cmp	r0, r1, lsl #27
4000670c:	e0a22002 	adc	r2, r2, r2
40006710:	20400d81 	subcs	r0, r0, r1, lsl #27
40006714:	e1500d01 	cmp	r0, r1, lsl #26
40006718:	e0a22002 	adc	r2, r2, r2
4000671c:	20400d01 	subcs	r0, r0, r1, lsl #26
40006720:	e1500c81 	cmp	r0, r1, lsl #25
40006724:	e0a22002 	adc	r2, r2, r2
40006728:	20400c81 	subcs	r0, r0, r1, lsl #25
4000672c:	e1500c01 	cmp	r0, r1, lsl #24
40006730:	e0a22002 	adc	r2, r2, r2
40006734:	20400c01 	subcs	r0, r0, r1, lsl #24
40006738:	e1500b81 	cmp	r0, r1, lsl #23
4000673c:	e0a22002 	adc	r2, r2, r2
40006740:	20400b81 	subcs	r0, r0, r1, lsl #23
40006744:	e1500b01 	cmp	r0, r1, lsl #22
40006748:	e0a22002 	adc	r2, r2, r2
4000674c:	20400b01 	subcs	r0, r0, r1, lsl #22
40006750:	e1500a81 	cmp	r0, r1, lsl #21
40006754:	e0a22002 	adc	r2, r2, r2
40006758:	20400a81 	subcs	r0, r0, r1, lsl #21
4000675c:	e1500a01 	cmp	r0, r1, lsl #20
40006760:	e0a22002 	adc	r2, r2, r2
40006764:	20400a01 	subcs	r0, r0, r1, lsl #20
40006768:	e1500981 	cmp	r0, r1, lsl #19
4000676c:	e0a22002 	adc	r2, r2, r2
40006770:	20400981 	subcs	r0, r0, r1, lsl #19
40006774:	e1500901 	cmp	r0, r1, lsl #18
40006778:	e0a22002 	adc	r2, r2, r2
4000677c:	20400901 	subcs	r0, r0, r1, lsl #18
40006780:	e1500881 	cmp	r0, r1, lsl #17
40006784:	e0a22002 	adc	r2, r2, r2
40006788:	20400881 	subcs	r0, r0, r1, lsl #17
4000678c:	e1500801 	cmp	r0, r1, lsl #16
40006790:	e0a22002 	adc	r2, r2, r2
40006794:	20400801 	subcs	r0, r0, r1, lsl #16
40006798:	e1500781 	cmp	r0, r1, lsl #15
4000679c:	e0a22002 	adc	r2, r2, r2
400067a0:	20400781 	subcs	r0, r0, r1, lsl #15
400067a4:	e1500701 	cmp	r0, r1, lsl #14
400067a8:	e0a22002 	adc	r2, r2, r2
400067ac:	20400701 	subcs	r0, r0, r1, lsl #14
400067b0:	e1500681 	cmp	r0, r1, lsl #13
400067b4:	e0a22002 	adc	r2, r2, r2
400067b8:	20400681 	subcs	r0, r0, r1, lsl #13
400067bc:	e1500601 	cmp	r0, r1, lsl #12
400067c0:	e0a22002 	adc	r2, r2, r2
400067c4:	20400601 	subcs	r0, r0, r1, lsl #12
400067c8:	e1500581 	cmp	r0, r1, lsl #11
400067cc:	e0a22002 	adc	r2, r2, r2
400067d0:	20400581 	subcs	r0, r0, r1, lsl #11
400067d4:	e1500501 	cmp	r0, r1, lsl #10
400067d8:	e0a22002 	adc	r2, r2, r2
400067dc:	20400501 	subcs	r0, r0, r1, lsl #10
400067e0:	e1500481 	cmp	r0, r1, lsl #9
400067e4:	e0a22002 	adc	r2, r2, r2
400067e8:	20400481 	subcs	r0, r0, r1, lsl #9
400067ec:	e1500401 	cmp	r0, r1, lsl #8
400067f0:	e0a22002 	adc	r2, r2, r2
400067f4:	20400401 	subcs	r0, r0, r1, lsl #8
400067f8:	e1500381 	cmp	r0, r1, lsl #7
400067fc:	e0a22002 	adc	r2, r2, r2
40006800:	20400381 	subcs	r0, r0, r1, lsl #7
40006804:	e1500301 	cmp	r0, r1, lsl #6
40006808:	e0a22002 	adc	r2, r2, r2
4000680c:	20400301 	subcs	r0, r0, r1, lsl #6
40006810:	e1500281 	cmp	r0, r1, lsl #5
40006814:	e0a22002 	adc	r2, r2, r2
40006818:	20400281 	subcs	r0, r0, r1, lsl #5
4000681c:	e1500201 	cmp	r0, r1, lsl #4
40006820:	e0a22002 	adc	r2, r2, r2
40006824:	20400201 	subcs	r0, r0, r1, lsl #4
40006828:	e1500181 	cmp	r0, r1, lsl #3
4000682c:	e0a22002 	adc	r2, r2, r2
40006830:	20400181 	subcs	r0, r0, r1, lsl #3
40006834:	e1500101 	cmp	r0, r1, lsl #2
40006838:	e0a22002 	adc	r2, r2, r2
4000683c:	20400101 	subcs	r0, r0, r1, lsl #2
40006840:	e1500081 	cmp	r0, r1, lsl #1
40006844:	e0a22002 	adc	r2, r2, r2
40006848:	20400081 	subcs	r0, r0, r1, lsl #1
4000684c:	e1500001 	cmp	r0, r1
40006850:	e0a22002 	adc	r2, r2, r2
40006854:	20400001 	subcs	r0, r0, r1
40006858:	e1a00002 	mov	r0, r2
4000685c:	e12fff1e 	bx	lr
40006860:	03a00001 	moveq	r0, #1
40006864:	13a00000 	movne	r0, #0
40006868:	e12fff1e 	bx	lr
4000686c:	e16f2f11 	clz	r2, r1
40006870:	e262201f 	rsb	r2, r2, #31
40006874:	e1a00230 	lsr	r0, r0, r2
40006878:	e12fff1e 	bx	lr
4000687c:	e3500000 	cmp	r0, #0
40006880:	13e00000 	mvnne	r0, #0
40006884:	ea000097 	b	40006ae8 <__aeabi_idiv0>

40006888 <__aeabi_uidivmod>:
__aeabi_uidivmod():
40006888:	e3510000 	cmp	r1, #0
4000688c:	0afffffa 	beq	4000687c <__aeabi_uidiv+0x1e0>
40006890:	e92d4003 	push	{r0, r1, lr}
40006894:	ebffff80 	bl	4000669c <__aeabi_uidiv>
40006898:	e8bd4006 	pop	{r1, r2, lr}
4000689c:	e0030092 	mul	r3, r2, r0
400068a0:	e0411003 	sub	r1, r1, r3
400068a4:	e12fff1e 	bx	lr

400068a8 <__aeabi_idiv>:
__divsi3():
400068a8:	e3510000 	cmp	r1, #0
400068ac:	0a000081 	beq	40006ab8 <.divsi3_skip_div0_test+0x208>

400068b0 <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400068b0:	e020c001 	eor	ip, r0, r1
400068b4:	42611000 	rsbmi	r1, r1, #0
400068b8:	e2512001 	subs	r2, r1, #1
400068bc:	0a000070 	beq	40006a84 <.divsi3_skip_div0_test+0x1d4>
400068c0:	e1b03000 	movs	r3, r0
400068c4:	42603000 	rsbmi	r3, r0, #0
400068c8:	e1530001 	cmp	r3, r1
400068cc:	9a00006f 	bls	40006a90 <.divsi3_skip_div0_test+0x1e0>
400068d0:	e1110002 	tst	r1, r2
400068d4:	0a000071 	beq	40006aa0 <.divsi3_skip_div0_test+0x1f0>
400068d8:	e16f2f13 	clz	r2, r3
400068dc:	e16f0f11 	clz	r0, r1
400068e0:	e0402002 	sub	r2, r0, r2
400068e4:	e272201f 	rsbs	r2, r2, #31
400068e8:	10822082 	addne	r2, r2, r2, lsl #1
400068ec:	e3a00000 	mov	r0, #0
400068f0:	108ff102 	addne	pc, pc, r2, lsl #2
400068f4:	e1a00000 	nop			; (mov r0, r0)
400068f8:	e1530f81 	cmp	r3, r1, lsl #31
400068fc:	e0a00000 	adc	r0, r0, r0
40006900:	20433f81 	subcs	r3, r3, r1, lsl #31
40006904:	e1530f01 	cmp	r3, r1, lsl #30
40006908:	e0a00000 	adc	r0, r0, r0
4000690c:	20433f01 	subcs	r3, r3, r1, lsl #30
40006910:	e1530e81 	cmp	r3, r1, lsl #29
40006914:	e0a00000 	adc	r0, r0, r0
40006918:	20433e81 	subcs	r3, r3, r1, lsl #29
4000691c:	e1530e01 	cmp	r3, r1, lsl #28
40006920:	e0a00000 	adc	r0, r0, r0
40006924:	20433e01 	subcs	r3, r3, r1, lsl #28
40006928:	e1530d81 	cmp	r3, r1, lsl #27
4000692c:	e0a00000 	adc	r0, r0, r0
40006930:	20433d81 	subcs	r3, r3, r1, lsl #27
40006934:	e1530d01 	cmp	r3, r1, lsl #26
40006938:	e0a00000 	adc	r0, r0, r0
4000693c:	20433d01 	subcs	r3, r3, r1, lsl #26
40006940:	e1530c81 	cmp	r3, r1, lsl #25
40006944:	e0a00000 	adc	r0, r0, r0
40006948:	20433c81 	subcs	r3, r3, r1, lsl #25
4000694c:	e1530c01 	cmp	r3, r1, lsl #24
40006950:	e0a00000 	adc	r0, r0, r0
40006954:	20433c01 	subcs	r3, r3, r1, lsl #24
40006958:	e1530b81 	cmp	r3, r1, lsl #23
4000695c:	e0a00000 	adc	r0, r0, r0
40006960:	20433b81 	subcs	r3, r3, r1, lsl #23
40006964:	e1530b01 	cmp	r3, r1, lsl #22
40006968:	e0a00000 	adc	r0, r0, r0
4000696c:	20433b01 	subcs	r3, r3, r1, lsl #22
40006970:	e1530a81 	cmp	r3, r1, lsl #21
40006974:	e0a00000 	adc	r0, r0, r0
40006978:	20433a81 	subcs	r3, r3, r1, lsl #21
4000697c:	e1530a01 	cmp	r3, r1, lsl #20
40006980:	e0a00000 	adc	r0, r0, r0
40006984:	20433a01 	subcs	r3, r3, r1, lsl #20
40006988:	e1530981 	cmp	r3, r1, lsl #19
4000698c:	e0a00000 	adc	r0, r0, r0
40006990:	20433981 	subcs	r3, r3, r1, lsl #19
40006994:	e1530901 	cmp	r3, r1, lsl #18
40006998:	e0a00000 	adc	r0, r0, r0
4000699c:	20433901 	subcs	r3, r3, r1, lsl #18
400069a0:	e1530881 	cmp	r3, r1, lsl #17
400069a4:	e0a00000 	adc	r0, r0, r0
400069a8:	20433881 	subcs	r3, r3, r1, lsl #17
400069ac:	e1530801 	cmp	r3, r1, lsl #16
400069b0:	e0a00000 	adc	r0, r0, r0
400069b4:	20433801 	subcs	r3, r3, r1, lsl #16
400069b8:	e1530781 	cmp	r3, r1, lsl #15
400069bc:	e0a00000 	adc	r0, r0, r0
400069c0:	20433781 	subcs	r3, r3, r1, lsl #15
400069c4:	e1530701 	cmp	r3, r1, lsl #14
400069c8:	e0a00000 	adc	r0, r0, r0
400069cc:	20433701 	subcs	r3, r3, r1, lsl #14
400069d0:	e1530681 	cmp	r3, r1, lsl #13
400069d4:	e0a00000 	adc	r0, r0, r0
400069d8:	20433681 	subcs	r3, r3, r1, lsl #13
400069dc:	e1530601 	cmp	r3, r1, lsl #12
400069e0:	e0a00000 	adc	r0, r0, r0
400069e4:	20433601 	subcs	r3, r3, r1, lsl #12
400069e8:	e1530581 	cmp	r3, r1, lsl #11
400069ec:	e0a00000 	adc	r0, r0, r0
400069f0:	20433581 	subcs	r3, r3, r1, lsl #11
400069f4:	e1530501 	cmp	r3, r1, lsl #10
400069f8:	e0a00000 	adc	r0, r0, r0
400069fc:	20433501 	subcs	r3, r3, r1, lsl #10
40006a00:	e1530481 	cmp	r3, r1, lsl #9
40006a04:	e0a00000 	adc	r0, r0, r0
40006a08:	20433481 	subcs	r3, r3, r1, lsl #9
40006a0c:	e1530401 	cmp	r3, r1, lsl #8
40006a10:	e0a00000 	adc	r0, r0, r0
40006a14:	20433401 	subcs	r3, r3, r1, lsl #8
40006a18:	e1530381 	cmp	r3, r1, lsl #7
40006a1c:	e0a00000 	adc	r0, r0, r0
40006a20:	20433381 	subcs	r3, r3, r1, lsl #7
40006a24:	e1530301 	cmp	r3, r1, lsl #6
40006a28:	e0a00000 	adc	r0, r0, r0
40006a2c:	20433301 	subcs	r3, r3, r1, lsl #6
40006a30:	e1530281 	cmp	r3, r1, lsl #5
40006a34:	e0a00000 	adc	r0, r0, r0
40006a38:	20433281 	subcs	r3, r3, r1, lsl #5
40006a3c:	e1530201 	cmp	r3, r1, lsl #4
40006a40:	e0a00000 	adc	r0, r0, r0
40006a44:	20433201 	subcs	r3, r3, r1, lsl #4
40006a48:	e1530181 	cmp	r3, r1, lsl #3
40006a4c:	e0a00000 	adc	r0, r0, r0
40006a50:	20433181 	subcs	r3, r3, r1, lsl #3
40006a54:	e1530101 	cmp	r3, r1, lsl #2
40006a58:	e0a00000 	adc	r0, r0, r0
40006a5c:	20433101 	subcs	r3, r3, r1, lsl #2
40006a60:	e1530081 	cmp	r3, r1, lsl #1
40006a64:	e0a00000 	adc	r0, r0, r0
40006a68:	20433081 	subcs	r3, r3, r1, lsl #1
40006a6c:	e1530001 	cmp	r3, r1
40006a70:	e0a00000 	adc	r0, r0, r0
40006a74:	20433001 	subcs	r3, r3, r1
40006a78:	e35c0000 	cmp	ip, #0
40006a7c:	42600000 	rsbmi	r0, r0, #0
40006a80:	e12fff1e 	bx	lr
40006a84:	e13c0000 	teq	ip, r0
40006a88:	42600000 	rsbmi	r0, r0, #0
40006a8c:	e12fff1e 	bx	lr
40006a90:	33a00000 	movcc	r0, #0
40006a94:	01a00fcc 	asreq	r0, ip, #31
40006a98:	03800001 	orreq	r0, r0, #1
40006a9c:	e12fff1e 	bx	lr
40006aa0:	e16f2f11 	clz	r2, r1
40006aa4:	e262201f 	rsb	r2, r2, #31
40006aa8:	e35c0000 	cmp	ip, #0
40006aac:	e1a00233 	lsr	r0, r3, r2
40006ab0:	42600000 	rsbmi	r0, r0, #0
40006ab4:	e12fff1e 	bx	lr
40006ab8:	e3500000 	cmp	r0, #0
40006abc:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
40006ac0:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
40006ac4:	ea000007 	b	40006ae8 <__aeabi_idiv0>

40006ac8 <__aeabi_idivmod>:
__aeabi_idivmod():
40006ac8:	e3510000 	cmp	r1, #0
40006acc:	0afffff9 	beq	40006ab8 <.divsi3_skip_div0_test+0x208>
40006ad0:	e92d4003 	push	{r0, r1, lr}
40006ad4:	ebffff75 	bl	400068b0 <.divsi3_skip_div0_test>
40006ad8:	e8bd4006 	pop	{r1, r2, lr}
40006adc:	e0030092 	mul	r3, r2, r0
40006ae0:	e0411003 	sub	r1, r1, r3
40006ae4:	e12fff1e 	bx	lr

40006ae8 <__aeabi_idiv0>:
__aeabi_idiv0():
40006ae8:	e12fff1e 	bx	lr

40006aec <__aeabi_frsub>:
__aeabi_frsub():
40006aec:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
40006af0:	ea000000 	b	40006af8 <__addsf3>

40006af4 <__aeabi_fsub>:
__aeabi_fsub():
40006af4:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

40006af8 <__addsf3>:
__addsf3():
40006af8:	e1b02080 	lsls	r2, r0, #1
40006afc:	11b03081 	lslsne	r3, r1, #1
40006b00:	11320003 	teqne	r2, r3
40006b04:	11f0cc42 	mvnsne	ip, r2, asr #24
40006b08:	11f0cc43 	mvnsne	ip, r3, asr #24
40006b0c:	0a00003c 	beq	40006c04 <__addsf3+0x10c>
40006b10:	e1a02c22 	lsr	r2, r2, #24
40006b14:	e0723c23 	rsbs	r3, r2, r3, lsr #24
40006b18:	c0822003 	addgt	r2, r2, r3
40006b1c:	c0201001 	eorgt	r1, r0, r1
40006b20:	c0210000 	eorgt	r0, r1, r0
40006b24:	c0201001 	eorgt	r1, r0, r1
40006b28:	b2633000 	rsblt	r3, r3, #0
40006b2c:	e3530019 	cmp	r3, #25
40006b30:	812fff1e 	bxhi	lr
40006b34:	e3100102 	tst	r0, #-2147483648	; 0x80000000
40006b38:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40006b3c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
40006b40:	12600000 	rsbne	r0, r0, #0
40006b44:	e3110102 	tst	r1, #-2147483648	; 0x80000000
40006b48:	e3811502 	orr	r1, r1, #8388608	; 0x800000
40006b4c:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
40006b50:	12611000 	rsbne	r1, r1, #0
40006b54:	e1320003 	teq	r2, r3
40006b58:	0a000023 	beq	40006bec <__addsf3+0xf4>
40006b5c:	e2422001 	sub	r2, r2, #1
40006b60:	e0900351 	adds	r0, r0, r1, asr r3
40006b64:	e2633020 	rsb	r3, r3, #32
40006b68:	e1a01311 	lsl	r1, r1, r3
40006b6c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40006b70:	5a000001 	bpl	40006b7c <__addsf3+0x84>
40006b74:	e2711000 	rsbs	r1, r1, #0
40006b78:	e2e00000 	rsc	r0, r0, #0
40006b7c:	e3500502 	cmp	r0, #8388608	; 0x800000
40006b80:	3a00000b 	bcc	40006bb4 <__addsf3+0xbc>
40006b84:	e3500401 	cmp	r0, #16777216	; 0x1000000
40006b88:	3a000004 	bcc	40006ba0 <__addsf3+0xa8>
40006b8c:	e1b000a0 	lsrs	r0, r0, #1
40006b90:	e1a01061 	rrx	r1, r1
40006b94:	e2822001 	add	r2, r2, #1
40006b98:	e35200fe 	cmp	r2, #254	; 0xfe
40006b9c:	2a00002d 	bcs	40006c58 <__addsf3+0x160>
40006ba0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
40006ba4:	e0a00b82 	adc	r0, r0, r2, lsl #23
40006ba8:	03c00001 	biceq	r0, r0, #1
40006bac:	e1800003 	orr	r0, r0, r3
40006bb0:	e12fff1e 	bx	lr
40006bb4:	e1b01081 	lsls	r1, r1, #1
40006bb8:	e0a00000 	adc	r0, r0, r0
40006bbc:	e3100502 	tst	r0, #8388608	; 0x800000
40006bc0:	e2422001 	sub	r2, r2, #1
40006bc4:	1afffff5 	bne	40006ba0 <__addsf3+0xa8>
40006bc8:	e16fcf10 	clz	ip, r0
40006bcc:	e24cc008 	sub	ip, ip, #8
40006bd0:	e052200c 	subs	r2, r2, ip
40006bd4:	e1a00c10 	lsl	r0, r0, ip
40006bd8:	a0800b82 	addge	r0, r0, r2, lsl #23
40006bdc:	b2622000 	rsblt	r2, r2, #0
40006be0:	a1800003 	orrge	r0, r0, r3
40006be4:	b1830230 	orrlt	r0, r3, r0, lsr r2
40006be8:	e12fff1e 	bx	lr
40006bec:	e3320000 	teq	r2, #0
40006bf0:	e2211502 	eor	r1, r1, #8388608	; 0x800000
40006bf4:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
40006bf8:	02822001 	addeq	r2, r2, #1
40006bfc:	12433001 	subne	r3, r3, #1
40006c00:	eaffffd5 	b	40006b5c <__addsf3+0x64>
40006c04:	e1a03081 	lsl	r3, r1, #1
40006c08:	e1f0cc42 	mvns	ip, r2, asr #24
40006c0c:	11f0cc43 	mvnsne	ip, r3, asr #24
40006c10:	0a000013 	beq	40006c64 <__addsf3+0x16c>
40006c14:	e1320003 	teq	r2, r3
40006c18:	0a000002 	beq	40006c28 <__addsf3+0x130>
40006c1c:	e3320000 	teq	r2, #0
40006c20:	01a00001 	moveq	r0, r1
40006c24:	e12fff1e 	bx	lr
40006c28:	e1300001 	teq	r0, r1
40006c2c:	13a00000 	movne	r0, #0
40006c30:	112fff1e 	bxne	lr
40006c34:	e31204ff 	tst	r2, #-16777216	; 0xff000000
40006c38:	1a000002 	bne	40006c48 <__addsf3+0x150>
40006c3c:	e1b00080 	lsls	r0, r0, #1
40006c40:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
40006c44:	e12fff1e 	bx	lr
40006c48:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
40006c4c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
40006c50:	312fff1e 	bxcc	lr
40006c54:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40006c58:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
40006c5c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40006c60:	e12fff1e 	bx	lr
40006c64:	e1f02c42 	mvns	r2, r2, asr #24
40006c68:	11a00001 	movne	r0, r1
40006c6c:	01f03c43 	mvnseq	r3, r3, asr #24
40006c70:	11a01000 	movne	r1, r0
40006c74:	e1b02480 	lsls	r2, r0, #9
40006c78:	01b03481 	lslseq	r3, r1, #9
40006c7c:	01300001 	teqeq	r0, r1
40006c80:	13800501 	orrne	r0, r0, #4194304	; 0x400000
40006c84:	e12fff1e 	bx	lr

40006c88 <__aeabi_ui2f>:
__floatunsisf():
40006c88:	e3a03000 	mov	r3, #0
40006c8c:	ea000001 	b	40006c98 <__aeabi_i2f+0x8>

40006c90 <__aeabi_i2f>:
__floatsisf():
40006c90:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
40006c94:	42600000 	rsbmi	r0, r0, #0
40006c98:	e1b0c000 	movs	ip, r0
40006c9c:	012fff1e 	bxeq	lr
40006ca0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
40006ca4:	e1a01000 	mov	r1, r0
40006ca8:	e3a00000 	mov	r0, #0
40006cac:	ea00000f 	b	40006cf0 <__aeabi_l2f+0x30>

40006cb0 <__aeabi_ul2f>:
__aeabi_ul2f():
40006cb0:	e1902001 	orrs	r2, r0, r1
40006cb4:	012fff1e 	bxeq	lr
40006cb8:	e3a03000 	mov	r3, #0
40006cbc:	ea000005 	b	40006cd8 <__aeabi_l2f+0x18>

40006cc0 <__aeabi_l2f>:
__aeabi_l2f():
40006cc0:	e1902001 	orrs	r2, r0, r1
40006cc4:	012fff1e 	bxeq	lr
40006cc8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
40006ccc:	5a000001 	bpl	40006cd8 <__aeabi_l2f+0x18>
40006cd0:	e2700000 	rsbs	r0, r0, #0
40006cd4:	e2e11000 	rsc	r1, r1, #0
40006cd8:	e1b0c001 	movs	ip, r1
40006cdc:	01a0c000 	moveq	ip, r0
40006ce0:	01a01000 	moveq	r1, r0
40006ce4:	03a00000 	moveq	r0, #0
40006ce8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
40006cec:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
40006cf0:	e2433502 	sub	r3, r3, #8388608	; 0x800000
40006cf4:	e16f2f1c 	clz	r2, ip
40006cf8:	e2522008 	subs	r2, r2, #8
40006cfc:	e0433b82 	sub	r3, r3, r2, lsl #23
40006d00:	ba000006 	blt	40006d20 <__aeabi_l2f+0x60>
40006d04:	e0833211 	add	r3, r3, r1, lsl r2
40006d08:	e1a0c210 	lsl	ip, r0, r2
40006d0c:	e2622020 	rsb	r2, r2, #32
40006d10:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
40006d14:	e0a30230 	adc	r0, r3, r0, lsr r2
40006d18:	03c00001 	biceq	r0, r0, #1
40006d1c:	e12fff1e 	bx	lr
40006d20:	e2822020 	add	r2, r2, #32
40006d24:	e1a0c211 	lsl	ip, r1, r2
40006d28:	e2622020 	rsb	r2, r2, #32
40006d2c:	e190008c 	orrs	r0, r0, ip, lsl #1
40006d30:	e0a30231 	adc	r0, r3, r1, lsr r2
40006d34:	01c00fac 	biceq	r0, r0, ip, lsr #31
40006d38:	e12fff1e 	bx	lr

40006d3c <__aeabi_fmul>:
__aeabi_fmul():
40006d3c:	e3a0c0ff 	mov	ip, #255	; 0xff
40006d40:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40006d44:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40006d48:	1132000c 	teqne	r2, ip
40006d4c:	1133000c 	teqne	r3, ip
40006d50:	0a00003e 	beq	40006e50 <__aeabi_fmul+0x114>
40006d54:	e0822003 	add	r2, r2, r3
40006d58:	e020c001 	eor	ip, r0, r1
40006d5c:	e1b00480 	lsls	r0, r0, #9
40006d60:	11b01481 	lslsne	r1, r1, #9
40006d64:	0a000010 	beq	40006dac <__aeabi_fmul+0x70>
40006d68:	e3a03302 	mov	r3, #134217728	; 0x8000000
40006d6c:	e18302a0 	orr	r0, r3, r0, lsr #5
40006d70:	e18312a1 	orr	r1, r3, r1, lsr #5
40006d74:	e0813190 	umull	r3, r1, r0, r1
40006d78:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40006d7c:	e3510502 	cmp	r1, #8388608	; 0x800000
40006d80:	31a01081 	lslcc	r1, r1, #1
40006d84:	31811fa3 	orrcc	r1, r1, r3, lsr #31
40006d88:	31a03083 	lslcc	r3, r3, #1
40006d8c:	e1800001 	orr	r0, r0, r1
40006d90:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
40006d94:	e35200fd 	cmp	r2, #253	; 0xfd
40006d98:	8a00000f 	bhi	40006ddc <__aeabi_fmul+0xa0>
40006d9c:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
40006da0:	e0a00b82 	adc	r0, r0, r2, lsl #23
40006da4:	03c00001 	biceq	r0, r0, #1
40006da8:	e12fff1e 	bx	lr
40006dac:	e3300000 	teq	r0, #0
40006db0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40006db4:	01a01481 	lsleq	r1, r1, #9
40006db8:	e18c04a0 	orr	r0, ip, r0, lsr #9
40006dbc:	e18004a1 	orr	r0, r0, r1, lsr #9
40006dc0:	e252207f 	subs	r2, r2, #127	; 0x7f
40006dc4:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40006dc8:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40006dcc:	c12fff1e 	bxgt	lr
40006dd0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40006dd4:	e3a03000 	mov	r3, #0
40006dd8:	e2522001 	subs	r2, r2, #1
40006ddc:	ca000035 	bgt	40006eb8 <__aeabi_fmul+0x17c>
40006de0:	e3720019 	cmn	r2, #25
40006de4:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
40006de8:	d12fff1e 	bxle	lr
40006dec:	e2622000 	rsb	r2, r2, #0
40006df0:	e1b01080 	lsls	r1, r0, #1
40006df4:	e1a01231 	lsr	r1, r1, r2
40006df8:	e2622020 	rsb	r2, r2, #32
40006dfc:	e1a0c210 	lsl	ip, r0, r2
40006e00:	e1b00061 	rrxs	r0, r1
40006e04:	e2a00000 	adc	r0, r0, #0
40006e08:	e193308c 	orrs	r3, r3, ip, lsl #1
40006e0c:	01c00fac 	biceq	r0, r0, ip, lsr #31
40006e10:	e12fff1e 	bx	lr
40006e14:	e3320000 	teq	r2, #0
40006e18:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
40006e1c:	01a00080 	lsleq	r0, r0, #1
40006e20:	03100502 	tsteq	r0, #8388608	; 0x800000
40006e24:	02422001 	subeq	r2, r2, #1
40006e28:	0afffffb 	beq	40006e1c <__aeabi_fmul+0xe0>
40006e2c:	e180000c 	orr	r0, r0, ip
40006e30:	e3330000 	teq	r3, #0
40006e34:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40006e38:	01a01081 	lsleq	r1, r1, #1
40006e3c:	03110502 	tsteq	r1, #8388608	; 0x800000
40006e40:	02433001 	subeq	r3, r3, #1
40006e44:	0afffffb 	beq	40006e38 <__aeabi_fmul+0xfc>
40006e48:	e181100c 	orr	r1, r1, ip
40006e4c:	eaffffc0 	b	40006d54 <__aeabi_fmul+0x18>
40006e50:	e00c3ba1 	and	r3, ip, r1, lsr #23
40006e54:	e132000c 	teq	r2, ip
40006e58:	1133000c 	teqne	r3, ip
40006e5c:	0a000005 	beq	40006e78 <__aeabi_fmul+0x13c>
40006e60:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40006e64:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40006e68:	1affffe9 	bne	40006e14 <__aeabi_fmul+0xd8>
40006e6c:	e0200001 	eor	r0, r0, r1
40006e70:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40006e74:	e12fff1e 	bx	lr
40006e78:	e3300000 	teq	r0, #0
40006e7c:	13300102 	teqne	r0, #-2147483648	; 0x80000000
40006e80:	01a00001 	moveq	r0, r1
40006e84:	13310000 	teqne	r1, #0
40006e88:	13310102 	teqne	r1, #-2147483648	; 0x80000000
40006e8c:	0a00000d 	beq	40006ec8 <__aeabi_fmul+0x18c>
40006e90:	e132000c 	teq	r2, ip
40006e94:	1a000001 	bne	40006ea0 <__aeabi_fmul+0x164>
40006e98:	e1b02480 	lsls	r2, r0, #9
40006e9c:	1a000009 	bne	40006ec8 <__aeabi_fmul+0x18c>
40006ea0:	e133000c 	teq	r3, ip
40006ea4:	1a000002 	bne	40006eb4 <__aeabi_fmul+0x178>
40006ea8:	e1b03481 	lsls	r3, r1, #9
40006eac:	11a00001 	movne	r0, r1
40006eb0:	1a000004 	bne	40006ec8 <__aeabi_fmul+0x18c>
40006eb4:	e0200001 	eor	r0, r0, r1
40006eb8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40006ebc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
40006ec0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40006ec4:	e12fff1e 	bx	lr
40006ec8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
40006ecc:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
40006ed0:	e12fff1e 	bx	lr

40006ed4 <__aeabi_fdiv>:
__aeabi_fdiv():
40006ed4:	e3a0c0ff 	mov	ip, #255	; 0xff
40006ed8:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40006edc:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40006ee0:	1132000c 	teqne	r2, ip
40006ee4:	1133000c 	teqne	r3, ip
40006ee8:	0a00003a 	beq	40006fd8 <__aeabi_fdiv+0x104>
40006eec:	e0422003 	sub	r2, r2, r3
40006ef0:	e020c001 	eor	ip, r0, r1
40006ef4:	e1b01481 	lsls	r1, r1, #9
40006ef8:	e1a00480 	lsl	r0, r0, #9
40006efc:	0a00001c 	beq	40006f74 <__aeabi_fdiv+0xa0>
40006f00:	e3a03201 	mov	r3, #268435456	; 0x10000000
40006f04:	e1831221 	orr	r1, r3, r1, lsr #4
40006f08:	e1833220 	orr	r3, r3, r0, lsr #4
40006f0c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40006f10:	e1530001 	cmp	r3, r1
40006f14:	31a03083 	lslcc	r3, r3, #1
40006f18:	e2a2207d 	adc	r2, r2, #125	; 0x7d
40006f1c:	e3a0c502 	mov	ip, #8388608	; 0x800000
40006f20:	e1530001 	cmp	r3, r1
40006f24:	20433001 	subcs	r3, r3, r1
40006f28:	2180000c 	orrcs	r0, r0, ip
40006f2c:	e15300a1 	cmp	r3, r1, lsr #1
40006f30:	204330a1 	subcs	r3, r3, r1, lsr #1
40006f34:	218000ac 	orrcs	r0, r0, ip, lsr #1
40006f38:	e1530121 	cmp	r3, r1, lsr #2
40006f3c:	20433121 	subcs	r3, r3, r1, lsr #2
40006f40:	2180012c 	orrcs	r0, r0, ip, lsr #2
40006f44:	e15301a1 	cmp	r3, r1, lsr #3
40006f48:	204331a1 	subcs	r3, r3, r1, lsr #3
40006f4c:	218001ac 	orrcs	r0, r0, ip, lsr #3
40006f50:	e1b03203 	lsls	r3, r3, #4
40006f54:	11b0c22c 	lsrsne	ip, ip, #4
40006f58:	1afffff0 	bne	40006f20 <__aeabi_fdiv+0x4c>
40006f5c:	e35200fd 	cmp	r2, #253	; 0xfd
40006f60:	8affff9d 	bhi	40006ddc <__aeabi_fmul+0xa0>
40006f64:	e1530001 	cmp	r3, r1
40006f68:	e0a00b82 	adc	r0, r0, r2, lsl #23
40006f6c:	03c00001 	biceq	r0, r0, #1
40006f70:	e12fff1e 	bx	lr
40006f74:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40006f78:	e18c04a0 	orr	r0, ip, r0, lsr #9
40006f7c:	e292207f 	adds	r2, r2, #127	; 0x7f
40006f80:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40006f84:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40006f88:	c12fff1e 	bxgt	lr
40006f8c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40006f90:	e3a03000 	mov	r3, #0
40006f94:	e2522001 	subs	r2, r2, #1
40006f98:	eaffff8f 	b	40006ddc <__aeabi_fmul+0xa0>
40006f9c:	e3320000 	teq	r2, #0
40006fa0:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
40006fa4:	01a00080 	lsleq	r0, r0, #1
40006fa8:	03100502 	tsteq	r0, #8388608	; 0x800000
40006fac:	02422001 	subeq	r2, r2, #1
40006fb0:	0afffffb 	beq	40006fa4 <__aeabi_fdiv+0xd0>
40006fb4:	e180000c 	orr	r0, r0, ip
40006fb8:	e3330000 	teq	r3, #0
40006fbc:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40006fc0:	01a01081 	lsleq	r1, r1, #1
40006fc4:	03110502 	tsteq	r1, #8388608	; 0x800000
40006fc8:	02433001 	subeq	r3, r3, #1
40006fcc:	0afffffb 	beq	40006fc0 <__aeabi_fdiv+0xec>
40006fd0:	e181100c 	orr	r1, r1, ip
40006fd4:	eaffffc4 	b	40006eec <__aeabi_fdiv+0x18>
40006fd8:	e00c3ba1 	and	r3, ip, r1, lsr #23
40006fdc:	e132000c 	teq	r2, ip
40006fe0:	1a000005 	bne	40006ffc <__aeabi_fdiv+0x128>
40006fe4:	e1b02480 	lsls	r2, r0, #9
40006fe8:	1affffb6 	bne	40006ec8 <__aeabi_fmul+0x18c>
40006fec:	e133000c 	teq	r3, ip
40006ff0:	1affffaf 	bne	40006eb4 <__aeabi_fmul+0x178>
40006ff4:	e1a00001 	mov	r0, r1
40006ff8:	eaffffb2 	b	40006ec8 <__aeabi_fmul+0x18c>
40006ffc:	e133000c 	teq	r3, ip
40007000:	1a000003 	bne	40007014 <__aeabi_fdiv+0x140>
40007004:	e1b03481 	lsls	r3, r1, #9
40007008:	0affff97 	beq	40006e6c <__aeabi_fmul+0x130>
4000700c:	e1a00001 	mov	r0, r1
40007010:	eaffffac 	b	40006ec8 <__aeabi_fmul+0x18c>
40007014:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40007018:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
4000701c:	1affffde 	bne	40006f9c <__aeabi_fdiv+0xc8>
40007020:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
40007024:	1affffa2 	bne	40006eb4 <__aeabi_fmul+0x178>
40007028:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
4000702c:	1affff8e 	bne	40006e6c <__aeabi_fmul+0x130>
40007030:	eaffffa4 	b	40006ec8 <__aeabi_fmul+0x18c>

40007034 <__gesf2>:
__gesf2():
40007034:	e3e0c000 	mvn	ip, #0
40007038:	ea000002 	b	40007048 <__cmpsf2+0x4>

4000703c <__lesf2>:
__ltsf2():
4000703c:	e3a0c001 	mov	ip, #1
40007040:	ea000000 	b	40007048 <__cmpsf2+0x4>

40007044 <__cmpsf2>:
__cmpsf2():
40007044:	e3a0c001 	mov	ip, #1
40007048:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000704c:	e1a02080 	lsl	r2, r0, #1
40007050:	e1a03081 	lsl	r3, r1, #1
40007054:	e1f0cc42 	mvns	ip, r2, asr #24
40007058:	11f0cc43 	mvnsne	ip, r3, asr #24
4000705c:	0a000007 	beq	40007080 <__cmpsf2+0x3c>
40007060:	e28dd004 	add	sp, sp, #4
40007064:	e192c0a3 	orrs	ip, r2, r3, lsr #1
40007068:	11300001 	teqne	r0, r1
4000706c:	50520003 	subspl	r0, r2, r3
40007070:	81a00fc1 	asrhi	r0, r1, #31
40007074:	31e00fc1 	mvncc	r0, r1, asr #31
40007078:	13800001 	orrne	r0, r0, #1
4000707c:	e12fff1e 	bx	lr
40007080:	e1f0cc42 	mvns	ip, r2, asr #24
40007084:	1a000001 	bne	40007090 <__cmpsf2+0x4c>
40007088:	e1b0c480 	lsls	ip, r0, #9
4000708c:	1a000003 	bne	400070a0 <__cmpsf2+0x5c>
40007090:	e1f0cc43 	mvns	ip, r3, asr #24
40007094:	1afffff1 	bne	40007060 <__cmpsf2+0x1c>
40007098:	e1b0c481 	lsls	ip, r1, #9
4000709c:	0affffef 	beq	40007060 <__cmpsf2+0x1c>
400070a0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
400070a4:	e12fff1e 	bx	lr

400070a8 <__aeabi_cfrcmple>:
__aeabi_cfrcmple():
400070a8:	e1a0c000 	mov	ip, r0
400070ac:	e1a00001 	mov	r0, r1
400070b0:	e1a0100c 	mov	r1, ip
400070b4:	eaffffff 	b	400070b8 <__aeabi_cfcmpeq>

400070b8 <__aeabi_cfcmpeq>:
__aeabi_cfcmpeq():
400070b8:	e92d400f 	push	{r0, r1, r2, r3, lr}
400070bc:	ebffffe0 	bl	40007044 <__cmpsf2>
400070c0:	e3500000 	cmp	r0, #0
400070c4:	43700000 	cmnmi	r0, #0
400070c8:	e8bd800f 	pop	{r0, r1, r2, r3, pc}

400070cc <__aeabi_fcmpeq>:
__aeabi_fcmpeq():
400070cc:	e52de008 	str	lr, [sp, #-8]!
400070d0:	ebfffff8 	bl	400070b8 <__aeabi_cfcmpeq>
400070d4:	03a00001 	moveq	r0, #1
400070d8:	13a00000 	movne	r0, #0
400070dc:	e49df008 	ldr	pc, [sp], #8

400070e0 <__aeabi_fcmplt>:
__aeabi_fcmplt():
400070e0:	e52de008 	str	lr, [sp, #-8]!
400070e4:	ebfffff3 	bl	400070b8 <__aeabi_cfcmpeq>
400070e8:	33a00001 	movcc	r0, #1
400070ec:	23a00000 	movcs	r0, #0
400070f0:	e49df008 	ldr	pc, [sp], #8

400070f4 <__aeabi_fcmple>:
__aeabi_fcmple():
400070f4:	e52de008 	str	lr, [sp, #-8]!
400070f8:	ebffffee 	bl	400070b8 <__aeabi_cfcmpeq>
400070fc:	93a00001 	movls	r0, #1
40007100:	83a00000 	movhi	r0, #0
40007104:	e49df008 	ldr	pc, [sp], #8

40007108 <__aeabi_fcmpge>:
__aeabi_fcmpge():
40007108:	e52de008 	str	lr, [sp, #-8]!
4000710c:	ebffffe5 	bl	400070a8 <__aeabi_cfrcmple>
40007110:	93a00001 	movls	r0, #1
40007114:	83a00000 	movhi	r0, #0
40007118:	e49df008 	ldr	pc, [sp], #8

4000711c <__aeabi_fcmpgt>:
__aeabi_fcmpgt():
4000711c:	e52de008 	str	lr, [sp, #-8]!
40007120:	ebffffe0 	bl	400070a8 <__aeabi_cfrcmple>
40007124:	33a00001 	movcc	r0, #1
40007128:	23a00000 	movcs	r0, #0
4000712c:	e49df008 	ldr	pc, [sp], #8

Disassembly of section .text.mvBinHdrDispatcher:

40007130 <mvBinHdrDispatcher>:
mvBinHdrDispatcher():
40007130:	b510      	push	{r4, lr}
40007132:	4c0a      	ldr	r4, [pc, #40]	; (4000715c <mvBinHdrDispatcher+0x2c>)
40007134:	e00e      	b.n	40007154 <mvBinHdrDispatcher+0x24>
40007136:	4780      	blx	r0
40007138:	b158      	cbz	r0, 40007152 <mvBinHdrDispatcher+0x22>
4000713a:	f000 f815 	bl	40007168 <mvUartInit>
4000713e:	4808      	ldr	r0, [pc, #32]	; (40007160 <mvBinHdrDispatcher+0x30>)
40007140:	f000 f814 	bl	4000716c <putstring>
40007144:	6820      	ldr	r0, [r4, #0]
40007146:	f000 f811 	bl	4000716c <putstring>
4000714a:	4806      	ldr	r0, [pc, #24]	; (40007164 <mvBinHdrDispatcher+0x34>)
4000714c:	f000 f80e 	bl	4000716c <putstring>
40007150:	e7fe      	b.n	40007150 <mvBinHdrDispatcher+0x20>
40007152:	3408      	adds	r4, #8
40007154:	6860      	ldr	r0, [r4, #4]
40007156:	2800      	cmp	r0, #0
40007158:	d1ed      	bne.n	40007136 <mvBinHdrDispatcher+0x6>
4000715a:	bd10      	pop	{r4, pc}
4000715c:	400178a8 	andmi	r7, r1, r8, lsr #17
40007160:	40014a20 	andmi	r4, r1, r0, lsr #20
40007164:	40014a38 	andmi	r4, r1, r8, lsr sl

Disassembly of section .text.mvUartInit:

40007168 <mvUartInit>:
mvUartInit():
40007168:	4770      	bx	lr

Disassembly of section .text.mvUartPutc:

4000716a <mvUartPutc>:
mvUartPutc():
4000716a:	4770      	bx	lr

Disassembly of section .text.putstring:

4000716c <putstring>:
putstring():
4000716c:	4770      	bx	lr

Disassembly of section .text.putdata:

4000716e <putdata>:
putdata():
4000716e:	4770      	bx	lr

Disassembly of section .text.mvGeneralInit:

40007170 <mvGeneralInit>:
mvGeneralInit():
40007170:	b508      	push	{r3, lr}
40007172:	4a25      	ldr	r2, [pc, #148]	; (40007208 <mvGeneralInit+0x98>)
40007174:	4b25      	ldr	r3, [pc, #148]	; (4000720c <mvGeneralInit+0x9c>)
40007176:	4926      	ldr	r1, [pc, #152]	; (40007210 <mvGeneralInit+0xa0>)
40007178:	601a      	str	r2, [r3, #0]
4000717a:	f04f 4228 	mov.w	r2, #2818572288	; 0xa8000000
4000717e:	645a      	str	r2, [r3, #68]	; 0x44
40007180:	2300      	movs	r3, #0
40007182:	4a24      	ldr	r2, [pc, #144]	; (40007214 <mvGeneralInit+0xa4>)
40007184:	6013      	str	r3, [r2, #0]
40007186:	6053      	str	r3, [r2, #4]
40007188:	f842 1c08 	str.w	r1, [r2, #-8]
4000718c:	f04f 412f 	mov.w	r1, #2936012800	; 0xaf000000
40007190:	60d1      	str	r1, [r2, #12]
40007192:	6113      	str	r3, [r2, #16]
40007194:	6153      	str	r3, [r2, #20]
40007196:	4b20      	ldr	r3, [pc, #128]	; (40007218 <mvGeneralInit+0xa8>)
40007198:	4a20      	ldr	r2, [pc, #128]	; (4000721c <mvGeneralInit+0xac>)
4000719a:	4921      	ldr	r1, [pc, #132]	; (40007220 <mvGeneralInit+0xb0>)
4000719c:	601a      	str	r2, [r3, #0]
4000719e:	4b21      	ldr	r3, [pc, #132]	; (40007224 <mvGeneralInit+0xb4>)
400071a0:	681a      	ldr	r2, [r3, #0]
400071a2:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
400071a6:	f022 020f 	bic.w	r2, r2, #15
400071aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
400071ae:	f042 0202 	orr.w	r2, r2, #2
400071b2:	f843 2b04 	str.w	r2, [r3], #4
400071b6:	428b      	cmp	r3, r1
400071b8:	d1f2      	bne.n	400071a0 <mvGeneralInit+0x30>
400071ba:	4a1b      	ldr	r2, [pc, #108]	; (40007228 <mvGeneralInit+0xb8>)
400071bc:	6813      	ldr	r3, [r2, #0]
400071be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
400071c2:	f023 030f 	bic.w	r3, r3, #15
400071c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
400071ca:	f043 0302 	orr.w	r3, r3, #2
400071ce:	6013      	str	r3, [r2, #0]
400071d0:	f04f 0100 	mov.w	r1, #0
400071d4:	ee08 1f17 	mcr	15, 0, r1, cr8, cr7, {0}
400071d8:	bf00      	nop
400071da:	bf00      	nop
400071dc:	bf00      	nop
400071de:	bf00      	nop
400071e0:	bf00      	nop
400071e2:	f00d fbf1 	bl	400149c8 <mvHwsTwsiInitWrapper>
400071e6:	f00d fbd1 	bl	4001498c <mvBoardIdGet>
400071ea:	2850      	cmp	r0, #80	; 0x50
400071ec:	d003      	beq.n	400071f6 <mvGeneralInit+0x86>
400071ee:	f00d fbcd 	bl	4001498c <mvBoardIdGet>
400071f2:	2851      	cmp	r0, #81	; 0x51
400071f4:	d106      	bne.n	40007204 <mvGeneralInit+0x94>
400071f6:	4b0d      	ldr	r3, [pc, #52]	; (4000722c <mvGeneralInit+0xbc>)
400071f8:	681a      	ldr	r2, [r3, #0]
400071fa:	f422 227f 	bic.w	r2, r2, #1044480	; 0xff000
400071fe:	f442 3208 	orr.w	r2, r2, #139264	; 0x22000
40007202:	601a      	str	r2, [r3, #0]
40007204:	2000      	movs	r0, #0
40007206:	bd08      	pop	{r3, pc}
40007208:	000f0081 	andeq	r0, pc, r1, lsl #1
4000720c:	d0020010 	andle	r0, r2, r0, lsl r0
40007210:	03ff0031 	mvnseq	r0, #49	; 0x31
40007214:	d0020058 	andle	r0, r2, r8, asr r0
40007218:	d0020060 	andle	r0, r2, r0, rrx
4000721c:	000f0051 	andeq	r0, pc, r1, asr r0	; <UNPREDICTABLE>
40007220:	40002b00 	andmi	r2, r0, r0, lsl #22
40007224:	40002a00 	andmi	r2, r0, r0, lsl #20
40007228:	40002bc0 	andmi	r2, r0, r0, asr #23
4000722c:	d0018004 	andle	r8, r1, r4

Disassembly of section .text.mvHwsIndirectRegWrite:

40007230 <mvHwsIndirectRegWrite>:
mvHwsIndirectRegWrite():
40007230:	4807      	ldr	r0, [pc, #28]	; (40007250 <mvHwsIndirectRegWrite+0x20>)
40007232:	0409      	lsls	r1, r1, #16
40007234:	b510      	push	{r4, lr}
40007236:	f101 4400 	add.w	r4, r1, #2147483648	; 0x80000000
4000723a:	6004      	str	r4, [r0, #0]
4000723c:	6804      	ldr	r4, [r0, #0]
4000723e:	ea24 0403 	bic.w	r4, r4, r3
40007242:	4013      	ands	r3, r2
40007244:	431c      	orrs	r4, r3
40007246:	b2a4      	uxth	r4, r4
40007248:	1861      	adds	r1, r4, r1
4000724a:	6001      	str	r1, [r0, #0]
4000724c:	2000      	movs	r0, #0
4000724e:	bd10      	pop	{r4, pc}
40007250:	d0041b00 	andle	r1, r4, r0, lsl #22

Disassembly of section .text.mvHwsSerdesLastLaneGet:

40007254 <mvHwsSerdesLastLaneGet>:
mvHwsSerdesLastLaneGet():
40007254:	200c      	movs	r0, #12
40007256:	4770      	bx	lr

Disassembly of section .text.boardTopologyLoad:

40007258 <boardTopologyLoad>:
boardTopologyLoad():
40007258:	b570      	push	{r4, r5, r6, lr}
4000725a:	4604      	mov	r4, r0
4000725c:	f00d fb96 	bl	4001498c <mvBoardIdGet>
40007260:	f00d fbaa 	bl	400149b8 <mvBoardIdIndexGet>
40007264:	f000 fe14 	bl	40007e90 <mvHwsSerdesTopologyGet>
40007268:	2800      	cmp	r0, #0
4000726a:	d017      	beq.n	4000729c <boardTopologyLoad+0x44>
4000726c:	2300      	movs	r3, #0
4000726e:	4601      	mov	r1, r0
40007270:	4622      	mov	r2, r4
40007272:	7a4d      	ldrb	r5, [r1, #9]
40007274:	7255      	strb	r5, [r2, #9]
40007276:	18c5      	adds	r5, r0, r3
40007278:	686e      	ldr	r6, [r5, #4]
4000727a:	18e5      	adds	r5, r4, r3
4000727c:	606e      	str	r6, [r5, #4]
4000727e:	7a0d      	ldrb	r5, [r1, #8]
40007280:	7215      	strb	r5, [r2, #8]
40007282:	5cc5      	ldrb	r5, [r0, r3]
40007284:	54e5      	strb	r5, [r4, r3]
40007286:	3314      	adds	r3, #20
40007288:	68cd      	ldr	r5, [r1, #12]
4000728a:	60d5      	str	r5, [r2, #12]
4000728c:	690d      	ldr	r5, [r1, #16]
4000728e:	3114      	adds	r1, #20
40007290:	6115      	str	r5, [r2, #16]
40007292:	3214      	adds	r2, #20
40007294:	2b3c      	cmp	r3, #60	; 0x3c
40007296:	d1ec      	bne.n	40007272 <boardTopologyLoad+0x1a>
40007298:	2000      	movs	r0, #0
4000729a:	bd70      	pop	{r4, r5, r6, pc}
4000729c:	2010      	movs	r0, #16
4000729e:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvCtrlPexImpedanceCalibration:

400072a0 <mvCtrlPexImpedanceCalibration>:
mvCtrlPexImpedanceCalibration():
400072a0:	4b1d      	ldr	r3, [pc, #116]	; (40007318 <mvCtrlPexImpedanceCalibration+0x78>)
400072a2:	2000      	movs	r0, #0
400072a4:	b510      	push	{r4, lr}
400072a6:	f240 11c1 	movw	r1, #449	; 0x1c1
400072aa:	681a      	ldr	r2, [r3, #0]
400072ac:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
400072b0:	601a      	str	r2, [r3, #0]
400072b2:	2201      	movs	r2, #1
400072b4:	4613      	mov	r3, r2
400072b6:	f7ff ffbb 	bl	40007230 <mvHwsIndirectRegWrite>
400072ba:	2141      	movs	r1, #65	; 0x41
400072bc:	2000      	movs	r0, #0
400072be:	f44f 5288 	mov.w	r2, #4352	; 0x1100
400072c2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
400072c6:	f7ff ffb3 	bl	40007230 <mvHwsIndirectRegWrite>
400072ca:	2280      	movs	r2, #128	; 0x80
400072cc:	2157      	movs	r1, #87	; 0x57
400072ce:	2000      	movs	r0, #0
400072d0:	4613      	mov	r3, r2
400072d2:	f7ff ffad 	bl	40007230 <mvHwsIndirectRegWrite>
400072d6:	2000      	movs	r0, #0
400072d8:	2157      	movs	r1, #87	; 0x57
400072da:	2380      	movs	r3, #128	; 0x80
400072dc:	4602      	mov	r2, r0
400072de:	f7ff ffa7 	bl	40007230 <mvHwsIndirectRegWrite>
400072e2:	f241 3088 	movw	r0, #5000	; 0x1388
400072e6:	f00d f811 	bl	4001430c <__udelay>
400072ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
400072ee:	2157      	movs	r1, #87	; 0x57
400072f0:	4613      	mov	r3, r2
400072f2:	2000      	movs	r0, #0
400072f4:	f7ff ff9c 	bl	40007230 <mvHwsIndirectRegWrite>
400072f8:	2000      	movs	r0, #0
400072fa:	2157      	movs	r1, #87	; 0x57
400072fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
40007300:	4602      	mov	r2, r0
40007302:	f7ff ff95 	bl	40007230 <mvHwsIndirectRegWrite>
40007306:	2000      	movs	r0, #0
40007308:	210f      	movs	r1, #15
4000730a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000730e:	4602      	mov	r2, r0
40007310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40007314:	f7ff bf8c 	b.w	40007230 <mvHwsIndirectRegWrite>
40007318:	d0041a60 	andle	r1, r4, r0, ror #20

Disassembly of section .text.mvCtrlPexEndPointConfig:

4000731c <mvCtrlPexEndPointConfig>:
mvCtrlPexEndPointConfig():
4000731c:	b508      	push	{r3, lr}
4000731e:	4b08      	ldr	r3, [pc, #32]	; (40007340 <mvCtrlPexEndPointConfig+0x24>)
40007320:	681a      	ldr	r2, [r3, #0]
40007322:	f022 0202 	bic.w	r2, r2, #2
40007326:	601a      	str	r2, [r3, #0]
40007328:	f7ff ffba 	bl	400072a0 <mvCtrlPexImpedanceCalibration>
4000732c:	2000      	movs	r0, #0
4000732e:	f240 11c1 	movw	r1, #449	; 0x1c1
40007332:	2301      	movs	r3, #1
40007334:	4602      	mov	r2, r0
40007336:	f7ff ff7b 	bl	40007230 <mvHwsIndirectRegWrite>
4000733a:	2000      	movs	r0, #0
4000733c:	bd08      	pop	{r3, pc}
4000733e:	bf00      	nop
40007340:	d0041a00 	andle	r1, r4, r0, lsl #20

Disassembly of section .text.mvCtrlPexRootComplexConfig:

40007344 <mvCtrlPexRootComplexConfig>:
mvCtrlPexRootComplexConfig():
40007344:	b538      	push	{r3, r4, r5, lr}
40007346:	4c17      	ldr	r4, [pc, #92]	; (400073a4 <mvCtrlPexRootComplexConfig+0x60>)
40007348:	4d17      	ldr	r5, [pc, #92]	; (400073a8 <mvCtrlPexRootComplexConfig+0x64>)
4000734a:	6823      	ldr	r3, [r4, #0]
4000734c:	f023 0301 	bic.w	r3, r3, #1
40007350:	6023      	str	r3, [r4, #0]
40007352:	682b      	ldr	r3, [r5, #0]
40007354:	f043 0302 	orr.w	r3, r3, #2
40007358:	602b      	str	r3, [r5, #0]
4000735a:	f7ff ffa1 	bl	400072a0 <mvCtrlPexImpedanceCalibration>
4000735e:	4b13      	ldr	r3, [pc, #76]	; (400073ac <mvCtrlPexRootComplexConfig+0x68>)
40007360:	2000      	movs	r0, #0
40007362:	f240 11c1 	movw	r1, #449	; 0x1c1
40007366:	681a      	ldr	r2, [r3, #0]
40007368:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
4000736c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
40007370:	601a      	str	r2, [r3, #0]
40007372:	2301      	movs	r3, #1
40007374:	4602      	mov	r2, r0
40007376:	f7ff ff5b 	bl	40007230 <mvHwsIndirectRegWrite>
4000737a:	4b0d      	ldr	r3, [pc, #52]	; (400073b0 <mvCtrlPexRootComplexConfig+0x6c>)
4000737c:	681a      	ldr	r2, [r3, #0]
4000737e:	f442 12c8 	orr.w	r2, r2, #1638400	; 0x190000
40007382:	601a      	str	r2, [r3, #0]
40007384:	682a      	ldr	r2, [r5, #0]
40007386:	f042 0202 	orr.w	r2, r2, #2
4000738a:	602a      	str	r2, [r5, #0]
4000738c:	681a      	ldr	r2, [r3, #0]
4000738e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
40007392:	601a      	str	r2, [r3, #0]
40007394:	6823      	ldr	r3, [r4, #0]
40007396:	f043 0301 	orr.w	r3, r3, #1
4000739a:	6023      	str	r3, [r4, #0]
4000739c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
400073a0:	f000 bcca 	b.w	40007d38 <mvHwsPexConfig>
400073a4:	d0018204 	andle	r8, r1, r4, lsl #4
400073a8:	d0041a00 	andle	r1, r4, r0, lsl #20
400073ac:	d0040060 	andle	r0, r4, r0, rrx
400073b0:	d0041a60 	andle	r1, r4, r0, ror #20

Disassembly of section .text.mvCtrlIsPexEndPointMode:

400073b4 <mvCtrlIsPexEndPointMode>:
mvCtrlIsPexEndPointMode():
400073b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
400073b6:	ab04      	add	r3, sp, #16
400073b8:	2100      	movs	r1, #0
400073ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
400073be:	f843 1d04 	str.w	r1, [r3, #-4]!
400073c2:	2005      	movs	r0, #5
400073c4:	9200      	str	r2, [sp, #0]
400073c6:	4a0a      	ldr	r2, [pc, #40]	; (400073f0 <mvCtrlIsPexEndPointMode+0x3c>)
400073c8:	f00d fa00 	bl	400147cc <mvGenUnitRegisterGet>
400073cc:	1e04      	subs	r4, r0, #0
400073ce:	d007      	beq.n	400073e0 <mvCtrlIsPexEndPointMode+0x2c>
400073d0:	4808      	ldr	r0, [pc, #32]	; (400073f4 <mvCtrlIsPexEndPointMode+0x40>)
400073d2:	4621      	mov	r1, r4
400073d4:	4a08      	ldr	r2, [pc, #32]	; (400073f8 <mvCtrlIsPexEndPointMode+0x44>)
400073d6:	f44f 7304 	mov.w	r3, #528	; 0x210
400073da:	f00d f92b 	bl	40014634 <mvPrintf>
400073de:	e004      	b.n	400073ea <mvCtrlIsPexEndPointMode+0x36>
400073e0:	9c03      	ldr	r4, [sp, #12]
400073e2:	f1d4 0401 	rsbs	r4, r4, #1
400073e6:	bf38      	it	cc
400073e8:	2400      	movcc	r4, #0
400073ea:	4620      	mov	r0, r4
400073ec:	b004      	add	sp, #16
400073ee:	bd10      	pop	{r4, pc}
400073f0:	000f8200 	andeq	r8, pc, r0, lsl #4
400073f4:	40014a9e 	mulmi	r1, lr, sl
400073f8:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvSiliconInit:

400073fc <mvSiliconInit>:
mvSiliconInit():
400073fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
400073fe:	2000      	movs	r0, #0
40007400:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
40007404:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40007408:	f00d f968 	bl	400146dc <mvUnitInfoSet>
4000740c:	2100      	movs	r1, #0
4000740e:	2001      	movs	r0, #1
40007410:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40007414:	f00d f962 	bl	400146dc <mvUnitInfoSet>
40007418:	2002      	movs	r0, #2
4000741a:	f04f 5198 	mov.w	r1, #318767104	; 0x13000000
4000741e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
40007422:	f00d f95b 	bl	400146dc <mvUnitInfoSet>
40007426:	2003      	movs	r0, #3
40007428:	4918      	ldr	r1, [pc, #96]	; (4000748c <mvSiliconInit+0x90>)
4000742a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
4000742e:	f00d f955 	bl	400146dc <mvUnitInfoSet>
40007432:	4b17      	ldr	r3, [pc, #92]	; (40007490 <mvSiliconInit+0x94>)
40007434:	2200      	movs	r2, #0
40007436:	2004      	movs	r0, #4
40007438:	2400      	movs	r4, #0
4000743a:	6819      	ldr	r1, [r3, #0]
4000743c:	0c09      	lsrs	r1, r1, #16
4000743e:	0409      	lsls	r1, r1, #16
40007440:	f00d f94c 	bl	400146dc <mvUnitInfoSet>
40007444:	4b13      	ldr	r3, [pc, #76]	; (40007494 <mvSiliconInit+0x98>)
40007446:	2200      	movs	r2, #0
40007448:	2005      	movs	r0, #5
4000744a:	6819      	ldr	r1, [r3, #0]
4000744c:	0c09      	lsrs	r1, r1, #16
4000744e:	0409      	lsls	r1, r1, #16
40007450:	f00d f944 	bl	400146dc <mvUnitInfoSet>
40007454:	f44f 3380 	mov.w	r3, #65536	; 0x10000
40007458:	2100      	movs	r1, #0
4000745a:	f44f 72a0 	mov.w	r2, #320	; 0x140
4000745e:	2001      	movs	r0, #1
40007460:	9300      	str	r3, [sp, #0]
40007462:	f00d f96b 	bl	4001473c <mvGenUnitRegisterSet>
40007466:	f88d 400c 	strb.w	r4, [sp, #12]
4000746a:	9402      	str	r4, [sp, #8]
4000746c:	f00d faa8 	bl	400149c0 <mvBoardTclkGet>
40007470:	1c43      	adds	r3, r0, #1
40007472:	4602      	mov	r2, r0
40007474:	d007      	beq.n	40007486 <mvSiliconInit+0x8a>
40007476:	4620      	mov	r0, r4
40007478:	4907      	ldr	r1, [pc, #28]	; (40007498 <mvSiliconInit+0x9c>)
4000747a:	ab02      	add	r3, sp, #8
4000747c:	9400      	str	r4, [sp, #0]
4000747e:	f00c fdc6 	bl	4001400e <mvTwsiInit>
40007482:	4620      	mov	r0, r4
40007484:	e000      	b.n	40007488 <mvSiliconInit+0x8c>
40007486:	2010      	movs	r0, #16
40007488:	b004      	add	sp, #16
4000748a:	bd10      	pop	{r4, pc}
4000748c:	13000800 	movwne	r0, #2048	; 0x800
40007490:	d0020064 	andle	r0, r2, r4, rrx
40007494:	d0020014 	andle	r0, r2, r4, lsl r0
40007498:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .text.mvCtrlUsb2Config:

4000749c <mvCtrlUsb2Config>:
mvCtrlUsb2Config():
4000749c:	b510      	push	{r4, lr}
4000749e:	2000      	movs	r0, #0
400074a0:	210c      	movs	r1, #12
400074a2:	f00d fa2b 	bl	400148fc <mvSeqExecExt>
400074a6:	1e04      	subs	r4, r0, #0
400074a8:	d006      	beq.n	400074b8 <mvCtrlUsb2Config+0x1c>
400074aa:	4804      	ldr	r0, [pc, #16]	; (400074bc <mvCtrlUsb2Config+0x20>)
400074ac:	4621      	mov	r1, r4
400074ae:	4a04      	ldr	r2, [pc, #16]	; (400074c0 <mvCtrlUsb2Config+0x24>)
400074b0:	f240 233e 	movw	r3, #574	; 0x23e
400074b4:	f00d f8be 	bl	40014634 <mvPrintf>
400074b8:	4620      	mov	r0, r4
400074ba:	bd10      	pop	{r4, pc}
400074bc:	40014a9e 	mulmi	r1, lr, sl
400074c0:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvHwsComH28nmSerdesTxIfSelect:

400074c4 <mvHwsComH28nmSerdesTxIfSelect>:
mvHwsComH28nmSerdesTxIfSelect():
400074c4:	4603      	mov	r3, r0
400074c6:	2207      	movs	r2, #7
400074c8:	b513      	push	{r0, r1, r4, lr}
400074ca:	2002      	movs	r0, #2
400074cc:	9200      	str	r2, [sp, #0]
400074ce:	b2d9      	uxtb	r1, r3
400074d0:	220c      	movs	r2, #12
400074d2:	2b0a      	cmp	r3, #10
400074d4:	bf14      	ite	ne
400074d6:	2301      	movne	r3, #1
400074d8:	2303      	moveq	r3, #3
400074da:	f00d f92f 	bl	4001473c <mvGenUnitRegisterSet>
400074de:	1e04      	subs	r4, r0, #0
400074e0:	d006      	beq.n	400074f0 <mvHwsComH28nmSerdesTxIfSelect+0x2c>
400074e2:	4804      	ldr	r0, [pc, #16]	; (400074f4 <mvHwsComH28nmSerdesTxIfSelect+0x30>)
400074e4:	4621      	mov	r1, r4
400074e6:	4a04      	ldr	r2, [pc, #16]	; (400074f8 <mvHwsComH28nmSerdesTxIfSelect+0x34>)
400074e8:	f240 2347 	movw	r3, #583	; 0x247
400074ec:	f00d f8a2 	bl	40014634 <mvPrintf>
400074f0:	4620      	mov	r0, r4
400074f2:	bd1c      	pop	{r2, r3, r4, pc}
400074f4:	40014a9e 	mulmi	r1, lr, sl
400074f8:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvSerdesSeqInit:

400074fc <mvSerdesSeqInit>:
mvSerdesSeqInit():
400074fc:	4b27      	ldr	r3, [pc, #156]	; (4000759c <mvSerdesSeqInit+0xa0>)
400074fe:	2002      	movs	r0, #2
40007500:	b510      	push	{r4, lr}
40007502:	4c27      	ldr	r4, [pc, #156]	; (400075a0 <mvSerdesSeqInit+0xa4>)
40007504:	4927      	ldr	r1, [pc, #156]	; (400075a4 <mvSerdesSeqInit+0xa8>)
40007506:	4a28      	ldr	r2, [pc, #160]	; (400075a8 <mvSerdesSeqInit+0xac>)
40007508:	619c      	str	r4, [r3, #24]
4000750a:	4c28      	ldr	r4, [pc, #160]	; (400075ac <mvSerdesSeqInit+0xb0>)
4000750c:	6099      	str	r1, [r3, #8]
4000750e:	2130      	movs	r1, #48	; 0x30
40007510:	7319      	strb	r1, [r3, #12]
40007512:	621c      	str	r4, [r3, #32]
40007514:	4926      	ldr	r1, [pc, #152]	; (400075b0 <mvSerdesSeqInit+0xb4>)
40007516:	4c27      	ldr	r4, [pc, #156]	; (400075b4 <mvSerdesSeqInit+0xb8>)
40007518:	661a      	str	r2, [r3, #96]	; 0x60
4000751a:	220a      	movs	r2, #10
4000751c:	6019      	str	r1, [r3, #0]
4000751e:	629c      	str	r4, [r3, #40]	; 0x28
40007520:	4925      	ldr	r1, [pc, #148]	; (400075b8 <mvSerdesSeqInit+0xbc>)
40007522:	4c26      	ldr	r4, [pc, #152]	; (400075bc <mvSerdesSeqInit+0xc0>)
40007524:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
40007528:	2200      	movs	r2, #0
4000752a:	6119      	str	r1, [r3, #16]
4000752c:	2101      	movs	r1, #1
4000752e:	631c      	str	r4, [r3, #48]	; 0x30
40007530:	7519      	strb	r1, [r3, #20]
40007532:	7719      	strb	r1, [r3, #28]
40007534:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
40007538:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
4000753c:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
40007540:	4c1f      	ldr	r4, [pc, #124]	; (400075c0 <mvSerdesSeqInit+0xc4>)
40007542:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
40007546:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
4000754a:	491e      	ldr	r1, [pc, #120]	; (400075c4 <mvSerdesSeqInit+0xc8>)
4000754c:	639c      	str	r4, [r3, #56]	; 0x38
4000754e:	4c1e      	ldr	r4, [pc, #120]	; (400075c8 <mvSerdesSeqInit+0xcc>)
40007550:	6499      	str	r1, [r3, #72]	; 0x48
40007552:	491e      	ldr	r1, [pc, #120]	; (400075cc <mvSerdesSeqInit+0xd0>)
40007554:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
40007558:	735a      	strb	r2, [r3, #13]
4000755a:	7118      	strb	r0, [r3, #4]
4000755c:	715a      	strb	r2, [r3, #5]
4000755e:	755a      	strb	r2, [r3, #21]
40007560:	775a      	strb	r2, [r3, #29]
40007562:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
40007566:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
4000756a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
4000756e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
40007572:	641c      	str	r4, [r3, #64]	; 0x40
40007574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
40007578:	f883 004c 	strb.w	r0, [r3, #76]	; 0x4c
4000757c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
40007580:	6519      	str	r1, [r3, #80]	; 0x50
40007582:	2106      	movs	r1, #6
40007584:	f883 1054 	strb.w	r1, [r3, #84]	; 0x54
40007588:	4911      	ldr	r1, [pc, #68]	; (400075d0 <mvSerdesSeqInit+0xd4>)
4000758a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
4000758e:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
40007592:	6599      	str	r1, [r3, #88]	; 0x58
40007594:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
40007598:	bd10      	pop	{r4, pc}
4000759a:	bf00      	nop
4000759c:	40020004 	andmi	r0, r2, r4
400075a0:	400182f0 	strdmi	r8, [r1], -r0
400075a4:	400178f4 	strdmi	r7, [r1], -r4
400075a8:	40018020 	andmi	r8, r1, r0, lsr #32
400075ac:	400178d0 	ldrdmi	r7, [r1], -r0
400075b0:	4001835c 	andmi	r8, r1, ip, asr r3
400075b4:	40017ffc 	strdmi	r7, [r1], -ip
400075b8:	400182cc 	andmi	r8, r1, ip, asr #5
400075bc:	40018260 	andmi	r8, r1, r0, ror #4
400075c0:	40017fd8 	ldrdmi	r7, [r1], -r8
400075c4:	40018314 	andmi	r8, r1, r4, lsl r3
400075c8:	40017fb4 			; <UNDEFINED> instruction: 0x40017fb4
400075cc:	40018188 	andmi	r8, r1, r8, lsl #3
400075d0:	40018284 	andmi	r8, r1, r4, lsl #5

Disassembly of section .text.mvSerdesReset:

400075d4 <mvSerdesReset>:
mvSerdesReset():
400075d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400075d6:	2901      	cmp	r1, #1
400075d8:	bf14      	ite	ne
400075da:	2103      	movne	r1, #3
400075dc:	2102      	moveq	r1, #2
400075de:	4605      	mov	r5, r0
400075e0:	4616      	mov	r6, r2
400075e2:	461f      	mov	r7, r3
400075e4:	f00d f98a 	bl	400148fc <mvSeqExecExt>
400075e8:	1e04      	subs	r4, r0, #0
400075ea:	d005      	beq.n	400075f8 <mvSerdesReset+0x24>
400075ec:	4813      	ldr	r0, [pc, #76]	; (4000763c <mvSerdesReset+0x68>)
400075ee:	4621      	mov	r1, r4
400075f0:	4a13      	ldr	r2, [pc, #76]	; (40007640 <mvSerdesReset+0x6c>)
400075f2:	f240 33d5 	movw	r3, #981	; 0x3d5
400075f6:	e01c      	b.n	40007632 <mvSerdesReset+0x5e>
400075f8:	2e01      	cmp	r6, #1
400075fa:	bf14      	ite	ne
400075fc:	2105      	movne	r1, #5
400075fe:	2104      	moveq	r1, #4
40007600:	4628      	mov	r0, r5
40007602:	f00d f97b 	bl	400148fc <mvSeqExecExt>
40007606:	1e04      	subs	r4, r0, #0
40007608:	d005      	beq.n	40007616 <mvSerdesReset+0x42>
4000760a:	480c      	ldr	r0, [pc, #48]	; (4000763c <mvSerdesReset+0x68>)
4000760c:	4621      	mov	r1, r4
4000760e:	4a0c      	ldr	r2, [pc, #48]	; (40007640 <mvSerdesReset+0x6c>)
40007610:	f44f 7376 	mov.w	r3, #984	; 0x3d8
40007614:	e00d      	b.n	40007632 <mvSerdesReset+0x5e>
40007616:	2f01      	cmp	r7, #1
40007618:	bf14      	ite	ne
4000761a:	2109      	movne	r1, #9
4000761c:	2108      	moveq	r1, #8
4000761e:	4628      	mov	r0, r5
40007620:	f00d f96c 	bl	400148fc <mvSeqExecExt>
40007624:	1e04      	subs	r4, r0, #0
40007626:	d006      	beq.n	40007636 <mvSerdesReset+0x62>
40007628:	4804      	ldr	r0, [pc, #16]	; (4000763c <mvSerdesReset+0x68>)
4000762a:	4621      	mov	r1, r4
4000762c:	4a04      	ldr	r2, [pc, #16]	; (40007640 <mvSerdesReset+0x6c>)
4000762e:	f240 33db 	movw	r3, #987	; 0x3db
40007632:	f00c ffff 	bl	40014634 <mvPrintf>
40007636:	4620      	mov	r0, r4
40007638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000763a:	bf00      	nop
4000763c:	40014a9e 	mulmi	r1, lr, sl
40007640:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvSerdesCoreReset:

40007644 <mvSerdesCoreReset>:
mvSerdesCoreReset():
40007644:	b510      	push	{r4, lr}
40007646:	2901      	cmp	r1, #1
40007648:	bf14      	ite	ne
4000764a:	2107      	movne	r1, #7
4000764c:	2106      	moveq	r1, #6
4000764e:	f00d f955 	bl	400148fc <mvSeqExecExt>
40007652:	1e04      	subs	r4, r0, #0
40007654:	d006      	beq.n	40007664 <mvSerdesCoreReset+0x20>
40007656:	4804      	ldr	r0, [pc, #16]	; (40007668 <mvSerdesCoreReset+0x24>)
40007658:	4621      	mov	r1, r4
4000765a:	4a04      	ldr	r2, [pc, #16]	; (4000766c <mvSerdesCoreReset+0x28>)
4000765c:	f240 33e6 	movw	r3, #998	; 0x3e6
40007660:	f00c ffe8 	bl	40014634 <mvPrintf>
40007664:	4620      	mov	r0, r4
40007666:	bd10      	pop	{r4, pc}
40007668:	40014a9e 	mulmi	r1, lr, sl
4000766c:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvHwsComH28nmSerdesPolaritySwap:

40007670 <mvHwsComH28nmSerdesPolaritySwap>:
mvHwsComH28nmSerdesPolaritySwap():
40007670:	b513      	push	{r0, r1, r4, lr}
40007672:	2901      	cmp	r1, #1
40007674:	bf14      	ite	ne
40007676:	f44f 6480 	movne.w	r4, #1024	; 0x400
4000767a:	f44f 6400 	moveq.w	r4, #2048	; 0x800
4000767e:	2a01      	cmp	r2, #1
40007680:	bf0c      	ite	eq
40007682:	4623      	moveq	r3, r4
40007684:	2300      	movne	r3, #0
40007686:	b2c1      	uxtb	r1, r0
40007688:	2290      	movs	r2, #144	; 0x90
4000768a:	2003      	movs	r0, #3
4000768c:	9400      	str	r4, [sp, #0]
4000768e:	f00d f855 	bl	4001473c <mvGenUnitRegisterSet>
40007692:	1e04      	subs	r4, r0, #0
40007694:	d006      	beq.n	400076a4 <mvHwsComH28nmSerdesPolaritySwap+0x34>
40007696:	4804      	ldr	r0, [pc, #16]	; (400076a8 <mvHwsComH28nmSerdesPolaritySwap+0x38>)
40007698:	4621      	mov	r1, r4
4000769a:	4a04      	ldr	r2, [pc, #16]	; (400076ac <mvHwsComH28nmSerdesPolaritySwap+0x3c>)
4000769c:	f240 33f1 	movw	r3, #1009	; 0x3f1
400076a0:	f00c ffc8 	bl	40014634 <mvPrintf>
400076a4:	4620      	mov	r0, r4
400076a6:	bd1c      	pop	{r2, r3, r4, pc}
400076a8:	40014a9e 	mulmi	r1, lr, sl
400076ac:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvHwsComH28nmSerdesPowerCtrl:

400076b0 <mvHwsComH28nmSerdesPowerCtrl>:
mvHwsComH28nmSerdesPowerCtrl():
400076b0:	2901      	cmp	r1, #1
400076b2:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
400076b6:	4605      	mov	r5, r0
400076b8:	4688      	mov	r8, r1
400076ba:	f040 80c3 	bne.w	40007844 <mvHwsComH28nmSerdesPowerCtrl+0x194>
400076be:	b2c6      	uxtb	r6, r0
400076c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
400076c4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
400076c8:	2002      	movs	r0, #2
400076ca:	9200      	str	r2, [sp, #0]
400076cc:	4631      	mov	r1, r6
400076ce:	2200      	movs	r2, #0
400076d0:	9303      	str	r3, [sp, #12]
400076d2:	f00d f833 	bl	4001473c <mvGenUnitRegisterSet>
400076d6:	1e04      	subs	r4, r0, #0
400076d8:	d005      	beq.n	400076e6 <mvHwsComH28nmSerdesPowerCtrl+0x36>
400076da:	487c      	ldr	r0, [pc, #496]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400076dc:	4621      	mov	r1, r4
400076de:	4a7c      	ldr	r2, [pc, #496]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400076e0:	f240 430c 	movw	r3, #1036	; 0x40c
400076e4:	e0ec      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400076e6:	4628      	mov	r0, r5
400076e8:	4621      	mov	r1, r4
400076ea:	4642      	mov	r2, r8
400076ec:	4643      	mov	r3, r8
400076ee:	f7ff ff71 	bl	400075d4 <mvSerdesReset>
400076f2:	1e07      	subs	r7, r0, #0
400076f4:	d005      	beq.n	40007702 <mvHwsComH28nmSerdesPowerCtrl+0x52>
400076f6:	4875      	ldr	r0, [pc, #468]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400076f8:	4639      	mov	r1, r7
400076fa:	4a75      	ldr	r2, [pc, #468]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400076fc:	f240 430f 	movw	r3, #1039	; 0x40f
40007700:	e00a      	b.n	40007718 <mvHwsComH28nmSerdesPowerCtrl+0x68>
40007702:	4628      	mov	r0, r5
40007704:	4621      	mov	r1, r4
40007706:	f7ff ff9d 	bl	40007644 <mvSerdesCoreReset>
4000770a:	1e07      	subs	r7, r0, #0
4000770c:	d008      	beq.n	40007720 <mvHwsComH28nmSerdesPowerCtrl+0x70>
4000770e:	486f      	ldr	r0, [pc, #444]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40007710:	4639      	mov	r1, r7
40007712:	4a6f      	ldr	r2, [pc, #444]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007714:	f44f 6382 	mov.w	r3, #1040	; 0x410
40007718:	f00c ff8c 	bl	40014634 <mvPrintf>
4000771c:	463c      	mov	r4, r7
4000771e:	e0d1      	b.n	400078c4 <mvHwsComH28nmSerdesPowerCtrl+0x214>
40007720:	f44f 6380 	mov.w	r3, #1024	; 0x400
40007724:	2003      	movs	r0, #3
40007726:	9300      	str	r3, [sp, #0]
40007728:	4631      	mov	r1, r6
4000772a:	f44f 729e 	mov.w	r2, #316	; 0x13c
4000772e:	4623      	mov	r3, r4
40007730:	f00d f804 	bl	4001473c <mvGenUnitRegisterSet>
40007734:	1e07      	subs	r7, r0, #0
40007736:	d005      	beq.n	40007744 <mvHwsComH28nmSerdesPowerCtrl+0x94>
40007738:	4864      	ldr	r0, [pc, #400]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000773a:	4639      	mov	r1, r7
4000773c:	4a64      	ldr	r2, [pc, #400]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
4000773e:	f240 4314 	movw	r3, #1044	; 0x414
40007742:	e7e9      	b.n	40007718 <mvHwsComH28nmSerdesPowerCtrl+0x68>
40007744:	4621      	mov	r1, r4
40007746:	4628      	mov	r0, r5
40007748:	f00d f8d8 	bl	400148fc <mvSeqExecExt>
4000774c:	1e04      	subs	r4, r0, #0
4000774e:	d005      	beq.n	4000775c <mvHwsComH28nmSerdesPowerCtrl+0xac>
40007750:	485e      	ldr	r0, [pc, #376]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40007752:	4621      	mov	r1, r4
40007754:	4a5e      	ldr	r2, [pc, #376]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007756:	f240 4316 	movw	r3, #1046	; 0x416
4000775a:	e0b1      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000775c:	4628      	mov	r0, r5
4000775e:	4641      	mov	r1, r8
40007760:	f00d f8cc 	bl	400148fc <mvSeqExecExt>
40007764:	1e04      	subs	r4, r0, #0
40007766:	d005      	beq.n	40007774 <mvHwsComH28nmSerdesPowerCtrl+0xc4>
40007768:	4858      	ldr	r0, [pc, #352]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000776a:	4621      	mov	r1, r4
4000776c:	4a58      	ldr	r2, [pc, #352]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
4000776e:	f240 4317 	movw	r3, #1047	; 0x417
40007772:	e0a5      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40007774:	210a      	movs	r1, #10
40007776:	4628      	mov	r0, r5
40007778:	f00d f8c0 	bl	400148fc <mvSeqExecExt>
4000777c:	1e04      	subs	r4, r0, #0
4000777e:	d005      	beq.n	4000778c <mvHwsComH28nmSerdesPowerCtrl+0xdc>
40007780:	4852      	ldr	r0, [pc, #328]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40007782:	4621      	mov	r1, r4
40007784:	4a52      	ldr	r2, [pc, #328]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007786:	f240 431a 	movw	r3, #1050	; 0x41a
4000778a:	e099      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000778c:	2704      	movs	r7, #4
4000778e:	2003      	movs	r0, #3
40007790:	4631      	mov	r1, r6
40007792:	f44f 72ae 	mov.w	r2, #348	; 0x15c
40007796:	463b      	mov	r3, r7
40007798:	9703      	str	r7, [sp, #12]
4000779a:	9700      	str	r7, [sp, #0]
4000779c:	f00c ffce 	bl	4001473c <mvGenUnitRegisterSet>
400077a0:	1e04      	subs	r4, r0, #0
400077a2:	d005      	beq.n	400077b0 <mvHwsComH28nmSerdesPowerCtrl+0x100>
400077a4:	4849      	ldr	r0, [pc, #292]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400077a6:	4621      	mov	r1, r4
400077a8:	4a49      	ldr	r2, [pc, #292]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400077aa:	f240 431e 	movw	r3, #1054	; 0x41e
400077ae:	e087      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400077b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
400077b4:	f00c fdaa 	bl	4001430c <__udelay>
400077b8:	2003      	movs	r0, #3
400077ba:	4623      	mov	r3, r4
400077bc:	4631      	mov	r1, r6
400077be:	f44f 72ae 	mov.w	r2, #348	; 0x15c
400077c2:	9403      	str	r4, [sp, #12]
400077c4:	9700      	str	r7, [sp, #0]
400077c6:	f00c ffb9 	bl	4001473c <mvGenUnitRegisterSet>
400077ca:	1e04      	subs	r4, r0, #0
400077cc:	d005      	beq.n	400077da <mvHwsComH28nmSerdesPowerCtrl+0x12a>
400077ce:	483f      	ldr	r0, [pc, #252]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400077d0:	4621      	mov	r1, r4
400077d2:	4a3f      	ldr	r2, [pc, #252]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400077d4:	f240 4324 	movw	r3, #1060	; 0x424
400077d8:	e072      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400077da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
400077de:	f00c fd95 	bl	4001430c <__udelay>
400077e2:	231c      	movs	r3, #28
400077e4:	2002      	movs	r0, #2
400077e6:	9300      	str	r3, [sp, #0]
400077e8:	2218      	movs	r2, #24
400077ea:	4631      	mov	r1, r6
400077ec:	ab03      	add	r3, sp, #12
400077ee:	f00c ffed 	bl	400147cc <mvGenUnitRegisterGet>
400077f2:	1e04      	subs	r4, r0, #0
400077f4:	d005      	beq.n	40007802 <mvHwsComH28nmSerdesPowerCtrl+0x152>
400077f6:	4835      	ldr	r0, [pc, #212]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400077f8:	4621      	mov	r1, r4
400077fa:	4a35      	ldr	r2, [pc, #212]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400077fc:	f240 4329 	movw	r3, #1065	; 0x429
40007800:	e05e      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40007802:	4621      	mov	r1, r4
40007804:	4622      	mov	r2, r4
40007806:	4623      	mov	r3, r4
40007808:	4628      	mov	r0, r5
4000780a:	f7ff fee3 	bl	400075d4 <mvSerdesReset>
4000780e:	1e04      	subs	r4, r0, #0
40007810:	d005      	beq.n	4000781e <mvHwsComH28nmSerdesPowerCtrl+0x16e>
40007812:	482e      	ldr	r0, [pc, #184]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40007814:	4621      	mov	r1, r4
40007816:	4a2e      	ldr	r2, [pc, #184]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007818:	f240 432c 	movw	r3, #1068	; 0x42c
4000781c:	e050      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000781e:	4621      	mov	r1, r4
40007820:	4628      	mov	r0, r5
40007822:	f7ff ff0f 	bl	40007644 <mvSerdesCoreReset>
40007826:	1e04      	subs	r4, r0, #0
40007828:	d005      	beq.n	40007836 <mvHwsComH28nmSerdesPowerCtrl+0x186>
4000782a:	4828      	ldr	r0, [pc, #160]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000782c:	4621      	mov	r1, r4
4000782e:	4a28      	ldr	r2, [pc, #160]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007830:	f240 432d 	movw	r3, #1069	; 0x42d
40007834:	e044      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40007836:	9c03      	ldr	r4, [sp, #12]
40007838:	2c1c      	cmp	r4, #28
4000783a:	bf14      	ite	ne
4000783c:	f04f 34ff 	movne.w	r4, #4294967295
40007840:	2400      	moveq	r4, #0
40007842:	e03f      	b.n	400078c4 <mvHwsComH28nmSerdesPowerCtrl+0x214>
40007844:	2200      	movs	r2, #0
40007846:	2101      	movs	r1, #1
40007848:	4613      	mov	r3, r2
4000784a:	f7ff fec3 	bl	400075d4 <mvSerdesReset>
4000784e:	1e04      	subs	r4, r0, #0
40007850:	d005      	beq.n	4000785e <mvHwsComH28nmSerdesPowerCtrl+0x1ae>
40007852:	481e      	ldr	r0, [pc, #120]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40007854:	4621      	mov	r1, r4
40007856:	4a1e      	ldr	r2, [pc, #120]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007858:	f240 4337 	movw	r3, #1079	; 0x437
4000785c:	e030      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000785e:	2101      	movs	r1, #1
40007860:	4628      	mov	r0, r5
40007862:	f7ff feef 	bl	40007644 <mvSerdesCoreReset>
40007866:	1e04      	subs	r4, r0, #0
40007868:	d005      	beq.n	40007876 <mvHwsComH28nmSerdesPowerCtrl+0x1c6>
4000786a:	4818      	ldr	r0, [pc, #96]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
4000786c:	4621      	mov	r1, r4
4000786e:	4a18      	ldr	r2, [pc, #96]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007870:	f44f 6387 	mov.w	r3, #1080	; 0x438
40007874:	e024      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
40007876:	210b      	movs	r1, #11
40007878:	4628      	mov	r0, r5
4000787a:	f00d f83f 	bl	400148fc <mvSeqExecExt>
4000787e:	1e04      	subs	r4, r0, #0
40007880:	d005      	beq.n	4000788e <mvHwsComH28nmSerdesPowerCtrl+0x1de>
40007882:	4812      	ldr	r0, [pc, #72]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
40007884:	4621      	mov	r1, r4
40007886:	4a12      	ldr	r2, [pc, #72]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
40007888:	f240 433a 	movw	r3, #1082	; 0x43a
4000788c:	e018      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
4000788e:	2101      	movs	r1, #1
40007890:	4628      	mov	r0, r5
40007892:	460a      	mov	r2, r1
40007894:	460b      	mov	r3, r1
40007896:	f7ff fe9d 	bl	400075d4 <mvSerdesReset>
4000789a:	1e04      	subs	r4, r0, #0
4000789c:	d005      	beq.n	400078aa <mvHwsComH28nmSerdesPowerCtrl+0x1fa>
4000789e:	480b      	ldr	r0, [pc, #44]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400078a0:	4621      	mov	r1, r4
400078a2:	4a0b      	ldr	r2, [pc, #44]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400078a4:	f240 433c 	movw	r3, #1084	; 0x43c
400078a8:	e00a      	b.n	400078c0 <mvHwsComH28nmSerdesPowerCtrl+0x210>
400078aa:	2101      	movs	r1, #1
400078ac:	4628      	mov	r0, r5
400078ae:	f7ff fec9 	bl	40007644 <mvSerdesCoreReset>
400078b2:	1e04      	subs	r4, r0, #0
400078b4:	d006      	beq.n	400078c4 <mvHwsComH28nmSerdesPowerCtrl+0x214>
400078b6:	4805      	ldr	r0, [pc, #20]	; (400078cc <mvHwsComH28nmSerdesPowerCtrl+0x21c>)
400078b8:	4621      	mov	r1, r4
400078ba:	4a05      	ldr	r2, [pc, #20]	; (400078d0 <mvHwsComH28nmSerdesPowerCtrl+0x220>)
400078bc:	f240 433d 	movw	r3, #1085	; 0x43d
400078c0:	f00c feb8 	bl	40014634 <mvPrintf>
400078c4:	4620      	mov	r0, r4
400078c6:	b004      	add	sp, #16
400078c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400078cc:	40014a9e 	mulmi	r1, lr, sl
400078d0:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvCtrlPexPolaritySet:

400078d4 <mvCtrlPexPolaritySet>:
mvCtrlPexPolaritySet():
400078d4:	b500      	push	{lr}
400078d6:	b089      	sub	sp, #36	; 0x24
400078d8:	f88d 0007 	strb.w	r0, [sp, #7]
400078dc:	f00d f856 	bl	4001498c <mvBoardIdGet>
400078e0:	2830      	cmp	r0, #48	; 0x30
400078e2:	d112      	bne.n	4000790a <mvCtrlPexPolaritySet+0x36>
400078e4:	2318      	movs	r3, #24
400078e6:	2000      	movs	r0, #0
400078e8:	221a      	movs	r2, #26
400078ea:	9303      	str	r3, [sp, #12]
400078ec:	9206      	str	r2, [sp, #24]
400078ee:	2301      	movs	r3, #1
400078f0:	a903      	add	r1, sp, #12
400078f2:	f10d 0207 	add.w	r2, sp, #7
400078f6:	f88d 0010 	strb.w	r0, [sp, #16]
400078fa:	9305      	str	r3, [sp, #20]
400078fc:	9007      	str	r0, [sp, #28]
400078fe:	f00c fca6 	bl	4001424e <mvTwsiWrite>
40007902:	b110      	cbz	r0, 4000790a <mvCtrlPexPolaritySet+0x36>
40007904:	4802      	ldr	r0, [pc, #8]	; (40007910 <mvCtrlPexPolaritySet+0x3c>)
40007906:	f7ff fc31 	bl	4000716c <putstring>
4000790a:	2000      	movs	r0, #0
4000790c:	b009      	add	sp, #36	; 0x24
4000790e:	bd00      	pop	{pc}
40007910:	40014ad5 	ldrdmi	r4, [r1], -r5

Disassembly of section .text.mvSerdesPowerUpCtrl:

40007914 <mvSerdesPowerUpCtrl>:
mvSerdesPowerUpCtrl():
40007914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40007916:	1e14      	subs	r4, r2, #0
40007918:	4606      	mov	r6, r0
4000791a:	9d08      	ldr	r5, [sp, #32]
4000791c:	9f09      	ldr	r7, [sp, #36]	; 0x24
4000791e:	d02d      	beq.n	4000797c <mvSerdesPowerUpCtrl+0x68>
40007920:	2c02      	cmp	r4, #2
40007922:	d84f      	bhi.n	400079c4 <mvSerdesPowerUpCtrl+0xb0>
40007924:	f7ff fec4 	bl	400076b0 <mvHwsComH28nmSerdesPowerCtrl>
40007928:	1e04      	subs	r4, r0, #0
4000792a:	d005      	beq.n	40007938 <mvSerdesPowerUpCtrl+0x24>
4000792c:	4828      	ldr	r0, [pc, #160]	; (400079d0 <mvSerdesPowerUpCtrl+0xbc>)
4000792e:	4621      	mov	r1, r4
40007930:	4a28      	ldr	r2, [pc, #160]	; (400079d4 <mvSerdesPowerUpCtrl+0xc0>)
40007932:	f240 437d 	movw	r3, #1149	; 0x47d
40007936:	e02f      	b.n	40007998 <mvSerdesPowerUpCtrl+0x84>
40007938:	2101      	movs	r1, #1
4000793a:	462a      	mov	r2, r5
4000793c:	4630      	mov	r0, r6
4000793e:	f7ff fe97 	bl	40007670 <mvHwsComH28nmSerdesPolaritySwap>
40007942:	1e05      	subs	r5, r0, #0
40007944:	d008      	beq.n	40007958 <mvSerdesPowerUpCtrl+0x44>
40007946:	4822      	ldr	r0, [pc, #136]	; (400079d0 <mvSerdesPowerUpCtrl+0xbc>)
40007948:	4629      	mov	r1, r5
4000794a:	4a22      	ldr	r2, [pc, #136]	; (400079d4 <mvSerdesPowerUpCtrl+0xc0>)
4000794c:	f240 437e 	movw	r3, #1150	; 0x47e
40007950:	f00c fe70 	bl	40014634 <mvPrintf>
40007954:	462c      	mov	r4, r5
40007956:	e039      	b.n	400079cc <mvSerdesPowerUpCtrl+0xb8>
40007958:	4621      	mov	r1, r4
4000795a:	4630      	mov	r0, r6
4000795c:	463a      	mov	r2, r7
4000795e:	f7ff fe87 	bl	40007670 <mvHwsComH28nmSerdesPolaritySwap>
40007962:	1e04      	subs	r4, r0, #0
40007964:	d005      	beq.n	40007972 <mvSerdesPowerUpCtrl+0x5e>
40007966:	481a      	ldr	r0, [pc, #104]	; (400079d0 <mvSerdesPowerUpCtrl+0xbc>)
40007968:	4621      	mov	r1, r4
4000796a:	4a1a      	ldr	r2, [pc, #104]	; (400079d4 <mvSerdesPowerUpCtrl+0xc0>)
4000796c:	f240 437f 	movw	r3, #1151	; 0x47f
40007970:	e012      	b.n	40007998 <mvSerdesPowerUpCtrl+0x84>
40007972:	4630      	mov	r0, r6
40007974:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
40007978:	f7ff bda4 	b.w	400074c4 <mvHwsComH28nmSerdesTxIfSelect>
4000797c:	f7ff fd1a 	bl	400073b4 <mvCtrlIsPexEndPointMode>
40007980:	2801      	cmp	r0, #1
40007982:	d110      	bne.n	400079a6 <mvSerdesPowerUpCtrl+0x92>
40007984:	4620      	mov	r0, r4
40007986:	f7ff ffa5 	bl	400078d4 <mvCtrlPexPolaritySet>
4000798a:	1e04      	subs	r4, r0, #0
4000798c:	d007      	beq.n	4000799e <mvSerdesPowerUpCtrl+0x8a>
4000798e:	4810      	ldr	r0, [pc, #64]	; (400079d0 <mvSerdesPowerUpCtrl+0xbc>)
40007990:	4621      	mov	r1, r4
40007992:	4a10      	ldr	r2, [pc, #64]	; (400079d4 <mvSerdesPowerUpCtrl+0xc0>)
40007994:	f240 438e 	movw	r3, #1166	; 0x48e
40007998:	f00c fe4c 	bl	40014634 <mvPrintf>
4000799c:	e016      	b.n	400079cc <mvSerdesPowerUpCtrl+0xb8>
4000799e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
400079a2:	f7ff bcbb 	b.w	4000731c <mvCtrlPexEndPointConfig>
400079a6:	2001      	movs	r0, #1
400079a8:	f7ff ff94 	bl	400078d4 <mvCtrlPexPolaritySet>
400079ac:	1e04      	subs	r4, r0, #0
400079ae:	d005      	beq.n	400079bc <mvSerdesPowerUpCtrl+0xa8>
400079b0:	4807      	ldr	r0, [pc, #28]	; (400079d0 <mvSerdesPowerUpCtrl+0xbc>)
400079b2:	4621      	mov	r1, r4
400079b4:	4a07      	ldr	r2, [pc, #28]	; (400079d4 <mvSerdesPowerUpCtrl+0xc0>)
400079b6:	f240 4391 	movw	r3, #1169	; 0x491
400079ba:	e7ed      	b.n	40007998 <mvSerdesPowerUpCtrl+0x84>
400079bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
400079c0:	f7ff bcc0 	b.w	40007344 <mvCtrlPexRootComplexConfig>
400079c4:	4804      	ldr	r0, [pc, #16]	; (400079d8 <mvSerdesPowerUpCtrl+0xc4>)
400079c6:	2404      	movs	r4, #4
400079c8:	f7ff fbd0 	bl	4000716c <putstring>
400079cc:	4620      	mov	r0, r4
400079ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400079d0:	40014a9e 	mulmi	r1, lr, sl
400079d4:	40014abb 			; <UNDEFINED> instruction: 0x40014abb
400079d8:	40014b1f 	andmi	r4, r1, pc, lsl fp

Disassembly of section .text.powerUpSerdesLanes:

400079dc <powerUpSerdesLanes>:
powerUpSerdesLanes():
400079dc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
400079e0:	2500      	movs	r5, #0
400079e2:	f8df 8070 	ldr.w	r8, [pc, #112]	; 40007a54 <powerUpSerdesLanes+0x78>
400079e6:	4607      	mov	r7, r0
400079e8:	4604      	mov	r4, r0
400079ea:	5d7a      	ldrb	r2, [r7, r5]
400079ec:	197b      	adds	r3, r7, r5
400079ee:	f894 c009 	ldrb.w	ip, [r4, #9]
400079f2:	2a03      	cmp	r2, #3
400079f4:	6858      	ldr	r0, [r3, #4]
400079f6:	68e6      	ldr	r6, [r4, #12]
400079f8:	7a23      	ldrb	r3, [r4, #8]
400079fa:	6921      	ldr	r1, [r4, #16]
400079fc:	d01a      	beq.n	40007a34 <powerUpSerdesLanes+0x58>
400079fe:	f818 e002 	ldrb.w	lr, [r8, r2]
40007a02:	f1be 0f02 	cmp.w	lr, #2
40007a06:	d104      	bne.n	40007a12 <powerUpSerdesLanes+0x36>
40007a08:	480f      	ldr	r0, [pc, #60]	; (40007a48 <powerUpSerdesLanes+0x6c>)
40007a0a:	2610      	movs	r6, #16
40007a0c:	f7ff fbae 	bl	4000716c <putstring>
40007a10:	e015      	b.n	40007a3e <powerUpSerdesLanes+0x62>
40007a12:	9103      	str	r1, [sp, #12]
40007a14:	2101      	movs	r1, #1
40007a16:	9602      	str	r6, [sp, #8]
40007a18:	e88d 5000 	stmia.w	sp, {ip, lr}
40007a1c:	f7ff ff7a 	bl	40007914 <mvSerdesPowerUpCtrl>
40007a20:	1e06      	subs	r6, r0, #0
40007a22:	d007      	beq.n	40007a34 <powerUpSerdesLanes+0x58>
40007a24:	4809      	ldr	r0, [pc, #36]	; (40007a4c <powerUpSerdesLanes+0x70>)
40007a26:	4631      	mov	r1, r6
40007a28:	4a09      	ldr	r2, [pc, #36]	; (40007a50 <powerUpSerdesLanes+0x74>)
40007a2a:	f240 43cc 	movw	r3, #1228	; 0x4cc
40007a2e:	f00c fe01 	bl	40014634 <mvPrintf>
40007a32:	e004      	b.n	40007a3e <powerUpSerdesLanes+0x62>
40007a34:	3514      	adds	r5, #20
40007a36:	3414      	adds	r4, #20
40007a38:	2d3c      	cmp	r5, #60	; 0x3c
40007a3a:	d1d6      	bne.n	400079ea <powerUpSerdesLanes+0xe>
40007a3c:	2600      	movs	r6, #0
40007a3e:	4630      	mov	r0, r6
40007a40:	b004      	add	sp, #16
40007a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40007a46:	bf00      	nop
40007a48:	40014b4e 	andmi	r4, r1, lr, asr #22
40007a4c:	40014a9e 	mulmi	r1, lr, sl
40007a50:	40014abb 			; <UNDEFINED> instruction: 0x40014abb
40007a54:	400183a4 	andmi	r8, r1, r4, lsr #7

Disassembly of section .text.mvCtrlHighSpeedSerdesPhyConfig:

40007a58 <mvCtrlHighSpeedSerdesPhyConfig>:
mvCtrlHighSpeedSerdesPhyConfig():
40007a58:	b530      	push	{r4, r5, lr}
40007a5a:	b091      	sub	sp, #68	; 0x44
40007a5c:	4813      	ldr	r0, [pc, #76]	; (40007aac <mvCtrlHighSpeedSerdesPhyConfig+0x54>)
40007a5e:	f00c fde9 	bl	40014634 <mvPrintf>
40007a62:	f7ff fccb 	bl	400073fc <mvSiliconInit>
40007a66:	f7ff fd49 	bl	400074fc <mvSerdesSeqInit>
40007a6a:	a801      	add	r0, sp, #4
40007a6c:	f7ff fbf4 	bl	40007258 <boardTopologyLoad>
40007a70:	1e04      	subs	r4, r0, #0
40007a72:	d007      	beq.n	40007a84 <mvCtrlHighSpeedSerdesPhyConfig+0x2c>
40007a74:	480e      	ldr	r0, [pc, #56]	; (40007ab0 <mvCtrlHighSpeedSerdesPhyConfig+0x58>)
40007a76:	4621      	mov	r1, r4
40007a78:	4a0e      	ldr	r2, [pc, #56]	; (40007ab4 <mvCtrlHighSpeedSerdesPhyConfig+0x5c>)
40007a7a:	f240 43e2 	movw	r3, #1250	; 0x4e2
40007a7e:	f00c fdd9 	bl	40014634 <mvPrintf>
40007a82:	e00f      	b.n	40007aa4 <mvCtrlHighSpeedSerdesPhyConfig+0x4c>
40007a84:	a801      	add	r0, sp, #4
40007a86:	f7ff ffa9 	bl	400079dc <powerUpSerdesLanes>
40007a8a:	1e05      	subs	r5, r0, #0
40007a8c:	d008      	beq.n	40007aa0 <mvCtrlHighSpeedSerdesPhyConfig+0x48>
40007a8e:	4808      	ldr	r0, [pc, #32]	; (40007ab0 <mvCtrlHighSpeedSerdesPhyConfig+0x58>)
40007a90:	4629      	mov	r1, r5
40007a92:	4a08      	ldr	r2, [pc, #32]	; (40007ab4 <mvCtrlHighSpeedSerdesPhyConfig+0x5c>)
40007a94:	f240 43e4 	movw	r3, #1252	; 0x4e4
40007a98:	f00c fdcc 	bl	40014634 <mvPrintf>
40007a9c:	462c      	mov	r4, r5
40007a9e:	e001      	b.n	40007aa4 <mvCtrlHighSpeedSerdesPhyConfig+0x4c>
40007aa0:	f7ff fcfc 	bl	4000749c <mvCtrlUsb2Config>
40007aa4:	4620      	mov	r0, r4
40007aa6:	b011      	add	sp, #68	; 0x44
40007aa8:	bd30      	pop	{r4, r5, pc}
40007aaa:	bf00      	nop
40007aac:	40014b79 	andmi	r4, r1, r9, ror fp
40007ab0:	40014a9e 	mulmi	r1, lr, sl
40007ab4:	40014abb 			; <UNDEFINED> instruction: 0x40014abb

Disassembly of section .text.mvPexLocalBusNumSet:

40007ab8 <mvPexLocalBusNumSet>:
mvPexLocalBusNumSet():
40007ab8:	29ff      	cmp	r1, #255	; 0xff
40007aba:	4603      	mov	r3, r0
40007abc:	b510      	push	{r4, lr}
40007abe:	460c      	mov	r4, r1
40007ac0:	d90b      	bls.n	40007ada <mvPexLocalBusNumSet+0x22>
40007ac2:	4820      	ldr	r0, [pc, #128]	; (40007b44 <mvPexLocalBusNumSet+0x8c>)
40007ac4:	f7ff fb52 	bl	4000716c <putstring>
40007ac8:	4620      	mov	r0, r4
40007aca:	2104      	movs	r1, #4
40007acc:	f7ff fb4f 	bl	4000716e <putdata>
40007ad0:	481d      	ldr	r0, [pc, #116]	; (40007b48 <mvPexLocalBusNumSet+0x90>)
40007ad2:	f7ff fb4b 	bl	4000716c <putstring>
40007ad6:	2004      	movs	r0, #4
40007ad8:	bd10      	pop	{r4, pc}
40007ada:	2807      	cmp	r0, #7
40007adc:	d80a      	bhi.n	40007af4 <mvPexLocalBusNumSet+0x3c>
40007ade:	0882      	lsrs	r2, r0, #2
40007ae0:	f000 0103 	and.w	r1, r0, #3
40007ae4:	3201      	adds	r2, #1
40007ae6:	eb01 1202 	add.w	r2, r1, r2, lsl #4
40007aea:	0392      	lsls	r2, r2, #14
40007aec:	f502 52d0 	add.w	r2, r2, #6656	; 0x1a00
40007af0:	3204      	adds	r2, #4
40007af2:	e006      	b.n	40007b02 <mvPexLocalBusNumSet+0x4a>
40007af4:	f000 0207 	and.w	r2, r0, #7
40007af8:	0492      	lsls	r2, r2, #18
40007afa:	f102 1204 	add.w	r2, r2, #262148	; 0x40004
40007afe:	f502 5268 	add.w	r2, r2, #14848	; 0x3a00
40007b02:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40007b06:	0624      	lsls	r4, r4, #24
40007b08:	2b07      	cmp	r3, #7
40007b0a:	6812      	ldr	r2, [r2, #0]
40007b0c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
40007b10:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
40007b14:	d80a      	bhi.n	40007b2c <mvPexLocalBusNumSet+0x74>
40007b16:	089a      	lsrs	r2, r3, #2
40007b18:	f003 0303 	and.w	r3, r3, #3
40007b1c:	3201      	adds	r2, #1
40007b1e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
40007b22:	039b      	lsls	r3, r3, #14
40007b24:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
40007b28:	3304      	adds	r3, #4
40007b2a:	e006      	b.n	40007b3a <mvPexLocalBusNumSet+0x82>
40007b2c:	f003 0307 	and.w	r3, r3, #7
40007b30:	049b      	lsls	r3, r3, #18
40007b32:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
40007b36:	f503 5368 	add.w	r3, r3, #14848	; 0x3a00
40007b3a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007b3e:	2000      	movs	r0, #0
40007b40:	601c      	str	r4, [r3, #0]
40007b42:	bd10      	pop	{r4, pc}
40007b44:	40014ba1 	andmi	r4, r1, r1, lsr #23
40007b48:	40014d24 	andmi	r4, r1, r4, lsr #26

Disassembly of section .text.mvPexLocalDevNumSet:

40007b4c <mvPexLocalDevNumSet>:
mvPexLocalDevNumSet():
40007b4c:	2807      	cmp	r0, #7
40007b4e:	d80a      	bhi.n	40007b66 <mvPexLocalDevNumSet+0x1a>
40007b50:	0883      	lsrs	r3, r0, #2
40007b52:	f000 0203 	and.w	r2, r0, #3
40007b56:	3301      	adds	r3, #1
40007b58:	eb02 1303 	add.w	r3, r2, r3, lsl #4
40007b5c:	039b      	lsls	r3, r3, #14
40007b5e:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
40007b62:	3304      	adds	r3, #4
40007b64:	e006      	b.n	40007b74 <mvPexLocalDevNumSet+0x28>
40007b66:	f000 0307 	and.w	r3, r0, #7
40007b6a:	049b      	lsls	r3, r3, #18
40007b6c:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
40007b70:	f503 5368 	add.w	r3, r3, #14848	; 0x3a00
40007b74:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007b78:	0409      	lsls	r1, r1, #16
40007b7a:	2807      	cmp	r0, #7
40007b7c:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
40007b80:	681b      	ldr	r3, [r3, #0]
40007b82:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
40007b86:	ea43 0101 	orr.w	r1, r3, r1
40007b8a:	d80a      	bhi.n	40007ba2 <mvPexLocalDevNumSet+0x56>
40007b8c:	0883      	lsrs	r3, r0, #2
40007b8e:	f000 0003 	and.w	r0, r0, #3
40007b92:	3301      	adds	r3, #1
40007b94:	eb00 1303 	add.w	r3, r0, r3, lsl #4
40007b98:	039b      	lsls	r3, r3, #14
40007b9a:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
40007b9e:	3304      	adds	r3, #4
40007ba0:	e006      	b.n	40007bb0 <mvPexLocalDevNumSet+0x64>
40007ba2:	f000 0307 	and.w	r3, r0, #7
40007ba6:	049b      	lsls	r3, r3, #18
40007ba8:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
40007bac:	f503 5368 	add.w	r3, r3, #14848	; 0x3a00
40007bb0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007bb4:	2000      	movs	r0, #0
40007bb6:	6019      	str	r1, [r3, #0]
40007bb8:	4770      	bx	lr

Disassembly of section .text.mvPexConfigRead:

40007bba <mvPexConfigRead>:
mvPexConfigRead():
40007bba:	2807      	cmp	r0, #7
40007bbc:	b570      	push	{r4, r5, r6, lr}
40007bbe:	9c04      	ldr	r4, [sp, #16]
40007bc0:	d80a      	bhi.n	40007bd8 <mvPexConfigRead+0x1e>
40007bc2:	0885      	lsrs	r5, r0, #2
40007bc4:	f000 0603 	and.w	r6, r0, #3
40007bc8:	3501      	adds	r5, #1
40007bca:	eb06 1505 	add.w	r5, r6, r5, lsl #4
40007bce:	03ad      	lsls	r5, r5, #14
40007bd0:	f505 55d0 	add.w	r5, r5, #6656	; 0x1a00
40007bd4:	3504      	adds	r5, #4
40007bd6:	e006      	b.n	40007be6 <mvPexConfigRead+0x2c>
40007bd8:	f000 0507 	and.w	r5, r0, #7
40007bdc:	04ad      	lsls	r5, r5, #18
40007bde:	f105 1504 	add.w	r5, r5, #262148	; 0x40004
40007be2:	f505 5568 	add.w	r5, r5, #14848	; 0x3a00
40007be6:	f045 4550 	orr.w	r5, r5, #3489660928	; 0xd0000000
40007bea:	682d      	ldr	r5, [r5, #0]
40007bec:	f3c5 2607 	ubfx	r6, r5, #8, #8
40007bf0:	42b1      	cmp	r1, r6
40007bf2:	d10b      	bne.n	40007c0c <mvPexConfigRead+0x52>
40007bf4:	f3c5 4504 	ubfx	r5, r5, #16, #5
40007bf8:	b92d      	cbnz	r5, 40007c06 <mvPexConfigRead+0x4c>
40007bfa:	2a01      	cmp	r2, #1
40007bfc:	d006      	beq.n	40007c0c <mvPexConfigRead+0x52>
40007bfe:	2a00      	cmp	r2, #0
40007c00:	f040 8084 	bne.w	40007d0c <mvPexConfigRead+0x152>
40007c04:	e002      	b.n	40007c0c <mvPexConfigRead+0x52>
40007c06:	b10a      	cbz	r2, 40007c0c <mvPexConfigRead+0x52>
40007c08:	42aa      	cmp	r2, r5
40007c0a:	d17f      	bne.n	40007d0c <mvPexConfigRead+0x152>
40007c0c:	0409      	lsls	r1, r1, #16
40007c0e:	f004 05fc 	and.w	r5, r4, #252	; 0xfc
40007c12:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
40007c16:	f3c4 2403 	ubfx	r4, r4, #8, #4
40007c1a:	ea41 22c2 	orr.w	r2, r1, r2, lsl #11
40007c1e:	2807      	cmp	r0, #7
40007c20:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
40007c24:	ea42 0205 	orr.w	r2, r2, r5
40007c28:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
40007c2c:	d80a      	bhi.n	40007c44 <mvPexConfigRead+0x8a>
40007c2e:	0883      	lsrs	r3, r0, #2
40007c30:	f000 0103 	and.w	r1, r0, #3
40007c34:	3301      	adds	r3, #1
40007c36:	eb01 1303 	add.w	r3, r1, r3, lsl #4
40007c3a:	039b      	lsls	r3, r3, #14
40007c3c:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
40007c40:	3318      	adds	r3, #24
40007c42:	e005      	b.n	40007c50 <mvPexConfigRead+0x96>
40007c44:	f000 0307 	and.w	r3, r0, #7
40007c48:	049b      	lsls	r3, r3, #18
40007c4a:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
40007c4e:	33f8      	adds	r3, #248	; 0xf8
40007c50:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007c54:	2807      	cmp	r0, #7
40007c56:	601a      	str	r2, [r3, #0]
40007c58:	d80a      	bhi.n	40007c70 <mvPexConfigRead+0xb6>
40007c5a:	0883      	lsrs	r3, r0, #2
40007c5c:	f000 0103 	and.w	r1, r0, #3
40007c60:	3301      	adds	r3, #1
40007c62:	eb01 1303 	add.w	r3, r1, r3, lsl #4
40007c66:	039b      	lsls	r3, r3, #14
40007c68:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
40007c6c:	3318      	adds	r3, #24
40007c6e:	e005      	b.n	40007c7c <mvPexConfigRead+0xc2>
40007c70:	f000 0307 	and.w	r3, r0, #7
40007c74:	049b      	lsls	r3, r3, #18
40007c76:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
40007c7a:	33f8      	adds	r3, #248	; 0xf8
40007c7c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007c80:	681b      	ldr	r3, [r3, #0]
40007c82:	429a      	cmp	r2, r3
40007c84:	d145      	bne.n	40007d12 <mvPexConfigRead+0x158>
40007c86:	2807      	cmp	r0, #7
40007c88:	d808      	bhi.n	40007c9c <mvPexConfigRead+0xe2>
40007c8a:	0883      	lsrs	r3, r0, #2
40007c8c:	f000 0203 	and.w	r2, r0, #3
40007c90:	3301      	adds	r3, #1
40007c92:	eb02 1303 	add.w	r3, r2, r3, lsl #4
40007c96:	039b      	lsls	r3, r3, #14
40007c98:	3304      	adds	r3, #4
40007c9a:	e006      	b.n	40007caa <mvPexConfigRead+0xf0>
40007c9c:	f000 0307 	and.w	r3, r0, #7
40007ca0:	049b      	lsls	r3, r3, #18
40007ca2:	f103 1304 	add.w	r3, r3, #262148	; 0x40004
40007ca6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
40007caa:	2807      	cmp	r0, #7
40007cac:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007cb0:	d808      	bhi.n	40007cc4 <mvPexConfigRead+0x10a>
40007cb2:	0882      	lsrs	r2, r0, #2
40007cb4:	f000 0103 	and.w	r1, r0, #3
40007cb8:	3201      	adds	r2, #1
40007cba:	eb01 1202 	add.w	r2, r1, r2, lsl #4
40007cbe:	0392      	lsls	r2, r2, #14
40007cc0:	3204      	adds	r2, #4
40007cc2:	e006      	b.n	40007cd2 <mvPexConfigRead+0x118>
40007cc4:	f000 0207 	and.w	r2, r0, #7
40007cc8:	0492      	lsls	r2, r2, #18
40007cca:	f102 1204 	add.w	r2, r2, #262148	; 0x40004
40007cce:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
40007cd2:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40007cd6:	2807      	cmp	r0, #7
40007cd8:	6812      	ldr	r2, [r2, #0]
40007cda:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
40007cde:	601a      	str	r2, [r3, #0]
40007ce0:	d80a      	bhi.n	40007cf8 <mvPexConfigRead+0x13e>
40007ce2:	0883      	lsrs	r3, r0, #2
40007ce4:	f000 0003 	and.w	r0, r0, #3
40007ce8:	3301      	adds	r3, #1
40007cea:	eb00 1303 	add.w	r3, r0, r3, lsl #4
40007cee:	039b      	lsls	r3, r3, #14
40007cf0:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
40007cf4:	331c      	adds	r3, #28
40007cf6:	e005      	b.n	40007d04 <mvPexConfigRead+0x14a>
40007cf8:	f000 0307 	and.w	r3, r0, #7
40007cfc:	049b      	lsls	r3, r3, #18
40007cfe:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
40007d02:	33fc      	adds	r3, #252	; 0xfc
40007d04:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007d08:	6818      	ldr	r0, [r3, #0]
40007d0a:	bd70      	pop	{r4, r5, r6, pc}
40007d0c:	f04f 30ff 	mov.w	r0, #4294967295
40007d10:	bd70      	pop	{r4, r5, r6, pc}
40007d12:	f04f 30ff 	mov.w	r0, #4294967295
40007d16:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvCtrlModelGet:

40007d18 <mvCtrlModelGet>:
mvCtrlModelGet():
40007d18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
40007d1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
40007d1e:	2005      	movs	r0, #5
40007d20:	9300      	str	r3, [sp, #0]
40007d22:	2100      	movs	r1, #0
40007d24:	4a03      	ldr	r2, [pc, #12]	; (40007d34 <mvCtrlModelGet+0x1c>)
40007d26:	ab03      	add	r3, sp, #12
40007d28:	f00c fd50 	bl	400147cc <mvGenUnitRegisterGet>
40007d2c:	f8bd 000c 	ldrh.w	r0, [sp, #12]
40007d30:	b005      	add	sp, #20
40007d32:	bd00      	pop	{pc}
40007d34:	000f8240 	andeq	r8, pc, r0, asr #4

Disassembly of section .text.mvHwsPexConfig:

40007d38 <mvHwsPexConfig>:
mvHwsPexConfig():
40007d38:	4b48      	ldr	r3, [pc, #288]	; (40007e5c <mvHwsPexConfig+0x124>)
40007d3a:	b513      	push	{r0, r1, r4, lr}
40007d3c:	f24c 3050 	movw	r0, #50000	; 0xc350
40007d40:	681a      	ldr	r2, [r3, #0]
40007d42:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
40007d46:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
40007d4a:	601a      	str	r2, [r3, #0]
40007d4c:	4b44      	ldr	r3, [pc, #272]	; (40007e60 <mvHwsPexConfig+0x128>)
40007d4e:	681a      	ldr	r2, [r3, #0]
40007d50:	f022 0203 	bic.w	r2, r2, #3
40007d54:	f042 0201 	orr.w	r2, r2, #1
40007d58:	601a      	str	r2, [r3, #0]
40007d5a:	f00c fad7 	bl	4001430c <__udelay>
40007d5e:	4b41      	ldr	r3, [pc, #260]	; (40007e64 <mvHwsPexConfig+0x12c>)
40007d60:	681b      	ldr	r3, [r3, #0]
40007d62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40007d66:	2b7e      	cmp	r3, #126	; 0x7e
40007d68:	d163      	bne.n	40007e32 <mvHwsPexConfig+0xfa>
40007d6a:	4b3f      	ldr	r3, [pc, #252]	; (40007e68 <mvHwsPexConfig+0x130>)
40007d6c:	681b      	ldr	r3, [r3, #0]
40007d6e:	f003 030f 	and.w	r3, r3, #15
40007d72:	2b02      	cmp	r3, #2
40007d74:	d167      	bne.n	40007e46 <mvHwsPexConfig+0x10e>
40007d76:	4b3d      	ldr	r3, [pc, #244]	; (40007e6c <mvHwsPexConfig+0x134>)
40007d78:	681c      	ldr	r4, [r3, #0]
40007d7a:	f3c4 4403 	ubfx	r4, r4, #16, #4
40007d7e:	2c01      	cmp	r4, #1
40007d80:	d161      	bne.n	40007e46 <mvHwsPexConfig+0x10e>
40007d82:	2000      	movs	r0, #0
40007d84:	4601      	mov	r1, r0
40007d86:	f7ff fe97 	bl	40007ab8 <mvPexLocalBusNumSet>
40007d8a:	4621      	mov	r1, r4
40007d8c:	2000      	movs	r0, #0
40007d8e:	f7ff fedd 	bl	40007b4c <mvPexLocalDevNumSet>
40007d92:	4837      	ldr	r0, [pc, #220]	; (40007e70 <mvHwsPexConfig+0x138>)
40007d94:	f7ff f9ea 	bl	4000716c <putstring>
40007d98:	2000      	movs	r0, #0
40007d9a:	2334      	movs	r3, #52	; 0x34
40007d9c:	9300      	str	r3, [sp, #0]
40007d9e:	4601      	mov	r1, r0
40007da0:	4602      	mov	r2, r0
40007da2:	4603      	mov	r3, r0
40007da4:	f7ff ff09 	bl	40007bba <mvPexConfigRead>
40007da8:	b2c4      	uxtb	r4, r0
40007daa:	2cff      	cmp	r4, #255	; 0xff
40007dac:	d109      	bne.n	40007dc2 <mvHwsPexConfig+0x8a>
40007dae:	e052      	b.n	40007e56 <mvHwsPexConfig+0x11e>
40007db0:	2000      	movs	r0, #0
40007db2:	9400      	str	r4, [sp, #0]
40007db4:	4601      	mov	r1, r0
40007db6:	4602      	mov	r2, r0
40007db8:	4603      	mov	r3, r0
40007dba:	f7ff fefe 	bl	40007bba <mvPexConfigRead>
40007dbe:	f3c0 2407 	ubfx	r4, r0, #8, #8
40007dc2:	2000      	movs	r0, #0
40007dc4:	9400      	str	r4, [sp, #0]
40007dc6:	4601      	mov	r1, r0
40007dc8:	4602      	mov	r2, r0
40007dca:	4603      	mov	r3, r0
40007dcc:	f7ff fef5 	bl	40007bba <mvPexConfigRead>
40007dd0:	b2c0      	uxtb	r0, r0
40007dd2:	2810      	cmp	r0, #16
40007dd4:	d1ec      	bne.n	40007db0 <mvHwsPexConfig+0x78>
40007dd6:	2000      	movs	r0, #0
40007dd8:	340c      	adds	r4, #12
40007dda:	9400      	str	r4, [sp, #0]
40007ddc:	4601      	mov	r1, r0
40007dde:	4602      	mov	r2, r0
40007de0:	4603      	mov	r3, r0
40007de2:	f7ff feea 	bl	40007bba <mvPexConfigRead>
40007de6:	f000 000f 	and.w	r0, r0, #15
40007dea:	2801      	cmp	r0, #1
40007dec:	d918      	bls.n	40007e20 <mvHwsPexConfig+0xe8>
40007dee:	4b21      	ldr	r3, [pc, #132]	; (40007e74 <mvHwsPexConfig+0x13c>)
40007df0:	f242 7010 	movw	r0, #10000	; 0x2710
40007df4:	681a      	ldr	r2, [r3, #0]
40007df6:	f022 0203 	bic.w	r2, r2, #3
40007dfa:	f042 0202 	orr.w	r2, r2, #2
40007dfe:	601a      	str	r2, [r3, #0]
40007e00:	4b1d      	ldr	r3, [pc, #116]	; (40007e78 <mvHwsPexConfig+0x140>)
40007e02:	681a      	ldr	r2, [r3, #0]
40007e04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
40007e08:	601a      	str	r2, [r3, #0]
40007e0a:	f00c fa7f 	bl	4001430c <__udelay>
40007e0e:	481b      	ldr	r0, [pc, #108]	; (40007e7c <mvHwsPexConfig+0x144>)
40007e10:	f7ff f9ac 	bl	4000716c <putstring>
40007e14:	2000      	movs	r0, #0
40007e16:	2101      	movs	r1, #1
40007e18:	f7ff f9a9 	bl	4000716e <putdata>
40007e1c:	4818      	ldr	r0, [pc, #96]	; (40007e80 <mvHwsPexConfig+0x148>)
40007e1e:	e010      	b.n	40007e42 <mvHwsPexConfig+0x10a>
40007e20:	4816      	ldr	r0, [pc, #88]	; (40007e7c <mvHwsPexConfig+0x144>)
40007e22:	f7ff f9a3 	bl	4000716c <putstring>
40007e26:	2000      	movs	r0, #0
40007e28:	2101      	movs	r1, #1
40007e2a:	f7ff f9a0 	bl	4000716e <putdata>
40007e2e:	4815      	ldr	r0, [pc, #84]	; (40007e84 <mvHwsPexConfig+0x14c>)
40007e30:	e007      	b.n	40007e42 <mvHwsPexConfig+0x10a>
40007e32:	4812      	ldr	r0, [pc, #72]	; (40007e7c <mvHwsPexConfig+0x144>)
40007e34:	f7ff f99a 	bl	4000716c <putstring>
40007e38:	2000      	movs	r0, #0
40007e3a:	2101      	movs	r1, #1
40007e3c:	f7ff f997 	bl	4000716e <putdata>
40007e40:	4811      	ldr	r0, [pc, #68]	; (40007e88 <mvHwsPexConfig+0x150>)
40007e42:	f7ff f993 	bl	4000716c <putstring>
40007e46:	f7ff ff67 	bl	40007d18 <mvCtrlModelGet>
40007e4a:	4b10      	ldr	r3, [pc, #64]	; (40007e8c <mvHwsPexConfig+0x154>)
40007e4c:	681a      	ldr	r2, [r3, #0]
40007e4e:	b292      	uxth	r2, r2
40007e50:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
40007e54:	601a      	str	r2, [r3, #0]
40007e56:	2000      	movs	r0, #0
40007e58:	bd1c      	pop	{r2, r3, r4, pc}
40007e5a:	bf00      	nop
40007e5c:	d0040060 	andle	r0, r4, r0, rrx
40007e60:	d0018204 	andle	r8, r1, r4, lsl #4
40007e64:	d0041a64 	andle	r1, r4, r4, ror #20
40007e68:	d004006c 	andle	r0, r4, ip, rrx
40007e6c:	d0040070 	andle	r0, r4, r0, ror r0
40007e70:	40014bcd 	andmi	r4, r1, sp, asr #23
40007e74:	d0040090 	mulle	r4, r0, r0
40007e78:	d0041a00 	andle	r1, r4, r0, lsl #20
40007e7c:	40014bf8 	strdmi	r4, [r1], -r8
40007e80:	40014c05 	andmi	r4, r1, r5, lsl #24
40007e84:	40014c3b 	andmi	r4, r1, fp, lsr ip
40007e88:	40014c4b 	andmi	r4, r1, fp, asr #24
40007e8c:	d0040000 	andle	r0, r4, r0

Disassembly of section .text.mvHwsSerdesTopologyGet:

40007e90 <mvHwsSerdesTopologyGet>:
mvHwsSerdesTopologyGet():
40007e90:	2804      	cmp	r0, #4
40007e92:	4602      	mov	r2, r0
40007e94:	b508      	push	{r3, lr}
40007e96:	d905      	bls.n	40007ea4 <mvHwsSerdesTopologyGet+0x14>
40007e98:	4804      	ldr	r0, [pc, #16]	; (40007eac <mvHwsSerdesTopologyGet+0x1c>)
40007e9a:	4905      	ldr	r1, [pc, #20]	; (40007eb0 <mvHwsSerdesTopologyGet+0x20>)
40007e9c:	f00c fbca 	bl	40014634 <mvPrintf>
40007ea0:	2000      	movs	r0, #0
40007ea2:	bd08      	pop	{r3, pc}
40007ea4:	4b03      	ldr	r3, [pc, #12]	; (40007eb4 <mvHwsSerdesTopologyGet+0x24>)
40007ea6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
40007eaa:	bd08      	pop	{r3, pc}
40007eac:	40014c5f 	andmi	r4, r1, pc, asr ip
40007eb0:	40017423 	andmi	r7, r1, r3, lsr #8
40007eb4:	40018420 	andmi	r8, r1, r0, lsr #8

Disassembly of section .text.ddr3GetTopologyMap:

40007eb8 <ddr3GetTopologyMap>:
ddr3GetTopologyMap():
40007eb8:	b570      	push	{r4, r5, r6, lr}
40007eba:	4606      	mov	r6, r0
40007ebc:	f00c fd66 	bl	4001498c <mvBoardIdGet>
40007ec0:	f00c fd7a 	bl	400149b8 <mvBoardIdIndexGet>
40007ec4:	4604      	mov	r4, r0
40007ec6:	f7ff ff27 	bl	40007d18 <mvCtrlModelGet>
40007eca:	4621      	mov	r1, r4
40007ecc:	4605      	mov	r5, r0
40007ece:	480d      	ldr	r0, [pc, #52]	; (40007f04 <ddr3GetTopologyMap+0x4c>)
40007ed0:	f00c fbb0 	bl	40014634 <mvPrintf>
40007ed4:	2c77      	cmp	r4, #119	; 0x77
40007ed6:	d80d      	bhi.n	40007ef4 <ddr3GetTopologyMap+0x3c>
40007ed8:	4b0b      	ldr	r3, [pc, #44]	; (40007f08 <ddr3GetTopologyMap+0x50>)
40007eda:	2260      	movs	r2, #96	; 0x60
40007edc:	fb02 3404 	mla	r4, r2, r4, r3
40007ee0:	f24f 5304 	movw	r3, #62724	; 0xf504
40007ee4:	429d      	cmp	r5, r3
40007ee6:	6034      	str	r4, [r6, #0]
40007ee8:	d10a      	bne.n	40007f00 <ddr3GetTopologyMap+0x48>
40007eea:	2301      	movs	r3, #1
40007eec:	2000      	movs	r0, #0
40007eee:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
40007ef2:	bd70      	pop	{r4, r5, r6, pc}
40007ef4:	4805      	ldr	r0, [pc, #20]	; (40007f0c <ddr3GetTopologyMap+0x54>)
40007ef6:	4621      	mov	r1, r4
40007ef8:	f00c fb9c 	bl	40014634 <mvPrintf>
40007efc:	2010      	movs	r0, #16
40007efe:	bd70      	pop	{r4, r5, r6, pc}
40007f00:	2000      	movs	r0, #0
40007f02:	bd70      	pop	{r4, r5, r6, pc}
40007f04:	40014c87 	andmi	r4, r1, r7, lsl #25
40007f08:	40018548 	andmi	r8, r1, r8, asr #10
40007f0c:	40014ca9 	andmi	r4, r1, r9, lsr #25

Disassembly of section .text.ddr3LoadTopologyMap:

40007f10 <ddr3LoadTopologyMap>:
ddr3LoadTopologyMap():
40007f10:	b513      	push	{r0, r1, r4, lr}
40007f12:	a802      	add	r0, sp, #8
40007f14:	2300      	movs	r3, #0
40007f16:	f840 3d04 	str.w	r3, [r0, #-4]!
40007f1a:	f7ff ffcd 	bl	40007eb8 <ddr3GetTopologyMap>
40007f1e:	1e04      	subs	r4, r0, #0
40007f20:	d007      	beq.n	40007f32 <ddr3LoadTopologyMap+0x22>
40007f22:	4806      	ldr	r0, [pc, #24]	; (40007f3c <ddr3LoadTopologyMap+0x2c>)
40007f24:	4621      	mov	r1, r4
40007f26:	4a06      	ldr	r2, [pc, #24]	; (40007f40 <ddr3LoadTopologyMap+0x30>)
40007f28:	f240 2357 	movw	r3, #599	; 0x257
40007f2c:	f00c fb82 	bl	40014634 <mvPrintf>
40007f30:	e002      	b.n	40007f38 <ddr3LoadTopologyMap+0x28>
40007f32:	9901      	ldr	r1, [sp, #4]
40007f34:	f008 fe90 	bl	40010c58 <ddr3TipSetTopologyMap>
40007f38:	4620      	mov	r0, r4
40007f3a:	bd1c      	pop	{r2, r3, r4, pc}
40007f3c:	40014a9e 	mulmi	r1, lr, sl
40007f40:	40014d26 	andmi	r4, r1, r6, lsr #26

Disassembly of section .text.ddr3NewTipDlbConfig:

40007f44 <ddr3NewTipDlbConfig>:
ddr3NewTipDlbConfig():
40007f44:	b508      	push	{r3, lr}
40007f46:	f00c fd5d 	bl	40014a04 <mvSysEnvDlbConfigPtrGet>
40007f4a:	e004      	b.n	40007f56 <ddr3NewTipDlbConfig+0x12>
40007f4c:	f850 2c04 	ldr.w	r2, [r0, #-4]
40007f50:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007f54:	601a      	str	r2, [r3, #0]
40007f56:	f850 3b08 	ldr.w	r3, [r0], #8
40007f5a:	2b00      	cmp	r3, #0
40007f5c:	d1f6      	bne.n	40007f4c <ddr3NewTipDlbConfig+0x8>
40007f5e:	4b03      	ldr	r3, [pc, #12]	; (40007f6c <ddr3NewTipDlbConfig+0x28>)
40007f60:	681a      	ldr	r2, [r3, #0]
40007f62:	f042 025d 	orr.w	r2, r2, #93	; 0x5d
40007f66:	601a      	str	r2, [r3, #0]
40007f68:	bd08      	pop	{r3, pc}
40007f6a:	bf00      	nop
40007f6c:	d0001700 	andle	r1, r0, r0, lsl #14

Disassembly of section .text.ddr3GetBusWidth:

40007f70 <ddr3GetBusWidth>:
ddr3GetBusWidth():
40007f70:	4b03      	ldr	r3, [pc, #12]	; (40007f80 <ddr3GetBusWidth+0x10>)
40007f72:	681b      	ldr	r3, [r3, #0]
40007f74:	f413 4f00 	tst.w	r3, #32768	; 0x8000
40007f78:	bf14      	ite	ne
40007f7a:	2020      	movne	r0, #32
40007f7c:	2010      	moveq	r0, #16
40007f7e:	4770      	bx	lr
40007f80:	d0001400 	andle	r1, r0, r0, lsl #8

Disassembly of section .text.ddr3GetDeviceWidth:

40007f84 <ddr3GetDeviceWidth>:
ddr3GetDeviceWidth():
40007f84:	4b05      	ldr	r3, [pc, #20]	; (40007f9c <ddr3GetDeviceWidth+0x18>)
40007f86:	2203      	movs	r2, #3
40007f88:	0080      	lsls	r0, r0, #2
40007f8a:	fa02 f200 	lsl.w	r2, r2, r0
40007f8e:	681b      	ldr	r3, [r3, #0]
40007f90:	4013      	ands	r3, r2
40007f92:	40c3      	lsrs	r3, r0
40007f94:	bf14      	ite	ne
40007f96:	2010      	movne	r0, #16
40007f98:	2008      	moveq	r0, #8
40007f9a:	4770      	bx	lr
40007f9c:	d0001410 	andle	r1, r0, r0, lsl r4

Disassembly of section .text.ddr3GetDeviceSize:

40007fa0 <ddr3GetDeviceSize>:
ddr3GetDeviceSize():
40007fa0:	4b19      	ldr	r3, [pc, #100]	; (40008008 <ddr3GetDeviceSize+0x68>)
40007fa2:	0081      	lsls	r1, r0, #2
40007fa4:	3102      	adds	r1, #2
40007fa6:	b510      	push	{r4, lr}
40007fa8:	4604      	mov	r4, r0
40007faa:	681a      	ldr	r2, [r3, #0]
40007fac:	f100 0314 	add.w	r3, r0, #20
40007fb0:	fa22 f303 	lsr.w	r3, r2, r3
40007fb4:	fa22 f201 	lsr.w	r2, r2, r1
40007fb8:	f003 0301 	and.w	r3, r3, #1
40007fbc:	f002 0203 	and.w	r2, r2, #3
40007fc0:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
40007fc4:	2b05      	cmp	r3, #5
40007fc6:	d810      	bhi.n	40007fea <ddr3GetDeviceSize+0x4a>
40007fc8:	e8df f003 	tbb	[pc, r3]
40007fcc:	061b0f03 	ldreq	r0, [fp], -r3, lsl #30
40007fd0:	f04f0c09 			; <UNDEFINED> instruction: 0xf04f0c09
40007fd4:	4080      	lsls	r0, r0
40007fd6:	bd10      	pop	{r4, pc}
40007fd8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
40007fdc:	bd10      	pop	{r4, pc}
40007fde:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
40007fe2:	bd10      	pop	{r4, pc}
40007fe4:	f04f 4082 	mov.w	r0, #1090519040	; 0x41000000
40007fe8:	bd10      	pop	{r4, pc}
40007fea:	4808      	ldr	r0, [pc, #32]	; (4000800c <ddr3GetDeviceSize+0x6c>)
40007fec:	f7ff f8be 	bl	4000716c <putstring>
40007ff0:	4620      	mov	r0, r4
40007ff2:	2101      	movs	r1, #1
40007ff4:	f7ff f8bb 	bl	4000716e <putdata>
40007ff8:	4805      	ldr	r0, [pc, #20]	; (40008010 <ddr3GetDeviceSize+0x70>)
40007ffa:	f7ff f8b7 	bl	4000716c <putstring>
40007ffe:	4805      	ldr	r0, [pc, #20]	; (40008014 <ddr3GetDeviceSize+0x74>)
40008000:	bd10      	pop	{r4, pc}
40008002:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
40008006:	bd10      	pop	{r4, pc}
40008008:	d0001410 	andle	r1, r0, r0, lsl r4
4000800c:	40014d38 	andmi	r4, r1, r8, lsr sp
40008010:	40014d24 	andmi	r4, r1, r4, lsr #26
40008014:	3c23d70a 	stccc	7, cr13, [r3], #-40	; 0xffffffd8

Disassembly of section .text.ddr3CalcMemCsSize:

40008018 <ddr3CalcMemCsSize>:
ddr3CalcMemCsSize():
40008018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000801c:	460c      	mov	r4, r1
4000801e:	4606      	mov	r6, r0
40008020:	f7ff ffa6 	bl	40007f70 <ddr3GetBusWidth>
40008024:	4680      	mov	r8, r0
40008026:	4630      	mov	r0, r6
40008028:	f7ff ffac 	bl	40007f84 <ddr3GetDeviceWidth>
4000802c:	4607      	mov	r7, r0
4000802e:	4630      	mov	r0, r6
40008030:	f7ff ffb6 	bl	40007fa0 <ddr3GetDeviceSize>
40008034:	4639      	mov	r1, r7
40008036:	4605      	mov	r5, r0
40008038:	4640      	mov	r0, r8
4000803a:	f7fe eb30 	blx	4000669c <__aeabi_uidiv>
4000803e:	f7fe ee24 	blx	40006c88 <__aeabi_ui2f>
40008042:	4629      	mov	r1, r5
40008044:	f7fe ee7a 	blx	40006d3c <__aeabi_fmul>
40008048:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
4000804c:	f7fe ee76 	blx	40006d3c <__aeabi_fmul>
40008050:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
40008054:	4605      	mov	r5, r0
40008056:	f7ff e83a 	blx	400070cc <__aeabi_fcmpeq>
4000805a:	b110      	cbz	r0, 40008062 <ddr3CalcMemCsSize+0x4a>
4000805c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
40008060:	e022      	b.n	400080a8 <ddr3CalcMemCsSize+0x90>
40008062:	4628      	mov	r0, r5
40008064:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
40008068:	f7ff e830 	blx	400070cc <__aeabi_fcmpeq>
4000806c:	b110      	cbz	r0, 40008074 <ddr3CalcMemCsSize+0x5c>
4000806e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
40008072:	e019      	b.n	400080a8 <ddr3CalcMemCsSize+0x90>
40008074:	4628      	mov	r0, r5
40008076:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
4000807a:	f7ff e828 	blx	400070cc <__aeabi_fcmpeq>
4000807e:	b110      	cbz	r0, 40008086 <ddr3CalcMemCsSize+0x6e>
40008080:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
40008084:	e010      	b.n	400080a8 <ddr3CalcMemCsSize+0x90>
40008086:	4628      	mov	r0, r5
40008088:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
4000808c:	f7ff e81e 	blx	400070cc <__aeabi_fcmpeq>
40008090:	b110      	cbz	r0, 40008098 <ddr3CalcMemCsSize+0x80>
40008092:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40008096:	e007      	b.n	400080a8 <ddr3CalcMemCsSize+0x90>
40008098:	4628      	mov	r0, r5
4000809a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
4000809e:	f7ff e816 	blx	400070cc <__aeabi_fcmpeq>
400080a2:	b128      	cbz	r0, 400080b0 <ddr3CalcMemCsSize+0x98>
400080a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400080a8:	6023      	str	r3, [r4, #0]
400080aa:	2000      	movs	r0, #0
400080ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400080b0:	4806      	ldr	r0, [pc, #24]	; (400080cc <ddr3CalcMemCsSize+0xb4>)
400080b2:	f7ff f85b 	bl	4000716c <putstring>
400080b6:	4630      	mov	r0, r6
400080b8:	2101      	movs	r1, #1
400080ba:	f7ff f858 	bl	4000716e <putdata>
400080be:	4804      	ldr	r0, [pc, #16]	; (400080d0 <ddr3CalcMemCsSize+0xb8>)
400080c0:	f7ff f854 	bl	4000716c <putstring>
400080c4:	2002      	movs	r0, #2
400080c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400080ca:	bf00      	nop
400080cc:	40014d59 	andmi	r4, r1, r9, asr sp
400080d0:	40014d24 	andmi	r4, r1, r4, lsr #26

Disassembly of section .text.ddr3FastPathDynamicCsSizeConfig:

400080d4 <ddr3FastPathDynamicCsSizeConfig>:
ddr3FastPathDynamicCsSizeConfig():
400080d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080d8:	2600      	movs	r6, #0
400080da:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 400081d4 <ddr3FastPathDynamicCsSizeConfig+0x100>
400080de:	b085      	sub	sp, #20
400080e0:	f8df b0f4 	ldr.w	fp, [pc, #244]	; 400081d8 <ddr3FastPathDynamicCsSizeConfig+0x104>
400080e4:	4681      	mov	r9, r0
400080e6:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
400080ea:	4635      	mov	r5, r6
400080ec:	f04f 0a01 	mov.w	sl, #1
400080f0:	9602      	str	r6, [sp, #8]
400080f2:	9603      	str	r6, [sp, #12]
400080f4:	fa0a f305 	lsl.w	r3, sl, r5
400080f8:	ea13 0f09 	tst.w	r3, r9
400080fc:	d052      	beq.n	400081a4 <ddr3FastPathDynamicCsSizeConfig+0xd0>
400080fe:	4628      	mov	r0, r5
40008100:	a902      	add	r1, sp, #8
40008102:	f7ff ff89 	bl	40008018 <ddr3CalcMemCsSize>
40008106:	2800      	cmp	r0, #0
40008108:	d155      	bne.n	400081b6 <ddr3FastPathDynamicCsSizeConfig+0xe2>
4000810a:	a803      	add	r0, sp, #12
4000810c:	f7ff fed4 	bl	40007eb8 <ddr3GetTopologyMap>
40008110:	1e04      	subs	r4, r0, #0
40008112:	d007      	beq.n	40008124 <ddr3FastPathDynamicCsSizeConfig+0x50>
40008114:	482a      	ldr	r0, [pc, #168]	; (400081c0 <ddr3FastPathDynamicCsSizeConfig+0xec>)
40008116:	4621      	mov	r1, r4
40008118:	4a2a      	ldr	r2, [pc, #168]	; (400081c4 <ddr3FastPathDynamicCsSizeConfig+0xf0>)
4000811a:	f240 23b2 	movw	r3, #690	; 0x2b2
4000811e:	f00c fa89 	bl	40014634 <mvPrintf>
40008122:	e049      	b.n	400081b8 <ddr3FastPathDynamicCsSizeConfig+0xe4>
40008124:	9b03      	ldr	r3, [sp, #12]
40008126:	4628      	mov	r0, r5
40008128:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
4000812c:	f85b 4023 	ldr.w	r4, [fp, r3, lsl #2]
40008130:	f7ff ff28 	bl	40007f84 <ddr3GetDeviceWidth>
40008134:	2810      	cmp	r0, #16
40008136:	bf08      	it	eq
40008138:	f04f 5700 	moveq.w	r7, #536870912	; 0x20000000
4000813c:	42bc      	cmp	r4, r7
4000813e:	d913      	bls.n	40008168 <ddr3FastPathDynamicCsSizeConfig+0x94>
40008140:	f7ff ff16 	bl	40007f70 <ddr3GetBusWidth>
40008144:	4603      	mov	r3, r0
40008146:	4628      	mov	r0, r5
40008148:	9301      	str	r3, [sp, #4]
4000814a:	f7ff ff1b 	bl	40007f84 <ddr3GetDeviceWidth>
4000814e:	9b01      	ldr	r3, [sp, #4]
40008150:	4601      	mov	r1, r0
40008152:	4618      	mov	r0, r3
40008154:	f7fe eaa2 	blx	4000669c <__aeabi_uidiv>
40008158:	4621      	mov	r1, r4
4000815a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
4000815e:	4378      	muls	r0, r7
40008160:	9002      	str	r0, [sp, #8]
40008162:	4819      	ldr	r0, [pc, #100]	; (400081c8 <ddr3FastPathDynamicCsSizeConfig+0xf4>)
40008164:	f00c fa66 	bl	40014634 <mvPrintf>
40008168:	9b02      	ldr	r3, [sp, #8]
4000816a:	4a18      	ldr	r2, [pc, #96]	; (400081cc <ddr3FastPathDynamicCsSizeConfig+0xf8>)
4000816c:	1e59      	subs	r1, r3, #1
4000816e:	0c09      	lsrs	r1, r1, #16
40008170:	0409      	lsls	r1, r1, #16
40008172:	430a      	orrs	r2, r1
40008174:	f048 4150 	orr.w	r1, r8, #3489660928	; 0xd0000000
40008178:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
4000817c:	600a      	str	r2, [r1, #0]
4000817e:	f1a8 0104 	sub.w	r1, r8, #4
40008182:	fb03 f205 	mul.w	r2, r3, r5
40008186:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
4000818a:	0c12      	lsrs	r2, r2, #16
4000818c:	0412      	lsls	r2, r2, #16
4000818e:	600a      	str	r2, [r1, #0]
40008190:	0c1a      	lsrs	r2, r3, #16
40008192:	f64f 71ff 	movw	r1, #65535	; 0xffff
40008196:	eb02 4216 	add.w	r2, r2, r6, lsr #16
4000819a:	428a      	cmp	r2, r1
4000819c:	bf94      	ite	ls
4000819e:	18f6      	addls	r6, r6, r3
400081a0:	f04f 4640 	movhi.w	r6, #3221225472	; 0xc0000000
400081a4:	3501      	adds	r5, #1
400081a6:	f108 0808 	add.w	r8, r8, #8
400081aa:	2d04      	cmp	r5, #4
400081ac:	d1a2      	bne.n	400080f4 <ddr3FastPathDynamicCsSizeConfig+0x20>
400081ae:	4b08      	ldr	r3, [pc, #32]	; (400081d0 <ddr3FastPathDynamicCsSizeConfig+0xfc>)
400081b0:	2400      	movs	r4, #0
400081b2:	601e      	str	r6, [r3, #0]
400081b4:	e000      	b.n	400081b8 <ddr3FastPathDynamicCsSizeConfig+0xe4>
400081b6:	2401      	movs	r4, #1
400081b8:	4620      	mov	r0, r4
400081ba:	b005      	add	sp, #20
400081bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400081c0:	40014a9e 	mulmi	r1, lr, sl
400081c4:	40014d26 	andmi	r4, r1, r6, lsr #26
400081c8:	40014d7a 	andmi	r4, r1, sl, ror sp
400081cc:	00ffffe1 	rscseq	pc, pc, r1, ror #31
400081d0:	d0008c04 	andle	r8, r0, r4, lsl #24
400081d4:	00020184 	andeq	r0, r2, r4, lsl #3
400081d8:	40018728 	andmi	r8, r1, r8, lsr #14

Disassembly of section .text.ddr3Init:

400081dc <ddr3Init>:
ddr3Init():
400081dc:	b5f0      	push	{r4, r5, r6, r7, lr}
400081de:	b0a3      	sub	sp, #140	; 0x8c
400081e0:	f001 fddc 	bl	40009d9c <ddr3PrintVersion>
400081e4:	488e      	ldr	r0, [pc, #568]	; (40008420 <ddr3Init+0x244>)
400081e6:	f7fe ffc1 	bl	4000716c <putstring>
400081ea:	2000      	movs	r0, #0
400081ec:	2101      	movs	r1, #1
400081ee:	f7fe ffbe 	bl	4000716e <putdata>
400081f2:	488c      	ldr	r0, [pc, #560]	; (40008424 <ddr3Init+0x248>)
400081f4:	f7fe ffba 	bl	4000716c <putstring>
400081f8:	4b8b      	ldr	r3, [pc, #556]	; (40008428 <ddr3Init+0x24c>)
400081fa:	681b      	ldr	r3, [r3, #0]
400081fc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
40008200:	2b01      	cmp	r3, #1
40008202:	d00d      	beq.n	40008220 <ddr3Init+0x44>
40008204:	d311      	bcc.n	4000822a <ddr3Init+0x4e>
40008206:	2b03      	cmp	r3, #3
40008208:	d114      	bne.n	40008234 <ddr3Init+0x58>
4000820a:	4b88      	ldr	r3, [pc, #544]	; (4000842c <ddr3Init+0x250>)
4000820c:	681a      	ldr	r2, [r3, #0]
4000820e:	f042 0210 	orr.w	r2, r2, #16
40008212:	601a      	str	r2, [r3, #0]
40008214:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
40008218:	681a      	ldr	r2, [r3, #0]
4000821a:	f042 0210 	orr.w	r2, r2, #16
4000821e:	601a      	str	r2, [r3, #0]
40008220:	4b83      	ldr	r3, [pc, #524]	; (40008430 <ddr3Init+0x254>)
40008222:	681a      	ldr	r2, [r3, #0]
40008224:	f042 0210 	orr.w	r2, r2, #16
40008228:	601a      	str	r2, [r3, #0]
4000822a:	4b82      	ldr	r3, [pc, #520]	; (40008434 <ddr3Init+0x258>)
4000822c:	681a      	ldr	r2, [r3, #0]
4000822e:	f042 0210 	orr.w	r2, r2, #16
40008232:	601a      	str	r2, [r3, #0]
40008234:	f00c fbe4 	bl	40014a00 <mvSysEnvSuspendWakeupCheck>
40008238:	2802      	cmp	r0, #2
4000823a:	d104      	bne.n	40008246 <ddr3Init+0x6a>
4000823c:	4b7e      	ldr	r3, [pc, #504]	; (40008438 <ddr3Init+0x25c>)
4000823e:	681a      	ldr	r2, [r3, #0]
40008240:	f042 0202 	orr.w	r2, r2, #2
40008244:	601a      	str	r2, [r3, #0]
40008246:	4b7d      	ldr	r3, [pc, #500]	; (4000843c <ddr3Init+0x260>)
40008248:	681a      	ldr	r2, [r3, #0]
4000824a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
4000824e:	d001      	beq.n	40008254 <ddr3Init+0x78>
40008250:	487b      	ldr	r0, [pc, #492]	; (40008440 <ddr3Init+0x264>)
40008252:	e0d4      	b.n	400083fe <ddr3Init+0x222>
40008254:	497b      	ldr	r1, [pc, #492]	; (40008444 <ddr3Init+0x268>)
40008256:	4b7c      	ldr	r3, [pc, #496]	; (40008448 <ddr3Init+0x26c>)
40008258:	6808      	ldr	r0, [r1, #0]
4000825a:	4003      	ands	r3, r0
4000825c:	a822      	add	r0, sp, #136	; 0x88
4000825e:	f043 0324 	orr.w	r3, r3, #36	; 0x24
40008262:	f443 335b 	orr.w	r3, r3, #224256	; 0x36c00
40008266:	600b      	str	r3, [r1, #0]
40008268:	4b78      	ldr	r3, [pc, #480]	; (4000844c <ddr3Init+0x270>)
4000826a:	601a      	str	r2, [r3, #0]
4000826c:	f840 2d0c 	str.w	r2, [r0, #-12]!
40008270:	f7ff fe22 	bl	40007eb8 <ddr3GetTopologyMap>
40008274:	1e01      	subs	r1, r0, #0
40008276:	d006      	beq.n	40008286 <ddr3Init+0xaa>
40008278:	4875      	ldr	r0, [pc, #468]	; (40008450 <ddr3Init+0x274>)
4000827a:	f240 132d 	movw	r3, #301	; 0x12d
4000827e:	4a75      	ldr	r2, [pc, #468]	; (40008454 <ddr3Init+0x278>)
40008280:	f00c f9d8 	bl	40014634 <mvPrintf>
40008284:	e03e      	b.n	40008304 <ddr3Init+0x128>
40008286:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
40008288:	aa01      	add	r2, sp, #4
4000828a:	791e      	ldrb	r6, [r3, #4]
4000828c:	4b72      	ldr	r3, [pc, #456]	; (40008458 <ddr3Init+0x27c>)
4000828e:	6019      	str	r1, [r3, #0]
40008290:	4b72      	ldr	r3, [pc, #456]	; (4000845c <ddr3Init+0x280>)
40008292:	4973      	ldr	r1, [pc, #460]	; (40008460 <ddr3Init+0x284>)
40008294:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
40008298:	3304      	adds	r3, #4
4000829a:	428b      	cmp	r3, r1
4000829c:	6800      	ldr	r0, [r0, #0]
4000829e:	f842 0b04 	str.w	r0, [r2], #4
400082a2:	d1f7      	bne.n	40008294 <ddr3Init+0xb8>
400082a4:	2200      	movs	r2, #0
400082a6:	2501      	movs	r5, #1
400082a8:	4613      	mov	r3, r2
400082aa:	4614      	mov	r4, r2
400082ac:	fa05 f103 	lsl.w	r1, r5, r3
400082b0:	4231      	tst	r1, r6
400082b2:	d024      	beq.n	400082fe <ddr3Init+0x122>
400082b4:	2b02      	cmp	r3, #2
400082b6:	d008      	beq.n	400082ca <ddr3Init+0xee>
400082b8:	2b03      	cmp	r3, #3
400082ba:	d009      	beq.n	400082d0 <ddr3Init+0xf4>
400082bc:	2b01      	cmp	r3, #1
400082be:	bf0c      	ite	eq
400082c0:	f44f 6150 	moveq.w	r1, #3328	; 0xd00
400082c4:	f44f 6160 	movne.w	r1, #3584	; 0xe00
400082c8:	e004      	b.n	400082d4 <ddr3Init+0xf8>
400082ca:	f44f 6130 	mov.w	r1, #2816	; 0xb00
400082ce:	e001      	b.n	400082d4 <ddr3Init+0xf8>
400082d0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
400082d4:	4863      	ldr	r0, [pc, #396]	; (40008464 <ddr3Init+0x288>)
400082d6:	4308      	orrs	r0, r1
400082d8:	0111      	lsls	r1, r2, #4
400082da:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
400082de:	f101 0740 	add.w	r7, r1, #64	; 0x40
400082e2:	f047 4750 	orr.w	r7, r7, #3489660928	; 0xd0000000
400082e6:	6038      	str	r0, [r7, #0]
400082e8:	f101 0044 	add.w	r0, r1, #68	; 0x44
400082ec:	3148      	adds	r1, #72	; 0x48
400082ee:	0717      	lsls	r7, r2, #28
400082f0:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
400082f4:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
400082f8:	3201      	adds	r2, #1
400082fa:	6007      	str	r7, [r0, #0]
400082fc:	600c      	str	r4, [r1, #0]
400082fe:	3301      	adds	r3, #1
40008300:	2b04      	cmp	r3, #4
40008302:	d1d3      	bne.n	400082ac <ddr3Init+0xd0>
40008304:	f7ff fe04 	bl	40007f10 <ddr3LoadTopologyMap>
40008308:	1e04      	subs	r4, r0, #0
4000830a:	d001      	beq.n	40008310 <ddr3Init+0x134>
4000830c:	4856      	ldr	r0, [pc, #344]	; (40008468 <ddr3Init+0x28c>)
4000830e:	e049      	b.n	400083a4 <ddr3Init+0x1c8>
40008310:	4d56      	ldr	r5, [pc, #344]	; (4000846c <ddr3Init+0x290>)
40008312:	4628      	mov	r0, r5
40008314:	f7ff fdd0 	bl	40007eb8 <ddr3GetTopologyMap>
40008318:	1e04      	subs	r4, r0, #0
4000831a:	d005      	beq.n	40008328 <ddr3Init+0x14c>
4000831c:	484c      	ldr	r0, [pc, #304]	; (40008450 <ddr3Init+0x274>)
4000831e:	4621      	mov	r1, r4
40008320:	4a4c      	ldr	r2, [pc, #304]	; (40008454 <ddr3Init+0x278>)
40008322:	f44f 7358 	mov.w	r3, #864	; 0x360
40008326:	e017      	b.n	40008358 <ddr3Init+0x17c>
40008328:	682b      	ldr	r3, [r5, #0]
4000832a:	aa20      	add	r2, sp, #128	; 0x80
4000832c:	7819      	ldrb	r1, [r3, #0]
4000832e:	f002 fd79 	bl	4000ae24 <ddr3TipGetFirstActiveIf>
40008332:	1e04      	subs	r4, r0, #0
40008334:	d005      	beq.n	40008342 <ddr3Init+0x166>
40008336:	4846      	ldr	r0, [pc, #280]	; (40008450 <ddr3Init+0x274>)
40008338:	4621      	mov	r1, r4
4000833a:	4a46      	ldr	r2, [pc, #280]	; (40008454 <ddr3Init+0x278>)
4000833c:	f240 3363 	movw	r3, #867	; 0x363
40008340:	e00a      	b.n	40008358 <ddr3Init+0x17c>
40008342:	9920      	ldr	r1, [sp, #128]	; 0x80
40008344:	aa21      	add	r2, sp, #132	; 0x84
40008346:	f001 fdc3 	bl	40009ed0 <mvCalcCsNum>
4000834a:	1e04      	subs	r4, r0, #0
4000834c:	d007      	beq.n	4000835e <ddr3Init+0x182>
4000834e:	4840      	ldr	r0, [pc, #256]	; (40008450 <ddr3Init+0x274>)
40008350:	4621      	mov	r1, r4
40008352:	4a40      	ldr	r2, [pc, #256]	; (40008454 <ddr3Init+0x278>)
40008354:	f240 3365 	movw	r3, #869	; 0x365
40008358:	f00c f96c 	bl	40014634 <mvPrintf>
4000835c:	e054      	b.n	40008408 <ddr3Init+0x22c>
4000835e:	23c8      	movs	r3, #200	; 0xc8
40008360:	9311      	str	r3, [sp, #68]	; 0x44
40008362:	230a      	movs	r3, #10
40008364:	9312      	str	r3, [sp, #72]	; 0x48
40008366:	237b      	movs	r3, #123	; 0x7b
40008368:	9313      	str	r3, [sp, #76]	; 0x4c
4000836a:	9314      	str	r3, [sp, #80]	; 0x50
4000836c:	234a      	movs	r3, #74	; 0x4a
4000836e:	9315      	str	r3, [sp, #84]	; 0x54
40008370:	a911      	add	r1, sp, #68	; 0x44
40008372:	9316      	str	r3, [sp, #88]	; 0x58
40008374:	232d      	movs	r3, #45	; 0x2d
40008376:	9317      	str	r3, [sp, #92]	; 0x5c
40008378:	9318      	str	r3, [sp, #96]	; 0x60
4000837a:	9319      	str	r3, [sp, #100]	; 0x64
4000837c:	931a      	str	r3, [sp, #104]	; 0x68
4000837e:	2302      	movs	r3, #2
40008380:	931b      	str	r3, [sp, #108]	; 0x6c
40008382:	2344      	movs	r3, #68	; 0x44
40008384:	931d      	str	r3, [sp, #116]	; 0x74
40008386:	9b21      	ldr	r3, [sp, #132]	; 0x84
40008388:	941e      	str	r4, [sp, #120]	; 0x78
4000838a:	2b01      	cmp	r3, #1
4000838c:	bf0c      	ite	eq
4000838e:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
40008392:	f04f 1312 	movne.w	r3, #1179666	; 0x120012
40008396:	2000      	movs	r0, #0
40008398:	931c      	str	r3, [sp, #112]	; 0x70
4000839a:	f001 fd05 	bl	40009da8 <ddr3TipTuneTrainingParams>
4000839e:	1e04      	subs	r4, r0, #0
400083a0:	d035      	beq.n	4000840e <ddr3Init+0x232>
400083a2:	4833      	ldr	r0, [pc, #204]	; (40008470 <ddr3Init+0x294>)
400083a4:	4b33      	ldr	r3, [pc, #204]	; (40008474 <ddr3Init+0x298>)
400083a6:	6819      	ldr	r1, [r3, #0]
400083a8:	f00c f944 	bl	40014634 <mvPrintf>
400083ac:	e02c      	b.n	40008408 <ddr3Init+0x22c>
400083ae:	f00c fb2d 	bl	40014a0c <mvSysEnvGetCSEnaFromReg>
400083b2:	4b2a      	ldr	r3, [pc, #168]	; (4000845c <ddr3Init+0x280>)
400083b4:	492a      	ldr	r1, [pc, #168]	; (40008460 <ddr3Init+0x284>)
400083b6:	aa01      	add	r2, sp, #4
400083b8:	4604      	mov	r4, r0
400083ba:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
400083be:	f852 5b04 	ldr.w	r5, [r2], #4
400083c2:	3304      	adds	r3, #4
400083c4:	428b      	cmp	r3, r1
400083c6:	6005      	str	r5, [r0, #0]
400083c8:	d1f7      	bne.n	400083ba <ddr3Init+0x1de>
400083ca:	4b2a      	ldr	r3, [pc, #168]	; (40008474 <ddr3Init+0x298>)
400083cc:	482a      	ldr	r0, [pc, #168]	; (40008478 <ddr3Init+0x29c>)
400083ce:	6819      	ldr	r1, [r3, #0]
400083d0:	f00c f930 	bl	40014634 <mvPrintf>
400083d4:	4620      	mov	r0, r4
400083d6:	f7ff fe7d 	bl	400080d4 <ddr3FastPathDynamicCsSizeConfig>
400083da:	b110      	cbz	r0, 400083e2 <ddr3Init+0x206>
400083dc:	4827      	ldr	r0, [pc, #156]	; (4000847c <ddr3Init+0x2a0>)
400083de:	f00c f929 	bl	40014634 <mvPrintf>
400083e2:	4b16      	ldr	r3, [pc, #88]	; (4000843c <ddr3Init+0x260>)
400083e4:	681a      	ldr	r2, [r3, #0]
400083e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
400083ea:	601a      	str	r2, [r3, #0]
400083ec:	f7ff fdaa 	bl	40007f44 <ddr3NewTipDlbConfig>
400083f0:	f008 ff7c 	bl	400112ec <ddr3IfEccEnabled>
400083f4:	2801      	cmp	r0, #1
400083f6:	d101      	bne.n	400083fc <ddr3Init+0x220>
400083f8:	f009 f9e4 	bl	400117c4 <ddr3NewTipEccScrub>
400083fc:	4820      	ldr	r0, [pc, #128]	; (40008480 <ddr3Init+0x2a4>)
400083fe:	4b1d      	ldr	r3, [pc, #116]	; (40008474 <ddr3Init+0x298>)
40008400:	2400      	movs	r4, #0
40008402:	6819      	ldr	r1, [r3, #0]
40008404:	f00c f916 	bl	40014634 <mvPrintf>
40008408:	4620      	mov	r0, r4
4000840a:	b023      	add	sp, #140	; 0x8c
4000840c:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000840e:	200b      	movs	r0, #11
40008410:	2103      	movs	r1, #3
40008412:	f000 f837 	bl	40008484 <ddr3HwsSetLogLevel>
40008416:	f008 fff3 	bl	40011400 <ddr3HwsHwTraining>
4000841a:	1e04      	subs	r4, r0, #0
4000841c:	d0c7      	beq.n	400083ae <ddr3Init+0x1d2>
4000841e:	e7c0      	b.n	400083a2 <ddr3Init+0x1c6>
40008420:	40014fd6 	ldrdmi	r4, [r1], -r6
40008424:	40014d24 	andmi	r4, r1, r4, lsr #26
40008428:	d0018234 	andle	r8, r1, r4, lsr r2
4000842c:	d0021b00 	andle	r1, r2, r0, lsl #22
40008430:	d0021900 	andle	r1, r2, r0, lsl #18
40008434:	d0021800 	andle	r1, r2, r0, lsl #16
40008438:	d0001480 	andle	r1, r0, r0, lsl #9
4000843c:	d00182d0 	ldrdle	r8, [r1], -r0
40008440:	40014da8 	andmi	r4, r1, r8, lsr #27
40008444:	d00015c8 	andle	r1, r0, r8, asr #11
40008448:	fffc01c0 			; <UNDEFINED> instruction: 0xfffc01c0
4000844c:	d00014a8 	andle	r1, r0, r8, lsr #9
40008450:	40014a9e 	mulmi	r1, lr, sl
40008454:	40014d26 	andmi	r4, r1, r6, lsr #26
40008458:	d00200e8 	andle	r0, r2, r8, ror #1
4000845c:	00020040 	andeq	r0, r2, r0, asr #32
40008460:	00020080 	andeq	r0, r2, r0, lsl #1
40008464:	0fff0001 	svceq	0x00ff0001
40008468:	40014dd1 	ldrdmi	r4, [r1], -r1
4000846c:	40020428 	andmi	r0, r2, r8, lsr #8
40008470:	40014dfe 	strdmi	r4, [r1], -lr
40008474:	40018540 	andmi	r8, r1, r0, asr #10
40008478:	40014e1d 	andmi	r4, r1, sp, lsl lr
4000847c:	40014e5f 	andmi	r4, r1, pc, asr lr
40008480:	40014e87 	andmi	r4, r1, r7, lsl #29

Disassembly of section .text.ddr3HwsSetLogLevel:

40008484 <ddr3HwsSetLogLevel>:
ddr3HwsSetLogLevel():
40008484:	280a      	cmp	r0, #10
40008486:	d81c      	bhi.n	400084c2 <ddr3HwsSetLogLevel+0x3e>
40008488:	e8df f000 	tbb	[pc, r0]
4000848c:	0c0a0806 	stceq	8, cr0, [sl], {6}
40008490:	111b1b0e 	tstne	fp, lr, lsl #22
40008494:	00151329 	andseq	r1, r5, r9, lsr #6
40008498:	4b12      	ldr	r3, [pc, #72]	; (400084e4 <ddr3HwsSetLogLevel+0x60>)
4000849a:	e021      	b.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
4000849c:	4b12      	ldr	r3, [pc, #72]	; (400084e8 <ddr3HwsSetLogLevel+0x64>)
4000849e:	e01f      	b.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
400084a0:	4b12      	ldr	r3, [pc, #72]	; (400084ec <ddr3HwsSetLogLevel+0x68>)
400084a2:	e01d      	b.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
400084a4:	4b12      	ldr	r3, [pc, #72]	; (400084f0 <ddr3HwsSetLogLevel+0x6c>)
400084a6:	e01b      	b.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
400084a8:	4b12      	ldr	r3, [pc, #72]	; (400084f4 <ddr3HwsSetLogLevel+0x70>)
400084aa:	6019      	str	r1, [r3, #0]
400084ac:	4770      	bx	lr
400084ae:	4b12      	ldr	r3, [pc, #72]	; (400084f8 <ddr3HwsSetLogLevel+0x74>)
400084b0:	e016      	b.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
400084b2:	4b12      	ldr	r3, [pc, #72]	; (400084fc <ddr3HwsSetLogLevel+0x78>)
400084b4:	e014      	b.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
400084b6:	2901      	cmp	r1, #1
400084b8:	4b11      	ldr	r3, [pc, #68]	; (40008500 <ddr3HwsSetLogLevel+0x7c>)
400084ba:	d011      	beq.n	400084e0 <ddr3HwsSetLogLevel+0x5c>
400084bc:	2200      	movs	r2, #0
400084be:	701a      	strb	r2, [r3, #0]
400084c0:	4770      	bx	lr
400084c2:	4b08      	ldr	r3, [pc, #32]	; (400084e4 <ddr3HwsSetLogLevel+0x60>)
400084c4:	7019      	strb	r1, [r3, #0]
400084c6:	4b08      	ldr	r3, [pc, #32]	; (400084e8 <ddr3HwsSetLogLevel+0x64>)
400084c8:	7019      	strb	r1, [r3, #0]
400084ca:	4b08      	ldr	r3, [pc, #32]	; (400084ec <ddr3HwsSetLogLevel+0x68>)
400084cc:	7019      	strb	r1, [r3, #0]
400084ce:	4b08      	ldr	r3, [pc, #32]	; (400084f0 <ddr3HwsSetLogLevel+0x6c>)
400084d0:	7019      	strb	r1, [r3, #0]
400084d2:	4b08      	ldr	r3, [pc, #32]	; (400084f4 <ddr3HwsSetLogLevel+0x70>)
400084d4:	6019      	str	r1, [r3, #0]
400084d6:	4b08      	ldr	r3, [pc, #32]	; (400084f8 <ddr3HwsSetLogLevel+0x74>)
400084d8:	7019      	strb	r1, [r3, #0]
400084da:	4b08      	ldr	r3, [pc, #32]	; (400084fc <ddr3HwsSetLogLevel+0x78>)
400084dc:	7019      	strb	r1, [r3, #0]
400084de:	4b09      	ldr	r3, [pc, #36]	; (40008504 <ddr3HwsSetLogLevel+0x80>)
400084e0:	7019      	strb	r1, [r3, #0]
400084e2:	4770      	bx	lr
400084e4:	40018742 	andmi	r8, r1, r2, asr #14
400084e8:	4001873d 	andmi	r8, r1, sp, lsr r7
400084ec:	40018743 	andmi	r8, r1, r3, asr #14
400084f0:	40018741 	andmi	r8, r1, r1, asr #14
400084f4:	40018748 	andmi	r8, r1, r8, asr #14
400084f8:	4001874c 	andmi	r8, r1, ip, asr #14
400084fc:	4001873c 	andmi	r8, r1, ip, lsr r7
40008500:	400207c0 	andmi	r0, r2, r0, asr #15
40008504:	40018744 	andmi	r8, r1, r4, asr #14

Disassembly of section .text.ddr3TipRegDump:

40008508 <ddr3TipRegDump>:
ddr3TipRegDump():
40008508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000850c:	2102      	movs	r1, #2
4000850e:	b087      	sub	sp, #28
40008510:	4607      	mov	r7, r0
40008512:	f008 fbbb 	bl	40010c8c <ddr3TipDevAttrGet>
40008516:	4e42      	ldr	r6, [pc, #264]	; (40008620 <ddr3TipRegDump+0x118>)
40008518:	f8df 9118 	ldr.w	r9, [pc, #280]	; 40008634 <ddr3TipRegDump+0x12c>
4000851c:	ad05      	add	r5, sp, #20
4000851e:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
40008522:	f04f 38ff 	mov.w	r8, #4294967295
40008526:	f641 1bf0 	movw	fp, #6640	; 0x19f0
4000852a:	fa5f fa80 	uxtb.w	sl, r0
4000852e:	483d      	ldr	r0, [pc, #244]	; (40008624 <ddr3TipRegDump+0x11c>)
40008530:	f00c f880 	bl	40014634 <mvPrintf>
40008534:	483c      	ldr	r0, [pc, #240]	; (40008628 <ddr3TipRegDump+0x120>)
40008536:	4621      	mov	r1, r4
40008538:	f00c f87c 	bl	40014634 <mvPrintf>
4000853c:	6833      	ldr	r3, [r6, #0]
4000853e:	781b      	ldrb	r3, [r3, #0]
40008540:	07d8      	lsls	r0, r3, #31
40008542:	d50f      	bpl.n	40008564 <ddr3TipRegDump+0x5c>
40008544:	2100      	movs	r1, #0
40008546:	4638      	mov	r0, r7
40008548:	4623      	mov	r3, r4
4000854a:	e88d 0120 	stmia.w	sp, {r5, r8}
4000854e:	460a      	mov	r2, r1
40008550:	f002 f820 	bl	4000a594 <mvHwsDdr3TipIFRead>
40008554:	f8c9 0000 	str.w	r0, [r9]
40008558:	2800      	cmp	r0, #0
4000855a:	d14a      	bne.n	400085f2 <ddr3TipRegDump+0xea>
4000855c:	4832      	ldr	r0, [pc, #200]	; (40008628 <ddr3TipRegDump+0x120>)
4000855e:	9905      	ldr	r1, [sp, #20]
40008560:	f00c f868 	bl	40014634 <mvPrintf>
40008564:	4831      	ldr	r0, [pc, #196]	; (4000862c <ddr3TipRegDump+0x124>)
40008566:	3404      	adds	r4, #4
40008568:	f00c f864 	bl	40014634 <mvPrintf>
4000856c:	455c      	cmp	r4, fp
4000856e:	d1e1      	bne.n	40008534 <ddr3TipRegDump+0x2c>
40008570:	482f      	ldr	r0, [pc, #188]	; (40008630 <ddr3TipRegDump+0x128>)
40008572:	2400      	movs	r4, #0
40008574:	f00c f85e 	bl	40014634 <mvPrintf>
40008578:	4e29      	ldr	r6, [pc, #164]	; (40008620 <ddr3TipRegDump+0x118>)
4000857a:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40008634 <ddr3TipRegDump+0x12c>
4000857e:	f10d 0810 	add.w	r8, sp, #16
40008582:	4621      	mov	r1, r4
40008584:	4828      	ldr	r0, [pc, #160]	; (40008628 <ddr3TipRegDump+0x120>)
40008586:	f00c f855 	bl	40014634 <mvPrintf>
4000858a:	6833      	ldr	r3, [r6, #0]
4000858c:	781b      	ldrb	r3, [r3, #0]
4000858e:	07d9      	lsls	r1, r3, #31
40008590:	d53b      	bpl.n	4000860a <ddr3TipRegDump+0x102>
40008592:	2500      	movs	r5, #0
40008594:	e016      	b.n	400085c4 <ddr3TipRegDump+0xbc>
40008596:	6833      	ldr	r3, [r6, #0]
40008598:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000859c:	fa43 f305 	asr.w	r3, r3, r5
400085a0:	07da      	lsls	r2, r3, #31
400085a2:	d50e      	bpl.n	400085c2 <ddr3TipRegDump+0xba>
400085a4:	2100      	movs	r1, #0
400085a6:	4638      	mov	r0, r7
400085a8:	462b      	mov	r3, r5
400085aa:	460a      	mov	r2, r1
400085ac:	e88d 0112 	stmia.w	sp, {r1, r4, r8}
400085b0:	f002 f8fc 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400085b4:	f8c9 0000 	str.w	r0, [r9]
400085b8:	b9d8      	cbnz	r0, 400085f2 <ddr3TipRegDump+0xea>
400085ba:	481b      	ldr	r0, [pc, #108]	; (40008628 <ddr3TipRegDump+0x120>)
400085bc:	9904      	ldr	r1, [sp, #16]
400085be:	f00c f839 	bl	40014634 <mvPrintf>
400085c2:	3501      	adds	r5, #1
400085c4:	4555      	cmp	r5, sl
400085c6:	d3e6      	bcc.n	40008596 <ddr3TipRegDump+0x8e>
400085c8:	2500      	movs	r5, #0
400085ca:	e01c      	b.n	40008606 <ddr3TipRegDump+0xfe>
400085cc:	6833      	ldr	r3, [r6, #0]
400085ce:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400085d2:	fa43 f305 	asr.w	r3, r3, r5
400085d6:	07db      	lsls	r3, r3, #31
400085d8:	d514      	bpl.n	40008604 <ddr3TipRegDump+0xfc>
400085da:	2100      	movs	r1, #0
400085dc:	2301      	movs	r3, #1
400085de:	4638      	mov	r0, r7
400085e0:	e88d 0118 	stmia.w	sp, {r3, r4, r8}
400085e4:	460a      	mov	r2, r1
400085e6:	462b      	mov	r3, r5
400085e8:	f002 f8e0 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400085ec:	f8c9 0000 	str.w	r0, [r9]
400085f0:	b120      	cbz	r0, 400085fc <ddr3TipRegDump+0xf4>
400085f2:	f009 f92f 	bl	40011854 <gtBreakOnFail>
400085f6:	4b0f      	ldr	r3, [pc, #60]	; (40008634 <ddr3TipRegDump+0x12c>)
400085f8:	6818      	ldr	r0, [r3, #0]
400085fa:	e00e      	b.n	4000861a <ddr3TipRegDump+0x112>
400085fc:	480a      	ldr	r0, [pc, #40]	; (40008628 <ddr3TipRegDump+0x120>)
400085fe:	9904      	ldr	r1, [sp, #16]
40008600:	f00c f818 	bl	40014634 <mvPrintf>
40008604:	3501      	adds	r5, #1
40008606:	4555      	cmp	r5, sl
40008608:	d1e0      	bne.n	400085cc <ddr3TipRegDump+0xc4>
4000860a:	4808      	ldr	r0, [pc, #32]	; (4000862c <ddr3TipRegDump+0x124>)
4000860c:	3401      	adds	r4, #1
4000860e:	f00c f811 	bl	40014634 <mvPrintf>
40008612:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
40008616:	d1b4      	bne.n	40008582 <ddr3TipRegDump+0x7a>
40008618:	2000      	movs	r0, #0
4000861a:	b007      	add	sp, #28
4000861c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008620:	40020428 	andmi	r0, r2, r8, lsr #8
40008624:	40014ed7 	ldrdmi	r4, [r1], -r7
40008628:	40014eee 	andmi	r4, r1, lr, ror #29
4000862c:	40014d24 	andmi	r4, r1, r4, lsr #26
40008630:	40014ef4 	strdmi	r4, [r1], -r4	; <UNPREDICTABLE>
40008634:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.mvHwsDdr3TipInitConfigFunc:

40008638 <mvHwsDdr3TipInitConfigFunc>:
mvHwsDdr3TipInitConfigFunc():
40008638:	b508      	push	{r3, lr}
4000863a:	b139      	cbz	r1, 4000864c <mvHwsDdr3TipInitConfigFunc+0x14>
4000863c:	4b04      	ldr	r3, [pc, #16]	; (40008650 <mvHwsDdr3TipInitConfigFunc+0x18>)
4000863e:	222c      	movs	r2, #44	; 0x2c
40008640:	fb02 3000 	mla	r0, r2, r0, r3
40008644:	f009 f907 	bl	40011856 <osMemCpy>
40008648:	2000      	movs	r0, #0
4000864a:	bd08      	pop	{r3, pc}
4000864c:	2004      	movs	r0, #4
4000864e:	bd08      	pop	{r3, pc}
40008650:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipGetResultPtr:

40008654 <ddr3TipGetResultPtr>:
ddr3TipGetResultPtr():
40008654:	4b01      	ldr	r3, [pc, #4]	; (4000865c <ddr3TipGetResultPtr+0x8>)
40008656:	1818      	adds	r0, r3, r0
40008658:	4770      	bx	lr
4000865a:	bf00      	nop
4000865c:	40020408 	andmi	r0, r2, r8, lsl #8

Disassembly of section .text.ddr3TipGetDeviceInfo:

40008660 <ddr3TipGetDeviceInfo>:
ddr3TipGetDeviceInfo():
40008660:	b508      	push	{r3, lr}
40008662:	222c      	movs	r2, #44	; 0x2c
40008664:	4b04      	ldr	r3, [pc, #16]	; (40008678 <ddr3TipGetDeviceInfo+0x18>)
40008666:	fb02 3300 	mla	r3, r2, r0, r3
4000866a:	691b      	ldr	r3, [r3, #16]
4000866c:	b113      	cbz	r3, 40008674 <ddr3TipGetDeviceInfo+0x14>
4000866e:	b2c0      	uxtb	r0, r0
40008670:	4798      	blx	r3
40008672:	bd08      	pop	{r3, pc}
40008674:	2001      	movs	r0, #1
40008676:	bd08      	pop	{r3, pc}
40008678:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipPrintStabilityLog:

4000867c <ddr3TipPrintStabilityLog>:
ddr3TipPrintStabilityLog():
4000867c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008680:	b08f      	sub	sp, #60	; 0x3c
40008682:	4605      	mov	r5, r0
40008684:	f006 f89a 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
40008688:	4f7d      	ldr	r7, [pc, #500]	; (40008880 <ddr3TipPrintStabilityLog+0x204>)
4000868a:	683b      	ldr	r3, [r7, #0]
4000868c:	781b      	ldrb	r3, [r3, #0]
4000868e:	9005      	str	r0, [sp, #20]
40008690:	07d8      	lsls	r0, r3, #31
40008692:	d52e      	bpl.n	400086f2 <ddr3TipPrintStabilityLog+0x76>
40008694:	487b      	ldr	r0, [pc, #492]	; (40008884 <ddr3TipPrintStabilityLog+0x208>)
40008696:	2400      	movs	r4, #0
40008698:	f00b ffcc 	bl	40014634 <mvPrintf>
4000869c:	e026      	b.n	400086ec <ddr3TipPrintStabilityLog+0x70>
4000869e:	4621      	mov	r1, r4
400086a0:	4879      	ldr	r0, [pc, #484]	; (40008888 <ddr3TipPrintStabilityLog+0x20c>)
400086a2:	f00b ffc7 	bl	40014634 <mvPrintf>
400086a6:	4879      	ldr	r0, [pc, #484]	; (4000888c <ddr3TipPrintStabilityLog+0x210>)
400086a8:	f00b ffc4 	bl	40014634 <mvPrintf>
400086ac:	683b      	ldr	r3, [r7, #0]
400086ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400086b2:	07d9      	lsls	r1, r3, #31
400086b4:	d518      	bpl.n	400086e8 <ddr3TipPrintStabilityLog+0x6c>
400086b6:	4876      	ldr	r0, [pc, #472]	; (40008890 <ddr3TipPrintStabilityLog+0x214>)
400086b8:	2600      	movs	r6, #0
400086ba:	f00b ffbb 	bl	40014634 <mvPrintf>
400086be:	4875      	ldr	r0, [pc, #468]	; (40008894 <ddr3TipPrintStabilityLog+0x218>)
400086c0:	f00b ffb8 	bl	40014634 <mvPrintf>
400086c4:	4631      	mov	r1, r6
400086c6:	4874      	ldr	r0, [pc, #464]	; (40008898 <ddr3TipPrintStabilityLog+0x21c>)
400086c8:	3601      	adds	r6, #1
400086ca:	f00b ffb3 	bl	40014634 <mvPrintf>
400086ce:	2e0b      	cmp	r6, #11
400086d0:	d1f8      	bne.n	400086c4 <ddr3TipPrintStabilityLog+0x48>
400086d2:	4870      	ldr	r0, [pc, #448]	; (40008894 <ddr3TipPrintStabilityLog+0x218>)
400086d4:	2600      	movs	r6, #0
400086d6:	f00b ffad 	bl	40014634 <mvPrintf>
400086da:	4631      	mov	r1, r6
400086dc:	486f      	ldr	r0, [pc, #444]	; (4000889c <ddr3TipPrintStabilityLog+0x220>)
400086de:	3601      	adds	r6, #1
400086e0:	f00b ffa8 	bl	40014634 <mvPrintf>
400086e4:	2e0b      	cmp	r6, #11
400086e6:	d1f8      	bne.n	400086da <ddr3TipPrintStabilityLog+0x5e>
400086e8:	3401      	adds	r4, #1
400086ea:	b2e4      	uxtb	r4, r4
400086ec:	9a05      	ldr	r2, [sp, #20]
400086ee:	4294      	cmp	r4, r2
400086f0:	d3d5      	bcc.n	4000869e <ddr3TipPrintStabilityLog+0x22>
400086f2:	4866      	ldr	r0, [pc, #408]	; (4000888c <ddr3TipPrintStabilityLog+0x210>)
400086f4:	f00b ff9e 	bl	40014634 <mvPrintf>
400086f8:	4b61      	ldr	r3, [pc, #388]	; (40008880 <ddr3TipPrintStabilityLog+0x204>)
400086fa:	681b      	ldr	r3, [r3, #0]
400086fc:	781b      	ldrb	r3, [r3, #0]
400086fe:	07da      	lsls	r2, r3, #31
40008700:	f140 816b 	bpl.w	400089da <ddr3TipPrintStabilityLog+0x35e>
40008704:	4b66      	ldr	r3, [pc, #408]	; (400088a0 <ddr3TipPrintStabilityLog+0x224>)
40008706:	222c      	movs	r2, #44	; 0x2c
40008708:	fb02 3305 	mla	r3, r2, r5, r3
4000870c:	69da      	ldr	r2, [r3, #28]
4000870e:	b112      	cbz	r2, 40008716 <ddr3TipPrintStabilityLog+0x9a>
40008710:	b2e8      	uxtb	r0, r5
40008712:	4790      	blx	r2
40008714:	4602      	mov	r2, r0
40008716:	4863      	ldr	r0, [pc, #396]	; (400088a4 <ddr3TipPrintStabilityLog+0x228>)
40008718:	2100      	movs	r1, #0
4000871a:	f00b ff8b 	bl	40014634 <mvPrintf>
4000871e:	2100      	movs	r1, #0
40008720:	4628      	mov	r0, r5
40008722:	f241 43c8 	movw	r3, #5320	; 0x14c8
40008726:	460a      	mov	r2, r1
40008728:	ac0d      	add	r4, sp, #52	; 0x34
4000872a:	f04f 37ff 	mov.w	r7, #4294967295
4000872e:	9400      	str	r4, [sp, #0]
40008730:	9701      	str	r7, [sp, #4]
40008732:	f001 ff2f 	bl	4000a594 <mvHwsDdr3TipIFRead>
40008736:	4e5c      	ldr	r6, [pc, #368]	; (400088a8 <ddr3TipPrintStabilityLog+0x22c>)
40008738:	4680      	mov	r8, r0
4000873a:	6030      	str	r0, [r6, #0]
4000873c:	bb38      	cbnz	r0, 4000878e <ddr3TipPrintStabilityLog+0x112>
4000873e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40008740:	485a      	ldr	r0, [pc, #360]	; (400088ac <ddr3TipPrintStabilityLog+0x230>)
40008742:	f3c2 1105 	ubfx	r1, r2, #4, #6
40008746:	f3c2 2285 	ubfx	r2, r2, #10, #6
4000874a:	f00b ff73 	bl	40014634 <mvPrintf>
4000874e:	4641      	mov	r1, r8
40008750:	4642      	mov	r2, r8
40008752:	4628      	mov	r0, r5
40008754:	f241 73c8 	movw	r3, #6088	; 0x17c8
40008758:	e88d 0090 	stmia.w	sp, {r4, r7}
4000875c:	f001 ff1a 	bl	4000a594 <mvHwsDdr3TipIFRead>
40008760:	4680      	mov	r8, r0
40008762:	6030      	str	r0, [r6, #0]
40008764:	b998      	cbnz	r0, 4000878e <ddr3TipPrintStabilityLog+0x112>
40008766:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40008768:	4850      	ldr	r0, [pc, #320]	; (400088ac <ddr3TipPrintStabilityLog+0x230>)
4000876a:	f3c2 1105 	ubfx	r1, r2, #4, #6
4000876e:	f3c2 2285 	ubfx	r2, r2, #10, #6
40008772:	f00b ff5f 	bl	40014634 <mvPrintf>
40008776:	4628      	mov	r0, r5
40008778:	4641      	mov	r1, r8
4000877a:	4642      	mov	r2, r8
4000877c:	f641 53c8 	movw	r3, #7624	; 0x1dc8
40008780:	e88d 0090 	stmia.w	sp, {r4, r7}
40008784:	f001 ff06 	bl	4000a594 <mvHwsDdr3TipIFRead>
40008788:	4607      	mov	r7, r0
4000878a:	6030      	str	r0, [r6, #0]
4000878c:	b118      	cbz	r0, 40008796 <ddr3TipPrintStabilityLog+0x11a>
4000878e:	f009 f861 	bl	40011854 <gtBreakOnFail>
40008792:	6830      	ldr	r0, [r6, #0]
40008794:	e125      	b.n	400089e2 <ddr3TipPrintStabilityLog+0x366>
40008796:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40008798:	f10d 0830 	add.w	r8, sp, #48	; 0x30
4000879c:	4843      	ldr	r0, [pc, #268]	; (400088ac <ddr3TipPrintStabilityLog+0x230>)
4000879e:	f3c2 4105 	ubfx	r1, r2, #16, #6
400087a2:	f3c2 5285 	ubfx	r2, r2, #22, #6
400087a6:	f00b ff45 	bl	40014634 <mvPrintf>
400087aa:	e112      	b.n	400089d2 <ddr3TipPrintStabilityLog+0x356>
400087ac:	4836      	ldr	r0, [pc, #216]	; (40008888 <ddr3TipPrintStabilityLog+0x20c>)
400087ae:	4639      	mov	r1, r7
400087b0:	f00b ff40 	bl	40014634 <mvPrintf>
400087b4:	231f      	movs	r3, #31
400087b6:	ea4f 0987 	mov.w	r9, r7, lsl #2
400087ba:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
400087be:	fa03 f30b 	lsl.w	r3, r3, fp
400087c2:	9306      	str	r3, [sp, #24]
400087c4:	f109 0302 	add.w	r3, r9, #2
400087c8:	9307      	str	r3, [sp, #28]
400087ca:	f109 0303 	add.w	r3, r9, #3
400087ce:	9309      	str	r3, [sp, #36]	; 0x24
400087d0:	1c7b      	adds	r3, r7, #1
400087d2:	2600      	movs	r6, #0
400087d4:	f109 0201 	add.w	r2, r9, #1
400087d8:	9208      	str	r2, [sp, #32]
400087da:	011b      	lsls	r3, r3, #4
400087dc:	930a      	str	r3, [sp, #40]	; 0x28
400087de:	1d7b      	adds	r3, r7, #5
400087e0:	46b2      	mov	sl, r6
400087e2:	011b      	lsls	r3, r3, #4
400087e4:	930b      	str	r3, [sp, #44]	; 0x2c
400087e6:	4829      	ldr	r0, [pc, #164]	; (4000888c <ddr3TipPrintStabilityLog+0x210>)
400087e8:	f00b ff24 	bl	40014634 <mvPrintf>
400087ec:	4a24      	ldr	r2, [pc, #144]	; (40008880 <ddr3TipPrintStabilityLog+0x204>)
400087ee:	6813      	ldr	r3, [r2, #0]
400087f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400087f4:	fa43 f306 	asr.w	r3, r3, r6
400087f8:	07db      	lsls	r3, r3, #31
400087fa:	f140 80e4 	bpl.w	400089c6 <ddr3TipPrintStabilityLog+0x34a>
400087fe:	2100      	movs	r1, #0
40008800:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
40008804:	4628      	mov	r0, r5
40008806:	9301      	str	r3, [sp, #4]
40008808:	460a      	mov	r2, r1
4000880a:	4633      	mov	r3, r6
4000880c:	f8cd a000 	str.w	sl, [sp]
40008810:	f8cd 8008 	str.w	r8, [sp, #8]
40008814:	f001 ffca 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40008818:	9a0c      	ldr	r2, [sp, #48]	; 0x30
4000881a:	4824      	ldr	r0, [pc, #144]	; (400088ac <ddr3TipPrintStabilityLog+0x230>)
4000881c:	f002 011f 	and.w	r1, r2, #31
40008820:	f3c2 1244 	ubfx	r2, r2, #5, #5
40008824:	f00b ff06 	bl	40014634 <mvPrintf>
40008828:	2100      	movs	r1, #0
4000882a:	4633      	mov	r3, r6
4000882c:	4628      	mov	r0, r5
4000882e:	460a      	mov	r2, r1
40008830:	f8cd a000 	str.w	sl, [sp]
40008834:	f8cd 9004 	str.w	r9, [sp, #4]
40008838:	f8cd 8008 	str.w	r8, [sp, #8]
4000883c:	f001 ffb6 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40008840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40008842:	481b      	ldr	r0, [pc, #108]	; (400088b0 <ddr3TipPrintStabilityLog+0x234>)
40008844:	f003 021f 	and.w	r2, r3, #31
40008848:	f3c3 1382 	ubfx	r3, r3, #6, #3
4000884c:	eb02 1143 	add.w	r1, r2, r3, lsl #5
40008850:	f00b fef0 	bl	40014634 <mvPrintf>
40008854:	2100      	movs	r1, #0
40008856:	ab0d      	add	r3, sp, #52	; 0x34
40008858:	4628      	mov	r0, r5
4000885a:	9300      	str	r3, [sp, #0]
4000885c:	460a      	mov	r2, r1
4000885e:	f04f 33ff 	mov.w	r3, #4294967295
40008862:	9301      	str	r3, [sp, #4]
40008864:	f241 5338 	movw	r3, #5432	; 0x1538
40008868:	f001 fe94 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000886c:	4a0e      	ldr	r2, [pc, #56]	; (400088a8 <ddr3TipPrintStabilityLog+0x22c>)
4000886e:	4604      	mov	r4, r0
40008870:	6010      	str	r0, [r2, #0]
40008872:	b1f8      	cbz	r0, 400088b4 <ddr3TipPrintStabilityLog+0x238>
40008874:	f008 ffee 	bl	40011854 <gtBreakOnFail>
40008878:	4b0b      	ldr	r3, [pc, #44]	; (400088a8 <ddr3TipPrintStabilityLog+0x22c>)
4000887a:	6818      	ldr	r0, [r3, #0]
4000887c:	e0b1      	b.n	400089e2 <ddr3TipPrintStabilityLog+0x366>
4000887e:	bf00      	nop
40008880:	40020428 	andmi	r0, r2, r8, lsr #8
40008884:	40014f12 	andmi	r4, r1, r2, lsl pc
40008888:	40014f78 	andmi	r4, r1, r8, ror pc
4000888c:	40014d24 	andmi	r4, r1, r4, lsr #26
40008890:	40014f80 	andmi	r4, r1, r0, lsl #31
40008894:	40014fd4 	ldrdmi	r4, [r1], -r4	; <UNPREDICTABLE>
40008898:	40014fd7 	ldrdmi	r4, [r1], -r7
4000889c:	40014fe4 	andmi	r4, r1, r4, ror #31
400088a0:	400203dc 	ldrdmi	r0, [r2], -ip
400088a4:	40014ff1 	strdmi	r4, [r1], -r1
400088a8:	400206c0 	andmi	r0, r2, r0, asr #13
400088ac:	40014ff7 	strdmi	r4, [r1], -r7
400088b0:	40015001 	andmi	r5, r1, r1
400088b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
400088b6:	4621      	mov	r1, r4
400088b8:	9a06      	ldr	r2, [sp, #24]
400088ba:	9000      	str	r0, [sp, #0]
400088bc:	4628      	mov	r0, r5
400088be:	4013      	ands	r3, r2
400088c0:	4622      	mov	r2, r4
400088c2:	f8cd 8008 	str.w	r8, [sp, #8]
400088c6:	fa23 f30b 	lsr.w	r3, r3, fp
400088ca:	930d      	str	r3, [sp, #52]	; 0x34
400088cc:	9b07      	ldr	r3, [sp, #28]
400088ce:	9301      	str	r3, [sp, #4]
400088d0:	4633      	mov	r3, r6
400088d2:	f001 ff6b 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400088d6:	980d      	ldr	r0, [sp, #52]	; 0x34
400088d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400088da:	f003 021f 	and.w	r2, r3, #31
400088de:	f3c3 1382 	ubfx	r3, r3, #6, #3
400088e2:	eb03 0140 	add.w	r1, r3, r0, lsl #1
400088e6:	9000      	str	r0, [sp, #0]
400088e8:	483f      	ldr	r0, [pc, #252]	; (400089e8 <ddr3TipPrintStabilityLog+0x36c>)
400088ea:	eb02 1141 	add.w	r1, r2, r1, lsl #5
400088ee:	f00b fea1 	bl	40014634 <mvPrintf>
400088f2:	9a08      	ldr	r2, [sp, #32]
400088f4:	4633      	mov	r3, r6
400088f6:	4621      	mov	r1, r4
400088f8:	4628      	mov	r0, r5
400088fa:	9400      	str	r4, [sp, #0]
400088fc:	9201      	str	r2, [sp, #4]
400088fe:	4622      	mov	r2, r4
40008900:	f8cd 8008 	str.w	r8, [sp, #8]
40008904:	f001 ff52 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40008908:	990c      	ldr	r1, [sp, #48]	; 0x30
4000890a:	4838      	ldr	r0, [pc, #224]	; (400089ec <ddr3TipPrintStabilityLog+0x370>)
4000890c:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40008910:	f00b fe90 	bl	40014634 <mvPrintf>
40008914:	9b09      	ldr	r3, [sp, #36]	; 0x24
40008916:	4622      	mov	r2, r4
40008918:	4621      	mov	r1, r4
4000891a:	4628      	mov	r0, r5
4000891c:	9400      	str	r4, [sp, #0]
4000891e:	9301      	str	r3, [sp, #4]
40008920:	4633      	mov	r3, r6
40008922:	f8cd 8008 	str.w	r8, [sp, #8]
40008926:	f001 ff41 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000892a:	990c      	ldr	r1, [sp, #48]	; 0x30
4000892c:	482f      	ldr	r0, [pc, #188]	; (400089ec <ddr3TipPrintStabilityLog+0x370>)
4000892e:	f001 011f 	and.w	r1, r1, #31
40008932:	f00b fe7f 	bl	40014634 <mvPrintf>
40008936:	4622      	mov	r2, r4
40008938:	23a8      	movs	r3, #168	; 0xa8
4000893a:	4621      	mov	r1, r4
4000893c:	9301      	str	r3, [sp, #4]
4000893e:	4628      	mov	r0, r5
40008940:	4633      	mov	r3, r6
40008942:	9400      	str	r4, [sp, #0]
40008944:	f8cd 8008 	str.w	r8, [sp, #8]
40008948:	f001 ff30 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000894c:	990c      	ldr	r1, [sp, #48]	; 0x30
4000894e:	4827      	ldr	r0, [pc, #156]	; (400089ec <ddr3TipPrintStabilityLog+0x370>)
40008950:	f001 0107 	and.w	r1, r1, #7
40008954:	f00b fe6e 	bl	40014634 <mvPrintf>
40008958:	4824      	ldr	r0, [pc, #144]	; (400089ec <ddr3TipPrintStabilityLog+0x370>)
4000895a:	4621      	mov	r1, r4
4000895c:	f00b fe6a 	bl	40014634 <mvPrintf>
40008960:	4823      	ldr	r0, [pc, #140]	; (400089f0 <ddr3TipPrintStabilityLog+0x374>)
40008962:	f00b fe67 	bl	40014634 <mvPrintf>
40008966:	2100      	movs	r1, #0
40008968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000896a:	4628      	mov	r0, r5
4000896c:	f8cd a000 	str.w	sl, [sp]
40008970:	18a3      	adds	r3, r4, r2
40008972:	460a      	mov	r2, r1
40008974:	9301      	str	r3, [sp, #4]
40008976:	4633      	mov	r3, r6
40008978:	f8cd 8008 	str.w	r8, [sp, #8]
4000897c:	f001 ff16 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40008980:	990c      	ldr	r1, [sp, #48]	; 0x30
40008982:	3401      	adds	r4, #1
40008984:	4819      	ldr	r0, [pc, #100]	; (400089ec <ddr3TipPrintStabilityLog+0x370>)
40008986:	f001 013f 	and.w	r1, r1, #63	; 0x3f
4000898a:	f00b fe53 	bl	40014634 <mvPrintf>
4000898e:	2c0b      	cmp	r4, #11
40008990:	d1e9      	bne.n	40008966 <ddr3TipPrintStabilityLog+0x2ea>
40008992:	4817      	ldr	r0, [pc, #92]	; (400089f0 <ddr3TipPrintStabilityLog+0x374>)
40008994:	2400      	movs	r4, #0
40008996:	f00b fe4d 	bl	40014634 <mvPrintf>
4000899a:	2100      	movs	r1, #0
4000899c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000899e:	4628      	mov	r0, r5
400089a0:	f8cd a000 	str.w	sl, [sp]
400089a4:	18a3      	adds	r3, r4, r2
400089a6:	460a      	mov	r2, r1
400089a8:	9301      	str	r3, [sp, #4]
400089aa:	4633      	mov	r3, r6
400089ac:	f8cd 8008 	str.w	r8, [sp, #8]
400089b0:	f001 fefc 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400089b4:	990c      	ldr	r1, [sp, #48]	; 0x30
400089b6:	3401      	adds	r4, #1
400089b8:	480c      	ldr	r0, [pc, #48]	; (400089ec <ddr3TipPrintStabilityLog+0x370>)
400089ba:	f001 013f 	and.w	r1, r1, #63	; 0x3f
400089be:	f00b fe39 	bl	40014634 <mvPrintf>
400089c2:	2c0b      	cmp	r4, #11
400089c4:	d1e9      	bne.n	4000899a <ddr3TipPrintStabilityLog+0x31e>
400089c6:	3601      	adds	r6, #1
400089c8:	2e05      	cmp	r6, #5
400089ca:	f47f af0c 	bne.w	400087e6 <ddr3TipPrintStabilityLog+0x16a>
400089ce:	3701      	adds	r7, #1
400089d0:	b2ff      	uxtb	r7, r7
400089d2:	9b05      	ldr	r3, [sp, #20]
400089d4:	429f      	cmp	r7, r3
400089d6:	f4ff aee9 	bcc.w	400087ac <ddr3TipPrintStabilityLog+0x130>
400089da:	4806      	ldr	r0, [pc, #24]	; (400089f4 <ddr3TipPrintStabilityLog+0x378>)
400089dc:	f00b fe2a 	bl	40014634 <mvPrintf>
400089e0:	2000      	movs	r0, #0
400089e2:	b00f      	add	sp, #60	; 0x3c
400089e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400089e8:	40014ffe 	strdmi	r4, [r1], -lr
400089ec:	40014ffa 	strdmi	r4, [r1], -sl
400089f0:	40014fd4 	ldrdmi	r4, [r1], -r4	; <UNPREDICTABLE>
400089f4:	40014d24 	andmi	r4, r1, r4, lsr #26

Disassembly of section .text.mvHwsDdr3TipReadAdllValue:

400089f8 <mvHwsDdr3TipReadAdllValue>:
mvHwsDdr3TipReadAdllValue():
400089f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400089fc:	4688      	mov	r8, r1
400089fe:	b087      	sub	sp, #28
40008a00:	2102      	movs	r1, #2
40008a02:	461f      	mov	r7, r3
40008a04:	4681      	mov	r9, r0
40008a06:	4616      	mov	r6, r2
40008a08:	f008 f940 	bl	40010c8c <ddr3TipDevAttrGet>
40008a0c:	4d16      	ldr	r5, [pc, #88]	; (40008a68 <mvHwsDdr3TipReadAdllValue+0x70>)
40008a0e:	682b      	ldr	r3, [r5, #0]
40008a10:	fa5f fa80 	uxtb.w	sl, r0
40008a14:	7818      	ldrb	r0, [r3, #0]
40008a16:	f010 0001 	ands.w	r0, r0, #1
40008a1a:	d022      	beq.n	40008a62 <mvHwsDdr3TipReadAdllValue+0x6a>
40008a1c:	2400      	movs	r4, #0
40008a1e:	f10d 0b14 	add.w	fp, sp, #20
40008a22:	e01b      	b.n	40008a5c <mvHwsDdr3TipReadAdllValue+0x64>
40008a24:	682b      	ldr	r3, [r5, #0]
40008a26:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008a2a:	fa43 f304 	asr.w	r3, r3, r4
40008a2e:	07db      	lsls	r3, r3, #31
40008a30:	d513      	bpl.n	40008a5a <mvHwsDdr3TipReadAdllValue+0x62>
40008a32:	2100      	movs	r1, #0
40008a34:	4623      	mov	r3, r4
40008a36:	4648      	mov	r0, r9
40008a38:	460a      	mov	r2, r1
40008a3a:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40008a3e:	f001 feb5 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40008a42:	4b0a      	ldr	r3, [pc, #40]	; (40008a6c <mvHwsDdr3TipReadAdllValue+0x74>)
40008a44:	6018      	str	r0, [r3, #0]
40008a46:	b120      	cbz	r0, 40008a52 <mvHwsDdr3TipReadAdllValue+0x5a>
40008a48:	f008 ff04 	bl	40011854 <gtBreakOnFail>
40008a4c:	4b07      	ldr	r3, [pc, #28]	; (40008a6c <mvHwsDdr3TipReadAdllValue+0x74>)
40008a4e:	6818      	ldr	r0, [r3, #0]
40008a50:	e007      	b.n	40008a62 <mvHwsDdr3TipReadAdllValue+0x6a>
40008a52:	9b05      	ldr	r3, [sp, #20]
40008a54:	403b      	ands	r3, r7
40008a56:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40008a5a:	3401      	adds	r4, #1
40008a5c:	4554      	cmp	r4, sl
40008a5e:	d3e1      	bcc.n	40008a24 <mvHwsDdr3TipReadAdllValue+0x2c>
40008a60:	2000      	movs	r0, #0
40008a62:	b007      	add	sp, #28
40008a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008a68:	40020428 	andmi	r0, r2, r8, lsr #8
40008a6c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.mvHwsDdr3TipWriteAdllValue:

40008a70 <mvHwsDdr3TipWriteAdllValue>:
mvHwsDdr3TipWriteAdllValue():
40008a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008a74:	460e      	mov	r6, r1
40008a76:	b085      	sub	sp, #20
40008a78:	2102      	movs	r1, #2
40008a7a:	4680      	mov	r8, r0
40008a7c:	4617      	mov	r7, r2
40008a7e:	f008 f905 	bl	40010c8c <ddr3TipDevAttrGet>
40008a82:	4d17      	ldr	r5, [pc, #92]	; (40008ae0 <mvHwsDdr3TipWriteAdllValue+0x70>)
40008a84:	682b      	ldr	r3, [r5, #0]
40008a86:	fa5f f980 	uxtb.w	r9, r0
40008a8a:	7818      	ldrb	r0, [r3, #0]
40008a8c:	f010 0001 	ands.w	r0, r0, #1
40008a90:	d023      	beq.n	40008ada <mvHwsDdr3TipWriteAdllValue+0x6a>
40008a92:	2400      	movs	r4, #0
40008a94:	f8df b04c 	ldr.w	fp, [pc, #76]	; 40008ae4 <mvHwsDdr3TipWriteAdllValue+0x74>
40008a98:	46a2      	mov	sl, r4
40008a9a:	e01b      	b.n	40008ad4 <mvHwsDdr3TipWriteAdllValue+0x64>
40008a9c:	682b      	ldr	r3, [r5, #0]
40008a9e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008aa2:	fa43 f304 	asr.w	r3, r3, r4
40008aa6:	07da      	lsls	r2, r3, #31
40008aa8:	d513      	bpl.n	40008ad2 <mvHwsDdr3TipWriteAdllValue+0x62>
40008aaa:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
40008aae:	2100      	movs	r1, #0
40008ab0:	4640      	mov	r0, r8
40008ab2:	e88d 0410 	stmia.w	sp, {r4, sl}
40008ab6:	460a      	mov	r2, r1
40008ab8:	9702      	str	r7, [sp, #8]
40008aba:	9303      	str	r3, [sp, #12]
40008abc:	460b      	mov	r3, r1
40008abe:	f001 fefb 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40008ac2:	f8cb 0000 	str.w	r0, [fp]
40008ac6:	b120      	cbz	r0, 40008ad2 <mvHwsDdr3TipWriteAdllValue+0x62>
40008ac8:	f008 fec4 	bl	40011854 <gtBreakOnFail>
40008acc:	4b05      	ldr	r3, [pc, #20]	; (40008ae4 <mvHwsDdr3TipWriteAdllValue+0x74>)
40008ace:	6818      	ldr	r0, [r3, #0]
40008ad0:	e003      	b.n	40008ada <mvHwsDdr3TipWriteAdllValue+0x6a>
40008ad2:	3401      	adds	r4, #1
40008ad4:	454c      	cmp	r4, r9
40008ad6:	d3e1      	bcc.n	40008a9c <mvHwsDdr3TipWriteAdllValue+0x2c>
40008ad8:	2000      	movs	r0, #0
40008ada:	b005      	add	sp, #20
40008adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008ae0:	40020428 	andmi	r0, r2, r8, lsr #8
40008ae4:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.readPhaseValue:

40008ae8 <readPhaseValue>:
readPhaseValue():
40008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008aec:	4688      	mov	r8, r1
40008aee:	b087      	sub	sp, #28
40008af0:	2102      	movs	r1, #2
40008af2:	461f      	mov	r7, r3
40008af4:	4681      	mov	r9, r0
40008af6:	4616      	mov	r6, r2
40008af8:	f008 f8c8 	bl	40010c8c <ddr3TipDevAttrGet>
40008afc:	4d16      	ldr	r5, [pc, #88]	; (40008b58 <readPhaseValue+0x70>)
40008afe:	682b      	ldr	r3, [r5, #0]
40008b00:	fa5f fa80 	uxtb.w	sl, r0
40008b04:	7818      	ldrb	r0, [r3, #0]
40008b06:	f010 0001 	ands.w	r0, r0, #1
40008b0a:	d022      	beq.n	40008b52 <readPhaseValue+0x6a>
40008b0c:	2400      	movs	r4, #0
40008b0e:	f10d 0b14 	add.w	fp, sp, #20
40008b12:	e01b      	b.n	40008b4c <readPhaseValue+0x64>
40008b14:	682b      	ldr	r3, [r5, #0]
40008b16:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008b1a:	fa43 f304 	asr.w	r3, r3, r4
40008b1e:	07d9      	lsls	r1, r3, #31
40008b20:	d513      	bpl.n	40008b4a <readPhaseValue+0x62>
40008b22:	2100      	movs	r1, #0
40008b24:	4623      	mov	r3, r4
40008b26:	4648      	mov	r0, r9
40008b28:	460a      	mov	r2, r1
40008b2a:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40008b2e:	f001 fe3d 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40008b32:	4b0a      	ldr	r3, [pc, #40]	; (40008b5c <readPhaseValue+0x74>)
40008b34:	6018      	str	r0, [r3, #0]
40008b36:	b120      	cbz	r0, 40008b42 <readPhaseValue+0x5a>
40008b38:	f008 fe8c 	bl	40011854 <gtBreakOnFail>
40008b3c:	4b07      	ldr	r3, [pc, #28]	; (40008b5c <readPhaseValue+0x74>)
40008b3e:	6818      	ldr	r0, [r3, #0]
40008b40:	e007      	b.n	40008b52 <readPhaseValue+0x6a>
40008b42:	9b05      	ldr	r3, [sp, #20]
40008b44:	403b      	ands	r3, r7
40008b46:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40008b4a:	3401      	adds	r4, #1
40008b4c:	4554      	cmp	r4, sl
40008b4e:	d3e1      	bcc.n	40008b14 <readPhaseValue+0x2c>
40008b50:	2000      	movs	r0, #0
40008b52:	b007      	add	sp, #28
40008b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008b58:	40020428 	andmi	r0, r2, r8, lsr #8
40008b5c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.writeLevelingValue:

40008b60 <writeLevelingValue>:
writeLevelingValue():
40008b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008b64:	460e      	mov	r6, r1
40008b66:	b085      	sub	sp, #20
40008b68:	2102      	movs	r1, #2
40008b6a:	4617      	mov	r7, r2
40008b6c:	4699      	mov	r9, r3
40008b6e:	4682      	mov	sl, r0
40008b70:	f008 f88c 	bl	40010c8c <ddr3TipDevAttrGet>
40008b74:	4b19      	ldr	r3, [pc, #100]	; (40008bdc <writeLevelingValue+0x7c>)
40008b76:	681a      	ldr	r2, [r3, #0]
40008b78:	fa5f fb80 	uxtb.w	fp, r0
40008b7c:	7810      	ldrb	r0, [r2, #0]
40008b7e:	f010 0001 	ands.w	r0, r0, #1
40008b82:	d027      	beq.n	40008bd4 <writeLevelingValue+0x74>
40008b84:	2400      	movs	r4, #0
40008b86:	4698      	mov	r8, r3
40008b88:	4625      	mov	r5, r4
40008b8a:	e020      	b.n	40008bce <writeLevelingValue+0x6e>
40008b8c:	f8d8 3000 	ldr.w	r3, [r8]
40008b90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008b94:	fa43 f305 	asr.w	r3, r3, r5
40008b98:	07d8      	lsls	r0, r3, #31
40008b9a:	d516      	bpl.n	40008bca <writeLevelingValue+0x6a>
40008b9c:	9500      	str	r5, [sp, #0]
40008b9e:	2300      	movs	r3, #0
40008ba0:	f8cd 9008 	str.w	r9, [sp, #8]
40008ba4:	2100      	movs	r1, #0
40008ba6:	9301      	str	r3, [sp, #4]
40008ba8:	4650      	mov	r0, sl
40008baa:	593a      	ldr	r2, [r7, r4]
40008bac:	5933      	ldr	r3, [r6, r4]
40008bae:	18d3      	adds	r3, r2, r3
40008bb0:	460a      	mov	r2, r1
40008bb2:	9303      	str	r3, [sp, #12]
40008bb4:	460b      	mov	r3, r1
40008bb6:	f001 fe7f 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40008bba:	4b09      	ldr	r3, [pc, #36]	; (40008be0 <writeLevelingValue+0x80>)
40008bbc:	6018      	str	r0, [r3, #0]
40008bbe:	b120      	cbz	r0, 40008bca <writeLevelingValue+0x6a>
40008bc0:	f008 fe48 	bl	40011854 <gtBreakOnFail>
40008bc4:	4b06      	ldr	r3, [pc, #24]	; (40008be0 <writeLevelingValue+0x80>)
40008bc6:	6818      	ldr	r0, [r3, #0]
40008bc8:	e004      	b.n	40008bd4 <writeLevelingValue+0x74>
40008bca:	3501      	adds	r5, #1
40008bcc:	3404      	adds	r4, #4
40008bce:	455d      	cmp	r5, fp
40008bd0:	d3dc      	bcc.n	40008b8c <writeLevelingValue+0x2c>
40008bd2:	2000      	movs	r0, #0
40008bd4:	b005      	add	sp, #20
40008bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008bda:	bf00      	nop
40008bdc:	40020428 	andmi	r0, r2, r8, lsr #8
40008be0:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.printAdll:

40008be4 <printAdll>:
printAdll():
40008be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40008be6:	460f      	mov	r7, r1
40008be8:	2102      	movs	r1, #2
40008bea:	2400      	movs	r4, #0
40008bec:	f008 f84e 	bl	40010c8c <ddr3TipDevAttrGet>
40008bf0:	4d0b      	ldr	r5, [pc, #44]	; (40008c20 <printAdll+0x3c>)
40008bf2:	4606      	mov	r6, r0
40008bf4:	e00c      	b.n	40008c10 <printAdll+0x2c>
40008bf6:	682b      	ldr	r3, [r5, #0]
40008bf8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008bfc:	fa43 f304 	asr.w	r3, r3, r4
40008c00:	07db      	lsls	r3, r3, #31
40008c02:	d504      	bpl.n	40008c0e <printAdll+0x2a>
40008c04:	4807      	ldr	r0, [pc, #28]	; (40008c24 <printAdll+0x40>)
40008c06:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40008c0a:	f00b fd13 	bl	40014634 <mvPrintf>
40008c0e:	3401      	adds	r4, #1
40008c10:	42b4      	cmp	r4, r6
40008c12:	d1f0      	bne.n	40008bf6 <printAdll+0x12>
40008c14:	4804      	ldr	r0, [pc, #16]	; (40008c28 <printAdll+0x44>)
40008c16:	f00b fd0d 	bl	40014634 <mvPrintf>
40008c1a:	2000      	movs	r0, #0
40008c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40008c1e:	bf00      	nop
40008c20:	40020428 	andmi	r0, r2, r8, lsr #8
40008c24:	40015068 	andmi	r5, r1, r8, rrx
40008c28:	40014d24 	andmi	r4, r1, r4, lsr #26

Disassembly of section .text.printPh:

40008c2c <printPh>:
printPh():
40008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40008c2e:	460f      	mov	r7, r1
40008c30:	2102      	movs	r1, #2
40008c32:	2400      	movs	r4, #0
40008c34:	f008 f82a 	bl	40010c8c <ddr3TipDevAttrGet>
40008c38:	4d0b      	ldr	r5, [pc, #44]	; (40008c68 <printPh+0x3c>)
40008c3a:	4606      	mov	r6, r0
40008c3c:	e00d      	b.n	40008c5a <printPh+0x2e>
40008c3e:	682b      	ldr	r3, [r5, #0]
40008c40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008c44:	fa43 f304 	asr.w	r3, r3, r4
40008c48:	07da      	lsls	r2, r3, #31
40008c4a:	d505      	bpl.n	40008c58 <printPh+0x2c>
40008c4c:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40008c50:	4806      	ldr	r0, [pc, #24]	; (40008c6c <printPh+0x40>)
40008c52:	0989      	lsrs	r1, r1, #6
40008c54:	f00b fcee 	bl	40014634 <mvPrintf>
40008c58:	3401      	adds	r4, #1
40008c5a:	42b4      	cmp	r4, r6
40008c5c:	d1ef      	bne.n	40008c3e <printPh+0x12>
40008c5e:	4804      	ldr	r0, [pc, #16]	; (40008c70 <printPh+0x44>)
40008c60:	f00b fce8 	bl	40014634 <mvPrintf>
40008c64:	2000      	movs	r0, #0
40008c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40008c68:	40020428 	andmi	r0, r2, r8, lsr #8
40008c6c:	40015068 	andmi	r5, r1, r8, rrx
40008c70:	40014d24 	andmi	r4, r1, r4, lsr #26

Disassembly of section .text.ddr3TipRunSweepTest:

40008c74 <ddr3TipRunSweepTest>:
ddr3TipRunSweepTest():
40008c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008c78:	b093      	sub	sp, #76	; 0x4c
40008c7a:	2600      	movs	r6, #0
40008c7c:	2a00      	cmp	r2, #0
40008c7e:	bf14      	ite	ne
40008c80:	2503      	movne	r5, #3
40008c82:	2501      	moveq	r5, #1
40008c84:	9207      	str	r2, [sp, #28]
40008c86:	4604      	mov	r4, r0
40008c88:	9308      	str	r3, [sp, #32]
40008c8a:	9611      	str	r6, [sp, #68]	; 0x44
40008c8c:	f005 fd96 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
40008c90:	2102      	movs	r1, #2
40008c92:	900c      	str	r0, [sp, #48]	; 0x30
40008c94:	4620      	mov	r0, r4
40008c96:	f007 fff9 	bl	40010c8c <ddr3TipDevAttrGet>
40008c9a:	9a08      	ldr	r2, [sp, #32]
40008c9c:	2a01      	cmp	r2, #1
40008c9e:	d105      	bne.n	40008cac <ddr3TipRunSweepTest+0x38>
40008ca0:	fa5f fb80 	uxtb.w	fp, r0
40008ca4:	9609      	str	r6, [sp, #36]	; 0x24
40008ca6:	f10b 3bff 	add.w	fp, fp, #4294967295
40008caa:	e002      	b.n	40008cb2 <ddr3TipRunSweepTest+0x3e>
40008cac:	46b3      	mov	fp, r6
40008cae:	2301      	movs	r3, #1
40008cb0:	9309      	str	r3, [sp, #36]	; 0x24
40008cb2:	2600      	movs	r6, #0
40008cb4:	4f88      	ldr	r7, [pc, #544]	; (40008ed8 <ddr3TipRunSweepTest+0x264>)
40008cb6:	9606      	str	r6, [sp, #24]
40008cb8:	e0fa      	b.n	40008eb0 <ddr3TipRunSweepTest+0x23c>
40008cba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40008cbe:	3201      	adds	r2, #1
40008cc0:	455a      	cmp	r2, fp
40008cc2:	d9fa      	bls.n	40008cba <ddr3TipRunSweepTest+0x46>
40008cc4:	4a85      	ldr	r2, [pc, #532]	; (40008edc <ddr3TipRunSweepTest+0x268>)
40008cc6:	3314      	adds	r3, #20
40008cc8:	4293      	cmp	r3, r2
40008cca:	d003      	beq.n	40008cd4 <ddr3TipRunSweepTest+0x60>
40008ccc:	2800      	cmp	r0, #0
40008cce:	d0f9      	beq.n	40008cc4 <ddr3TipRunSweepTest+0x50>
40008cd0:	2200      	movs	r2, #0
40008cd2:	e7f2      	b.n	40008cba <ddr3TipRunSweepTest+0x46>
40008cd4:	4982      	ldr	r1, [pc, #520]	; (40008ee0 <ddr3TipRunSweepTest+0x26c>)
40008cd6:	2600      	movs	r6, #0
40008cd8:	462a      	mov	r2, r5
40008cda:	4620      	mov	r0, r4
40008cdc:	f04f 33ff 	mov.w	r3, #4294967295
40008ce0:	46a9      	mov	r9, r5
40008ce2:	600e      	str	r6, [r1, #0]
40008ce4:	4625      	mov	r5, r4
40008ce6:	604e      	str	r6, [r1, #4]
40008ce8:	608e      	str	r6, [r1, #8]
40008cea:	60ce      	str	r6, [r1, #12]
40008cec:	610e      	str	r6, [r1, #16]
40008cee:	f7ff fe83 	bl	400089f8 <mvHwsDdr3TipReadAdllValue>
40008cf2:	f8df a22c 	ldr.w	sl, [pc, #556]	; 40008f20 <ddr3TipRunSweepTest+0x2ac>
40008cf6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
40008cfa:	e064      	b.n	40008dc6 <ddr3TipRunSweepTest+0x152>
40008cfc:	4b79      	ldr	r3, [pc, #484]	; (40008ee4 <ddr3TipRunSweepTest+0x270>)
40008cfe:	f893 b000 	ldrb.w	fp, [r3]
40008d02:	e03e      	b.n	40008d82 <ddr3TipRunSweepTest+0x10e>
40008d04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40008d06:	2200      	movs	r2, #0
40008d08:	4628      	mov	r0, r5
40008d0a:	2101      	movs	r1, #1
40008d0c:	9201      	str	r2, [sp, #4]
40008d0e:	9303      	str	r3, [sp, #12]
40008d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
40008d12:	9600      	str	r6, [sp, #0]
40008d14:	f8cd 9008 	str.w	r9, [sp, #8]
40008d18:	f001 fdce 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40008d1c:	4a72      	ldr	r2, [pc, #456]	; (40008ee8 <ddr3TipRunSweepTest+0x274>)
40008d1e:	4680      	mov	r8, r0
40008d20:	6010      	str	r0, [r2, #0]
40008d22:	b120      	cbz	r0, 40008d2e <ddr3TipRunSweepTest+0xba>
40008d24:	f008 fd96 	bl	40011854 <gtBreakOnFail>
40008d28:	4b6f      	ldr	r3, [pc, #444]	; (40008ee8 <ddr3TipRunSweepTest+0x274>)
40008d2a:	6818      	ldr	r0, [r3, #0]
40008d2c:	e0d1      	b.n	40008ed2 <ddr3TipRunSweepTest+0x25e>
40008d2e:	4a6f      	ldr	r2, [pc, #444]	; (40008eec <ddr3TipRunSweepTest+0x278>)
40008d30:	4628      	mov	r0, r5
40008d32:	9b06      	ldr	r3, [sp, #24]
40008d34:	7811      	ldrb	r1, [r2, #0]
40008d36:	aa11      	add	r2, sp, #68	; 0x44
40008d38:	f000 ffd0 	bl	40009cdc <mvHwsDdr3RunBist>
40008d3c:	683b      	ldr	r3, [r7, #0]
40008d3e:	781b      	ldrb	r3, [r3, #0]
40008d40:	07db      	lsls	r3, r3, #31
40008d42:	d516      	bpl.n	40008d72 <ddr3TipRunSweepTest+0xfe>
40008d44:	f85a 2004 	ldr.w	r2, [sl, r4]
40008d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
40008d4a:	18d3      	adds	r3, r2, r3
40008d4c:	f84a 3004 	str.w	r3, [sl, r4]
40008d50:	9b08      	ldr	r3, [sp, #32]
40008d52:	2b01      	cmp	r3, #1
40008d54:	d10d      	bne.n	40008d72 <ddr3TipRunSweepTest+0xfe>
40008d56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40008d58:	4628      	mov	r0, r5
40008d5a:	e88d 0340 	stmia.w	sp, {r6, r8, r9}
40008d5e:	4641      	mov	r1, r8
40008d60:	6813      	ldr	r3, [r2, #0]
40008d62:	4642      	mov	r2, r8
40008d64:	9303      	str	r3, [sp, #12]
40008d66:	4643      	mov	r3, r8
40008d68:	f001 fda6 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40008d6c:	4b5e      	ldr	r3, [pc, #376]	; (40008ee8 <ddr3TipRunSweepTest+0x274>)
40008d6e:	6018      	str	r0, [r3, #0]
40008d70:	b910      	cbnz	r0, 40008d78 <ddr3TipRunSweepTest+0x104>
40008d72:	f10b 0b01 	add.w	fp, fp, #1
40008d76:	e004      	b.n	40008d82 <ddr3TipRunSweepTest+0x10e>
40008d78:	4e5b      	ldr	r6, [pc, #364]	; (40008ee8 <ddr3TipRunSweepTest+0x274>)
40008d7a:	f008 fd6b 	bl	40011854 <gtBreakOnFail>
40008d7e:	6830      	ldr	r0, [r6, #0]
40008d80:	e0a7      	b.n	40008ed2 <ddr3TipRunSweepTest+0x25e>
40008d82:	4a5b      	ldr	r2, [pc, #364]	; (40008ef0 <ddr3TipRunSweepTest+0x27c>)
40008d84:	7813      	ldrb	r3, [r2, #0]
40008d86:	459b      	cmp	fp, r3
40008d88:	d3bc      	bcc.n	40008d04 <ddr3TipRunSweepTest+0x90>
40008d8a:	9b05      	ldr	r3, [sp, #20]
40008d8c:	3b01      	subs	r3, #1
40008d8e:	9305      	str	r3, [sp, #20]
40008d90:	d1b4      	bne.n	40008cfc <ddr3TipRunSweepTest+0x88>
40008d92:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
40008d96:	3414      	adds	r4, #20
40008d98:	f108 0801 	add.w	r8, r8, #1
40008d9c:	f1b8 0f20 	cmp.w	r8, #32
40008da0:	d00b      	beq.n	40008dba <ddr3TipRunSweepTest+0x146>
40008da2:	9a07      	ldr	r2, [sp, #28]
40008da4:	ea4f 0348 	mov.w	r3, r8, lsl #1
40008da8:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
40008dac:	2a00      	cmp	r2, #0
40008dae:	bf18      	it	ne
40008db0:	4643      	movne	r3, r8
40008db2:	930d      	str	r3, [sp, #52]	; 0x34
40008db4:	2302      	movs	r3, #2
40008db6:	9305      	str	r3, [sp, #20]
40008db8:	e7a0      	b.n	40008cfc <ddr3TipRunSweepTest+0x88>
40008dba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40008dbc:	3601      	adds	r6, #1
40008dbe:	f10a 0a04 	add.w	sl, sl, #4
40008dc2:	4296      	cmp	r6, r2
40008dc4:	d806      	bhi.n	40008dd4 <ddr3TipRunSweepTest+0x160>
40008dc6:	2400      	movs	r4, #0
40008dc8:	4b45      	ldr	r3, [pc, #276]	; (40008ee0 <ddr3TipRunSweepTest+0x26c>)
40008dca:	46a0      	mov	r8, r4
40008dcc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
40008dd0:	930e      	str	r3, [sp, #56]	; 0x38
40008dd2:	e7e6      	b.n	40008da2 <ddr3TipRunSweepTest+0x12e>
40008dd4:	4b47      	ldr	r3, [pc, #284]	; (40008ef4 <ddr3TipRunSweepTest+0x280>)
40008dd6:	462c      	mov	r4, r5
40008dd8:	9e07      	ldr	r6, [sp, #28]
40008dda:	464d      	mov	r5, r9
40008ddc:	4a46      	ldr	r2, [pc, #280]	; (40008ef8 <ddr3TipRunSweepTest+0x284>)
40008dde:	4847      	ldr	r0, [pc, #284]	; (40008efc <ddr3TipRunSweepTest+0x288>)
40008de0:	2e00      	cmp	r6, #0
40008de2:	bf08      	it	eq
40008de4:	461a      	moveq	r2, r3
40008de6:	9906      	ldr	r1, [sp, #24]
40008de8:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
40008dec:	f00b fc22 	bl	40014634 <mvPrintf>
40008df0:	683b      	ldr	r3, [r7, #0]
40008df2:	781b      	ldrb	r3, [r3, #0]
40008df4:	07de      	lsls	r6, r3, #31
40008df6:	d517      	bpl.n	40008e28 <ddr3TipRunSweepTest+0x1b4>
40008df8:	9e08      	ldr	r6, [sp, #32]
40008dfa:	2e01      	cmp	r6, #1
40008dfc:	d110      	bne.n	40008e20 <ddr3TipRunSweepTest+0x1ac>
40008dfe:	9e05      	ldr	r6, [sp, #20]
40008e00:	683b      	ldr	r3, [r7, #0]
40008e02:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008e06:	fa43 f306 	asr.w	r3, r3, r6
40008e0a:	07d8      	lsls	r0, r3, #31
40008e0c:	d504      	bpl.n	40008e18 <ddr3TipRunSweepTest+0x1a4>
40008e0e:	483c      	ldr	r0, [pc, #240]	; (40008f00 <ddr3TipRunSweepTest+0x28c>)
40008e10:	2100      	movs	r1, #0
40008e12:	4632      	mov	r2, r6
40008e14:	f00b fc0e 	bl	40014634 <mvPrintf>
40008e18:	3601      	adds	r6, #1
40008e1a:	455e      	cmp	r6, fp
40008e1c:	d9f0      	bls.n	40008e00 <ddr3TipRunSweepTest+0x18c>
40008e1e:	e003      	b.n	40008e28 <ddr3TipRunSweepTest+0x1b4>
40008e20:	4838      	ldr	r0, [pc, #224]	; (40008f04 <ddr3TipRunSweepTest+0x290>)
40008e22:	9905      	ldr	r1, [sp, #20]
40008e24:	f00b fc06 	bl	40014634 <mvPrintf>
40008e28:	4837      	ldr	r0, [pc, #220]	; (40008f08 <ddr3TipRunSweepTest+0x294>)
40008e2a:	2600      	movs	r6, #0
40008e2c:	f00b fc02 	bl	40014634 <mvPrintf>
40008e30:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
40008e34:	9a07      	ldr	r2, [sp, #28]
40008e36:	b912      	cbnz	r2, 40008e3e <ddr3TipRunSweepTest+0x1ca>
40008e38:	0072      	lsls	r2, r6, #1
40008e3a:	492e      	ldr	r1, [pc, #184]	; (40008ef4 <ddr3TipRunSweepTest+0x280>)
40008e3c:	e001      	b.n	40008e42 <ddr3TipRunSweepTest+0x1ce>
40008e3e:	492e      	ldr	r1, [pc, #184]	; (40008ef8 <ddr3TipRunSweepTest+0x284>)
40008e40:	4632      	mov	r2, r6
40008e42:	4832      	ldr	r0, [pc, #200]	; (40008f0c <ddr3TipRunSweepTest+0x298>)
40008e44:	f00b fbf6 	bl	40014634 <mvPrintf>
40008e48:	683b      	ldr	r3, [r7, #0]
40008e4a:	781b      	ldrb	r3, [r3, #0]
40008e4c:	07d9      	lsls	r1, r3, #31
40008e4e:	d50a      	bpl.n	40008e66 <ddr3TipRunSweepTest+0x1f2>
40008e50:	f04f 0900 	mov.w	r9, #0
40008e54:	f858 1029 	ldr.w	r1, [r8, r9, lsl #2]
40008e58:	f109 0901 	add.w	r9, r9, #1
40008e5c:	482c      	ldr	r0, [pc, #176]	; (40008f10 <ddr3TipRunSweepTest+0x29c>)
40008e5e:	f00b fbe9 	bl	40014634 <mvPrintf>
40008e62:	45d9      	cmp	r9, fp
40008e64:	d9f6      	bls.n	40008e54 <ddr3TipRunSweepTest+0x1e0>
40008e66:	4828      	ldr	r0, [pc, #160]	; (40008f08 <ddr3TipRunSweepTest+0x294>)
40008e68:	3601      	adds	r6, #1
40008e6a:	f00b fbe3 	bl	40014634 <mvPrintf>
40008e6e:	2e20      	cmp	r6, #32
40008e70:	f108 0814 	add.w	r8, r8, #20
40008e74:	d1de      	bne.n	40008e34 <ddr3TipRunSweepTest+0x1c0>
40008e76:	462a      	mov	r2, r5
40008e78:	4919      	ldr	r1, [pc, #100]	; (40008ee0 <ddr3TipRunSweepTest+0x26c>)
40008e7a:	4620      	mov	r0, r4
40008e7c:	f7ff fdf8 	bl	40008a70 <mvHwsDdr3TipWriteAdllValue>
40008e80:	462a      	mov	r2, r5
40008e82:	4917      	ldr	r1, [pc, #92]	; (40008ee0 <ddr3TipRunSweepTest+0x26c>)
40008e84:	f04f 33ff 	mov.w	r3, #4294967295
40008e88:	4620      	mov	r0, r4
40008e8a:	3504      	adds	r5, #4
40008e8c:	f7ff fdb4 	bl	400089f8 <mvHwsDdr3TipReadAdllValue>
40008e90:	4b20      	ldr	r3, [pc, #128]	; (40008f14 <ddr3TipRunSweepTest+0x2a0>)
40008e92:	9e07      	ldr	r6, [sp, #28]
40008e94:	4920      	ldr	r1, [pc, #128]	; (40008f18 <ddr3TipRunSweepTest+0x2a4>)
40008e96:	4821      	ldr	r0, [pc, #132]	; (40008f1c <ddr3TipRunSweepTest+0x2a8>)
40008e98:	2e00      	cmp	r6, #0
40008e9a:	bf08      	it	eq
40008e9c:	4619      	moveq	r1, r3
40008e9e:	f00b fbc9 	bl	40014634 <mvPrintf>
40008ea2:	4620      	mov	r0, r4
40008ea4:	490e      	ldr	r1, [pc, #56]	; (40008ee0 <ddr3TipRunSweepTest+0x26c>)
40008ea6:	f7ff fe9d 	bl	40008be4 <printAdll>
40008eaa:	9e06      	ldr	r6, [sp, #24]
40008eac:	3601      	adds	r6, #1
40008eae:	9606      	str	r6, [sp, #24]
40008eb0:	9e06      	ldr	r6, [sp, #24]
40008eb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40008eb4:	4296      	cmp	r6, r2
40008eb6:	d008      	beq.n	40008eca <ddr3TipRunSweepTest+0x256>
40008eb8:	683b      	ldr	r3, [r7, #0]
40008eba:	2100      	movs	r1, #0
40008ebc:	4e18      	ldr	r6, [pc, #96]	; (40008f20 <ddr3TipRunSweepTest+0x2ac>)
40008ebe:	7818      	ldrb	r0, [r3, #0]
40008ec0:	960a      	str	r6, [sp, #40]	; 0x28
40008ec2:	4633      	mov	r3, r6
40008ec4:	f000 0001 	and.w	r0, r0, #1
40008ec8:	e700      	b.n	40008ccc <ddr3TipRunSweepTest+0x58>
40008eca:	4620      	mov	r0, r4
40008ecc:	f002 fca0 	bl	4000b810 <ddr3TipResetFifoPtr>
40008ed0:	2000      	movs	r0, #0
40008ed2:	b013      	add	sp, #76	; 0x4c
40008ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008ed8:	40020428 	andmi	r0, r2, r8, lsr #8
40008edc:	400202ec 	andmi	r0, r2, ip, ror #5
40008ee0:	4002038c 	andmi	r0, r2, ip, lsl #7
40008ee4:	4001873f 	andmi	r8, r1, pc, lsr r7
40008ee8:	400206c0 	andmi	r0, r2, r0, asr #13
40008eec:	4001874d 	andmi	r8, r1, sp, asr #14
40008ef0:	40018740 	andmi	r8, r1, r0, asr #14
40008ef4:	4001500b 	andmi	r5, r1, fp
40008ef8:	4001500e 	andmi	r5, r1, lr
40008efc:	40015017 	andmi	r5, r1, r7, lsl r0
40008f00:	40015039 	andmi	r5, r1, r9, lsr r0
40008f04:	40015048 	andmi	r5, r1, r8, asr #32
40008f08:	40014d24 	andmi	r4, r1, r4, lsr #26
40008f0c:	40015051 	andmi	r5, r1, r1, asr r0
40008f10:	4001506d 	andmi	r5, r1, sp, rrx
40008f14:	40015011 	andmi	r5, r1, r1, lsl r0
40008f18:	40015014 	andmi	r5, r1, r4, lsl r0
40008f1c:	40015074 	andmi	r5, r1, r4, ror r0
40008f20:	4002006c 	andmi	r0, r2, ip, rrx

Disassembly of section .text.ddr3TipRunLevelingSweepTest:

40008f24 <ddr3TipRunLevelingSweepTest>:
ddr3TipRunLevelingSweepTest():
40008f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008f28:	b097      	sub	sp, #92	; 0x5c
40008f2a:	2600      	movs	r6, #0
40008f2c:	1e15      	subs	r5, r2, #0
40008f2e:	bf0c      	ite	eq
40008f30:	46ab      	moveq	fp, r5
40008f32:	f04f 0b02 	movne.w	fp, #2
40008f36:	4604      	mov	r4, r0
40008f38:	930f      	str	r3, [sp, #60]	; 0x3c
40008f3a:	9615      	str	r6, [sp, #84]	; 0x54
40008f3c:	f005 fc3e 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
40008f40:	2102      	movs	r1, #2
40008f42:	9010      	str	r0, [sp, #64]	; 0x40
40008f44:	4620      	mov	r0, r4
40008f46:	f007 fea1 	bl	40010c8c <ddr3TipDevAttrGet>
40008f4a:	990f      	ldr	r1, [sp, #60]	; 0x3c
40008f4c:	2901      	cmp	r1, #1
40008f4e:	d104      	bne.n	40008f5a <ddr3TipRunLevelingSweepTest+0x36>
40008f50:	b2c0      	uxtb	r0, r0
40008f52:	9607      	str	r6, [sp, #28]
40008f54:	3801      	subs	r0, #1
40008f56:	9006      	str	r0, [sp, #24]
40008f58:	e002      	b.n	40008f60 <ddr3TipRunLevelingSweepTest+0x3c>
40008f5a:	2201      	movs	r2, #1
40008f5c:	9606      	str	r6, [sp, #24]
40008f5e:	9207      	str	r2, [sp, #28]
40008f60:	2601      	movs	r6, #1
40008f62:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40009218 <ddr3TipRunLevelingSweepTest+0x2f4>
40008f66:	9605      	str	r6, [sp, #20]
40008f68:	2600      	movs	r6, #0
40008f6a:	9608      	str	r6, [sp, #32]
40008f6c:	e1d8      	b.n	40009320 <ddr3TipRunLevelingSweepTest+0x3fc>
40008f6e:	9e06      	ldr	r6, [sp, #24]
40008f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40008f74:	3201      	adds	r2, #1
40008f76:	42b2      	cmp	r2, r6
40008f78:	d9f9      	bls.n	40008f6e <ddr3TipRunLevelingSweepTest+0x4a>
40008f7a:	4a9c      	ldr	r2, [pc, #624]	; (400091ec <ddr3TipRunLevelingSweepTest+0x2c8>)
40008f7c:	3314      	adds	r3, #20
40008f7e:	4293      	cmp	r3, r2
40008f80:	d003      	beq.n	40008f8a <ddr3TipRunLevelingSweepTest+0x66>
40008f82:	2800      	cmp	r0, #0
40008f84:	d0f9      	beq.n	40008f7a <ddr3TipRunLevelingSweepTest+0x56>
40008f86:	2200      	movs	r2, #0
40008f88:	e7f1      	b.n	40008f6e <ddr3TipRunLevelingSweepTest+0x4a>
40008f8a:	2300      	movs	r3, #0
40008f8c:	4e98      	ldr	r6, [pc, #608]	; (400091f0 <ddr3TipRunLevelingSweepTest+0x2cc>)
40008f8e:	4899      	ldr	r0, [pc, #612]	; (400091f4 <ddr3TipRunLevelingSweepTest+0x2d0>)
40008f90:	4999      	ldr	r1, [pc, #612]	; (400091f8 <ddr3TipRunLevelingSweepTest+0x2d4>)
40008f92:	461a      	mov	r2, r3
40008f94:	519a      	str	r2, [r3, r6]
40008f96:	501a      	str	r2, [r3, r0]
40008f98:	505a      	str	r2, [r3, r1]
40008f9a:	3304      	adds	r3, #4
40008f9c:	2b14      	cmp	r3, #20
40008f9e:	d1f9      	bne.n	40008f94 <ddr3TipRunLevelingSweepTest+0x70>
40008fa0:	4993      	ldr	r1, [pc, #588]	; (400091f0 <ddr3TipRunLevelingSweepTest+0x2cc>)
40008fa2:	465a      	mov	r2, fp
40008fa4:	231f      	movs	r3, #31
40008fa6:	4620      	mov	r0, r4
40008fa8:	f7ff fd26 	bl	400089f8 <mvHwsDdr3TipReadAdllValue>
40008fac:	4620      	mov	r0, r4
40008fae:	4991      	ldr	r1, [pc, #580]	; (400091f4 <ddr3TipRunLevelingSweepTest+0x2d0>)
40008fb0:	465a      	mov	r2, fp
40008fb2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
40008fb6:	f7ff fd97 	bl	40008ae8 <readPhaseValue>
40008fba:	b935      	cbnz	r5, 40008fca <ddr3TipRunLevelingSweepTest+0xa6>
40008fbc:	4620      	mov	r0, r4
40008fbe:	498e      	ldr	r1, [pc, #568]	; (400091f8 <ddr3TipRunLevelingSweepTest+0x2d4>)
40008fc0:	9a05      	ldr	r2, [sp, #20]
40008fc2:	f04f 33ff 	mov.w	r3, #4294967295
40008fc6:	f7ff fd17 	bl	400089f8 <mvHwsDdr3TipReadAdllValue>
40008fca:	2700      	movs	r7, #0
40008fcc:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
40008fd0:	46a1      	mov	r9, r4
40008fd2:	46ba      	mov	sl, r7
40008fd4:	e100      	b.n	400091d8 <ddr3TipRunLevelingSweepTest+0x2b4>
40008fd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
40008fd8:	9913      	ldr	r1, [sp, #76]	; 0x4c
40008fda:	f8d3 c000 	ldr.w	ip, [r3]
40008fde:	680b      	ldr	r3, [r1, #0]
40008fe0:	099b      	lsrs	r3, r3, #6
40008fe2:	eb0c 1343 	add.w	r3, ip, r3, lsl #5
40008fe6:	b11d      	cbz	r5, 40008ff0 <ddr3TipRunLevelingSweepTest+0xcc>
40008fe8:	2b30      	cmp	r3, #48	; 0x30
40008fea:	d906      	bls.n	40008ffa <ddr3TipRunLevelingSweepTest+0xd6>
40008fec:	3b30      	subs	r3, #48	; 0x30
40008fee:	e005      	b.n	40008ffc <ddr3TipRunLevelingSweepTest+0xd8>
40008ff0:	2b20      	cmp	r3, #32
40008ff2:	f240 81aa 	bls.w	4000934a <ddr3TipRunLevelingSweepTest+0x426>
40008ff6:	3b20      	subs	r3, #32
40008ff8:	e1a8      	b.n	4000934c <ddr3TipRunLevelingSweepTest+0x428>
40008ffa:	2300      	movs	r3, #0
40008ffc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40008ffe:	189b      	adds	r3, r3, r2
40009000:	9911      	ldr	r1, [sp, #68]	; 0x44
40009002:	4c7e      	ldr	r4, [pc, #504]	; (400091fc <ddr3TipRunLevelingSweepTest+0x2d8>)
40009004:	6809      	ldr	r1, [r1, #0]
40009006:	401c      	ands	r4, r3
40009008:	2c00      	cmp	r4, #0
4000900a:	910b      	str	r1, [sp, #44]	; 0x2c
4000900c:	da03      	bge.n	40009016 <ddr3TipRunLevelingSweepTest+0xf2>
4000900e:	3c01      	subs	r4, #1
40009010:	f064 041f 	orn	r4, r4, #31
40009014:	3401      	adds	r4, #1
40009016:	1b1b      	subs	r3, r3, r4
40009018:	9a0d      	ldr	r2, [sp, #52]	; 0x34
4000901a:	bf48      	it	mi
4000901c:	331f      	addmi	r3, #31
4000901e:	2100      	movs	r1, #0
40009020:	4648      	mov	r0, r9
40009022:	f8cd c010 	str.w	ip, [sp, #16]
40009026:	115b      	asrs	r3, r3, #5
40009028:	9202      	str	r2, [sp, #8]
4000902a:	460a      	mov	r2, r1
4000902c:	f8cd a000 	str.w	sl, [sp]
40009030:	eb04 1383 	add.w	r3, r4, r3, lsl #6
40009034:	9303      	str	r3, [sp, #12]
40009036:	9b07      	ldr	r3, [sp, #28]
40009038:	9101      	str	r1, [sp, #4]
4000903a:	f001 fc3d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000903e:	f8dd c010 	ldr.w	ip, [sp, #16]
40009042:	f8cb 0000 	str.w	r0, [fp]
40009046:	2800      	cmp	r0, #0
40009048:	d16b      	bne.n	40009122 <ddr3TipRunLevelingSweepTest+0x1fe>
4000904a:	b9dd      	cbnz	r5, 40009084 <ddr3TipRunLevelingSweepTest+0x160>
4000904c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000904e:	9905      	ldr	r1, [sp, #20]
40009050:	ebcc 0c03 	rsb	ip, ip, r3
40009054:	4b6a      	ldr	r3, [pc, #424]	; (40009200 <ddr3TipRunLevelingSweepTest+0x2dc>)
40009056:	4464      	add	r4, ip
40009058:	f8cd a000 	str.w	sl, [sp]
4000905c:	4023      	ands	r3, r4
4000905e:	9501      	str	r5, [sp, #4]
40009060:	2b00      	cmp	r3, #0
40009062:	9102      	str	r1, [sp, #8]
40009064:	da03      	bge.n	4000906e <ddr3TipRunLevelingSweepTest+0x14a>
40009066:	3b01      	subs	r3, #1
40009068:	f063 033f 	orn	r3, r3, #63	; 0x3f
4000906c:	3301      	adds	r3, #1
4000906e:	2100      	movs	r1, #0
40009070:	9303      	str	r3, [sp, #12]
40009072:	4648      	mov	r0, r9
40009074:	9b07      	ldr	r3, [sp, #28]
40009076:	460a      	mov	r2, r1
40009078:	f001 fc1e 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000907c:	f8cb 0000 	str.w	r0, [fp]
40009080:	2800      	cmp	r0, #0
40009082:	d14e      	bne.n	40009122 <ddr3TipRunLevelingSweepTest+0x1fe>
40009084:	4b5f      	ldr	r3, [pc, #380]	; (40009204 <ddr3TipRunLevelingSweepTest+0x2e0>)
40009086:	781b      	ldrb	r3, [r3, #0]
40009088:	930b      	str	r3, [sp, #44]	; 0x2c
4000908a:	e053      	b.n	40009134 <ddr3TipRunLevelingSweepTest+0x210>
4000908c:	4a5e      	ldr	r2, [pc, #376]	; (40009208 <ddr3TipRunLevelingSweepTest+0x2e4>)
4000908e:	4648      	mov	r0, r9
40009090:	9b08      	ldr	r3, [sp, #32]
40009092:	7811      	ldrb	r1, [r2, #0]
40009094:	aa15      	add	r2, sp, #84	; 0x54
40009096:	f000 fe21 	bl	40009cdc <mvHwsDdr3RunBist>
4000909a:	4648      	mov	r0, r9
4000909c:	f002 fbb8 	bl	4000b810 <ddr3TipResetFifoPtr>
400090a0:	f8d8 3000 	ldr.w	r3, [r8]
400090a4:	781b      	ldrb	r3, [r3, #0]
400090a6:	07db      	lsls	r3, r3, #31
400090a8:	d532      	bpl.n	40009110 <ddr3TipRunLevelingSweepTest+0x1ec>
400090aa:	f1ba 0f04 	cmp.w	sl, #4
400090ae:	d12b      	bne.n	40009108 <ddr3TipRunLevelingSweepTest+0x1e4>
400090b0:	2100      	movs	r1, #0
400090b2:	ab14      	add	r3, sp, #80	; 0x50
400090b4:	4648      	mov	r0, r9
400090b6:	9300      	str	r3, [sp, #0]
400090b8:	460a      	mov	r2, r1
400090ba:	f241 4358 	movw	r3, #5208	; 0x1458
400090be:	f04f 34ff 	mov.w	r4, #4294967295
400090c2:	9401      	str	r4, [sp, #4]
400090c4:	f001 fa66 	bl	4000a594 <mvHwsDdr3TipIFRead>
400090c8:	4601      	mov	r1, r0
400090ca:	f8cb 0000 	str.w	r0, [fp]
400090ce:	bb18      	cbnz	r0, 40009118 <ddr3TipRunLevelingSweepTest+0x1f4>
400090d0:	6932      	ldr	r2, [r6, #16]
400090d2:	4648      	mov	r0, r9
400090d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
400090d6:	18d3      	adds	r3, r2, r3
400090d8:	460a      	mov	r2, r1
400090da:	6133      	str	r3, [r6, #16]
400090dc:	f241 4358 	movw	r3, #5208	; 0x1458
400090e0:	e88d 0012 	stmia.w	sp, {r1, r4}
400090e4:	f000 ff38 	bl	40009f58 <mvHwsDdr3TipIFWrite>
400090e8:	4601      	mov	r1, r0
400090ea:	f8cb 0000 	str.w	r0, [fp]
400090ee:	b9c0      	cbnz	r0, 40009122 <ddr3TipRunLevelingSweepTest+0x1fe>
400090f0:	4648      	mov	r0, r9
400090f2:	460a      	mov	r2, r1
400090f4:	f241 435c 	movw	r3, #5212	; 0x145c
400090f8:	e88d 0012 	stmia.w	sp, {r1, r4}
400090fc:	f000 ff2c 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009100:	f8cb 0000 	str.w	r0, [fp]
40009104:	b120      	cbz	r0, 40009110 <ddr3TipRunLevelingSweepTest+0x1ec>
40009106:	e011      	b.n	4000912c <ddr3TipRunLevelingSweepTest+0x208>
40009108:	59f2      	ldr	r2, [r6, r7]
4000910a:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000910c:	18d3      	adds	r3, r2, r3
4000910e:	51f3      	str	r3, [r6, r7]
40009110:	990b      	ldr	r1, [sp, #44]	; 0x2c
40009112:	3101      	adds	r1, #1
40009114:	910b      	str	r1, [sp, #44]	; 0x2c
40009116:	e00d      	b.n	40009134 <ddr3TipRunLevelingSweepTest+0x210>
40009118:	f008 fb9c 	bl	40011854 <gtBreakOnFail>
4000911c:	4a3b      	ldr	r2, [pc, #236]	; (4000920c <ddr3TipRunLevelingSweepTest+0x2e8>)
4000911e:	6810      	ldr	r0, [r2, #0]
40009120:	e110      	b.n	40009344 <ddr3TipRunLevelingSweepTest+0x420>
40009122:	f008 fb97 	bl	40011854 <gtBreakOnFail>
40009126:	4b39      	ldr	r3, [pc, #228]	; (4000920c <ddr3TipRunLevelingSweepTest+0x2e8>)
40009128:	6818      	ldr	r0, [r3, #0]
4000912a:	e10b      	b.n	40009344 <ddr3TipRunLevelingSweepTest+0x420>
4000912c:	f008 fb92 	bl	40011854 <gtBreakOnFail>
40009130:	4e36      	ldr	r6, [pc, #216]	; (4000920c <ddr3TipRunLevelingSweepTest+0x2e8>)
40009132:	e04f      	b.n	400091d4 <ddr3TipRunLevelingSweepTest+0x2b0>
40009134:	4936      	ldr	r1, [pc, #216]	; (40009210 <ddr3TipRunLevelingSweepTest+0x2ec>)
40009136:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40009138:	780b      	ldrb	r3, [r1, #0]
4000913a:	429a      	cmp	r2, r3
4000913c:	d3a6      	bcc.n	4000908c <ddr3TipRunLevelingSweepTest+0x168>
4000913e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
40009140:	3b01      	subs	r3, #1
40009142:	930a      	str	r3, [sp, #40]	; 0x28
40009144:	f47f af47 	bne.w	40008fd6 <ddr3TipRunLevelingSweepTest+0xb2>
40009148:	9909      	ldr	r1, [sp, #36]	; 0x24
4000914a:	3614      	adds	r6, #20
4000914c:	3101      	adds	r1, #1
4000914e:	9109      	str	r1, [sp, #36]	; 0x24
40009150:	2920      	cmp	r1, #32
40009152:	d010      	beq.n	40009176 <ddr3TipRunLevelingSweepTest+0x252>
40009154:	b91d      	cbnz	r5, 4000915e <ddr3TipRunLevelingSweepTest+0x23a>
40009156:	9a09      	ldr	r2, [sp, #36]	; 0x24
40009158:	0052      	lsls	r2, r2, #1
4000915a:	920c      	str	r2, [sp, #48]	; 0x30
4000915c:	e003      	b.n	40009166 <ddr3TipRunLevelingSweepTest+0x242>
4000915e:	2303      	movs	r3, #3
40009160:	9909      	ldr	r1, [sp, #36]	; 0x24
40009162:	434b      	muls	r3, r1
40009164:	930c      	str	r3, [sp, #48]	; 0x30
40009166:	4b24      	ldr	r3, [pc, #144]	; (400091f8 <ddr3TipRunLevelingSweepTest+0x2d4>)
40009168:	2203      	movs	r2, #3
4000916a:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 4000920c <ddr3TipRunLevelingSweepTest+0x2e8>
4000916e:	18fb      	adds	r3, r7, r3
40009170:	920a      	str	r2, [sp, #40]	; 0x28
40009172:	9311      	str	r3, [sp, #68]	; 0x44
40009174:	e72f      	b.n	40008fd6 <ddr3TipRunLevelingSweepTest+0xb2>
40009176:	9e0a      	ldr	r6, [sp, #40]	; 0x28
40009178:	4648      	mov	r0, r9
4000917a:	4b1e      	ldr	r3, [pc, #120]	; (400091f4 <ddr3TipRunLevelingSweepTest+0x2d0>)
4000917c:	491c      	ldr	r1, [pc, #112]	; (400091f0 <ddr3TipRunLevelingSweepTest+0x2cc>)
4000917e:	9601      	str	r6, [sp, #4]
40009180:	9e0d      	ldr	r6, [sp, #52]	; 0x34
40009182:	f8cd a000 	str.w	sl, [sp]
40009186:	9602      	str	r6, [sp, #8]
40009188:	58fa      	ldr	r2, [r7, r3]
4000918a:	587b      	ldr	r3, [r7, r1]
4000918c:	990a      	ldr	r1, [sp, #40]	; 0x28
4000918e:	18d3      	adds	r3, r2, r3
40009190:	9303      	str	r3, [sp, #12]
40009192:	9b07      	ldr	r3, [sp, #28]
40009194:	460a      	mov	r2, r1
40009196:	4e1d      	ldr	r6, [pc, #116]	; (4000920c <ddr3TipRunLevelingSweepTest+0x2e8>)
40009198:	f001 fb8e 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000919c:	6030      	str	r0, [r6, #0]
4000919e:	b9b8      	cbnz	r0, 400091d0 <ddr3TipRunLevelingSweepTest+0x2ac>
400091a0:	b97d      	cbnz	r5, 400091c2 <ddr3TipRunLevelingSweepTest+0x29e>
400091a2:	9a05      	ldr	r2, [sp, #20]
400091a4:	4648      	mov	r0, r9
400091a6:	4b14      	ldr	r3, [pc, #80]	; (400091f8 <ddr3TipRunLevelingSweepTest+0x2d4>)
400091a8:	4629      	mov	r1, r5
400091aa:	f8cd a000 	str.w	sl, [sp]
400091ae:	9202      	str	r2, [sp, #8]
400091b0:	462a      	mov	r2, r5
400091b2:	9501      	str	r5, [sp, #4]
400091b4:	58fb      	ldr	r3, [r7, r3]
400091b6:	9303      	str	r3, [sp, #12]
400091b8:	9b07      	ldr	r3, [sp, #28]
400091ba:	f001 fb7d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400091be:	6030      	str	r0, [r6, #0]
400091c0:	b930      	cbnz	r0, 400091d0 <ddr3TipRunLevelingSweepTest+0x2ac>
400091c2:	9e06      	ldr	r6, [sp, #24]
400091c4:	f10a 0a01 	add.w	sl, sl, #1
400091c8:	3704      	adds	r7, #4
400091ca:	45b2      	cmp	sl, r6
400091cc:	d904      	bls.n	400091d8 <ddr3TipRunLevelingSweepTest+0x2b4>
400091ce:	e025      	b.n	4000921c <ddr3TipRunLevelingSweepTest+0x2f8>
400091d0:	f008 fb40 	bl	40011854 <gtBreakOnFail>
400091d4:	6830      	ldr	r0, [r6, #0]
400091d6:	e0b5      	b.n	40009344 <ddr3TipRunLevelingSweepTest+0x420>
400091d8:	4a05      	ldr	r2, [pc, #20]	; (400091f0 <ddr3TipRunLevelingSweepTest+0x2cc>)
400091da:	2100      	movs	r1, #0
400091dc:	4b05      	ldr	r3, [pc, #20]	; (400091f4 <ddr3TipRunLevelingSweepTest+0x2d0>)
400091de:	18ba      	adds	r2, r7, r2
400091e0:	4e0c      	ldr	r6, [pc, #48]	; (40009214 <ddr3TipRunLevelingSweepTest+0x2f0>)
400091e2:	18fb      	adds	r3, r7, r3
400091e4:	9109      	str	r1, [sp, #36]	; 0x24
400091e6:	9212      	str	r2, [sp, #72]	; 0x48
400091e8:	9313      	str	r3, [sp, #76]	; 0x4c
400091ea:	e7b3      	b.n	40009154 <ddr3TipRunLevelingSweepTest+0x230>
400091ec:	400202ec 	andmi	r0, r2, ip, ror #5
400091f0:	4002038c 	andmi	r0, r2, ip, lsl #7
400091f4:	4002033c 	andmi	r0, r2, ip, lsr r3
400091f8:	400202ec 	andmi	r0, r2, ip, ror #5
400091fc:	8000001f 	andhi	r0, r0, pc, lsl r0
40009200:	8000003f 	andhi	r0, r0, pc, lsr r0
40009204:	4001873f 	andmi	r8, r1, pc, lsr r7
40009208:	4001874d 	andmi	r8, r1, sp, asr #14
4000920c:	400206c0 	andmi	r0, r2, r0, asr #13
40009210:	40018740 	andmi	r8, r1, r0, asr #14
40009214:	4002006c 	andmi	r0, r2, ip, rrx
40009218:	40020428 	andmi	r0, r2, r8, lsr #8
4000921c:	4b4d      	ldr	r3, [pc, #308]	; (40009354 <ddr3TipRunLevelingSweepTest+0x430>)
4000921e:	464c      	mov	r4, r9
40009220:	4a4d      	ldr	r2, [pc, #308]	; (40009358 <ddr3TipRunLevelingSweepTest+0x434>)
40009222:	484e      	ldr	r0, [pc, #312]	; (4000935c <ddr3TipRunLevelingSweepTest+0x438>)
40009224:	2d00      	cmp	r5, #0
40009226:	bf08      	it	eq
40009228:	461a      	moveq	r2, r3
4000922a:	9908      	ldr	r1, [sp, #32]
4000922c:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
40009230:	f00b fa00 	bl	40014634 <mvPrintf>
40009234:	f8d8 3000 	ldr.w	r3, [r8]
40009238:	781b      	ldrb	r3, [r3, #0]
4000923a:	07d8      	lsls	r0, r3, #31
4000923c:	d519      	bpl.n	40009272 <ddr3TipRunLevelingSweepTest+0x34e>
4000923e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
40009240:	2e01      	cmp	r6, #1
40009242:	d112      	bne.n	4000926a <ddr3TipRunLevelingSweepTest+0x346>
40009244:	2600      	movs	r6, #0
40009246:	f8d8 3000 	ldr.w	r3, [r8]
4000924a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000924e:	fa43 f306 	asr.w	r3, r3, r6
40009252:	07d9      	lsls	r1, r3, #31
40009254:	d504      	bpl.n	40009260 <ddr3TipRunLevelingSweepTest+0x33c>
40009256:	4842      	ldr	r0, [pc, #264]	; (40009360 <ddr3TipRunLevelingSweepTest+0x43c>)
40009258:	2100      	movs	r1, #0
4000925a:	4632      	mov	r2, r6
4000925c:	f00b f9ea 	bl	40014634 <mvPrintf>
40009260:	9906      	ldr	r1, [sp, #24]
40009262:	3601      	adds	r6, #1
40009264:	428e      	cmp	r6, r1
40009266:	d9ee      	bls.n	40009246 <ddr3TipRunLevelingSweepTest+0x322>
40009268:	e003      	b.n	40009272 <ddr3TipRunLevelingSweepTest+0x34e>
4000926a:	483e      	ldr	r0, [pc, #248]	; (40009364 <ddr3TipRunLevelingSweepTest+0x440>)
4000926c:	2100      	movs	r1, #0
4000926e:	f00b f9e1 	bl	40014634 <mvPrintf>
40009272:	483d      	ldr	r0, [pc, #244]	; (40009368 <ddr3TipRunLevelingSweepTest+0x444>)
40009274:	f06f 072f 	mvn.w	r7, #47	; 0x2f
40009278:	f00b f9dc 	bl	40014634 <mvPrintf>
4000927c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
40009280:	f06f 061f 	mvn.w	r6, #31
40009284:	b915      	cbnz	r5, 4000928c <ddr3TipRunLevelingSweepTest+0x368>
40009286:	4632      	mov	r2, r6
40009288:	4932      	ldr	r1, [pc, #200]	; (40009354 <ddr3TipRunLevelingSweepTest+0x430>)
4000928a:	e001      	b.n	40009290 <ddr3TipRunLevelingSweepTest+0x36c>
4000928c:	4932      	ldr	r1, [pc, #200]	; (40009358 <ddr3TipRunLevelingSweepTest+0x434>)
4000928e:	463a      	mov	r2, r7
40009290:	4836      	ldr	r0, [pc, #216]	; (4000936c <ddr3TipRunLevelingSweepTest+0x448>)
40009292:	f00b f9cf 	bl	40014634 <mvPrintf>
40009296:	f8d8 3000 	ldr.w	r3, [r8]
4000929a:	781b      	ldrb	r3, [r3, #0]
4000929c:	07da      	lsls	r2, r3, #31
4000929e:	d50b      	bpl.n	400092b8 <ddr3TipRunLevelingSweepTest+0x394>
400092a0:	f04f 0a00 	mov.w	sl, #0
400092a4:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
400092a8:	f10a 0a01 	add.w	sl, sl, #1
400092ac:	4830      	ldr	r0, [pc, #192]	; (40009370 <ddr3TipRunLevelingSweepTest+0x44c>)
400092ae:	f00b f9c1 	bl	40014634 <mvPrintf>
400092b2:	9a06      	ldr	r2, [sp, #24]
400092b4:	4592      	cmp	sl, r2
400092b6:	d9f5      	bls.n	400092a4 <ddr3TipRunLevelingSweepTest+0x380>
400092b8:	482b      	ldr	r0, [pc, #172]	; (40009368 <ddr3TipRunLevelingSweepTest+0x444>)
400092ba:	3602      	adds	r6, #2
400092bc:	f00b f9ba 	bl	40014634 <mvPrintf>
400092c0:	3703      	adds	r7, #3
400092c2:	2e20      	cmp	r6, #32
400092c4:	f109 0914 	add.w	r9, r9, #20
400092c8:	d1dc      	bne.n	40009284 <ddr3TipRunLevelingSweepTest+0x360>
400092ca:	4620      	mov	r0, r4
400092cc:	4929      	ldr	r1, [pc, #164]	; (40009374 <ddr3TipRunLevelingSweepTest+0x450>)
400092ce:	4a2a      	ldr	r2, [pc, #168]	; (40009378 <ddr3TipRunLevelingSweepTest+0x454>)
400092d0:	465b      	mov	r3, fp
400092d2:	f7ff fc45 	bl	40008b60 <writeLevelingValue>
400092d6:	b925      	cbnz	r5, 400092e2 <ddr3TipRunLevelingSweepTest+0x3be>
400092d8:	4620      	mov	r0, r4
400092da:	4928      	ldr	r1, [pc, #160]	; (4000937c <ddr3TipRunLevelingSweepTest+0x458>)
400092dc:	9a05      	ldr	r2, [sp, #20]
400092de:	f7ff fbc7 	bl	40008a70 <mvHwsDdr3TipWriteAdllValue>
400092e2:	465a      	mov	r2, fp
400092e4:	4923      	ldr	r1, [pc, #140]	; (40009374 <ddr3TipRunLevelingSweepTest+0x450>)
400092e6:	f04f 33ff 	mov.w	r3, #4294967295
400092ea:	4620      	mov	r0, r4
400092ec:	f7ff fb84 	bl	400089f8 <mvHwsDdr3TipReadAdllValue>
400092f0:	4b23      	ldr	r3, [pc, #140]	; (40009380 <ddr3TipRunLevelingSweepTest+0x45c>)
400092f2:	4924      	ldr	r1, [pc, #144]	; (40009384 <ddr3TipRunLevelingSweepTest+0x460>)
400092f4:	f10b 0b04 	add.w	fp, fp, #4
400092f8:	4823      	ldr	r0, [pc, #140]	; (40009388 <ddr3TipRunLevelingSweepTest+0x464>)
400092fa:	2d00      	cmp	r5, #0
400092fc:	bf08      	it	eq
400092fe:	4619      	moveq	r1, r3
40009300:	f00b f998 	bl	40014634 <mvPrintf>
40009304:	491b      	ldr	r1, [pc, #108]	; (40009374 <ddr3TipRunLevelingSweepTest+0x450>)
40009306:	4620      	mov	r0, r4
40009308:	f7ff fc6c 	bl	40008be4 <printAdll>
4000930c:	4620      	mov	r0, r4
4000930e:	491a      	ldr	r1, [pc, #104]	; (40009378 <ddr3TipRunLevelingSweepTest+0x454>)
40009310:	f7ff fc8c 	bl	40008c2c <printPh>
40009314:	9e08      	ldr	r6, [sp, #32]
40009316:	3601      	adds	r6, #1
40009318:	9608      	str	r6, [sp, #32]
4000931a:	9e05      	ldr	r6, [sp, #20]
4000931c:	3604      	adds	r6, #4
4000931e:	9605      	str	r6, [sp, #20]
40009320:	9e08      	ldr	r6, [sp, #32]
40009322:	9910      	ldr	r1, [sp, #64]	; 0x40
40009324:	428e      	cmp	r6, r1
40009326:	d009      	beq.n	4000933c <ddr3TipRunLevelingSweepTest+0x418>
40009328:	f8d8 3000 	ldr.w	r3, [r8]
4000932c:	2100      	movs	r1, #0
4000932e:	4e17      	ldr	r6, [pc, #92]	; (4000938c <ddr3TipRunLevelingSweepTest+0x468>)
40009330:	7818      	ldrb	r0, [r3, #0]
40009332:	960e      	str	r6, [sp, #56]	; 0x38
40009334:	4633      	mov	r3, r6
40009336:	f000 0001 	and.w	r0, r0, #1
4000933a:	e622      	b.n	40008f82 <ddr3TipRunLevelingSweepTest+0x5e>
4000933c:	4620      	mov	r0, r4
4000933e:	f002 fa67 	bl	4000b810 <ddr3TipResetFifoPtr>
40009342:	2000      	movs	r0, #0
40009344:	b017      	add	sp, #92	; 0x5c
40009346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000934a:	462b      	mov	r3, r5
4000934c:	990c      	ldr	r1, [sp, #48]	; 0x30
4000934e:	185b      	adds	r3, r3, r1
40009350:	e656      	b.n	40009000 <ddr3TipRunLevelingSweepTest+0xdc>
40009352:	bf00      	nop
40009354:	4001500b 	andmi	r5, r1, fp
40009358:	4001500e 	andmi	r5, r1, lr
4000935c:	40015083 	andmi	r5, r1, r3, lsl #1
40009360:	40015039 	andmi	r5, r1, r9, lsr r0
40009364:	40015048 	andmi	r5, r1, r8, asr #32
40009368:	40014d24 	andmi	r4, r1, r4, lsr #26
4000936c:	400150a8 	andmi	r5, r1, r8, lsr #1
40009370:	4001506d 	andmi	r5, r1, sp, rrx
40009374:	4002038c 	andmi	r0, r2, ip, lsl #7
40009378:	4002033c 	andmi	r0, r2, ip, lsr r3
4000937c:	400202ec 	andmi	r0, r2, ip, ror #5
40009380:	40015011 	andmi	r5, r1, r1, lsl r0
40009384:	40015014 	andmi	r5, r1, r4, lsl r0
40009388:	400150cc 	andmi	r5, r1, ip, asr #1
4000938c:	4002006c 	andmi	r0, r2, ip, rrx

Disassembly of section .text.ddr3TipPrintLog:

40009390 <ddr3TipPrintLog>:
ddr3TipPrintLog():
40009390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40009392:	4604      	mov	r4, r0
40009394:	4b28      	ldr	r3, [pc, #160]	; (40009438 <ddr3TipPrintLog+0xa8>)
40009396:	781b      	ldrb	r3, [r3, #0]
40009398:	b91b      	cbnz	r3, 400093a2 <ddr3TipPrintLog+0x12>
4000939a:	4b28      	ldr	r3, [pc, #160]	; (4000943c <ddr3TipPrintLog+0xac>)
4000939c:	781b      	ldrb	r3, [r3, #0]
4000939e:	2b00      	cmp	r3, #0
400093a0:	d065      	beq.n	4000946e <ddr3TipPrintLog+0xde>
400093a2:	4b27      	ldr	r3, [pc, #156]	; (40009440 <ddr3TipPrintLog+0xb0>)
400093a4:	2158      	movs	r1, #88	; 0x58
400093a6:	4827      	ldr	r0, [pc, #156]	; (40009444 <ddr3TipPrintLog+0xb4>)
400093a8:	681a      	ldr	r2, [r3, #0]
400093aa:	4b27      	ldr	r3, [pc, #156]	; (40009448 <ddr3TipPrintLog+0xb8>)
400093ac:	681b      	ldr	r3, [r3, #0]
400093ae:	fb01 2303 	mla	r3, r1, r3, r2
400093b2:	f893 6057 	ldrb.w	r6, [r3, #87]	; 0x57
400093b6:	4b21      	ldr	r3, [pc, #132]	; (4000943c <ddr3TipPrintLog+0xac>)
400093b8:	781d      	ldrb	r5, [r3, #0]
400093ba:	3500      	adds	r5, #0
400093bc:	bf18      	it	ne
400093be:	2501      	movne	r5, #1
400093c0:	f00b f938 	bl	40014634 <mvPrintf>
400093c4:	2e0f      	cmp	r6, #15
400093c6:	4821      	ldr	r0, [pc, #132]	; (4000944c <ddr3TipPrintLog+0xbc>)
400093c8:	bf96      	itet	ls
400093ca:	4b21      	ldrls	r3, [pc, #132]	; (40009450 <ddr3TipPrintLog+0xc0>)
400093cc:	4921      	ldrhi	r1, [pc, #132]	; (40009454 <ddr3TipPrintLog+0xc4>)
400093ce:	f853 1026 	ldrls.w	r1, [r3, r6, lsl #2]
400093d2:	4e21      	ldr	r6, [pc, #132]	; (40009458 <ddr3TipPrintLog+0xc8>)
400093d4:	f00b f92e 	bl	40014634 <mvPrintf>
400093d8:	2201      	movs	r2, #1
400093da:	462b      	mov	r3, r5
400093dc:	4620      	mov	r0, r4
400093de:	7831      	ldrb	r1, [r6, #0]
400093e0:	f7ff fc48 	bl	40008c74 <ddr3TipRunSweepTest>
400093e4:	2200      	movs	r2, #0
400093e6:	462b      	mov	r3, r5
400093e8:	4620      	mov	r0, r4
400093ea:	7831      	ldrb	r1, [r6, #0]
400093ec:	f7ff fc42 	bl	40008c74 <ddr3TipRunSweepTest>
400093f0:	4b1a      	ldr	r3, [pc, #104]	; (4000945c <ddr3TipPrintLog+0xcc>)
400093f2:	781f      	ldrb	r7, [r3, #0]
400093f4:	2f01      	cmp	r7, #1
400093f6:	d10b      	bne.n	40009410 <ddr3TipPrintLog+0x80>
400093f8:	7831      	ldrb	r1, [r6, #0]
400093fa:	2200      	movs	r2, #0
400093fc:	462b      	mov	r3, r5
400093fe:	4620      	mov	r0, r4
40009400:	f7ff fd90 	bl	40008f24 <ddr3TipRunLevelingSweepTest>
40009404:	4620      	mov	r0, r4
40009406:	7831      	ldrb	r1, [r6, #0]
40009408:	463a      	mov	r2, r7
4000940a:	462b      	mov	r3, r5
4000940c:	f7ff fd8a 	bl	40008f24 <ddr3TipRunLevelingSweepTest>
40009410:	4620      	mov	r0, r4
40009412:	4d13      	ldr	r5, [pc, #76]	; (40009460 <ddr3TipPrintLog+0xd0>)
40009414:	f008 fac2 	bl	4001199c <ddr3TipPrintAllPbsResult>
40009418:	4620      	mov	r0, r4
4000941a:	f006 fc39 	bl	4000fc90 <ddr3TipPrintWLSuppResult>
4000941e:	4811      	ldr	r0, [pc, #68]	; (40009464 <ddr3TipPrintLog+0xd4>)
40009420:	f00b f908 	bl	40014634 <mvPrintf>
40009424:	4620      	mov	r0, r4
40009426:	f002 fb5b 	bl	4000bae0 <ddr3TipRestoreDunitRegs>
4000942a:	6028      	str	r0, [r5, #0]
4000942c:	b1e0      	cbz	r0, 40009468 <ddr3TipPrintLog+0xd8>
4000942e:	f008 fa11 	bl	40011854 <gtBreakOnFail>
40009432:	6828      	ldr	r0, [r5, #0]
40009434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40009436:	bf00      	nop
40009438:	400207b9 			; <UNDEFINED> instruction: 0x400207b9
4000943c:	400207b8 			; <UNDEFINED> instruction: 0x400207b8
40009440:	40020428 	andmi	r0, r2, r8, lsr #8
40009444:	400150f1 	strdmi	r5, [r1], -r1
40009448:	400207e4 	andmi	r0, r2, r4, ror #15
4000944c:	40015112 	andmi	r5, r1, r2, lsl r1
40009450:	4001743c 	andmi	r7, r1, ip, lsr r4
40009454:	400150df 	ldrdmi	r5, [r1], -pc	; <UNPREDICTABLE>
40009458:	40018745 	andmi	r8, r1, r5, asr #14
4000945c:	400207ba 			; <UNDEFINED> instruction: 0x400207ba
40009460:	400206c0 	andmi	r0, r2, r0, asr #13
40009464:	4001512e 	andmi	r5, r1, lr, lsr #2
40009468:	4620      	mov	r0, r4
4000946a:	f7ff f84d 	bl	40008508 <ddr3TipRegDump>
4000946e:	4b93      	ldr	r3, [pc, #588]	; (400096bc <ddr3TipPrintLog+0x32c>)
40009470:	681b      	ldr	r3, [r3, #0]
40009472:	7818      	ldrb	r0, [r3, #0]
40009474:	f010 0001 	ands.w	r0, r0, #1
40009478:	f000 817b 	beq.w	40009772 <ddr3TipPrintLog+0x3e2>
4000947c:	4b90      	ldr	r3, [pc, #576]	; (400096c0 <ddr3TipPrintLog+0x330>)
4000947e:	781b      	ldrb	r3, [r3, #0]
40009480:	2b02      	cmp	r3, #2
40009482:	d803      	bhi.n	4000948c <ddr3TipPrintLog+0xfc>
40009484:	488f      	ldr	r0, [pc, #572]	; (400096c4 <ddr3TipPrintLog+0x334>)
40009486:	2100      	movs	r1, #0
40009488:	f00b f8d4 	bl	40014634 <mvPrintf>
4000948c:	4b8e      	ldr	r3, [pc, #568]	; (400096c8 <ddr3TipPrintLog+0x338>)
4000948e:	681b      	ldr	r3, [r3, #0]
40009490:	07db      	lsls	r3, r3, #31
40009492:	d50e      	bpl.n	400094b2 <ddr3TipPrintLog+0x122>
40009494:	4b8a      	ldr	r3, [pc, #552]	; (400096c0 <ddr3TipPrintLog+0x330>)
40009496:	781b      	ldrb	r3, [r3, #0]
40009498:	2b02      	cmp	r3, #2
4000949a:	d80a      	bhi.n	400094b2 <ddr3TipPrintLog+0x122>
4000949c:	4b8b      	ldr	r3, [pc, #556]	; (400096cc <ddr3TipPrintLog+0x33c>)
4000949e:	488c      	ldr	r0, [pc, #560]	; (400096d0 <ddr3TipPrintLog+0x340>)
400094a0:	781b      	ldrb	r3, [r3, #0]
400094a2:	2b02      	cmp	r3, #2
400094a4:	bf96      	itet	ls
400094a6:	4a8b      	ldrls	r2, [pc, #556]	; (400096d4 <ddr3TipPrintLog+0x344>)
400094a8:	498b      	ldrhi	r1, [pc, #556]	; (400096d8 <ddr3TipPrintLog+0x348>)
400094aa:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400094ae:	f00b f8c1 	bl	40014634 <mvPrintf>
400094b2:	4b85      	ldr	r3, [pc, #532]	; (400096c8 <ddr3TipPrintLog+0x338>)
400094b4:	681b      	ldr	r3, [r3, #0]
400094b6:	0758      	lsls	r0, r3, #29
400094b8:	d50e      	bpl.n	400094d8 <ddr3TipPrintLog+0x148>
400094ba:	4b81      	ldr	r3, [pc, #516]	; (400096c0 <ddr3TipPrintLog+0x330>)
400094bc:	781b      	ldrb	r3, [r3, #0]
400094be:	2b02      	cmp	r3, #2
400094c0:	d80a      	bhi.n	400094d8 <ddr3TipPrintLog+0x148>
400094c2:	4b82      	ldr	r3, [pc, #520]	; (400096cc <ddr3TipPrintLog+0x33c>)
400094c4:	4885      	ldr	r0, [pc, #532]	; (400096dc <ddr3TipPrintLog+0x34c>)
400094c6:	789b      	ldrb	r3, [r3, #2]
400094c8:	2b02      	cmp	r3, #2
400094ca:	bf96      	itet	ls
400094cc:	4a81      	ldrls	r2, [pc, #516]	; (400096d4 <ddr3TipPrintLog+0x344>)
400094ce:	4982      	ldrhi	r1, [pc, #520]	; (400096d8 <ddr3TipPrintLog+0x348>)
400094d0:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400094d4:	f00b f8ae 	bl	40014634 <mvPrintf>
400094d8:	4b7b      	ldr	r3, [pc, #492]	; (400096c8 <ddr3TipPrintLog+0x338>)
400094da:	681b      	ldr	r3, [r3, #0]
400094dc:	0719      	lsls	r1, r3, #28
400094de:	d50e      	bpl.n	400094fe <ddr3TipPrintLog+0x16e>
400094e0:	4b77      	ldr	r3, [pc, #476]	; (400096c0 <ddr3TipPrintLog+0x330>)
400094e2:	781b      	ldrb	r3, [r3, #0]
400094e4:	2b02      	cmp	r3, #2
400094e6:	d80a      	bhi.n	400094fe <ddr3TipPrintLog+0x16e>
400094e8:	4b78      	ldr	r3, [pc, #480]	; (400096cc <ddr3TipPrintLog+0x33c>)
400094ea:	487d      	ldr	r0, [pc, #500]	; (400096e0 <ddr3TipPrintLog+0x350>)
400094ec:	78db      	ldrb	r3, [r3, #3]
400094ee:	2b02      	cmp	r3, #2
400094f0:	bf96      	itet	ls
400094f2:	4a78      	ldrls	r2, [pc, #480]	; (400096d4 <ddr3TipPrintLog+0x344>)
400094f4:	4978      	ldrhi	r1, [pc, #480]	; (400096d8 <ddr3TipPrintLog+0x348>)
400094f6:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400094fa:	f00b f89b 	bl	40014634 <mvPrintf>
400094fe:	4b72      	ldr	r3, [pc, #456]	; (400096c8 <ddr3TipPrintLog+0x338>)
40009500:	681b      	ldr	r3, [r3, #0]
40009502:	06da      	lsls	r2, r3, #27
40009504:	d50e      	bpl.n	40009524 <ddr3TipPrintLog+0x194>
40009506:	4b6e      	ldr	r3, [pc, #440]	; (400096c0 <ddr3TipPrintLog+0x330>)
40009508:	781b      	ldrb	r3, [r3, #0]
4000950a:	2b02      	cmp	r3, #2
4000950c:	d80a      	bhi.n	40009524 <ddr3TipPrintLog+0x194>
4000950e:	4b6f      	ldr	r3, [pc, #444]	; (400096cc <ddr3TipPrintLog+0x33c>)
40009510:	4874      	ldr	r0, [pc, #464]	; (400096e4 <ddr3TipPrintLog+0x354>)
40009512:	791b      	ldrb	r3, [r3, #4]
40009514:	2b02      	cmp	r3, #2
40009516:	bf96      	itet	ls
40009518:	4a6e      	ldrls	r2, [pc, #440]	; (400096d4 <ddr3TipPrintLog+0x344>)
4000951a:	496f      	ldrhi	r1, [pc, #444]	; (400096d8 <ddr3TipPrintLog+0x348>)
4000951c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009520:	f00b f888 	bl	40014634 <mvPrintf>
40009524:	4b68      	ldr	r3, [pc, #416]	; (400096c8 <ddr3TipPrintLog+0x338>)
40009526:	681b      	ldr	r3, [r3, #0]
40009528:	069b      	lsls	r3, r3, #26
4000952a:	d50e      	bpl.n	4000954a <ddr3TipPrintLog+0x1ba>
4000952c:	4b64      	ldr	r3, [pc, #400]	; (400096c0 <ddr3TipPrintLog+0x330>)
4000952e:	781b      	ldrb	r3, [r3, #0]
40009530:	2b02      	cmp	r3, #2
40009532:	d80a      	bhi.n	4000954a <ddr3TipPrintLog+0x1ba>
40009534:	4b65      	ldr	r3, [pc, #404]	; (400096cc <ddr3TipPrintLog+0x33c>)
40009536:	486c      	ldr	r0, [pc, #432]	; (400096e8 <ddr3TipPrintLog+0x358>)
40009538:	795b      	ldrb	r3, [r3, #5]
4000953a:	2b02      	cmp	r3, #2
4000953c:	bf96      	itet	ls
4000953e:	4a65      	ldrls	r2, [pc, #404]	; (400096d4 <ddr3TipPrintLog+0x344>)
40009540:	4965      	ldrhi	r1, [pc, #404]	; (400096d8 <ddr3TipPrintLog+0x348>)
40009542:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009546:	f00b f875 	bl	40014634 <mvPrintf>
4000954a:	4b5f      	ldr	r3, [pc, #380]	; (400096c8 <ddr3TipPrintLog+0x338>)
4000954c:	681b      	ldr	r3, [r3, #0]
4000954e:	0658      	lsls	r0, r3, #25
40009550:	d50e      	bpl.n	40009570 <ddr3TipPrintLog+0x1e0>
40009552:	4b5b      	ldr	r3, [pc, #364]	; (400096c0 <ddr3TipPrintLog+0x330>)
40009554:	781b      	ldrb	r3, [r3, #0]
40009556:	2b02      	cmp	r3, #2
40009558:	d80a      	bhi.n	40009570 <ddr3TipPrintLog+0x1e0>
4000955a:	4b5c      	ldr	r3, [pc, #368]	; (400096cc <ddr3TipPrintLog+0x33c>)
4000955c:	4860      	ldr	r0, [pc, #384]	; (400096e0 <ddr3TipPrintLog+0x350>)
4000955e:	799b      	ldrb	r3, [r3, #6]
40009560:	2b02      	cmp	r3, #2
40009562:	bf96      	itet	ls
40009564:	4a5b      	ldrls	r2, [pc, #364]	; (400096d4 <ddr3TipPrintLog+0x344>)
40009566:	495c      	ldrhi	r1, [pc, #368]	; (400096d8 <ddr3TipPrintLog+0x348>)
40009568:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000956c:	f00b f862 	bl	40014634 <mvPrintf>
40009570:	4b55      	ldr	r3, [pc, #340]	; (400096c8 <ddr3TipPrintLog+0x338>)
40009572:	681b      	ldr	r3, [r3, #0]
40009574:	0619      	lsls	r1, r3, #24
40009576:	d50e      	bpl.n	40009596 <ddr3TipPrintLog+0x206>
40009578:	4b51      	ldr	r3, [pc, #324]	; (400096c0 <ddr3TipPrintLog+0x330>)
4000957a:	781b      	ldrb	r3, [r3, #0]
4000957c:	2b02      	cmp	r3, #2
4000957e:	d80a      	bhi.n	40009596 <ddr3TipPrintLog+0x206>
40009580:	4b52      	ldr	r3, [pc, #328]	; (400096cc <ddr3TipPrintLog+0x33c>)
40009582:	485a      	ldr	r0, [pc, #360]	; (400096ec <ddr3TipPrintLog+0x35c>)
40009584:	79db      	ldrb	r3, [r3, #7]
40009586:	2b02      	cmp	r3, #2
40009588:	bf96      	itet	ls
4000958a:	4a52      	ldrls	r2, [pc, #328]	; (400096d4 <ddr3TipPrintLog+0x344>)
4000958c:	4952      	ldrhi	r1, [pc, #328]	; (400096d8 <ddr3TipPrintLog+0x348>)
4000958e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009592:	f00b f84f 	bl	40014634 <mvPrintf>
40009596:	4b4c      	ldr	r3, [pc, #304]	; (400096c8 <ddr3TipPrintLog+0x338>)
40009598:	681b      	ldr	r3, [r3, #0]
4000959a:	059a      	lsls	r2, r3, #22
4000959c:	d50e      	bpl.n	400095bc <ddr3TipPrintLog+0x22c>
4000959e:	4b48      	ldr	r3, [pc, #288]	; (400096c0 <ddr3TipPrintLog+0x330>)
400095a0:	781b      	ldrb	r3, [r3, #0]
400095a2:	2b02      	cmp	r3, #2
400095a4:	d80a      	bhi.n	400095bc <ddr3TipPrintLog+0x22c>
400095a6:	4b49      	ldr	r3, [pc, #292]	; (400096cc <ddr3TipPrintLog+0x33c>)
400095a8:	4851      	ldr	r0, [pc, #324]	; (400096f0 <ddr3TipPrintLog+0x360>)
400095aa:	7a1b      	ldrb	r3, [r3, #8]
400095ac:	2b02      	cmp	r3, #2
400095ae:	bf96      	itet	ls
400095b0:	4a48      	ldrls	r2, [pc, #288]	; (400096d4 <ddr3TipPrintLog+0x344>)
400095b2:	4949      	ldrhi	r1, [pc, #292]	; (400096d8 <ddr3TipPrintLog+0x348>)
400095b4:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400095b8:	f00b f83c 	bl	40014634 <mvPrintf>
400095bc:	4b42      	ldr	r3, [pc, #264]	; (400096c8 <ddr3TipPrintLog+0x338>)
400095be:	681b      	ldr	r3, [r3, #0]
400095c0:	055b      	lsls	r3, r3, #21
400095c2:	d50e      	bpl.n	400095e2 <ddr3TipPrintLog+0x252>
400095c4:	4b3e      	ldr	r3, [pc, #248]	; (400096c0 <ddr3TipPrintLog+0x330>)
400095c6:	781b      	ldrb	r3, [r3, #0]
400095c8:	2b02      	cmp	r3, #2
400095ca:	d80a      	bhi.n	400095e2 <ddr3TipPrintLog+0x252>
400095cc:	4b3f      	ldr	r3, [pc, #252]	; (400096cc <ddr3TipPrintLog+0x33c>)
400095ce:	4849      	ldr	r0, [pc, #292]	; (400096f4 <ddr3TipPrintLog+0x364>)
400095d0:	7a5b      	ldrb	r3, [r3, #9]
400095d2:	2b02      	cmp	r3, #2
400095d4:	bf96      	itet	ls
400095d6:	4a3f      	ldrls	r2, [pc, #252]	; (400096d4 <ddr3TipPrintLog+0x344>)
400095d8:	493f      	ldrhi	r1, [pc, #252]	; (400096d8 <ddr3TipPrintLog+0x348>)
400095da:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400095de:	f00b f829 	bl	40014634 <mvPrintf>
400095e2:	4b39      	ldr	r3, [pc, #228]	; (400096c8 <ddr3TipPrintLog+0x338>)
400095e4:	681b      	ldr	r3, [r3, #0]
400095e6:	0518      	lsls	r0, r3, #20
400095e8:	d50e      	bpl.n	40009608 <ddr3TipPrintLog+0x278>
400095ea:	4b35      	ldr	r3, [pc, #212]	; (400096c0 <ddr3TipPrintLog+0x330>)
400095ec:	781b      	ldrb	r3, [r3, #0]
400095ee:	2b02      	cmp	r3, #2
400095f0:	d80a      	bhi.n	40009608 <ddr3TipPrintLog+0x278>
400095f2:	4b36      	ldr	r3, [pc, #216]	; (400096cc <ddr3TipPrintLog+0x33c>)
400095f4:	4840      	ldr	r0, [pc, #256]	; (400096f8 <ddr3TipPrintLog+0x368>)
400095f6:	7a9b      	ldrb	r3, [r3, #10]
400095f8:	2b02      	cmp	r3, #2
400095fa:	bf96      	itet	ls
400095fc:	4a35      	ldrls	r2, [pc, #212]	; (400096d4 <ddr3TipPrintLog+0x344>)
400095fe:	4936      	ldrhi	r1, [pc, #216]	; (400096d8 <ddr3TipPrintLog+0x348>)
40009600:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009604:	f00b f816 	bl	40014634 <mvPrintf>
40009608:	4b2f      	ldr	r3, [pc, #188]	; (400096c8 <ddr3TipPrintLog+0x338>)
4000960a:	681b      	ldr	r3, [r3, #0]
4000960c:	04d9      	lsls	r1, r3, #19
4000960e:	d50e      	bpl.n	4000962e <ddr3TipPrintLog+0x29e>
40009610:	4b2b      	ldr	r3, [pc, #172]	; (400096c0 <ddr3TipPrintLog+0x330>)
40009612:	781b      	ldrb	r3, [r3, #0]
40009614:	2b02      	cmp	r3, #2
40009616:	d80a      	bhi.n	4000962e <ddr3TipPrintLog+0x29e>
40009618:	4b2c      	ldr	r3, [pc, #176]	; (400096cc <ddr3TipPrintLog+0x33c>)
4000961a:	4838      	ldr	r0, [pc, #224]	; (400096fc <ddr3TipPrintLog+0x36c>)
4000961c:	7adb      	ldrb	r3, [r3, #11]
4000961e:	2b02      	cmp	r3, #2
40009620:	bf96      	itet	ls
40009622:	4a2c      	ldrls	r2, [pc, #176]	; (400096d4 <ddr3TipPrintLog+0x344>)
40009624:	492c      	ldrhi	r1, [pc, #176]	; (400096d8 <ddr3TipPrintLog+0x348>)
40009626:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000962a:	f00b f803 	bl	40014634 <mvPrintf>
4000962e:	4b26      	ldr	r3, [pc, #152]	; (400096c8 <ddr3TipPrintLog+0x338>)
40009630:	681b      	ldr	r3, [r3, #0]
40009632:	045a      	lsls	r2, r3, #17
40009634:	d50e      	bpl.n	40009654 <ddr3TipPrintLog+0x2c4>
40009636:	4b22      	ldr	r3, [pc, #136]	; (400096c0 <ddr3TipPrintLog+0x330>)
40009638:	781b      	ldrb	r3, [r3, #0]
4000963a:	2b02      	cmp	r3, #2
4000963c:	d80a      	bhi.n	40009654 <ddr3TipPrintLog+0x2c4>
4000963e:	4b23      	ldr	r3, [pc, #140]	; (400096cc <ddr3TipPrintLog+0x33c>)
40009640:	482f      	ldr	r0, [pc, #188]	; (40009700 <ddr3TipPrintLog+0x370>)
40009642:	7b5b      	ldrb	r3, [r3, #13]
40009644:	2b02      	cmp	r3, #2
40009646:	bf96      	itet	ls
40009648:	4a22      	ldrls	r2, [pc, #136]	; (400096d4 <ddr3TipPrintLog+0x344>)
4000964a:	4923      	ldrhi	r1, [pc, #140]	; (400096d8 <ddr3TipPrintLog+0x348>)
4000964c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009650:	f00a fff0 	bl	40014634 <mvPrintf>
40009654:	4b1c      	ldr	r3, [pc, #112]	; (400096c8 <ddr3TipPrintLog+0x338>)
40009656:	681b      	ldr	r3, [r3, #0]
40009658:	03db      	lsls	r3, r3, #15
4000965a:	d50e      	bpl.n	4000967a <ddr3TipPrintLog+0x2ea>
4000965c:	4b18      	ldr	r3, [pc, #96]	; (400096c0 <ddr3TipPrintLog+0x330>)
4000965e:	781b      	ldrb	r3, [r3, #0]
40009660:	2b02      	cmp	r3, #2
40009662:	d80a      	bhi.n	4000967a <ddr3TipPrintLog+0x2ea>
40009664:	4b19      	ldr	r3, [pc, #100]	; (400096cc <ddr3TipPrintLog+0x33c>)
40009666:	4827      	ldr	r0, [pc, #156]	; (40009704 <ddr3TipPrintLog+0x374>)
40009668:	7b9b      	ldrb	r3, [r3, #14]
4000966a:	2b02      	cmp	r3, #2
4000966c:	bf96      	itet	ls
4000966e:	4a19      	ldrls	r2, [pc, #100]	; (400096d4 <ddr3TipPrintLog+0x344>)
40009670:	4919      	ldrhi	r1, [pc, #100]	; (400096d8 <ddr3TipPrintLog+0x348>)
40009672:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009676:	f00a ffdd 	bl	40014634 <mvPrintf>
4000967a:	4b13      	ldr	r3, [pc, #76]	; (400096c8 <ddr3TipPrintLog+0x338>)
4000967c:	681b      	ldr	r3, [r3, #0]
4000967e:	0398      	lsls	r0, r3, #14
40009680:	d50e      	bpl.n	400096a0 <ddr3TipPrintLog+0x310>
40009682:	4b0f      	ldr	r3, [pc, #60]	; (400096c0 <ddr3TipPrintLog+0x330>)
40009684:	781b      	ldrb	r3, [r3, #0]
40009686:	2b02      	cmp	r3, #2
40009688:	d80a      	bhi.n	400096a0 <ddr3TipPrintLog+0x310>
4000968a:	4b10      	ldr	r3, [pc, #64]	; (400096cc <ddr3TipPrintLog+0x33c>)
4000968c:	481e      	ldr	r0, [pc, #120]	; (40009708 <ddr3TipPrintLog+0x378>)
4000968e:	7bdb      	ldrb	r3, [r3, #15]
40009690:	2b02      	cmp	r3, #2
40009692:	bf96      	itet	ls
40009694:	4a0f      	ldrls	r2, [pc, #60]	; (400096d4 <ddr3TipPrintLog+0x344>)
40009696:	4910      	ldrhi	r1, [pc, #64]	; (400096d8 <ddr3TipPrintLog+0x348>)
40009698:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000969c:	f00a ffca 	bl	40014634 <mvPrintf>
400096a0:	4b09      	ldr	r3, [pc, #36]	; (400096c8 <ddr3TipPrintLog+0x338>)
400096a2:	681b      	ldr	r3, [r3, #0]
400096a4:	02d9      	lsls	r1, r3, #11
400096a6:	d53a      	bpl.n	4000971e <ddr3TipPrintLog+0x38e>
400096a8:	4b05      	ldr	r3, [pc, #20]	; (400096c0 <ddr3TipPrintLog+0x330>)
400096aa:	781b      	ldrb	r3, [r3, #0]
400096ac:	2b02      	cmp	r3, #2
400096ae:	d836      	bhi.n	4000971e <ddr3TipPrintLog+0x38e>
400096b0:	4b06      	ldr	r3, [pc, #24]	; (400096cc <ddr3TipPrintLog+0x33c>)
400096b2:	4816      	ldr	r0, [pc, #88]	; (4000970c <ddr3TipPrintLog+0x37c>)
400096b4:	7c9b      	ldrb	r3, [r3, #18]
400096b6:	2b02      	cmp	r3, #2
400096b8:	e02a      	b.n	40009710 <ddr3TipPrintLog+0x380>
400096ba:	bf00      	nop
400096bc:	40020428 	andmi	r0, r2, r8, lsr #8
400096c0:	4001873d 	andmi	r8, r1, sp, lsr r7
400096c4:	4001514e 	andmi	r5, r1, lr, asr #2
400096c8:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
400096cc:	40020408 	andmi	r0, r2, r8, lsl #8
400096d0:	4001515d 	andmi	r5, r1, sp, asr r1
400096d4:	40017490 	mulmi	r1, r0, r4
400096d8:	40014f09 	andmi	r4, r1, r9, lsl #30
400096dc:	40015173 	andmi	r5, r1, r3, ror r1
400096e0:	40015189 	andmi	r5, r1, r9, lsl #3
400096e4:	4001519c 	mulmi	r1, ip, r1
400096e8:	400151b5 			; <UNDEFINED> instruction: 0x400151b5
400096ec:	400151be 			; <UNDEFINED> instruction: 0x400151be
400096f0:	400151c7 	andmi	r5, r1, r7, asr #3
400096f4:	400151d5 	ldrdmi	r5, [r1], -r5	; <UNPREDICTABLE>
400096f8:	400151e2 	andmi	r5, r1, r2, ror #3
400096fc:	400151ef 	andmi	r5, r1, pc, ror #3
40009700:	40015208 	andmi	r5, r1, r8, lsl #4
40009704:	40015214 	andmi	r5, r1, r4, lsl r2
40009708:	40015220 	andmi	r5, r1, r0, lsr #4
4000970c:	40015231 	andmi	r5, r1, r1, lsr r2
40009710:	bf96      	itet	ls
40009712:	4a18      	ldrls	r2, [pc, #96]	; (40009774 <ddr3TipPrintLog+0x3e4>)
40009714:	4918      	ldrhi	r1, [pc, #96]	; (40009778 <ddr3TipPrintLog+0x3e8>)
40009716:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000971a:	f00a ff8b 	bl	40014634 <mvPrintf>
4000971e:	4b17      	ldr	r3, [pc, #92]	; (4000977c <ddr3TipPrintLog+0x3ec>)
40009720:	681b      	ldr	r3, [r3, #0]
40009722:	01da      	lsls	r2, r3, #7
40009724:	d50e      	bpl.n	40009744 <ddr3TipPrintLog+0x3b4>
40009726:	4b16      	ldr	r3, [pc, #88]	; (40009780 <ddr3TipPrintLog+0x3f0>)
40009728:	781b      	ldrb	r3, [r3, #0]
4000972a:	2b02      	cmp	r3, #2
4000972c:	d80a      	bhi.n	40009744 <ddr3TipPrintLog+0x3b4>
4000972e:	4b15      	ldr	r3, [pc, #84]	; (40009784 <ddr3TipPrintLog+0x3f4>)
40009730:	4815      	ldr	r0, [pc, #84]	; (40009788 <ddr3TipPrintLog+0x3f8>)
40009732:	7c5b      	ldrb	r3, [r3, #17]
40009734:	2b02      	cmp	r3, #2
40009736:	bf96      	itet	ls
40009738:	4a0e      	ldrls	r2, [pc, #56]	; (40009774 <ddr3TipPrintLog+0x3e4>)
4000973a:	490f      	ldrhi	r1, [pc, #60]	; (40009778 <ddr3TipPrintLog+0x3e8>)
4000973c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009740:	f00a ff78 	bl	40014634 <mvPrintf>
40009744:	4b0d      	ldr	r3, [pc, #52]	; (4000977c <ddr3TipPrintLog+0x3ec>)
40009746:	6818      	ldr	r0, [r3, #0]
40009748:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
4000974c:	d011      	beq.n	40009772 <ddr3TipPrintLog+0x3e2>
4000974e:	4b0c      	ldr	r3, [pc, #48]	; (40009780 <ddr3TipPrintLog+0x3f0>)
40009750:	781b      	ldrb	r3, [r3, #0]
40009752:	2b02      	cmp	r3, #2
40009754:	d80c      	bhi.n	40009770 <ddr3TipPrintLog+0x3e0>
40009756:	4b0b      	ldr	r3, [pc, #44]	; (40009784 <ddr3TipPrintLog+0x3f4>)
40009758:	480c      	ldr	r0, [pc, #48]	; (4000978c <ddr3TipPrintLog+0x3fc>)
4000975a:	7cdb      	ldrb	r3, [r3, #19]
4000975c:	2b02      	cmp	r3, #2
4000975e:	bf96      	itet	ls
40009760:	4a04      	ldrls	r2, [pc, #16]	; (40009774 <ddr3TipPrintLog+0x3e4>)
40009762:	4905      	ldrhi	r1, [pc, #20]	; (40009778 <ddr3TipPrintLog+0x3e8>)
40009764:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40009768:	f00a ff64 	bl	40014634 <mvPrintf>
4000976c:	2000      	movs	r0, #0
4000976e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40009770:	2000      	movs	r0, #0
40009772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40009774:	40017490 	mulmi	r1, r0, r4
40009778:	40014f09 	andmi	r4, r1, r9, lsl #30
4000977c:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
40009780:	4001873d 	andmi	r8, r1, sp, lsr r7
40009784:	40020408 	andmi	r0, r2, r8, lsl #8
40009788:	40015240 	andmi	r5, r1, r0, asr #4
4000978c:	40015257 	andmi	r5, r1, r7, asr r2

Disassembly of section .text.printTopology:

40009790 <printTopology>:
printTopology():
40009790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40009792:	4604      	mov	r4, r0
40009794:	7821      	ldrb	r1, [r4, #0]
40009796:	4838      	ldr	r0, [pc, #224]	; (40009878 <printTopology+0xe8>)
40009798:	f00a ff4c 	bl	40014634 <mvPrintf>
4000979c:	2102      	movs	r1, #2
4000979e:	2000      	movs	r0, #0
400097a0:	f007 fa74 	bl	40010c8c <ddr3TipDevAttrGet>
400097a4:	4601      	mov	r1, r0
400097a6:	4835      	ldr	r0, [pc, #212]	; (4000987c <printTopology+0xec>)
400097a8:	f00a ff44 	bl	40014634 <mvPrintf>
400097ac:	4834      	ldr	r0, [pc, #208]	; (40009880 <printTopology+0xf0>)
400097ae:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
400097b2:	f00a ff3f 	bl	40014634 <mvPrintf>
400097b6:	7823      	ldrb	r3, [r4, #0]
400097b8:	07da      	lsls	r2, r3, #31
400097ba:	d55b      	bpl.n	40009874 <printTopology+0xe4>
400097bc:	2100      	movs	r1, #0
400097be:	4831      	ldr	r0, [pc, #196]	; (40009884 <printTopology+0xf4>)
400097c0:	f00a ff38 	bl	40014634 <mvPrintf>
400097c4:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
400097c8:	482f      	ldr	r0, [pc, #188]	; (40009888 <printTopology+0xf8>)
400097ca:	2b0f      	cmp	r3, #15
400097cc:	4f2f      	ldr	r7, [pc, #188]	; (4000988c <printTopology+0xfc>)
400097ce:	4e30      	ldr	r6, [pc, #192]	; (40009890 <printTopology+0x100>)
400097d0:	bf96      	itet	ls
400097d2:	4a30      	ldrls	r2, [pc, #192]	; (40009894 <printTopology+0x104>)
400097d4:	4930      	ldrhi	r1, [pc, #192]	; (40009898 <printTopology+0x108>)
400097d6:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400097da:	f00a ff2b 	bl	40014634 <mvPrintf>
400097de:	482f      	ldr	r0, [pc, #188]	; (4000989c <printTopology+0x10c>)
400097e0:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
400097e4:	f00a ff26 	bl	40014634 <mvPrintf>
400097e8:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
400097ec:	2104      	movs	r1, #4
400097ee:	482c      	ldr	r0, [pc, #176]	; (400098a0 <printTopology+0x110>)
400097f0:	fa01 f103 	lsl.w	r1, r1, r3
400097f4:	f00a ff1e 	bl	40014634 <mvPrintf>
400097f8:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
400097fc:	4829      	ldr	r0, [pc, #164]	; (400098a4 <printTopology+0x114>)
400097fe:	2b04      	cmp	r3, #4
40009800:	bf96      	itet	ls
40009802:	4a29      	ldrls	r2, [pc, #164]	; (400098a8 <printTopology+0x118>)
40009804:	4929      	ldrhi	r1, [pc, #164]	; (400098ac <printTopology+0x11c>)
40009806:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000980a:	2500      	movs	r5, #0
4000980c:	f00a ff12 	bl	40014634 <mvPrintf>
40009810:	4827      	ldr	r0, [pc, #156]	; (400098b0 <printTopology+0x120>)
40009812:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
40009816:	f00a ff0d 	bl	40014634 <mvPrintf>
4000981a:	4826      	ldr	r0, [pc, #152]	; (400098b4 <printTopology+0x124>)
4000981c:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
40009820:	f00a ff08 	bl	40014634 <mvPrintf>
40009824:	4824      	ldr	r0, [pc, #144]	; (400098b8 <printTopology+0x128>)
40009826:	f894 105a 	ldrb.w	r1, [r4, #90]	; 0x5a
4000982a:	f00a ff03 	bl	40014634 <mvPrintf>
4000982e:	4823      	ldr	r0, [pc, #140]	; (400098bc <printTopology+0x12c>)
40009830:	f00a ff00 	bl	40014634 <mvPrintf>
40009834:	7922      	ldrb	r2, [r4, #4]
40009836:	4629      	mov	r1, r5
40009838:	4821      	ldr	r0, [pc, #132]	; (400098c0 <printTopology+0x130>)
4000983a:	3501      	adds	r5, #1
4000983c:	f00a fefa 	bl	40014634 <mvPrintf>
40009840:	68a1      	ldr	r1, [r4, #8]
40009842:	4820      	ldr	r0, [pc, #128]	; (400098c4 <printTopology+0x134>)
40009844:	f00a fef6 	bl	40014634 <mvPrintf>
40009848:	68e1      	ldr	r1, [r4, #12]
4000984a:	481f      	ldr	r0, [pc, #124]	; (400098c8 <printTopology+0x138>)
4000984c:	2901      	cmp	r1, #1
4000984e:	bf14      	ite	ne
40009850:	4639      	movne	r1, r7
40009852:	4631      	moveq	r1, r6
40009854:	f00a feee 	bl	40014634 <mvPrintf>
40009858:	f854 1f10 	ldr.w	r1, [r4, #16]!
4000985c:	481b      	ldr	r0, [pc, #108]	; (400098cc <printTopology+0x13c>)
4000985e:	2901      	cmp	r1, #1
40009860:	bf14      	ite	ne
40009862:	4639      	movne	r1, r7
40009864:	4631      	moveq	r1, r6
40009866:	f00a fee5 	bl	40014634 <mvPrintf>
4000986a:	4814      	ldr	r0, [pc, #80]	; (400098bc <printTopology+0x12c>)
4000986c:	f00a fee2 	bl	40014634 <mvPrintf>
40009870:	2d04      	cmp	r5, #4
40009872:	d1df      	bne.n	40009834 <printTopology+0xa4>
40009874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40009876:	bf00      	nop
40009878:	40015286 	andmi	r5, r1, r6, lsl #5
4000987c:	4001529c 	mulmi	r1, ip, r2
40009880:	400152ab 	andmi	r5, r1, fp, lsr #5
40009884:	400152c1 	andmi	r5, r1, r1, asr #5
40009888:	400152d5 	ldrdmi	r5, [r1], -r5	; <UNPREDICTABLE>
4000988c:	4001527d 	andmi	r5, r1, sp, ror r2
40009890:	40015275 	andmi	r5, r1, r5, ror r2
40009894:	4001743c 	andmi	r7, r1, ip, lsr r4
40009898:	400150df 	ldrdmi	r5, [r1], -pc	; <UNPREDICTABLE>
4000989c:	400152ea 	andmi	r5, r1, sl, ror #5
400098a0:	400152fa 	strdmi	r5, [r1], -sl
400098a4:	4001530a 	andmi	r5, r1, sl, lsl #6
400098a8:	4001747c 	andmi	r7, r1, ip, ror r4
400098ac:	40015266 	andmi	r5, r1, r6, ror #4
400098b0:	40015319 	andmi	r5, r1, r9, lsl r3
400098b4:	40015326 	andmi	r5, r1, r6, lsr #6
400098b8:	40015332 	andmi	r5, r1, r2, lsr r3
400098bc:	40014d24 	andmi	r4, r1, r4, lsr #26
400098c0:	40015345 	andmi	r5, r1, r5, asr #6
400098c4:	40015369 	andmi	r5, r1, r9, ror #6
400098c8:	40015377 	andmi	r5, r1, r7, ror r3
400098cc:	40015388 	andmi	r5, r1, r8, lsl #7

Disassembly of section .text.printDeviceInfo:

400098d0 <printDeviceInfo>:
printDeviceInfo():
400098d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
400098d2:	4605      	mov	r5, r0
400098d4:	f007 f9ba 	bl	40010c4c <ddr3TipGetTopologyMap>
400098d8:	4669      	mov	r1, sp
400098da:	4604      	mov	r4, r0
400098dc:	4628      	mov	r0, r5
400098de:	f7fe febf 	bl	40008660 <ddr3TipGetDeviceInfo>
400098e2:	4d19      	ldr	r5, [pc, #100]	; (40009948 <printDeviceInfo+0x78>)
400098e4:	6028      	str	r0, [r5, #0]
400098e6:	b118      	cbz	r0, 400098f0 <printDeviceInfo+0x20>
400098e8:	f007 ffb4 	bl	40011854 <gtBreakOnFail>
400098ec:	6828      	ldr	r0, [r5, #0]
400098ee:	e029      	b.n	40009944 <printDeviceInfo+0x74>
400098f0:	4816      	ldr	r0, [pc, #88]	; (4000994c <printDeviceInfo+0x7c>)
400098f2:	f00a fe9f 	bl	40014634 <mvPrintf>
400098f6:	9b00      	ldr	r3, [sp, #0]
400098f8:	f5b3 4fd2 	cmp.w	r3, #26880	; 0x6900
400098fc:	d013      	beq.n	40009926 <printDeviceInfo+0x56>
400098fe:	d803      	bhi.n	40009908 <printDeviceInfo+0x38>
40009900:	f5b3 4fd0 	cmp.w	r3, #26624	; 0x6800
40009904:	d10d      	bne.n	40009922 <printDeviceInfo+0x52>
40009906:	e006      	b.n	40009916 <printDeviceInfo+0x46>
40009908:	f5b3 4f74 	cmp.w	r3, #62464	; 0xf400
4000990c:	d005      	beq.n	4000991a <printDeviceInfo+0x4a>
4000990e:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
40009912:	d106      	bne.n	40009922 <printDeviceInfo+0x52>
40009914:	e003      	b.n	4000991e <printDeviceInfo+0x4e>
40009916:	490e      	ldr	r1, [pc, #56]	; (40009950 <printDeviceInfo+0x80>)
40009918:	e006      	b.n	40009928 <printDeviceInfo+0x58>
4000991a:	490e      	ldr	r1, [pc, #56]	; (40009954 <printDeviceInfo+0x84>)
4000991c:	e004      	b.n	40009928 <printDeviceInfo+0x58>
4000991e:	490e      	ldr	r1, [pc, #56]	; (40009958 <printDeviceInfo+0x88>)
40009920:	e002      	b.n	40009928 <printDeviceInfo+0x58>
40009922:	490e      	ldr	r1, [pc, #56]	; (4000995c <printDeviceInfo+0x8c>)
40009924:	e000      	b.n	40009928 <printDeviceInfo+0x58>
40009926:	490e      	ldr	r1, [pc, #56]	; (40009960 <printDeviceInfo+0x90>)
40009928:	480e      	ldr	r0, [pc, #56]	; (40009964 <printDeviceInfo+0x94>)
4000992a:	f00a fe83 	bl	40014634 <mvPrintf>
4000992e:	9901      	ldr	r1, [sp, #4]
40009930:	480d      	ldr	r0, [pc, #52]	; (40009968 <printDeviceInfo+0x98>)
40009932:	f00a fe7f 	bl	40014634 <mvPrintf>
40009936:	4620      	mov	r0, r4
40009938:	f7ff ff2a 	bl	40009790 <printTopology>
4000993c:	480b      	ldr	r0, [pc, #44]	; (4000996c <printDeviceInfo+0x9c>)
4000993e:	f00a fe79 	bl	40014634 <mvPrintf>
40009942:	2000      	movs	r0, #0
40009944:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40009946:	bf00      	nop
40009948:	400206c0 	andmi	r0, r2, r0, asr #13
4000994c:	400153b7 			; <UNDEFINED> instruction: 0x400153b7
40009950:	40015394 	mulmi	r1, r4, r3
40009954:	400153a0 	andmi	r5, r1, r0, lsr #7
40009958:	400153a4 	andmi	r5, r1, r4, lsr #7
4000995c:	400153a8 	andmi	r5, r1, r8, lsr #7
40009960:	4001539a 	mulmi	r1, sl, r3
40009964:	400153cf 	andmi	r5, r1, pc, asr #7
40009968:	400153df 	ldrdmi	r5, [r1], -pc	; <UNPREDICTABLE>
4000996c:	400153f4 	strdmi	r5, [r1], -r4

Disassembly of section .text.RunXsbTest:

40009970 <RunXsbTest>:
RunXsbTest():
40009970:	2000      	movs	r0, #0
40009972:	4770      	bx	lr

Disassembly of section .text.ddr3TipBistOperation:

40009974 <ddr3TipBistOperation>:
ddr3TipBistOperation():
40009974:	b573      	push	{r0, r1, r4, r5, r6, lr}
40009976:	460c      	mov	r4, r1
40009978:	1e19      	subs	r1, r3, #0
4000997a:	4605      	mov	r5, r0
4000997c:	4616      	mov	r6, r2
4000997e:	d10c      	bne.n	4000999a <ddr3TipBistOperation+0x26>
40009980:	f007 f984 	bl	40010c8c <ddr3TipDevAttrGet>
40009984:	2802      	cmp	r0, #2
40009986:	d902      	bls.n	4000998e <ddr3TipBistOperation+0x1a>
40009988:	f44f 7380 	mov.w	r3, #256	; 0x100
4000998c:	e00b      	b.n	400099a6 <ddr3TipBistOperation+0x32>
4000998e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40009992:	9300      	str	r3, [sp, #0]
40009994:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40009998:	e00f      	b.n	400099ba <ddr3TipBistOperation+0x46>
4000999a:	2100      	movs	r1, #0
4000999c:	f007 f976 	bl	40010c8c <ddr3TipDevAttrGet>
400099a0:	2802      	cmp	r0, #2
400099a2:	d907      	bls.n	400099b4 <ddr3TipBistOperation+0x40>
400099a4:	2301      	movs	r3, #1
400099a6:	9300      	str	r3, [sp, #0]
400099a8:	4628      	mov	r0, r5
400099aa:	9301      	str	r3, [sp, #4]
400099ac:	4621      	mov	r1, r4
400099ae:	4632      	mov	r2, r6
400099b0:	4b09      	ldr	r3, [pc, #36]	; (400099d8 <ddr3TipBistOperation+0x64>)
400099b2:	e008      	b.n	400099c6 <ddr3TipBistOperation+0x52>
400099b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400099b8:	9300      	str	r3, [sp, #0]
400099ba:	9301      	str	r3, [sp, #4]
400099bc:	4628      	mov	r0, r5
400099be:	4621      	mov	r1, r4
400099c0:	4632      	mov	r2, r6
400099c2:	f241 6330 	movw	r3, #5680	; 0x1630
400099c6:	f000 fac7 	bl	40009f58 <mvHwsDdr3TipIFWrite>
400099ca:	4c04      	ldr	r4, [pc, #16]	; (400099dc <ddr3TipBistOperation+0x68>)
400099cc:	6020      	str	r0, [r4, #0]
400099ce:	b110      	cbz	r0, 400099d6 <ddr3TipBistOperation+0x62>
400099d0:	f007 ff40 	bl	40011854 <gtBreakOnFail>
400099d4:	6820      	ldr	r0, [r4, #0]
400099d6:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
400099d8:	000186d4 	ldrdeq	r8, [r1], -r4
400099dc:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipBistActivate:

400099e0 <ddr3TipBistActivate>:
ddr3TipBistActivate():
400099e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400099e4:	b08d      	sub	sp, #52	; 0x34
400099e6:	4616      	mov	r6, r2
400099e8:	461c      	mov	r4, r3
400099ea:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
400099ee:	4605      	mov	r5, r0
400099f0:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
400099f4:	4689      	mov	r9, r1
400099f6:	f89d 8058 	ldrb.w	r8, [sp, #88]	; 0x58
400099fa:	9208      	str	r2, [sp, #32]
400099fc:	9309      	str	r3, [sp, #36]	; 0x24
400099fe:	f003 fd1f 	bl	4000d440 <ddr3TipGetPatternTable>
40009a02:	2301      	movs	r3, #1
40009a04:	4631      	mov	r1, r6
40009a06:	9300      	str	r3, [sp, #0]
40009a08:	4622      	mov	r2, r4
40009a0a:	9301      	str	r3, [sp, #4]
40009a0c:	f241 6330 	movw	r3, #5680	; 0x1630
40009a10:	4f84      	ldr	r7, [pc, #528]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009a12:	4682      	mov	sl, r0
40009a14:	4628      	mov	r0, r5
40009a16:	f000 fa9f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009a1a:	6038      	str	r0, [r7, #0]
40009a1c:	2800      	cmp	r0, #0
40009a1e:	f040 80d6 	bne.w	40009bce <ddr3TipBistActivate+0x1ee>
40009a22:	f04f 0b02 	mov.w	fp, #2
40009a26:	4628      	mov	r0, r5
40009a28:	f1b8 0f01 	cmp.w	r8, #1
40009a2c:	bf0c      	ite	eq
40009a2e:	465b      	moveq	r3, fp
40009a30:	2300      	movne	r3, #0
40009a32:	4631      	mov	r1, r6
40009a34:	e88d 0808 	stmia.w	sp, {r3, fp}
40009a38:	4622      	mov	r2, r4
40009a3a:	f241 6330 	movw	r3, #5680	; 0x1630
40009a3e:	f000 fa8b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009a42:	6038      	str	r0, [r7, #0]
40009a44:	2800      	cmp	r0, #0
40009a46:	f040 80c2 	bne.w	40009bce <ddr3TipBistActivate+0x1ee>
40009a4a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40009a4c:	4628      	mov	r0, r5
40009a4e:	4631      	mov	r1, r6
40009a50:	464b      	mov	r3, r9
40009a52:	9200      	str	r2, [sp, #0]
40009a54:	4622      	mov	r2, r4
40009a56:	f003 fd05 	bl	4000d464 <ddr3TipLoadPatternToOdpg>
40009a5a:	6038      	str	r0, [r7, #0]
40009a5c:	2800      	cmp	r0, #0
40009a5e:	f040 80b6 	bne.w	40009bce <ddr3TipBistActivate+0x1ee>
40009a62:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40009a64:	4628      	mov	r0, r5
40009a66:	4631      	mov	r1, r6
40009a68:	4622      	mov	r2, r4
40009a6a:	9300      	str	r3, [sp, #0]
40009a6c:	f04f 33ff 	mov.w	r3, #4294967295
40009a70:	9301      	str	r3, [sp, #4]
40009a72:	f241 633c 	movw	r3, #5692	; 0x163c
40009a76:	f000 fa6f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009a7a:	6038      	str	r0, [r7, #0]
40009a7c:	2800      	cmp	r0, #0
40009a7e:	f040 80a6 	bne.w	40009bce <ddr3TipBistActivate+0x1ee>
40009a82:	f1b8 0f00 	cmp.w	r8, #0
40009a86:	d105      	bne.n	40009a94 <ddr3TipBistActivate+0xb4>
40009a88:	230c      	movs	r3, #12
40009a8a:	fb03 a309 	mla	r3, r3, r9, sl
40009a8e:	7858      	ldrb	r0, [r3, #1]
40009a90:	465b      	mov	r3, fp
40009a92:	e000      	b.n	40009a96 <ddr3TipBistActivate+0xb6>
40009a94:	4603      	mov	r3, r0
40009a96:	220c      	movs	r2, #12
40009a98:	4f62      	ldr	r7, [pc, #392]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009a9a:	fb02 f909 	mul.w	r9, r2, r9
40009a9e:	eb0a 0209 	add.w	r2, sl, r9
40009aa2:	f81a 1009 	ldrb.w	r1, [sl, r9]
40009aa6:	9001      	str	r0, [sp, #4]
40009aa8:	4628      	mov	r0, r5
40009aaa:	9100      	str	r1, [sp, #0]
40009aac:	4631      	mov	r1, r6
40009aae:	78d2      	ldrb	r2, [r2, #3]
40009ab0:	9303      	str	r3, [sp, #12]
40009ab2:	f1d8 0301 	rsbs	r3, r8, #1
40009ab6:	bf38      	it	cc
40009ab8:	2300      	movcc	r3, #0
40009aba:	9304      	str	r3, [sp, #16]
40009abc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
40009abe:	9202      	str	r2, [sp, #8]
40009ac0:	4622      	mov	r2, r4
40009ac2:	9305      	str	r3, [sp, #20]
40009ac4:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
40009ac8:	9306      	str	r3, [sp, #24]
40009aca:	9b08      	ldr	r3, [sp, #32]
40009acc:	9307      	str	r3, [sp, #28]
40009ace:	4643      	mov	r3, r8
40009ad0:	f003 fc4a 	bl	4000d368 <ddr3TipConfigureOdpg>
40009ad4:	6038      	str	r0, [r7, #0]
40009ad6:	2800      	cmp	r0, #0
40009ad8:	d179      	bne.n	40009bce <ddr3TipBistActivate+0x1ee>
40009ada:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40009adc:	f04f 33ff 	mov.w	r3, #4294967295
40009ae0:	4628      	mov	r0, r5
40009ae2:	9301      	str	r3, [sp, #4]
40009ae4:	4631      	mov	r1, r6
40009ae6:	f241 6338 	movw	r3, #5688	; 0x1638
40009aea:	9200      	str	r2, [sp, #0]
40009aec:	4622      	mov	r2, r4
40009aee:	f000 fa33 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009af2:	6038      	str	r0, [r7, #0]
40009af4:	2800      	cmp	r0, #0
40009af6:	d16a      	bne.n	40009bce <ddr3TipBistActivate+0x1ee>
40009af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
40009afa:	4628      	mov	r0, r5
40009afc:	4631      	mov	r1, r6
40009afe:	4622      	mov	r2, r4
40009b00:	b913      	cbnz	r3, 40009b08 <ddr3TipBistActivate+0x128>
40009b02:	f7ff ff37 	bl	40009974 <ddr3TipBistOperation>
40009b06:	e060      	b.n	40009bca <ddr3TipBistActivate+0x1ea>
40009b08:	2301      	movs	r3, #1
40009b0a:	f7ff ff33 	bl	40009974 <ddr3TipBistOperation>
40009b0e:	6038      	str	r0, [r7, #0]
40009b10:	2800      	cmp	r0, #0
40009b12:	d15c      	bne.n	40009bce <ddr3TipBistActivate+0x1ee>
40009b14:	9a08      	ldr	r2, [sp, #32]
40009b16:	2a04      	cmp	r2, #4
40009b18:	d05d      	beq.n	40009bd6 <ddr3TipBistActivate+0x1f6>
40009b1a:	2e01      	cmp	r6, #1
40009b1c:	bf14      	ite	ne
40009b1e:	4623      	movne	r3, r4
40009b20:	2300      	moveq	r3, #0
40009b22:	46b9      	mov	r9, r7
40009b24:	9308      	str	r3, [sp, #32]
40009b26:	4698      	mov	r8, r3
40009b28:	4a3f      	ldr	r2, [pc, #252]	; (40009c28 <ddr3TipBistActivate+0x248>)
40009b2a:	6813      	ldr	r3, [r2, #0]
40009b2c:	781b      	ldrb	r3, [r3, #0]
40009b2e:	fa43 f308 	asr.w	r3, r3, r8
40009b32:	07d9      	lsls	r1, r3, #31
40009b34:	d53d      	bpl.n	40009bb2 <ddr3TipBistActivate+0x1d2>
40009b36:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
40009b3a:	ab0b      	add	r3, sp, #44	; 0x2c
40009b3c:	f04f 32ff 	mov.w	r2, #4294967295
40009b40:	9300      	str	r3, [sp, #0]
40009b42:	4628      	mov	r0, r5
40009b44:	9201      	str	r2, [sp, #4]
40009b46:	2100      	movs	r1, #0
40009b48:	4622      	mov	r2, r4
40009b4a:	4b38      	ldr	r3, [pc, #224]	; (40009c2c <ddr3TipBistActivate+0x24c>)
40009b4c:	f000 fd22 	bl	4000a594 <mvHwsDdr3TipIFRead>
40009b50:	4682      	mov	sl, r0
40009b52:	f8c9 0000 	str.w	r0, [r9]
40009b56:	b120      	cbz	r0, 40009b62 <ddr3TipBistActivate+0x182>
40009b58:	f007 fe7c 	bl	40011854 <gtBreakOnFail>
40009b5c:	4b31      	ldr	r3, [pc, #196]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009b5e:	6818      	ldr	r0, [r3, #0]
40009b60:	e04b      	b.n	40009bfa <ddr3TipBistActivate+0x21a>
40009b62:	aa0b      	add	r2, sp, #44	; 0x2c
40009b64:	4628      	mov	r0, r5
40009b66:	4651      	mov	r1, sl
40009b68:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
40009b6c:	f007 f88e 	bl	40010c8c <ddr3TipDevAttrGet>
40009b70:	f00b 0301 	and.w	r3, fp, #1
40009b74:	2802      	cmp	r0, #2
40009b76:	d901      	bls.n	40009b7c <ddr3TipBistActivate+0x19c>
40009b78:	b9c3      	cbnz	r3, 40009bac <ddr3TipBistActivate+0x1cc>
40009b7a:	e01a      	b.n	40009bb2 <ddr3TipBistActivate+0x1d2>
40009b7c:	b1b3      	cbz	r3, 40009bac <ddr3TipBistActivate+0x1cc>
40009b7e:	4a2c      	ldr	r2, [pc, #176]	; (40009c30 <ddr3TipBistActivate+0x250>)
40009b80:	6813      	ldr	r3, [r2, #0]
40009b82:	b1b3      	cbz	r3, 40009bb2 <ddr3TipBistActivate+0x1d2>
40009b84:	f02b 0301 	bic.w	r3, fp, #1
40009b88:	4628      	mov	r0, r5
40009b8a:	9300      	str	r3, [sp, #0]
40009b8c:	4651      	mov	r1, sl
40009b8e:	f04f 33ff 	mov.w	r3, #4294967295
40009b92:	4622      	mov	r2, r4
40009b94:	9301      	str	r3, [sp, #4]
40009b96:	4b25      	ldr	r3, [pc, #148]	; (40009c2c <ddr3TipBistActivate+0x24c>)
40009b98:	f000 f9de 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009b9c:	4b21      	ldr	r3, [pc, #132]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009b9e:	6018      	str	r0, [r3, #0]
40009ba0:	b138      	cbz	r0, 40009bb2 <ddr3TipBistActivate+0x1d2>
40009ba2:	f007 fe57 	bl	40011854 <gtBreakOnFail>
40009ba6:	4a1f      	ldr	r2, [pc, #124]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009ba8:	6810      	ldr	r0, [r2, #0]
40009baa:	e026      	b.n	40009bfa <ddr3TipBistActivate+0x21a>
40009bac:	3f01      	subs	r7, #1
40009bae:	d1c4      	bne.n	40009b3a <ddr3TipBistActivate+0x15a>
40009bb0:	e026      	b.n	40009c00 <ddr3TipBistActivate+0x220>
40009bb2:	9b08      	ldr	r3, [sp, #32]
40009bb4:	f108 0801 	add.w	r8, r8, #1
40009bb8:	4598      	cmp	r8, r3
40009bba:	d9b5      	bls.n	40009b28 <ddr3TipBistActivate+0x148>
40009bbc:	4628      	mov	r0, r5
40009bbe:	4631      	mov	r1, r6
40009bc0:	4622      	mov	r2, r4
40009bc2:	2300      	movs	r3, #0
40009bc4:	f7ff fed6 	bl	40009974 <ddr3TipBistOperation>
40009bc8:	4f16      	ldr	r7, [pc, #88]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009bca:	6038      	str	r0, [r7, #0]
40009bcc:	b118      	cbz	r0, 40009bd6 <ddr3TipBistActivate+0x1f6>
40009bce:	f007 fe41 	bl	40011854 <gtBreakOnFail>
40009bd2:	6838      	ldr	r0, [r7, #0]
40009bd4:	e011      	b.n	40009bfa <ddr3TipBistActivate+0x21a>
40009bd6:	2200      	movs	r2, #0
40009bd8:	f04f 33ff 	mov.w	r3, #4294967295
40009bdc:	4628      	mov	r0, r5
40009bde:	e88d 000c 	stmia.w	sp, {r2, r3}
40009be2:	4631      	mov	r1, r6
40009be4:	4622      	mov	r2, r4
40009be6:	f241 6330 	movw	r3, #5680	; 0x1630
40009bea:	4c0e      	ldr	r4, [pc, #56]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009bec:	f000 f9b4 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009bf0:	6020      	str	r0, [r4, #0]
40009bf2:	b110      	cbz	r0, 40009bfa <ddr3TipBistActivate+0x21a>
40009bf4:	f007 fe2e 	bl	40011854 <gtBreakOnFail>
40009bf8:	6820      	ldr	r0, [r4, #0]
40009bfa:	b00d      	add	sp, #52	; 0x34
40009bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009c00:	f04f 33ff 	mov.w	r3, #4294967295
40009c04:	4622      	mov	r2, r4
40009c06:	9301      	str	r3, [sp, #4]
40009c08:	4628      	mov	r0, r5
40009c0a:	4639      	mov	r1, r7
40009c0c:	f241 6330 	movw	r3, #5680	; 0x1630
40009c10:	9700      	str	r7, [sp, #0]
40009c12:	f000 f9a1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40009c16:	4c03      	ldr	r4, [pc, #12]	; (40009c24 <ddr3TipBistActivate+0x244>)
40009c18:	6020      	str	r0, [r4, #0]
40009c1a:	2800      	cmp	r0, #0
40009c1c:	d1ea      	bne.n	40009bf4 <ddr3TipBistActivate+0x214>
40009c1e:	2001      	movs	r0, #1
40009c20:	e7eb      	b.n	40009bfa <ddr3TipBistActivate+0x21a>
40009c22:	bf00      	nop
40009c24:	400206c0 	andmi	r0, r2, r0, asr #13
40009c28:	40020428 	andmi	r0, r2, r8, lsr #8
40009c2c:	000186d4 	ldrdeq	r8, [r1], -r4
40009c30:	4001873e 	andmi	r8, r1, lr, lsr r7

Disassembly of section .text.ddr3TipBistReadResult:

40009c34 <ddr3TipBistReadResult>:
ddr3TipBistReadResult():
40009c34:	4b28      	ldr	r3, [pc, #160]	; (40009cd8 <ddr3TipBistReadResult+0xa4>)
40009c36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
40009c3a:	4681      	mov	r9, r0
40009c3c:	681b      	ldr	r3, [r3, #0]
40009c3e:	b085      	sub	sp, #20
40009c40:	460c      	mov	r4, r1
40009c42:	4690      	mov	r8, r2
40009c44:	781b      	ldrb	r3, [r3, #0]
40009c46:	fa43 f301 	asr.w	r3, r3, r1
40009c4a:	07db      	lsls	r3, r3, #31
40009c4c:	d53e      	bpl.n	40009ccc <ddr3TipBistReadResult+0x98>
40009c4e:	2100      	movs	r1, #0
40009c50:	4622      	mov	r2, r4
40009c52:	f241 63c4 	movw	r3, #5828	; 0x16c4
40009c56:	af03      	add	r7, sp, #12
40009c58:	f04f 36ff 	mov.w	r6, #4294967295
40009c5c:	9700      	str	r7, [sp, #0]
40009c5e:	9601      	str	r6, [sp, #4]
40009c60:	f000 fc98 	bl	4000a594 <mvHwsDdr3TipIFRead>
40009c64:	1e01      	subs	r1, r0, #0
40009c66:	d132      	bne.n	40009cce <ddr3TipBistReadResult+0x9a>
40009c68:	ab04      	add	r3, sp, #16
40009c6a:	4648      	mov	r0, r9
40009c6c:	eb03 0584 	add.w	r5, r3, r4, lsl #2
40009c70:	4622      	mov	r2, r4
40009c72:	f855 3c04 	ldr.w	r3, [r5, #-4]
40009c76:	9700      	str	r7, [sp, #0]
40009c78:	9601      	str	r6, [sp, #4]
40009c7a:	f8c8 3008 	str.w	r3, [r8, #8]
40009c7e:	f241 63c8 	movw	r3, #5832	; 0x16c8
40009c82:	f000 fc87 	bl	4000a594 <mvHwsDdr3TipIFRead>
40009c86:	1e01      	subs	r1, r0, #0
40009c88:	d121      	bne.n	40009cce <ddr3TipBistReadResult+0x9a>
40009c8a:	f855 3c04 	ldr.w	r3, [r5, #-4]
40009c8e:	4648      	mov	r0, r9
40009c90:	4622      	mov	r2, r4
40009c92:	9700      	str	r7, [sp, #0]
40009c94:	9601      	str	r6, [sp, #4]
40009c96:	f8c8 3004 	str.w	r3, [r8, #4]
40009c9a:	f241 63bc 	movw	r3, #5820	; 0x16bc
40009c9e:	f000 fc79 	bl	4000a594 <mvHwsDdr3TipIFRead>
40009ca2:	1e01      	subs	r1, r0, #0
40009ca4:	d113      	bne.n	40009cce <ddr3TipBistReadResult+0x9a>
40009ca6:	f855 3c04 	ldr.w	r3, [r5, #-4]
40009caa:	4648      	mov	r0, r9
40009cac:	4622      	mov	r2, r4
40009cae:	9700      	str	r7, [sp, #0]
40009cb0:	9601      	str	r6, [sp, #4]
40009cb2:	f8c8 300c 	str.w	r3, [r8, #12]
40009cb6:	f44f 53b6 	mov.w	r3, #5824	; 0x16c0
40009cba:	f000 fc6b 	bl	4000a594 <mvHwsDdr3TipIFRead>
40009cbe:	1e01      	subs	r1, r0, #0
40009cc0:	d105      	bne.n	40009cce <ddr3TipBistReadResult+0x9a>
40009cc2:	f855 3c04 	ldr.w	r3, [r5, #-4]
40009cc6:	f8c8 3000 	str.w	r3, [r8]
40009cca:	e000      	b.n	40009cce <ddr3TipBistReadResult+0x9a>
40009ccc:	2110      	movs	r1, #16
40009cce:	4608      	mov	r0, r1
40009cd0:	b005      	add	sp, #20
40009cd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
40009cd6:	bf00      	nop
40009cd8:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3RunBist:

40009cdc <mvHwsDdr3RunBist>:
mvHwsDdr3RunBist():
40009cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009ce0:	461d      	mov	r5, r3
40009ce2:	4b2a      	ldr	r3, [pc, #168]	; (40009d8c <mvHwsDdr3RunBist+0xb0>)
40009ce4:	b08f      	sub	sp, #60	; 0x3c
40009ce6:	4604      	mov	r4, r0
40009ce8:	4689      	mov	r9, r1
40009cea:	4692      	mov	sl, r2
40009cec:	681b      	ldr	r3, [r3, #0]
40009cee:	f893 b000 	ldrb.w	fp, [r3]
40009cf2:	f01b 0b01 	ands.w	fp, fp, #1
40009cf6:	d045      	beq.n	40009d84 <mvHwsDdr3RunBist+0xa8>
40009cf8:	4f25      	ldr	r7, [pc, #148]	; (40009d90 <mvHwsDdr3RunBist+0xb4>)
40009cfa:	2000      	movs	r0, #0
40009cfc:	4629      	mov	r1, r5
40009cfe:	aa0d      	add	r2, sp, #52	; 0x34
40009d00:	f003 fb1e 	bl	4000d340 <mvHwsDdr3CsBaseAdrCalc>
40009d04:	2601      	movs	r6, #1
40009d06:	2200      	movs	r2, #0
40009d08:	9603      	str	r6, [sp, #12]
40009d0a:	9200      	str	r2, [sp, #0]
40009d0c:	4620      	mov	r0, r4
40009d0e:	9201      	str	r2, [sp, #4]
40009d10:	f04f 080f 	mov.w	r8, #15
40009d14:	9202      	str	r2, [sp, #8]
40009d16:	683b      	ldr	r3, [r7, #0]
40009d18:	990d      	ldr	r1, [sp, #52]	; 0x34
40009d1a:	9505      	str	r5, [sp, #20]
40009d1c:	18cb      	adds	r3, r1, r3
40009d1e:	4649      	mov	r1, r9
40009d20:	9304      	str	r3, [sp, #16]
40009d22:	4613      	mov	r3, r2
40009d24:	f8cd 8018 	str.w	r8, [sp, #24]
40009d28:	f7ff fe5a 	bl	400099e0 <ddr3TipBistActivate>
40009d2c:	f1b0 0b00 	subs.w	fp, r0, #0
40009d30:	d114      	bne.n	40009d5c <mvHwsDdr3RunBist+0x80>
40009d32:	f8cd b008 	str.w	fp, [sp, #8]
40009d36:	4620      	mov	r0, r4
40009d38:	9603      	str	r6, [sp, #12]
40009d3a:	4649      	mov	r1, r9
40009d3c:	e88d 0840 	stmia.w	sp, {r6, fp}
40009d40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40009d42:	683b      	ldr	r3, [r7, #0]
40009d44:	9505      	str	r5, [sp, #20]
40009d46:	18d3      	adds	r3, r2, r3
40009d48:	465a      	mov	r2, fp
40009d4a:	9304      	str	r3, [sp, #16]
40009d4c:	465b      	mov	r3, fp
40009d4e:	f8cd 8018 	str.w	r8, [sp, #24]
40009d52:	f7ff fe45 	bl	400099e0 <ddr3TipBistActivate>
40009d56:	f1b0 0b00 	subs.w	fp, r0, #0
40009d5a:	d004      	beq.n	40009d66 <mvHwsDdr3RunBist+0x8a>
40009d5c:	480d      	ldr	r0, [pc, #52]	; (40009d94 <mvHwsDdr3RunBist+0xb8>)
40009d5e:	4659      	mov	r1, fp
40009d60:	f00a fc68 	bl	40014634 <mvPrintf>
40009d64:	e00e      	b.n	40009d84 <mvHwsDdr3RunBist+0xa8>
40009d66:	4659      	mov	r1, fp
40009d68:	4620      	mov	r0, r4
40009d6a:	aa09      	add	r2, sp, #36	; 0x24
40009d6c:	f7ff ff62 	bl	40009c34 <ddr3TipBistReadResult>
40009d70:	f1b0 0b00 	subs.w	fp, r0, #0
40009d74:	d003      	beq.n	40009d7e <mvHwsDdr3RunBist+0xa2>
40009d76:	4808      	ldr	r0, [pc, #32]	; (40009d98 <mvHwsDdr3RunBist+0xbc>)
40009d78:	f00a fc5c 	bl	40014634 <mvPrintf>
40009d7c:	e002      	b.n	40009d84 <mvHwsDdr3RunBist+0xa8>
40009d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
40009d80:	f8ca 3000 	str.w	r3, [sl]
40009d84:	4658      	mov	r0, fp
40009d86:	b00f      	add	sp, #60	; 0x3c
40009d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009d8c:	40020428 	andmi	r0, r2, r8, lsr #8
40009d90:	40018750 	andmi	r8, r1, r0, asr r7
40009d94:	40015489 	andmi	r5, r1, r9, lsl #9
40009d98:	400154ac 	andmi	r5, r1, ip, lsr #9

Disassembly of section .text.ddr3PrintVersion:

40009d9c <ddr3PrintVersion>:
ddr3PrintVersion():
40009d9c:	4801      	ldr	r0, [pc, #4]	; (40009da4 <ddr3PrintVersion+0x8>)
40009d9e:	f00a bc49 	b.w	40014634 <mvPrintf>
40009da2:	bf00      	nop
40009da4:	40015505 	andmi	r5, r1, r5, lsl #10

Disassembly of section .text.ddr3TipTuneTrainingParams:

40009da8 <ddr3TipTuneTrainingParams>:
ddr3TipTuneTrainingParams():
40009da8:	680b      	ldr	r3, [r1, #0]
40009daa:	b500      	push	{lr}
40009dac:	1c58      	adds	r0, r3, #1
40009dae:	b08b      	sub	sp, #44	; 0x2c
40009db0:	bf1c      	itt	ne
40009db2:	4a37      	ldrne	r2, [pc, #220]	; (40009e90 <ddr3TipTuneTrainingParams+0xe8>)
40009db4:	6013      	strne	r3, [r2, #0]
40009db6:	684b      	ldr	r3, [r1, #4]
40009db8:	1c5a      	adds	r2, r3, #1
40009dba:	bf1c      	itt	ne
40009dbc:	4a35      	ldrne	r2, [pc, #212]	; (40009e94 <ddr3TipTuneTrainingParams+0xec>)
40009dbe:	6013      	strne	r3, [r2, #0]
40009dc0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
40009dc2:	1c58      	adds	r0, r3, #1
40009dc4:	bf1c      	itt	ne
40009dc6:	4a34      	ldrne	r2, [pc, #208]	; (40009e98 <ddr3TipTuneTrainingParams+0xf0>)
40009dc8:	6013      	strne	r3, [r2, #0]
40009dca:	6b4b      	ldr	r3, [r1, #52]	; 0x34
40009dcc:	1c5a      	adds	r2, r3, #1
40009dce:	bf1c      	itt	ne
40009dd0:	4a32      	ldrne	r2, [pc, #200]	; (40009e9c <ddr3TipTuneTrainingParams+0xf4>)
40009dd2:	6013      	strne	r3, [r2, #0]
40009dd4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
40009dd6:	1c58      	adds	r0, r3, #1
40009dd8:	bf1c      	itt	ne
40009dda:	4a31      	ldrne	r2, [pc, #196]	; (40009ea0 <ddr3TipTuneTrainingParams+0xf8>)
40009ddc:	6013      	strne	r3, [r2, #0]
40009dde:	6acb      	ldr	r3, [r1, #44]	; 0x2c
40009de0:	1c5a      	adds	r2, r3, #1
40009de2:	bf1c      	itt	ne
40009de4:	4a2f      	ldrne	r2, [pc, #188]	; (40009ea4 <ddr3TipTuneTrainingParams+0xfc>)
40009de6:	6013      	strne	r3, [r2, #0]
40009de8:	688b      	ldr	r3, [r1, #8]
40009dea:	1c58      	adds	r0, r3, #1
40009dec:	bf1c      	itt	ne
40009dee:	4a2e      	ldrne	r2, [pc, #184]	; (40009ea8 <ddr3TipTuneTrainingParams+0x100>)
40009df0:	6013      	strne	r3, [r2, #0]
40009df2:	68cb      	ldr	r3, [r1, #12]
40009df4:	1c5a      	adds	r2, r3, #1
40009df6:	bf1c      	itt	ne
40009df8:	4a2c      	ldrne	r2, [pc, #176]	; (40009eac <ddr3TipTuneTrainingParams+0x104>)
40009dfa:	6013      	strne	r3, [r2, #0]
40009dfc:	690b      	ldr	r3, [r1, #16]
40009dfe:	1c58      	adds	r0, r3, #1
40009e00:	bf1c      	itt	ne
40009e02:	4a2b      	ldrne	r2, [pc, #172]	; (40009eb0 <ddr3TipTuneTrainingParams+0x108>)
40009e04:	6013      	strne	r3, [r2, #0]
40009e06:	694b      	ldr	r3, [r1, #20]
40009e08:	1c5a      	adds	r2, r3, #1
40009e0a:	bf1c      	itt	ne
40009e0c:	4a29      	ldrne	r2, [pc, #164]	; (40009eb4 <ddr3TipTuneTrainingParams+0x10c>)
40009e0e:	6013      	strne	r3, [r2, #0]
40009e10:	698b      	ldr	r3, [r1, #24]
40009e12:	1c58      	adds	r0, r3, #1
40009e14:	bf1c      	itt	ne
40009e16:	4a28      	ldrne	r2, [pc, #160]	; (40009eb8 <ddr3TipTuneTrainingParams+0x110>)
40009e18:	6013      	strne	r3, [r2, #0]
40009e1a:	69cb      	ldr	r3, [r1, #28]
40009e1c:	1c5a      	adds	r2, r3, #1
40009e1e:	bf1c      	itt	ne
40009e20:	4a26      	ldrne	r2, [pc, #152]	; (40009ebc <ddr3TipTuneTrainingParams+0x114>)
40009e22:	6013      	strne	r3, [r2, #0]
40009e24:	6a0b      	ldr	r3, [r1, #32]
40009e26:	1c58      	adds	r0, r3, #1
40009e28:	bf1c      	itt	ne
40009e2a:	4a25      	ldrne	r2, [pc, #148]	; (40009ec0 <ddr3TipTuneTrainingParams+0x118>)
40009e2c:	6013      	strne	r3, [r2, #0]
40009e2e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
40009e30:	1c5a      	adds	r2, r3, #1
40009e32:	bf1c      	itt	ne
40009e34:	4a23      	ldrne	r2, [pc, #140]	; (40009ec4 <ddr3TipTuneTrainingParams+0x11c>)
40009e36:	6013      	strne	r3, [r2, #0]
40009e38:	4b23      	ldr	r3, [pc, #140]	; (40009ec8 <ddr3TipTuneTrainingParams+0x120>)
40009e3a:	781b      	ldrb	r3, [r3, #0]
40009e3c:	2b02      	cmp	r3, #2
40009e3e:	d823      	bhi.n	40009e88 <ddr3TipTuneTrainingParams+0xe0>
40009e40:	4b1c      	ldr	r3, [pc, #112]	; (40009eb4 <ddr3TipTuneTrainingParams+0x10c>)
40009e42:	4822      	ldr	r0, [pc, #136]	; (40009ecc <ddr3TipTuneTrainingParams+0x124>)
40009e44:	681b      	ldr	r3, [r3, #0]
40009e46:	9300      	str	r3, [sp, #0]
40009e48:	4b1b      	ldr	r3, [pc, #108]	; (40009eb8 <ddr3TipTuneTrainingParams+0x110>)
40009e4a:	681b      	ldr	r3, [r3, #0]
40009e4c:	9301      	str	r3, [sp, #4]
40009e4e:	4b1b      	ldr	r3, [pc, #108]	; (40009ebc <ddr3TipTuneTrainingParams+0x114>)
40009e50:	681b      	ldr	r3, [r3, #0]
40009e52:	9302      	str	r3, [sp, #8]
40009e54:	4b1a      	ldr	r3, [pc, #104]	; (40009ec0 <ddr3TipTuneTrainingParams+0x118>)
40009e56:	681b      	ldr	r3, [r3, #0]
40009e58:	9303      	str	r3, [sp, #12]
40009e5a:	4b1a      	ldr	r3, [pc, #104]	; (40009ec4 <ddr3TipTuneTrainingParams+0x11c>)
40009e5c:	681b      	ldr	r3, [r3, #0]
40009e5e:	9304      	str	r3, [sp, #16]
40009e60:	4b0d      	ldr	r3, [pc, #52]	; (40009e98 <ddr3TipTuneTrainingParams+0xf0>)
40009e62:	681b      	ldr	r3, [r3, #0]
40009e64:	9305      	str	r3, [sp, #20]
40009e66:	4b0e      	ldr	r3, [pc, #56]	; (40009ea0 <ddr3TipTuneTrainingParams+0xf8>)
40009e68:	681b      	ldr	r3, [r3, #0]
40009e6a:	9306      	str	r3, [sp, #24]
40009e6c:	4b0d      	ldr	r3, [pc, #52]	; (40009ea4 <ddr3TipTuneTrainingParams+0xfc>)
40009e6e:	681b      	ldr	r3, [r3, #0]
40009e70:	9307      	str	r3, [sp, #28]
40009e72:	4b0a      	ldr	r3, [pc, #40]	; (40009e9c <ddr3TipTuneTrainingParams+0xf4>)
40009e74:	681b      	ldr	r3, [r3, #0]
40009e76:	9308      	str	r3, [sp, #32]
40009e78:	4b0b      	ldr	r3, [pc, #44]	; (40009ea8 <ddr3TipTuneTrainingParams+0x100>)
40009e7a:	6819      	ldr	r1, [r3, #0]
40009e7c:	4b0b      	ldr	r3, [pc, #44]	; (40009eac <ddr3TipTuneTrainingParams+0x104>)
40009e7e:	681a      	ldr	r2, [r3, #0]
40009e80:	4b0b      	ldr	r3, [pc, #44]	; (40009eb0 <ddr3TipTuneTrainingParams+0x108>)
40009e82:	681b      	ldr	r3, [r3, #0]
40009e84:	f00a fbd6 	bl	40014634 <mvPrintf>
40009e88:	2000      	movs	r0, #0
40009e8a:	b00b      	add	sp, #44	; 0x2c
40009e8c:	bd00      	pop	{pc}
40009e8e:	bf00      	nop
40009e90:	40018754 	andmi	r8, r1, r4, asr r7
40009e94:	400187cc 	andmi	r8, r1, ip, asr #15
40009e98:	40018764 	andmi	r8, r1, r4, ror #14
40009e9c:	400187dc 	ldrdmi	r8, [r1], -ip
40009ea0:	40018768 	andmi	r8, r1, r8, ror #14
40009ea4:	400187c0 	andmi	r8, r1, r0, asr #15
40009ea8:	40018784 	andmi	r8, r1, r4, lsl #15
40009eac:	4001877c 	andmi	r8, r1, ip, ror r7
40009eb0:	400187d4 	ldrdmi	r8, [r1], -r4
40009eb4:	40018778 	andmi	r8, r1, r8, ror r7
40009eb8:	400187c4 	andmi	r8, r1, r4, asr #15
40009ebc:	40018758 	andmi	r8, r1, r8, asr r7
40009ec0:	40018760 	andmi	r8, r1, r0, ror #14
40009ec4:	40018780 	andmi	r8, r1, r0, lsl #15
40009ec8:	4001873d 	andmi	r8, r1, sp, lsr r7
40009ecc:	4001552c 	andmi	r5, r1, ip, lsr #10

Disassembly of section .text.mvCalcCsNum:

40009ed0 <mvCalcCsNum>:
mvCalcCsNum():
40009ed0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
40009ed4:	460c      	mov	r4, r1
40009ed6:	2102      	movs	r1, #2
40009ed8:	4615      	mov	r5, r2
40009eda:	f006 fed7 	bl	40010c8c <ddr3TipDevAttrGet>
40009ede:	4b1b      	ldr	r3, [pc, #108]	; (40009f4c <mvCalcCsNum+0x7c>)
40009ee0:	2100      	movs	r1, #0
40009ee2:	f04f 0c58 	mov.w	ip, #88	; 0x58
40009ee6:	681f      	ldr	r7, [r3, #0]
40009ee8:	460a      	mov	r2, r1
40009eea:	fb0c 7c04 	mla	ip, ip, r4, r7
40009eee:	b2c0      	uxtb	r0, r0
40009ef0:	e023      	b.n	40009f3a <mvCalcCsNum+0x6a>
40009ef2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
40009ef6:	fa43 f302 	asr.w	r3, r3, r2
40009efa:	07db      	lsls	r3, r3, #31
40009efc:	d51c      	bpl.n	40009f38 <mvCalcCsNum+0x68>
40009efe:	eb0c 1302 	add.w	r3, ip, r2, lsl #4
40009f02:	f893 8004 	ldrb.w	r8, [r3, #4]
40009f06:	2300      	movs	r3, #0
40009f08:	461e      	mov	r6, r3
40009f0a:	fa28 f906 	lsr.w	r9, r8, r6
40009f0e:	f019 0f01 	tst.w	r9, #1
40009f12:	bf18      	it	ne
40009f14:	3301      	addne	r3, #1
40009f16:	3601      	adds	r6, #1
40009f18:	2e04      	cmp	r6, #4
40009f1a:	d1f6      	bne.n	40009f0a <mvCalcCsNum+0x3a>
40009f1c:	b159      	cbz	r1, 40009f36 <mvCalcCsNum+0x66>
40009f1e:	428b      	cmp	r3, r1
40009f20:	d00a      	beq.n	40009f38 <mvCalcCsNum+0x68>
40009f22:	480b      	ldr	r0, [pc, #44]	; (40009f50 <mvCalcCsNum+0x80>)
40009f24:	7800      	ldrb	r0, [r0, #0]
40009f26:	2803      	cmp	r0, #3
40009f28:	d80c      	bhi.n	40009f44 <mvCalcCsNum+0x74>
40009f2a:	9100      	str	r1, [sp, #0]
40009f2c:	4621      	mov	r1, r4
40009f2e:	4809      	ldr	r0, [pc, #36]	; (40009f54 <mvCalcCsNum+0x84>)
40009f30:	f00a fb80 	bl	40014634 <mvPrintf>
40009f34:	e006      	b.n	40009f44 <mvCalcCsNum+0x74>
40009f36:	4619      	mov	r1, r3
40009f38:	3201      	adds	r2, #1
40009f3a:	4282      	cmp	r2, r0
40009f3c:	d3d9      	bcc.n	40009ef2 <mvCalcCsNum+0x22>
40009f3e:	6029      	str	r1, [r5, #0]
40009f40:	2000      	movs	r0, #0
40009f42:	e000      	b.n	40009f46 <mvCalcCsNum+0x76>
40009f44:	2010      	movs	r0, #16
40009f46:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40009f4a:	bf00      	nop
40009f4c:	40020428 	andmi	r0, r2, r8, lsr #8
40009f50:	4001873d 	andmi	r8, r1, sp, lsr r7
40009f54:	40015578 	andmi	r5, r1, r8, ror r5

Disassembly of section .text.mvHwsDdr3TipIFWrite:

40009f58 <mvHwsDdr3TipIFWrite>:
mvHwsDdr3TipIFWrite():
40009f58:	b537      	push	{r0, r1, r2, r4, r5, lr}
40009f5a:	252c      	movs	r5, #44	; 0x2c
40009f5c:	4c05      	ldr	r4, [pc, #20]	; (40009f74 <mvHwsDdr3TipIFWrite+0x1c>)
40009f5e:	fb05 4400 	mla	r4, r5, r0, r4
40009f62:	9d06      	ldr	r5, [sp, #24]
40009f64:	b2c0      	uxtb	r0, r0
40009f66:	9500      	str	r5, [sp, #0]
40009f68:	9d07      	ldr	r5, [sp, #28]
40009f6a:	9501      	str	r5, [sp, #4]
40009f6c:	68a4      	ldr	r4, [r4, #8]
40009f6e:	47a0      	blx	r4
40009f70:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40009f72:	bf00      	nop
40009f74:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipSetTiming:

40009f78 <ddr3TipSetTiming>:
ddr3TipSetTiming():
40009f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009f7c:	4615      	mov	r5, r2
40009f7e:	4a8d      	ldr	r2, [pc, #564]	; (4000a1b4 <ddr3TipSetTiming+0x23c>)
40009f80:	460e      	mov	r6, r1
40009f82:	2158      	movs	r1, #88	; 0x58
40009f84:	b08b      	sub	sp, #44	; 0x2c
40009f86:	4607      	mov	r7, r0
40009f88:	488b      	ldr	r0, [pc, #556]	; (4000a1b8 <ddr3TipSetTiming+0x240>)
40009f8a:	6812      	ldr	r2, [r2, #0]
40009f8c:	fb01 2205 	mla	r2, r1, r5, r2
40009f90:	f892 1056 	ldrb.w	r1, [r2, #86]	; 0x56
40009f94:	f892 8054 	ldrb.w	r8, [r2, #84]	; 0x54
40009f98:	3250      	adds	r2, #80	; 0x50
40009f9a:	7952      	ldrb	r2, [r2, #5]
40009f9c:	9105      	str	r1, [sp, #20]
40009f9e:	2a01      	cmp	r2, #1
40009fa0:	4a86      	ldr	r2, [pc, #536]	; (4000a1bc <ddr3TipSetTiming+0x244>)
40009fa2:	bf17      	itett	ne
40009fa4:	9905      	ldrne	r1, [sp, #20]
40009fa6:	f812 9031 	ldrbeq.w	r9, [r2, r1, lsl #3]
40009faa:	eb02 02c1 	addne.w	r2, r2, r1, lsl #3
40009fae:	f892 9001 	ldrbne.w	r9, [r2, #1]
40009fb2:	4a83      	ldr	r2, [pc, #524]	; (4000a1c0 <ddr3TipSetTiming+0x248>)
40009fb4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
40009fb8:	f7fc eb70 	blx	4000669c <__aeabi_uidiv>
40009fbc:	f1b9 0f01 	cmp.w	r9, #1
40009fc0:	4604      	mov	r4, r0
40009fc2:	4640      	mov	r0, r8
40009fc4:	d101      	bne.n	40009fca <ddr3TipSetTiming+0x52>
40009fc6:	2104      	movs	r1, #4
40009fc8:	e000      	b.n	40009fcc <ddr3TipSetTiming+0x54>
40009fca:	2105      	movs	r1, #5
40009fcc:	f006 fc34 	bl	40010838 <speedBinTable>
40009fd0:	ea4f 0a84 	mov.w	sl, r4, lsl #2
40009fd4:	210a      	movs	r1, #10
40009fd6:	4550      	cmp	r0, sl
40009fd8:	bf38      	it	cc
40009fda:	4650      	movcc	r0, sl
40009fdc:	9002      	str	r0, [sp, #8]
40009fde:	4640      	mov	r0, r8
40009fe0:	f006 fc2a 	bl	40010838 <speedBinTable>
40009fe4:	4582      	cmp	sl, r0
40009fe6:	d805      	bhi.n	40009ff4 <ddr3TipSetTiming+0x7c>
40009fe8:	4640      	mov	r0, r8
40009fea:	210a      	movs	r1, #10
40009fec:	f006 fc24 	bl	40010838 <speedBinTable>
40009ff0:	9003      	str	r0, [sp, #12]
40009ff2:	e001      	b.n	40009ff8 <ddr3TipSetTiming+0x80>
40009ff4:	f8cd a00c 	str.w	sl, [sp, #12]
40009ff8:	f04f 090c 	mov.w	r9, #12
40009ffc:	2109      	movs	r1, #9
40009ffe:	fb09 f904 	mul.w	r9, r9, r4
4000a002:	4640      	mov	r0, r8
4000a004:	f643 2398 	movw	r3, #15000	; 0x3a98
4000a008:	4599      	cmp	r9, r3
4000a00a:	bf38      	it	cc
4000a00c:	4699      	movcc	r9, r3
4000a00e:	f006 fc13 	bl	40010838 <speedBinTable>
4000a012:	4582      	cmp	sl, r0
4000a014:	d804      	bhi.n	4000a020 <ddr3TipSetTiming+0xa8>
4000a016:	4640      	mov	r0, r8
4000a018:	2109      	movs	r1, #9
4000a01a:	f006 fc0d 	bl	40010838 <speedBinTable>
4000a01e:	4682      	mov	sl, r0
4000a020:	2102      	movs	r1, #2
4000a022:	4640      	mov	r0, r8
4000a024:	f006 fc08 	bl	40010838 <speedBinTable>
4000a028:	2102      	movs	r1, #2
4000a02a:	4683      	mov	fp, r0
4000a02c:	4640      	mov	r0, r8
4000a02e:	f006 fc03 	bl	40010838 <speedBinTable>
4000a032:	4621      	mov	r1, r4
4000a034:	f7fc eb32 	blx	4000669c <__aeabi_uidiv>
4000a038:	f04f 0102 	mov.w	r1, #2
4000a03c:	4360      	muls	r0, r4
4000a03e:	4583      	cmp	fp, r0
4000a040:	4640      	mov	r0, r8
4000a042:	d106      	bne.n	4000a052 <ddr3TipSetTiming+0xda>
4000a044:	f006 fbf8 	bl	40010838 <speedBinTable>
4000a048:	4621      	mov	r1, r4
4000a04a:	f7fc eb28 	blx	4000669c <__aeabi_uidiv>
4000a04e:	3801      	subs	r0, #1
4000a050:	e004      	b.n	4000a05c <ddr3TipSetTiming+0xe4>
4000a052:	f006 fbf1 	bl	40010838 <speedBinTable>
4000a056:	4621      	mov	r1, r4
4000a058:	f7fc eb20 	blx	4000669c <__aeabi_uidiv>
4000a05c:	2100      	movs	r1, #0
4000a05e:	9004      	str	r0, [sp, #16]
4000a060:	4640      	mov	r0, r8
4000a062:	f006 fbe9 	bl	40010838 <speedBinTable>
4000a066:	2100      	movs	r1, #0
4000a068:	4683      	mov	fp, r0
4000a06a:	4640      	mov	r0, r8
4000a06c:	f006 fbe4 	bl	40010838 <speedBinTable>
4000a070:	4621      	mov	r1, r4
4000a072:	f7fc eb14 	blx	4000669c <__aeabi_uidiv>
4000a076:	f04f 0100 	mov.w	r1, #0
4000a07a:	4360      	muls	r0, r4
4000a07c:	4583      	cmp	fp, r0
4000a07e:	4640      	mov	r0, r8
4000a080:	d106      	bne.n	4000a090 <ddr3TipSetTiming+0x118>
4000a082:	f006 fbd9 	bl	40010838 <speedBinTable>
4000a086:	4621      	mov	r1, r4
4000a088:	f7fc eb08 	blx	4000669c <__aeabi_uidiv>
4000a08c:	3801      	subs	r0, #1
4000a08e:	e004      	b.n	4000a09a <ddr3TipSetTiming+0x122>
4000a090:	f006 fbd2 	bl	40010838 <speedBinTable>
4000a094:	4621      	mov	r1, r4
4000a096:	f7fc eb02 	blx	4000669c <__aeabi_uidiv>
4000a09a:	2101      	movs	r1, #1
4000a09c:	9006      	str	r0, [sp, #24]
4000a09e:	4640      	mov	r0, r8
4000a0a0:	f006 fbca 	bl	40010838 <speedBinTable>
4000a0a4:	2101      	movs	r1, #1
4000a0a6:	4683      	mov	fp, r0
4000a0a8:	4640      	mov	r0, r8
4000a0aa:	f006 fbc5 	bl	40010838 <speedBinTable>
4000a0ae:	4621      	mov	r1, r4
4000a0b0:	f7fc eaf4 	blx	4000669c <__aeabi_uidiv>
4000a0b4:	f04f 0101 	mov.w	r1, #1
4000a0b8:	4360      	muls	r0, r4
4000a0ba:	4583      	cmp	fp, r0
4000a0bc:	4640      	mov	r0, r8
4000a0be:	d106      	bne.n	4000a0ce <ddr3TipSetTiming+0x156>
4000a0c0:	f006 fbba 	bl	40010838 <speedBinTable>
4000a0c4:	4621      	mov	r1, r4
4000a0c6:	f7fc eaea 	blx	4000669c <__aeabi_uidiv>
4000a0ca:	3801      	subs	r0, #1
4000a0cc:	e004      	b.n	4000a0d8 <ddr3TipSetTiming+0x160>
4000a0ce:	f006 fbb3 	bl	40010838 <speedBinTable>
4000a0d2:	4621      	mov	r1, r4
4000a0d4:	f7fc eae2 	blx	4000669c <__aeabi_uidiv>
4000a0d8:	210b      	movs	r1, #11
4000a0da:	9007      	str	r0, [sp, #28]
4000a0dc:	4640      	mov	r0, r8
4000a0de:	f006 fbab 	bl	40010838 <speedBinTable>
4000a0e2:	210b      	movs	r1, #11
4000a0e4:	4683      	mov	fp, r0
4000a0e6:	4640      	mov	r0, r8
4000a0e8:	f006 fba6 	bl	40010838 <speedBinTable>
4000a0ec:	4621      	mov	r1, r4
4000a0ee:	f7fc ead6 	blx	4000669c <__aeabi_uidiv>
4000a0f2:	f04f 010b 	mov.w	r1, #11
4000a0f6:	4360      	muls	r0, r4
4000a0f8:	4583      	cmp	fp, r0
4000a0fa:	4640      	mov	r0, r8
4000a0fc:	d106      	bne.n	4000a10c <ddr3TipSetTiming+0x194>
4000a0fe:	f006 fb9b 	bl	40010838 <speedBinTable>
4000a102:	4621      	mov	r1, r4
4000a104:	f7fc eaca 	blx	4000669c <__aeabi_uidiv>
4000a108:	3801      	subs	r0, #1
4000a10a:	e004      	b.n	4000a116 <ddr3TipSetTiming+0x19e>
4000a10c:	f006 fb94 	bl	40010838 <speedBinTable>
4000a110:	4621      	mov	r1, r4
4000a112:	f7fc eac4 	blx	4000669c <__aeabi_uidiv>
4000a116:	9008      	str	r0, [sp, #32]
4000a118:	4621      	mov	r1, r4
4000a11a:	4650      	mov	r0, sl
4000a11c:	f7fc ebb4 	blx	40006888 <__aeabi_uidivmod>
4000a120:	4650      	mov	r0, sl
4000a122:	b921      	cbnz	r1, 4000a12e <ddr3TipSetTiming+0x1b6>
4000a124:	4621      	mov	r1, r4
4000a126:	f7fc eaba 	blx	4000669c <__aeabi_uidiv>
4000a12a:	3801      	subs	r0, #1
4000a12c:	e002      	b.n	4000a134 <ddr3TipSetTiming+0x1bc>
4000a12e:	4621      	mov	r1, r4
4000a130:	f7fc eab4 	blx	4000669c <__aeabi_uidiv>
4000a134:	9009      	str	r0, [sp, #36]	; 0x24
4000a136:	4621      	mov	r1, r4
4000a138:	9802      	ldr	r0, [sp, #8]
4000a13a:	f7fc eba6 	blx	40006888 <__aeabi_uidivmod>
4000a13e:	9802      	ldr	r0, [sp, #8]
4000a140:	b921      	cbnz	r1, 4000a14c <ddr3TipSetTiming+0x1d4>
4000a142:	4621      	mov	r1, r4
4000a144:	f7fc eaaa 	blx	4000669c <__aeabi_uidiv>
4000a148:	3801      	subs	r0, #1
4000a14a:	e002      	b.n	4000a152 <ddr3TipSetTiming+0x1da>
4000a14c:	4621      	mov	r1, r4
4000a14e:	f7fc eaa6 	blx	4000669c <__aeabi_uidiv>
4000a152:	9002      	str	r0, [sp, #8]
4000a154:	4621      	mov	r1, r4
4000a156:	9803      	ldr	r0, [sp, #12]
4000a158:	f7fc eb96 	blx	40006888 <__aeabi_uidivmod>
4000a15c:	9803      	ldr	r0, [sp, #12]
4000a15e:	b929      	cbnz	r1, 4000a16c <ddr3TipSetTiming+0x1f4>
4000a160:	4621      	mov	r1, r4
4000a162:	f7fc ea9c 	blx	4000669c <__aeabi_uidiv>
4000a166:	f100 3aff 	add.w	sl, r0, #4294967295
4000a16a:	e003      	b.n	4000a174 <ddr3TipSetTiming+0x1fc>
4000a16c:	4621      	mov	r1, r4
4000a16e:	f7fc ea96 	blx	4000669c <__aeabi_uidiv>
4000a172:	4682      	mov	sl, r0
4000a174:	9a05      	ldr	r2, [sp, #20]
4000a176:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
4000a17a:	4b12      	ldr	r3, [pc, #72]	; (4000a1c4 <ddr3TipSetTiming+0x24c>)
4000a17c:	4621      	mov	r1, r4
4000a17e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000a182:	fb0b fb03 	mul.w	fp, fp, r3
4000a186:	4658      	mov	r0, fp
4000a188:	f7fc ea88 	blx	4000669c <__aeabi_uidiv>
4000a18c:	4621      	mov	r1, r4
4000a18e:	fb04 f300 	mul.w	r3, r4, r0
4000a192:	4680      	mov	r8, r0
4000a194:	459b      	cmp	fp, r3
4000a196:	bf08      	it	eq
4000a198:	f100 38ff 	addeq.w	r8, r0, #4294967295
4000a19c:	4648      	mov	r0, r9
4000a19e:	f7fc eb74 	blx	40006888 <__aeabi_uidivmod>
4000a1a2:	4648      	mov	r0, r9
4000a1a4:	b981      	cbnz	r1, 4000a1c8 <ddr3TipSetTiming+0x250>
4000a1a6:	4621      	mov	r1, r4
4000a1a8:	f7fc ea78 	blx	4000669c <__aeabi_uidiv>
4000a1ac:	f100 39ff 	add.w	r9, r0, #4294967295
4000a1b0:	e00e      	b.n	4000a1d0 <ddr3TipSetTiming+0x258>
4000a1b2:	bf00      	nop
4000a1b4:	40020428 	andmi	r0, r2, r8, lsr #8
4000a1b8:	000f4240 	andeq	r4, pc, r0, asr #4
4000a1bc:	4001749c 	mulmi	r1, ip, r4
4000a1c0:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000a1c4:	40018c12 	andmi	r8, r1, r2, lsl ip
4000a1c8:	4621      	mov	r1, r4
4000a1ca:	f7fc ea68 	blx	4000669c <__aeabi_uidiv>
4000a1ce:	4681      	mov	r9, r0
4000a1d0:	9b04      	ldr	r3, [sp, #16]
4000a1d2:	4638      	mov	r0, r7
4000a1d4:	4631      	mov	r1, r6
4000a1d6:	4c67      	ldr	r4, [pc, #412]	; (4000a374 <ddr3TipSetTiming+0x3fc>)
4000a1d8:	f3c3 1201 	ubfx	r2, r3, #4, #2
4000a1dc:	f003 030f 	and.w	r3, r3, #15
4000a1e0:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
4000a1e4:	9a06      	ldr	r2, [sp, #24]
4000a1e6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
4000a1ea:	9a07      	ldr	r2, [sp, #28]
4000a1ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
4000a1f0:	9a08      	ldr	r2, [sp, #32]
4000a1f2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
4000a1f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000a1f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
4000a1fc:	9a02      	ldr	r2, [sp, #8]
4000a1fe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
4000a202:	462a      	mov	r2, r5
4000a204:	ea43 730a 	orr.w	r3, r3, sl, lsl #28
4000a208:	9300      	str	r3, [sp, #0]
4000a20a:	f46f 0340 	mvn.w	r3, #12582912	; 0xc00000
4000a20e:	9301      	str	r3, [sp, #4]
4000a210:	f241 4308 	movw	r3, #5128	; 0x1408
4000a214:	f7ff fea0 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a218:	6020      	str	r0, [r4, #0]
4000a21a:	2800      	cmp	r0, #0
4000a21c:	f040 80a3 	bne.w	4000a366 <ddr3TipSetTiming+0x3ee>
4000a220:	f008 037f 	and.w	r3, r8, #127	; 0x7f
4000a224:	4638      	mov	r0, r7
4000a226:	9300      	str	r3, [sp, #0]
4000a228:	4631      	mov	r1, r6
4000a22a:	237f      	movs	r3, #127	; 0x7f
4000a22c:	462a      	mov	r2, r5
4000a22e:	9301      	str	r3, [sp, #4]
4000a230:	f241 430c 	movw	r3, #5132	; 0x140c
4000a234:	f7ff fe90 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a238:	6020      	str	r0, [r4, #0]
4000a23a:	2800      	cmp	r0, #0
4000a23c:	f040 8093 	bne.w	4000a366 <ddr3TipSetTiming+0x3ee>
4000a240:	f44f 73c0 	mov.w	r3, #384	; 0x180
4000a244:	4638      	mov	r0, r7
4000a246:	9300      	str	r3, [sp, #0]
4000a248:	4631      	mov	r1, r6
4000a24a:	9301      	str	r3, [sp, #4]
4000a24c:	462a      	mov	r2, r5
4000a24e:	f241 430c 	movw	r3, #5132	; 0x140c
4000a252:	f7ff fe81 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a256:	6020      	str	r0, [r4, #0]
4000a258:	2800      	cmp	r0, #0
4000a25a:	f040 8084 	bne.w	4000a366 <ddr3TipSetTiming+0x3ee>
4000a25e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
4000a262:	4638      	mov	r0, r7
4000a264:	9300      	str	r3, [sp, #0]
4000a266:	4631      	mov	r1, r6
4000a268:	9301      	str	r3, [sp, #4]
4000a26a:	462a      	mov	r2, r5
4000a26c:	f241 430c 	movw	r3, #5132	; 0x140c
4000a270:	f7ff fe72 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a274:	6020      	str	r0, [r4, #0]
4000a276:	2800      	cmp	r0, #0
4000a278:	d175      	bne.n	4000a366 <ddr3TipSetTiming+0x3ee>
4000a27a:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
4000a27e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
4000a282:	4631      	mov	r1, r6
4000a284:	e88d 0009 	stmia.w	sp, {r0, r3}
4000a288:	462a      	mov	r2, r5
4000a28a:	4638      	mov	r0, r7
4000a28c:	f241 430c 	movw	r3, #5132	; 0x140c
4000a290:	f7ff fe62 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a294:	6020      	str	r0, [r4, #0]
4000a296:	2800      	cmp	r0, #0
4000a298:	d165      	bne.n	4000a366 <ddr3TipSetTiming+0x3ee>
4000a29a:	f3c8 18c2 	ubfx	r8, r8, #7, #3
4000a29e:	4638      	mov	r0, r7
4000a2a0:	4631      	mov	r1, r6
4000a2a2:	462a      	mov	r2, r5
4000a2a4:	ea4f 4308 	mov.w	r3, r8, lsl #16
4000a2a8:	9300      	str	r3, [sp, #0]
4000a2aa:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
4000a2ae:	9301      	str	r3, [sp, #4]
4000a2b0:	f241 430c 	movw	r3, #5132	; 0x140c
4000a2b4:	f7ff fe50 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a2b8:	6020      	str	r0, [r4, #0]
4000a2ba:	2800      	cmp	r0, #0
4000a2bc:	d153      	bne.n	4000a366 <ddr3TipSetTiming+0x3ee>
4000a2be:	9000      	str	r0, [sp, #0]
4000a2c0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
4000a2c4:	4638      	mov	r0, r7
4000a2c6:	9301      	str	r3, [sp, #4]
4000a2c8:	4631      	mov	r1, r6
4000a2ca:	462a      	mov	r2, r5
4000a2cc:	f241 430c 	movw	r3, #5132	; 0x140c
4000a2d0:	f7ff fe42 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a2d4:	6020      	str	r0, [r4, #0]
4000a2d6:	2800      	cmp	r0, #0
4000a2d8:	d145      	bne.n	4000a366 <ddr3TipSetTiming+0x3ee>
4000a2da:	f009 030f 	and.w	r3, r9, #15
4000a2de:	4638      	mov	r0, r7
4000a2e0:	4631      	mov	r1, r6
4000a2e2:	462a      	mov	r2, r5
4000a2e4:	065b      	lsls	r3, r3, #25
4000a2e6:	9300      	str	r3, [sp, #0]
4000a2e8:	f04f 73f0 	mov.w	r3, #31457280	; 0x1e00000
4000a2ec:	9301      	str	r3, [sp, #4]
4000a2ee:	f241 430c 	movw	r3, #5132	; 0x140c
4000a2f2:	f7ff fe31 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a2f6:	6020      	str	r0, [r4, #0]
4000a2f8:	2800      	cmp	r0, #0
4000a2fa:	d134      	bne.n	4000a366 <ddr3TipSetTiming+0x3ee>
4000a2fc:	ea4f 1919 	mov.w	r9, r9, lsr #4
4000a300:	4638      	mov	r0, r7
4000a302:	4631      	mov	r1, r6
4000a304:	462a      	mov	r2, r5
4000a306:	ea4f 7389 	mov.w	r3, r9, lsl #30
4000a30a:	9300      	str	r3, [sp, #0]
4000a30c:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
4000a310:	9301      	str	r3, [sp, #4]
4000a312:	f241 430c 	movw	r3, #5132	; 0x140c
4000a316:	f7ff fe1f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a31a:	6020      	str	r0, [r4, #0]
4000a31c:	bb18      	cbnz	r0, 4000a366 <ddr3TipSetTiming+0x3ee>
4000a31e:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
4000a322:	f04f 53f0 	mov.w	r3, #503316480	; 0x1e000000
4000a326:	4638      	mov	r0, r7
4000a328:	e88d 000a 	stmia.w	sp, {r1, r3}
4000a32c:	462a      	mov	r2, r5
4000a32e:	4631      	mov	r1, r6
4000a330:	f241 430c 	movw	r3, #5132	; 0x140c
4000a334:	f7ff fe10 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a338:	6020      	str	r0, [r4, #0]
4000a33a:	b120      	cbz	r0, 4000a346 <ddr3TipSetTiming+0x3ce>
4000a33c:	f007 fa8a 	bl	40011854 <gtBreakOnFail>
4000a340:	4b0c      	ldr	r3, [pc, #48]	; (4000a374 <ddr3TipSetTiming+0x3fc>)
4000a342:	6818      	ldr	r0, [r3, #0]
4000a344:	e012      	b.n	4000a36c <ddr3TipSetTiming+0x3f4>
4000a346:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000a34a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
4000a34e:	4638      	mov	r0, r7
4000a350:	e88d 000c 	stmia.w	sp, {r2, r3}
4000a354:	4631      	mov	r1, r6
4000a356:	462a      	mov	r2, r5
4000a358:	f241 430c 	movw	r3, #5132	; 0x140c
4000a35c:	4c05      	ldr	r4, [pc, #20]	; (4000a374 <ddr3TipSetTiming+0x3fc>)
4000a35e:	f7ff fdfb 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a362:	6020      	str	r0, [r4, #0]
4000a364:	b110      	cbz	r0, 4000a36c <ddr3TipSetTiming+0x3f4>
4000a366:	f007 fa75 	bl	40011854 <gtBreakOnFail>
4000a36a:	6820      	ldr	r0, [r4, #0]
4000a36c:	b00b      	add	sp, #44	; 0x2c
4000a36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a372:	bf00      	nop
4000a374:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipWriteOdt:

4000a378 <ddr3TipWriteOdt>:
ddr3TipWriteOdt():
4000a378:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a37c:	f103 3cff 	add.w	ip, r3, #4294967295
4000a380:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
4000a384:	4607      	mov	r7, r0
4000a386:	ea4f 780c 	mov.w	r8, ip, lsl #28
4000a38a:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
4000a38e:	ebc9 0e03 	rsb	lr, r9, r3
4000a392:	3306      	adds	r3, #6
4000a394:	f003 0a0f 	and.w	sl, r3, #15
4000a398:	ea4f 4818 	mov.w	r8, r8, lsr #16
4000a39c:	091b      	lsrs	r3, r3, #4
4000a39e:	f10e 0406 	add.w	r4, lr, #6
4000a3a2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
4000a3a6:	f10e 0e01 	add.w	lr, lr, #1
4000a3aa:	ea48 5c8c 	orr.w	ip, r8, ip, lsl #22
4000a3ae:	f3c4 1b00 	ubfx	fp, r4, #4, #1
4000a3b2:	ea4c 5cc3 	orr.w	ip, ip, r3, lsl #23
4000a3b6:	4b27      	ldr	r3, [pc, #156]	; (4000a454 <ddr3TipWriteOdt+0xdc>)
4000a3b8:	f004 040f 	and.w	r4, r4, #15
4000a3bc:	ea4c 1c0e 	orr.w	ip, ip, lr, lsl #4
4000a3c0:	460e      	mov	r6, r1
4000a3c2:	4615      	mov	r5, r2
4000a3c4:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
4000a3c8:	9301      	str	r3, [sp, #4]
4000a3ca:	f241 4328 	movw	r3, #5160	; 0x1428
4000a3ce:	ea44 544b 	orr.w	r4, r4, fp, lsl #21
4000a3d2:	9400      	str	r4, [sp, #0]
4000a3d4:	f7ff fdc0 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a3d8:	4c1f      	ldr	r4, [pc, #124]	; (4000a458 <ddr3TipWriteOdt+0xe0>)
4000a3da:	6020      	str	r0, [r4, #0]
4000a3dc:	2800      	cmp	r0, #0
4000a3de:	d133      	bne.n	4000a448 <ddr3TipWriteOdt+0xd0>
4000a3e0:	f109 33ff 	add.w	r3, r9, #4294967295
4000a3e4:	f109 0905 	add.w	r9, r9, #5
4000a3e8:	4638      	mov	r0, r7
4000a3ea:	4631      	mov	r1, r6
4000a3ec:	ea4f 3909 	mov.w	r9, r9, lsl #12
4000a3f0:	462a      	mov	r2, r5
4000a3f2:	ea49 2303 	orr.w	r3, r9, r3, lsl #8
4000a3f6:	f043 0391 	orr.w	r3, r3, #145	; 0x91
4000a3fa:	9300      	str	r3, [sp, #0]
4000a3fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000a400:	9301      	str	r3, [sp, #4]
4000a402:	f241 437c 	movw	r3, #5244	; 0x147c
4000a406:	f7ff fda7 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a40a:	6020      	str	r0, [r4, #0]
4000a40c:	b9e0      	cbnz	r0, 4000a448 <ddr3TipWriteOdt+0xd0>
4000a40e:	4b13      	ldr	r3, [pc, #76]	; (4000a45c <ddr3TipWriteOdt+0xe4>)
4000a410:	681b      	ldr	r3, [r3, #0]
4000a412:	2b01      	cmp	r3, #1
4000a414:	d10b      	bne.n	4000a42e <ddr3TipWriteOdt+0xb6>
4000a416:	230f      	movs	r3, #15
4000a418:	4638      	mov	r0, r7
4000a41a:	9300      	str	r3, [sp, #0]
4000a41c:	4631      	mov	r1, r6
4000a41e:	9301      	str	r3, [sp, #4]
4000a420:	462a      	mov	r2, r5
4000a422:	f241 4398 	movw	r3, #5272	; 0x1498
4000a426:	f7ff fd97 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a42a:	6020      	str	r0, [r4, #0]
4000a42c:	b960      	cbnz	r0, 4000a448 <ddr3TipWriteOdt+0xd0>
4000a42e:	230f      	movs	r3, #15
4000a430:	4638      	mov	r0, r7
4000a432:	9300      	str	r3, [sp, #0]
4000a434:	4631      	mov	r1, r6
4000a436:	9301      	str	r3, [sp, #4]
4000a438:	462a      	mov	r2, r5
4000a43a:	f241 439c 	movw	r3, #5276	; 0x149c
4000a43e:	4c06      	ldr	r4, [pc, #24]	; (4000a458 <ddr3TipWriteOdt+0xe0>)
4000a440:	f7ff fd8a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a444:	6020      	str	r0, [r4, #0]
4000a446:	b110      	cbz	r0, 4000a44e <ddr3TipWriteOdt+0xd6>
4000a448:	f007 fa04 	bl	40011854 <gtBreakOnFail>
4000a44c:	6820      	ldr	r0, [r4, #0]
4000a44e:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a452:	bf00      	nop
4000a454:	000ffff0 	strdeq	pc, [pc], -r0
4000a458:	400206c0 	andmi	r0, r2, r0, asr #13
4000a45c:	400187d0 	ldrdmi	r8, [r1], -r0

Disassembly of section .text.ddr3TipConfigureCs:

4000a460 <ddr3TipConfigureCs>:
ddr3TipConfigureCs():
4000a460:	2b01      	cmp	r3, #1
4000a462:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a466:	4680      	mov	r8, r0
4000a468:	b085      	sub	sp, #20
4000a46a:	460d      	mov	r5, r1
4000a46c:	4616      	mov	r6, r2
4000a46e:	461f      	mov	r7, r3
4000a470:	d164      	bne.n	4000a53c <ddr3TipConfigureCs+0xdc>
4000a472:	f8df 911c 	ldr.w	r9, [pc, #284]	; 4000a590 <ddr3TipConfigureCs+0x130>
4000a476:	f04f 0b58 	mov.w	fp, #88	; 0x58
4000a47a:	fb0b fb01 	mul.w	fp, fp, r1
4000a47e:	f04f 0c03 	mov.w	ip, #3
4000a482:	f8d9 3000 	ldr.w	r3, [r9]
4000a486:	ea4f 0a82 	mov.w	sl, r2, lsl #2
4000a48a:	462a      	mov	r2, r5
4000a48c:	4c3e      	ldr	r4, [pc, #248]	; (4000a588 <ddr3TipConfigureCs+0x128>)
4000a48e:	445b      	add	r3, fp
4000a490:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
4000a494:	f8cd c00c 	str.w	ip, [sp, #12]
4000a498:	f113 33ff 	adds.w	r3, r3, #4294967295
4000a49c:	bf18      	it	ne
4000a49e:	2301      	movne	r3, #1
4000a4a0:	2100      	movs	r1, #0
4000a4a2:	fa03 f30a 	lsl.w	r3, r3, sl
4000a4a6:	9300      	str	r3, [sp, #0]
4000a4a8:	fa0c f30a 	lsl.w	r3, ip, sl
4000a4ac:	9301      	str	r3, [sp, #4]
4000a4ae:	f241 4310 	movw	r3, #5136	; 0x1410
4000a4b2:	f7ff fd51 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a4b6:	f8dd c00c 	ldr.w	ip, [sp, #12]
4000a4ba:	4601      	mov	r1, r0
4000a4bc:	6020      	str	r0, [r4, #0]
4000a4be:	2800      	cmp	r0, #0
4000a4c0:	d159      	bne.n	4000a576 <ddr3TipConfigureCs+0x116>
4000a4c2:	f8d9 3000 	ldr.w	r3, [r9]
4000a4c6:	f10a 0a02 	add.w	sl, sl, #2
4000a4ca:	4a30      	ldr	r2, [pc, #192]	; (4000a58c <ddr3TipConfigureCs+0x12c>)
4000a4cc:	4640      	mov	r0, r8
4000a4ce:	445b      	add	r3, fp
4000a4d0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
4000a4d4:	f812 9003 	ldrb.w	r9, [r2, r3]
4000a4d8:	462a      	mov	r2, r5
4000a4da:	f009 0303 	and.w	r3, r9, #3
4000a4de:	fa03 f30a 	lsl.w	r3, r3, sl
4000a4e2:	9300      	str	r3, [sp, #0]
4000a4e4:	fa0c f30a 	lsl.w	r3, ip, sl
4000a4e8:	9301      	str	r3, [sp, #4]
4000a4ea:	f241 4310 	movw	r3, #5136	; 0x1410
4000a4ee:	f7ff fd33 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a4f2:	4601      	mov	r1, r0
4000a4f4:	6020      	str	r0, [r4, #0]
4000a4f6:	2800      	cmp	r0, #0
4000a4f8:	d13d      	bne.n	4000a576 <ddr3TipConfigureCs+0x116>
4000a4fa:	f3c9 0980 	ubfx	r9, r9, #2, #1
4000a4fe:	f106 0314 	add.w	r3, r6, #20
4000a502:	4640      	mov	r0, r8
4000a504:	fa09 f203 	lsl.w	r2, r9, r3
4000a508:	fa07 f303 	lsl.w	r3, r7, r3
4000a50c:	9200      	str	r2, [sp, #0]
4000a50e:	462a      	mov	r2, r5
4000a510:	9301      	str	r3, [sp, #4]
4000a512:	f241 4310 	movw	r3, #5136	; 0x1410
4000a516:	f7ff fd1f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a51a:	4601      	mov	r1, r0
4000a51c:	6020      	str	r0, [r4, #0]
4000a51e:	bb50      	cbnz	r0, 4000a576 <ddr3TipConfigureCs+0x116>
4000a520:	f106 0310 	add.w	r3, r6, #16
4000a524:	4640      	mov	r0, r8
4000a526:	fa07 f303 	lsl.w	r3, r7, r3
4000a52a:	462a      	mov	r2, r5
4000a52c:	9300      	str	r3, [sp, #0]
4000a52e:	9301      	str	r3, [sp, #4]
4000a530:	f241 4310 	movw	r3, #5136	; 0x1410
4000a534:	f7ff fd10 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a538:	6020      	str	r0, [r4, #0]
4000a53a:	b9e0      	cbnz	r0, 4000a576 <ddr3TipConfigureCs+0x116>
4000a53c:	2e02      	cmp	r6, #2
4000a53e:	d902      	bls.n	4000a546 <ddr3TipConfigureCs+0xe6>
4000a540:	2e03      	cmp	r6, #3
4000a542:	d11c      	bne.n	4000a57e <ddr3TipConfigureCs+0x11e>
4000a544:	e008      	b.n	4000a558 <ddr3TipConfigureCs+0xf8>
4000a546:	2301      	movs	r3, #1
4000a548:	360b      	adds	r6, #11
4000a54a:	fa07 f706 	lsl.w	r7, r7, r6
4000a54e:	9700      	str	r7, [sp, #0]
4000a550:	fa03 f606 	lsl.w	r6, r3, r6
4000a554:	9601      	str	r6, [sp, #4]
4000a556:	e004      	b.n	4000a562 <ddr3TipConfigureCs+0x102>
4000a558:	03ff      	lsls	r7, r7, #15
4000a55a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000a55e:	9700      	str	r7, [sp, #0]
4000a560:	9301      	str	r3, [sp, #4]
4000a562:	4640      	mov	r0, r8
4000a564:	2100      	movs	r1, #0
4000a566:	462a      	mov	r2, r5
4000a568:	f241 4304 	movw	r3, #5124	; 0x1404
4000a56c:	f7ff fcf4 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a570:	4c05      	ldr	r4, [pc, #20]	; (4000a588 <ddr3TipConfigureCs+0x128>)
4000a572:	6020      	str	r0, [r4, #0]
4000a574:	b120      	cbz	r0, 4000a580 <ddr3TipConfigureCs+0x120>
4000a576:	f007 f96d 	bl	40011854 <gtBreakOnFail>
4000a57a:	6820      	ldr	r0, [r4, #0]
4000a57c:	e000      	b.n	4000a580 <ddr3TipConfigureCs+0x120>
4000a57e:	2000      	movs	r0, #0
4000a580:	b005      	add	sp, #20
4000a582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a586:	bf00      	nop
4000a588:	400206c0 	andmi	r0, r2, r0, asr #13
4000a58c:	40017728 	andmi	r7, r1, r8, lsr #14
4000a590:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipIFRead:

4000a594 <mvHwsDdr3TipIFRead>:
mvHwsDdr3TipIFRead():
4000a594:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000a596:	252c      	movs	r5, #44	; 0x2c
4000a598:	4c05      	ldr	r4, [pc, #20]	; (4000a5b0 <mvHwsDdr3TipIFRead+0x1c>)
4000a59a:	fb05 4400 	mla	r4, r5, r0, r4
4000a59e:	9d06      	ldr	r5, [sp, #24]
4000a5a0:	b2c0      	uxtb	r0, r0
4000a5a2:	9500      	str	r5, [sp, #0]
4000a5a4:	9d07      	ldr	r5, [sp, #28]
4000a5a6:	9501      	str	r5, [sp, #4]
4000a5a8:	6864      	ldr	r4, [r4, #4]
4000a5aa:	47a0      	blx	r4
4000a5ac:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000a5ae:	bf00      	nop
4000a5b0:	400203dc 	ldrdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipBusAccess:

4000a5b4 <ddr3TipBusAccess>:
ddr3TipBusAccess():
4000a5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a5b8:	b087      	sub	sp, #28
4000a5ba:	4688      	mov	r8, r1
4000a5bc:	4617      	mov	r7, r2
4000a5be:	9d10      	ldr	r5, [sp, #64]	; 0x40
4000a5c0:	9c12      	ldr	r4, [sp, #72]	; 0x48
4000a5c2:	9003      	str	r0, [sp, #12]
4000a5c4:	05ad      	lsls	r5, r5, #22
4000a5c6:	f004 063f 	and.w	r6, r4, #63	; 0x3f
4000a5ca:	eb05 63c3 	add.w	r3, r5, r3, lsl #27
4000a5ce:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
4000a5d2:	f3c4 1481 	ubfx	r4, r4, #6, #2
4000a5d6:	eb03 6585 	add.w	r5, r3, r5, lsl #26
4000a5da:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
4000a5de:	eb05 4506 	add.w	r5, r5, r6, lsl #16
4000a5e2:	f89d 6050 	ldrb.w	r6, [sp, #80]	; 0x50
4000a5e6:	18ed      	adds	r5, r5, r3
4000a5e8:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a5ec:	eb05 7404 	add.w	r4, r5, r4, lsl #28
4000a5f0:	f04f 35ff 	mov.w	r5, #4294967295
4000a5f4:	eb04 7686 	add.w	r6, r4, r6, lsl #30
4000a5f8:	9501      	str	r5, [sp, #4]
4000a5fa:	9600      	str	r6, [sp, #0]
4000a5fc:	f7ff fcac 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a600:	4c3b      	ldr	r4, [pc, #236]	; (4000a6f0 <ddr3TipBusAccess+0x13c>)
4000a602:	6020      	str	r0, [r4, #0]
4000a604:	b960      	cbnz	r0, 4000a620 <ddr3TipBusAccess+0x6c>
4000a606:	9803      	ldr	r0, [sp, #12]
4000a608:	4641      	mov	r1, r8
4000a60a:	463a      	mov	r2, r7
4000a60c:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a610:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
4000a614:	9501      	str	r5, [sp, #4]
4000a616:	9600      	str	r6, [sp, #0]
4000a618:	f7ff fc9e 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000a61c:	6020      	str	r0, [r4, #0]
4000a61e:	b118      	cbz	r0, 4000a628 <ddr3TipBusAccess+0x74>
4000a620:	f007 f918 	bl	40011854 <gtBreakOnFail>
4000a624:	6820      	ldr	r0, [r4, #0]
4000a626:	e05f      	b.n	4000a6e8 <ddr3TipBusAccess+0x134>
4000a628:	f1b8 0f00 	cmp.w	r8, #0
4000a62c:	bf0c      	ite	eq
4000a62e:	46b8      	moveq	r8, r7
4000a630:	f04f 0800 	movne.w	r8, #0
4000a634:	f10d 0914 	add.w	r9, sp, #20
4000a638:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 4000a6fc <ddr3TipBusAccess+0x148>
4000a63c:	4605      	mov	r5, r0
4000a63e:	eb09 0788 	add.w	r7, r9, r8, lsl #2
4000a642:	4644      	mov	r4, r8
4000a644:	f8db 3000 	ldr.w	r3, [fp]
4000a648:	781b      	ldrb	r3, [r3, #0]
4000a64a:	fa43 f304 	asr.w	r3, r3, r4
4000a64e:	07db      	lsls	r3, r3, #31
4000a650:	d545      	bpl.n	4000a6de <ddr3TipBusAccess+0x12a>
4000a652:	4622      	mov	r2, r4
4000a654:	9803      	ldr	r0, [sp, #12]
4000a656:	2100      	movs	r1, #0
4000a658:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a65c:	f8cd 9000 	str.w	r9, [sp]
4000a660:	f04f 3aff 	mov.w	sl, #4294967295
4000a664:	f8cd a004 	str.w	sl, [sp, #4]
4000a668:	f7ff ff94 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000a66c:	4a20      	ldr	r2, [pc, #128]	; (4000a6f0 <ddr3TipBusAccess+0x13c>)
4000a66e:	6010      	str	r0, [r2, #0]
4000a670:	b128      	cbz	r0, 4000a67e <ddr3TipBusAccess+0xca>
4000a672:	9202      	str	r2, [sp, #8]
4000a674:	f007 f8ee 	bl	40011854 <gtBreakOnFail>
4000a678:	9a02      	ldr	r2, [sp, #8]
4000a67a:	6816      	ldr	r6, [r2, #0]
4000a67c:	e025      	b.n	4000a6ca <ddr3TipBusAccess+0x116>
4000a67e:	597b      	ldr	r3, [r7, r5]
4000a680:	4606      	mov	r6, r0
4000a682:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000a686:	e017      	b.n	4000a6b8 <ddr3TipBusAccess+0x104>
4000a688:	4b1a      	ldr	r3, [pc, #104]	; (4000a6f4 <ddr3TipBusAccess+0x140>)
4000a68a:	3601      	adds	r6, #1
4000a68c:	429e      	cmp	r6, r3
4000a68e:	d01b      	beq.n	4000a6c8 <ddr3TipBusAccess+0x114>
4000a690:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a694:	9803      	ldr	r0, [sp, #12]
4000a696:	2100      	movs	r1, #0
4000a698:	4622      	mov	r2, r4
4000a69a:	e88d 0600 	stmia.w	sp, {r9, sl}
4000a69e:	f7ff ff79 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000a6a2:	4b13      	ldr	r3, [pc, #76]	; (4000a6f0 <ddr3TipBusAccess+0x13c>)
4000a6a4:	6018      	str	r0, [r3, #0]
4000a6a6:	b120      	cbz	r0, 4000a6b2 <ddr3TipBusAccess+0xfe>
4000a6a8:	f007 f8d4 	bl	40011854 <gtBreakOnFail>
4000a6ac:	4b10      	ldr	r3, [pc, #64]	; (4000a6f0 <ddr3TipBusAccess+0x13c>)
4000a6ae:	681e      	ldr	r6, [r3, #0]
4000a6b0:	e00b      	b.n	4000a6ca <ddr3TipBusAccess+0x116>
4000a6b2:	597b      	ldr	r3, [r7, r5]
4000a6b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000a6b8:	2b00      	cmp	r3, #0
4000a6ba:	d1e5      	bne.n	4000a688 <ddr3TipBusAccess+0xd4>
4000a6bc:	4b0e      	ldr	r3, [pc, #56]	; (4000a6f8 <ddr3TipBusAccess+0x144>)
4000a6be:	429e      	cmp	r6, r3
4000a6c0:	bf94      	ite	ls
4000a6c2:	2600      	movls	r6, #0
4000a6c4:	2601      	movhi	r6, #1
4000a6c6:	e000      	b.n	4000a6ca <ddr3TipBusAccess+0x116>
4000a6c8:	2601      	movs	r6, #1
4000a6ca:	f8df a024 	ldr.w	sl, [pc, #36]	; 4000a6f0 <ddr3TipBusAccess+0x13c>
4000a6ce:	f8ca 6000 	str.w	r6, [sl]
4000a6d2:	b126      	cbz	r6, 4000a6de <ddr3TipBusAccess+0x12a>
4000a6d4:	f007 f8be 	bl	40011854 <gtBreakOnFail>
4000a6d8:	f8da 0000 	ldr.w	r0, [sl]
4000a6dc:	e004      	b.n	4000a6e8 <ddr3TipBusAccess+0x134>
4000a6de:	3401      	adds	r4, #1
4000a6e0:	3504      	adds	r5, #4
4000a6e2:	4544      	cmp	r4, r8
4000a6e4:	d9ae      	bls.n	4000a644 <ddr3TipBusAccess+0x90>
4000a6e6:	2000      	movs	r0, #0
4000a6e8:	b007      	add	sp, #28
4000a6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a6ee:	bf00      	nop
4000a6f0:	400206c0 	andmi	r0, r2, r0, asr #13
4000a6f4:	000f4241 	andeq	r4, pc, r1, asr #4
4000a6f8:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
4000a6fc:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipIfPolling:

4000a700 <ddr3TipIfPolling>:
ddr3TipIfPolling():
4000a700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a704:	2901      	cmp	r1, #1
4000a706:	bf14      	ite	ne
4000a708:	4691      	movne	r9, r2
4000a70a:	f04f 0900 	moveq.w	r9, #0
4000a70e:	b087      	sub	sp, #28
4000a710:	f8df a094 	ldr.w	sl, [pc, #148]	; 4000a7a8 <ddr3TipIfPolling+0xa8>
4000a714:	ae05      	add	r6, sp, #20
4000a716:	4683      	mov	fp, r0
4000a718:	464c      	mov	r4, r9
4000a71a:	f04f 0800 	mov.w	r8, #0
4000a71e:	464f      	mov	r7, r9
4000a720:	9303      	str	r3, [sp, #12]
4000a722:	f8da 3000 	ldr.w	r3, [sl]
4000a726:	781b      	ldrb	r3, [r3, #0]
4000a728:	fa43 f307 	asr.w	r3, r3, r7
4000a72c:	07da      	lsls	r2, r3, #31
4000a72e:	d52c      	bpl.n	4000a78a <ddr3TipIfPolling+0x8a>
4000a730:	2400      	movs	r4, #0
4000a732:	00bd      	lsls	r5, r7, #2
4000a734:	e00f      	b.n	4000a756 <ddr3TipIfPolling+0x56>
4000a736:	9910      	ldr	r1, [sp, #64]	; 0x40
4000a738:	4658      	mov	r0, fp
4000a73a:	463a      	mov	r2, r7
4000a73c:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000a73e:	9600      	str	r6, [sp, #0]
4000a740:	9101      	str	r1, [sp, #4]
4000a742:	2100      	movs	r1, #0
4000a744:	f7ff ff26 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000a748:	2800      	cmp	r0, #0
4000a74a:	d122      	bne.n	4000a792 <ddr3TipIfPolling+0x92>
4000a74c:	59ab      	ldr	r3, [r5, r6]
4000a74e:	9a03      	ldr	r2, [sp, #12]
4000a750:	4293      	cmp	r3, r2
4000a752:	d004      	beq.n	4000a75e <ddr3TipIfPolling+0x5e>
4000a754:	3401      	adds	r4, #1
4000a756:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000a758:	429c      	cmp	r4, r3
4000a75a:	d1ec      	bne.n	4000a736 <ddr3TipIfPolling+0x36>
4000a75c:	e002      	b.n	4000a764 <ddr3TipIfPolling+0x64>
4000a75e:	9912      	ldr	r1, [sp, #72]	; 0x48
4000a760:	428c      	cmp	r4, r1
4000a762:	d309      	bcc.n	4000a778 <ddr3TipIfPolling+0x78>
4000a764:	4a0c      	ldr	r2, [pc, #48]	; (4000a798 <ddr3TipIfPolling+0x98>)
4000a766:	7813      	ldrb	r3, [r2, #0]
4000a768:	2b03      	cmp	r3, #3
4000a76a:	d803      	bhi.n	4000a774 <ddr3TipIfPolling+0x74>
4000a76c:	480b      	ldr	r0, [pc, #44]	; (4000a79c <ddr3TipIfPolling+0x9c>)
4000a76e:	4639      	mov	r1, r7
4000a770:	f009 ff60 	bl	40014634 <mvPrintf>
4000a774:	2001      	movs	r0, #1
4000a776:	4680      	mov	r8, r0
4000a778:	4909      	ldr	r1, [pc, #36]	; (4000a7a0 <ddr3TipIfPolling+0xa0>)
4000a77a:	f110 30ff 	adds.w	r0, r0, #4294967295
4000a77e:	bf18      	it	ne
4000a780:	2001      	movne	r0, #1
4000a782:	780b      	ldrb	r3, [r1, #0]
4000a784:	4907      	ldr	r1, [pc, #28]	; (4000a7a4 <ddr3TipIfPolling+0xa4>)
4000a786:	19ca      	adds	r2, r1, r7
4000a788:	54d0      	strb	r0, [r2, r3]
4000a78a:	3701      	adds	r7, #1
4000a78c:	454f      	cmp	r7, r9
4000a78e:	d9c8      	bls.n	4000a722 <ddr3TipIfPolling+0x22>
4000a790:	4640      	mov	r0, r8
4000a792:	b007      	add	sp, #28
4000a794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a798:	4001873d 	andmi	r8, r1, sp, lsr r7
4000a79c:	400156cc 	andmi	r5, r1, ip, asr #13
4000a7a0:	400207d1 	ldrdmi	r0, [r2], -r1
4000a7a4:	40020408 	andmi	r0, r2, r8, lsl #8
4000a7a8:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipBUSRead:

4000a7ac <mvHwsDdr3TipBUSRead>:
mvHwsDdr3TipBUSRead():
4000a7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a7b0:	b08b      	sub	sp, #44	; 0x2c
4000a7b2:	460d      	mov	r5, r1
4000a7b4:	2102      	movs	r1, #2
4000a7b6:	4617      	mov	r7, r2
4000a7b8:	4606      	mov	r6, r0
4000a7ba:	461c      	mov	r4, r3
4000a7bc:	f89d b050 	ldrb.w	fp, [sp, #80]	; 0x50
4000a7c0:	f006 fa64 	bl	40010c8c <ddr3TipDevAttrGet>
4000a7c4:	2f01      	cmp	r7, #1
4000a7c6:	f04f 0100 	mov.w	r1, #0
4000a7ca:	b2c0      	uxtb	r0, r0
4000a7cc:	9006      	str	r0, [sp, #24]
4000a7ce:	d144      	bne.n	4000a85a <mvHwsDdr3TipBUSRead+0xae>
4000a7d0:	e034      	b.n	4000a83c <mvHwsDdr3TipBUSRead+0x90>
4000a7d2:	f8d8 3000 	ldr.w	r3, [r8]
4000a7d6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a7da:	fa43 f304 	asr.w	r3, r3, r4
4000a7de:	07d9      	lsls	r1, r3, #31
4000a7e0:	d52a      	bpl.n	4000a838 <mvHwsDdr3TipBUSRead+0x8c>
4000a7e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
4000a7e4:	2100      	movs	r1, #0
4000a7e6:	4630      	mov	r0, r6
4000a7e8:	e88d 0810 	stmia.w	sp, {r4, fp}
4000a7ec:	460b      	mov	r3, r1
4000a7ee:	f8cd 900c 	str.w	r9, [sp, #12]
4000a7f2:	9202      	str	r2, [sp, #8]
4000a7f4:	462a      	mov	r2, r5
4000a7f6:	f8cd 9010 	str.w	r9, [sp, #16]
4000a7fa:	f7ff fedb 	bl	4000a5b4 <ddr3TipBusAccess>
4000a7fe:	4f2c      	ldr	r7, [pc, #176]	; (4000a8b0 <mvHwsDdr3TipBUSRead+0x104>)
4000a800:	4601      	mov	r1, r0
4000a802:	f8ca 0000 	str.w	r0, [sl]
4000a806:	b968      	cbnz	r0, 4000a824 <mvHwsDdr3TipBUSRead+0x78>
4000a808:	ab09      	add	r3, sp, #36	; 0x24
4000a80a:	4630      	mov	r0, r6
4000a80c:	9300      	str	r3, [sp, #0]
4000a80e:	462a      	mov	r2, r5
4000a810:	f04f 33ff 	mov.w	r3, #4294967295
4000a814:	9301      	str	r3, [sp, #4]
4000a816:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a81a:	f7ff febb 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000a81e:	f8ca 0000 	str.w	r0, [sl]
4000a822:	b118      	cbz	r0, 4000a82c <mvHwsDdr3TipBUSRead+0x80>
4000a824:	f007 f816 	bl	40011854 <gtBreakOnFail>
4000a828:	6838      	ldr	r0, [r7, #0]
4000a82a:	e03d      	b.n	4000a8a8 <mvHwsDdr3TipBUSRead+0xfc>
4000a82c:	9a07      	ldr	r2, [sp, #28]
4000a82e:	f832 3c04 	ldrh.w	r3, [r2, #-4]
4000a832:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000a834:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
4000a838:	3401      	adds	r4, #1
4000a83a:	e009      	b.n	4000a850 <mvHwsDdr3TipBUSRead+0xa4>
4000a83c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4000a8b4 <mvHwsDdr3TipBUSRead+0x108>
4000a840:	ab0a      	add	r3, sp, #40	; 0x28
4000a842:	f8df a06c 	ldr.w	sl, [pc, #108]	; 4000a8b0 <mvHwsDdr3TipBUSRead+0x104>
4000a846:	460c      	mov	r4, r1
4000a848:	4689      	mov	r9, r1
4000a84a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
4000a84e:	9307      	str	r3, [sp, #28]
4000a850:	9a06      	ldr	r2, [sp, #24]
4000a852:	4294      	cmp	r4, r2
4000a854:	d3bd      	bcc.n	4000a7d2 <mvHwsDdr3TipBUSRead+0x26>
4000a856:	2000      	movs	r0, #0
4000a858:	e026      	b.n	4000a8a8 <mvHwsDdr3TipBUSRead+0xfc>
4000a85a:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000a85c:	4630      	mov	r0, r6
4000a85e:	462a      	mov	r2, r5
4000a860:	e88d 0810 	stmia.w	sp, {r4, fp}
4000a864:	9103      	str	r1, [sp, #12]
4000a866:	9302      	str	r3, [sp, #8]
4000a868:	463b      	mov	r3, r7
4000a86a:	9104      	str	r1, [sp, #16]
4000a86c:	f7ff fea2 	bl	4000a5b4 <ddr3TipBusAccess>
4000a870:	4c0f      	ldr	r4, [pc, #60]	; (4000a8b0 <mvHwsDdr3TipBUSRead+0x104>)
4000a872:	4601      	mov	r1, r0
4000a874:	6020      	str	r0, [r4, #0]
4000a876:	b960      	cbnz	r0, 4000a892 <mvHwsDdr3TipBUSRead+0xe6>
4000a878:	ab09      	add	r3, sp, #36	; 0x24
4000a87a:	4630      	mov	r0, r6
4000a87c:	9300      	str	r3, [sp, #0]
4000a87e:	462a      	mov	r2, r5
4000a880:	f04f 33ff 	mov.w	r3, #4294967295
4000a884:	9301      	str	r3, [sp, #4]
4000a886:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a88a:	f7ff fe83 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000a88e:	6020      	str	r0, [r4, #0]
4000a890:	b118      	cbz	r0, 4000a89a <mvHwsDdr3TipBUSRead+0xee>
4000a892:	f006 ffdf 	bl	40011854 <gtBreakOnFail>
4000a896:	6820      	ldr	r0, [r4, #0]
4000a898:	e006      	b.n	4000a8a8 <mvHwsDdr3TipBUSRead+0xfc>
4000a89a:	aa0a      	add	r2, sp, #40	; 0x28
4000a89c:	eb02 0585 	add.w	r5, r2, r5, lsl #2
4000a8a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000a8a2:	f835 3c04 	ldrh.w	r3, [r5, #-4]
4000a8a6:	6013      	str	r3, [r2, #0]
4000a8a8:	b00b      	add	sp, #44	; 0x2c
4000a8aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a8ae:	bf00      	nop
4000a8b0:	400206c0 	andmi	r0, r2, r0, asr #13
4000a8b4:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipBUSWrite:

4000a8b8 <mvHwsDdr3TipBUSWrite>:
mvHwsDdr3TipBUSWrite():
4000a8b8:	b510      	push	{r4, lr}
4000a8ba:	b086      	sub	sp, #24
4000a8bc:	9c08      	ldr	r4, [sp, #32]
4000a8be:	9400      	str	r4, [sp, #0]
4000a8c0:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
4000a8c4:	9401      	str	r4, [sp, #4]
4000a8c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
4000a8c8:	9402      	str	r4, [sp, #8]
4000a8ca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
4000a8cc:	9403      	str	r4, [sp, #12]
4000a8ce:	2401      	movs	r4, #1
4000a8d0:	9404      	str	r4, [sp, #16]
4000a8d2:	f7ff fe6f 	bl	4000a5b4 <ddr3TipBusAccess>
4000a8d6:	4c04      	ldr	r4, [pc, #16]	; (4000a8e8 <mvHwsDdr3TipBUSWrite+0x30>)
4000a8d8:	6020      	str	r0, [r4, #0]
4000a8da:	b110      	cbz	r0, 4000a8e2 <mvHwsDdr3TipBUSWrite+0x2a>
4000a8dc:	f006 ffba 	bl	40011854 <gtBreakOnFail>
4000a8e0:	6820      	ldr	r0, [r4, #0]
4000a8e2:	b006      	add	sp, #24
4000a8e4:	bd10      	pop	{r4, pc}
4000a8e6:	bf00      	nop
4000a8e8:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipBusReadModifyWrite:

4000a8ec <ddr3TipBusReadModifyWrite>:
ddr3TipBusReadModifyWrite():
4000a8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a8f0:	b087      	sub	sp, #28
4000a8f2:	ad06      	add	r5, sp, #24
4000a8f4:	461e      	mov	r6, r3
4000a8f6:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
4000a8fa:	2300      	movs	r3, #0
4000a8fc:	2901      	cmp	r1, #1
4000a8fe:	bf14      	ite	ne
4000a900:	4692      	movne	sl, r2
4000a902:	469a      	moveq	sl, r3
4000a904:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
4000a908:	f8df b090 	ldr.w	fp, [pc, #144]	; 4000a99c <ddr3TipBusReadModifyWrite+0xb0>
4000a90c:	4607      	mov	r7, r0
4000a90e:	f845 3d04 	str.w	r3, [r5, #-4]!
4000a912:	462b      	mov	r3, r5
4000a914:	4654      	mov	r4, sl
4000a916:	4645      	mov	r5, r8
4000a918:	4698      	mov	r8, r3
4000a91a:	f8db 3000 	ldr.w	r3, [fp]
4000a91e:	781b      	ldrb	r3, [r3, #0]
4000a920:	fa43 f304 	asr.w	r3, r3, r4
4000a924:	07d8      	lsls	r0, r3, #31
4000a926:	d52f      	bpl.n	4000a988 <ddr3TipBusReadModifyWrite+0x9c>
4000a928:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000a92a:	4621      	mov	r1, r4
4000a92c:	4633      	mov	r3, r6
4000a92e:	4638      	mov	r0, r7
4000a930:	9500      	str	r5, [sp, #0]
4000a932:	9201      	str	r2, [sp, #4]
4000a934:	2200      	movs	r2, #0
4000a936:	f8cd 8008 	str.w	r8, [sp, #8]
4000a93a:	f7ff ff37 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000a93e:	4b16      	ldr	r3, [pc, #88]	; (4000a998 <ddr3TipBusReadModifyWrite+0xac>)
4000a940:	4601      	mov	r1, r0
4000a942:	6018      	str	r0, [r3, #0]
4000a944:	b120      	cbz	r0, 4000a950 <ddr3TipBusReadModifyWrite+0x64>
4000a946:	f006 ff85 	bl	40011854 <gtBreakOnFail>
4000a94a:	4a13      	ldr	r2, [pc, #76]	; (4000a998 <ddr3TipBusReadModifyWrite+0xac>)
4000a94c:	6810      	ldr	r0, [r2, #0]
4000a94e:	e01f      	b.n	4000a990 <ddr3TipBusReadModifyWrite+0xa4>
4000a950:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000a952:	4638      	mov	r0, r7
4000a954:	9a13      	ldr	r2, [sp, #76]	; 0x4c
4000a956:	ea09 0903 	and.w	r9, r9, r3
4000a95a:	9b05      	ldr	r3, [sp, #20]
4000a95c:	9600      	str	r6, [sp, #0]
4000a95e:	ea23 0302 	bic.w	r3, r3, r2
4000a962:	4622      	mov	r2, r4
4000a964:	ea49 0903 	orr.w	r9, r9, r3
4000a968:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000a96a:	9501      	str	r5, [sp, #4]
4000a96c:	f8cd 900c 	str.w	r9, [sp, #12]
4000a970:	9302      	str	r3, [sp, #8]
4000a972:	460b      	mov	r3, r1
4000a974:	f7ff ffa0 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000a978:	4a07      	ldr	r2, [pc, #28]	; (4000a998 <ddr3TipBusReadModifyWrite+0xac>)
4000a97a:	6010      	str	r0, [r2, #0]
4000a97c:	b120      	cbz	r0, 4000a988 <ddr3TipBusReadModifyWrite+0x9c>
4000a97e:	f006 ff69 	bl	40011854 <gtBreakOnFail>
4000a982:	4b05      	ldr	r3, [pc, #20]	; (4000a998 <ddr3TipBusReadModifyWrite+0xac>)
4000a984:	6818      	ldr	r0, [r3, #0]
4000a986:	e003      	b.n	4000a990 <ddr3TipBusReadModifyWrite+0xa4>
4000a988:	3401      	adds	r4, #1
4000a98a:	4554      	cmp	r4, sl
4000a98c:	d9c5      	bls.n	4000a91a <ddr3TipBusReadModifyWrite+0x2e>
4000a98e:	2000      	movs	r0, #0
4000a990:	b007      	add	sp, #28
4000a992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a996:	bf00      	nop
4000a998:	400206c0 	andmi	r0, r2, r0, asr #13
4000a99c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipConfigurePhy:

4000a9a0 <ddr3TipConfigurePhy>:
ddr3TipConfigurePhy():
4000a9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a9a4:	2102      	movs	r1, #2
4000a9a6:	b087      	sub	sp, #28
4000a9a8:	4604      	mov	r4, r0
4000a9aa:	f006 f96f 	bl	40010c8c <ddr3TipDevAttrGet>
4000a9ae:	4b74      	ldr	r3, [pc, #464]	; (4000ab80 <ddr3TipConfigurePhy+0x1e0>)
4000a9b0:	2200      	movs	r2, #0
4000a9b2:	27a4      	movs	r7, #164	; 0xa4
4000a9b4:	9200      	str	r2, [sp, #0]
4000a9b6:	9201      	str	r2, [sp, #4]
4000a9b8:	9702      	str	r7, [sp, #8]
4000a9ba:	6819      	ldr	r1, [r3, #0]
4000a9bc:	4b71      	ldr	r3, [pc, #452]	; (4000ab84 <ddr3TipConfigurePhy+0x1e4>)
4000a9be:	f001 017f 	and.w	r1, r1, #127	; 0x7f
4000a9c2:	4e71      	ldr	r6, [pc, #452]	; (4000ab88 <ddr3TipConfigurePhy+0x1e8>)
4000a9c4:	681b      	ldr	r3, [r3, #0]
4000a9c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
4000a9ca:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
4000a9ce:	2101      	movs	r1, #1
4000a9d0:	9303      	str	r3, [sp, #12]
4000a9d2:	460b      	mov	r3, r1
4000a9d4:	b2c0      	uxtb	r0, r0
4000a9d6:	9005      	str	r0, [sp, #20]
4000a9d8:	4620      	mov	r0, r4
4000a9da:	f7ff ff6d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000a9de:	4602      	mov	r2, r0
4000a9e0:	6030      	str	r0, [r6, #0]
4000a9e2:	2800      	cmp	r0, #0
4000a9e4:	d168      	bne.n	4000aab8 <ddr3TipConfigurePhy+0x118>
4000a9e6:	4b69      	ldr	r3, [pc, #420]	; (4000ab8c <ddr3TipConfigurePhy+0x1ec>)
4000a9e8:	2501      	movs	r5, #1
4000a9ea:	9000      	str	r0, [sp, #0]
4000a9ec:	4620      	mov	r0, r4
4000a9ee:	9501      	str	r5, [sp, #4]
4000a9f0:	9702      	str	r7, [sp, #8]
4000a9f2:	6819      	ldr	r1, [r3, #0]
4000a9f4:	4b66      	ldr	r3, [pc, #408]	; (4000ab90 <ddr3TipConfigurePhy+0x1f0>)
4000a9f6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
4000a9fa:	681b      	ldr	r3, [r3, #0]
4000a9fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
4000aa00:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
4000aa04:	4629      	mov	r1, r5
4000aa06:	9303      	str	r3, [sp, #12]
4000aa08:	462b      	mov	r3, r5
4000aa0a:	f7ff ff55 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000aa0e:	4602      	mov	r2, r0
4000aa10:	6030      	str	r0, [r6, #0]
4000aa12:	2800      	cmp	r0, #0
4000aa14:	d150      	bne.n	4000aab8 <ddr3TipConfigurePhy+0x118>
4000aa16:	4b5f      	ldr	r3, [pc, #380]	; (4000ab94 <ddr3TipConfigurePhy+0x1f4>)
4000aa18:	27a6      	movs	r7, #166	; 0xa6
4000aa1a:	9000      	str	r0, [sp, #0]
4000aa1c:	9001      	str	r0, [sp, #4]
4000aa1e:	4620      	mov	r0, r4
4000aa20:	9702      	str	r7, [sp, #8]
4000aa22:	6819      	ldr	r1, [r3, #0]
4000aa24:	4b5c      	ldr	r3, [pc, #368]	; (4000ab98 <ddr3TipConfigurePhy+0x1f8>)
4000aa26:	f001 013f 	and.w	r1, r1, #63	; 0x3f
4000aa2a:	681b      	ldr	r3, [r3, #0]
4000aa2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
4000aa30:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
4000aa34:	4629      	mov	r1, r5
4000aa36:	9303      	str	r3, [sp, #12]
4000aa38:	462b      	mov	r3, r5
4000aa3a:	f7ff ff3d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000aa3e:	4602      	mov	r2, r0
4000aa40:	6030      	str	r0, [r6, #0]
4000aa42:	2800      	cmp	r0, #0
4000aa44:	d138      	bne.n	4000aab8 <ddr3TipConfigurePhy+0x118>
4000aa46:	4b55      	ldr	r3, [pc, #340]	; (4000ab9c <ddr3TipConfigurePhy+0x1fc>)
4000aa48:	4620      	mov	r0, r4
4000aa4a:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
4000aa4e:	6819      	ldr	r1, [r3, #0]
4000aa50:	4b53      	ldr	r3, [pc, #332]	; (4000aba0 <ddr3TipConfigurePhy+0x200>)
4000aa52:	f001 013f 	and.w	r1, r1, #63	; 0x3f
4000aa56:	681b      	ldr	r3, [r3, #0]
4000aa58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
4000aa5c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
4000aa60:	4629      	mov	r1, r5
4000aa62:	9303      	str	r3, [sp, #12]
4000aa64:	462b      	mov	r3, r5
4000aa66:	f7ff ff27 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000aa6a:	4602      	mov	r2, r0
4000aa6c:	6030      	str	r0, [r6, #0]
4000aa6e:	bb18      	cbnz	r0, 4000aab8 <ddr3TipConfigurePhy+0x118>
4000aa70:	9000      	str	r0, [sp, #0]
4000aa72:	23a9      	movs	r3, #169	; 0xa9
4000aa74:	9001      	str	r0, [sp, #4]
4000aa76:	4629      	mov	r1, r5
4000aa78:	9302      	str	r3, [sp, #8]
4000aa7a:	462b      	mov	r3, r5
4000aa7c:	9003      	str	r0, [sp, #12]
4000aa7e:	4620      	mov	r0, r4
4000aa80:	f7ff ff1a 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000aa84:	4602      	mov	r2, r0
4000aa86:	6030      	str	r0, [r6, #0]
4000aa88:	b9b0      	cbnz	r0, 4000aab8 <ddr3TipConfigurePhy+0x118>
4000aa8a:	9000      	str	r0, [sp, #0]
4000aa8c:	4629      	mov	r1, r5
4000aa8e:	9001      	str	r0, [sp, #4]
4000aa90:	462b      	mov	r3, r5
4000aa92:	9003      	str	r0, [sp, #12]
4000aa94:	4620      	mov	r0, r4
4000aa96:	27a2      	movs	r7, #162	; 0xa2
4000aa98:	9702      	str	r7, [sp, #8]
4000aa9a:	f7ff ff0d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000aa9e:	4602      	mov	r2, r0
4000aaa0:	6030      	str	r0, [r6, #0]
4000aaa2:	b948      	cbnz	r0, 4000aab8 <ddr3TipConfigurePhy+0x118>
4000aaa4:	9003      	str	r0, [sp, #12]
4000aaa6:	4629      	mov	r1, r5
4000aaa8:	4620      	mov	r0, r4
4000aaaa:	462b      	mov	r3, r5
4000aaac:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
4000aab0:	f7ff ff02 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000aab4:	6030      	str	r0, [r6, #0]
4000aab6:	b118      	cbz	r0, 4000aac0 <ddr3TipConfigurePhy+0x120>
4000aab8:	f006 fecc 	bl	40011854 <gtBreakOnFail>
4000aabc:	6830      	ldr	r0, [r6, #0]
4000aabe:	e05b      	b.n	4000ab78 <ddr3TipConfigurePhy+0x1d8>
4000aac0:	4f38      	ldr	r7, [pc, #224]	; (4000aba4 <ddr3TipConfigurePhy+0x204>)
4000aac2:	683b      	ldr	r3, [r7, #0]
4000aac4:	781b      	ldrb	r3, [r3, #0]
4000aac6:	07da      	lsls	r2, r3, #31
4000aac8:	d53c      	bpl.n	4000ab44 <ddr3TipConfigurePhy+0x1a4>
4000aaca:	4605      	mov	r5, r0
4000aacc:	f04f 09a8 	mov.w	r9, #168	; 0xa8
4000aad0:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 4000aba8 <ddr3TipConfigurePhy+0x208>
4000aad4:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 4000abac <ddr3TipConfigurePhy+0x20c>
4000aad8:	e031      	b.n	4000ab3e <ddr3TipConfigurePhy+0x19e>
4000aada:	683b      	ldr	r3, [r7, #0]
4000aadc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000aae0:	fa43 f305 	asr.w	r3, r3, r5
4000aae4:	07db      	lsls	r3, r3, #31
4000aae6:	d529      	bpl.n	4000ab3c <ddr3TipConfigurePhy+0x19c>
4000aae8:	f8da 2000 	ldr.w	r2, [sl]
4000aaec:	2100      	movs	r1, #0
4000aaee:	2300      	movs	r3, #0
4000aaf0:	e88d 0208 	stmia.w	sp, {r3, r9}
4000aaf4:	f8db 3000 	ldr.w	r3, [fp]
4000aaf8:	4620      	mov	r0, r4
4000aafa:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4000ab88 <ddr3TipConfigurePhy+0x1e8>
4000aafe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
4000ab02:	460a      	mov	r2, r1
4000ab04:	9302      	str	r3, [sp, #8]
4000ab06:	2377      	movs	r3, #119	; 0x77
4000ab08:	9303      	str	r3, [sp, #12]
4000ab0a:	462b      	mov	r3, r5
4000ab0c:	f7ff feee 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000ab10:	4601      	mov	r1, r0
4000ab12:	6030      	str	r0, [r6, #0]
4000ab14:	b968      	cbnz	r0, 4000ab32 <ddr3TipConfigurePhy+0x192>
4000ab16:	2301      	movs	r3, #1
4000ab18:	4620      	mov	r0, r4
4000ab1a:	e88d 0208 	stmia.w	sp, {r3, r9}
4000ab1e:	460a      	mov	r2, r1
4000ab20:	2304      	movs	r3, #4
4000ab22:	9302      	str	r3, [sp, #8]
4000ab24:	2307      	movs	r3, #7
4000ab26:	9303      	str	r3, [sp, #12]
4000ab28:	462b      	mov	r3, r5
4000ab2a:	f7ff fedf 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000ab2e:	6030      	str	r0, [r6, #0]
4000ab30:	b120      	cbz	r0, 4000ab3c <ddr3TipConfigurePhy+0x19c>
4000ab32:	f006 fe8f 	bl	40011854 <gtBreakOnFail>
4000ab36:	f8d8 0000 	ldr.w	r0, [r8]
4000ab3a:	e01d      	b.n	4000ab78 <ddr3TipConfigurePhy+0x1d8>
4000ab3c:	3501      	adds	r5, #1
4000ab3e:	9b05      	ldr	r3, [sp, #20]
4000ab40:	429d      	cmp	r5, r3
4000ab42:	d3ca      	bcc.n	4000aada <ddr3TipConfigurePhy+0x13a>
4000ab44:	2101      	movs	r1, #1
4000ab46:	4620      	mov	r0, r4
4000ab48:	f006 f8a0 	bl	40010c8c <ddr3TipDevAttrGet>
4000ab4c:	1e02      	subs	r2, r0, #0
4000ab4e:	d112      	bne.n	4000ab76 <ddr3TipConfigurePhy+0x1d6>
4000ab50:	2101      	movs	r1, #1
4000ab52:	2390      	movs	r3, #144	; 0x90
4000ab54:	4620      	mov	r0, r4
4000ab56:	9302      	str	r3, [sp, #8]
4000ab58:	f246 0302 	movw	r3, #24578	; 0x6002
4000ab5c:	9303      	str	r3, [sp, #12]
4000ab5e:	460b      	mov	r3, r1
4000ab60:	9200      	str	r2, [sp, #0]
4000ab62:	9201      	str	r2, [sp, #4]
4000ab64:	f7ff fea8 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000ab68:	4c07      	ldr	r4, [pc, #28]	; (4000ab88 <ddr3TipConfigurePhy+0x1e8>)
4000ab6a:	6020      	str	r0, [r4, #0]
4000ab6c:	b120      	cbz	r0, 4000ab78 <ddr3TipConfigurePhy+0x1d8>
4000ab6e:	f006 fe71 	bl	40011854 <gtBreakOnFail>
4000ab72:	6820      	ldr	r0, [r4, #0]
4000ab74:	e000      	b.n	4000ab78 <ddr3TipConfigurePhy+0x1d8>
4000ab76:	2000      	movs	r0, #0
4000ab78:	b007      	add	sp, #28
4000ab7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ab7e:	bf00      	nop
4000ab80:	40018784 	andmi	r8, r1, r4, lsl #15
4000ab84:	4001877c 	andmi	r8, r1, ip, ror r7
4000ab88:	400206c0 	andmi	r0, r2, r0, asr #13
4000ab8c:	400187d4 	ldrdmi	r8, [r1], -r4
4000ab90:	40018778 	andmi	r8, r1, r8, ror r7
4000ab94:	400187c4 	andmi	r8, r1, r4, asr #15
4000ab98:	40018758 	andmi	r8, r1, r8, asr r7
4000ab9c:	40018760 	andmi	r8, r1, r0, ror #14
4000aba0:	40018780 	andmi	r8, r1, r0, lsl #15
4000aba4:	40020428 	andmi	r0, r2, r8, lsr #8
4000aba8:	40018788 	andmi	r8, r1, r8, lsl #15
4000abac:	40018774 	andmi	r8, r1, r4, ror r7

Disassembly of section .text.AdllCalibration:

4000abb0 <AdllCalibration>:
AdllCalibration():
4000abb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000abb4:	b089      	sub	sp, #36	; 0x24
4000abb6:	460e      	mov	r6, r1
4000abb8:	2102      	movs	r1, #2
4000abba:	4604      	mov	r4, r0
4000abbc:	4615      	mov	r5, r2
4000abbe:	9305      	str	r3, [sp, #20]
4000abc0:	f006 f864 	bl	40010c8c <ddr3TipDevAttrGet>
4000abc4:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
4000abc8:	2300      	movs	r3, #0
4000abca:	4631      	mov	r1, r6
4000abcc:	e88d 0108 	stmia.w	sp, {r3, r8}
4000abd0:	462a      	mov	r2, r5
4000abd2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000abd6:	4f8b      	ldr	r7, [pc, #556]	; (4000ae04 <AdllCalibration+0x254>)
4000abd8:	b2c0      	uxtb	r0, r0
4000abda:	9004      	str	r0, [sp, #16]
4000abdc:	4620      	mov	r0, r4
4000abde:	f7ff f9bb 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000abe2:	6038      	str	r0, [r7, #0]
4000abe4:	2800      	cmp	r0, #0
4000abe6:	f040 8107 	bne.w	4000adf8 <AdllCalibration+0x248>
4000abea:	4b87      	ldr	r3, [pc, #540]	; (4000ae08 <AdllCalibration+0x258>)
4000abec:	fa5f fb84 	uxtb.w	fp, r4
4000abf0:	4621      	mov	r1, r4
4000abf2:	220a      	movs	r2, #10
4000abf4:	4658      	mov	r0, fp
4000abf6:	681b      	ldr	r3, [r3, #0]
4000abf8:	4798      	blx	r3
4000abfa:	6038      	str	r0, [r7, #0]
4000abfc:	2800      	cmp	r0, #0
4000abfe:	f040 80fb 	bne.w	4000adf8 <AdllCalibration+0x248>
4000ac02:	4620      	mov	r0, r4
4000ac04:	4631      	mov	r1, r6
4000ac06:	462a      	mov	r2, r5
4000ac08:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000ac0c:	f8cd 8000 	str.w	r8, [sp]
4000ac10:	f8cd 8004 	str.w	r8, [sp, #4]
4000ac14:	f7ff f9a0 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ac18:	6038      	str	r0, [r7, #0]
4000ac1a:	2800      	cmp	r0, #0
4000ac1c:	f040 80ec 	bne.w	4000adf8 <AdllCalibration+0x248>
4000ac20:	4b7a      	ldr	r3, [pc, #488]	; (4000ae0c <AdllCalibration+0x25c>)
4000ac22:	222c      	movs	r2, #44	; 0x2c
4000ac24:	4658      	mov	r0, fp
4000ac26:	9905      	ldr	r1, [sp, #20]
4000ac28:	fb02 3304 	mla	r3, r2, r4, r3
4000ac2c:	aa07      	add	r2, sp, #28
4000ac2e:	68db      	ldr	r3, [r3, #12]
4000ac30:	4798      	blx	r3
4000ac32:	6038      	str	r0, [r7, #0]
4000ac34:	2800      	cmp	r0, #0
4000ac36:	d035      	beq.n	4000aca4 <AdllCalibration+0xf4>
4000ac38:	e0de      	b.n	4000adf8 <AdllCalibration+0x248>
4000ac3a:	f8da 3000 	ldr.w	r3, [sl]
4000ac3e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ac42:	fa43 f308 	asr.w	r3, r3, r8
4000ac46:	07d8      	lsls	r0, r3, #31
4000ac48:	d529      	bpl.n	4000ac9e <AdllCalibration+0xee>
4000ac4a:	2200      	movs	r2, #0
4000ac4c:	2392      	movs	r3, #146	; 0x92
4000ac4e:	e88d 000c 	stmia.w	sp, {r2, r3}
4000ac52:	4620      	mov	r0, r4
4000ac54:	f89d 301d 	ldrb.w	r3, [sp, #29]
4000ac58:	4631      	mov	r1, r6
4000ac5a:	462a      	mov	r2, r5
4000ac5c:	4f69      	ldr	r7, [pc, #420]	; (4000ae04 <AdllCalibration+0x254>)
4000ac5e:	021b      	lsls	r3, r3, #8
4000ac60:	9302      	str	r3, [sp, #8]
4000ac62:	f44f 63e0 	mov.w	r3, #1792	; 0x700
4000ac66:	9303      	str	r3, [sp, #12]
4000ac68:	4643      	mov	r3, r8
4000ac6a:	f7ff fe3f 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000ac6e:	f8c9 0000 	str.w	r0, [r9]
4000ac72:	2800      	cmp	r0, #0
4000ac74:	f040 80c0 	bne.w	4000adf8 <AdllCalibration+0x248>
4000ac78:	2394      	movs	r3, #148	; 0x94
4000ac7a:	9301      	str	r3, [sp, #4]
4000ac7c:	f89d 301e 	ldrb.w	r3, [sp, #30]
4000ac80:	4631      	mov	r1, r6
4000ac82:	9000      	str	r0, [sp, #0]
4000ac84:	462a      	mov	r2, r5
4000ac86:	4620      	mov	r0, r4
4000ac88:	9302      	str	r3, [sp, #8]
4000ac8a:	2307      	movs	r3, #7
4000ac8c:	9303      	str	r3, [sp, #12]
4000ac8e:	4643      	mov	r3, r8
4000ac90:	f7ff fe2c 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000ac94:	f8c9 0000 	str.w	r0, [r9]
4000ac98:	2800      	cmp	r0, #0
4000ac9a:	f040 80ad 	bne.w	4000adf8 <AdllCalibration+0x248>
4000ac9e:	f108 0801 	add.w	r8, r8, #1
4000aca2:	e003      	b.n	4000acac <AdllCalibration+0xfc>
4000aca4:	f8df a178 	ldr.w	sl, [pc, #376]	; 4000ae20 <AdllCalibration+0x270>
4000aca8:	4680      	mov	r8, r0
4000acaa:	46b9      	mov	r9, r7
4000acac:	9b04      	ldr	r3, [sp, #16]
4000acae:	4598      	cmp	r8, r3
4000acb0:	d3c3      	bcc.n	4000ac3a <AdllCalibration+0x8a>
4000acb2:	2700      	movs	r7, #0
4000acb4:	f04f 0801 	mov.w	r8, #1
4000acb8:	f8df 9148 	ldr.w	r9, [pc, #328]	; 4000ae04 <AdllCalibration+0x254>
4000acbc:	e02d      	b.n	4000ad1a <AdllCalibration+0x16a>
4000acbe:	f89d 301d 	ldrb.w	r3, [sp, #29]
4000acc2:	2292      	movs	r2, #146	; 0x92
4000acc4:	2100      	movs	r1, #0
4000acc6:	9201      	str	r2, [sp, #4]
4000acc8:	4620      	mov	r0, r4
4000acca:	462a      	mov	r2, r5
4000accc:	021b      	lsls	r3, r3, #8
4000acce:	9302      	str	r3, [sp, #8]
4000acd0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
4000acd4:	9303      	str	r3, [sp, #12]
4000acd6:	463b      	mov	r3, r7
4000acd8:	f8cd 8000 	str.w	r8, [sp]
4000acdc:	f7ff fe06 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000ace0:	f8df a120 	ldr.w	sl, [pc, #288]	; 4000ae04 <AdllCalibration+0x254>
4000ace4:	4601      	mov	r1, r0
4000ace6:	f8c9 0000 	str.w	r0, [r9]
4000acea:	b980      	cbnz	r0, 4000ad0e <AdllCalibration+0x15e>
4000acec:	2394      	movs	r3, #148	; 0x94
4000acee:	9301      	str	r3, [sp, #4]
4000acf0:	f89d 301e 	ldrb.w	r3, [sp, #30]
4000acf4:	4620      	mov	r0, r4
4000acf6:	462a      	mov	r2, r5
4000acf8:	f8cd 8000 	str.w	r8, [sp]
4000acfc:	9302      	str	r3, [sp, #8]
4000acfe:	2307      	movs	r3, #7
4000ad00:	9303      	str	r3, [sp, #12]
4000ad02:	463b      	mov	r3, r7
4000ad04:	f7ff fdf2 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000ad08:	f8c9 0000 	str.w	r0, [r9]
4000ad0c:	b120      	cbz	r0, 4000ad18 <AdllCalibration+0x168>
4000ad0e:	f006 fda1 	bl	40011854 <gtBreakOnFail>
4000ad12:	f8da 0000 	ldr.w	r0, [sl]
4000ad16:	e072      	b.n	4000adfe <AdllCalibration+0x24e>
4000ad18:	3701      	adds	r7, #1
4000ad1a:	9b04      	ldr	r3, [sp, #16]
4000ad1c:	429f      	cmp	r7, r3
4000ad1e:	d1ce      	bne.n	4000acbe <AdllCalibration+0x10e>
4000ad20:	2300      	movs	r3, #0
4000ad22:	f04f 4840 	mov.w	r8, #3221225472	; 0xc0000000
4000ad26:	4620      	mov	r0, r4
4000ad28:	e88d 0108 	stmia.w	sp, {r3, r8}
4000ad2c:	4631      	mov	r1, r6
4000ad2e:	462a      	mov	r2, r5
4000ad30:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000ad34:	4f33      	ldr	r7, [pc, #204]	; (4000ae04 <AdllCalibration+0x254>)
4000ad36:	f7ff f90f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ad3a:	4681      	mov	r9, r0
4000ad3c:	6038      	str	r0, [r7, #0]
4000ad3e:	2800      	cmp	r0, #0
4000ad40:	d15a      	bne.n	4000adf8 <AdllCalibration+0x248>
4000ad42:	4b33      	ldr	r3, [pc, #204]	; (4000ae10 <AdllCalibration+0x260>)
4000ad44:	9a05      	ldr	r2, [sp, #20]
4000ad46:	6819      	ldr	r1, [r3, #0]
4000ad48:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
4000ad4c:	f7fb eca6 	blx	4000669c <__aeabi_uidiv>
4000ad50:	4601      	mov	r1, r0
4000ad52:	2064      	movs	r0, #100	; 0x64
4000ad54:	f7fb eca2 	blx	4000669c <__aeabi_uidiv>
4000ad58:	4b2b      	ldr	r3, [pc, #172]	; (4000ae08 <AdllCalibration+0x258>)
4000ad5a:	4649      	mov	r1, r9
4000ad5c:	681b      	ldr	r3, [r3, #0]
4000ad5e:	4602      	mov	r2, r0
4000ad60:	4658      	mov	r0, fp
4000ad62:	4798      	blx	r3
4000ad64:	6038      	str	r0, [r7, #0]
4000ad66:	2800      	cmp	r0, #0
4000ad68:	d146      	bne.n	4000adf8 <AdllCalibration+0x248>
4000ad6a:	4620      	mov	r0, r4
4000ad6c:	4631      	mov	r1, r6
4000ad6e:	462a      	mov	r2, r5
4000ad70:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000ad74:	f8cd 8000 	str.w	r8, [sp]
4000ad78:	f8cd 8004 	str.w	r8, [sp, #4]
4000ad7c:	f7ff f8ec 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ad80:	6038      	str	r0, [r7, #0]
4000ad82:	2800      	cmp	r0, #0
4000ad84:	d138      	bne.n	4000adf8 <AdllCalibration+0x248>
4000ad86:	f241 6274 	movw	r2, #5748	; 0x1674
4000ad8a:	9201      	str	r2, [sp, #4]
4000ad8c:	4a21      	ldr	r2, [pc, #132]	; (4000ae14 <AdllCalibration+0x264>)
4000ad8e:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
4000ad92:	4620      	mov	r0, r4
4000ad94:	4631      	mov	r1, r6
4000ad96:	9300      	str	r3, [sp, #0]
4000ad98:	9202      	str	r2, [sp, #8]
4000ad9a:	462a      	mov	r2, r5
4000ad9c:	f7ff fcb0 	bl	4000a700 <ddr3TipIfPolling>
4000ada0:	b130      	cbz	r0, 4000adb0 <AdllCalibration+0x200>
4000ada2:	4b1d      	ldr	r3, [pc, #116]	; (4000ae18 <AdllCalibration+0x268>)
4000ada4:	781b      	ldrb	r3, [r3, #0]
4000ada6:	2b03      	cmp	r3, #3
4000ada8:	d802      	bhi.n	4000adb0 <AdllCalibration+0x200>
4000adaa:	481c      	ldr	r0, [pc, #112]	; (4000ae1c <AdllCalibration+0x26c>)
4000adac:	f009 fc42 	bl	40014634 <mvPrintf>
4000adb0:	2300      	movs	r3, #0
4000adb2:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
4000adb6:	4620      	mov	r0, r4
4000adb8:	e88d 0108 	stmia.w	sp, {r3, r8}
4000adbc:	4631      	mov	r1, r6
4000adbe:	462a      	mov	r2, r5
4000adc0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000adc4:	4f0f      	ldr	r7, [pc, #60]	; (4000ae04 <AdllCalibration+0x254>)
4000adc6:	f7ff f8c7 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000adca:	6038      	str	r0, [r7, #0]
4000adcc:	b9a0      	cbnz	r0, 4000adf8 <AdllCalibration+0x248>
4000adce:	4b0e      	ldr	r3, [pc, #56]	; (4000ae08 <AdllCalibration+0x258>)
4000add0:	4658      	mov	r0, fp
4000add2:	4621      	mov	r1, r4
4000add4:	220a      	movs	r2, #10
4000add6:	681b      	ldr	r3, [r3, #0]
4000add8:	4798      	blx	r3
4000adda:	6038      	str	r0, [r7, #0]
4000addc:	b960      	cbnz	r0, 4000adf8 <AdllCalibration+0x248>
4000adde:	4620      	mov	r0, r4
4000ade0:	4631      	mov	r1, r6
4000ade2:	462a      	mov	r2, r5
4000ade4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000ade8:	f8cd 8000 	str.w	r8, [sp]
4000adec:	f8cd 8004 	str.w	r8, [sp, #4]
4000adf0:	f7ff f8b2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000adf4:	6038      	str	r0, [r7, #0]
4000adf6:	b110      	cbz	r0, 4000adfe <AdllCalibration+0x24e>
4000adf8:	f006 fd2c 	bl	40011854 <gtBreakOnFail>
4000adfc:	6838      	ldr	r0, [r7, #0]
4000adfe:	b009      	add	sp, #36	; 0x24
4000ae00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ae04:	400206c0 	andmi	r0, r2, r0, asr #13
4000ae08:	40019110 	andmi	r9, r1, r0, lsl r1
4000ae0c:	400203dc 	ldrdmi	r0, [r2], -ip
4000ae10:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000ae14:	000f4240 	andeq	r4, pc, r0, asr #4
4000ae18:	4001873d 	andmi	r8, r1, sp, lsr r7
4000ae1c:	400156dd 	ldrdmi	r5, [r1], -sp
4000ae20:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipGetFirstActiveIf:

4000ae24 <ddr3TipGetFirstActiveIf>:
ddr3TipGetFirstActiveIf():
4000ae24:	4b05      	ldr	r3, [pc, #20]	; (4000ae3c <ddr3TipGetFirstActiveIf+0x18>)
4000ae26:	681b      	ldr	r3, [r3, #0]
4000ae28:	781b      	ldrb	r3, [r3, #0]
4000ae2a:	07d8      	lsls	r0, r3, #31
4000ae2c:	d503      	bpl.n	4000ae36 <ddr3TipGetFirstActiveIf+0x12>
4000ae2e:	07cb      	lsls	r3, r1, #31
4000ae30:	d501      	bpl.n	4000ae36 <ddr3TipGetFirstActiveIf+0x12>
4000ae32:	2300      	movs	r3, #0
4000ae34:	6013      	str	r3, [r2, #0]
4000ae36:	2000      	movs	r0, #0
4000ae38:	4770      	bx	lr
4000ae3a:	bf00      	nop
4000ae3c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipLoadTopologyMap:

4000ae40 <mvHwsDdr3TipLoadTopologyMap>:
mvHwsDdr3TipLoadTopologyMap():
4000ae40:	b573      	push	{r0, r1, r4, r5, r6, lr}
4000ae42:	460c      	mov	r4, r1
4000ae44:	2102      	movs	r1, #2
4000ae46:	4606      	mov	r6, r0
4000ae48:	f005 ff20 	bl	40010c8c <ddr3TipDevAttrGet>
4000ae4c:	4621      	mov	r1, r4
4000ae4e:	4c2a      	ldr	r4, [pc, #168]	; (4000aef8 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
4000ae50:	4605      	mov	r5, r0
4000ae52:	4630      	mov	r0, r6
4000ae54:	f005 ff00 	bl	40010c58 <ddr3TipSetTopologyMap>
4000ae58:	4630      	mov	r0, r6
4000ae5a:	f005 fef7 	bl	40010c4c <ddr3TipGetTopologyMap>
4000ae5e:	4a27      	ldr	r2, [pc, #156]	; (4000aefc <mvHwsDdr3TipLoadTopologyMap+0xbc>)
4000ae60:	4603      	mov	r3, r0
4000ae62:	6020      	str	r0, [r4, #0]
4000ae64:	b2f0      	uxtb	r0, r6
4000ae66:	7819      	ldrb	r1, [r3, #0]
4000ae68:	f7ff ffdc 	bl	4000ae24 <ddr3TipGetFirstActiveIf>
4000ae6c:	4e24      	ldr	r6, [pc, #144]	; (4000af00 <mvHwsDdr3TipLoadTopologyMap+0xc0>)
4000ae6e:	6030      	str	r0, [r6, #0]
4000ae70:	b118      	cbz	r0, 4000ae7a <mvHwsDdr3TipLoadTopologyMap+0x3a>
4000ae72:	f006 fcef 	bl	40011854 <gtBreakOnFail>
4000ae76:	6830      	ldr	r0, [r6, #0]
4000ae78:	e03d      	b.n	4000aef6 <mvHwsDdr3TipLoadTopologyMap+0xb6>
4000ae7a:	4b22      	ldr	r3, [pc, #136]	; (4000af04 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
4000ae7c:	781b      	ldrb	r3, [r3, #0]
4000ae7e:	2b01      	cmp	r3, #1
4000ae80:	d805      	bhi.n	4000ae8e <mvHwsDdr3TipLoadTopologyMap+0x4e>
4000ae82:	6823      	ldr	r3, [r4, #0]
4000ae84:	b2ea      	uxtb	r2, r5
4000ae86:	4820      	ldr	r0, [pc, #128]	; (4000af08 <mvHwsDdr3TipLoadTopologyMap+0xc8>)
4000ae88:	7819      	ldrb	r1, [r3, #0]
4000ae8a:	f009 fbd3 	bl	40014634 <mvPrintf>
4000ae8e:	6822      	ldr	r2, [r4, #0]
4000ae90:	7810      	ldrb	r0, [r2, #0]
4000ae92:	f010 0001 	ands.w	r0, r0, #1
4000ae96:	d02e      	beq.n	4000aef6 <mvHwsDdr3TipLoadTopologyMap+0xb6>
4000ae98:	4b18      	ldr	r3, [pc, #96]	; (4000aefc <mvHwsDdr3TipLoadTopologyMap+0xbc>)
4000ae9a:	2158      	movs	r1, #88	; 0x58
4000ae9c:	f892 5054 	ldrb.w	r5, [r2, #84]	; 0x54
4000aea0:	681b      	ldr	r3, [r3, #0]
4000aea2:	fb01 2303 	mla	r3, r1, r3, r2
4000aea6:	f893 4057 	ldrb.w	r4, [r3, #87]	; 0x57
4000aeaa:	4b16      	ldr	r3, [pc, #88]	; (4000af04 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
4000aeac:	781b      	ldrb	r3, [r3, #0]
4000aeae:	2b01      	cmp	r3, #1
4000aeb0:	d80b      	bhi.n	4000aeca <mvHwsDdr3TipLoadTopologyMap+0x8a>
4000aeb2:	f892 3059 	ldrb.w	r3, [r2, #89]	; 0x59
4000aeb6:	4629      	mov	r1, r5
4000aeb8:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
4000aebc:	4813      	ldr	r0, [pc, #76]	; (4000af0c <mvHwsDdr3TipLoadTopologyMap+0xcc>)
4000aebe:	9200      	str	r2, [sp, #0]
4000aec0:	4a13      	ldr	r2, [pc, #76]	; (4000af10 <mvHwsDdr3TipLoadTopologyMap+0xd0>)
4000aec2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
4000aec6:	f009 fbb5 	bl	40014634 <mvPrintf>
4000aeca:	4b0b      	ldr	r3, [pc, #44]	; (4000aef8 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
4000aecc:	681b      	ldr	r3, [r3, #0]
4000aece:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
4000aed2:	b92a      	cbnz	r2, 4000aee0 <mvHwsDdr3TipLoadTopologyMap+0xa0>
4000aed4:	490f      	ldr	r1, [pc, #60]	; (4000af14 <mvHwsDdr3TipLoadTopologyMap+0xd4>)
4000aed6:	eb04 1205 	add.w	r2, r4, r5, lsl #4
4000aeda:	5c8a      	ldrb	r2, [r1, r2]
4000aedc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
4000aee0:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
4000aee4:	b930      	cbnz	r0, 4000aef4 <mvHwsDdr3TipLoadTopologyMap+0xb4>
4000aee6:	4a0c      	ldr	r2, [pc, #48]	; (4000af18 <mvHwsDdr3TipLoadTopologyMap+0xd8>)
4000aee8:	eb04 1405 	add.w	r4, r4, r5, lsl #4
4000aeec:	5d12      	ldrb	r2, [r2, r4]
4000aeee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
4000aef2:	e000      	b.n	4000aef6 <mvHwsDdr3TipLoadTopologyMap+0xb6>
4000aef4:	2000      	movs	r0, #0
4000aef6:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
4000aef8:	40020428 	andmi	r0, r2, r8, lsr #8
4000aefc:	400207e4 	andmi	r0, r2, r4, ror #15
4000af00:	400206c0 	andmi	r0, r2, r0, asr #13
4000af04:	4001873d 	andmi	r8, r1, sp, lsr r7
4000af08:	400156fa 	strdmi	r5, [r1], -sl
4000af0c:	40015729 	andmi	r5, r1, r9, lsr #14
4000af10:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000af14:	40018eb5 			; <UNDEFINED> instruction: 0x40018eb5
4000af18:	40018c5c 	andmi	r8, r1, ip, asr ip

Disassembly of section .text.ddr3TipWriteMRSCmd:

4000af1c <ddr3TipWriteMRSCmd>:
ddr3TipWriteMRSCmd():
4000af1c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000af1e:	b085      	sub	sp, #20
4000af20:	4616      	mov	r6, r2
4000af22:	f241 54d8 	movw	r4, #5592	; 0x15d8
4000af26:	9300      	str	r3, [sp, #0]
4000af28:	460f      	mov	r7, r1
4000af2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000af2c:	2101      	movs	r1, #1
4000af2e:	2200      	movs	r2, #0
4000af30:	4605      	mov	r5, r0
4000af32:	9301      	str	r3, [sp, #4]
4000af34:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000af38:	2e04      	cmp	r6, #4
4000af3a:	bf18      	it	ne
4000af3c:	4623      	movne	r3, r4
4000af3e:	4c1e      	ldr	r4, [pc, #120]	; (4000afb8 <ddr3TipWriteMRSCmd+0x9c>)
4000af40:	f7ff f80a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000af44:	4601      	mov	r1, r0
4000af46:	6020      	str	r0, [r4, #0]
4000af48:	b998      	cbnz	r0, 4000af72 <ddr3TipWriteMRSCmd+0x56>
4000af4a:	4b1c      	ldr	r3, [pc, #112]	; (4000afbc <ddr3TipWriteMRSCmd+0xa0>)
4000af4c:	681b      	ldr	r3, [r3, #0]
4000af4e:	781b      	ldrb	r3, [r3, #0]
4000af50:	07db      	lsls	r3, r3, #31
4000af52:	d512      	bpl.n	4000af7a <ddr3TipWriteMRSCmd+0x5e>
4000af54:	683b      	ldr	r3, [r7, #0]
4000af56:	4628      	mov	r0, r5
4000af58:	460a      	mov	r2, r1
4000af5a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
4000af5e:	f640 731f 	movw	r3, #3871	; 0xf1f
4000af62:	9301      	str	r3, [sp, #4]
4000af64:	f241 4318 	movw	r3, #5144	; 0x1418
4000af68:	9600      	str	r6, [sp, #0]
4000af6a:	f7fe fff5 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000af6e:	6020      	str	r0, [r4, #0]
4000af70:	b118      	cbz	r0, 4000af7a <ddr3TipWriteMRSCmd+0x5e>
4000af72:	f006 fc6f 	bl	40011854 <gtBreakOnFail>
4000af76:	6820      	ldr	r0, [r4, #0]
4000af78:	e01c      	b.n	4000afb4 <ddr3TipWriteMRSCmd+0x98>
4000af7a:	4b10      	ldr	r3, [pc, #64]	; (4000afbc <ddr3TipWriteMRSCmd+0xa0>)
4000af7c:	681b      	ldr	r3, [r3, #0]
4000af7e:	7818      	ldrb	r0, [r3, #0]
4000af80:	f010 0001 	ands.w	r0, r0, #1
4000af84:	d016      	beq.n	4000afb4 <ddr3TipWriteMRSCmd+0x98>
4000af86:	f8df e040 	ldr.w	lr, [pc, #64]	; 4000afc8 <ddr3TipWriteMRSCmd+0xac>
4000af8a:	2100      	movs	r1, #0
4000af8c:	201f      	movs	r0, #31
4000af8e:	f241 4318 	movw	r3, #5144	; 0x1418
4000af92:	460a      	mov	r2, r1
4000af94:	e88d 4009 	stmia.w	sp, {r0, r3, lr}
4000af98:	4628      	mov	r0, r5
4000af9a:	460b      	mov	r3, r1
4000af9c:	f7ff fbb0 	bl	4000a700 <ddr3TipIfPolling>
4000afa0:	2800      	cmp	r0, #0
4000afa2:	d007      	beq.n	4000afb4 <ddr3TipWriteMRSCmd+0x98>
4000afa4:	4b06      	ldr	r3, [pc, #24]	; (4000afc0 <ddr3TipWriteMRSCmd+0xa4>)
4000afa6:	781b      	ldrb	r3, [r3, #0]
4000afa8:	2b03      	cmp	r3, #3
4000afaa:	d802      	bhi.n	4000afb2 <ddr3TipWriteMRSCmd+0x96>
4000afac:	4805      	ldr	r0, [pc, #20]	; (4000afc4 <ddr3TipWriteMRSCmd+0xa8>)
4000afae:	f009 fb41 	bl	40014634 <mvPrintf>
4000afb2:	2000      	movs	r0, #0
4000afb4:	b005      	add	sp, #20
4000afb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000afb8:	400206c0 	andmi	r0, r2, r0, asr #13
4000afbc:	40020428 	andmi	r0, r2, r8, lsr #8
4000afc0:	4001873d 	andmi	r8, r1, sp, lsr r7
4000afc4:	40015751 	andmi	r5, r1, r1, asr r7
4000afc8:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipFreqSet:

4000afcc <ddr3TipFreqSet>:
ddr3TipFreqSet():
4000afcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000afd0:	460e      	mov	r6, r1
4000afd2:	b08d      	sub	sp, #52	; 0x34
4000afd4:	2102      	movs	r1, #2
4000afd6:	4698      	mov	r8, r3
4000afd8:	4604      	mov	r4, r0
4000afda:	4615      	mov	r5, r2
4000afdc:	f005 fe56 	bl	40010c8c <ddr3TipDevAttrGet>
4000afe0:	4b91      	ldr	r3, [pc, #580]	; (4000b228 <ddr3TipFreqSet+0x25c>)
4000afe2:	781b      	ldrb	r3, [r3, #0]
4000afe4:	2b01      	cmp	r3, #1
4000afe6:	b2c0      	uxtb	r0, r0
4000afe8:	9005      	str	r0, [sp, #20]
4000afea:	d807      	bhi.n	4000affc <ddr3TipFreqSet+0x30>
4000afec:	488f      	ldr	r0, [pc, #572]	; (4000b22c <ddr3TipFreqSet+0x260>)
4000afee:	4621      	mov	r1, r4
4000aff0:	4632      	mov	r2, r6
4000aff2:	462b      	mov	r3, r5
4000aff4:	f8cd 8000 	str.w	r8, [sp]
4000aff8:	f009 fb1c 	bl	40014634 <mvPrintf>
4000affc:	4b8c      	ldr	r3, [pc, #560]	; (4000b230 <ddr3TipFreqSet+0x264>)
4000affe:	2e01      	cmp	r6, #1
4000b000:	bf14      	ite	ne
4000b002:	462f      	movne	r7, r5
4000b004:	2700      	moveq	r7, #0
4000b006:	9709      	str	r7, [sp, #36]	; 0x24
4000b008:	681b      	ldr	r3, [r3, #0]
4000b00a:	781b      	ldrb	r3, [r3, #0]
4000b00c:	07d8      	lsls	r0, r3, #31
4000b00e:	d514      	bpl.n	4000b03a <ddr3TipFreqSet+0x6e>
4000b010:	00ab      	lsls	r3, r5, #2
4000b012:	f10d 0e30 	add.w	lr, sp, #48	; 0x30
4000b016:	eb0e 0203 	add.w	r2, lr, r3
4000b01a:	210f      	movs	r1, #15
4000b01c:	2001      	movs	r0, #1
4000b01e:	af0b      	add	r7, sp, #44	; 0x2c
4000b020:	f842 1c04 	str.w	r1, [r2, #-4]
4000b024:	18fb      	adds	r3, r7, r3
4000b026:	4a83      	ldr	r2, [pc, #524]	; (4000b234 <ddr3TipFreqSet+0x268>)
4000b028:	4983      	ldr	r1, [pc, #524]	; (4000b238 <ddr3TipFreqSet+0x26c>)
4000b02a:	7812      	ldrb	r2, [r2, #0]
4000b02c:	5488      	strb	r0, [r1, r2]
4000b02e:	4620      	mov	r0, r4
4000b030:	4a82      	ldr	r2, [pc, #520]	; (4000b23c <ddr3TipFreqSet+0x270>)
4000b032:	4629      	mov	r1, r5
4000b034:	6812      	ldr	r2, [r2, #0]
4000b036:	f004 f83d 	bl	4000f0b4 <ddr3TipCalcCsMask>
4000b03a:	4b7d      	ldr	r3, [pc, #500]	; (4000b230 <ddr3TipFreqSet+0x264>)
4000b03c:	681a      	ldr	r2, [r3, #0]
4000b03e:	2358      	movs	r3, #88	; 0x58
4000b040:	fb03 2105 	mla	r1, r3, r5, r2
4000b044:	f891 7054 	ldrb.w	r7, [r1, #84]	; 0x54
4000b048:	497d      	ldr	r1, [pc, #500]	; (4000b240 <ddr3TipFreqSet+0x274>)
4000b04a:	6809      	ldr	r1, [r1, #0]
4000b04c:	fb03 2301 	mla	r3, r3, r1, r2
4000b050:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
4000b054:	3350      	adds	r3, #80	; 0x50
4000b056:	4542      	cmp	r2, r8
4000b058:	d106      	bne.n	4000b068 <ddr3TipFreqSet+0x9c>
4000b05a:	f893 e009 	ldrb.w	lr, [r3, #9]
4000b05e:	7a1b      	ldrb	r3, [r3, #8]
4000b060:	f8cd e018 	str.w	lr, [sp, #24]
4000b064:	9307      	str	r3, [sp, #28]
4000b066:	e007      	b.n	4000b078 <ddr3TipFreqSet+0xac>
4000b068:	4a76      	ldr	r2, [pc, #472]	; (4000b244 <ddr3TipFreqSet+0x278>)
4000b06a:	eb08 1307 	add.w	r3, r8, r7, lsl #4
4000b06e:	5cd2      	ldrb	r2, [r2, r3]
4000b070:	9206      	str	r2, [sp, #24]
4000b072:	4a75      	ldr	r2, [pc, #468]	; (4000b248 <ddr3TipFreqSet+0x27c>)
4000b074:	5cd2      	ldrb	r2, [r2, r3]
4000b076:	9207      	str	r2, [sp, #28]
4000b078:	4b6b      	ldr	r3, [pc, #428]	; (4000b228 <ddr3TipFreqSet+0x25c>)
4000b07a:	781b      	ldrb	r3, [r3, #0]
4000b07c:	2b01      	cmp	r3, #1
4000b07e:	d808      	bhi.n	4000b092 <ddr3TipFreqSet+0xc6>
4000b080:	4872      	ldr	r0, [pc, #456]	; (4000b24c <ddr3TipFreqSet+0x280>)
4000b082:	4621      	mov	r1, r4
4000b084:	4632      	mov	r2, r6
4000b086:	462b      	mov	r3, r5
4000b088:	f8cd 8000 	str.w	r8, [sp]
4000b08c:	9701      	str	r7, [sp, #4]
4000b08e:	f009 fad1 	bl	40014634 <mvPrintf>
4000b092:	4b6c      	ldr	r3, [pc, #432]	; (4000b244 <ddr3TipFreqSet+0x278>)
4000b094:	f04f 0900 	mov.w	r9, #0
4000b098:	f8df b18c 	ldr.w	fp, [pc, #396]	; 4000b228 <ddr3TipFreqSet+0x25c>
4000b09c:	eb03 1a07 	add.w	sl, r3, r7, lsl #4
4000b0a0:	f89b 3000 	ldrb.w	r3, [fp]
4000b0a4:	2b01      	cmp	r3, #1
4000b0a6:	d804      	bhi.n	4000b0b2 <ddr3TipFreqSet+0xe6>
4000b0a8:	4869      	ldr	r0, [pc, #420]	; (4000b250 <ddr3TipFreqSet+0x284>)
4000b0aa:	f81a 1009 	ldrb.w	r1, [sl, r9]
4000b0ae:	f009 fac1 	bl	40014634 <mvPrintf>
4000b0b2:	f109 0901 	add.w	r9, r9, #1
4000b0b6:	f1b9 0f10 	cmp.w	r9, #16
4000b0ba:	d1f1      	bne.n	4000b0a0 <ddr3TipFreqSet+0xd4>
4000b0bc:	4b5a      	ldr	r3, [pc, #360]	; (4000b228 <ddr3TipFreqSet+0x25c>)
4000b0be:	781b      	ldrb	r3, [r3, #0]
4000b0c0:	2b01      	cmp	r3, #1
4000b0c2:	d802      	bhi.n	4000b0ca <ddr3TipFreqSet+0xfe>
4000b0c4:	4863      	ldr	r0, [pc, #396]	; (4000b254 <ddr3TipFreqSet+0x288>)
4000b0c6:	f009 fab5 	bl	40014634 <mvPrintf>
4000b0ca:	4b59      	ldr	r3, [pc, #356]	; (4000b230 <ddr3TipFreqSet+0x264>)
4000b0cc:	2158      	movs	r1, #88	; 0x58
4000b0ce:	681a      	ldr	r2, [r3, #0]
4000b0d0:	2300      	movs	r3, #0
4000b0d2:	9308      	str	r3, [sp, #32]
4000b0d4:	4618      	mov	r0, r3
4000b0d6:	fb01 2105 	mla	r1, r1, r5, r2
4000b0da:	e00d      	b.n	4000b0f8 <ddr3TipFreqSet+0x12c>
4000b0dc:	f892 e05c 	ldrb.w	lr, [r2, #92]	; 0x5c
4000b0e0:	fa4e fe03 	asr.w	lr, lr, r3
4000b0e4:	f01e 0f01 	tst.w	lr, #1
4000b0e8:	d005      	beq.n	4000b0f6 <ddr3TipFreqSet+0x12a>
4000b0ea:	eb01 1e03 	add.w	lr, r1, r3, lsl #4
4000b0ee:	f8de e008 	ldr.w	lr, [lr, #8]
4000b0f2:	ea40 000e 	orr.w	r0, r0, lr
4000b0f6:	3301      	adds	r3, #1
4000b0f8:	f8dd e014 	ldr.w	lr, [sp, #20]
4000b0fc:	4573      	cmp	r3, lr
4000b0fe:	d3ed      	bcc.n	4000b0dc <ddr3TipFreqSet+0x110>
4000b100:	9008      	str	r0, [sp, #32]
4000b102:	b188      	cbz	r0, 4000b128 <ddr3TipFreqSet+0x15c>
4000b104:	2100      	movs	r1, #0
4000b106:	2308      	movs	r3, #8
4000b108:	4620      	mov	r0, r4
4000b10a:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b10e:	462a      	mov	r2, r5
4000b110:	4631      	mov	r1, r6
4000b112:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b116:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4000b264 <ddr3TipFreqSet+0x298>
4000b11a:	f7fe ff1d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b11e:	f8c9 0000 	str.w	r0, [r9]
4000b122:	2800      	cmp	r0, #0
4000b124:	f040 810b 	bne.w	4000b33e <ddr3TipFreqSet+0x372>
4000b128:	2200      	movs	r2, #0
4000b12a:	2301      	movs	r3, #1
4000b12c:	4620      	mov	r0, r4
4000b12e:	e88d 000c 	stmia.w	sp, {r2, r3}
4000b132:	4631      	mov	r1, r6
4000b134:	462a      	mov	r2, r5
4000b136:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000b13a:	f8df 9128 	ldr.w	r9, [pc, #296]	; 4000b264 <ddr3TipFreqSet+0x298>
4000b13e:	f7fe ff0b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b142:	f8c9 0000 	str.w	r0, [r9]
4000b146:	2800      	cmp	r0, #0
4000b148:	f040 80f9 	bne.w	4000b33e <ddr3TipFreqSet+0x372>
4000b14c:	4b42      	ldr	r3, [pc, #264]	; (4000b258 <ddr3TipFreqSet+0x28c>)
4000b14e:	4843      	ldr	r0, [pc, #268]	; (4000b25c <ddr3TipFreqSet+0x290>)
4000b150:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
4000b154:	f7fb eaa2 	blx	4000669c <__aeabi_uidiv>
4000b158:	210b      	movs	r1, #11
4000b15a:	4681      	mov	r9, r0
4000b15c:	4638      	mov	r0, r7
4000b15e:	f005 fb6b 	bl	40010838 <speedBinTable>
4000b162:	210b      	movs	r1, #11
4000b164:	4682      	mov	sl, r0
4000b166:	4638      	mov	r0, r7
4000b168:	f005 fb66 	bl	40010838 <speedBinTable>
4000b16c:	4649      	mov	r1, r9
4000b16e:	f7fb ea96 	blx	4000669c <__aeabi_uidiv>
4000b172:	f04f 010b 	mov.w	r1, #11
4000b176:	fb09 f000 	mul.w	r0, r9, r0
4000b17a:	4582      	cmp	sl, r0
4000b17c:	4638      	mov	r0, r7
4000b17e:	d107      	bne.n	4000b190 <ddr3TipFreqSet+0x1c4>
4000b180:	f005 fb5a 	bl	40010838 <speedBinTable>
4000b184:	4649      	mov	r1, r9
4000b186:	f7fb ea8a 	blx	4000669c <__aeabi_uidiv>
4000b18a:	f100 39ff 	add.w	r9, r0, #4294967295
4000b18e:	e005      	b.n	4000b19c <ddr3TipFreqSet+0x1d0>
4000b190:	f005 fb52 	bl	40010838 <speedBinTable>
4000b194:	4649      	mov	r1, r9
4000b196:	f7fb ea82 	blx	4000669c <__aeabi_uidiv>
4000b19a:	4681      	mov	r9, r0
4000b19c:	9f06      	ldr	r7, [sp, #24]
4000b19e:	4620      	mov	r0, r4
4000b1a0:	4b2f      	ldr	r3, [pc, #188]	; (4000b260 <ddr3TipFreqSet+0x294>)
4000b1a2:	4631      	mov	r1, r6
4000b1a4:	462a      	mov	r2, r5
4000b1a6:	5ddb      	ldrb	r3, [r3, r7]
4000b1a8:	4f2e      	ldr	r7, [pc, #184]	; (4000b264 <ddr3TipFreqSet+0x298>)
4000b1aa:	021b      	lsls	r3, r3, #8
4000b1ac:	9300      	str	r3, [sp, #0]
4000b1ae:	f44f 6370 	mov.w	r3, #3840	; 0xf00
4000b1b2:	9301      	str	r3, [sp, #4]
4000b1b4:	f503 63c5 	add.w	r3, r3, #1576	; 0x628
4000b1b8:	f7fe fece 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b1bc:	6038      	str	r0, [r7, #0]
4000b1be:	2800      	cmp	r0, #0
4000b1c0:	f040 830b 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b1c4:	f8dd e01c 	ldr.w	lr, [sp, #28]
4000b1c8:	4620      	mov	r0, r4
4000b1ca:	4b27      	ldr	r3, [pc, #156]	; (4000b268 <ddr3TipFreqSet+0x29c>)
4000b1cc:	4631      	mov	r1, r6
4000b1ce:	462a      	mov	r2, r5
4000b1d0:	f813 300e 	ldrb.w	r3, [r3, lr]
4000b1d4:	031b      	lsls	r3, r3, #12
4000b1d6:	9300      	str	r3, [sp, #0]
4000b1d8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
4000b1dc:	9301      	str	r3, [sp, #4]
4000b1de:	f241 5328 	movw	r3, #5416	; 0x1528
4000b1e2:	f7fe feb9 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b1e6:	6038      	str	r0, [r7, #0]
4000b1e8:	2800      	cmp	r0, #0
4000b1ea:	f040 82f6 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b1ee:	4b1f      	ldr	r3, [pc, #124]	; (4000b26c <ddr3TipFreqSet+0x2a0>)
4000b1f0:	4620      	mov	r0, r4
4000b1f2:	4631      	mov	r1, r6
4000b1f4:	462a      	mov	r2, r5
4000b1f6:	444b      	add	r3, r9
4000b1f8:	785b      	ldrb	r3, [r3, #1]
4000b1fa:	041b      	lsls	r3, r3, #16
4000b1fc:	9300      	str	r3, [sp, #0]
4000b1fe:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
4000b202:	9301      	str	r3, [sp, #4]
4000b204:	f241 5328 	movw	r3, #5416	; 0x1528
4000b208:	f7fe fea6 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b20c:	6038      	str	r0, [r7, #0]
4000b20e:	2800      	cmp	r0, #0
4000b210:	f040 82e3 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b214:	f1d8 0101 	rsbs	r1, r8, #1
4000b218:	bf38      	it	cc
4000b21a:	2100      	movcc	r1, #0
4000b21c:	9105      	str	r1, [sp, #20]
4000b21e:	b339      	cbz	r1, 4000b270 <ddr3TipFreqSet+0x2a4>
4000b220:	9100      	str	r1, [sp, #0]
4000b222:	9101      	str	r1, [sp, #4]
4000b224:	e027      	b.n	4000b276 <ddr3TipFreqSet+0x2aa>
4000b226:	bf00      	nop
4000b228:	4001873d 	andmi	r8, r1, sp, lsr r7
4000b22c:	4001576c 	andmi	r5, r1, ip, ror #14
4000b230:	40020428 	andmi	r0, r2, r8, lsr #8
4000b234:	400207d1 	ldrdmi	r0, [r2], -r1
4000b238:	40020408 	andmi	r0, r2, r8, lsl #8
4000b23c:	400207cc 	andmi	r0, r2, ip, asr #15
4000b240:	400207e4 	andmi	r0, r2, r4, ror #15
4000b244:	40018eb5 			; <UNDEFINED> instruction: 0x40018eb5
4000b248:	40018c5c 	andmi	r8, r1, ip, asr ip
4000b24c:	4001578c 	andmi	r5, r1, ip, lsl #15
4000b250:	40016cd5 	ldrdmi	r6, [r1], -r5
4000b254:	40014d24 	andmi	r4, r1, r4, lsr #26
4000b258:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000b25c:	000f4240 	andeq	r4, pc, r0, asr #4
4000b260:	40018e40 	andmi	r8, r1, r0, asr #28
4000b264:	400206c0 	andmi	r0, r2, r0, asr #13
4000b268:	40018ddc 	ldrdmi	r8, [r1], -ip
4000b26c:	40018ea4 	andmi	r8, r1, r4, lsr #29
4000b270:	2301      	movs	r3, #1
4000b272:	9000      	str	r0, [sp, #0]
4000b274:	9301      	str	r3, [sp, #4]
4000b276:	4620      	mov	r0, r4
4000b278:	4631      	mov	r1, r6
4000b27a:	462a      	mov	r2, r5
4000b27c:	f241 5328 	movw	r3, #5416	; 0x1528
4000b280:	f7fe fe6a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b284:	6038      	str	r0, [r7, #0]
4000b286:	2800      	cmp	r0, #0
4000b288:	f040 82a7 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b28c:	2302      	movs	r3, #2
4000b28e:	4620      	mov	r0, r4
4000b290:	9300      	str	r3, [sp, #0]
4000b292:	4631      	mov	r1, r6
4000b294:	9301      	str	r3, [sp, #4]
4000b296:	462a      	mov	r2, r5
4000b298:	f241 5328 	movw	r3, #5416	; 0x1528
4000b29c:	4f9e      	ldr	r7, [pc, #632]	; (4000b518 <ddr3TipFreqSet+0x54c>)
4000b29e:	f7fe fe5b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b2a2:	6038      	str	r0, [r7, #0]
4000b2a4:	2800      	cmp	r0, #0
4000b2a6:	f040 8298 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b2aa:	9a05      	ldr	r2, [sp, #20]
4000b2ac:	2a00      	cmp	r2, #0
4000b2ae:	d036      	beq.n	4000b31e <ddr3TipFreqSet+0x352>
4000b2b0:	9000      	str	r0, [sp, #0]
4000b2b2:	4631      	mov	r1, r6
4000b2b4:	4620      	mov	r0, r4
4000b2b6:	462a      	mov	r2, r5
4000b2b8:	f641 0374 	movw	r3, #6260	; 0x1874
4000b2bc:	f44f 7911 	mov.w	r9, #580	; 0x244
4000b2c0:	f8cd 9004 	str.w	r9, [sp, #4]
4000b2c4:	f7fe fe48 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b2c8:	6038      	str	r0, [r7, #0]
4000b2ca:	2800      	cmp	r0, #0
4000b2cc:	f040 8285 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b2d0:	e88d 0201 	stmia.w	sp, {r0, r9}
4000b2d4:	4631      	mov	r1, r6
4000b2d6:	4620      	mov	r0, r4
4000b2d8:	462a      	mov	r2, r5
4000b2da:	f641 0384 	movw	r3, #6276	; 0x1884
4000b2de:	f7fe fe3b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b2e2:	6038      	str	r0, [r7, #0]
4000b2e4:	2800      	cmp	r0, #0
4000b2e6:	f040 8278 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b2ea:	e88d 0201 	stmia.w	sp, {r0, r9}
4000b2ee:	4631      	mov	r1, r6
4000b2f0:	4620      	mov	r0, r4
4000b2f2:	462a      	mov	r2, r5
4000b2f4:	f641 0394 	movw	r3, #6292	; 0x1894
4000b2f8:	f7fe fe2e 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b2fc:	6038      	str	r0, [r7, #0]
4000b2fe:	2800      	cmp	r0, #0
4000b300:	f040 826b 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b304:	e88d 0201 	stmia.w	sp, {r0, r9}
4000b308:	4631      	mov	r1, r6
4000b30a:	4620      	mov	r0, r4
4000b30c:	462a      	mov	r2, r5
4000b30e:	f641 03a4 	movw	r3, #6308	; 0x18a4
4000b312:	f7fe fe21 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b316:	6038      	str	r0, [r7, #0]
4000b318:	2800      	cmp	r0, #0
4000b31a:	f040 825e 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b31e:	f241 5728 	movw	r7, #5416	; 0x1528
4000b322:	2304      	movs	r3, #4
4000b324:	4620      	mov	r0, r4
4000b326:	9300      	str	r3, [sp, #0]
4000b328:	9301      	str	r3, [sp, #4]
4000b32a:	4631      	mov	r1, r6
4000b32c:	462a      	mov	r2, r5
4000b32e:	463b      	mov	r3, r7
4000b330:	f7fe fe12 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b334:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 4000b518 <ddr3TipFreqSet+0x54c>
4000b338:	f8c9 0000 	str.w	r0, [r9]
4000b33c:	b120      	cbz	r0, 4000b348 <ddr3TipFreqSet+0x37c>
4000b33e:	f006 fa89 	bl	40011854 <gtBreakOnFail>
4000b342:	f8d9 0000 	ldr.w	r0, [r9]
4000b346:	e24d      	b.n	4000b7e4 <ddr3TipFreqSet+0x818>
4000b348:	4a74      	ldr	r2, [pc, #464]	; (4000b51c <ddr3TipFreqSet+0x550>)
4000b34a:	2308      	movs	r3, #8
4000b34c:	4620      	mov	r0, r4
4000b34e:	4631      	mov	r1, r6
4000b350:	e88d 0088 	stmia.w	sp, {r3, r7}
4000b354:	9202      	str	r2, [sp, #8]
4000b356:	462a      	mov	r2, r5
4000b358:	f7ff f9d2 	bl	4000a700 <ddr3TipIfPolling>
4000b35c:	b130      	cbz	r0, 4000b36c <ddr3TipFreqSet+0x3a0>
4000b35e:	4b70      	ldr	r3, [pc, #448]	; (4000b520 <ddr3TipFreqSet+0x554>)
4000b360:	781b      	ldrb	r3, [r3, #0]
4000b362:	2b03      	cmp	r3, #3
4000b364:	d802      	bhi.n	4000b36c <ddr3TipFreqSet+0x3a0>
4000b366:	486f      	ldr	r0, [pc, #444]	; (4000b524 <ddr3TipFreqSet+0x558>)
4000b368:	f009 f964 	bl	40014634 <mvPrintf>
4000b36c:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4000b534 <ddr3TipFreqSet+0x568>
4000b370:	2258      	movs	r2, #88	; 0x58
4000b372:	f04f 0a2c 	mov.w	sl, #44	; 0x2c
4000b376:	4640      	mov	r0, r8
4000b378:	f8d9 3000 	ldr.w	r3, [r9]
4000b37c:	fb02 3305 	mla	r3, r2, r5, r3
4000b380:	f502 52f1 	add.w	r2, r2, #7712	; 0x1e20
4000b384:	f893 705a 	ldrb.w	r7, [r3, #90]	; 0x5a
4000b388:	f640 733c 	movw	r3, #3900	; 0xf3c
4000b38c:	2f02      	cmp	r7, #2
4000b38e:	bf14      	ite	ne
4000b390:	4617      	movne	r7, r2
4000b392:	461f      	moveq	r7, r3
4000b394:	4b64      	ldr	r3, [pc, #400]	; (4000b528 <ddr3TipFreqSet+0x55c>)
4000b396:	f853 b028 	ldr.w	fp, [r3, r8, lsl #2]
4000b39a:	4b64      	ldr	r3, [pc, #400]	; (4000b52c <ddr3TipFreqSet+0x560>)
4000b39c:	fb0a 3a04 	mla	sl, sl, r4, r3
4000b3a0:	f8da 3020 	ldr.w	r3, [sl, #32]
4000b3a4:	4798      	blx	r3
4000b3a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
4000b3aa:	435f      	muls	r7, r3
4000b3ac:	4601      	mov	r1, r0
4000b3ae:	4658      	mov	r0, fp
4000b3b0:	f7fb e974 	blx	4000669c <__aeabi_uidiv>
4000b3b4:	4601      	mov	r1, r0
4000b3b6:	4859      	ldr	r0, [pc, #356]	; (4000b51c <ddr3TipFreqSet+0x550>)
4000b3b8:	f7fb e970 	blx	4000669c <__aeabi_uidiv>
4000b3bc:	4601      	mov	r1, r0
4000b3be:	4638      	mov	r0, r7
4000b3c0:	f7fb e96c 	blx	4000669c <__aeabi_uidiv>
4000b3c4:	f647 73ff 	movw	r3, #32767	; 0x7fff
4000b3c8:	4631      	mov	r1, r6
4000b3ca:	9301      	str	r3, [sp, #4]
4000b3cc:	462a      	mov	r2, r5
4000b3ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b3d2:	4f51      	ldr	r7, [pc, #324]	; (4000b518 <ddr3TipFreqSet+0x54c>)
4000b3d4:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
4000b3d8:	9000      	str	r0, [sp, #0]
4000b3da:	4620      	mov	r0, r4
4000b3dc:	f7fe fdbc 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b3e0:	6038      	str	r0, [r7, #0]
4000b3e2:	2800      	cmp	r0, #0
4000b3e4:	f040 81f9 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b3e8:	9000      	str	r0, [sp, #0]
4000b3ea:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
4000b3ee:	4620      	mov	r0, r4
4000b3f0:	9301      	str	r3, [sp, #4]
4000b3f2:	4631      	mov	r1, r6
4000b3f4:	462a      	mov	r2, r5
4000b3f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b3fa:	f7fe fdad 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b3fe:	6038      	str	r0, [r7, #0]
4000b400:	2800      	cmp	r0, #0
4000b402:	f040 81ea 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b406:	9f09      	ldr	r7, [sp, #36]	; 0x24
4000b408:	4653      	mov	r3, sl
4000b40a:	fa5f fb84 	uxtb.w	fp, r4
4000b40e:	46a2      	mov	sl, r4
4000b410:	461c      	mov	r4, r3
4000b412:	f8d9 3000 	ldr.w	r3, [r9]
4000b416:	781b      	ldrb	r3, [r3, #0]
4000b418:	fa43 f307 	asr.w	r3, r3, r7
4000b41c:	07db      	lsls	r3, r3, #31
4000b41e:	d504      	bpl.n	4000b42a <ddr3TipFreqSet+0x45e>
4000b420:	6963      	ldr	r3, [r4, #20]
4000b422:	4658      	mov	r0, fp
4000b424:	4639      	mov	r1, r7
4000b426:	4642      	mov	r2, r8
4000b428:	4798      	blx	r3
4000b42a:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000b42c:	3701      	adds	r7, #1
4000b42e:	429f      	cmp	r7, r3
4000b430:	d9ef      	bls.n	4000b412 <ddr3TipFreqSet+0x446>
4000b432:	4650      	mov	r0, sl
4000b434:	4631      	mov	r1, r6
4000b436:	462a      	mov	r2, r5
4000b438:	4643      	mov	r3, r8
4000b43a:	f7ff fbb9 	bl	4000abb0 <AdllCalibration>
4000b43e:	4f36      	ldr	r7, [pc, #216]	; (4000b518 <ddr3TipFreqSet+0x54c>)
4000b440:	4654      	mov	r4, sl
4000b442:	6038      	str	r0, [r7, #0]
4000b444:	2800      	cmp	r0, #0
4000b446:	f040 81c8 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b44a:	9905      	ldr	r1, [sp, #20]
4000b44c:	2900      	cmp	r1, #0
4000b44e:	d04e      	beq.n	4000b4ee <ddr3TipFreqSet+0x522>
4000b450:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 4000b538 <ddr3TipFreqSet+0x56c>
4000b454:	4620      	mov	r0, r4
4000b456:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 4000b53c <ddr3TipFreqSet+0x570>
4000b45a:	4631      	mov	r1, r6
4000b45c:	f240 2b66 	movw	fp, #614	; 0x266
4000b460:	f8d9 2000 	ldr.w	r2, [r9]
4000b464:	f8da 3000 	ldr.w	r3, [sl]
4000b468:	f8cd b004 	str.w	fp, [sp, #4]
4000b46c:	4313      	orrs	r3, r2
4000b46e:	462a      	mov	r2, r5
4000b470:	9300      	str	r3, [sp, #0]
4000b472:	f641 0374 	movw	r3, #6260	; 0x1874
4000b476:	f7fe fd6f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b47a:	6038      	str	r0, [r7, #0]
4000b47c:	2800      	cmp	r0, #0
4000b47e:	f040 81ac 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b482:	f8d9 2000 	ldr.w	r2, [r9]
4000b486:	4620      	mov	r0, r4
4000b488:	f8da 3000 	ldr.w	r3, [sl]
4000b48c:	4631      	mov	r1, r6
4000b48e:	4313      	orrs	r3, r2
4000b490:	462a      	mov	r2, r5
4000b492:	e88d 0808 	stmia.w	sp, {r3, fp}
4000b496:	f641 0384 	movw	r3, #6276	; 0x1884
4000b49a:	f7fe fd5d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b49e:	6038      	str	r0, [r7, #0]
4000b4a0:	2800      	cmp	r0, #0
4000b4a2:	f040 819a 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b4a6:	f8d9 2000 	ldr.w	r2, [r9]
4000b4aa:	4620      	mov	r0, r4
4000b4ac:	f8da 3000 	ldr.w	r3, [sl]
4000b4b0:	4631      	mov	r1, r6
4000b4b2:	4313      	orrs	r3, r2
4000b4b4:	462a      	mov	r2, r5
4000b4b6:	e88d 0808 	stmia.w	sp, {r3, fp}
4000b4ba:	f641 0394 	movw	r3, #6292	; 0x1894
4000b4be:	f7fe fd4b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b4c2:	6038      	str	r0, [r7, #0]
4000b4c4:	2800      	cmp	r0, #0
4000b4c6:	f040 8188 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b4ca:	f8d9 2000 	ldr.w	r2, [r9]
4000b4ce:	4620      	mov	r0, r4
4000b4d0:	f8da 3000 	ldr.w	r3, [sl]
4000b4d4:	4631      	mov	r1, r6
4000b4d6:	4313      	orrs	r3, r2
4000b4d8:	462a      	mov	r2, r5
4000b4da:	e88d 0808 	stmia.w	sp, {r3, fp}
4000b4de:	f641 03a4 	movw	r3, #6308	; 0x18a4
4000b4e2:	f7fe fd39 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b4e6:	6038      	str	r0, [r7, #0]
4000b4e8:	2800      	cmp	r0, #0
4000b4ea:	f040 8176 	bne.w	4000b7da <ddr3TipFreqSet+0x80e>
4000b4ee:	4643      	mov	r3, r8
4000b4f0:	4620      	mov	r0, r4
4000b4f2:	4631      	mov	r1, r6
4000b4f4:	462a      	mov	r2, r5
4000b4f6:	f7fe fd3f 	bl	40009f78 <ddr3TipSetTiming>
4000b4fa:	4b0d      	ldr	r3, [pc, #52]	; (4000b530 <ddr3TipFreqSet+0x564>)
4000b4fc:	681b      	ldr	r3, [r3, #0]
4000b4fe:	b323      	cbz	r3, 4000b54a <ddr3TipFreqSet+0x57e>
4000b500:	9f05      	ldr	r7, [sp, #20]
4000b502:	b9ef      	cbnz	r7, 4000b540 <ddr3TipFreqSet+0x574>
4000b504:	4b08      	ldr	r3, [pc, #32]	; (4000b528 <ddr3TipFreqSet+0x55c>)
4000b506:	4805      	ldr	r0, [pc, #20]	; (4000b51c <ddr3TipFreqSet+0x550>)
4000b508:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
4000b50c:	0189      	lsls	r1, r1, #6
4000b50e:	f7fb e8c6 	blx	4000669c <__aeabi_uidiv>
4000b512:	4601      	mov	r1, r0
4000b514:	e016      	b.n	4000b544 <ddr3TipFreqSet+0x578>
4000b516:	bf00      	nop
4000b518:	400206c0 	andmi	r0, r2, r0, asr #13
4000b51c:	000f4240 	andeq	r4, pc, r0, asr #4
4000b520:	4001873d 	andmi	r8, r1, sp, lsr r7
4000b524:	400157c7 	andmi	r5, r1, r7, asr #15
4000b528:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000b52c:	400203dc 	ldrdmi	r0, [r2], -ip
4000b530:	400207dc 	ldrdmi	r0, [r2], -ip
4000b534:	40020428 	andmi	r0, r2, r8, lsr #8
4000b538:	40018764 	andmi	r8, r1, r4, ror #14
4000b53c:	40018768 	andmi	r8, r1, r8, ror #14
4000b540:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
4000b544:	4620      	mov	r0, r4
4000b546:	f005 f927 	bl	40010798 <ddr3TipCmdAddrInitDelay>
4000b54a:	f241 5728 	movw	r7, #5416	; 0x1528
4000b54e:	2300      	movs	r3, #0
4000b550:	f04f 0804 	mov.w	r8, #4
4000b554:	4620      	mov	r0, r4
4000b556:	e88d 0108 	stmia.w	sp, {r3, r8}
4000b55a:	4631      	mov	r1, r6
4000b55c:	463b      	mov	r3, r7
4000b55e:	462a      	mov	r2, r5
4000b560:	f7fe fcfa 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b564:	f8df 829c 	ldr.w	r8, [pc, #668]	; 4000b804 <ddr3TipFreqSet+0x838>
4000b568:	4603      	mov	r3, r0
4000b56a:	f8c8 0000 	str.w	r0, [r8]
4000b56e:	2800      	cmp	r0, #0
4000b570:	f040 80fc 	bne.w	4000b76c <ddr3TipFreqSet+0x7a0>
4000b574:	2208      	movs	r2, #8
4000b576:	e88d 0084 	stmia.w	sp, {r2, r7}
4000b57a:	4a9c      	ldr	r2, [pc, #624]	; (4000b7ec <ddr3TipFreqSet+0x820>)
4000b57c:	4620      	mov	r0, r4
4000b57e:	4631      	mov	r1, r6
4000b580:	9202      	str	r2, [sp, #8]
4000b582:	462a      	mov	r2, r5
4000b584:	f7ff f8bc 	bl	4000a700 <ddr3TipIfPolling>
4000b588:	b130      	cbz	r0, 4000b598 <ddr3TipFreqSet+0x5cc>
4000b58a:	4b99      	ldr	r3, [pc, #612]	; (4000b7f0 <ddr3TipFreqSet+0x824>)
4000b58c:	781b      	ldrb	r3, [r3, #0]
4000b58e:	2b03      	cmp	r3, #3
4000b590:	d802      	bhi.n	4000b598 <ddr3TipFreqSet+0x5cc>
4000b592:	4898      	ldr	r0, [pc, #608]	; (4000b7f4 <ddr3TipFreqSet+0x828>)
4000b594:	f009 f84e 	bl	40014634 <mvPrintf>
4000b598:	f241 4718 	movw	r7, #5144	; 0x1418
4000b59c:	2302      	movs	r3, #2
4000b59e:	f640 7c1f 	movw	ip, #3871	; 0xf1f
4000b5a2:	4620      	mov	r0, r4
4000b5a4:	e88d 1008 	stmia.w	sp, {r3, ip}
4000b5a8:	4631      	mov	r1, r6
4000b5aa:	463b      	mov	r3, r7
4000b5ac:	462a      	mov	r2, r5
4000b5ae:	f7fe fcd3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b5b2:	f8df 8250 	ldr.w	r8, [pc, #592]	; 4000b804 <ddr3TipFreqSet+0x838>
4000b5b6:	4603      	mov	r3, r0
4000b5b8:	f8c8 0000 	str.w	r0, [r8]
4000b5bc:	2800      	cmp	r0, #0
4000b5be:	f040 80d5 	bne.w	4000b76c <ddr3TipFreqSet+0x7a0>
4000b5c2:	221f      	movs	r2, #31
4000b5c4:	e88d 0084 	stmia.w	sp, {r2, r7}
4000b5c8:	4a88      	ldr	r2, [pc, #544]	; (4000b7ec <ddr3TipFreqSet+0x820>)
4000b5ca:	4620      	mov	r0, r4
4000b5cc:	4631      	mov	r1, r6
4000b5ce:	9202      	str	r2, [sp, #8]
4000b5d0:	462a      	mov	r2, r5
4000b5d2:	f7ff f895 	bl	4000a700 <ddr3TipIfPolling>
4000b5d6:	b130      	cbz	r0, 4000b5e6 <ddr3TipFreqSet+0x61a>
4000b5d8:	4b85      	ldr	r3, [pc, #532]	; (4000b7f0 <ddr3TipFreqSet+0x824>)
4000b5da:	781b      	ldrb	r3, [r3, #0]
4000b5dc:	2b03      	cmp	r3, #3
4000b5de:	d802      	bhi.n	4000b5e6 <ddr3TipFreqSet+0x61a>
4000b5e0:	4885      	ldr	r0, [pc, #532]	; (4000b7f8 <ddr3TipFreqSet+0x82c>)
4000b5e2:	f009 f827 	bl	40014634 <mvPrintf>
4000b5e6:	2300      	movs	r3, #0
4000b5e8:	f04f 0e02 	mov.w	lr, #2
4000b5ec:	4620      	mov	r0, r4
4000b5ee:	e88d 4008 	stmia.w	sp, {r3, lr}
4000b5f2:	4631      	mov	r1, r6
4000b5f4:	462a      	mov	r2, r5
4000b5f6:	f241 5328 	movw	r3, #5416	; 0x1528
4000b5fa:	f8df 8208 	ldr.w	r8, [pc, #520]	; 4000b804 <ddr3TipFreqSet+0x838>
4000b5fe:	f7fe fcab 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b602:	f8c8 0000 	str.w	r0, [r8]
4000b606:	2800      	cmp	r0, #0
4000b608:	f040 80b0 	bne.w	4000b76c <ddr3TipFreqSet+0x7a0>
4000b60c:	4620      	mov	r0, r4
4000b60e:	4631      	mov	r1, r6
4000b610:	462a      	mov	r2, r5
4000b612:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000b616:	f04f 0901 	mov.w	r9, #1
4000b61a:	f8cd 9000 	str.w	r9, [sp]
4000b61e:	f8cd 9004 	str.w	r9, [sp, #4]
4000b622:	f7fe fc99 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b626:	f8c8 0000 	str.w	r0, [r8]
4000b62a:	2800      	cmp	r0, #0
4000b62c:	f040 809e 	bne.w	4000b76c <ddr3TipFreqSet+0x7a0>
4000b630:	9f06      	ldr	r7, [sp, #24]
4000b632:	2174      	movs	r1, #116	; 0x74
4000b634:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 4000b808 <ddr3TipFreqSet+0x83c>
4000b638:	4620      	mov	r0, r4
4000b63a:	f81b 3007 	ldrb.w	r3, [fp, r7]
4000b63e:	9101      	str	r1, [sp, #4]
4000b640:	4631      	mov	r1, r6
4000b642:	f003 020e 	and.w	r2, r3, #14
4000b646:	f003 0301 	and.w	r3, r3, #1
4000b64a:	009b      	lsls	r3, r3, #2
4000b64c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
4000b650:	462a      	mov	r2, r5
4000b652:	9300      	str	r3, [sp, #0]
4000b654:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000b658:	f7fe fc7e 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b65c:	f8c8 0000 	str.w	r0, [r8]
4000b660:	2800      	cmp	r0, #0
4000b662:	f040 8083 	bne.w	4000b76c <ddr3TipFreqSet+0x7a0>
4000b666:	9f07      	ldr	r7, [sp, #28]
4000b668:	4620      	mov	r0, r4
4000b66a:	f8df e1a0 	ldr.w	lr, [pc, #416]	; 4000b80c <ddr3TipFreqSet+0x840>
4000b66e:	4631      	mov	r1, r6
4000b670:	f44f 6ac7 	mov.w	sl, #1592	; 0x638
4000b674:	f81e 2007 	ldrb.w	r2, [lr, r7]
4000b678:	4f60      	ldr	r7, [pc, #384]	; (4000b7fc <ddr3TipFreqSet+0x830>)
4000b67a:	683b      	ldr	r3, [r7, #0]
4000b67c:	f8cd a004 	str.w	sl, [sp, #4]
4000b680:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
4000b684:	462a      	mov	r2, r5
4000b686:	9300      	str	r3, [sp, #0]
4000b688:	f241 53d8 	movw	r3, #5592	; 0x15d8
4000b68c:	f7fe fc64 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b690:	f8c8 0000 	str.w	r0, [r8]
4000b694:	2800      	cmp	r0, #0
4000b696:	d169      	bne.n	4000b76c <ddr3TipFreqSet+0x7a0>
4000b698:	9907      	ldr	r1, [sp, #28]
4000b69a:	462a      	mov	r2, r5
4000b69c:	9b06      	ldr	r3, [sp, #24]
4000b69e:	4620      	mov	r0, r4
4000b6a0:	9100      	str	r1, [sp, #0]
4000b6a2:	4631      	mov	r1, r6
4000b6a4:	f7fe fe68 	bl	4000a378 <ddr3TipWriteOdt>
4000b6a8:	4b55      	ldr	r3, [pc, #340]	; (4000b800 <ddr3TipFreqSet+0x834>)
4000b6aa:	b2e2      	uxtb	r2, r4
4000b6ac:	4621      	mov	r1, r4
4000b6ae:	9205      	str	r2, [sp, #20]
4000b6b0:	4610      	mov	r0, r2
4000b6b2:	681b      	ldr	r3, [r3, #0]
4000b6b4:	2205      	movs	r2, #5
4000b6b6:	4798      	blx	r3
4000b6b8:	4602      	mov	r2, r0
4000b6ba:	f8c8 0000 	str.w	r0, [r8]
4000b6be:	2800      	cmp	r0, #0
4000b6c0:	d154      	bne.n	4000b76c <ddr3TipFreqSet+0x7a0>
4000b6c2:	f8dd e018 	ldr.w	lr, [sp, #24]
4000b6c6:	4620      	mov	r0, r4
4000b6c8:	f81b 300e 	ldrb.w	r3, [fp, lr]
4000b6cc:	f003 010e 	and.w	r1, r3, #14
4000b6d0:	f003 0301 	and.w	r3, r3, #1
4000b6d4:	009b      	lsls	r3, r3, #2
4000b6d6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
4000b6da:	2174      	movs	r1, #116	; 0x74
4000b6dc:	9300      	str	r3, [sp, #0]
4000b6de:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000b6e2:	9101      	str	r1, [sp, #4]
4000b6e4:	4649      	mov	r1, r9
4000b6e6:	f7fe fc37 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b6ea:	f8c8 0000 	str.w	r0, [r8]
4000b6ee:	2800      	cmp	r0, #0
4000b6f0:	d13c      	bne.n	4000b76c <ddr3TipFreqSet+0x7a0>
4000b6f2:	9b07      	ldr	r3, [sp, #28]
4000b6f4:	4620      	mov	r0, r4
4000b6f6:	f8df e114 	ldr.w	lr, [pc, #276]	; 4000b80c <ddr3TipFreqSet+0x840>
4000b6fa:	a90b      	add	r1, sp, #44	; 0x2c
4000b6fc:	f81e 2003 	ldrb.w	r2, [lr, r3]
4000b700:	683b      	ldr	r3, [r7, #0]
4000b702:	f8cd a000 	str.w	sl, [sp]
4000b706:	ea43 07c2 	orr.w	r7, r3, r2, lsl #3
4000b70a:	2208      	movs	r2, #8
4000b70c:	463b      	mov	r3, r7
4000b70e:	f7ff fc05 	bl	4000af1c <ddr3TipWriteMRSCmd>
4000b712:	4602      	mov	r2, r0
4000b714:	f8c8 0000 	str.w	r0, [r8]
4000b718:	bb40      	cbnz	r0, 4000b76c <ddr3TipFreqSet+0x7a0>
4000b71a:	4620      	mov	r0, r4
4000b71c:	4649      	mov	r1, r9
4000b71e:	f241 53d8 	movw	r3, #5592	; 0x15d8
4000b722:	e88d 0480 	stmia.w	sp, {r7, sl}
4000b726:	f7fe fc17 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b72a:	4602      	mov	r2, r0
4000b72c:	f8c8 0000 	str.w	r0, [r8]
4000b730:	b9e0      	cbnz	r0, 4000b76c <ddr3TipFreqSet+0x7a0>
4000b732:	f44f 6340 	mov.w	r3, #3072	; 0xc00
4000b736:	4620      	mov	r0, r4
4000b738:	9300      	str	r3, [sp, #0]
4000b73a:	4649      	mov	r1, r9
4000b73c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
4000b740:	9301      	str	r3, [sp, #4]
4000b742:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
4000b746:	f7fe fc07 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b74a:	4602      	mov	r2, r0
4000b74c:	f8c8 0000 	str.w	r0, [r8]
4000b750:	b960      	cbnz	r0, 4000b76c <ddr3TipFreqSet+0x7a0>
4000b752:	2103      	movs	r1, #3
4000b754:	231f      	movs	r3, #31
4000b756:	4620      	mov	r0, r4
4000b758:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b75c:	4649      	mov	r1, r9
4000b75e:	f241 4318 	movw	r3, #5144	; 0x1418
4000b762:	f7fe fbf9 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b766:	f8c8 0000 	str.w	r0, [r8]
4000b76a:	b120      	cbz	r0, 4000b776 <ddr3TipFreqSet+0x7aa>
4000b76c:	f006 f872 	bl	40011854 <gtBreakOnFail>
4000b770:	f8d8 0000 	ldr.w	r0, [r8]
4000b774:	e036      	b.n	4000b7e4 <ddr3TipFreqSet+0x818>
4000b776:	f8df 9088 	ldr.w	r9, [pc, #136]	; 4000b800 <ddr3TipFreqSet+0x834>
4000b77a:	220a      	movs	r2, #10
4000b77c:	9805      	ldr	r0, [sp, #20]
4000b77e:	4621      	mov	r1, r4
4000b780:	4f20      	ldr	r7, [pc, #128]	; (4000b804 <ddr3TipFreqSet+0x838>)
4000b782:	f8d9 3000 	ldr.w	r3, [r9]
4000b786:	4798      	blx	r3
4000b788:	4602      	mov	r2, r0
4000b78a:	f8c8 0000 	str.w	r0, [r8]
4000b78e:	bb20      	cbnz	r0, 4000b7da <ddr3TipFreqSet+0x80e>
4000b790:	231f      	movs	r3, #31
4000b792:	4620      	mov	r0, r4
4000b794:	9301      	str	r3, [sp, #4]
4000b796:	2101      	movs	r1, #1
4000b798:	f241 4318 	movw	r3, #5144	; 0x1418
4000b79c:	f04f 0808 	mov.w	r8, #8
4000b7a0:	f8cd 8000 	str.w	r8, [sp]
4000b7a4:	f7fe fbd8 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b7a8:	6038      	str	r0, [r7, #0]
4000b7aa:	b9b0      	cbnz	r0, 4000b7da <ddr3TipFreqSet+0x80e>
4000b7ac:	f8d9 3000 	ldr.w	r3, [r9]
4000b7b0:	4621      	mov	r1, r4
4000b7b2:	9805      	ldr	r0, [sp, #20]
4000b7b4:	220a      	movs	r2, #10
4000b7b6:	4798      	blx	r3
4000b7b8:	6038      	str	r0, [r7, #0]
4000b7ba:	b970      	cbnz	r0, 4000b7da <ddr3TipFreqSet+0x80e>
4000b7bc:	9908      	ldr	r1, [sp, #32]
4000b7be:	b181      	cbz	r1, 4000b7e2 <ddr3TipFreqSet+0x816>
4000b7c0:	4620      	mov	r0, r4
4000b7c2:	4631      	mov	r1, r6
4000b7c4:	462a      	mov	r2, r5
4000b7c6:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b7ca:	f8cd 8000 	str.w	r8, [sp]
4000b7ce:	f8cd 8004 	str.w	r8, [sp, #4]
4000b7d2:	f7fe fbc1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b7d6:	6038      	str	r0, [r7, #0]
4000b7d8:	b120      	cbz	r0, 4000b7e4 <ddr3TipFreqSet+0x818>
4000b7da:	f006 f83b 	bl	40011854 <gtBreakOnFail>
4000b7de:	6838      	ldr	r0, [r7, #0]
4000b7e0:	e000      	b.n	4000b7e4 <ddr3TipFreqSet+0x818>
4000b7e2:	9808      	ldr	r0, [sp, #32]
4000b7e4:	b00d      	add	sp, #52	; 0x34
4000b7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000b7ea:	bf00      	nop
4000b7ec:	000f4240 	andeq	r4, pc, r0, asr #4
4000b7f0:	4001873d 	andmi	r8, r1, sp, lsr r7
4000b7f4:	400157e5 	andmi	r5, r1, r5, ror #15
4000b7f8:	40015803 	andmi	r5, r1, r3, lsl #16
4000b7fc:	400187dc 	ldrdmi	r8, [r1], -ip
4000b800:	40019110 	andmi	r9, r1, r0, lsl r1
4000b804:	400206c0 	andmi	r0, r2, r0, asr #13
4000b808:	40018e40 	andmi	r8, r1, r0, asr #28
4000b80c:	40018ddc 	ldrdmi	r8, [r1], -ip

Disassembly of section .text.ddr3TipResetFifoPtr:

4000b810 <ddr3TipResetFifoPtr>:
ddr3TipResetFifoPtr():
4000b810:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
4000b814:	2200      	movs	r2, #0
4000b816:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
4000b81a:	2101      	movs	r1, #1
4000b81c:	e88d 000c 	stmia.w	sp, {r2, r3}
4000b820:	f241 53c8 	movw	r3, #5576	; 0x15c8
4000b824:	4606      	mov	r6, r0
4000b826:	f7fe fb97 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b82a:	4c2b      	ldr	r4, [pc, #172]	; (4000b8d8 <ddr3TipResetFifoPtr+0xc8>)
4000b82c:	4602      	mov	r2, r0
4000b82e:	6020      	str	r0, [r4, #0]
4000b830:	2800      	cmp	r0, #0
4000b832:	d14c      	bne.n	4000b8ce <ddr3TipResetFifoPtr+0xbe>
4000b834:	2501      	movs	r5, #1
4000b836:	4630      	mov	r0, r6
4000b838:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b83c:	f04f 0809 	mov.w	r8, #9
4000b840:	4629      	mov	r1, r5
4000b842:	e88d 0120 	stmia.w	sp, {r5, r8}
4000b846:	f7fe fb87 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b84a:	4602      	mov	r2, r0
4000b84c:	6020      	str	r0, [r4, #0]
4000b84e:	2800      	cmp	r0, #0
4000b850:	d13d      	bne.n	4000b8ce <ddr3TipResetFifoPtr+0xbe>
4000b852:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000b856:	4630      	mov	r0, r6
4000b858:	9300      	str	r3, [sp, #0]
4000b85a:	4629      	mov	r1, r5
4000b85c:	9301      	str	r3, [sp, #4]
4000b85e:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000b862:	f7fe fb79 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b866:	4602      	mov	r2, r0
4000b868:	6020      	str	r0, [r4, #0]
4000b86a:	2800      	cmp	r0, #0
4000b86c:	d12f      	bne.n	4000b8ce <ddr3TipResetFifoPtr+0xbe>
4000b86e:	9000      	str	r0, [sp, #0]
4000b870:	4629      	mov	r1, r5
4000b872:	4630      	mov	r0, r6
4000b874:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b878:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
4000b87c:	9701      	str	r7, [sp, #4]
4000b87e:	f7fe fb6b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b882:	4602      	mov	r2, r0
4000b884:	6020      	str	r0, [r4, #0]
4000b886:	bb10      	cbnz	r0, 4000b8ce <ddr3TipResetFifoPtr+0xbe>
4000b888:	4630      	mov	r0, r6
4000b88a:	4629      	mov	r1, r5
4000b88c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b890:	9700      	str	r7, [sp, #0]
4000b892:	9701      	str	r7, [sp, #4]
4000b894:	f7fe fb60 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b898:	4602      	mov	r2, r0
4000b89a:	6020      	str	r0, [r4, #0]
4000b89c:	b9b8      	cbnz	r0, 4000b8ce <ddr3TipResetFifoPtr+0xbe>
4000b89e:	2308      	movs	r3, #8
4000b8a0:	4630      	mov	r0, r6
4000b8a2:	e88d 0108 	stmia.w	sp, {r3, r8}
4000b8a6:	4629      	mov	r1, r5
4000b8a8:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b8ac:	f7fe fb54 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b8b0:	4602      	mov	r2, r0
4000b8b2:	6020      	str	r0, [r4, #0]
4000b8b4:	b958      	cbnz	r0, 4000b8ce <ddr3TipResetFifoPtr+0xbe>
4000b8b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000b8ba:	4630      	mov	r0, r6
4000b8bc:	9300      	str	r3, [sp, #0]
4000b8be:	4629      	mov	r1, r5
4000b8c0:	9301      	str	r3, [sp, #4]
4000b8c2:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000b8c6:	f7fe fb47 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000b8ca:	6020      	str	r0, [r4, #0]
4000b8cc:	b110      	cbz	r0, 4000b8d4 <ddr3TipResetFifoPtr+0xc4>
4000b8ce:	f005 ffc1 	bl	40011854 <gtBreakOnFail>
4000b8d2:	6820      	ldr	r0, [r4, #0]
4000b8d4:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
4000b8d8:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipDDR3ResetPhyRegs:

4000b8dc <ddr3TipDDR3ResetPhyRegs>:
ddr3TipDDR3ResetPhyRegs():
4000b8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b8e0:	2102      	movs	r1, #2
4000b8e2:	b087      	sub	sp, #28
4000b8e4:	4605      	mov	r5, r0
4000b8e6:	f005 f9d1 	bl	40010c8c <ddr3TipDevAttrGet>
4000b8ea:	4b76      	ldr	r3, [pc, #472]	; (4000bac4 <ddr3TipDDR3ResetPhyRegs+0x1e8>)
4000b8ec:	681a      	ldr	r2, [r3, #0]
4000b8ee:	7812      	ldrb	r2, [r2, #0]
4000b8f0:	07d2      	lsls	r2, r2, #31
4000b8f2:	b2c0      	uxtb	r0, r0
4000b8f4:	9005      	str	r0, [sp, #20]
4000b8f6:	f140 80c7 	bpl.w	4000ba88 <ddr3TipDDR3ResetPhyRegs+0x1ac>
4000b8fa:	2400      	movs	r4, #0
4000b8fc:	4699      	mov	r9, r3
4000b8fe:	4f72      	ldr	r7, [pc, #456]	; (4000bac8 <ddr3TipDDR3ResetPhyRegs+0x1ec>)
4000b900:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 4000bad8 <ddr3TipDDR3ResetPhyRegs+0x1fc>
4000b904:	4e71      	ldr	r6, [pc, #452]	; (4000bacc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
4000b906:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 4000badc <ddr3TipDDR3ResetPhyRegs+0x200>
4000b90a:	e0b9      	b.n	4000ba80 <ddr3TipDDR3ResetPhyRegs+0x1a4>
4000b90c:	f8d9 3000 	ldr.w	r3, [r9]
4000b910:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000b914:	fa43 f304 	asr.w	r3, r3, r4
4000b918:	07db      	lsls	r3, r3, #31
4000b91a:	f140 80b0 	bpl.w	4000ba7e <ddr3TipDDR3ResetPhyRegs+0x1a2>
4000b91e:	2100      	movs	r1, #0
4000b920:	9400      	str	r4, [sp, #0]
4000b922:	9101      	str	r1, [sp, #4]
4000b924:	4628      	mov	r0, r5
4000b926:	683b      	ldr	r3, [r7, #0]
4000b928:	460a      	mov	r2, r1
4000b92a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 4000bacc <ddr3TipDDR3ResetPhyRegs+0x1f0>
4000b92e:	009b      	lsls	r3, r3, #2
4000b930:	9302      	str	r3, [sp, #8]
4000b932:	f8da 3000 	ldr.w	r3, [sl]
4000b936:	9303      	str	r3, [sp, #12]
4000b938:	460b      	mov	r3, r1
4000b93a:	f7fe ffbd 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000b93e:	4601      	mov	r1, r0
4000b940:	6030      	str	r0, [r6, #0]
4000b942:	2800      	cmp	r0, #0
4000b944:	f040 8096 	bne.w	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000b948:	9001      	str	r0, [sp, #4]
4000b94a:	460a      	mov	r2, r1
4000b94c:	9400      	str	r4, [sp, #0]
4000b94e:	4628      	mov	r0, r5
4000b950:	683b      	ldr	r3, [r7, #0]
4000b952:	009b      	lsls	r3, r3, #2
4000b954:	3302      	adds	r3, #2
4000b956:	9302      	str	r3, [sp, #8]
4000b958:	f8db 3000 	ldr.w	r3, [fp]
4000b95c:	9303      	str	r3, [sp, #12]
4000b95e:	460b      	mov	r3, r1
4000b960:	f7fe ffaa 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000b964:	4601      	mov	r1, r0
4000b966:	6030      	str	r0, [r6, #0]
4000b968:	2800      	cmp	r0, #0
4000b96a:	f040 8083 	bne.w	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000b96e:	9001      	str	r0, [sp, #4]
4000b970:	4628      	mov	r0, r5
4000b972:	9400      	str	r4, [sp, #0]
4000b974:	683b      	ldr	r3, [r7, #0]
4000b976:	4a56      	ldr	r2, [pc, #344]	; (4000bad0 <ddr3TipDDR3ResetPhyRegs+0x1f4>)
4000b978:	009b      	lsls	r3, r3, #2
4000b97a:	3303      	adds	r3, #3
4000b97c:	9302      	str	r3, [sp, #8]
4000b97e:	6813      	ldr	r3, [r2, #0]
4000b980:	460a      	mov	r2, r1
4000b982:	9303      	str	r3, [sp, #12]
4000b984:	460b      	mov	r3, r1
4000b986:	f7fe ff97 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000b98a:	4601      	mov	r1, r0
4000b98c:	6030      	str	r0, [r6, #0]
4000b98e:	2800      	cmp	r0, #0
4000b990:	d170      	bne.n	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000b992:	9001      	str	r0, [sp, #4]
4000b994:	460a      	mov	r2, r1
4000b996:	9400      	str	r4, [sp, #0]
4000b998:	4628      	mov	r0, r5
4000b99a:	683b      	ldr	r3, [r7, #0]
4000b99c:	009b      	lsls	r3, r3, #2
4000b99e:	3301      	adds	r3, #1
4000b9a0:	9302      	str	r3, [sp, #8]
4000b9a2:	4b4c      	ldr	r3, [pc, #304]	; (4000bad4 <ddr3TipDDR3ResetPhyRegs+0x1f8>)
4000b9a4:	681b      	ldr	r3, [r3, #0]
4000b9a6:	9303      	str	r3, [sp, #12]
4000b9a8:	460b      	mov	r3, r1
4000b9aa:	f7fe ff85 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000b9ae:	4601      	mov	r1, r0
4000b9b0:	6030      	str	r0, [r6, #0]
4000b9b2:	2800      	cmp	r0, #0
4000b9b4:	d15e      	bne.n	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000b9b6:	9001      	str	r0, [sp, #4]
4000b9b8:	460a      	mov	r2, r1
4000b9ba:	9400      	str	r4, [sp, #0]
4000b9bc:	683b      	ldr	r3, [r7, #0]
4000b9be:	9003      	str	r0, [sp, #12]
4000b9c0:	4628      	mov	r0, r5
4000b9c2:	011b      	lsls	r3, r3, #4
4000b9c4:	331f      	adds	r3, #31
4000b9c6:	9302      	str	r3, [sp, #8]
4000b9c8:	460b      	mov	r3, r1
4000b9ca:	f7fe ff75 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000b9ce:	4601      	mov	r1, r0
4000b9d0:	6030      	str	r0, [r6, #0]
4000b9d2:	2800      	cmp	r0, #0
4000b9d4:	d14e      	bne.n	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000b9d6:	9001      	str	r0, [sp, #4]
4000b9d8:	460a      	mov	r2, r1
4000b9da:	9400      	str	r4, [sp, #0]
4000b9dc:	683b      	ldr	r3, [r7, #0]
4000b9de:	9003      	str	r0, [sp, #12]
4000b9e0:	4628      	mov	r0, r5
4000b9e2:	011b      	lsls	r3, r3, #4
4000b9e4:	335f      	adds	r3, #95	; 0x5f
4000b9e6:	9302      	str	r3, [sp, #8]
4000b9e8:	460b      	mov	r3, r1
4000b9ea:	f7fe ff65 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000b9ee:	4601      	mov	r1, r0
4000b9f0:	6030      	str	r0, [r6, #0]
4000b9f2:	2800      	cmp	r0, #0
4000b9f4:	d13e      	bne.n	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000b9f6:	9001      	str	r0, [sp, #4]
4000b9f8:	460a      	mov	r2, r1
4000b9fa:	9400      	str	r4, [sp, #0]
4000b9fc:	683b      	ldr	r3, [r7, #0]
4000b9fe:	9003      	str	r0, [sp, #12]
4000ba00:	4628      	mov	r0, r5
4000ba02:	011b      	lsls	r3, r3, #4
4000ba04:	3314      	adds	r3, #20
4000ba06:	9302      	str	r3, [sp, #8]
4000ba08:	460b      	mov	r3, r1
4000ba0a:	f7fe ff55 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000ba0e:	4601      	mov	r1, r0
4000ba10:	6030      	str	r0, [r6, #0]
4000ba12:	2800      	cmp	r0, #0
4000ba14:	d12e      	bne.n	4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000ba16:	9001      	str	r0, [sp, #4]
4000ba18:	460a      	mov	r2, r1
4000ba1a:	9400      	str	r4, [sp, #0]
4000ba1c:	683b      	ldr	r3, [r7, #0]
4000ba1e:	9003      	str	r0, [sp, #12]
4000ba20:	4628      	mov	r0, r5
4000ba22:	011b      	lsls	r3, r3, #4
4000ba24:	3354      	adds	r3, #84	; 0x54
4000ba26:	9302      	str	r3, [sp, #8]
4000ba28:	460b      	mov	r3, r1
4000ba2a:	f7fe ff45 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000ba2e:	6030      	str	r0, [r6, #0]
4000ba30:	2800      	cmp	r0, #0
4000ba32:	d13b      	bne.n	4000baac <ddr3TipDDR3ResetPhyRegs+0x1d0>
4000ba34:	2100      	movs	r1, #0
4000ba36:	9400      	str	r4, [sp, #0]
4000ba38:	9101      	str	r1, [sp, #4]
4000ba3a:	4628      	mov	r0, r5
4000ba3c:	683b      	ldr	r3, [r7, #0]
4000ba3e:	460a      	mov	r2, r1
4000ba40:	9103      	str	r1, [sp, #12]
4000ba42:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4000bacc <ddr3TipDDR3ResetPhyRegs+0x1f0>
4000ba46:	011b      	lsls	r3, r3, #4
4000ba48:	3315      	adds	r3, #21
4000ba4a:	9302      	str	r3, [sp, #8]
4000ba4c:	460b      	mov	r3, r1
4000ba4e:	f7fe ff33 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000ba52:	4601      	mov	r1, r0
4000ba54:	6030      	str	r0, [r6, #0]
4000ba56:	b968      	cbnz	r0, 4000ba74 <ddr3TipDDR3ResetPhyRegs+0x198>
4000ba58:	9001      	str	r0, [sp, #4]
4000ba5a:	460a      	mov	r2, r1
4000ba5c:	9400      	str	r4, [sp, #0]
4000ba5e:	683b      	ldr	r3, [r7, #0]
4000ba60:	9003      	str	r0, [sp, #12]
4000ba62:	4628      	mov	r0, r5
4000ba64:	011b      	lsls	r3, r3, #4
4000ba66:	3355      	adds	r3, #85	; 0x55
4000ba68:	9302      	str	r3, [sp, #8]
4000ba6a:	460b      	mov	r3, r1
4000ba6c:	f7fe ff24 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000ba70:	6030      	str	r0, [r6, #0]
4000ba72:	b120      	cbz	r0, 4000ba7e <ddr3TipDDR3ResetPhyRegs+0x1a2>
4000ba74:	f005 feee 	bl	40011854 <gtBreakOnFail>
4000ba78:	f8d8 0000 	ldr.w	r0, [r8]
4000ba7c:	e01e      	b.n	4000babc <ddr3TipDDR3ResetPhyRegs+0x1e0>
4000ba7e:	3401      	adds	r4, #1
4000ba80:	9b05      	ldr	r3, [sp, #20]
4000ba82:	429c      	cmp	r4, r3
4000ba84:	f4ff af42 	bcc.w	4000b90c <ddr3TipDDR3ResetPhyRegs+0x30>
4000ba88:	4f10      	ldr	r7, [pc, #64]	; (4000bacc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
4000ba8a:	24db      	movs	r4, #219	; 0xdb
4000ba8c:	2600      	movs	r6, #0
4000ba8e:	f240 180b 	movw	r8, #267	; 0x10b
4000ba92:	2101      	movs	r1, #1
4000ba94:	233f      	movs	r3, #63	; 0x3f
4000ba96:	4628      	mov	r0, r5
4000ba98:	9303      	str	r3, [sp, #12]
4000ba9a:	2200      	movs	r2, #0
4000ba9c:	460b      	mov	r3, r1
4000ba9e:	9600      	str	r6, [sp, #0]
4000baa0:	9601      	str	r6, [sp, #4]
4000baa2:	9402      	str	r4, [sp, #8]
4000baa4:	f7fe ff08 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000baa8:	6038      	str	r0, [r7, #0]
4000baaa:	b120      	cbz	r0, 4000bab6 <ddr3TipDDR3ResetPhyRegs+0x1da>
4000baac:	f005 fed2 	bl	40011854 <gtBreakOnFail>
4000bab0:	4b06      	ldr	r3, [pc, #24]	; (4000bacc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
4000bab2:	6818      	ldr	r0, [r3, #0]
4000bab4:	e002      	b.n	4000babc <ddr3TipDDR3ResetPhyRegs+0x1e0>
4000bab6:	340c      	adds	r4, #12
4000bab8:	4544      	cmp	r4, r8
4000baba:	d1ea      	bne.n	4000ba92 <ddr3TipDDR3ResetPhyRegs+0x1b6>
4000babc:	b007      	add	sp, #28
4000babe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000bac2:	bf00      	nop
4000bac4:	40020428 	andmi	r0, r2, r8, lsr #8
4000bac8:	400207cc 	andmi	r0, r2, ip, asr #15
4000bacc:	400206c0 	andmi	r0, r2, r0, asr #13
4000bad0:	400187cc 	andmi	r8, r1, ip, asr #15
4000bad4:	40018770 	andmi	r8, r1, r0, ror r7
4000bad8:	400207d8 	ldrdmi	r0, [r2], -r8
4000badc:	400207ec 	andmi	r0, r2, ip, ror #15

Disassembly of section .text.ddr3TipRestoreDunitRegs:

4000bae0 <ddr3TipRestoreDunitRegs>:
ddr3TipRestoreDunitRegs():
4000bae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
4000bae2:	2501      	movs	r5, #1
4000bae4:	2200      	movs	r2, #0
4000bae6:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000baea:	4629      	mov	r1, r5
4000baec:	4606      	mov	r6, r0
4000baee:	9500      	str	r5, [sp, #0]
4000baf0:	9501      	str	r5, [sp, #4]
4000baf2:	f7fe fa31 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000baf6:	4c1f      	ldr	r4, [pc, #124]	; (4000bb74 <ddr3TipRestoreDunitRegs+0x94>)
4000baf8:	4602      	mov	r2, r0
4000bafa:	6020      	str	r0, [r4, #0]
4000bafc:	b9e0      	cbnz	r0, 4000bb38 <ddr3TipRestoreDunitRegs+0x58>
4000bafe:	4b1e      	ldr	r3, [pc, #120]	; (4000bb78 <ddr3TipRestoreDunitRegs+0x98>)
4000bb00:	4630      	mov	r0, r6
4000bb02:	4629      	mov	r1, r5
4000bb04:	781b      	ldrb	r3, [r3, #0]
4000bb06:	00db      	lsls	r3, r3, #3
4000bb08:	9300      	str	r3, [sp, #0]
4000bb0a:	2318      	movs	r3, #24
4000bb0c:	9301      	str	r3, [sp, #4]
4000bb0e:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000bb12:	f7fe fa21 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bb16:	4602      	mov	r2, r0
4000bb18:	6020      	str	r0, [r4, #0]
4000bb1a:	b968      	cbnz	r0, 4000bb38 <ddr3TipRestoreDunitRegs+0x58>
4000bb1c:	f64f 71ff 	movw	r1, #65535	; 0xffff
4000bb20:	f04f 33ff 	mov.w	r3, #4294967295
4000bb24:	4630      	mov	r0, r6
4000bb26:	e88d 000a 	stmia.w	sp, {r1, r3}
4000bb2a:	4629      	mov	r1, r5
4000bb2c:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000bb30:	f7fe fa12 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bb34:	6020      	str	r0, [r4, #0]
4000bb36:	b118      	cbz	r0, 4000bb40 <ddr3TipRestoreDunitRegs+0x60>
4000bb38:	f005 fe8c 	bl	40011854 <gtBreakOnFail>
4000bb3c:	6820      	ldr	r0, [r4, #0]
4000bb3e:	e018      	b.n	4000bb72 <ddr3TipRestoreDunitRegs+0x92>
4000bb40:	4d0e      	ldr	r5, [pc, #56]	; (4000bb7c <ddr3TipRestoreDunitRegs+0x9c>)
4000bb42:	f505 7719 	add.w	r7, r5, #612	; 0x264
4000bb46:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000bb4a:	4630      	mov	r0, r6
4000bb4c:	2101      	movs	r1, #1
4000bb4e:	2200      	movs	r2, #0
4000bb50:	9300      	str	r3, [sp, #0]
4000bb52:	682b      	ldr	r3, [r5, #0]
4000bb54:	9301      	str	r3, [sp, #4]
4000bb56:	f855 3c08 	ldr.w	r3, [r5, #-8]
4000bb5a:	f7fe f9fd 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bb5e:	6020      	str	r0, [r4, #0]
4000bb60:	b120      	cbz	r0, 4000bb6c <ddr3TipRestoreDunitRegs+0x8c>
4000bb62:	f005 fe77 	bl	40011854 <gtBreakOnFail>
4000bb66:	4b03      	ldr	r3, [pc, #12]	; (4000bb74 <ddr3TipRestoreDunitRegs+0x94>)
4000bb68:	6818      	ldr	r0, [r3, #0]
4000bb6a:	e002      	b.n	4000bb72 <ddr3TipRestoreDunitRegs+0x92>
4000bb6c:	350c      	adds	r5, #12
4000bb6e:	42bd      	cmp	r5, r7
4000bb70:	d1e9      	bne.n	4000bb46 <ddr3TipRestoreDunitRegs+0x66>
4000bb72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
4000bb74:	400206c0 	andmi	r0, r2, r0, asr #13
4000bb78:	40020430 	andmi	r0, r2, r0, lsr r4
4000bb7c:	400174cc 	andmi	r7, r1, ip, asr #9

Disassembly of section .text.ddr3TipAdllRegsBypass:

4000bb80 <ddr3TipAdllRegsBypass>:
ddr3TipAdllRegsBypass():
4000bb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bb84:	468b      	mov	fp, r1
4000bb86:	b087      	sub	sp, #28
4000bb88:	2102      	movs	r1, #2
4000bb8a:	4606      	mov	r6, r0
4000bb8c:	4692      	mov	sl, r2
4000bb8e:	f005 f87d 	bl	40010c8c <ddr3TipDevAttrGet>
4000bb92:	4f22      	ldr	r7, [pc, #136]	; (4000bc1c <ddr3TipAdllRegsBypass+0x9c>)
4000bb94:	683b      	ldr	r3, [r7, #0]
4000bb96:	b2c0      	uxtb	r0, r0
4000bb98:	9005      	str	r0, [sp, #20]
4000bb9a:	7818      	ldrb	r0, [r3, #0]
4000bb9c:	f010 0001 	ands.w	r0, r0, #1
4000bba0:	d039      	beq.n	4000bc16 <ddr3TipAdllRegsBypass+0x96>
4000bba2:	2400      	movs	r4, #0
4000bba4:	4d1e      	ldr	r5, [pc, #120]	; (4000bc20 <ddr3TipAdllRegsBypass+0xa0>)
4000bba6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4000bc24 <ddr3TipAdllRegsBypass+0xa4>
4000bbaa:	e030      	b.n	4000bc0e <ddr3TipAdllRegsBypass+0x8e>
4000bbac:	683b      	ldr	r3, [r7, #0]
4000bbae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000bbb2:	fa43 f304 	asr.w	r3, r3, r4
4000bbb6:	07d8      	lsls	r0, r3, #31
4000bbb8:	d528      	bpl.n	4000bc0c <ddr3TipAdllRegsBypass+0x8c>
4000bbba:	682b      	ldr	r3, [r5, #0]
4000bbbc:	2100      	movs	r1, #0
4000bbbe:	4630      	mov	r0, r6
4000bbc0:	9101      	str	r1, [sp, #4]
4000bbc2:	460a      	mov	r2, r1
4000bbc4:	9400      	str	r4, [sp, #0]
4000bbc6:	009b      	lsls	r3, r3, #2
4000bbc8:	f8cd b00c 	str.w	fp, [sp, #12]
4000bbcc:	3301      	adds	r3, #1
4000bbce:	9302      	str	r3, [sp, #8]
4000bbd0:	460b      	mov	r3, r1
4000bbd2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 4000bc24 <ddr3TipAdllRegsBypass+0xa4>
4000bbd6:	f7fe fe6f 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000bbda:	4601      	mov	r1, r0
4000bbdc:	f8c8 0000 	str.w	r0, [r8]
4000bbe0:	b978      	cbnz	r0, 4000bc02 <ddr3TipAdllRegsBypass+0x82>
4000bbe2:	682b      	ldr	r3, [r5, #0]
4000bbe4:	460a      	mov	r2, r1
4000bbe6:	9001      	str	r0, [sp, #4]
4000bbe8:	4630      	mov	r0, r6
4000bbea:	9400      	str	r4, [sp, #0]
4000bbec:	011b      	lsls	r3, r3, #4
4000bbee:	f8cd a00c 	str.w	sl, [sp, #12]
4000bbf2:	331f      	adds	r3, #31
4000bbf4:	9302      	str	r3, [sp, #8]
4000bbf6:	460b      	mov	r3, r1
4000bbf8:	f7fe fe5e 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000bbfc:	f8c8 0000 	str.w	r0, [r8]
4000bc00:	b120      	cbz	r0, 4000bc0c <ddr3TipAdllRegsBypass+0x8c>
4000bc02:	f005 fe27 	bl	40011854 <gtBreakOnFail>
4000bc06:	f8d9 0000 	ldr.w	r0, [r9]
4000bc0a:	e004      	b.n	4000bc16 <ddr3TipAdllRegsBypass+0x96>
4000bc0c:	3401      	adds	r4, #1
4000bc0e:	9b05      	ldr	r3, [sp, #20]
4000bc10:	429c      	cmp	r4, r3
4000bc12:	d3cb      	bcc.n	4000bbac <ddr3TipAdllRegsBypass+0x2c>
4000bc14:	2000      	movs	r0, #0
4000bc16:	b007      	add	sp, #28
4000bc18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000bc1c:	40020428 	andmi	r0, r2, r8, lsr #8
4000bc20:	400207cc 	andmi	r0, r2, ip, asr #15
4000bc24:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipEnableInitSequence:

4000bc28 <ddr3TipEnableInitSequence>:
ddr3TipEnableInitSequence():
4000bc28:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
4000bc2c:	2102      	movs	r1, #2
4000bc2e:	4606      	mov	r6, r0
4000bc30:	f005 f82c 	bl	40010c8c <ddr3TipDevAttrGet>
4000bc34:	2501      	movs	r5, #1
4000bc36:	2200      	movs	r2, #0
4000bc38:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000bc3c:	9500      	str	r5, [sp, #0]
4000bc3e:	4629      	mov	r1, r5
4000bc40:	9501      	str	r5, [sp, #4]
4000bc42:	4f2a      	ldr	r7, [pc, #168]	; (4000bcec <ddr3TipEnableInitSequence+0xc4>)
4000bc44:	fa5f f880 	uxtb.w	r8, r0
4000bc48:	4630      	mov	r0, r6
4000bc4a:	f7fe f985 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bc4e:	4604      	mov	r4, r0
4000bc50:	6038      	str	r0, [r7, #0]
4000bc52:	2800      	cmp	r0, #0
4000bc54:	d043      	beq.n	4000bcde <ddr3TipEnableInitSequence+0xb6>
4000bc56:	f005 fdfd 	bl	40011854 <gtBreakOnFail>
4000bc5a:	6838      	ldr	r0, [r7, #0]
4000bc5c:	e03c      	b.n	4000bcd8 <ddr3TipEnableInitSequence+0xb0>
4000bc5e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000bc62:	9301      	str	r3, [sp, #4]
4000bc64:	4b22      	ldr	r3, [pc, #136]	; (4000bcf0 <ddr3TipEnableInitSequence+0xc8>)
4000bc66:	4630      	mov	r0, r6
4000bc68:	4621      	mov	r1, r4
4000bc6a:	4622      	mov	r2, r4
4000bc6c:	9500      	str	r5, [sp, #0]
4000bc6e:	9302      	str	r3, [sp, #8]
4000bc70:	4623      	mov	r3, r4
4000bc72:	f7fe fd45 	bl	4000a700 <ddr3TipIfPolling>
4000bc76:	1e03      	subs	r3, r0, #0
4000bc78:	d102      	bne.n	4000bc80 <ddr3TipEnableInitSequence+0x58>
4000bc7a:	683a      	ldr	r2, [r7, #0]
4000bc7c:	461d      	mov	r5, r3
4000bc7e:	e013      	b.n	4000bca8 <ddr3TipEnableInitSequence+0x80>
4000bc80:	4b1c      	ldr	r3, [pc, #112]	; (4000bcf4 <ddr3TipEnableInitSequence+0xcc>)
4000bc82:	781b      	ldrb	r3, [r3, #0]
4000bc84:	2b03      	cmp	r3, #3
4000bc86:	d826      	bhi.n	4000bcd6 <ddr3TipEnableInitSequence+0xae>
4000bc88:	481b      	ldr	r0, [pc, #108]	; (4000bcf8 <ddr3TipEnableInitSequence+0xd0>)
4000bc8a:	4621      	mov	r1, r4
4000bc8c:	f008 fcd2 	bl	40014634 <mvPrintf>
4000bc90:	e021      	b.n	4000bcd6 <ddr3TipEnableInitSequence+0xae>
4000bc92:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
4000bc96:	fa41 f103 	asr.w	r1, r1, r3
4000bc9a:	07c9      	lsls	r1, r1, #31
4000bc9c:	d503      	bpl.n	4000bca6 <ddr3TipEnableInitSequence+0x7e>
4000bc9e:	eb02 1103 	add.w	r1, r2, r3, lsl #4
4000bca2:	6889      	ldr	r1, [r1, #8]
4000bca4:	430d      	orrs	r5, r1
4000bca6:	3301      	adds	r3, #1
4000bca8:	4543      	cmp	r3, r8
4000bcaa:	d3f2      	bcc.n	4000bc92 <ddr3TipEnableInitSequence+0x6a>
4000bcac:	b19d      	cbz	r5, 4000bcd6 <ddr3TipEnableInitSequence+0xae>
4000bcae:	2308      	movs	r3, #8
4000bcb0:	4630      	mov	r0, r6
4000bcb2:	9300      	str	r3, [sp, #0]
4000bcb4:	2101      	movs	r1, #1
4000bcb6:	9301      	str	r3, [sp, #4]
4000bcb8:	2200      	movs	r2, #0
4000bcba:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bcbe:	4c0b      	ldr	r4, [pc, #44]	; (4000bcec <ddr3TipEnableInitSequence+0xc4>)
4000bcc0:	f7fe f94a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bcc4:	6020      	str	r0, [r4, #0]
4000bcc6:	b118      	cbz	r0, 4000bcd0 <ddr3TipEnableInitSequence+0xa8>
4000bcc8:	f005 fdc4 	bl	40011854 <gtBreakOnFail>
4000bccc:	6820      	ldr	r0, [r4, #0]
4000bcce:	e003      	b.n	4000bcd8 <ddr3TipEnableInitSequence+0xb0>
4000bcd0:	4605      	mov	r5, r0
4000bcd2:	e000      	b.n	4000bcd6 <ddr3TipEnableInitSequence+0xae>
4000bcd4:	461d      	mov	r5, r3
4000bcd6:	4628      	mov	r0, r5
4000bcd8:	b004      	add	sp, #16
4000bcda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000bcde:	4f07      	ldr	r7, [pc, #28]	; (4000bcfc <ddr3TipEnableInitSequence+0xd4>)
4000bce0:	683b      	ldr	r3, [r7, #0]
4000bce2:	781b      	ldrb	r3, [r3, #0]
4000bce4:	f013 0301 	ands.w	r3, r3, #1
4000bce8:	d0f4      	beq.n	4000bcd4 <ddr3TipEnableInitSequence+0xac>
4000bcea:	e7b8      	b.n	4000bc5e <ddr3TipEnableInitSequence+0x36>
4000bcec:	400206c0 	andmi	r0, r2, r0, asr #13
4000bcf0:	000f4240 	andeq	r4, pc, r0, asr #4
4000bcf4:	4001873d 	andmi	r8, r1, sp, lsr r7
4000bcf8:	40015821 	andmi	r5, r1, r1, lsr #16
4000bcfc:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipInitController:

4000bd00 <mvHwsDdr3TipInitController>:
mvHwsDdr3TipInitController():
4000bd00:	4ba6      	ldr	r3, [pc, #664]	; (4000bf9c <mvHwsDdr3TipInitController+0x29c>)
4000bd02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bd06:	460f      	mov	r7, r1
4000bd08:	b089      	sub	sp, #36	; 0x24
4000bd0a:	2102      	movs	r1, #2
4000bd0c:	f893 b000 	ldrb.w	fp, [r3]
4000bd10:	4604      	mov	r4, r0
4000bd12:	f004 ffbb 	bl	40010c8c <ddr3TipDevAttrGet>
4000bd16:	4ba2      	ldr	r3, [pc, #648]	; (4000bfa0 <mvHwsDdr3TipInitController+0x2a0>)
4000bd18:	781b      	ldrb	r3, [r3, #0]
4000bd1a:	2b01      	cmp	r3, #1
4000bd1c:	b2c0      	uxtb	r0, r0
4000bd1e:	9005      	str	r0, [sp, #20]
4000bd20:	d804      	bhi.n	4000bd2c <mvHwsDdr3TipInitController+0x2c>
4000bd22:	48a0      	ldr	r0, [pc, #640]	; (4000bfa4 <mvHwsDdr3TipInitController+0x2a4>)
4000bd24:	6879      	ldr	r1, [r7, #4]
4000bd26:	683a      	ldr	r2, [r7, #0]
4000bd28:	f008 fc84 	bl	40014634 <mvPrintf>
4000bd2c:	68bb      	ldr	r3, [r7, #8]
4000bd2e:	2b01      	cmp	r3, #1
4000bd30:	d107      	bne.n	4000bd42 <mvHwsDdr3TipInitController+0x42>
4000bd32:	4620      	mov	r0, r4
4000bd34:	4d9c      	ldr	r5, [pc, #624]	; (4000bfa8 <mvHwsDdr3TipInitController+0x2a8>)
4000bd36:	f7fe fe33 	bl	4000a9a0 <ddr3TipConfigurePhy>
4000bd3a:	6028      	str	r0, [r5, #0]
4000bd3c:	2800      	cmp	r0, #0
4000bd3e:	f040 845b 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000bd42:	4b9a      	ldr	r3, [pc, #616]	; (4000bfac <mvHwsDdr3TipInitController+0x2ac>)
4000bd44:	781b      	ldrb	r3, [r3, #0]
4000bd46:	2b01      	cmp	r3, #1
4000bd48:	f040 8364 	bne.w	4000c414 <mvHwsDdr3TipInitController+0x714>
4000bd4c:	f000 bc75 	b.w	4000c63a <mvHwsDdr3TipInitController+0x93a>
4000bd50:	4b93      	ldr	r3, [pc, #588]	; (4000bfa0 <mvHwsDdr3TipInitController+0x2a0>)
4000bd52:	781b      	ldrb	r3, [r3, #0]
4000bd54:	2b01      	cmp	r3, #1
4000bd56:	d803      	bhi.n	4000bd60 <mvHwsDdr3TipInitController+0x60>
4000bd58:	4895      	ldr	r0, [pc, #596]	; (4000bfb0 <mvHwsDdr3TipInitController+0x2b0>)
4000bd5a:	2100      	movs	r1, #0
4000bd5c:	f008 fc6a 	bl	40014634 <mvPrintf>
4000bd60:	4b94      	ldr	r3, [pc, #592]	; (4000bfb4 <mvHwsDdr3TipInitController+0x2b4>)
4000bd62:	6819      	ldr	r1, [r3, #0]
4000bd64:	2300      	movs	r3, #0
4000bd66:	461a      	mov	r2, r3
4000bd68:	e00a      	b.n	4000bd80 <mvHwsDdr3TipInitController+0x80>
4000bd6a:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000bd6e:	fa40 f003 	asr.w	r0, r0, r3
4000bd72:	07c0      	lsls	r0, r0, #31
4000bd74:	d503      	bpl.n	4000bd7e <mvHwsDdr3TipInitController+0x7e>
4000bd76:	eb01 1003 	add.w	r0, r1, r3, lsl #4
4000bd7a:	6880      	ldr	r0, [r0, #8]
4000bd7c:	4302      	orrs	r2, r0
4000bd7e:	3301      	adds	r3, #1
4000bd80:	9805      	ldr	r0, [sp, #20]
4000bd82:	4283      	cmp	r3, r0
4000bd84:	d3f1      	bcc.n	4000bd6a <mvHwsDdr3TipInitController+0x6a>
4000bd86:	b172      	cbz	r2, 4000bda6 <mvHwsDdr3TipInitController+0xa6>
4000bd88:	2200      	movs	r2, #0
4000bd8a:	2308      	movs	r3, #8
4000bd8c:	4620      	mov	r0, r4
4000bd8e:	e88d 000c 	stmia.w	sp, {r2, r3}
4000bd92:	2101      	movs	r1, #1
4000bd94:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bd98:	f7fe f8de 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bd9c:	4d82      	ldr	r5, [pc, #520]	; (4000bfa8 <mvHwsDdr3TipInitController+0x2a8>)
4000bd9e:	6028      	str	r0, [r5, #0]
4000bda0:	2800      	cmp	r0, #0
4000bda2:	f040 8429 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000bda6:	4b83      	ldr	r3, [pc, #524]	; (4000bfb4 <mvHwsDdr3TipInitController+0x2b4>)
4000bda8:	4a7c      	ldr	r2, [pc, #496]	; (4000bf9c <mvHwsDdr3TipInitController+0x29c>)
4000bdaa:	681b      	ldr	r3, [r3, #0]
4000bdac:	f892 b000 	ldrb.w	fp, [r2]
4000bdb0:	f641 6278 	movw	r2, #7800	; 0x1e78
4000bdb4:	f893 605a 	ldrb.w	r6, [r3, #90]	; 0x5a
4000bdb8:	f893 9056 	ldrb.w	r9, [r3, #86]	; 0x56
4000bdbc:	f893 8054 	ldrb.w	r8, [r3, #84]	; 0x54
4000bdc0:	f640 733c 	movw	r3, #3900	; 0xf3c
4000bdc4:	2e02      	cmp	r6, #2
4000bdc6:	bf14      	ite	ne
4000bdc8:	4616      	movne	r6, r2
4000bdca:	461e      	moveq	r6, r3
4000bdcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
4000bdd0:	435e      	muls	r6, r3
4000bdd2:	4b73      	ldr	r3, [pc, #460]	; (4000bfa0 <mvHwsDdr3TipInitController+0x2a0>)
4000bdd4:	781b      	ldrb	r3, [r3, #0]
4000bdd6:	2b01      	cmp	r3, #1
4000bdd8:	d806      	bhi.n	4000bde8 <mvHwsDdr3TipInitController+0xe8>
4000bdda:	4877      	ldr	r0, [pc, #476]	; (4000bfb8 <mvHwsDdr3TipInitController+0x2b8>)
4000bddc:	4649      	mov	r1, r9
4000bdde:	4642      	mov	r2, r8
4000bde0:	465b      	mov	r3, fp
4000bde2:	9600      	str	r6, [sp, #0]
4000bde4:	f008 fc26 	bl	40014634 <mvPrintf>
4000bde8:	4b74      	ldr	r3, [pc, #464]	; (4000bfbc <mvHwsDdr3TipInitController+0x2bc>)
4000bdea:	4875      	ldr	r0, [pc, #468]	; (4000bfc0 <mvHwsDdr3TipInitController+0x2c0>)
4000bdec:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
4000bdf0:	f7fa ec54 	blx	4000669c <__aeabi_uidiv>
4000bdf4:	4605      	mov	r5, r0
4000bdf6:	4630      	mov	r0, r6
4000bdf8:	0069      	lsls	r1, r5, #1
4000bdfa:	f7fa ec50 	blx	4000669c <__aeabi_uidiv>
4000bdfe:	4b6d      	ldr	r3, [pc, #436]	; (4000bfb4 <mvHwsDdr3TipInitController+0x2b4>)
4000be00:	683a      	ldr	r2, [r7, #0]
4000be02:	681b      	ldr	r3, [r3, #0]
4000be04:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000be08:	f013 0f04 	tst.w	r3, #4
4000be0c:	bf14      	ite	ne
4000be0e:	2320      	movne	r3, #32
4000be10:	2310      	moveq	r3, #16
4000be12:	b92a      	cbnz	r2, 4000be20 <mvHwsDdr3TipInitController+0x120>
4000be14:	2b20      	cmp	r3, #32
4000be16:	bf0c      	ite	eq
4000be18:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
4000be1c:	2300      	movne	r3, #0
4000be1e:	e000      	b.n	4000be22 <mvHwsDdr3TipInitController+0x122>
4000be20:	2300      	movs	r3, #0
4000be22:	4303      	orrs	r3, r0
4000be24:	2100      	movs	r1, #0
4000be26:	f023 63a0 	bic.w	r3, r3, #83886080	; 0x5000000
4000be2a:	4620      	mov	r0, r4
4000be2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
4000be30:	460a      	mov	r2, r1
4000be32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
4000be36:	4e5c      	ldr	r6, [pc, #368]	; (4000bfa8 <mvHwsDdr3TipInitController+0x2a8>)
4000be38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000be3c:	9300      	str	r3, [sp, #0]
4000be3e:	4b61      	ldr	r3, [pc, #388]	; (4000bfc4 <mvHwsDdr3TipInitController+0x2c4>)
4000be40:	9301      	str	r3, [sp, #4]
4000be42:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000be46:	f7fe f887 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000be4a:	4601      	mov	r1, r0
4000be4c:	6030      	str	r0, [r6, #0]
4000be4e:	2800      	cmp	r0, #0
4000be50:	f040 83dd 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000be54:	f44f 6380 	mov.w	r3, #1024	; 0x400
4000be58:	460a      	mov	r2, r1
4000be5a:	9300      	str	r3, [sp, #0]
4000be5c:	4620      	mov	r0, r4
4000be5e:	9301      	str	r3, [sp, #4]
4000be60:	f241 4314 	movw	r3, #5140	; 0x1414
4000be64:	f7fe f878 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000be68:	4601      	mov	r1, r0
4000be6a:	6030      	str	r0, [r6, #0]
4000be6c:	2800      	cmp	r0, #0
4000be6e:	f040 83ce 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000be72:	2228      	movs	r2, #40	; 0x28
4000be74:	233e      	movs	r3, #62	; 0x3e
4000be76:	4620      	mov	r0, r4
4000be78:	e88d 000c 	stmia.w	sp, {r2, r3}
4000be7c:	460a      	mov	r2, r1
4000be7e:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000be82:	f7fe f869 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000be86:	4601      	mov	r1, r0
4000be88:	6030      	str	r0, [r6, #0]
4000be8a:	2800      	cmp	r0, #0
4000be8c:	f040 83bf 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000be90:	683b      	ldr	r3, [r7, #0]
4000be92:	b16b      	cbz	r3, 4000beb0 <mvHwsDdr3TipInitController+0x1b0>
4000be94:	9000      	str	r0, [sp, #0]
4000be96:	f64f 7380 	movw	r3, #65408	; 0xff80
4000be9a:	4620      	mov	r0, r4
4000be9c:	9301      	str	r3, [sp, #4]
4000be9e:	460a      	mov	r2, r1
4000bea0:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000bea4:	f7fe f858 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bea8:	6030      	str	r0, [r6, #0]
4000beaa:	2800      	cmp	r0, #0
4000beac:	f040 83af 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000beb0:	2100      	movs	r1, #0
4000beb2:	2302      	movs	r3, #2
4000beb4:	f04f 0c03 	mov.w	ip, #3
4000beb8:	4620      	mov	r0, r4
4000beba:	e88d 1008 	stmia.w	sp, {r3, ip}
4000bebe:	460a      	mov	r2, r1
4000bec0:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bec4:	4e38      	ldr	r6, [pc, #224]	; (4000bfa8 <mvHwsDdr3TipInitController+0x2a8>)
4000bec6:	f7fe f847 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000beca:	4601      	mov	r1, r0
4000becc:	6030      	str	r0, [r6, #0]
4000bece:	2800      	cmp	r0, #0
4000bed0:	f040 839d 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000bed4:	4b3c      	ldr	r3, [pc, #240]	; (4000bfc8 <mvHwsDdr3TipInitController+0x2c8>)
4000bed6:	460a      	mov	r2, r1
4000bed8:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 4000bfd4 <mvHwsDdr3TipInitController+0x2d4>
4000bedc:	4620      	mov	r0, r4
4000bede:	e88d 4008 	stmia.w	sp, {r3, lr}
4000bee2:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000bee6:	f7fe f837 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000beea:	4601      	mov	r1, r0
4000beec:	6030      	str	r0, [r6, #0]
4000beee:	2800      	cmp	r0, #0
4000bef0:	f040 838d 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000bef4:	4b35      	ldr	r3, [pc, #212]	; (4000bfcc <mvHwsDdr3TipInitController+0x2cc>)
4000bef6:	460a      	mov	r2, r1
4000bef8:	4620      	mov	r0, r4
4000befa:	781b      	ldrb	r3, [r3, #0]
4000befc:	00db      	lsls	r3, r3, #3
4000befe:	9300      	str	r3, [sp, #0]
4000bf00:	2318      	movs	r3, #24
4000bf02:	9301      	str	r3, [sp, #4]
4000bf04:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000bf08:	f7fe f826 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bf0c:	4601      	mov	r1, r0
4000bf0e:	6030      	str	r0, [r6, #0]
4000bf10:	2800      	cmp	r0, #0
4000bf12:	f040 837c 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000bf16:	2301      	movs	r3, #1
4000bf18:	4620      	mov	r0, r4
4000bf1a:	9300      	str	r3, [sp, #0]
4000bf1c:	460a      	mov	r2, r1
4000bf1e:	9301      	str	r3, [sp, #4]
4000bf20:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000bf24:	f7fe f818 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bf28:	4682      	mov	sl, r0
4000bf2a:	6030      	str	r0, [r6, #0]
4000bf2c:	2800      	cmp	r0, #0
4000bf2e:	f040 836e 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000bf32:	4620      	mov	r0, r4
4000bf34:	4651      	mov	r1, sl
4000bf36:	f004 fea9 	bl	40010c8c <ddr3TipDevAttrGet>
4000bf3a:	2802      	cmp	r0, #2
4000bf3c:	d80f      	bhi.n	4000bf5e <mvHwsDdr3TipInitController+0x25e>
4000bf3e:	2027      	movs	r0, #39	; 0x27
4000bf40:	f04f 33ff 	mov.w	r3, #4294967295
4000bf44:	4651      	mov	r1, sl
4000bf46:	e88d 0009 	stmia.w	sp, {r0, r3}
4000bf4a:	4652      	mov	r2, sl
4000bf4c:	4620      	mov	r0, r4
4000bf4e:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
4000bf52:	f7fe f801 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bf56:	6030      	str	r0, [r6, #0]
4000bf58:	2800      	cmp	r0, #0
4000bf5a:	f040 8358 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000bf5e:	4b15      	ldr	r3, [pc, #84]	; (4000bfb4 <mvHwsDdr3TipInitController+0x2b4>)
4000bf60:	4640      	mov	r0, r8
4000bf62:	681b      	ldr	r3, [r3, #0]
4000bf64:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
4000bf68:	2b01      	cmp	r3, #1
4000bf6a:	4b19      	ldr	r3, [pc, #100]	; (4000bfd0 <mvHwsDdr3TipInitController+0x2d0>)
4000bf6c:	bf16      	itet	ne
4000bf6e:	eb03 03c9 	addne.w	r3, r3, r9, lsl #3
4000bf72:	f813 3039 	ldrbeq.w	r3, [r3, r9, lsl #3]
4000bf76:	785b      	ldrbne	r3, [r3, #1]
4000bf78:	2b01      	cmp	r3, #1
4000bf7a:	d101      	bne.n	4000bf80 <mvHwsDdr3TipInitController+0x280>
4000bf7c:	2107      	movs	r1, #7
4000bf7e:	e000      	b.n	4000bf82 <mvHwsDdr3TipInitController+0x282>
4000bf80:	2108      	movs	r1, #8
4000bf82:	f004 fc59 	bl	40010838 <speedBinTable>
4000bf86:	4629      	mov	r1, r5
4000bf88:	4606      	mov	r6, r0
4000bf8a:	f7fa ec7e 	blx	40006888 <__aeabi_uidivmod>
4000bf8e:	4630      	mov	r0, r6
4000bf90:	bb11      	cbnz	r1, 4000bfd8 <mvHwsDdr3TipInitController+0x2d8>
4000bf92:	4629      	mov	r1, r5
4000bf94:	f7fa eb82 	blx	4000669c <__aeabi_uidiv>
4000bf98:	3801      	subs	r0, #1
4000bf9a:	e020      	b.n	4000bfde <mvHwsDdr3TipInitController+0x2de>
4000bf9c:	400187d8 	ldrdmi	r8, [r1], -r8	; <UNPREDICTABLE>
4000bfa0:	4001873d 	andmi	r8, r1, sp, lsr r7
4000bfa4:	40015838 	andmi	r5, r1, r8, lsr r8
4000bfa8:	400206c0 	andmi	r0, r2, r0, asr #13
4000bfac:	40018544 	andmi	r8, r1, r4, asr #10
4000bfb0:	40015865 	andmi	r5, r1, r5, ror #16
4000bfb4:	40020428 	andmi	r0, r2, r8, lsr #8
4000bfb8:	40015873 	andmi	r5, r1, r3, ror r8
4000bfbc:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000bfc0:	000f4240 	andeq	r4, pc, r0, asr #4
4000bfc4:	0100ffff 	strdeq	pc, [r0, -pc]
4000bfc8:	0001200c 	andeq	r2, r1, ip
4000bfcc:	40020430 	andmi	r0, r2, r0, lsr r4
4000bfd0:	4001749c 	mulmi	r1, ip, r4
4000bfd4:	7dffe01c 	wldrhvc	wr14, [pc, #28]!
4000bfd8:	4629      	mov	r1, r5
4000bfda:	f7fa eb60 	blx	4000669c <__aeabi_uidiv>
4000bfde:	2100      	movs	r1, #0
4000bfe0:	0600      	lsls	r0, r0, #24
4000bfe2:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
4000bfe6:	9000      	str	r0, [sp, #0]
4000bfe8:	9301      	str	r3, [sp, #4]
4000bfea:	4620      	mov	r0, r4
4000bfec:	460a      	mov	r2, r1
4000bfee:	f241 4310 	movw	r3, #5136	; 0x1410
4000bff2:	f7fd ffb1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000bff6:	4ea9      	ldr	r6, [pc, #676]	; (4000c29c <mvHwsDdr3TipInitController+0x59c>)
4000bff8:	6030      	str	r0, [r6, #0]
4000bffa:	2800      	cmp	r0, #0
4000bffc:	f040 8307 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c000:	4ba7      	ldr	r3, [pc, #668]	; (4000c2a0 <mvHwsDdr3TipInitController+0x5a0>)
4000c002:	4681      	mov	r9, r0
4000c004:	681b      	ldr	r3, [r3, #0]
4000c006:	e00b      	b.n	4000c020 <mvHwsDdr3TipInitController+0x320>
4000c008:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c00c:	fa42 f200 	asr.w	r2, r2, r0
4000c010:	07d1      	lsls	r1, r2, #31
4000c012:	d504      	bpl.n	4000c01e <mvHwsDdr3TipInitController+0x31e>
4000c014:	eb03 1200 	add.w	r2, r3, r0, lsl #4
4000c018:	7912      	ldrb	r2, [r2, #4]
4000c01a:	ea49 0902 	orr.w	r9, r9, r2
4000c01e:	3001      	adds	r0, #1
4000c020:	9a05      	ldr	r2, [sp, #20]
4000c022:	4290      	cmp	r0, r2
4000c024:	d3f0      	bcc.n	4000c008 <mvHwsDdr3TipInitController+0x308>
4000c026:	4b9f      	ldr	r3, [pc, #636]	; (4000c2a4 <mvHwsDdr3TipInitController+0x5a4>)
4000c028:	781b      	ldrb	r3, [r3, #0]
4000c02a:	2b01      	cmp	r3, #1
4000c02c:	d804      	bhi.n	4000c038 <mvHwsDdr3TipInitController+0x338>
4000c02e:	489e      	ldr	r0, [pc, #632]	; (4000c2a8 <mvHwsDdr3TipInitController+0x5a8>)
4000c030:	2100      	movs	r1, #0
4000c032:	464a      	mov	r2, r9
4000c034:	f008 fafe 	bl	40014634 <mvPrintf>
4000c038:	2600      	movs	r6, #0
4000c03a:	f04f 0a01 	mov.w	sl, #1
4000c03e:	fa0a f306 	lsl.w	r3, sl, r6
4000c042:	4632      	mov	r2, r6
4000c044:	ea13 0f09 	tst.w	r3, r9
4000c048:	4620      	mov	r0, r4
4000c04a:	bf0c      	ite	eq
4000c04c:	2300      	moveq	r3, #0
4000c04e:	2301      	movne	r3, #1
4000c050:	f04f 0100 	mov.w	r1, #0
4000c054:	3601      	adds	r6, #1
4000c056:	f7fe fa03 	bl	4000a460 <ddr3TipConfigureCs>
4000c05a:	2e04      	cmp	r6, #4
4000c05c:	d1ef      	bne.n	4000c03e <mvHwsDdr3TipInitController+0x33e>
4000c05e:	687b      	ldr	r3, [r7, #4]
4000c060:	2b00      	cmp	r3, #0
4000c062:	f000 8091 	beq.w	4000c188 <mvHwsDdr3TipInitController+0x488>
4000c066:	4b8e      	ldr	r3, [pc, #568]	; (4000c2a0 <mvHwsDdr3TipInitController+0x5a0>)
4000c068:	681b      	ldr	r3, [r3, #0]
4000c06a:	f893 a059 	ldrb.w	sl, [r3, #89]	; 0x59
4000c06e:	f893 9058 	ldrb.w	r9, [r3, #88]	; 0x58
4000c072:	4b8c      	ldr	r3, [pc, #560]	; (4000c2a4 <mvHwsDdr3TipInitController+0x5a4>)
4000c074:	781b      	ldrb	r3, [r3, #0]
4000c076:	2b01      	cmp	r3, #1
4000c078:	d804      	bhi.n	4000c084 <mvHwsDdr3TipInitController+0x384>
4000c07a:	488c      	ldr	r0, [pc, #560]	; (4000c2ac <mvHwsDdr3TipInitController+0x5ac>)
4000c07c:	4651      	mov	r1, sl
4000c07e:	464a      	mov	r2, r9
4000c080:	f008 fad8 	bl	40014634 <mvPrintf>
4000c084:	210b      	movs	r1, #11
4000c086:	4640      	mov	r0, r8
4000c088:	f004 fbd6 	bl	40010838 <speedBinTable>
4000c08c:	210b      	movs	r1, #11
4000c08e:	4606      	mov	r6, r0
4000c090:	4640      	mov	r0, r8
4000c092:	f004 fbd1 	bl	40010838 <speedBinTable>
4000c096:	4629      	mov	r1, r5
4000c098:	f7fa eb00 	blx	4000669c <__aeabi_uidiv>
4000c09c:	f04f 010b 	mov.w	r1, #11
4000c0a0:	4368      	muls	r0, r5
4000c0a2:	4286      	cmp	r6, r0
4000c0a4:	4640      	mov	r0, r8
4000c0a6:	d107      	bne.n	4000c0b8 <mvHwsDdr3TipInitController+0x3b8>
4000c0a8:	f004 fbc6 	bl	40010838 <speedBinTable>
4000c0ac:	4629      	mov	r1, r5
4000c0ae:	f7fa eaf6 	blx	4000669c <__aeabi_uidiv>
4000c0b2:	f100 3cff 	add.w	ip, r0, #4294967295
4000c0b6:	e005      	b.n	4000c0c4 <mvHwsDdr3TipInitController+0x3c4>
4000c0b8:	f004 fbbe 	bl	40010838 <speedBinTable>
4000c0bc:	4629      	mov	r1, r5
4000c0be:	f7fa eaee 	blx	4000669c <__aeabi_uidiv>
4000c0c2:	4684      	mov	ip, r0
4000c0c4:	4b7a      	ldr	r3, [pc, #488]	; (4000c2b0 <mvHwsDdr3TipInitController+0x5b0>)
4000c0c6:	2100      	movs	r1, #0
4000c0c8:	4620      	mov	r0, r4
4000c0ca:	4e74      	ldr	r6, [pc, #464]	; (4000c29c <mvHwsDdr3TipInitController+0x59c>)
4000c0cc:	f813 300a 	ldrb.w	r3, [r3, sl]
4000c0d0:	f8cd c010 	str.w	ip, [sp, #16]
4000c0d4:	f003 020e 	and.w	r2, r3, #14
4000c0d8:	f003 0301 	and.w	r3, r3, #1
4000c0dc:	009b      	lsls	r3, r3, #2
4000c0de:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
4000c0e2:	460a      	mov	r2, r1
4000c0e4:	9300      	str	r3, [sp, #0]
4000c0e6:	2374      	movs	r3, #116	; 0x74
4000c0e8:	9301      	str	r3, [sp, #4]
4000c0ea:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000c0ee:	f7fd ff33 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c0f2:	f8dd c010 	ldr.w	ip, [sp, #16]
4000c0f6:	4601      	mov	r1, r0
4000c0f8:	6030      	str	r0, [r6, #0]
4000c0fa:	2800      	cmp	r0, #0
4000c0fc:	f040 8287 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c100:	4b6c      	ldr	r3, [pc, #432]	; (4000c2b4 <mvHwsDdr3TipInitController+0x5b4>)
4000c102:	460a      	mov	r2, r1
4000c104:	4620      	mov	r0, r4
4000c106:	4463      	add	r3, ip
4000c108:	785b      	ldrb	r3, [r3, #1]
4000c10a:	025b      	lsls	r3, r3, #9
4000c10c:	9300      	str	r3, [sp, #0]
4000c10e:	f44f 6360 	mov.w	r3, #3584	; 0xe00
4000c112:	9301      	str	r3, [sp, #4]
4000c114:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
4000c118:	f7fd ff1e 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c11c:	4602      	mov	r2, r0
4000c11e:	6030      	str	r0, [r6, #0]
4000c120:	2800      	cmp	r0, #0
4000c122:	f040 8274 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c126:	4b64      	ldr	r3, [pc, #400]	; (4000c2b8 <mvHwsDdr3TipInitController+0x5b8>)
4000c128:	4620      	mov	r0, r4
4000c12a:	6819      	ldr	r1, [r3, #0]
4000c12c:	4b63      	ldr	r3, [pc, #396]	; (4000c2bc <mvHwsDdr3TipInitController+0x5bc>)
4000c12e:	681b      	ldr	r3, [r3, #0]
4000c130:	430b      	orrs	r3, r1
4000c132:	2101      	movs	r1, #1
4000c134:	9300      	str	r3, [sp, #0]
4000c136:	f240 2366 	movw	r3, #614	; 0x266
4000c13a:	9301      	str	r3, [sp, #4]
4000c13c:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000c140:	f7fd ff0a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c144:	4601      	mov	r1, r0
4000c146:	6030      	str	r0, [r6, #0]
4000c148:	2800      	cmp	r0, #0
4000c14a:	f040 8260 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c14e:	4b5c      	ldr	r3, [pc, #368]	; (4000c2c0 <mvHwsDdr3TipInitController+0x5c0>)
4000c150:	f813 0009 	ldrb.w	r0, [r3, r9]
4000c154:	4b52      	ldr	r3, [pc, #328]	; (4000c2a0 <mvHwsDdr3TipInitController+0x5a0>)
4000c156:	681b      	ldr	r3, [r3, #0]
4000c158:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
4000c15c:	4b59      	ldr	r3, [pc, #356]	; (4000c2c4 <mvHwsDdr3TipInitController+0x5c4>)
4000c15e:	2a02      	cmp	r2, #2
4000c160:	bf0c      	ite	eq
4000c162:	2280      	moveq	r2, #128	; 0x80
4000c164:	2200      	movne	r2, #0
4000c166:	681b      	ldr	r3, [r3, #0]
4000c168:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
4000c16c:	4620      	mov	r0, r4
4000c16e:	4313      	orrs	r3, r2
4000c170:	460a      	mov	r2, r1
4000c172:	9300      	str	r3, [sp, #0]
4000c174:	f44f 63d7 	mov.w	r3, #1720	; 0x6b8
4000c178:	9301      	str	r3, [sp, #4]
4000c17a:	f503 6372 	add.w	r3, r3, #3872	; 0xf20
4000c17e:	f7fd feeb 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c182:	6030      	str	r0, [r6, #0]
4000c184:	b110      	cbz	r0, 4000c18c <mvHwsDdr3TipInitController+0x48c>
4000c186:	e242      	b.n	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c188:	4699      	mov	r9, r3
4000c18a:	469a      	mov	sl, r3
4000c18c:	2100      	movs	r1, #0
4000c18e:	4653      	mov	r3, sl
4000c190:	4620      	mov	r0, r4
4000c192:	f8cd 9000 	str.w	r9, [sp]
4000c196:	460a      	mov	r2, r1
4000c198:	f7fe f8ee 	bl	4000a378 <ddr3TipWriteOdt>
4000c19c:	2100      	movs	r1, #0
4000c19e:	465b      	mov	r3, fp
4000c1a0:	4620      	mov	r0, r4
4000c1a2:	460a      	mov	r2, r1
4000c1a4:	f7fd fee8 	bl	40009f78 <ddr3TipSetTiming>
4000c1a8:	2100      	movs	r1, #0
4000c1aa:	4620      	mov	r0, r4
4000c1ac:	f004 fd6e 	bl	40010c8c <ddr3TipDevAttrGet>
4000c1b0:	2802      	cmp	r0, #2
4000c1b2:	d803      	bhi.n	4000c1bc <mvHwsDdr3TipInitController+0x4bc>
4000c1b4:	4b44      	ldr	r3, [pc, #272]	; (4000c2c8 <mvHwsDdr3TipInitController+0x5c8>)
4000c1b6:	9300      	str	r3, [sp, #0]
4000c1b8:	3366      	adds	r3, #102	; 0x66
4000c1ba:	e004      	b.n	4000c1c6 <mvHwsDdr3TipInitController+0x4c6>
4000c1bc:	f240 1377 	movw	r3, #375	; 0x177
4000c1c0:	9300      	str	r3, [sp, #0]
4000c1c2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
4000c1c6:	2100      	movs	r1, #0
4000c1c8:	9301      	str	r3, [sp, #4]
4000c1ca:	4620      	mov	r0, r4
4000c1cc:	f241 4324 	movw	r3, #5156	; 0x1424
4000c1d0:	460a      	mov	r2, r1
4000c1d2:	4e32      	ldr	r6, [pc, #200]	; (4000c29c <mvHwsDdr3TipInitController+0x59c>)
4000c1d4:	f7fd fec0 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c1d8:	6030      	str	r0, [r6, #0]
4000c1da:	2800      	cmp	r0, #0
4000c1dc:	f040 8217 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c1e0:	683b      	ldr	r3, [r7, #0]
4000c1e2:	b17b      	cbz	r3, 4000c204 <mvHwsDdr3TipInitController+0x504>
4000c1e4:	2100      	movs	r1, #0
4000c1e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
4000c1ea:	4620      	mov	r0, r4
4000c1ec:	e88d 000a 	stmia.w	sp, {r1, r3}
4000c1f0:	460a      	mov	r2, r1
4000c1f2:	f241 4324 	movw	r3, #5156	; 0x1424
4000c1f6:	f7fd feaf 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c1fa:	4e28      	ldr	r6, [pc, #160]	; (4000c29c <mvHwsDdr3TipInitController+0x59c>)
4000c1fc:	6030      	str	r0, [r6, #0]
4000c1fe:	2800      	cmp	r0, #0
4000c200:	f040 8205 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c204:	68fb      	ldr	r3, [r7, #12]
4000c206:	2100      	movs	r1, #0
4000c208:	4620      	mov	r0, r4
4000c20a:	4e24      	ldr	r6, [pc, #144]	; (4000c29c <mvHwsDdr3TipInitController+0x59c>)
4000c20c:	460a      	mov	r2, r1
4000c20e:	01db      	lsls	r3, r3, #7
4000c210:	9300      	str	r3, [sp, #0]
4000c212:	2380      	movs	r3, #128	; 0x80
4000c214:	9301      	str	r3, [sp, #4]
4000c216:	f241 4324 	movw	r3, #5156	; 0x1424
4000c21a:	f7fd fe9d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c21e:	4601      	mov	r1, r0
4000c220:	6030      	str	r0, [r6, #0]
4000c222:	2800      	cmp	r0, #0
4000c224:	f040 81f3 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c228:	4b28      	ldr	r3, [pc, #160]	; (4000c2cc <mvHwsDdr3TipInitController+0x5cc>)
4000c22a:	681b      	ldr	r3, [r3, #0]
4000c22c:	2bff      	cmp	r3, #255	; 0xff
4000c22e:	d10c      	bne.n	4000c24a <mvHwsDdr3TipInitController+0x54a>
4000c230:	4620      	mov	r0, r4
4000c232:	aa06      	add	r2, sp, #24
4000c234:	f7fd fe4c 	bl	40009ed0 <mvCalcCsNum>
4000c238:	6030      	str	r0, [r6, #0]
4000c23a:	2800      	cmp	r0, #0
4000c23c:	f040 81e7 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c240:	9b06      	ldr	r3, [sp, #24]
4000c242:	f113 33ff 	adds.w	r3, r3, #4294967295
4000c246:	bf18      	it	ne
4000c248:	2301      	movne	r3, #1
4000c24a:	2100      	movs	r1, #0
4000c24c:	00db      	lsls	r3, r3, #3
4000c24e:	4620      	mov	r0, r4
4000c250:	9300      	str	r3, [sp, #0]
4000c252:	460a      	mov	r2, r1
4000c254:	2318      	movs	r3, #24
4000c256:	9301      	str	r3, [sp, #4]
4000c258:	f241 4304 	movw	r3, #5124	; 0x1404
4000c25c:	f7fd fe7c 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c260:	4e0e      	ldr	r6, [pc, #56]	; (4000c29c <mvHwsDdr3TipInitController+0x59c>)
4000c262:	6030      	str	r0, [r6, #0]
4000c264:	2800      	cmp	r0, #0
4000c266:	f040 81d2 	bne.w	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c26a:	210d      	movs	r1, #13
4000c26c:	4640      	mov	r0, r8
4000c26e:	f004 fae3 	bl	40010838 <speedBinTable>
4000c272:	260a      	movs	r6, #10
4000c274:	436e      	muls	r6, r5
4000c276:	4286      	cmp	r6, r0
4000c278:	d804      	bhi.n	4000c284 <mvHwsDdr3TipInitController+0x584>
4000c27a:	4640      	mov	r0, r8
4000c27c:	210d      	movs	r1, #13
4000c27e:	f004 fadb 	bl	40010838 <speedBinTable>
4000c282:	4606      	mov	r6, r0
4000c284:	3e01      	subs	r6, #1
4000c286:	4629      	mov	r1, r5
4000c288:	4630      	mov	r0, r6
4000c28a:	f7fa eafe 	blx	40006888 <__aeabi_uidivmod>
4000c28e:	4630      	mov	r0, r6
4000c290:	b9f1      	cbnz	r1, 4000c2d0 <mvHwsDdr3TipInitController+0x5d0>
4000c292:	4629      	mov	r1, r5
4000c294:	f7fa ea02 	blx	4000669c <__aeabi_uidiv>
4000c298:	3801      	subs	r0, #1
4000c29a:	e01c      	b.n	4000c2d6 <mvHwsDdr3TipInitController+0x5d6>
4000c29c:	400206c0 	andmi	r0, r2, r0, asr #13
4000c2a0:	40020428 	andmi	r0, r2, r8, lsr #8
4000c2a4:	4001873d 	andmi	r8, r1, sp, lsr r7
4000c2a8:	400158a0 	andmi	r5, r1, r0, lsr #17
4000c2ac:	400158c0 	andmi	r5, r1, r0, asr #17
4000c2b0:	40018e40 	andmi	r8, r1, r0, asr #28
4000c2b4:	40018ea4 	andmi	r8, r1, r4, lsr #29
4000c2b8:	40018764 	andmi	r8, r1, r4, ror #14
4000c2bc:	40018768 	andmi	r8, r1, r8, ror #14
4000c2c0:	40018ddc 	ldrdmi	r8, [r1], -ip
4000c2c4:	400187dc 	ldrdmi	r8, [r1], -ip
4000c2c8:	01000119 	tsteq	r0, r9, lsl r1
4000c2cc:	400187c8 	andmi	r8, r1, r8, asr #15
4000c2d0:	4629      	mov	r1, r5
4000c2d2:	f7fa e9e4 	blx	4000669c <__aeabi_uidiv>
4000c2d6:	2100      	movs	r1, #0
4000c2d8:	0100      	lsls	r0, r0, #4
4000c2da:	f040 0008 	orr.w	r0, r0, #8
4000c2de:	f240 13ff 	movw	r3, #511	; 0x1ff
4000c2e2:	9000      	str	r0, [sp, #0]
4000c2e4:	460a      	mov	r2, r1
4000c2e6:	9301      	str	r3, [sp, #4]
4000c2e8:	4620      	mov	r0, r4
4000c2ea:	f241 432c 	movw	r3, #5164	; 0x142c
4000c2ee:	4d94      	ldr	r5, [pc, #592]	; (4000c540 <mvHwsDdr3TipInitController+0x840>)
4000c2f0:	f7fd fe32 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c2f4:	4601      	mov	r1, r0
4000c2f6:	6028      	str	r0, [r5, #0]
4000c2f8:	2800      	cmp	r0, #0
4000c2fa:	f040 817d 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c2fe:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
4000c302:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
4000c306:	4620      	mov	r0, r4
4000c308:	e88d 000c 	stmia.w	sp, {r2, r3}
4000c30c:	460a      	mov	r2, r1
4000c30e:	f241 432c 	movw	r3, #5164	; 0x142c
4000c312:	f7fd fe21 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c316:	4601      	mov	r1, r0
4000c318:	6028      	str	r0, [r5, #0]
4000c31a:	2800      	cmp	r0, #0
4000c31c:	f040 816c 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c320:	f04f 73a0 	mov.w	r3, #20971520	; 0x1400000
4000c324:	f04f 5cff 	mov.w	ip, #534773760	; 0x1fe00000
4000c328:	460a      	mov	r2, r1
4000c32a:	e88d 1008 	stmia.w	sp, {r3, ip}
4000c32e:	4620      	mov	r0, r4
4000c330:	f241 432c 	movw	r3, #5164	; 0x142c
4000c334:	f7fd fe10 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c338:	4601      	mov	r1, r0
4000c33a:	6028      	str	r0, [r5, #0]
4000c33c:	2800      	cmp	r0, #0
4000c33e:	f040 815b 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c342:	4b80      	ldr	r3, [pc, #512]	; (4000c544 <mvHwsDdr3TipInitController+0x844>)
4000c344:	460a      	mov	r2, r1
4000c346:	f8df e210 	ldr.w	lr, [pc, #528]	; 4000c558 <mvHwsDdr3TipInitController+0x858>
4000c34a:	4620      	mov	r0, r4
4000c34c:	e88d 4008 	stmia.w	sp, {r3, lr}
4000c350:	f241 53e4 	movw	r3, #5604	; 0x15e4
4000c354:	f7fd fe00 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c358:	4601      	mov	r1, r0
4000c35a:	6028      	str	r0, [r5, #0]
4000c35c:	2800      	cmp	r0, #0
4000c35e:	f040 814b 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c362:	ab07      	add	r3, sp, #28
4000c364:	460a      	mov	r2, r1
4000c366:	9300      	str	r3, [sp, #0]
4000c368:	4620      	mov	r0, r4
4000c36a:	2330      	movs	r3, #48	; 0x30
4000c36c:	9301      	str	r3, [sp, #4]
4000c36e:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000c372:	f7fe f90f 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000c376:	4601      	mov	r1, r0
4000c378:	6028      	str	r0, [r5, #0]
4000c37a:	2800      	cmp	r0, #0
4000c37c:	f040 813c 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c380:	9b07      	ldr	r3, [sp, #28]
4000c382:	460a      	mov	r2, r1
4000c384:	4620      	mov	r0, r4
4000c386:	462e      	mov	r6, r5
4000c388:	2b00      	cmp	r3, #0
4000c38a:	bf0c      	ite	eq
4000c38c:	f44f 6300 	moveq.w	r3, #2048	; 0x800
4000c390:	2300      	movne	r3, #0
4000c392:	9300      	str	r3, [sp, #0]
4000c394:	f44f 6300 	mov.w	r3, #2048	; 0x800
4000c398:	9301      	str	r3, [sp, #4]
4000c39a:	f241 4324 	movw	r3, #5156	; 0x1424
4000c39e:	f7fd fddb 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c3a2:	4602      	mov	r2, r0
4000c3a4:	6028      	str	r0, [r5, #0]
4000c3a6:	2800      	cmp	r0, #0
4000c3a8:	f040 8126 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c3ac:	4b66      	ldr	r3, [pc, #408]	; (4000c548 <mvHwsDdr3TipInitController+0x848>)
4000c3ae:	4620      	mov	r0, r4
4000c3b0:	2101      	movs	r1, #1
4000c3b2:	681b      	ldr	r3, [r3, #0]
4000c3b4:	9300      	str	r3, [sp, #0]
4000c3b6:	f04f 33ff 	mov.w	r3, #4294967295
4000c3ba:	9301      	str	r3, [sp, #4]
4000c3bc:	f241 4394 	movw	r3, #5268	; 0x1494
4000c3c0:	f7fd fdca 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c3c4:	4680      	mov	r8, r0
4000c3c6:	6028      	str	r0, [r5, #0]
4000c3c8:	2800      	cmp	r0, #0
4000c3ca:	f040 8115 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c3ce:	4620      	mov	r0, r4
4000c3d0:	4641      	mov	r1, r8
4000c3d2:	f004 fc5b 	bl	40010c8c <ddr3TipDevAttrGet>
4000c3d6:	2803      	cmp	r0, #3
4000c3d8:	d12b      	bne.n	4000c432 <mvHwsDdr3TipInitController+0x732>
4000c3da:	f44f 6310 	mov.w	r3, #2304	; 0x900
4000c3de:	4641      	mov	r1, r8
4000c3e0:	9300      	str	r3, [sp, #0]
4000c3e2:	4620      	mov	r0, r4
4000c3e4:	9301      	str	r3, [sp, #4]
4000c3e6:	4642      	mov	r2, r8
4000c3e8:	f241 43a8 	movw	r3, #5288	; 0x14a8
4000c3ec:	f7fd fdb4 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c3f0:	4601      	mov	r1, r0
4000c3f2:	6028      	str	r0, [r5, #0]
4000c3f4:	2800      	cmp	r0, #0
4000c3f6:	f040 80ff 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c3fa:	9000      	str	r0, [sp, #0]
4000c3fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000c400:	4620      	mov	r0, r4
4000c402:	9301      	str	r3, [sp, #4]
4000c404:	460a      	mov	r2, r1
4000c406:	f241 63d0 	movw	r3, #5840	; 0x16d0
4000c40a:	f7fd fda5 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c40e:	6028      	str	r0, [r5, #0]
4000c410:	b178      	cbz	r0, 4000c432 <mvHwsDdr3TipInitController+0x732>
4000c412:	e0fc      	b.n	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c414:	4620      	mov	r0, r4
4000c416:	4d4a      	ldr	r5, [pc, #296]	; (4000c540 <mvHwsDdr3TipInitController+0x840>)
4000c418:	f007 fbe8 	bl	40013bec <ddr3TipStaticInitController>
4000c41c:	6028      	str	r0, [r5, #0]
4000c41e:	2800      	cmp	r0, #0
4000c420:	f040 80ea 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c424:	4620      	mov	r0, r4
4000c426:	f007 fc21 	bl	40013c6c <ddr3TipStaticPhyInitController>
4000c42a:	6028      	str	r0, [r5, #0]
4000c42c:	2800      	cmp	r0, #0
4000c42e:	f040 80e3 	bne.w	4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c432:	4e46      	ldr	r6, [pc, #280]	; (4000c54c <mvHwsDdr3TipInitController+0x84c>)
4000c434:	6833      	ldr	r3, [r6, #0]
4000c436:	781b      	ldrb	r3, [r3, #0]
4000c438:	07d8      	lsls	r0, r3, #31
4000c43a:	f140 80e1 	bpl.w	4000c600 <mvHwsDdr3TipInitController+0x900>
4000c43e:	2100      	movs	r1, #0
4000c440:	4620      	mov	r0, r4
4000c442:	f004 fc23 	bl	40010c8c <ddr3TipDevAttrGet>
4000c446:	4601      	mov	r1, r0
4000c448:	2902      	cmp	r1, #2
4000c44a:	4620      	mov	r0, r4
4000c44c:	d129      	bne.n	4000c4a2 <mvHwsDdr3TipInitController+0x7a2>
4000c44e:	f004 fc1d 	bl	40010c8c <ddr3TipDevAttrGet>
4000c452:	2200      	movs	r2, #0
4000c454:	6836      	ldr	r6, [r6, #0]
4000c456:	4615      	mov	r5, r2
4000c458:	4613      	mov	r3, r2
4000c45a:	fa5f fe80 	uxtb.w	lr, r0
4000c45e:	e01d      	b.n	4000c49c <mvHwsDdr3TipInitController+0x79c>
4000c460:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
4000c464:	fa41 f105 	asr.w	r1, r1, r5
4000c468:	07c9      	lsls	r1, r1, #31
4000c46a:	d515      	bpl.n	4000c498 <mvHwsDdr3TipInitController+0x798>
4000c46c:	18b0      	adds	r0, r6, r2
4000c46e:	7901      	ldrb	r1, [r0, #4]
4000c470:	6880      	ldr	r0, [r0, #8]
4000c472:	430b      	orrs	r3, r1
4000c474:	2801      	cmp	r0, #1
4000c476:	d10f      	bne.n	4000c498 <mvHwsDdr3TipInitController+0x798>
4000c478:	07c8      	lsls	r0, r1, #31
4000c47a:	bf48      	it	mi
4000c47c:	f043 0310 	orrmi.w	r3, r3, #16
4000c480:	0788      	lsls	r0, r1, #30
4000c482:	bf48      	it	mi
4000c484:	f043 0320 	orrmi.w	r3, r3, #32
4000c488:	0748      	lsls	r0, r1, #29
4000c48a:	bf48      	it	mi
4000c48c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
4000c490:	0708      	lsls	r0, r1, #28
4000c492:	bf48      	it	mi
4000c494:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
4000c498:	3501      	adds	r5, #1
4000c49a:	3210      	adds	r2, #16
4000c49c:	4575      	cmp	r5, lr
4000c49e:	d3df      	bcc.n	4000c460 <mvHwsDdr3TipInitController+0x760>
4000c4a0:	e029      	b.n	4000c4f6 <mvHwsDdr3TipInitController+0x7f6>
4000c4a2:	2102      	movs	r1, #2
4000c4a4:	46b0      	mov	r8, r6
4000c4a6:	f004 fbf1 	bl	40010c8c <ddr3TipDevAttrGet>
4000c4aa:	2501      	movs	r5, #1
4000c4ac:	4e28      	ldr	r6, [pc, #160]	; (4000c550 <mvHwsDdr3TipInitController+0x850>)
4000c4ae:	4681      	mov	r9, r0
4000c4b0:	e019      	b.n	4000c4e6 <mvHwsDdr3TipInitController+0x7e6>
4000c4b2:	f8d8 3000 	ldr.w	r3, [r8]
4000c4b6:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c4ba:	fa42 f205 	asr.w	r2, r2, r5
4000c4be:	07d1      	lsls	r1, r2, #31
4000c4c0:	d510      	bpl.n	4000c4e4 <mvHwsDdr3TipInitController+0x7e4>
4000c4c2:	eb03 1205 	add.w	r2, r3, r5, lsl #4
4000c4c6:	7918      	ldrb	r0, [r3, #4]
4000c4c8:	7911      	ldrb	r1, [r2, #4]
4000c4ca:	4288      	cmp	r0, r1
4000c4cc:	d103      	bne.n	4000c4d6 <mvHwsDdr3TipInitController+0x7d6>
4000c4ce:	6899      	ldr	r1, [r3, #8]
4000c4d0:	6893      	ldr	r3, [r2, #8]
4000c4d2:	4299      	cmp	r1, r3
4000c4d4:	d006      	beq.n	4000c4e4 <mvHwsDdr3TipInitController+0x7e4>
4000c4d6:	7833      	ldrb	r3, [r6, #0]
4000c4d8:	2b03      	cmp	r3, #3
4000c4da:	d803      	bhi.n	4000c4e4 <mvHwsDdr3TipInitController+0x7e4>
4000c4dc:	481d      	ldr	r0, [pc, #116]	; (4000c554 <mvHwsDdr3TipInitController+0x854>)
4000c4de:	4629      	mov	r1, r5
4000c4e0:	f008 f8a8 	bl	40014634 <mvPrintf>
4000c4e4:	3501      	adds	r5, #1
4000c4e6:	454d      	cmp	r5, r9
4000c4e8:	d3e3      	bcc.n	4000c4b2 <mvHwsDdr3TipInitController+0x7b2>
4000c4ea:	4b18      	ldr	r3, [pc, #96]	; (4000c54c <mvHwsDdr3TipInitController+0x84c>)
4000c4ec:	681b      	ldr	r3, [r3, #0]
4000c4ee:	689a      	ldr	r2, [r3, #8]
4000c4f0:	791b      	ldrb	r3, [r3, #4]
4000c4f2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
4000c4f6:	2100      	movs	r1, #0
4000c4f8:	9300      	str	r3, [sp, #0]
4000c4fa:	4620      	mov	r0, r4
4000c4fc:	23ff      	movs	r3, #255	; 0xff
4000c4fe:	460a      	mov	r2, r1
4000c500:	9301      	str	r3, [sp, #4]
4000c502:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
4000c506:	4e0e      	ldr	r6, [pc, #56]	; (4000c540 <mvHwsDdr3TipInitController+0x840>)
4000c508:	f7fd fd26 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c50c:	6030      	str	r0, [r6, #0]
4000c50e:	b118      	cbz	r0, 4000c518 <mvHwsDdr3TipInitController+0x818>
4000c510:	f005 f9a0 	bl	40011854 <gtBreakOnFail>
4000c514:	6835      	ldr	r5, [r6, #0]
4000c516:	e000      	b.n	4000c51a <mvHwsDdr3TipInitController+0x81a>
4000c518:	4605      	mov	r5, r0
4000c51a:	4e09      	ldr	r6, [pc, #36]	; (4000c540 <mvHwsDdr3TipInitController+0x840>)
4000c51c:	6035      	str	r5, [r6, #0]
4000c51e:	2d00      	cmp	r5, #0
4000c520:	d175      	bne.n	4000c60e <mvHwsDdr3TipInitController+0x90e>
4000c522:	687b      	ldr	r3, [r7, #4]
4000c524:	2b00      	cmp	r3, #0
4000c526:	d04b      	beq.n	4000c5c0 <mvHwsDdr3TipInitController+0x8c0>
4000c528:	4620      	mov	r0, r4
4000c52a:	2102      	movs	r1, #2
4000c52c:	f004 fbae 	bl	40010c8c <ddr3TipDevAttrGet>
4000c530:	4f06      	ldr	r7, [pc, #24]	; (4000c54c <mvHwsDdr3TipInitController+0x84c>)
4000c532:	f04f 0901 	mov.w	r9, #1
4000c536:	2690      	movs	r6, #144	; 0x90
4000c538:	fa5f f880 	uxtb.w	r8, r0
4000c53c:	e03b      	b.n	4000c5b6 <mvHwsDdr3TipInitController+0x8b6>
4000c53e:	bf00      	nop
4000c540:	400206c0 	andmi	r0, r2, r0, asr #13
4000c544:	00203c18 	eoreq	r3, r0, r8, lsl ip
4000c548:	400187c0 	andmi	r8, r1, r0, asr #15
4000c54c:	40020428 	andmi	r0, r2, r8, lsr #8
4000c550:	4001873d 	andmi	r8, r1, sp, lsr r7
4000c554:	400158db 	ldrdmi	r5, [r1], -fp
4000c558:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
4000c55c:	683b      	ldr	r3, [r7, #0]
4000c55e:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c562:	fa42 f205 	asr.w	r2, r2, r5
4000c566:	07d2      	lsls	r2, r2, #31
4000c568:	d524      	bpl.n	4000c5b4 <mvHwsDdr3TipInitController+0x8b4>
4000c56a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
4000c56e:	68db      	ldr	r3, [r3, #12]
4000c570:	2b01      	cmp	r3, #1
4000c572:	d10a      	bne.n	4000c58a <mvHwsDdr3TipInitController+0x88a>
4000c574:	2100      	movs	r1, #0
4000c576:	23c0      	movs	r3, #192	; 0xc0
4000c578:	4620      	mov	r0, r4
4000c57a:	9302      	str	r3, [sp, #8]
4000c57c:	9303      	str	r3, [sp, #12]
4000c57e:	460a      	mov	r2, r1
4000c580:	462b      	mov	r3, r5
4000c582:	e88d 0042 	stmia.w	sp, {r1, r6}
4000c586:	f7fe f9b1 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000c58a:	683b      	ldr	r3, [r7, #0]
4000c58c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
4000c590:	691b      	ldr	r3, [r3, #16]
4000c592:	2b01      	cmp	r3, #1
4000c594:	d10e      	bne.n	4000c5b4 <mvHwsDdr3TipInitController+0x8b4>
4000c596:	2100      	movs	r1, #0
4000c598:	2d01      	cmp	r5, #1
4000c59a:	bf8c      	ite	hi
4000c59c:	2328      	movhi	r3, #40	; 0x28
4000c59e:	2314      	movls	r3, #20
4000c5a0:	4620      	mov	r0, r4
4000c5a2:	9302      	str	r3, [sp, #8]
4000c5a4:	9303      	str	r3, [sp, #12]
4000c5a6:	460a      	mov	r2, r1
4000c5a8:	460b      	mov	r3, r1
4000c5aa:	f8cd 9000 	str.w	r9, [sp]
4000c5ae:	9601      	str	r6, [sp, #4]
4000c5b0:	f7fe f99c 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
4000c5b4:	3501      	adds	r5, #1
4000c5b6:	4545      	cmp	r5, r8
4000c5b8:	d3d0      	bcc.n	4000c55c <mvHwsDdr3TipInitController+0x85c>
4000c5ba:	4b24      	ldr	r3, [pc, #144]	; (4000c64c <mvHwsDdr3TipInitController+0x94c>)
4000c5bc:	2200      	movs	r2, #0
4000c5be:	601a      	str	r2, [r3, #0]
4000c5c0:	2100      	movs	r1, #0
4000c5c2:	2301      	movs	r3, #1
4000c5c4:	4620      	mov	r0, r4
4000c5c6:	e88d 000a 	stmia.w	sp, {r1, r3}
4000c5ca:	460a      	mov	r2, r1
4000c5cc:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000c5d0:	f7fd fcc2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c5d4:	4d1d      	ldr	r5, [pc, #116]	; (4000c64c <mvHwsDdr3TipInitController+0x94c>)
4000c5d6:	4601      	mov	r1, r0
4000c5d8:	6028      	str	r0, [r5, #0]
4000c5da:	b968      	cbnz	r0, 4000c5f8 <mvHwsDdr3TipInitController+0x8f8>
4000c5dc:	4b1c      	ldr	r3, [pc, #112]	; (4000c650 <mvHwsDdr3TipInitController+0x950>)
4000c5de:	4620      	mov	r0, r4
4000c5e0:	460a      	mov	r2, r1
4000c5e2:	781b      	ldrb	r3, [r3, #0]
4000c5e4:	00db      	lsls	r3, r3, #3
4000c5e6:	9300      	str	r3, [sp, #0]
4000c5e8:	2318      	movs	r3, #24
4000c5ea:	9301      	str	r3, [sp, #4]
4000c5ec:	f241 43cc 	movw	r3, #5324	; 0x14cc
4000c5f0:	f7fd fcb2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000c5f4:	6028      	str	r0, [r5, #0]
4000c5f6:	b118      	cbz	r0, 4000c600 <mvHwsDdr3TipInitController+0x900>
4000c5f8:	f005 f92c 	bl	40011854 <gtBreakOnFail>
4000c5fc:	6828      	ldr	r0, [r5, #0]
4000c5fe:	e019      	b.n	4000c634 <mvHwsDdr3TipInitController+0x934>
4000c600:	4620      	mov	r0, r4
4000c602:	4e12      	ldr	r6, [pc, #72]	; (4000c64c <mvHwsDdr3TipInitController+0x94c>)
4000c604:	f7ff fb10 	bl	4000bc28 <ddr3TipEnableInitSequence>
4000c608:	4605      	mov	r5, r0
4000c60a:	6030      	str	r0, [r6, #0]
4000c60c:	b118      	cbz	r0, 4000c616 <mvHwsDdr3TipInitController+0x916>
4000c60e:	f005 f921 	bl	40011854 <gtBreakOnFail>
4000c612:	6830      	ldr	r0, [r6, #0]
4000c614:	e00e      	b.n	4000c634 <mvHwsDdr3TipInitController+0x934>
4000c616:	4b0f      	ldr	r3, [pc, #60]	; (4000c654 <mvHwsDdr3TipInitController+0x954>)
4000c618:	6818      	ldr	r0, [r3, #0]
4000c61a:	b158      	cbz	r0, 4000c634 <mvHwsDdr3TipInitController+0x934>
4000c61c:	4b0e      	ldr	r3, [pc, #56]	; (4000c658 <mvHwsDdr3TipInitController+0x958>)
4000c61e:	480f      	ldr	r0, [pc, #60]	; (4000c65c <mvHwsDdr3TipInitController+0x95c>)
4000c620:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
4000c624:	0189      	lsls	r1, r1, #6
4000c626:	f7fa e83a 	blx	4000669c <__aeabi_uidiv>
4000c62a:	4601      	mov	r1, r0
4000c62c:	4620      	mov	r0, r4
4000c62e:	f004 f8b3 	bl	40010798 <ddr3TipCmdAddrInitDelay>
4000c632:	4628      	mov	r0, r5
4000c634:	b009      	add	sp, #36	; 0x24
4000c636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000c63a:	4b09      	ldr	r3, [pc, #36]	; (4000c660 <mvHwsDdr3TipInitController+0x960>)
4000c63c:	681b      	ldr	r3, [r3, #0]
4000c63e:	781b      	ldrb	r3, [r3, #0]
4000c640:	07d8      	lsls	r0, r3, #31
4000c642:	f57f aef6 	bpl.w	4000c432 <mvHwsDdr3TipInitController+0x732>
4000c646:	f7ff bb83 	b.w	4000bd50 <mvHwsDdr3TipInitController+0x50>
4000c64a:	bf00      	nop
4000c64c:	400206c0 	andmi	r0, r2, r0, asr #13
4000c650:	40020430 	andmi	r0, r2, r0, lsr r4
4000c654:	400207dc 	ldrdmi	r0, [r2], -ip
4000c658:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000c65c:	000f4240 	andeq	r4, pc, r0, asr #4
4000c660:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3TipRunAlg:

4000c664 <mvHwsDdr3TipRunAlg>:
mvHwsDdr3TipRunAlg():
4000c664:	2900      	cmp	r1, #0
4000c666:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c66a:	4604      	mov	r4, r0
4000c66c:	b089      	sub	sp, #36	; 0x24
4000c66e:	f040 858f 	bne.w	4000d190 <mvHwsDdr3TipRunAlg+0xb2c>
4000c672:	4b81      	ldr	r3, [pc, #516]	; (4000c878 <mvHwsDdr3TipRunAlg+0x214>)
4000c674:	4a81      	ldr	r2, [pc, #516]	; (4000c87c <mvHwsDdr3TipRunAlg+0x218>)
4000c676:	7019      	strb	r1, [r3, #0]
4000c678:	2302      	movs	r3, #2
4000c67a:	548b      	strb	r3, [r1, r2]
4000c67c:	3101      	adds	r1, #1
4000c67e:	2917      	cmp	r1, #23
4000c680:	d1fb      	bne.n	4000c67a <mvHwsDdr3TipRunAlg+0x16>
4000c682:	4620      	mov	r0, r4
4000c684:	f002 f89a 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
4000c688:	4b7d      	ldr	r3, [pc, #500]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c68a:	781b      	ldrb	r3, [r3, #0]
4000c68c:	2b01      	cmp	r3, #1
4000c68e:	4605      	mov	r5, r0
4000c690:	d107      	bne.n	4000c6a2 <mvHwsDdr3TipRunAlg+0x3e>
4000c692:	b2e0      	uxtb	r0, r4
4000c694:	4e7b      	ldr	r6, [pc, #492]	; (4000c884 <mvHwsDdr3TipRunAlg+0x220>)
4000c696:	f7fd f91b 	bl	400098d0 <printDeviceInfo>
4000c69a:	6030      	str	r0, [r6, #0]
4000c69c:	2800      	cmp	r0, #0
4000c69e:	f040 84ef 	bne.w	4000d080 <mvHwsDdr3TipRunAlg+0xa1c>
4000c6a2:	4e79      	ldr	r6, [pc, #484]	; (4000c888 <mvHwsDdr3TipRunAlg+0x224>)
4000c6a4:	2300      	movs	r3, #0
4000c6a6:	4f77      	ldr	r7, [pc, #476]	; (4000c884 <mvHwsDdr3TipRunAlg+0x220>)
4000c6a8:	6033      	str	r3, [r6, #0]
4000c6aa:	e00d      	b.n	4000c6c8 <mvHwsDdr3TipRunAlg+0x64>
4000c6ac:	4620      	mov	r0, r4
4000c6ae:	f7ff f915 	bl	4000b8dc <ddr3TipDDR3ResetPhyRegs>
4000c6b2:	6038      	str	r0, [r7, #0]
4000c6b4:	b128      	cbz	r0, 4000c6c2 <mvHwsDdr3TipRunAlg+0x5e>
4000c6b6:	f005 f8cd 	bl	40011854 <gtBreakOnFail>
4000c6ba:	4b72      	ldr	r3, [pc, #456]	; (4000c884 <mvHwsDdr3TipRunAlg+0x220>)
4000c6bc:	681d      	ldr	r5, [r3, #0]
4000c6be:	f000 bced 	b.w	4000d09c <mvHwsDdr3TipRunAlg+0xa38>
4000c6c2:	6833      	ldr	r3, [r6, #0]
4000c6c4:	3301      	adds	r3, #1
4000c6c6:	6033      	str	r3, [r6, #0]
4000c6c8:	6833      	ldr	r3, [r6, #0]
4000c6ca:	42ab      	cmp	r3, r5
4000c6cc:	d3ee      	bcc.n	4000c6ac <mvHwsDdr3TipRunAlg+0x48>
4000c6ce:	4b6e      	ldr	r3, [pc, #440]	; (4000c888 <mvHwsDdr3TipRunAlg+0x224>)
4000c6d0:	2100      	movs	r1, #0
4000c6d2:	6019      	str	r1, [r3, #0]
4000c6d4:	4b6d      	ldr	r3, [pc, #436]	; (4000c88c <mvHwsDdr3TipRunAlg+0x228>)
4000c6d6:	781e      	ldrb	r6, [r3, #0]
4000c6d8:	4b6d      	ldr	r3, [pc, #436]	; (4000c890 <mvHwsDdr3TipRunAlg+0x22c>)
4000c6da:	681a      	ldr	r2, [r3, #0]
4000c6dc:	4b6d      	ldr	r3, [pc, #436]	; (4000c894 <mvHwsDdr3TipRunAlg+0x230>)
4000c6de:	601a      	str	r2, [r3, #0]
4000c6e0:	4b6d      	ldr	r3, [pc, #436]	; (4000c898 <mvHwsDdr3TipRunAlg+0x234>)
4000c6e2:	781b      	ldrb	r3, [r3, #0]
4000c6e4:	b163      	cbz	r3, 4000c700 <mvHwsDdr3TipRunAlg+0x9c>
4000c6e6:	4b6d      	ldr	r3, [pc, #436]	; (4000c89c <mvHwsDdr3TipRunAlg+0x238>)
4000c6e8:	681b      	ldr	r3, [r3, #0]
4000c6ea:	781b      	ldrb	r3, [r3, #0]
4000c6ec:	07d8      	lsls	r0, r3, #31
4000c6ee:	d507      	bpl.n	4000c700 <mvHwsDdr3TipRunAlg+0x9c>
4000c6f0:	4b6b      	ldr	r3, [pc, #428]	; (4000c8a0 <mvHwsDdr3TipRunAlg+0x23c>)
4000c6f2:	222c      	movs	r2, #44	; 0x2c
4000c6f4:	b2e0      	uxtb	r0, r4
4000c6f6:	fb02 3304 	mla	r3, r2, r4, r3
4000c6fa:	4632      	mov	r2, r6
4000c6fc:	695b      	ldr	r3, [r3, #20]
4000c6fe:	4798      	blx	r3
4000c700:	4b68      	ldr	r3, [pc, #416]	; (4000c8a4 <mvHwsDdr3TipRunAlg+0x240>)
4000c702:	781b      	ldrb	r3, [r3, #0]
4000c704:	b163      	cbz	r3, 4000c720 <mvHwsDdr3TipRunAlg+0xbc>
4000c706:	4b5e      	ldr	r3, [pc, #376]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c708:	781b      	ldrb	r3, [r3, #0]
4000c70a:	2b02      	cmp	r3, #2
4000c70c:	d802      	bhi.n	4000c714 <mvHwsDdr3TipRunAlg+0xb0>
4000c70e:	4866      	ldr	r0, [pc, #408]	; (4000c8a8 <mvHwsDdr3TipRunAlg+0x244>)
4000c710:	f007 ff90 	bl	40014634 <mvPrintf>
4000c714:	4620      	mov	r0, r4
4000c716:	2101      	movs	r1, #1
4000c718:	2200      	movs	r2, #0
4000c71a:	4633      	mov	r3, r6
4000c71c:	f7fe fa48 	bl	4000abb0 <AdllCalibration>
4000c720:	4b62      	ldr	r3, [pc, #392]	; (4000c8ac <mvHwsDdr3TipRunAlg+0x248>)
4000c722:	781b      	ldrb	r3, [r3, #0]
4000c724:	b14b      	cbz	r3, 4000c73a <mvHwsDdr3TipRunAlg+0xd6>
4000c726:	4b56      	ldr	r3, [pc, #344]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c728:	781b      	ldrb	r3, [r3, #0]
4000c72a:	2b02      	cmp	r3, #2
4000c72c:	d802      	bhi.n	4000c734 <mvHwsDdr3TipRunAlg+0xd0>
4000c72e:	4860      	ldr	r0, [pc, #384]	; (4000c8b0 <mvHwsDdr3TipRunAlg+0x24c>)
4000c730:	f007 ff80 	bl	40014634 <mvPrintf>
4000c734:	4620      	mov	r0, r4
4000c736:	f7fb fee7 	bl	40008508 <ddr3TipRegDump>
4000c73a:	4b5e      	ldr	r3, [pc, #376]	; (4000c8b4 <mvHwsDdr3TipRunAlg+0x250>)
4000c73c:	681b      	ldr	r3, [r3, #0]
4000c73e:	07d9      	lsls	r1, r3, #31
4000c740:	d527      	bpl.n	4000c792 <mvHwsDdr3TipRunAlg+0x12e>
4000c742:	4b4d      	ldr	r3, [pc, #308]	; (4000c878 <mvHwsDdr3TipRunAlg+0x214>)
4000c744:	2200      	movs	r2, #0
4000c746:	701a      	strb	r2, [r3, #0]
4000c748:	4b4d      	ldr	r3, [pc, #308]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c74a:	781b      	ldrb	r3, [r3, #0]
4000c74c:	2b02      	cmp	r3, #2
4000c74e:	d802      	bhi.n	4000c756 <mvHwsDdr3TipRunAlg+0xf2>
4000c750:	4859      	ldr	r0, [pc, #356]	; (4000c8b8 <mvHwsDdr3TipRunAlg+0x254>)
4000c752:	f007 ff6f 	bl	40014634 <mvPrintf>
4000c756:	4620      	mov	r0, r4
4000c758:	a904      	add	r1, sp, #16
4000c75a:	2300      	movs	r3, #0
4000c75c:	2201      	movs	r2, #1
4000c75e:	9304      	str	r3, [sp, #16]
4000c760:	9307      	str	r3, [sp, #28]
4000c762:	9205      	str	r2, [sp, #20]
4000c764:	9206      	str	r2, [sp, #24]
4000c766:	f7ff facb 	bl	4000bd00 <mvHwsDdr3TipInitController>
4000c76a:	4b50      	ldr	r3, [pc, #320]	; (4000c8ac <mvHwsDdr3TipRunAlg+0x248>)
4000c76c:	781b      	ldrb	r3, [r3, #0]
4000c76e:	4607      	mov	r7, r0
4000c770:	b113      	cbz	r3, 4000c778 <mvHwsDdr3TipRunAlg+0x114>
4000c772:	4620      	mov	r0, r4
4000c774:	f7fb fec8 	bl	40008508 <ddr3TipRegDump>
4000c778:	b15f      	cbz	r7, 4000c792 <mvHwsDdr3TipRunAlg+0x12e>
4000c77a:	4b41      	ldr	r3, [pc, #260]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c77c:	781b      	ldrb	r3, [r3, #0]
4000c77e:	2b03      	cmp	r3, #3
4000c780:	d802      	bhi.n	4000c788 <mvHwsDdr3TipRunAlg+0x124>
4000c782:	484e      	ldr	r0, [pc, #312]	; (4000c8bc <mvHwsDdr3TipRunAlg+0x258>)
4000c784:	f007 ff56 	bl	40014634 <mvPrintf>
4000c788:	4b4d      	ldr	r3, [pc, #308]	; (4000c8c0 <mvHwsDdr3TipRunAlg+0x25c>)
4000c78a:	681b      	ldr	r3, [r3, #0]
4000c78c:	2b00      	cmp	r3, #0
4000c78e:	f000 8482 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000c792:	4b48      	ldr	r3, [pc, #288]	; (4000c8b4 <mvHwsDdr3TipRunAlg+0x250>)
4000c794:	681b      	ldr	r3, [r3, #0]
4000c796:	079a      	lsls	r2, r3, #30
4000c798:	d521      	bpl.n	4000c7de <mvHwsDdr3TipRunAlg+0x17a>
4000c79a:	4b37      	ldr	r3, [pc, #220]	; (4000c878 <mvHwsDdr3TipRunAlg+0x214>)
4000c79c:	2201      	movs	r2, #1
4000c79e:	701a      	strb	r2, [r3, #0]
4000c7a0:	4b37      	ldr	r3, [pc, #220]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c7a2:	781b      	ldrb	r3, [r3, #0]
4000c7a4:	2b02      	cmp	r3, #2
4000c7a6:	d802      	bhi.n	4000c7ae <mvHwsDdr3TipRunAlg+0x14a>
4000c7a8:	4846      	ldr	r0, [pc, #280]	; (4000c8c4 <mvHwsDdr3TipRunAlg+0x260>)
4000c7aa:	f007 ff43 	bl	40014634 <mvPrintf>
4000c7ae:	4631      	mov	r1, r6
4000c7b0:	4620      	mov	r0, r4
4000c7b2:	f007 f9b5 	bl	40013b20 <ddr3TipRunStaticAlg>
4000c7b6:	4b3d      	ldr	r3, [pc, #244]	; (4000c8ac <mvHwsDdr3TipRunAlg+0x248>)
4000c7b8:	781b      	ldrb	r3, [r3, #0]
4000c7ba:	4606      	mov	r6, r0
4000c7bc:	b113      	cbz	r3, 4000c7c4 <mvHwsDdr3TipRunAlg+0x160>
4000c7be:	4620      	mov	r0, r4
4000c7c0:	f7fb fea2 	bl	40008508 <ddr3TipRegDump>
4000c7c4:	b15e      	cbz	r6, 4000c7de <mvHwsDdr3TipRunAlg+0x17a>
4000c7c6:	4b2e      	ldr	r3, [pc, #184]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c7c8:	781b      	ldrb	r3, [r3, #0]
4000c7ca:	2b03      	cmp	r3, #3
4000c7cc:	d802      	bhi.n	4000c7d4 <mvHwsDdr3TipRunAlg+0x170>
4000c7ce:	483e      	ldr	r0, [pc, #248]	; (4000c8c8 <mvHwsDdr3TipRunAlg+0x264>)
4000c7d0:	f007 ff30 	bl	40014634 <mvPrintf>
4000c7d4:	4b3a      	ldr	r3, [pc, #232]	; (4000c8c0 <mvHwsDdr3TipRunAlg+0x25c>)
4000c7d6:	681b      	ldr	r3, [r3, #0]
4000c7d8:	2b00      	cmp	r3, #0
4000c7da:	f000 845c 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000c7de:	4b35      	ldr	r3, [pc, #212]	; (4000c8b4 <mvHwsDdr3TipRunAlg+0x250>)
4000c7e0:	681e      	ldr	r6, [r3, #0]
4000c7e2:	f016 0604 	ands.w	r6, r6, #4
4000c7e6:	d03b      	beq.n	4000c860 <mvHwsDdr3TipRunAlg+0x1fc>
4000c7e8:	4b23      	ldr	r3, [pc, #140]	; (4000c878 <mvHwsDdr3TipRunAlg+0x214>)
4000c7ea:	2202      	movs	r2, #2
4000c7ec:	4f26      	ldr	r7, [pc, #152]	; (4000c888 <mvHwsDdr3TipRunAlg+0x224>)
4000c7ee:	2600      	movs	r6, #0
4000c7f0:	701a      	strb	r2, [r3, #0]
4000c7f2:	603e      	str	r6, [r7, #0]
4000c7f4:	e008      	b.n	4000c808 <mvHwsDdr3TipRunAlg+0x1a4>
4000c7f6:	4620      	mov	r0, r4
4000c7f8:	2100      	movs	r1, #0
4000c7fa:	221f      	movs	r2, #31
4000c7fc:	2601      	movs	r6, #1
4000c7fe:	f7ff f9bf 	bl	4000bb80 <ddr3TipAdllRegsBypass>
4000c802:	683b      	ldr	r3, [r7, #0]
4000c804:	3301      	adds	r3, #1
4000c806:	603b      	str	r3, [r7, #0]
4000c808:	683b      	ldr	r3, [r7, #0]
4000c80a:	42ab      	cmp	r3, r5
4000c80c:	d3f3      	bcc.n	4000c7f6 <mvHwsDdr3TipRunAlg+0x192>
4000c80e:	4b1e      	ldr	r3, [pc, #120]	; (4000c888 <mvHwsDdr3TipRunAlg+0x224>)
4000c810:	2200      	movs	r2, #0
4000c812:	4f2e      	ldr	r7, [pc, #184]	; (4000c8cc <mvHwsDdr3TipRunAlg+0x268>)
4000c814:	601a      	str	r2, [r3, #0]
4000c816:	4b1a      	ldr	r3, [pc, #104]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c818:	781b      	ldrb	r3, [r3, #0]
4000c81a:	2b02      	cmp	r3, #2
4000c81c:	d806      	bhi.n	4000c82c <mvHwsDdr3TipRunAlg+0x1c8>
4000c81e:	783a      	ldrb	r2, [r7, #0]
4000c820:	4b1c      	ldr	r3, [pc, #112]	; (4000c894 <mvHwsDdr3TipRunAlg+0x230>)
4000c822:	482b      	ldr	r0, [pc, #172]	; (4000c8d0 <mvHwsDdr3TipRunAlg+0x26c>)
4000c824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000c828:	f007 ff04 	bl	40014634 <mvPrintf>
4000c82c:	783b      	ldrb	r3, [r7, #0]
4000c82e:	4620      	mov	r0, r4
4000c830:	2101      	movs	r1, #1
4000c832:	2200      	movs	r2, #0
4000c834:	f7fe fbca 	bl	4000afcc <ddr3TipFreqSet>
4000c838:	4b1c      	ldr	r3, [pc, #112]	; (4000c8ac <mvHwsDdr3TipRunAlg+0x248>)
4000c83a:	781b      	ldrb	r3, [r3, #0]
4000c83c:	4607      	mov	r7, r0
4000c83e:	b113      	cbz	r3, 4000c846 <mvHwsDdr3TipRunAlg+0x1e2>
4000c840:	4620      	mov	r0, r4
4000c842:	f7fb fe61 	bl	40008508 <ddr3TipRegDump>
4000c846:	b15f      	cbz	r7, 4000c860 <mvHwsDdr3TipRunAlg+0x1fc>
4000c848:	4b0d      	ldr	r3, [pc, #52]	; (4000c880 <mvHwsDdr3TipRunAlg+0x21c>)
4000c84a:	781b      	ldrb	r3, [r3, #0]
4000c84c:	2b03      	cmp	r3, #3
4000c84e:	d802      	bhi.n	4000c856 <mvHwsDdr3TipRunAlg+0x1f2>
4000c850:	4820      	ldr	r0, [pc, #128]	; (4000c8d4 <mvHwsDdr3TipRunAlg+0x270>)
4000c852:	f007 feef 	bl	40014634 <mvPrintf>
4000c856:	4b1a      	ldr	r3, [pc, #104]	; (4000c8c0 <mvHwsDdr3TipRunAlg+0x25c>)
4000c858:	681b      	ldr	r3, [r3, #0]
4000c85a:	2b00      	cmp	r3, #0
4000c85c:	f000 841b 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000c860:	4f09      	ldr	r7, [pc, #36]	; (4000c888 <mvHwsDdr3TipRunAlg+0x224>)
4000c862:	2300      	movs	r3, #0
4000c864:	f8df b04c 	ldr.w	fp, [pc, #76]	; 4000c8b4 <mvHwsDdr3TipRunAlg+0x250>
4000c868:	f8df a00c 	ldr.w	sl, [pc, #12]	; 4000c878 <mvHwsDdr3TipRunAlg+0x214>
4000c86c:	603b      	str	r3, [r7, #0]
4000c86e:	f8df 8010 	ldr.w	r8, [pc, #16]	; 4000c880 <mvHwsDdr3TipRunAlg+0x21c>
4000c872:	f8df 904c 	ldr.w	r9, [pc, #76]	; 4000c8c0 <mvHwsDdr3TipRunAlg+0x25c>
4000c876:	e05a      	b.n	4000c92e <mvHwsDdr3TipRunAlg+0x2ca>
4000c878:	400207d1 	ldrdmi	r0, [r2], -r1
4000c87c:	40020408 	andmi	r0, r2, r8, lsl #8
4000c880:	4001873d 	andmi	r8, r1, sp, lsr r7
4000c884:	400206c0 	andmi	r0, r2, r0, asr #13
4000c888:	400207cc 	andmi	r0, r2, ip, asr #15
4000c88c:	400187d8 	ldrdmi	r8, [r1], -r8	; <UNPREDICTABLE>
4000c890:	4002042c 	andmi	r0, r2, ip, lsr #8
4000c894:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000c898:	400207d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
4000c89c:	40020428 	andmi	r0, r2, r8, lsr #8
4000c8a0:	400203dc 	ldrdmi	r0, [r2], -ip
4000c8a4:	4001876c 	andmi	r8, r1, ip, ror #14
4000c8a8:	4001593d 	andmi	r5, r1, sp, lsr r9
4000c8ac:	400207c0 	andmi	r0, r2, r0, asr #15
4000c8b0:	4001595a 	andmi	r5, r1, sl, asr r9
4000c8b4:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
4000c8b8:	40015977 	andmi	r5, r1, r7, ror r9
4000c8bc:	40015991 	mulmi	r1, r1, r9
4000c8c0:	400207e8 	andmi	r0, r2, r8, ror #15
4000c8c4:	400159b6 			; <UNDEFINED> instruction: 0x400159b6
4000c8c8:	400159d0 	ldrdmi	r5, [r1], -r0
4000c8cc:	400207d2 	ldrdmi	r0, [r2], -r2
4000c8d0:	400159ee 	andmi	r5, r1, lr, ror #19
4000c8d4:	40015a08 	andmi	r5, r1, r8, lsl #20
4000c8d8:	f8db 3000 	ldr.w	r3, [fp]
4000c8dc:	071b      	lsls	r3, r3, #28
4000c8de:	d523      	bpl.n	4000c928 <mvHwsDdr3TipRunAlg+0x2c4>
4000c8e0:	2303      	movs	r3, #3
4000c8e2:	f88a 3000 	strb.w	r3, [sl]
4000c8e6:	f898 3000 	ldrb.w	r3, [r8]
4000c8ea:	2b02      	cmp	r3, #2
4000c8ec:	d802      	bhi.n	4000c8f4 <mvHwsDdr3TipRunAlg+0x290>
4000c8ee:	487a      	ldr	r0, [pc, #488]	; (4000cad8 <mvHwsDdr3TipRunAlg+0x474>)
4000c8f0:	f007 fea0 	bl	40014634 <mvPrintf>
4000c8f4:	4620      	mov	r0, r4
4000c8f6:	f000 ff05 	bl	4000d704 <ddr3TipLoadAllPatternToMem>
4000c8fa:	4978      	ldr	r1, [pc, #480]	; (4000cadc <mvHwsDdr3TipRunAlg+0x478>)
4000c8fc:	780a      	ldrb	r2, [r1, #0]
4000c8fe:	4603      	mov	r3, r0
4000c900:	b122      	cbz	r2, 4000c90c <mvHwsDdr3TipRunAlg+0x2a8>
4000c902:	4620      	mov	r0, r4
4000c904:	9302      	str	r3, [sp, #8]
4000c906:	f7fb fdff 	bl	40008508 <ddr3TipRegDump>
4000c90a:	9b02      	ldr	r3, [sp, #8]
4000c90c:	b163      	cbz	r3, 4000c928 <mvHwsDdr3TipRunAlg+0x2c4>
4000c90e:	f898 3000 	ldrb.w	r3, [r8]
4000c912:	2b03      	cmp	r3, #3
4000c914:	d803      	bhi.n	4000c91e <mvHwsDdr3TipRunAlg+0x2ba>
4000c916:	4872      	ldr	r0, [pc, #456]	; (4000cae0 <mvHwsDdr3TipRunAlg+0x47c>)
4000c918:	6839      	ldr	r1, [r7, #0]
4000c91a:	f007 fe8b 	bl	40014634 <mvPrintf>
4000c91e:	f8d9 3000 	ldr.w	r3, [r9]
4000c922:	2b00      	cmp	r3, #0
4000c924:	f000 83b7 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000c928:	683b      	ldr	r3, [r7, #0]
4000c92a:	3301      	adds	r3, #1
4000c92c:	603b      	str	r3, [r7, #0]
4000c92e:	6839      	ldr	r1, [r7, #0]
4000c930:	4b6c      	ldr	r3, [pc, #432]	; (4000cae4 <mvHwsDdr3TipRunAlg+0x480>)
4000c932:	42a9      	cmp	r1, r5
4000c934:	d3d0      	bcc.n	4000c8d8 <mvHwsDdr3TipRunAlg+0x274>
4000c936:	2e01      	cmp	r6, #1
4000c938:	d10f      	bne.n	4000c95a <mvHwsDdr3TipRunAlg+0x2f6>
4000c93a:	2200      	movs	r2, #0
4000c93c:	461e      	mov	r6, r3
4000c93e:	601a      	str	r2, [r3, #0]
4000c940:	4f69      	ldr	r7, [pc, #420]	; (4000cae8 <mvHwsDdr3TipRunAlg+0x484>)
4000c942:	e007      	b.n	4000c954 <mvHwsDdr3TipRunAlg+0x2f0>
4000c944:	4620      	mov	r0, r4
4000c946:	6839      	ldr	r1, [r7, #0]
4000c948:	2200      	movs	r2, #0
4000c94a:	f7ff f919 	bl	4000bb80 <ddr3TipAdllRegsBypass>
4000c94e:	6833      	ldr	r3, [r6, #0]
4000c950:	3301      	adds	r3, #1
4000c952:	6033      	str	r3, [r6, #0]
4000c954:	6833      	ldr	r3, [r6, #0]
4000c956:	42ab      	cmp	r3, r5
4000c958:	d3f4      	bcc.n	4000c944 <mvHwsDdr3TipRunAlg+0x2e0>
4000c95a:	4b62      	ldr	r3, [pc, #392]	; (4000cae4 <mvHwsDdr3TipRunAlg+0x480>)
4000c95c:	2200      	movs	r2, #0
4000c95e:	601a      	str	r2, [r3, #0]
4000c960:	4b62      	ldr	r3, [pc, #392]	; (4000caec <mvHwsDdr3TipRunAlg+0x488>)
4000c962:	681b      	ldr	r3, [r3, #0]
4000c964:	06d8      	lsls	r0, r3, #27
4000c966:	d528      	bpl.n	4000c9ba <mvHwsDdr3TipRunAlg+0x356>
4000c968:	4b61      	ldr	r3, [pc, #388]	; (4000caf0 <mvHwsDdr3TipRunAlg+0x48c>)
4000c96a:	2204      	movs	r2, #4
4000c96c:	4e61      	ldr	r6, [pc, #388]	; (4000caf4 <mvHwsDdr3TipRunAlg+0x490>)
4000c96e:	701a      	strb	r2, [r3, #0]
4000c970:	4b61      	ldr	r3, [pc, #388]	; (4000caf8 <mvHwsDdr3TipRunAlg+0x494>)
4000c972:	781b      	ldrb	r3, [r3, #0]
4000c974:	2b02      	cmp	r3, #2
4000c976:	d806      	bhi.n	4000c986 <mvHwsDdr3TipRunAlg+0x322>
4000c978:	7832      	ldrb	r2, [r6, #0]
4000c97a:	4b60      	ldr	r3, [pc, #384]	; (4000cafc <mvHwsDdr3TipRunAlg+0x498>)
4000c97c:	4860      	ldr	r0, [pc, #384]	; (4000cb00 <mvHwsDdr3TipRunAlg+0x49c>)
4000c97e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000c982:	f007 fe57 	bl	40014634 <mvPrintf>
4000c986:	7833      	ldrb	r3, [r6, #0]
4000c988:	4620      	mov	r0, r4
4000c98a:	2101      	movs	r1, #1
4000c98c:	2200      	movs	r2, #0
4000c98e:	f7fe fb1d 	bl	4000afcc <ddr3TipFreqSet>
4000c992:	4b52      	ldr	r3, [pc, #328]	; (4000cadc <mvHwsDdr3TipRunAlg+0x478>)
4000c994:	781b      	ldrb	r3, [r3, #0]
4000c996:	4606      	mov	r6, r0
4000c998:	b113      	cbz	r3, 4000c9a0 <mvHwsDdr3TipRunAlg+0x33c>
4000c99a:	4620      	mov	r0, r4
4000c99c:	f7fb fdb4 	bl	40008508 <ddr3TipRegDump>
4000c9a0:	b15e      	cbz	r6, 4000c9ba <mvHwsDdr3TipRunAlg+0x356>
4000c9a2:	4b55      	ldr	r3, [pc, #340]	; (4000caf8 <mvHwsDdr3TipRunAlg+0x494>)
4000c9a4:	781b      	ldrb	r3, [r3, #0]
4000c9a6:	2b03      	cmp	r3, #3
4000c9a8:	d802      	bhi.n	4000c9b0 <mvHwsDdr3TipRunAlg+0x34c>
4000c9aa:	4856      	ldr	r0, [pc, #344]	; (4000cb04 <mvHwsDdr3TipRunAlg+0x4a0>)
4000c9ac:	f007 fe42 	bl	40014634 <mvPrintf>
4000c9b0:	4b55      	ldr	r3, [pc, #340]	; (4000cb08 <mvHwsDdr3TipRunAlg+0x4a4>)
4000c9b2:	681b      	ldr	r3, [r3, #0]
4000c9b4:	2b00      	cmp	r3, #0
4000c9b6:	f000 836e 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000c9ba:	4b4c      	ldr	r3, [pc, #304]	; (4000caec <mvHwsDdr3TipRunAlg+0x488>)
4000c9bc:	681b      	ldr	r3, [r3, #0]
4000c9be:	0699      	lsls	r1, r3, #26
4000c9c0:	d52f      	bpl.n	4000ca22 <mvHwsDdr3TipRunAlg+0x3be>
4000c9c2:	4b4b      	ldr	r3, [pc, #300]	; (4000caf0 <mvHwsDdr3TipRunAlg+0x48c>)
4000c9c4:	2205      	movs	r2, #5
4000c9c6:	701a      	strb	r2, [r3, #0]
4000c9c8:	4b4b      	ldr	r3, [pc, #300]	; (4000caf8 <mvHwsDdr3TipRunAlg+0x494>)
4000c9ca:	781b      	ldrb	r3, [r3, #0]
4000c9cc:	2b02      	cmp	r3, #2
4000c9ce:	d802      	bhi.n	4000c9d6 <mvHwsDdr3TipRunAlg+0x372>
4000c9d0:	484e      	ldr	r0, [pc, #312]	; (4000cb0c <mvHwsDdr3TipRunAlg+0x4a8>)
4000c9d2:	f007 fe2f 	bl	40014634 <mvPrintf>
4000c9d6:	4b4e      	ldr	r3, [pc, #312]	; (4000cb10 <mvHwsDdr3TipRunAlg+0x4ac>)
4000c9d8:	4620      	mov	r0, r4
4000c9da:	681b      	ldr	r3, [r3, #0]
4000c9dc:	b143      	cbz	r3, 4000c9f0 <mvHwsDdr3TipRunAlg+0x38c>
4000c9de:	4b45      	ldr	r3, [pc, #276]	; (4000caf4 <mvHwsDdr3TipRunAlg+0x490>)
4000c9e0:	781a      	ldrb	r2, [r3, #0]
4000c9e2:	4b46      	ldr	r3, [pc, #280]	; (4000cafc <mvHwsDdr3TipRunAlg+0x498>)
4000c9e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000c9e8:	f240 2315 	movw	r3, #533	; 0x215
4000c9ec:	429a      	cmp	r2, r3
4000c9ee:	d102      	bne.n	4000c9f6 <mvHwsDdr3TipRunAlg+0x392>
4000c9f0:	f002 fb98 	bl	4000f124 <ddr3TipDynamicWriteLeveling>
4000c9f4:	e001      	b.n	4000c9fa <mvHwsDdr3TipRunAlg+0x396>
4000c9f6:	f002 faa9 	bl	4000ef4c <ddr3TipLegacyDynamicWriteLeveling>
4000c9fa:	4b38      	ldr	r3, [pc, #224]	; (4000cadc <mvHwsDdr3TipRunAlg+0x478>)
4000c9fc:	4606      	mov	r6, r0
4000c9fe:	781b      	ldrb	r3, [r3, #0]
4000ca00:	b113      	cbz	r3, 4000ca08 <mvHwsDdr3TipRunAlg+0x3a4>
4000ca02:	4620      	mov	r0, r4
4000ca04:	f7fb fd80 	bl	40008508 <ddr3TipRegDump>
4000ca08:	b15e      	cbz	r6, 4000ca22 <mvHwsDdr3TipRunAlg+0x3be>
4000ca0a:	4b3b      	ldr	r3, [pc, #236]	; (4000caf8 <mvHwsDdr3TipRunAlg+0x494>)
4000ca0c:	781b      	ldrb	r3, [r3, #0]
4000ca0e:	2b03      	cmp	r3, #3
4000ca10:	d802      	bhi.n	4000ca18 <mvHwsDdr3TipRunAlg+0x3b4>
4000ca12:	4840      	ldr	r0, [pc, #256]	; (4000cb14 <mvHwsDdr3TipRunAlg+0x4b0>)
4000ca14:	f007 fe0e 	bl	40014634 <mvPrintf>
4000ca18:	4b3b      	ldr	r3, [pc, #236]	; (4000cb08 <mvHwsDdr3TipRunAlg+0x4a4>)
4000ca1a:	681b      	ldr	r3, [r3, #0]
4000ca1c:	2b00      	cmp	r3, #0
4000ca1e:	f000 833a 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000ca22:	4e30      	ldr	r6, [pc, #192]	; (4000cae4 <mvHwsDdr3TipRunAlg+0x480>)
4000ca24:	2300      	movs	r3, #0
4000ca26:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 4000caec <mvHwsDdr3TipRunAlg+0x488>
4000ca2a:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 4000caf0 <mvHwsDdr3TipRunAlg+0x48c>
4000ca2e:	6033      	str	r3, [r6, #0]
4000ca30:	4f31      	ldr	r7, [pc, #196]	; (4000caf8 <mvHwsDdr3TipRunAlg+0x494>)
4000ca32:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 4000cadc <mvHwsDdr3TipRunAlg+0x478>
4000ca36:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 4000cb08 <mvHwsDdr3TipRunAlg+0x4a4>
4000ca3a:	e028      	b.n	4000ca8e <mvHwsDdr3TipRunAlg+0x42a>
4000ca3c:	f8db 3000 	ldr.w	r3, [fp]
4000ca40:	065a      	lsls	r2, r3, #25
4000ca42:	d521      	bpl.n	4000ca88 <mvHwsDdr3TipRunAlg+0x424>
4000ca44:	2306      	movs	r3, #6
4000ca46:	f88a 3000 	strb.w	r3, [sl]
4000ca4a:	783b      	ldrb	r3, [r7, #0]
4000ca4c:	2b02      	cmp	r3, #2
4000ca4e:	d802      	bhi.n	4000ca56 <mvHwsDdr3TipRunAlg+0x3f2>
4000ca50:	4831      	ldr	r0, [pc, #196]	; (4000cb18 <mvHwsDdr3TipRunAlg+0x4b4>)
4000ca52:	f007 fdef 	bl	40014634 <mvPrintf>
4000ca56:	4620      	mov	r0, r4
4000ca58:	f000 fe54 	bl	4000d704 <ddr3TipLoadAllPatternToMem>
4000ca5c:	f899 2000 	ldrb.w	r2, [r9]
4000ca60:	4603      	mov	r3, r0
4000ca62:	b122      	cbz	r2, 4000ca6e <mvHwsDdr3TipRunAlg+0x40a>
4000ca64:	4620      	mov	r0, r4
4000ca66:	9302      	str	r3, [sp, #8]
4000ca68:	f7fb fd4e 	bl	40008508 <ddr3TipRegDump>
4000ca6c:	9b02      	ldr	r3, [sp, #8]
4000ca6e:	b15b      	cbz	r3, 4000ca88 <mvHwsDdr3TipRunAlg+0x424>
4000ca70:	783b      	ldrb	r3, [r7, #0]
4000ca72:	2b03      	cmp	r3, #3
4000ca74:	d803      	bhi.n	4000ca7e <mvHwsDdr3TipRunAlg+0x41a>
4000ca76:	4829      	ldr	r0, [pc, #164]	; (4000cb1c <mvHwsDdr3TipRunAlg+0x4b8>)
4000ca78:	6831      	ldr	r1, [r6, #0]
4000ca7a:	f007 fddb 	bl	40014634 <mvPrintf>
4000ca7e:	f8d8 3000 	ldr.w	r3, [r8]
4000ca82:	2b00      	cmp	r3, #0
4000ca84:	f000 8307 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000ca88:	6833      	ldr	r3, [r6, #0]
4000ca8a:	3301      	adds	r3, #1
4000ca8c:	6033      	str	r3, [r6, #0]
4000ca8e:	6831      	ldr	r1, [r6, #0]
4000ca90:	42a9      	cmp	r1, r5
4000ca92:	d3d3      	bcc.n	4000ca3c <mvHwsDdr3TipRunAlg+0x3d8>
4000ca94:	4b13      	ldr	r3, [pc, #76]	; (4000cae4 <mvHwsDdr3TipRunAlg+0x480>)
4000ca96:	2200      	movs	r2, #0
4000ca98:	601a      	str	r2, [r3, #0]
4000ca9a:	4b14      	ldr	r3, [pc, #80]	; (4000caec <mvHwsDdr3TipRunAlg+0x488>)
4000ca9c:	681b      	ldr	r3, [r3, #0]
4000ca9e:	061b      	lsls	r3, r3, #24
4000caa0:	d556      	bpl.n	4000cb50 <mvHwsDdr3TipRunAlg+0x4ec>
4000caa2:	4b13      	ldr	r3, [pc, #76]	; (4000caf0 <mvHwsDdr3TipRunAlg+0x48c>)
4000caa4:	2207      	movs	r2, #7
4000caa6:	701a      	strb	r2, [r3, #0]
4000caa8:	4b13      	ldr	r3, [pc, #76]	; (4000caf8 <mvHwsDdr3TipRunAlg+0x494>)
4000caaa:	781b      	ldrb	r3, [r3, #0]
4000caac:	2b02      	cmp	r3, #2
4000caae:	d802      	bhi.n	4000cab6 <mvHwsDdr3TipRunAlg+0x452>
4000cab0:	481b      	ldr	r0, [pc, #108]	; (4000cb20 <mvHwsDdr3TipRunAlg+0x4bc>)
4000cab2:	f007 fdbf 	bl	40014634 <mvPrintf>
4000cab6:	4b16      	ldr	r3, [pc, #88]	; (4000cb10 <mvHwsDdr3TipRunAlg+0x4ac>)
4000cab8:	4620      	mov	r0, r4
4000caba:	681a      	ldr	r2, [r3, #0]
4000cabc:	4b0d      	ldr	r3, [pc, #52]	; (4000caf4 <mvHwsDdr3TipRunAlg+0x490>)
4000cabe:	b13a      	cbz	r2, 4000cad0 <mvHwsDdr3TipRunAlg+0x46c>
4000cac0:	4a0e      	ldr	r2, [pc, #56]	; (4000cafc <mvHwsDdr3TipRunAlg+0x498>)
4000cac2:	7819      	ldrb	r1, [r3, #0]
4000cac4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
4000cac8:	f240 2215 	movw	r2, #533	; 0x215
4000cacc:	4291      	cmp	r1, r2
4000cace:	d129      	bne.n	4000cb24 <mvHwsDdr3TipRunAlg+0x4c0>
4000cad0:	7819      	ldrb	r1, [r3, #0]
4000cad2:	f001 feb7 	bl	4000e844 <ddr3TipDynamicReadLeveling>
4000cad6:	e027      	b.n	4000cb28 <mvHwsDdr3TipRunAlg+0x4c4>
4000cad8:	40015a21 	andmi	r5, r1, r1, lsr #20
4000cadc:	400207c0 	andmi	r0, r2, r0, asr #15
4000cae0:	40015a3c 	andmi	r5, r1, ip, lsr sl
4000cae4:	400207cc 	andmi	r0, r2, ip, asr #15
4000cae8:	40018770 	andmi	r8, r1, r0, ror r7
4000caec:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
4000caf0:	400207d1 	ldrdmi	r0, [r2], -r1
4000caf4:	40020424 	andmi	r0, r2, r4, lsr #8
4000caf8:	4001873d 	andmi	r8, r1, sp, lsr r7
4000cafc:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000cb00:	40015a67 	andmi	r5, r1, r7, ror #20
4000cb04:	40015a08 	andmi	r5, r1, r8, lsl #20
4000cb08:	400207e8 	andmi	r0, r2, r8, ror #15
4000cb0c:	40015a84 	andmi	r5, r1, r4, lsl #21
4000cb10:	400207c8 	andmi	r0, r2, r8, asr #15
4000cb14:	40015a9d 	mulmi	r1, sp, sl
4000cb18:	40015ac3 	andmi	r5, r1, r3, asr #21
4000cb1c:	40015ae3 	andmi	r5, r1, r3, ror #21
4000cb20:	40015b0f 	andmi	r5, r1, pc, lsl #22
4000cb24:	f002 fa6c 	bl	4000f000 <ddr3TipLegacyDynamicReadLeveling>
4000cb28:	4b3f      	ldr	r3, [pc, #252]	; (4000cc28 <mvHwsDdr3TipRunAlg+0x5c4>)
4000cb2a:	4606      	mov	r6, r0
4000cb2c:	781b      	ldrb	r3, [r3, #0]
4000cb2e:	b113      	cbz	r3, 4000cb36 <mvHwsDdr3TipRunAlg+0x4d2>
4000cb30:	4620      	mov	r0, r4
4000cb32:	f7fb fce9 	bl	40008508 <ddr3TipRegDump>
4000cb36:	b15e      	cbz	r6, 4000cb50 <mvHwsDdr3TipRunAlg+0x4ec>
4000cb38:	4b3c      	ldr	r3, [pc, #240]	; (4000cc2c <mvHwsDdr3TipRunAlg+0x5c8>)
4000cb3a:	781b      	ldrb	r3, [r3, #0]
4000cb3c:	2b03      	cmp	r3, #3
4000cb3e:	d802      	bhi.n	4000cb46 <mvHwsDdr3TipRunAlg+0x4e2>
4000cb40:	483b      	ldr	r0, [pc, #236]	; (4000cc30 <mvHwsDdr3TipRunAlg+0x5cc>)
4000cb42:	f007 fd77 	bl	40014634 <mvPrintf>
4000cb46:	4b3b      	ldr	r3, [pc, #236]	; (4000cc34 <mvHwsDdr3TipRunAlg+0x5d0>)
4000cb48:	681b      	ldr	r3, [r3, #0]
4000cb4a:	2b00      	cmp	r3, #0
4000cb4c:	f000 82a3 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cb50:	4b39      	ldr	r3, [pc, #228]	; (4000cc38 <mvHwsDdr3TipRunAlg+0x5d4>)
4000cb52:	681b      	ldr	r3, [r3, #0]
4000cb54:	059e      	lsls	r6, r3, #22
4000cb56:	d520      	bpl.n	4000cb9a <mvHwsDdr3TipRunAlg+0x536>
4000cb58:	4b38      	ldr	r3, [pc, #224]	; (4000cc3c <mvHwsDdr3TipRunAlg+0x5d8>)
4000cb5a:	2208      	movs	r2, #8
4000cb5c:	701a      	strb	r2, [r3, #0]
4000cb5e:	4b33      	ldr	r3, [pc, #204]	; (4000cc2c <mvHwsDdr3TipRunAlg+0x5c8>)
4000cb60:	781b      	ldrb	r3, [r3, #0]
4000cb62:	2b02      	cmp	r3, #2
4000cb64:	d802      	bhi.n	4000cb6c <mvHwsDdr3TipRunAlg+0x508>
4000cb66:	4836      	ldr	r0, [pc, #216]	; (4000cc40 <mvHwsDdr3TipRunAlg+0x5dc>)
4000cb68:	f007 fd64 	bl	40014634 <mvPrintf>
4000cb6c:	4620      	mov	r0, r4
4000cb6e:	f002 ff6f 	bl	4000fa50 <ddr3TipDynamicWriteLevelingSupp>
4000cb72:	4b2d      	ldr	r3, [pc, #180]	; (4000cc28 <mvHwsDdr3TipRunAlg+0x5c4>)
4000cb74:	781b      	ldrb	r3, [r3, #0]
4000cb76:	4606      	mov	r6, r0
4000cb78:	b113      	cbz	r3, 4000cb80 <mvHwsDdr3TipRunAlg+0x51c>
4000cb7a:	4620      	mov	r0, r4
4000cb7c:	f7fb fcc4 	bl	40008508 <ddr3TipRegDump>
4000cb80:	b15e      	cbz	r6, 4000cb9a <mvHwsDdr3TipRunAlg+0x536>
4000cb82:	4b2a      	ldr	r3, [pc, #168]	; (4000cc2c <mvHwsDdr3TipRunAlg+0x5c8>)
4000cb84:	781b      	ldrb	r3, [r3, #0]
4000cb86:	2b03      	cmp	r3, #3
4000cb88:	d802      	bhi.n	4000cb90 <mvHwsDdr3TipRunAlg+0x52c>
4000cb8a:	482e      	ldr	r0, [pc, #184]	; (4000cc44 <mvHwsDdr3TipRunAlg+0x5e0>)
4000cb8c:	f007 fd52 	bl	40014634 <mvPrintf>
4000cb90:	4b28      	ldr	r3, [pc, #160]	; (4000cc34 <mvHwsDdr3TipRunAlg+0x5d0>)
4000cb92:	681b      	ldr	r3, [r3, #0]
4000cb94:	2b00      	cmp	r3, #0
4000cb96:	f000 827e 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cb9a:	4f2b      	ldr	r7, [pc, #172]	; (4000cc48 <mvHwsDdr3TipRunAlg+0x5e4>)
4000cb9c:	2300      	movs	r3, #0
4000cb9e:	f8df b098 	ldr.w	fp, [pc, #152]	; 4000cc38 <mvHwsDdr3TipRunAlg+0x5d4>
4000cba2:	f8df a098 	ldr.w	sl, [pc, #152]	; 4000cc3c <mvHwsDdr3TipRunAlg+0x5d8>
4000cba6:	603b      	str	r3, [r7, #0]
4000cba8:	4e20      	ldr	r6, [pc, #128]	; (4000cc2c <mvHwsDdr3TipRunAlg+0x5c8>)
4000cbaa:	f8df 907c 	ldr.w	r9, [pc, #124]	; 4000cc28 <mvHwsDdr3TipRunAlg+0x5c4>
4000cbae:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000cc34 <mvHwsDdr3TipRunAlg+0x5d0>
4000cbb2:	e028      	b.n	4000cc06 <mvHwsDdr3TipRunAlg+0x5a2>
4000cbb4:	f8db 3000 	ldr.w	r3, [fp]
4000cbb8:	0558      	lsls	r0, r3, #21
4000cbba:	d521      	bpl.n	4000cc00 <mvHwsDdr3TipRunAlg+0x59c>
4000cbbc:	2309      	movs	r3, #9
4000cbbe:	f88a 3000 	strb.w	r3, [sl]
4000cbc2:	7833      	ldrb	r3, [r6, #0]
4000cbc4:	2b02      	cmp	r3, #2
4000cbc6:	d802      	bhi.n	4000cbce <mvHwsDdr3TipRunAlg+0x56a>
4000cbc8:	4820      	ldr	r0, [pc, #128]	; (4000cc4c <mvHwsDdr3TipRunAlg+0x5e8>)
4000cbca:	f007 fd33 	bl	40014634 <mvPrintf>
4000cbce:	4620      	mov	r0, r4
4000cbd0:	f005 feef 	bl	400129b2 <ddr3TipPbsRx>
4000cbd4:	f899 2000 	ldrb.w	r2, [r9]
4000cbd8:	4603      	mov	r3, r0
4000cbda:	b122      	cbz	r2, 4000cbe6 <mvHwsDdr3TipRunAlg+0x582>
4000cbdc:	4620      	mov	r0, r4
4000cbde:	9302      	str	r3, [sp, #8]
4000cbe0:	f7fb fc92 	bl	40008508 <ddr3TipRegDump>
4000cbe4:	9b02      	ldr	r3, [sp, #8]
4000cbe6:	b15b      	cbz	r3, 4000cc00 <mvHwsDdr3TipRunAlg+0x59c>
4000cbe8:	7833      	ldrb	r3, [r6, #0]
4000cbea:	2b03      	cmp	r3, #3
4000cbec:	d803      	bhi.n	4000cbf6 <mvHwsDdr3TipRunAlg+0x592>
4000cbee:	4818      	ldr	r0, [pc, #96]	; (4000cc50 <mvHwsDdr3TipRunAlg+0x5ec>)
4000cbf0:	6839      	ldr	r1, [r7, #0]
4000cbf2:	f007 fd1f 	bl	40014634 <mvPrintf>
4000cbf6:	f8d8 3000 	ldr.w	r3, [r8]
4000cbfa:	2b00      	cmp	r3, #0
4000cbfc:	f000 824b 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cc00:	683b      	ldr	r3, [r7, #0]
4000cc02:	3301      	adds	r3, #1
4000cc04:	603b      	str	r3, [r7, #0]
4000cc06:	6839      	ldr	r1, [r7, #0]
4000cc08:	4b0f      	ldr	r3, [pc, #60]	; (4000cc48 <mvHwsDdr3TipRunAlg+0x5e4>)
4000cc0a:	42a9      	cmp	r1, r5
4000cc0c:	d3d2      	bcc.n	4000cbb4 <mvHwsDdr3TipRunAlg+0x550>
4000cc0e:	2200      	movs	r2, #0
4000cc10:	461e      	mov	r6, r3
4000cc12:	601a      	str	r2, [r3, #0]
4000cc14:	f8df b020 	ldr.w	fp, [pc, #32]	; 4000cc38 <mvHwsDdr3TipRunAlg+0x5d4>
4000cc18:	f8df a020 	ldr.w	sl, [pc, #32]	; 4000cc3c <mvHwsDdr3TipRunAlg+0x5d8>
4000cc1c:	4f03      	ldr	r7, [pc, #12]	; (4000cc2c <mvHwsDdr3TipRunAlg+0x5c8>)
4000cc1e:	f8df 9008 	ldr.w	r9, [pc, #8]	; 4000cc28 <mvHwsDdr3TipRunAlg+0x5c4>
4000cc22:	f8df 8010 	ldr.w	r8, [pc, #16]	; 4000cc34 <mvHwsDdr3TipRunAlg+0x5d0>
4000cc26:	e03e      	b.n	4000cca6 <mvHwsDdr3TipRunAlg+0x642>
4000cc28:	400207c0 	andmi	r0, r2, r0, asr #15
4000cc2c:	4001873d 	andmi	r8, r1, sp, lsr r7
4000cc30:	40015b27 	andmi	r5, r1, r7, lsr #22
4000cc34:	400207e8 	andmi	r0, r2, r8, ror #15
4000cc38:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
4000cc3c:	400207d1 	ldrdmi	r0, [r2], -r1
4000cc40:	40015b4c 	andmi	r5, r1, ip, asr #22
4000cc44:	40015b6a 	andmi	r5, r1, sl, ror #22
4000cc48:	400207cc 	andmi	r0, r2, ip, asr #15
4000cc4c:	40015b94 	mulmi	r1, r4, fp
4000cc50:	40015bac 	andmi	r5, r1, ip, lsr #23
4000cc54:	f8db 3000 	ldr.w	r3, [fp]
4000cc58:	051a      	lsls	r2, r3, #20
4000cc5a:	d521      	bpl.n	4000cca0 <mvHwsDdr3TipRunAlg+0x63c>
4000cc5c:	230a      	movs	r3, #10
4000cc5e:	f88a 3000 	strb.w	r3, [sl]
4000cc62:	783b      	ldrb	r3, [r7, #0]
4000cc64:	2b02      	cmp	r3, #2
4000cc66:	d802      	bhi.n	4000cc6e <mvHwsDdr3TipRunAlg+0x60a>
4000cc68:	4897      	ldr	r0, [pc, #604]	; (4000cec8 <mvHwsDdr3TipRunAlg+0x864>)
4000cc6a:	f007 fce3 	bl	40014634 <mvPrintf>
4000cc6e:	4620      	mov	r0, r4
4000cc70:	f005 fe9c 	bl	400129ac <ddr3TipPbsTx>
4000cc74:	f899 2000 	ldrb.w	r2, [r9]
4000cc78:	4603      	mov	r3, r0
4000cc7a:	b122      	cbz	r2, 4000cc86 <mvHwsDdr3TipRunAlg+0x622>
4000cc7c:	4620      	mov	r0, r4
4000cc7e:	9302      	str	r3, [sp, #8]
4000cc80:	f7fb fc42 	bl	40008508 <ddr3TipRegDump>
4000cc84:	9b02      	ldr	r3, [sp, #8]
4000cc86:	b15b      	cbz	r3, 4000cca0 <mvHwsDdr3TipRunAlg+0x63c>
4000cc88:	783b      	ldrb	r3, [r7, #0]
4000cc8a:	2b03      	cmp	r3, #3
4000cc8c:	d803      	bhi.n	4000cc96 <mvHwsDdr3TipRunAlg+0x632>
4000cc8e:	488f      	ldr	r0, [pc, #572]	; (4000cecc <mvHwsDdr3TipRunAlg+0x868>)
4000cc90:	6831      	ldr	r1, [r6, #0]
4000cc92:	f007 fccf 	bl	40014634 <mvPrintf>
4000cc96:	f8d8 3000 	ldr.w	r3, [r8]
4000cc9a:	2b00      	cmp	r3, #0
4000cc9c:	f000 81fb 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cca0:	6833      	ldr	r3, [r6, #0]
4000cca2:	3301      	adds	r3, #1
4000cca4:	6033      	str	r3, [r6, #0]
4000cca6:	6831      	ldr	r1, [r6, #0]
4000cca8:	42a9      	cmp	r1, r5
4000ccaa:	d3d3      	bcc.n	4000cc54 <mvHwsDdr3TipRunAlg+0x5f0>
4000ccac:	4b88      	ldr	r3, [pc, #544]	; (4000ced0 <mvHwsDdr3TipRunAlg+0x86c>)
4000ccae:	2200      	movs	r2, #0
4000ccb0:	601a      	str	r2, [r3, #0]
4000ccb2:	4b88      	ldr	r3, [pc, #544]	; (4000ced4 <mvHwsDdr3TipRunAlg+0x870>)
4000ccb4:	681b      	ldr	r3, [r3, #0]
4000ccb6:	04db      	lsls	r3, r3, #19
4000ccb8:	d537      	bpl.n	4000cd2a <mvHwsDdr3TipRunAlg+0x6c6>
4000ccba:	4b87      	ldr	r3, [pc, #540]	; (4000ced8 <mvHwsDdr3TipRunAlg+0x874>)
4000ccbc:	220b      	movs	r2, #11
4000ccbe:	701a      	strb	r2, [r3, #0]
4000ccc0:	4b86      	ldr	r3, [pc, #536]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000ccc2:	781b      	ldrb	r3, [r3, #0]
4000ccc4:	2b02      	cmp	r3, #2
4000ccc6:	d80e      	bhi.n	4000cce6 <mvHwsDdr3TipRunAlg+0x682>
4000ccc8:	4b85      	ldr	r3, [pc, #532]	; (4000cee0 <mvHwsDdr3TipRunAlg+0x87c>)
4000ccca:	2158      	movs	r1, #88	; 0x58
4000cccc:	4885      	ldr	r0, [pc, #532]	; (4000cee4 <mvHwsDdr3TipRunAlg+0x880>)
4000ccce:	681a      	ldr	r2, [r3, #0]
4000ccd0:	4b85      	ldr	r3, [pc, #532]	; (4000cee8 <mvHwsDdr3TipRunAlg+0x884>)
4000ccd2:	681b      	ldr	r3, [r3, #0]
4000ccd4:	fb01 2303 	mla	r3, r1, r3, r2
4000ccd8:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
4000ccdc:	4b83      	ldr	r3, [pc, #524]	; (4000ceec <mvHwsDdr3TipRunAlg+0x888>)
4000ccde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000cce2:	f007 fca7 	bl	40014634 <mvPrintf>
4000cce6:	4b7e      	ldr	r3, [pc, #504]	; (4000cee0 <mvHwsDdr3TipRunAlg+0x87c>)
4000cce8:	2158      	movs	r1, #88	; 0x58
4000ccea:	4620      	mov	r0, r4
4000ccec:	681a      	ldr	r2, [r3, #0]
4000ccee:	4b7e      	ldr	r3, [pc, #504]	; (4000cee8 <mvHwsDdr3TipRunAlg+0x884>)
4000ccf0:	681b      	ldr	r3, [r3, #0]
4000ccf2:	fb01 2303 	mla	r3, r1, r3, r2
4000ccf6:	2101      	movs	r1, #1
4000ccf8:	2200      	movs	r2, #0
4000ccfa:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
4000ccfe:	f7fe f965 	bl	4000afcc <ddr3TipFreqSet>
4000cd02:	4b7b      	ldr	r3, [pc, #492]	; (4000cef0 <mvHwsDdr3TipRunAlg+0x88c>)
4000cd04:	781b      	ldrb	r3, [r3, #0]
4000cd06:	4606      	mov	r6, r0
4000cd08:	b113      	cbz	r3, 4000cd10 <mvHwsDdr3TipRunAlg+0x6ac>
4000cd0a:	4620      	mov	r0, r4
4000cd0c:	f7fb fbfc 	bl	40008508 <ddr3TipRegDump>
4000cd10:	b15e      	cbz	r6, 4000cd2a <mvHwsDdr3TipRunAlg+0x6c6>
4000cd12:	4b72      	ldr	r3, [pc, #456]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cd14:	781b      	ldrb	r3, [r3, #0]
4000cd16:	2b03      	cmp	r3, #3
4000cd18:	d802      	bhi.n	4000cd20 <mvHwsDdr3TipRunAlg+0x6bc>
4000cd1a:	4876      	ldr	r0, [pc, #472]	; (4000cef4 <mvHwsDdr3TipRunAlg+0x890>)
4000cd1c:	f007 fc8a 	bl	40014634 <mvPrintf>
4000cd20:	4b75      	ldr	r3, [pc, #468]	; (4000cef8 <mvHwsDdr3TipRunAlg+0x894>)
4000cd22:	681b      	ldr	r3, [r3, #0]
4000cd24:	2b00      	cmp	r3, #0
4000cd26:	f000 81b6 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cd2a:	4b6a      	ldr	r3, [pc, #424]	; (4000ced4 <mvHwsDdr3TipRunAlg+0x870>)
4000cd2c:	681b      	ldr	r3, [r3, #0]
4000cd2e:	045e      	lsls	r6, r3, #17
4000cd30:	d520      	bpl.n	4000cd74 <mvHwsDdr3TipRunAlg+0x710>
4000cd32:	4b69      	ldr	r3, [pc, #420]	; (4000ced8 <mvHwsDdr3TipRunAlg+0x874>)
4000cd34:	220d      	movs	r2, #13
4000cd36:	701a      	strb	r2, [r3, #0]
4000cd38:	4b68      	ldr	r3, [pc, #416]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cd3a:	781b      	ldrb	r3, [r3, #0]
4000cd3c:	2b02      	cmp	r3, #2
4000cd3e:	d802      	bhi.n	4000cd46 <mvHwsDdr3TipRunAlg+0x6e2>
4000cd40:	486e      	ldr	r0, [pc, #440]	; (4000cefc <mvHwsDdr3TipRunAlg+0x898>)
4000cd42:	f007 fc77 	bl	40014634 <mvPrintf>
4000cd46:	4620      	mov	r0, r4
4000cd48:	f002 f9ec 	bl	4000f124 <ddr3TipDynamicWriteLeveling>
4000cd4c:	4b68      	ldr	r3, [pc, #416]	; (4000cef0 <mvHwsDdr3TipRunAlg+0x88c>)
4000cd4e:	781b      	ldrb	r3, [r3, #0]
4000cd50:	4606      	mov	r6, r0
4000cd52:	b113      	cbz	r3, 4000cd5a <mvHwsDdr3TipRunAlg+0x6f6>
4000cd54:	4620      	mov	r0, r4
4000cd56:	f7fb fbd7 	bl	40008508 <ddr3TipRegDump>
4000cd5a:	b15e      	cbz	r6, 4000cd74 <mvHwsDdr3TipRunAlg+0x710>
4000cd5c:	4b5f      	ldr	r3, [pc, #380]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cd5e:	781b      	ldrb	r3, [r3, #0]
4000cd60:	2b03      	cmp	r3, #3
4000cd62:	d802      	bhi.n	4000cd6a <mvHwsDdr3TipRunAlg+0x706>
4000cd64:	4866      	ldr	r0, [pc, #408]	; (4000cf00 <mvHwsDdr3TipRunAlg+0x89c>)
4000cd66:	f007 fc65 	bl	40014634 <mvPrintf>
4000cd6a:	4b63      	ldr	r3, [pc, #396]	; (4000cef8 <mvHwsDdr3TipRunAlg+0x894>)
4000cd6c:	681b      	ldr	r3, [r3, #0]
4000cd6e:	2b00      	cmp	r3, #0
4000cd70:	f000 8191 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cd74:	4b57      	ldr	r3, [pc, #348]	; (4000ced4 <mvHwsDdr3TipRunAlg+0x870>)
4000cd76:	681b      	ldr	r3, [r3, #0]
4000cd78:	0418      	lsls	r0, r3, #16
4000cd7a:	d520      	bpl.n	4000cdbe <mvHwsDdr3TipRunAlg+0x75a>
4000cd7c:	4b56      	ldr	r3, [pc, #344]	; (4000ced8 <mvHwsDdr3TipRunAlg+0x874>)
4000cd7e:	2215      	movs	r2, #21
4000cd80:	701a      	strb	r2, [r3, #0]
4000cd82:	4b56      	ldr	r3, [pc, #344]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cd84:	781b      	ldrb	r3, [r3, #0]
4000cd86:	2b02      	cmp	r3, #2
4000cd88:	d802      	bhi.n	4000cd90 <mvHwsDdr3TipRunAlg+0x72c>
4000cd8a:	485e      	ldr	r0, [pc, #376]	; (4000cf04 <mvHwsDdr3TipRunAlg+0x8a0>)
4000cd8c:	f007 fc52 	bl	40014634 <mvPrintf>
4000cd90:	4620      	mov	r0, r4
4000cd92:	f000 fcb7 	bl	4000d704 <ddr3TipLoadAllPatternToMem>
4000cd96:	4b56      	ldr	r3, [pc, #344]	; (4000cef0 <mvHwsDdr3TipRunAlg+0x88c>)
4000cd98:	781b      	ldrb	r3, [r3, #0]
4000cd9a:	4606      	mov	r6, r0
4000cd9c:	b113      	cbz	r3, 4000cda4 <mvHwsDdr3TipRunAlg+0x740>
4000cd9e:	4620      	mov	r0, r4
4000cda0:	f7fb fbb2 	bl	40008508 <ddr3TipRegDump>
4000cda4:	b15e      	cbz	r6, 4000cdbe <mvHwsDdr3TipRunAlg+0x75a>
4000cda6:	4b4d      	ldr	r3, [pc, #308]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cda8:	781b      	ldrb	r3, [r3, #0]
4000cdaa:	2b03      	cmp	r3, #3
4000cdac:	d802      	bhi.n	4000cdb4 <mvHwsDdr3TipRunAlg+0x750>
4000cdae:	4856      	ldr	r0, [pc, #344]	; (4000cf08 <mvHwsDdr3TipRunAlg+0x8a4>)
4000cdb0:	f007 fc40 	bl	40014634 <mvPrintf>
4000cdb4:	4b50      	ldr	r3, [pc, #320]	; (4000cef8 <mvHwsDdr3TipRunAlg+0x894>)
4000cdb6:	681b      	ldr	r3, [r3, #0]
4000cdb8:	2b00      	cmp	r3, #0
4000cdba:	f000 816c 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cdbe:	4b45      	ldr	r3, [pc, #276]	; (4000ced4 <mvHwsDdr3TipRunAlg+0x870>)
4000cdc0:	681b      	ldr	r3, [r3, #0]
4000cdc2:	03d9      	lsls	r1, r3, #15
4000cdc4:	d529      	bpl.n	4000ce1a <mvHwsDdr3TipRunAlg+0x7b6>
4000cdc6:	4b44      	ldr	r3, [pc, #272]	; (4000ced8 <mvHwsDdr3TipRunAlg+0x874>)
4000cdc8:	220e      	movs	r2, #14
4000cdca:	701a      	strb	r2, [r3, #0]
4000cdcc:	4b43      	ldr	r3, [pc, #268]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cdce:	781b      	ldrb	r3, [r3, #0]
4000cdd0:	2b02      	cmp	r3, #2
4000cdd2:	d802      	bhi.n	4000cdda <mvHwsDdr3TipRunAlg+0x776>
4000cdd4:	484d      	ldr	r0, [pc, #308]	; (4000cf0c <mvHwsDdr3TipRunAlg+0x8a8>)
4000cdd6:	f007 fc2d 	bl	40014634 <mvPrintf>
4000cdda:	4b41      	ldr	r3, [pc, #260]	; (4000cee0 <mvHwsDdr3TipRunAlg+0x87c>)
4000cddc:	2158      	movs	r1, #88	; 0x58
4000cdde:	4620      	mov	r0, r4
4000cde0:	681a      	ldr	r2, [r3, #0]
4000cde2:	4b41      	ldr	r3, [pc, #260]	; (4000cee8 <mvHwsDdr3TipRunAlg+0x884>)
4000cde4:	681b      	ldr	r3, [r3, #0]
4000cde6:	fb01 2303 	mla	r3, r1, r3, r2
4000cdea:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
4000cdee:	f001 fd29 	bl	4000e844 <ddr3TipDynamicReadLeveling>
4000cdf2:	4b3f      	ldr	r3, [pc, #252]	; (4000cef0 <mvHwsDdr3TipRunAlg+0x88c>)
4000cdf4:	781b      	ldrb	r3, [r3, #0]
4000cdf6:	4606      	mov	r6, r0
4000cdf8:	b113      	cbz	r3, 4000ce00 <mvHwsDdr3TipRunAlg+0x79c>
4000cdfa:	4620      	mov	r0, r4
4000cdfc:	f7fb fb84 	bl	40008508 <ddr3TipRegDump>
4000ce00:	b15e      	cbz	r6, 4000ce1a <mvHwsDdr3TipRunAlg+0x7b6>
4000ce02:	4b36      	ldr	r3, [pc, #216]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000ce04:	781b      	ldrb	r3, [r3, #0]
4000ce06:	2b03      	cmp	r3, #3
4000ce08:	d802      	bhi.n	4000ce10 <mvHwsDdr3TipRunAlg+0x7ac>
4000ce0a:	4841      	ldr	r0, [pc, #260]	; (4000cf10 <mvHwsDdr3TipRunAlg+0x8ac>)
4000ce0c:	f007 fc12 	bl	40014634 <mvPrintf>
4000ce10:	4b39      	ldr	r3, [pc, #228]	; (4000cef8 <mvHwsDdr3TipRunAlg+0x894>)
4000ce12:	681b      	ldr	r3, [r3, #0]
4000ce14:	2b00      	cmp	r3, #0
4000ce16:	f000 813e 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000ce1a:	4b2e      	ldr	r3, [pc, #184]	; (4000ced4 <mvHwsDdr3TipRunAlg+0x870>)
4000ce1c:	681b      	ldr	r3, [r3, #0]
4000ce1e:	035a      	lsls	r2, r3, #13
4000ce20:	d506      	bpl.n	4000ce30 <mvHwsDdr3TipRunAlg+0x7cc>
4000ce22:	4b2e      	ldr	r3, [pc, #184]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000ce24:	781b      	ldrb	r3, [r3, #0]
4000ce26:	2b02      	cmp	r3, #2
4000ce28:	d802      	bhi.n	4000ce30 <mvHwsDdr3TipRunAlg+0x7cc>
4000ce2a:	483a      	ldr	r0, [pc, #232]	; (4000cf14 <mvHwsDdr3TipRunAlg+0x8b0>)
4000ce2c:	f007 fc02 	bl	40014634 <mvPrintf>
4000ce30:	4e27      	ldr	r6, [pc, #156]	; (4000ced0 <mvHwsDdr3TipRunAlg+0x86c>)
4000ce32:	2300      	movs	r3, #0
4000ce34:	f8df b09c 	ldr.w	fp, [pc, #156]	; 4000ced4 <mvHwsDdr3TipRunAlg+0x870>
4000ce38:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4000ced8 <mvHwsDdr3TipRunAlg+0x874>
4000ce3c:	6033      	str	r3, [r6, #0]
4000ce3e:	4f27      	ldr	r7, [pc, #156]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000ce40:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 4000cef0 <mvHwsDdr3TipRunAlg+0x88c>
4000ce44:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 4000cef8 <mvHwsDdr3TipRunAlg+0x894>
4000ce48:	e02c      	b.n	4000cea4 <mvHwsDdr3TipRunAlg+0x840>
4000ce4a:	f8db 3000 	ldr.w	r3, [fp]
4000ce4e:	01db      	lsls	r3, r3, #7
4000ce50:	d525      	bpl.n	4000ce9e <mvHwsDdr3TipRunAlg+0x83a>
4000ce52:	2311      	movs	r3, #17
4000ce54:	f88a 3000 	strb.w	r3, [sl]
4000ce58:	783b      	ldrb	r3, [r7, #0]
4000ce5a:	2b02      	cmp	r3, #2
4000ce5c:	d802      	bhi.n	4000ce64 <mvHwsDdr3TipRunAlg+0x800>
4000ce5e:	482e      	ldr	r0, [pc, #184]	; (4000cf18 <mvHwsDdr3TipRunAlg+0x8b4>)
4000ce60:	f007 fbe8 	bl	40014634 <mvPrintf>
4000ce64:	4620      	mov	r0, r4
4000ce66:	f003 f8cd 	bl	40010004 <ddr3TipVref>
4000ce6a:	f899 3000 	ldrb.w	r3, [r9]
4000ce6e:	9003      	str	r0, [sp, #12]
4000ce70:	b143      	cbz	r3, 4000ce84 <mvHwsDdr3TipRunAlg+0x820>
4000ce72:	783b      	ldrb	r3, [r7, #0]
4000ce74:	2b03      	cmp	r3, #3
4000ce76:	d802      	bhi.n	4000ce7e <mvHwsDdr3TipRunAlg+0x81a>
4000ce78:	4828      	ldr	r0, [pc, #160]	; (4000cf1c <mvHwsDdr3TipRunAlg+0x8b8>)
4000ce7a:	f007 fbdb 	bl	40014634 <mvPrintf>
4000ce7e:	4620      	mov	r0, r4
4000ce80:	f7fb fb42 	bl	40008508 <ddr3TipRegDump>
4000ce84:	9b03      	ldr	r3, [sp, #12]
4000ce86:	b153      	cbz	r3, 4000ce9e <mvHwsDdr3TipRunAlg+0x83a>
4000ce88:	783b      	ldrb	r3, [r7, #0]
4000ce8a:	2b03      	cmp	r3, #3
4000ce8c:	d802      	bhi.n	4000ce94 <mvHwsDdr3TipRunAlg+0x830>
4000ce8e:	4824      	ldr	r0, [pc, #144]	; (4000cf20 <mvHwsDdr3TipRunAlg+0x8bc>)
4000ce90:	f007 fbd0 	bl	40014634 <mvPrintf>
4000ce94:	f8d8 3000 	ldr.w	r3, [r8]
4000ce98:	2b00      	cmp	r3, #0
4000ce9a:	f000 80fc 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000ce9e:	6833      	ldr	r3, [r6, #0]
4000cea0:	3301      	adds	r3, #1
4000cea2:	6033      	str	r3, [r6, #0]
4000cea4:	6832      	ldr	r2, [r6, #0]
4000cea6:	4b0a      	ldr	r3, [pc, #40]	; (4000ced0 <mvHwsDdr3TipRunAlg+0x86c>)
4000cea8:	42aa      	cmp	r2, r5
4000ceaa:	d3ce      	bcc.n	4000ce4a <mvHwsDdr3TipRunAlg+0x7e6>
4000ceac:	2200      	movs	r2, #0
4000ceae:	461e      	mov	r6, r3
4000ceb0:	601a      	str	r2, [r3, #0]
4000ceb2:	f8df b020 	ldr.w	fp, [pc, #32]	; 4000ced4 <mvHwsDdr3TipRunAlg+0x870>
4000ceb6:	f8df a020 	ldr.w	sl, [pc, #32]	; 4000ced8 <mvHwsDdr3TipRunAlg+0x874>
4000ceba:	4f08      	ldr	r7, [pc, #32]	; (4000cedc <mvHwsDdr3TipRunAlg+0x878>)
4000cebc:	f8df 9030 	ldr.w	r9, [pc, #48]	; 4000cef0 <mvHwsDdr3TipRunAlg+0x88c>
4000cec0:	f8df 8034 	ldr.w	r8, [pc, #52]	; 4000cef8 <mvHwsDdr3TipRunAlg+0x894>
4000cec4:	e057      	b.n	4000cf76 <mvHwsDdr3TipRunAlg+0x912>
4000cec6:	bf00      	nop
4000cec8:	40015bc9 	andmi	r5, r1, r9, asr #23
4000cecc:	40015be1 	andmi	r5, r1, r1, ror #23
4000ced0:	400207cc 	andmi	r0, r2, ip, asr #15
4000ced4:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
4000ced8:	400207d1 	ldrdmi	r0, [r2], -r1
4000cedc:	4001873d 	andmi	r8, r1, sp, lsr r7
4000cee0:	40020428 	andmi	r0, r2, r8, lsr #8
4000cee4:	40015bfe 	strdmi	r5, [r1], -lr
4000cee8:	400207e4 	andmi	r0, r2, r4, ror #15
4000ceec:	40018c1c 	andmi	r8, r1, ip, lsl ip
4000cef0:	400207c0 	andmi	r0, r2, r0, asr #15
4000cef4:	40015a08 	andmi	r5, r1, r8, lsl #20
4000cef8:	400207e8 	andmi	r0, r2, r8, ror #15
4000cefc:	40015c1b 	andmi	r5, r1, fp, lsl ip
4000cf00:	40015c37 	andmi	r5, r1, r7, lsr ip
4000cf04:	40015c60 	andmi	r5, r1, r0, ror #24
4000cf08:	40015c73 	andmi	r5, r1, r3, ror ip
4000cf0c:	40015c98 	mulmi	r1, r8, ip
4000cf10:	40015cb4 			; <UNDEFINED> instruction: 0x40015cb4
4000cf14:	40015cdc 	ldrdmi	r5, [r1], -ip
4000cf18:	40015cf1 	strdmi	r5, [r1], -r1
4000cf1c:	40015cf7 	strdmi	r5, [r1], -r7
4000cf20:	40015d02 	andmi	r5, r1, r2, lsl #26
4000cf24:	f8db 3000 	ldr.w	r3, [fp]
4000cf28:	02d8      	lsls	r0, r3, #11
4000cf2a:	d521      	bpl.n	4000cf70 <mvHwsDdr3TipRunAlg+0x90c>
4000cf2c:	2312      	movs	r3, #18
4000cf2e:	f88a 3000 	strb.w	r3, [sl]
4000cf32:	783b      	ldrb	r3, [r7, #0]
4000cf34:	2b02      	cmp	r3, #2
4000cf36:	d802      	bhi.n	4000cf3e <mvHwsDdr3TipRunAlg+0x8da>
4000cf38:	4881      	ldr	r0, [pc, #516]	; (4000d140 <mvHwsDdr3TipRunAlg+0xadc>)
4000cf3a:	f007 fb7b 	bl	40014634 <mvPrintf>
4000cf3e:	4620      	mov	r0, r4
4000cf40:	f006 fb04 	bl	4001354c <ddr3TipCentralizationRx>
4000cf44:	f899 2000 	ldrb.w	r2, [r9]
4000cf48:	4603      	mov	r3, r0
4000cf4a:	b122      	cbz	r2, 4000cf56 <mvHwsDdr3TipRunAlg+0x8f2>
4000cf4c:	4620      	mov	r0, r4
4000cf4e:	9302      	str	r3, [sp, #8]
4000cf50:	f7fb fada 	bl	40008508 <ddr3TipRegDump>
4000cf54:	9b02      	ldr	r3, [sp, #8]
4000cf56:	b15b      	cbz	r3, 4000cf70 <mvHwsDdr3TipRunAlg+0x90c>
4000cf58:	783b      	ldrb	r3, [r7, #0]
4000cf5a:	2b03      	cmp	r3, #3
4000cf5c:	d803      	bhi.n	4000cf66 <mvHwsDdr3TipRunAlg+0x902>
4000cf5e:	4879      	ldr	r0, [pc, #484]	; (4000d144 <mvHwsDdr3TipRunAlg+0xae0>)
4000cf60:	6831      	ldr	r1, [r6, #0]
4000cf62:	f007 fb67 	bl	40014634 <mvPrintf>
4000cf66:	f8d8 3000 	ldr.w	r3, [r8]
4000cf6a:	2b00      	cmp	r3, #0
4000cf6c:	f000 8093 	beq.w	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cf70:	6833      	ldr	r3, [r6, #0]
4000cf72:	3301      	adds	r3, #1
4000cf74:	6033      	str	r3, [r6, #0]
4000cf76:	6831      	ldr	r1, [r6, #0]
4000cf78:	4b73      	ldr	r3, [pc, #460]	; (4000d148 <mvHwsDdr3TipRunAlg+0xae4>)
4000cf7a:	42a9      	cmp	r1, r5
4000cf7c:	d3d2      	bcc.n	4000cf24 <mvHwsDdr3TipRunAlg+0x8c0>
4000cf7e:	2200      	movs	r2, #0
4000cf80:	461f      	mov	r7, r3
4000cf82:	601a      	str	r2, [r3, #0]
4000cf84:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 4000d184 <mvHwsDdr3TipRunAlg+0xb20>
4000cf88:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 4000d188 <mvHwsDdr3TipRunAlg+0xb24>
4000cf8c:	4e6f      	ldr	r6, [pc, #444]	; (4000d14c <mvHwsDdr3TipRunAlg+0xae8>)
4000cf8e:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 4000d168 <mvHwsDdr3TipRunAlg+0xb04>
4000cf92:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 4000d18c <mvHwsDdr3TipRunAlg+0xb28>
4000cf96:	e027      	b.n	4000cfe8 <mvHwsDdr3TipRunAlg+0x984>
4000cf98:	f8db 3000 	ldr.w	r3, [fp]
4000cf9c:	039a      	lsls	r2, r3, #14
4000cf9e:	d520      	bpl.n	4000cfe2 <mvHwsDdr3TipRunAlg+0x97e>
4000cfa0:	230f      	movs	r3, #15
4000cfa2:	f88a 3000 	strb.w	r3, [sl]
4000cfa6:	7833      	ldrb	r3, [r6, #0]
4000cfa8:	2b02      	cmp	r3, #2
4000cfaa:	d802      	bhi.n	4000cfb2 <mvHwsDdr3TipRunAlg+0x94e>
4000cfac:	4868      	ldr	r0, [pc, #416]	; (4000d150 <mvHwsDdr3TipRunAlg+0xaec>)
4000cfae:	f007 fb41 	bl	40014634 <mvPrintf>
4000cfb2:	4620      	mov	r0, r4
4000cfb4:	f002 fd4c 	bl	4000fa50 <ddr3TipDynamicWriteLevelingSupp>
4000cfb8:	f899 2000 	ldrb.w	r2, [r9]
4000cfbc:	4603      	mov	r3, r0
4000cfbe:	b122      	cbz	r2, 4000cfca <mvHwsDdr3TipRunAlg+0x966>
4000cfc0:	4620      	mov	r0, r4
4000cfc2:	9302      	str	r3, [sp, #8]
4000cfc4:	f7fb faa0 	bl	40008508 <ddr3TipRegDump>
4000cfc8:	9b02      	ldr	r3, [sp, #8]
4000cfca:	b153      	cbz	r3, 4000cfe2 <mvHwsDdr3TipRunAlg+0x97e>
4000cfcc:	7833      	ldrb	r3, [r6, #0]
4000cfce:	2b03      	cmp	r3, #3
4000cfd0:	d803      	bhi.n	4000cfda <mvHwsDdr3TipRunAlg+0x976>
4000cfd2:	4860      	ldr	r0, [pc, #384]	; (4000d154 <mvHwsDdr3TipRunAlg+0xaf0>)
4000cfd4:	6839      	ldr	r1, [r7, #0]
4000cfd6:	f007 fb2d 	bl	40014634 <mvPrintf>
4000cfda:	f8d8 3000 	ldr.w	r3, [r8]
4000cfde:	2b00      	cmp	r3, #0
4000cfe0:	d059      	beq.n	4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000cfe2:	683b      	ldr	r3, [r7, #0]
4000cfe4:	3301      	adds	r3, #1
4000cfe6:	603b      	str	r3, [r7, #0]
4000cfe8:	6839      	ldr	r1, [r7, #0]
4000cfea:	4b57      	ldr	r3, [pc, #348]	; (4000d148 <mvHwsDdr3TipRunAlg+0xae4>)
4000cfec:	42a9      	cmp	r1, r5
4000cfee:	d3d3      	bcc.n	4000cf98 <mvHwsDdr3TipRunAlg+0x934>
4000cff0:	2200      	movs	r2, #0
4000cff2:	461e      	mov	r6, r3
4000cff4:	601a      	str	r2, [r3, #0]
4000cff6:	f8df b18c 	ldr.w	fp, [pc, #396]	; 4000d184 <mvHwsDdr3TipRunAlg+0xb20>
4000cffa:	f8df a18c 	ldr.w	sl, [pc, #396]	; 4000d188 <mvHwsDdr3TipRunAlg+0xb24>
4000cffe:	4f53      	ldr	r7, [pc, #332]	; (4000d14c <mvHwsDdr3TipRunAlg+0xae8>)
4000d000:	f8df 9164 	ldr.w	r9, [pc, #356]	; 4000d168 <mvHwsDdr3TipRunAlg+0xb04>
4000d004:	f8df 8184 	ldr.w	r8, [pc, #388]	; 4000d18c <mvHwsDdr3TipRunAlg+0xb28>
4000d008:	e026      	b.n	4000d058 <mvHwsDdr3TipRunAlg+0x9f4>
4000d00a:	f8db 3000 	ldr.w	r3, [fp]
4000d00e:	029b      	lsls	r3, r3, #10
4000d010:	d51f      	bpl.n	4000d052 <mvHwsDdr3TipRunAlg+0x9ee>
4000d012:	2313      	movs	r3, #19
4000d014:	f88a 3000 	strb.w	r3, [sl]
4000d018:	783b      	ldrb	r3, [r7, #0]
4000d01a:	2b02      	cmp	r3, #2
4000d01c:	d802      	bhi.n	4000d024 <mvHwsDdr3TipRunAlg+0x9c0>
4000d01e:	484e      	ldr	r0, [pc, #312]	; (4000d158 <mvHwsDdr3TipRunAlg+0xaf4>)
4000d020:	f007 fb08 	bl	40014634 <mvPrintf>
4000d024:	4620      	mov	r0, r4
4000d026:	f006 f89f 	bl	40013168 <ddr3TipCentralizationTx>
4000d02a:	f899 2000 	ldrb.w	r2, [r9]
4000d02e:	4603      	mov	r3, r0
4000d030:	b122      	cbz	r2, 4000d03c <mvHwsDdr3TipRunAlg+0x9d8>
4000d032:	4620      	mov	r0, r4
4000d034:	9302      	str	r3, [sp, #8]
4000d036:	f7fb fa67 	bl	40008508 <ddr3TipRegDump>
4000d03a:	9b02      	ldr	r3, [sp, #8]
4000d03c:	b14b      	cbz	r3, 4000d052 <mvHwsDdr3TipRunAlg+0x9ee>
4000d03e:	783b      	ldrb	r3, [r7, #0]
4000d040:	2b03      	cmp	r3, #3
4000d042:	d803      	bhi.n	4000d04c <mvHwsDdr3TipRunAlg+0x9e8>
4000d044:	4845      	ldr	r0, [pc, #276]	; (4000d15c <mvHwsDdr3TipRunAlg+0xaf8>)
4000d046:	6831      	ldr	r1, [r6, #0]
4000d048:	f007 faf4 	bl	40014634 <mvPrintf>
4000d04c:	f8d8 3000 	ldr.w	r3, [r8]
4000d050:	b30b      	cbz	r3, 4000d096 <mvHwsDdr3TipRunAlg+0xa32>
4000d052:	6833      	ldr	r3, [r6, #0]
4000d054:	3301      	adds	r3, #1
4000d056:	6033      	str	r3, [r6, #0]
4000d058:	6831      	ldr	r1, [r6, #0]
4000d05a:	42a9      	cmp	r1, r5
4000d05c:	d3d5      	bcc.n	4000d00a <mvHwsDdr3TipRunAlg+0x9a6>
4000d05e:	4b3a      	ldr	r3, [pc, #232]	; (4000d148 <mvHwsDdr3TipRunAlg+0xae4>)
4000d060:	2200      	movs	r2, #0
4000d062:	601a      	str	r2, [r3, #0]
4000d064:	4b39      	ldr	r3, [pc, #228]	; (4000d14c <mvHwsDdr3TipRunAlg+0xae8>)
4000d066:	781b      	ldrb	r3, [r3, #0]
4000d068:	2b02      	cmp	r3, #2
4000d06a:	d802      	bhi.n	4000d072 <mvHwsDdr3TipRunAlg+0xa0e>
4000d06c:	483c      	ldr	r0, [pc, #240]	; (4000d160 <mvHwsDdr3TipRunAlg+0xafc>)
4000d06e:	f007 fae1 	bl	40014634 <mvPrintf>
4000d072:	4620      	mov	r0, r4
4000d074:	4e3b      	ldr	r6, [pc, #236]	; (4000d164 <mvHwsDdr3TipRunAlg+0xb00>)
4000d076:	f7fe fd33 	bl	4000bae0 <ddr3TipRestoreDunitRegs>
4000d07a:	4605      	mov	r5, r0
4000d07c:	6030      	str	r0, [r6, #0]
4000d07e:	b118      	cbz	r0, 4000d088 <mvHwsDdr3TipRunAlg+0xa24>
4000d080:	f004 fbe8 	bl	40011854 <gtBreakOnFail>
4000d084:	6835      	ldr	r5, [r6, #0]
4000d086:	e009      	b.n	4000d09c <mvHwsDdr3TipRunAlg+0xa38>
4000d088:	4b37      	ldr	r3, [pc, #220]	; (4000d168 <mvHwsDdr3TipRunAlg+0xb04>)
4000d08a:	781b      	ldrb	r3, [r3, #0]
4000d08c:	b12b      	cbz	r3, 4000d09a <mvHwsDdr3TipRunAlg+0xa36>
4000d08e:	4620      	mov	r0, r4
4000d090:	f7fb fa3a 	bl	40008508 <ddr3TipRegDump>
4000d094:	e002      	b.n	4000d09c <mvHwsDdr3TipRunAlg+0xa38>
4000d096:	2501      	movs	r5, #1
4000d098:	e000      	b.n	4000d09c <mvHwsDdr3TipRunAlg+0xa38>
4000d09a:	461d      	mov	r5, r3
4000d09c:	4b33      	ldr	r3, [pc, #204]	; (4000d16c <mvHwsDdr3TipRunAlg+0xb08>)
4000d09e:	681b      	ldr	r3, [r3, #0]
4000d0a0:	b14b      	cbz	r3, 4000d0b6 <mvHwsDdr3TipRunAlg+0xa52>
4000d0a2:	f241 0324 	movw	r3, #4132	; 0x1024
4000d0a6:	9300      	str	r3, [sp, #0]
4000d0a8:	4b31      	ldr	r3, [pc, #196]	; (4000d170 <mvHwsDdr3TipRunAlg+0xb0c>)
4000d0aa:	2201      	movs	r2, #1
4000d0ac:	4620      	mov	r0, r4
4000d0ae:	6819      	ldr	r1, [r3, #0]
4000d0b0:	4613      	mov	r3, r2
4000d0b2:	f7fc fc5d 	bl	40009970 <RunXsbTest>
4000d0b6:	4b2c      	ldr	r3, [pc, #176]	; (4000d168 <mvHwsDdr3TipRunAlg+0xb04>)
4000d0b8:	781b      	ldrb	r3, [r3, #0]
4000d0ba:	b113      	cbz	r3, 4000d0c2 <mvHwsDdr3TipRunAlg+0xa5e>
4000d0bc:	4620      	mov	r0, r4
4000d0be:	f7fb fa23 	bl	40008508 <ddr3TipRegDump>
4000d0c2:	4b2c      	ldr	r3, [pc, #176]	; (4000d174 <mvHwsDdr3TipRunAlg+0xb10>)
4000d0c4:	4620      	mov	r0, r4
4000d0c6:	4e27      	ldr	r6, [pc, #156]	; (4000d164 <mvHwsDdr3TipRunAlg+0xb00>)
4000d0c8:	6819      	ldr	r1, [r3, #0]
4000d0ca:	f7fc f961 	bl	40009390 <ddr3TipPrintLog>
4000d0ce:	6030      	str	r0, [r6, #0]
4000d0d0:	b948      	cbnz	r0, 4000d0e6 <mvHwsDdr3TipRunAlg+0xa82>
4000d0d2:	b125      	cbz	r5, 4000d0de <mvHwsDdr3TipRunAlg+0xa7a>
4000d0d4:	4620      	mov	r0, r4
4000d0d6:	f7fb fad1 	bl	4000867c <ddr3TipPrintStabilityLog>
4000d0da:	6030      	str	r0, [r6, #0]
4000d0dc:	b918      	cbnz	r0, 4000d0e6 <mvHwsDdr3TipRunAlg+0xa82>
4000d0de:	2400      	movs	r4, #0
4000d0e0:	4a25      	ldr	r2, [pc, #148]	; (4000d178 <mvHwsDdr3TipRunAlg+0xb14>)
4000d0e2:	4623      	mov	r3, r4
4000d0e4:	e003      	b.n	4000d0ee <mvHwsDdr3TipRunAlg+0xa8a>
4000d0e6:	f004 fbb5 	bl	40011854 <gtBreakOnFail>
4000d0ea:	6834      	ldr	r4, [r6, #0]
4000d0ec:	e067      	b.n	4000d1be <mvHwsDdr3TipRunAlg+0xb5a>
4000d0ee:	5c99      	ldrb	r1, [r3, r2]
4000d0f0:	3301      	adds	r3, #1
4000d0f2:	2900      	cmp	r1, #0
4000d0f4:	bf08      	it	eq
4000d0f6:	2401      	moveq	r4, #1
4000d0f8:	2b17      	cmp	r3, #23
4000d0fa:	d1f8      	bne.n	4000d0ee <mvHwsDdr3TipRunAlg+0xa8a>
4000d0fc:	2c01      	cmp	r4, #1
4000d0fe:	d108      	bne.n	4000d112 <mvHwsDdr3TipRunAlg+0xaae>
4000d100:	4b12      	ldr	r3, [pc, #72]	; (4000d14c <mvHwsDdr3TipRunAlg+0xae8>)
4000d102:	781b      	ldrb	r3, [r3, #0]
4000d104:	2b02      	cmp	r3, #2
4000d106:	d805      	bhi.n	4000d114 <mvHwsDdr3TipRunAlg+0xab0>
4000d108:	481c      	ldr	r0, [pc, #112]	; (4000d17c <mvHwsDdr3TipRunAlg+0xb18>)
4000d10a:	2100      	movs	r1, #0
4000d10c:	f007 fa92 	bl	40014634 <mvPrintf>
4000d110:	e000      	b.n	4000d114 <mvHwsDdr3TipRunAlg+0xab0>
4000d112:	2400      	movs	r4, #0
4000d114:	b10d      	cbz	r5, 4000d11a <mvHwsDdr3TipRunAlg+0xab6>
4000d116:	b114      	cbz	r4, 4000d11e <mvHwsDdr3TipRunAlg+0xaba>
4000d118:	e00f      	b.n	4000d13a <mvHwsDdr3TipRunAlg+0xad6>
4000d11a:	2c01      	cmp	r4, #1
4000d11c:	d10b      	bne.n	4000d136 <mvHwsDdr3TipRunAlg+0xad2>
4000d11e:	4b0b      	ldr	r3, [pc, #44]	; (4000d14c <mvHwsDdr3TipRunAlg+0xae8>)
4000d120:	781b      	ldrb	r3, [r3, #0]
4000d122:	2b02      	cmp	r3, #2
4000d124:	d804      	bhi.n	4000d130 <mvHwsDdr3TipRunAlg+0xacc>
4000d126:	4816      	ldr	r0, [pc, #88]	; (4000d180 <mvHwsDdr3TipRunAlg+0xb1c>)
4000d128:	4629      	mov	r1, r5
4000d12a:	4622      	mov	r2, r4
4000d12c:	f007 fa82 	bl	40014634 <mvPrintf>
4000d130:	b91d      	cbnz	r5, 4000d13a <mvHwsDdr3TipRunAlg+0xad6>
4000d132:	2c01      	cmp	r4, #1
4000d134:	d044      	beq.n	4000d1c0 <mvHwsDdr3TipRunAlg+0xb5c>
4000d136:	2400      	movs	r4, #0
4000d138:	e04a      	b.n	4000d1d0 <mvHwsDdr3TipRunAlg+0xb6c>
4000d13a:	2401      	movs	r4, #1
4000d13c:	e040      	b.n	4000d1c0 <mvHwsDdr3TipRunAlg+0xb5c>
4000d13e:	bf00      	nop
4000d140:	40015d18 	andmi	r5, r1, r8, lsl sp
4000d144:	40015d3b 	andmi	r5, r1, fp, lsr sp
4000d148:	400207cc 	andmi	r0, r2, ip, asr #15
4000d14c:	4001873d 	andmi	r8, r1, sp, lsr r7
4000d150:	40015d63 	andmi	r5, r1, r3, ror #26
4000d154:	40015d8b 	andmi	r5, r1, fp, lsl #27
4000d158:	40015dbe 			; <UNDEFINED> instruction: 0x40015dbe
4000d15c:	40015de1 	andmi	r5, r1, r1, ror #27
4000d160:	40015e09 	andmi	r5, r1, r9, lsl #28
4000d164:	400206c0 	andmi	r0, r2, r0, asr #13
4000d168:	400207c0 	andmi	r0, r2, r0, asr #15
4000d16c:	400207e0 	andmi	r0, r2, r0, ror #15
4000d170:	400187b8 			; <UNDEFINED> instruction: 0x400187b8
4000d174:	400207d4 	ldrdmi	r0, [r2], -r4
4000d178:	40020408 	andmi	r0, r2, r8, lsl #8
4000d17c:	40015e27 	andmi	r5, r1, r7, lsr #28
4000d180:	40015e43 	andmi	r5, r1, r3, asr #28
4000d184:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
4000d188:	400207d1 	ldrdmi	r0, [r2], -r1
4000d18c:	400207e8 	andmi	r0, r2, r8, ror #15
4000d190:	4b11      	ldr	r3, [pc, #68]	; (4000d1d8 <mvHwsDdr3TipRunAlg+0xb74>)
4000d192:	781d      	ldrb	r5, [r3, #0]
4000d194:	4b11      	ldr	r3, [pc, #68]	; (4000d1dc <mvHwsDdr3TipRunAlg+0xb78>)
4000d196:	781b      	ldrb	r3, [r3, #0]
4000d198:	b163      	cbz	r3, 4000d1b4 <mvHwsDdr3TipRunAlg+0xb50>
4000d19a:	4b11      	ldr	r3, [pc, #68]	; (4000d1e0 <mvHwsDdr3TipRunAlg+0xb7c>)
4000d19c:	781b      	ldrb	r3, [r3, #0]
4000d19e:	2b02      	cmp	r3, #2
4000d1a0:	d802      	bhi.n	4000d1a8 <mvHwsDdr3TipRunAlg+0xb44>
4000d1a2:	4810      	ldr	r0, [pc, #64]	; (4000d1e4 <mvHwsDdr3TipRunAlg+0xb80>)
4000d1a4:	f007 fa46 	bl	40014634 <mvPrintf>
4000d1a8:	4620      	mov	r0, r4
4000d1aa:	2101      	movs	r1, #1
4000d1ac:	2200      	movs	r2, #0
4000d1ae:	462b      	mov	r3, r5
4000d1b0:	f7fd fcfe 	bl	4000abb0 <AdllCalibration>
4000d1b4:	4620      	mov	r0, r4
4000d1b6:	4629      	mov	r1, r5
4000d1b8:	f006 fcb2 	bl	40013b20 <ddr3TipRunStaticAlg>
4000d1bc:	4604      	mov	r4, r0
4000d1be:	b13c      	cbz	r4, 4000d1d0 <mvHwsDdr3TipRunAlg+0xb6c>
4000d1c0:	4b07      	ldr	r3, [pc, #28]	; (4000d1e0 <mvHwsDdr3TipRunAlg+0xb7c>)
4000d1c2:	781b      	ldrb	r3, [r3, #0]
4000d1c4:	2b03      	cmp	r3, #3
4000d1c6:	d803      	bhi.n	4000d1d0 <mvHwsDdr3TipRunAlg+0xb6c>
4000d1c8:	4807      	ldr	r0, [pc, #28]	; (4000d1e8 <mvHwsDdr3TipRunAlg+0xb84>)
4000d1ca:	4621      	mov	r1, r4
4000d1cc:	f007 fa32 	bl	40014634 <mvPrintf>
4000d1d0:	4620      	mov	r0, r4
4000d1d2:	b009      	add	sp, #36	; 0x24
4000d1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d1d8:	400187d8 	ldrdmi	r8, [r1], -r8	; <UNPREDICTABLE>
4000d1dc:	4001876c 	andmi	r8, r1, ip, ror #14
4000d1e0:	4001873d 	andmi	r8, r1, sp, lsr r7
4000d1e4:	4001593d 	andmi	r5, r1, sp, lsr r9
4000d1e8:	40015e9d 	mulmi	r1, sp, lr

Disassembly of section .text.ddr3TipRegisterDqTable:

4000d1ec <ddr3TipRegisterDqTable>:
ddr3TipRegisterDqTable():
4000d1ec:	4b01      	ldr	r3, [pc, #4]	; (4000d1f4 <ddr3TipRegisterDqTable+0x8>)
4000d1ee:	2000      	movs	r0, #0
4000d1f0:	6019      	str	r1, [r3, #0]
4000d1f2:	4770      	bx	lr
4000d1f4:	400207c4 	andmi	r0, r2, r4, asr #15

Disassembly of section .text.ddr3TipIsPupLock:

4000d1f8 <ddr3TipIsPupLock>:
ddr3TipIsPupLock():
4000d1f8:	2900      	cmp	r1, #0
4000d1fa:	bf0c      	ite	eq
4000d1fc:	2107      	moveq	r1, #7
4000d1fe:	2100      	movne	r1, #0
4000d200:	2300      	movs	r3, #0
4000d202:	f850 2b04 	ldr.w	r2, [r0], #4
4000d206:	f3c2 6240 	ubfx	r2, r2, #25, #1
4000d20a:	b122      	cbz	r2, 4000d216 <ddr3TipIsPupLock+0x1e>
4000d20c:	3301      	adds	r3, #1
4000d20e:	428b      	cmp	r3, r1
4000d210:	d9f7      	bls.n	4000d202 <ddr3TipIsPupLock+0xa>
4000d212:	2001      	movs	r0, #1
4000d214:	4770      	bx	lr
4000d216:	4610      	mov	r0, r2
4000d218:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMin:

4000d21a <ddr3TipGetBufMin>:
ddr3TipGetBufMin():
4000d21a:	2300      	movs	r3, #0
4000d21c:	22ff      	movs	r2, #255	; 0xff
4000d21e:	5cc1      	ldrb	r1, [r0, r3]
4000d220:	3301      	adds	r3, #1
4000d222:	4291      	cmp	r1, r2
4000d224:	bf38      	it	cc
4000d226:	460a      	movcc	r2, r1
4000d228:	2b08      	cmp	r3, #8
4000d22a:	d1f8      	bne.n	4000d21e <ddr3TipGetBufMin+0x4>
4000d22c:	4610      	mov	r0, r2
4000d22e:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMax:

4000d230 <ddr3TipGetBufMax>:
ddr3TipGetBufMax():
4000d230:	2300      	movs	r3, #0
4000d232:	461a      	mov	r2, r3
4000d234:	5cc1      	ldrb	r1, [r0, r3]
4000d236:	3301      	adds	r3, #1
4000d238:	4291      	cmp	r1, r2
4000d23a:	bf28      	it	cs
4000d23c:	460a      	movcs	r2, r1
4000d23e:	2b08      	cmp	r3, #8
4000d240:	d1f8      	bne.n	4000d234 <ddr3TipGetBufMax+0x4>
4000d242:	4610      	mov	r0, r2
4000d244:	4770      	bx	lr

Disassembly of section .text.mvHwsDdr3GetBusWidth:

4000d248 <mvHwsDdr3GetBusWidth>:
mvHwsDdr3GetBusWidth():
4000d248:	4b04      	ldr	r3, [pc, #16]	; (4000d25c <mvHwsDdr3GetBusWidth+0x14>)
4000d24a:	681b      	ldr	r3, [r3, #0]
4000d24c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d250:	f013 0f04 	tst.w	r3, #4
4000d254:	bf14      	ite	ne
4000d256:	2020      	movne	r0, #32
4000d258:	2010      	moveq	r0, #16
4000d25a:	4770      	bx	lr
4000d25c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3GetDeviceWidth:

4000d260 <mvHwsDdr3GetDeviceWidth>:
mvHwsDdr3GetDeviceWidth():
4000d260:	4b05      	ldr	r3, [pc, #20]	; (4000d278 <mvHwsDdr3GetDeviceWidth+0x18>)
4000d262:	2258      	movs	r2, #88	; 0x58
4000d264:	681b      	ldr	r3, [r3, #0]
4000d266:	fb02 3300 	mla	r3, r2, r0, r3
4000d26a:	f893 0055 	ldrb.w	r0, [r3, #85]	; 0x55
4000d26e:	2801      	cmp	r0, #1
4000d270:	bf14      	ite	ne
4000d272:	2010      	movne	r0, #16
4000d274:	2008      	moveq	r0, #8
4000d276:	4770      	bx	lr
4000d278:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.mvHwsDdr3GetDeviceSize:

4000d27c <mvHwsDdr3GetDeviceSize>:
mvHwsDdr3GetDeviceSize():
4000d27c:	b508      	push	{r3, lr}
4000d27e:	2258      	movs	r2, #88	; 0x58
4000d280:	4b0b      	ldr	r3, [pc, #44]	; (4000d2b0 <mvHwsDdr3GetDeviceSize+0x34>)
4000d282:	681b      	ldr	r3, [r3, #0]
4000d284:	fb02 3300 	mla	r3, r2, r0, r3
4000d288:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
4000d28c:	2904      	cmp	r1, #4
4000d28e:	d908      	bls.n	4000d2a2 <mvHwsDdr3GetDeviceSize+0x26>
4000d290:	4b08      	ldr	r3, [pc, #32]	; (4000d2b4 <mvHwsDdr3GetDeviceSize+0x38>)
4000d292:	781b      	ldrb	r3, [r3, #0]
4000d294:	2b03      	cmp	r3, #3
4000d296:	d808      	bhi.n	4000d2aa <mvHwsDdr3GetDeviceSize+0x2e>
4000d298:	4807      	ldr	r0, [pc, #28]	; (4000d2b8 <mvHwsDdr3GetDeviceSize+0x3c>)
4000d29a:	f007 f9cb 	bl	40014634 <mvPrintf>
4000d29e:	2000      	movs	r0, #0
4000d2a0:	bd08      	pop	{r3, pc}
4000d2a2:	2001      	movs	r0, #1
4000d2a4:	fa00 f001 	lsl.w	r0, r0, r1
4000d2a8:	bd08      	pop	{r3, pc}
4000d2aa:	2000      	movs	r0, #0
4000d2ac:	bd08      	pop	{r3, pc}
4000d2ae:	bf00      	nop
4000d2b0:	40020428 	andmi	r0, r2, r8, lsr #8
4000d2b4:	4001873d 	andmi	r8, r1, sp, lsr r7
4000d2b8:	40014d38 	andmi	r4, r1, r8, lsr sp

Disassembly of section .text.mvHwsDdr3CalcMemCsSize:

4000d2bc <mvHwsDdr3CalcMemCsSize>:
mvHwsDdr3CalcMemCsSize():
4000d2bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000d2c0:	4605      	mov	r5, r0
4000d2c2:	460c      	mov	r4, r1
4000d2c4:	4616      	mov	r6, r2
4000d2c6:	f7ff ffd9 	bl	4000d27c <mvHwsDdr3GetDeviceSize>
4000d2ca:	1e07      	subs	r7, r0, #0
4000d2cc:	d02e      	beq.n	4000d32c <mvHwsDdr3CalcMemCsSize+0x70>
4000d2ce:	f7ff ffbb 	bl	4000d248 <mvHwsDdr3GetBusWidth>
4000d2d2:	4680      	mov	r8, r0
4000d2d4:	4628      	mov	r0, r5
4000d2d6:	f7ff ffc3 	bl	4000d260 <mvHwsDdr3GetDeviceWidth>
4000d2da:	4601      	mov	r1, r0
4000d2dc:	4640      	mov	r0, r8
4000d2de:	f7f9 e9de 	blx	4000669c <__aeabi_uidiv>
4000d2e2:	4378      	muls	r0, r7
4000d2e4:	2802      	cmp	r0, #2
4000d2e6:	d102      	bne.n	4000d2ee <mvHwsDdr3CalcMemCsSize+0x32>
4000d2e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
4000d2ec:	e008      	b.n	4000d300 <mvHwsDdr3CalcMemCsSize+0x44>
4000d2ee:	2804      	cmp	r0, #4
4000d2f0:	d102      	bne.n	4000d2f8 <mvHwsDdr3CalcMemCsSize+0x3c>
4000d2f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
4000d2f6:	e003      	b.n	4000d300 <mvHwsDdr3CalcMemCsSize+0x44>
4000d2f8:	2808      	cmp	r0, #8
4000d2fa:	d105      	bne.n	4000d308 <mvHwsDdr3CalcMemCsSize+0x4c>
4000d2fc:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
4000d300:	6033      	str	r3, [r6, #0]
4000d302:	2000      	movs	r0, #0
4000d304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000d308:	2810      	cmp	r0, #16
4000d30a:	d102      	bne.n	4000d312 <mvHwsDdr3CalcMemCsSize+0x56>
4000d30c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
4000d310:	e7f6      	b.n	4000d300 <mvHwsDdr3CalcMemCsSize+0x44>
4000d312:	2820      	cmp	r0, #32
4000d314:	d102      	bne.n	4000d31c <mvHwsDdr3CalcMemCsSize+0x60>
4000d316:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000d31a:	e7f1      	b.n	4000d300 <mvHwsDdr3CalcMemCsSize+0x44>
4000d31c:	4b06      	ldr	r3, [pc, #24]	; (4000d338 <mvHwsDdr3CalcMemCsSize+0x7c>)
4000d31e:	781b      	ldrb	r3, [r3, #0]
4000d320:	2b03      	cmp	r3, #3
4000d322:	d806      	bhi.n	4000d332 <mvHwsDdr3CalcMemCsSize+0x76>
4000d324:	4805      	ldr	r0, [pc, #20]	; (4000d33c <mvHwsDdr3CalcMemCsSize+0x80>)
4000d326:	4621      	mov	r1, r4
4000d328:	f007 f984 	bl	40014634 <mvPrintf>
4000d32c:	2001      	movs	r0, #1
4000d32e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000d332:	2001      	movs	r0, #1
4000d334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000d338:	4001873d 	andmi	r8, r1, sp, lsr r7
4000d33c:	40014d59 	andmi	r4, r1, r9, asr sp

Disassembly of section .text.mvHwsDdr3CsBaseAdrCalc:

4000d340 <mvHwsDdr3CsBaseAdrCalc>:
mvHwsDdr3CsBaseAdrCalc():
4000d340:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000d342:	4614      	mov	r4, r2
4000d344:	aa02      	add	r2, sp, #8
4000d346:	2300      	movs	r3, #0
4000d348:	460d      	mov	r5, r1
4000d34a:	f842 3d04 	str.w	r3, [r2, #-4]!
4000d34e:	f7ff ffb5 	bl	4000d2bc <mvHwsDdr3CalcMemCsSize>
4000d352:	2800      	cmp	r0, #0
4000d354:	d105      	bne.n	4000d362 <mvHwsDdr3CsBaseAdrCalc+0x22>
4000d356:	9b01      	ldr	r3, [sp, #4]
4000d358:	435d      	muls	r5, r3
4000d35a:	0c2d      	lsrs	r5, r5, #16
4000d35c:	042d      	lsls	r5, r5, #16
4000d35e:	6025      	str	r5, [r4, #0]
4000d360:	e000      	b.n	4000d364 <mvHwsDdr3CsBaseAdrCalc+0x24>
4000d362:	2001      	movs	r0, #1
4000d364:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

Disassembly of section .text.ddr3TipConfigureOdpg:

4000d368 <ddr3TipConfigureOdpg>:
ddr3TipConfigureOdpg():
4000d368:	b510      	push	{r4, lr}
4000d36a:	9b02      	ldr	r3, [sp, #8]
4000d36c:	9c03      	ldr	r4, [sp, #12]
4000d36e:	015b      	lsls	r3, r3, #5
4000d370:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
4000d374:	9c04      	ldr	r4, [sp, #16]
4000d376:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
4000d37a:	9c05      	ldr	r4, [sp, #20]
4000d37c:	ea43 33c4 	orr.w	r3, r3, r4, lsl #15
4000d380:	9c06      	ldr	r4, [sp, #24]
4000d382:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
4000d386:	9c07      	ldr	r4, [sp, #28]
4000d388:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
4000d38c:	9c08      	ldr	r4, [sp, #32]
4000d38e:	ea43 7344 	orr.w	r3, r3, r4, lsl #29
4000d392:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000d394:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
4000d398:	9302      	str	r3, [sp, #8]
4000d39a:	4b04      	ldr	r3, [pc, #16]	; (4000d3ac <ddr3TipConfigureOdpg+0x44>)
4000d39c:	9303      	str	r3, [sp, #12]
4000d39e:	f241 6330 	movw	r3, #5680	; 0x1630
4000d3a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000d3a6:	f7fc bdd7 	b.w	40009f58 <mvHwsDdr3TipIFWrite>
4000d3aa:	bf00      	nop
4000d3ac:	affffffc 	svcge	0x00fffffc

Disassembly of section .text.isOdpgAccessDone:

4000d3b0 <isOdpgAccessDone>:
isOdpgAccessDone():
4000d3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d3b4:	b085      	sub	sp, #20
4000d3b6:	ab04      	add	r3, sp, #16
4000d3b8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 4000d43c <isOdpgAccessDone+0x8c>
4000d3bc:	f10d 090c 	add.w	r9, sp, #12
4000d3c0:	eb03 0781 	add.w	r7, r3, r1, lsl #2
4000d3c4:	4606      	mov	r6, r0
4000d3c6:	460d      	mov	r5, r1
4000d3c8:	f04f 33ff 	mov.w	r3, #4294967295
4000d3cc:	4630      	mov	r0, r6
4000d3ce:	9301      	str	r3, [sp, #4]
4000d3d0:	2100      	movs	r1, #0
4000d3d2:	462a      	mov	r2, r5
4000d3d4:	4b17      	ldr	r3, [pc, #92]	; (4000d434 <isOdpgAccessDone+0x84>)
4000d3d6:	f8cd 9000 	str.w	r9, [sp]
4000d3da:	f7fd f8db 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000d3de:	4c16      	ldr	r4, [pc, #88]	; (4000d438 <isOdpgAccessDone+0x88>)
4000d3e0:	4682      	mov	sl, r0
4000d3e2:	6020      	str	r0, [r4, #0]
4000d3e4:	b9d8      	cbnz	r0, 4000d41e <isOdpgAccessDone+0x6e>
4000d3e6:	4630      	mov	r0, r6
4000d3e8:	4651      	mov	r1, sl
4000d3ea:	f857 bc04 	ldr.w	fp, [r7, #-4]
4000d3ee:	f003 fc4d 	bl	40010c8c <ddr3TipDevAttrGet>
4000d3f2:	f00b 0301 	and.w	r3, fp, #1
4000d3f6:	2802      	cmp	r0, #2
4000d3f8:	bf8c      	ite	hi
4000d3fa:	2000      	movhi	r0, #0
4000d3fc:	2001      	movls	r0, #1
4000d3fe:	4283      	cmp	r3, r0
4000d400:	d111      	bne.n	4000d426 <isOdpgAccessDone+0x76>
4000d402:	f02b 0301 	bic.w	r3, fp, #1
4000d406:	4630      	mov	r0, r6
4000d408:	9300      	str	r3, [sp, #0]
4000d40a:	4651      	mov	r1, sl
4000d40c:	f04f 33ff 	mov.w	r3, #4294967295
4000d410:	462a      	mov	r2, r5
4000d412:	9301      	str	r3, [sp, #4]
4000d414:	4b07      	ldr	r3, [pc, #28]	; (4000d434 <isOdpgAccessDone+0x84>)
4000d416:	f7fc fd9f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d41a:	6020      	str	r0, [r4, #0]
4000d41c:	b138      	cbz	r0, 4000d42e <isOdpgAccessDone+0x7e>
4000d41e:	f004 fa19 	bl	40011854 <gtBreakOnFail>
4000d422:	6820      	ldr	r0, [r4, #0]
4000d424:	e003      	b.n	4000d42e <isOdpgAccessDone+0x7e>
4000d426:	f1b8 0801 	subs.w	r8, r8, #1
4000d42a:	d1cd      	bne.n	4000d3c8 <isOdpgAccessDone+0x18>
4000d42c:	2001      	movs	r0, #1
4000d42e:	b005      	add	sp, #20
4000d430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d434:	000186d4 	ldrdeq	r8, [r1], -r4
4000d438:	400206c0 	andmi	r0, r2, r0, asr #13
4000d43c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipGetPatternTable:

4000d440 <ddr3TipGetPatternTable>:
ddr3TipGetPatternTable():
4000d440:	4b05      	ldr	r3, [pc, #20]	; (4000d458 <ddr3TipGetPatternTable+0x18>)
4000d442:	4806      	ldr	r0, [pc, #24]	; (4000d45c <ddr3TipGetPatternTable+0x1c>)
4000d444:	681b      	ldr	r3, [r3, #0]
4000d446:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d44a:	f013 0f04 	tst.w	r3, #4
4000d44e:	4b04      	ldr	r3, [pc, #16]	; (4000d460 <ddr3TipGetPatternTable+0x20>)
4000d450:	bf18      	it	ne
4000d452:	4618      	movne	r0, r3
4000d454:	4770      	bx	lr
4000d456:	bf00      	nop
4000d458:	40020428 	andmi	r0, r2, r8, lsr #8
4000d45c:	40018880 	andmi	r8, r1, r0, lsl #17
4000d460:	40018a54 	andmi	r8, r1, r4, asr sl

Disassembly of section .text.ddr3TipLoadPatternToOdpg:

4000d464 <ddr3TipLoadPatternToOdpg>:
ddr3TipLoadPatternToOdpg():
4000d464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d468:	b085      	sub	sp, #20
4000d46a:	4699      	mov	r9, r3
4000d46c:	4604      	mov	r4, r0
4000d46e:	460d      	mov	r5, r1
4000d470:	4690      	mov	r8, r2
4000d472:	f7ff ffe5 	bl	4000d440 <ddr3TipGetPatternTable>
4000d476:	230c      	movs	r3, #12
4000d478:	2701      	movs	r7, #1
4000d47a:	2600      	movs	r6, #0
4000d47c:	f04f 3aff 	mov.w	sl, #4294967295
4000d480:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 4000d538 <ddr3TipLoadPatternToOdpg+0xd4>
4000d484:	fb03 0309 	mla	r3, r3, r9, r0
4000d488:	9303      	str	r3, [sp, #12]
4000d48a:	e03b      	b.n	4000d504 <ddr3TipLoadPatternToOdpg+0xa0>
4000d48c:	1e7a      	subs	r2, r7, #1
4000d48e:	4649      	mov	r1, r9
4000d490:	4620      	mov	r0, r4
4000d492:	b2d2      	uxtb	r2, r2
4000d494:	f003 fa4a 	bl	4001092c <patternTableGetWord>
4000d498:	4629      	mov	r1, r5
4000d49a:	4642      	mov	r2, r8
4000d49c:	f241 63b8 	movw	r3, #5816	; 0x16b8
4000d4a0:	e88d 0401 	stmia.w	sp, {r0, sl}
4000d4a4:	4620      	mov	r0, r4
4000d4a6:	f7fc fd57 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d4aa:	f8cb 0000 	str.w	r0, [fp]
4000d4ae:	bb18      	cbnz	r0, 4000d4f8 <ddr3TipLoadPatternToOdpg+0x94>
4000d4b0:	4649      	mov	r1, r9
4000d4b2:	463a      	mov	r2, r7
4000d4b4:	4620      	mov	r0, r4
4000d4b6:	f003 fa39 	bl	4001092c <patternTableGetWord>
4000d4ba:	4629      	mov	r1, r5
4000d4bc:	4642      	mov	r2, r8
4000d4be:	f241 63b4 	movw	r3, #5812	; 0x16b4
4000d4c2:	e88d 0401 	stmia.w	sp, {r0, sl}
4000d4c6:	4620      	mov	r0, r4
4000d4c8:	f7fc fd46 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d4cc:	f8cb 0000 	str.w	r0, [fp]
4000d4d0:	b120      	cbz	r0, 4000d4dc <ddr3TipLoadPatternToOdpg+0x78>
4000d4d2:	f004 f9bf 	bl	40011854 <gtBreakOnFail>
4000d4d6:	4b18      	ldr	r3, [pc, #96]	; (4000d538 <ddr3TipLoadPatternToOdpg+0xd4>)
4000d4d8:	6818      	ldr	r0, [r3, #0]
4000d4da:	e029      	b.n	4000d530 <ddr3TipLoadPatternToOdpg+0xcc>
4000d4dc:	4620      	mov	r0, r4
4000d4de:	4629      	mov	r1, r5
4000d4e0:	4642      	mov	r2, r8
4000d4e2:	f241 63b0 	movw	r3, #5808	; 0x16b0
4000d4e6:	e88d 0440 	stmia.w	sp, {r6, sl}
4000d4ea:	f7fc fd35 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d4ee:	3702      	adds	r7, #2
4000d4f0:	b2ff      	uxtb	r7, r7
4000d4f2:	f8cb 0000 	str.w	r0, [fp]
4000d4f6:	b120      	cbz	r0, 4000d502 <ddr3TipLoadPatternToOdpg+0x9e>
4000d4f8:	f004 f9ac 	bl	40011854 <gtBreakOnFail>
4000d4fc:	4a0e      	ldr	r2, [pc, #56]	; (4000d538 <ddr3TipLoadPatternToOdpg+0xd4>)
4000d4fe:	6810      	ldr	r0, [r2, #0]
4000d500:	e016      	b.n	4000d530 <ddr3TipLoadPatternToOdpg+0xcc>
4000d502:	3601      	adds	r6, #1
4000d504:	9a03      	ldr	r2, [sp, #12]
4000d506:	7a13      	ldrb	r3, [r2, #8]
4000d508:	429e      	cmp	r6, r3
4000d50a:	d3bf      	bcc.n	4000d48c <ddr3TipLoadPatternToOdpg+0x28>
4000d50c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000d50e:	4620      	mov	r0, r4
4000d510:	4629      	mov	r1, r5
4000d512:	4642      	mov	r2, r8
4000d514:	4c08      	ldr	r4, [pc, #32]	; (4000d538 <ddr3TipLoadPatternToOdpg+0xd4>)
4000d516:	9300      	str	r3, [sp, #0]
4000d518:	f04f 33ff 	mov.w	r3, #4294967295
4000d51c:	9301      	str	r3, [sp, #4]
4000d51e:	f241 6338 	movw	r3, #5688	; 0x1638
4000d522:	f7fc fd19 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d526:	6020      	str	r0, [r4, #0]
4000d528:	b110      	cbz	r0, 4000d530 <ddr3TipLoadPatternToOdpg+0xcc>
4000d52a:	f004 f993 	bl	40011854 <gtBreakOnFail>
4000d52e:	6820      	ldr	r0, [r4, #0]
4000d530:	b005      	add	sp, #20
4000d532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d536:	bf00      	nop
4000d538:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipLoadPatternToMem:

4000d53c <ddr3TipLoadPatternToMem>:
ddr3TipLoadPatternToMem():
4000d53c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
4000d540:	4689      	mov	r9, r1
4000d542:	4604      	mov	r4, r0
4000d544:	f7ff ff7c 	bl	4000d440 <ddr3TipGetPatternTable>
4000d548:	230c      	movs	r3, #12
4000d54a:	4e68      	ldr	r6, [pc, #416]	; (4000d6ec <ddr3TipLoadPatternToMem+0x1b0>)
4000d54c:	4d68      	ldr	r5, [pc, #416]	; (4000d6f0 <ddr3TipLoadPatternToMem+0x1b4>)
4000d54e:	fb03 f309 	mul.w	r3, r3, r9
4000d552:	6832      	ldr	r2, [r6, #0]
4000d554:	0692      	lsls	r2, r2, #26
4000d556:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
4000d55a:	18c7      	adds	r7, r0, r3
4000d55c:	5cc1      	ldrb	r1, [r0, r3]
4000d55e:	4620      	mov	r0, r4
4000d560:	787b      	ldrb	r3, [r7, #1]
4000d562:	02db      	lsls	r3, r3, #11
4000d564:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
4000d568:	78b9      	ldrb	r1, [r7, #2]
4000d56a:	f043 0301 	orr.w	r3, r3, #1
4000d56e:	ea43 33c1 	orr.w	r3, r3, r1, lsl #15
4000d572:	78f9      	ldrb	r1, [r7, #3]
4000d574:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
4000d578:	2101      	movs	r1, #1
4000d57a:	4313      	orrs	r3, r2
4000d57c:	2200      	movs	r2, #0
4000d57e:	9300      	str	r3, [sp, #0]
4000d580:	f04f 33ff 	mov.w	r3, #4294967295
4000d584:	9301      	str	r3, [sp, #4]
4000d586:	f241 6330 	movw	r3, #5680	; 0x1630
4000d58a:	f7fc fce5 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d58e:	4602      	mov	r2, r0
4000d590:	6028      	str	r0, [r5, #0]
4000d592:	2800      	cmp	r0, #0
4000d594:	f040 809d 	bne.w	4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d598:	6833      	ldr	r3, [r6, #0]
4000d59a:	4620      	mov	r0, r4
4000d59c:	2101      	movs	r1, #1
4000d59e:	069b      	lsls	r3, r3, #26
4000d5a0:	f043 0301 	orr.w	r3, r3, #1
4000d5a4:	9300      	str	r3, [sp, #0]
4000d5a6:	4b53      	ldr	r3, [pc, #332]	; (4000d6f4 <ddr3TipLoadPatternToMem+0x1b8>)
4000d5a8:	9301      	str	r3, [sp, #4]
4000d5aa:	f241 6330 	movw	r3, #5680	; 0x1630
4000d5ae:	f7fc fcd3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d5b2:	4602      	mov	r2, r0
4000d5b4:	6028      	str	r0, [r5, #0]
4000d5b6:	2800      	cmp	r0, #0
4000d5b8:	f040 808b 	bne.w	4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d5bc:	f04f 0801 	mov.w	r8, #1
4000d5c0:	9000      	str	r0, [sp, #0]
4000d5c2:	4641      	mov	r1, r8
4000d5c4:	4620      	mov	r0, r4
4000d5c6:	f241 63cc 	movw	r3, #5836	; 0x16cc
4000d5ca:	f8cd 8004 	str.w	r8, [sp, #4]
4000d5ce:	f7fc fcc3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d5d2:	4606      	mov	r6, r0
4000d5d4:	6028      	str	r0, [r5, #0]
4000d5d6:	2800      	cmp	r0, #0
4000d5d8:	d17b      	bne.n	4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d5da:	687b      	ldr	r3, [r7, #4]
4000d5dc:	4641      	mov	r1, r8
4000d5de:	4632      	mov	r2, r6
4000d5e0:	4620      	mov	r0, r4
4000d5e2:	9300      	str	r3, [sp, #0]
4000d5e4:	464b      	mov	r3, r9
4000d5e6:	f7ff ff3d 	bl	4000d464 <ddr3TipLoadPatternToOdpg>
4000d5ea:	4620      	mov	r0, r4
4000d5ec:	4631      	mov	r1, r6
4000d5ee:	f003 fb4d 	bl	40010c8c <ddr3TipDevAttrGet>
4000d5f2:	2802      	cmp	r0, #2
4000d5f4:	d91c      	bls.n	4000d630 <ddr3TipLoadPatternToMem+0xf4>
4000d5f6:	4b40      	ldr	r3, [pc, #256]	; (4000d6f8 <ddr3TipLoadPatternToMem+0x1bc>)
4000d5f8:	681b      	ldr	r3, [r3, #0]
4000d5fa:	781b      	ldrb	r3, [r3, #0]
4000d5fc:	07db      	lsls	r3, r3, #31
4000d5fe:	d50d      	bpl.n	4000d61c <ddr3TipLoadPatternToMem+0xe0>
4000d600:	2003      	movs	r0, #3
4000d602:	230f      	movs	r3, #15
4000d604:	4631      	mov	r1, r6
4000d606:	e88d 0009 	stmia.w	sp, {r0, r3}
4000d60a:	4632      	mov	r2, r6
4000d60c:	4620      	mov	r0, r4
4000d60e:	f241 4398 	movw	r3, #5272	; 0x1498
4000d612:	f7fc fca1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d616:	6028      	str	r0, [r5, #0]
4000d618:	2800      	cmp	r0, #0
4000d61a:	d15a      	bne.n	4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d61c:	2101      	movs	r1, #1
4000d61e:	4620      	mov	r0, r4
4000d620:	2200      	movs	r2, #0
4000d622:	4b36      	ldr	r3, [pc, #216]	; (4000d6fc <ddr3TipLoadPatternToMem+0x1c0>)
4000d624:	9100      	str	r1, [sp, #0]
4000d626:	9101      	str	r1, [sp, #4]
4000d628:	f7fc fc96 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d62c:	4d30      	ldr	r5, [pc, #192]	; (4000d6f0 <ddr3TipLoadPatternToMem+0x1b4>)
4000d62e:	e00a      	b.n	4000d646 <ddr3TipLoadPatternToMem+0x10a>
4000d630:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000d634:	4620      	mov	r0, r4
4000d636:	9300      	str	r3, [sp, #0]
4000d638:	4641      	mov	r1, r8
4000d63a:	9301      	str	r3, [sp, #4]
4000d63c:	4632      	mov	r2, r6
4000d63e:	f241 6330 	movw	r3, #5680	; 0x1630
4000d642:	f7fc fc89 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d646:	6028      	str	r0, [r5, #0]
4000d648:	2800      	cmp	r0, #0
4000d64a:	d142      	bne.n	4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d64c:	4b2c      	ldr	r3, [pc, #176]	; (4000d700 <ddr3TipLoadPatternToMem+0x1c4>)
4000d64e:	b2e6      	uxtb	r6, r4
4000d650:	4621      	mov	r1, r4
4000d652:	2201      	movs	r2, #1
4000d654:	4630      	mov	r0, r6
4000d656:	681b      	ldr	r3, [r3, #0]
4000d658:	4798      	blx	r3
4000d65a:	4b27      	ldr	r3, [pc, #156]	; (4000d6f8 <ddr3TipLoadPatternToMem+0x1bc>)
4000d65c:	681b      	ldr	r3, [r3, #0]
4000d65e:	781b      	ldrb	r3, [r3, #0]
4000d660:	07d9      	lsls	r1, r3, #31
4000d662:	d506      	bpl.n	4000d672 <ddr3TipLoadPatternToMem+0x136>
4000d664:	4620      	mov	r0, r4
4000d666:	2100      	movs	r1, #0
4000d668:	f7ff fea2 	bl	4000d3b0 <isOdpgAccessDone>
4000d66c:	4d20      	ldr	r5, [pc, #128]	; (4000d6f0 <ddr3TipLoadPatternToMem+0x1b4>)
4000d66e:	6028      	str	r0, [r5, #0]
4000d670:	bb78      	cbnz	r0, 4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d672:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000d676:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
4000d67a:	4620      	mov	r0, r4
4000d67c:	e88d 000c 	stmia.w	sp, {r2, r3}
4000d680:	2101      	movs	r1, #1
4000d682:	2200      	movs	r2, #0
4000d684:	f241 6330 	movw	r3, #5680	; 0x1630
4000d688:	4d19      	ldr	r5, [pc, #100]	; (4000d6f0 <ddr3TipLoadPatternToMem+0x1b4>)
4000d68a:	f7fc fc65 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d68e:	4602      	mov	r2, r0
4000d690:	6028      	str	r0, [r5, #0]
4000d692:	b9f0      	cbnz	r0, 4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d694:	9000      	str	r0, [sp, #0]
4000d696:	f04f 33ff 	mov.w	r3, #4294967295
4000d69a:	4620      	mov	r0, r4
4000d69c:	9301      	str	r3, [sp, #4]
4000d69e:	2101      	movs	r1, #1
4000d6a0:	f241 6330 	movw	r3, #5680	; 0x1630
4000d6a4:	f7fc fc58 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d6a8:	4607      	mov	r7, r0
4000d6aa:	6028      	str	r0, [r5, #0]
4000d6ac:	b988      	cbnz	r0, 4000d6d2 <ddr3TipLoadPatternToMem+0x196>
4000d6ae:	4620      	mov	r0, r4
4000d6b0:	4639      	mov	r1, r7
4000d6b2:	f003 faeb 	bl	40010c8c <ddr3TipDevAttrGet>
4000d6b6:	2802      	cmp	r0, #2
4000d6b8:	d90f      	bls.n	4000d6da <ddr3TipLoadPatternToMem+0x19e>
4000d6ba:	230f      	movs	r3, #15
4000d6bc:	4620      	mov	r0, r4
4000d6be:	9301      	str	r3, [sp, #4]
4000d6c0:	2101      	movs	r1, #1
4000d6c2:	463a      	mov	r2, r7
4000d6c4:	f241 4398 	movw	r3, #5272	; 0x1498
4000d6c8:	9700      	str	r7, [sp, #0]
4000d6ca:	f7fc fc45 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d6ce:	6028      	str	r0, [r5, #0]
4000d6d0:	b118      	cbz	r0, 4000d6da <ddr3TipLoadPatternToMem+0x19e>
4000d6d2:	f004 f8bf 	bl	40011854 <gtBreakOnFail>
4000d6d6:	6828      	ldr	r0, [r5, #0]
4000d6d8:	e006      	b.n	4000d6e8 <ddr3TipLoadPatternToMem+0x1ac>
4000d6da:	4b09      	ldr	r3, [pc, #36]	; (4000d700 <ddr3TipLoadPatternToMem+0x1c4>)
4000d6dc:	4630      	mov	r0, r6
4000d6de:	4621      	mov	r1, r4
4000d6e0:	2201      	movs	r2, #1
4000d6e2:	681b      	ldr	r3, [r3, #0]
4000d6e4:	4798      	blx	r3
4000d6e6:	2000      	movs	r0, #0
4000d6e8:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
4000d6ec:	400207cc 	andmi	r0, r2, ip, asr #15
4000d6f0:	400206c0 	andmi	r0, r2, r0, asr #13
4000d6f4:	0c000003 	wstrbeq	wr0, [r0], #-3
4000d6f8:	40020428 	andmi	r0, r2, r8, lsr #8
4000d6fc:	000186d4 	ldrdeq	r8, [r1], -r4
4000d700:	40019110 	andmi	r9, r1, r0, lsl r1

Disassembly of section .text.ddr3TipLoadAllPatternToMem:

4000d704 <ddr3TipLoadAllPatternToMem>:
ddr3TipLoadAllPatternToMem():
4000d704:	4b12      	ldr	r3, [pc, #72]	; (4000d750 <ddr3TipLoadAllPatternToMem+0x4c>)
4000d706:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000d708:	4604      	mov	r4, r0
4000d70a:	681b      	ldr	r3, [r3, #0]
4000d70c:	781b      	ldrb	r3, [r3, #0]
4000d70e:	07da      	lsls	r2, r3, #31
4000d710:	d514      	bpl.n	4000d73c <ddr3TipLoadAllPatternToMem+0x38>
4000d712:	4b10      	ldr	r3, [pc, #64]	; (4000d754 <ddr3TipLoadAllPatternToMem+0x50>)
4000d714:	2101      	movs	r1, #1
4000d716:	4a10      	ldr	r2, [pc, #64]	; (4000d758 <ddr3TipLoadAllPatternToMem+0x54>)
4000d718:	4d10      	ldr	r5, [pc, #64]	; (4000d75c <ddr3TipLoadAllPatternToMem+0x58>)
4000d71a:	781b      	ldrb	r3, [r3, #0]
4000d71c:	54d1      	strb	r1, [r2, r3]
4000d71e:	2100      	movs	r1, #0
4000d720:	2308      	movs	r3, #8
4000d722:	9300      	str	r3, [sp, #0]
4000d724:	9301      	str	r3, [sp, #4]
4000d726:	460a      	mov	r2, r1
4000d728:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d72c:	f7fc fc14 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d730:	6028      	str	r0, [r5, #0]
4000d732:	b118      	cbz	r0, 4000d73c <ddr3TipLoadAllPatternToMem+0x38>
4000d734:	f004 f88e 	bl	40011854 <gtBreakOnFail>
4000d738:	6828      	ldr	r0, [r5, #0]
4000d73a:	e008      	b.n	4000d74e <ddr3TipLoadAllPatternToMem+0x4a>
4000d73c:	2500      	movs	r5, #0
4000d73e:	b2e9      	uxtb	r1, r5
4000d740:	4620      	mov	r0, r4
4000d742:	3501      	adds	r5, #1
4000d744:	f7ff fefa 	bl	4000d53c <ddr3TipLoadPatternToMem>
4000d748:	2d25      	cmp	r5, #37	; 0x25
4000d74a:	d1f8      	bne.n	4000d73e <ddr3TipLoadAllPatternToMem+0x3a>
4000d74c:	2000      	movs	r0, #0
4000d74e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000d750:	40020428 	andmi	r0, r2, r8, lsr #8
4000d754:	400207d1 	ldrdmi	r0, [r2], -r1
4000d758:	40020408 	andmi	r0, r2, r8, lsl #8
4000d75c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipGetMaskResultsDqReg:

4000d760 <ddr3TipGetMaskResultsDqReg>:
ddr3TipGetMaskResultsDqReg():
4000d760:	4b05      	ldr	r3, [pc, #20]	; (4000d778 <ddr3TipGetMaskResultsDqReg+0x18>)
4000d762:	4a06      	ldr	r2, [pc, #24]	; (4000d77c <ddr3TipGetMaskResultsDqReg+0x1c>)
4000d764:	681b      	ldr	r3, [r3, #0]
4000d766:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
4000d76a:	4b05      	ldr	r3, [pc, #20]	; (4000d780 <ddr3TipGetMaskResultsDqReg+0x20>)
4000d76c:	280b      	cmp	r0, #11
4000d76e:	bf14      	ite	ne
4000d770:	4610      	movne	r0, r2
4000d772:	4618      	moveq	r0, r3
4000d774:	4770      	bx	lr
4000d776:	bf00      	nop
4000d778:	40020428 	andmi	r0, r2, r8, lsr #8
4000d77c:	400187e0 	andmi	r8, r1, r0, ror #15
4000d780:	40018830 	andmi	r8, r1, r0, lsr r8

Disassembly of section .text.ddr3TipGetMaskResultsPupRegMap:

4000d784 <ddr3TipGetMaskResultsPupRegMap>:
ddr3TipGetMaskResultsPupRegMap():
4000d784:	4b05      	ldr	r3, [pc, #20]	; (4000d79c <ddr3TipGetMaskResultsPupRegMap+0x18>)
4000d786:	4a06      	ldr	r2, [pc, #24]	; (4000d7a0 <ddr3TipGetMaskResultsPupRegMap+0x1c>)
4000d788:	681b      	ldr	r3, [r3, #0]
4000d78a:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
4000d78e:	4b05      	ldr	r3, [pc, #20]	; (4000d7a4 <ddr3TipGetMaskResultsPupRegMap+0x20>)
4000d790:	280b      	cmp	r0, #11
4000d792:	bf14      	ite	ne
4000d794:	4610      	movne	r0, r2
4000d796:	4618      	moveq	r0, r3
4000d798:	4770      	bx	lr
4000d79a:	bf00      	nop
4000d79c:	40020428 	andmi	r0, r2, r8, lsr #8
4000d7a0:	40018a3c 	andmi	r8, r1, ip, lsr sl
4000d7a4:	40018a46 	andmi	r8, r1, r6, asr #20

Disassembly of section .text.ddr3TipReadTrainingResult:

4000d7a8 <ddr3TipReadTrainingResult>:
ddr3TipReadTrainingResult():
4000d7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d7ac:	b08d      	sub	sp, #52	; 0x34
4000d7ae:	4691      	mov	r9, r2
4000d7b0:	460d      	mov	r5, r1
4000d7b2:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
4000d7b6:	4682      	mov	sl, r0
4000d7b8:	9302      	str	r3, [sp, #8]
4000d7ba:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
4000d7be:	9204      	str	r2, [sp, #16]
4000d7c0:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
4000d7c4:	9307      	str	r3, [sp, #28]
4000d7c6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
4000d7c8:	9203      	str	r2, [sp, #12]
4000d7ca:	f7ff ffdb 	bl	4000d784 <ddr3TipGetMaskResultsPupRegMap>
4000d7ce:	4c59      	ldr	r4, [pc, #356]	; (4000d934 <ddr3TipReadTrainingResult+0x18c>)
4000d7d0:	4607      	mov	r7, r0
4000d7d2:	f7ff ffc5 	bl	4000d760 <ddr3TipGetMaskResultsDqReg>
4000d7d6:	2102      	movs	r1, #2
4000d7d8:	4680      	mov	r8, r0
4000d7da:	4650      	mov	r0, sl
4000d7dc:	f003 fa56 	bl	40010c8c <ddr3TipDevAttrGet>
4000d7e0:	2e00      	cmp	r6, #0
4000d7e2:	bf0c      	ite	eq
4000d7e4:	2308      	moveq	r3, #8
4000d7e6:	2300      	movne	r3, #0
4000d7e8:	2100      	movs	r1, #0
4000d7ea:	9300      	str	r3, [sp, #0]
4000d7ec:	462a      	mov	r2, r5
4000d7ee:	2308      	movs	r3, #8
4000d7f0:	9301      	str	r3, [sp, #4]
4000d7f2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d7f6:	4683      	mov	fp, r0
4000d7f8:	4650      	mov	r0, sl
4000d7fa:	f7fc fbad 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d7fe:	4601      	mov	r1, r0
4000d800:	6020      	str	r0, [r4, #0]
4000d802:	b960      	cbnz	r0, 4000d81e <ddr3TipReadTrainingResult+0x76>
4000d804:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
4000d808:	4650      	mov	r0, sl
4000d80a:	9301      	str	r3, [sp, #4]
4000d80c:	462a      	mov	r2, r5
4000d80e:	f241 6330 	movw	r3, #5680	; 0x1630
4000d812:	06b6      	lsls	r6, r6, #26
4000d814:	9600      	str	r6, [sp, #0]
4000d816:	f7fc fb9f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d81a:	6020      	str	r0, [r4, #0]
4000d81c:	b118      	cbz	r0, 4000d826 <ddr3TipReadTrainingResult+0x7e>
4000d81e:	f004 f819 	bl	40011854 <gtBreakOnFail>
4000d822:	6820      	ldr	r0, [r4, #0]
4000d824:	e083      	b.n	4000d92e <ddr3TipReadTrainingResult+0x186>
4000d826:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000d828:	b913      	cbnz	r3, 4000d830 <ddr3TipReadTrainingResult+0x88>
4000d82a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
4000d82c:	2a01      	cmp	r2, #1
4000d82e:	d07b      	beq.n	4000d928 <ddr3TipReadTrainingResult+0x180>
4000d830:	9b04      	ldr	r3, [sp, #16]
4000d832:	2b00      	cmp	r3, #0
4000d834:	bf08      	it	eq
4000d836:	4647      	moveq	r7, r8
4000d838:	9706      	str	r7, [sp, #24]
4000d83a:	f1b9 0f00 	cmp.w	r9, #0
4000d83e:	d005      	beq.n	4000d84c <ddr3TipReadTrainingResult+0xa4>
4000d840:	fa5f fc8b 	uxtb.w	ip, fp
4000d844:	2400      	movs	r4, #0
4000d846:	f10c 3cff 	add.w	ip, ip, #4294967295
4000d84a:	e002      	b.n	4000d852 <ddr3TipReadTrainingResult+0xaa>
4000d84c:	f8dd c008 	ldr.w	ip, [sp, #8]
4000d850:	4664      	mov	r4, ip
4000d852:	f89d 205c 	ldrb.w	r2, [sp, #92]	; 0x5c
4000d856:	21a0      	movs	r1, #160	; 0xa0
4000d858:	4b37      	ldr	r3, [pc, #220]	; (4000d938 <ddr3TipReadTrainingResult+0x190>)
4000d85a:	00e6      	lsls	r6, r4, #3
4000d85c:	1952      	adds	r2, r2, r5
4000d85e:	46e3      	mov	fp, ip
4000d860:	46a9      	mov	r9, r5
4000d862:	fb01 3302 	mla	r3, r1, r2, r3
4000d866:	aa0c      	add	r2, sp, #48	; 0x30
4000d868:	eb02 0285 	add.w	r2, r2, r5, lsl #2
4000d86c:	9205      	str	r2, [sp, #20]
4000d86e:	9a03      	ldr	r2, [sp, #12]
4000d870:	9302      	str	r3, [sp, #8]
4000d872:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
4000d876:	3340      	adds	r3, #64	; 0x40
4000d878:	9308      	str	r3, [sp, #32]
4000d87a:	e051      	b.n	4000d920 <ddr3TipReadTrainingResult+0x178>
4000d87c:	4b2f      	ldr	r3, [pc, #188]	; (4000d93c <ddr3TipReadTrainingResult+0x194>)
4000d87e:	681b      	ldr	r3, [r3, #0]
4000d880:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d884:	fa43 f304 	asr.w	r3, r3, r4
4000d888:	07d8      	lsls	r0, r3, #31
4000d88a:	d547      	bpl.n	4000d91c <ddr3TipReadTrainingResult+0x174>
4000d88c:	9b04      	ldr	r3, [sp, #16]
4000d88e:	b95b      	cbnz	r3, 4000d8a8 <ddr3TipReadTrainingResult+0x100>
4000d890:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000d892:	2a80      	cmp	r2, #128	; 0x80
4000d894:	d103      	bne.n	4000d89e <ddr3TipReadTrainingResult+0xf6>
4000d896:	f106 0c07 	add.w	ip, r6, #7
4000d89a:	46b0      	mov	r8, r6
4000d89c:	e006      	b.n	4000d8ac <ddr3TipReadTrainingResult+0x104>
4000d89e:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000d8a0:	eb06 0803 	add.w	r8, r6, r3
4000d8a4:	46c4      	mov	ip, r8
4000d8a6:	e001      	b.n	4000d8ac <ddr3TipReadTrainingResult+0x104>
4000d8a8:	46a4      	mov	ip, r4
4000d8aa:	46a0      	mov	r8, r4
4000d8ac:	9a02      	ldr	r2, [sp, #8]
4000d8ae:	2a00      	cmp	r2, #0
4000d8b0:	d03c      	beq.n	4000d92c <ddr3TipReadTrainingResult+0x184>
4000d8b2:	9409      	str	r4, [sp, #36]	; 0x24
4000d8b4:	eb02 0788 	add.w	r7, r2, r8, lsl #2
4000d8b8:	2500      	movs	r5, #0
4000d8ba:	4664      	mov	r4, ip
4000d8bc:	e02b      	b.n	4000d916 <ddr3TipReadTrainingResult+0x16e>
4000d8be:	9b07      	ldr	r3, [sp, #28]
4000d8c0:	bb33      	cbnz	r3, 4000d910 <ddr3TipReadTrainingResult+0x168>
4000d8c2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
4000d8c4:	bb12      	cbnz	r2, 4000d90c <ddr3TipReadTrainingResult+0x164>
4000d8c6:	9a06      	ldr	r2, [sp, #24]
4000d8c8:	4650      	mov	r0, sl
4000d8ca:	991d      	ldr	r1, [sp, #116]	; 0x74
4000d8cc:	f832 3018 	ldrh.w	r3, [r2, r8, lsl #1]
4000d8d0:	aa0b      	add	r2, sp, #44	; 0x2c
4000d8d2:	9200      	str	r2, [sp, #0]
4000d8d4:	f04f 32ff 	mov.w	r2, #4294967295
4000d8d8:	9201      	str	r2, [sp, #4]
4000d8da:	464a      	mov	r2, r9
4000d8dc:	f7fc fe5a 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000d8e0:	4b14      	ldr	r3, [pc, #80]	; (4000d934 <ddr3TipReadTrainingResult+0x18c>)
4000d8e2:	6018      	str	r0, [r3, #0]
4000d8e4:	b120      	cbz	r0, 4000d8f0 <ddr3TipReadTrainingResult+0x148>
4000d8e6:	f003 ffb5 	bl	40011854 <gtBreakOnFail>
4000d8ea:	4b12      	ldr	r3, [pc, #72]	; (4000d934 <ddr3TipReadTrainingResult+0x18c>)
4000d8ec:	6818      	ldr	r0, [r3, #0]
4000d8ee:	e01e      	b.n	4000d92e <ddr3TipReadTrainingResult+0x186>
4000d8f0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
4000d8f2:	2a01      	cmp	r2, #1
4000d8f4:	9a05      	ldr	r2, [sp, #20]
4000d8f6:	f852 3c04 	ldr.w	r3, [r2, #-4]
4000d8fa:	d103      	bne.n	4000d904 <ddr3TipReadTrainingResult+0x15c>
4000d8fc:	0199      	lsls	r1, r3, #6
4000d8fe:	d401      	bmi.n	4000d904 <ddr3TipReadTrainingResult+0x15c>
4000d900:	9b08      	ldr	r3, [sp, #32]
4000d902:	e001      	b.n	4000d908 <ddr3TipReadTrainingResult+0x160>
4000d904:	9a03      	ldr	r2, [sp, #12]
4000d906:	18d3      	adds	r3, r2, r3
4000d908:	517b      	str	r3, [r7, r5]
4000d90a:	e001      	b.n	4000d910 <ddr3TipReadTrainingResult+0x168>
4000d90c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000d90e:	601f      	str	r7, [r3, #0]
4000d910:	f108 0801 	add.w	r8, r8, #1
4000d914:	3504      	adds	r5, #4
4000d916:	45a0      	cmp	r8, r4
4000d918:	d9d1      	bls.n	4000d8be <ddr3TipReadTrainingResult+0x116>
4000d91a:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000d91c:	3401      	adds	r4, #1
4000d91e:	3608      	adds	r6, #8
4000d920:	455c      	cmp	r4, fp
4000d922:	d9ab      	bls.n	4000d87c <ddr3TipReadTrainingResult+0xd4>
4000d924:	2000      	movs	r0, #0
4000d926:	e002      	b.n	4000d92e <ddr3TipReadTrainingResult+0x186>
4000d928:	981d      	ldr	r0, [sp, #116]	; 0x74
4000d92a:	e000      	b.n	4000d92e <ddr3TipReadTrainingResult+0x186>
4000d92c:	2001      	movs	r0, #1
4000d92e:	b00d      	add	sp, #52	; 0x34
4000d930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d934:	400206c0 	andmi	r0, r2, r0, asr #13
4000d938:	4002043c 	andmi	r0, r2, ip, lsr r4
4000d93c:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipIpTraining:

4000d940 <ddr3TipIpTraining>:
ddr3TipIpTraining():
4000d940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d944:	b093      	sub	sp, #76	; 0x4c
4000d946:	4604      	mov	r4, r0
4000d948:	4616      	mov	r6, r2
4000d94a:	f89d 0074 	ldrb.w	r0, [sp, #116]	; 0x74
4000d94e:	460d      	mov	r5, r1
4000d950:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
4000d954:	930f      	str	r3, [sp, #60]	; 0x3c
4000d956:	900b      	str	r0, [sp, #44]	; 0x2c
4000d958:	920a      	str	r2, [sp, #40]	; 0x28
4000d95a:	f7ff fd71 	bl	4000d440 <ddr3TipGetPatternTable>
4000d95e:	f89d 7080 	ldrb.w	r7, [sp, #128]	; 0x80
4000d962:	f89d b090 	ldrb.w	fp, [sp, #144]	; 0x90
4000d966:	f89d 8094 	ldrb.w	r8, [sp, #148]	; 0x94
4000d96a:	9009      	str	r0, [sp, #36]	; 0x24
4000d96c:	f7ff ff0a 	bl	4000d784 <ddr3TipGetMaskResultsPupRegMap>
4000d970:	900c      	str	r0, [sp, #48]	; 0x30
4000d972:	f7ff fef5 	bl	4000d760 <ddr3TipGetMaskResultsDqReg>
4000d976:	2102      	movs	r1, #2
4000d978:	900d      	str	r0, [sp, #52]	; 0x34
4000d97a:	4620      	mov	r0, r4
4000d97c:	f003 f986 	bl	40010c8c <ddr3TipDevAttrGet>
4000d980:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000d982:	900e      	str	r0, [sp, #56]	; 0x38
4000d984:	2b00      	cmp	r3, #0
4000d986:	f000 82b1 	beq.w	4000deec <ddr3TipIpTraining+0x5ac>
4000d98a:	f89d 2098 	ldrb.w	r2, [sp, #152]	; 0x98
4000d98e:	2308      	movs	r3, #8
4000d990:	b98a      	cbnz	r2, 4000d9b6 <ddr3TipIpTraining+0x76>
4000d992:	9300      	str	r3, [sp, #0]
4000d994:	4620      	mov	r0, r4
4000d996:	9301      	str	r3, [sp, #4]
4000d998:	4629      	mov	r1, r5
4000d99a:	4632      	mov	r2, r6
4000d99c:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d9a0:	f7fc fada 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d9a4:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 4000dc6c <ddr3TipIpTraining+0x32c>
4000d9a8:	f8c9 0000 	str.w	r0, [r9]
4000d9ac:	2800      	cmp	r0, #0
4000d9ae:	d171      	bne.n	4000da94 <ddr3TipIpTraining+0x154>
4000d9b0:	4bab      	ldr	r3, [pc, #684]	; (4000dc60 <ddr3TipIpTraining+0x320>)
4000d9b2:	681b      	ldr	r3, [r3, #0]
4000d9b4:	e010      	b.n	4000d9d8 <ddr3TipIpTraining+0x98>
4000d9b6:	2200      	movs	r2, #0
4000d9b8:	4620      	mov	r0, r4
4000d9ba:	e88d 000c 	stmia.w	sp, {r2, r3}
4000d9be:	4629      	mov	r1, r5
4000d9c0:	4632      	mov	r2, r6
4000d9c2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d9c6:	f7fc fac7 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d9ca:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 4000dc6c <ddr3TipIpTraining+0x32c>
4000d9ce:	f8c9 0000 	str.w	r0, [r9]
4000d9d2:	2800      	cmp	r0, #0
4000d9d4:	d15e      	bne.n	4000da94 <ddr3TipIpTraining+0x154>
4000d9d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
4000d9d8:	069b      	lsls	r3, r3, #26
4000d9da:	4620      	mov	r0, r4
4000d9dc:	f043 0303 	orr.w	r3, r3, #3
4000d9e0:	9300      	str	r3, [sp, #0]
4000d9e2:	4ba0      	ldr	r3, [pc, #640]	; (4000dc64 <ddr3TipIpTraining+0x324>)
4000d9e4:	4629      	mov	r1, r5
4000d9e6:	4632      	mov	r2, r6
4000d9e8:	9301      	str	r3, [sp, #4]
4000d9ea:	f241 6330 	movw	r3, #5680	; 0x1630
4000d9ee:	f7fc fab3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000d9f2:	f8c9 0000 	str.w	r0, [r9]
4000d9f6:	2800      	cmp	r0, #0
4000d9f8:	d14c      	bne.n	4000da94 <ddr3TipIpTraining+0x154>
4000d9fa:	f04f 0a0c 	mov.w	sl, #12
4000d9fe:	9809      	ldr	r0, [sp, #36]	; 0x24
4000da00:	fb0a fa0b 	mul.w	sl, sl, fp
4000da04:	4629      	mov	r1, r5
4000da06:	4632      	mov	r2, r6
4000da08:	eb00 090a 	add.w	r9, r0, sl
4000da0c:	4620      	mov	r0, r4
4000da0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
4000da12:	9300      	str	r3, [sp, #0]
4000da14:	465b      	mov	r3, fp
4000da16:	f7ff fd25 	bl	4000d464 <ddr3TipLoadPatternToOdpg>
4000da1a:	b91f      	cbnz	r7, 4000da24 <ddr3TipIpTraining+0xe4>
4000da1c:	f899 3001 	ldrb.w	r3, [r9, #1]
4000da20:	2202      	movs	r2, #2
4000da22:	e001      	b.n	4000da28 <ddr3TipIpTraining+0xe8>
4000da24:	2300      	movs	r3, #0
4000da26:	461a      	mov	r2, r3
4000da28:	9809      	ldr	r0, [sp, #36]	; 0x24
4000da2a:	f810 100a 	ldrb.w	r1, [r0, sl]
4000da2e:	4620      	mov	r0, r4
4000da30:	e88d 000a 	stmia.w	sp, {r1, r3}
4000da34:	4629      	mov	r1, r5
4000da36:	f899 3003 	ldrb.w	r3, [r9, #3]
4000da3a:	9203      	str	r2, [sp, #12]
4000da3c:	4632      	mov	r2, r6
4000da3e:	f8df 922c 	ldr.w	r9, [pc, #556]	; 4000dc6c <ddr3TipIpTraining+0x32c>
4000da42:	9302      	str	r3, [sp, #8]
4000da44:	f1d7 0301 	rsbs	r3, r7, #1
4000da48:	bf38      	it	cc
4000da4a:	2300      	movcc	r3, #0
4000da4c:	9304      	str	r3, [sp, #16]
4000da4e:	4b84      	ldr	r3, [pc, #528]	; (4000dc60 <ddr3TipIpTraining+0x320>)
4000da50:	681b      	ldr	r3, [r3, #0]
4000da52:	9305      	str	r3, [sp, #20]
4000da54:	2300      	movs	r3, #0
4000da56:	9306      	str	r3, [sp, #24]
4000da58:	9307      	str	r3, [sp, #28]
4000da5a:	463b      	mov	r3, r7
4000da5c:	f7ff fc84 	bl	4000d368 <ddr3TipConfigureOdpg>
4000da60:	f8c9 0000 	str.w	r0, [r9]
4000da64:	b9b0      	cbnz	r0, 4000da94 <ddr3TipIpTraining+0x154>
4000da66:	2f01      	cmp	r7, #1
4000da68:	4620      	mov	r0, r4
4000da6a:	bf0c      	ite	eq
4000da6c:	2200      	moveq	r2, #0
4000da6e:	f04f 4240 	movne.w	r2, #3221225472	; 0xc0000000
4000da72:	bf0c      	ite	eq
4000da74:	2360      	moveq	r3, #96	; 0x60
4000da76:	23fa      	movne	r3, #250	; 0xfa
4000da78:	4313      	orrs	r3, r2
4000da7a:	4629      	mov	r1, r5
4000da7c:	9300      	str	r3, [sp, #0]
4000da7e:	4632      	mov	r2, r6
4000da80:	f04f 33ff 	mov.w	r3, #4294967295
4000da84:	9301      	str	r3, [sp, #4]
4000da86:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000da8a:	f7fc fa65 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000da8e:	f8c9 0000 	str.w	r0, [r9]
4000da92:	b120      	cbz	r0, 4000da9e <ddr3TipIpTraining+0x15e>
4000da94:	f003 fede 	bl	40011854 <gtBreakOnFail>
4000da98:	f8d9 0000 	ldr.w	r0, [r9]
4000da9c:	e227      	b.n	4000deee <ddr3TipIpTraining+0x5ae>
4000da9e:	f1b8 0f01 	cmp.w	r8, #1
4000daa2:	d803      	bhi.n	4000daac <ddr3TipIpTraining+0x16c>
4000daa4:	f1b8 0f00 	cmp.w	r8, #0
4000daa8:	d007      	beq.n	4000daba <ddr3TipIpTraining+0x17a>
4000daaa:	e223      	b.n	4000def4 <ddr3TipIpTraining+0x5b4>
4000daac:	2040      	movs	r0, #64	; 0x40
4000daae:	f1b8 0f03 	cmp.w	r8, #3
4000dab2:	bf0c      	ite	eq
4000dab4:	2380      	moveq	r3, #128	; 0x80
4000dab6:	2300      	movne	r3, #0
4000dab8:	e001      	b.n	4000dabe <ddr3TipIpTraining+0x17e>
4000daba:	2380      	movs	r3, #128	; 0x80
4000dabc:	4640      	mov	r0, r8
4000dabe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000dac0:	4318      	orrs	r0, r3
4000dac2:	2a01      	cmp	r2, #1
4000dac4:	bf0e      	itee	eq
4000dac6:	f440 3060 	orreq.w	r0, r0, #229376	; 0x38000
4000daca:	9b1c      	ldrne	r3, [sp, #112]	; 0x70
4000dacc:	ea40 3083 	orrne.w	r0, r0, r3, lsl #14
4000dad0:	f1b8 0f01 	cmp.w	r8, #1
4000dad4:	d004      	beq.n	4000dae0 <ddr3TipIpTraining+0x1a0>
4000dad6:	f1b8 0f02 	cmp.w	r8, #2
4000dada:	bf18      	it	ne
4000dadc:	f440 1040 	orrne.w	r0, r0, #3145728	; 0x300000
4000dae0:	4b61      	ldr	r3, [pc, #388]	; (4000dc68 <ddr3TipIpTraining+0x328>)
4000dae2:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
4000dae6:	4629      	mov	r1, r5
4000dae8:	9000      	str	r0, [sp, #0]
4000daea:	4632      	mov	r2, r6
4000daec:	4620      	mov	r0, r4
4000daee:	9301      	str	r3, [sp, #4]
4000daf0:	f241 0334 	movw	r3, #4148	; 0x1034
4000daf4:	f7fc fa30 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000daf8:	f8df 8170 	ldr.w	r8, [pc, #368]	; 4000dc6c <ddr3TipIpTraining+0x32c>
4000dafc:	f8c8 0000 	str.w	r0, [r8]
4000db00:	2800      	cmp	r0, #0
4000db02:	f040 8153 	bne.w	4000ddac <ddr3TipIpTraining+0x46c>
4000db06:	9822      	ldr	r0, [sp, #136]	; 0x88
4000db08:	4629      	mov	r1, r5
4000db0a:	f89d 907c 	ldrb.w	r9, [sp, #124]	; 0x7c
4000db0e:	4632      	mov	r2, r6
4000db10:	0243      	lsls	r3, r0, #9
4000db12:	f1b9 0f00 	cmp.w	r9, #0
4000db16:	bf14      	ite	ne
4000db18:	f44f 7980 	movne.w	r9, #256	; 0x100
4000db1c:	f04f 0900 	moveq.w	r9, #0
4000db20:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000db24:	4620      	mov	r0, r4
4000db26:	f043 0301 	orr.w	r3, r3, #1
4000db2a:	ea43 0309 	orr.w	r3, r3, r9
4000db2e:	9300      	str	r3, [sp, #0]
4000db30:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
4000db34:	9301      	str	r3, [sp, #4]
4000db36:	f241 033c 	movw	r3, #4156	; 0x103c
4000db3a:	f7fc fa0d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000db3e:	f8c8 0000 	str.w	r0, [r8]
4000db42:	2800      	cmp	r0, #0
4000db44:	f040 8132 	bne.w	4000ddac <ddr3TipIpTraining+0x46c>
4000db48:	9b23      	ldr	r3, [sp, #140]	; 0x8c
4000db4a:	4620      	mov	r0, r4
4000db4c:	4629      	mov	r1, r5
4000db4e:	4632      	mov	r2, r6
4000db50:	9300      	str	r3, [sp, #0]
4000db52:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000db56:	9301      	str	r3, [sp, #4]
4000db58:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000db5c:	f7fc f9fc 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000db60:	f8c8 0000 	str.w	r0, [r8]
4000db64:	2800      	cmp	r0, #0
4000db66:	f040 8121 	bne.w	4000ddac <ddr3TipIpTraining+0x46c>
4000db6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000db6c:	2a01      	cmp	r2, #1
4000db6e:	d110      	bne.n	4000db92 <ddr3TipIpTraining+0x252>
4000db70:	2f01      	cmp	r7, #1
4000db72:	d106      	bne.n	4000db82 <ddr3TipIpTraining+0x242>
4000db74:	4b3a      	ldr	r3, [pc, #232]	; (4000dc60 <ddr3TipIpTraining+0x320>)
4000db76:	681b      	ldr	r3, [r3, #0]
4000db78:	ea4f 1903 	mov.w	r9, r3, lsl #4
4000db7c:	f109 095f 	add.w	r9, r9, #95	; 0x5f
4000db80:	e019      	b.n	4000dbb6 <ddr3TipIpTraining+0x276>
4000db82:	b9c7      	cbnz	r7, 4000dbb6 <ddr3TipIpTraining+0x276>
4000db84:	4b36      	ldr	r3, [pc, #216]	; (4000dc60 <ddr3TipIpTraining+0x320>)
4000db86:	681b      	ldr	r3, [r3, #0]
4000db88:	ea4f 1903 	mov.w	r9, r3, lsl #4
4000db8c:	f109 091f 	add.w	r9, r9, #31
4000db90:	e011      	b.n	4000dbb6 <ddr3TipIpTraining+0x276>
4000db92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000db94:	b97b      	cbnz	r3, 4000dbb6 <ddr3TipIpTraining+0x276>
4000db96:	b937      	cbnz	r7, 4000dba6 <ddr3TipIpTraining+0x266>
4000db98:	4b31      	ldr	r3, [pc, #196]	; (4000dc60 <ddr3TipIpTraining+0x320>)
4000db9a:	681b      	ldr	r3, [r3, #0]
4000db9c:	ea4f 0983 	mov.w	r9, r3, lsl #2
4000dba0:	f109 0901 	add.w	r9, r9, #1
4000dba4:	e007      	b.n	4000dbb6 <ddr3TipIpTraining+0x276>
4000dba6:	2f01      	cmp	r7, #1
4000dba8:	d105      	bne.n	4000dbb6 <ddr3TipIpTraining+0x276>
4000dbaa:	4b2d      	ldr	r3, [pc, #180]	; (4000dc60 <ddr3TipIpTraining+0x320>)
4000dbac:	681b      	ldr	r3, [r3, #0]
4000dbae:	ea4f 0983 	mov.w	r9, r3, lsl #2
4000dbb2:	f109 0903 	add.w	r9, r9, #3
4000dbb6:	9822      	ldr	r0, [sp, #136]	; 0x88
4000dbb8:	4629      	mov	r1, r5
4000dbba:	4632      	mov	r2, r6
4000dbbc:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 4000dc6c <ddr3TipIpTraining+0x32c>
4000dbc0:	ea49 2900 	orr.w	r9, r9, r0, lsl #8
4000dbc4:	4620      	mov	r0, r4
4000dbc6:	f049 43c0 	orr.w	r3, r9, #1610612736	; 0x60000000
4000dbca:	9300      	str	r3, [sp, #0]
4000dbcc:	f04f 33ff 	mov.w	r3, #4294967295
4000dbd0:	9301      	str	r3, [sp, #4]
4000dbd2:	f241 03c4 	movw	r3, #4292	; 0x10c4
4000dbd6:	f7fc f9bf 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dbda:	f8ca 0000 	str.w	r0, [sl]
4000dbde:	b120      	cbz	r0, 4000dbea <ddr3TipIpTraining+0x2aa>
4000dbe0:	f003 fe38 	bl	40011854 <gtBreakOnFail>
4000dbe4:	f8da 0000 	ldr.w	r0, [sl]
4000dbe8:	e181      	b.n	4000deee <ddr3TipIpTraining+0x5ae>
4000dbea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
4000dbec:	b2d2      	uxtb	r2, r2
4000dbee:	9209      	str	r2, [sp, #36]	; 0x24
4000dbf0:	00d3      	lsls	r3, r2, #3
4000dbf2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000dbf4:	930a      	str	r3, [sp, #40]	; 0x28
4000dbf6:	2a00      	cmp	r2, #0
4000dbf8:	d17e      	bne.n	4000dcf8 <ddr3TipIpTraining+0x3b8>
4000dbfa:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
4000dbfe:	4623      	mov	r3, r4
4000dc00:	4617      	mov	r7, r2
4000dc02:	4693      	mov	fp, r2
4000dc04:	46c1      	mov	r9, r8
4000dc06:	4644      	mov	r4, r8
4000dc08:	4698      	mov	r8, r3
4000dc0a:	e011      	b.n	4000dc30 <ddr3TipIpTraining+0x2f0>
4000dc0c:	f834 3b02 	ldrh.w	r3, [r4], #2
4000dc10:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000dc14:	4629      	mov	r1, r5
4000dc16:	9001      	str	r0, [sp, #4]
4000dc18:	4632      	mov	r2, r6
4000dc1a:	4640      	mov	r0, r8
4000dc1c:	f8cd b000 	str.w	fp, [sp]
4000dc20:	f7fc f99a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dc24:	f8ca 0000 	str.w	r0, [sl]
4000dc28:	2800      	cmp	r0, #0
4000dc2a:	f040 812b 	bne.w	4000de84 <ddr3TipIpTraining+0x544>
4000dc2e:	3701      	adds	r7, #1
4000dc30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000dc32:	4297      	cmp	r7, r2
4000dc34:	d1ea      	bne.n	4000dc0c <ddr3TipIpTraining+0x2cc>
4000dc36:	4644      	mov	r4, r8
4000dc38:	f04f 0b08 	mov.w	fp, #8
4000dc3c:	46c8      	mov	r8, r9
4000dc3e:	2700      	movs	r7, #0
4000dc40:	f8df c02c 	ldr.w	ip, [pc, #44]	; 4000dc70 <ddr3TipIpTraining+0x330>
4000dc44:	e035      	b.n	4000dcb2 <ddr3TipIpTraining+0x372>
4000dc46:	f8dc 3000 	ldr.w	r3, [ip]
4000dc4a:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000dc4e:	fa4a fa07 	asr.w	sl, sl, r7
4000dc52:	f01a 0a01 	ands.w	sl, sl, #1
4000dc56:	d127      	bne.n	4000dca8 <ddr3TipIpTraining+0x368>
4000dc58:	ea4f 09c7 	mov.w	r9, r7, lsl #3
4000dc5c:	e022      	b.n	4000dca4 <ddr3TipIpTraining+0x364>
4000dc5e:	bf00      	nop
4000dc60:	400207cc 	andmi	r0, r2, ip, asr #15
4000dc64:	0c000003 	wstrbeq	wr0, [r0], #-3
4000dc68:	003fffef 	eorseq	pc, pc, pc, ror #31
4000dc6c:	400206c0 	andmi	r0, r2, r0, asr #13
4000dc70:	40020428 	andmi	r0, r2, r8, lsr #8
4000dc74:	f838 300a 	ldrh.w	r3, [r8, sl]
4000dc78:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000dc7c:	4632      	mov	r2, r6
4000dc7e:	9000      	str	r0, [sp, #0]
4000dc80:	9001      	str	r0, [sp, #4]
4000dc82:	4629      	mov	r1, r5
4000dc84:	4620      	mov	r0, r4
4000dc86:	f8cd c020 	str.w	ip, [sp, #32]
4000dc8a:	f7fc f965 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dc8e:	4a9a      	ldr	r2, [pc, #616]	; (4000def8 <ddr3TipIpTraining+0x5b8>)
4000dc90:	f10a 0a02 	add.w	sl, sl, #2
4000dc94:	f8dd c020 	ldr.w	ip, [sp, #32]
4000dc98:	6010      	str	r0, [r2, #0]
4000dc9a:	2800      	cmp	r0, #0
4000dc9c:	f040 80f2 	bne.w	4000de84 <ddr3TipIpTraining+0x544>
4000dca0:	f109 0901 	add.w	r9, r9, #1
4000dca4:	45d9      	cmp	r9, fp
4000dca6:	d3e5      	bcc.n	4000dc74 <ddr3TipIpTraining+0x334>
4000dca8:	3701      	adds	r7, #1
4000dcaa:	f10b 0b08 	add.w	fp, fp, #8
4000dcae:	f108 0810 	add.w	r8, r8, #16
4000dcb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000dcb4:	429f      	cmp	r7, r3
4000dcb6:	d3c6      	bcc.n	4000dc46 <ddr3TipIpTraining+0x306>
4000dcb8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000dcbc:	4623      	mov	r3, r4
4000dcbe:	2700      	movs	r7, #0
4000dcc0:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000dcc4:	f8df a230 	ldr.w	sl, [pc, #560]	; 4000def8 <ddr3TipIpTraining+0x5b8>
4000dcc8:	4644      	mov	r4, r8
4000dcca:	4698      	mov	r8, r3
4000dccc:	e010      	b.n	4000dcf0 <ddr3TipIpTraining+0x3b0>
4000dcce:	f834 3b02 	ldrh.w	r3, [r4], #2
4000dcd2:	4640      	mov	r0, r8
4000dcd4:	4629      	mov	r1, r5
4000dcd6:	4632      	mov	r2, r6
4000dcd8:	f8cd 9000 	str.w	r9, [sp]
4000dcdc:	f8cd 9004 	str.w	r9, [sp, #4]
4000dce0:	f7fc f93a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dce4:	f8ca 0000 	str.w	r0, [sl]
4000dce8:	2800      	cmp	r0, #0
4000dcea:	f040 80cb 	bne.w	4000de84 <ddr3TipIpTraining+0x544>
4000dcee:	3701      	adds	r7, #1
4000dcf0:	9809      	ldr	r0, [sp, #36]	; 0x24
4000dcf2:	4287      	cmp	r7, r0
4000dcf4:	d3eb      	bcc.n	4000dcce <ddr3TipIpTraining+0x38e>
4000dcf6:	e03e      	b.n	4000dd76 <ddr3TipIpTraining+0x436>
4000dcf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000dcfa:	2a01      	cmp	r2, #1
4000dcfc:	d13c      	bne.n	4000dd78 <ddr3TipIpTraining+0x438>
4000dcfe:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000dd02:	4623      	mov	r3, r4
4000dd04:	4607      	mov	r7, r0
4000dd06:	4681      	mov	r9, r0
4000dd08:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
4000dd0c:	4644      	mov	r4, r8
4000dd0e:	4698      	mov	r8, r3
4000dd10:	e00e      	b.n	4000dd30 <ddr3TipIpTraining+0x3f0>
4000dd12:	f834 3b02 	ldrh.w	r3, [r4], #2
4000dd16:	4640      	mov	r0, r8
4000dd18:	4629      	mov	r1, r5
4000dd1a:	4632      	mov	r2, r6
4000dd1c:	e88d 0a00 	stmia.w	sp, {r9, fp}
4000dd20:	f7fc f91a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dd24:	f8ca 0000 	str.w	r0, [sl]
4000dd28:	2800      	cmp	r0, #0
4000dd2a:	f040 80ab 	bne.w	4000de84 <ddr3TipIpTraining+0x544>
4000dd2e:	3701      	adds	r7, #1
4000dd30:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000dd32:	429f      	cmp	r7, r3
4000dd34:	d3ed      	bcc.n	4000dd12 <ddr3TipIpTraining+0x3d2>
4000dd36:	4644      	mov	r4, r8
4000dd38:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
4000dd3c:	4623      	mov	r3, r4
4000dd3e:	2700      	movs	r7, #0
4000dd40:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000dd44:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 4000def8 <ddr3TipIpTraining+0x5b8>
4000dd48:	4644      	mov	r4, r8
4000dd4a:	4698      	mov	r8, r3
4000dd4c:	e010      	b.n	4000dd70 <ddr3TipIpTraining+0x430>
4000dd4e:	f834 3b02 	ldrh.w	r3, [r4], #2
4000dd52:	4640      	mov	r0, r8
4000dd54:	4629      	mov	r1, r5
4000dd56:	4632      	mov	r2, r6
4000dd58:	f8cd 9000 	str.w	r9, [sp]
4000dd5c:	f8cd 9004 	str.w	r9, [sp, #4]
4000dd60:	f7fc f8fa 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dd64:	f8ca 0000 	str.w	r0, [sl]
4000dd68:	2800      	cmp	r0, #0
4000dd6a:	f040 808b 	bne.w	4000de84 <ddr3TipIpTraining+0x544>
4000dd6e:	3701      	adds	r7, #1
4000dd70:	980a      	ldr	r0, [sp, #40]	; 0x28
4000dd72:	4287      	cmp	r7, r0
4000dd74:	d1eb      	bne.n	4000dd4e <ddr3TipIpTraining+0x40e>
4000dd76:	4644      	mov	r4, r8
4000dd78:	2100      	movs	r1, #0
4000dd7a:	4620      	mov	r0, r4
4000dd7c:	f002 ff86 	bl	40010c8c <ddr3TipDevAttrGet>
4000dd80:	4a5e      	ldr	r2, [pc, #376]	; (4000defc <ddr3TipIpTraining+0x5bc>)
4000dd82:	f241 0330 	movw	r3, #4144	; 0x1030
4000dd86:	4629      	mov	r1, r5
4000dd88:	2701      	movs	r7, #1
4000dd8a:	9700      	str	r7, [sp, #0]
4000dd8c:	9701      	str	r7, [sp, #4]
4000dd8e:	f8df 8168 	ldr.w	r8, [pc, #360]	; 4000def8 <ddr3TipIpTraining+0x5b8>
4000dd92:	2802      	cmp	r0, #2
4000dd94:	bf94      	ite	ls
4000dd96:	4691      	movls	r9, r2
4000dd98:	4699      	movhi	r9, r3
4000dd9a:	4620      	mov	r0, r4
4000dd9c:	4632      	mov	r2, r6
4000dd9e:	464b      	mov	r3, r9
4000dda0:	f7fc f8da 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dda4:	4605      	mov	r5, r0
4000dda6:	f8c8 0000 	str.w	r0, [r8]
4000ddaa:	b120      	cbz	r0, 4000ddb6 <ddr3TipIpTraining+0x476>
4000ddac:	f003 fd52 	bl	40011854 <gtBreakOnFail>
4000ddb0:	f8d8 0000 	ldr.w	r0, [r8]
4000ddb4:	e09b      	b.n	4000deee <ddr3TipIpTraining+0x5ae>
4000ddb6:	4b52      	ldr	r3, [pc, #328]	; (4000df00 <ddr3TipIpTraining+0x5c0>)
4000ddb8:	4621      	mov	r1, r4
4000ddba:	463a      	mov	r2, r7
4000ddbc:	b2e0      	uxtb	r0, r4
4000ddbe:	681b      	ldr	r3, [r3, #0]
4000ddc0:	4798      	blx	r3
4000ddc2:	4620      	mov	r0, r4
4000ddc4:	4629      	mov	r1, r5
4000ddc6:	f002 ff61 	bl	40010c8c <ddr3TipDevAttrGet>
4000ddca:	2802      	cmp	r0, #2
4000ddcc:	d805      	bhi.n	4000ddda <ddr3TipIpTraining+0x49a>
4000ddce:	4b4d      	ldr	r3, [pc, #308]	; (4000df04 <ddr3TipIpTraining+0x5c4>)
4000ddd0:	681b      	ldr	r3, [r3, #0]
4000ddd2:	781b      	ldrb	r3, [r3, #0]
4000ddd4:	07d9      	lsls	r1, r3, #31
4000ddd6:	d577      	bpl.n	4000dec8 <ddr3TipIpTraining+0x588>
4000ddd8:	e043      	b.n	4000de62 <ddr3TipIpTraining+0x522>
4000ddda:	4b4a      	ldr	r3, [pc, #296]	; (4000df04 <ddr3TipIpTraining+0x5c4>)
4000dddc:	681b      	ldr	r3, [r3, #0]
4000ddde:	781b      	ldrb	r3, [r3, #0]
4000dde0:	07da      	lsls	r2, r3, #31
4000dde2:	d52d      	bpl.n	4000de40 <ddr3TipIpTraining+0x500>
4000dde4:	9a21      	ldr	r2, [sp, #132]	; 0x84
4000dde6:	07d3      	lsls	r3, r2, #31
4000dde8:	d417      	bmi.n	4000de1a <ddr3TipIpTraining+0x4da>
4000ddea:	e022      	b.n	4000de32 <ddr3TipIpTraining+0x4f2>
4000ddec:	2100      	movs	r1, #0
4000ddee:	f04f 33ff 	mov.w	r3, #4294967295
4000ddf2:	4620      	mov	r0, r4
4000ddf4:	9301      	str	r3, [sp, #4]
4000ddf6:	460a      	mov	r2, r1
4000ddf8:	4b40      	ldr	r3, [pc, #256]	; (4000defc <ddr3TipIpTraining+0x5bc>)
4000ddfa:	9600      	str	r6, [sp, #0]
4000ddfc:	f7fc fbca 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000de00:	f8c8 0000 	str.w	r0, [r8]
4000de04:	2800      	cmp	r0, #0
4000de06:	d13d      	bne.n	4000de84 <ddr3TipIpTraining+0x544>
4000de08:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000de0a:	0798      	lsls	r0, r3, #30
4000de0c:	d503      	bpl.n	4000de16 <ddr3TipIpTraining+0x4d6>
4000de0e:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000de10:	2301      	movs	r3, #1
4000de12:	7003      	strb	r3, [r0, #0]
4000de14:	e006      	b.n	4000de24 <ddr3TipIpTraining+0x4e4>
4000de16:	3501      	adds	r5, #1
4000de18:	e001      	b.n	4000de1e <ddr3TipIpTraining+0x4de>
4000de1a:	4f3b      	ldr	r7, [pc, #236]	; (4000df08 <ddr3TipIpTraining+0x5c8>)
4000de1c:	ae11      	add	r6, sp, #68	; 0x44
4000de1e:	683b      	ldr	r3, [r7, #0]
4000de20:	429d      	cmp	r5, r3
4000de22:	d3e3      	bcc.n	4000ddec <ddr3TipIpTraining+0x4ac>
4000de24:	4b38      	ldr	r3, [pc, #224]	; (4000df08 <ddr3TipIpTraining+0x5c8>)
4000de26:	681b      	ldr	r3, [r3, #0]
4000de28:	429d      	cmp	r5, r3
4000de2a:	d102      	bne.n	4000de32 <ddr3TipIpTraining+0x4f2>
4000de2c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000de2e:	2302      	movs	r3, #2
4000de30:	7013      	strb	r3, [r2, #0]
4000de32:	4620      	mov	r0, r4
4000de34:	2100      	movs	r1, #0
4000de36:	f7ff fabb 	bl	4000d3b0 <isOdpgAccessDone>
4000de3a:	4d2f      	ldr	r5, [pc, #188]	; (4000def8 <ddr3TipIpTraining+0x5b8>)
4000de3c:	6028      	str	r0, [r5, #0]
4000de3e:	b960      	cbnz	r0, 4000de5a <ddr3TipIpTraining+0x51a>
4000de40:	2200      	movs	r2, #0
4000de42:	2101      	movs	r1, #1
4000de44:	4620      	mov	r0, r4
4000de46:	f241 63fc 	movw	r3, #5884	; 0x16fc
4000de4a:	9200      	str	r2, [sp, #0]
4000de4c:	9101      	str	r1, [sp, #4]
4000de4e:	f7fc f883 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000de52:	4d29      	ldr	r5, [pc, #164]	; (4000def8 <ddr3TipIpTraining+0x5b8>)
4000de54:	6028      	str	r0, [r5, #0]
4000de56:	2800      	cmp	r0, #0
4000de58:	d0b9      	beq.n	4000ddce <ddr3TipIpTraining+0x48e>
4000de5a:	f003 fcfb 	bl	40011854 <gtBreakOnFail>
4000de5e:	6828      	ldr	r0, [r5, #0]
4000de60:	e045      	b.n	4000deee <ddr3TipIpTraining+0x5ae>
4000de62:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000de64:	07d9      	lsls	r1, r3, #31
4000de66:	d420      	bmi.n	4000deaa <ddr3TipIpTraining+0x56a>
4000de68:	e02e      	b.n	4000dec8 <ddr3TipIpTraining+0x588>
4000de6a:	2100      	movs	r1, #0
4000de6c:	f04f 33ff 	mov.w	r3, #4294967295
4000de70:	4620      	mov	r0, r4
4000de72:	9301      	str	r3, [sp, #4]
4000de74:	460a      	mov	r2, r1
4000de76:	464b      	mov	r3, r9
4000de78:	9600      	str	r6, [sp, #0]
4000de7a:	f7fc fb8b 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000de7e:	f8c8 0000 	str.w	r0, [r8]
4000de82:	b120      	cbz	r0, 4000de8e <ddr3TipIpTraining+0x54e>
4000de84:	f003 fce6 	bl	40011854 <gtBreakOnFail>
4000de88:	4b1b      	ldr	r3, [pc, #108]	; (4000def8 <ddr3TipIpTraining+0x5b8>)
4000de8a:	6818      	ldr	r0, [r3, #0]
4000de8c:	e02f      	b.n	4000deee <ddr3TipIpTraining+0x5ae>
4000de8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000de90:	079a      	lsls	r2, r3, #30
4000de92:	d508      	bpl.n	4000dea6 <ddr3TipIpTraining+0x566>
4000de94:	075b      	lsls	r3, r3, #29
4000de96:	d403      	bmi.n	4000dea0 <ddr3TipIpTraining+0x560>
4000de98:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000de9a:	2301      	movs	r3, #1
4000de9c:	7003      	strb	r3, [r0, #0]
4000de9e:	e00c      	b.n	4000deba <ddr3TipIpTraining+0x57a>
4000dea0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000dea2:	7010      	strb	r0, [r2, #0]
4000dea4:	e009      	b.n	4000deba <ddr3TipIpTraining+0x57a>
4000dea6:	3501      	adds	r5, #1
4000dea8:	e004      	b.n	4000deb4 <ddr3TipIpTraining+0x574>
4000deaa:	4f17      	ldr	r7, [pc, #92]	; (4000df08 <ddr3TipIpTraining+0x5c8>)
4000deac:	2500      	movs	r5, #0
4000deae:	f8df 8048 	ldr.w	r8, [pc, #72]	; 4000def8 <ddr3TipIpTraining+0x5b8>
4000deb2:	ae11      	add	r6, sp, #68	; 0x44
4000deb4:	683b      	ldr	r3, [r7, #0]
4000deb6:	429d      	cmp	r5, r3
4000deb8:	d3d7      	bcc.n	4000de6a <ddr3TipIpTraining+0x52a>
4000deba:	4b13      	ldr	r3, [pc, #76]	; (4000df08 <ddr3TipIpTraining+0x5c8>)
4000debc:	681b      	ldr	r3, [r3, #0]
4000debe:	429d      	cmp	r5, r3
4000dec0:	d102      	bne.n	4000dec8 <ddr3TipIpTraining+0x588>
4000dec2:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000dec4:	2302      	movs	r3, #2
4000dec6:	7003      	strb	r3, [r0, #0]
4000dec8:	2200      	movs	r2, #0
4000deca:	f04f 33ff 	mov.w	r3, #4294967295
4000dece:	4620      	mov	r0, r4
4000ded0:	e88d 000c 	stmia.w	sp, {r2, r3}
4000ded4:	2101      	movs	r1, #1
4000ded6:	f241 6330 	movw	r3, #5680	; 0x1630
4000deda:	f7fc f83d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000dede:	4c06      	ldr	r4, [pc, #24]	; (4000def8 <ddr3TipIpTraining+0x5b8>)
4000dee0:	6020      	str	r0, [r4, #0]
4000dee2:	b120      	cbz	r0, 4000deee <ddr3TipIpTraining+0x5ae>
4000dee4:	f003 fcb6 	bl	40011854 <gtBreakOnFail>
4000dee8:	6820      	ldr	r0, [r4, #0]
4000deea:	e000      	b.n	4000deee <ddr3TipIpTraining+0x5ae>
4000deec:	2004      	movs	r0, #4
4000deee:	b013      	add	sp, #76	; 0x4c
4000def0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000def4:	4603      	mov	r3, r0
4000def6:	e5e2      	b.n	4000dabe <ddr3TipIpTraining+0x17e>
4000def8:	400206c0 	andmi	r0, r2, r0, asr #13
4000defc:	00018488 	andeq	r8, r1, r8, lsl #9
4000df00:	40019110 	andmi	r9, r1, r0, lsl r1
4000df04:	40020428 	andmi	r0, r2, r8, lsr #8
4000df08:	40018a50 	andmi	r8, r1, r0, asr sl

Disassembly of section .text.ddr3TipIpTrainingWrapperInt:

4000df0c <ddr3TipIpTrainingWrapperInt>:
ddr3TipIpTrainingWrapperInt():
4000df0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000df10:	b097      	sub	sp, #92	; 0x5c
4000df12:	4693      	mov	fp, r2
4000df14:	469a      	mov	sl, r3
4000df16:	f89d 208c 	ldrb.w	r2, [sp, #140]	; 0x8c
4000df1a:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
4000df1e:	f89d 7094 	ldrb.w	r7, [sp, #148]	; 0x94
4000df22:	910e      	str	r1, [sp, #56]	; 0x38
4000df24:	2102      	movs	r1, #2
4000df26:	9210      	str	r2, [sp, #64]	; 0x40
4000df28:	2f00      	cmp	r7, #0
4000df2a:	bf0c      	ite	eq
4000df2c:	2240      	moveq	r2, #64	; 0x40
4000df2e:	2200      	movne	r2, #0
4000df30:	9311      	str	r3, [sp, #68]	; 0x44
4000df32:	900f      	str	r0, [sp, #60]	; 0x3c
4000df34:	f89d 9088 	ldrb.w	r9, [sp, #136]	; 0x88
4000df38:	f89d 4090 	ldrb.w	r4, [sp, #144]	; 0x90
4000df3c:	f89d 50ac 	ldrb.w	r5, [sp, #172]	; 0xac
4000df40:	f89d 80b0 	ldrb.w	r8, [sp, #176]	; 0xb0
4000df44:	9214      	str	r2, [sp, #80]	; 0x50
4000df46:	f002 fea1 	bl	40010c8c <ddr3TipDevAttrGet>
4000df4a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
4000df4c:	2b00      	cmp	r3, #0
4000df4e:	f000 8083 	beq.w	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df52:	f1b8 0f01 	cmp.w	r8, #1
4000df56:	d87f      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df58:	2d02      	cmp	r5, #2
4000df5a:	d87d      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000df5e:	2a24      	cmp	r2, #36	; 0x24
4000df60:	d87a      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df62:	2f02      	cmp	r7, #2
4000df64:	d878      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df66:	2c01      	cmp	r4, #1
4000df68:	d876      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000df6c:	2b02      	cmp	r3, #2
4000df6e:	d873      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df70:	f1b9 0f01 	cmp.w	r9, #1
4000df74:	d870      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df76:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000df78:	b2c0      	uxtb	r0, r0
4000df7a:	4282      	cmp	r2, r0
4000df7c:	d26c      	bcs.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df7e:	f1ba 0f01 	cmp.w	sl, #1
4000df82:	d869      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df84:	f1bb 0f0b 	cmp.w	fp, #11
4000df88:	d866      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000df8c:	2b01      	cmp	r3, #1
4000df8e:	d863      	bhi.n	4000e058 <ddr3TipIpTrainingWrapperInt+0x14c>
4000df90:	2d02      	cmp	r5, #2
4000df92:	bf14      	ite	ne
4000df94:	4622      	movne	r2, r4
4000df96:	2201      	moveq	r2, #1
4000df98:	bf08      	it	eq
4000df9a:	2501      	moveq	r5, #1
4000df9c:	bf08      	it	eq
4000df9e:	2400      	moveq	r4, #0
4000dfa0:	9513      	str	r5, [sp, #76]	; 0x4c
4000dfa2:	9212      	str	r2, [sp, #72]	; 0x48
4000dfa4:	2600      	movs	r6, #0
4000dfa6:	e052      	b.n	4000e04e <ddr3TipIpTrainingWrapperInt+0x142>
4000dfa8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
4000dfaa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000dfac:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000dfae:	2c00      	cmp	r4, #0
4000dfb0:	bf08      	it	eq
4000dfb2:	4613      	moveq	r3, r2
4000dfb4:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000dfb6:	9306      	str	r3, [sp, #24]
4000dfb8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
4000dfba:	e88d 0204 	stmia.w	sp, {r2, r9}
4000dfbe:	9a10      	ldr	r2, [sp, #64]	; 0x40
4000dfc0:	9307      	str	r3, [sp, #28]
4000dfc2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000dfc4:	9202      	str	r2, [sp, #8]
4000dfc6:	9a26      	ldr	r2, [sp, #152]	; 0x98
4000dfc8:	9309      	str	r3, [sp, #36]	; 0x24
4000dfca:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
4000dfcc:	9205      	str	r2, [sp, #20]
4000dfce:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000dfd0:	930c      	str	r3, [sp, #48]	; 0x30
4000dfd2:	4653      	mov	r3, sl
4000dfd4:	990e      	ldr	r1, [sp, #56]	; 0x38
4000dfd6:	9208      	str	r2, [sp, #32]
4000dfd8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
4000dfda:	9403      	str	r4, [sp, #12]
4000dfdc:	9704      	str	r7, [sp, #16]
4000dfde:	920b      	str	r2, [sp, #44]	; 0x2c
4000dfe0:	465a      	mov	r2, fp
4000dfe2:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
4000dfe6:	f7ff fcab 	bl	4000d940 <ddr3TipIpTraining>
4000dfea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
4000dfec:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
4000dff0:	2a01      	cmp	r2, #1
4000dff2:	bf14      	ite	ne
4000dff4:	46dc      	movne	ip, fp
4000dff6:	f04f 0c00 	moveq.w	ip, #0
4000dffa:	4665      	mov	r5, ip
4000dffc:	46e3      	mov	fp, ip
4000dffe:	4a18      	ldr	r2, [pc, #96]	; (4000e060 <ddr3TipIpTrainingWrapperInt+0x154>)
4000e000:	6813      	ldr	r3, [r2, #0]
4000e002:	781b      	ldrb	r3, [r3, #0]
4000e004:	fa43 f305 	asr.w	r3, r3, r5
4000e008:	07d8      	lsls	r0, r3, #31
4000e00a:	d519      	bpl.n	4000e040 <ddr3TipIpTrainingWrapperInt+0x134>
4000e00c:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000e00e:	4629      	mov	r1, r5
4000e010:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000e012:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000e014:	e88d 0298 	stmia.w	sp, {r3, r4, r7, r9}
4000e018:	9208      	str	r2, [sp, #32]
4000e01a:	4652      	mov	r2, sl
4000e01c:	9b20      	ldr	r3, [sp, #128]	; 0x80
4000e01e:	9604      	str	r6, [sp, #16]
4000e020:	f8cd 8014 	str.w	r8, [sp, #20]
4000e024:	9606      	str	r6, [sp, #24]
4000e026:	9607      	str	r6, [sp, #28]
4000e028:	9609      	str	r6, [sp, #36]	; 0x24
4000e02a:	f7ff fbbd 	bl	4000d7a8 <ddr3TipReadTrainingResult>
4000e02e:	4b0d      	ldr	r3, [pc, #52]	; (4000e064 <ddr3TipIpTrainingWrapperInt+0x158>)
4000e030:	6018      	str	r0, [r3, #0]
4000e032:	b120      	cbz	r0, 4000e03e <ddr3TipIpTrainingWrapperInt+0x132>
4000e034:	f003 fc0e 	bl	40011854 <gtBreakOnFail>
4000e038:	4b0a      	ldr	r3, [pc, #40]	; (4000e064 <ddr3TipIpTrainingWrapperInt+0x158>)
4000e03a:	6818      	ldr	r0, [r3, #0]
4000e03c:	e00d      	b.n	4000e05a <ddr3TipIpTrainingWrapperInt+0x14e>
4000e03e:	902d      	str	r0, [sp, #180]	; 0xb4
4000e040:	3501      	adds	r5, #1
4000e042:	455d      	cmp	r5, fp
4000e044:	d9db      	bls.n	4000dffe <ddr3TipIpTrainingWrapperInt+0xf2>
4000e046:	3401      	adds	r4, #1
4000e048:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
4000e04c:	b2e4      	uxtb	r4, r4
4000e04e:	9a12      	ldr	r2, [sp, #72]	; 0x48
4000e050:	4294      	cmp	r4, r2
4000e052:	d9a9      	bls.n	4000dfa8 <ddr3TipIpTrainingWrapperInt+0x9c>
4000e054:	2000      	movs	r0, #0
4000e056:	e000      	b.n	4000e05a <ddr3TipIpTrainingWrapperInt+0x14e>
4000e058:	2001      	movs	r0, #1
4000e05a:	b017      	add	sp, #92	; 0x5c
4000e05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e060:	40020428 	andmi	r0, r2, r8, lsr #8
4000e064:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipIpTrainingWrapper:

4000e068 <ddr3TipIpTrainingWrapper>:
ddr3TipIpTrainingWrapper():
4000e068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e06c:	b0a3      	sub	sp, #140	; 0x8c
4000e06e:	461f      	mov	r7, r3
4000e070:	460c      	mov	r4, r1
4000e072:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
4000e076:	4616      	mov	r6, r2
4000e078:	f89d 10b8 	ldrb.w	r1, [sp, #184]	; 0xb8
4000e07c:	4683      	mov	fp, r0
4000e07e:	f89d 50c0 	ldrb.w	r5, [sp, #192]	; 0xc0
4000e082:	f89d 20d4 	ldrb.w	r2, [sp, #212]	; 0xd4
4000e086:	931a      	str	r3, [sp, #104]	; 0x68
4000e088:	2300      	movs	r3, #0
4000e08a:	9118      	str	r1, [sp, #96]	; 0x60
4000e08c:	429d      	cmp	r5, r3
4000e08e:	bf0c      	ite	eq
4000e090:	2140      	moveq	r1, #64	; 0x40
4000e092:	4619      	movne	r1, r3
4000e094:	911b      	str	r1, [sp, #108]	; 0x6c
4000e096:	2102      	movs	r1, #2
4000e098:	f89d 90b4 	ldrb.w	r9, [sp, #180]	; 0xb4
4000e09c:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
4000e0a0:	9219      	str	r2, [sp, #100]	; 0x64
4000e0a2:	931c      	str	r3, [sp, #112]	; 0x70
4000e0a4:	931d      	str	r3, [sp, #116]	; 0x74
4000e0a6:	931e      	str	r3, [sp, #120]	; 0x78
4000e0a8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
4000e0ac:	f002 fdee 	bl	40010c8c <ddr3TipDevAttrGet>
4000e0b0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
4000e0b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000e0b4:	9919      	ldr	r1, [sp, #100]	; 0x64
4000e0b6:	9300      	str	r3, [sp, #0]
4000e0b8:	2380      	movs	r3, #128	; 0x80
4000e0ba:	9301      	str	r3, [sp, #4]
4000e0bc:	f89d 30bc 	ldrb.w	r3, [sp, #188]	; 0xbc
4000e0c0:	9203      	str	r2, [sp, #12]
4000e0c2:	910a      	str	r1, [sp, #40]	; 0x28
4000e0c4:	9304      	str	r3, [sp, #16]
4000e0c6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
4000e0c8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
4000e0ca:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000e0cc:	9306      	str	r3, [sp, #24]
4000e0ce:	9b32      	ldr	r3, [sp, #200]	; 0xc8
4000e0d0:	920c      	str	r2, [sp, #48]	; 0x30
4000e0d2:	4632      	mov	r2, r6
4000e0d4:	910e      	str	r1, [sp, #56]	; 0x38
4000e0d6:	4621      	mov	r1, r4
4000e0d8:	9307      	str	r3, [sp, #28]
4000e0da:	9b33      	ldr	r3, [sp, #204]	; 0xcc
4000e0dc:	f8cd 9008 	str.w	r9, [sp, #8]
4000e0e0:	9505      	str	r5, [sp, #20]
4000e0e2:	9308      	str	r3, [sp, #32]
4000e0e4:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
4000e0e8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000e0ec:	930b      	str	r3, [sp, #44]	; 0x2c
4000e0ee:	9b38      	ldr	r3, [sp, #224]	; 0xe0
4000e0f0:	930d      	str	r3, [sp, #52]	; 0x34
4000e0f2:	463b      	mov	r3, r7
4000e0f4:	4fa1      	ldr	r7, [pc, #644]	; (4000e37c <ddr3TipIpTrainingWrapper+0x314>)
4000e0f6:	b2c0      	uxtb	r0, r0
4000e0f8:	9016      	str	r0, [sp, #88]	; 0x58
4000e0fa:	4658      	mov	r0, fp
4000e0fc:	f7ff ff06 	bl	4000df0c <ddr3TipIpTrainingWrapperInt>
4000e100:	6038      	str	r0, [r7, #0]
4000e102:	b118      	cbz	r0, 4000e10c <ddr3TipIpTrainingWrapper+0xa4>
4000e104:	f003 fba6 	bl	40011854 <gtBreakOnFail>
4000e108:	6838      	ldr	r0, [r7, #0]
4000e10a:	e150      	b.n	4000e3ae <ddr3TipIpTrainingWrapper+0x346>
4000e10c:	4b9c      	ldr	r3, [pc, #624]	; (4000e380 <ddr3TipIpTrainingWrapper+0x318>)
4000e10e:	2c01      	cmp	r4, #1
4000e110:	bf08      	it	eq
4000e112:	2600      	moveq	r6, #0
4000e114:	ea4f 0258 	mov.w	r2, r8, lsr #1
4000e118:	9212      	str	r2, [sp, #72]	; 0x48
4000e11a:	22a0      	movs	r2, #160	; 0xa0
4000e11c:	4634      	mov	r4, r6
4000e11e:	464f      	mov	r7, r9
4000e120:	9614      	str	r6, [sp, #80]	; 0x50
4000e122:	fb02 3306 	mla	r3, r2, r6, r3
4000e126:	9015      	str	r0, [sp, #84]	; 0x54
4000e128:	9011      	str	r0, [sp, #68]	; 0x44
4000e12a:	9313      	str	r3, [sp, #76]	; 0x4c
4000e12c:	4b95      	ldr	r3, [pc, #596]	; (4000e384 <ddr3TipIpTrainingWrapper+0x31c>)
4000e12e:	681a      	ldr	r2, [r3, #0]
4000e130:	7812      	ldrb	r2, [r2, #0]
4000e132:	fa42 f204 	asr.w	r2, r2, r4
4000e136:	07d2      	lsls	r2, r2, #31
4000e138:	f140 8130 	bpl.w	4000e39c <ddr3TipIpTrainingWrapper+0x334>
4000e13c:	2600      	movs	r6, #0
4000e13e:	46a2      	mov	sl, r4
4000e140:	46a9      	mov	r9, r5
4000e142:	e05c      	b.n	4000e1fe <ddr3TipIpTrainingWrapper+0x196>
4000e144:	498f      	ldr	r1, [pc, #572]	; (4000e384 <ddr3TipIpTrainingWrapper+0x31c>)
4000e146:	680b      	ldr	r3, [r1, #0]
4000e148:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e14c:	fa43 f306 	asr.w	r3, r3, r6
4000e150:	07db      	lsls	r3, r3, #31
4000e152:	d552      	bpl.n	4000e1fa <ddr3TipIpTrainingWrapper+0x192>
4000e154:	a922      	add	r1, sp, #136	; 0x88
4000e156:	2400      	movs	r4, #0
4000e158:	198b      	adds	r3, r1, r6
4000e15a:	42a7      	cmp	r7, r4
4000e15c:	bf0c      	ite	eq
4000e15e:	2207      	moveq	r2, #7
4000e160:	4622      	movne	r2, r4
4000e162:	46a0      	mov	r8, r4
4000e164:	9211      	str	r2, [sp, #68]	; 0x44
4000e166:	f803 4c10 	strb.w	r4, [r3, #-16]
4000e16a:	e042      	b.n	4000e1f2 <ddr3TipIpTrainingWrapper+0x18a>
4000e16c:	aa1c      	add	r2, sp, #112	; 0x70
4000e16e:	4658      	mov	r0, fp
4000e170:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000e174:	4651      	mov	r1, sl
4000e176:	9306      	str	r3, [sp, #24]
4000e178:	2200      	movs	r2, #0
4000e17a:	4633      	mov	r3, r6
4000e17c:	f04f 0c01 	mov.w	ip, #1
4000e180:	e88d 0230 	stmia.w	sp, {r4, r5, r9}
4000e184:	f8cd c01c 	str.w	ip, [sp, #28]
4000e188:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000e18c:	9703      	str	r7, [sp, #12]
4000e18e:	f8cd 8010 	str.w	r8, [sp, #16]
4000e192:	f8cd 8014 	str.w	r8, [sp, #20]
4000e196:	f8cd 8020 	str.w	r8, [sp, #32]
4000e19a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000e19e:	f7ff fb03 	bl	4000d7a8 <ddr3TipReadTrainingResult>
4000e1a2:	4b76      	ldr	r3, [pc, #472]	; (4000e37c <ddr3TipIpTrainingWrapper+0x314>)
4000e1a4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000e1a8:	6018      	str	r0, [r3, #0]
4000e1aa:	2800      	cmp	r0, #0
4000e1ac:	f040 80e1 	bne.w	4000e372 <ddr3TipIpTrainingWrapper+0x30a>
4000e1b0:	9917      	ldr	r1, [sp, #92]	; 0x5c
4000e1b2:	3501      	adds	r5, #1
4000e1b4:	3901      	subs	r1, #1
4000e1b6:	b2ed      	uxtb	r5, r5
4000e1b8:	9117      	str	r1, [sp, #92]	; 0x5c
4000e1ba:	d1d7      	bne.n	4000e16c <ddr3TipIpTrainingWrapper+0x104>
4000e1bc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000e1be:	991d      	ldr	r1, [sp, #116]	; 0x74
4000e1c0:	681b      	ldr	r3, [r3, #0]
4000e1c2:	7809      	ldrb	r1, [r1, #0]
4000e1c4:	b2da      	uxtb	r2, r3
4000e1c6:	1a89      	subs	r1, r1, r2
4000e1c8:	2920      	cmp	r1, #32
4000e1ca:	dd0e      	ble.n	4000e1ea <ddr3TipIpTrainingWrapper+0x182>
4000e1cc:	2a42      	cmp	r2, #66	; 0x42
4000e1ce:	d80c      	bhi.n	4000e1ea <ddr3TipIpTrainingWrapper+0x182>
4000e1d0:	019d      	lsls	r5, r3, #6
4000e1d2:	d50a      	bpl.n	4000e1ea <ddr3TipIpTrainingWrapper+0x182>
4000e1d4:	aa22      	add	r2, sp, #136	; 0x88
4000e1d6:	fa0c f104 	lsl.w	r1, ip, r4
4000e1da:	1993      	adds	r3, r2, r6
4000e1dc:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
4000e1e0:	f813 2c10 	ldrb.w	r2, [r3, #-16]
4000e1e4:	430a      	orrs	r2, r1
4000e1e6:	f803 2c10 	strb.w	r2, [r3, #-16]
4000e1ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000e1ec:	3401      	adds	r4, #1
4000e1ee:	429c      	cmp	r4, r3
4000e1f0:	d803      	bhi.n	4000e1fa <ddr3TipIpTrainingWrapper+0x192>
4000e1f2:	2102      	movs	r1, #2
4000e1f4:	2500      	movs	r5, #0
4000e1f6:	9117      	str	r1, [sp, #92]	; 0x5c
4000e1f8:	e7b8      	b.n	4000e16c <ddr3TipIpTrainingWrapper+0x104>
4000e1fa:	3601      	adds	r6, #1
4000e1fc:	b2f6      	uxtb	r6, r6
4000e1fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000e200:	42b2      	cmp	r2, r6
4000e202:	dc9f      	bgt.n	4000e144 <ddr3TipIpTrainingWrapper+0xdc>
4000e204:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000e206:	4654      	mov	r4, sl
4000e208:	464d      	mov	r5, r9
4000e20a:	2b00      	cmp	r3, #0
4000e20c:	f000 80c6 	beq.w	4000e39c <ddr3TipIpTrainingWrapper+0x334>
4000e210:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000e212:	2600      	movs	r6, #0
4000e214:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000e216:	4658      	mov	r0, fp
4000e218:	f101 03a0 	add.w	r3, r1, #160	; 0xa0
4000e21c:	9321      	str	r3, [sp, #132]	; 0x84
4000e21e:	9120      	str	r1, [sp, #128]	; 0x80
4000e220:	46d0      	mov	r8, sl
4000e222:	9912      	ldr	r1, [sp, #72]	; 0x48
4000e224:	9202      	str	r2, [sp, #8]
4000e226:	9a19      	ldr	r2, [sp, #100]	; 0x64
4000e228:	9106      	str	r1, [sp, #24]
4000e22a:	9107      	str	r1, [sp, #28]
4000e22c:	991a      	ldr	r1, [sp, #104]	; 0x68
4000e22e:	9b31      	ldr	r3, [sp, #196]	; 0xc4
4000e230:	9208      	str	r2, [sp, #32]
4000e232:	910a      	str	r1, [sp, #40]	; 0x28
4000e234:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000e236:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000e238:	9305      	str	r3, [sp, #20]
4000e23a:	2301      	movs	r3, #1
4000e23c:	920b      	str	r2, [sp, #44]	; 0x2c
4000e23e:	4652      	mov	r2, sl
4000e240:	910c      	str	r1, [sp, #48]	; 0x30
4000e242:	4631      	mov	r1, r6
4000e244:	f8cd 9010 	str.w	r9, [sp, #16]
4000e248:	46b1      	mov	r9, r6
4000e24a:	e88d 00c0 	stmia.w	sp, {r6, r7}
4000e24e:	9603      	str	r6, [sp, #12]
4000e250:	9309      	str	r3, [sp, #36]	; 0x24
4000e252:	f7ff fb75 	bl	4000d940 <ddr3TipIpTraining>
4000e256:	f8df c12c 	ldr.w	ip, [pc, #300]	; 4000e384 <ddr3TipIpTrainingWrapper+0x31c>
4000e25a:	e037      	b.n	4000e2cc <ddr3TipIpTrainingWrapper+0x264>
4000e25c:	f8dc 3000 	ldr.w	r3, [ip]
4000e260:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e264:	fa43 f306 	asr.w	r3, r3, r6
4000e268:	07d8      	lsls	r0, r3, #31
4000e26a:	d52d      	bpl.n	4000e2c8 <ddr3TipIpTrainingWrapper+0x260>
4000e26c:	aa22      	add	r2, sp, #136	; 0x88
4000e26e:	1993      	adds	r3, r2, r6
4000e270:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000e274:	f1ba 0f00 	cmp.w	sl, #0
4000e278:	d026      	beq.n	4000e2c8 <ddr3TipIpTrainingWrapper+0x260>
4000e27a:	2400      	movs	r4, #0
4000e27c:	fa4a f304 	asr.w	r3, sl, r4
4000e280:	07d9      	lsls	r1, r3, #31
4000e282:	d51d      	bpl.n	4000e2c0 <ddr3TipIpTrainingWrapper+0x258>
4000e284:	ab20      	add	r3, sp, #128	; 0x80
4000e286:	4641      	mov	r1, r8
4000e288:	9306      	str	r3, [sp, #24]
4000e28a:	4658      	mov	r0, fp
4000e28c:	2301      	movs	r3, #1
4000e28e:	2200      	movs	r2, #0
4000e290:	9309      	str	r3, [sp, #36]	; 0x24
4000e292:	4633      	mov	r3, r6
4000e294:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000e298:	e88d 0210 	stmia.w	sp, {r4, r9}
4000e29c:	9502      	str	r5, [sp, #8]
4000e29e:	9703      	str	r7, [sp, #12]
4000e2a0:	f8cd 9010 	str.w	r9, [sp, #16]
4000e2a4:	f8cd 9014 	str.w	r9, [sp, #20]
4000e2a8:	f8cd 901c 	str.w	r9, [sp, #28]
4000e2ac:	f8cd 9020 	str.w	r9, [sp, #32]
4000e2b0:	f7ff fa7a 	bl	4000d7a8 <ddr3TipReadTrainingResult>
4000e2b4:	4931      	ldr	r1, [pc, #196]	; (4000e37c <ddr3TipIpTrainingWrapper+0x314>)
4000e2b6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000e2ba:	6008      	str	r0, [r1, #0]
4000e2bc:	2800      	cmp	r0, #0
4000e2be:	d158      	bne.n	4000e372 <ddr3TipIpTrainingWrapper+0x30a>
4000e2c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000e2c2:	3401      	adds	r4, #1
4000e2c4:	4294      	cmp	r4, r2
4000e2c6:	d9d9      	bls.n	4000e27c <ddr3TipIpTrainingWrapper+0x214>
4000e2c8:	3601      	adds	r6, #1
4000e2ca:	b2f6      	uxtb	r6, r6
4000e2cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000e2ce:	42b3      	cmp	r3, r6
4000e2d0:	dcc4      	bgt.n	4000e25c <ddr3TipIpTrainingWrapper+0x1f4>
4000e2d2:	9918      	ldr	r1, [sp, #96]	; 0x60
4000e2d4:	2600      	movs	r6, #0
4000e2d6:	9a31      	ldr	r2, [sp, #196]	; 0xc4
4000e2d8:	2301      	movs	r3, #1
4000e2da:	4658      	mov	r0, fp
4000e2dc:	e88d 00c0 	stmia.w	sp, {r6, r7}
4000e2e0:	9102      	str	r1, [sp, #8]
4000e2e2:	46b1      	mov	r9, r6
4000e2e4:	9912      	ldr	r1, [sp, #72]	; 0x48
4000e2e6:	9205      	str	r2, [sp, #20]
4000e2e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
4000e2ea:	9106      	str	r1, [sp, #24]
4000e2ec:	9107      	str	r1, [sp, #28]
4000e2ee:	991a      	ldr	r1, [sp, #104]	; 0x68
4000e2f0:	9208      	str	r2, [sp, #32]
4000e2f2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000e2f4:	910a      	str	r1, [sp, #40]	; 0x28
4000e2f6:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000e2f8:	920b      	str	r2, [sp, #44]	; 0x2c
4000e2fa:	4642      	mov	r2, r8
4000e2fc:	9303      	str	r3, [sp, #12]
4000e2fe:	910c      	str	r1, [sp, #48]	; 0x30
4000e300:	4631      	mov	r1, r6
4000e302:	9504      	str	r5, [sp, #16]
4000e304:	9309      	str	r3, [sp, #36]	; 0x24
4000e306:	f7ff fb1b 	bl	4000d940 <ddr3TipIpTraining>
4000e30a:	e043      	b.n	4000e394 <ddr3TipIpTrainingWrapper+0x32c>
4000e30c:	4a1d      	ldr	r2, [pc, #116]	; (4000e384 <ddr3TipIpTrainingWrapper+0x31c>)
4000e30e:	6813      	ldr	r3, [r2, #0]
4000e310:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e314:	fa43 f306 	asr.w	r3, r3, r6
4000e318:	07da      	lsls	r2, r3, #31
4000e31a:	d539      	bpl.n	4000e390 <ddr3TipIpTrainingWrapper+0x328>
4000e31c:	a922      	add	r1, sp, #136	; 0x88
4000e31e:	198b      	adds	r3, r1, r6
4000e320:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000e324:	f1ba 0f00 	cmp.w	sl, #0
4000e328:	d032      	beq.n	4000e390 <ddr3TipIpTrainingWrapper+0x328>
4000e32a:	2400      	movs	r4, #0
4000e32c:	f04f 0c01 	mov.w	ip, #1
4000e330:	fa4a f304 	asr.w	r3, sl, r4
4000e334:	07db      	lsls	r3, r3, #31
4000e336:	d527      	bpl.n	4000e388 <ddr3TipIpTrainingWrapper+0x320>
4000e338:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
4000e33a:	aa21      	add	r2, sp, #132	; 0x84
4000e33c:	4641      	mov	r1, r8
4000e33e:	9206      	str	r2, [sp, #24]
4000e340:	4658      	mov	r0, fp
4000e342:	2200      	movs	r2, #0
4000e344:	9308      	str	r3, [sp, #32]
4000e346:	4633      	mov	r3, r6
4000e348:	e88d 1010 	stmia.w	sp, {r4, ip}
4000e34c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
4000e350:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000e354:	9502      	str	r5, [sp, #8]
4000e356:	9703      	str	r7, [sp, #12]
4000e358:	f8cd 9010 	str.w	r9, [sp, #16]
4000e35c:	f8cd 9014 	str.w	r9, [sp, #20]
4000e360:	f8cd 901c 	str.w	r9, [sp, #28]
4000e364:	f7ff fa20 	bl	4000d7a8 <ddr3TipReadTrainingResult>
4000e368:	4904      	ldr	r1, [pc, #16]	; (4000e37c <ddr3TipIpTrainingWrapper+0x314>)
4000e36a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000e36e:	6008      	str	r0, [r1, #0]
4000e370:	b150      	cbz	r0, 4000e388 <ddr3TipIpTrainingWrapper+0x320>
4000e372:	f003 fa6f 	bl	40011854 <gtBreakOnFail>
4000e376:	4b01      	ldr	r3, [pc, #4]	; (4000e37c <ddr3TipIpTrainingWrapper+0x314>)
4000e378:	6818      	ldr	r0, [r3, #0]
4000e37a:	e018      	b.n	4000e3ae <ddr3TipIpTrainingWrapper+0x346>
4000e37c:	400206c0 	andmi	r0, r2, r0, asr #13
4000e380:	4002043c 	andmi	r0, r2, ip, lsr r4
4000e384:	40020428 	andmi	r0, r2, r8, lsr #8
4000e388:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000e38a:	3401      	adds	r4, #1
4000e38c:	4294      	cmp	r4, r2
4000e38e:	d9cf      	bls.n	4000e330 <ddr3TipIpTrainingWrapper+0x2c8>
4000e390:	3601      	adds	r6, #1
4000e392:	b2f6      	uxtb	r6, r6
4000e394:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000e396:	42b3      	cmp	r3, r6
4000e398:	dcb8      	bgt.n	4000e30c <ddr3TipIpTrainingWrapper+0x2a4>
4000e39a:	4644      	mov	r4, r8
4000e39c:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000e39e:	3401      	adds	r4, #1
4000e3a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000e3a2:	31a0      	adds	r1, #160	; 0xa0
4000e3a4:	9113      	str	r1, [sp, #76]	; 0x4c
4000e3a6:	4294      	cmp	r4, r2
4000e3a8:	f67f aec0 	bls.w	4000e12c <ddr3TipIpTrainingWrapper+0xc4>
4000e3ac:	2000      	movs	r0, #0
4000e3ae:	b023      	add	sp, #140	; 0x8c
4000e3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.ddr3TipXsbCompareTest:

4000e3b4 <ddr3TipXsbCompareTest>:
ddr3TipXsbCompareTest():
4000e3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e3b8:	b099      	sub	sp, #100	; 0x64
4000e3ba:	469b      	mov	fp, r3
4000e3bc:	4607      	mov	r7, r0
4000e3be:	460d      	mov	r5, r1
4000e3c0:	4614      	mov	r4, r2
4000e3c2:	f7ff f83d 	bl	4000d440 <ddr3TipGetPatternTable>
4000e3c6:	4b68      	ldr	r3, [pc, #416]	; (4000e568 <ddr3TipXsbCompareTest+0x1b4>)
4000e3c8:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
4000e3cc:	2600      	movs	r6, #0
4000e3ce:	681b      	ldr	r3, [r3, #0]
4000e3d0:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000e3d4:	f1ba 0f03 	cmp.w	sl, #3
4000e3d8:	bf14      	ite	ne
4000e3da:	f04f 0a02 	movne.w	sl, #2
4000e3de:	f04f 0a01 	moveq.w	sl, #1
4000e3e2:	4681      	mov	r9, r0
4000e3e4:	2103      	movs	r1, #3
4000e3e6:	b2f2      	uxtb	r2, r6
4000e3e8:	4638      	mov	r0, r7
4000e3ea:	3601      	adds	r6, #1
4000e3ec:	f002 fa9e 	bl	4001092c <patternTableGetWord>
4000e3f0:	2e08      	cmp	r6, #8
4000e3f2:	f848 0f04 	str.w	r0, [r8, #4]!
4000e3f6:	d1f5      	bne.n	4000e3e4 <ddr3TipXsbCompareTest+0x30>
4000e3f8:	4638      	mov	r0, r7
4000e3fa:	2103      	movs	r1, #3
4000e3fc:	f7ff f89e 	bl	4000d53c <ddr3TipLoadPatternToMem>
4000e400:	4e5a      	ldr	r6, [pc, #360]	; (4000e56c <ddr3TipXsbCompareTest+0x1b8>)
4000e402:	6030      	str	r0, [r6, #0]
4000e404:	b9b0      	cbnz	r0, 4000e434 <ddr3TipXsbCompareTest+0x80>
4000e406:	4638      	mov	r0, r7
4000e408:	f7fd fa02 	bl	4000b810 <ddr3TipResetFifoPtr>
4000e40c:	6030      	str	r0, [r6, #0]
4000e40e:	b988      	cbnz	r0, 4000e434 <ddr3TipXsbCompareTest+0x80>
4000e410:	f8df 8174 	ldr.w	r8, [pc, #372]	; 4000e588 <ddr3TipXsbCompareTest+0x1d4>
4000e414:	a908      	add	r1, sp, #32
4000e416:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
4000e41a:	4638      	mov	r0, r7
4000e41c:	f8d8 2000 	ldr.w	r2, [r8]
4000e420:	00db      	lsls	r3, r3, #3
4000e422:	9100      	str	r1, [sp, #0]
4000e424:	4629      	mov	r1, r5
4000e426:	eb03 7202 	add.w	r2, r3, r2, lsl #28
4000e42a:	2301      	movs	r3, #1
4000e42c:	f002 ff50 	bl	400112d0 <ddr3TipExtRead>
4000e430:	6030      	str	r0, [r6, #0]
4000e432:	b118      	cbz	r0, 4000e43c <ddr3TipXsbCompareTest+0x88>
4000e434:	f003 fa0e 	bl	40011854 <gtBreakOnFail>
4000e438:	6830      	ldr	r0, [r6, #0]
4000e43a:	e092      	b.n	4000e562 <ddr3TipXsbCompareTest+0x1ae>
4000e43c:	4b4c      	ldr	r3, [pc, #304]	; (4000e570 <ddr3TipXsbCompareTest+0x1bc>)
4000e43e:	781b      	ldrb	r3, [r3, #0]
4000e440:	2b01      	cmp	r3, #1
4000e442:	d816      	bhi.n	4000e472 <ddr3TipXsbCompareTest+0xbe>
4000e444:	9b08      	ldr	r3, [sp, #32]
4000e446:	462a      	mov	r2, r5
4000e448:	484a      	ldr	r0, [pc, #296]	; (4000e574 <ddr3TipXsbCompareTest+0x1c0>)
4000e44a:	9300      	str	r3, [sp, #0]
4000e44c:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000e44e:	9301      	str	r3, [sp, #4]
4000e450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000e452:	9302      	str	r3, [sp, #8]
4000e454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000e456:	9303      	str	r3, [sp, #12]
4000e458:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000e45a:	9304      	str	r3, [sp, #16]
4000e45c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000e45e:	9305      	str	r3, [sp, #20]
4000e460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000e462:	9306      	str	r3, [sp, #24]
4000e464:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000e466:	9307      	str	r3, [sp, #28]
4000e468:	4623      	mov	r3, r4
4000e46a:	f8d8 1000 	ldr.w	r1, [r8]
4000e46e:	f006 f8e1 	bl	40014634 <mvPrintf>
4000e472:	4b41      	ldr	r3, [pc, #260]	; (4000e578 <ddr3TipXsbCompareTest+0x1c4>)
4000e474:	a810      	add	r0, sp, #64	; 0x40
4000e476:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
4000e47a:	681a      	ldr	r2, [r3, #0]
4000e47c:	2300      	movs	r3, #0
4000e47e:	461e      	mov	r6, r3
4000e480:	0097      	lsls	r7, r2, #2
4000e482:	4611      	mov	r1, r2
4000e484:	eb00 0c07 	add.w	ip, r0, r7
4000e488:	a808      	add	r0, sp, #32
4000e48a:	19c7      	adds	r7, r0, r7
4000e48c:	483b      	ldr	r0, [pc, #236]	; (4000e57c <ddr3TipXsbCompareTest+0x1c8>)
4000e48e:	e00d      	b.n	4000e4ac <ddr3TipXsbCompareTest+0xf8>
4000e490:	f857 8003 	ldr.w	r8, [r7, r3]
4000e494:	f85c 9003 	ldr.w	r9, [ip, r3]
4000e498:	ea89 0908 	eor.w	r9, r9, r8
4000e49c:	f850 8024 	ldr.w	r8, [r0, r4, lsl #2]
4000e4a0:	ea19 0f08 	tst.w	r9, r8
4000e4a4:	bf08      	it	eq
4000e4a6:	3601      	addeq	r6, #1
4000e4a8:	3101      	adds	r1, #1
4000e4aa:	3304      	adds	r3, #4
4000e4ac:	4551      	cmp	r1, sl
4000e4ae:	d3ef      	bcc.n	4000e490 <ddr3TipXsbCompareTest+0xdc>
4000e4b0:	ebc2 0a0a 	rsb	sl, r2, sl
4000e4b4:	4f2e      	ldr	r7, [pc, #184]	; (4000e570 <ddr3TipXsbCompareTest+0x1bc>)
4000e4b6:	4556      	cmp	r6, sl
4000e4b8:	d116      	bne.n	4000e4e8 <ddr3TipXsbCompareTest+0x134>
4000e4ba:	2305      	movs	r3, #5
4000e4bc:	4e30      	ldr	r6, [pc, #192]	; (4000e580 <ddr3TipXsbCompareTest+0x1cc>)
4000e4be:	fb03 4305 	mla	r3, r3, r5, r4
4000e4c2:	f806 b033 	strb.w	fp, [r6, r3, lsl #3]
4000e4c6:	783b      	ldrb	r3, [r7, #0]
4000e4c8:	2b01      	cmp	r3, #1
4000e4ca:	d805      	bhi.n	4000e4d8 <ddr3TipXsbCompareTest+0x124>
4000e4cc:	482d      	ldr	r0, [pc, #180]	; (4000e584 <ddr3TipXsbCompareTest+0x1d0>)
4000e4ce:	4659      	mov	r1, fp
4000e4d0:	462a      	mov	r2, r5
4000e4d2:	4623      	mov	r3, r4
4000e4d4:	f006 f8ae 	bl	40014634 <mvPrintf>
4000e4d8:	2305      	movs	r3, #5
4000e4da:	2000      	movs	r0, #0
4000e4dc:	fb03 4405 	mla	r4, r3, r5, r4
4000e4e0:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
4000e4e4:	6070      	str	r0, [r6, #4]
4000e4e6:	e03c      	b.n	4000e562 <ddr3TipXsbCompareTest+0x1ae>
4000e4e8:	783b      	ldrb	r3, [r7, #0]
4000e4ea:	2b01      	cmp	r3, #1
4000e4ec:	d807      	bhi.n	4000e4fe <ddr3TipXsbCompareTest+0x14a>
4000e4ee:	4b26      	ldr	r3, [pc, #152]	; (4000e588 <ddr3TipXsbCompareTest+0x1d4>)
4000e4f0:	462a      	mov	r2, r5
4000e4f2:	9600      	str	r6, [sp, #0]
4000e4f4:	4825      	ldr	r0, [pc, #148]	; (4000e58c <ddr3TipXsbCompareTest+0x1d8>)
4000e4f6:	6819      	ldr	r1, [r3, #0]
4000e4f8:	4623      	mov	r3, r4
4000e4fa:	f006 f89b 	bl	40014634 <mvPrintf>
4000e4fe:	783b      	ldrb	r3, [r7, #0]
4000e500:	2b01      	cmp	r3, #1
4000e502:	d80e      	bhi.n	4000e522 <ddr3TipXsbCompareTest+0x16e>
4000e504:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000e506:	a910      	add	r1, sp, #64	; 0x40
4000e508:	4821      	ldr	r0, [pc, #132]	; (4000e590 <ddr3TipXsbCompareTest+0x1dc>)
4000e50a:	9300      	str	r3, [sp, #0]
4000e50c:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000e50e:	9301      	str	r3, [sp, #4]
4000e510:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000e512:	9302      	str	r3, [sp, #8]
4000e514:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000e516:	9303      	str	r3, [sp, #12]
4000e518:	9b17      	ldr	r3, [sp, #92]	; 0x5c
4000e51a:	9304      	str	r3, [sp, #16]
4000e51c:	c90e      	ldmia	r1, {r1, r2, r3}
4000e51e:	f006 f889 	bl	40014634 <mvPrintf>
4000e522:	4b13      	ldr	r3, [pc, #76]	; (4000e570 <ddr3TipXsbCompareTest+0x1bc>)
4000e524:	781b      	ldrb	r3, [r3, #0]
4000e526:	2b01      	cmp	r3, #1
4000e528:	d80e      	bhi.n	4000e548 <ddr3TipXsbCompareTest+0x194>
4000e52a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000e52c:	a908      	add	r1, sp, #32
4000e52e:	4819      	ldr	r0, [pc, #100]	; (4000e594 <ddr3TipXsbCompareTest+0x1e0>)
4000e530:	9300      	str	r3, [sp, #0]
4000e532:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000e534:	9301      	str	r3, [sp, #4]
4000e536:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000e538:	9302      	str	r3, [sp, #8]
4000e53a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000e53c:	9303      	str	r3, [sp, #12]
4000e53e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000e540:	9304      	str	r3, [sp, #16]
4000e542:	c90e      	ldmia	r1, {r1, r2, r3}
4000e544:	f006 f876 	bl	40014634 <mvPrintf>
4000e548:	4b09      	ldr	r3, [pc, #36]	; (4000e570 <ddr3TipXsbCompareTest+0x1bc>)
4000e54a:	781b      	ldrb	r3, [r3, #0]
4000e54c:	2b01      	cmp	r3, #1
4000e54e:	d807      	bhi.n	4000e560 <ddr3TipXsbCompareTest+0x1ac>
4000e550:	4b0d      	ldr	r3, [pc, #52]	; (4000e588 <ddr3TipXsbCompareTest+0x1d4>)
4000e552:	462a      	mov	r2, r5
4000e554:	9600      	str	r6, [sp, #0]
4000e556:	480d      	ldr	r0, [pc, #52]	; (4000e58c <ddr3TipXsbCompareTest+0x1d8>)
4000e558:	6819      	ldr	r1, [r3, #0]
4000e55a:	4623      	mov	r3, r4
4000e55c:	f006 f86a 	bl	40014634 <mvPrintf>
4000e560:	2001      	movs	r0, #1
4000e562:	b019      	add	sp, #100	; 0x64
4000e564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e568:	40020428 	andmi	r0, r2, r8, lsr #8
4000e56c:	400206c0 	andmi	r0, r2, r0, asr #13
4000e570:	40018743 	andmi	r8, r1, r3, asr #14
4000e574:	40015eda 	ldrdmi	r5, [r1], -sl
4000e578:	400207bc 			; <UNDEFINED> instruction: 0x400207bc
4000e57c:	40017730 	andmi	r7, r1, r0, lsr r7
4000e580:	4002064c 	andmi	r0, r2, ip, asr #12
4000e584:	40015f22 	andmi	r5, r1, r2, lsr #30
4000e588:	400207cc 	andmi	r0, r2, ip, asr #15
4000e58c:	40015f57 	andmi	r5, r1, r7, asr pc
4000e590:	40015f9a 	mulmi	r1, sl, pc	; <UNPREDICTABLE>
4000e594:	40015fd6 	ldrdmi	r5, [r1], -r6

Disassembly of section .text.ddr3TipWlSuppAlignPhaseShift:

4000e598 <ddr3TipWlSuppAlignPhaseShift>:
ddr3TipWlSuppAlignPhaseShift():
4000e598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
4000e59c:	f04f 0e05 	mov.w	lr, #5
4000e5a0:	fb0e 2e01 	mla	lr, lr, r1, r2
4000e5a4:	4b7f      	ldr	r3, [pc, #508]	; (4000e7a4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000e5a6:	2600      	movs	r6, #0
4000e5a8:	b087      	sub	sp, #28
4000e5aa:	4607      	mov	r7, r0
4000e5ac:	460d      	mov	r5, r1
4000e5ae:	4614      	mov	r4, r2
4000e5b0:	f803 603e 	strb.w	r6, [r3, lr, lsl #3]
4000e5b4:	4633      	mov	r3, r6
4000e5b6:	f7ff fefd 	bl	4000e3b4 <ddr3TipXsbCompareTest>
4000e5ba:	2800      	cmp	r0, #0
4000e5bc:	f000 80ee 	beq.w	4000e79c <ddr3TipWlSuppAlignPhaseShift+0x204>
4000e5c0:	4b79      	ldr	r3, [pc, #484]	; (4000e7a8 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000e5c2:	4632      	mov	r2, r6
4000e5c4:	9600      	str	r6, [sp, #0]
4000e5c6:	4638      	mov	r0, r7
4000e5c8:	4629      	mov	r1, r5
4000e5ca:	4e78      	ldr	r6, [pc, #480]	; (4000e7ac <ddr3TipWlSuppAlignPhaseShift+0x214>)
4000e5cc:	681b      	ldr	r3, [r3, #0]
4000e5ce:	009b      	lsls	r3, r3, #2
4000e5d0:	9301      	str	r3, [sp, #4]
4000e5d2:	ab05      	add	r3, sp, #20
4000e5d4:	9302      	str	r3, [sp, #8]
4000e5d6:	4623      	mov	r3, r4
4000e5d8:	f7fc f8e8 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000e5dc:	6030      	str	r0, [r6, #0]
4000e5de:	b118      	cbz	r0, 4000e5e8 <ddr3TipWlSuppAlignPhaseShift+0x50>
4000e5e0:	f003 f938 	bl	40011854 <gtBreakOnFail>
4000e5e4:	6830      	ldr	r0, [r6, #0]
4000e5e6:	e0d9      	b.n	4000e79c <ddr3TipWlSuppAlignPhaseShift+0x204>
4000e5e8:	9b05      	ldr	r3, [sp, #20]
4000e5ea:	f3c3 1682 	ubfx	r6, r3, #6, #3
4000e5ee:	2e00      	cmp	r6, #0
4000e5f0:	d033      	beq.n	4000e65a <ddr3TipWlSuppAlignPhaseShift+0xc2>
4000e5f2:	2e01      	cmp	r6, #1
4000e5f4:	d104      	bne.n	4000e600 <ddr3TipWlSuppAlignPhaseShift+0x68>
4000e5f6:	f423 73ef 	bic.w	r3, r3, #478	; 0x1de
4000e5fa:	f023 0301 	bic.w	r3, r3, #1
4000e5fe:	e004      	b.n	4000e60a <ddr3TipWlSuppAlignPhaseShift+0x72>
4000e600:	1eb2      	subs	r2, r6, #2
4000e602:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000e606:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000e60a:	4a67      	ldr	r2, [pc, #412]	; (4000e7a8 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000e60c:	2100      	movs	r1, #0
4000e60e:	9400      	str	r4, [sp, #0]
4000e610:	4638      	mov	r0, r7
4000e612:	9101      	str	r1, [sp, #4]
4000e614:	6812      	ldr	r2, [r2, #0]
4000e616:	9303      	str	r3, [sp, #12]
4000e618:	460b      	mov	r3, r1
4000e61a:	0092      	lsls	r2, r2, #2
4000e61c:	9202      	str	r2, [sp, #8]
4000e61e:	462a      	mov	r2, r5
4000e620:	f7fc f94a 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000e624:	4638      	mov	r0, r7
4000e626:	4629      	mov	r1, r5
4000e628:	4622      	mov	r2, r4
4000e62a:	23fe      	movs	r3, #254	; 0xfe
4000e62c:	f7ff fec2 	bl	4000e3b4 <ddr3TipXsbCompareTest>
4000e630:	b980      	cbnz	r0, 4000e654 <ddr3TipWlSuppAlignPhaseShift+0xbc>
4000e632:	2305      	movs	r3, #5
4000e634:	4f5b      	ldr	r7, [pc, #364]	; (4000e7a4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000e636:	22fe      	movs	r2, #254	; 0xfe
4000e638:	fb03 4305 	mla	r3, r3, r5, r4
4000e63c:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000e640:	4b5b      	ldr	r3, [pc, #364]	; (4000e7b0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000e642:	781b      	ldrb	r3, [r3, #0]
4000e644:	2b01      	cmp	r3, #1
4000e646:	f200 808b 	bhi.w	4000e760 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000e64a:	f06f 0301 	mvn.w	r3, #1
4000e64e:	4859      	ldr	r0, [pc, #356]	; (4000e7b4 <ddr3TipWlSuppAlignPhaseShift+0x21c>)
4000e650:	9300      	str	r3, [sp, #0]
4000e652:	e080      	b.n	4000e756 <ddr3TipWlSuppAlignPhaseShift+0x1be>
4000e654:	2e05      	cmp	r6, #5
4000e656:	f200 808b 	bhi.w	4000e770 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000e65a:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4000e7a8 <ddr3TipWlSuppAlignPhaseShift+0x210>
4000e65e:	1cb2      	adds	r2, r6, #2
4000e660:	f04f 0800 	mov.w	r8, #0
4000e664:	4638      	mov	r0, r7
4000e666:	4641      	mov	r1, r8
4000e668:	9400      	str	r4, [sp, #0]
4000e66a:	f8d9 3000 	ldr.w	r3, [r9]
4000e66e:	f8cd 8004 	str.w	r8, [sp, #4]
4000e672:	009b      	lsls	r3, r3, #2
4000e674:	9302      	str	r3, [sp, #8]
4000e676:	9b05      	ldr	r3, [sp, #20]
4000e678:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000e67c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000e680:	462a      	mov	r2, r5
4000e682:	9303      	str	r3, [sp, #12]
4000e684:	4643      	mov	r3, r8
4000e686:	f7fc f917 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000e68a:	4638      	mov	r0, r7
4000e68c:	4629      	mov	r1, r5
4000e68e:	4622      	mov	r2, r4
4000e690:	2302      	movs	r3, #2
4000e692:	f7ff fe8f 	bl	4000e3b4 <ddr3TipXsbCompareTest>
4000e696:	b958      	cbnz	r0, 4000e6b0 <ddr3TipWlSuppAlignPhaseShift+0x118>
4000e698:	2205      	movs	r2, #5
4000e69a:	4f42      	ldr	r7, [pc, #264]	; (4000e7a4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000e69c:	2302      	movs	r3, #2
4000e69e:	fb02 4205 	mla	r2, r2, r5, r4
4000e6a2:	f807 3032 	strb.w	r3, [r7, r2, lsl #3]
4000e6a6:	4a42      	ldr	r2, [pc, #264]	; (4000e7b0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000e6a8:	7812      	ldrb	r2, [r2, #0]
4000e6aa:	2a01      	cmp	r2, #1
4000e6ac:	d858      	bhi.n	4000e760 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000e6ae:	e050      	b.n	4000e752 <ddr3TipWlSuppAlignPhaseShift+0x1ba>
4000e6b0:	2e03      	cmp	r6, #3
4000e6b2:	d85d      	bhi.n	4000e770 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000e6b4:	f8d9 3000 	ldr.w	r3, [r9]
4000e6b8:	1d32      	adds	r2, r6, #4
4000e6ba:	4641      	mov	r1, r8
4000e6bc:	4638      	mov	r0, r7
4000e6be:	e88d 0110 	stmia.w	sp, {r4, r8}
4000e6c2:	009b      	lsls	r3, r3, #2
4000e6c4:	9302      	str	r3, [sp, #8]
4000e6c6:	9b05      	ldr	r3, [sp, #20]
4000e6c8:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000e6cc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000e6d0:	462a      	mov	r2, r5
4000e6d2:	9303      	str	r3, [sp, #12]
4000e6d4:	4643      	mov	r3, r8
4000e6d6:	f7fc f8ef 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000e6da:	4638      	mov	r0, r7
4000e6dc:	4629      	mov	r1, r5
4000e6de:	4622      	mov	r2, r4
4000e6e0:	2304      	movs	r3, #4
4000e6e2:	f7ff fe67 	bl	4000e3b4 <ddr3TipXsbCompareTest>
4000e6e6:	b960      	cbnz	r0, 4000e702 <ddr3TipWlSuppAlignPhaseShift+0x16a>
4000e6e8:	2305      	movs	r3, #5
4000e6ea:	4f2e      	ldr	r7, [pc, #184]	; (4000e7a4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000e6ec:	2202      	movs	r2, #2
4000e6ee:	fb03 4305 	mla	r3, r3, r5, r4
4000e6f2:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000e6f6:	4b2e      	ldr	r3, [pc, #184]	; (4000e7b0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000e6f8:	781b      	ldrb	r3, [r3, #0]
4000e6fa:	2b01      	cmp	r3, #1
4000e6fc:	d830      	bhi.n	4000e760 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000e6fe:	2304      	movs	r3, #4
4000e700:	e027      	b.n	4000e752 <ddr3TipWlSuppAlignPhaseShift+0x1ba>
4000e702:	2e01      	cmp	r6, #1
4000e704:	d834      	bhi.n	4000e770 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000e706:	f8d9 3000 	ldr.w	r3, [r9]
4000e70a:	1db2      	adds	r2, r6, #6
4000e70c:	4641      	mov	r1, r8
4000e70e:	4638      	mov	r0, r7
4000e710:	e88d 0110 	stmia.w	sp, {r4, r8}
4000e714:	009b      	lsls	r3, r3, #2
4000e716:	9302      	str	r3, [sp, #8]
4000e718:	9b05      	ldr	r3, [sp, #20]
4000e71a:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000e71e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000e722:	462a      	mov	r2, r5
4000e724:	9303      	str	r3, [sp, #12]
4000e726:	4643      	mov	r3, r8
4000e728:	f7fc f8c6 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000e72c:	4638      	mov	r0, r7
4000e72e:	4629      	mov	r1, r5
4000e730:	4622      	mov	r2, r4
4000e732:	2306      	movs	r3, #6
4000e734:	f7ff fe3e 	bl	4000e3b4 <ddr3TipXsbCompareTest>
4000e738:	b9d0      	cbnz	r0, 4000e770 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000e73a:	2305      	movs	r3, #5
4000e73c:	4f19      	ldr	r7, [pc, #100]	; (4000e7a4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000e73e:	2202      	movs	r2, #2
4000e740:	fb03 4305 	mla	r3, r3, r5, r4
4000e744:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000e748:	4b19      	ldr	r3, [pc, #100]	; (4000e7b0 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000e74a:	781b      	ldrb	r3, [r3, #0]
4000e74c:	2b01      	cmp	r3, #1
4000e74e:	d807      	bhi.n	4000e760 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000e750:	2306      	movs	r3, #6
4000e752:	4819      	ldr	r0, [pc, #100]	; (4000e7b8 <ddr3TipWlSuppAlignPhaseShift+0x220>)
4000e754:	9300      	str	r3, [sp, #0]
4000e756:	4631      	mov	r1, r6
4000e758:	462a      	mov	r2, r5
4000e75a:	4623      	mov	r3, r4
4000e75c:	f005 ff6a 	bl	40014634 <mvPrintf>
4000e760:	2305      	movs	r3, #5
4000e762:	2000      	movs	r0, #0
4000e764:	fb03 4405 	mla	r4, r3, r5, r4
4000e768:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
4000e76c:	6078      	str	r0, [r7, #4]
4000e76e:	e015      	b.n	4000e79c <ddr3TipWlSuppAlignPhaseShift+0x204>
4000e770:	4b0d      	ldr	r3, [pc, #52]	; (4000e7a8 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000e772:	2100      	movs	r1, #0
4000e774:	9400      	str	r4, [sp, #0]
4000e776:	4638      	mov	r0, r7
4000e778:	9101      	str	r1, [sp, #4]
4000e77a:	462a      	mov	r2, r5
4000e77c:	681b      	ldr	r3, [r3, #0]
4000e77e:	009b      	lsls	r3, r3, #2
4000e780:	9302      	str	r3, [sp, #8]
4000e782:	9b05      	ldr	r3, [sp, #20]
4000e784:	9303      	str	r3, [sp, #12]
4000e786:	460b      	mov	r3, r1
4000e788:	f7fc f896 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000e78c:	2305      	movs	r3, #5
4000e78e:	2001      	movs	r0, #1
4000e790:	fb03 4405 	mla	r4, r3, r5, r4
4000e794:	4b03      	ldr	r3, [pc, #12]	; (4000e7a4 <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000e796:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
4000e79a:	6060      	str	r0, [r4, #4]
4000e79c:	b007      	add	sp, #28
4000e79e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
4000e7a2:	bf00      	nop
4000e7a4:	4002064c 	andmi	r0, r2, ip, asr #12
4000e7a8:	400207cc 	andmi	r0, r2, ip, asr #15
4000e7ac:	400206c0 	andmi	r0, r2, r0, asr #13
4000e7b0:	40018743 	andmi	r8, r1, r3, asr #14
4000e7b4:	40016012 	andmi	r6, r1, r2, lsl r0
4000e7b8:	40016064 	andmi	r6, r1, r4, rrx

Disassembly of section .text.mvHwsDdr3TipMaxCSGet:

4000e7bc <mvHwsDdr3TipMaxCSGet>:
mvHwsDdr3TipMaxCSGet():
4000e7bc:	b573      	push	{r0, r1, r4, r5, r6, lr}
4000e7be:	2102      	movs	r1, #2
4000e7c0:	2300      	movs	r3, #0
4000e7c2:	4606      	mov	r6, r0
4000e7c4:	9301      	str	r3, [sp, #4]
4000e7c6:	f002 fa61 	bl	40010c8c <ddr3TipDevAttrGet>
4000e7ca:	4b1b      	ldr	r3, [pc, #108]	; (4000e838 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000e7cc:	681b      	ldr	r3, [r3, #0]
4000e7ce:	b2c5      	uxtb	r5, r0
4000e7d0:	bb73      	cbnz	r3, 4000e830 <mvHwsDdr3TipMaxCSGet+0x74>
4000e7d2:	4c1a      	ldr	r4, [pc, #104]	; (4000e83c <mvHwsDdr3TipMaxCSGet+0x80>)
4000e7d4:	b2f0      	uxtb	r0, r6
4000e7d6:	aa01      	add	r2, sp, #4
4000e7d8:	4e19      	ldr	r6, [pc, #100]	; (4000e840 <mvHwsDdr3TipMaxCSGet+0x84>)
4000e7da:	6823      	ldr	r3, [r4, #0]
4000e7dc:	7819      	ldrb	r1, [r3, #0]
4000e7de:	f7fc fb21 	bl	4000ae24 <ddr3TipGetFirstActiveIf>
4000e7e2:	6030      	str	r0, [r6, #0]
4000e7e4:	b908      	cbnz	r0, 4000e7ea <mvHwsDdr3TipMaxCSGet+0x2e>
4000e7e6:	6823      	ldr	r3, [r4, #0]
4000e7e8:	e015      	b.n	4000e816 <mvHwsDdr3TipMaxCSGet+0x5a>
4000e7ea:	f003 f833 	bl	40011854 <gtBreakOnFail>
4000e7ee:	6830      	ldr	r0, [r6, #0]
4000e7f0:	e020      	b.n	4000e834 <mvHwsDdr3TipMaxCSGet+0x78>
4000e7f2:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000e7f6:	fa42 f200 	asr.w	r2, r2, r0
4000e7fa:	07d2      	lsls	r2, r2, #31
4000e7fc:	d50a      	bpl.n	4000e814 <mvHwsDdr3TipMaxCSGet+0x58>
4000e7fe:	2158      	movs	r1, #88	; 0x58
4000e800:	9a01      	ldr	r2, [sp, #4]
4000e802:	434a      	muls	r2, r1
4000e804:	490c      	ldr	r1, [pc, #48]	; (4000e838 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000e806:	eb02 1000 	add.w	r0, r2, r0, lsl #4
4000e80a:	181b      	adds	r3, r3, r0
4000e80c:	680a      	ldr	r2, [r1, #0]
4000e80e:	7918      	ldrb	r0, [r3, #4]
4000e810:	2300      	movs	r3, #0
4000e812:	e003      	b.n	4000e81c <mvHwsDdr3TipMaxCSGet+0x60>
4000e814:	3001      	adds	r0, #1
4000e816:	42a8      	cmp	r0, r5
4000e818:	d3eb      	bcc.n	4000e7f2 <mvHwsDdr3TipMaxCSGet+0x36>
4000e81a:	e7f0      	b.n	4000e7fe <mvHwsDdr3TipMaxCSGet+0x42>
4000e81c:	fa40 f403 	asr.w	r4, r0, r3
4000e820:	f014 0f01 	tst.w	r4, #1
4000e824:	bf18      	it	ne
4000e826:	3201      	addne	r2, #1
4000e828:	3301      	adds	r3, #1
4000e82a:	2b04      	cmp	r3, #4
4000e82c:	d1f6      	bne.n	4000e81c <mvHwsDdr3TipMaxCSGet+0x60>
4000e82e:	600a      	str	r2, [r1, #0]
4000e830:	4b01      	ldr	r3, [pc, #4]	; (4000e838 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000e832:	6818      	ldr	r0, [r3, #0]
4000e834:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
4000e836:	bf00      	nop
4000e838:	400207f0 	strdmi	r0, [r2], -r0	; <UNPREDICTABLE>
4000e83c:	40020428 	andmi	r0, r2, r8, lsr #8
4000e840:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipDynamicReadLeveling:

4000e844 <ddr3TipDynamicReadLeveling>:
ddr3TipDynamicReadLeveling():
4000e844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e848:	b097      	sub	sp, #92	; 0x5c
4000e84a:	4604      	mov	r4, r0
4000e84c:	2500      	movs	r5, #0
4000e84e:	910d      	str	r1, [sp, #52]	; 0x34
4000e850:	f7ff ffb4 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
4000e854:	9515      	str	r5, [sp, #84]	; 0x54
4000e856:	9513      	str	r5, [sp, #76]	; 0x4c
4000e858:	9514      	str	r5, [sp, #80]	; 0x50
4000e85a:	9009      	str	r0, [sp, #36]	; 0x24
4000e85c:	f7fe fdf0 	bl	4000d440 <ddr3TipGetPatternTable>
4000e860:	9008      	str	r0, [sp, #32]
4000e862:	f7fe ff8f 	bl	4000d784 <ddr3TipGetMaskResultsPupRegMap>
4000e866:	2102      	movs	r1, #2
4000e868:	900c      	str	r0, [sp, #48]	; 0x30
4000e86a:	4620      	mov	r0, r4
4000e86c:	f002 fa0e 	bl	40010c8c <ddr3TipDevAttrGet>
4000e870:	ab0e      	add	r3, sp, #56	; 0x38
4000e872:	2105      	movs	r1, #5
4000e874:	462a      	mov	r2, r5
4000e876:	b2c0      	uxtb	r0, r0
4000e878:	900a      	str	r0, [sp, #40]	; 0x28
4000e87a:	2d03      	cmp	r5, #3
4000e87c:	d80b      	bhi.n	4000e896 <ddr3TipDynamicReadLeveling+0x52>
4000e87e:	ae16      	add	r6, sp, #88	; 0x58
4000e880:	fb01 6005 	mla	r0, r1, r5, r6
4000e884:	3501      	adds	r5, #1
4000e886:	f800 2c20 	strb.w	r2, [r0, #-32]
4000e88a:	705a      	strb	r2, [r3, #1]
4000e88c:	709a      	strb	r2, [r3, #2]
4000e88e:	70da      	strb	r2, [r3, #3]
4000e890:	711a      	strb	r2, [r3, #4]
4000e892:	3305      	adds	r3, #5
4000e894:	e7f1      	b.n	4000e87a <ddr3TipDynamicReadLeveling+0x36>
4000e896:	4f79      	ldr	r7, [pc, #484]	; (4000ea7c <ddr3TipDynamicReadLeveling+0x238>)
4000e898:	2300      	movs	r3, #0
4000e89a:	f8df 8200 	ldr.w	r8, [pc, #512]	; 4000ea9c <ddr3TipDynamicReadLeveling+0x258>
4000e89e:	4d78      	ldr	r5, [pc, #480]	; (4000ea80 <ddr3TipDynamicReadLeveling+0x23c>)
4000e8a0:	603b      	str	r3, [r7, #0]
4000e8a2:	e2af      	b.n	4000ee04 <ddr3TipDynamicReadLeveling+0x5c0>
4000e8a4:	f8d8 3000 	ldr.w	r3, [r8]
4000e8a8:	781b      	ldrb	r3, [r3, #0]
4000e8aa:	07d9      	lsls	r1, r3, #31
4000e8ac:	d523      	bpl.n	4000e8f6 <ddr3TipDynamicReadLeveling+0xb2>
4000e8ae:	4b75      	ldr	r3, [pc, #468]	; (4000ea84 <ddr3TipDynamicReadLeveling+0x240>)
4000e8b0:	2201      	movs	r2, #1
4000e8b2:	4975      	ldr	r1, [pc, #468]	; (4000ea88 <ddr3TipDynamicReadLeveling+0x244>)
4000e8b4:	4620      	mov	r0, r4
4000e8b6:	4e72      	ldr	r6, [pc, #456]	; (4000ea80 <ddr3TipDynamicReadLeveling+0x23c>)
4000e8b8:	781b      	ldrb	r3, [r3, #0]
4000e8ba:	54ca      	strb	r2, [r1, r3]
4000e8bc:	2100      	movs	r1, #0
4000e8be:	ab15      	add	r3, sp, #84	; 0x54
4000e8c0:	9300      	str	r3, [sp, #0]
4000e8c2:	460a      	mov	r2, r1
4000e8c4:	f04f 33ff 	mov.w	r3, #4294967295
4000e8c8:	9301      	str	r3, [sp, #4]
4000e8ca:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000e8ce:	f7fb fe61 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000e8d2:	4601      	mov	r1, r0
4000e8d4:	6028      	str	r0, [r5, #0]
4000e8d6:	2800      	cmp	r0, #0
4000e8d8:	f040 828d 	bne.w	4000edf6 <ddr3TipDynamicReadLeveling+0x5b2>
4000e8dc:	2308      	movs	r3, #8
4000e8de:	4620      	mov	r0, r4
4000e8e0:	9300      	str	r3, [sp, #0]
4000e8e2:	460a      	mov	r2, r1
4000e8e4:	9301      	str	r3, [sp, #4]
4000e8e6:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000e8ea:	f7fb fb35 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000e8ee:	6028      	str	r0, [r5, #0]
4000e8f0:	2800      	cmp	r0, #0
4000e8f2:	f040 8280 	bne.w	4000edf6 <ddr3TipDynamicReadLeveling+0x5b2>
4000e8f6:	4620      	mov	r0, r4
4000e8f8:	f8df 9184 	ldr.w	r9, [pc, #388]	; 4000ea80 <ddr3TipDynamicReadLeveling+0x23c>
4000e8fc:	f7fc ff88 	bl	4000b810 <ddr3TipResetFifoPtr>
4000e900:	2303      	movs	r3, #3
4000e902:	2200      	movs	r2, #0
4000e904:	9300      	str	r3, [sp, #0]
4000e906:	9301      	str	r3, [sp, #4]
4000e908:	4620      	mov	r0, r4
4000e90a:	2101      	movs	r1, #1
4000e90c:	f241 6330 	movw	r3, #5680	; 0x1630
4000e910:	f7fb fb22 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000e914:	4602      	mov	r2, r0
4000e916:	6028      	str	r0, [r5, #0]
4000e918:	2800      	cmp	r0, #0
4000e91a:	f040 81dc 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000e91e:	9e08      	ldr	r6, [sp, #32]
4000e920:	2101      	movs	r1, #1
4000e922:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
4000e926:	9001      	str	r0, [sp, #4]
4000e928:	9300      	str	r3, [sp, #0]
4000e92a:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
4000e92e:	9003      	str	r0, [sp, #12]
4000e930:	9004      	str	r0, [sp, #16]
4000e932:	9302      	str	r3, [sp, #8]
4000e934:	683b      	ldr	r3, [r7, #0]
4000e936:	9006      	str	r0, [sp, #24]
4000e938:	9007      	str	r0, [sp, #28]
4000e93a:	4620      	mov	r0, r4
4000e93c:	9305      	str	r3, [sp, #20]
4000e93e:	4613      	mov	r3, r2
4000e940:	f7fe fd12 	bl	4000d368 <ddr3TipConfigureOdpg>
4000e944:	4606      	mov	r6, r0
4000e946:	6028      	str	r0, [r5, #0]
4000e948:	2800      	cmp	r0, #0
4000e94a:	f040 81c4 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000e94e:	9908      	ldr	r1, [sp, #32]
4000e950:	4632      	mov	r2, r6
4000e952:	4620      	mov	r0, r4
4000e954:	6b4b      	ldr	r3, [r1, #52]	; 0x34
4000e956:	2101      	movs	r1, #1
4000e958:	9300      	str	r3, [sp, #0]
4000e95a:	2304      	movs	r3, #4
4000e95c:	f7fe fd82 	bl	4000d464 <ddr3TipLoadPatternToOdpg>
4000e960:	f04f 33ff 	mov.w	r3, #4294967295
4000e964:	4632      	mov	r2, r6
4000e966:	9301      	str	r3, [sp, #4]
4000e968:	4620      	mov	r0, r4
4000e96a:	2101      	movs	r1, #1
4000e96c:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000e970:	9600      	str	r6, [sp, #0]
4000e972:	f7fb faf1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000e976:	4602      	mov	r2, r0
4000e978:	6028      	str	r0, [r5, #0]
4000e97a:	2800      	cmp	r0, #0
4000e97c:	f040 81ab 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000e980:	6839      	ldr	r1, [r7, #0]
4000e982:	4620      	mov	r0, r4
4000e984:	4b41      	ldr	r3, [pc, #260]	; (4000ea8c <ddr3TipDynamicReadLeveling+0x248>)
4000e986:	0089      	lsls	r1, r1, #2
4000e988:	430b      	orrs	r3, r1
4000e98a:	9300      	str	r3, [sp, #0]
4000e98c:	4b40      	ldr	r3, [pc, #256]	; (4000ea90 <ddr3TipDynamicReadLeveling+0x24c>)
4000e98e:	2101      	movs	r1, #1
4000e990:	9301      	str	r3, [sp, #4]
4000e992:	f241 0334 	movw	r3, #4148	; 0x1034
4000e996:	f7fb fadf 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000e99a:	4601      	mov	r1, r0
4000e99c:	6028      	str	r0, [r5, #0]
4000e99e:	2800      	cmp	r0, #0
4000e9a0:	f040 8199 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000e9a4:	f8d8 3000 	ldr.w	r3, [r8]
4000e9a8:	781a      	ldrb	r2, [r3, #0]
4000e9aa:	07d2      	lsls	r2, r2, #31
4000e9ac:	d516      	bpl.n	4000e9dc <ddr3TipDynamicReadLeveling+0x198>
4000e9ae:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
4000e9b2:	4620      	mov	r0, r4
4000e9b4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
4000e9b6:	4a37      	ldr	r2, [pc, #220]	; (4000ea94 <ddr3TipDynamicReadLeveling+0x250>)
4000e9b8:	eb06 1303 	add.w	r3, r6, r3, lsl #4
4000e9bc:	5cd3      	ldrb	r3, [r2, r3]
4000e9be:	460a      	mov	r2, r1
4000e9c0:	045b      	lsls	r3, r3, #17
4000e9c2:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000e9c6:	9300      	str	r3, [sp, #0]
4000e9c8:	4b33      	ldr	r3, [pc, #204]	; (4000ea98 <ddr3TipDynamicReadLeveling+0x254>)
4000e9ca:	9301      	str	r3, [sp, #4]
4000e9cc:	f241 033c 	movw	r3, #4156	; 0x103c
4000e9d0:	f7fb fac2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000e9d4:	6028      	str	r0, [r5, #0]
4000e9d6:	2800      	cmp	r0, #0
4000e9d8:	f040 817d 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000e9dc:	f44f 6350 	mov.w	r3, #3328	; 0xd00
4000e9e0:	4620      	mov	r0, r4
4000e9e2:	9300      	str	r3, [sp, #0]
4000e9e4:	2101      	movs	r1, #1
4000e9e6:	9301      	str	r3, [sp, #4]
4000e9e8:	2200      	movs	r2, #0
4000e9ea:	f503 736d 	add.w	r3, r3, #948	; 0x3b4
4000e9ee:	f7fb fab3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000e9f2:	4606      	mov	r6, r0
4000e9f4:	6028      	str	r0, [r5, #0]
4000e9f6:	2800      	cmp	r0, #0
4000e9f8:	f040 819e 	bne.w	4000ed38 <ddr3TipDynamicReadLeveling+0x4f4>
4000e9fc:	f7fe fec2 	bl	4000d784 <ddr3TipGetMaskResultsPupRegMap>
4000ea00:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000ea04:	900b      	str	r0, [sp, #44]	; 0x2c
4000ea06:	f7fe feab 	bl	4000d760 <ddr3TipGetMaskResultsDqReg>
4000ea0a:	2102      	movs	r1, #2
4000ea0c:	4682      	mov	sl, r0
4000ea0e:	4620      	mov	r0, r4
4000ea10:	f002 f93c 	bl	40010c8c <ddr3TipDevAttrGet>
4000ea14:	fa5f fb80 	uxtb.w	fp, r0
4000ea18:	f83a 3006 	ldrh.w	r3, [sl, r6]
4000ea1c:	4620      	mov	r0, r4
4000ea1e:	2101      	movs	r1, #1
4000ea20:	2200      	movs	r2, #0
4000ea22:	f8cd 9000 	str.w	r9, [sp]
4000ea26:	f8cd 9004 	str.w	r9, [sp, #4]
4000ea2a:	f7fb fa95 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ea2e:	6028      	str	r0, [r5, #0]
4000ea30:	b9c8      	cbnz	r0, 4000ea66 <ddr3TipDynamicReadLeveling+0x222>
4000ea32:	3602      	adds	r6, #2
4000ea34:	2e50      	cmp	r6, #80	; 0x50
4000ea36:	d1ef      	bne.n	4000ea18 <ddr3TipDynamicReadLeveling+0x1d4>
4000ea38:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
4000ea3c:	4623      	mov	r3, r4
4000ea3e:	4606      	mov	r6, r0
4000ea40:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
4000ea44:	464c      	mov	r4, r9
4000ea46:	4699      	mov	r9, r3
4000ea48:	e011      	b.n	4000ea6e <ddr3TipDynamicReadLeveling+0x22a>
4000ea4a:	f834 3b02 	ldrh.w	r3, [r4], #2
4000ea4e:	4648      	mov	r0, r9
4000ea50:	2101      	movs	r1, #1
4000ea52:	2200      	movs	r2, #0
4000ea54:	f8cd a000 	str.w	sl, [sp]
4000ea58:	f8cd a004 	str.w	sl, [sp, #4]
4000ea5c:	f7fb fa7c 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ea60:	6028      	str	r0, [r5, #0]
4000ea62:	b118      	cbz	r0, 4000ea6c <ddr3TipDynamicReadLeveling+0x228>
4000ea64:	464c      	mov	r4, r9
4000ea66:	f002 fef5 	bl	40011854 <gtBreakOnFail>
4000ea6a:	e034      	b.n	4000ead6 <ddr3TipDynamicReadLeveling+0x292>
4000ea6c:	3601      	adds	r6, #1
4000ea6e:	455e      	cmp	r6, fp
4000ea70:	d3eb      	bcc.n	4000ea4a <ddr3TipDynamicReadLeveling+0x206>
4000ea72:	2600      	movs	r6, #0
4000ea74:	464c      	mov	r4, r9
4000ea76:	46b1      	mov	r9, r6
4000ea78:	e02b      	b.n	4000ead2 <ddr3TipDynamicReadLeveling+0x28e>
4000ea7a:	bf00      	nop
4000ea7c:	400207cc 	andmi	r0, r2, ip, asr #15
4000ea80:	400206c0 	andmi	r0, r2, r0, asr #13
4000ea84:	400207d1 	ldrdmi	r0, [r2], -r1
4000ea88:	40020408 	andmi	r0, r2, r8, lsl #8
4000ea8c:	00301b01 	eorseq	r1, r0, r1, lsl #22
4000ea90:	003c3fef 	eorseq	r3, ip, pc, ror #31
4000ea94:	40018eb5 			; <UNDEFINED> instruction: 0x40018eb5
4000ea98:	063ffe00 	ldrteq	pc, [pc], -r0, lsl #28	; <UNPREDICTABLE>
4000ea9c:	40020428 	andmi	r0, r2, r8, lsr #8
4000eaa0:	f8d8 3000 	ldr.w	r3, [r8]
4000eaa4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000eaa8:	fa43 f306 	asr.w	r3, r3, r6
4000eaac:	07db      	lsls	r3, r3, #31
4000eaae:	d50f      	bpl.n	4000ead0 <ddr3TipDynamicReadLeveling+0x28c>
4000eab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000eab2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000eab6:	4620      	mov	r0, r4
4000eab8:	f831 3016 	ldrh.w	r3, [r1, r6, lsl #1]
4000eabc:	2101      	movs	r1, #1
4000eabe:	9201      	str	r2, [sp, #4]
4000eac0:	2200      	movs	r2, #0
4000eac2:	f8cd 9000 	str.w	r9, [sp]
4000eac6:	f7fb fa47 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eaca:	6028      	str	r0, [r5, #0]
4000eacc:	2800      	cmp	r0, #0
4000eace:	d1ca      	bne.n	4000ea66 <ddr3TipDynamicReadLeveling+0x222>
4000ead0:	3601      	adds	r6, #1
4000ead2:	455e      	cmp	r6, fp
4000ead4:	d1e4      	bne.n	4000eaa0 <ddr3TipDynamicReadLeveling+0x25c>
4000ead6:	2200      	movs	r2, #0
4000ead8:	4620      	mov	r0, r4
4000eada:	2101      	movs	r1, #1
4000eadc:	f44f 53ae 	mov.w	r3, #5568	; 0x15c0
4000eae0:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
4000eae4:	e88d 0404 	stmia.w	sp, {r2, sl}
4000eae8:	f7fb fa36 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eaec:	f8df 9358 	ldr.w	r9, [pc, #856]	; 4000ee48 <ddr3TipDynamicReadLeveling+0x604>
4000eaf0:	4602      	mov	r2, r0
4000eaf2:	6028      	str	r0, [r5, #0]
4000eaf4:	2800      	cmp	r0, #0
4000eaf6:	f040 80ee 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000eafa:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
4000eafe:	f04f 4c7f 	mov.w	ip, #4278190080	; 0xff000000
4000eb02:	4620      	mov	r0, r4
4000eb04:	e88d 1008 	stmia.w	sp, {r3, ip}
4000eb08:	2101      	movs	r1, #1
4000eb0a:	f241 53c8 	movw	r3, #5576	; 0x15c8
4000eb0e:	f7fb fa23 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eb12:	4602      	mov	r2, r0
4000eb14:	6028      	str	r0, [r5, #0]
4000eb16:	2800      	cmp	r0, #0
4000eb18:	f040 80dd 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000eb1c:	9000      	str	r0, [sp, #0]
4000eb1e:	2101      	movs	r1, #1
4000eb20:	4620      	mov	r0, r4
4000eb22:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000eb26:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
4000eb2a:	9601      	str	r6, [sp, #4]
4000eb2c:	f7fb fa14 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eb30:	4602      	mov	r2, r0
4000eb32:	6028      	str	r0, [r5, #0]
4000eb34:	2800      	cmp	r0, #0
4000eb36:	f040 80ce 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000eb3a:	4620      	mov	r0, r4
4000eb3c:	2101      	movs	r1, #1
4000eb3e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000eb42:	9600      	str	r6, [sp, #0]
4000eb44:	9601      	str	r6, [sp, #4]
4000eb46:	f7fb fa07 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eb4a:	4602      	mov	r2, r0
4000eb4c:	6028      	str	r0, [r5, #0]
4000eb4e:	2800      	cmp	r0, #0
4000eb50:	f040 80c1 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000eb54:	2601      	movs	r6, #1
4000eb56:	2309      	movs	r3, #9
4000eb58:	4620      	mov	r0, r4
4000eb5a:	9301      	str	r3, [sp, #4]
4000eb5c:	4631      	mov	r1, r6
4000eb5e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000eb62:	9600      	str	r6, [sp, #0]
4000eb64:	f7fb f9f8 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eb68:	4602      	mov	r2, r0
4000eb6a:	6028      	str	r0, [r5, #0]
4000eb6c:	2800      	cmp	r0, #0
4000eb6e:	f040 80b2 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000eb72:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
4000eb76:	4620      	mov	r0, r4
4000eb78:	9300      	str	r3, [sp, #0]
4000eb7a:	4631      	mov	r1, r6
4000eb7c:	9301      	str	r3, [sp, #4]
4000eb7e:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000eb82:	f7fb f9e9 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eb86:	4602      	mov	r2, r0
4000eb88:	6028      	str	r0, [r5, #0]
4000eb8a:	2800      	cmp	r0, #0
4000eb8c:	f040 80a3 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000eb90:	4620      	mov	r0, r4
4000eb92:	4631      	mov	r1, r6
4000eb94:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000eb98:	f8cd a000 	str.w	sl, [sp]
4000eb9c:	f8cd a004 	str.w	sl, [sp, #4]
4000eba0:	f7fb f9da 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eba4:	4682      	mov	sl, r0
4000eba6:	6028      	str	r0, [r5, #0]
4000eba8:	2800      	cmp	r0, #0
4000ebaa:	f040 8094 	bne.w	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000ebae:	4651      	mov	r1, sl
4000ebb0:	4620      	mov	r0, r4
4000ebb2:	f002 f86b 	bl	40010c8c <ddr3TipDevAttrGet>
4000ebb6:	9600      	str	r6, [sp, #0]
4000ebb8:	9601      	str	r6, [sp, #4]
4000ebba:	4631      	mov	r1, r6
4000ebbc:	4652      	mov	r2, sl
4000ebbe:	2802      	cmp	r0, #2
4000ebc0:	4620      	mov	r0, r4
4000ebc2:	f240 8082 	bls.w	4000ecca <ddr3TipDynamicReadLeveling+0x486>
4000ebc6:	f241 0330 	movw	r3, #4144	; 0x1030
4000ebca:	f7fb f9c5 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ebce:	4602      	mov	r2, r0
4000ebd0:	6028      	str	r0, [r5, #0]
4000ebd2:	2800      	cmp	r0, #0
4000ebd4:	d17f      	bne.n	4000ecd6 <ddr3TipDynamicReadLeveling+0x492>
4000ebd6:	4995      	ldr	r1, [pc, #596]	; (4000ee2c <ddr3TipDynamicReadLeveling+0x5e8>)
4000ebd8:	2302      	movs	r3, #2
4000ebda:	4620      	mov	r0, r4
4000ebdc:	9300      	str	r3, [sp, #0]
4000ebde:	9101      	str	r1, [sp, #4]
4000ebe0:	4993      	ldr	r1, [pc, #588]	; (4000ee30 <ddr3TipDynamicReadLeveling+0x5ec>)
4000ebe2:	9102      	str	r1, [sp, #8]
4000ebe4:	4631      	mov	r1, r6
4000ebe6:	f7fb fd8b 	bl	4000a700 <ddr3TipIfPolling>
4000ebea:	b140      	cbz	r0, 4000ebfe <ddr3TipDynamicReadLeveling+0x3ba>
4000ebec:	4b91      	ldr	r3, [pc, #580]	; (4000ee34 <ddr3TipDynamicReadLeveling+0x5f0>)
4000ebee:	781b      	ldrb	r3, [r3, #0]
4000ebf0:	2b03      	cmp	r3, #3
4000ebf2:	f200 8198 	bhi.w	4000ef26 <ddr3TipDynamicReadLeveling+0x6e2>
4000ebf6:	4890      	ldr	r0, [pc, #576]	; (4000ee38 <ddr3TipDynamicReadLeveling+0x5f4>)
4000ebf8:	f005 fd1c 	bl	40014634 <mvPrintf>
4000ebfc:	e193      	b.n	4000ef26 <ddr3TipDynamicReadLeveling+0x6e2>
4000ebfe:	f8d8 3000 	ldr.w	r3, [r8]
4000ec02:	781b      	ldrb	r3, [r3, #0]
4000ec04:	07de      	lsls	r6, r3, #31
4000ec06:	d517      	bpl.n	4000ec38 <ddr3TipDynamicReadLeveling+0x3f4>
4000ec08:	2100      	movs	r1, #0
4000ec0a:	ab13      	add	r3, sp, #76	; 0x4c
4000ec0c:	4620      	mov	r0, r4
4000ec0e:	9300      	str	r3, [sp, #0]
4000ec10:	460a      	mov	r2, r1
4000ec12:	2304      	movs	r3, #4
4000ec14:	9301      	str	r3, [sp, #4]
4000ec16:	f241 0330 	movw	r3, #4144	; 0x1030
4000ec1a:	f7fb fcbb 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000ec1e:	6028      	str	r0, [r5, #0]
4000ec20:	2800      	cmp	r0, #0
4000ec22:	f040 8089 	bne.w	4000ed38 <ddr3TipDynamicReadLeveling+0x4f4>
4000ec26:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000ec28:	b133      	cbz	r3, 4000ec38 <ddr3TipDynamicReadLeveling+0x3f4>
4000ec2a:	4b82      	ldr	r3, [pc, #520]	; (4000ee34 <ddr3TipDynamicReadLeveling+0x5f0>)
4000ec2c:	781b      	ldrb	r3, [r3, #0]
4000ec2e:	2b03      	cmp	r3, #3
4000ec30:	d802      	bhi.n	4000ec38 <ddr3TipDynamicReadLeveling+0x3f4>
4000ec32:	4882      	ldr	r0, [pc, #520]	; (4000ee3c <ddr3TipDynamicReadLeveling+0x5f8>)
4000ec34:	f005 fcfe 	bl	40014634 <mvPrintf>
4000ec38:	f8df 9228 	ldr.w	r9, [pc, #552]	; 4000ee64 <ddr3TipDynamicReadLeveling+0x620>
4000ec3c:	f44f 7380 	mov.w	r3, #256	; 0x100
4000ec40:	2200      	movs	r2, #0
4000ec42:	9300      	str	r3, [sp, #0]
4000ec44:	9301      	str	r3, [sp, #4]
4000ec46:	4620      	mov	r0, r4
4000ec48:	2101      	movs	r1, #1
4000ec4a:	464b      	mov	r3, r9
4000ec4c:	f7fb f984 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ec50:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 4000ee48 <ddr3TipDynamicReadLeveling+0x604>
4000ec54:	4602      	mov	r2, r0
4000ec56:	6028      	str	r0, [r5, #0]
4000ec58:	2800      	cmp	r0, #0
4000ec5a:	d131      	bne.n	4000ecc0 <ddr3TipDynamicReadLeveling+0x47c>
4000ec5c:	4b74      	ldr	r3, [pc, #464]	; (4000ee30 <ddr3TipDynamicReadLeveling+0x5ec>)
4000ec5e:	2601      	movs	r6, #1
4000ec60:	4620      	mov	r0, r4
4000ec62:	e88d 0240 	stmia.w	sp, {r6, r9}
4000ec66:	4631      	mov	r1, r6
4000ec68:	9302      	str	r3, [sp, #8]
4000ec6a:	4613      	mov	r3, r2
4000ec6c:	f7fb fd48 	bl	4000a700 <ddr3TipIfPolling>
4000ec70:	1e02      	subs	r2, r0, #0
4000ec72:	d008      	beq.n	4000ec86 <ddr3TipDynamicReadLeveling+0x442>
4000ec74:	4b6f      	ldr	r3, [pc, #444]	; (4000ee34 <ddr3TipDynamicReadLeveling+0x5f0>)
4000ec76:	781b      	ldrb	r3, [r3, #0]
4000ec78:	2b03      	cmp	r3, #3
4000ec7a:	f200 8157 	bhi.w	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ec7e:	4870      	ldr	r0, [pc, #448]	; (4000ee40 <ddr3TipDynamicReadLeveling+0x5fc>)
4000ec80:	f005 fcd8 	bl	40014634 <mvPrintf>
4000ec84:	e152      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ec86:	f04f 33ff 	mov.w	r3, #4294967295
4000ec8a:	4620      	mov	r0, r4
4000ec8c:	9301      	str	r3, [sp, #4]
4000ec8e:	4631      	mov	r1, r6
4000ec90:	f241 6330 	movw	r3, #5680	; 0x1630
4000ec94:	9200      	str	r2, [sp, #0]
4000ec96:	f7fb f95f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ec9a:	6028      	str	r0, [r5, #0]
4000ec9c:	b980      	cbnz	r0, 4000ecc0 <ddr3TipDynamicReadLeveling+0x47c>
4000ec9e:	f8d8 3000 	ldr.w	r3, [r8]
4000eca2:	781b      	ldrb	r3, [r3, #0]
4000eca4:	07d8      	lsls	r0, r3, #31
4000eca6:	d56c      	bpl.n	4000ed82 <ddr3TipDynamicReadLeveling+0x53e>
4000eca8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
4000ecac:	f04f 0900 	mov.w	r9, #0
4000ecb0:	4623      	mov	r3, r4
4000ecb2:	464e      	mov	r6, r9
4000ecb4:	f8df b178 	ldr.w	fp, [pc, #376]	; 4000ee30 <ddr3TipDynamicReadLeveling+0x5ec>
4000ecb8:	4654      	mov	r4, sl
4000ecba:	46ca      	mov	sl, r9
4000ecbc:	4699      	mov	r9, r3
4000ecbe:	e04e      	b.n	4000ed5e <ddr3TipDynamicReadLeveling+0x51a>
4000ecc0:	f002 fdc8 	bl	40011854 <gtBreakOnFail>
4000ecc4:	f8da 6000 	ldr.w	r6, [sl]
4000ecc8:	e130      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ecca:	4b58      	ldr	r3, [pc, #352]	; (4000ee2c <ddr3TipDynamicReadLeveling+0x5e8>)
4000eccc:	f7fb f944 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ecd0:	6028      	str	r0, [r5, #0]
4000ecd2:	2800      	cmp	r0, #0
4000ecd4:	d0e3      	beq.n	4000ec9e <ddr3TipDynamicReadLeveling+0x45a>
4000ecd6:	f002 fdbd 	bl	40011854 <gtBreakOnFail>
4000ecda:	f8d9 6000 	ldr.w	r6, [r9]
4000ecde:	e125      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ece0:	f8d8 3000 	ldr.w	r3, [r8]
4000ece4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ece8:	fa43 f306 	asr.w	r3, r3, r6
4000ecec:	07d9      	lsls	r1, r3, #31
4000ecee:	d534      	bpl.n	4000ed5a <ddr3TipDynamicReadLeveling+0x516>
4000ecf0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000ecf4:	9300      	str	r3, [sp, #0]
4000ecf6:	8822      	ldrh	r2, [r4, #0]
4000ecf8:	2100      	movs	r1, #0
4000ecfa:	4648      	mov	r0, r9
4000ecfc:	f8cd b008 	str.w	fp, [sp, #8]
4000ed00:	9201      	str	r2, [sp, #4]
4000ed02:	460a      	mov	r2, r1
4000ed04:	f7fb fcfc 	bl	4000a700 <ddr3TipIfPolling>
4000ed08:	1e01      	subs	r1, r0, #0
4000ed0a:	d00a      	beq.n	4000ed22 <ddr3TipDynamicReadLeveling+0x4de>
4000ed0c:	4a49      	ldr	r2, [pc, #292]	; (4000ee34 <ddr3TipDynamicReadLeveling+0x5f0>)
4000ed0e:	7813      	ldrb	r3, [r2, #0]
4000ed10:	2b03      	cmp	r3, #3
4000ed12:	d820      	bhi.n	4000ed56 <ddr3TipDynamicReadLeveling+0x512>
4000ed14:	484b      	ldr	r0, [pc, #300]	; (4000ee44 <ddr3TipDynamicReadLeveling+0x600>)
4000ed16:	2100      	movs	r1, #0
4000ed18:	683a      	ldr	r2, [r7, #0]
4000ed1a:	4633      	mov	r3, r6
4000ed1c:	f005 fc8a 	bl	40014634 <mvPrintf>
4000ed20:	e019      	b.n	4000ed56 <ddr3TipDynamicReadLeveling+0x512>
4000ed22:	8823      	ldrh	r3, [r4, #0]
4000ed24:	aa13      	add	r2, sp, #76	; 0x4c
4000ed26:	4648      	mov	r0, r9
4000ed28:	9200      	str	r2, [sp, #0]
4000ed2a:	22ff      	movs	r2, #255	; 0xff
4000ed2c:	9201      	str	r2, [sp, #4]
4000ed2e:	460a      	mov	r2, r1
4000ed30:	f7fb fc30 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000ed34:	6028      	str	r0, [r5, #0]
4000ed36:	b120      	cbz	r0, 4000ed42 <ddr3TipDynamicReadLeveling+0x4fe>
4000ed38:	f002 fd8c 	bl	40011854 <gtBreakOnFail>
4000ed3c:	4b42      	ldr	r3, [pc, #264]	; (4000ee48 <ddr3TipDynamicReadLeveling+0x604>)
4000ed3e:	681e      	ldr	r6, [r3, #0]
4000ed40:	e0f4      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ed42:	683b      	ldr	r3, [r7, #0]
4000ed44:	2205      	movs	r2, #5
4000ed46:	a916      	add	r1, sp, #88	; 0x58
4000ed48:	fb02 1303 	mla	r3, r2, r3, r1
4000ed4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
4000ed4e:	199b      	adds	r3, r3, r6
4000ed50:	f803 2c20 	strb.w	r2, [r3, #-32]
4000ed54:	e001      	b.n	4000ed5a <ddr3TipDynamicReadLeveling+0x516>
4000ed56:	f04f 0a01 	mov.w	sl, #1
4000ed5a:	3601      	adds	r6, #1
4000ed5c:	3402      	adds	r4, #2
4000ed5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000ed60:	4296      	cmp	r6, r2
4000ed62:	d3bd      	bcc.n	4000ece0 <ddr3TipDynamicReadLeveling+0x49c>
4000ed64:	464c      	mov	r4, r9
4000ed66:	46d1      	mov	r9, sl
4000ed68:	f1ba 0f00 	cmp.w	sl, #0
4000ed6c:	d009      	beq.n	4000ed82 <ddr3TipDynamicReadLeveling+0x53e>
4000ed6e:	4b37      	ldr	r3, [pc, #220]	; (4000ee4c <ddr3TipDynamicReadLeveling+0x608>)
4000ed70:	2200      	movs	r2, #0
4000ed72:	4e37      	ldr	r6, [pc, #220]	; (4000ee50 <ddr3TipDynamicReadLeveling+0x60c>)
4000ed74:	781b      	ldrb	r3, [r3, #0]
4000ed76:	54f2      	strb	r2, [r6, r3]
4000ed78:	4b36      	ldr	r3, [pc, #216]	; (4000ee54 <ddr3TipDynamicReadLeveling+0x610>)
4000ed7a:	681b      	ldr	r3, [r3, #0]
4000ed7c:	2b00      	cmp	r3, #0
4000ed7e:	f000 80d4 	beq.w	4000ef2a <ddr3TipDynamicReadLeveling+0x6e6>
4000ed82:	4b2c      	ldr	r3, [pc, #176]	; (4000ee34 <ddr3TipDynamicReadLeveling+0x5f0>)
4000ed84:	781b      	ldrb	r3, [r3, #0]
4000ed86:	2b02      	cmp	r3, #2
4000ed88:	d802      	bhi.n	4000ed90 <ddr3TipDynamicReadLeveling+0x54c>
4000ed8a:	4833      	ldr	r0, [pc, #204]	; (4000ee58 <ddr3TipDynamicReadLeveling+0x614>)
4000ed8c:	f005 fc52 	bl	40014634 <mvPrintf>
4000ed90:	2308      	movs	r3, #8
4000ed92:	2200      	movs	r2, #0
4000ed94:	9300      	str	r3, [sp, #0]
4000ed96:	4620      	mov	r0, r4
4000ed98:	9301      	str	r3, [sp, #4]
4000ed9a:	2101      	movs	r1, #1
4000ed9c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000eda0:	4e29      	ldr	r6, [pc, #164]	; (4000ee48 <ddr3TipDynamicReadLeveling+0x604>)
4000eda2:	f7fb f8d9 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eda6:	4602      	mov	r2, r0
4000eda8:	6028      	str	r0, [r5, #0]
4000edaa:	bb20      	cbnz	r0, 4000edf6 <ddr3TipDynamicReadLeveling+0x5b2>
4000edac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000edb0:	4620      	mov	r0, r4
4000edb2:	9300      	str	r3, [sp, #0]
4000edb4:	2101      	movs	r1, #1
4000edb6:	9301      	str	r3, [sp, #4]
4000edb8:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000edbc:	f7fb f8cc 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000edc0:	4602      	mov	r2, r0
4000edc2:	6028      	str	r0, [r5, #0]
4000edc4:	b9b8      	cbnz	r0, 4000edf6 <ddr3TipDynamicReadLeveling+0x5b2>
4000edc6:	9000      	str	r0, [sp, #0]
4000edc8:	2101      	movs	r1, #1
4000edca:	4620      	mov	r0, r4
4000edcc:	f241 6330 	movw	r3, #5680	; 0x1630
4000edd0:	f04f 39ff 	mov.w	r9, #4294967295
4000edd4:	f8cd 9004 	str.w	r9, [sp, #4]
4000edd8:	f7fb f8be 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eddc:	4602      	mov	r2, r0
4000edde:	6028      	str	r0, [r5, #0]
4000ede0:	b948      	cbnz	r0, 4000edf6 <ddr3TipDynamicReadLeveling+0x5b2>
4000ede2:	4620      	mov	r0, r4
4000ede4:	2101      	movs	r1, #1
4000ede6:	f241 6330 	movw	r3, #5680	; 0x1630
4000edea:	e88d 0204 	stmia.w	sp, {r2, r9}
4000edee:	f7fb f8b3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000edf2:	6028      	str	r0, [r5, #0]
4000edf4:	b118      	cbz	r0, 4000edfe <ddr3TipDynamicReadLeveling+0x5ba>
4000edf6:	f002 fd2d 	bl	40011854 <gtBreakOnFail>
4000edfa:	6836      	ldr	r6, [r6, #0]
4000edfc:	e096      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000edfe:	683b      	ldr	r3, [r7, #0]
4000ee00:	3301      	adds	r3, #1
4000ee02:	603b      	str	r3, [r7, #0]
4000ee04:	683b      	ldr	r3, [r7, #0]
4000ee06:	9909      	ldr	r1, [sp, #36]	; 0x24
4000ee08:	4e14      	ldr	r6, [pc, #80]	; (4000ee5c <ddr3TipDynamicReadLeveling+0x618>)
4000ee0a:	428b      	cmp	r3, r1
4000ee0c:	f4ff ad4a 	bcc.w	4000e8a4 <ddr3TipDynamicReadLeveling+0x60>
4000ee10:	2300      	movs	r3, #0
4000ee12:	4f13      	ldr	r7, [pc, #76]	; (4000ee60 <ddr3TipDynamicReadLeveling+0x61c>)
4000ee14:	6033      	str	r3, [r6, #0]
4000ee16:	f04f 0905 	mov.w	r9, #5
4000ee1a:	4698      	mov	r8, r3
4000ee1c:	4625      	mov	r5, r4
4000ee1e:	e04b      	b.n	4000eeb8 <ddr3TipDynamicReadLeveling+0x674>
4000ee20:	683b      	ldr	r3, [r7, #0]
4000ee22:	781b      	ldrb	r3, [r3, #0]
4000ee24:	07da      	lsls	r2, r3, #31
4000ee26:	d544      	bpl.n	4000eeb2 <ddr3TipDynamicReadLeveling+0x66e>
4000ee28:	2400      	movs	r4, #0
4000ee2a:	e03f      	b.n	4000eeac <ddr3TipDynamicReadLeveling+0x668>
4000ee2c:	00018488 	andeq	r8, r1, r8, lsl #9
4000ee30:	000f4240 	andeq	r4, pc, r0, asr #4
4000ee34:	40018743 	andmi	r8, r1, r3, asr #14
4000ee38:	400160b6 	strhmi	r6, [r1], -r6	; <UNPREDICTABLE>
4000ee3c:	400160cc 	andmi	r6, r1, ip, asr #1
4000ee40:	400160e4 	andmi	r6, r1, r4, ror #1
4000ee44:	400160f9 	strdmi	r6, [r1], -r9
4000ee48:	400206c0 	andmi	r0, r2, r0, asr #13
4000ee4c:	400207d1 	ldrdmi	r0, [r2], -r1
4000ee50:	40020408 	andmi	r0, r2, r8, lsl #8
4000ee54:	400207e8 	andmi	r0, r2, r8, ror #15
4000ee58:	40016129 	andmi	r6, r1, r9, lsr #2
4000ee5c:	400207cc 	andmi	r0, r2, ip, asr #15
4000ee60:	40020428 	andmi	r0, r2, r8, lsr #8
4000ee64:	000186d4 	ldrdeq	r8, [r1], -r4
4000ee68:	683b      	ldr	r3, [r7, #0]
4000ee6a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ee6e:	fa43 f304 	asr.w	r3, r3, r4
4000ee72:	07db      	lsls	r3, r3, #31
4000ee74:	d519      	bpl.n	4000eeaa <ddr3TipDynamicReadLeveling+0x666>
4000ee76:	6833      	ldr	r3, [r6, #0]
4000ee78:	a916      	add	r1, sp, #88	; 0x58
4000ee7a:	4628      	mov	r0, r5
4000ee7c:	fb09 1203 	mla	r2, r9, r3, r1
4000ee80:	2b00      	cmp	r3, #0
4000ee82:	bf14      	ite	ne
4000ee84:	2306      	movne	r3, #6
4000ee86:	2302      	moveq	r3, #2
4000ee88:	1912      	adds	r2, r2, r4
4000ee8a:	f812 2c20 	ldrb.w	r2, [r2, #-32]
4000ee8e:	9302      	str	r3, [sp, #8]
4000ee90:	f002 011f 	and.w	r1, r2, #31
4000ee94:	e88d 0110 	stmia.w	sp, {r4, r8}
4000ee98:	0952      	lsrs	r2, r2, #5
4000ee9a:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
4000ee9e:	2100      	movs	r1, #0
4000eea0:	9203      	str	r2, [sp, #12]
4000eea2:	460b      	mov	r3, r1
4000eea4:	460a      	mov	r2, r1
4000eea6:	f7fb fd07 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000eeaa:	3401      	adds	r4, #1
4000eeac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000eeae:	4294      	cmp	r4, r2
4000eeb0:	d3da      	bcc.n	4000ee68 <ddr3TipDynamicReadLeveling+0x624>
4000eeb2:	6833      	ldr	r3, [r6, #0]
4000eeb4:	3301      	adds	r3, #1
4000eeb6:	6033      	str	r3, [r6, #0]
4000eeb8:	6833      	ldr	r3, [r6, #0]
4000eeba:	9909      	ldr	r1, [sp, #36]	; 0x24
4000eebc:	428b      	cmp	r3, r1
4000eebe:	d3af      	bcc.n	4000ee20 <ddr3TipDynamicReadLeveling+0x5dc>
4000eec0:	4b1c      	ldr	r3, [pc, #112]	; (4000ef34 <ddr3TipDynamicReadLeveling+0x6f0>)
4000eec2:	2100      	movs	r1, #0
4000eec4:	462c      	mov	r4, r5
4000eec6:	6019      	str	r1, [r3, #0]
4000eec8:	4b1b      	ldr	r3, [pc, #108]	; (4000ef38 <ddr3TipDynamicReadLeveling+0x6f4>)
4000eeca:	681b      	ldr	r3, [r3, #0]
4000eecc:	781b      	ldrb	r3, [r3, #0]
4000eece:	07d8      	lsls	r0, r3, #31
4000eed0:	d51a      	bpl.n	4000ef08 <ddr3TipDynamicReadLeveling+0x6c4>
4000eed2:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000eed4:	4628      	mov	r0, r5
4000eed6:	460a      	mov	r2, r1
4000eed8:	4d18      	ldr	r5, [pc, #96]	; (4000ef3c <ddr3TipDynamicReadLeveling+0x6f8>)
4000eeda:	9300      	str	r3, [sp, #0]
4000eedc:	f04f 33ff 	mov.w	r3, #4294967295
4000eee0:	9301      	str	r3, [sp, #4]
4000eee2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000eee6:	f7fb f837 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000eeea:	4601      	mov	r1, r0
4000eeec:	6028      	str	r0, [r5, #0]
4000eeee:	b938      	cbnz	r0, 4000ef00 <ddr3TipDynamicReadLeveling+0x6bc>
4000eef0:	4b13      	ldr	r3, [pc, #76]	; (4000ef40 <ddr3TipDynamicReadLeveling+0x6fc>)
4000eef2:	681b      	ldr	r3, [r3, #0]
4000eef4:	b143      	cbz	r3, 4000ef08 <ddr3TipDynamicReadLeveling+0x6c4>
4000eef6:	4620      	mov	r0, r4
4000eef8:	f000 ff28 	bl	4000fd4c <ddr3TipWriteAdditionalOdtSetting>
4000eefc:	6028      	str	r0, [r5, #0]
4000eefe:	b118      	cbz	r0, 4000ef08 <ddr3TipDynamicReadLeveling+0x6c4>
4000ef00:	f002 fca8 	bl	40011854 <gtBreakOnFail>
4000ef04:	682e      	ldr	r6, [r5, #0]
4000ef06:	e011      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ef08:	4b0b      	ldr	r3, [pc, #44]	; (4000ef38 <ddr3TipDynamicReadLeveling+0x6f4>)
4000ef0a:	681b      	ldr	r3, [r3, #0]
4000ef0c:	781e      	ldrb	r6, [r3, #0]
4000ef0e:	f016 0601 	ands.w	r6, r6, #1
4000ef12:	d00b      	beq.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ef14:	4b0b      	ldr	r3, [pc, #44]	; (4000ef44 <ddr3TipDynamicReadLeveling+0x700>)
4000ef16:	4a0c      	ldr	r2, [pc, #48]	; (4000ef48 <ddr3TipDynamicReadLeveling+0x704>)
4000ef18:	781b      	ldrb	r3, [r3, #0]
4000ef1a:	5cd6      	ldrb	r6, [r2, r3]
4000ef1c:	f1d6 0601 	rsbs	r6, r6, #1
4000ef20:	bf38      	it	cc
4000ef22:	2600      	movcc	r6, #0
4000ef24:	e002      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ef26:	2601      	movs	r6, #1
4000ef28:	e000      	b.n	4000ef2c <ddr3TipDynamicReadLeveling+0x6e8>
4000ef2a:	4656      	mov	r6, sl
4000ef2c:	4630      	mov	r0, r6
4000ef2e:	b017      	add	sp, #92	; 0x5c
4000ef30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ef34:	400207cc 	andmi	r0, r2, ip, asr #15
4000ef38:	40020428 	andmi	r0, r2, r8, lsr #8
4000ef3c:	400206c0 	andmi	r0, r2, r0, asr #13
4000ef40:	4001875c 	andmi	r8, r1, ip, asr r7
4000ef44:	400207d1 	ldrdmi	r0, [r2], -r1
4000ef48:	40020408 	andmi	r0, r2, r8, lsl #8

Disassembly of section .text.ddr3TipLegacyDynamicWriteLeveling:

4000ef4c <ddr3TipLegacyDynamicWriteLeveling>:
ddr3TipLegacyDynamicWriteLeveling():
4000ef4c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000ef4e:	4604      	mov	r4, r0
4000ef50:	f7ff fc34 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
4000ef54:	2300      	movs	r3, #0
4000ef56:	2101      	movs	r1, #1
4000ef58:	461a      	mov	r2, r3
4000ef5a:	e005      	b.n	4000ef68 <ddr3TipLegacyDynamicWriteLeveling+0x1c>
4000ef5c:	f102 0514 	add.w	r5, r2, #20
4000ef60:	3201      	adds	r2, #1
4000ef62:	fa01 f505 	lsl.w	r5, r1, r5
4000ef66:	432b      	orrs	r3, r5
4000ef68:	4282      	cmp	r2, r0
4000ef6a:	d1f7      	bne.n	4000ef5c <ddr3TipLegacyDynamicWriteLeveling+0x10>
4000ef6c:	4a1e      	ldr	r2, [pc, #120]	; (4000efe8 <ddr3TipLegacyDynamicWriteLeveling+0x9c>)
4000ef6e:	6812      	ldr	r2, [r2, #0]
4000ef70:	7810      	ldrb	r0, [r2, #0]
4000ef72:	f010 0001 	ands.w	r0, r0, #1
4000ef76:	d034      	beq.n	4000efe2 <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000ef78:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000ef7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000ef80:	f043 0308 	orr.w	r3, r3, #8
4000ef84:	4620      	mov	r0, r4
4000ef86:	9300      	str	r3, [sp, #0]
4000ef88:	2101      	movs	r1, #1
4000ef8a:	f04f 33ff 	mov.w	r3, #4294967295
4000ef8e:	2200      	movs	r2, #0
4000ef90:	9301      	str	r3, [sp, #4]
4000ef92:	462b      	mov	r3, r5
4000ef94:	f7fa ffe0 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ef98:	4e14      	ldr	r6, [pc, #80]	; (4000efec <ddr3TipLegacyDynamicWriteLeveling+0xa0>)
4000ef9a:	6030      	str	r0, [r6, #0]
4000ef9c:	b940      	cbnz	r0, 4000efb0 <ddr3TipLegacyDynamicWriteLeveling+0x64>
4000ef9e:	4b14      	ldr	r3, [pc, #80]	; (4000eff0 <ddr3TipLegacyDynamicWriteLeveling+0xa4>)
4000efa0:	4621      	mov	r1, r4
4000efa2:	b2e0      	uxtb	r0, r4
4000efa4:	2214      	movs	r2, #20
4000efa6:	681b      	ldr	r3, [r3, #0]
4000efa8:	4798      	blx	r3
4000efaa:	4601      	mov	r1, r0
4000efac:	6030      	str	r0, [r6, #0]
4000efae:	b118      	cbz	r0, 4000efb8 <ddr3TipLegacyDynamicWriteLeveling+0x6c>
4000efb0:	f002 fc50 	bl	40011854 <gtBreakOnFail>
4000efb4:	6830      	ldr	r0, [r6, #0]
4000efb6:	e014      	b.n	4000efe2 <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000efb8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000efbc:	e88d 0028 	stmia.w	sp, {r3, r5}
4000efc0:	4b0c      	ldr	r3, [pc, #48]	; (4000eff4 <ddr3TipLegacyDynamicWriteLeveling+0xa8>)
4000efc2:	4620      	mov	r0, r4
4000efc4:	460a      	mov	r2, r1
4000efc6:	9302      	str	r3, [sp, #8]
4000efc8:	460b      	mov	r3, r1
4000efca:	f7fb fb99 	bl	4000a700 <ddr3TipIfPolling>
4000efce:	2800      	cmp	r0, #0
4000efd0:	d007      	beq.n	4000efe2 <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000efd2:	4b09      	ldr	r3, [pc, #36]	; (4000eff8 <ddr3TipLegacyDynamicWriteLeveling+0xac>)
4000efd4:	781b      	ldrb	r3, [r3, #0]
4000efd6:	2b03      	cmp	r3, #3
4000efd8:	d802      	bhi.n	4000efe0 <ddr3TipLegacyDynamicWriteLeveling+0x94>
4000efda:	4808      	ldr	r0, [pc, #32]	; (4000effc <ddr3TipLegacyDynamicWriteLeveling+0xb0>)
4000efdc:	f005 fb2a 	bl	40014634 <mvPrintf>
4000efe0:	2001      	movs	r0, #1
4000efe2:	b004      	add	sp, #16
4000efe4:	bd70      	pop	{r4, r5, r6, pc}
4000efe6:	bf00      	nop
4000efe8:	40020428 	andmi	r0, r2, r8, lsr #8
4000efec:	400206c0 	andmi	r0, r2, r0, asr #13
4000eff0:	40019110 	andmi	r9, r1, r0, lsl r1
4000eff4:	000f4240 	andeq	r4, pc, r0, asr #4
4000eff8:	40018743 	andmi	r8, r1, r3, asr #14
4000effc:	40016141 	andmi	r6, r1, r1, asr #2

Disassembly of section .text.ddr3TipLegacyDynamicReadLeveling:

4000f000 <ddr3TipLegacyDynamicReadLeveling>:
ddr3TipLegacyDynamicReadLeveling():
4000f000:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000f002:	4604      	mov	r4, r0
4000f004:	f7ff fbda 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
4000f008:	2300      	movs	r3, #0
4000f00a:	2101      	movs	r1, #1
4000f00c:	461a      	mov	r2, r3
4000f00e:	e005      	b.n	4000f01c <ddr3TipLegacyDynamicReadLeveling+0x1c>
4000f010:	f102 0514 	add.w	r5, r2, #20
4000f014:	3201      	adds	r2, #1
4000f016:	fa01 f505 	lsl.w	r5, r1, r5
4000f01a:	432b      	orrs	r3, r5
4000f01c:	4282      	cmp	r2, r0
4000f01e:	d1f7      	bne.n	4000f010 <ddr3TipLegacyDynamicReadLeveling+0x10>
4000f020:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000f024:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000f028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000f02c:	4620      	mov	r0, r4
4000f02e:	9300      	str	r3, [sp, #0]
4000f030:	2101      	movs	r1, #1
4000f032:	f04f 33ff 	mov.w	r3, #4294967295
4000f036:	2200      	movs	r2, #0
4000f038:	9301      	str	r3, [sp, #4]
4000f03a:	462b      	mov	r3, r5
4000f03c:	f7fa ff8c 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f040:	4e16      	ldr	r6, [pc, #88]	; (4000f09c <ddr3TipLegacyDynamicReadLeveling+0x9c>)
4000f042:	6030      	str	r0, [r6, #0]
4000f044:	b940      	cbnz	r0, 4000f058 <ddr3TipLegacyDynamicReadLeveling+0x58>
4000f046:	4b16      	ldr	r3, [pc, #88]	; (4000f0a0 <ddr3TipLegacyDynamicReadLeveling+0xa0>)
4000f048:	4621      	mov	r1, r4
4000f04a:	b2e0      	uxtb	r0, r4
4000f04c:	2214      	movs	r2, #20
4000f04e:	681b      	ldr	r3, [r3, #0]
4000f050:	4798      	blx	r3
4000f052:	4601      	mov	r1, r0
4000f054:	6030      	str	r0, [r6, #0]
4000f056:	b118      	cbz	r0, 4000f060 <ddr3TipLegacyDynamicReadLeveling+0x60>
4000f058:	f002 fbfc 	bl	40011854 <gtBreakOnFail>
4000f05c:	6830      	ldr	r0, [r6, #0]
4000f05e:	e01a      	b.n	4000f096 <ddr3TipLegacyDynamicReadLeveling+0x96>
4000f060:	4b10      	ldr	r3, [pc, #64]	; (4000f0a4 <ddr3TipLegacyDynamicReadLeveling+0xa4>)
4000f062:	681b      	ldr	r3, [r3, #0]
4000f064:	7818      	ldrb	r0, [r3, #0]
4000f066:	f010 0001 	ands.w	r0, r0, #1
4000f06a:	d014      	beq.n	4000f096 <ddr3TipLegacyDynamicReadLeveling+0x96>
4000f06c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000f070:	e88d 0028 	stmia.w	sp, {r3, r5}
4000f074:	4b0c      	ldr	r3, [pc, #48]	; (4000f0a8 <ddr3TipLegacyDynamicReadLeveling+0xa8>)
4000f076:	4620      	mov	r0, r4
4000f078:	460a      	mov	r2, r1
4000f07a:	9302      	str	r3, [sp, #8]
4000f07c:	460b      	mov	r3, r1
4000f07e:	f7fb fb3f 	bl	4000a700 <ddr3TipIfPolling>
4000f082:	2800      	cmp	r0, #0
4000f084:	d007      	beq.n	4000f096 <ddr3TipLegacyDynamicReadLeveling+0x96>
4000f086:	4b09      	ldr	r3, [pc, #36]	; (4000f0ac <ddr3TipLegacyDynamicReadLeveling+0xac>)
4000f088:	781b      	ldrb	r3, [r3, #0]
4000f08a:	2b03      	cmp	r3, #3
4000f08c:	d802      	bhi.n	4000f094 <ddr3TipLegacyDynamicReadLeveling+0x94>
4000f08e:	4808      	ldr	r0, [pc, #32]	; (4000f0b0 <ddr3TipLegacyDynamicReadLeveling+0xb0>)
4000f090:	f005 fad0 	bl	40014634 <mvPrintf>
4000f094:	2001      	movs	r0, #1
4000f096:	b004      	add	sp, #16
4000f098:	bd70      	pop	{r4, r5, r6, pc}
4000f09a:	bf00      	nop
4000f09c:	400206c0 	andmi	r0, r2, r0, asr #13
4000f0a0:	40019110 	andmi	r9, r1, r0, lsl r1
4000f0a4:	40020428 	andmi	r0, r2, r8, lsr #8
4000f0a8:	000f4240 	andeq	r4, pc, r0, asr #4
4000f0ac:	40018743 	andmi	r8, r1, r3, asr #14
4000f0b0:	40016163 	andmi	r6, r1, r3, ror #2

Disassembly of section .text.ddr3TipCalcCsMask:

4000f0b4 <ddr3TipCalcCsMask>:
ddr3TipCalcCsMask():
4000f0b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000f0b8:	460c      	mov	r4, r1
4000f0ba:	2102      	movs	r1, #2
4000f0bc:	461e      	mov	r6, r3
4000f0be:	4615      	mov	r5, r2
4000f0c0:	f001 fde4 	bl	40010c8c <ddr3TipDevAttrGet>
4000f0c4:	4b16      	ldr	r3, [pc, #88]	; (4000f120 <ddr3TipCalcCsMask+0x6c>)
4000f0c6:	2758      	movs	r7, #88	; 0x58
4000f0c8:	220f      	movs	r2, #15
4000f0ca:	6032      	str	r2, [r6, #0]
4000f0cc:	fa5f fc80 	uxtb.w	ip, r0
4000f0d0:	6818      	ldr	r0, [r3, #0]
4000f0d2:	2300      	movs	r3, #0
4000f0d4:	fb07 0404 	mla	r4, r7, r4, r0
4000f0d8:	4619      	mov	r1, r3
4000f0da:	e011      	b.n	4000f100 <ddr3TipCalcCsMask+0x4c>
4000f0dc:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
4000f0e0:	fa47 f703 	asr.w	r7, r7, r3
4000f0e4:	f017 0f01 	tst.w	r7, #1
4000f0e8:	d009      	beq.n	4000f0fe <ddr3TipCalcCsMask+0x4a>
4000f0ea:	eb04 1703 	add.w	r7, r4, r3, lsl #4
4000f0ee:	f8d6 8000 	ldr.w	r8, [r6]
4000f0f2:	793f      	ldrb	r7, [r7, #4]
4000f0f4:	4339      	orrs	r1, r7
4000f0f6:	403a      	ands	r2, r7
4000f0f8:	ea28 0707 	bic.w	r7, r8, r7
4000f0fc:	6037      	str	r7, [r6, #0]
4000f0fe:	3301      	adds	r3, #1
4000f100:	4563      	cmp	r3, ip
4000f102:	d3eb      	bcc.n	4000f0dc <ddr3TipCalcCsMask+0x28>
4000f104:	4291      	cmp	r1, r2
4000f106:	d108      	bne.n	4000f11a <ddr3TipCalcCsMask+0x66>
4000f108:	2301      	movs	r3, #1
4000f10a:	fa03 f505 	lsl.w	r5, r3, r5
4000f10e:	6833      	ldr	r3, [r6, #0]
4000f110:	ea63 0505 	orn	r5, r3, r5
4000f114:	f005 050f 	and.w	r5, r5, #15
4000f118:	6035      	str	r5, [r6, #0]
4000f11a:	2000      	movs	r0, #0
4000f11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000f120:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipDynamicWriteLeveling:

4000f124 <ddr3TipDynamicWriteLeveling>:
ddr3TipDynamicWriteLeveling():
4000f124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f128:	2500      	movs	r5, #0
4000f12a:	b09b      	sub	sp, #108	; 0x6c
4000f12c:	2214      	movs	r2, #20
4000f12e:	4629      	mov	r1, r5
4000f130:	4604      	mov	r4, r0
4000f132:	a80a      	add	r0, sp, #40	; 0x28
4000f134:	9514      	str	r5, [sp, #80]	; 0x50
4000f136:	9516      	str	r5, [sp, #88]	; 0x58
4000f138:	9517      	str	r5, [sp, #92]	; 0x5c
4000f13a:	f005 f909 	bl	40014350 <memset>
4000f13e:	f7fe fb21 	bl	4000d784 <ddr3TipGetMaskResultsPupRegMap>
4000f142:	9519      	str	r5, [sp, #100]	; 0x64
4000f144:	9004      	str	r0, [sp, #16]
4000f146:	4620      	mov	r0, r4
4000f148:	f7ff fb38 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
4000f14c:	2102      	movs	r1, #2
4000f14e:	9006      	str	r0, [sp, #24]
4000f150:	4620      	mov	r0, r4
4000f152:	f001 fd9b 	bl	40010c8c <ddr3TipDevAttrGet>
4000f156:	4b65      	ldr	r3, [pc, #404]	; (4000f2ec <ddr3TipDynamicWriteLeveling+0x1c8>)
4000f158:	681b      	ldr	r3, [r3, #0]
4000f15a:	781b      	ldrb	r3, [r3, #0]
4000f15c:	07da      	lsls	r2, r3, #31
4000f15e:	b2c0      	uxtb	r0, r0
4000f160:	9005      	str	r0, [sp, #20]
4000f162:	d546      	bpl.n	4000f1f2 <ddr3TipDynamicWriteLeveling+0xce>
4000f164:	4b62      	ldr	r3, [pc, #392]	; (4000f2f0 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000f166:	2101      	movs	r1, #1
4000f168:	4a62      	ldr	r2, [pc, #392]	; (4000f2f4 <ddr3TipDynamicWriteLeveling+0x1d0>)
4000f16a:	4620      	mov	r0, r4
4000f16c:	f04f 36ff 	mov.w	r6, #4294967295
4000f170:	781b      	ldrb	r3, [r3, #0]
4000f172:	54d1      	strb	r1, [r2, r3]
4000f174:	4629      	mov	r1, r5
4000f176:	ab16      	add	r3, sp, #88	; 0x58
4000f178:	462a      	mov	r2, r5
4000f17a:	9300      	str	r3, [sp, #0]
4000f17c:	f241 5338 	movw	r3, #5432	; 0x1538
4000f180:	9601      	str	r6, [sp, #4]
4000f182:	f7fb fa07 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f186:	4d5c      	ldr	r5, [pc, #368]	; (4000f2f8 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000f188:	4601      	mov	r1, r0
4000f18a:	6028      	str	r0, [r5, #0]
4000f18c:	2800      	cmp	r0, #0
4000f18e:	f040 8427 	bne.w	4000f9e0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000f192:	ab17      	add	r3, sp, #92	; 0x5c
4000f194:	460a      	mov	r2, r1
4000f196:	e88d 0048 	stmia.w	sp, {r3, r6}
4000f19a:	4620      	mov	r0, r4
4000f19c:	f241 533c 	movw	r3, #5436	; 0x153c
4000f1a0:	f7fb f9f8 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f1a4:	4601      	mov	r1, r0
4000f1a6:	6028      	str	r0, [r5, #0]
4000f1a8:	2800      	cmp	r0, #0
4000f1aa:	f040 8419 	bne.w	4000f9e0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000f1ae:	ab14      	add	r3, sp, #80	; 0x50
4000f1b0:	4620      	mov	r0, r4
4000f1b2:	e88d 0048 	stmia.w	sp, {r3, r6}
4000f1b6:	460a      	mov	r2, r1
4000f1b8:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f1bc:	f7fb f9ea 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f1c0:	4606      	mov	r6, r0
4000f1c2:	6028      	str	r0, [r5, #0]
4000f1c4:	2800      	cmp	r0, #0
4000f1c6:	f040 840b 	bne.w	4000f9e0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000f1ca:	4620      	mov	r0, r4
4000f1cc:	4631      	mov	r1, r6
4000f1ce:	f001 fd5d 	bl	40010c8c <ddr3TipDevAttrGet>
4000f1d2:	2802      	cmp	r0, #2
4000f1d4:	d80d      	bhi.n	4000f1f2 <ddr3TipDynamicWriteLeveling+0xce>
4000f1d6:	2308      	movs	r3, #8
4000f1d8:	4620      	mov	r0, r4
4000f1da:	9301      	str	r3, [sp, #4]
4000f1dc:	4631      	mov	r1, r6
4000f1de:	4632      	mov	r2, r6
4000f1e0:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f1e4:	9600      	str	r6, [sp, #0]
4000f1e6:	f7fa feb7 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f1ea:	6028      	str	r0, [r5, #0]
4000f1ec:	2800      	cmp	r0, #0
4000f1ee:	f040 83f7 	bne.w	4000f9e0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000f1f2:	250a      	movs	r5, #10
4000f1f4:	4f3d      	ldr	r7, [pc, #244]	; (4000f2ec <ddr3TipDynamicWriteLeveling+0x1c8>)
4000f1f6:	4e41      	ldr	r6, [pc, #260]	; (4000f2fc <ddr3TipDynamicWriteLeveling+0x1d8>)
4000f1f8:	f640 781f 	movw	r8, #3871	; 0xf1f
4000f1fc:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 4000f2f8 <ddr3TipDynamicWriteLeveling+0x1d4>
4000f200:	e00f      	b.n	4000f222 <ddr3TipDynamicWriteLeveling+0xfe>
4000f202:	2100      	movs	r1, #0
4000f204:	4620      	mov	r0, r4
4000f206:	f241 4318 	movw	r3, #5144	; 0x1418
4000f20a:	e88d 0140 	stmia.w	sp, {r6, r8}
4000f20e:	460a      	mov	r2, r1
4000f210:	f7fa fea2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f214:	f8c9 0000 	str.w	r0, [r9]
4000f218:	2800      	cmp	r0, #0
4000f21a:	f040 8381 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f21e:	3d01      	subs	r5, #1
4000f220:	d004      	beq.n	4000f22c <ddr3TipDynamicWriteLeveling+0x108>
4000f222:	683b      	ldr	r3, [r7, #0]
4000f224:	781b      	ldrb	r3, [r3, #0]
4000f226:	07db      	lsls	r3, r3, #31
4000f228:	d5f9      	bpl.n	4000f21e <ddr3TipDynamicWriteLeveling+0xfa>
4000f22a:	e7ea      	b.n	4000f202 <ddr3TipDynamicWriteLeveling+0xde>
4000f22c:	4b2f      	ldr	r3, [pc, #188]	; (4000f2ec <ddr3TipDynamicWriteLeveling+0x1c8>)
4000f22e:	681b      	ldr	r3, [r3, #0]
4000f230:	781b      	ldrb	r3, [r3, #0]
4000f232:	07d8      	lsls	r0, r3, #31
4000f234:	d513      	bpl.n	4000f25e <ddr3TipDynamicWriteLeveling+0x13a>
4000f236:	4b32      	ldr	r3, [pc, #200]	; (4000f300 <ddr3TipDynamicWriteLeveling+0x1dc>)
4000f238:	211f      	movs	r1, #31
4000f23a:	f241 4218 	movw	r2, #5144	; 0x1418
4000f23e:	4620      	mov	r0, r4
4000f240:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
4000f244:	4629      	mov	r1, r5
4000f246:	462a      	mov	r2, r5
4000f248:	462b      	mov	r3, r5
4000f24a:	f7fb fa59 	bl	4000a700 <ddr3TipIfPolling>
4000f24e:	b130      	cbz	r0, 4000f25e <ddr3TipDynamicWriteLeveling+0x13a>
4000f250:	4b2c      	ldr	r3, [pc, #176]	; (4000f304 <ddr3TipDynamicWriteLeveling+0x1e0>)
4000f252:	781b      	ldrb	r3, [r3, #0]
4000f254:	2b03      	cmp	r3, #3
4000f256:	d802      	bhi.n	4000f25e <ddr3TipDynamicWriteLeveling+0x13a>
4000f258:	482b      	ldr	r0, [pc, #172]	; (4000f308 <ddr3TipDynamicWriteLeveling+0x1e4>)
4000f25a:	f005 f9eb 	bl	40014634 <mvPrintf>
4000f25e:	4f2b      	ldr	r7, [pc, #172]	; (4000f30c <ddr3TipDynamicWriteLeveling+0x1e8>)
4000f260:	2300      	movs	r3, #0
4000f262:	4d25      	ldr	r5, [pc, #148]	; (4000f2f8 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000f264:	4699      	mov	r9, r3
4000f266:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000f2ec <ddr3TipDynamicWriteLeveling+0x1c8>
4000f26a:	603b      	str	r3, [r7, #0]
4000f26c:	e304      	b.n	4000f878 <ddr3TipDynamicWriteLeveling+0x754>
4000f26e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000f272:	a919      	add	r1, sp, #100	; 0x64
4000f274:	9300      	str	r3, [sp, #0]
4000f276:	4620      	mov	r0, r4
4000f278:	2204      	movs	r2, #4
4000f27a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000f27e:	f7fb fe4d 	bl	4000af1c <ddr3TipWriteMRSCmd>
4000f282:	4601      	mov	r1, r0
4000f284:	6028      	str	r0, [r5, #0]
4000f286:	2800      	cmp	r0, #0
4000f288:	f040 834a 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f28c:	f8d8 3000 	ldr.w	r3, [r8]
4000f290:	781b      	ldrb	r3, [r3, #0]
4000f292:	07db      	lsls	r3, r3, #31
4000f294:	d504      	bpl.n	4000f2a0 <ddr3TipDynamicWriteLeveling+0x17c>
4000f296:	4620      	mov	r0, r4
4000f298:	683a      	ldr	r2, [r7, #0]
4000f29a:	ab15      	add	r3, sp, #84	; 0x54
4000f29c:	f7ff ff0a 	bl	4000f0b4 <ddr3TipCalcCsMask>
4000f2a0:	2100      	movs	r1, #0
4000f2a2:	4620      	mov	r0, r4
4000f2a4:	f001 fcf2 	bl	40010c8c <ddr3TipDevAttrGet>
4000f2a8:	2802      	cmp	r0, #2
4000f2aa:	d931      	bls.n	4000f310 <ddr3TipDynamicWriteLeveling+0x1ec>
4000f2ac:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000f2b0:	2204      	movs	r2, #4
4000f2b2:	9300      	str	r3, [sp, #0]
4000f2b4:	4620      	mov	r0, r4
4000f2b6:	a915      	add	r1, sp, #84	; 0x54
4000f2b8:	2380      	movs	r3, #128	; 0x80
4000f2ba:	f7fb fe2f 	bl	4000af1c <ddr3TipWriteMRSCmd>
4000f2be:	4e0e      	ldr	r6, [pc, #56]	; (4000f2f8 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000f2c0:	4602      	mov	r2, r0
4000f2c2:	6028      	str	r0, [r5, #0]
4000f2c4:	2800      	cmp	r0, #0
4000f2c6:	f040 82d0 	bne.w	4000f86a <ddr3TipDynamicWriteLeveling+0x746>
4000f2ca:	683b      	ldr	r3, [r7, #0]
4000f2cc:	2103      	movs	r1, #3
4000f2ce:	4620      	mov	r0, r4
4000f2d0:	005b      	lsls	r3, r3, #1
4000f2d2:	fa01 f303 	lsl.w	r3, r1, r3
4000f2d6:	2101      	movs	r1, #1
4000f2d8:	9300      	str	r3, [sp, #0]
4000f2da:	230f      	movs	r3, #15
4000f2dc:	9301      	str	r3, [sp, #4]
4000f2de:	f241 4398 	movw	r3, #5272	; 0x1498
4000f2e2:	f7fa fe39 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f2e6:	6028      	str	r0, [r5, #0]
4000f2e8:	b1f8      	cbz	r0, 4000f32a <ddr3TipDynamicWriteLeveling+0x206>
4000f2ea:	e2be      	b.n	4000f86a <ddr3TipDynamicWriteLeveling+0x746>
4000f2ec:	40020428 	andmi	r0, r2, r8, lsr #8
4000f2f0:	400207d1 	ldrdmi	r0, [r2], -r1
4000f2f4:	40020408 	andmi	r0, r2, r8, lsl #8
4000f2f8:	400206c0 	andmi	r0, r2, r0, asr #13
4000f2fc:	fffff002 			; <UNDEFINED> instruction: 0xfffff002
4000f300:	000f4240 	andeq	r4, pc, r0, asr #4
4000f304:	40018743 	andmi	r8, r1, r3, asr #14
4000f308:	400161b1 			; <UNDEFINED> instruction: 0x400161b1
4000f30c:	400207cc 	andmi	r0, r2, ip, asr #15
4000f310:	f241 23c4 	movw	r3, #4804	; 0x12c4
4000f314:	4620      	mov	r0, r4
4000f316:	9300      	str	r3, [sp, #0]
4000f318:	a915      	add	r1, sp, #84	; 0x54
4000f31a:	2204      	movs	r2, #4
4000f31c:	23c0      	movs	r3, #192	; 0xc0
4000f31e:	f7fb fdfd 	bl	4000af1c <ddr3TipWriteMRSCmd>
4000f322:	6028      	str	r0, [r5, #0]
4000f324:	2800      	cmp	r0, #0
4000f326:	f040 82fb 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f32a:	f7fe fa2b 	bl	4000d784 <ddr3TipGetMaskResultsPupRegMap>
4000f32e:	2601      	movs	r6, #1
4000f330:	9007      	str	r0, [sp, #28]
4000f332:	f7fe fa15 	bl	4000d760 <ddr3TipGetMaskResultsDqReg>
4000f336:	2102      	movs	r1, #2
4000f338:	9009      	str	r0, [sp, #36]	; 0x24
4000f33a:	4620      	mov	r0, r4
4000f33c:	f001 fca6 	bl	40010c8c <ddr3TipDevAttrGet>
4000f340:	2305      	movs	r3, #5
4000f342:	2200      	movs	r2, #0
4000f344:	9301      	str	r3, [sp, #4]
4000f346:	4631      	mov	r1, r6
4000f348:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f34c:	9600      	str	r6, [sp, #0]
4000f34e:	b2c0      	uxtb	r0, r0
4000f350:	9008      	str	r0, [sp, #32]
4000f352:	4620      	mov	r0, r4
4000f354:	f7fa fe00 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f358:	4602      	mov	r2, r0
4000f35a:	6028      	str	r0, [r5, #0]
4000f35c:	2800      	cmp	r0, #0
4000f35e:	f040 80ce 	bne.w	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f362:	2350      	movs	r3, #80	; 0x50
4000f364:	f04f 0aff 	mov.w	sl, #255	; 0xff
4000f368:	4620      	mov	r0, r4
4000f36a:	e88d 0408 	stmia.w	sp, {r3, sl}
4000f36e:	4631      	mov	r1, r6
4000f370:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f374:	f7fa fdf0 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f378:	4602      	mov	r2, r0
4000f37a:	6028      	str	r0, [r5, #0]
4000f37c:	2800      	cmp	r0, #0
4000f37e:	f040 80be 	bne.w	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f382:	235c      	movs	r3, #92	; 0x5c
4000f384:	4620      	mov	r0, r4
4000f386:	e88d 0408 	stmia.w	sp, {r3, sl}
4000f38a:	4631      	mov	r1, r6
4000f38c:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f390:	f7fa fde2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f394:	4602      	mov	r2, r0
4000f396:	6028      	str	r0, [r5, #0]
4000f398:	2800      	cmp	r0, #0
4000f39a:	f040 80b0 	bne.w	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f39e:	4ba5      	ldr	r3, [pc, #660]	; (4000f634 <ddr3TipDynamicWriteLeveling+0x510>)
4000f3a0:	4620      	mov	r0, r4
4000f3a2:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 4000f654 <ddr3TipDynamicWriteLeveling+0x530>
4000f3a6:	4631      	mov	r1, r6
4000f3a8:	e88d 1008 	stmia.w	sp, {r3, ip}
4000f3ac:	f241 0334 	movw	r3, #4148	; 0x1034
4000f3b0:	f7fa fdd2 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f3b4:	4602      	mov	r2, r0
4000f3b6:	6028      	str	r0, [r5, #0]
4000f3b8:	2800      	cmp	r0, #0
4000f3ba:	f040 80a0 	bne.w	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f3be:	f8df e298 	ldr.w	lr, [pc, #664]	; 4000f658 <ddr3TipDynamicWriteLeveling+0x534>
4000f3c2:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
4000f3c6:	4620      	mov	r0, r4
4000f3c8:	4631      	mov	r1, r6
4000f3ca:	e88d 4008 	stmia.w	sp, {r3, lr}
4000f3ce:	f241 033c 	movw	r3, #4156	; 0x103c
4000f3d2:	f7fa fdc1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f3d6:	4602      	mov	r2, r0
4000f3d8:	6028      	str	r0, [r5, #0]
4000f3da:	2800      	cmp	r0, #0
4000f3dc:	f040 808f 	bne.w	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f3e0:	2380      	movs	r3, #128	; 0x80
4000f3e2:	f64f 7bff 	movw	fp, #65535	; 0xffff
4000f3e6:	4620      	mov	r0, r4
4000f3e8:	e88d 0808 	stmia.w	sp, {r3, fp}
4000f3ec:	4631      	mov	r1, r6
4000f3ee:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000f3f2:	f7fa fdb1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f3f6:	4602      	mov	r2, r0
4000f3f8:	6028      	str	r0, [r5, #0]
4000f3fa:	2800      	cmp	r0, #0
4000f3fc:	d17f      	bne.n	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f3fe:	2314      	movs	r3, #20
4000f400:	4620      	mov	r0, r4
4000f402:	e88d 0408 	stmia.w	sp, {r3, sl}
4000f406:	4631      	mov	r1, r6
4000f408:	f241 03f8 	movw	r3, #4344	; 0x10f8
4000f40c:	f7fa fda4 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f410:	4602      	mov	r2, r0
4000f412:	6028      	str	r0, [r5, #0]
4000f414:	2800      	cmp	r0, #0
4000f416:	d172      	bne.n	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f418:	f64f 735c 	movw	r3, #65372	; 0xff5c
4000f41c:	4620      	mov	r0, r4
4000f41e:	e88d 0808 	stmia.w	sp, {r3, fp}
4000f422:	4631      	mov	r1, r6
4000f424:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f428:	f7fa fd96 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f42c:	6028      	str	r0, [r5, #0]
4000f42e:	2800      	cmp	r0, #0
4000f430:	d165      	bne.n	4000f4fe <ddr3TipDynamicWriteLeveling+0x3da>
4000f432:	4606      	mov	r6, r0
4000f434:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
4000f438:	9809      	ldr	r0, [sp, #36]	; 0x24
4000f43a:	2101      	movs	r1, #1
4000f43c:	2200      	movs	r2, #0
4000f43e:	5b83      	ldrh	r3, [r0, r6]
4000f440:	4620      	mov	r0, r4
4000f442:	f8cd a000 	str.w	sl, [sp]
4000f446:	f8cd a004 	str.w	sl, [sp, #4]
4000f44a:	f7fa fd85 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f44e:	6028      	str	r0, [r5, #0]
4000f450:	2800      	cmp	r0, #0
4000f452:	d140      	bne.n	4000f4d6 <ddr3TipDynamicWriteLeveling+0x3b2>
4000f454:	3602      	adds	r6, #2
4000f456:	2e50      	cmp	r6, #80	; 0x50
4000f458:	d1ee      	bne.n	4000f438 <ddr3TipDynamicWriteLeveling+0x314>
4000f45a:	f8dd a01c 	ldr.w	sl, [sp, #28]
4000f45e:	4623      	mov	r3, r4
4000f460:	4606      	mov	r6, r0
4000f462:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
4000f466:	4654      	mov	r4, sl
4000f468:	46ca      	mov	sl, r9
4000f46a:	4699      	mov	r9, r3
4000f46c:	e014      	b.n	4000f498 <ddr3TipDynamicWriteLeveling+0x374>
4000f46e:	f834 3b02 	ldrh.w	r3, [r4], #2
4000f472:	4648      	mov	r0, r9
4000f474:	2101      	movs	r1, #1
4000f476:	2200      	movs	r2, #0
4000f478:	f8cd b000 	str.w	fp, [sp]
4000f47c:	f8cd b004 	str.w	fp, [sp, #4]
4000f480:	f7fa fd6a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f484:	6028      	str	r0, [r5, #0]
4000f486:	b130      	cbz	r0, 4000f496 <ddr3TipDynamicWriteLeveling+0x372>
4000f488:	f002 f9e4 	bl	40011854 <gtBreakOnFail>
4000f48c:	4a6a      	ldr	r2, [pc, #424]	; (4000f638 <ddr3TipDynamicWriteLeveling+0x514>)
4000f48e:	464c      	mov	r4, r9
4000f490:	46d1      	mov	r9, sl
4000f492:	6816      	ldr	r6, [r2, #0]
4000f494:	e038      	b.n	4000f508 <ddr3TipDynamicWriteLeveling+0x3e4>
4000f496:	3601      	adds	r6, #1
4000f498:	9b08      	ldr	r3, [sp, #32]
4000f49a:	429e      	cmp	r6, r3
4000f49c:	d3e7      	bcc.n	4000f46e <ddr3TipDynamicWriteLeveling+0x34a>
4000f49e:	2600      	movs	r6, #0
4000f4a0:	464c      	mov	r4, r9
4000f4a2:	46d1      	mov	r9, sl
4000f4a4:	46b2      	mov	sl, r6
4000f4a6:	e01c      	b.n	4000f4e2 <ddr3TipDynamicWriteLeveling+0x3be>
4000f4a8:	f8d8 3000 	ldr.w	r3, [r8]
4000f4ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f4b0:	fa43 f306 	asr.w	r3, r3, r6
4000f4b4:	07d8      	lsls	r0, r3, #31
4000f4b6:	d513      	bpl.n	4000f4e0 <ddr3TipDynamicWriteLeveling+0x3bc>
4000f4b8:	9807      	ldr	r0, [sp, #28]
4000f4ba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000f4be:	2101      	movs	r1, #1
4000f4c0:	f830 3016 	ldrh.w	r3, [r0, r6, lsl #1]
4000f4c4:	4620      	mov	r0, r4
4000f4c6:	9201      	str	r2, [sp, #4]
4000f4c8:	2200      	movs	r2, #0
4000f4ca:	f8cd a000 	str.w	sl, [sp]
4000f4ce:	f7fa fd43 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f4d2:	6028      	str	r0, [r5, #0]
4000f4d4:	b120      	cbz	r0, 4000f4e0 <ddr3TipDynamicWriteLeveling+0x3bc>
4000f4d6:	f002 f9bd 	bl	40011854 <gtBreakOnFail>
4000f4da:	4957      	ldr	r1, [pc, #348]	; (4000f638 <ddr3TipDynamicWriteLeveling+0x514>)
4000f4dc:	680e      	ldr	r6, [r1, #0]
4000f4de:	e013      	b.n	4000f508 <ddr3TipDynamicWriteLeveling+0x3e4>
4000f4e0:	3601      	adds	r6, #1
4000f4e2:	9a08      	ldr	r2, [sp, #32]
4000f4e4:	4296      	cmp	r6, r2
4000f4e6:	d1df      	bne.n	4000f4a8 <ddr3TipDynamicWriteLeveling+0x384>
4000f4e8:	2101      	movs	r1, #1
4000f4ea:	4620      	mov	r0, r4
4000f4ec:	2200      	movs	r2, #0
4000f4ee:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000f4f2:	9100      	str	r1, [sp, #0]
4000f4f4:	9101      	str	r1, [sp, #4]
4000f4f6:	f7fa fd2f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f4fa:	6028      	str	r0, [r5, #0]
4000f4fc:	b118      	cbz	r0, 4000f506 <ddr3TipDynamicWriteLeveling+0x3e2>
4000f4fe:	f002 f9a9 	bl	40011854 <gtBreakOnFail>
4000f502:	682e      	ldr	r6, [r5, #0]
4000f504:	e000      	b.n	4000f508 <ddr3TipDynamicWriteLeveling+0x3e4>
4000f506:	4606      	mov	r6, r0
4000f508:	f8df a12c 	ldr.w	sl, [pc, #300]	; 4000f638 <ddr3TipDynamicWriteLeveling+0x514>
4000f50c:	602e      	str	r6, [r5, #0]
4000f50e:	2e00      	cmp	r6, #0
4000f510:	d147      	bne.n	4000f5a2 <ddr3TipDynamicWriteLeveling+0x47e>
4000f512:	4631      	mov	r1, r6
4000f514:	4620      	mov	r0, r4
4000f516:	f001 fbb9 	bl	40010c8c <ddr3TipDevAttrGet>
4000f51a:	f8df b130 	ldr.w	fp, [pc, #304]	; 4000f64c <ddr3TipDynamicWriteLeveling+0x528>
4000f51e:	2101      	movs	r1, #1
4000f520:	f241 0330 	movw	r3, #4144	; 0x1030
4000f524:	4632      	mov	r2, r6
4000f526:	9100      	str	r1, [sp, #0]
4000f528:	9101      	str	r1, [sp, #4]
4000f52a:	2802      	cmp	r0, #2
4000f52c:	bf98      	it	ls
4000f52e:	465b      	movls	r3, fp
4000f530:	4620      	mov	r0, r4
4000f532:	f7fa fd11 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f536:	6028      	str	r0, [r5, #0]
4000f538:	2800      	cmp	r0, #0
4000f53a:	d132      	bne.n	4000f5a2 <ddr3TipDynamicWriteLeveling+0x47e>
4000f53c:	4620      	mov	r0, r4
4000f53e:	4631      	mov	r1, r6
4000f540:	f001 fba4 	bl	40010c8c <ddr3TipDevAttrGet>
4000f544:	2802      	cmp	r0, #2
4000f546:	d806      	bhi.n	4000f556 <ddr3TipDynamicWriteLeveling+0x432>
4000f548:	f8d8 3000 	ldr.w	r3, [r8]
4000f54c:	781b      	ldrb	r3, [r3, #0]
4000f54e:	07d9      	lsls	r1, r3, #31
4000f550:	f140 80cf 	bpl.w	4000f6f2 <ddr3TipDynamicWriteLeveling+0x5ce>
4000f554:	e036      	b.n	4000f5c4 <ddr3TipDynamicWriteLeveling+0x4a0>
4000f556:	f8d8 3000 	ldr.w	r3, [r8]
4000f55a:	781b      	ldrb	r3, [r3, #0]
4000f55c:	07da      	lsls	r2, r3, #31
4000f55e:	d5f3      	bpl.n	4000f548 <ddr3TipDynamicWriteLeveling+0x424>
4000f560:	4a36      	ldr	r2, [pc, #216]	; (4000f63c <ddr3TipDynamicWriteLeveling+0x518>)
4000f562:	2302      	movs	r3, #2
4000f564:	4620      	mov	r0, r4
4000f566:	4631      	mov	r1, r6
4000f568:	e88d 0808 	stmia.w	sp, {r3, fp}
4000f56c:	9202      	str	r2, [sp, #8]
4000f56e:	4632      	mov	r2, r6
4000f570:	f7fb f8c6 	bl	4000a700 <ddr3TipIfPolling>
4000f574:	b140      	cbz	r0, 4000f588 <ddr3TipDynamicWriteLeveling+0x464>
4000f576:	4b32      	ldr	r3, [pc, #200]	; (4000f640 <ddr3TipDynamicWriteLeveling+0x51c>)
4000f578:	781b      	ldrb	r3, [r3, #0]
4000f57a:	2b03      	cmp	r3, #3
4000f57c:	d8e4      	bhi.n	4000f548 <ddr3TipDynamicWriteLeveling+0x424>
4000f57e:	4831      	ldr	r0, [pc, #196]	; (4000f644 <ddr3TipDynamicWriteLeveling+0x520>)
4000f580:	4649      	mov	r1, r9
4000f582:	f005 f857 	bl	40014634 <mvPrintf>
4000f586:	e7df      	b.n	4000f548 <ddr3TipDynamicWriteLeveling+0x424>
4000f588:	ab18      	add	r3, sp, #96	; 0x60
4000f58a:	4620      	mov	r0, r4
4000f58c:	9300      	str	r3, [sp, #0]
4000f58e:	4631      	mov	r1, r6
4000f590:	2304      	movs	r3, #4
4000f592:	4632      	mov	r2, r6
4000f594:	9301      	str	r3, [sp, #4]
4000f596:	f241 0330 	movw	r3, #4144	; 0x1030
4000f59a:	f7fa fffb 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f59e:	6028      	str	r0, [r5, #0]
4000f5a0:	b120      	cbz	r0, 4000f5ac <ddr3TipDynamicWriteLeveling+0x488>
4000f5a2:	f002 f957 	bl	40011854 <gtBreakOnFail>
4000f5a6:	f8da 0000 	ldr.w	r0, [sl]
4000f5aa:	e242      	b.n	4000fa32 <ddr3TipDynamicWriteLeveling+0x90e>
4000f5ac:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000f5ae:	2a00      	cmp	r2, #0
4000f5b0:	d0ca      	beq.n	4000f548 <ddr3TipDynamicWriteLeveling+0x424>
4000f5b2:	4b23      	ldr	r3, [pc, #140]	; (4000f640 <ddr3TipDynamicWriteLeveling+0x51c>)
4000f5b4:	781b      	ldrb	r3, [r3, #0]
4000f5b6:	2b03      	cmp	r3, #3
4000f5b8:	d8c6      	bhi.n	4000f548 <ddr3TipDynamicWriteLeveling+0x424>
4000f5ba:	4823      	ldr	r0, [pc, #140]	; (4000f648 <ddr3TipDynamicWriteLeveling+0x524>)
4000f5bc:	4631      	mov	r1, r6
4000f5be:	f005 f839 	bl	40014634 <mvPrintf>
4000f5c2:	e7c1      	b.n	4000f548 <ddr3TipDynamicWriteLeveling+0x424>
4000f5c4:	4a1d      	ldr	r2, [pc, #116]	; (4000f63c <ddr3TipDynamicWriteLeveling+0x518>)
4000f5c6:	2100      	movs	r1, #0
4000f5c8:	4e20      	ldr	r6, [pc, #128]	; (4000f64c <ddr3TipDynamicWriteLeveling+0x528>)
4000f5ca:	2302      	movs	r3, #2
4000f5cc:	4620      	mov	r0, r4
4000f5ce:	9202      	str	r2, [sp, #8]
4000f5d0:	460a      	mov	r2, r1
4000f5d2:	e88d 0048 	stmia.w	sp, {r3, r6}
4000f5d6:	f7fb f893 	bl	4000a700 <ddr3TipIfPolling>
4000f5da:	1e01      	subs	r1, r0, #0
4000f5dc:	d009      	beq.n	4000f5f2 <ddr3TipDynamicWriteLeveling+0x4ce>
4000f5de:	4b18      	ldr	r3, [pc, #96]	; (4000f640 <ddr3TipDynamicWriteLeveling+0x51c>)
4000f5e0:	781b      	ldrb	r3, [r3, #0]
4000f5e2:	2b03      	cmp	r3, #3
4000f5e4:	f200 8085 	bhi.w	4000f6f2 <ddr3TipDynamicWriteLeveling+0x5ce>
4000f5e8:	4816      	ldr	r0, [pc, #88]	; (4000f644 <ddr3TipDynamicWriteLeveling+0x520>)
4000f5ea:	4649      	mov	r1, r9
4000f5ec:	f005 f822 	bl	40014634 <mvPrintf>
4000f5f0:	e07f      	b.n	4000f6f2 <ddr3TipDynamicWriteLeveling+0x5ce>
4000f5f2:	ab18      	add	r3, sp, #96	; 0x60
4000f5f4:	460a      	mov	r2, r1
4000f5f6:	9300      	str	r3, [sp, #0]
4000f5f8:	4620      	mov	r0, r4
4000f5fa:	2304      	movs	r3, #4
4000f5fc:	9301      	str	r3, [sp, #4]
4000f5fe:	4633      	mov	r3, r6
4000f600:	f7fa ffc8 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f604:	4601      	mov	r1, r0
4000f606:	6028      	str	r0, [r5, #0]
4000f608:	2800      	cmp	r0, #0
4000f60a:	f040 8189 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f60e:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000f612:	f1b9 0f00 	cmp.w	r9, #0
4000f616:	d007      	beq.n	4000f628 <ddr3TipDynamicWriteLeveling+0x504>
4000f618:	4b09      	ldr	r3, [pc, #36]	; (4000f640 <ddr3TipDynamicWriteLeveling+0x51c>)
4000f61a:	781b      	ldrb	r3, [r3, #0]
4000f61c:	2b03      	cmp	r3, #3
4000f61e:	d803      	bhi.n	4000f628 <ddr3TipDynamicWriteLeveling+0x504>
4000f620:	480b      	ldr	r0, [pc, #44]	; (4000f650 <ddr3TipDynamicWriteLeveling+0x52c>)
4000f622:	464a      	mov	r2, r9
4000f624:	f005 f806 	bl	40014634 <mvPrintf>
4000f628:	f04f 0a00 	mov.w	sl, #0
4000f62c:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
4000f630:	4656      	mov	r6, sl
4000f632:	e05b      	b.n	4000f6ec <ddr3TipDynamicWriteLeveling+0x5c8>
4000f634:	00381b82 	eorseq	r1, r8, r2, lsl #23
4000f638:	400206c0 	andmi	r0, r2, r0, asr #13
4000f63c:	000f4240 	andeq	r4, pc, r0, asr #4
4000f640:	40018743 	andmi	r8, r1, r3, asr #14
4000f644:	400161c9 	andmi	r6, r1, r9, asr #3
4000f648:	400161f0 	strdmi	r6, [r1], -r0
4000f64c:	00018488 	andeq	r8, r1, r8, lsl #9
4000f650:	40016214 	andmi	r6, r1, r4, lsl r2
4000f654:	003c3faf 	eorseq	r3, ip, pc, lsr #31
4000f658:	07fffe00 	ldrbeq	pc, [pc, r0, lsl #28]!	; <UNPREDICTABLE>
4000f65c:	f8d8 3000 	ldr.w	r3, [r8]
4000f660:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f664:	fa43 f306 	asr.w	r3, r3, r6
4000f668:	07db      	lsls	r3, r3, #31
4000f66a:	d53c      	bpl.n	4000f6e6 <ddr3TipDynamicWriteLeveling+0x5c2>
4000f66c:	9804      	ldr	r0, [sp, #16]
4000f66e:	f04f 31ff 	mov.w	r1, #4294967295
4000f672:	f830 300a 	ldrh.w	r3, [r0, sl]
4000f676:	4620      	mov	r0, r4
4000f678:	9101      	str	r1, [sp, #4]
4000f67a:	2100      	movs	r1, #0
4000f67c:	f8cd b000 	str.w	fp, [sp]
4000f680:	460a      	mov	r2, r1
4000f682:	f7fa ff87 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f686:	4601      	mov	r1, r0
4000f688:	6028      	str	r0, [r5, #0]
4000f68a:	2800      	cmp	r0, #0
4000f68c:	f040 8148 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f690:	4aa6      	ldr	r2, [pc, #664]	; (4000f92c <ddr3TipDynamicWriteLeveling+0x808>)
4000f692:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000f696:	7813      	ldrb	r3, [r2, #0]
4000f698:	2b01      	cmp	r3, #1
4000f69a:	d804      	bhi.n	4000f6a6 <ddr3TipDynamicWriteLeveling+0x582>
4000f69c:	48a4      	ldr	r0, [pc, #656]	; (4000f930 <ddr3TipDynamicWriteLeveling+0x80c>)
4000f69e:	4632      	mov	r2, r6
4000f6a0:	464b      	mov	r3, r9
4000f6a2:	f004 ffc7 	bl	40014634 <mvPrintf>
4000f6a6:	f019 7f00 	tst.w	r9, #33554432	; 0x2000000
4000f6aa:	d103      	bne.n	4000f6b4 <ddr3TipDynamicWriteLeveling+0x590>
4000f6ac:	ab0a      	add	r3, sp, #40	; 0x28
4000f6ae:	2201      	movs	r2, #1
4000f6b0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
4000f6b4:	9804      	ldr	r0, [sp, #16]
4000f6b6:	2100      	movs	r1, #0
4000f6b8:	22ff      	movs	r2, #255	; 0xff
4000f6ba:	f830 300a 	ldrh.w	r3, [r0, sl]
4000f6be:	4620      	mov	r0, r4
4000f6c0:	9201      	str	r2, [sp, #4]
4000f6c2:	460a      	mov	r2, r1
4000f6c4:	f8cd b000 	str.w	fp, [sp]
4000f6c8:	f7fa ff64 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f6cc:	6028      	str	r0, [r5, #0]
4000f6ce:	2800      	cmp	r0, #0
4000f6d0:	f040 8126 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f6d4:	683b      	ldr	r3, [r7, #0]
4000f6d6:	2205      	movs	r2, #5
4000f6d8:	a91a      	add	r1, sp, #104	; 0x68
4000f6da:	fb02 1303 	mla	r3, r2, r3, r1
4000f6de:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000f6e0:	199b      	adds	r3, r3, r6
4000f6e2:	f803 2c2c 	strb.w	r2, [r3, #-44]
4000f6e6:	3601      	adds	r6, #1
4000f6e8:	f10a 0a02 	add.w	sl, sl, #2
4000f6ec:	9a05      	ldr	r2, [sp, #20]
4000f6ee:	4296      	cmp	r6, r2
4000f6f0:	d3b4      	bcc.n	4000f65c <ddr3TipDynamicWriteLeveling+0x538>
4000f6f2:	f8d8 3000 	ldr.w	r3, [r8]
4000f6f6:	781b      	ldrb	r3, [r3, #0]
4000f6f8:	07de      	lsls	r6, r3, #31
4000f6fa:	d56f      	bpl.n	4000f7dc <ddr3TipDynamicWriteLeveling+0x6b8>
4000f6fc:	46ca      	mov	sl, r9
4000f6fe:	2600      	movs	r6, #0
4000f700:	46a1      	mov	r9, r4
4000f702:	e066      	b.n	4000f7d2 <ddr3TipDynamicWriteLeveling+0x6ae>
4000f704:	f8d8 3000 	ldr.w	r3, [r8]
4000f708:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f70c:	fa43 f306 	asr.w	r3, r3, r6
4000f710:	07d8      	lsls	r0, r3, #31
4000f712:	d55d      	bpl.n	4000f7d0 <ddr3TipDynamicWriteLeveling+0x6ac>
4000f714:	683b      	ldr	r3, [r7, #0]
4000f716:	a81a      	add	r0, sp, #104	; 0x68
4000f718:	f04f 0b05 	mov.w	fp, #5
4000f71c:	4985      	ldr	r1, [pc, #532]	; (4000f934 <ddr3TipDynamicWriteLeveling+0x810>)
4000f71e:	2400      	movs	r4, #0
4000f720:	fb0b 0303 	mla	r3, fp, r3, r0
4000f724:	680a      	ldr	r2, [r1, #0]
4000f726:	4648      	mov	r0, r9
4000f728:	4621      	mov	r1, r4
4000f72a:	199b      	adds	r3, r3, r6
4000f72c:	f813 ac2c 	ldrb.w	sl, [r3, #-44]
4000f730:	9600      	str	r6, [sp, #0]
4000f732:	f10a 0a10 	add.w	sl, sl, #16
4000f736:	9401      	str	r4, [sp, #4]
4000f738:	f00a 031f 	and.w	r3, sl, #31
4000f73c:	f3ca 1a42 	ubfx	sl, sl, #5, #3
4000f740:	189a      	adds	r2, r3, r2
4000f742:	9402      	str	r4, [sp, #8]
4000f744:	0292      	lsls	r2, r2, #10
4000f746:	ea42 1a8a 	orr.w	sl, r2, sl, lsl #6
4000f74a:	4622      	mov	r2, r4
4000f74c:	ea4a 0a03 	orr.w	sl, sl, r3
4000f750:	4623      	mov	r3, r4
4000f752:	f8cd a00c 	str.w	sl, [sp, #12]
4000f756:	f7fb f8af 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000f75a:	aa18      	add	r2, sp, #96	; 0x60
4000f75c:	f04f 33ff 	mov.w	r3, #4294967295
4000f760:	9200      	str	r2, [sp, #0]
4000f762:	4648      	mov	r0, r9
4000f764:	9301      	str	r3, [sp, #4]
4000f766:	4621      	mov	r1, r4
4000f768:	4622      	mov	r2, r4
4000f76a:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f76e:	f7fa ff11 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f772:	6028      	str	r0, [r5, #0]
4000f774:	2800      	cmp	r0, #0
4000f776:	f040 80d3 	bne.w	4000f920 <ddr3TipDynamicWriteLeveling+0x7fc>
4000f77a:	2201      	movs	r2, #1
4000f77c:	f106 0314 	add.w	r3, r6, #20
4000f780:	9918      	ldr	r1, [sp, #96]	; 0x60
4000f782:	fa02 f203 	lsl.w	r2, r2, r3
4000f786:	400a      	ands	r2, r1
4000f788:	40da      	lsrs	r2, r3
4000f78a:	d121      	bne.n	4000f7d0 <ddr3TipDynamicWriteLeveling+0x6ac>
4000f78c:	4867      	ldr	r0, [pc, #412]	; (4000f92c <ddr3TipDynamicWriteLeveling+0x808>)
4000f78e:	7803      	ldrb	r3, [r0, #0]
4000f790:	2b03      	cmp	r3, #3
4000f792:	d80a      	bhi.n	4000f7aa <ddr3TipDynamicWriteLeveling+0x686>
4000f794:	683b      	ldr	r3, [r7, #0]
4000f796:	a91a      	add	r1, sp, #104	; 0x68
4000f798:	4867      	ldr	r0, [pc, #412]	; (4000f938 <ddr3TipDynamicWriteLeveling+0x814>)
4000f79a:	fb0b 1b03 	mla	fp, fp, r3, r1
4000f79e:	eb0b 0306 	add.w	r3, fp, r6
4000f7a2:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
4000f7a6:	f004 ff45 	bl	40014634 <mvPrintf>
4000f7aa:	683b      	ldr	r3, [r7, #0]
4000f7ac:	2205      	movs	r2, #5
4000f7ae:	a81a      	add	r0, sp, #104	; 0x68
4000f7b0:	fb02 0303 	mla	r3, r2, r3, r0
4000f7b4:	4a5d      	ldr	r2, [pc, #372]	; (4000f92c <ddr3TipDynamicWriteLeveling+0x808>)
4000f7b6:	199b      	adds	r3, r3, r6
4000f7b8:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
4000f7bc:	3120      	adds	r1, #32
4000f7be:	b2c9      	uxtb	r1, r1
4000f7c0:	f803 1c2c 	strb.w	r1, [r3, #-44]
4000f7c4:	7813      	ldrb	r3, [r2, #0]
4000f7c6:	2b03      	cmp	r3, #3
4000f7c8:	d802      	bhi.n	4000f7d0 <ddr3TipDynamicWriteLeveling+0x6ac>
4000f7ca:	485c      	ldr	r0, [pc, #368]	; (4000f93c <ddr3TipDynamicWriteLeveling+0x818>)
4000f7cc:	f004 ff32 	bl	40014634 <mvPrintf>
4000f7d0:	3601      	adds	r6, #1
4000f7d2:	9b05      	ldr	r3, [sp, #20]
4000f7d4:	429e      	cmp	r6, r3
4000f7d6:	d395      	bcc.n	4000f704 <ddr3TipDynamicWriteLeveling+0x5e0>
4000f7d8:	464c      	mov	r4, r9
4000f7da:	46d1      	mov	r9, sl
4000f7dc:	2101      	movs	r1, #1
4000f7de:	2200      	movs	r2, #0
4000f7e0:	4620      	mov	r0, r4
4000f7e2:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000f7e6:	9101      	str	r1, [sp, #4]
4000f7e8:	9200      	str	r2, [sp, #0]
4000f7ea:	f7fa fbb5 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f7ee:	4e54      	ldr	r6, [pc, #336]	; (4000f940 <ddr3TipDynamicWriteLeveling+0x81c>)
4000f7f0:	4601      	mov	r1, r0
4000f7f2:	6028      	str	r0, [r5, #0]
4000f7f4:	2800      	cmp	r0, #0
4000f7f6:	d138      	bne.n	4000f86a <ddr3TipDynamicWriteLeveling+0x746>
4000f7f8:	4620      	mov	r0, r4
4000f7fa:	f001 fa47 	bl	40010c8c <ddr3TipDevAttrGet>
4000f7fe:	a919      	add	r1, sp, #100	; 0x64
4000f800:	2802      	cmp	r0, #2
4000f802:	4620      	mov	r0, r4
4000f804:	bf8c      	ite	hi
4000f806:	f44f 5384 	movhi.w	r3, #4224	; 0x1080
4000f80a:	f241 23c4 	movwls	r3, #4804	; 0x12c4
4000f80e:	2204      	movs	r2, #4
4000f810:	9300      	str	r3, [sp, #0]
4000f812:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000f816:	f7fb fb81 	bl	4000af1c <ddr3TipWriteMRSCmd>
4000f81a:	6028      	str	r0, [r5, #0]
4000f81c:	bb28      	cbnz	r0, 4000f86a <ddr3TipDynamicWriteLeveling+0x746>
4000f81e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000f822:	2204      	movs	r2, #4
4000f824:	9300      	str	r3, [sp, #0]
4000f826:	4620      	mov	r0, r4
4000f828:	a919      	add	r1, sp, #100	; 0x64
4000f82a:	2300      	movs	r3, #0
4000f82c:	f7fb fb76 	bl	4000af1c <ddr3TipWriteMRSCmd>
4000f830:	4e43      	ldr	r6, [pc, #268]	; (4000f940 <ddr3TipDynamicWriteLeveling+0x81c>)
4000f832:	4602      	mov	r2, r0
4000f834:	6028      	str	r0, [r5, #0]
4000f836:	b9c0      	cbnz	r0, 4000f86a <ddr3TipDynamicWriteLeveling+0x746>
4000f838:	2305      	movs	r3, #5
4000f83a:	f04f 0a07 	mov.w	sl, #7
4000f83e:	4620      	mov	r0, r4
4000f840:	e88d 0408 	stmia.w	sp, {r3, sl}
4000f844:	2101      	movs	r1, #1
4000f846:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f84a:	f7fa fb85 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f84e:	4602      	mov	r2, r0
4000f850:	6028      	str	r0, [r5, #0]
4000f852:	b950      	cbnz	r0, 4000f86a <ddr3TipDynamicWriteLeveling+0x746>
4000f854:	2304      	movs	r3, #4
4000f856:	4620      	mov	r0, r4
4000f858:	e88d 0408 	stmia.w	sp, {r3, sl}
4000f85c:	2101      	movs	r1, #1
4000f85e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f862:	f7fa fb79 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f866:	6028      	str	r0, [r5, #0]
4000f868:	b118      	cbz	r0, 4000f872 <ddr3TipDynamicWriteLeveling+0x74e>
4000f86a:	f001 fff3 	bl	40011854 <gtBreakOnFail>
4000f86e:	6830      	ldr	r0, [r6, #0]
4000f870:	e0df      	b.n	4000fa32 <ddr3TipDynamicWriteLeveling+0x90e>
4000f872:	683b      	ldr	r3, [r7, #0]
4000f874:	3301      	adds	r3, #1
4000f876:	603b      	str	r3, [r7, #0]
4000f878:	683b      	ldr	r3, [r7, #0]
4000f87a:	9806      	ldr	r0, [sp, #24]
4000f87c:	4e31      	ldr	r6, [pc, #196]	; (4000f944 <ddr3TipDynamicWriteLeveling+0x820>)
4000f87e:	4283      	cmp	r3, r0
4000f880:	f4ff acf5 	bcc.w	4000f26e <ddr3TipDynamicWriteLeveling+0x14a>
4000f884:	2300      	movs	r3, #0
4000f886:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 4000f948 <ddr3TipDynamicWriteLeveling+0x824>
4000f88a:	6033      	str	r3, [r6, #0]
4000f88c:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
4000f890:	4625      	mov	r5, r4
4000f892:	e072      	b.n	4000f97a <ddr3TipDynamicWriteLeveling+0x856>
4000f894:	f8d8 3000 	ldr.w	r3, [r8]
4000f898:	781b      	ldrb	r3, [r3, #0]
4000f89a:	07d9      	lsls	r1, r3, #31
4000f89c:	d56a      	bpl.n	4000f974 <ddr3TipDynamicWriteLeveling+0x850>
4000f89e:	2700      	movs	r7, #0
4000f8a0:	f8df a088 	ldr.w	sl, [pc, #136]	; 4000f92c <ddr3TipDynamicWriteLeveling+0x808>
4000f8a4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4000f934 <ddr3TipDynamicWriteLeveling+0x810>
4000f8a8:	463c      	mov	r4, r7
4000f8aa:	e05a      	b.n	4000f962 <ddr3TipDynamicWriteLeveling+0x83e>
4000f8ac:	f8d8 3000 	ldr.w	r3, [r8]
4000f8b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f8b4:	fa43 f304 	asr.w	r3, r3, r4
4000f8b8:	07da      	lsls	r2, r3, #31
4000f8ba:	d551      	bpl.n	4000f960 <ddr3TipDynamicWriteLeveling+0x83c>
4000f8bc:	ab0a      	add	r3, sp, #40	; 0x28
4000f8be:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
4000f8c2:	b9e9      	cbnz	r1, 4000f900 <ddr3TipDynamicWriteLeveling+0x7dc>
4000f8c4:	6832      	ldr	r2, [r6, #0]
4000f8c6:	a81a      	add	r0, sp, #104	; 0x68
4000f8c8:	2305      	movs	r3, #5
4000f8ca:	fb03 0302 	mla	r3, r3, r2, r0
4000f8ce:	f8d9 0000 	ldr.w	r0, [r9]
4000f8d2:	0092      	lsls	r2, r2, #2
4000f8d4:	191b      	adds	r3, r3, r4
4000f8d6:	f813 ec2c 	ldrb.w	lr, [r3, #-44]
4000f8da:	9202      	str	r2, [sp, #8]
4000f8dc:	460a      	mov	r2, r1
4000f8de:	f00e 031f 	and.w	r3, lr, #31
4000f8e2:	9400      	str	r4, [sp, #0]
4000f8e4:	1818      	adds	r0, r3, r0
4000f8e6:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
4000f8ea:	9101      	str	r1, [sp, #4]
4000f8ec:	0280      	lsls	r0, r0, #10
4000f8ee:	ea40 108e 	orr.w	r0, r0, lr, lsl #6
4000f8f2:	4318      	orrs	r0, r3
4000f8f4:	460b      	mov	r3, r1
4000f8f6:	9003      	str	r0, [sp, #12]
4000f8f8:	4628      	mov	r0, r5
4000f8fa:	f7fa ffdd 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000f8fe:	e02f      	b.n	4000f960 <ddr3TipDynamicWriteLeveling+0x83c>
4000f900:	9904      	ldr	r1, [sp, #16]
4000f902:	22ff      	movs	r2, #255	; 0xff
4000f904:	4628      	mov	r0, r5
4000f906:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
4000f90a:	2100      	movs	r1, #0
4000f90c:	9201      	str	r2, [sp, #4]
4000f90e:	460a      	mov	r2, r1
4000f910:	f8cd b000 	str.w	fp, [sp]
4000f914:	f7fa fe3e 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000f918:	4a09      	ldr	r2, [pc, #36]	; (4000f940 <ddr3TipDynamicWriteLeveling+0x81c>)
4000f91a:	4601      	mov	r1, r0
4000f91c:	6010      	str	r0, [r2, #0]
4000f91e:	b1a8      	cbz	r0, 4000f94c <ddr3TipDynamicWriteLeveling+0x828>
4000f920:	f001 ff98 	bl	40011854 <gtBreakOnFail>
4000f924:	4b06      	ldr	r3, [pc, #24]	; (4000f940 <ddr3TipDynamicWriteLeveling+0x81c>)
4000f926:	6818      	ldr	r0, [r3, #0]
4000f928:	e083      	b.n	4000fa32 <ddr3TipDynamicWriteLeveling+0x90e>
4000f92a:	bf00      	nop
4000f92c:	40018743 	andmi	r8, r1, r3, asr #14
4000f930:	40016239 	andmi	r6, r1, r9, lsr r2
4000f934:	40018770 	andmi	r8, r1, r0, ror r7
4000f938:	40016254 	andmi	r6, r1, r4, asr r2
4000f93c:	40016273 	andmi	r6, r1, r3, ror r2
4000f940:	400206c0 	andmi	r0, r2, r0, asr #13
4000f944:	400207cc 	andmi	r0, r2, ip, asr #15
4000f948:	40020428 	andmi	r0, r2, r8, lsr #8
4000f94c:	f89a 2000 	ldrb.w	r2, [sl]
4000f950:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f952:	2a03      	cmp	r2, #3
4000f954:	d803      	bhi.n	4000f95e <ddr3TipDynamicWriteLeveling+0x83a>
4000f956:	4838      	ldr	r0, [pc, #224]	; (4000fa38 <ddr3TipDynamicWriteLeveling+0x914>)
4000f958:	4622      	mov	r2, r4
4000f95a:	f004 fe6b 	bl	40014634 <mvPrintf>
4000f95e:	2701      	movs	r7, #1
4000f960:	3401      	adds	r4, #1
4000f962:	9b05      	ldr	r3, [sp, #20]
4000f964:	429c      	cmp	r4, r3
4000f966:	d3a1      	bcc.n	4000f8ac <ddr3TipDynamicWriteLeveling+0x788>
4000f968:	b127      	cbz	r7, 4000f974 <ddr3TipDynamicWriteLeveling+0x850>
4000f96a:	4b34      	ldr	r3, [pc, #208]	; (4000fa3c <ddr3TipDynamicWriteLeveling+0x918>)
4000f96c:	2100      	movs	r1, #0
4000f96e:	4a34      	ldr	r2, [pc, #208]	; (4000fa40 <ddr3TipDynamicWriteLeveling+0x91c>)
4000f970:	781b      	ldrb	r3, [r3, #0]
4000f972:	54d1      	strb	r1, [r2, r3]
4000f974:	6833      	ldr	r3, [r6, #0]
4000f976:	3301      	adds	r3, #1
4000f978:	6033      	str	r3, [r6, #0]
4000f97a:	6833      	ldr	r3, [r6, #0]
4000f97c:	9806      	ldr	r0, [sp, #24]
4000f97e:	4283      	cmp	r3, r0
4000f980:	d388      	bcc.n	4000f894 <ddr3TipDynamicWriteLeveling+0x770>
4000f982:	4b30      	ldr	r3, [pc, #192]	; (4000fa44 <ddr3TipDynamicWriteLeveling+0x920>)
4000f984:	2100      	movs	r1, #0
4000f986:	462c      	mov	r4, r5
4000f988:	6019      	str	r1, [r3, #0]
4000f98a:	4b2f      	ldr	r3, [pc, #188]	; (4000fa48 <ddr3TipDynamicWriteLeveling+0x924>)
4000f98c:	681b      	ldr	r3, [r3, #0]
4000f98e:	781b      	ldrb	r3, [r3, #0]
4000f990:	07db      	lsls	r3, r3, #31
4000f992:	d529      	bpl.n	4000f9e8 <ddr3TipDynamicWriteLeveling+0x8c4>
4000f994:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000f996:	4628      	mov	r0, r5
4000f998:	460a      	mov	r2, r1
4000f99a:	f04f 36ff 	mov.w	r6, #4294967295
4000f99e:	9601      	str	r6, [sp, #4]
4000f9a0:	9300      	str	r3, [sp, #0]
4000f9a2:	f241 5338 	movw	r3, #5432	; 0x1538
4000f9a6:	f7fa fad7 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f9aa:	4d28      	ldr	r5, [pc, #160]	; (4000fa4c <ddr3TipDynamicWriteLeveling+0x928>)
4000f9ac:	4601      	mov	r1, r0
4000f9ae:	6028      	str	r0, [r5, #0]
4000f9b0:	b9b0      	cbnz	r0, 4000f9e0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000f9b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
4000f9b4:	460a      	mov	r2, r1
4000f9b6:	4620      	mov	r0, r4
4000f9b8:	e88d 0048 	stmia.w	sp, {r3, r6}
4000f9bc:	f241 533c 	movw	r3, #5436	; 0x153c
4000f9c0:	f7fa faca 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f9c4:	4601      	mov	r1, r0
4000f9c6:	6028      	str	r0, [r5, #0]
4000f9c8:	b950      	cbnz	r0, 4000f9e0 <ddr3TipDynamicWriteLeveling+0x8bc>
4000f9ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000f9cc:	4620      	mov	r0, r4
4000f9ce:	460a      	mov	r2, r1
4000f9d0:	e88d 0048 	stmia.w	sp, {r3, r6}
4000f9d4:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f9d8:	f7fa fabe 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000f9dc:	6028      	str	r0, [r5, #0]
4000f9de:	b118      	cbz	r0, 4000f9e8 <ddr3TipDynamicWriteLeveling+0x8c4>
4000f9e0:	f001 ff38 	bl	40011854 <gtBreakOnFail>
4000f9e4:	6828      	ldr	r0, [r5, #0]
4000f9e6:	e024      	b.n	4000fa32 <ddr3TipDynamicWriteLeveling+0x90e>
4000f9e8:	2100      	movs	r1, #0
4000f9ea:	4620      	mov	r0, r4
4000f9ec:	f001 f94e 	bl	40010c8c <ddr3TipDevAttrGet>
4000f9f0:	2802      	cmp	r0, #2
4000f9f2:	d910      	bls.n	4000fa16 <ddr3TipDynamicWriteLeveling+0x8f2>
4000f9f4:	2200      	movs	r2, #0
4000f9f6:	230f      	movs	r3, #15
4000f9f8:	4620      	mov	r0, r4
4000f9fa:	e88d 000c 	stmia.w	sp, {r2, r3}
4000f9fe:	2101      	movs	r1, #1
4000fa00:	f241 4398 	movw	r3, #5272	; 0x1498
4000fa04:	f7fa faa8 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000fa08:	4c10      	ldr	r4, [pc, #64]	; (4000fa4c <ddr3TipDynamicWriteLeveling+0x928>)
4000fa0a:	6020      	str	r0, [r4, #0]
4000fa0c:	b118      	cbz	r0, 4000fa16 <ddr3TipDynamicWriteLeveling+0x8f2>
4000fa0e:	f001 ff21 	bl	40011854 <gtBreakOnFail>
4000fa12:	6820      	ldr	r0, [r4, #0]
4000fa14:	e00d      	b.n	4000fa32 <ddr3TipDynamicWriteLeveling+0x90e>
4000fa16:	4b0c      	ldr	r3, [pc, #48]	; (4000fa48 <ddr3TipDynamicWriteLeveling+0x924>)
4000fa18:	681b      	ldr	r3, [r3, #0]
4000fa1a:	7818      	ldrb	r0, [r3, #0]
4000fa1c:	f010 0001 	ands.w	r0, r0, #1
4000fa20:	d007      	beq.n	4000fa32 <ddr3TipDynamicWriteLeveling+0x90e>
4000fa22:	4b06      	ldr	r3, [pc, #24]	; (4000fa3c <ddr3TipDynamicWriteLeveling+0x918>)
4000fa24:	4a06      	ldr	r2, [pc, #24]	; (4000fa40 <ddr3TipDynamicWriteLeveling+0x91c>)
4000fa26:	781b      	ldrb	r3, [r3, #0]
4000fa28:	5cd0      	ldrb	r0, [r2, r3]
4000fa2a:	f1d0 0001 	rsbs	r0, r0, #1
4000fa2e:	bf38      	it	cc
4000fa30:	2000      	movcc	r0, #0
4000fa32:	b01b      	add	sp, #108	; 0x6c
4000fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000fa38:	4001627c 	andmi	r6, r1, ip, ror r2
4000fa3c:	400207d1 	ldrdmi	r0, [r2], -r1
4000fa40:	40020408 	andmi	r0, r2, r8, lsl #8
4000fa44:	400207cc 	andmi	r0, r2, ip, asr #15
4000fa48:	40020428 	andmi	r0, r2, r8, lsr #8
4000fa4c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipDynamicWriteLevelingSupp:

4000fa50 <ddr3TipDynamicWriteLevelingSupp>:
ddr3TipDynamicWriteLevelingSupp():
4000fa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000fa54:	2102      	movs	r1, #2
4000fa56:	b089      	sub	sp, #36	; 0x24
4000fa58:	4605      	mov	r5, r0
4000fa5a:	f001 f917 	bl	40010c8c <ddr3TipDevAttrGet>
4000fa5e:	4b7f      	ldr	r3, [pc, #508]	; (4000fc5c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000fa60:	681a      	ldr	r2, [r3, #0]
4000fa62:	7812      	ldrb	r2, [r2, #0]
4000fa64:	b2c0      	uxtb	r0, r0
4000fa66:	9005      	str	r0, [sp, #20]
4000fa68:	07d0      	lsls	r0, r2, #31
4000fa6a:	f140 80e5 	bpl.w	4000fc38 <ddr3TipDynamicWriteLevelingSupp+0x1e8>
4000fa6e:	f04f 0900 	mov.w	r9, #0
4000fa72:	469b      	mov	fp, r3
4000fa74:	464c      	mov	r4, r9
4000fa76:	4f7a      	ldr	r7, [pc, #488]	; (4000fc60 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000fa78:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 4000fc6c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000fa7c:	4e79      	ldr	r6, [pc, #484]	; (4000fc64 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000fa7e:	e0c2      	b.n	4000fc06 <ddr3TipDynamicWriteLevelingSupp+0x1b6>
4000fa80:	f8db 3000 	ldr.w	r3, [fp]
4000fa84:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000fa88:	fa43 f304 	asr.w	r3, r3, r4
4000fa8c:	07d9      	lsls	r1, r3, #31
4000fa8e:	f140 80b9 	bpl.w	4000fc04 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000fa92:	4a75      	ldr	r2, [pc, #468]	; (4000fc68 <ddr3TipDynamicWriteLevelingSupp+0x218>)
4000fa94:	2100      	movs	r1, #0
4000fa96:	4628      	mov	r0, r5
4000fa98:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
4000fa9c:	2201      	movs	r2, #1
4000fa9e:	605a      	str	r2, [r3, #4]
4000faa0:	9100      	str	r1, [sp, #0]
4000faa2:	683b      	ldr	r3, [r7, #0]
4000faa4:	009b      	lsls	r3, r3, #2
4000faa6:	189b      	adds	r3, r3, r2
4000faa8:	460a      	mov	r2, r1
4000faaa:	9301      	str	r3, [sp, #4]
4000faac:	ab06      	add	r3, sp, #24
4000faae:	9302      	str	r3, [sp, #8]
4000fab0:	4623      	mov	r3, r4
4000fab2:	f7fa fe7b 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000fab6:	f8c8 0000 	str.w	r0, [r8]
4000faba:	b120      	cbz	r0, 4000fac6 <ddr3TipDynamicWriteLevelingSupp+0x76>
4000fabc:	f001 feca 	bl	40011854 <gtBreakOnFail>
4000fac0:	4b6a      	ldr	r3, [pc, #424]	; (4000fc6c <ddr3TipDynamicWriteLevelingSupp+0x21c>)
4000fac2:	6818      	ldr	r0, [r3, #0]
4000fac4:	e0c6      	b.n	4000fc54 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000fac6:	7833      	ldrb	r3, [r6, #0]
4000fac8:	2b01      	cmp	r3, #1
4000faca:	d803      	bhi.n	4000fad4 <ddr3TipDynamicWriteLevelingSupp+0x84>
4000facc:	4868      	ldr	r0, [pc, #416]	; (4000fc70 <ddr3TipDynamicWriteLevelingSupp+0x220>)
4000face:	9906      	ldr	r1, [sp, #24]
4000fad0:	f004 fdb0 	bl	40014634 <mvPrintf>
4000fad4:	2100      	movs	r1, #0
4000fad6:	4628      	mov	r0, r5
4000fad8:	4622      	mov	r2, r4
4000fada:	f7fe fd5d 	bl	4000e598 <ddr3TipWlSuppAlignPhaseShift>
4000fade:	1e01      	subs	r1, r0, #0
4000fae0:	d108      	bne.n	4000faf4 <ddr3TipDynamicWriteLevelingSupp+0xa4>
4000fae2:	7833      	ldrb	r3, [r6, #0]
4000fae4:	2b01      	cmp	r3, #1
4000fae6:	f200 808d 	bhi.w	4000fc04 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000faea:	4862      	ldr	r0, [pc, #392]	; (4000fc74 <ddr3TipDynamicWriteLevelingSupp+0x224>)
4000faec:	4622      	mov	r2, r4
4000faee:	f004 fda1 	bl	40014634 <mvPrintf>
4000faf2:	e087      	b.n	4000fc04 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000faf4:	2100      	movs	r1, #0
4000faf6:	9400      	str	r4, [sp, #0]
4000faf8:	9101      	str	r1, [sp, #4]
4000fafa:	4628      	mov	r0, r5
4000fafc:	683b      	ldr	r3, [r7, #0]
4000fafe:	460a      	mov	r2, r1
4000fb00:	f8df a168 	ldr.w	sl, [pc, #360]	; 4000fc6c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000fb04:	009b      	lsls	r3, r3, #2
4000fb06:	3301      	adds	r3, #1
4000fb08:	9302      	str	r3, [sp, #8]
4000fb0a:	9b06      	ldr	r3, [sp, #24]
4000fb0c:	3305      	adds	r3, #5
4000fb0e:	9303      	str	r3, [sp, #12]
4000fb10:	460b      	mov	r3, r1
4000fb12:	f7fa fed1 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000fb16:	4601      	mov	r1, r0
4000fb18:	f8c8 0000 	str.w	r0, [r8]
4000fb1c:	2800      	cmp	r0, #0
4000fb1e:	d149      	bne.n	4000fbb4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000fb20:	9000      	str	r0, [sp, #0]
4000fb22:	460a      	mov	r2, r1
4000fb24:	683b      	ldr	r3, [r7, #0]
4000fb26:	4628      	mov	r0, r5
4000fb28:	009b      	lsls	r3, r3, #2
4000fb2a:	3301      	adds	r3, #1
4000fb2c:	9301      	str	r3, [sp, #4]
4000fb2e:	ab07      	add	r3, sp, #28
4000fb30:	9302      	str	r3, [sp, #8]
4000fb32:	4623      	mov	r3, r4
4000fb34:	f7fa fe3a 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000fb38:	f8c8 0000 	str.w	r0, [r8]
4000fb3c:	2800      	cmp	r0, #0
4000fb3e:	d139      	bne.n	4000fbb4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000fb40:	7833      	ldrb	r3, [r6, #0]
4000fb42:	2b01      	cmp	r3, #1
4000fb44:	d804      	bhi.n	4000fb50 <ddr3TipDynamicWriteLevelingSupp+0x100>
4000fb46:	484c      	ldr	r0, [pc, #304]	; (4000fc78 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000fb48:	2105      	movs	r1, #5
4000fb4a:	9a07      	ldr	r2, [sp, #28]
4000fb4c:	f004 fd72 	bl	40014634 <mvPrintf>
4000fb50:	2100      	movs	r1, #0
4000fb52:	4628      	mov	r0, r5
4000fb54:	4622      	mov	r2, r4
4000fb56:	f7fe fd1f 	bl	4000e598 <ddr3TipWlSuppAlignPhaseShift>
4000fb5a:	1e01      	subs	r1, r0, #0
4000fb5c:	d106      	bne.n	4000fb6c <ddr3TipDynamicWriteLevelingSupp+0x11c>
4000fb5e:	7833      	ldrb	r3, [r6, #0]
4000fb60:	2b01      	cmp	r3, #1
4000fb62:	d84f      	bhi.n	4000fc04 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000fb64:	4845      	ldr	r0, [pc, #276]	; (4000fc7c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000fb66:	4622      	mov	r2, r4
4000fb68:	2305      	movs	r3, #5
4000fb6a:	e03f      	b.n	4000fbec <ddr3TipDynamicWriteLevelingSupp+0x19c>
4000fb6c:	2100      	movs	r1, #0
4000fb6e:	9400      	str	r4, [sp, #0]
4000fb70:	9101      	str	r1, [sp, #4]
4000fb72:	4628      	mov	r0, r5
4000fb74:	683b      	ldr	r3, [r7, #0]
4000fb76:	460a      	mov	r2, r1
4000fb78:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4000fc6c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000fb7c:	009b      	lsls	r3, r3, #2
4000fb7e:	3301      	adds	r3, #1
4000fb80:	9302      	str	r3, [sp, #8]
4000fb82:	9b06      	ldr	r3, [sp, #24]
4000fb84:	3b05      	subs	r3, #5
4000fb86:	9303      	str	r3, [sp, #12]
4000fb88:	460b      	mov	r3, r1
4000fb8a:	f7fa fe95 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4000fb8e:	4601      	mov	r1, r0
4000fb90:	f8c8 0000 	str.w	r0, [r8]
4000fb94:	b970      	cbnz	r0, 4000fbb4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000fb96:	9000      	str	r0, [sp, #0]
4000fb98:	460a      	mov	r2, r1
4000fb9a:	683b      	ldr	r3, [r7, #0]
4000fb9c:	4628      	mov	r0, r5
4000fb9e:	009b      	lsls	r3, r3, #2
4000fba0:	3301      	adds	r3, #1
4000fba2:	9301      	str	r3, [sp, #4]
4000fba4:	ab07      	add	r3, sp, #28
4000fba6:	9302      	str	r3, [sp, #8]
4000fba8:	4623      	mov	r3, r4
4000fbaa:	f7fa fdff 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000fbae:	f8c8 0000 	str.w	r0, [r8]
4000fbb2:	b120      	cbz	r0, 4000fbbe <ddr3TipDynamicWriteLevelingSupp+0x16e>
4000fbb4:	f001 fe4e 	bl	40011854 <gtBreakOnFail>
4000fbb8:	f8da 0000 	ldr.w	r0, [sl]
4000fbbc:	e04a      	b.n	4000fc54 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000fbbe:	7833      	ldrb	r3, [r6, #0]
4000fbc0:	2b01      	cmp	r3, #1
4000fbc2:	d805      	bhi.n	4000fbd0 <ddr3TipDynamicWriteLevelingSupp+0x180>
4000fbc4:	482c      	ldr	r0, [pc, #176]	; (4000fc78 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000fbc6:	f06f 0104 	mvn.w	r1, #4
4000fbca:	9a07      	ldr	r2, [sp, #28]
4000fbcc:	f004 fd32 	bl	40014634 <mvPrintf>
4000fbd0:	2100      	movs	r1, #0
4000fbd2:	4628      	mov	r0, r5
4000fbd4:	4622      	mov	r2, r4
4000fbd6:	f7fe fcdf 	bl	4000e598 <ddr3TipWlSuppAlignPhaseShift>
4000fbda:	7833      	ldrb	r3, [r6, #0]
4000fbdc:	1e01      	subs	r1, r0, #0
4000fbde:	d108      	bne.n	4000fbf2 <ddr3TipDynamicWriteLevelingSupp+0x1a2>
4000fbe0:	2b01      	cmp	r3, #1
4000fbe2:	d80f      	bhi.n	4000fc04 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000fbe4:	4825      	ldr	r0, [pc, #148]	; (4000fc7c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000fbe6:	4622      	mov	r2, r4
4000fbe8:	f06f 0304 	mvn.w	r3, #4
4000fbec:	f004 fd22 	bl	40014634 <mvPrintf>
4000fbf0:	e008      	b.n	4000fc04 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000fbf2:	2b03      	cmp	r3, #3
4000fbf4:	d804      	bhi.n	4000fc00 <ddr3TipDynamicWriteLevelingSupp+0x1b0>
4000fbf6:	4822      	ldr	r0, [pc, #136]	; (4000fc80 <ddr3TipDynamicWriteLevelingSupp+0x230>)
4000fbf8:	2100      	movs	r1, #0
4000fbfa:	4622      	mov	r2, r4
4000fbfc:	f004 fd1a 	bl	40014634 <mvPrintf>
4000fc00:	f04f 0901 	mov.w	r9, #1
4000fc04:	3401      	adds	r4, #1
4000fc06:	9a05      	ldr	r2, [sp, #20]
4000fc08:	4294      	cmp	r4, r2
4000fc0a:	f4ff af39 	bcc.w	4000fa80 <ddr3TipDynamicWriteLevelingSupp+0x30>
4000fc0e:	4c1d      	ldr	r4, [pc, #116]	; (4000fc84 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000fc10:	4d1d      	ldr	r5, [pc, #116]	; (4000fc88 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000fc12:	f1b9 0f00 	cmp.w	r9, #0
4000fc16:	d00c      	beq.n	4000fc32 <ddr3TipDynamicWriteLevelingSupp+0x1e2>
4000fc18:	4b12      	ldr	r3, [pc, #72]	; (4000fc64 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000fc1a:	781b      	ldrb	r3, [r3, #0]
4000fc1c:	2b03      	cmp	r3, #3
4000fc1e:	d805      	bhi.n	4000fc2c <ddr3TipDynamicWriteLevelingSupp+0x1dc>
4000fc20:	4b0f      	ldr	r3, [pc, #60]	; (4000fc60 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000fc22:	2200      	movs	r2, #0
4000fc24:	4819      	ldr	r0, [pc, #100]	; (4000fc8c <ddr3TipDynamicWriteLevelingSupp+0x23c>)
4000fc26:	6819      	ldr	r1, [r3, #0]
4000fc28:	f004 fd04 	bl	40014634 <mvPrintf>
4000fc2c:	782b      	ldrb	r3, [r5, #0]
4000fc2e:	2200      	movs	r2, #0
4000fc30:	e001      	b.n	4000fc36 <ddr3TipDynamicWriteLevelingSupp+0x1e6>
4000fc32:	782b      	ldrb	r3, [r5, #0]
4000fc34:	2201      	movs	r2, #1
4000fc36:	54e2      	strb	r2, [r4, r3]
4000fc38:	4b08      	ldr	r3, [pc, #32]	; (4000fc5c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000fc3a:	681b      	ldr	r3, [r3, #0]
4000fc3c:	7818      	ldrb	r0, [r3, #0]
4000fc3e:	f010 0001 	ands.w	r0, r0, #1
4000fc42:	d007      	beq.n	4000fc54 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000fc44:	4b10      	ldr	r3, [pc, #64]	; (4000fc88 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000fc46:	4a0f      	ldr	r2, [pc, #60]	; (4000fc84 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000fc48:	781b      	ldrb	r3, [r3, #0]
4000fc4a:	5cd0      	ldrb	r0, [r2, r3]
4000fc4c:	f1d0 0001 	rsbs	r0, r0, #1
4000fc50:	bf38      	it	cc
4000fc52:	2000      	movcc	r0, #0
4000fc54:	b009      	add	sp, #36	; 0x24
4000fc56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000fc5a:	bf00      	nop
4000fc5c:	40020428 	andmi	r0, r2, r8, lsr #8
4000fc60:	400207cc 	andmi	r0, r2, ip, asr #15
4000fc64:	40018743 	andmi	r8, r1, r3, asr #14
4000fc68:	4002064c 	andmi	r0, r2, ip, asr #12
4000fc6c:	400206c0 	andmi	r0, r2, r0, asr #13
4000fc70:	4001629f 	mulmi	r1, pc, r2	; <UNPREDICTABLE>
4000fc74:	400162c7 	andmi	r6, r1, r7, asr #5
4000fc78:	400162f7 	strdmi	r6, [r1], -r7
4000fc7c:	40016321 	andmi	r6, r1, r1, lsr #6
4000fc80:	40016353 	andmi	r6, r1, r3, asr r3
4000fc84:	40020408 	andmi	r0, r2, r8, lsl #8
4000fc88:	400207d1 	ldrdmi	r0, [r2], -r1
4000fc8c:	40016375 	andmi	r6, r1, r5, ror r3

Disassembly of section .text.ddr3TipPrintWLSuppResult:

4000fc90 <ddr3TipPrintWLSuppResult>:
ddr3TipPrintWLSuppResult():
4000fc90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000fc94:	2102      	movs	r1, #2
4000fc96:	f000 fff9 	bl	40010c8c <ddr3TipDevAttrGet>
4000fc9a:	4b26      	ldr	r3, [pc, #152]	; (4000fd34 <ddr3TipPrintWLSuppResult+0xa4>)
4000fc9c:	781b      	ldrb	r3, [r3, #0]
4000fc9e:	2b02      	cmp	r3, #2
4000fca0:	b2c5      	uxtb	r5, r0
4000fca2:	d802      	bhi.n	4000fcaa <ddr3TipPrintWLSuppResult+0x1a>
4000fca4:	4824      	ldr	r0, [pc, #144]	; (4000fd38 <ddr3TipPrintWLSuppResult+0xa8>)
4000fca6:	f004 fcc5 	bl	40014634 <mvPrintf>
4000fcaa:	4b24      	ldr	r3, [pc, #144]	; (4000fd3c <ddr3TipPrintWLSuppResult+0xac>)
4000fcac:	681a      	ldr	r2, [r3, #0]
4000fcae:	7812      	ldrb	r2, [r2, #0]
4000fcb0:	07d0      	lsls	r0, r2, #31
4000fcb2:	d518      	bpl.n	4000fce6 <ddr3TipPrintWLSuppResult+0x56>
4000fcb4:	2400      	movs	r4, #0
4000fcb6:	4698      	mov	r8, r3
4000fcb8:	4f1e      	ldr	r7, [pc, #120]	; (4000fd34 <ddr3TipPrintWLSuppResult+0xa4>)
4000fcba:	4e21      	ldr	r6, [pc, #132]	; (4000fd40 <ddr3TipPrintWLSuppResult+0xb0>)
4000fcbc:	e011      	b.n	4000fce2 <ddr3TipPrintWLSuppResult+0x52>
4000fcbe:	f8d8 3000 	ldr.w	r3, [r8]
4000fcc2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000fcc6:	fa43 f304 	asr.w	r3, r3, r4
4000fcca:	07d9      	lsls	r1, r3, #31
4000fccc:	d508      	bpl.n	4000fce0 <ddr3TipPrintWLSuppResult+0x50>
4000fcce:	783b      	ldrb	r3, [r7, #0]
4000fcd0:	2b02      	cmp	r3, #2
4000fcd2:	d805      	bhi.n	4000fce0 <ddr3TipPrintWLSuppResult+0x50>
4000fcd4:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
4000fcd8:	481a      	ldr	r0, [pc, #104]	; (4000fd44 <ddr3TipPrintWLSuppResult+0xb4>)
4000fcda:	6859      	ldr	r1, [r3, #4]
4000fcdc:	f004 fcaa 	bl	40014634 <mvPrintf>
4000fce0:	3401      	adds	r4, #1
4000fce2:	42ac      	cmp	r4, r5
4000fce4:	d3eb      	bcc.n	4000fcbe <ddr3TipPrintWLSuppResult+0x2e>
4000fce6:	4b13      	ldr	r3, [pc, #76]	; (4000fd34 <ddr3TipPrintWLSuppResult+0xa4>)
4000fce8:	781b      	ldrb	r3, [r3, #0]
4000fcea:	2b02      	cmp	r3, #2
4000fcec:	d802      	bhi.n	4000fcf4 <ddr3TipPrintWLSuppResult+0x64>
4000fcee:	4816      	ldr	r0, [pc, #88]	; (4000fd48 <ddr3TipPrintWLSuppResult+0xb8>)
4000fcf0:	f004 fca0 	bl	40014634 <mvPrintf>
4000fcf4:	4b11      	ldr	r3, [pc, #68]	; (4000fd3c <ddr3TipPrintWLSuppResult+0xac>)
4000fcf6:	681a      	ldr	r2, [r3, #0]
4000fcf8:	7812      	ldrb	r2, [r2, #0]
4000fcfa:	07d2      	lsls	r2, r2, #31
4000fcfc:	d517      	bpl.n	4000fd2e <ddr3TipPrintWLSuppResult+0x9e>
4000fcfe:	2400      	movs	r4, #0
4000fd00:	4698      	mov	r8, r3
4000fd02:	4f0c      	ldr	r7, [pc, #48]	; (4000fd34 <ddr3TipPrintWLSuppResult+0xa4>)
4000fd04:	4e0e      	ldr	r6, [pc, #56]	; (4000fd40 <ddr3TipPrintWLSuppResult+0xb0>)
4000fd06:	e010      	b.n	4000fd2a <ddr3TipPrintWLSuppResult+0x9a>
4000fd08:	f8d8 3000 	ldr.w	r3, [r8]
4000fd0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000fd10:	fa43 f304 	asr.w	r3, r3, r4
4000fd14:	07db      	lsls	r3, r3, #31
4000fd16:	d507      	bpl.n	4000fd28 <ddr3TipPrintWLSuppResult+0x98>
4000fd18:	783b      	ldrb	r3, [r7, #0]
4000fd1a:	2b02      	cmp	r3, #2
4000fd1c:	d804      	bhi.n	4000fd28 <ddr3TipPrintWLSuppResult+0x98>
4000fd1e:	4809      	ldr	r0, [pc, #36]	; (4000fd44 <ddr3TipPrintWLSuppResult+0xb4>)
4000fd20:	f816 1034 	ldrb.w	r1, [r6, r4, lsl #3]
4000fd24:	f004 fc86 	bl	40014634 <mvPrintf>
4000fd28:	3401      	adds	r4, #1
4000fd2a:	42ac      	cmp	r4, r5
4000fd2c:	d3ec      	bcc.n	4000fd08 <ddr3TipPrintWLSuppResult+0x78>
4000fd2e:	2000      	movs	r0, #0
4000fd30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000fd34:	40018743 	andmi	r8, r1, r3, asr #14
4000fd38:	40016393 	mulmi	r1, r3, r3
4000fd3c:	40020428 	andmi	r0, r2, r8, lsr #8
4000fd40:	4002064c 	andmi	r0, r2, ip, asr #12
4000fd44:	40015068 	andmi	r5, r1, r8, rrx
4000fd48:	400163be 			; <UNDEFINED> instruction: 0x400163be

Disassembly of section .text.ddr3TipWriteAdditionalOdtSetting:

4000fd4c <ddr3TipWriteAdditionalOdtSetting>:
ddr3TipWriteAdditionalOdtSetting():
4000fd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000fd50:	b095      	sub	sp, #84	; 0x54
4000fd52:	460c      	mov	r4, r1
4000fd54:	2102      	movs	r1, #2
4000fd56:	2500      	movs	r5, #0
4000fd58:	4681      	mov	r9, r0
4000fd5a:	9512      	str	r5, [sp, #72]	; 0x48
4000fd5c:	f000 ff96 	bl	40010c8c <ddr3TipDevAttrGet>
4000fd60:	4629      	mov	r1, r5
4000fd62:	f44f 7340 	mov.w	r3, #768	; 0x300
4000fd66:	4622      	mov	r2, r4
4000fd68:	9301      	str	r3, [sp, #4]
4000fd6a:	f241 439c 	movw	r3, #5276	; 0x149c
4000fd6e:	9500      	str	r5, [sp, #0]
4000fd70:	4d83      	ldr	r5, [pc, #524]	; (4000ff80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000fd72:	b2c0      	uxtb	r0, r0
4000fd74:	900b      	str	r0, [sp, #44]	; 0x2c
4000fd76:	4648      	mov	r0, r9
4000fd78:	f7fa f8ee 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000fd7c:	4601      	mov	r1, r0
4000fd7e:	6028      	str	r0, [r5, #0]
4000fd80:	2800      	cmp	r0, #0
4000fd82:	f040 80e9 	bne.w	4000ff58 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000fd86:	ab12      	add	r3, sp, #72	; 0x48
4000fd88:	4648      	mov	r0, r9
4000fd8a:	9300      	str	r3, [sp, #0]
4000fd8c:	4622      	mov	r2, r4
4000fd8e:	f04f 33ff 	mov.w	r3, #4294967295
4000fd92:	9301      	str	r3, [sp, #4]
4000fd94:	f241 5338 	movw	r3, #5432	; 0x1538
4000fd98:	f7fa fbfc 	bl	4000a594 <mvHwsDdr3TipIFRead>
4000fd9c:	6028      	str	r0, [r5, #0]
4000fd9e:	2800      	cmp	r0, #0
4000fda0:	f040 80da 	bne.w	4000ff58 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000fda4:	a814      	add	r0, sp, #80	; 0x50
4000fda6:	eb00 0384 	add.w	r3, r0, r4, lsl #2
4000fdaa:	f853 3c08 	ldr.w	r3, [r3, #-8]
4000fdae:	930a      	str	r3, [sp, #40]	; 0x28
4000fdb0:	4b74      	ldr	r3, [pc, #464]	; (4000ff84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000fdb2:	781b      	ldrb	r3, [r3, #0]
4000fdb4:	2b01      	cmp	r3, #1
4000fdb6:	d805      	bhi.n	4000fdc4 <ddr3TipWriteAdditionalOdtSetting+0x78>
4000fdb8:	4873      	ldr	r0, [pc, #460]	; (4000ff88 <ddr3TipWriteAdditionalOdtSetting+0x23c>)
4000fdba:	4622      	mov	r2, r4
4000fdbc:	4973      	ldr	r1, [pc, #460]	; (4000ff8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000fdbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000fdc0:	f004 fc38 	bl	40014634 <mvPrintf>
4000fdc4:	4648      	mov	r0, r9
4000fdc6:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 4000ff94 <ddr3TipWriteAdditionalOdtSetting+0x248>
4000fdca:	f7fe fcf7 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
4000fdce:	2500      	movs	r5, #0
4000fdd0:	261f      	movs	r6, #31
4000fdd2:	2358      	movs	r3, #88	; 0x58
4000fdd4:	46a8      	mov	r8, r5
4000fdd6:	4363      	muls	r3, r4
4000fdd8:	46b2      	mov	sl, r6
4000fdda:	930d      	str	r3, [sp, #52]	; 0x34
4000fddc:	465e      	mov	r6, fp
4000fdde:	462b      	mov	r3, r5
4000fde0:	46cb      	mov	fp, r9
4000fde2:	46a1      	mov	r9, r4
4000fde4:	9009      	str	r0, [sp, #36]	; 0x24
4000fde6:	e068      	b.n	4000feba <ddr3TipWriteAdditionalOdtSetting+0x16e>
4000fde8:	4969      	ldr	r1, [pc, #420]	; (4000ff90 <ddr3TipWriteAdditionalOdtSetting+0x244>)
4000fdea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000fdec:	586f      	ldr	r7, [r5, r1]
4000fdee:	fa22 f707 	lsr.w	r7, r2, r7
4000fdf2:	aa0e      	add	r2, sp, #56	; 0x38
4000fdf4:	f007 071f 	and.w	r7, r7, #31
4000fdf8:	429f      	cmp	r7, r3
4000fdfa:	50af      	str	r7, [r5, r2]
4000fdfc:	d346      	bcc.n	4000fe8c <ddr3TipWriteAdditionalOdtSetting+0x140>
4000fdfe:	bf18      	it	ne
4000fe00:	4e64      	ldrne	r6, [pc, #400]	; (4000ff94 <ddr3TipWriteAdditionalOdtSetting+0x248>)
4000fe02:	1cab      	adds	r3, r5, #2
4000fe04:	2400      	movs	r4, #0
4000fe06:	930c      	str	r3, [sp, #48]	; 0x30
4000fe08:	e03c      	b.n	4000fe84 <ddr3TipWriteAdditionalOdtSetting+0x138>
4000fe0a:	4863      	ldr	r0, [pc, #396]	; (4000ff98 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000fe0c:	6803      	ldr	r3, [r0, #0]
4000fe0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000fe12:	fa43 f304 	asr.w	r3, r3, r4
4000fe16:	07db      	lsls	r3, r3, #31
4000fe18:	d533      	bpl.n	4000fe82 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000fe1a:	990c      	ldr	r1, [sp, #48]	; 0x30
4000fe1c:	2200      	movs	r2, #0
4000fe1e:	ab13      	add	r3, sp, #76	; 0x4c
4000fe20:	4658      	mov	r0, fp
4000fe22:	9302      	str	r3, [sp, #8]
4000fe24:	4623      	mov	r3, r4
4000fe26:	9101      	str	r1, [sp, #4]
4000fe28:	4649      	mov	r1, r9
4000fe2a:	9200      	str	r2, [sp, #0]
4000fe2c:	f7fa fcbe 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000fe30:	4953      	ldr	r1, [pc, #332]	; (4000ff80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000fe32:	6008      	str	r0, [r1, #0]
4000fe34:	b120      	cbz	r0, 4000fe40 <ddr3TipWriteAdditionalOdtSetting+0xf4>
4000fe36:	f001 fd0d 	bl	40011854 <gtBreakOnFail>
4000fe3a:	4b51      	ldr	r3, [pc, #324]	; (4000ff80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000fe3c:	6818      	ldr	r0, [r3, #0]
4000fe3e:	e09b      	b.n	4000ff78 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000fe40:	4850      	ldr	r0, [pc, #320]	; (4000ff84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000fe42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000fe44:	7802      	ldrb	r2, [r0, #0]
4000fe46:	f3c3 1381 	ubfx	r3, r3, #6, #2
4000fe4a:	429e      	cmp	r6, r3
4000fe4c:	bfb8      	it	lt
4000fe4e:	461e      	movlt	r6, r3
4000fe50:	2a01      	cmp	r2, #1
4000fe52:	d816      	bhi.n	4000fe82 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000fe54:	9909      	ldr	r1, [sp, #36]	; 0x24
4000fe56:	4a50      	ldr	r2, [pc, #320]	; (4000ff98 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000fe58:	980d      	ldr	r0, [sp, #52]	; 0x34
4000fe5a:	9400      	str	r4, [sp, #0]
4000fe5c:	9101      	str	r1, [sp, #4]
4000fe5e:	6811      	ldr	r1, [r2, #0]
4000fe60:	eb00 1204 	add.w	r2, r0, r4, lsl #4
4000fe64:	484d      	ldr	r0, [pc, #308]	; (4000ff9c <ddr3TipWriteAdditionalOdtSetting+0x250>)
4000fe66:	188a      	adds	r2, r1, r2
4000fe68:	4948      	ldr	r1, [pc, #288]	; (4000ff8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000fe6a:	7912      	ldrb	r2, [r2, #4]
4000fe6c:	9202      	str	r2, [sp, #8]
4000fe6e:	aa0e      	add	r2, sp, #56	; 0x38
4000fe70:	58aa      	ldr	r2, [r5, r2]
4000fe72:	9305      	str	r3, [sp, #20]
4000fe74:	4643      	mov	r3, r8
4000fe76:	9704      	str	r7, [sp, #16]
4000fe78:	9203      	str	r2, [sp, #12]
4000fe7a:	464a      	mov	r2, r9
4000fe7c:	9606      	str	r6, [sp, #24]
4000fe7e:	f004 fbd9 	bl	40014634 <mvPrintf>
4000fe82:	3401      	adds	r4, #1
4000fe84:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000fe86:	428c      	cmp	r4, r1
4000fe88:	d3bf      	bcc.n	4000fe0a <ddr3TipWriteAdditionalOdtSetting+0xbe>
4000fe8a:	e000      	b.n	4000fe8e <ddr3TipWriteAdditionalOdtSetting+0x142>
4000fe8c:	461f      	mov	r7, r3
4000fe8e:	4a3d      	ldr	r2, [pc, #244]	; (4000ff84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000fe90:	ab0e      	add	r3, sp, #56	; 0x38
4000fe92:	58eb      	ldr	r3, [r5, r3]
4000fe94:	7812      	ldrb	r2, [r2, #0]
4000fe96:	459a      	cmp	sl, r3
4000fe98:	bf28      	it	cs
4000fe9a:	469a      	movcs	sl, r3
4000fe9c:	2a01      	cmp	r2, #1
4000fe9e:	d808      	bhi.n	4000feb2 <ddr3TipWriteAdditionalOdtSetting+0x166>
4000fea0:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000fea2:	483f      	ldr	r0, [pc, #252]	; (4000ffa0 <ddr3TipWriteAdditionalOdtSetting+0x254>)
4000fea4:	4939      	ldr	r1, [pc, #228]	; (4000ff8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000fea6:	e88d 040c 	stmia.w	sp, {r2, r3, sl}
4000feaa:	464a      	mov	r2, r9
4000feac:	4643      	mov	r3, r8
4000feae:	f004 fbc1 	bl	40014634 <mvPrintf>
4000feb2:	f108 0801 	add.w	r8, r8, #1
4000feb6:	3504      	adds	r5, #4
4000feb8:	463b      	mov	r3, r7
4000feba:	9809      	ldr	r0, [sp, #36]	; 0x24
4000febc:	4580      	cmp	r8, r0
4000febe:	d193      	bne.n	4000fde8 <ddr3TipWriteAdditionalOdtSetting+0x9c>
4000fec0:	4d35      	ldr	r5, [pc, #212]	; (4000ff98 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000fec2:	461f      	mov	r7, r3
4000fec4:	2258      	movs	r2, #88	; 0x58
4000fec6:	464c      	mov	r4, r9
4000fec8:	46d9      	mov	r9, fp
4000feca:	46b3      	mov	fp, r6
4000fecc:	682b      	ldr	r3, [r5, #0]
4000fece:	4656      	mov	r6, sl
4000fed0:	fb02 3304 	mla	r3, r2, r4, r3
4000fed4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
4000fed8:	459a      	cmp	sl, r3
4000feda:	d812      	bhi.n	4000ff02 <ddr3TipWriteAdditionalOdtSetting+0x1b6>
4000fedc:	4a29      	ldr	r2, [pc, #164]	; (4000ff84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000fede:	7812      	ldrb	r2, [r2, #0]
4000fee0:	2a02      	cmp	r2, #2
4000fee2:	d808      	bhi.n	4000fef6 <ddr3TipWriteAdditionalOdtSetting+0x1aa>
4000fee4:	9301      	str	r3, [sp, #4]
4000fee6:	4622      	mov	r2, r4
4000fee8:	482e      	ldr	r0, [pc, #184]	; (4000ffa4 <ddr3TipWriteAdditionalOdtSetting+0x258>)
4000feea:	4643      	mov	r3, r8
4000feec:	4927      	ldr	r1, [pc, #156]	; (4000ff8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000feee:	f8cd a000 	str.w	sl, [sp]
4000fef2:	f004 fb9f 	bl	40014634 <mvPrintf>
4000fef6:	682b      	ldr	r3, [r5, #0]
4000fef8:	2258      	movs	r2, #88	; 0x58
4000fefa:	fb02 3304 	mla	r3, r2, r4, r3
4000fefe:	f893 6059 	ldrb.w	r6, [r3, #89]	; 0x59
4000ff02:	f1a6 0802 	sub.w	r8, r6, #2
4000ff06:	2100      	movs	r1, #0
4000ff08:	4648      	mov	r0, r9
4000ff0a:	4622      	mov	r2, r4
4000ff0c:	ea4f 3308 	mov.w	r3, r8, lsl #12
4000ff10:	9300      	str	r3, [sp, #0]
4000ff12:	f44f 4370 	mov.w	r3, #61440	; 0xf000
4000ff16:	9301      	str	r3, [sp, #4]
4000ff18:	f241 4328 	movw	r3, #5160	; 0x1428
4000ff1c:	f10b 0b01 	add.w	fp, fp, #1
4000ff20:	f7fa f81a 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ff24:	4d16      	ldr	r5, [pc, #88]	; (4000ff80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000ff26:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
4000ff2a:	3705      	adds	r7, #5
4000ff2c:	eb07 076b 	add.w	r7, r7, fp, asr #1
4000ff30:	2f1f      	cmp	r7, #31
4000ff32:	bf28      	it	cs
4000ff34:	271f      	movcs	r7, #31
4000ff36:	4601      	mov	r1, r0
4000ff38:	6028      	str	r0, [r5, #0]
4000ff3a:	b968      	cbnz	r0, 4000ff58 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000ff3c:	043b      	lsls	r3, r7, #16
4000ff3e:	4648      	mov	r0, r9
4000ff40:	9300      	str	r3, [sp, #0]
4000ff42:	4622      	mov	r2, r4
4000ff44:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
4000ff48:	9301      	str	r3, [sp, #4]
4000ff4a:	f241 4328 	movw	r3, #5160	; 0x1428
4000ff4e:	f7fa f803 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4000ff52:	4606      	mov	r6, r0
4000ff54:	6028      	str	r0, [r5, #0]
4000ff56:	b118      	cbz	r0, 4000ff60 <ddr3TipWriteAdditionalOdtSetting+0x214>
4000ff58:	f001 fc7c 	bl	40011854 <gtBreakOnFail>
4000ff5c:	6828      	ldr	r0, [r5, #0]
4000ff5e:	e00b      	b.n	4000ff78 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000ff60:	4b08      	ldr	r3, [pc, #32]	; (4000ff84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000ff62:	781b      	ldrb	r3, [r3, #0]
4000ff64:	2b02      	cmp	r3, #2
4000ff66:	d806      	bhi.n	4000ff76 <ddr3TipWriteAdditionalOdtSetting+0x22a>
4000ff68:	480f      	ldr	r0, [pc, #60]	; (4000ffa8 <ddr3TipWriteAdditionalOdtSetting+0x25c>)
4000ff6a:	4622      	mov	r2, r4
4000ff6c:	4907      	ldr	r1, [pc, #28]	; (4000ff8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000ff6e:	4643      	mov	r3, r8
4000ff70:	9700      	str	r7, [sp, #0]
4000ff72:	f004 fb5f 	bl	40014634 <mvPrintf>
4000ff76:	4630      	mov	r0, r6
4000ff78:	b015      	add	sp, #84	; 0x54
4000ff7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ff7e:	bf00      	nop
4000ff80:	400206c0 	andmi	r0, r2, r0, asr #13
4000ff84:	4001874c 	andmi	r8, r1, ip, asr #14
4000ff88:	40016400 	andmi	r6, r1, r0, lsl #8
4000ff8c:	40017770 	andmi	r7, r1, r0, ror r7
4000ff90:	40017760 	andmi	r7, r1, r0, ror #14
4000ff94:	fffffc01 			; <UNDEFINED> instruction: 0xfffffc01
4000ff98:	40020428 	andmi	r0, r2, r8, lsr #8
4000ff9c:	40016433 	andmi	r6, r1, r3, lsr r4
4000ffa0:	400164c6 	andmi	r6, r1, r6, asr #9
4000ffa4:	4001651d 	andmi	r6, r1, sp, lsl r5
4000ffa8:	400165c8 	andmi	r6, r1, r8, asr #11

Disassembly of section .text.GetValidWinRx:

4000ffac <GetValidWinRx>:
GetValidWinRx():
4000ffac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000ffb0:	2400      	movs	r4, #0
4000ffb2:	b086      	sub	sp, #24
4000ffb4:	f8df a048 	ldr.w	sl, [pc, #72]	; 40010000 <GetValidWinRx+0x54>
4000ffb8:	f10d 0914 	add.w	r9, sp, #20
4000ffbc:	4607      	mov	r7, r0
4000ffbe:	460e      	mov	r6, r1
4000ffc0:	4615      	mov	r5, r2
4000ffc2:	46a0      	mov	r8, r4
4000ffc4:	23c0      	movs	r3, #192	; 0xc0
4000ffc6:	4638      	mov	r0, r7
4000ffc8:	9301      	str	r3, [sp, #4]
4000ffca:	4631      	mov	r1, r6
4000ffcc:	2200      	movs	r2, #0
4000ffce:	4623      	mov	r3, r4
4000ffd0:	f8cd 8000 	str.w	r8, [sp]
4000ffd4:	f8cd 9008 	str.w	r9, [sp, #8]
4000ffd8:	f7fa fbe8 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4000ffdc:	f8ca 0000 	str.w	r0, [sl]
4000ffe0:	b120      	cbz	r0, 4000ffec <GetValidWinRx+0x40>
4000ffe2:	f001 fc37 	bl	40011854 <gtBreakOnFail>
4000ffe6:	4b06      	ldr	r3, [pc, #24]	; (40010000 <GetValidWinRx+0x54>)
4000ffe8:	6818      	ldr	r0, [r3, #0]
4000ffea:	e006      	b.n	4000fffa <GetValidWinRx+0x4e>
4000ffec:	9b05      	ldr	r3, [sp, #20]
4000ffee:	f3c3 1344 	ubfx	r3, r3, #5, #5
4000fff2:	552b      	strb	r3, [r5, r4]
4000fff4:	3401      	adds	r4, #1
4000fff6:	2c04      	cmp	r4, #4
4000fff8:	d1e4      	bne.n	4000ffc4 <GetValidWinRx+0x18>
4000fffa:	b006      	add	sp, #24
4000fffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40010000:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipVref:

40010004 <ddr3TipVref>:
ddr3TipVref():
40010004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40010008:	4605      	mov	r5, r0
4001000a:	4e90      	ldr	r6, [pc, #576]	; (4001024c <ddr3TipVref+0x248>)
4001000c:	b099      	sub	sp, #100	; 0x64
4001000e:	ac0e      	add	r4, sp, #56	; 0x38
40010010:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
40010012:	c40f      	stmia	r4!, {r0, r1, r2, r3}
40010014:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
40010018:	4e8d      	ldr	r6, [pc, #564]	; (40010250 <ddr3TipVref+0x24c>)
4001001a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
4001001e:	2300      	movs	r3, #0
40010020:	9316      	str	r3, [sp, #88]	; 0x58
40010022:	4b8c      	ldr	r3, [pc, #560]	; (40010254 <ddr3TipVref+0x250>)
40010024:	7818      	ldrb	r0, [r3, #0]
40010026:	f7f8 fb15 	bl	40008654 <ddr3TipGetResultPtr>
4001002a:	2102      	movs	r1, #2
4001002c:	900b      	str	r0, [sp, #44]	; 0x2c
4001002e:	4628      	mov	r0, r5
40010030:	f000 fe2c 	bl	40010c8c <ddr3TipDevAttrGet>
40010034:	4604      	mov	r4, r0
40010036:	4628      	mov	r0, r5
40010038:	f003 f8a4 	bl	40013184 <ddr3TipSpecialRx>
4001003c:	6030      	str	r0, [r6, #0]
4001003e:	b118      	cbz	r0, 40010048 <ddr3TipVref+0x44>
40010040:	f001 fc08 	bl	40011854 <gtBreakOnFail>
40010044:	6830      	ldr	r0, [r6, #0]
40010046:	e38b      	b.n	40010760 <ddr3TipVref+0x75c>
40010048:	4983      	ldr	r1, [pc, #524]	; (40010258 <ddr3TipVref+0x254>)
4001004a:	b2e4      	uxtb	r4, r4
4001004c:	4b83      	ldr	r3, [pc, #524]	; (4001025c <ddr3TipVref+0x258>)
4001004e:	9409      	str	r4, [sp, #36]	; 0x24
40010050:	680a      	ldr	r2, [r1, #0]
40010052:	920c      	str	r2, [sp, #48]	; 0x30
40010054:	681a      	ldr	r2, [r3, #0]
40010056:	920d      	str	r2, [sp, #52]	; 0x34
40010058:	220f      	movs	r2, #15
4001005a:	601a      	str	r2, [r3, #0]
4001005c:	4b80      	ldr	r3, [pc, #512]	; (40010260 <ddr3TipVref+0x25c>)
4001005e:	600a      	str	r2, [r1, #0]
40010060:	681b      	ldr	r3, [r3, #0]
40010062:	781b      	ldrb	r3, [r3, #0]
40010064:	07da      	lsls	r2, r3, #31
40010066:	d564      	bpl.n	40010132 <ddr3TipVref+0x12e>
40010068:	4606      	mov	r6, r0
4001006a:	4604      	mov	r4, r0
4001006c:	f8df a22c 	ldr.w	sl, [pc, #556]	; 4001029c <ddr3TipVref+0x298>
40010070:	f8df b22c 	ldr.w	fp, [pc, #556]	; 400102a0 <ddr3TipVref+0x29c>
40010074:	e056      	b.n	40010124 <ddr3TipVref+0x120>
40010076:	4a7b      	ldr	r2, [pc, #492]	; (40010264 <ddr3TipVref+0x260>)
40010078:	487b      	ldr	r0, [pc, #492]	; (40010268 <ddr3TipVref+0x264>)
4001007a:	4b7c      	ldr	r3, [pc, #496]	; (4001026c <ddr3TipVref+0x268>)
4001007c:	52b1      	strh	r1, [r6, r2]
4001007e:	4a7c      	ldr	r2, [pc, #496]	; (40010270 <ddr3TipVref+0x26c>)
40010080:	5231      	strh	r1, [r6, r0]
40010082:	f804 100a 	strb.w	r1, [r4, sl]
40010086:	5ca0      	ldrb	r0, [r4, r2]
40010088:	4a7a      	ldr	r2, [pc, #488]	; (40010274 <ddr3TipVref+0x270>)
4001008a:	f804 100b 	strb.w	r1, [r4, fp]
4001008e:	54e1      	strb	r1, [r4, r3]
40010090:	7812      	ldrb	r2, [r2, #0]
40010092:	4290      	cmp	r0, r2
40010094:	4a78      	ldr	r2, [pc, #480]	; (40010278 <ddr3TipVref+0x274>)
40010096:	d90b      	bls.n	400100b0 <ddr3TipVref+0xac>
40010098:	2302      	movs	r3, #2
4001009a:	5513      	strb	r3, [r2, r4]
4001009c:	4b77      	ldr	r3, [pc, #476]	; (4001027c <ddr3TipVref+0x278>)
4001009e:	781b      	ldrb	r3, [r3, #0]
400100a0:	2b02      	cmp	r3, #2
400100a2:	d83d      	bhi.n	40010120 <ddr3TipVref+0x11c>
400100a4:	4876      	ldr	r0, [pc, #472]	; (40010280 <ddr3TipVref+0x27c>)
400100a6:	4622      	mov	r2, r4
400100a8:	23f5      	movs	r3, #245	; 0xf5
400100aa:	f004 fac3 	bl	40014634 <mvPrintf>
400100ae:	e037      	b.n	40010120 <ddr3TipVref+0x11c>
400100b0:	5511      	strb	r1, [r2, r4]
400100b2:	ab16      	add	r3, sp, #88	; 0x58
400100b4:	460a      	mov	r2, r1
400100b6:	9302      	str	r3, [sp, #8]
400100b8:	4628      	mov	r0, r5
400100ba:	4623      	mov	r3, r4
400100bc:	9100      	str	r1, [sp, #0]
400100be:	f04f 09a8 	mov.w	r9, #168	; 0xa8
400100c2:	f8cd 9004 	str.w	r9, [sp, #4]
400100c6:	f7fa fb71 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400100ca:	4f61      	ldr	r7, [pc, #388]	; (40010250 <ddr3TipVref+0x24c>)
400100cc:	4601      	mov	r1, r0
400100ce:	6038      	str	r0, [r7, #0]
400100d0:	b998      	cbnz	r0, 400100fa <ddr3TipVref+0xf6>
400100d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
400100d4:	460a      	mov	r2, r1
400100d6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
400100da:	f023 030f 	bic.w	r3, r3, #15
400100de:	9001      	str	r0, [sp, #4]
400100e0:	ea43 0308 	orr.w	r3, r3, r8
400100e4:	4628      	mov	r0, r5
400100e6:	9303      	str	r3, [sp, #12]
400100e8:	460b      	mov	r3, r1
400100ea:	9400      	str	r4, [sp, #0]
400100ec:	f8cd 9008 	str.w	r9, [sp, #8]
400100f0:	f7fa fbe2 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400100f4:	4601      	mov	r1, r0
400100f6:	6038      	str	r0, [r7, #0]
400100f8:	b118      	cbz	r0, 40010102 <ddr3TipVref+0xfe>
400100fa:	f001 fbab 	bl	40011854 <gtBreakOnFail>
400100fe:	6838      	ldr	r0, [r7, #0]
40010100:	e32e      	b.n	40010760 <ddr3TipVref+0x75c>
40010102:	4b5e      	ldr	r3, [pc, #376]	; (4001027c <ddr3TipVref+0x278>)
40010104:	781b      	ldrb	r3, [r3, #0]
40010106:	2b02      	cmp	r3, #2
40010108:	d80a      	bhi.n	40010120 <ddr3TipVref+0x11c>
4001010a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4001010c:	22fa      	movs	r2, #250	; 0xfa
4001010e:	485d      	ldr	r0, [pc, #372]	; (40010284 <ddr3TipVref+0x280>)
40010110:	f023 030f 	bic.w	r3, r3, #15
40010114:	9200      	str	r2, [sp, #0]
40010116:	ea43 0308 	orr.w	r3, r3, r8
4001011a:	4622      	mov	r2, r4
4001011c:	f004 fa8a 	bl	40014634 <mvPrintf>
40010120:	3401      	adds	r4, #1
40010122:	3602      	adds	r6, #2
40010124:	9b09      	ldr	r3, [sp, #36]	; 0x24
40010126:	f04f 0100 	mov.w	r1, #0
4001012a:	429c      	cmp	r4, r3
4001012c:	d3a3      	bcc.n	40010076 <ddr3TipVref+0x72>
4001012e:	4b56      	ldr	r3, [pc, #344]	; (40010288 <ddr3TipVref+0x284>)
40010130:	7019      	strb	r1, [r3, #0]
40010132:	2000      	movs	r0, #0
40010134:	4f4a      	ldr	r7, [pc, #296]	; (40010260 <ddr3TipVref+0x25c>)
40010136:	900a      	str	r0, [sp, #40]	; 0x28
40010138:	4681      	mov	r9, r0
4001013a:	f8df a13c 	ldr.w	sl, [pc, #316]	; 40010278 <ddr3TipVref+0x274>
4001013e:	e2c4      	b.n	400106ca <ddr3TipVref+0x6c6>
40010140:	990a      	ldr	r1, [sp, #40]	; 0x28
40010142:	2401      	movs	r4, #1
40010144:	3101      	adds	r1, #1
40010146:	910a      	str	r1, [sp, #40]	; 0x28
40010148:	4b50      	ldr	r3, [pc, #320]	; (4001028c <ddr3TipVref+0x288>)
4001014a:	2201      	movs	r2, #1
4001014c:	4628      	mov	r0, r5
4001014e:	2600      	movs	r6, #0
40010150:	601a      	str	r2, [r3, #0]
40010152:	f003 f9fb 	bl	4001354c <ddr3TipCentralizationRx>
40010156:	484d      	ldr	r0, [pc, #308]	; (4001028c <ddr3TipVref+0x288>)
40010158:	683b      	ldr	r3, [r7, #0]
4001015a:	6006      	str	r6, [r0, #0]
4001015c:	781b      	ldrb	r3, [r3, #0]
4001015e:	07db      	lsls	r3, r3, #31
40010160:	d539      	bpl.n	400101d6 <ddr3TipVref+0x1d2>
40010162:	4949      	ldr	r1, [pc, #292]	; (40010288 <ddr3TipVref+0x284>)
40010164:	780b      	ldrb	r3, [r1, #0]
40010166:	2b04      	cmp	r3, #4
40010168:	d035      	beq.n	400101d6 <ddr3TipVref+0x1d2>
4001016a:	4628      	mov	r0, r5
4001016c:	aa17      	add	r2, sp, #92	; 0x5c
4001016e:	4631      	mov	r1, r6
40010170:	46b0      	mov	r8, r6
40010172:	f7ff ff1b 	bl	4000ffac <GetValidWinRx>
40010176:	683a      	ldr	r2, [r7, #0]
40010178:	1e63      	subs	r3, r4, #1
4001017a:	46cc      	mov	ip, r9
4001017c:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 40010268 <ddr3TipVref+0x264>
40010180:	46a9      	mov	r9, r5
40010182:	9208      	str	r2, [sp, #32]
40010184:	461d      	mov	r5, r3
40010186:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4001018a:	e01f      	b.n	400101cc <ddr3TipVref+0x1c8>
4001018c:	9b08      	ldr	r3, [sp, #32]
4001018e:	f893 105c 	ldrb.w	r1, [r3, #92]	; 0x5c
40010192:	fa41 f106 	asr.w	r1, r1, r6
40010196:	07c8      	lsls	r0, r1, #31
40010198:	d515      	bpl.n	400101c6 <ddr3TipVref+0x1c2>
4001019a:	f816 100a 	ldrb.w	r1, [r6, sl]
4001019e:	2902      	cmp	r1, #2
400101a0:	d011      	beq.n	400101c6 <ddr3TipVref+0x1c2>
400101a2:	f838 000b 	ldrh.w	r0, [r8, fp]
400101a6:	a917      	add	r1, sp, #92	; 0x5c
400101a8:	5c71      	ldrb	r1, [r6, r1]
400101aa:	4351      	muls	r1, r2
400101ac:	fb05 1000 	mla	r0, r5, r0, r1
400101b0:	4621      	mov	r1, r4
400101b2:	9207      	str	r2, [sp, #28]
400101b4:	f8cd c018 	str.w	ip, [sp, #24]
400101b8:	f7f6 eb76 	blx	400068a8 <__aeabi_idiv>
400101bc:	f8dd c018 	ldr.w	ip, [sp, #24]
400101c0:	9a07      	ldr	r2, [sp, #28]
400101c2:	f82b 0008 	strh.w	r0, [fp, r8]
400101c6:	3601      	adds	r6, #1
400101c8:	f108 0802 	add.w	r8, r8, #2
400101cc:	9809      	ldr	r0, [sp, #36]	; 0x24
400101ce:	4286      	cmp	r6, r0
400101d0:	d3dc      	bcc.n	4001018c <ddr3TipVref+0x188>
400101d2:	464d      	mov	r5, r9
400101d4:	46e1      	mov	r9, ip
400101d6:	3401      	adds	r4, #1
400101d8:	2c04      	cmp	r4, #4
400101da:	d1b5      	bne.n	40010148 <ddr3TipVref+0x144>
400101dc:	683b      	ldr	r3, [r7, #0]
400101de:	781b      	ldrb	r3, [r3, #0]
400101e0:	07d9      	lsls	r1, r3, #31
400101e2:	d527      	bpl.n	40010234 <ddr3TipVref+0x230>
400101e4:	4b25      	ldr	r3, [pc, #148]	; (4001027c <ddr3TipVref+0x278>)
400101e6:	781b      	ldrb	r3, [r3, #0]
400101e8:	2b01      	cmp	r3, #1
400101ea:	d803      	bhi.n	400101f4 <ddr3TipVref+0x1f0>
400101ec:	4828      	ldr	r0, [pc, #160]	; (40010290 <ddr3TipVref+0x28c>)
400101ee:	2100      	movs	r1, #0
400101f0:	f004 fa20 	bl	40014634 <mvPrintf>
400101f4:	2400      	movs	r4, #0
400101f6:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4001027c <ddr3TipVref+0x278>
400101fa:	4e1b      	ldr	r6, [pc, #108]	; (40010268 <ddr3TipVref+0x264>)
400101fc:	e010      	b.n	40010220 <ddr3TipVref+0x21c>
400101fe:	683b      	ldr	r3, [r7, #0]
40010200:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40010204:	fa43 f304 	asr.w	r3, r3, r4
40010208:	07da      	lsls	r2, r3, #31
4001020a:	d508      	bpl.n	4001021e <ddr3TipVref+0x21a>
4001020c:	f898 3000 	ldrb.w	r3, [r8]
40010210:	2b01      	cmp	r3, #1
40010212:	d804      	bhi.n	4001021e <ddr3TipVref+0x21a>
40010214:	481f      	ldr	r0, [pc, #124]	; (40010294 <ddr3TipVref+0x290>)
40010216:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
4001021a:	f004 fa0b 	bl	40014634 <mvPrintf>
4001021e:	3401      	adds	r4, #1
40010220:	9909      	ldr	r1, [sp, #36]	; 0x24
40010222:	428c      	cmp	r4, r1
40010224:	d3eb      	bcc.n	400101fe <ddr3TipVref+0x1fa>
40010226:	4b15      	ldr	r3, [pc, #84]	; (4001027c <ddr3TipVref+0x278>)
40010228:	781b      	ldrb	r3, [r3, #0]
4001022a:	2b01      	cmp	r3, #1
4001022c:	d802      	bhi.n	40010234 <ddr3TipVref+0x230>
4001022e:	481a      	ldr	r0, [pc, #104]	; (40010298 <ddr3TipVref+0x294>)
40010230:	f004 fa00 	bl	40014634 <mvPrintf>
40010234:	683b      	ldr	r3, [r7, #0]
40010236:	781b      	ldrb	r3, [r3, #0]
40010238:	07db      	lsls	r3, r3, #31
4001023a:	f140 8246 	bpl.w	400106ca <ddr3TipVref+0x6c6>
4001023e:	2600      	movs	r6, #0
40010240:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001027c <ddr3TipVref+0x278>
40010244:	9505      	str	r5, [sp, #20]
40010246:	4634      	mov	r4, r6
40010248:	e23a      	b.n	400106c0 <ddr3TipVref+0x6bc>
4001024a:	bf00      	nop
4001024c:	40017740 	andmi	r7, r1, r0, asr #14
40010250:	400206c0 	andmi	r0, r2, r0, asr #13
40010254:	400207d1 	ldrdmi	r0, [r2], -r1
40010258:	4001911c 	andmi	r9, r1, ip, lsl r1
4001025c:	40019118 	andmi	r9, r1, r8, lsl r1
40010260:	40020428 	andmi	r0, r2, r8, lsr #8
40010264:	4002068e 	andmi	r0, r2, lr, lsl #13
40010268:	4002069e 	mulmi	r2, lr, r6
4001026c:	40020698 	mulmi	r2, r8, r6
40010270:	4002067f 	andmi	r0, r2, pc, ror r6
40010274:	40018c10 	andmi	r8, r1, r0, lsl ip
40010278:	4002067a 	andmi	r0, r2, sl, ror r6
4001027c:	4001874c 	andmi	r8, r1, ip, asr #14
40010280:	40016615 	andmi	r6, r1, r5, lsl r6
40010284:	40016652 	andmi	r6, r1, r2, asr r6
40010288:	40020679 	andmi	r0, r2, r9, ror r6
4001028c:	400207f4 	strdmi	r0, [r2], -r4
40010290:	40016682 	andmi	r6, r1, r2, lsl #13
40010294:	40016cd5 	ldrdmi	r6, [r1], -r5
40010298:	40014d24 	andmi	r4, r1, r4, lsr #26
4001029c:	40020688 	andmi	r0, r2, r8, lsl #13
400102a0:	40020674 	andmi	r0, r2, r4, ror r6
400102a4:	683b      	ldr	r3, [r7, #0]
400102a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400102aa:	fa43 f304 	asr.w	r3, r3, r4
400102ae:	07d8      	lsls	r0, r3, #31
400102b0:	f140 8204 	bpl.w	400106bc <ddr3TipVref+0x6b8>
400102b4:	f898 3000 	ldrb.w	r3, [r8]
400102b8:	2b01      	cmp	r3, #1
400102ba:	d809      	bhi.n	400102d0 <ddr3TipVref+0x2cc>
400102bc:	f240 1231 	movw	r2, #305	; 0x131
400102c0:	f814 300a 	ldrb.w	r3, [r4, sl]
400102c4:	4890      	ldr	r0, [pc, #576]	; (40010508 <ddr3TipVref+0x504>)
400102c6:	2100      	movs	r1, #0
400102c8:	9200      	str	r2, [sp, #0]
400102ca:	4622      	mov	r2, r4
400102cc:	f004 f9b2 	bl	40014634 <mvPrintf>
400102d0:	f814 300a 	ldrb.w	r3, [r4, sl]
400102d4:	2b02      	cmp	r3, #2
400102d6:	f000 81f1 	beq.w	400106bc <ddr3TipVref+0x6b8>
400102da:	f898 3000 	ldrb.w	r3, [r8]
400102de:	2b01      	cmp	r3, #1
400102e0:	d80f      	bhi.n	40010302 <ddr3TipVref+0x2fe>
400102e2:	4a8a      	ldr	r2, [pc, #552]	; (4001050c <ddr3TipVref+0x508>)
400102e4:	2100      	movs	r1, #0
400102e6:	4d8a      	ldr	r5, [pc, #552]	; (40010510 <ddr3TipVref+0x50c>)
400102e8:	488a      	ldr	r0, [pc, #552]	; (40010514 <ddr3TipVref+0x510>)
400102ea:	5ab3      	ldrh	r3, [r6, r2]
400102ec:	5b72      	ldrh	r2, [r6, r5]
400102ee:	9200      	str	r2, [sp, #0]
400102f0:	4a89      	ldr	r2, [pc, #548]	; (40010518 <ddr3TipVref+0x514>)
400102f2:	5ca2      	ldrb	r2, [r4, r2]
400102f4:	9201      	str	r2, [sp, #4]
400102f6:	f240 1237 	movw	r2, #311	; 0x137
400102fa:	9202      	str	r2, [sp, #8]
400102fc:	4622      	mov	r2, r4
400102fe:	f004 f999 	bl	40014634 <mvPrintf>
40010302:	4882      	ldr	r0, [pc, #520]	; (4001050c <ddr3TipVref+0x508>)
40010304:	4982      	ldr	r1, [pc, #520]	; (40010510 <ddr3TipVref+0x50c>)
40010306:	5a33      	ldrh	r3, [r6, r0]
40010308:	1870      	adds	r0, r6, r1
4001030a:	f836 c001 	ldrh.w	ip, [r6, r1]
4001030e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
40010312:	4562      	cmp	r2, ip
40010314:	f2c0 810e 	blt.w	40010534 <ddr3TipVref+0x530>
40010318:	f81a 1004 	ldrb.w	r1, [sl, r4]
4001031c:	eb0a 0204 	add.w	r2, sl, r4
40010320:	2900      	cmp	r1, #0
40010322:	d16e      	bne.n	40010402 <ddr3TipVref+0x3fe>
40010324:	487d      	ldr	r0, [pc, #500]	; (4001051c <ddr3TipVref+0x518>)
40010326:	5c23      	ldrb	r3, [r4, r0]
40010328:	2b07      	cmp	r3, #7
4001032a:	d113      	bne.n	40010354 <ddr3TipVref+0x350>
4001032c:	2002      	movs	r0, #2
4001032e:	7010      	strb	r0, [r2, #0]
40010330:	4a7b      	ldr	r2, [pc, #492]	; (40010520 <ddr3TipVref+0x51c>)
40010332:	f109 0901 	add.w	r9, r9, #1
40010336:	7810      	ldrb	r0, [r2, #0]
40010338:	3001      	adds	r0, #1
4001033a:	7010      	strb	r0, [r2, #0]
4001033c:	f898 2000 	ldrb.w	r2, [r8]
40010340:	2a01      	cmp	r2, #1
40010342:	d815      	bhi.n	40010370 <ddr3TipVref+0x36c>
40010344:	f240 1243 	movw	r2, #323	; 0x143
40010348:	4876      	ldr	r0, [pc, #472]	; (40010524 <ddr3TipVref+0x520>)
4001034a:	9200      	str	r2, [sp, #0]
4001034c:	4622      	mov	r2, r4
4001034e:	f004 f971 	bl	40014634 <mvPrintf>
40010352:	e00d      	b.n	40010370 <ddr3TipVref+0x36c>
40010354:	3303      	adds	r3, #3
40010356:	2b07      	cmp	r3, #7
40010358:	bfa8      	it	ge
4001035a:	2307      	movge	r3, #7
4001035c:	b2db      	uxtb	r3, r3
4001035e:	5423      	strb	r3, [r4, r0]
40010360:	2b07      	cmp	r3, #7
40010362:	d101      	bne.n	40010368 <ddr3TipVref+0x364>
40010364:	2101      	movs	r1, #1
40010366:	7011      	strb	r1, [r2, #0]
40010368:	4a6f      	ldr	r2, [pc, #444]	; (40010528 <ddr3TipVref+0x524>)
4001036a:	54a3      	strb	r3, [r4, r2]
4001036c:	4a6a      	ldr	r2, [pc, #424]	; (40010518 <ddr3TipVref+0x514>)
4001036e:	54a3      	strb	r3, [r4, r2]
40010370:	4b67      	ldr	r3, [pc, #412]	; (40010510 <ddr3TipVref+0x50c>)
40010372:	2100      	movs	r1, #0
40010374:	4d65      	ldr	r5, [pc, #404]	; (4001050c <ddr3TipVref+0x508>)
40010376:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4001037a:	4865      	ldr	r0, [pc, #404]	; (40010510 <ddr3TipVref+0x50c>)
4001037c:	5af2      	ldrh	r2, [r6, r3]
4001037e:	5b73      	ldrh	r3, [r6, r5]
40010380:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 40010530 <ddr3TipVref+0x52c>
40010384:	429a      	cmp	r2, r3
40010386:	bf28      	it	cs
40010388:	4613      	movcs	r3, r2
4001038a:	5233      	strh	r3, [r6, r0]
4001038c:	4b63      	ldr	r3, [pc, #396]	; (4001051c <ddr3TipVref+0x518>)
4001038e:	aa16      	add	r2, sp, #88	; 0x58
40010390:	9805      	ldr	r0, [sp, #20]
40010392:	5ce5      	ldrb	r5, [r4, r3]
40010394:	4623      	mov	r3, r4
40010396:	9202      	str	r2, [sp, #8]
40010398:	460a      	mov	r2, r1
4001039a:	e88d 1002 	stmia.w	sp, {r1, ip}
4001039e:	f8cd c018 	str.w	ip, [sp, #24]
400103a2:	f7fa fa03 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400103a6:	f8dd c018 	ldr.w	ip, [sp, #24]
400103aa:	4601      	mov	r1, r0
400103ac:	f8cb 0000 	str.w	r0, [fp]
400103b0:	2800      	cmp	r0, #0
400103b2:	f040 8151 	bne.w	40010658 <ddr3TipVref+0x654>
400103b6:	a818      	add	r0, sp, #96	; 0x60
400103b8:	460a      	mov	r2, r1
400103ba:	eb00 0385 	add.w	r3, r0, r5, lsl #2
400103be:	9805      	ldr	r0, [sp, #20]
400103c0:	f853 3c28 	ldr.w	r3, [r3, #-40]
400103c4:	9101      	str	r1, [sp, #4]
400103c6:	9400      	str	r4, [sp, #0]
400103c8:	9308      	str	r3, [sp, #32]
400103ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
400103cc:	9d08      	ldr	r5, [sp, #32]
400103ce:	f023 030f 	bic.w	r3, r3, #15
400103d2:	f8cd c008 	str.w	ip, [sp, #8]
400103d6:	432b      	orrs	r3, r5
400103d8:	9303      	str	r3, [sp, #12]
400103da:	460b      	mov	r3, r1
400103dc:	f7fa fa6c 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400103e0:	4601      	mov	r1, r0
400103e2:	f8cb 0000 	str.w	r0, [fp]
400103e6:	2800      	cmp	r0, #0
400103e8:	f040 8136 	bne.w	40010658 <ddr3TipVref+0x654>
400103ec:	f898 3000 	ldrb.w	r3, [r8]
400103f0:	2b01      	cmp	r3, #1
400103f2:	f200 8163 	bhi.w	400106bc <ddr3TipVref+0x6b8>
400103f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
400103f8:	f240 1255 	movw	r2, #341	; 0x155
400103fc:	f023 030f 	bic.w	r3, r3, #15
40010400:	e07b      	b.n	400104fa <ddr3TipVref+0x4f6>
40010402:	2901      	cmp	r1, #1
40010404:	f040 815a 	bne.w	400106bc <ddr3TipVref+0x6b8>
40010408:	459c      	cmp	ip, r3
4001040a:	bf28      	it	cs
4001040c:	4663      	movcs	r3, ip
4001040e:	8003      	strh	r3, [r0, #0]
40010410:	4842      	ldr	r0, [pc, #264]	; (4001051c <ddr3TipVref+0x518>)
40010412:	4945      	ldr	r1, [pc, #276]	; (40010528 <ddr3TipVref+0x524>)
40010414:	eb04 0c00 	add.w	ip, r4, r0
40010418:	5c23      	ldrb	r3, [r4, r0]
4001041a:	5463      	strb	r3, [r4, r1]
4001041c:	493e      	ldr	r1, [pc, #248]	; (40010518 <ddr3TipVref+0x514>)
4001041e:	f814 e001 	ldrb.w	lr, [r4, r1]
40010422:	1e59      	subs	r1, r3, #1
40010424:	4571      	cmp	r1, lr
40010426:	d110      	bne.n	4001044a <ddr3TipVref+0x446>
40010428:	2302      	movs	r3, #2
4001042a:	7013      	strb	r3, [r2, #0]
4001042c:	4b3c      	ldr	r3, [pc, #240]	; (40010520 <ddr3TipVref+0x51c>)
4001042e:	f109 0901 	add.w	r9, r9, #1
40010432:	781a      	ldrb	r2, [r3, #0]
40010434:	3201      	adds	r2, #1
40010436:	701a      	strb	r2, [r3, #0]
40010438:	f898 2000 	ldrb.w	r2, [r8]
4001043c:	b2cb      	uxtb	r3, r1
4001043e:	5423      	strb	r3, [r4, r0]
40010440:	2a01      	cmp	r2, #1
40010442:	d81b      	bhi.n	4001047c <ddr3TipVref+0x478>
40010444:	f44f 72b1 	mov.w	r2, #354	; 0x162
40010448:	e00f      	b.n	4001046a <ddr3TipVref+0x466>
4001044a:	4573      	cmp	r3, lr
4001044c:	d114      	bne.n	40010478 <ddr3TipVref+0x474>
4001044e:	2102      	movs	r1, #2
40010450:	7011      	strb	r1, [r2, #0]
40010452:	4a33      	ldr	r2, [pc, #204]	; (40010520 <ddr3TipVref+0x51c>)
40010454:	f109 0901 	add.w	r9, r9, #1
40010458:	7811      	ldrb	r1, [r2, #0]
4001045a:	3101      	adds	r1, #1
4001045c:	7011      	strb	r1, [r2, #0]
4001045e:	f898 2000 	ldrb.w	r2, [r8]
40010462:	2a01      	cmp	r2, #1
40010464:	d80a      	bhi.n	4001047c <ddr3TipVref+0x478>
40010466:	f44f 72b4 	mov.w	r2, #360	; 0x168
4001046a:	9200      	str	r2, [sp, #0]
4001046c:	2100      	movs	r1, #0
4001046e:	482d      	ldr	r0, [pc, #180]	; (40010524 <ddr3TipVref+0x520>)
40010470:	4622      	mov	r2, r4
40010472:	f004 f8df 	bl	40014634 <mvPrintf>
40010476:	e001      	b.n	4001047c <ddr3TipVref+0x478>
40010478:	f88c 1000 	strb.w	r1, [ip]
4001047c:	4b27      	ldr	r3, [pc, #156]	; (4001051c <ddr3TipVref+0x518>)
4001047e:	2100      	movs	r1, #0
40010480:	a816      	add	r0, sp, #88	; 0x58
40010482:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
40010486:	460a      	mov	r2, r1
40010488:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 40010530 <ddr3TipVref+0x52c>
4001048c:	5ce5      	ldrb	r5, [r4, r3]
4001048e:	4623      	mov	r3, r4
40010490:	9002      	str	r0, [sp, #8]
40010492:	9805      	ldr	r0, [sp, #20]
40010494:	e88d 1002 	stmia.w	sp, {r1, ip}
40010498:	f8cd c018 	str.w	ip, [sp, #24]
4001049c:	f7fa f986 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400104a0:	f8dd c018 	ldr.w	ip, [sp, #24]
400104a4:	4601      	mov	r1, r0
400104a6:	f8cb 0000 	str.w	r0, [fp]
400104aa:	2800      	cmp	r0, #0
400104ac:	f040 80d4 	bne.w	40010658 <ddr3TipVref+0x654>
400104b0:	aa18      	add	r2, sp, #96	; 0x60
400104b2:	eb02 0385 	add.w	r3, r2, r5, lsl #2
400104b6:	460a      	mov	r2, r1
400104b8:	f853 3c28 	ldr.w	r3, [r3, #-40]
400104bc:	9001      	str	r0, [sp, #4]
400104be:	9805      	ldr	r0, [sp, #20]
400104c0:	9308      	str	r3, [sp, #32]
400104c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
400104c4:	9d08      	ldr	r5, [sp, #32]
400104c6:	f023 030f 	bic.w	r3, r3, #15
400104ca:	9400      	str	r4, [sp, #0]
400104cc:	432b      	orrs	r3, r5
400104ce:	9303      	str	r3, [sp, #12]
400104d0:	460b      	mov	r3, r1
400104d2:	f8cd c008 	str.w	ip, [sp, #8]
400104d6:	f7fa f9ef 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400104da:	4601      	mov	r1, r0
400104dc:	f8cb 0000 	str.w	r0, [fp]
400104e0:	2800      	cmp	r0, #0
400104e2:	f040 80b9 	bne.w	40010658 <ddr3TipVref+0x654>
400104e6:	f898 3000 	ldrb.w	r3, [r8]
400104ea:	2b01      	cmp	r3, #1
400104ec:	f200 80e6 	bhi.w	400106bc <ddr3TipVref+0x6b8>
400104f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
400104f2:	f240 1273 	movw	r2, #371	; 0x173
400104f6:	f023 030f 	bic.w	r3, r3, #15
400104fa:	9d08      	ldr	r5, [sp, #32]
400104fc:	9200      	str	r2, [sp, #0]
400104fe:	4622      	mov	r2, r4
40010500:	480a      	ldr	r0, [pc, #40]	; (4001052c <ddr3TipVref+0x528>)
40010502:	432b      	orrs	r3, r5
40010504:	e0d8      	b.n	400106b8 <ddr3TipVref+0x6b4>
40010506:	bf00      	nop
40010508:	400166a2 	andmi	r6, r1, r2, lsr #13
4001050c:	4002069e 	mulmi	r2, lr, r6
40010510:	4002068e 	andmi	r0, r2, lr, lsl #13
40010514:	400166c6 	andmi	r6, r1, r6, asr #13
40010518:	40020698 	mulmi	r2, r8, r6
4001051c:	40020688 	andmi	r0, r2, r8, lsl #13
40010520:	40020679 	andmi	r0, r2, r9, ror r6
40010524:	40016713 	andmi	r6, r1, r3, lsl r7
40010528:	40020674 	andmi	r0, r2, r4, ror r6
4001052c:	40016652 	andmi	r6, r1, r2, asr r6
40010530:	400206c0 	andmi	r0, r2, r0, asr #13
40010534:	f81a 1004 	ldrb.w	r1, [sl, r4]
40010538:	2900      	cmp	r1, #0
4001053a:	d15b      	bne.n	400105f4 <ddr3TipVref+0x5f0>
4001053c:	f8df b238 	ldr.w	fp, [pc, #568]	; 40010778 <ddr3TipVref+0x774>
40010540:	2201      	movs	r2, #1
40010542:	8003      	strh	r3, [r0, #0]
40010544:	a816      	add	r0, sp, #88	; 0x58
40010546:	f80a 2004 	strb.w	r2, [sl, r4]
4001054a:	eb04 050b 	add.w	r5, r4, fp
4001054e:	f814 200b 	ldrb.w	r2, [r4, fp]
40010552:	f8df e23c 	ldr.w	lr, [pc, #572]	; 40010790 <ddr3TipVref+0x78c>
40010556:	4b84      	ldr	r3, [pc, #528]	; (40010768 <ddr3TipVref+0x764>)
40010558:	f1a2 0c03 	sub.w	ip, r2, #3
4001055c:	9508      	str	r5, [sp, #32]
4001055e:	f804 c00e 	strb.w	ip, [r4, lr]
40010562:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
40010566:	54e2      	strb	r2, [r4, r3]
40010568:	3a01      	subs	r2, #1
4001056a:	4623      	mov	r3, r4
4001056c:	f804 200b 	strb.w	r2, [r4, fp]
40010570:	9002      	str	r0, [sp, #8]
40010572:	460a      	mov	r2, r1
40010574:	9805      	ldr	r0, [sp, #20]
40010576:	9100      	str	r1, [sp, #0]
40010578:	f8cd c004 	str.w	ip, [sp, #4]
4001057c:	f8cd c018 	str.w	ip, [sp, #24]
40010580:	f7fa f914 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40010584:	4d79      	ldr	r5, [pc, #484]	; (4001076c <ddr3TipVref+0x768>)
40010586:	f8dd c018 	ldr.w	ip, [sp, #24]
4001058a:	4601      	mov	r1, r0
4001058c:	6028      	str	r0, [r5, #0]
4001058e:	b9b8      	cbnz	r0, 400105c0 <ddr3TipVref+0x5bc>
40010590:	9400      	str	r4, [sp, #0]
40010592:	aa18      	add	r2, sp, #96	; 0x60
40010594:	9001      	str	r0, [sp, #4]
40010596:	f8cd c008 	str.w	ip, [sp, #8]
4001059a:	f814 000b 	ldrb.w	r0, [r4, fp]
4001059e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
400105a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
400105a4:	f850 3c28 	ldr.w	r3, [r0, #-40]
400105a8:	f022 020f 	bic.w	r2, r2, #15
400105ac:	9805      	ldr	r0, [sp, #20]
400105ae:	4313      	orrs	r3, r2
400105b0:	460a      	mov	r2, r1
400105b2:	9303      	str	r3, [sp, #12]
400105b4:	460b      	mov	r3, r1
400105b6:	f7fa f97f 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400105ba:	4601      	mov	r1, r0
400105bc:	6028      	str	r0, [r5, #0]
400105be:	b118      	cbz	r0, 400105c8 <ddr3TipVref+0x5c4>
400105c0:	f001 f948 	bl	40011854 <gtBreakOnFail>
400105c4:	6828      	ldr	r0, [r5, #0]
400105c6:	e0cb      	b.n	40010760 <ddr3TipVref+0x75c>
400105c8:	f898 3000 	ldrb.w	r3, [r8]
400105cc:	2b01      	cmp	r3, #1
400105ce:	d875      	bhi.n	400106bc <ddr3TipVref+0x6b8>
400105d0:	9d08      	ldr	r5, [sp, #32]
400105d2:	a818      	add	r0, sp, #96	; 0x60
400105d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
400105d6:	782b      	ldrb	r3, [r5, #0]
400105d8:	f022 0e0f 	bic.w	lr, r2, #15
400105dc:	f240 1281 	movw	r2, #385	; 0x181
400105e0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
400105e4:	4862      	ldr	r0, [pc, #392]	; (40010770 <ddr3TipVref+0x76c>)
400105e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
400105ea:	9200      	str	r2, [sp, #0]
400105ec:	4622      	mov	r2, r4
400105ee:	ea4e 0303 	orr.w	r3, lr, r3
400105f2:	e061      	b.n	400106b8 <ddr3TipVref+0x6b4>
400105f4:	2901      	cmp	r1, #1
400105f6:	d161      	bne.n	400106bc <ddr3TipVref+0x6b8>
400105f8:	2100      	movs	r1, #0
400105fa:	aa16      	add	r2, sp, #88	; 0x58
400105fc:	9805      	ldr	r0, [sp, #20]
400105fe:	4623      	mov	r3, r4
40010600:	9202      	str	r2, [sp, #8]
40010602:	460a      	mov	r2, r1
40010604:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
40010608:	e88d 1002 	stmia.w	sp, {r1, ip}
4001060c:	f8cd c018 	str.w	ip, [sp, #24]
40010610:	f7fa f8cc 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40010614:	f8df b154 	ldr.w	fp, [pc, #340]	; 4001076c <ddr3TipVref+0x768>
40010618:	f8dd c018 	ldr.w	ip, [sp, #24]
4001061c:	4601      	mov	r1, r0
4001061e:	f8cb 0000 	str.w	r0, [fp]
40010622:	b9c8      	cbnz	r0, 40010658 <ddr3TipVref+0x654>
40010624:	4b50      	ldr	r3, [pc, #320]	; (40010768 <ddr3TipVref+0x764>)
40010626:	9400      	str	r4, [sp, #0]
40010628:	9001      	str	r0, [sp, #4]
4001062a:	18e5      	adds	r5, r4, r3
4001062c:	f8cd c008 	str.w	ip, [sp, #8]
40010630:	5ce0      	ldrb	r0, [r4, r3]
40010632:	ab18      	add	r3, sp, #96	; 0x60
40010634:	9a16      	ldr	r2, [sp, #88]	; 0x58
40010636:	eb03 0080 	add.w	r0, r3, r0, lsl #2
4001063a:	f022 020f 	bic.w	r2, r2, #15
4001063e:	f850 3c28 	ldr.w	r3, [r0, #-40]
40010642:	9805      	ldr	r0, [sp, #20]
40010644:	4313      	orrs	r3, r2
40010646:	460a      	mov	r2, r1
40010648:	9303      	str	r3, [sp, #12]
4001064a:	460b      	mov	r3, r1
4001064c:	f7fa f934 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40010650:	4601      	mov	r1, r0
40010652:	f8cb 0000 	str.w	r0, [fp]
40010656:	b120      	cbz	r0, 40010662 <ddr3TipVref+0x65e>
40010658:	f001 f8fc 	bl	40011854 <gtBreakOnFail>
4001065c:	f8db 0000 	ldr.w	r0, [fp]
40010660:	e07e      	b.n	40010760 <ddr3TipVref+0x75c>
40010662:	f898 3000 	ldrb.w	r3, [r8]
40010666:	2b01      	cmp	r3, #1
40010668:	d811      	bhi.n	4001068e <ddr3TipVref+0x68a>
4001066a:	782b      	ldrb	r3, [r5, #0]
4001066c:	ad18      	add	r5, sp, #96	; 0x60
4001066e:	9a16      	ldr	r2, [sp, #88]	; 0x58
40010670:	483f      	ldr	r0, [pc, #252]	; (40010770 <ddr3TipVref+0x76c>)
40010672:	eb05 0383 	add.w	r3, r5, r3, lsl #2
40010676:	f022 0e0f 	bic.w	lr, r2, #15
4001067a:	f240 1287 	movw	r2, #391	; 0x187
4001067e:	f853 3c28 	ldr.w	r3, [r3, #-40]
40010682:	9200      	str	r2, [sp, #0]
40010684:	4622      	mov	r2, r4
40010686:	ea4e 0303 	orr.w	r3, lr, r3
4001068a:	f003 ffd3 	bl	40014634 <mvPrintf>
4001068e:	2302      	movs	r3, #2
40010690:	f804 300a 	strb.w	r3, [r4, sl]
40010694:	4b37      	ldr	r3, [pc, #220]	; (40010774 <ddr3TipVref+0x770>)
40010696:	f109 0901 	add.w	r9, r9, #1
4001069a:	781a      	ldrb	r2, [r3, #0]
4001069c:	3201      	adds	r2, #1
4001069e:	701a      	strb	r2, [r3, #0]
400106a0:	f898 3000 	ldrb.w	r3, [r8]
400106a4:	2b01      	cmp	r3, #1
400106a6:	d809      	bhi.n	400106bc <ddr3TipVref+0x6b8>
400106a8:	4b33      	ldr	r3, [pc, #204]	; (40010778 <ddr3TipVref+0x774>)
400106aa:	2100      	movs	r1, #0
400106ac:	4833      	ldr	r0, [pc, #204]	; (4001077c <ddr3TipVref+0x778>)
400106ae:	f44f 72c6 	mov.w	r2, #396	; 0x18c
400106b2:	5ce3      	ldrb	r3, [r4, r3]
400106b4:	9200      	str	r2, [sp, #0]
400106b6:	4622      	mov	r2, r4
400106b8:	f003 ffbc 	bl	40014634 <mvPrintf>
400106bc:	3401      	adds	r4, #1
400106be:	3602      	adds	r6, #2
400106c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
400106c2:	42ac      	cmp	r4, r5
400106c4:	f4ff adee 	bcc.w	400102a4 <ddr3TipVref+0x2a0>
400106c8:	9d05      	ldr	r5, [sp, #20]
400106ca:	980a      	ldr	r0, [sp, #40]	; 0x28
400106cc:	2809      	cmp	r0, #9
400106ce:	d803      	bhi.n	400106d8 <ddr3TipVref+0x6d4>
400106d0:	9909      	ldr	r1, [sp, #36]	; 0x24
400106d2:	4589      	cmp	r9, r1
400106d4:	f67f ad34 	bls.w	40010140 <ddr3TipVref+0x13c>
400106d8:	4f29      	ldr	r7, [pc, #164]	; (40010780 <ddr3TipVref+0x77c>)
400106da:	683b      	ldr	r3, [r7, #0]
400106dc:	781b      	ldrb	r3, [r3, #0]
400106de:	07d9      	lsls	r1, r3, #31
400106e0:	d534      	bpl.n	4001074c <ddr3TipVref+0x748>
400106e2:	2400      	movs	r4, #0
400106e4:	f10d 0858 	add.w	r8, sp, #88	; 0x58
400106e8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4001076c <ddr3TipVref+0x768>
400106ec:	f240 1b99 	movw	fp, #409	; 0x199
400106f0:	4626      	mov	r6, r4
400106f2:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 40010794 <ddr3TipVref+0x790>
400106f6:	e026      	b.n	40010746 <ddr3TipVref+0x742>
400106f8:	683b      	ldr	r3, [r7, #0]
400106fa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400106fe:	fa43 f304 	asr.w	r3, r3, r4
40010702:	07da      	lsls	r2, r3, #31
40010704:	d51e      	bpl.n	40010744 <ddr3TipVref+0x740>
40010706:	2100      	movs	r1, #0
40010708:	23a8      	movs	r3, #168	; 0xa8
4001070a:	4628      	mov	r0, r5
4001070c:	9301      	str	r3, [sp, #4]
4001070e:	460a      	mov	r2, r1
40010710:	4623      	mov	r3, r4
40010712:	9600      	str	r6, [sp, #0]
40010714:	f8cd 8008 	str.w	r8, [sp, #8]
40010718:	f7fa f848 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4001071c:	4601      	mov	r1, r0
4001071e:	f8c9 0000 	str.w	r0, [r9]
40010722:	b120      	cbz	r0, 4001072e <ddr3TipVref+0x72a>
40010724:	f001 f896 	bl	40011854 <gtBreakOnFail>
40010728:	4b10      	ldr	r3, [pc, #64]	; (4001076c <ddr3TipVref+0x768>)
4001072a:	6818      	ldr	r0, [r3, #0]
4001072c:	e018      	b.n	40010760 <ddr3TipVref+0x75c>
4001072e:	f89a 3000 	ldrb.w	r3, [sl]
40010732:	2b02      	cmp	r3, #2
40010734:	d806      	bhi.n	40010744 <ddr3TipVref+0x740>
40010736:	4813      	ldr	r0, [pc, #76]	; (40010784 <ddr3TipVref+0x780>)
40010738:	4622      	mov	r2, r4
4001073a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4001073c:	f8cd b000 	str.w	fp, [sp]
40010740:	f003 ff78 	bl	40014634 <mvPrintf>
40010744:	3401      	adds	r4, #1
40010746:	9a09      	ldr	r2, [sp, #36]	; 0x24
40010748:	4294      	cmp	r4, r2
4001074a:	d3d5      	bcc.n	400106f8 <ddr3TipVref+0x6f4>
4001074c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
4001074e:	2301      	movs	r3, #1
40010750:	2000      	movs	r0, #0
40010752:	706b      	strb	r3, [r5, #1]
40010754:	4b0c      	ldr	r3, [pc, #48]	; (40010788 <ddr3TipVref+0x784>)
40010756:	9d0c      	ldr	r5, [sp, #48]	; 0x30
40010758:	601d      	str	r5, [r3, #0]
4001075a:	4b0c      	ldr	r3, [pc, #48]	; (4001078c <ddr3TipVref+0x788>)
4001075c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
4001075e:	601d      	str	r5, [r3, #0]
40010760:	b019      	add	sp, #100	; 0x64
40010762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40010766:	bf00      	nop
40010768:	40020674 	andmi	r0, r2, r4, ror r6
4001076c:	400206c0 	andmi	r0, r2, r0, asr #13
40010770:	40016652 	andmi	r6, r1, r2, asr r6
40010774:	40020679 	andmi	r0, r2, r9, ror r6
40010778:	40020688 	andmi	r0, r2, r8, lsl #13
4001077c:	40016713 	andmi	r6, r1, r3, lsl r7
40010780:	40020428 	andmi	r0, r2, r8, lsr #8
40010784:	40016747 	andmi	r6, r1, r7, asr #14
40010788:	4001911c 	andmi	r9, r1, ip, lsl r1
4001078c:	40019118 	andmi	r9, r1, r8, lsl r1
40010790:	40020698 	mulmi	r2, r8, r6
40010794:	4001874c 	andmi	r8, r1, ip, asr #14

Disassembly of section .text.ddr3TipCmdAddrInitDelay:

40010798 <ddr3TipCmdAddrInitDelay>:
ddr3TipCmdAddrInitDelay():
40010798:	4b20      	ldr	r3, [pc, #128]	; (4001081c <ddr3TipCmdAddrInitDelay+0x84>)
4001079a:	b5f0      	push	{r4, r5, r6, r7, lr}
4001079c:	4604      	mov	r4, r0
4001079e:	681b      	ldr	r3, [r3, #0]
400107a0:	b085      	sub	sp, #20
400107a2:	460e      	mov	r6, r1
400107a4:	3301      	adds	r3, #1
400107a6:	d106      	bne.n	400107b6 <ddr3TipCmdAddrInitDelay+0x1e>
400107a8:	4b1d      	ldr	r3, [pc, #116]	; (40010820 <ddr3TipCmdAddrInitDelay+0x88>)
400107aa:	781b      	ldrb	r3, [r3, #0]
400107ac:	2b03      	cmp	r3, #3
400107ae:	d802      	bhi.n	400107b6 <ddr3TipCmdAddrInitDelay+0x1e>
400107b0:	481c      	ldr	r0, [pc, #112]	; (40010824 <ddr3TipCmdAddrInitDelay+0x8c>)
400107b2:	f003 ff3f 	bl	40014634 <mvPrintf>
400107b6:	4b1c      	ldr	r3, [pc, #112]	; (40010828 <ddr3TipCmdAddrInitDelay+0x90>)
400107b8:	681b      	ldr	r3, [r3, #0]
400107ba:	7818      	ldrb	r0, [r3, #0]
400107bc:	f010 0001 	ands.w	r0, r0, #1
400107c0:	d029      	beq.n	40010816 <ddr3TipCmdAddrInitDelay+0x7e>
400107c2:	4b16      	ldr	r3, [pc, #88]	; (4001081c <ddr3TipCmdAddrInitDelay+0x84>)
400107c4:	4631      	mov	r1, r6
400107c6:	6818      	ldr	r0, [r3, #0]
400107c8:	f7f5 ef68 	blx	4000669c <__aeabi_uidiv>
400107cc:	4b17      	ldr	r3, [pc, #92]	; (4001082c <ddr3TipCmdAddrInitDelay+0x94>)
400107ce:	4631      	mov	r1, r6
400107d0:	4607      	mov	r7, r0
400107d2:	6818      	ldr	r0, [r3, #0]
400107d4:	f7f5 ef62 	blx	4000669c <__aeabi_uidiv>
400107d8:	f007 033f 	and.w	r3, r7, #63	; 0x3f
400107dc:	0685      	lsls	r5, r0, #26
400107de:	4602      	mov	r2, r0
400107e0:	eb03 4515 	add.w	r5, r3, r5, lsr #16
400107e4:	4b0e      	ldr	r3, [pc, #56]	; (40010820 <ddr3TipCmdAddrInitDelay+0x88>)
400107e6:	781b      	ldrb	r3, [r3, #0]
400107e8:	2b01      	cmp	r3, #1
400107ea:	d804      	bhi.n	400107f6 <ddr3TipCmdAddrInitDelay+0x5e>
400107ec:	4810      	ldr	r0, [pc, #64]	; (40010830 <ddr3TipCmdAddrInitDelay+0x98>)
400107ee:	4639      	mov	r1, r7
400107f0:	4633      	mov	r3, r6
400107f2:	f003 ff1f 	bl	40014634 <mvPrintf>
400107f6:	2100      	movs	r1, #0
400107f8:	2301      	movs	r3, #1
400107fa:	4620      	mov	r0, r4
400107fc:	e88d 000a 	stmia.w	sp, {r1, r3}
40010800:	460a      	mov	r2, r1
40010802:	9102      	str	r1, [sp, #8]
40010804:	9503      	str	r5, [sp, #12]
40010806:	f7fa f857 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001080a:	4c0a      	ldr	r4, [pc, #40]	; (40010834 <ddr3TipCmdAddrInitDelay+0x9c>)
4001080c:	6020      	str	r0, [r4, #0]
4001080e:	b110      	cbz	r0, 40010816 <ddr3TipCmdAddrInitDelay+0x7e>
40010810:	f001 f820 	bl	40011854 <gtBreakOnFail>
40010814:	6820      	ldr	r0, [r4, #0]
40010816:	b005      	add	sp, #20
40010818:	bdf0      	pop	{r4, r5, r6, r7, pc}
4001081a:	bf00      	nop
4001081c:	40018754 	andmi	r8, r1, r4, asr r7
40010820:	4001874c 	andmi	r8, r1, ip, asr #14
40010824:	4001677b 	andmi	r6, r1, fp, ror r7
40010828:	40020428 	andmi	r0, r2, r8, lsr #8
4001082c:	40020684 	andmi	r0, r2, r4, lsl #13
40010830:	400167ac 	andmi	r6, r1, ip, lsr #15
40010834:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.speedBinTable:

40010838 <speedBinTable>:
speedBinTable():
40010838:	290d      	cmp	r1, #13
4001083a:	d808      	bhi.n	4001084e <speedBinTable+0x16>
4001083c:	e8df f001 	tbb	[pc, r1]
40010840:	160b0909 	strne	r0, [fp], -r9, lsl #18
40010844:	392e231a 	stmdbcc	lr!, {r1, r3, r4, r8, r9, sp}
40010848:	51606048 	cmnpl	r0, r8, asr #32
4001084c:	20005451 	andcs	r5, r0, r1, asr r4
40010850:	4770      	bx	lr
40010852:	4b34      	ldr	r3, [pc, #208]	; (40010924 <speedBinTable+0xec>)
40010854:	e00b      	b.n	4001086e <speedBinTable+0x36>
40010856:	2804      	cmp	r0, #4
40010858:	d958      	bls.n	4001090c <speedBinTable+0xd4>
4001085a:	2808      	cmp	r0, #8
4001085c:	d947      	bls.n	400108ee <speedBinTable+0xb6>
4001085e:	280c      	cmp	r0, #12
40010860:	d948      	bls.n	400108f4 <speedBinTable+0xbc>
40010862:	f248 43d0 	movw	r3, #34000	; 0x84d0
40010866:	f248 02e8 	movw	r2, #33000	; 0x80e8
4001086a:	e02c      	b.n	400108c6 <speedBinTable+0x8e>
4001086c:	4b2e      	ldr	r3, [pc, #184]	; (40010928 <speedBinTable+0xf0>)
4001086e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
40010872:	4770      	bx	lr
40010874:	2801      	cmp	r0, #1
40010876:	d940      	bls.n	400108fa <speedBinTable+0xc2>
40010878:	2804      	cmp	r0, #4
4001087a:	d941      	bls.n	40010900 <speedBinTable+0xc8>
4001087c:	f241 7370 	movw	r3, #6000	; 0x1770
40010880:	f241 3288 	movw	r2, #5000	; 0x1388
40010884:	e005      	b.n	40010892 <speedBinTable+0x5a>
40010886:	2804      	cmp	r0, #4
40010888:	d937      	bls.n	400108fa <speedBinTable+0xc2>
4001088a:	f641 534c 	movw	r3, #7500	; 0x1d4c
4001088e:	f241 7270 	movw	r2, #6000	; 0x1770
40010892:	280c      	cmp	r0, #12
40010894:	bf8c      	ite	hi
40010896:	4610      	movhi	r0, r2
40010898:	4618      	movls	r0, r3
4001089a:	4770      	bx	lr
4001089c:	2801      	cmp	r0, #1
4001089e:	d92f      	bls.n	40010900 <speedBinTable+0xc8>
400108a0:	f241 53f9 	movw	r3, #5625	; 0x15f9
400108a4:	f241 3288 	movw	r2, #5000	; 0x1388
400108a8:	2808      	cmp	r0, #8
400108aa:	bf8c      	ite	hi
400108ac:	4610      	movhi	r0, r2
400108ae:	4618      	movls	r0, r3
400108b0:	4770      	bx	lr
400108b2:	2801      	cmp	r0, #1
400108b4:	d927      	bls.n	40010906 <speedBinTable+0xce>
400108b6:	2804      	cmp	r0, #4
400108b8:	d928      	bls.n	4001090c <speedBinTable+0xd4>
400108ba:	280c      	cmp	r0, #12
400108bc:	d929      	bls.n	40010912 <speedBinTable+0xda>
400108be:	f646 1378 	movw	r3, #27000	; 0x6978
400108c2:	f246 12a8 	movw	r2, #25000	; 0x61a8
400108c6:	2810      	cmp	r0, #16
400108c8:	bf8c      	ite	hi
400108ca:	4610      	movhi	r0, r2
400108cc:	4618      	movls	r0, r3
400108ce:	4770      	bx	lr
400108d0:	2804      	cmp	r0, #4
400108d2:	d921      	bls.n	40010918 <speedBinTable+0xe0>
400108d4:	2808      	cmp	r0, #8
400108d6:	d922      	bls.n	4001091e <speedBinTable+0xe6>
400108d8:	f649 4340 	movw	r3, #40000	; 0x9c40
400108dc:	f648 02b8 	movw	r2, #35000	; 0x88b8
400108e0:	e7d7      	b.n	40010892 <speedBinTable+0x5a>
400108e2:	f643 2098 	movw	r0, #15000	; 0x3a98
400108e6:	4770      	bx	lr
400108e8:	f645 50c0 	movw	r0, #24000	; 0x5dc0
400108ec:	4770      	bx	lr
400108ee:	f648 40a0 	movw	r0, #36000	; 0x8ca0
400108f2:	4770      	bx	lr
400108f4:	f648 00b8 	movw	r0, #35000	; 0x88b8
400108f8:	4770      	bx	lr
400108fa:	f242 7010 	movw	r0, #10000	; 0x2710
400108fe:	4770      	bx	lr
40010900:	f641 504c 	movw	r0, #7500	; 0x1d4c
40010904:	4770      	bx	lr
40010906:	f649 4040 	movw	r0, #40000	; 0x9c40
4001090a:	4770      	bx	lr
4001090c:	f249 207c 	movw	r0, #37500	; 0x927c
40010910:	4770      	bx	lr
40010912:	f247 5030 	movw	r0, #30000	; 0x7530
40010916:	4770      	bx	lr
40010918:	f24c 3050 	movw	r0, #50000	; 0xc350
4001091c:	4770      	bx	lr
4001091e:	f64a 70c8 	movw	r0, #45000	; 0xafc8
40010922:	4770      	bx	lr
40010924:	40018e50 	andmi	r8, r1, r0, asr lr
40010928:	40018dec 	andmi	r8, r1, ip, ror #27

Disassembly of section .text.patternTableGetWord:

4001092c <patternTableGetWord>:
patternTableGetWord():
4001092c:	4b96      	ldr	r3, [pc, #600]	; (40010b88 <patternTableGetWord+0x25c>)
4001092e:	b570      	push	{r4, r5, r6, lr}
40010930:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
40010934:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40010938:	0758      	lsls	r0, r3, #29
4001093a:	f140 80a5 	bpl.w	40010a88 <patternTableGetWord+0x15c>
4001093e:	2924      	cmp	r1, #36	; 0x24
40010940:	f200 8175 	bhi.w	40010c2e <patternTableGetWord+0x302>
40010944:	e8df f001 	tbb	[pc, r1]
40010948:	5a231313 	bpl	408d559c <hwsDeviceSpecUnitInfo+0x8b4cb0>
4001094c:	3c31542b 	ldccc	4, cr5, [r1], #-172	; 0xffffff54
40010950:	3c3c3c3c 	ldccc	12, cr3, [ip], #-240	; 0xffffff10
40010954:	633c3c3c 	teqvs	ip, #60, 24	; 0x3c00
40010958:	61616161 	cmnvs	r1, r1, ror #2
4001095c:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
40010960:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
40010964:	77777777 			; <UNDEFINED> instruction: 0x77777777
40010968:	77777777 			; <UNDEFINED> instruction: 0x77777777
4001096c:	2a000086 	bcs	40010b8c <patternTableGetWord+0x260>
40010970:	f000 815f 	beq.w	40010c32 <patternTableGetWord+0x306>
40010974:	2a02      	cmp	r2, #2
40010976:	f000 815c 	beq.w	40010c32 <patternTableGetWord+0x306>
4001097a:	2a05      	cmp	r2, #5
4001097c:	f000 8159 	beq.w	40010c32 <patternTableGetWord+0x306>
40010980:	2a07      	cmp	r2, #7
40010982:	bf14      	ite	ne
40010984:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
40010988:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4001098c:	e159      	b.n	40010c42 <patternTableGetWord+0x316>
4001098e:	f012 0f01 	tst.w	r2, #1
40010992:	bf0c      	ite	eq
40010994:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
40010998:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4001099c:	e151      	b.n	40010c42 <patternTableGetWord+0x316>
4001099e:	2a05      	cmp	r2, #5
400109a0:	bf8c      	ite	hi
400109a2:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
400109a6:	2200      	movls	r2, #0
400109a8:	e14b      	b.n	40010c42 <patternTableGetWord+0x316>
400109aa:	4610      	mov	r0, r2
400109ac:	2103      	movs	r1, #3
400109ae:	f7f5 ee76 	blx	4000669c <__aeabi_uidiv>
400109b2:	23ff      	movs	r3, #255	; 0xff
400109b4:	b2c0      	uxtb	r0, r0
400109b6:	fa03 f300 	lsl.w	r3, r3, r0
400109ba:	f3c3 2307 	ubfx	r3, r3, #8, #8
400109be:	e012      	b.n	400109e6 <patternTableGetWord+0xba>
400109c0:	3907      	subs	r1, #7
400109c2:	2000      	movs	r0, #0
400109c4:	4c71      	ldr	r4, [pc, #452]	; (40010b8c <patternTableGetWord+0x260>)
400109c6:	0052      	lsls	r2, r2, #1
400109c8:	b2c9      	uxtb	r1, r1
400109ca:	4603      	mov	r3, r0
400109cc:	b2c5      	uxtb	r5, r0
400109ce:	428d      	cmp	r5, r1
400109d0:	bf0c      	ite	eq
400109d2:	4615      	moveq	r5, r2
400109d4:	1c55      	addne	r5, r2, #1
400109d6:	5d65      	ldrb	r5, [r4, r5]
400109d8:	fa05 f500 	lsl.w	r5, r5, r0
400109dc:	3001      	adds	r0, #1
400109de:	432b      	orrs	r3, r5
400109e0:	2808      	cmp	r0, #8
400109e2:	b2db      	uxtb	r3, r3
400109e4:	d1f2      	bne.n	400109cc <patternTableGetWord+0xa0>
400109e6:	041a      	lsls	r2, r3, #16
400109e8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
400109ec:	431a      	orrs	r2, r3
400109ee:	e0f4      	b.n	40010bda <patternTableGetWord+0x2ae>
400109f0:	2a05      	cmp	r2, #5
400109f2:	bf8c      	ite	hi
400109f4:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
400109f8:	2200      	movls	r2, #0
400109fa:	e122      	b.n	40010c42 <patternTableGetWord+0x316>
400109fc:	3a02      	subs	r2, #2
400109fe:	2a03      	cmp	r2, #3
40010a00:	bf94      	ite	ls
40010a02:	f04f 3220 	movls.w	r2, #538976288	; 0x20202020
40010a06:	2200      	movhi	r2, #0
40010a08:	e11b      	b.n	40010c42 <patternTableGetWord+0x316>
40010a0a:	390f      	subs	r1, #15
40010a0c:	e0aa      	b.n	40010b64 <patternTableGetWord+0x238>
40010a0e:	4960      	ldr	r1, [pc, #384]	; (40010b90 <patternTableGetWord+0x264>)
40010a10:	08d3      	lsrs	r3, r2, #3
40010a12:	f002 0207 	and.w	r2, r2, #7
40010a16:	5ccb      	ldrb	r3, [r1, r3]
40010a18:	fa43 f202 	asr.w	r2, r3, r2
40010a1c:	f012 0201 	ands.w	r2, r2, #1
40010a20:	e0a6      	b.n	40010b70 <patternTableGetWord+0x244>
40010a22:	3914      	subs	r1, #20
40010a24:	2301      	movs	r3, #1
40010a26:	b2c9      	uxtb	r1, r1
40010a28:	fa03 f101 	lsl.w	r1, r3, r1
40010a2c:	07d3      	lsls	r3, r2, #31
40010a2e:	b2c9      	uxtb	r1, r1
40010a30:	d50b      	bpl.n	40010a4a <patternTableGetWord+0x11e>
40010a32:	43c9      	mvns	r1, r1
40010a34:	e006      	b.n	40010a44 <patternTableGetWord+0x118>
40010a36:	07d0      	lsls	r0, r2, #31
40010a38:	d406      	bmi.n	40010a48 <patternTableGetWord+0x11c>
40010a3a:	391c      	subs	r1, #28
40010a3c:	2201      	movs	r2, #1
40010a3e:	b2c9      	uxtb	r1, r1
40010a40:	fa02 f101 	lsl.w	r1, r2, r1
40010a44:	b2c9      	uxtb	r1, r1
40010a46:	e000      	b.n	40010a4a <patternTableGetWord+0x11e>
40010a48:	2100      	movs	r1, #0
40010a4a:	040a      	lsls	r2, r1, #16
40010a4c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
40010a50:	430a      	orrs	r2, r1
40010a52:	e0ce      	b.n	40010bf2 <patternTableGetWord+0x2c6>
40010a54:	f002 031f 	and.w	r3, r2, #31
40010a58:	f002 0207 	and.w	r2, r2, #7
40010a5c:	2b0f      	cmp	r3, #15
40010a5e:	d90a      	bls.n	40010a76 <patternTableGetWord+0x14a>
40010a60:	2a07      	cmp	r2, #7
40010a62:	d005      	beq.n	40010a70 <patternTableGetWord+0x144>
40010a64:	f1a2 0105 	sub.w	r1, r2, #5
40010a68:	424a      	negs	r2, r1
40010a6a:	eb42 0201 	adc.w	r2, r2, r1
40010a6e:	b13a      	cbz	r2, 40010a80 <patternTableGetWord+0x154>
40010a70:	f04f 32ff 	mov.w	r2, #4294967295
40010a74:	e004      	b.n	40010a80 <patternTableGetWord+0x154>
40010a76:	2a06      	cmp	r2, #6
40010a78:	bf0c      	ite	eq
40010a7a:	f04f 32ff 	moveq.w	r2, #4294967295
40010a7e:	2200      	movne	r2, #0
40010a80:	f003 030f 	and.w	r3, r3, #15
40010a84:	2b07      	cmp	r3, #7
40010a86:	e0cf      	b.n	40010c28 <patternTableGetWord+0x2fc>
40010a88:	2924      	cmp	r1, #36	; 0x24
40010a8a:	f200 80d0 	bhi.w	40010c2e <patternTableGetWord+0x302>
40010a8e:	e8df f011 	tbh	[pc, r1, lsl #1]
40010a92:	00250025 	eoreq	r0, r5, r5, lsr #32
40010a96:	00600025 	rsbeq	r0, r0, r5, lsr #32
40010a9a:	005a0027 	subseq	r0, sl, r7, lsr #32
40010a9e:	002d00d3 	ldrdeq	r0, [sp], -r3	; <UNPREDICTABLE>
40010aa2:	002d002d 	eoreq	r0, sp, sp, lsr #32
40010aa6:	002d002d 	eoreq	r0, sp, sp, lsr #32
40010aaa:	002d002d 	eoreq	r0, sp, sp, lsr #32
40010aae:	0073002d 	rsbseq	r0, r3, sp, lsr #32
40010ab2:	006800d3 	ldrdeq	r0, [r8], #-3	; <UNPREDICTABLE>
40010ab6:	00680068 	rsbeq	r0, r8, r8, rrx
40010aba:	00950095 	umullseq	r0, r5, r5, r0
40010abe:	00950095 	umullseq	r0, r5, r5, r0
40010ac2:	00950095 	umullseq	r0, r5, r5, r0
40010ac6:	00950095 	umullseq	r0, r5, r5, r0
40010aca:	00a700a7 	adceq	r0, r7, r7, lsr #1
40010ace:	00a700a7 	adceq	r0, r7, r7, lsr #1
40010ad2:	00a700a7 	adceq	r0, r7, r7, lsr #1
40010ad6:	00a700a7 	adceq	r0, r7, r7, lsr #1
40010ada:	4a2d00b6 	bmi	40b50dba <hwsDeviceSpecUnitInfo+0xb304ce>
40010ade:	e0b0      	b.n	40010c42 <patternTableGetWord+0x316>
40010ae0:	2a02      	cmp	r2, #2
40010ae2:	bf8c      	ite	hi
40010ae4:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
40010ae8:	2200      	movls	r2, #0
40010aea:	e0aa      	b.n	40010c42 <patternTableGetWord+0x316>
40010aec:	3907      	subs	r1, #7
40010aee:	2300      	movs	r3, #0
40010af0:	4826      	ldr	r0, [pc, #152]	; (40010b8c <patternTableGetWord+0x260>)
40010af2:	0055      	lsls	r5, r2, #1
40010af4:	b2c9      	uxtb	r1, r1
40010af6:	0092      	lsls	r2, r2, #2
40010af8:	461c      	mov	r4, r3
40010afa:	b2de      	uxtb	r6, r3
40010afc:	428e      	cmp	r6, r1
40010afe:	bf0c      	ite	eq
40010b00:	4616      	moveq	r6, r2
40010b02:	1c56      	addne	r6, r2, #1
40010b04:	5d86      	ldrb	r6, [r0, r6]
40010b06:	fa06 f603 	lsl.w	r6, r6, r3
40010b0a:	3301      	adds	r3, #1
40010b0c:	4334      	orrs	r4, r6
40010b0e:	2b08      	cmp	r3, #8
40010b10:	b2e4      	uxtb	r4, r4
40010b12:	d1f2      	bne.n	40010afa <patternTableGetWord+0x1ce>
40010b14:	3501      	adds	r5, #1
40010b16:	2300      	movs	r3, #0
40010b18:	4e1c      	ldr	r6, [pc, #112]	; (40010b8c <patternTableGetWord+0x260>)
40010b1a:	006d      	lsls	r5, r5, #1
40010b1c:	4618      	mov	r0, r3
40010b1e:	b2da      	uxtb	r2, r3
40010b20:	428a      	cmp	r2, r1
40010b22:	bf0c      	ite	eq
40010b24:	462a      	moveq	r2, r5
40010b26:	1c6a      	addne	r2, r5, #1
40010b28:	5cb2      	ldrb	r2, [r6, r2]
40010b2a:	fa02 f203 	lsl.w	r2, r2, r3
40010b2e:	3301      	adds	r3, #1
40010b30:	4310      	orrs	r0, r2
40010b32:	2b08      	cmp	r3, #8
40010b34:	b2c0      	uxtb	r0, r0
40010b36:	d1f2      	bne.n	40010b1e <patternTableGetWord+0x1f2>
40010b38:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
40010b3c:	ea44 4200 	orr.w	r2, r4, r0, lsl #16
40010b40:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
40010b44:	e07d      	b.n	40010c42 <patternTableGetWord+0x316>
40010b46:	2a02      	cmp	r2, #2
40010b48:	bf8c      	ite	hi
40010b4a:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
40010b4e:	2200      	movls	r2, #0
40010b50:	e077      	b.n	40010c42 <patternTableGetWord+0x316>
40010b52:	2a00      	cmp	r2, #0
40010b54:	d075      	beq.n	40010c42 <patternTableGetWord+0x316>
40010b56:	2a03      	cmp	r2, #3
40010b58:	bf14      	ite	ne
40010b5a:	f04f 32ff 	movne.w	r2, #4294967295
40010b5e:	2200      	moveq	r2, #0
40010b60:	e06f      	b.n	40010c42 <patternTableGetWord+0x316>
40010b62:	3910      	subs	r1, #16
40010b64:	4610      	mov	r0, r2
40010b66:	b2c9      	uxtb	r1, r1
40010b68:	f7f5 ed98 	blx	4000669c <__aeabi_uidiv>
40010b6c:	f010 0201 	ands.w	r2, r0, #1
40010b70:	bf18      	it	ne
40010b72:	f04f 32ff 	movne.w	r2, #4294967295
40010b76:	e064      	b.n	40010c42 <patternTableGetWord+0x316>
40010b78:	4b04      	ldr	r3, [pc, #16]	; (40010b8c <patternTableGetWord+0x260>)
40010b7a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
40010b7e:	7893      	ldrb	r3, [r2, #2]
40010b80:	b953      	cbnz	r3, 40010b98 <patternTableGetWord+0x26c>
40010b82:	78d2      	ldrb	r2, [r2, #3]
40010b84:	b992      	cbnz	r2, 40010bac <patternTableGetWord+0x280>
40010b86:	e05c      	b.n	40010c42 <patternTableGetWord+0x316>
40010b88:	400207fc 	strdmi	r0, [r2], -ip
40010b8c:	40017791 	mulmi	r1, r1, r7
40010b90:	40017811 	andmi	r7, r1, r1, lsl r8
40010b94:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
40010b98:	2b01      	cmp	r3, #1
40010b9a:	d150      	bne.n	40010c3e <patternTableGetWord+0x312>
40010b9c:	78d2      	ldrb	r2, [r2, #3]
40010b9e:	4b2a      	ldr	r3, [pc, #168]	; (40010c48 <patternTableGetWord+0x31c>)
40010ba0:	2a00      	cmp	r2, #0
40010ba2:	bf0c      	ite	eq
40010ba4:	461a      	moveq	r2, r3
40010ba6:	f04f 32ff 	movne.w	r2, #4294967295
40010baa:	e04a      	b.n	40010c42 <patternTableGetWord+0x316>
40010bac:	f64f 73ff 	movw	r3, #65535	; 0xffff
40010bb0:	2a01      	cmp	r2, #1
40010bb2:	bf0c      	ite	eq
40010bb4:	461a      	moveq	r2, r3
40010bb6:	f04f 32ff 	movne.w	r2, #4294967295
40010bba:	e042      	b.n	40010c42 <patternTableGetWord+0x316>
40010bbc:	3914      	subs	r1, #20
40010bbe:	2301      	movs	r3, #1
40010bc0:	07d2      	lsls	r2, r2, #31
40010bc2:	b2c9      	uxtb	r1, r1
40010bc4:	fa03 f101 	lsl.w	r1, r3, r1
40010bc8:	b2c9      	uxtb	r1, r1
40010bca:	d501      	bpl.n	40010bd0 <patternTableGetWord+0x2a4>
40010bcc:	43c9      	mvns	r1, r1
40010bce:	b2c9      	uxtb	r1, r1
40010bd0:	43cb      	mvns	r3, r1
40010bd2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
40010bd6:	ea41 4203 	orr.w	r2, r1, r3, lsl #16
40010bda:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
40010bde:	e030      	b.n	40010c42 <patternTableGetWord+0x316>
40010be0:	391c      	subs	r1, #28
40010be2:	2301      	movs	r3, #1
40010be4:	b2c9      	uxtb	r1, r1
40010be6:	fa03 f101 	lsl.w	r1, r3, r1
40010bea:	07d3      	lsls	r3, r2, #31
40010bec:	b2c9      	uxtb	r1, r1
40010bee:	d403      	bmi.n	40010bf8 <patternTableGetWord+0x2cc>
40010bf0:	040a      	lsls	r2, r1, #16
40010bf2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
40010bf6:	e024      	b.n	40010c42 <patternTableGetWord+0x316>
40010bf8:	ea41 2201 	orr.w	r2, r1, r1, lsl #8
40010bfc:	e021      	b.n	40010c42 <patternTableGetWord+0x316>
40010bfe:	f002 030f 	and.w	r3, r2, #15
40010c02:	f002 0203 	and.w	r2, r2, #3
40010c06:	2b07      	cmp	r3, #7
40010c08:	d906      	bls.n	40010c18 <patternTableGetWord+0x2ec>
40010c0a:	f64f 71ff 	movw	r1, #65535	; 0xffff
40010c0e:	2a01      	cmp	r2, #1
40010c10:	bf8c      	ite	hi
40010c12:	460a      	movhi	r2, r1
40010c14:	2200      	movls	r2, #0
40010c16:	e004      	b.n	40010c22 <patternTableGetWord+0x2f6>
40010c18:	490b      	ldr	r1, [pc, #44]	; (40010c48 <patternTableGetWord+0x31c>)
40010c1a:	2a03      	cmp	r2, #3
40010c1c:	bf0c      	ite	eq
40010c1e:	460a      	moveq	r2, r1
40010c20:	2200      	movne	r2, #0
40010c22:	f003 0307 	and.w	r3, r3, #7
40010c26:	2b03      	cmp	r3, #3
40010c28:	d90b      	bls.n	40010c42 <patternTableGetWord+0x316>
40010c2a:	43d2      	mvns	r2, r2
40010c2c:	e009      	b.n	40010c42 <patternTableGetWord+0x316>
40010c2e:	2200      	movs	r2, #0
40010c30:	e007      	b.n	40010c42 <patternTableGetWord+0x316>
40010c32:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
40010c36:	e004      	b.n	40010c42 <patternTableGetWord+0x316>
40010c38:	f64f 72ff 	movw	r2, #65535	; 0xffff
40010c3c:	e001      	b.n	40010c42 <patternTableGetWord+0x316>
40010c3e:	f04f 32ff 	mov.w	r2, #4294967295
40010c42:	4610      	mov	r0, r2
40010c44:	bd70      	pop	{r4, r5, r6, pc}
40010c46:	bf00      	nop
40010c48:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000

Disassembly of section .text.ddr3TipGetTopologyMap:

40010c4c <ddr3TipGetTopologyMap>:
ddr3TipGetTopologyMap():
40010c4c:	4b01      	ldr	r3, [pc, #4]	; (40010c54 <ddr3TipGetTopologyMap+0x8>)
40010c4e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
40010c52:	4770      	bx	lr
40010c54:	400207fc 	strdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipSetTopologyMap:

40010c58 <ddr3TipSetTopologyMap>:
ddr3TipSetTopologyMap():
40010c58:	4b01      	ldr	r3, [pc, #4]	; (40010c60 <ddr3TipSetTopologyMap+0x8>)
40010c5a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
40010c5e:	4770      	bx	lr
40010c60:	400207fc 	strdmi	r0, [r2], -ip

Disassembly of section .text.ddr3TipDevAttrInit:

40010c64 <ddr3TipDevAttrInit>:
ddr3TipDevAttrInit():
40010c64:	4a07      	ldr	r2, [pc, #28]	; (40010c84 <ddr3TipDevAttrInit+0x20>)
40010c66:	210d      	movs	r1, #13
40010c68:	2300      	movs	r3, #0
40010c6a:	fb01 2100 	mla	r1, r1, r0, r2
40010c6e:	22ff      	movs	r2, #255	; 0xff
40010c70:	54ca      	strb	r2, [r1, r3]
40010c72:	3301      	adds	r3, #1
40010c74:	2b0d      	cmp	r3, #13
40010c76:	d1fb      	bne.n	40010c70 <ddr3TipDevAttrInit+0xc>
40010c78:	4b03      	ldr	r3, [pc, #12]	; (40010c88 <ddr3TipDevAttrInit+0x24>)
40010c7a:	2201      	movs	r2, #1
40010c7c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
40010c80:	4770      	bx	lr
40010c82:	bf00      	nop
40010c84:	400206a8 	andmi	r0, r2, r8, lsr #13
40010c88:	400207f8 	strdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipDevAttrGet:

40010c8c <ddr3TipDevAttrGet>:
ddr3TipDevAttrGet():
40010c8c:	b538      	push	{r3, r4, r5, lr}
40010c8e:	4604      	mov	r4, r0
40010c90:	4b06      	ldr	r3, [pc, #24]	; (40010cac <ddr3TipDevAttrGet+0x20>)
40010c92:	460d      	mov	r5, r1
40010c94:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
40010c98:	b90b      	cbnz	r3, 40010c9e <ddr3TipDevAttrGet+0x12>
40010c9a:	f7ff ffe3 	bl	40010c64 <ddr3TipDevAttrInit>
40010c9e:	230d      	movs	r3, #13
40010ca0:	fb03 5404 	mla	r4, r3, r4, r5
40010ca4:	4b02      	ldr	r3, [pc, #8]	; (40010cb0 <ddr3TipDevAttrGet+0x24>)
40010ca6:	5d18      	ldrb	r0, [r3, r4]
40010ca8:	bd38      	pop	{r3, r4, r5, pc}
40010caa:	bf00      	nop
40010cac:	400207f8 	strdmi	r0, [r2], -r8
40010cb0:	400206a8 	andmi	r0, r2, r8, lsr #13

Disassembly of section .text.ddr3TipDevAttrSet:

40010cb4 <ddr3TipDevAttrSet>:
ddr3TipDevAttrSet():
40010cb4:	4b07      	ldr	r3, [pc, #28]	; (40010cd4 <ddr3TipDevAttrSet+0x20>)
40010cb6:	b570      	push	{r4, r5, r6, lr}
40010cb8:	4604      	mov	r4, r0
40010cba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
40010cbe:	460d      	mov	r5, r1
40010cc0:	4616      	mov	r6, r2
40010cc2:	b90b      	cbnz	r3, 40010cc8 <ddr3TipDevAttrSet+0x14>
40010cc4:	f7ff ffce 	bl	40010c64 <ddr3TipDevAttrInit>
40010cc8:	230d      	movs	r3, #13
40010cca:	fb03 5404 	mla	r4, r3, r4, r5
40010cce:	4b02      	ldr	r3, [pc, #8]	; (40010cd8 <ddr3TipDevAttrSet+0x24>)
40010cd0:	551e      	strb	r6, [r3, r4]
40010cd2:	bd70      	pop	{r4, r5, r6, pc}
40010cd4:	400207f8 	strdmi	r0, [r2], -r8
40010cd8:	400206a8 	andmi	r0, r2, r8, lsr #13

Disassembly of section .text.ddr3TipAc3SelectDdrController:

40010cdc <ddr3TipAc3SelectDdrController>:
ddr3TipAc3SelectDdrController():
40010cdc:	4a05      	ldr	r2, [pc, #20]	; (40010cf4 <ddr3TipAc3SelectDdrController+0x18>)
40010cde:	6813      	ldr	r3, [r2, #0]
40010ce0:	b111      	cbz	r1, 40010ce8 <ddr3TipAc3SelectDdrController+0xc>
40010ce2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
40010ce6:	e001      	b.n	40010cec <ddr3TipAc3SelectDdrController+0x10>
40010ce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
40010cec:	6013      	str	r3, [r2, #0]
40010cee:	2000      	movs	r0, #0
40010cf0:	4770      	bx	lr
40010cf2:	bf00      	nop
40010cf4:	d00016d8 	ldrdle	r1, [r0], -r8

Disassembly of section .text.ddr3TipClockMode:

40010cf8 <ddr3TipClockMode>:
ddr3TipClockMode():
40010cf8:	2800      	cmp	r0, #0
40010cfa:	bf14      	ite	ne
40010cfc:	2002      	movne	r0, #2
40010cfe:	2001      	moveq	r0, #1
40010d00:	4770      	bx	lr

Disassembly of section .text.ddr3TipAC3GetDeviceInfo:

40010d04 <ddr3TipAC3GetDeviceInfo>:
ddr3TipAC3GetDeviceInfo():
40010d04:	f44f 4374 	mov.w	r3, #62464	; 0xf400
40010d08:	600b      	str	r3, [r1, #0]
40010d0a:	4b02      	ldr	r3, [pc, #8]	; (40010d14 <ddr3TipAC3GetDeviceInfo+0x10>)
40010d0c:	2000      	movs	r0, #0
40010d0e:	681b      	ldr	r3, [r3, #0]
40010d10:	604b      	str	r3, [r1, #4]
40010d12:	4770      	bx	lr
40010d14:	40018754 	andmi	r8, r1, r4, asr r7

Disassembly of section .text.ddr3TipAc3GetFreqConfig:

40010d18 <ddr3TipAc3GetFreqConfig>:
ddr3TipAc3GetFreqConfig():
40010d18:	4b08      	ldr	r3, [pc, #32]	; (40010d3c <ddr3TipAc3GetFreqConfig+0x24>)
40010d1a:	5c5b      	ldrb	r3, [r3, r1]
40010d1c:	2bff      	cmp	r3, #255	; 0xff
40010d1e:	d008      	beq.n	40010d32 <ddr3TipAc3GetFreqConfig+0x1a>
40010d20:	b14a      	cbz	r2, 40010d36 <ddr3TipAc3GetFreqConfig+0x1e>
40010d22:	7053      	strb	r3, [r2, #1]
40010d24:	2000      	movs	r0, #0
40010d26:	4b06      	ldr	r3, [pc, #24]	; (40010d40 <ddr3TipAc3GetFreqConfig+0x28>)
40010d28:	5c5b      	ldrb	r3, [r3, r1]
40010d2a:	7093      	strb	r3, [r2, #2]
40010d2c:	2301      	movs	r3, #1
40010d2e:	7013      	strb	r3, [r2, #0]
40010d30:	4770      	bx	lr
40010d32:	2010      	movs	r0, #16
40010d34:	4770      	bx	lr
40010d36:	2004      	movs	r0, #4
40010d38:	4770      	bx	lr
40010d3a:	bf00      	nop
40010d3c:	40017828 	andmi	r7, r1, r8, lsr #16
40010d40:	40017848 	andmi	r7, r1, r8, asr #16

Disassembly of section .text.ddr3TipAc3IFRead:

40010d44 <ddr3TipAc3IFRead>:
ddr3TipAc3IFRead():
40010d44:	1e11      	subs	r1, r2, #0
40010d46:	b508      	push	{r3, lr}
40010d48:	d008      	beq.n	40010d5c <ddr3TipAc3IFRead+0x18>
40010d4a:	4b0a      	ldr	r3, [pc, #40]	; (40010d74 <ddr3TipAc3IFRead+0x30>)
40010d4c:	781b      	ldrb	r3, [r3, #0]
40010d4e:	2b03      	cmp	r3, #3
40010d50:	d80d      	bhi.n	40010d6e <ddr3TipAc3IFRead+0x2a>
40010d52:	4809      	ldr	r0, [pc, #36]	; (40010d78 <ddr3TipAc3IFRead+0x34>)
40010d54:	f003 fc6e 	bl	40014634 <mvPrintf>
40010d58:	2001      	movs	r0, #1
40010d5a:	bd08      	pop	{r3, pc}
40010d5c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010d60:	4608      	mov	r0, r1
40010d62:	681a      	ldr	r2, [r3, #0]
40010d64:	9b03      	ldr	r3, [sp, #12]
40010d66:	401a      	ands	r2, r3
40010d68:	9b02      	ldr	r3, [sp, #8]
40010d6a:	601a      	str	r2, [r3, #0]
40010d6c:	bd08      	pop	{r3, pc}
40010d6e:	2001      	movs	r0, #1
40010d70:	bd08      	pop	{r3, pc}
40010d72:	bf00      	nop
40010d74:	4001873c 	andmi	r8, r1, ip, lsr r7
40010d78:	400167d8 	ldrdmi	r6, [r1], -r8

Disassembly of section .text.ddr3TipAc3IFWrite:

40010d7c <ddr3TipAc3IFWrite>:
ddr3TipAc3IFWrite():
40010d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
40010d7e:	b085      	sub	sp, #20
40010d80:	461e      	mov	r6, r3
40010d82:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
40010d84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
40010d86:	1c69      	adds	r1, r5, #1
40010d88:	d013      	beq.n	40010db2 <ddr3TipAc3IFWrite+0x36>
40010d8a:	a903      	add	r1, sp, #12
40010d8c:	9100      	str	r1, [sp, #0]
40010d8e:	f04f 31ff 	mov.w	r1, #4294967295
40010d92:	9101      	str	r1, [sp, #4]
40010d94:	2100      	movs	r1, #0
40010d96:	4f0a      	ldr	r7, [pc, #40]	; (40010dc0 <ddr3TipAc3IFWrite+0x44>)
40010d98:	f7ff ffd4 	bl	40010d44 <ddr3TipAc3IFRead>
40010d9c:	6038      	str	r0, [r7, #0]
40010d9e:	b118      	cbz	r0, 40010da8 <ddr3TipAc3IFWrite+0x2c>
40010da0:	f000 fd58 	bl	40011854 <gtBreakOnFail>
40010da4:	6838      	ldr	r0, [r7, #0]
40010da6:	e008      	b.n	40010dba <ddr3TipAc3IFWrite+0x3e>
40010da8:	9b03      	ldr	r3, [sp, #12]
40010daa:	402c      	ands	r4, r5
40010dac:	ea23 0505 	bic.w	r5, r3, r5
40010db0:	432c      	orrs	r4, r5
40010db2:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
40010db6:	2000      	movs	r0, #0
40010db8:	6034      	str	r4, [r6, #0]
40010dba:	b005      	add	sp, #20
40010dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
40010dbe:	bf00      	nop
40010dc0:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipAc3ServerRegRead.constprop.2:

40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>:
ddr3TipAc3ServerRegRead.constprop.2():
40010dc4:	b508      	push	{r3, lr}
40010dc6:	b2c0      	uxtb	r0, r0
40010dc8:	4b02      	ldr	r3, [pc, #8]	; (40010dd4 <ddr3TipAc3ServerRegRead.constprop.2+0x10>)
40010dca:	681b      	ldr	r3, [r3, #0]
40010dcc:	4798      	blx	r3
40010dce:	2000      	movs	r0, #0
40010dd0:	bd08      	pop	{r3, pc}
40010dd2:	bf00      	nop
40010dd4:	400206bc 			; <UNDEFINED> instruction: 0x400206bc

Disassembly of section .text.ddr3TipAc3ServerRegWrite:

40010dd8 <ddr3TipAc3ServerRegWrite>:
ddr3TipAc3ServerRegWrite():
40010dd8:	b508      	push	{r3, lr}
40010dda:	b2c0      	uxtb	r0, r0
40010ddc:	4b01      	ldr	r3, [pc, #4]	; (40010de4 <ddr3TipAc3ServerRegWrite+0xc>)
40010dde:	681b      	ldr	r3, [r3, #0]
40010de0:	4798      	blx	r3
40010de2:	bd08      	pop	{r3, pc}
40010de4:	400206b8 			; <UNDEFINED> instruction: 0x400206b8

Disassembly of section .text.ddr3TipAc3SetDivider:

40010de8 <ddr3TipAc3SetDivider>:
ddr3TipAc3SetDivider():
40010de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
40010dec:	ae04      	add	r6, sp, #16
40010dee:	2300      	movs	r3, #0
40010df0:	4617      	mov	r7, r2
40010df2:	f846 3d04 	str.w	r3, [r6, #-4]!
40010df6:	4604      	mov	r4, r0
40010df8:	4688      	mov	r8, r1
40010dfa:	f7ff ff27 	bl	40010c4c <ddr3TipGetTopologyMap>
40010dfe:	4993      	ldr	r1, [pc, #588]	; (4001104c <ddr3TipAc3SetDivider+0x264>)
40010e00:	4632      	mov	r2, r6
40010e02:	4d93      	ldr	r5, [pc, #588]	; (40011050 <ddr3TipAc3SetDivider+0x268>)
40010e04:	2f00      	cmp	r7, #0
40010e06:	bf14      	ite	ne
40010e08:	f04f 0902 	movne.w	r9, #2
40010e0c:	f04f 0901 	moveq.w	r9, #1
40010e10:	4682      	mov	sl, r0
40010e12:	4620      	mov	r0, r4
40010e14:	f7ff ffd6 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010e18:	6028      	str	r0, [r5, #0]
40010e1a:	2800      	cmp	r0, #0
40010e1c:	f040 80be 	bne.w	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010e20:	9a03      	ldr	r2, [sp, #12]
40010e22:	4620      	mov	r0, r4
40010e24:	4989      	ldr	r1, [pc, #548]	; (4001104c <ddr3TipAc3SetDivider+0x264>)
40010e26:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
40010e2a:	ea42 7289 	orr.w	r2, r2, r9, lsl #30
40010e2e:	f7ff ffd3 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010e32:	6028      	str	r0, [r5, #0]
40010e34:	2800      	cmp	r0, #0
40010e36:	f040 80b1 	bne.w	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010e3a:	2f00      	cmp	r7, #0
40010e3c:	bf14      	ite	ne
40010e3e:	f44f 4300 	movne.w	r3, #32768	; 0x8000
40010e42:	2300      	moveq	r3, #0
40010e44:	4620      	mov	r0, r4
40010e46:	9300      	str	r3, [sp, #0]
40010e48:	2101      	movs	r1, #1
40010e4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40010e4e:	4642      	mov	r2, r8
40010e50:	9301      	str	r3, [sp, #4]
40010e52:	f241 5324 	movw	r3, #5412	; 0x1524
40010e56:	f7f9 f87f 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40010e5a:	6028      	str	r0, [r5, #0]
40010e5c:	2800      	cmp	r0, #0
40010e5e:	f040 809d 	bne.w	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010e62:	4b7c      	ldr	r3, [pc, #496]	; (40011054 <ddr3TipAc3SetDivider+0x26c>)
40010e64:	2258      	movs	r2, #88	; 0x58
40010e66:	4620      	mov	r0, r4
40010e68:	4978      	ldr	r1, [pc, #480]	; (4001104c <ddr3TipAc3SetDivider+0x264>)
40010e6a:	681b      	ldr	r3, [r3, #0]
40010e6c:	fb02 a303 	mla	r3, r2, r3, sl
40010e70:	4632      	mov	r2, r6
40010e72:	f893 8057 	ldrb.w	r8, [r3, #87]	; 0x57
40010e76:	f7ff ffa5 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010e7a:	45b8      	cmp	r8, r7
40010e7c:	bf14      	ite	ne
40010e7e:	f04f 5800 	movne.w	r8, #536870912	; 0x20000000
40010e82:	f04f 0800 	moveq.w	r8, #0
40010e86:	6028      	str	r0, [r5, #0]
40010e88:	2800      	cmp	r0, #0
40010e8a:	f040 8087 	bne.w	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010e8e:	9a03      	ldr	r2, [sp, #12]
40010e90:	4620      	mov	r0, r4
40010e92:	496e      	ldr	r1, [pc, #440]	; (4001104c <ddr3TipAc3SetDivider+0x264>)
40010e94:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
40010e98:	ea48 0202 	orr.w	r2, r8, r2
40010e9c:	f7ff ff9c 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010ea0:	6028      	str	r0, [r5, #0]
40010ea2:	2800      	cmp	r0, #0
40010ea4:	d17a      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010ea6:	4620      	mov	r0, r4
40010ea8:	496b      	ldr	r1, [pc, #428]	; (40011058 <ddr3TipAc3SetDivider+0x270>)
40010eaa:	4632      	mov	r2, r6
40010eac:	f7ff ff8a 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010eb0:	6028      	str	r0, [r5, #0]
40010eb2:	2800      	cmp	r0, #0
40010eb4:	d172      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010eb6:	9d03      	ldr	r5, [sp, #12]
40010eb8:	4b68      	ldr	r3, [pc, #416]	; (4001105c <ddr3TipAc3SetDivider+0x274>)
40010eba:	f3c5 4582 	ubfx	r5, r5, #18, #3
40010ebe:	f833 0015 	ldrh.w	r0, [r3, r5, lsl #1]
40010ec2:	4b67      	ldr	r3, [pc, #412]	; (40011060 <ddr3TipAc3SetDivider+0x278>)
40010ec4:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
40010ec8:	f7f5 ebe8 	blx	4000669c <__aeabi_uidiv>
40010ecc:	4b65      	ldr	r3, [pc, #404]	; (40011064 <ddr3TipAc3SetDivider+0x27c>)
40010ece:	781b      	ldrb	r3, [r3, #0]
40010ed0:	2b02      	cmp	r3, #2
40010ed2:	4606      	mov	r6, r0
40010ed4:	d804      	bhi.n	40010ee0 <ddr3TipAc3SetDivider+0xf8>
40010ed6:	4864      	ldr	r0, [pc, #400]	; (40011068 <ddr3TipAc3SetDivider+0x280>)
40010ed8:	4629      	mov	r1, r5
40010eda:	4632      	mov	r2, r6
40010edc:	f003 fbaa 	bl	40014634 <mvPrintf>
40010ee0:	4620      	mov	r0, r4
40010ee2:	4962      	ldr	r1, [pc, #392]	; (4001106c <ddr3TipAc3SetDivider+0x284>)
40010ee4:	aa03      	add	r2, sp, #12
40010ee6:	4d5a      	ldr	r5, [pc, #360]	; (40011050 <ddr3TipAc3SetDivider+0x268>)
40010ee8:	f7ff ff6c 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010eec:	6028      	str	r0, [r5, #0]
40010eee:	2800      	cmp	r0, #0
40010ef0:	d154      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010ef2:	9a03      	ldr	r2, [sp, #12]
40010ef4:	4620      	mov	r0, r4
40010ef6:	495d      	ldr	r1, [pc, #372]	; (4001106c <ddr3TipAc3SetDivider+0x284>)
40010ef8:	f042 0202 	orr.w	r2, r2, #2
40010efc:	f7ff ff6c 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010f00:	6028      	str	r0, [r5, #0]
40010f02:	2800      	cmp	r0, #0
40010f04:	d14a      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f06:	4620      	mov	r0, r4
40010f08:	4959      	ldr	r1, [pc, #356]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40010f0a:	aa03      	add	r2, sp, #12
40010f0c:	f7ff ff5a 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010f10:	6028      	str	r0, [r5, #0]
40010f12:	2800      	cmp	r0, #0
40010f14:	d142      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f16:	9a03      	ldr	r2, [sp, #12]
40010f18:	4620      	mov	r0, r4
40010f1a:	4955      	ldr	r1, [pc, #340]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40010f1c:	f022 527f 	bic.w	r2, r2, #1069547520	; 0x3fc00000
40010f20:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
40010f24:	f7ff ff58 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010f28:	6028      	str	r0, [r5, #0]
40010f2a:	2800      	cmp	r0, #0
40010f2c:	d136      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f2e:	4620      	mov	r0, r4
40010f30:	494f      	ldr	r1, [pc, #316]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40010f32:	aa03      	add	r2, sp, #12
40010f34:	f7ff ff46 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010f38:	6028      	str	r0, [r5, #0]
40010f3a:	2800      	cmp	r0, #0
40010f3c:	d12e      	bne.n	40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f3e:	9a03      	ldr	r2, [sp, #12]
40010f40:	4620      	mov	r0, r4
40010f42:	494b      	ldr	r1, [pc, #300]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40010f44:	f422 127f 	bic.w	r2, r2, #4177920	; 0x3fc000
40010f48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
40010f4c:	f7ff ff44 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010f50:	6028      	str	r0, [r5, #0]
40010f52:	bb18      	cbnz	r0, 40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f54:	4620      	mov	r0, r4
40010f56:	4947      	ldr	r1, [pc, #284]	; (40011074 <ddr3TipAc3SetDivider+0x28c>)
40010f58:	aa03      	add	r2, sp, #12
40010f5a:	f7ff ff33 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010f5e:	6028      	str	r0, [r5, #0]
40010f60:	b9e0      	cbnz	r0, 40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f62:	9b03      	ldr	r3, [sp, #12]
40010f64:	0336      	lsls	r6, r6, #12
40010f66:	f406 327c 	and.w	r2, r6, #258048	; 0x3f000
40010f6a:	4620      	mov	r0, r4
40010f6c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
40010f70:	4940      	ldr	r1, [pc, #256]	; (40011074 <ddr3TipAc3SetDivider+0x28c>)
40010f72:	431a      	orrs	r2, r3
40010f74:	f7ff ff30 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010f78:	6028      	str	r0, [r5, #0]
40010f7a:	b978      	cbnz	r0, 40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f7c:	4620      	mov	r0, r4
40010f7e:	493e      	ldr	r1, [pc, #248]	; (40011078 <ddr3TipAc3SetDivider+0x290>)
40010f80:	aa03      	add	r2, sp, #12
40010f82:	f7ff ff1f 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010f86:	6028      	str	r0, [r5, #0]
40010f88:	b940      	cbnz	r0, 40010f9c <ddr3TipAc3SetDivider+0x1b4>
40010f8a:	9a03      	ldr	r2, [sp, #12]
40010f8c:	4620      	mov	r0, r4
40010f8e:	493a      	ldr	r1, [pc, #232]	; (40011078 <ddr3TipAc3SetDivider+0x290>)
40010f90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
40010f94:	f7ff ff20 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010f98:	6028      	str	r0, [r5, #0]
40010f9a:	b118      	cbz	r0, 40010fa4 <ddr3TipAc3SetDivider+0x1bc>
40010f9c:	f000 fc5a 	bl	40011854 <gtBreakOnFail>
40010fa0:	6828      	ldr	r0, [r5, #0]
40010fa2:	e04f      	b.n	40011044 <ddr3TipAc3SetDivider+0x25c>
40010fa4:	4620      	mov	r0, r4
40010fa6:	4934      	ldr	r1, [pc, #208]	; (40011078 <ddr3TipAc3SetDivider+0x290>)
40010fa8:	aa03      	add	r2, sp, #12
40010faa:	4e29      	ldr	r6, [pc, #164]	; (40011050 <ddr3TipAc3SetDivider+0x268>)
40010fac:	f7ff ff0a 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010fb0:	6028      	str	r0, [r5, #0]
40010fb2:	2800      	cmp	r0, #0
40010fb4:	d143      	bne.n	4001103e <ddr3TipAc3SetDivider+0x256>
40010fb6:	9a03      	ldr	r2, [sp, #12]
40010fb8:	4620      	mov	r0, r4
40010fba:	492f      	ldr	r1, [pc, #188]	; (40011078 <ddr3TipAc3SetDivider+0x290>)
40010fbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
40010fc0:	f7ff ff0a 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010fc4:	6030      	str	r0, [r6, #0]
40010fc6:	2800      	cmp	r0, #0
40010fc8:	d139      	bne.n	4001103e <ddr3TipAc3SetDivider+0x256>
40010fca:	4620      	mov	r0, r4
40010fcc:	492b      	ldr	r1, [pc, #172]	; (4001107c <ddr3TipAc3SetDivider+0x294>)
40010fce:	aa03      	add	r2, sp, #12
40010fd0:	f7ff fef8 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010fd4:	6030      	str	r0, [r6, #0]
40010fd6:	2800      	cmp	r0, #0
40010fd8:	d131      	bne.n	4001103e <ddr3TipAc3SetDivider+0x256>
40010fda:	9a03      	ldr	r2, [sp, #12]
40010fdc:	4620      	mov	r0, r4
40010fde:	4927      	ldr	r1, [pc, #156]	; (4001107c <ddr3TipAc3SetDivider+0x294>)
40010fe0:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
40010fe4:	f7ff fef8 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40010fe8:	6030      	str	r0, [r6, #0]
40010fea:	bb40      	cbnz	r0, 4001103e <ddr3TipAc3SetDivider+0x256>
40010fec:	4620      	mov	r0, r4
40010fee:	4920      	ldr	r1, [pc, #128]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40010ff0:	aa03      	add	r2, sp, #12
40010ff2:	f7ff fee7 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40010ff6:	6030      	str	r0, [r6, #0]
40010ff8:	bb08      	cbnz	r0, 4001103e <ddr3TipAc3SetDivider+0x256>
40010ffa:	9a03      	ldr	r2, [sp, #12]
40010ffc:	4620      	mov	r0, r4
40010ffe:	491c      	ldr	r1, [pc, #112]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40011000:	f422 127f 	bic.w	r2, r2, #4177920	; 0x3fc000
40011004:	f7ff fee8 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
40011008:	6030      	str	r0, [r6, #0]
4001100a:	b9c0      	cbnz	r0, 4001103e <ddr3TipAc3SetDivider+0x256>
4001100c:	9a03      	ldr	r2, [sp, #12]
4001100e:	4620      	mov	r0, r4
40011010:	4917      	ldr	r1, [pc, #92]	; (40011070 <ddr3TipAc3SetDivider+0x288>)
40011012:	f022 527f 	bic.w	r2, r2, #1069547520	; 0x3fc00000
40011016:	f7ff fedf 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
4001101a:	6030      	str	r0, [r6, #0]
4001101c:	b978      	cbnz	r0, 4001103e <ddr3TipAc3SetDivider+0x256>
4001101e:	4620      	mov	r0, r4
40011020:	4912      	ldr	r1, [pc, #72]	; (4001106c <ddr3TipAc3SetDivider+0x284>)
40011022:	aa03      	add	r2, sp, #12
40011024:	f7ff fece 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
40011028:	6030      	str	r0, [r6, #0]
4001102a:	b940      	cbnz	r0, 4001103e <ddr3TipAc3SetDivider+0x256>
4001102c:	9a03      	ldr	r2, [sp, #12]
4001102e:	4620      	mov	r0, r4
40011030:	490e      	ldr	r1, [pc, #56]	; (4001106c <ddr3TipAc3SetDivider+0x284>)
40011032:	f022 0202 	bic.w	r2, r2, #2
40011036:	f7ff fecf 	bl	40010dd8 <ddr3TipAc3ServerRegWrite>
4001103a:	6030      	str	r0, [r6, #0]
4001103c:	b110      	cbz	r0, 40011044 <ddr3TipAc3SetDivider+0x25c>
4001103e:	f000 fc09 	bl	40011854 <gtBreakOnFail>
40011042:	6830      	ldr	r0, [r6, #0]
40011044:	b004      	add	sp, #16
40011046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4001104a:	bf00      	nop
4001104c:	000f8294 	muleq	pc, r4, r2	; <UNPREDICTABLE>
40011050:	400206c0 	andmi	r0, r2, r0, asr #13
40011054:	400207e4 	andmi	r0, r2, r4, ror #15
40011058:	000f8204 	andeq	r8, pc, r4, lsl #4
4001105c:	40017838 	andmi	r7, r1, r8, lsr r8
40011060:	40018c1c 	andmi	r8, r1, ip, lsl ip
40011064:	4001873c 	andmi	r8, r1, ip, lsr r7
40011068:	400167f3 	strdmi	r6, [r1], -r3
4001106c:	000f8260 	andeq	r8, pc, r0, ror #4
40011070:	000f825c 	andeq	r8, pc, ip, asr r2	; <UNPREDICTABLE>
40011074:	000f8264 	andeq	r8, pc, r4, ror #4
40011078:	000f8270 	andeq	r8, pc, r0, ror r2	; <UNPREDICTABLE>
4001107c:	000f8268 	andeq	r8, pc, r8, ror #4

Disassembly of section .text.ddr3TipAc3GetInitFreq:

40011080 <ddr3TipAc3GetInitFreq>:
ddr3TipAc3GetInitFreq():
40011080:	b537      	push	{r0, r1, r2, r4, r5, lr}
40011082:	4614      	mov	r4, r2
40011084:	4921      	ldr	r1, [pc, #132]	; (4001110c <ddr3TipAc3GetInitFreq+0x8c>)
40011086:	aa01      	add	r2, sp, #4
40011088:	f7ff fe9c 	bl	40010dc4 <ddr3TipAc3ServerRegRead.constprop.2>
4001108c:	4d20      	ldr	r5, [pc, #128]	; (40011110 <ddr3TipAc3GetInitFreq+0x90>)
4001108e:	6028      	str	r0, [r5, #0]
40011090:	b118      	cbz	r0, 4001109a <ddr3TipAc3GetInitFreq+0x1a>
40011092:	f000 fbdf 	bl	40011854 <gtBreakOnFail>
40011096:	6828      	ldr	r0, [r5, #0]
40011098:	e036      	b.n	40011108 <ddr3TipAc3GetInitFreq+0x88>
4001109a:	9a01      	ldr	r2, [sp, #4]
4001109c:	4b1d      	ldr	r3, [pc, #116]	; (40011114 <ddr3TipAc3GetInitFreq+0x94>)
4001109e:	f3c2 4282 	ubfx	r2, r2, #18, #3
400110a2:	9201      	str	r2, [sp, #4]
400110a4:	2a05      	cmp	r2, #5
400110a6:	d826      	bhi.n	400110f6 <ddr3TipAc3GetInitFreq+0x76>
400110a8:	e8df f002 	tbb	[pc, r2]
400110ac:	1d130b03 	vldrne	d0, [r3, #-12]
400110b0:	781b0325 	ldmdavc	fp, {r0, r2, r5, r8, r9}
400110b4:	2b01      	cmp	r3, #1
400110b6:	d802      	bhi.n	400110be <ddr3TipAc3GetInitFreq+0x3e>
400110b8:	4817      	ldr	r0, [pc, #92]	; (40011118 <ddr3TipAc3GetInitFreq+0x98>)
400110ba:	f003 fabb 	bl	40014634 <mvPrintf>
400110be:	2301      	movs	r3, #1
400110c0:	e00e      	b.n	400110e0 <ddr3TipAc3GetInitFreq+0x60>
400110c2:	781b      	ldrb	r3, [r3, #0]
400110c4:	2b01      	cmp	r3, #1
400110c6:	d802      	bhi.n	400110ce <ddr3TipAc3GetInitFreq+0x4e>
400110c8:	4814      	ldr	r0, [pc, #80]	; (4001111c <ddr3TipAc3GetInitFreq+0x9c>)
400110ca:	f003 fab3 	bl	40014634 <mvPrintf>
400110ce:	2302      	movs	r3, #2
400110d0:	e006      	b.n	400110e0 <ddr3TipAc3GetInitFreq+0x60>
400110d2:	781b      	ldrb	r3, [r3, #0]
400110d4:	2b01      	cmp	r3, #1
400110d6:	d802      	bhi.n	400110de <ddr3TipAc3GetInitFreq+0x5e>
400110d8:	4811      	ldr	r0, [pc, #68]	; (40011120 <ddr3TipAc3GetInitFreq+0xa0>)
400110da:	f003 faab 	bl	40014634 <mvPrintf>
400110de:	2303      	movs	r3, #3
400110e0:	7023      	strb	r3, [r4, #0]
400110e2:	2000      	movs	r0, #0
400110e4:	e010      	b.n	40011108 <ddr3TipAc3GetInitFreq+0x88>
400110e6:	781b      	ldrb	r3, [r3, #0]
400110e8:	2b01      	cmp	r3, #1
400110ea:	d802      	bhi.n	400110f2 <ddr3TipAc3GetInitFreq+0x72>
400110ec:	480d      	ldr	r0, [pc, #52]	; (40011124 <ddr3TipAc3GetInitFreq+0xa4>)
400110ee:	f003 faa1 	bl	40014634 <mvPrintf>
400110f2:	2304      	movs	r3, #4
400110f4:	e7f4      	b.n	400110e0 <ddr3TipAc3GetInitFreq+0x60>
400110f6:	781b      	ldrb	r3, [r3, #0]
400110f8:	2b02      	cmp	r3, #2
400110fa:	d802      	bhi.n	40011102 <ddr3TipAc3GetInitFreq+0x82>
400110fc:	480a      	ldr	r0, [pc, #40]	; (40011128 <ddr3TipAc3GetInitFreq+0xa8>)
400110fe:	f003 fa99 	bl	40014634 <mvPrintf>
40011102:	2004      	movs	r0, #4
40011104:	2310      	movs	r3, #16
40011106:	7023      	strb	r3, [r4, #0]
40011108:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4001110a:	bf00      	nop
4001110c:	000f8204 	andeq	r8, pc, r4, lsl #4
40011110:	400206c0 	andmi	r0, r2, r0, asr #13
40011114:	4001873c 	andmi	r8, r1, ip, lsr r7
40011118:	4001680c 	andmi	r6, r1, ip, lsl #16
4001111c:	40016823 	andmi	r6, r1, r3, lsr #16
40011120:	4001683a 	andmi	r6, r1, sl, lsr r8
40011124:	40016851 	andmi	r6, r1, r1, asr r8
40011128:	40016868 	andmi	r6, r1, r8, ror #16

Disassembly of section .text.ddr3Ac3UpdateTopologyMap:

4001112c <ddr3Ac3UpdateTopologyMap>:
ddr3Ac3UpdateTopologyMap():
4001112c:	b537      	push	{r0, r1, r2, r4, r5, lr}
4001112e:	460c      	mov	r4, r1
40011130:	f10d 0207 	add.w	r2, sp, #7
40011134:	2100      	movs	r1, #0
40011136:	4605      	mov	r5, r0
40011138:	f7ff ffa2 	bl	40011080 <ddr3TipAc3GetInitFreq>
4001113c:	f89d 3007 	ldrb.w	r3, [sp, #7]
40011140:	4621      	mov	r1, r4
40011142:	4628      	mov	r0, r5
40011144:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
40011148:	f7f9 fe7a 	bl	4000ae40 <mvHwsDdr3TipLoadTopologyMap>
4001114c:	4c03      	ldr	r4, [pc, #12]	; (4001115c <ddr3Ac3UpdateTopologyMap+0x30>)
4001114e:	6020      	str	r0, [r4, #0]
40011150:	b110      	cbz	r0, 40011158 <ddr3Ac3UpdateTopologyMap+0x2c>
40011152:	f000 fb7f 	bl	40011854 <gtBreakOnFail>
40011156:	6820      	ldr	r0, [r4, #0]
40011158:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4001115a:	bf00      	nop
4001115c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipInitAc3:

40011160 <ddr3TipInitAc3>:
ddr3TipInitAc3():
40011160:	b570      	push	{r4, r5, r6, lr}
40011162:	b090      	sub	sp, #64	; 0x40
40011164:	460d      	mov	r5, r1
40011166:	4604      	mov	r4, r0
40011168:	f7ff fd70 	bl	40010c4c <ddr3TipGetTopologyMap>
4001116c:	1e01      	subs	r1, r0, #0
4001116e:	d07c      	beq.n	4001126a <ddr3TipInitAc3+0x10a>
40011170:	4620      	mov	r0, r4
40011172:	f7ff ffdb 	bl	4001112c <ddr3Ac3UpdateTopologyMap>
40011176:	4620      	mov	r0, r4
40011178:	f7ff fd68 	bl	40010c4c <ddr3TipGetTopologyMap>
4001117c:	4b3d      	ldr	r3, [pc, #244]	; (40011274 <ddr3TipInitAc3+0x114>)
4001117e:	a901      	add	r1, sp, #4
40011180:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
40011184:	930c      	str	r3, [sp, #48]	; 0x30
40011186:	4b3c      	ldr	r3, [pc, #240]	; (40011278 <ddr3TipInitAc3+0x118>)
40011188:	930d      	str	r3, [sp, #52]	; 0x34
4001118a:	2319      	movs	r3, #25
4001118c:	435d      	muls	r5, r3
4001118e:	4b3b      	ldr	r3, [pc, #236]	; (4001127c <ddr3TipInitAc3+0x11c>)
40011190:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
40011194:	4b3a      	ldr	r3, [pc, #232]	; (40011280 <ddr3TipInitAc3+0x120>)
40011196:	950e      	str	r5, [sp, #56]	; 0x38
40011198:	2500      	movs	r5, #0
4001119a:	9508      	str	r5, [sp, #32]
4001119c:	9302      	str	r3, [sp, #8]
4001119e:	4b39      	ldr	r3, [pc, #228]	; (40011284 <ddr3TipInitAc3+0x124>)
400111a0:	9303      	str	r3, [sp, #12]
400111a2:	4b39      	ldr	r3, [pc, #228]	; (40011288 <ddr3TipInitAc3+0x128>)
400111a4:	9301      	str	r3, [sp, #4]
400111a6:	4b39      	ldr	r3, [pc, #228]	; (4001128c <ddr3TipInitAc3+0x12c>)
400111a8:	9304      	str	r3, [sp, #16]
400111aa:	4b39      	ldr	r3, [pc, #228]	; (40011290 <ddr3TipInitAc3+0x130>)
400111ac:	9306      	str	r3, [sp, #24]
400111ae:	4606      	mov	r6, r0
400111b0:	4b38      	ldr	r3, [pc, #224]	; (40011294 <ddr3TipInitAc3+0x134>)
400111b2:	4620      	mov	r0, r4
400111b4:	9305      	str	r3, [sp, #20]
400111b6:	4b38      	ldr	r3, [pc, #224]	; (40011298 <ddr3TipInitAc3+0x138>)
400111b8:	9309      	str	r3, [sp, #36]	; 0x24
400111ba:	f7f7 fa3d 	bl	40008638 <mvHwsDdr3TipInitConfigFunc>
400111be:	4937      	ldr	r1, [pc, #220]	; (4001129c <ddr3TipInitAc3+0x13c>)
400111c0:	4620      	mov	r0, r4
400111c2:	f7fc f813 	bl	4000d1ec <ddr3TipRegisterDqTable>
400111c6:	4620      	mov	r0, r4
400111c8:	f7ff fd4c 	bl	40010c64 <ddr3TipDevAttrInit>
400111cc:	2203      	movs	r2, #3
400111ce:	4620      	mov	r0, r4
400111d0:	4629      	mov	r1, r5
400111d2:	f7ff fd6f 	bl	40010cb4 <ddr3TipDevAttrSet>
400111d6:	2101      	movs	r1, #1
400111d8:	4620      	mov	r0, r4
400111da:	460a      	mov	r2, r1
400111dc:	f7ff fd6a 	bl	40010cb4 <ddr3TipDevAttrSet>
400111e0:	2102      	movs	r1, #2
400111e2:	2205      	movs	r2, #5
400111e4:	4620      	mov	r0, r4
400111e6:	f7ff fd65 	bl	40010cb4 <ddr3TipDevAttrSet>
400111ea:	210c      	movs	r1, #12
400111ec:	462a      	mov	r2, r5
400111ee:	4620      	mov	r0, r4
400111f0:	f7ff fd60 	bl	40010cb4 <ddr3TipDevAttrSet>
400111f4:	a90c      	add	r1, sp, #48	; 0x30
400111f6:	4620      	mov	r0, r4
400111f8:	f002 f9c0 	bl	4001357c <ddr3TipInitStaticConfigDb>
400111fc:	4629      	mov	r1, r5
400111fe:	4620      	mov	r0, r4
40011200:	f10d 023f 	add.w	r2, sp, #63	; 0x3f
40011204:	f7ff ff3c 	bl	40011080 <ddr3TipAc3GetInitFreq>
40011208:	1e01      	subs	r1, r0, #0
4001120a:	d007      	beq.n	4001121c <ddr3TipInitAc3+0xbc>
4001120c:	4b24      	ldr	r3, [pc, #144]	; (400112a0 <ddr3TipInitAc3+0x140>)
4001120e:	781b      	ldrb	r3, [r3, #0]
40011210:	2b03      	cmp	r3, #3
40011212:	d82b      	bhi.n	4001126c <ddr3TipInitAc3+0x10c>
40011214:	4823      	ldr	r0, [pc, #140]	; (400112a4 <ddr3TipInitAc3+0x144>)
40011216:	f003 fa0d 	bl	40014634 <mvPrintf>
4001121a:	e027      	b.n	4001126c <ddr3TipInitAc3+0x10c>
4001121c:	4b22      	ldr	r3, [pc, #136]	; (400112a8 <ddr3TipInitAc3+0x148>)
4001121e:	4c23      	ldr	r4, [pc, #140]	; (400112ac <ddr3TipInitAc3+0x14c>)
40011220:	6023      	str	r3, [r4, #0]
40011222:	f000 f863 	bl	400112ec <ddr3IfEccEnabled>
40011226:	2801      	cmp	r0, #1
40011228:	d105      	bne.n	40011236 <ddr3TipInitAc3+0xd6>
4001122a:	6823      	ldr	r3, [r4, #0]
4001122c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
40011230:	f423 7300 	bic.w	r3, r3, #512	; 0x200
40011234:	6023      	str	r3, [r4, #0]
40011236:	4b1e      	ldr	r3, [pc, #120]	; (400112b0 <ddr3TipInitAc3+0x150>)
40011238:	681a      	ldr	r2, [r3, #0]
4001123a:	3201      	adds	r2, #1
4001123c:	d101      	bne.n	40011242 <ddr3TipInitAc3+0xe2>
4001123e:	22c8      	movs	r2, #200	; 0xc8
40011240:	601a      	str	r2, [r3, #0]
40011242:	4a1c      	ldr	r2, [pc, #112]	; (400112b4 <ddr3TipInitAc3+0x154>)
40011244:	2301      	movs	r3, #1
40011246:	491c      	ldr	r1, [pc, #112]	; (400112b8 <ddr3TipInitAc3+0x158>)
40011248:	2500      	movs	r5, #0
4001124a:	6013      	str	r3, [r2, #0]
4001124c:	4a1b      	ldr	r2, [pc, #108]	; (400112bc <ddr3TipInitAc3+0x15c>)
4001124e:	6015      	str	r5, [r2, #0]
40011250:	4a1b      	ldr	r2, [pc, #108]	; (400112c0 <ddr3TipInitAc3+0x160>)
40011252:	7013      	strb	r3, [r2, #0]
40011254:	2282      	movs	r2, #130	; 0x82
40011256:	600a      	str	r2, [r1, #0]
40011258:	491a      	ldr	r1, [pc, #104]	; (400112c4 <ddr3TipInitAc3+0x164>)
4001125a:	600a      	str	r2, [r1, #0]
4001125c:	4a1a      	ldr	r2, [pc, #104]	; (400112c8 <ddr3TipInitAc3+0x168>)
4001125e:	f896 1057 	ldrb.w	r1, [r6, #87]	; 0x57
40011262:	7011      	strb	r1, [r2, #0]
40011264:	4a19      	ldr	r2, [pc, #100]	; (400112cc <ddr3TipInitAc3+0x16c>)
40011266:	7013      	strb	r3, [r2, #0]
40011268:	e000      	b.n	4001126c <ddr3TipInitAc3+0x10c>
4001126a:	2501      	movs	r5, #1
4001126c:	4628      	mov	r0, r5
4001126e:	b010      	add	sp, #64	; 0x40
40011270:	bd70      	pop	{r4, r5, r6, pc}
40011272:	bf00      	nop
40011274:	4001781c 	andmi	r7, r1, ip, lsl r8
40011278:	40020800 	andmi	r0, r2, r0, lsl #16
4001127c:	40019038 	andmi	r9, r1, r8, lsr r0
40011280:	40010d45 	andmi	r0, r1, r5, asr #26
40011284:	40010d7d 	andmi	r0, r1, sp, ror sp
40011288:	40010cdd 	ldrdmi	r0, [r1], -sp
4001128c:	40010d19 	andmi	r0, r1, r9, lsl sp
40011290:	40010de9 	andmi	r0, r1, r9, ror #27
40011294:	40010d05 	andmi	r0, r1, r5, lsl #26
40011298:	40010cf9 	strdmi	r0, [r1], -r9
4001129c:	40019070 	andmi	r9, r1, r0, ror r0
400112a0:	4001873c 	andmi	r8, r1, ip, lsr r7
400112a4:	4001687e 	andmi	r6, r1, lr, ror r8
400112a8:	00335ebc 	ldrhteq	r5, [r3], -ip
400112ac:	400187bc 			; <UNDEFINED> instruction: 0x400187bc
400112b0:	40018754 	andmi	r8, r1, r4, asr r7
400112b4:	400207dc 	ldrdmi	r0, [r2], -ip
400112b8:	4002042c 	andmi	r0, r2, ip, lsr #8
400112bc:	40020684 	andmi	r0, r2, r4, lsl #13
400112c0:	40020430 	andmi	r0, r2, r0, lsr r4
400112c4:	40018c1c 	andmi	r8, r1, ip, lsl ip
400112c8:	400187d8 	ldrdmi	r8, [r1], -r8	; <UNPREDICTABLE>
400112cc:	40020424 	andmi	r0, r2, r4, lsr #8

Disassembly of section .text.ddr3TipExtRead:

400112d0 <ddr3TipExtRead>:
ddr3TipExtRead():
400112d0:	b510      	push	{r4, lr}
400112d2:	009b      	lsls	r3, r3, #2
400112d4:	9802      	ldr	r0, [sp, #8]
400112d6:	2100      	movs	r1, #0
400112d8:	1a80      	subs	r0, r0, r2
400112da:	e003      	b.n	400112e4 <ddr3TipExtRead+0x14>
400112dc:	6814      	ldr	r4, [r2, #0]
400112de:	3101      	adds	r1, #1
400112e0:	5084      	str	r4, [r0, r2]
400112e2:	3204      	adds	r2, #4
400112e4:	4299      	cmp	r1, r3
400112e6:	d1f9      	bne.n	400112dc <ddr3TipExtRead+0xc>
400112e8:	2000      	movs	r0, #0
400112ea:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3IfEccEnabled:

400112ec <ddr3IfEccEnabled>:
ddr3IfEccEnabled():
400112ec:	2000      	movs	r0, #0
400112ee:	b508      	push	{r3, lr}
400112f0:	f7ff fcac 	bl	40010c4c <ddr3TipGetTopologyMap>
400112f4:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
400112f8:	06c2      	lsls	r2, r0, #27
400112fa:	d405      	bmi.n	40011308 <ddr3IfEccEnabled+0x1c>
400112fc:	f1a0 030b 	sub.w	r3, r0, #11
40011300:	4258      	negs	r0, r3
40011302:	eb40 0003 	adc.w	r0, r0, r3
40011306:	bd08      	pop	{r3, pc}
40011308:	2001      	movs	r0, #1
4001130a:	bd08      	pop	{r3, pc}

Disassembly of section .text.ddr3PreAlgoConfig:

4001130c <ddr3PreAlgoConfig>:
ddr3PreAlgoConfig():
4001130c:	b537      	push	{r0, r1, r2, r4, r5, lr}
4001130e:	2000      	movs	r0, #0
40011310:	f7ff fc9c 	bl	40010c4c <ddr3TipGetTopologyMap>
40011314:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
40011318:	4604      	mov	r4, r0
4001131a:	2b0b      	cmp	r3, #11
4001131c:	d111      	bne.n	40011342 <ddr3PreAlgoConfig+0x36>
4001131e:	2000      	movs	r0, #0
40011320:	f44f 7380 	mov.w	r3, #256	; 0x100
40011324:	9300      	str	r3, [sp, #0]
40011326:	9301      	str	r3, [sp, #4]
40011328:	4601      	mov	r1, r0
4001132a:	4602      	mov	r2, r0
4001132c:	f641 13d4 	movw	r3, #6612	; 0x19d4
40011330:	f7f8 fe12 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40011334:	4d1b      	ldr	r5, [pc, #108]	; (400113a4 <ddr3PreAlgoConfig+0x98>)
40011336:	6028      	str	r0, [r5, #0]
40011338:	b118      	cbz	r0, 40011342 <ddr3PreAlgoConfig+0x36>
4001133a:	f000 fa8b 	bl	40011854 <gtBreakOnFail>
4001133e:	6828      	ldr	r0, [r5, #0]
40011340:	e02e      	b.n	400113a0 <ddr3PreAlgoConfig+0x94>
40011342:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
40011346:	f013 0010 	ands.w	r0, r3, #16
4001134a:	d101      	bne.n	40011350 <ddr3PreAlgoConfig+0x44>
4001134c:	2b0b      	cmp	r3, #11
4001134e:	d127      	bne.n	400113a0 <ddr3PreAlgoConfig+0x94>
40011350:	2000      	movs	r0, #0
40011352:	f44f 7380 	mov.w	r3, #256	; 0x100
40011356:	9300      	str	r3, [sp, #0]
40011358:	9301      	str	r3, [sp, #4]
4001135a:	4601      	mov	r1, r0
4001135c:	4602      	mov	r2, r0
4001135e:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011362:	f7f8 fdf9 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40011366:	4c0f      	ldr	r4, [pc, #60]	; (400113a4 <ddr3PreAlgoConfig+0x98>)
40011368:	4601      	mov	r1, r0
4001136a:	6020      	str	r0, [r4, #0]
4001136c:	b9a8      	cbnz	r0, 4001139a <ddr3PreAlgoConfig+0x8e>
4001136e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
40011372:	4602      	mov	r2, r0
40011374:	9300      	str	r3, [sp, #0]
40011376:	9301      	str	r3, [sp, #4]
40011378:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4001137c:	f7f8 fdec 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40011380:	4601      	mov	r1, r0
40011382:	6020      	str	r0, [r4, #0]
40011384:	b948      	cbnz	r0, 4001139a <ddr3PreAlgoConfig+0x8e>
40011386:	2302      	movs	r3, #2
40011388:	4602      	mov	r2, r0
4001138a:	9301      	str	r3, [sp, #4]
4001138c:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011390:	9000      	str	r0, [sp, #0]
40011392:	f7f8 fde1 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40011396:	6020      	str	r0, [r4, #0]
40011398:	b110      	cbz	r0, 400113a0 <ddr3PreAlgoConfig+0x94>
4001139a:	f000 fa5b 	bl	40011854 <gtBreakOnFail>
4001139e:	6820      	ldr	r0, [r4, #0]
400113a0:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
400113a2:	bf00      	nop
400113a4:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3PostAlgoConfig:

400113a8 <ddr3PostAlgoConfig>:
ddr3PostAlgoConfig():
400113a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
400113aa:	2000      	movs	r0, #0
400113ac:	f7ff fc4e 	bl	40010c4c <ddr3TipGetTopologyMap>
400113b0:	4605      	mov	r5, r0
400113b2:	f002 fcf7 	bl	40013da4 <ddr3PostRunAlg>
400113b6:	1e04      	subs	r4, r0, #0
400113b8:	d004      	beq.n	400113c4 <ddr3PostAlgoConfig+0x1c>
400113ba:	480f      	ldr	r0, [pc, #60]	; (400113f8 <ddr3PostAlgoConfig+0x50>)
400113bc:	4621      	mov	r1, r4
400113be:	f003 f939 	bl	40014634 <mvPrintf>
400113c2:	e016      	b.n	400113f2 <ddr3PostAlgoConfig+0x4a>
400113c4:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
400113c8:	06d9      	lsls	r1, r3, #27
400113ca:	d401      	bmi.n	400113d0 <ddr3PostAlgoConfig+0x28>
400113cc:	2b0b      	cmp	r3, #11
400113ce:	d110      	bne.n	400113f2 <ddr3PostAlgoConfig+0x4a>
400113d0:	2000      	movs	r0, #0
400113d2:	f44f 7380 	mov.w	r3, #256	; 0x100
400113d6:	e88d 0009 	stmia.w	sp, {r0, r3}
400113da:	f241 53b8 	movw	r3, #5560	; 0x15b8
400113de:	4601      	mov	r1, r0
400113e0:	4602      	mov	r2, r0
400113e2:	f7f8 fdb9 	bl	40009f58 <mvHwsDdr3TipIFWrite>
400113e6:	4d05      	ldr	r5, [pc, #20]	; (400113fc <ddr3PostAlgoConfig+0x54>)
400113e8:	6028      	str	r0, [r5, #0]
400113ea:	b110      	cbz	r0, 400113f2 <ddr3PostAlgoConfig+0x4a>
400113ec:	f000 fa32 	bl	40011854 <gtBreakOnFail>
400113f0:	682c      	ldr	r4, [r5, #0]
400113f2:	4620      	mov	r0, r4
400113f4:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
400113f6:	bf00      	nop
400113f8:	400168af 	andmi	r6, r1, pc, lsr #17
400113fc:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3HwsHwTraining:

40011400 <ddr3HwsHwTraining>:
ddr3HwsHwTraining():
40011400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
40011402:	f002 fccd 	bl	40013da0 <ddr3SiliconPreInit>
40011406:	1e04      	subs	r4, r0, #0
40011408:	d001      	beq.n	4001140e <ddr3HwsHwTraining+0xe>
4001140a:	4816      	ldr	r0, [pc, #88]	; (40011464 <ddr3HwsHwTraining+0x64>)
4001140c:	e023      	b.n	40011456 <ddr3HwsHwTraining+0x56>
4001140e:	4669      	mov	r1, sp
40011410:	2301      	movs	r3, #1
40011412:	9400      	str	r4, [sp, #0]
40011414:	9301      	str	r3, [sp, #4]
40011416:	9302      	str	r3, [sp, #8]
40011418:	9303      	str	r3, [sp, #12]
4001141a:	f7fa fc71 	bl	4000bd00 <mvHwsDdr3TipInitController>
4001141e:	1e04      	subs	r4, r0, #0
40011420:	d001      	beq.n	40011426 <ddr3HwsHwTraining+0x26>
40011422:	4811      	ldr	r0, [pc, #68]	; (40011468 <ddr3HwsHwTraining+0x68>)
40011424:	e017      	b.n	40011456 <ddr3HwsHwTraining+0x56>
40011426:	f002 fcbf 	bl	40013da8 <ddr3SiliconPostInit>
4001142a:	1e04      	subs	r4, r0, #0
4001142c:	d001      	beq.n	40011432 <ddr3HwsHwTraining+0x32>
4001142e:	480f      	ldr	r0, [pc, #60]	; (4001146c <ddr3HwsHwTraining+0x6c>)
40011430:	e011      	b.n	40011456 <ddr3HwsHwTraining+0x56>
40011432:	f7ff ff6b 	bl	4001130c <ddr3PreAlgoConfig>
40011436:	1e04      	subs	r4, r0, #0
40011438:	d001      	beq.n	4001143e <ddr3HwsHwTraining+0x3e>
4001143a:	480d      	ldr	r0, [pc, #52]	; (40011470 <ddr3HwsHwTraining+0x70>)
4001143c:	e00b      	b.n	40011456 <ddr3HwsHwTraining+0x56>
4001143e:	4621      	mov	r1, r4
40011440:	f7fb f910 	bl	4000c664 <mvHwsDdr3TipRunAlg>
40011444:	1e04      	subs	r4, r0, #0
40011446:	d001      	beq.n	4001144c <ddr3HwsHwTraining+0x4c>
40011448:	480a      	ldr	r0, [pc, #40]	; (40011474 <ddr3HwsHwTraining+0x74>)
4001144a:	e004      	b.n	40011456 <ddr3HwsHwTraining+0x56>
4001144c:	f7ff ffac 	bl	400113a8 <ddr3PostAlgoConfig>
40011450:	1e04      	subs	r4, r0, #0
40011452:	d003      	beq.n	4001145c <ddr3HwsHwTraining+0x5c>
40011454:	4808      	ldr	r0, [pc, #32]	; (40011478 <ddr3HwsHwTraining+0x78>)
40011456:	4621      	mov	r1, r4
40011458:	f003 f8ec 	bl	40014634 <mvPrintf>
4001145c:	4620      	mov	r0, r4
4001145e:	b004      	add	sp, #16
40011460:	bd10      	pop	{r4, pc}
40011462:	bf00      	nop
40011464:	400168d0 	ldrdmi	r6, [r1], -r0
40011468:	400168f7 	strdmi	r6, [r1], -r7
4001146c:	4001691b 	andmi	r6, r1, fp, lsl r9
40011470:	40016939 	andmi	r6, r1, r9, lsr r9
40011474:	4001695d 	andmi	r6, r1, sp, asr r9
40011478:	4001697f 	andmi	r6, r1, pc, ror r9

Disassembly of section .text.mvSysXorFinish:

4001147c <mvSysXorFinish>:
mvSysXorFinish():
4001147c:	4b10      	ldr	r3, [pc, #64]	; (400114c0 <mvSysXorFinish+0x44>)
4001147e:	681a      	ldr	r2, [r3, #0]
40011480:	4b10      	ldr	r3, [pc, #64]	; (400114c4 <mvSysXorFinish+0x48>)
40011482:	601a      	str	r2, [r3, #0]
40011484:	4b10      	ldr	r3, [pc, #64]	; (400114c8 <mvSysXorFinish+0x4c>)
40011486:	4a11      	ldr	r2, [pc, #68]	; (400114cc <mvSysXorFinish+0x50>)
40011488:	6819      	ldr	r1, [r3, #0]
4001148a:	6011      	str	r1, [r2, #0]
4001148c:	6859      	ldr	r1, [r3, #4]
4001148e:	6051      	str	r1, [r2, #4]
40011490:	6899      	ldr	r1, [r3, #8]
40011492:	6091      	str	r1, [r2, #8]
40011494:	68d9      	ldr	r1, [r3, #12]
40011496:	60d1      	str	r1, [r2, #12]
40011498:	691a      	ldr	r2, [r3, #16]
4001149a:	4b0d      	ldr	r3, [pc, #52]	; (400114d0 <mvSysXorFinish+0x54>)
4001149c:	601a      	str	r2, [r3, #0]
4001149e:	4b0d      	ldr	r3, [pc, #52]	; (400114d4 <mvSysXorFinish+0x58>)
400114a0:	4a0d      	ldr	r2, [pc, #52]	; (400114d8 <mvSysXorFinish+0x5c>)
400114a2:	6819      	ldr	r1, [r3, #0]
400114a4:	6011      	str	r1, [r2, #0]
400114a6:	6859      	ldr	r1, [r3, #4]
400114a8:	6051      	str	r1, [r2, #4]
400114aa:	6899      	ldr	r1, [r3, #8]
400114ac:	6091      	str	r1, [r2, #8]
400114ae:	68d9      	ldr	r1, [r3, #12]
400114b0:	60d1      	str	r1, [r2, #12]
400114b2:	691a      	ldr	r2, [r3, #16]
400114b4:	4b09      	ldr	r3, [pc, #36]	; (400114dc <mvSysXorFinish+0x60>)
400114b6:	601a      	str	r2, [r3, #0]
400114b8:	2200      	movs	r2, #0
400114ba:	621a      	str	r2, [r3, #32]
400114bc:	4770      	bx	lr
400114be:	bf00      	nop
400114c0:	400208b4 			; <UNDEFINED> instruction: 0x400208b4
400114c4:	d00f0a40 	andle	r0, pc, r0, asr #20
400114c8:	400208b8 			; <UNDEFINED> instruction: 0x400208b8
400114cc:	d00f0a50 	andle	r0, pc, r0, asr sl	; <UNPREDICTABLE>
400114d0:	d00f0a60 	andle	r0, pc, r0, ror #20
400114d4:	400208a0 	andmi	r0, r2, r0, lsr #17
400114d8:	d00f0a70 	andle	r0, pc, r0, ror sl	; <UNPREDICTABLE>
400114dc:	d00f0a80 	andle	r0, pc, r0, lsl #21

Disassembly of section .text.mvXorCtrlSet:

400114e0 <mvXorCtrlSet>:
mvXorCtrlSet():
400114e0:	f000 0301 	and.w	r3, r0, #1
400114e4:	f021 0107 	bic.w	r1, r1, #7
400114e8:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
400114ec:	2000      	movs	r0, #0
400114ee:	f503 7301 	add.w	r3, r3, #516	; 0x204
400114f2:	009b      	lsls	r3, r3, #2
400114f4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400114f8:	681a      	ldr	r2, [r3, #0]
400114fa:	f002 0207 	and.w	r2, r2, #7
400114fe:	430a      	orrs	r2, r1
40011500:	601a      	str	r2, [r3, #0]
40011502:	4770      	bx	lr

Disassembly of section .text.mvXorStateGet:

40011504 <mvXorStateGet>:
mvXorStateGet():
40011504:	2803      	cmp	r0, #3
40011506:	d811      	bhi.n	4001152c <mvXorStateGet+0x28>
40011508:	f000 0301 	and.w	r3, r0, #1
4001150c:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
40011510:	f503 7302 	add.w	r3, r3, #520	; 0x208
40011514:	009b      	lsls	r3, r3, #2
40011516:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001151a:	681b      	ldr	r3, [r3, #0]
4001151c:	f003 0330 	and.w	r3, r3, #48	; 0x30
40011520:	2b20      	cmp	r3, #32
40011522:	bf9a      	itte	ls
40011524:	4a02      	ldrls	r2, [pc, #8]	; (40011530 <mvXorStateGet+0x2c>)
40011526:	5cd0      	ldrbls	r0, [r2, r3]
40011528:	2003      	movhi	r0, #3
4001152a:	4770      	bx	lr
4001152c:	2003      	movs	r0, #3
4001152e:	4770      	bx	lr
40011530:	40017858 	andmi	r7, r1, r8, asr r8

Disassembly of section .text.mvXorMemInit:

40011534 <mvXorMemInit>:
mvXorMemInit():
40011534:	2803      	cmp	r0, #3
40011536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40011538:	4604      	mov	r4, r0
4001153a:	460d      	mov	r5, r1
4001153c:	4616      	mov	r6, r2
4001153e:	461f      	mov	r7, r3
40011540:	d82f      	bhi.n	400115a2 <mvXorMemInit+0x6e>
40011542:	f7ff ffdf 	bl	40011504 <mvXorStateGet>
40011546:	2801      	cmp	r0, #1
40011548:	d02d      	beq.n	400115a6 <mvXorMemInit+0x72>
4001154a:	2e7f      	cmp	r6, #127	; 0x7f
4001154c:	d92d      	bls.n	400115aa <mvXorMemInit+0x76>
4001154e:	f004 0401 	and.w	r4, r4, #1
40011552:	2000      	movs	r0, #0
40011554:	f504 3470 	add.w	r4, r4, #245760	; 0x3c000
40011558:	f504 7301 	add.w	r3, r4, #516	; 0x204
4001155c:	009b      	lsls	r3, r3, #2
4001155e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011562:	681a      	ldr	r2, [r3, #0]
40011564:	f022 0207 	bic.w	r2, r2, #7
40011568:	f042 0204 	orr.w	r2, r2, #4
4001156c:	601a      	str	r2, [r3, #0]
4001156e:	f504 732b 	add.w	r3, r4, #684	; 0x2ac
40011572:	9a06      	ldr	r2, [sp, #24]
40011574:	009b      	lsls	r3, r3, #2
40011576:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001157a:	601d      	str	r5, [r3, #0]
4001157c:	f504 732c 	add.w	r3, r4, #688	; 0x2b0
40011580:	f504 7402 	add.w	r4, r4, #520	; 0x208
40011584:	009b      	lsls	r3, r3, #2
40011586:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001158a:	00a4      	lsls	r4, r4, #2
4001158c:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40011590:	601e      	str	r6, [r3, #0]
40011592:	4b07      	ldr	r3, [pc, #28]	; (400115b0 <mvXorMemInit+0x7c>)
40011594:	601a      	str	r2, [r3, #0]
40011596:	605f      	str	r7, [r3, #4]
40011598:	6823      	ldr	r3, [r4, #0]
4001159a:	f043 0301 	orr.w	r3, r3, #1
4001159e:	6023      	str	r3, [r4, #0]
400115a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400115a2:	2004      	movs	r0, #4
400115a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400115a6:	201e      	movs	r0, #30
400115a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400115aa:	2004      	movs	r0, #4
400115ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400115ae:	bf00      	nop
400115b0:	d00f0ae0 	andle	r0, pc, r0, ror #21

Disassembly of section .text.mvXorCommandSet:

400115b4 <mvXorCommandSet>:
mvXorCommandSet():
400115b4:	2803      	cmp	r0, #3
400115b6:	b538      	push	{r3, r4, r5, lr}
400115b8:	4604      	mov	r4, r0
400115ba:	460d      	mov	r5, r1
400115bc:	d84c      	bhi.n	40011658 <mvXorCommandSet+0xa4>
400115be:	f7ff ffa1 	bl	40011504 <mvXorStateGet>
400115c2:	b97d      	cbnz	r5, 400115e4 <mvXorCommandSet+0x30>
400115c4:	2800      	cmp	r0, #0
400115c6:	d147      	bne.n	40011658 <mvXorCommandSet+0xa4>
400115c8:	f004 0301 	and.w	r3, r4, #1
400115cc:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
400115d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
400115d4:	009b      	lsls	r3, r3, #2
400115d6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400115da:	681a      	ldr	r2, [r3, #0]
400115dc:	f042 0201 	orr.w	r2, r2, #1
400115e0:	601a      	str	r2, [r3, #0]
400115e2:	bd38      	pop	{r3, r4, r5, pc}
400115e4:	2d01      	cmp	r5, #1
400115e6:	d10e      	bne.n	40011606 <mvXorCommandSet+0x52>
400115e8:	2801      	cmp	r0, #1
400115ea:	d130      	bne.n	4001164e <mvXorCommandSet+0x9a>
400115ec:	f004 0301 	and.w	r3, r4, #1
400115f0:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
400115f4:	f503 7302 	add.w	r3, r3, #520	; 0x208
400115f8:	009b      	lsls	r3, r3, #2
400115fa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400115fe:	681a      	ldr	r2, [r3, #0]
40011600:	f042 0202 	orr.w	r2, r2, #2
40011604:	e020      	b.n	40011648 <mvXorCommandSet+0x94>
40011606:	2d02      	cmp	r5, #2
40011608:	d10e      	bne.n	40011628 <mvXorCommandSet+0x74>
4001160a:	2801      	cmp	r0, #1
4001160c:	d124      	bne.n	40011658 <mvXorCommandSet+0xa4>
4001160e:	f004 0301 	and.w	r3, r4, #1
40011612:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
40011616:	f503 7302 	add.w	r3, r3, #520	; 0x208
4001161a:	009b      	lsls	r3, r3, #2
4001161c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011620:	681a      	ldr	r2, [r3, #0]
40011622:	f042 0204 	orr.w	r2, r2, #4
40011626:	e00f      	b.n	40011648 <mvXorCommandSet+0x94>
40011628:	2d03      	cmp	r5, #3
4001162a:	d115      	bne.n	40011658 <mvXorCommandSet+0xa4>
4001162c:	2802      	cmp	r0, #2
4001162e:	d115      	bne.n	4001165c <mvXorCommandSet+0xa8>
40011630:	f004 0301 	and.w	r3, r4, #1
40011634:	f503 3370 	add.w	r3, r3, #245760	; 0x3c000
40011638:	f503 7302 	add.w	r3, r3, #520	; 0x208
4001163c:	009b      	lsls	r3, r3, #2
4001163e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011642:	681a      	ldr	r2, [r3, #0]
40011644:	f042 0208 	orr.w	r2, r2, #8
40011648:	601a      	str	r2, [r3, #0]
4001164a:	2000      	movs	r0, #0
4001164c:	bd38      	pop	{r3, r4, r5, pc}
4001164e:	2800      	cmp	r0, #0
40011650:	bf14      	ite	ne
40011652:	2004      	movne	r0, #4
40011654:	2000      	moveq	r0, #0
40011656:	bd38      	pop	{r3, r4, r5, pc}
40011658:	2004      	movs	r0, #4
4001165a:	bd38      	pop	{r3, r4, r5, pc}
4001165c:	2004      	movs	r0, #4
4001165e:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvXorHalInit:

40011660 <mvXorHalInit>:
mvXorHalInit():
40011660:	b538      	push	{r3, r4, r5, lr}
40011662:	4605      	mov	r5, r0
40011664:	2400      	movs	r4, #0
40011666:	e009      	b.n	4001167c <mvXorHalInit+0x1c>
40011668:	4620      	mov	r0, r4
4001166a:	2101      	movs	r1, #1
4001166c:	f7ff ffa2 	bl	400115b4 <mvXorCommandSet>
40011670:	4620      	mov	r0, r4
40011672:	f248 4140 	movw	r1, #33856	; 0x8440
40011676:	3401      	adds	r4, #1
40011678:	f7ff ff32 	bl	400114e0 <mvXorCtrlSet>
4001167c:	42ac      	cmp	r4, r5
4001167e:	d1f3      	bne.n	40011668 <mvXorHalInit+0x8>
40011680:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvSysXorInit:

40011684 <mvSysXorInit>:
mvSysXorInit():
40011684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40011688:	2710      	movs	r7, #16
4001168a:	4c3d      	ldr	r4, [pc, #244]	; (40011780 <mvSysXorInit+0xfc>)
4001168c:	f04f 0901 	mov.w	r9, #1
40011690:	f04f 0803 	mov.w	r8, #3
40011694:	6825      	ldr	r5, [r4, #0]
40011696:	4c3b      	ldr	r4, [pc, #236]	; (40011784 <mvSysXorInit+0x100>)
40011698:	6025      	str	r5, [r4, #0]
4001169a:	4c3b      	ldr	r4, [pc, #236]	; (40011788 <mvSysXorInit+0x104>)
4001169c:	6825      	ldr	r5, [r4, #0]
4001169e:	4c3b      	ldr	r4, [pc, #236]	; (4001178c <mvSysXorInit+0x108>)
400116a0:	6025      	str	r5, [r4, #0]
400116a2:	4d3b      	ldr	r5, [pc, #236]	; (40011790 <mvSysXorInit+0x10c>)
400116a4:	682d      	ldr	r5, [r5, #0]
400116a6:	6065      	str	r5, [r4, #4]
400116a8:	4d3a      	ldr	r5, [pc, #232]	; (40011794 <mvSysXorInit+0x110>)
400116aa:	682d      	ldr	r5, [r5, #0]
400116ac:	60a5      	str	r5, [r4, #8]
400116ae:	4d3a      	ldr	r5, [pc, #232]	; (40011798 <mvSysXorInit+0x114>)
400116b0:	682d      	ldr	r5, [r5, #0]
400116b2:	60e5      	str	r5, [r4, #12]
400116b4:	4d39      	ldr	r5, [pc, #228]	; (4001179c <mvSysXorInit+0x118>)
400116b6:	682d      	ldr	r5, [r5, #0]
400116b8:	6125      	str	r5, [r4, #16]
400116ba:	4c39      	ldr	r4, [pc, #228]	; (400117a0 <mvSysXorInit+0x11c>)
400116bc:	6825      	ldr	r5, [r4, #0]
400116be:	4c39      	ldr	r4, [pc, #228]	; (400117a4 <mvSysXorInit+0x120>)
400116c0:	6025      	str	r5, [r4, #0]
400116c2:	4d39      	ldr	r5, [pc, #228]	; (400117a8 <mvSysXorInit+0x124>)
400116c4:	682d      	ldr	r5, [r5, #0]
400116c6:	6065      	str	r5, [r4, #4]
400116c8:	4d38      	ldr	r5, [pc, #224]	; (400117ac <mvSysXorInit+0x128>)
400116ca:	682d      	ldr	r5, [r5, #0]
400116cc:	60a5      	str	r5, [r4, #8]
400116ce:	4d38      	ldr	r5, [pc, #224]	; (400117b0 <mvSysXorInit+0x12c>)
400116d0:	682d      	ldr	r5, [r5, #0]
400116d2:	60e5      	str	r5, [r4, #12]
400116d4:	4d37      	ldr	r5, [pc, #220]	; (400117b4 <mvSysXorInit+0x130>)
400116d6:	682d      	ldr	r5, [r5, #0]
400116d8:	6125      	str	r5, [r4, #16]
400116da:	2400      	movs	r4, #0
400116dc:	4625      	mov	r5, r4
400116de:	4626      	mov	r6, r4
400116e0:	e00d      	b.n	400116fe <mvSysXorInit+0x7a>
400116e2:	fa09 fc05 	lsl.w	ip, r9, r5
400116e6:	ea1c 0f01 	tst.w	ip, r1
400116ea:	d006      	beq.n	400116fa <mvSysXorInit+0x76>
400116ec:	fa08 fa07 	lsl.w	sl, r8, r7
400116f0:	3401      	adds	r4, #1
400116f2:	ea4c 0c0a 	orr.w	ip, ip, sl
400116f6:	ea46 060c 	orr.w	r6, r6, ip
400116fa:	3501      	adds	r5, #1
400116fc:	3702      	adds	r7, #2
400116fe:	4284      	cmp	r4, r0
40011700:	d201      	bcs.n	40011706 <mvSysXorInit+0x82>
40011702:	2d08      	cmp	r5, #8
40011704:	d1ed      	bne.n	400116e2 <mvSysXorInit+0x5e>
40011706:	4c1e      	ldr	r4, [pc, #120]	; (40011780 <mvSysXorInit+0xfc>)
40011708:	2700      	movs	r7, #0
4001170a:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 400117c0 <mvSysXorInit+0x13c>
4001170e:	f04f 0801 	mov.w	r8, #1
40011712:	6026      	str	r6, [r4, #0]
40011714:	463c      	mov	r4, r7
40011716:	e02a      	b.n	4001176e <mvSysXorInit+0xea>
40011718:	fa08 f504 	lsl.w	r5, r8, r4
4001171c:	420d      	tst	r5, r1
4001171e:	d022      	beq.n	40011766 <mvSysXorInit+0xe2>
40011720:	2c04      	cmp	r4, #4
40011722:	d814      	bhi.n	4001174e <mvSysXorInit+0xca>
40011724:	e8df f004 	tbb	[pc, r4]
40011728:	100d0a07 	andne	r0, sp, r7, lsl #20
4001172c:	f44f0003 	vst4.8	{d16-d19}, [pc], r3
40011730:	2570      	movs	r5, #112	; 0x70
40011732:	4e21      	ldr	r6, [pc, #132]	; (400117b8 <mvSysXorInit+0x134>)
40011734:	e00d      	b.n	40011752 <mvSysXorInit+0xce>
40011736:	f443 6660 	orr.w	r6, r3, #3584	; 0xe00
4001173a:	e009      	b.n	40011750 <mvSysXorInit+0xcc>
4001173c:	f443 6650 	orr.w	r6, r3, #3328	; 0xd00
40011740:	e006      	b.n	40011750 <mvSysXorInit+0xcc>
40011742:	f443 6630 	orr.w	r6, r3, #2816	; 0xb00
40011746:	e003      	b.n	40011750 <mvSysXorInit+0xcc>
40011748:	f443 66e0 	orr.w	r6, r3, #1792	; 0x700
4001174c:	e000      	b.n	40011750 <mvSysXorInit+0xcc>
4001174e:	461e      	mov	r6, r3
40011750:	4d1a      	ldr	r5, [pc, #104]	; (400117bc <mvSysXorInit+0x138>)
40011752:	f04c 4950 	orr.w	r9, ip, #3489660928	; 0xd0000000
40011756:	3701      	adds	r7, #1
40011758:	f8c9 6000 	str.w	r6, [r9]
4001175c:	f10c 0620 	add.w	r6, ip, #32
40011760:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
40011764:	6035      	str	r5, [r6, #0]
40011766:	3401      	adds	r4, #1
40011768:	189b      	adds	r3, r3, r2
4001176a:	f10c 0c04 	add.w	ip, ip, #4
4001176e:	4287      	cmp	r7, r0
40011770:	d201      	bcs.n	40011776 <mvSysXorInit+0xf2>
40011772:	2c08      	cmp	r4, #8
40011774:	d1d0      	bne.n	40011718 <mvSysXorInit+0x94>
40011776:	2001      	movs	r0, #1
40011778:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4001177c:	f7ff bf70 	b.w	40011660 <mvXorHalInit>
40011780:	d00f0a40 	andle	r0, pc, r0, asr #20
40011784:	400208b4 			; <UNDEFINED> instruction: 0x400208b4
40011788:	d00f0a50 	andle	r0, pc, r0, asr sl	; <UNPREDICTABLE>
4001178c:	400208b8 			; <UNDEFINED> instruction: 0x400208b8
40011790:	d00f0a54 	andle	r0, pc, r4, asr sl	; <UNPREDICTABLE>
40011794:	d00f0a58 	andle	r0, pc, r8, asr sl	; <UNPREDICTABLE>
40011798:	d00f0a5c 	andle	r0, pc, ip, asr sl	; <UNPREDICTABLE>
4001179c:	d00f0a60 	andle	r0, pc, r0, ror #20
400117a0:	d00f0a70 	andle	r0, pc, r0, ror sl	; <UNPREDICTABLE>
400117a4:	400208a0 	andmi	r0, r2, r0, lsr #17
400117a8:	d00f0a74 	andle	r0, pc, r4, ror sl	; <UNPREDICTABLE>
400117ac:	d00f0a78 	andle	r0, pc, r8, ror sl	; <UNPREDICTABLE>
400117b0:	d00f0a7c 	andle	r0, pc, ip, ror sl	; <UNPREDICTABLE>
400117b4:	d00f0a80 	andle	r0, pc, r0, lsl #21
400117b8:	40001f00 	andmi	r1, r0, r0, lsl #30
400117bc:	7fff0000 	svcvc	0x00ff0000
400117c0:	000f0a50 	andeq	r0, pc, r0, asr sl	; <UNPREDICTABLE>

Disassembly of section .text.ddr3NewTipEccScrub:

400117c4 <ddr3NewTipEccScrub>:
ddr3NewTipEccScrub():
400117c4:	b513      	push	{r0, r1, r4, lr}
400117c6:	481c      	ldr	r0, [pc, #112]	; (40011838 <ddr3NewTipEccScrub+0x74>)
400117c8:	f002 ff34 	bl	40014634 <mvPrintf>
400117cc:	2000      	movs	r0, #0
400117ce:	f7fc fff5 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
400117d2:	2100      	movs	r1, #0
400117d4:	2201      	movs	r2, #1
400117d6:	460b      	mov	r3, r1
400117d8:	e003      	b.n	400117e2 <ddr3NewTipEccScrub+0x1e>
400117da:	fa02 f403 	lsl.w	r4, r2, r3
400117de:	3301      	adds	r3, #1
400117e0:	4321      	orrs	r1, r4
400117e2:	4283      	cmp	r3, r0
400117e4:	d1f9      	bne.n	400117da <ddr3NewTipEccScrub+0x16>
400117e6:	4618      	mov	r0, r3
400117e8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
400117ec:	2300      	movs	r3, #0
400117ee:	4c13      	ldr	r4, [pc, #76]	; (4001183c <ddr3NewTipEccScrub+0x78>)
400117f0:	f7ff ff48 	bl	40011684 <mvSysXorInit>
400117f4:	2000      	movs	r0, #0
400117f6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
400117fa:	4601      	mov	r1, r0
400117fc:	4623      	mov	r3, r4
400117fe:	9400      	str	r4, [sp, #0]
40011800:	f7ff fe98 	bl	40011534 <mvXorMemInit>
40011804:	2000      	movs	r0, #0
40011806:	f7ff fe7d 	bl	40011504 <mvXorStateGet>
4001180a:	2800      	cmp	r0, #0
4001180c:	d1fa      	bne.n	40011804 <ddr3NewTipEccScrub+0x40>
4001180e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
40011812:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
40011816:	4b09      	ldr	r3, [pc, #36]	; (4001183c <ddr3NewTipEccScrub+0x78>)
40011818:	9400      	str	r4, [sp, #0]
4001181a:	f7ff fe8b 	bl	40011534 <mvXorMemInit>
4001181e:	2000      	movs	r0, #0
40011820:	f7ff fe70 	bl	40011504 <mvXorStateGet>
40011824:	2800      	cmp	r0, #0
40011826:	d1fa      	bne.n	4001181e <ddr3NewTipEccScrub+0x5a>
40011828:	f7ff fe28 	bl	4001147c <mvSysXorFinish>
4001182c:	4804      	ldr	r0, [pc, #16]	; (40011840 <ddr3NewTipEccScrub+0x7c>)
4001182e:	b002      	add	sp, #8
40011830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40011834:	f002 befe 	b.w	40014634 <mvPrintf>
40011838:	400169a4 	andmi	r6, r1, r4, lsr #19
4001183c:	deadbeef 	cdple	14, 10, cr11, cr13, cr15, {7}
40011840:	400169ce 	andmi	r6, r1, lr, asr #19

Disassembly of section .text.mvHwsDelay:

40011844 <mvHwsDelay>:
mvHwsDelay():
40011844:	b508      	push	{r3, lr}
40011846:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4001184a:	4350      	muls	r0, r2
4001184c:	f002 fd5e 	bl	4001430c <__udelay>
40011850:	2000      	movs	r0, #0
40011852:	bd08      	pop	{r3, pc}

Disassembly of section .text.gtBreakOnFail:

40011854 <gtBreakOnFail>:
gtBreakOnFail():
40011854:	4770      	bx	lr

Disassembly of section .text.osMemCpy:

40011856 <osMemCpy>:
osMemCpy():
40011856:	b510      	push	{r4, lr}
40011858:	2300      	movs	r3, #0
4001185a:	e002      	b.n	40011862 <osMemCpy+0xc>
4001185c:	5ccc      	ldrb	r4, [r1, r3]
4001185e:	54c4      	strb	r4, [r0, r3]
40011860:	3301      	adds	r3, #1
40011862:	4293      	cmp	r3, r2
40011864:	d1fa      	bne.n	4001185c <osMemCpy+0x6>
40011866:	2000      	movs	r0, #0
40011868:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3TipPrintPbsResult:

4001186c <ddr3TipPrintPbsResult>:
ddr3TipPrintPbsResult():
4001186c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40011870:	2300      	movs	r3, #0
40011872:	b087      	sub	sp, #28
40011874:	2a01      	cmp	r2, #1
40011876:	bf0c      	ite	eq
40011878:	f101 0a05 	addeq.w	sl, r1, #5
4001187c:	f101 0a01 	addne.w	sl, r1, #1
40011880:	460c      	mov	r4, r1
40011882:	2102      	movs	r1, #2
40011884:	4615      	mov	r5, r2
40011886:	9305      	str	r3, [sp, #20]
40011888:	4680      	mov	r8, r0
4001188a:	f7ff f9ff 	bl	40010c8c <ddr3TipDevAttrGet>
4001188e:	4b37      	ldr	r3, [pc, #220]	; (4001196c <ddr3TipPrintPbsResult+0x100>)
40011890:	4622      	mov	r2, r4
40011892:	4937      	ldr	r1, [pc, #220]	; (40011970 <ddr3TipPrintPbsResult+0x104>)
40011894:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
40011898:	2d01      	cmp	r5, #1
4001189a:	bf08      	it	eq
4001189c:	4619      	moveq	r1, r3
4001189e:	4681      	mov	r9, r0
400118a0:	4834      	ldr	r0, [pc, #208]	; (40011974 <ddr3TipPrintPbsResult+0x108>)
400118a2:	f002 fec7 	bl	40014634 <mvPrintf>
400118a6:	4b34      	ldr	r3, [pc, #208]	; (40011978 <ddr3TipPrintPbsResult+0x10c>)
400118a8:	681b      	ldr	r3, [r3, #0]
400118aa:	781b      	ldrb	r3, [r3, #0]
400118ac:	07d9      	lsls	r1, r3, #31
400118ae:	d50e      	bpl.n	400118ce <ddr3TipPrintPbsResult+0x62>
400118b0:	2714      	movs	r7, #20
400118b2:	4b32      	ldr	r3, [pc, #200]	; (4001197c <ddr3TipPrintPbsResult+0x110>)
400118b4:	2600      	movs	r6, #0
400118b6:	fb07 4705 	mla	r7, r7, r5, r4
400118ba:	18ff      	adds	r7, r7, r3
400118bc:	e005      	b.n	400118ca <ddr3TipPrintPbsResult+0x5e>
400118be:	f817 1026 	ldrb.w	r1, [r7, r6, lsl #2]
400118c2:	3601      	adds	r6, #1
400118c4:	482e      	ldr	r0, [pc, #184]	; (40011980 <ddr3TipPrintPbsResult+0x114>)
400118c6:	f002 feb5 	bl	40014634 <mvPrintf>
400118ca:	454e      	cmp	r6, r9
400118cc:	d1f7      	bne.n	400118be <ddr3TipPrintPbsResult+0x52>
400118ce:	4f28      	ldr	r7, [pc, #160]	; (40011970 <ddr3TipPrintPbsResult+0x104>)
400118d0:	4621      	mov	r1, r4
400118d2:	4e26      	ldr	r6, [pc, #152]	; (4001196c <ddr3TipPrintPbsResult+0x100>)
400118d4:	2400      	movs	r4, #0
400118d6:	482b      	ldr	r0, [pc, #172]	; (40011984 <ddr3TipPrintPbsResult+0x118>)
400118d8:	2d01      	cmp	r5, #1
400118da:	bf14      	ite	ne
400118dc:	463a      	movne	r2, r7
400118de:	4632      	moveq	r2, r6
400118e0:	4f25      	ldr	r7, [pc, #148]	; (40011978 <ddr3TipPrintPbsResult+0x10c>)
400118e2:	f002 fea7 	bl	40014634 <mvPrintf>
400118e6:	4b21      	ldr	r3, [pc, #132]	; (4001196c <ddr3TipPrintPbsResult+0x100>)
400118e8:	4921      	ldr	r1, [pc, #132]	; (40011970 <ddr3TipPrintPbsResult+0x104>)
400118ea:	4827      	ldr	r0, [pc, #156]	; (40011988 <ddr3TipPrintPbsResult+0x11c>)
400118ec:	2d01      	cmp	r5, #1
400118ee:	bf08      	it	eq
400118f0:	4619      	moveq	r1, r3
400118f2:	f002 fe9f 	bl	40014634 <mvPrintf>
400118f6:	683b      	ldr	r3, [r7, #0]
400118f8:	781b      	ldrb	r3, [r3, #0]
400118fa:	07da      	lsls	r2, r3, #31
400118fc:	d528      	bpl.n	40011950 <ddr3TipPrintPbsResult+0xe4>
400118fe:	4823      	ldr	r0, [pc, #140]	; (4001198c <ddr3TipPrintPbsResult+0x120>)
40011900:	4621      	mov	r1, r4
40011902:	f002 fe97 	bl	40014634 <mvPrintf>
40011906:	f8df b088 	ldr.w	fp, [pc, #136]	; 40011990 <ddr3TipPrintPbsResult+0x124>
4001190a:	2600      	movs	r6, #0
4001190c:	683b      	ldr	r3, [r7, #0]
4001190e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40011912:	fa43 f306 	asr.w	r3, r3, r6
40011916:	07db      	lsls	r3, r3, #31
40011918:	d517      	bpl.n	4001194a <ddr3TipPrintPbsResult+0xde>
4001191a:	2100      	movs	r1, #0
4001191c:	eb04 030a 	add.w	r3, r4, sl
40011920:	4640      	mov	r0, r8
40011922:	9301      	str	r3, [sp, #4]
40011924:	460a      	mov	r2, r1
40011926:	ab05      	add	r3, sp, #20
40011928:	9302      	str	r3, [sp, #8]
4001192a:	4633      	mov	r3, r6
4001192c:	9100      	str	r1, [sp, #0]
4001192e:	f7f8 ff3d 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40011932:	f8cb 0000 	str.w	r0, [fp]
40011936:	b120      	cbz	r0, 40011942 <ddr3TipPrintPbsResult+0xd6>
40011938:	f7ff ff8c 	bl	40011854 <gtBreakOnFail>
4001193c:	4b14      	ldr	r3, [pc, #80]	; (40011990 <ddr3TipPrintPbsResult+0x124>)
4001193e:	6818      	ldr	r0, [r3, #0]
40011940:	e010      	b.n	40011964 <ddr3TipPrintPbsResult+0xf8>
40011942:	4814      	ldr	r0, [pc, #80]	; (40011994 <ddr3TipPrintPbsResult+0x128>)
40011944:	9905      	ldr	r1, [sp, #20]
40011946:	f002 fe75 	bl	40014634 <mvPrintf>
4001194a:	3601      	adds	r6, #1
4001194c:	454e      	cmp	r6, r9
4001194e:	d9dd      	bls.n	4001190c <ddr3TipPrintPbsResult+0xa0>
40011950:	4811      	ldr	r0, [pc, #68]	; (40011998 <ddr3TipPrintPbsResult+0x12c>)
40011952:	3401      	adds	r4, #1
40011954:	f002 fe6e 	bl	40014634 <mvPrintf>
40011958:	2c08      	cmp	r4, #8
4001195a:	d1c4      	bne.n	400118e6 <ddr3TipPrintPbsResult+0x7a>
4001195c:	480e      	ldr	r0, [pc, #56]	; (40011998 <ddr3TipPrintPbsResult+0x12c>)
4001195e:	f002 fe69 	bl	40014634 <mvPrintf>
40011962:	2000      	movs	r0, #0
40011964:	b007      	add	sp, #28
40011966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4001196a:	bf00      	nop
4001196c:	40015014 	andmi	r5, r1, r4, lsl r0
40011970:	40015011 	andmi	r5, r1, r1, lsl r0
40011974:	400169f6 	strdmi	r6, [r1], -r6	; <UNPREDICTABLE>
40011978:	40020428 	andmi	r0, r2, r8, lsr #8
4001197c:	400206c5 	andmi	r0, r2, r5, asr #13
40011980:	40014ffa 	strdmi	r4, [r1], -sl
40011984:	40016a0f 	andmi	r6, r1, pc, lsl #20
40011988:	40016a20 	andmi	r6, r1, r0, lsr #20
4001198c:	40016a27 	andmi	r6, r1, r7, lsr #20
40011990:	400206c0 	andmi	r0, r2, r0, asr #13
40011994:	4001504b 	andmi	r5, r1, fp, asr #32
40011998:	40014d24 	andmi	r4, r1, r4, lsr #26

Disassembly of section .text.ddr3TipPrintAllPbsResult:

4001199c <ddr3TipPrintAllPbsResult>:
ddr3TipPrintAllPbsResult():
4001199c:	b570      	push	{r4, r5, r6, lr}
4001199e:	4605      	mov	r5, r0
400119a0:	f7fc ff0c 	bl	4000e7bc <mvHwsDdr3TipMaxCSGet>
400119a4:	2400      	movs	r4, #0
400119a6:	4606      	mov	r6, r0
400119a8:	e00a      	b.n	400119c0 <ddr3TipPrintAllPbsResult+0x24>
400119aa:	4621      	mov	r1, r4
400119ac:	2201      	movs	r2, #1
400119ae:	4628      	mov	r0, r5
400119b0:	f7ff ff5c 	bl	4001186c <ddr3TipPrintPbsResult>
400119b4:	4621      	mov	r1, r4
400119b6:	4628      	mov	r0, r5
400119b8:	2200      	movs	r2, #0
400119ba:	f7ff ff57 	bl	4001186c <ddr3TipPrintPbsResult>
400119be:	3401      	adds	r4, #1
400119c0:	42b4      	cmp	r4, r6
400119c2:	d1f2      	bne.n	400119aa <ddr3TipPrintAllPbsResult+0xe>
400119c4:	2000      	movs	r0, #0
400119c6:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.ddr3TipCleanPbsResult:

400119c8 <ddr3TipCleanPbsResult>:
ddr3TipCleanPbsResult():
400119c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
400119cc:	2901      	cmp	r1, #1
400119ce:	4b1c      	ldr	r3, [pc, #112]	; (40011a40 <ddr3TipCleanPbsResult+0x78>)
400119d0:	4607      	mov	r7, r0
400119d2:	681e      	ldr	r6, [r3, #0]
400119d4:	d101      	bne.n	400119da <ddr3TipCleanPbsResult+0x12>
400119d6:	3605      	adds	r6, #5
400119d8:	e000      	b.n	400119dc <ddr3TipCleanPbsResult+0x14>
400119da:	3601      	adds	r6, #1
400119dc:	2102      	movs	r1, #2
400119de:	4638      	mov	r0, r7
400119e0:	f7ff f954 	bl	40010c8c <ddr3TipDevAttrGet>
400119e4:	4b17      	ldr	r3, [pc, #92]	; (40011a44 <ddr3TipCleanPbsResult+0x7c>)
400119e6:	0136      	lsls	r6, r6, #4
400119e8:	681b      	ldr	r3, [r3, #0]
400119ea:	fa5f f980 	uxtb.w	r9, r0
400119ee:	7818      	ldrb	r0, [r3, #0]
400119f0:	f010 0001 	ands.w	r0, r0, #1
400119f4:	d020      	beq.n	40011a38 <ddr3TipCleanPbsResult+0x70>
400119f6:	2400      	movs	r4, #0
400119f8:	f8df a04c 	ldr.w	sl, [pc, #76]	; 40011a48 <ddr3TipCleanPbsResult+0x80>
400119fc:	46a0      	mov	r8, r4
400119fe:	e018      	b.n	40011a32 <ddr3TipCleanPbsResult+0x6a>
40011a00:	2500      	movs	r5, #0
40011a02:	2100      	movs	r1, #0
40011a04:	19ab      	adds	r3, r5, r6
40011a06:	4638      	mov	r0, r7
40011a08:	9302      	str	r3, [sp, #8]
40011a0a:	460a      	mov	r2, r1
40011a0c:	460b      	mov	r3, r1
40011a0e:	e88d 0110 	stmia.w	sp, {r4, r8}
40011a12:	f8cd 800c 	str.w	r8, [sp, #12]
40011a16:	f7f8 ff4f 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40011a1a:	f8ca 0000 	str.w	r0, [sl]
40011a1e:	b120      	cbz	r0, 40011a2a <ddr3TipCleanPbsResult+0x62>
40011a20:	f7ff ff18 	bl	40011854 <gtBreakOnFail>
40011a24:	4b08      	ldr	r3, [pc, #32]	; (40011a48 <ddr3TipCleanPbsResult+0x80>)
40011a26:	6818      	ldr	r0, [r3, #0]
40011a28:	e006      	b.n	40011a38 <ddr3TipCleanPbsResult+0x70>
40011a2a:	3501      	adds	r5, #1
40011a2c:	2d0c      	cmp	r5, #12
40011a2e:	d1e8      	bne.n	40011a02 <ddr3TipCleanPbsResult+0x3a>
40011a30:	3401      	adds	r4, #1
40011a32:	454c      	cmp	r4, r9
40011a34:	d9e4      	bls.n	40011a00 <ddr3TipCleanPbsResult+0x38>
40011a36:	2000      	movs	r0, #0
40011a38:	b004      	add	sp, #16
40011a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40011a3e:	bf00      	nop
40011a40:	400207cc 	andmi	r0, r2, ip, asr #15
40011a44:	40020428 	andmi	r0, r2, r8, lsr #8
40011a48:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipPbs:

40011a4c <ddr3TipPbs>:
ddr3TipPbs():
40011a4c:	4ba9      	ldr	r3, [pc, #676]	; (40011cf4 <ddr3TipPbs+0x2a8>)
40011a4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40011a52:	4605      	mov	r5, r0
40011a54:	781a      	ldrb	r2, [r3, #0]
40011a56:	b09b      	sub	sp, #108	; 0x6c
40011a58:	4ba7      	ldr	r3, [pc, #668]	; (40011cf8 <ddr3TipPbs+0x2ac>)
40011a5a:	460c      	mov	r4, r1
40011a5c:	f643 5009 	movw	r0, #15625	; 0x3d09
40011a60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40011a64:	f7f4 ee1a 	blx	4000669c <__aeabi_uidiv>
40011a68:	2c01      	cmp	r4, #1
40011a6a:	bf14      	ite	ne
40011a6c:	f04f 0b00 	movne.w	fp, #0
40011a70:	f04f 0b01 	moveq.w	fp, #1
40011a74:	bf14      	ite	ne
40011a76:	f04f 083f 	movne.w	r8, #63	; 0x3f
40011a7a:	f04f 081f 	moveq.w	r8, #31
40011a7e:	f1bb 0f00 	cmp.w	fp, #0
40011a82:	bf14      	ite	ne
40011a84:	4646      	movne	r6, r8
40011a86:	2600      	moveq	r6, #0
40011a88:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
40011a8c:	9612      	str	r6, [sp, #72]	; 0x48
40011a8e:	9016      	str	r0, [sp, #88]	; 0x58
40011a90:	f7fb fe66 	bl	4000d760 <ddr3TipGetMaskResultsDqReg>
40011a94:	2102      	movs	r1, #2
40011a96:	9011      	str	r0, [sp, #68]	; 0x44
40011a98:	4628      	mov	r0, r5
40011a9a:	f7ff f8f7 	bl	40010c8c <ddr3TipDevAttrGet>
40011a9e:	4b97      	ldr	r3, [pc, #604]	; (40011cfc <ddr3TipPbs+0x2b0>)
40011aa0:	681b      	ldr	r3, [r3, #0]
40011aa2:	781b      	ldrb	r3, [r3, #0]
40011aa4:	07de      	lsls	r6, r3, #31
40011aa6:	b2c0      	uxtb	r0, r0
40011aa8:	900f      	str	r0, [sp, #60]	; 0x3c
40011aaa:	d51f      	bpl.n	40011aec <ddr3TipPbs+0xa0>
40011aac:	2100      	movs	r1, #0
40011aae:	ab19      	add	r3, sp, #100	; 0x64
40011ab0:	4628      	mov	r0, r5
40011ab2:	9300      	str	r3, [sp, #0]
40011ab4:	460a      	mov	r2, r1
40011ab6:	f04f 33ff 	mov.w	r3, #4294967295
40011aba:	9301      	str	r3, [sp, #4]
40011abc:	f241 63d8 	movw	r3, #5848	; 0x16d8
40011ac0:	f7f8 fd68 	bl	4000a594 <mvHwsDdr3TipIFRead>
40011ac4:	4e8e      	ldr	r6, [pc, #568]	; (40011d00 <ddr3TipPbs+0x2b4>)
40011ac6:	4601      	mov	r1, r0
40011ac8:	6030      	str	r0, [r6, #0]
40011aca:	b950      	cbnz	r0, 40011ae2 <ddr3TipPbs+0x96>
40011acc:	2308      	movs	r3, #8
40011ace:	4628      	mov	r0, r5
40011ad0:	9300      	str	r3, [sp, #0]
40011ad2:	460a      	mov	r2, r1
40011ad4:	9301      	str	r3, [sp, #4]
40011ad6:	f241 63d8 	movw	r3, #5848	; 0x16d8
40011ada:	f7f8 fa3d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40011ade:	6030      	str	r0, [r6, #0]
40011ae0:	b120      	cbz	r0, 40011aec <ddr3TipPbs+0xa0>
40011ae2:	f7ff feb7 	bl	40011854 <gtBreakOnFail>
40011ae6:	6830      	ldr	r0, [r6, #0]
40011ae8:	f000 bf50 	b.w	4001298c <ddr3TipPbs+0xf40>
40011aec:	4b85      	ldr	r3, [pc, #532]	; (40011d04 <ddr3TipPbs+0x2b8>)
40011aee:	2c01      	cmp	r4, #1
40011af0:	681a      	ldr	r2, [r3, #0]
40011af2:	ea4f 0282 	mov.w	r2, r2, lsl #2
40011af6:	d101      	bne.n	40011afc <ddr3TipPbs+0xb0>
40011af8:	3203      	adds	r2, #3
40011afa:	e000      	b.n	40011afe <ddr3TipPbs+0xb2>
40011afc:	3201      	adds	r2, #1
40011afe:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 40011cfc <ddr3TipPbs+0x2b0>
40011b02:	f04f 33ff 	mov.w	r3, #4294967295
40011b06:	4980      	ldr	r1, [pc, #512]	; (40011d08 <ddr3TipPbs+0x2bc>)
40011b08:	4628      	mov	r0, r5
40011b0a:	f7f6 ff75 	bl	400089f8 <mvHwsDdr3TipReadAdllValue>
40011b0e:	2600      	movs	r6, #0
40011b10:	f8cd b00c 	str.w	fp, [sp, #12]
40011b14:	2701      	movs	r7, #1
40011b16:	9600      	str	r6, [sp, #0]
40011b18:	4632      	mov	r2, r6
40011b1a:	9601      	str	r6, [sp, #4]
40011b1c:	4639      	mov	r1, r7
40011b1e:	9602      	str	r6, [sp, #8]
40011b20:	f8cd b010 	str.w	fp, [sp, #16]
40011b24:	f8d9 3000 	ldr.w	r3, [r9]
40011b28:	9812      	ldr	r0, [sp, #72]	; 0x48
40011b2a:	f8df a204 	ldr.w	sl, [pc, #516]	; 40011d30 <ddr3TipPbs+0x2e4>
40011b2e:	781b      	ldrb	r3, [r3, #0]
40011b30:	9006      	str	r0, [sp, #24]
40011b32:	4628      	mov	r0, r5
40011b34:	f8cd 801c 	str.w	r8, [sp, #28]
40011b38:	9305      	str	r3, [sp, #20]
40011b3a:	4b74      	ldr	r3, [pc, #464]	; (40011d0c <ddr3TipPbs+0x2c0>)
40011b3c:	781b      	ldrb	r3, [r3, #0]
40011b3e:	9709      	str	r7, [sp, #36]	; 0x24
40011b40:	960a      	str	r6, [sp, #40]	; 0x28
40011b42:	9308      	str	r3, [sp, #32]
40011b44:	4b72      	ldr	r3, [pc, #456]	; (40011d10 <ddr3TipPbs+0x2c4>)
40011b46:	960b      	str	r6, [sp, #44]	; 0x2c
40011b48:	930c      	str	r3, [sp, #48]	; 0x30
40011b4a:	463b      	mov	r3, r7
40011b4c:	f7fb fef8 	bl	4000d940 <ddr3TipIpTraining>
40011b50:	42bc      	cmp	r4, r7
40011b52:	bf0c      	ite	eq
40011b54:	211f      	moveq	r1, #31
40011b56:	4631      	movne	r1, r6
40011b58:	f8d9 3000 	ldr.w	r3, [r9]
40011b5c:	2003      	movs	r0, #3
40011b5e:	9115      	str	r1, [sp, #84]	; 0x54
40011b60:	4632      	mov	r2, r6
40011b62:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 40011d18 <ddr3TipPbs+0x2cc>
40011b66:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 40011d24 <ddr3TipPbs+0x2d8>
40011b6a:	496a      	ldr	r1, [pc, #424]	; (40011d14 <ddr3TipPbs+0x2c8>)
40011b6c:	e019      	b.n	40011ba2 <ddr3TipPbs+0x156>
40011b6e:	f893 905c 	ldrb.w	r9, [r3, #92]	; 0x5c
40011b72:	fa49 f906 	asr.w	r9, r9, r6
40011b76:	f019 0f01 	tst.w	r9, #1
40011b7a:	d011      	beq.n	40011ba0 <ddr3TipPbs+0x154>
40011b7c:	f893 9000 	ldrb.w	r9, [r3]
40011b80:	f019 0f01 	tst.w	r9, #1
40011b84:	d00c      	beq.n	40011ba0 <ddr3TipPbs+0x154>
40011b86:	2c01      	cmp	r4, #1
40011b88:	bf14      	ite	ne
40011b8a:	f04f 093f 	movne.w	r9, #63	; 0x3f
40011b8e:	f04f 091f 	moveq.w	r9, #31
40011b92:	f806 000e 	strb.w	r0, [r6, lr]
40011b96:	f806 900c 	strb.w	r9, [r6, ip]
40011b9a:	f806 700a 	strb.w	r7, [r6, sl]
40011b9e:	5472      	strb	r2, [r6, r1]
40011ba0:	3601      	adds	r6, #1
40011ba2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
40011ba6:	454e      	cmp	r6, r9
40011ba8:	d3e1      	bcc.n	40011b6e <ddr3TipPbs+0x122>
40011baa:	462f      	mov	r7, r5
40011bac:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
40011bb0:	2600      	movs	r6, #0
40011bb2:	f8df a160 	ldr.w	sl, [pc, #352]	; 40011d14 <ddr3TipPbs+0x2c8>
40011bb6:	4625      	mov	r5, r4
40011bb8:	e077      	b.n	40011caa <ddr3TipPbs+0x25e>
40011bba:	4b50      	ldr	r3, [pc, #320]	; (40011cfc <ddr3TipPbs+0x2b0>)
40011bbc:	681b      	ldr	r3, [r3, #0]
40011bbe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40011bc2:	fa43 f306 	asr.w	r3, r3, r6
40011bc6:	07dc      	lsls	r4, r3, #31
40011bc8:	d56c      	bpl.n	40011ca4 <ddr3TipPbs+0x258>
40011bca:	4852      	ldr	r0, [pc, #328]	; (40011d14 <ddr3TipPbs+0x2c8>)
40011bcc:	2400      	movs	r4, #0
40011bce:	4952      	ldr	r1, [pc, #328]	; (40011d18 <ddr3TipPbs+0x2cc>)
40011bd0:	1980      	adds	r0, r0, r6
40011bd2:	9013      	str	r0, [sp, #76]	; 0x4c
40011bd4:	1989      	adds	r1, r1, r6
40011bd6:	9114      	str	r1, [sp, #80]	; 0x50
40011bd8:	f839 3014 	ldrh.w	r3, [r9, r4, lsl #1]
40011bdc:	aa18      	add	r2, sp, #96	; 0x60
40011bde:	2101      	movs	r1, #1
40011be0:	9200      	str	r2, [sp, #0]
40011be2:	4638      	mov	r0, r7
40011be4:	f04f 32ff 	mov.w	r2, #4294967295
40011be8:	9201      	str	r2, [sp, #4]
40011bea:	2200      	movs	r2, #0
40011bec:	f7f8 fcd2 	bl	4000a594 <mvHwsDdr3TipIFRead>
40011bf0:	4b43      	ldr	r3, [pc, #268]	; (40011d00 <ddr3TipPbs+0x2b4>)
40011bf2:	4601      	mov	r1, r0
40011bf4:	6018      	str	r0, [r3, #0]
40011bf6:	2800      	cmp	r0, #0
40011bf8:	f040 83d4 	bne.w	400123a4 <ddr3TipPbs+0x958>
40011bfc:	4b3f      	ldr	r3, [pc, #252]	; (40011cfc <ddr3TipPbs+0x2b0>)
40011bfe:	681b      	ldr	r3, [r3, #0]
40011c00:	781b      	ldrb	r3, [r3, #0]
40011c02:	07d8      	lsls	r0, r3, #31
40011c04:	d54b      	bpl.n	40011c9e <ddr3TipPbs+0x252>
40011c06:	4b45      	ldr	r3, [pc, #276]	; (40011d1c <ddr3TipPbs+0x2d0>)
40011c08:	781b      	ldrb	r3, [r3, #0]
40011c0a:	2b01      	cmp	r3, #1
40011c0c:	d806      	bhi.n	40011c1c <ddr3TipPbs+0x1d0>
40011c0e:	9b18      	ldr	r3, [sp, #96]	; 0x60
40011c10:	4622      	mov	r2, r4
40011c12:	4843      	ldr	r0, [pc, #268]	; (40011d20 <ddr3TipPbs+0x2d4>)
40011c14:	9300      	str	r3, [sp, #0]
40011c16:	4633      	mov	r3, r6
40011c18:	f002 fd0c 	bl	40014634 <mvPrintf>
40011c1c:	4b41      	ldr	r3, [pc, #260]	; (40011d24 <ddr3TipPbs+0x2d8>)
40011c1e:	5cf3      	ldrb	r3, [r6, r3]
40011c20:	2b03      	cmp	r3, #3
40011c22:	d13c      	bne.n	40011c9e <ddr3TipPbs+0x252>
40011c24:	9b18      	ldr	r3, [sp, #96]	; 0x60
40011c26:	019a      	lsls	r2, r3, #6
40011c28:	d408      	bmi.n	40011c3c <ddr3TipPbs+0x1f0>
40011c2a:	4b3c      	ldr	r3, [pc, #240]	; (40011d1c <ddr3TipPbs+0x2d0>)
40011c2c:	781b      	ldrb	r3, [r3, #0]
40011c2e:	2b01      	cmp	r3, #1
40011c30:	d802      	bhi.n	40011c38 <ddr3TipPbs+0x1ec>
40011c32:	483d      	ldr	r0, [pc, #244]	; (40011d28 <ddr3TipPbs+0x2dc>)
40011c34:	f002 fcfe 	bl	40014634 <mvPrintf>
40011c38:	2201      	movs	r2, #1
40011c3a:	e011      	b.n	40011c60 <ddr3TipPbs+0x214>
40011c3c:	9810      	ldr	r0, [sp, #64]	; 0x40
40011c3e:	9915      	ldr	r1, [sp, #84]	; 0x54
40011c40:	ea00 0203 	and.w	r2, r0, r3
40011c44:	428a      	cmp	r2, r1
40011c46:	d111      	bne.n	40011c6c <ddr3TipPbs+0x220>
40011c48:	4a34      	ldr	r2, [pc, #208]	; (40011d1c <ddr3TipPbs+0x2d0>)
40011c4a:	7812      	ldrb	r2, [r2, #0]
40011c4c:	2a01      	cmp	r2, #1
40011c4e:	d806      	bhi.n	40011c5e <ddr3TipPbs+0x212>
40011c50:	9300      	str	r3, [sp, #0]
40011c52:	2100      	movs	r1, #0
40011c54:	4835      	ldr	r0, [pc, #212]	; (40011d2c <ddr3TipPbs+0x2e0>)
40011c56:	4622      	mov	r2, r4
40011c58:	4633      	mov	r3, r6
40011c5a:	f002 fceb 	bl	40014634 <mvPrintf>
40011c5e:	2204      	movs	r2, #4
40011c60:	4b30      	ldr	r3, [pc, #192]	; (40011d24 <ddr3TipPbs+0x2d8>)
40011c62:	54f2      	strb	r2, [r6, r3]
40011c64:	2200      	movs	r2, #0
40011c66:	4b32      	ldr	r3, [pc, #200]	; (40011d30 <ddr3TipPbs+0x2e4>)
40011c68:	54f2      	strb	r2, [r6, r3]
40011c6a:	e018      	b.n	40011c9e <ddr3TipPbs+0x252>
40011c6c:	2d01      	cmp	r5, #1
40011c6e:	d101      	bne.n	40011c74 <ddr3TipPbs+0x228>
40011c70:	3201      	adds	r2, #1
40011c72:	e000      	b.n	40011c76 <ddr3TipPbs+0x22a>
40011c74:	3a01      	subs	r2, #1
40011c76:	f816 100a 	ldrb.w	r1, [r6, sl]
40011c7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40011c7c:	4826      	ldr	r0, [pc, #152]	; (40011d18 <ddr3TipPbs+0x2cc>)
40011c7e:	4291      	cmp	r1, r2
40011c80:	bf38      	it	cc
40011c82:	b2d1      	uxtbcc	r1, r2
40011c84:	9218      	str	r2, [sp, #96]	; 0x60
40011c86:	7019      	strb	r1, [r3, #0]
40011c88:	5c33      	ldrb	r3, [r6, r0]
40011c8a:	429a      	cmp	r2, r3
40011c8c:	bf98      	it	ls
40011c8e:	b2d3      	uxtbls	r3, r2
40011c90:	9a14      	ldr	r2, [sp, #80]	; 0x50
40011c92:	7013      	strb	r3, [r2, #0]
40011c94:	2d01      	cmp	r5, #1
40011c96:	bf08      	it	eq
40011c98:	460b      	moveq	r3, r1
40011c9a:	4a26      	ldr	r2, [pc, #152]	; (40011d34 <ddr3TipPbs+0x2e8>)
40011c9c:	54b3      	strb	r3, [r6, r2]
40011c9e:	3401      	adds	r4, #1
40011ca0:	2c08      	cmp	r4, #8
40011ca2:	d199      	bne.n	40011bd8 <ddr3TipPbs+0x18c>
40011ca4:	3601      	adds	r6, #1
40011ca6:	f109 0910 	add.w	r9, r9, #16
40011caa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
40011cac:	429e      	cmp	r6, r3
40011cae:	d384      	bcc.n	40011bba <ddr3TipPbs+0x16e>
40011cb0:	462c      	mov	r4, r5
40011cb2:	2600      	movs	r6, #0
40011cb4:	463d      	mov	r5, r7
40011cb6:	f8df a060 	ldr.w	sl, [pc, #96]	; 40011d18 <ddr3TipPbs+0x2cc>
40011cba:	f8df 9058 	ldr.w	r9, [pc, #88]	; 40011d14 <ddr3TipPbs+0x2c8>
40011cbe:	e130      	b.n	40011f22 <ddr3TipPbs+0x4d6>
40011cc0:	4b0e      	ldr	r3, [pc, #56]	; (40011cfc <ddr3TipPbs+0x2b0>)
40011cc2:	681b      	ldr	r3, [r3, #0]
40011cc4:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40011cc8:	fa42 f206 	asr.w	r2, r2, r6
40011ccc:	07d7      	lsls	r7, r2, #31
40011cce:	f140 8127 	bpl.w	40011f20 <ddr3TipPbs+0x4d4>
40011cd2:	781b      	ldrb	r3, [r3, #0]
40011cd4:	07d8      	lsls	r0, r3, #31
40011cd6:	f140 8123 	bpl.w	40011f20 <ddr3TipPbs+0x4d4>
40011cda:	4b12      	ldr	r3, [pc, #72]	; (40011d24 <ddr3TipPbs+0x2d8>)
40011cdc:	5cf3      	ldrb	r3, [r6, r3]
40011cde:	2b04      	cmp	r3, #4
40011ce0:	f040 811e 	bne.w	40011f20 <ddr3TipPbs+0x4d4>
40011ce4:	4b07      	ldr	r3, [pc, #28]	; (40011d04 <ddr3TipPbs+0x2b8>)
40011ce6:	2c01      	cmp	r4, #1
40011ce8:	681b      	ldr	r3, [r3, #0]
40011cea:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011cee:	d123      	bne.n	40011d38 <ddr3TipPbs+0x2ec>
40011cf0:	3354      	adds	r3, #84	; 0x54
40011cf2:	e022      	b.n	40011d3a <ddr3TipPbs+0x2ee>
40011cf4:	40020424 	andmi	r0, r2, r4, lsr #8
40011cf8:	40018c1c 	andmi	r8, r1, ip, lsl ip
40011cfc:	40020428 	andmi	r0, r2, r8, lsr #8
40011d00:	400206c0 	andmi	r0, r2, r0, asr #13
40011d04:	400207cc 	andmi	r0, r2, ip, asr #15
40011d08:	40020720 	andmi	r0, r2, r0, lsr #14
40011d0c:	40019114 	andmi	r9, r1, r4, lsl r1
40011d10:	400206c4 	andmi	r0, r2, r4, asr #13
40011d14:	40020706 	andmi	r0, r2, r6, lsl #14
40011d18:	400206ed 	andmi	r0, r2, sp, ror #13
40011d1c:	40018748 	andmi	r8, r1, r8, asr #14
40011d20:	40016b3a 	andmi	r6, r1, sl, lsr fp
40011d24:	400206f7 	strdmi	r0, [r2], -r7
40011d28:	40016a33 	andmi	r6, r1, r3, lsr sl
40011d2c:	40016a48 	andmi	r6, r1, r8, asr #20
40011d30:	400206fc 	strdmi	r0, [r2], -ip
40011d34:	40020734 	andmi	r0, r2, r4, lsr r7
40011d38:	3314      	adds	r3, #20
40011d3a:	2100      	movs	r1, #0
40011d3c:	9302      	str	r3, [sp, #8]
40011d3e:	4628      	mov	r0, r5
40011d40:	231f      	movs	r3, #31
40011d42:	460a      	mov	r2, r1
40011d44:	9303      	str	r3, [sp, #12]
40011d46:	460b      	mov	r3, r1
40011d48:	9600      	str	r6, [sp, #0]
40011d4a:	9101      	str	r1, [sp, #4]
40011d4c:	f7f8 fdb4 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40011d50:	4f9b      	ldr	r7, [pc, #620]	; (40011fc0 <ddr3TipPbs+0x574>)
40011d52:	6038      	str	r0, [r7, #0]
40011d54:	2800      	cmp	r0, #0
40011d56:	f040 857c 	bne.w	40012852 <ddr3TipPbs+0xe06>
40011d5a:	4b9a      	ldr	r3, [pc, #616]	; (40011fc4 <ddr3TipPbs+0x578>)
40011d5c:	2c01      	cmp	r4, #1
40011d5e:	681b      	ldr	r3, [r3, #0]
40011d60:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011d64:	d101      	bne.n	40011d6a <ddr3TipPbs+0x31e>
40011d66:	3355      	adds	r3, #85	; 0x55
40011d68:	e000      	b.n	40011d6c <ddr3TipPbs+0x320>
40011d6a:	3315      	adds	r3, #21
40011d6c:	2100      	movs	r1, #0
40011d6e:	9302      	str	r3, [sp, #8]
40011d70:	4628      	mov	r0, r5
40011d72:	231f      	movs	r3, #31
40011d74:	460a      	mov	r2, r1
40011d76:	9303      	str	r3, [sp, #12]
40011d78:	460b      	mov	r3, r1
40011d7a:	9600      	str	r6, [sp, #0]
40011d7c:	9101      	str	r1, [sp, #4]
40011d7e:	f7f8 fd9b 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40011d82:	4f8f      	ldr	r7, [pc, #572]	; (40011fc0 <ddr3TipPbs+0x574>)
40011d84:	4602      	mov	r2, r0
40011d86:	6038      	str	r0, [r7, #0]
40011d88:	2800      	cmp	r0, #0
40011d8a:	f040 8562 	bne.w	40012852 <ddr3TipPbs+0xe06>
40011d8e:	4b8e      	ldr	r3, [pc, #568]	; (40011fc8 <ddr3TipPbs+0x57c>)
40011d90:	2101      	movs	r1, #1
40011d92:	f806 0009 	strb.w	r0, [r6, r9]
40011d96:	54f0      	strb	r0, [r6, r3]
40011d98:	2c01      	cmp	r4, #1
40011d9a:	bf14      	ite	ne
40011d9c:	233f      	movne	r3, #63	; 0x3f
40011d9e:	231f      	moveq	r3, #31
40011da0:	f806 300a 	strb.w	r3, [r6, sl]
40011da4:	4b89      	ldr	r3, [pc, #548]	; (40011fcc <ddr3TipPbs+0x580>)
40011da6:	9000      	str	r0, [sp, #0]
40011da8:	9001      	str	r0, [sp, #4]
40011daa:	9002      	str	r0, [sp, #8]
40011dac:	f8cd b00c 	str.w	fp, [sp, #12]
40011db0:	f8cd b010 	str.w	fp, [sp, #16]
40011db4:	681b      	ldr	r3, [r3, #0]
40011db6:	9812      	ldr	r0, [sp, #72]	; 0x48
40011db8:	781b      	ldrb	r3, [r3, #0]
40011dba:	9006      	str	r0, [sp, #24]
40011dbc:	4628      	mov	r0, r5
40011dbe:	f8cd 801c 	str.w	r8, [sp, #28]
40011dc2:	9305      	str	r3, [sp, #20]
40011dc4:	4b82      	ldr	r3, [pc, #520]	; (40011fd0 <ddr3TipPbs+0x584>)
40011dc6:	781b      	ldrb	r3, [r3, #0]
40011dc8:	9109      	str	r1, [sp, #36]	; 0x24
40011dca:	920a      	str	r2, [sp, #40]	; 0x28
40011dcc:	9308      	str	r3, [sp, #32]
40011dce:	4b81      	ldr	r3, [pc, #516]	; (40011fd4 <ddr3TipPbs+0x588>)
40011dd0:	920b      	str	r2, [sp, #44]	; 0x2c
40011dd2:	930c      	str	r3, [sp, #48]	; 0x30
40011dd4:	460b      	mov	r3, r1
40011dd6:	f7fb fdb3 	bl	4000d940 <ddr3TipIpTraining>
40011dda:	4b7f      	ldr	r3, [pc, #508]	; (40011fd8 <ddr3TipPbs+0x58c>)
40011ddc:	781b      	ldrb	r3, [r3, #0]
40011dde:	2b02      	cmp	r3, #2
40011de0:	d802      	bhi.n	40011de8 <ddr3TipPbs+0x39c>
40011de2:	487e      	ldr	r0, [pc, #504]	; (40011fdc <ddr3TipPbs+0x590>)
40011de4:	f002 fc26 	bl	40014634 <mvPrintf>
40011de8:	4a7d      	ldr	r2, [pc, #500]	; (40011fe0 <ddr3TipPbs+0x594>)
40011dea:	2700      	movs	r7, #0
40011dec:	4b7d      	ldr	r3, [pc, #500]	; (40011fe4 <ddr3TipPbs+0x598>)
40011dee:	00f1      	lsls	r1, r6, #3
40011df0:	1992      	adds	r2, r2, r6
40011df2:	9113      	str	r1, [sp, #76]	; 0x4c
40011df4:	199b      	adds	r3, r3, r6
40011df6:	9214      	str	r2, [sp, #80]	; 0x50
40011df8:	9317      	str	r3, [sp, #92]	; 0x5c
40011dfa:	9813      	ldr	r0, [sp, #76]	; 0x4c
40011dfc:	aa18      	add	r2, sp, #96	; 0x60
40011dfe:	9911      	ldr	r1, [sp, #68]	; 0x44
40011e00:	183b      	adds	r3, r7, r0
40011e02:	4628      	mov	r0, r5
40011e04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
40011e08:	2101      	movs	r1, #1
40011e0a:	9200      	str	r2, [sp, #0]
40011e0c:	f04f 32ff 	mov.w	r2, #4294967295
40011e10:	9201      	str	r2, [sp, #4]
40011e12:	2200      	movs	r2, #0
40011e14:	f7f8 fbbe 	bl	4000a594 <mvHwsDdr3TipIFRead>
40011e18:	4b69      	ldr	r3, [pc, #420]	; (40011fc0 <ddr3TipPbs+0x574>)
40011e1a:	4601      	mov	r1, r0
40011e1c:	6018      	str	r0, [r3, #0]
40011e1e:	2800      	cmp	r0, #0
40011e20:	f040 82c0 	bne.w	400123a4 <ddr3TipPbs+0x958>
40011e24:	4b6c      	ldr	r3, [pc, #432]	; (40011fd8 <ddr3TipPbs+0x58c>)
40011e26:	781b      	ldrb	r3, [r3, #0]
40011e28:	2b01      	cmp	r3, #1
40011e2a:	d806      	bhi.n	40011e3a <ddr3TipPbs+0x3ee>
40011e2c:	9b18      	ldr	r3, [sp, #96]	; 0x60
40011e2e:	463a      	mov	r2, r7
40011e30:	486d      	ldr	r0, [pc, #436]	; (40011fe8 <ddr3TipPbs+0x59c>)
40011e32:	9300      	str	r3, [sp, #0]
40011e34:	4633      	mov	r3, r6
40011e36:	f002 fbfd 	bl	40014634 <mvPrintf>
40011e3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
40011e3c:	0191      	lsls	r1, r2, #6
40011e3e:	d40b      	bmi.n	40011e58 <ddr3TipPbs+0x40c>
40011e40:	4f65      	ldr	r7, [pc, #404]	; (40011fd8 <ddr3TipPbs+0x58c>)
40011e42:	783b      	ldrb	r3, [r7, #0]
40011e44:	2b01      	cmp	r3, #1
40011e46:	d802      	bhi.n	40011e4e <ddr3TipPbs+0x402>
40011e48:	4868      	ldr	r0, [pc, #416]	; (40011fec <ddr3TipPbs+0x5a0>)
40011e4a:	f002 fbf3 	bl	40014634 <mvPrintf>
40011e4e:	783b      	ldrb	r3, [r7, #0]
40011e50:	2b01      	cmp	r3, #1
40011e52:	d80d      	bhi.n	40011e70 <ddr3TipPbs+0x424>
40011e54:	4866      	ldr	r0, [pc, #408]	; (40011ff0 <ddr3TipPbs+0x5a4>)
40011e56:	e009      	b.n	40011e6c <ddr3TipPbs+0x420>
40011e58:	9b10      	ldr	r3, [sp, #64]	; 0x40
40011e5a:	9815      	ldr	r0, [sp, #84]	; 0x54
40011e5c:	401a      	ands	r2, r3
40011e5e:	4282      	cmp	r2, r0
40011e60:	d13c      	bne.n	40011edc <ddr3TipPbs+0x490>
40011e62:	4b5d      	ldr	r3, [pc, #372]	; (40011fd8 <ddr3TipPbs+0x58c>)
40011e64:	781b      	ldrb	r3, [r3, #0]
40011e66:	2b01      	cmp	r3, #1
40011e68:	d802      	bhi.n	40011e70 <ddr3TipPbs+0x424>
40011e6a:	4862      	ldr	r0, [pc, #392]	; (40011ff4 <ddr3TipPbs+0x5a8>)
40011e6c:	f002 fbe2 	bl	40014634 <mvPrintf>
40011e70:	4b61      	ldr	r3, [pc, #388]	; (40011ff8 <ddr3TipPbs+0x5ac>)
40011e72:	2202      	movs	r2, #2
40011e74:	54f2      	strb	r2, [r6, r3]
40011e76:	2200      	movs	r2, #0
40011e78:	4b60      	ldr	r3, [pc, #384]	; (40011ffc <ddr3TipPbs+0x5b0>)
40011e7a:	2c01      	cmp	r4, #1
40011e7c:	54f2      	strb	r2, [r6, r3]
40011e7e:	4b51      	ldr	r3, [pc, #324]	; (40011fc4 <ddr3TipPbs+0x578>)
40011e80:	681b      	ldr	r3, [r3, #0]
40011e82:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011e86:	d101      	bne.n	40011e8c <ddr3TipPbs+0x440>
40011e88:	3354      	adds	r3, #84	; 0x54
40011e8a:	e000      	b.n	40011e8e <ddr3TipPbs+0x442>
40011e8c:	3314      	adds	r3, #20
40011e8e:	2100      	movs	r1, #0
40011e90:	9302      	str	r3, [sp, #8]
40011e92:	4628      	mov	r0, r5
40011e94:	9600      	str	r6, [sp, #0]
40011e96:	460a      	mov	r2, r1
40011e98:	460b      	mov	r3, r1
40011e9a:	9101      	str	r1, [sp, #4]
40011e9c:	9103      	str	r1, [sp, #12]
40011e9e:	f7f8 fd0b 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40011ea2:	4f47      	ldr	r7, [pc, #284]	; (40011fc0 <ddr3TipPbs+0x574>)
40011ea4:	6038      	str	r0, [r7, #0]
40011ea6:	2800      	cmp	r0, #0
40011ea8:	f040 84d3 	bne.w	40012852 <ddr3TipPbs+0xe06>
40011eac:	4b45      	ldr	r3, [pc, #276]	; (40011fc4 <ddr3TipPbs+0x578>)
40011eae:	2c01      	cmp	r4, #1
40011eb0:	681b      	ldr	r3, [r3, #0]
40011eb2:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011eb6:	d101      	bne.n	40011ebc <ddr3TipPbs+0x470>
40011eb8:	3355      	adds	r3, #85	; 0x55
40011eba:	e000      	b.n	40011ebe <ddr3TipPbs+0x472>
40011ebc:	3315      	adds	r3, #21
40011ebe:	2100      	movs	r1, #0
40011ec0:	9302      	str	r3, [sp, #8]
40011ec2:	4628      	mov	r0, r5
40011ec4:	9600      	str	r6, [sp, #0]
40011ec6:	460a      	mov	r2, r1
40011ec8:	460b      	mov	r3, r1
40011eca:	9101      	str	r1, [sp, #4]
40011ecc:	9103      	str	r1, [sp, #12]
40011ece:	f7f8 fcf3 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40011ed2:	4f3b      	ldr	r7, [pc, #236]	; (40011fc0 <ddr3TipPbs+0x574>)
40011ed4:	6038      	str	r0, [r7, #0]
40011ed6:	b1f0      	cbz	r0, 40011f16 <ddr3TipPbs+0x4ca>
40011ed8:	f000 bcbb 	b.w	40012852 <ddr3TipPbs+0xe06>
40011edc:	4b47      	ldr	r3, [pc, #284]	; (40011ffc <ddr3TipPbs+0x5b0>)
40011ede:	2101      	movs	r1, #1
40011ee0:	428c      	cmp	r4, r1
40011ee2:	9817      	ldr	r0, [sp, #92]	; 0x5c
40011ee4:	bf08      	it	eq
40011ee6:	1852      	addeq	r2, r2, r1
40011ee8:	54f1      	strb	r1, [r6, r3]
40011eea:	bf18      	it	ne
40011eec:	3a01      	subne	r2, #1
40011eee:	f816 1009 	ldrb.w	r1, [r6, r9]
40011ef2:	9b14      	ldr	r3, [sp, #80]	; 0x50
40011ef4:	4291      	cmp	r1, r2
40011ef6:	9218      	str	r2, [sp, #96]	; 0x60
40011ef8:	bf38      	it	cc
40011efa:	b2d1      	uxtbcc	r1, r2
40011efc:	7019      	strb	r1, [r3, #0]
40011efe:	f816 300a 	ldrb.w	r3, [r6, sl]
40011f02:	429a      	cmp	r2, r3
40011f04:	bf98      	it	ls
40011f06:	b2d3      	uxtbls	r3, r2
40011f08:	4a2f      	ldr	r2, [pc, #188]	; (40011fc8 <ddr3TipPbs+0x57c>)
40011f0a:	7003      	strb	r3, [r0, #0]
40011f0c:	2c01      	cmp	r4, #1
40011f0e:	bf08      	it	eq
40011f10:	460b      	moveq	r3, r1
40011f12:	54b3      	strb	r3, [r6, r2]
40011f14:	e000      	b.n	40011f18 <ddr3TipPbs+0x4cc>
40011f16:	2708      	movs	r7, #8
40011f18:	3701      	adds	r7, #1
40011f1a:	2f07      	cmp	r7, #7
40011f1c:	f67f af6d 	bls.w	40011dfa <ddr3TipPbs+0x3ae>
40011f20:	3601      	adds	r6, #1
40011f22:	990f      	ldr	r1, [sp, #60]	; 0x3c
40011f24:	428e      	cmp	r6, r1
40011f26:	f4ff aecb 	bcc.w	40011cc0 <ddr3TipPbs+0x274>
40011f2a:	2600      	movs	r6, #0
40011f2c:	4f27      	ldr	r7, [pc, #156]	; (40011fcc <ddr3TipPbs+0x580>)
40011f2e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 40011fd8 <ddr3TipPbs+0x58c>
40011f32:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 40011ffc <ddr3TipPbs+0x5b0>
40011f36:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 40011fe0 <ddr3TipPbs+0x594>
40011f3a:	e01b      	b.n	40011f74 <ddr3TipPbs+0x528>
40011f3c:	683b      	ldr	r3, [r7, #0]
40011f3e:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40011f42:	fa42 f206 	asr.w	r2, r2, r6
40011f46:	07d2      	lsls	r2, r2, #31
40011f48:	d513      	bpl.n	40011f72 <ddr3TipPbs+0x526>
40011f4a:	781b      	ldrb	r3, [r3, #0]
40011f4c:	07db      	lsls	r3, r3, #31
40011f4e:	d510      	bpl.n	40011f72 <ddr3TipPbs+0x526>
40011f50:	f898 3000 	ldrb.w	r3, [r8]
40011f54:	2b01      	cmp	r3, #1
40011f56:	d80c      	bhi.n	40011f72 <ddr3TipPbs+0x526>
40011f58:	f816 200a 	ldrb.w	r2, [r6, sl]
40011f5c:	2100      	movs	r1, #0
40011f5e:	4821      	ldr	r0, [pc, #132]	; (40011fe4 <ddr3TipPbs+0x598>)
40011f60:	f816 3009 	ldrb.w	r3, [r6, r9]
40011f64:	9200      	str	r2, [sp, #0]
40011f66:	5c32      	ldrb	r2, [r6, r0]
40011f68:	4825      	ldr	r0, [pc, #148]	; (40012000 <ddr3TipPbs+0x5b4>)
40011f6a:	9201      	str	r2, [sp, #4]
40011f6c:	4632      	mov	r2, r6
40011f6e:	f002 fb61 	bl	40014634 <mvPrintf>
40011f72:	3601      	adds	r6, #1
40011f74:	990f      	ldr	r1, [sp, #60]	; 0x3c
40011f76:	428e      	cmp	r6, r1
40011f78:	d3e0      	bcc.n	40011f3c <ddr3TipPbs+0x4f0>
40011f7a:	4b17      	ldr	r3, [pc, #92]	; (40011fd8 <ddr3TipPbs+0x58c>)
40011f7c:	781b      	ldrb	r3, [r3, #0]
40011f7e:	2b02      	cmp	r3, #2
40011f80:	d802      	bhi.n	40011f88 <ddr3TipPbs+0x53c>
40011f82:	4820      	ldr	r0, [pc, #128]	; (40012004 <ddr3TipPbs+0x5b8>)
40011f84:	f002 fb56 	bl	40014634 <mvPrintf>
40011f88:	2600      	movs	r6, #0
40011f8a:	f8df a040 	ldr.w	sl, [pc, #64]	; 40011fcc <ddr3TipPbs+0x580>
40011f8e:	4f0d      	ldr	r7, [pc, #52]	; (40011fc4 <ddr3TipPbs+0x578>)
40011f90:	f8df 8034 	ldr.w	r8, [pc, #52]	; 40011fc8 <ddr3TipPbs+0x57c>
40011f94:	e05c      	b.n	40012050 <ddr3TipPbs+0x604>
40011f96:	f8da 3000 	ldr.w	r3, [sl]
40011f9a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40011f9e:	fa42 f206 	asr.w	r2, r2, r6
40011fa2:	07d0      	lsls	r0, r2, #31
40011fa4:	d553      	bpl.n	4001204e <ddr3TipPbs+0x602>
40011fa6:	781b      	ldrb	r3, [r3, #0]
40011fa8:	07d9      	lsls	r1, r3, #31
40011faa:	d550      	bpl.n	4001204e <ddr3TipPbs+0x602>
40011fac:	4a13      	ldr	r2, [pc, #76]	; (40011ffc <ddr3TipPbs+0x5b0>)
40011fae:	5cb3      	ldrb	r3, [r6, r2]
40011fb0:	2b01      	cmp	r3, #1
40011fb2:	d14c      	bne.n	4001204e <ddr3TipPbs+0x602>
40011fb4:	683b      	ldr	r3, [r7, #0]
40011fb6:	009b      	lsls	r3, r3, #2
40011fb8:	2c01      	cmp	r4, #1
40011fba:	d125      	bne.n	40012008 <ddr3TipPbs+0x5bc>
40011fbc:	3303      	adds	r3, #3
40011fbe:	e024      	b.n	4001200a <ddr3TipPbs+0x5be>
40011fc0:	400206c0 	andmi	r0, r2, r0, asr #13
40011fc4:	400207cc 	andmi	r0, r2, ip, asr #15
40011fc8:	40020734 	andmi	r0, r2, r4, lsr r7
40011fcc:	40020428 	andmi	r0, r2, r8, lsr #8
40011fd0:	40019114 	andmi	r9, r1, r4, lsl r1
40011fd4:	400206c4 	andmi	r0, r2, r4, asr #13
40011fd8:	40018748 	andmi	r8, r1, r8, asr #14
40011fdc:	40016a55 	andmi	r6, r1, r5, asr sl
40011fe0:	40020706 	andmi	r0, r2, r6, lsl #14
40011fe4:	400206ed 	andmi	r0, r2, sp, ror #13
40011fe8:	40016b3a 	andmi	r6, r1, sl, lsr fp
40011fec:	40016a6a 	andmi	r6, r1, sl, ror #20
40011ff0:	40016a79 	andmi	r6, r1, r9, ror sl
40011ff4:	40016a93 	mulmi	r1, r3, sl
40011ff8:	400206f7 	strdmi	r0, [r2], -r7
40011ffc:	400206fc 	strdmi	r0, [r2], -ip
40012000:	40016aa1 	andmi	r6, r1, r1, lsr #21
40012004:	40016aeb 	andmi	r6, r1, fp, ror #21
40012008:	3301      	adds	r3, #1
4001200a:	2100      	movs	r1, #0
4001200c:	9600      	str	r6, [sp, #0]
4001200e:	9101      	str	r1, [sp, #4]
40012010:	4628      	mov	r0, r5
40012012:	9302      	str	r3, [sp, #8]
40012014:	460a      	mov	r2, r1
40012016:	f816 3008 	ldrb.w	r3, [r6, r8]
4001201a:	eb06 0908 	add.w	r9, r6, r8
4001201e:	9303      	str	r3, [sp, #12]
40012020:	460b      	mov	r3, r1
40012022:	f7f8 fc49 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40012026:	4ba4      	ldr	r3, [pc, #656]	; (400122b8 <ddr3TipPbs+0x86c>)
40012028:	4601      	mov	r1, r0
4001202a:	6018      	str	r0, [r3, #0]
4001202c:	b128      	cbz	r0, 4001203a <ddr3TipPbs+0x5ee>
4001202e:	f7ff fc11 	bl	40011854 <gtBreakOnFail>
40012032:	4ba1      	ldr	r3, [pc, #644]	; (400122b8 <ddr3TipPbs+0x86c>)
40012034:	6818      	ldr	r0, [r3, #0]
40012036:	f000 bca9 	b.w	4001298c <ddr3TipPbs+0xf40>
4001203a:	48a0      	ldr	r0, [pc, #640]	; (400122bc <ddr3TipPbs+0x870>)
4001203c:	7803      	ldrb	r3, [r0, #0]
4001203e:	2b01      	cmp	r3, #1
40012040:	d805      	bhi.n	4001204e <ddr3TipPbs+0x602>
40012042:	489f      	ldr	r0, [pc, #636]	; (400122c0 <ddr3TipPbs+0x874>)
40012044:	4632      	mov	r2, r6
40012046:	f899 3000 	ldrb.w	r3, [r9]
4001204a:	f002 faf3 	bl	40014634 <mvPrintf>
4001204e:	3601      	adds	r6, #1
40012050:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
40012054:	454e      	cmp	r6, r9
40012056:	d39e      	bcc.n	40011f96 <ddr3TipPbs+0x54a>
40012058:	4b9a      	ldr	r3, [pc, #616]	; (400122c4 <ddr3TipPbs+0x878>)
4001205a:	271f      	movs	r7, #31
4001205c:	499a      	ldr	r1, [pc, #616]	; (400122c8 <ddr3TipPbs+0x87c>)
4001205e:	f8df c27c 	ldr.w	ip, [pc, #636]	; 400122dc <ddr3TipPbs+0x890>
40012062:	681e      	ldr	r6, [r3, #0]
40012064:	2300      	movs	r3, #0
40012066:	f8df e270 	ldr.w	lr, [pc, #624]	; 400122d8 <ddr3TipPbs+0x88c>
4001206a:	4618      	mov	r0, r3
4001206c:	e013      	b.n	40012096 <ddr3TipPbs+0x64a>
4001206e:	f896 205c 	ldrb.w	r2, [r6, #92]	; 0x5c
40012072:	fa42 f203 	asr.w	r2, r2, r3
40012076:	07d2      	lsls	r2, r2, #31
40012078:	d50b      	bpl.n	40012092 <ddr3TipPbs+0x646>
4001207a:	7832      	ldrb	r2, [r6, #0]
4001207c:	07d2      	lsls	r2, r2, #31
4001207e:	d508      	bpl.n	40012092 <ddr3TipPbs+0x646>
40012080:	2200      	movs	r2, #0
40012082:	f803 000c 	strb.w	r0, [r3, ip]
40012086:	f803 700e 	strb.w	r7, [r3, lr]
4001208a:	5488      	strb	r0, [r1, r2]
4001208c:	3201      	adds	r2, #1
4001208e:	2a08      	cmp	r2, #8
40012090:	d1fb      	bne.n	4001208a <ddr3TipPbs+0x63e>
40012092:	3301      	adds	r3, #1
40012094:	3108      	adds	r1, #8
40012096:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4001209a:	454b      	cmp	r3, r9
4001209c:	d3e7      	bcc.n	4001206e <ddr3TipPbs+0x622>
4001209e:	4f89      	ldr	r7, [pc, #548]	; (400122c4 <ddr3TipPbs+0x878>)
400120a0:	2600      	movs	r6, #0
400120a2:	2101      	movs	r1, #1
400120a4:	9600      	str	r6, [sp, #0]
400120a6:	9601      	str	r6, [sp, #4]
400120a8:	4628      	mov	r0, r5
400120aa:	9102      	str	r1, [sp, #8]
400120ac:	4632      	mov	r2, r6
400120ae:	9603      	str	r6, [sp, #12]
400120b0:	46a1      	mov	r9, r4
400120b2:	f8cd b010 	str.w	fp, [sp, #16]
400120b6:	683b      	ldr	r3, [r7, #0]
400120b8:	781b      	ldrb	r3, [r3, #0]
400120ba:	9606      	str	r6, [sp, #24]
400120bc:	9305      	str	r3, [sp, #20]
400120be:	231f      	movs	r3, #31
400120c0:	9307      	str	r3, [sp, #28]
400120c2:	4b82      	ldr	r3, [pc, #520]	; (400122cc <ddr3TipPbs+0x880>)
400120c4:	781b      	ldrb	r3, [r3, #0]
400120c6:	9109      	str	r1, [sp, #36]	; 0x24
400120c8:	960a      	str	r6, [sp, #40]	; 0x28
400120ca:	9308      	str	r3, [sp, #32]
400120cc:	4b80      	ldr	r3, [pc, #512]	; (400122d0 <ddr3TipPbs+0x884>)
400120ce:	960b      	str	r6, [sp, #44]	; 0x2c
400120d0:	930c      	str	r3, [sp, #48]	; 0x30
400120d2:	460b      	mov	r3, r1
400120d4:	f7fb fc34 	bl	4000d940 <ddr3TipIpTraining>
400120d8:	e063      	b.n	400121a2 <ddr3TipPbs+0x756>
400120da:	487a      	ldr	r0, [pc, #488]	; (400122c4 <ddr3TipPbs+0x878>)
400120dc:	6803      	ldr	r3, [r0, #0]
400120de:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400120e2:	fa42 f206 	asr.w	r2, r2, r6
400120e6:	07d0      	lsls	r0, r2, #31
400120e8:	d55a      	bpl.n	400121a0 <ddr3TipPbs+0x754>
400120ea:	781b      	ldrb	r3, [r3, #0]
400120ec:	07d9      	lsls	r1, r3, #31
400120ee:	d557      	bpl.n	400121a0 <ddr3TipPbs+0x754>
400120f0:	4978      	ldr	r1, [pc, #480]	; (400122d4 <ddr3TipPbs+0x888>)
400120f2:	5c73      	ldrb	r3, [r6, r1]
400120f4:	2b01      	cmp	r3, #1
400120f6:	d153      	bne.n	400121a0 <ddr3TipPbs+0x754>
400120f8:	4b77      	ldr	r3, [pc, #476]	; (400122d8 <ddr3TipPbs+0x88c>)
400120fa:	2400      	movs	r4, #0
400120fc:	4f77      	ldr	r7, [pc, #476]	; (400122dc <ddr3TipPbs+0x890>)
400120fe:	00f2      	lsls	r2, r6, #3
40012100:	eb06 0803 	add.w	r8, r6, r3
40012104:	9212      	str	r2, [sp, #72]	; 0x48
40012106:	19f7      	adds	r7, r6, r7
40012108:	4643      	mov	r3, r8
4001210a:	46a8      	mov	r8, r5
4001210c:	461d      	mov	r5, r3
4001210e:	9b12      	ldr	r3, [sp, #72]	; 0x48
40012110:	a918      	add	r1, sp, #96	; 0x60
40012112:	9811      	ldr	r0, [sp, #68]	; 0x44
40012114:	f04f 32ff 	mov.w	r2, #4294967295
40012118:	eb04 0a03 	add.w	sl, r4, r3
4001211c:	f830 301a 	ldrh.w	r3, [r0, sl, lsl #1]
40012120:	4640      	mov	r0, r8
40012122:	9100      	str	r1, [sp, #0]
40012124:	2101      	movs	r1, #1
40012126:	9201      	str	r2, [sp, #4]
40012128:	2200      	movs	r2, #0
4001212a:	f7f8 fa33 	bl	4000a594 <mvHwsDdr3TipIFRead>
4001212e:	4a62      	ldr	r2, [pc, #392]	; (400122b8 <ddr3TipPbs+0x86c>)
40012130:	4601      	mov	r1, r0
40012132:	6010      	str	r0, [r2, #0]
40012134:	2800      	cmp	r0, #0
40012136:	f47f af7a 	bne.w	4001202e <ddr3TipPbs+0x5e2>
4001213a:	4b60      	ldr	r3, [pc, #384]	; (400122bc <ddr3TipPbs+0x870>)
4001213c:	781b      	ldrb	r3, [r3, #0]
4001213e:	2b02      	cmp	r3, #2
40012140:	d806      	bhi.n	40012150 <ddr3TipPbs+0x704>
40012142:	9b18      	ldr	r3, [sp, #96]	; 0x60
40012144:	4622      	mov	r2, r4
40012146:	4866      	ldr	r0, [pc, #408]	; (400122e0 <ddr3TipPbs+0x894>)
40012148:	9300      	str	r3, [sp, #0]
4001214a:	4633      	mov	r3, r6
4001214c:	f002 fa72 	bl	40014634 <mvPrintf>
40012150:	9b18      	ldr	r3, [sp, #96]	; 0x60
40012152:	019a      	lsls	r2, r3, #6
40012154:	d411      	bmi.n	4001217a <ddr3TipPbs+0x72e>
40012156:	4b59      	ldr	r3, [pc, #356]	; (400122bc <ddr3TipPbs+0x870>)
40012158:	781b      	ldrb	r3, [r3, #0]
4001215a:	2b02      	cmp	r3, #2
4001215c:	d802      	bhi.n	40012164 <ddr3TipPbs+0x718>
4001215e:	4861      	ldr	r0, [pc, #388]	; (400122e4 <ddr3TipPbs+0x898>)
40012160:	f002 fa68 	bl	40014634 <mvPrintf>
40012164:	485b      	ldr	r0, [pc, #364]	; (400122d4 <ddr3TipPbs+0x888>)
40012166:	2300      	movs	r3, #0
40012168:	4a5f      	ldr	r2, [pc, #380]	; (400122e8 <ddr3TipPbs+0x89c>)
4001216a:	2102      	movs	r1, #2
4001216c:	703b      	strb	r3, [r7, #0]
4001216e:	2408      	movs	r4, #8
40012170:	5433      	strb	r3, [r6, r0]
40012172:	231f      	movs	r3, #31
40012174:	54b1      	strb	r1, [r6, r2]
40012176:	702b      	strb	r3, [r5, #0]
40012178:	e00e      	b.n	40012198 <ddr3TipPbs+0x74c>
4001217a:	9910      	ldr	r1, [sp, #64]	; 0x40
4001217c:	783a      	ldrb	r2, [r7, #0]
4001217e:	400b      	ands	r3, r1
40012180:	429a      	cmp	r2, r3
40012182:	bf38      	it	cc
40012184:	461a      	movcc	r2, r3
40012186:	703a      	strb	r2, [r7, #0]
40012188:	782a      	ldrb	r2, [r5, #0]
4001218a:	429a      	cmp	r2, r3
4001218c:	bf28      	it	cs
4001218e:	461a      	movcs	r2, r3
40012190:	702a      	strb	r2, [r5, #0]
40012192:	4a4d      	ldr	r2, [pc, #308]	; (400122c8 <ddr3TipPbs+0x87c>)
40012194:	f802 300a 	strb.w	r3, [r2, sl]
40012198:	3401      	adds	r4, #1
4001219a:	2c07      	cmp	r4, #7
4001219c:	d9b7      	bls.n	4001210e <ddr3TipPbs+0x6c2>
4001219e:	4645      	mov	r5, r8
400121a0:	3601      	adds	r6, #1
400121a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
400121a4:	4296      	cmp	r6, r2
400121a6:	d398      	bcc.n	400120da <ddr3TipPbs+0x68e>
400121a8:	4b46      	ldr	r3, [pc, #280]	; (400122c4 <ddr3TipPbs+0x878>)
400121aa:	464c      	mov	r4, r9
400121ac:	2201      	movs	r2, #1
400121ae:	4849      	ldr	r0, [pc, #292]	; (400122d4 <ddr3TipPbs+0x888>)
400121b0:	6819      	ldr	r1, [r3, #0]
400121b2:	2300      	movs	r3, #0
400121b4:	e009      	b.n	400121ca <ddr3TipPbs+0x77e>
400121b6:	f891 605c 	ldrb.w	r6, [r1, #92]	; 0x5c
400121ba:	fa46 f603 	asr.w	r6, r6, r3
400121be:	07f6      	lsls	r6, r6, #31
400121c0:	d502      	bpl.n	400121c8 <ddr3TipPbs+0x77c>
400121c2:	e3e6      	b.n	40012992 <ddr3TipPbs+0xf46>
400121c4:	5c1e      	ldrb	r6, [r3, r0]
400121c6:	4372      	muls	r2, r6
400121c8:	3301      	adds	r3, #1
400121ca:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
400121cc:	42b3      	cmp	r3, r6
400121ce:	d3f2      	bcc.n	400121b6 <ddr3TipPbs+0x76a>
400121d0:	b142      	cbz	r2, 400121e4 <ddr3TipPbs+0x798>
400121d2:	f8df a120 	ldr.w	sl, [pc, #288]	; 400122f4 <ddr3TipPbs+0x8a8>
400121d6:	2600      	movs	r6, #0
400121d8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 400122c4 <ddr3TipPbs+0x878>
400121dc:	46a3      	mov	fp, r4
400121de:	9511      	str	r5, [sp, #68]	; 0x44
400121e0:	46d0      	mov	r8, sl
400121e2:	e252      	b.n	4001268a <ddr3TipPbs+0xc3e>
400121e4:	4b35      	ldr	r3, [pc, #212]	; (400122bc <ddr3TipPbs+0x870>)
400121e6:	781b      	ldrb	r3, [r3, #0]
400121e8:	2b02      	cmp	r3, #2
400121ea:	d802      	bhi.n	400121f2 <ddr3TipPbs+0x7a6>
400121ec:	483f      	ldr	r0, [pc, #252]	; (400122ec <ddr3TipPbs+0x8a0>)
400121ee:	f002 fa21 	bl	40014634 <mvPrintf>
400121f2:	f114 38ff 	adds.w	r8, r4, #4294967295
400121f6:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
400121fa:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 400122f8 <ddr3TipPbs+0x8ac>
400121fe:	bf18      	it	ne
40012200:	f04f 0801 	movne.w	r8, #1
40012204:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 400122fc <ddr3TipPbs+0x8b0>
40012208:	f1b8 0f00 	cmp.w	r8, #0
4001220c:	bf14      	ite	ne
4001220e:	261f      	movne	r6, #31
40012210:	2600      	moveq	r6, #0
40012212:	46c3      	mov	fp, r8
40012214:	9615      	str	r6, [sp, #84]	; 0x54
40012216:	46a8      	mov	r8, r5
40012218:	2600      	movs	r6, #0
4001221a:	4625      	mov	r5, r4
4001221c:	e132      	b.n	40012484 <ddr3TipPbs+0xa38>
4001221e:	4b29      	ldr	r3, [pc, #164]	; (400122c4 <ddr3TipPbs+0x878>)
40012220:	681b      	ldr	r3, [r3, #0]
40012222:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40012226:	fa42 f206 	asr.w	r2, r2, r6
4001222a:	07d1      	lsls	r1, r2, #31
4001222c:	f140 8129 	bpl.w	40012482 <ddr3TipPbs+0xa36>
40012230:	781b      	ldrb	r3, [r3, #0]
40012232:	07da      	lsls	r2, r3, #31
40012234:	f140 8125 	bpl.w	40012482 <ddr3TipPbs+0xa36>
40012238:	4b26      	ldr	r3, [pc, #152]	; (400122d4 <ddr3TipPbs+0x888>)
4001223a:	5cf2      	ldrb	r2, [r6, r3]
4001223c:	2a01      	cmp	r2, #1
4001223e:	f000 8120 	beq.w	40012482 <ddr3TipPbs+0xa36>
40012242:	2200      	movs	r2, #0
40012244:	54f2      	strb	r2, [r6, r3]
40012246:	4b2a      	ldr	r3, [pc, #168]	; (400122f0 <ddr3TipPbs+0x8a4>)
40012248:	2d01      	cmp	r5, #1
4001224a:	681b      	ldr	r3, [r3, #0]
4001224c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012250:	d101      	bne.n	40012256 <ddr3TipPbs+0x80a>
40012252:	3354      	adds	r3, #84	; 0x54
40012254:	e000      	b.n	40012258 <ddr3TipPbs+0x80c>
40012256:	3314      	adds	r3, #20
40012258:	2100      	movs	r1, #0
4001225a:	9302      	str	r3, [sp, #8]
4001225c:	4640      	mov	r0, r8
4001225e:	9600      	str	r6, [sp, #0]
40012260:	460a      	mov	r2, r1
40012262:	460b      	mov	r3, r1
40012264:	9101      	str	r1, [sp, #4]
40012266:	9103      	str	r1, [sp, #12]
40012268:	f7f8 fb26 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001226c:	4f12      	ldr	r7, [pc, #72]	; (400122b8 <ddr3TipPbs+0x86c>)
4001226e:	6038      	str	r0, [r7, #0]
40012270:	2800      	cmp	r0, #0
40012272:	f040 82ee 	bne.w	40012852 <ddr3TipPbs+0xe06>
40012276:	4b1e      	ldr	r3, [pc, #120]	; (400122f0 <ddr3TipPbs+0x8a4>)
40012278:	2d01      	cmp	r5, #1
4001227a:	681b      	ldr	r3, [r3, #0]
4001227c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012280:	d101      	bne.n	40012286 <ddr3TipPbs+0x83a>
40012282:	3355      	adds	r3, #85	; 0x55
40012284:	e000      	b.n	40012288 <ddr3TipPbs+0x83c>
40012286:	3315      	adds	r3, #21
40012288:	2100      	movs	r1, #0
4001228a:	9302      	str	r3, [sp, #8]
4001228c:	4640      	mov	r0, r8
4001228e:	9600      	str	r6, [sp, #0]
40012290:	460a      	mov	r2, r1
40012292:	460b      	mov	r3, r1
40012294:	9101      	str	r1, [sp, #4]
40012296:	9103      	str	r1, [sp, #12]
40012298:	f7f8 fb0e 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001229c:	4f06      	ldr	r7, [pc, #24]	; (400122b8 <ddr3TipPbs+0x86c>)
4001229e:	6038      	str	r0, [r7, #0]
400122a0:	2800      	cmp	r0, #0
400122a2:	f040 82d6 	bne.w	40012852 <ddr3TipPbs+0xe06>
400122a6:	4b12      	ldr	r3, [pc, #72]	; (400122f0 <ddr3TipPbs+0x8a4>)
400122a8:	2d01      	cmp	r5, #1
400122aa:	681b      	ldr	r3, [r3, #0]
400122ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
400122b0:	d126      	bne.n	40012300 <ddr3TipPbs+0x8b4>
400122b2:	335f      	adds	r3, #95	; 0x5f
400122b4:	e025      	b.n	40012302 <ddr3TipPbs+0x8b6>
400122b6:	bf00      	nop
400122b8:	400206c0 	andmi	r0, r2, r0, asr #13
400122bc:	40018748 	andmi	r8, r1, r8, asr #14
400122c0:	40016b0b 	andmi	r6, r1, fp, lsl #22
400122c4:	40020428 	andmi	r0, r2, r8, lsr #8
400122c8:	40020761 	andmi	r0, r2, r1, ror #14
400122cc:	40019114 	andmi	r9, r1, r4, lsl r1
400122d0:	400206c4 	andmi	r0, r2, r4, asr #13
400122d4:	400206fc 	strdmi	r0, [r2], -ip
400122d8:	40020701 	andmi	r0, r2, r1, lsl #14
400122dc:	400206f2 	strdmi	r0, [r2], -r2
400122e0:	40016b25 	andmi	r6, r1, r5, lsr #22
400122e4:	40016b62 	andmi	r6, r1, r2, ror #22
400122e8:	400206f7 	strdmi	r0, [r2], -r7
400122ec:	40016b88 	andmi	r6, r1, r8, lsl #23
400122f0:	400207cc 	andmi	r0, r2, ip, asr #15
400122f4:	40020739 	andmi	r0, r2, r9, lsr r7
400122f8:	400206ed 	andmi	r0, r2, sp, ror #13
400122fc:	40020706 	andmi	r0, r2, r6, lsl #14
40012300:	331f      	adds	r3, #31
40012302:	2100      	movs	r1, #0
40012304:	9302      	str	r3, [sp, #8]
40012306:	4640      	mov	r0, r8
40012308:	9600      	str	r6, [sp, #0]
4001230a:	460b      	mov	r3, r1
4001230c:	460a      	mov	r2, r1
4001230e:	9101      	str	r1, [sp, #4]
40012310:	9103      	str	r1, [sp, #12]
40012312:	f7f8 fad1 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40012316:	4ba0      	ldr	r3, [pc, #640]	; (40012598 <ddr3TipPbs+0xb4c>)
40012318:	4604      	mov	r4, r0
4001231a:	6018      	str	r0, [r3, #0]
4001231c:	2800      	cmp	r0, #0
4001231e:	d141      	bne.n	400123a4 <ddr3TipPbs+0x958>
40012320:	4b9e      	ldr	r3, [pc, #632]	; (4001259c <ddr3TipPbs+0xb50>)
40012322:	eb06 0c09 	add.w	ip, r6, r9
40012326:	f806 000a 	strb.w	r0, [r6, sl]
4001232a:	eb06 070a 	add.w	r7, r6, sl
4001232e:	4a9c      	ldr	r2, [pc, #624]	; (400125a0 <ddr3TipPbs+0xb54>)
40012330:	54f0      	strb	r0, [r6, r3]
40012332:	231f      	movs	r3, #31
40012334:	f806 3009 	strb.w	r3, [r6, r9]
40012338:	9000      	str	r0, [sp, #0]
4001233a:	9001      	str	r0, [sp, #4]
4001233c:	9002      	str	r0, [sp, #8]
4001233e:	9812      	ldr	r0, [sp, #72]	; 0x48
40012340:	f8cd b00c 	str.w	fp, [sp, #12]
40012344:	9915      	ldr	r1, [sp, #84]	; 0x54
40012346:	9004      	str	r0, [sp, #16]
40012348:	4640      	mov	r0, r8
4001234a:	6812      	ldr	r2, [r2, #0]
4001234c:	7812      	ldrb	r2, [r2, #0]
4001234e:	9307      	str	r3, [sp, #28]
40012350:	4b94      	ldr	r3, [pc, #592]	; (400125a4 <ddr3TipPbs+0xb58>)
40012352:	9205      	str	r2, [sp, #20]
40012354:	4622      	mov	r2, r4
40012356:	9106      	str	r1, [sp, #24]
40012358:	2101      	movs	r1, #1
4001235a:	781b      	ldrb	r3, [r3, #0]
4001235c:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40012360:	9109      	str	r1, [sp, #36]	; 0x24
40012362:	9308      	str	r3, [sp, #32]
40012364:	4b90      	ldr	r3, [pc, #576]	; (400125a8 <ddr3TipPbs+0xb5c>)
40012366:	940a      	str	r4, [sp, #40]	; 0x28
40012368:	940b      	str	r4, [sp, #44]	; 0x2c
4001236a:	930c      	str	r3, [sp, #48]	; 0x30
4001236c:	460b      	mov	r3, r1
4001236e:	f7fb fae7 	bl	4000d940 <ddr3TipIpTraining>
40012372:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40012376:	9714      	str	r7, [sp, #80]	; 0x50
40012378:	00f2      	lsls	r2, r6, #3
4001237a:	9213      	str	r2, [sp, #76]	; 0x4c
4001237c:	4667      	mov	r7, ip
4001237e:	9813      	ldr	r0, [sp, #76]	; 0x4c
40012380:	aa18      	add	r2, sp, #96	; 0x60
40012382:	9911      	ldr	r1, [sp, #68]	; 0x44
40012384:	1823      	adds	r3, r4, r0
40012386:	4640      	mov	r0, r8
40012388:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4001238c:	2101      	movs	r1, #1
4001238e:	9200      	str	r2, [sp, #0]
40012390:	f04f 32ff 	mov.w	r2, #4294967295
40012394:	9201      	str	r2, [sp, #4]
40012396:	2200      	movs	r2, #0
40012398:	f7f8 f8fc 	bl	4000a594 <mvHwsDdr3TipIFRead>
4001239c:	4b7e      	ldr	r3, [pc, #504]	; (40012598 <ddr3TipPbs+0xb4c>)
4001239e:	4601      	mov	r1, r0
400123a0:	6018      	str	r0, [r3, #0]
400123a2:	b120      	cbz	r0, 400123ae <ddr3TipPbs+0x962>
400123a4:	930e      	str	r3, [sp, #56]	; 0x38
400123a6:	f7ff fa55 	bl	40011854 <gtBreakOnFail>
400123aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
400123ac:	e642      	b.n	40012034 <ddr3TipPbs+0x5e8>
400123ae:	4b7f      	ldr	r3, [pc, #508]	; (400125ac <ddr3TipPbs+0xb60>)
400123b0:	781b      	ldrb	r3, [r3, #0]
400123b2:	2b02      	cmp	r3, #2
400123b4:	d806      	bhi.n	400123c4 <ddr3TipPbs+0x978>
400123b6:	9b18      	ldr	r3, [sp, #96]	; 0x60
400123b8:	4622      	mov	r2, r4
400123ba:	487d      	ldr	r0, [pc, #500]	; (400125b0 <ddr3TipPbs+0xb64>)
400123bc:	9300      	str	r3, [sp, #0]
400123be:	4633      	mov	r3, r6
400123c0:	f002 f938 	bl	40014634 <mvPrintf>
400123c4:	9a18      	ldr	r2, [sp, #96]	; 0x60
400123c6:	0193      	lsls	r3, r2, #6
400123c8:	d40a      	bmi.n	400123e0 <ddr3TipPbs+0x994>
400123ca:	4b7a      	ldr	r3, [pc, #488]	; (400125b4 <ddr3TipPbs+0xb68>)
400123cc:	2201      	movs	r2, #1
400123ce:	54f2      	strb	r2, [r6, r3]
400123d0:	4b76      	ldr	r3, [pc, #472]	; (400125ac <ddr3TipPbs+0xb60>)
400123d2:	781b      	ldrb	r3, [r3, #0]
400123d4:	2b02      	cmp	r3, #2
400123d6:	d823      	bhi.n	40012420 <ddr3TipPbs+0x9d4>
400123d8:	4877      	ldr	r0, [pc, #476]	; (400125b8 <ddr3TipPbs+0xb6c>)
400123da:	f002 f92b 	bl	40014634 <mvPrintf>
400123de:	e01f      	b.n	40012420 <ddr3TipPbs+0x9d4>
400123e0:	4b76      	ldr	r3, [pc, #472]	; (400125bc <ddr3TipPbs+0xb70>)
400123e2:	5cf1      	ldrb	r1, [r6, r3]
400123e4:	3101      	adds	r1, #1
400123e6:	2d01      	cmp	r5, #1
400123e8:	54f1      	strb	r1, [r6, r3]
400123ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
400123ec:	ea03 0202 	and.w	r2, r3, r2
400123f0:	d101      	bne.n	400123f6 <ddr3TipPbs+0x9aa>
400123f2:	3201      	adds	r2, #1
400123f4:	e000      	b.n	400123f8 <ddr3TipPbs+0x9ac>
400123f6:	3a01      	subs	r2, #1
400123f8:	f816 300a 	ldrb.w	r3, [r6, sl]
400123fc:	f816 1009 	ldrb.w	r1, [r6, r9]
40012400:	4293      	cmp	r3, r2
40012402:	9218      	str	r2, [sp, #96]	; 0x60
40012404:	bf38      	it	cc
40012406:	b2d3      	uxtbcc	r3, r2
40012408:	428a      	cmp	r2, r1
4001240a:	bf98      	it	ls
4001240c:	b2d1      	uxtbls	r1, r2
4001240e:	9814      	ldr	r0, [sp, #80]	; 0x50
40012410:	4a62      	ldr	r2, [pc, #392]	; (4001259c <ddr3TipPbs+0xb50>)
40012412:	7039      	strb	r1, [r7, #0]
40012414:	7003      	strb	r3, [r0, #0]
40012416:	2d01      	cmp	r5, #1
40012418:	bf18      	it	ne
4001241a:	460b      	movne	r3, r1
4001241c:	54b3      	strb	r3, [r6, r2]
4001241e:	e000      	b.n	40012422 <ddr3TipPbs+0x9d6>
40012420:	2408      	movs	r4, #8
40012422:	3401      	adds	r4, #1
40012424:	2c07      	cmp	r4, #7
40012426:	d9aa      	bls.n	4001237e <ddr3TipPbs+0x932>
40012428:	4b64      	ldr	r3, [pc, #400]	; (400125bc <ddr3TipPbs+0xb70>)
4001242a:	5cf2      	ldrb	r2, [r6, r3]
4001242c:	f1a2 0708 	sub.w	r7, r2, #8
40012430:	427a      	negs	r2, r7
40012432:	eb42 0207 	adc.w	r2, r2, r7
40012436:	54f2      	strb	r2, [r6, r3]
40012438:	4b61      	ldr	r3, [pc, #388]	; (400125c0 <ddr3TipPbs+0xb74>)
4001243a:	2d01      	cmp	r5, #1
4001243c:	681b      	ldr	r3, [r3, #0]
4001243e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012442:	d101      	bne.n	40012448 <ddr3TipPbs+0x9fc>
40012444:	3303      	adds	r3, #3
40012446:	e000      	b.n	4001244a <ddr3TipPbs+0x9fe>
40012448:	3301      	adds	r3, #1
4001244a:	9302      	str	r3, [sp, #8]
4001244c:	2100      	movs	r1, #0
4001244e:	4b53      	ldr	r3, [pc, #332]	; (4001259c <ddr3TipPbs+0xb50>)
40012450:	4640      	mov	r0, r8
40012452:	9101      	str	r1, [sp, #4]
40012454:	460a      	mov	r2, r1
40012456:	9600      	str	r6, [sp, #0]
40012458:	5cf3      	ldrb	r3, [r6, r3]
4001245a:	4f4f      	ldr	r7, [pc, #316]	; (40012598 <ddr3TipPbs+0xb4c>)
4001245c:	9303      	str	r3, [sp, #12]
4001245e:	460b      	mov	r3, r1
40012460:	f7f8 fa2a 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40012464:	4601      	mov	r1, r0
40012466:	6038      	str	r0, [r7, #0]
40012468:	2800      	cmp	r0, #0
4001246a:	f040 81f2 	bne.w	40012852 <ddr3TipPbs+0xe06>
4001246e:	4b4f      	ldr	r3, [pc, #316]	; (400125ac <ddr3TipPbs+0xb60>)
40012470:	781b      	ldrb	r3, [r3, #0]
40012472:	2b02      	cmp	r3, #2
40012474:	d805      	bhi.n	40012482 <ddr3TipPbs+0xa36>
40012476:	4b51      	ldr	r3, [pc, #324]	; (400125bc <ddr3TipPbs+0xb70>)
40012478:	4632      	mov	r2, r6
4001247a:	4852      	ldr	r0, [pc, #328]	; (400125c4 <ddr3TipPbs+0xb78>)
4001247c:	5d9b      	ldrb	r3, [r3, r6]
4001247e:	f002 f8d9 	bl	40014634 <mvPrintf>
40012482:	3601      	adds	r6, #1
40012484:	990f      	ldr	r1, [sp, #60]	; 0x3c
40012486:	428e      	cmp	r6, r1
40012488:	f4ff aec9 	bcc.w	4001221e <ddr3TipPbs+0x7d2>
4001248c:	462c      	mov	r4, r5
4001248e:	4645      	mov	r5, r8
40012490:	46d8      	mov	r8, fp
40012492:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
40012496:	4f42      	ldr	r7, [pc, #264]	; (400125a0 <ddr3TipPbs+0xb54>)
40012498:	2600      	movs	r6, #0
4001249a:	f8cd 800c 	str.w	r8, [sp, #12]
4001249e:	2101      	movs	r1, #1
400124a0:	9600      	str	r6, [sp, #0]
400124a2:	2c01      	cmp	r4, #1
400124a4:	bf14      	ite	ne
400124a6:	231f      	movne	r3, #31
400124a8:	4633      	moveq	r3, r6
400124aa:	9601      	str	r6, [sp, #4]
400124ac:	4628      	mov	r0, r5
400124ae:	9102      	str	r1, [sp, #8]
400124b0:	46a1      	mov	r9, r4
400124b2:	f8cd b010 	str.w	fp, [sp, #16]
400124b6:	683a      	ldr	r2, [r7, #0]
400124b8:	7812      	ldrb	r2, [r2, #0]
400124ba:	9306      	str	r3, [sp, #24]
400124bc:	231f      	movs	r3, #31
400124be:	9307      	str	r3, [sp, #28]
400124c0:	4b38      	ldr	r3, [pc, #224]	; (400125a4 <ddr3TipPbs+0xb58>)
400124c2:	9205      	str	r2, [sp, #20]
400124c4:	4632      	mov	r2, r6
400124c6:	781b      	ldrb	r3, [r3, #0]
400124c8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
400124cc:	960a      	str	r6, [sp, #40]	; 0x28
400124ce:	9308      	str	r3, [sp, #32]
400124d0:	4b35      	ldr	r3, [pc, #212]	; (400125a8 <ddr3TipPbs+0xb5c>)
400124d2:	960b      	str	r6, [sp, #44]	; 0x2c
400124d4:	930c      	str	r3, [sp, #48]	; 0x30
400124d6:	460b      	mov	r3, r1
400124d8:	f7fb fa32 	bl	4000d940 <ddr3TipIpTraining>
400124dc:	e083      	b.n	400125e6 <ddr3TipPbs+0xb9a>
400124de:	4a30      	ldr	r2, [pc, #192]	; (400125a0 <ddr3TipPbs+0xb54>)
400124e0:	6813      	ldr	r3, [r2, #0]
400124e2:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400124e6:	fa42 f206 	asr.w	r2, r2, r6
400124ea:	07d0      	lsls	r0, r2, #31
400124ec:	d57a      	bpl.n	400125e4 <ddr3TipPbs+0xb98>
400124ee:	781b      	ldrb	r3, [r3, #0]
400124f0:	07d9      	lsls	r1, r3, #31
400124f2:	d577      	bpl.n	400125e4 <ddr3TipPbs+0xb98>
400124f4:	4b2f      	ldr	r3, [pc, #188]	; (400125b4 <ddr3TipPbs+0xb68>)
400124f6:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
400124fa:	2400      	movs	r4, #0
400124fc:	eb06 0b03 	add.w	fp, r6, r3
40012500:	4b31      	ldr	r3, [pc, #196]	; (400125c8 <ddr3TipPbs+0xb7c>)
40012502:	eb03 0806 	add.w	r8, r3, r6
40012506:	4647      	mov	r7, r8
40012508:	9811      	ldr	r0, [sp, #68]	; 0x44
4001250a:	eb04 080a 	add.w	r8, r4, sl
4001250e:	a918      	add	r1, sp, #96	; 0x60
40012510:	f04f 32ff 	mov.w	r2, #4294967295
40012514:	f830 3018 	ldrh.w	r3, [r0, r8, lsl #1]
40012518:	4628      	mov	r0, r5
4001251a:	9100      	str	r1, [sp, #0]
4001251c:	2101      	movs	r1, #1
4001251e:	9201      	str	r2, [sp, #4]
40012520:	2200      	movs	r2, #0
40012522:	f7f8 f837 	bl	4000a594 <mvHwsDdr3TipIFRead>
40012526:	4a1c      	ldr	r2, [pc, #112]	; (40012598 <ddr3TipPbs+0xb4c>)
40012528:	4601      	mov	r1, r0
4001252a:	6010      	str	r0, [r2, #0]
4001252c:	2800      	cmp	r0, #0
4001252e:	f47f ad7e 	bne.w	4001202e <ddr3TipPbs+0x5e2>
40012532:	f89b 3000 	ldrb.w	r3, [fp]
40012536:	2b02      	cmp	r3, #2
40012538:	d150      	bne.n	400125dc <ddr3TipPbs+0xb90>
4001253a:	4b1c      	ldr	r3, [pc, #112]	; (400125ac <ddr3TipPbs+0xb60>)
4001253c:	781b      	ldrb	r3, [r3, #0]
4001253e:	2b02      	cmp	r3, #2
40012540:	d806      	bhi.n	40012550 <ddr3TipPbs+0xb04>
40012542:	9b18      	ldr	r3, [sp, #96]	; 0x60
40012544:	4622      	mov	r2, r4
40012546:	4821      	ldr	r0, [pc, #132]	; (400125cc <ddr3TipPbs+0xb80>)
40012548:	9300      	str	r3, [sp, #0]
4001254a:	4633      	mov	r3, r6
4001254c:	f002 f872 	bl	40014634 <mvPrintf>
40012550:	9b18      	ldr	r3, [sp, #96]	; 0x60
40012552:	019a      	lsls	r2, r3, #6
40012554:	d40c      	bmi.n	40012570 <ddr3TipPbs+0xb24>
40012556:	4b15      	ldr	r3, [pc, #84]	; (400125ac <ddr3TipPbs+0xb60>)
40012558:	781b      	ldrb	r3, [r3, #0]
4001255a:	2b02      	cmp	r3, #2
4001255c:	d802      	bhi.n	40012564 <ddr3TipPbs+0xb18>
4001255e:	481c      	ldr	r0, [pc, #112]	; (400125d0 <ddr3TipPbs+0xb84>)
40012560:	f002 f868 	bl	40014634 <mvPrintf>
40012564:	4a1b      	ldr	r2, [pc, #108]	; (400125d4 <ddr3TipPbs+0xb88>)
40012566:	231f      	movs	r3, #31
40012568:	703b      	strb	r3, [r7, #0]
4001256a:	f802 3008 	strb.w	r3, [r2, r8]
4001256e:	e036      	b.n	400125de <ddr3TipPbs+0xb92>
40012570:	9810      	ldr	r0, [sp, #64]	; 0x40
40012572:	783a      	ldrb	r2, [r7, #0]
40012574:	4003      	ands	r3, r0
40012576:	429a      	cmp	r2, r3
40012578:	bf38      	it	cc
4001257a:	461a      	movcc	r2, r3
4001257c:	703a      	strb	r2, [r7, #0]
4001257e:	4a16      	ldr	r2, [pc, #88]	; (400125d8 <ddr3TipPbs+0xb8c>)
40012580:	5cb1      	ldrb	r1, [r6, r2]
40012582:	4299      	cmp	r1, r3
40012584:	bf28      	it	cs
40012586:	4619      	movcs	r1, r3
40012588:	54b1      	strb	r1, [r6, r2]
4001258a:	4a12      	ldr	r2, [pc, #72]	; (400125d4 <ddr3TipPbs+0xb88>)
4001258c:	f802 3008 	strb.w	r3, [r2, r8]
40012590:	2201      	movs	r2, #1
40012592:	4b0a      	ldr	r3, [pc, #40]	; (400125bc <ddr3TipPbs+0xb70>)
40012594:	54f2      	strb	r2, [r6, r3]
40012596:	e022      	b.n	400125de <ddr3TipPbs+0xb92>
40012598:	400206c0 	andmi	r0, r2, r0, asr #13
4001259c:	40020734 	andmi	r0, r2, r4, lsr r7
400125a0:	40020428 	andmi	r0, r2, r8, lsr #8
400125a4:	40019114 	andmi	r9, r1, r4, lsl r1
400125a8:	400206c4 	andmi	r0, r2, r4, asr #13
400125ac:	40018748 	andmi	r8, r1, r8, asr #14
400125b0:	40016bb1 			; <UNDEFINED> instruction: 0x40016bb1
400125b4:	400206f7 	strdmi	r0, [r2], -r7
400125b8:	40016bda 	ldrdmi	r6, [r1], -sl
400125bc:	400206fc 	strdmi	r0, [r2], -ip
400125c0:	400207cc 	andmi	r0, r2, ip, asr #15
400125c4:	40016be5 	andmi	r6, r1, r5, ror #23
400125c8:	400206f2 	strdmi	r0, [r2], -r2
400125cc:	40016c04 	andmi	r6, r1, r4, lsl #24
400125d0:	40016bdb 	ldrdmi	r6, [r1], -fp
400125d4:	40020761 	andmi	r0, r2, r1, ror #14
400125d8:	40020701 	andmi	r0, r2, r1, lsl #14
400125dc:	2408      	movs	r4, #8
400125de:	3401      	adds	r4, #1
400125e0:	2c07      	cmp	r4, #7
400125e2:	d991      	bls.n	40012508 <ddr3TipPbs+0xabc>
400125e4:	3601      	adds	r6, #1
400125e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
400125e8:	428e      	cmp	r6, r1
400125ea:	f4ff af78 	bcc.w	400124de <ddr3TipPbs+0xa92>
400125ee:	464c      	mov	r4, r9
400125f0:	e5ef      	b.n	400121d2 <ddr3TipPbs+0x786>
400125f2:	f8d9 3000 	ldr.w	r3, [r9]
400125f6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400125fa:	fa43 f306 	asr.w	r3, r3, r6
400125fe:	07dc      	lsls	r4, r3, #31
40012600:	d540      	bpl.n	40012684 <ddr3TipPbs+0xc38>
40012602:	4aa9      	ldr	r2, [pc, #676]	; (400128a8 <ddr3TipPbs+0xe5c>)
40012604:	2400      	movs	r4, #0
40012606:	4ba9      	ldr	r3, [pc, #676]	; (400128ac <ddr3TipPbs+0xe60>)
40012608:	18b2      	adds	r2, r6, r2
4001260a:	9210      	str	r2, [sp, #64]	; 0x40
4001260c:	18f5      	adds	r5, r6, r3
4001260e:	e033      	b.n	40012678 <ddr3TipPbs+0xc2c>
40012610:	9810      	ldr	r0, [sp, #64]	; 0x40
40012612:	4fa7      	ldr	r7, [pc, #668]	; (400128b0 <ddr3TipPbs+0xe64>)
40012614:	7803      	ldrb	r3, [r0, #0]
40012616:	2b01      	cmp	r3, #1
40012618:	d011      	beq.n	4001263e <ddr3TipPbs+0xbf2>
4001261a:	4ba6      	ldr	r3, [pc, #664]	; (400128b4 <ddr3TipPbs+0xe68>)
4001261c:	781b      	ldrb	r3, [r3, #0]
4001261e:	2b03      	cmp	r3, #3
40012620:	d803      	bhi.n	4001262a <ddr3TipPbs+0xbde>
40012622:	48a5      	ldr	r0, [pc, #660]	; (400128b8 <ddr3TipPbs+0xe6c>)
40012624:	2100      	movs	r1, #0
40012626:	f002 f805 	bl	40014634 <mvPrintf>
4001262a:	783a      	ldrb	r2, [r7, #0]
4001262c:	2300      	movs	r3, #0
4001262e:	49a3      	ldr	r1, [pc, #652]	; (400128bc <ddr3TipPbs+0xe70>)
40012630:	f808 3004 	strb.w	r3, [r8, r4]
40012634:	702b      	strb	r3, [r5, #0]
40012636:	548b      	strb	r3, [r1, r2]
40012638:	4aa1      	ldr	r2, [pc, #644]	; (400128c0 <ddr3TipPbs+0xe74>)
4001263a:	54b3      	strb	r3, [r6, r2]
4001263c:	e00f      	b.n	4001265e <ddr3TipPbs+0xc12>
4001263e:	783b      	ldrb	r3, [r7, #0]
40012640:	489e      	ldr	r0, [pc, #632]	; (400128bc <ddr3TipPbs+0xe70>)
40012642:	49a0      	ldr	r1, [pc, #640]	; (400128c4 <ddr3TipPbs+0xe78>)
40012644:	5cc2      	ldrb	r2, [r0, r3]
40012646:	3200      	adds	r2, #0
40012648:	bf18      	it	ne
4001264a:	2201      	movne	r2, #1
4001264c:	54c2      	strb	r2, [r0, r3]
4001264e:	ebca 0301 	rsb	r3, sl, r1
40012652:	4443      	add	r3, r8
40012654:	5d1a      	ldrb	r2, [r3, r4]
40012656:	782b      	ldrb	r3, [r5, #0]
40012658:	1ad3      	subs	r3, r2, r3
4001265a:	f808 3004 	strb.w	r3, [r8, r4]
4001265e:	4b95      	ldr	r3, [pc, #596]	; (400128b4 <ddr3TipPbs+0xe68>)
40012660:	781b      	ldrb	r3, [r3, #0]
40012662:	2b02      	cmp	r3, #2
40012664:	d805      	bhi.n	40012672 <ddr3TipPbs+0xc26>
40012666:	4898      	ldr	r0, [pc, #608]	; (400128c8 <ddr3TipPbs+0xe7c>)
40012668:	2100      	movs	r1, #0
4001266a:	4632      	mov	r2, r6
4001266c:	782b      	ldrb	r3, [r5, #0]
4001266e:	f001 ffe1 	bl	40014634 <mvPrintf>
40012672:	3401      	adds	r4, #1
40012674:	2c08      	cmp	r4, #8
40012676:	d005      	beq.n	40012684 <ddr3TipPbs+0xc38>
40012678:	f8d9 3000 	ldr.w	r3, [r9]
4001267c:	781b      	ldrb	r3, [r3, #0]
4001267e:	07d8      	lsls	r0, r3, #31
40012680:	d5f7      	bpl.n	40012672 <ddr3TipPbs+0xc26>
40012682:	e7c5      	b.n	40012610 <ddr3TipPbs+0xbc4>
40012684:	3601      	adds	r6, #1
40012686:	f108 0808 	add.w	r8, r8, #8
4001268a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4001268c:	4f8f      	ldr	r7, [pc, #572]	; (400128cc <ddr3TipPbs+0xe80>)
4001268e:	4296      	cmp	r6, r2
40012690:	d3af      	bcc.n	400125f2 <ddr3TipPbs+0xba6>
40012692:	9d11      	ldr	r5, [sp, #68]	; 0x44
40012694:	4659      	mov	r1, fp
40012696:	465c      	mov	r4, fp
40012698:	4628      	mov	r0, r5
4001269a:	f7ff f995 	bl	400119c8 <ddr3TipCleanPbsResult>
4001269e:	683b      	ldr	r3, [r7, #0]
400126a0:	781b      	ldrb	r3, [r3, #0]
400126a2:	07d9      	lsls	r1, r3, #31
400126a4:	f140 80f8 	bpl.w	40012898 <ddr3TipPbs+0xe4c>
400126a8:	2600      	movs	r6, #0
400126aa:	e0f0      	b.n	4001288e <ddr3TipPbs+0xe42>
400126ac:	4887      	ldr	r0, [pc, #540]	; (400128cc <ddr3TipPbs+0xe80>)
400126ae:	6803      	ldr	r3, [r0, #0]
400126b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400126b4:	fa43 f306 	asr.w	r3, r3, r6
400126b8:	07da      	lsls	r2, r3, #31
400126ba:	f140 80e5 	bpl.w	40012888 <ddr3TipPbs+0xe3c>
400126be:	497d      	ldr	r1, [pc, #500]	; (400128b4 <ddr3TipPbs+0xe68>)
400126c0:	780b      	ldrb	r3, [r1, #0]
400126c2:	2b02      	cmp	r3, #2
400126c4:	d806      	bhi.n	400126d4 <ddr3TipPbs+0xc88>
400126c6:	4b82      	ldr	r3, [pc, #520]	; (400128d0 <ddr3TipPbs+0xe84>)
400126c8:	2100      	movs	r1, #0
400126ca:	4882      	ldr	r0, [pc, #520]	; (400128d4 <ddr3TipPbs+0xe88>)
400126cc:	4632      	mov	r2, r6
400126ce:	5d9b      	ldrb	r3, [r3, r6]
400126d0:	f001 ffb0 	bl	40014634 <mvPrintf>
400126d4:	f8df 8224 	ldr.w	r8, [pc, #548]	; 400128fc <ddr3TipPbs+0xeb0>
400126d8:	ea4f 09c6 	mov.w	r9, r6, lsl #3
400126dc:	2700      	movs	r7, #0
400126de:	4a7e      	ldr	r2, [pc, #504]	; (400128d8 <ddr3TipPbs+0xe8c>)
400126e0:	6813      	ldr	r3, [r2, #0]
400126e2:	b943      	cbnz	r3, 400126f6 <ddr3TipPbs+0xcaa>
400126e4:	4b73      	ldr	r3, [pc, #460]	; (400128b4 <ddr3TipPbs+0xe68>)
400126e6:	781b      	ldrb	r3, [r3, #0]
400126e8:	2b03      	cmp	r3, #3
400126ea:	f200 814e 	bhi.w	4001298a <ddr3TipPbs+0xf3e>
400126ee:	487b      	ldr	r0, [pc, #492]	; (400128dc <ddr3TipPbs+0xe90>)
400126f0:	f001 ffa0 	bl	40014634 <mvPrintf>
400126f4:	e149      	b.n	4001298a <ddr3TipPbs+0xf3e>
400126f6:	486f      	ldr	r0, [pc, #444]	; (400128b4 <ddr3TipPbs+0xe68>)
400126f8:	eb07 0209 	add.w	r2, r7, r9
400126fc:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
40012700:	7803      	ldrb	r3, [r0, #0]
40012702:	2b02      	cmp	r3, #2
40012704:	d804      	bhi.n	40012710 <ddr3TipPbs+0xcc4>
40012706:	4876      	ldr	r0, [pc, #472]	; (400128e0 <ddr3TipPbs+0xe94>)
40012708:	f81a 1007 	ldrb.w	r1, [sl, r7]
4001270c:	f001 ff92 	bl	40014634 <mvPrintf>
40012710:	2c01      	cmp	r4, #1
40012712:	f8d8 3000 	ldr.w	r3, [r8]
40012716:	d101      	bne.n	4001271c <ddr3TipPbs+0xcd0>
40012718:	3305      	adds	r3, #5
4001271a:	e000      	b.n	4001271e <ddr3TipPbs+0xcd2>
4001271c:	3301      	adds	r3, #1
4001271e:	011b      	lsls	r3, r3, #4
40012720:	2100      	movs	r1, #0
40012722:	9600      	str	r6, [sp, #0]
40012724:	445b      	add	r3, fp
40012726:	9101      	str	r1, [sp, #4]
40012728:	460a      	mov	r2, r1
4001272a:	9302      	str	r3, [sp, #8]
4001272c:	4628      	mov	r0, r5
4001272e:	f81a 3007 	ldrb.w	r3, [sl, r7]
40012732:	9303      	str	r3, [sp, #12]
40012734:	460b      	mov	r3, r1
40012736:	f7f8 f8bf 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001273a:	4a6a      	ldr	r2, [pc, #424]	; (400128e4 <ddr3TipPbs+0xe98>)
4001273c:	6010      	str	r0, [r2, #0]
4001273e:	2800      	cmp	r0, #0
40012740:	f47f ac75 	bne.w	4001202e <ddr3TipPbs+0x5e2>
40012744:	3701      	adds	r7, #1
40012746:	2f08      	cmp	r7, #8
40012748:	d1c9      	bne.n	400126de <ddr3TipPbs+0xc92>
4001274a:	4b5d      	ldr	r3, [pc, #372]	; (400128c0 <ddr3TipPbs+0xe74>)
4001274c:	f816 b003 	ldrb.w	fp, [r6, r3]
40012750:	4b56      	ldr	r3, [pc, #344]	; (400128ac <ddr3TipPbs+0xe60>)
40012752:	5cf7      	ldrb	r7, [r6, r3]
40012754:	45bb      	cmp	fp, r7
40012756:	d010      	beq.n	4001277a <ddr3TipPbs+0xd2e>
40012758:	4b63      	ldr	r3, [pc, #396]	; (400128e8 <ddr3TipPbs+0xe9c>)
4001275a:	ebc7 010b 	rsb	r1, r7, fp
4001275e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
40012762:	5cf2      	ldrb	r2, [r6, r3]
40012764:	4b61      	ldr	r3, [pc, #388]	; (400128ec <ddr3TipPbs+0xea0>)
40012766:	fa5f f089 	uxtb.w	r0, r9
4001276a:	5cf3      	ldrb	r3, [r6, r3]
4001276c:	1ad3      	subs	r3, r2, r3
4001276e:	4358      	muls	r0, r3
40012770:	f7f4 e89a 	blx	400068a8 <__aeabi_idiv>
40012774:	fa5f f980 	uxtb.w	r9, r0
40012778:	e001      	b.n	4001277e <ddr3TipPbs+0xd32>
4001277a:	f04f 090c 	mov.w	r9, #12
4001277e:	2205      	movs	r2, #5
40012780:	f8df 8178 	ldr.w	r8, [pc, #376]	; 400128fc <ddr3TipPbs+0xeb0>
40012784:	495a      	ldr	r1, [pc, #360]	; (400128f0 <ddr3TipPbs+0xea4>)
40012786:	fb02 6204 	mla	r2, r2, r4, r6
4001278a:	f8d8 3000 	ldr.w	r3, [r8]
4001278e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
40012792:	f801 9002 	strb.w	r9, [r1, r2]
40012796:	2c00      	cmp	r4, #0
40012798:	d15f      	bne.n	4001285a <ddr3TipPbs+0xe0e>
4001279a:	ebc7 070b 	rsb	r7, r7, fp
4001279e:	011b      	lsls	r3, r3, #4
400127a0:	3314      	adds	r3, #20
400127a2:	4628      	mov	r0, r5
400127a4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
400127a8:	9302      	str	r3, [sp, #8]
400127aa:	4621      	mov	r1, r4
400127ac:	4622      	mov	r2, r4
400127ae:	4623      	mov	r3, r4
400127b0:	107f      	asrs	r7, r7, #1
400127b2:	9600      	str	r6, [sp, #0]
400127b4:	9703      	str	r7, [sp, #12]
400127b6:	9401      	str	r4, [sp, #4]
400127b8:	f7f8 f87e 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400127bc:	4f49      	ldr	r7, [pc, #292]	; (400128e4 <ddr3TipPbs+0xe98>)
400127be:	6038      	str	r0, [r7, #0]
400127c0:	2800      	cmp	r0, #0
400127c2:	d146      	bne.n	40012852 <ddr3TipPbs+0xe06>
400127c4:	9600      	str	r6, [sp, #0]
400127c6:	4628      	mov	r0, r5
400127c8:	9401      	str	r4, [sp, #4]
400127ca:	4621      	mov	r1, r4
400127cc:	f8d8 3000 	ldr.w	r3, [r8]
400127d0:	011b      	lsls	r3, r3, #4
400127d2:	3315      	adds	r3, #21
400127d4:	9302      	str	r3, [sp, #8]
400127d6:	4b3a      	ldr	r3, [pc, #232]	; (400128c0 <ddr3TipPbs+0xe74>)
400127d8:	5cf2      	ldrb	r2, [r6, r3]
400127da:	4b34      	ldr	r3, [pc, #208]	; (400128ac <ddr3TipPbs+0xe60>)
400127dc:	5cf3      	ldrb	r3, [r6, r3]
400127de:	1ad3      	subs	r3, r2, r3
400127e0:	4622      	mov	r2, r4
400127e2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
400127e6:	105b      	asrs	r3, r3, #1
400127e8:	9303      	str	r3, [sp, #12]
400127ea:	4623      	mov	r3, r4
400127ec:	f7f8 f864 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400127f0:	6038      	str	r0, [r7, #0]
400127f2:	2800      	cmp	r0, #0
400127f4:	d12d      	bne.n	40012852 <ddr3TipPbs+0xe06>
400127f6:	f8d8 3000 	ldr.w	r3, [r8]
400127fa:	ea4f 0b86 	mov.w	fp, r6, lsl #2
400127fe:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 400128f4 <ddr3TipPbs+0xea8>
40012802:	4628      	mov	r0, r5
40012804:	9600      	str	r6, [sp, #0]
40012806:	4621      	mov	r1, r4
40012808:	011a      	lsls	r2, r3, #4
4001280a:	445b      	add	r3, fp
4001280c:	9401      	str	r4, [sp, #4]
4001280e:	3254      	adds	r2, #84	; 0x54
40012810:	9202      	str	r2, [sp, #8]
40012812:	4622      	mov	r2, r4
40012814:	f81c 3003 	ldrb.w	r3, [ip, r3]
40012818:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4001281c:	9303      	str	r3, [sp, #12]
4001281e:	4623      	mov	r3, r4
40012820:	f7f8 f84a 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40012824:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40012828:	6038      	str	r0, [r7, #0]
4001282a:	b990      	cbnz	r0, 40012852 <ddr3TipPbs+0xe06>
4001282c:	f8d8 3000 	ldr.w	r3, [r8]
40012830:	4628      	mov	r0, r5
40012832:	9600      	str	r6, [sp, #0]
40012834:	4621      	mov	r1, r4
40012836:	449b      	add	fp, r3
40012838:	9401      	str	r4, [sp, #4]
4001283a:	011a      	lsls	r2, r3, #4
4001283c:	3255      	adds	r2, #85	; 0x55
4001283e:	9202      	str	r2, [sp, #8]
40012840:	f81c 300b 	ldrb.w	r3, [ip, fp]
40012844:	4622      	mov	r2, r4
40012846:	9303      	str	r3, [sp, #12]
40012848:	4623      	mov	r3, r4
4001284a:	f7f8 f835 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001284e:	6038      	str	r0, [r7, #0]
40012850:	b160      	cbz	r0, 4001286c <ddr3TipPbs+0xe20>
40012852:	f7fe ffff 	bl	40011854 <gtBreakOnFail>
40012856:	6838      	ldr	r0, [r7, #0]
40012858:	e098      	b.n	4001298c <ddr3TipPbs+0xf40>
4001285a:	ebc7 070b 	rsb	r7, r7, fp
4001285e:	4a25      	ldr	r2, [pc, #148]	; (400128f4 <ddr3TipPbs+0xea8>)
40012860:	eb03 0386 	add.w	r3, r3, r6, lsl #2
40012864:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
40012868:	107f      	asrs	r7, r7, #1
4001286a:	54d7      	strb	r7, [r2, r3]
4001286c:	4811      	ldr	r0, [pc, #68]	; (400128b4 <ddr3TipPbs+0xe68>)
4001286e:	7803      	ldrb	r3, [r0, #0]
40012870:	2b02      	cmp	r3, #2
40012872:	d809      	bhi.n	40012888 <ddr3TipPbs+0xe3c>
40012874:	4b12      	ldr	r3, [pc, #72]	; (400128c0 <ddr3TipPbs+0xe74>)
40012876:	4649      	mov	r1, r9
40012878:	481f      	ldr	r0, [pc, #124]	; (400128f8 <ddr3TipPbs+0xeac>)
4001287a:	5cf2      	ldrb	r2, [r6, r3]
4001287c:	4b0b      	ldr	r3, [pc, #44]	; (400128ac <ddr3TipPbs+0xe60>)
4001287e:	5cf3      	ldrb	r3, [r6, r3]
40012880:	1ad2      	subs	r2, r2, r3
40012882:	434a      	muls	r2, r1
40012884:	f001 fed6 	bl	40014634 <mvPrintf>
40012888:	3601      	adds	r6, #1
4001288a:	f10a 0a08 	add.w	sl, sl, #8
4001288e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
40012892:	454e      	cmp	r6, r9
40012894:	f4ff af0a 	bcc.w	400126ac <ddr3TipPbs+0xc60>
40012898:	4b18      	ldr	r3, [pc, #96]	; (400128fc <ddr3TipPbs+0xeb0>)
4001289a:	2c01      	cmp	r4, #1
4001289c:	681a      	ldr	r2, [r3, #0]
4001289e:	ea4f 0282 	mov.w	r2, r2, lsl #2
400128a2:	d12d      	bne.n	40012900 <ddr3TipPbs+0xeb4>
400128a4:	3203      	adds	r2, #3
400128a6:	e02c      	b.n	40012902 <ddr3TipPbs+0xeb6>
400128a8:	400206fc 	strdmi	r0, [r2], -ip
400128ac:	40020701 	andmi	r0, r2, r1, lsl #14
400128b0:	400207d1 	ldrdmi	r0, [r2], -r1
400128b4:	40018748 	andmi	r8, r1, r8, asr #14
400128b8:	40016c42 	andmi	r6, r1, r2, asr #24
400128bc:	40020408 	andmi	r0, r2, r8, lsl #8
400128c0:	400206f2 	strdmi	r0, [r2], -r2
400128c4:	40020761 	andmi	r0, r2, r1, ror #14
400128c8:	40016c59 	andmi	r6, r1, r9, asr ip
400128cc:	40020428 	andmi	r0, r2, r8, lsr #8
400128d0:	400206f7 	strdmi	r0, [r2], -r7
400128d4:	40016c76 	andmi	r6, r1, r6, ror ip
400128d8:	400207c4 	andmi	r0, r2, r4, asr #15
400128dc:	40016cac 	andmi	r6, r1, ip, lsr #25
400128e0:	40016cc9 	andmi	r6, r1, r9, asr #25
400128e4:	400206c0 	andmi	r0, r2, r0, asr #13
400128e8:	40020706 	andmi	r0, r2, r6, lsl #14
400128ec:	400206ed 	andmi	r0, r2, sp, ror #13
400128f0:	400206c5 	andmi	r0, r2, r5, asr #13
400128f4:	4002070b 	andmi	r0, r2, fp, lsl #14
400128f8:	40016cd9 	ldrdmi	r6, [r1], -r9
400128fc:	400207cc 	andmi	r0, r2, ip, asr #15
40012900:	3201      	adds	r2, #1
40012902:	4628      	mov	r0, r5
40012904:	4925      	ldr	r1, [pc, #148]	; (4001299c <ddr3TipPbs+0xf50>)
40012906:	f7f6 f8b3 	bl	40008a70 <mvHwsDdr3TipWriteAdllValue>
4001290a:	4b25      	ldr	r3, [pc, #148]	; (400129a0 <ddr3TipPbs+0xf54>)
4001290c:	681b      	ldr	r3, [r3, #0]
4001290e:	781b      	ldrb	r3, [r3, #0]
40012910:	07db      	lsls	r3, r3, #31
40012912:	d50e      	bpl.n	40012932 <ddr3TipPbs+0xee6>
40012914:	9b19      	ldr	r3, [sp, #100]	; 0x64
40012916:	2100      	movs	r1, #0
40012918:	4628      	mov	r0, r5
4001291a:	4c22      	ldr	r4, [pc, #136]	; (400129a4 <ddr3TipPbs+0xf58>)
4001291c:	460a      	mov	r2, r1
4001291e:	9300      	str	r3, [sp, #0]
40012920:	f04f 33ff 	mov.w	r3, #4294967295
40012924:	9301      	str	r3, [sp, #4]
40012926:	f241 63d8 	movw	r3, #5848	; 0x16d8
4001292a:	f7f7 fb15 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4001292e:	6020      	str	r0, [r4, #0]
40012930:	b980      	cbnz	r0, 40012954 <ddr3TipPbs+0xf08>
40012932:	f64f 73ff 	movw	r3, #65535	; 0xffff
40012936:	f04f 34ff 	mov.w	r4, #4294967295
4001293a:	4628      	mov	r0, r5
4001293c:	e88d 0018 	stmia.w	sp, {r3, r4}
40012940:	2101      	movs	r1, #1
40012942:	f241 03fc 	movw	r3, #4348	; 0x10fc
40012946:	2200      	movs	r2, #0
40012948:	4c16      	ldr	r4, [pc, #88]	; (400129a4 <ddr3TipPbs+0xf58>)
4001294a:	f7f7 fb05 	bl	40009f58 <mvHwsDdr3TipIFWrite>
4001294e:	4603      	mov	r3, r0
40012950:	6020      	str	r0, [r4, #0]
40012952:	b118      	cbz	r0, 4001295c <ddr3TipPbs+0xf10>
40012954:	f7fe ff7e 	bl	40011854 <gtBreakOnFail>
40012958:	6820      	ldr	r0, [r4, #0]
4001295a:	e017      	b.n	4001298c <ddr3TipPbs+0xf40>
4001295c:	4a10      	ldr	r2, [pc, #64]	; (400129a0 <ddr3TipPbs+0xf54>)
4001295e:	6812      	ldr	r2, [r2, #0]
40012960:	7810      	ldrb	r0, [r2, #0]
40012962:	f010 0001 	ands.w	r0, r0, #1
40012966:	d011      	beq.n	4001298c <ddr3TipPbs+0xf40>
40012968:	490f      	ldr	r1, [pc, #60]	; (400129a8 <ddr3TipPbs+0xf5c>)
4001296a:	e009      	b.n	40012980 <ddr3TipPbs+0xf34>
4001296c:	f892 005c 	ldrb.w	r0, [r2, #92]	; 0x5c
40012970:	fa40 f003 	asr.w	r0, r0, r3
40012974:	07c0      	lsls	r0, r0, #31
40012976:	d502      	bpl.n	4001297e <ddr3TipPbs+0xf32>
40012978:	5c58      	ldrb	r0, [r3, r1]
4001297a:	2801      	cmp	r0, #1
4001297c:	d006      	beq.n	4001298c <ddr3TipPbs+0xf40>
4001297e:	3301      	adds	r3, #1
40012980:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
40012982:	42b3      	cmp	r3, r6
40012984:	d3f2      	bcc.n	4001296c <ddr3TipPbs+0xf20>
40012986:	2000      	movs	r0, #0
40012988:	e000      	b.n	4001298c <ddr3TipPbs+0xf40>
4001298a:	2001      	movs	r0, #1
4001298c:	b01b      	add	sp, #108	; 0x6c
4001298e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40012992:	780e      	ldrb	r6, [r1, #0]
40012994:	07f6      	lsls	r6, r6, #31
40012996:	f57f ac17 	bpl.w	400121c8 <ddr3TipPbs+0x77c>
4001299a:	e413      	b.n	400121c4 <ddr3TipPbs+0x778>
4001299c:	40020720 	andmi	r0, r2, r0, lsr #14
400129a0:	40020428 	andmi	r0, r2, r8, lsr #8
400129a4:	400206c0 	andmi	r0, r2, r0, asr #13
400129a8:	400206f7 	strdmi	r0, [r2], -r7

Disassembly of section .text.ddr3TipPbsTx:

400129ac <ddr3TipPbsTx>:
ddr3TipPbsTx():
400129ac:	2100      	movs	r1, #0
400129ae:	f7ff b84d 	b.w	40011a4c <ddr3TipPbs>

Disassembly of section .text.ddr3TipPbsRx:

400129b2 <ddr3TipPbsRx>:
ddr3TipPbsRx():
400129b2:	2101      	movs	r1, #1
400129b4:	f7ff b84a 	b.w	40011a4c <ddr3TipPbs>

Disassembly of section .text.ddr3TipCentralization:

400129b8 <ddr3TipCentralization>:
ddr3TipCentralization():
400129b8:	4b5c      	ldr	r3, [pc, #368]	; (40012b2c <ddr3TipCentralization+0x174>)
400129ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400129be:	4682      	mov	sl, r0
400129c0:	b0ab      	sub	sp, #172	; 0xac
400129c2:	7818      	ldrb	r0, [r3, #0]
400129c4:	4689      	mov	r9, r1
400129c6:	f7f5 fe45 	bl	40008654 <ddr3TipGetResultPtr>
400129ca:	2102      	movs	r1, #2
400129cc:	f1b9 0f00 	cmp.w	r9, #0
400129d0:	bf0c      	ite	eq
400129d2:	2740      	moveq	r7, #64	; 0x40
400129d4:	2700      	movne	r7, #0
400129d6:	9714      	str	r7, [sp, #80]	; 0x50
400129d8:	9016      	str	r0, [sp, #88]	; 0x58
400129da:	4650      	mov	r0, sl
400129dc:	f7fe f956 	bl	40010c8c <ddr3TipDevAttrGet>
400129e0:	4b53      	ldr	r3, [pc, #332]	; (40012b30 <ddr3TipCentralization+0x178>)
400129e2:	681b      	ldr	r3, [r3, #0]
400129e4:	781b      	ldrb	r3, [r3, #0]
400129e6:	07da      	lsls	r2, r3, #31
400129e8:	4604      	mov	r4, r0
400129ea:	d51e      	bpl.n	40012a2a <ddr3TipCentralization+0x72>
400129ec:	2100      	movs	r1, #0
400129ee:	ab28      	add	r3, sp, #160	; 0xa0
400129f0:	4650      	mov	r0, sl
400129f2:	9300      	str	r3, [sp, #0]
400129f4:	460a      	mov	r2, r1
400129f6:	f04f 33ff 	mov.w	r3, #4294967295
400129fa:	9301      	str	r3, [sp, #4]
400129fc:	f241 63d8 	movw	r3, #5848	; 0x16d8
40012a00:	f7f7 fdc8 	bl	4000a594 <mvHwsDdr3TipIFRead>
40012a04:	4d4b      	ldr	r5, [pc, #300]	; (40012b34 <ddr3TipCentralization+0x17c>)
40012a06:	4601      	mov	r1, r0
40012a08:	6028      	str	r0, [r5, #0]
40012a0a:	b950      	cbnz	r0, 40012a22 <ddr3TipCentralization+0x6a>
40012a0c:	2308      	movs	r3, #8
40012a0e:	4650      	mov	r0, sl
40012a10:	9300      	str	r3, [sp, #0]
40012a12:	460a      	mov	r2, r1
40012a14:	9301      	str	r3, [sp, #4]
40012a16:	f241 63d8 	movw	r3, #5848	; 0x16d8
40012a1a:	f7f7 fa9d 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40012a1e:	6028      	str	r0, [r5, #0]
40012a20:	b118      	cbz	r0, 40012a2a <ddr3TipCentralization+0x72>
40012a22:	f7fe ff17 	bl	40011854 <gtBreakOnFail>
40012a26:	6828      	ldr	r0, [r5, #0]
40012a28:	e38f      	b.n	4001314a <ddr3TipCentralization+0x792>
40012a2a:	4b43      	ldr	r3, [pc, #268]	; (40012b38 <ddr3TipCentralization+0x180>)
40012a2c:	681b      	ldr	r3, [r3, #0]
40012a2e:	009b      	lsls	r3, r3, #2
40012a30:	f1b9 0f00 	cmp.w	r9, #0
40012a34:	d108      	bne.n	40012a48 <ddr3TipCentralization+0x90>
40012a36:	3301      	adds	r3, #1
40012a38:	f04f 0840 	mov.w	r8, #64	; 0x40
40012a3c:	9319      	str	r3, [sp, #100]	; 0x64
40012a3e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
40012a42:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
40012a46:	e007      	b.n	40012a58 <ddr3TipCentralization+0xa0>
40012a48:	3303      	adds	r3, #3
40012a4a:	f04f 0c20 	mov.w	ip, #32
40012a4e:	2701      	movs	r7, #1
40012a50:	9319      	str	r3, [sp, #100]	; 0x64
40012a52:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
40012a56:	9713      	str	r7, [sp, #76]	; 0x4c
40012a58:	4b35      	ldr	r3, [pc, #212]	; (40012b30 <ddr3TipCentralization+0x178>)
40012a5a:	b2e4      	uxtb	r4, r4
40012a5c:	9417      	str	r4, [sp, #92]	; 0x5c
40012a5e:	6819      	ldr	r1, [r3, #0]
40012a60:	780b      	ldrb	r3, [r1, #0]
40012a62:	07db      	lsls	r3, r3, #31
40012a64:	d51f      	bpl.n	40012aa6 <ddr3TipCentralization+0xee>
40012a66:	2205      	movs	r2, #5
40012a68:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
40012a6c:	4d33      	ldr	r5, [pc, #204]	; (40012b3c <ddr3TipCentralization+0x184>)
40012a6e:	2300      	movs	r3, #0
40012a70:	fb02 f209 	mul.w	r2, r2, r9
40012a74:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40012a78:	4831      	ldr	r0, [pc, #196]	; (40012b40 <ddr3TipCentralization+0x188>)
40012a7a:	f108 34ff 	add.w	r4, r8, #4294967295
40012a7e:	4e31      	ldr	r6, [pc, #196]	; (40012b44 <ddr3TipCentralization+0x18c>)
40012a80:	4464      	add	r4, ip
40012a82:	1955      	adds	r5, r2, r5
40012a84:	1812      	adds	r2, r2, r0
40012a86:	e00a      	b.n	40012a9e <ddr3TipCentralization+0xe6>
40012a88:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
40012a8c:	fa40 f003 	asr.w	r0, r0, r3
40012a90:	07c7      	lsls	r7, r0, #31
40012a92:	d503      	bpl.n	40012a9c <ddr3TipCentralization+0xe4>
40012a94:	2000      	movs	r0, #0
40012a96:	54ec      	strb	r4, [r5, r3]
40012a98:	5598      	strb	r0, [r3, r6]
40012a9a:	54d0      	strb	r0, [r2, r3]
40012a9c:	3301      	adds	r3, #1
40012a9e:	9f17      	ldr	r7, [sp, #92]	; 0x5c
40012aa0:	b2d8      	uxtb	r0, r3
40012aa2:	42b8      	cmp	r0, r7
40012aa4:	d3f0      	bcc.n	40012a88 <ddr3TipCentralization+0xd0>
40012aa6:	4b28      	ldr	r3, [pc, #160]	; (40012b48 <ddr3TipCentralization+0x190>)
40012aa8:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
40012aac:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
40012ab0:	681e      	ldr	r6, [r3, #0]
40012ab2:	e1ff      	b.n	40012eb4 <ddr3TipCentralization+0x4fc>
40012ab4:	9f10      	ldr	r7, [sp, #64]	; 0x40
40012ab6:	2200      	movs	r2, #0
40012ab8:	4b1d      	ldr	r3, [pc, #116]	; (40012b30 <ddr3TipCentralization+0x178>)
40012aba:	2101      	movs	r1, #1
40012abc:	3f01      	subs	r7, #1
40012abe:	970f      	str	r7, [sp, #60]	; 0x3c
40012ac0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
40012ac2:	9200      	str	r2, [sp, #0]
40012ac4:	9201      	str	r2, [sp, #4]
40012ac6:	9202      	str	r2, [sp, #8]
40012ac8:	9203      	str	r2, [sp, #12]
40012aca:	9704      	str	r7, [sp, #16]
40012acc:	681b      	ldr	r3, [r3, #0]
40012ace:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
40012ad0:	9811      	ldr	r0, [sp, #68]	; 0x44
40012ad2:	781b      	ldrb	r3, [r3, #0]
40012ad4:	9206      	str	r2, [sp, #24]
40012ad6:	9707      	str	r7, [sp, #28]
40012ad8:	9305      	str	r3, [sp, #20]
40012ada:	b2f3      	uxtb	r3, r6
40012adc:	9309      	str	r3, [sp, #36]	; 0x24
40012ade:	2302      	movs	r3, #2
40012ae0:	930a      	str	r3, [sp, #40]	; 0x28
40012ae2:	ab29      	add	r3, sp, #164	; 0xa4
40012ae4:	930d      	str	r3, [sp, #52]	; 0x34
40012ae6:	460b      	mov	r3, r1
40012ae8:	9708      	str	r7, [sp, #32]
40012aea:	4637      	mov	r7, r6
40012aec:	920b      	str	r2, [sp, #44]	; 0x2c
40012aee:	920c      	str	r2, [sp, #48]	; 0x30
40012af0:	f7fb faba 	bl	4000e068 <ddr3TipIpTrainingWrapper>
40012af4:	4b15      	ldr	r3, [pc, #84]	; (40012b4c <ddr3TipCentralization+0x194>)
40012af6:	9812      	ldr	r0, [sp, #72]	; 0x48
40012af8:	4a12      	ldr	r2, [pc, #72]	; (40012b44 <ddr3TipCentralization+0x18c>)
40012afa:	681d      	ldr	r5, [r3, #0]
40012afc:	2305      	movs	r3, #5
40012afe:	eb00 0b05 	add.w	fp, r0, r5
40012b02:	fb03 2905 	mla	r9, r3, r5, r2
40012b06:	fb03 fb0b 	mul.w	fp, r3, fp
40012b0a:	4b0c      	ldr	r3, [pc, #48]	; (40012b3c <ddr3TipCentralization+0x184>)
40012b0c:	eb0b 0a03 	add.w	sl, fp, r3
40012b10:	4b0b      	ldr	r3, [pc, #44]	; (40012b40 <ddr3TipCentralization+0x188>)
40012b12:	449b      	add	fp, r3
40012b14:	e1c8      	b.n	40012ea8 <ddr3TipCentralization+0x4f0>
40012b16:	4b06      	ldr	r3, [pc, #24]	; (40012b30 <ddr3TipCentralization+0x178>)
40012b18:	681a      	ldr	r2, [r3, #0]
40012b1a:	7812      	ldrb	r2, [r2, #0]
40012b1c:	fa42 f205 	asr.w	r2, r2, r5
40012b20:	07d6      	lsls	r6, r2, #31
40012b22:	f140 81ba 	bpl.w	40012e9a <ddr3TipCentralization+0x4e2>
40012b26:	2400      	movs	r4, #0
40012b28:	4e09      	ldr	r6, [pc, #36]	; (40012b50 <ddr3TipCentralization+0x198>)
40012b2a:	e1ad      	b.n	40012e88 <ddr3TipCentralization+0x4d0>
40012b2c:	400207d1 	ldrdmi	r0, [r2], -r1
40012b30:	40020428 	andmi	r0, r2, r8, lsr #8
40012b34:	400206c0 	andmi	r0, r2, r0, asr #13
40012b38:	400207cc 	andmi	r0, r2, ip, asr #15
40012b3c:	40020793 	mulmi	r2, r3, r7
40012b40:	40020789 	andmi	r0, r2, r9, lsl #15
40012b44:	4002079d 	mulmi	r2, sp, r7
40012b48:	4001911c 	andmi	r9, r1, ip, lsl r1
40012b4c:	400208d4 	ldrdmi	r0, [r2], -r4
40012b50:	40018741 	andmi	r8, r1, r1, asr #14
40012b54:	49ac      	ldr	r1, [pc, #688]	; (40012e08 <ddr3TipCentralization+0x450>)
40012b56:	680b      	ldr	r3, [r1, #0]
40012b58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40012b5c:	fa43 f304 	asr.w	r3, r3, r4
40012b60:	07d8      	lsls	r0, r3, #31
40012b62:	f140 8190 	bpl.w	40012e86 <ddr3TipCentralization+0x4ce>
40012b66:	f04f 0c02 	mov.w	ip, #2
40012b6a:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
40012b6e:	f04f 0800 	mov.w	r8, #0
40012b72:	46b9      	mov	r9, r7
40012b74:	4627      	mov	r7, r4
40012b76:	4664      	mov	r4, ip
40012b78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40012b7a:	ea4f 0c88 	mov.w	ip, r8, lsl #2
40012b7e:	f10d 0e94 	add.w	lr, sp, #148	; 0x94
40012b82:	2280      	movs	r2, #128	; 0x80
40012b84:	4629      	mov	r1, r5
40012b86:	e88d 0104 	stmia.w	sp, {r2, r8}
40012b8a:	9302      	str	r3, [sp, #8]
40012b8c:	2200      	movs	r2, #0
40012b8e:	eb0e 030c 	add.w	r3, lr, ip
40012b92:	9811      	ldr	r0, [sp, #68]	; 0x44
40012b94:	9306      	str	r3, [sp, #24]
40012b96:	2301      	movs	r3, #1
40012b98:	9307      	str	r3, [sp, #28]
40012b9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
40012b9c:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40012ba0:	9203      	str	r2, [sp, #12]
40012ba2:	9204      	str	r2, [sp, #16]
40012ba4:	9205      	str	r2, [sp, #20]
40012ba6:	9208      	str	r2, [sp, #32]
40012ba8:	9209      	str	r2, [sp, #36]	; 0x24
40012baa:	f7fa fdfd 	bl	4000d7a8 <ddr3TipReadTrainingResult>
40012bae:	4997      	ldr	r1, [pc, #604]	; (40012e0c <ddr3TipCentralization+0x454>)
40012bb0:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40012bb4:	6008      	str	r0, [r1, #0]
40012bb6:	2800      	cmp	r0, #0
40012bb8:	f040 8255 	bne.w	40013066 <ddr3TipCentralization+0x6ae>
40012bbc:	7833      	ldrb	r3, [r6, #0]
40012bbe:	2b02      	cmp	r3, #2
40012bc0:	d821      	bhi.n	40012c06 <ddr3TipCentralization+0x24e>
40012bc2:	aa2a      	add	r2, sp, #168	; 0xa8
40012bc4:	4992      	ldr	r1, [pc, #584]	; (40012e10 <ddr3TipCentralization+0x458>)
40012bc6:	eb02 030c 	add.w	r3, r2, ip
40012bca:	f8df c270 	ldr.w	ip, [pc, #624]	; 40012e3c <ddr3TipCentralization+0x484>
40012bce:	4891      	ldr	r0, [pc, #580]	; (40012e14 <ddr3TipCentralization+0x45c>)
40012bd0:	f853 3c14 	ldr.w	r3, [r3, #-20]
40012bd4:	9700      	str	r7, [sp, #0]
40012bd6:	681a      	ldr	r2, [r3, #0]
40012bd8:	9201      	str	r2, [sp, #4]
40012bda:	685a      	ldr	r2, [r3, #4]
40012bdc:	9202      	str	r2, [sp, #8]
40012bde:	689a      	ldr	r2, [r3, #8]
40012be0:	9203      	str	r2, [sp, #12]
40012be2:	68da      	ldr	r2, [r3, #12]
40012be4:	9204      	str	r2, [sp, #16]
40012be6:	691a      	ldr	r2, [r3, #16]
40012be8:	9205      	str	r2, [sp, #20]
40012bea:	695a      	ldr	r2, [r3, #20]
40012bec:	9206      	str	r2, [sp, #24]
40012bee:	699a      	ldr	r2, [r3, #24]
40012bf0:	9207      	str	r2, [sp, #28]
40012bf2:	464a      	mov	r2, r9
40012bf4:	69db      	ldr	r3, [r3, #28]
40012bf6:	9308      	str	r3, [sp, #32]
40012bf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
40012bfa:	2b00      	cmp	r3, #0
40012bfc:	bf08      	it	eq
40012bfe:	4661      	moveq	r1, ip
40012c00:	462b      	mov	r3, r5
40012c02:	f001 fd17 	bl	40014634 <mvPrintf>
40012c06:	f108 0801 	add.w	r8, r8, #1
40012c0a:	3c01      	subs	r4, #1
40012c0c:	fa5f f888 	uxtb.w	r8, r8
40012c10:	d1b2      	bne.n	40012b78 <ddr3TipCentralization+0x1c0>
40012c12:	46a4      	mov	ip, r4
40012c14:	463c      	mov	r4, r7
40012c16:	464f      	mov	r7, r9
40012c18:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
40012c1c:	46e0      	mov	r8, ip
40012c1e:	9b25      	ldr	r3, [sp, #148]	; 0x94
40012c20:	a921      	add	r1, sp, #132	; 0x84
40012c22:	a823      	add	r0, sp, #140	; 0x8c
40012c24:	f813 2028 	ldrb.w	r2, [r3, r8, lsl #2]
40012c28:	ab1f      	add	r3, sp, #124	; 0x7c
40012c2a:	f808 2003 	strb.w	r2, [r8, r3]
40012c2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
40012c30:	f813 3028 	ldrb.w	r3, [r3, r8, lsl #2]
40012c34:	f808 3001 	strb.w	r3, [r8, r1]
40012c38:	1c59      	adds	r1, r3, #1
40012c3a:	1a89      	subs	r1, r1, r2
40012c3c:	b2c9      	uxtb	r1, r1
40012c3e:	f808 1000 	strb.w	r1, [r8, r0]
40012c42:	7830      	ldrb	r0, [r6, #0]
40012c44:	2801      	cmp	r0, #1
40012c46:	d80a      	bhi.n	40012c5e <ddr3TipCentralization+0x2a6>
40012c48:	9201      	str	r2, [sp, #4]
40012c4a:	4a73      	ldr	r2, [pc, #460]	; (40012e18 <ddr3TipCentralization+0x460>)
40012c4c:	9302      	str	r3, [sp, #8]
40012c4e:	462b      	mov	r3, r5
40012c50:	9400      	str	r4, [sp, #0]
40012c52:	9103      	str	r1, [sp, #12]
40012c54:	4871      	ldr	r0, [pc, #452]	; (40012e1c <ddr3TipCentralization+0x464>)
40012c56:	6811      	ldr	r1, [r2, #0]
40012c58:	463a      	mov	r2, r7
40012c5a:	f001 fceb 	bl	40014634 <mvPrintf>
40012c5e:	f108 0801 	add.w	r8, r8, #1
40012c62:	f1b8 0f08 	cmp.w	r8, #8
40012c66:	d1da      	bne.n	40012c1e <ddr3TipCentralization+0x266>
40012c68:	9825      	ldr	r0, [sp, #148]	; 0x94
40012c6a:	2100      	movs	r1, #0
40012c6c:	f7fa fac4 	bl	4000d1f8 <ddr3TipIsPupLock>
40012c70:	b170      	cbz	r0, 40012c90 <ddr3TipCentralization+0x2d8>
40012c72:	9826      	ldr	r0, [sp, #152]	; 0x98
40012c74:	2100      	movs	r1, #0
40012c76:	f7fa fabf 	bl	4000d1f8 <ddr3TipIsPupLock>
40012c7a:	b148      	cbz	r0, 40012c90 <ddr3TipCentralization+0x2d8>
40012c7c:	7833      	ldrb	r3, [r6, #0]
40012c7e:	2b02      	cmp	r3, #2
40012c80:	d848      	bhi.n	40012d14 <ddr3TipCentralization+0x35c>
40012c82:	4867      	ldr	r0, [pc, #412]	; (40012e20 <ddr3TipCentralization+0x468>)
40012c84:	4639      	mov	r1, r7
40012c86:	462a      	mov	r2, r5
40012c88:	4623      	mov	r3, r4
40012c8a:	f001 fcd3 	bl	40014634 <mvPrintf>
40012c8e:	e041      	b.n	40012d14 <ddr3TipCentralization+0x35c>
40012c90:	7833      	ldrb	r3, [r6, #0]
40012c92:	2b02      	cmp	r3, #2
40012c94:	d805      	bhi.n	40012ca2 <ddr3TipCentralization+0x2ea>
40012c96:	4863      	ldr	r0, [pc, #396]	; (40012e24 <ddr3TipCentralization+0x46c>)
40012c98:	4639      	mov	r1, r7
40012c9a:	462a      	mov	r2, r5
40012c9c:	4623      	mov	r3, r4
40012c9e:	f001 fcc9 	bl	40014634 <mvPrintf>
40012ca2:	f819 3004 	ldrb.w	r3, [r9, r4]
40012ca6:	2b01      	cmp	r3, #1
40012ca8:	d109      	bne.n	40012cbe <ddr3TipCentralization+0x306>
40012caa:	7833      	ldrb	r3, [r6, #0]
40012cac:	2b01      	cmp	r3, #1
40012cae:	f200 80ea 	bhi.w	40012e86 <ddr3TipCentralization+0x4ce>
40012cb2:	485d      	ldr	r0, [pc, #372]	; (40012e28 <ddr3TipCentralization+0x470>)
40012cb4:	4629      	mov	r1, r5
40012cb6:	4622      	mov	r2, r4
40012cb8:	f001 fcbc 	bl	40014634 <mvPrintf>
40012cbc:	e0e3      	b.n	40012e86 <ddr3TipCentralization+0x4ce>
40012cbe:	f04f 0800 	mov.w	r8, #0
40012cc2:	ab1f      	add	r3, sp, #124	; 0x7c
40012cc4:	f818 3003 	ldrb.w	r3, [r8, r3]
40012cc8:	b173      	cbz	r3, 40012ce8 <ddr3TipCentralization+0x330>
40012cca:	ab21      	add	r3, sp, #132	; 0x84
40012ccc:	f818 2003 	ldrb.w	r2, [r8, r3]
40012cd0:	b952      	cbnz	r2, 40012ce8 <ddr3TipCentralization+0x330>
40012cd2:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40012cd6:	f10c 32ff 	add.w	r2, ip, #4294967295
40012cda:	f808 2003 	strb.w	r2, [r8, r3]
40012cde:	7833      	ldrb	r3, [r6, #0]
40012ce0:	2b01      	cmp	r3, #1
40012ce2:	d80d      	bhi.n	40012d00 <ddr3TipCentralization+0x348>
40012ce4:	4851      	ldr	r0, [pc, #324]	; (40012e2c <ddr3TipCentralization+0x474>)
40012ce6:	e006      	b.n	40012cf6 <ddr3TipCentralization+0x33e>
40012ce8:	7833      	ldrb	r3, [r6, #0]
40012cea:	2001      	movs	r0, #1
40012cec:	f809 0004 	strb.w	r0, [r9, r4]
40012cf0:	2b01      	cmp	r3, #1
40012cf2:	d805      	bhi.n	40012d00 <ddr3TipCentralization+0x348>
40012cf4:	484e      	ldr	r0, [pc, #312]	; (40012e30 <ddr3TipCentralization+0x478>)
40012cf6:	4629      	mov	r1, r5
40012cf8:	4622      	mov	r2, r4
40012cfa:	4643      	mov	r3, r8
40012cfc:	f001 fc9a 	bl	40014634 <mvPrintf>
40012d00:	f108 0801 	add.w	r8, r8, #1
40012d04:	f1b8 0f08 	cmp.w	r8, #8
40012d08:	d1db      	bne.n	40012cc2 <ddr3TipCentralization+0x30a>
40012d0a:	f819 3004 	ldrb.w	r3, [r9, r4]
40012d0e:	2b01      	cmp	r3, #1
40012d10:	f000 80b9 	beq.w	40012e86 <ddr3TipCentralization+0x4ce>
40012d14:	a823      	add	r0, sp, #140	; 0x8c
40012d16:	f7fa fa80 	bl	4000d21a <ddr3TipGetBufMin>
40012d1a:	4680      	mov	r8, r0
40012d1c:	a821      	add	r0, sp, #132	; 0x84
40012d1e:	f7fa fa7c 	bl	4000d21a <ddr3TipGetBufMin>
40012d22:	9015      	str	r0, [sp, #84]	; 0x54
40012d24:	a81f      	add	r0, sp, #124	; 0x7c
40012d26:	f7fa fa83 	bl	4000d230 <ddr3TipGetBufMax>
40012d2a:	9018      	str	r0, [sp, #96]	; 0x60
40012d2c:	a81f      	add	r0, sp, #124	; 0x7c
40012d2e:	f7fa fa7f 	bl	4000d230 <ddr3TipGetBufMax>
40012d32:	901a      	str	r0, [sp, #104]	; 0x68
40012d34:	a81f      	add	r0, sp, #124	; 0x7c
40012d36:	f7fa fa70 	bl	4000d21a <ddr3TipGetBufMin>
40012d3a:	901b      	str	r0, [sp, #108]	; 0x6c
40012d3c:	a821      	add	r0, sp, #132	; 0x84
40012d3e:	f7fa fa77 	bl	4000d230 <ddr3TipGetBufMax>
40012d42:	901c      	str	r0, [sp, #112]	; 0x70
40012d44:	a821      	add	r0, sp, #132	; 0x84
40012d46:	f7fa fa68 	bl	4000d21a <ddr3TipGetBufMin>
40012d4a:	901d      	str	r0, [sp, #116]	; 0x74
40012d4c:	a821      	add	r0, sp, #132	; 0x84
40012d4e:	f7fa fa64 	bl	4000d21a <ddr3TipGetBufMin>
40012d52:	4684      	mov	ip, r0
40012d54:	a81f      	add	r0, sp, #124	; 0x7c
40012d56:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40012d5a:	f7fa fa69 	bl	4000d230 <ddr3TipGetBufMax>
40012d5e:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40012d62:	f81a 3004 	ldrb.w	r3, [sl, r4]
40012d66:	f81b 2004 	ldrb.w	r2, [fp, r4]
40012d6a:	7831      	ldrb	r1, [r6, #0]
40012d6c:	459c      	cmp	ip, r3
40012d6e:	bf38      	it	cc
40012d70:	4663      	movcc	r3, ip
40012d72:	b2db      	uxtb	r3, r3
40012d74:	f80a 3004 	strb.w	r3, [sl, r4]
40012d78:	4290      	cmp	r0, r2
40012d7a:	bf28      	it	cs
40012d7c:	4602      	movcs	r2, r0
40012d7e:	2902      	cmp	r1, #2
40012d80:	b2d2      	uxtb	r2, r2
40012d82:	f80b 2004 	strb.w	r2, [fp, r4]
40012d86:	d82a      	bhi.n	40012dde <ddr3TipCentralization+0x426>
40012d88:	f8dd e054 	ldr.w	lr, [sp, #84]	; 0x54
40012d8c:	f8cd 8000 	str.w	r8, [sp]
40012d90:	f10e 0101 	add.w	r1, lr, #1
40012d94:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
40012d98:	9005      	str	r0, [sp, #20]
40012d9a:	ebce 0101 	rsb	r1, lr, r1
40012d9e:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
40012da2:	9207      	str	r2, [sp, #28]
40012da4:	462a      	mov	r2, r5
40012da6:	b2c9      	uxtb	r1, r1
40012da8:	9101      	str	r1, [sp, #4]
40012daa:	ebc1 0108 	rsb	r1, r1, r8
40012dae:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
40012db2:	9308      	str	r3, [sp, #32]
40012db4:	4623      	mov	r3, r4
40012db6:	b2c9      	uxtb	r1, r1
40012db8:	9102      	str	r1, [sp, #8]
40012dba:	ebce 0108 	rsb	r1, lr, r8
40012dbe:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
40012dc2:	f8dd e074 	ldr.w	lr, [sp, #116]	; 0x74
40012dc6:	b2c9      	uxtb	r1, r1
40012dc8:	9103      	str	r1, [sp, #12]
40012dca:	ebce 0108 	rsb	r1, lr, r8
40012dce:	4819      	ldr	r0, [pc, #100]	; (40012e34 <ddr3TipCentralization+0x47c>)
40012dd0:	f8cd c018 	str.w	ip, [sp, #24]
40012dd4:	b2c9      	uxtb	r1, r1
40012dd6:	9104      	str	r1, [sp, #16]
40012dd8:	4639      	mov	r1, r7
40012dda:	f001 fc2b 	bl	40014634 <mvPrintf>
40012dde:	4b16      	ldr	r3, [pc, #88]	; (40012e38 <ddr3TipCentralization+0x480>)
40012de0:	681b      	ldr	r3, [r3, #0]
40012de2:	2b00      	cmp	r3, #0
40012de4:	d14f      	bne.n	40012e86 <ddr3TipCentralization+0x4ce>
40012de6:	f81b 2004 	ldrb.w	r2, [fp, r4]
40012dea:	f81a 3004 	ldrb.w	r3, [sl, r4]
40012dee:	1d51      	adds	r1, r2, #5
40012df0:	428b      	cmp	r3, r1
40012df2:	f340 81ad 	ble.w	40013150 <ddr3TipCentralization+0x798>
40012df6:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
40012dfa:	1c58      	adds	r0, r3, #1
40012dfc:	eb02 0108 	add.w	r1, r2, r8
40012e00:	4288      	cmp	r0, r1
40012e02:	db25      	blt.n	40012e50 <ddr3TipCentralization+0x498>
40012e04:	e1a4      	b.n	40013150 <ddr3TipCentralization+0x798>
40012e06:	bf00      	nop
40012e08:	40020428 	andmi	r0, r2, r8, lsr #8
40012e0c:	400206c0 	andmi	r0, r2, r0, asr #13
40012e10:	4001500e 	andmi	r5, r1, lr
40012e14:	40016d05 	andmi	r6, r1, r5, lsl #26
40012e18:	400207cc 	andmi	r0, r2, ip, asr #15
40012e1c:	40016d4b 	andmi	r6, r1, fp, asr #26
40012e20:	40016d9d 	mulmi	r1, sp, sp
40012e24:	40016dbf 			; <UNDEFINED> instruction: 0x40016dbf
40012e28:	40016de0 	andmi	r6, r1, r0, ror #27
40012e2c:	40016df6 	strdmi	r6, [r1], -r6	; <UNPREDICTABLE>
40012e30:	40016e19 	andmi	r6, r1, r9, lsl lr
40012e34:	40016e3c 	andmi	r6, r1, ip, lsr lr
40012e38:	400207f4 	strdmi	r0, [r2], -r4
40012e3c:	4001500b 	andmi	r5, r1, fp
40012e40:	b933      	cbnz	r3, 40012e50 <ddr3TipCentralization+0x498>
40012e42:	980f      	ldr	r0, [sp, #60]	; 0x3c
40012e44:	4282      	cmp	r2, r0
40012e46:	f000 8187 	beq.w	40013158 <ddr3TipCentralization+0x7a0>
40012e4a:	4283      	cmp	r3, r0
40012e4c:	f040 8184 	bne.w	40013158 <ddr3TipCentralization+0x7a0>
40012e50:	7833      	ldrb	r3, [r6, #0]
40012e52:	2b02      	cmp	r3, #2
40012e54:	d817      	bhi.n	40012e86 <ddr3TipCentralization+0x4ce>
40012e56:	48a8      	ldr	r0, [pc, #672]	; (400130f8 <ddr3TipCentralization+0x740>)
40012e58:	4639      	mov	r1, r7
40012e5a:	462a      	mov	r2, r5
40012e5c:	4623      	mov	r3, r4
40012e5e:	f001 fbe9 	bl	40014634 <mvPrintf>
40012e62:	e010      	b.n	40012e86 <ddr3TipCentralization+0x4ce>
40012e64:	e88d 000c 	stmia.w	sp, {r2, r3}
40012e68:	4639      	mov	r1, r7
40012e6a:	48a4      	ldr	r0, [pc, #656]	; (400130fc <ddr3TipCentralization+0x744>)
40012e6c:	462a      	mov	r2, r5
40012e6e:	4623      	mov	r3, r4
40012e70:	f001 fbe0 	bl	40014634 <mvPrintf>
40012e74:	4ba2      	ldr	r3, [pc, #648]	; (40013100 <ddr3TipCentralization+0x748>)
40012e76:	2001      	movs	r0, #1
40012e78:	f809 0004 	strb.w	r0, [r9, r4]
40012e7c:	681b      	ldr	r3, [r3, #0]
40012e7e:	b913      	cbnz	r3, 40012e86 <ddr3TipCentralization+0x4ce>
40012e80:	9f16      	ldr	r7, [sp, #88]	; 0x58
40012e82:	557b      	strb	r3, [r7, r5]
40012e84:	e161      	b.n	4001314a <ddr3TipCentralization+0x792>
40012e86:	3401      	adds	r4, #1
40012e88:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
40012e8c:	fa5f f884 	uxtb.w	r8, r4
40012e90:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
40012e94:	45e0      	cmp	r8, ip
40012e96:	f4ff ae5d 	bcc.w	40012b54 <ddr3TipCentralization+0x19c>
40012e9a:	3501      	adds	r5, #1
40012e9c:	f109 0905 	add.w	r9, r9, #5
40012ea0:	f10a 0a05 	add.w	sl, sl, #5
40012ea4:	f10b 0b05 	add.w	fp, fp, #5
40012ea8:	4b96      	ldr	r3, [pc, #600]	; (40013104 <ddr3TipCentralization+0x74c>)
40012eaa:	681b      	ldr	r3, [r3, #0]
40012eac:	429d      	cmp	r5, r3
40012eae:	f67f ae32 	bls.w	40012b16 <ddr3TipCentralization+0x15e>
40012eb2:	1c7e      	adds	r6, r7, #1
40012eb4:	4b94      	ldr	r3, [pc, #592]	; (40013108 <ddr3TipCentralization+0x750>)
40012eb6:	681b      	ldr	r3, [r3, #0]
40012eb8:	429e      	cmp	r6, r3
40012eba:	f67f adfb 	bls.w	40012ab4 <ddr3TipCentralization+0xfc>
40012ebe:	4b93      	ldr	r3, [pc, #588]	; (4001310c <ddr3TipCentralization+0x754>)
40012ec0:	2000      	movs	r0, #0
40012ec2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
40012ec6:	4f92      	ldr	r7, [pc, #584]	; (40013110 <ddr3TipCentralization+0x758>)
40012ec8:	681d      	ldr	r5, [r3, #0]
40012eca:	2305      	movs	r3, #5
40012ecc:	4e91      	ldr	r6, [pc, #580]	; (40013114 <ddr3TipCentralization+0x75c>)
40012ece:	eb09 0805 	add.w	r8, r9, r5
40012ed2:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
40012ed6:	fb03 7705 	mla	r7, r3, r5, r7
40012eda:	900f      	str	r0, [sp, #60]	; 0x3c
40012edc:	fb03 f808 	mul.w	r8, r3, r8
40012ee0:	4b8d      	ldr	r3, [pc, #564]	; (40013118 <ddr3TipCentralization+0x760>)
40012ee2:	f8df b260 	ldr.w	fp, [pc, #608]	; 40013144 <ddr3TipCentralization+0x78c>
40012ee6:	4446      	add	r6, r8
40012ee8:	4498      	add	r8, r3
40012eea:	e0e7      	b.n	400130bc <ddr3TipCentralization+0x704>
40012eec:	498b      	ldr	r1, [pc, #556]	; (4001311c <ddr3TipCentralization+0x764>)
40012eee:	680b      	ldr	r3, [r1, #0]
40012ef0:	781b      	ldrb	r3, [r3, #0]
40012ef2:	fa43 f305 	asr.w	r3, r3, r5
40012ef6:	07d9      	lsls	r1, r3, #31
40012ef8:	f140 80db 	bpl.w	400130b2 <ddr3TipCentralization+0x6fa>
40012efc:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
40012f00:	2000      	movs	r0, #0
40012f02:	2301      	movs	r3, #1
40012f04:	900f      	str	r0, [sp, #60]	; 0x3c
40012f06:	4604      	mov	r4, r0
40012f08:	f80c 3005 	strb.w	r3, [ip, r5]
40012f0c:	e0c4      	b.n	40013098 <ddr3TipCentralization+0x6e0>
40012f0e:	4983      	ldr	r1, [pc, #524]	; (4001311c <ddr3TipCentralization+0x764>)
40012f10:	680b      	ldr	r3, [r1, #0]
40012f12:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40012f16:	fa43 f304 	asr.w	r3, r3, r4
40012f1a:	07da      	lsls	r2, r3, #31
40012f1c:	f140 80bb 	bpl.w	40013096 <ddr3TipCentralization+0x6de>
40012f20:	5d3b      	ldrb	r3, [r7, r4]
40012f22:	2b01      	cmp	r3, #1
40012f24:	d02d      	beq.n	40012f82 <ddr3TipCentralization+0x5ca>
40012f26:	4a7e      	ldr	r2, [pc, #504]	; (40013120 <ddr3TipCentralization+0x768>)
40012f28:	6813      	ldr	r3, [r2, #0]
40012f2a:	b9c3      	cbnz	r3, 40012f5e <ddr3TipCentralization+0x5a6>
40012f2c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40012f30:	5d33      	ldrb	r3, [r6, r4]
40012f32:	f10c 32ff 	add.w	r2, ip, #4294967295
40012f36:	4293      	cmp	r3, r2
40012f38:	d108      	bne.n	40012f4c <ddr3TipCentralization+0x594>
40012f3a:	f818 2004 	ldrb.w	r2, [r8, r4]
40012f3e:	1a9a      	subs	r2, r3, r2
40012f40:	2a05      	cmp	r2, #5
40012f42:	dc03      	bgt.n	40012f4c <ddr3TipCentralization+0x594>
40012f44:	2a02      	cmp	r2, #2
40012f46:	dd01      	ble.n	40012f4c <ddr3TipCentralization+0x594>
40012f48:	2202      	movs	r2, #2
40012f4a:	553a      	strb	r2, [r7, r4]
40012f4c:	f818 2004 	ldrb.w	r2, [r8, r4]
40012f50:	b92a      	cbnz	r2, 40012f5e <ddr3TipCentralization+0x5a6>
40012f52:	2b05      	cmp	r3, #5
40012f54:	dc03      	bgt.n	40012f5e <ddr3TipCentralization+0x5a6>
40012f56:	2b02      	cmp	r3, #2
40012f58:	dd01      	ble.n	40012f5e <ddr3TipCentralization+0x5a6>
40012f5a:	2303      	movs	r3, #3
40012f5c:	553b      	strb	r3, [r7, r4]
40012f5e:	5d33      	ldrb	r3, [r6, r4]
40012f60:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40012f64:	459c      	cmp	ip, r3
40012f66:	dc0c      	bgt.n	40012f82 <ddr3TipCentralization+0x5ca>
40012f68:	9813      	ldr	r0, [sp, #76]	; 0x4c
40012f6a:	b950      	cbnz	r0, 40012f82 <ddr3TipCentralization+0x5ca>
40012f6c:	f89b 3000 	ldrb.w	r3, [fp]
40012f70:	2b02      	cmp	r3, #2
40012f72:	d802      	bhi.n	40012f7a <ddr3TipCentralization+0x5c2>
40012f74:	486b      	ldr	r0, [pc, #428]	; (40013124 <ddr3TipCentralization+0x76c>)
40012f76:	f001 fb5d 	bl	40014634 <mvPrintf>
40012f7a:	f04f 0c40 	mov.w	ip, #64	; 0x40
40012f7e:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
40012f82:	5d3b      	ldrb	r3, [r7, r4]
40012f84:	2b03      	cmp	r3, #3
40012f86:	d105      	bne.n	40012f94 <ddr3TipCentralization+0x5dc>
40012f88:	f89b 3000 	ldrb.w	r3, [fp]
40012f8c:	2b02      	cmp	r3, #2
40012f8e:	d819      	bhi.n	40012fc4 <ddr3TipCentralization+0x60c>
40012f90:	4865      	ldr	r0, [pc, #404]	; (40013128 <ddr3TipCentralization+0x770>)
40012f92:	e006      	b.n	40012fa2 <ddr3TipCentralization+0x5ea>
40012f94:	2b02      	cmp	r3, #2
40012f96:	d109      	bne.n	40012fac <ddr3TipCentralization+0x5f4>
40012f98:	f89b 3000 	ldrb.w	r3, [fp]
40012f9c:	2b02      	cmp	r3, #2
40012f9e:	d811      	bhi.n	40012fc4 <ddr3TipCentralization+0x60c>
40012fa0:	4862      	ldr	r0, [pc, #392]	; (4001312c <ddr3TipCentralization+0x774>)
40012fa2:	4629      	mov	r1, r5
40012fa4:	4622      	mov	r2, r4
40012fa6:	f001 fb45 	bl	40014634 <mvPrintf>
40012faa:	e00b      	b.n	40012fc4 <ddr3TipCentralization+0x60c>
40012fac:	b153      	cbz	r3, 40012fc4 <ddr3TipCentralization+0x60c>
40012fae:	f89b 3000 	ldrb.w	r3, [fp]
40012fb2:	2b03      	cmp	r3, #3
40012fb4:	f200 80d5 	bhi.w	40013162 <ddr3TipCentralization+0x7aa>
40012fb8:	485d      	ldr	r0, [pc, #372]	; (40013130 <ddr3TipCentralization+0x778>)
40012fba:	4629      	mov	r1, r5
40012fbc:	4622      	mov	r2, r4
40012fbe:	f001 fb39 	bl	40014634 <mvPrintf>
40012fc2:	e0ce      	b.n	40013162 <ddr3TipCentralization+0x7aa>
40012fc4:	5d32      	ldrb	r2, [r6, r4]
40012fc6:	f818 3004 	ldrb.w	r3, [r8, r4]
40012fca:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
40012fce:	18d3      	adds	r3, r2, r3
40012fd0:	ebcc 0353 	rsb	r3, ip, r3, lsr #1
40012fd4:	b2db      	uxtb	r3, r3
40012fd6:	9311      	str	r3, [sp, #68]	; 0x44
40012fd8:	f89b 3000 	ldrb.w	r3, [fp]
40012fdc:	2b01      	cmp	r3, #1
40012fde:	d804      	bhi.n	40012fea <ddr3TipCentralization+0x632>
40012fe0:	4854      	ldr	r0, [pc, #336]	; (40013134 <ddr3TipCentralization+0x77c>)
40012fe2:	4621      	mov	r1, r4
40012fe4:	9a11      	ldr	r2, [sp, #68]	; 0x44
40012fe6:	f001 fb25 	bl	40014634 <mvPrintf>
40012fea:	5d32      	ldrb	r2, [r6, r4]
40012fec:	f04f 0c00 	mov.w	ip, #0
40012ff0:	f818 3004 	ldrb.w	r3, [r8, r4]
40012ff4:	a927      	add	r1, sp, #156	; 0x9c
40012ff6:	4850      	ldr	r0, [pc, #320]	; (40013138 <ddr3TipCentralization+0x780>)
40012ff8:	1ad3      	subs	r3, r2, r3
40012ffa:	f8cd c000 	str.w	ip, [sp]
40012ffe:	3301      	adds	r3, #1
40013000:	9312      	str	r3, [sp, #72]	; 0x48
40013002:	6803      	ldr	r3, [r0, #0]
40013004:	4662      	mov	r2, ip
40013006:	9102      	str	r1, [sp, #8]
40013008:	4650      	mov	r0, sl
4001300a:	33c0      	adds	r3, #192	; 0xc0
4001300c:	4629      	mov	r1, r5
4001300e:	9301      	str	r3, [sp, #4]
40013010:	4623      	mov	r3, r4
40013012:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40013016:	f7f7 fbc9 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4001301a:	4b48      	ldr	r3, [pc, #288]	; (4001313c <ddr3TipCentralization+0x784>)
4001301c:	f1b9 0f00 	cmp.w	r9, #0
40013020:	9a27      	ldr	r2, [sp, #156]	; 0x9c
40013022:	f8dd e048 	ldr.w	lr, [sp, #72]	; 0x48
40013026:	bf08      	it	eq
40013028:	f06f 031f 	mvneq.w	r3, #31
4001302c:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
40013030:	ea03 0302 	and.w	r3, r3, r2
40013034:	4840      	ldr	r0, [pc, #256]	; (40013138 <ddr3TipCentralization+0x780>)
40013036:	bf0c      	ite	eq
40013038:	464a      	moveq	r2, r9
4001303a:	2205      	movne	r2, #5
4001303c:	fa0e f202 	lsl.w	r2, lr, r2
40013040:	9400      	str	r4, [sp, #0]
40013042:	4313      	orrs	r3, r2
40013044:	f8cd c004 	str.w	ip, [sp, #4]
40013048:	6802      	ldr	r2, [r0, #0]
4001304a:	4661      	mov	r1, ip
4001304c:	9327      	str	r3, [sp, #156]	; 0x9c
4001304e:	4650      	mov	r0, sl
40013050:	32c0      	adds	r2, #192	; 0xc0
40013052:	9303      	str	r3, [sp, #12]
40013054:	9202      	str	r2, [sp, #8]
40013056:	4663      	mov	r3, ip
40013058:	462a      	mov	r2, r5
4001305a:	f7f7 fc2d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001305e:	4a38      	ldr	r2, [pc, #224]	; (40013140 <ddr3TipCentralization+0x788>)
40013060:	4601      	mov	r1, r0
40013062:	6010      	str	r0, [r2, #0]
40013064:	b120      	cbz	r0, 40013070 <ddr3TipCentralization+0x6b8>
40013066:	f7fe fbf5 	bl	40011854 <gtBreakOnFail>
4001306a:	4b35      	ldr	r3, [pc, #212]	; (40013140 <ddr3TipCentralization+0x788>)
4001306c:	6818      	ldr	r0, [r3, #0]
4001306e:	e06c      	b.n	4001314a <ddr3TipCentralization+0x792>
40013070:	9a11      	ldr	r2, [sp, #68]	; 0x44
40013072:	460b      	mov	r3, r1
40013074:	9001      	str	r0, [sp, #4]
40013076:	9819      	ldr	r0, [sp, #100]	; 0x64
40013078:	9203      	str	r2, [sp, #12]
4001307a:	462a      	mov	r2, r5
4001307c:	9400      	str	r4, [sp, #0]
4001307e:	9002      	str	r0, [sp, #8]
40013080:	4650      	mov	r0, sl
40013082:	f7f7 fc19 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013086:	4b2e      	ldr	r3, [pc, #184]	; (40013140 <ddr3TipCentralization+0x788>)
40013088:	6018      	str	r0, [r3, #0]
4001308a:	b120      	cbz	r0, 40013096 <ddr3TipCentralization+0x6de>
4001308c:	4f2c      	ldr	r7, [pc, #176]	; (40013140 <ddr3TipCentralization+0x788>)
4001308e:	f7fe fbe1 	bl	40011854 <gtBreakOnFail>
40013092:	6838      	ldr	r0, [r7, #0]
40013094:	e059      	b.n	4001314a <ddr3TipCentralization+0x792>
40013096:	3401      	adds	r4, #1
40013098:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4001309c:	b2e3      	uxtb	r3, r4
4001309e:	4563      	cmp	r3, ip
400130a0:	f4ff af35 	bcc.w	40012f0e <ddr3TipCentralization+0x556>
400130a4:	980f      	ldr	r0, [sp, #60]	; 0x3c
400130a6:	b120      	cbz	r0, 400130b2 <ddr3TipCentralization+0x6fa>
400130a8:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
400130ac:	2300      	movs	r3, #0
400130ae:	f80c 3005 	strb.w	r3, [ip, r5]
400130b2:	3501      	adds	r5, #1
400130b4:	3705      	adds	r7, #5
400130b6:	3605      	adds	r6, #5
400130b8:	f108 0805 	add.w	r8, r8, #5
400130bc:	4811      	ldr	r0, [pc, #68]	; (40013104 <ddr3TipCentralization+0x74c>)
400130be:	6803      	ldr	r3, [r0, #0]
400130c0:	429d      	cmp	r5, r3
400130c2:	f67f af13 	bls.w	40012eec <ddr3TipCentralization+0x534>
400130c6:	4b15      	ldr	r3, [pc, #84]	; (4001311c <ddr3TipCentralization+0x764>)
400130c8:	681b      	ldr	r3, [r3, #0]
400130ca:	781b      	ldrb	r3, [r3, #0]
400130cc:	07db      	lsls	r3, r3, #31
400130ce:	d53b      	bpl.n	40013148 <ddr3TipCentralization+0x790>
400130d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
400130d2:	2100      	movs	r1, #0
400130d4:	4650      	mov	r0, sl
400130d6:	4c1a      	ldr	r4, [pc, #104]	; (40013140 <ddr3TipCentralization+0x788>)
400130d8:	460a      	mov	r2, r1
400130da:	9300      	str	r3, [sp, #0]
400130dc:	f04f 33ff 	mov.w	r3, #4294967295
400130e0:	9301      	str	r3, [sp, #4]
400130e2:	f241 63d8 	movw	r3, #5848	; 0x16d8
400130e6:	f7f6 ff37 	bl	40009f58 <mvHwsDdr3TipIFWrite>
400130ea:	6020      	str	r0, [r4, #0]
400130ec:	b360      	cbz	r0, 40013148 <ddr3TipCentralization+0x790>
400130ee:	f7fe fbb1 	bl	40011854 <gtBreakOnFail>
400130f2:	6820      	ldr	r0, [r4, #0]
400130f4:	e029      	b.n	4001314a <ddr3TipCentralization+0x792>
400130f6:	bf00      	nop
400130f8:	40016ec7 	andmi	r6, r1, r7, asr #29
400130fc:	40016ee8 	andmi	r6, r1, r8, ror #29
40013100:	400207e8 	andmi	r0, r2, r8, ror #15
40013104:	400208d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
40013108:	40019118 	andmi	r9, r1, r8, lsl r1
4001310c:	400208d4 	ldrdmi	r0, [r2], -r4
40013110:	4002079d 	mulmi	r2, sp, r7
40013114:	40020793 	mulmi	r2, r3, r7
40013118:	40020789 	andmi	r0, r2, r9, lsl #15
4001311c:	40020428 	andmi	r0, r2, r8, lsr #8
40013120:	400207f4 	strdmi	r0, [r2], -r4
40013124:	40016f20 	andmi	r6, r1, r0, lsr #30
40013128:	40016f35 	andmi	r6, r1, r5, lsr pc
4001312c:	40016f4d 	andmi	r6, r1, sp, asr #30
40013130:	40016f65 	andmi	r6, r1, r5, ror #30
40013134:	40016f79 	andmi	r6, r1, r9, ror pc
40013138:	400207cc 	andmi	r0, r2, ip, asr #15
4001313c:	fffffc00 			; <UNDEFINED> instruction: 0xfffffc00
40013140:	400206c0 	andmi	r0, r2, r0, asr #13
40013144:	40018741 	andmi	r8, r1, r1, asr #14
40013148:	980f      	ldr	r0, [sp, #60]	; 0x3c
4001314a:	b02b      	add	sp, #172	; 0xac
4001314c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40013150:	2a00      	cmp	r2, #0
40013152:	f43f ae75 	beq.w	40012e40 <ddr3TipCentralization+0x488>
40013156:	e674      	b.n	40012e42 <ddr3TipCentralization+0x48a>
40013158:	7831      	ldrb	r1, [r6, #0]
4001315a:	2902      	cmp	r1, #2
4001315c:	f63f ae8a 	bhi.w	40012e74 <ddr3TipCentralization+0x4bc>
40013160:	e680      	b.n	40012e64 <ddr3TipCentralization+0x4ac>
40013162:	2101      	movs	r1, #1
40013164:	910f      	str	r1, [sp, #60]	; 0x3c
40013166:	e796      	b.n	40013096 <ddr3TipCentralization+0x6de>

Disassembly of section .text.ddr3TipCentralizationTx:

40013168 <ddr3TipCentralizationTx>:
ddr3TipCentralizationTx():
40013168:	b510      	push	{r4, lr}
4001316a:	2100      	movs	r1, #0
4001316c:	f7ff fc24 	bl	400129b8 <ddr3TipCentralization>
40013170:	4c03      	ldr	r4, [pc, #12]	; (40013180 <ddr3TipCentralizationTx+0x18>)
40013172:	6020      	str	r0, [r4, #0]
40013174:	b110      	cbz	r0, 4001317c <ddr3TipCentralizationTx+0x14>
40013176:	f7fe fb6d 	bl	40011854 <gtBreakOnFail>
4001317a:	6820      	ldr	r0, [r4, #0]
4001317c:	bd10      	pop	{r4, pc}
4001317e:	bf00      	nop
40013180:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipSpecialRx:

40013184 <ddr3TipSpecialRx>:
ddr3TipSpecialRx():
40013184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40013188:	b09f      	sub	sp, #124	; 0x7c
4001318a:	2102      	movs	r1, #2
4001318c:	2400      	movs	r4, #0
4001318e:	4606      	mov	r6, r0
40013190:	941c      	str	r4, [sp, #112]	; 0x70
40013192:	f7fd fd7b 	bl	40010c8c <ddr3TipDevAttrGet>
40013196:	4b96      	ldr	r3, [pc, #600]	; (400133f0 <ddr3TipSpecialRx+0x26c>)
40013198:	4a96      	ldr	r2, [pc, #600]	; (400133f4 <ddr3TipSpecialRx+0x270>)
4001319a:	681b      	ldr	r3, [r3, #0]
4001319c:	7811      	ldrb	r1, [r2, #0]
4001319e:	b2c0      	uxtb	r0, r0
400131a0:	9011      	str	r0, [sp, #68]	; 0x44
400131a2:	2001      	movs	r0, #1
400131a4:	fa00 f303 	lsl.w	r3, r0, r3
400131a8:	ea03 0001 	and.w	r0, r3, r1
400131ac:	4298      	cmp	r0, r3
400131ae:	f000 81b9 	beq.w	40013524 <ddr3TipSpecialRx+0x3a0>
400131b2:	430b      	orrs	r3, r1
400131b4:	7013      	strb	r3, [r2, #0]
400131b6:	4b90      	ldr	r3, [pc, #576]	; (400133f8 <ddr3TipSpecialRx+0x274>)
400131b8:	681b      	ldr	r3, [r3, #0]
400131ba:	781b      	ldrb	r3, [r3, #0]
400131bc:	07db      	lsls	r3, r3, #31
400131be:	d51e      	bpl.n	400131fe <ddr3TipSpecialRx+0x7a>
400131c0:	4621      	mov	r1, r4
400131c2:	ab1b      	add	r3, sp, #108	; 0x6c
400131c4:	4622      	mov	r2, r4
400131c6:	9300      	str	r3, [sp, #0]
400131c8:	4630      	mov	r0, r6
400131ca:	f04f 33ff 	mov.w	r3, #4294967295
400131ce:	9301      	str	r3, [sp, #4]
400131d0:	f241 63d8 	movw	r3, #5848	; 0x16d8
400131d4:	f7f7 f9de 	bl	4000a594 <mvHwsDdr3TipIFRead>
400131d8:	4c88      	ldr	r4, [pc, #544]	; (400133fc <ddr3TipSpecialRx+0x278>)
400131da:	4601      	mov	r1, r0
400131dc:	6020      	str	r0, [r4, #0]
400131de:	b950      	cbnz	r0, 400131f6 <ddr3TipSpecialRx+0x72>
400131e0:	2308      	movs	r3, #8
400131e2:	4630      	mov	r0, r6
400131e4:	9300      	str	r3, [sp, #0]
400131e6:	460a      	mov	r2, r1
400131e8:	9301      	str	r3, [sp, #4]
400131ea:	f241 63d8 	movw	r3, #5848	; 0x16d8
400131ee:	f7f6 feb3 	bl	40009f58 <mvHwsDdr3TipIFWrite>
400131f2:	6020      	str	r0, [r4, #0]
400131f4:	b118      	cbz	r0, 400131fe <ddr3TipSpecialRx+0x7a>
400131f6:	f7fe fb2d 	bl	40011854 <gtBreakOnFail>
400131fa:	6820      	ldr	r0, [r4, #0]
400131fc:	e195      	b.n	4001352a <ddr3TipSpecialRx+0x3a6>
400131fe:	4c7e      	ldr	r4, [pc, #504]	; (400133f8 <ddr3TipSpecialRx+0x274>)
40013200:	2200      	movs	r2, #0
40013202:	2101      	movs	r1, #1
40013204:	9200      	str	r2, [sp, #0]
40013206:	9201      	str	r2, [sp, #4]
40013208:	4630      	mov	r0, r6
4001320a:	9202      	str	r2, [sp, #8]
4001320c:	f04f 0a05 	mov.w	sl, #5
40013210:	9203      	str	r2, [sp, #12]
40013212:	46a3      	mov	fp, r4
40013214:	9104      	str	r1, [sp, #16]
40013216:	6823      	ldr	r3, [r4, #0]
40013218:	781b      	ldrb	r3, [r3, #0]
4001321a:	9206      	str	r2, [sp, #24]
4001321c:	920b      	str	r2, [sp, #44]	; 0x2c
4001321e:	9305      	str	r3, [sp, #20]
40013220:	231f      	movs	r3, #31
40013222:	9307      	str	r3, [sp, #28]
40013224:	9308      	str	r3, [sp, #32]
40013226:	2311      	movs	r3, #17
40013228:	9309      	str	r3, [sp, #36]	; 0x24
4001322a:	2302      	movs	r3, #2
4001322c:	930a      	str	r3, [sp, #40]	; 0x28
4001322e:	ab1d      	add	r3, sp, #116	; 0x74
40013230:	930d      	str	r3, [sp, #52]	; 0x34
40013232:	460b      	mov	r3, r1
40013234:	920c      	str	r2, [sp, #48]	; 0x30
40013236:	f7fa ff17 	bl	4000e068 <ddr3TipIpTrainingWrapper>
4001323a:	4b71      	ldr	r3, [pc, #452]	; (40013400 <ddr3TipSpecialRx+0x27c>)
4001323c:	681d      	ldr	r5, [r3, #0]
4001323e:	fb0a fa05 	mul.w	sl, sl, r5
40013242:	e168      	b.n	40013516 <ddr3TipSpecialRx+0x392>
40013244:	f8db 3000 	ldr.w	r3, [fp]
40013248:	781b      	ldrb	r3, [r3, #0]
4001324a:	fa43 f305 	asr.w	r3, r3, r5
4001324e:	07d8      	lsls	r0, r3, #31
40013250:	f140 815e 	bpl.w	40013510 <ddr3TipSpecialRx+0x38c>
40013254:	4b6b      	ldr	r3, [pc, #428]	; (40013404 <ddr3TipSpecialRx+0x280>)
40013256:	2400      	movs	r4, #0
40013258:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 400133fc <ddr3TipSpecialRx+0x278>
4001325c:	4453      	add	r3, sl
4001325e:	9313      	str	r3, [sp, #76]	; 0x4c
40013260:	e152      	b.n	40013508 <ddr3TipSpecialRx+0x384>
40013262:	f8db 3000 	ldr.w	r3, [fp]
40013266:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4001326a:	fa43 f304 	asr.w	r3, r3, r4
4001326e:	07d9      	lsls	r1, r3, #31
40013270:	f140 8149 	bpl.w	40013506 <ddr3TipSpecialRx+0x382>
40013274:	2700      	movs	r7, #0
40013276:	f04f 0902 	mov.w	r9, #2
4001327a:	ea4f 0c87 	mov.w	ip, r7, lsl #2
4001327e:	a819      	add	r0, sp, #100	; 0x64
40013280:	2200      	movs	r2, #0
40013282:	eb00 010c 	add.w	r1, r0, ip
40013286:	2380      	movs	r3, #128	; 0x80
40013288:	9106      	str	r1, [sp, #24]
4001328a:	e88d 0088 	stmia.w	sp, {r3, r7}
4001328e:	4630      	mov	r0, r6
40013290:	2301      	movs	r3, #1
40013292:	4629      	mov	r1, r5
40013294:	9302      	str	r3, [sp, #8]
40013296:	9307      	str	r3, [sp, #28]
40013298:	4623      	mov	r3, r4
4001329a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4001329e:	9203      	str	r2, [sp, #12]
400132a0:	9204      	str	r2, [sp, #16]
400132a2:	9205      	str	r2, [sp, #20]
400132a4:	9208      	str	r2, [sp, #32]
400132a6:	9209      	str	r2, [sp, #36]	; 0x24
400132a8:	f7fa fa7e 	bl	4000d7a8 <ddr3TipReadTrainingResult>
400132ac:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
400132b0:	f8c8 0000 	str.w	r0, [r8]
400132b4:	2800      	cmp	r0, #0
400132b6:	d17a      	bne.n	400133ae <ddr3TipSpecialRx+0x22a>
400132b8:	4953      	ldr	r1, [pc, #332]	; (40013408 <ddr3TipSpecialRx+0x284>)
400132ba:	780b      	ldrb	r3, [r1, #0]
400132bc:	2b02      	cmp	r3, #2
400132be:	d81a      	bhi.n	400132f6 <ddr3TipSpecialRx+0x172>
400132c0:	aa1e      	add	r2, sp, #120	; 0x78
400132c2:	4852      	ldr	r0, [pc, #328]	; (4001340c <ddr3TipSpecialRx+0x288>)
400132c4:	eb02 030c 	add.w	r3, r2, ip
400132c8:	2111      	movs	r1, #17
400132ca:	f853 3c14 	ldr.w	r3, [r3, #-20]
400132ce:	681a      	ldr	r2, [r3, #0]
400132d0:	9200      	str	r2, [sp, #0]
400132d2:	685a      	ldr	r2, [r3, #4]
400132d4:	9201      	str	r2, [sp, #4]
400132d6:	689a      	ldr	r2, [r3, #8]
400132d8:	9202      	str	r2, [sp, #8]
400132da:	68da      	ldr	r2, [r3, #12]
400132dc:	9203      	str	r2, [sp, #12]
400132de:	691a      	ldr	r2, [r3, #16]
400132e0:	9204      	str	r2, [sp, #16]
400132e2:	695a      	ldr	r2, [r3, #20]
400132e4:	9205      	str	r2, [sp, #20]
400132e6:	699a      	ldr	r2, [r3, #24]
400132e8:	9206      	str	r2, [sp, #24]
400132ea:	462a      	mov	r2, r5
400132ec:	69db      	ldr	r3, [r3, #28]
400132ee:	9307      	str	r3, [sp, #28]
400132f0:	4623      	mov	r3, r4
400132f2:	f001 f99f 	bl	40014634 <mvPrintf>
400132f6:	3701      	adds	r7, #1
400132f8:	f1b9 0901 	subs.w	r9, r9, #1
400132fc:	b2ff      	uxtb	r7, r7
400132fe:	d1bc      	bne.n	4001327a <ddr3TipSpecialRx+0xf6>
40013300:	9819      	ldr	r0, [sp, #100]	; 0x64
40013302:	464a      	mov	r2, r9
40013304:	991a      	ldr	r1, [sp, #104]	; 0x68
40013306:	464b      	mov	r3, r9
40013308:	f850 e002 	ldr.w	lr, [r0, r2]
4001330c:	af15      	add	r7, sp, #84	; 0x54
4001330e:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
40013312:	f803 e007 	strb.w	lr, [r3, r7]
40013316:	f851 e002 	ldr.w	lr, [r1, r2]
4001331a:	3204      	adds	r2, #4
4001331c:	f803 e009 	strb.w	lr, [r3, r9]
40013320:	3301      	adds	r3, #1
40013322:	2b08      	cmp	r3, #8
40013324:	d1f0      	bne.n	40013308 <ddr3TipSpecialRx+0x184>
40013326:	2100      	movs	r1, #0
40013328:	f7f9 ff66 	bl	4000d1f8 <ddr3TipIsPupLock>
4001332c:	b120      	cbz	r0, 40013338 <ddr3TipSpecialRx+0x1b4>
4001332e:	981a      	ldr	r0, [sp, #104]	; 0x68
40013330:	2100      	movs	r1, #0
40013332:	f7f9 ff61 	bl	4000d1f8 <ddr3TipIsPupLock>
40013336:	b958      	cbnz	r0, 40013350 <ddr3TipSpecialRx+0x1cc>
40013338:	4b33      	ldr	r3, [pc, #204]	; (40013408 <ddr3TipSpecialRx+0x284>)
4001333a:	781b      	ldrb	r3, [r3, #0]
4001333c:	2b03      	cmp	r3, #3
4001333e:	f200 80f3 	bhi.w	40013528 <ddr3TipSpecialRx+0x3a4>
40013342:	4833      	ldr	r0, [pc, #204]	; (40013410 <ddr3TipSpecialRx+0x28c>)
40013344:	2111      	movs	r1, #17
40013346:	462a      	mov	r2, r5
40013348:	4623      	mov	r3, r4
4001334a:	f001 f973 	bl	40014634 <mvPrintf>
4001334e:	e0eb      	b.n	40013528 <ddr3TipSpecialRx+0x3a4>
40013350:	4648      	mov	r0, r9
40013352:	f7f9 ff62 	bl	4000d21a <ddr3TipGetBufMin>
40013356:	900f      	str	r0, [sp, #60]	; 0x3c
40013358:	4638      	mov	r0, r7
4001335a:	f7f9 ff69 	bl	4000d230 <ddr3TipGetBufMax>
4001335e:	2801      	cmp	r0, #1
40013360:	9010      	str	r0, [sp, #64]	; 0x40
40013362:	d865      	bhi.n	40013430 <ddr3TipSpecialRx+0x2ac>
40013364:	f8df 9088 	ldr.w	r9, [pc, #136]	; 400133f0 <ddr3TipSpecialRx+0x26c>
40013368:	eb04 030a 	add.w	r3, r4, sl
4001336c:	2700      	movs	r7, #0
4001336e:	015b      	lsls	r3, r3, #5
40013370:	9312      	str	r3, [sp, #72]	; 0x48
40013372:	4b28      	ldr	r3, [pc, #160]	; (40013414 <ddr3TipSpecialRx+0x290>)
40013374:	2100      	movs	r1, #0
40013376:	9812      	ldr	r0, [sp, #72]	; 0x48
40013378:	681a      	ldr	r2, [r3, #0]
4001337a:	19c3      	adds	r3, r0, r7
4001337c:	4630      	mov	r0, r6
4001337e:	f852 c003 	ldr.w	ip, [r2, r3]
40013382:	aa1c      	add	r2, sp, #112	; 0x70
40013384:	9100      	str	r1, [sp, #0]
40013386:	4629      	mov	r1, r5
40013388:	f8d9 3000 	ldr.w	r3, [r9]
4001338c:	9202      	str	r2, [sp, #8]
4001338e:	2200      	movs	r2, #0
40013390:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
40013394:	eb0c 1303 	add.w	r3, ip, r3, lsl #4
40013398:	3350      	adds	r3, #80	; 0x50
4001339a:	9301      	str	r3, [sp, #4]
4001339c:	4623      	mov	r3, r4
4001339e:	f7f7 fa05 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
400133a2:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
400133a6:	4601      	mov	r1, r0
400133a8:	f8c8 0000 	str.w	r0, [r8]
400133ac:	b120      	cbz	r0, 400133b8 <ddr3TipSpecialRx+0x234>
400133ae:	f7fe fa51 	bl	40011854 <gtBreakOnFail>
400133b2:	4b12      	ldr	r3, [pc, #72]	; (400133fc <ddr3TipSpecialRx+0x278>)
400133b4:	6818      	ldr	r0, [r3, #0]
400133b6:	e0b8      	b.n	4001352a <ddr3TipSpecialRx+0x3a6>
400133b8:	9001      	str	r0, [sp, #4]
400133ba:	4630      	mov	r0, r6
400133bc:	9400      	str	r4, [sp, #0]
400133be:	f8d9 2000 	ldr.w	r2, [r9]
400133c2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
400133c4:	eb0c 1202 	add.w	r2, ip, r2, lsl #4
400133c8:	330a      	adds	r3, #10
400133ca:	2b1f      	cmp	r3, #31
400133cc:	bf28      	it	cs
400133ce:	231f      	movcs	r3, #31
400133d0:	3250      	adds	r2, #80	; 0x50
400133d2:	931c      	str	r3, [sp, #112]	; 0x70
400133d4:	9202      	str	r2, [sp, #8]
400133d6:	462a      	mov	r2, r5
400133d8:	9303      	str	r3, [sp, #12]
400133da:	460b      	mov	r3, r1
400133dc:	f7f7 fa6c 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400133e0:	f8c8 0000 	str.w	r0, [r8]
400133e4:	b1c0      	cbz	r0, 40013418 <ddr3TipSpecialRx+0x294>
400133e6:	f7fe fa35 	bl	40011854 <gtBreakOnFail>
400133ea:	4904      	ldr	r1, [pc, #16]	; (400133fc <ddr3TipSpecialRx+0x278>)
400133ec:	6808      	ldr	r0, [r1, #0]
400133ee:	e09c      	b.n	4001352a <ddr3TipSpecialRx+0x3a6>
400133f0:	400207cc 	andmi	r0, r2, ip, asr #15
400133f4:	400208cc 	andmi	r0, r2, ip, asr #17
400133f8:	40020428 	andmi	r0, r2, r8, lsr #8
400133fc:	400206c0 	andmi	r0, r2, r0, asr #13
40013400:	400208d4 	ldrdmi	r0, [r2], -r4
40013404:	4002067f 	andmi	r0, r2, pc, ror r6
40013408:	40018741 	andmi	r8, r1, r1, asr #14
4001340c:	40016f8c 	andmi	r6, r1, ip, lsl #31
40013410:	40016fd8 	ldrdmi	r6, [r1], -r8
40013414:	400207c4 	andmi	r0, r2, r4, asr #15
40013418:	3704      	adds	r7, #4
4001341a:	2f20      	cmp	r7, #32
4001341c:	d1a9      	bne.n	40013372 <ddr3TipSpecialRx+0x1ee>
4001341e:	4b44      	ldr	r3, [pc, #272]	; (40013530 <ddr3TipSpecialRx+0x3ac>)
40013420:	781b      	ldrb	r3, [r3, #0]
40013422:	2b02      	cmp	r3, #2
40013424:	d804      	bhi.n	40013430 <ddr3TipSpecialRx+0x2ac>
40013426:	4843      	ldr	r0, [pc, #268]	; (40013534 <ddr3TipSpecialRx+0x3b0>)
40013428:	4629      	mov	r1, r5
4001342a:	4622      	mov	r2, r4
4001342c:	f001 f902 	bl	40014634 <mvPrintf>
40013430:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
40013432:	2a1e      	cmp	r2, #30
40013434:	d957      	bls.n	400134e6 <ddr3TipSpecialRx+0x362>
40013436:	4f40      	ldr	r7, [pc, #256]	; (40013538 <ddr3TipSpecialRx+0x3b4>)
40013438:	2200      	movs	r2, #0
4001343a:	9200      	str	r2, [sp, #0]
4001343c:	4629      	mov	r1, r5
4001343e:	4630      	mov	r0, r6
40013440:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40013548 <ddr3TipSpecialRx+0x3c4>
40013444:	683b      	ldr	r3, [r7, #0]
40013446:	011b      	lsls	r3, r3, #4
40013448:	3354      	adds	r3, #84	; 0x54
4001344a:	9301      	str	r3, [sp, #4]
4001344c:	ab1c      	add	r3, sp, #112	; 0x70
4001344e:	9302      	str	r3, [sp, #8]
40013450:	4623      	mov	r3, r4
40013452:	f7f7 f9ab 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
40013456:	4601      	mov	r1, r0
40013458:	f8c8 0000 	str.w	r0, [r8]
4001345c:	2800      	cmp	r0, #0
4001345e:	d134      	bne.n	400134ca <ddr3TipSpecialRx+0x346>
40013460:	9001      	str	r0, [sp, #4]
40013462:	4630      	mov	r0, r6
40013464:	9400      	str	r4, [sp, #0]
40013466:	683a      	ldr	r2, [r7, #0]
40013468:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4001346a:	0112      	lsls	r2, r2, #4
4001346c:	330a      	adds	r3, #10
4001346e:	3254      	adds	r2, #84	; 0x54
40013470:	931c      	str	r3, [sp, #112]	; 0x70
40013472:	9202      	str	r2, [sp, #8]
40013474:	462a      	mov	r2, r5
40013476:	9303      	str	r3, [sp, #12]
40013478:	460b      	mov	r3, r1
4001347a:	f7f7 fa1d 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
4001347e:	4602      	mov	r2, r0
40013480:	f8c8 0000 	str.w	r0, [r8]
40013484:	bb08      	cbnz	r0, 400134ca <ddr3TipSpecialRx+0x346>
40013486:	9000      	str	r0, [sp, #0]
40013488:	4629      	mov	r1, r5
4001348a:	683b      	ldr	r3, [r7, #0]
4001348c:	a81c      	add	r0, sp, #112	; 0x70
4001348e:	9002      	str	r0, [sp, #8]
40013490:	4630      	mov	r0, r6
40013492:	011b      	lsls	r3, r3, #4
40013494:	3355      	adds	r3, #85	; 0x55
40013496:	9301      	str	r3, [sp, #4]
40013498:	4623      	mov	r3, r4
4001349a:	f7f7 f987 	bl	4000a7ac <mvHwsDdr3TipBUSRead>
4001349e:	4601      	mov	r1, r0
400134a0:	f8c8 0000 	str.w	r0, [r8]
400134a4:	b988      	cbnz	r0, 400134ca <ddr3TipSpecialRx+0x346>
400134a6:	9001      	str	r0, [sp, #4]
400134a8:	4630      	mov	r0, r6
400134aa:	9400      	str	r4, [sp, #0]
400134ac:	683a      	ldr	r2, [r7, #0]
400134ae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
400134b0:	0112      	lsls	r2, r2, #4
400134b2:	330a      	adds	r3, #10
400134b4:	3255      	adds	r2, #85	; 0x55
400134b6:	931c      	str	r3, [sp, #112]	; 0x70
400134b8:	9202      	str	r2, [sp, #8]
400134ba:	462a      	mov	r2, r5
400134bc:	9303      	str	r3, [sp, #12]
400134be:	460b      	mov	r3, r1
400134c0:	f7f7 f9fa 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
400134c4:	f8c8 0000 	str.w	r0, [r8]
400134c8:	b120      	cbz	r0, 400134d4 <ddr3TipSpecialRx+0x350>
400134ca:	f7fe f9c3 	bl	40011854 <gtBreakOnFail>
400134ce:	f8d9 0000 	ldr.w	r0, [r9]
400134d2:	e02a      	b.n	4001352a <ddr3TipSpecialRx+0x3a6>
400134d4:	4b16      	ldr	r3, [pc, #88]	; (40013530 <ddr3TipSpecialRx+0x3ac>)
400134d6:	781b      	ldrb	r3, [r3, #0]
400134d8:	2b02      	cmp	r3, #2
400134da:	d804      	bhi.n	400134e6 <ddr3TipSpecialRx+0x362>
400134dc:	4817      	ldr	r0, [pc, #92]	; (4001353c <ddr3TipSpecialRx+0x3b8>)
400134de:	4629      	mov	r1, r5
400134e0:	4622      	mov	r2, r4
400134e2:	f001 f8a7 	bl	40014634 <mvPrintf>
400134e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
400134e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
400134ea:	1c4b      	adds	r3, r1, #1
400134ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
400134ee:	1a9b      	subs	r3, r3, r2
400134f0:	4a0f      	ldr	r2, [pc, #60]	; (40013530 <ddr3TipSpecialRx+0x3ac>)
400134f2:	b2db      	uxtb	r3, r3
400134f4:	5503      	strb	r3, [r0, r4]
400134f6:	7812      	ldrb	r2, [r2, #0]
400134f8:	2a02      	cmp	r2, #2
400134fa:	d804      	bhi.n	40013506 <ddr3TipSpecialRx+0x382>
400134fc:	4810      	ldr	r0, [pc, #64]	; (40013540 <ddr3TipSpecialRx+0x3bc>)
400134fe:	4629      	mov	r1, r5
40013500:	4622      	mov	r2, r4
40013502:	f001 f897 	bl	40014634 <mvPrintf>
40013506:	3401      	adds	r4, #1
40013508:	9911      	ldr	r1, [sp, #68]	; 0x44
4001350a:	428c      	cmp	r4, r1
4001350c:	f67f aea9 	bls.w	40013262 <ddr3TipSpecialRx+0xde>
40013510:	3501      	adds	r5, #1
40013512:	f10a 0a05 	add.w	sl, sl, #5
40013516:	4a0b      	ldr	r2, [pc, #44]	; (40013544 <ddr3TipSpecialRx+0x3c0>)
40013518:	6813      	ldr	r3, [r2, #0]
4001351a:	429d      	cmp	r5, r3
4001351c:	f67f ae92 	bls.w	40013244 <ddr3TipSpecialRx+0xc0>
40013520:	2000      	movs	r0, #0
40013522:	e002      	b.n	4001352a <ddr3TipSpecialRx+0x3a6>
40013524:	4620      	mov	r0, r4
40013526:	e000      	b.n	4001352a <ddr3TipSpecialRx+0x3a6>
40013528:	2001      	movs	r0, #1
4001352a:	b01f      	add	sp, #124	; 0x7c
4001352c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40013530:	40018741 	andmi	r8, r1, r1, asr #14
40013534:	40017006 	andmi	r7, r1, r6
40013538:	400207cc 	andmi	r0, r2, ip, asr #15
4001353c:	4001703f 	andmi	r7, r1, pc, lsr r0
40013540:	40017079 	andmi	r7, r1, r9, ror r0
40013544:	400208d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
40013548:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipCentralizationRx:

4001354c <ddr3TipCentralizationRx>:
ddr3TipCentralizationRx():
4001354c:	b538      	push	{r3, r4, r5, lr}
4001354e:	4605      	mov	r5, r0
40013550:	f7ff fe18 	bl	40013184 <ddr3TipSpecialRx>
40013554:	4c08      	ldr	r4, [pc, #32]	; (40013578 <ddr3TipCentralizationRx+0x2c>)
40013556:	6020      	str	r0, [r4, #0]
40013558:	b118      	cbz	r0, 40013562 <ddr3TipCentralizationRx+0x16>
4001355a:	f7fe f97b 	bl	40011854 <gtBreakOnFail>
4001355e:	6820      	ldr	r0, [r4, #0]
40013560:	bd38      	pop	{r3, r4, r5, pc}
40013562:	4628      	mov	r0, r5
40013564:	2101      	movs	r1, #1
40013566:	f7ff fa27 	bl	400129b8 <ddr3TipCentralization>
4001356a:	6020      	str	r0, [r4, #0]
4001356c:	b110      	cbz	r0, 40013574 <ddr3TipCentralizationRx+0x28>
4001356e:	f7fe f971 	bl	40011854 <gtBreakOnFail>
40013572:	6820      	ldr	r0, [r4, #0]
40013574:	bd38      	pop	{r3, r4, r5, pc}
40013576:	bf00      	nop
40013578:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipInitStaticConfigDb:

4001357c <ddr3TipInitStaticConfigDb>:
ddr3TipInitStaticConfigDb():
4001357c:	4b07      	ldr	r3, [pc, #28]	; (4001359c <ddr3TipInitStaticConfigDb+0x20>)
4001357e:	b510      	push	{r4, lr}
40013580:	240c      	movs	r4, #12
40013582:	688a      	ldr	r2, [r1, #8]
40013584:	fb04 3300 	mla	r3, r4, r0, r3
40013588:	609a      	str	r2, [r3, #8]
4001358a:	684a      	ldr	r2, [r1, #4]
4001358c:	605a      	str	r2, [r3, #4]
4001358e:	680a      	ldr	r2, [r1, #0]
40013590:	4b03      	ldr	r3, [pc, #12]	; (400135a0 <ddr3TipInitStaticConfigDb+0x24>)
40013592:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
40013596:	2000      	movs	r0, #0
40013598:	bd10      	pop	{r4, pc}
4001359a:	bf00      	nop
4001359c:	400207a8 	andmi	r0, r2, r8, lsr #15
400135a0:	400207a4 	andmi	r0, r2, r4, lsr #15

Disassembly of section .text.ddr3TipStaticRoundTripArrBuild:

400135a4 <ddr3TipStaticRoundTripArrBuild>:
ddr3TipStaticRoundTripArrBuild():
400135a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
400135a8:	460d      	mov	r5, r1
400135aa:	2102      	movs	r1, #2
400135ac:	4617      	mov	r7, r2
400135ae:	9301      	str	r3, [sp, #4]
400135b0:	4681      	mov	r9, r0
400135b2:	f7fd fb6b 	bl	40010c8c <ddr3TipDevAttrGet>
400135b6:	4b29      	ldr	r3, [pc, #164]	; (4001365c <ddr3TipStaticRoundTripArrBuild+0xb8>)
400135b8:	2f00      	cmp	r7, #0
400135ba:	bf0c      	ite	eq
400135bc:	2601      	moveq	r6, #1
400135be:	f04f 36ff 	movne.w	r6, #4294967295
400135c2:	681a      	ldr	r2, [r3, #0]
400135c4:	7812      	ldrb	r2, [r2, #0]
400135c6:	07d2      	lsls	r2, r2, #31
400135c8:	b2c0      	uxtb	r0, r0
400135ca:	9000      	str	r0, [sp, #0]
400135cc:	d542      	bpl.n	40013654 <ddr3TipStaticRoundTripArrBuild+0xb0>
400135ce:	4698      	mov	r8, r3
400135d0:	4b23      	ldr	r3, [pc, #140]	; (40013660 <ddr3TipStaticRoundTripArrBuild+0xbc>)
400135d2:	f04f 0a0c 	mov.w	sl, #12
400135d6:	2400      	movs	r4, #0
400135d8:	f8df b094 	ldr.w	fp, [pc, #148]	; 40013670 <ddr3TipStaticRoundTripArrBuild+0xcc>
400135dc:	fb0a 3a09 	mla	sl, sl, r9, r3
400135e0:	4653      	mov	r3, sl
400135e2:	46ca      	mov	sl, r9
400135e4:	46b9      	mov	r9, r7
400135e6:	461f      	mov	r7, r3
400135e8:	e031      	b.n	4001364e <ddr3TipStaticRoundTripArrBuild+0xaa>
400135ea:	f8d8 3000 	ldr.w	r3, [r8]
400135ee:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400135f2:	fa43 f304 	asr.w	r3, r3, r4
400135f6:	07db      	lsls	r3, r3, #31
400135f8:	d527      	bpl.n	4001364a <ddr3TipStaticRoundTripArrBuild+0xa6>
400135fa:	e895 000c 	ldmia.w	r5, {r2, r3}
400135fe:	20a3      	movs	r0, #163	; 0xa3
40013600:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
40013604:	fb02 3306 	mla	r3, r2, r6, r3
40013608:	4358      	muls	r0, r3
4001360a:	f7f3 e848 	blx	4000669c <__aeabi_uidiv>
4001360e:	687a      	ldr	r2, [r7, #4]
40013610:	f1b9 0f01 	cmp.w	r9, #1
40013614:	eb02 01c4 	add.w	r1, r2, r4, lsl #3
40013618:	f852 2034 	ldr.w	r2, [r2, r4, lsl #3]
4001361c:	6849      	ldr	r1, [r1, #4]
4001361e:	fb02 1206 	mla	r2, r2, r6, r1
40013622:	bf0b      	itete	eq
40013624:	490f      	ldreq	r1, [pc, #60]	; (40013664 <ddr3TipStaticRoundTripArrBuild+0xc0>)
40013626:	4910      	ldrne	r1, [pc, #64]	; (40013668 <ddr3TipStaticRoundTripArrBuild+0xc4>)
40013628:	6809      	ldreq	r1, [r1, #0]
4001362a:	f851 102a 	ldrne.w	r1, [r1, sl, lsl #2]
4001362e:	1812      	adds	r2, r2, r0
40013630:	4603      	mov	r3, r0
40013632:	1852      	adds	r2, r2, r1
40013634:	9901      	ldr	r1, [sp, #4]
40013636:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
4001363a:	f89b 1000 	ldrb.w	r1, [fp]
4001363e:	2901      	cmp	r1, #1
40013640:	d803      	bhi.n	4001364a <ddr3TipStaticRoundTripArrBuild+0xa6>
40013642:	480a      	ldr	r0, [pc, #40]	; (4001366c <ddr3TipStaticRoundTripArrBuild+0xc8>)
40013644:	4621      	mov	r1, r4
40013646:	f000 fff5 	bl	40014634 <mvPrintf>
4001364a:	3401      	adds	r4, #1
4001364c:	3508      	adds	r5, #8
4001364e:	9b00      	ldr	r3, [sp, #0]
40013650:	429c      	cmp	r4, r3
40013652:	d3ca      	bcc.n	400135ea <ddr3TipStaticRoundTripArrBuild+0x46>
40013654:	2000      	movs	r0, #0
40013656:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
4001365a:	bf00      	nop
4001365c:	40020428 	andmi	r0, r2, r8, lsr #8
40013660:	400207a8 	andmi	r0, r2, r8, lsr #15
40013664:	400208d8 	ldrdmi	r0, [r2], -r8
40013668:	400207a4 	andmi	r0, r2, r4, lsr #15
4001366c:	400170fe 	strdmi	r7, [r1], -lr
40013670:	40018742 	andmi	r8, r1, r2, asr #14

Disassembly of section .text.ddr3TipWriteLevelingStaticConfig:

40013674 <ddr3TipWriteLevelingStaticConfig>:
ddr3TipWriteLevelingStaticConfig():
40013674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40013678:	b089      	sub	sp, #36	; 0x24
4001367a:	4606      	mov	r6, r0
4001367c:	460d      	mov	r5, r1
4001367e:	9306      	str	r3, [sp, #24]
40013680:	f643 5009 	movw	r0, #15625	; 0x3d09
40013684:	4b44      	ldr	r3, [pc, #272]	; (40013798 <ddr3TipWriteLevelingStaticConfig+0x124>)
40013686:	4614      	mov	r4, r2
40013688:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4001368c:	f7f3 e806 	blx	4000669c <__aeabi_uidiv>
40013690:	2102      	movs	r1, #2
40013692:	4681      	mov	r9, r0
40013694:	4630      	mov	r0, r6
40013696:	f7fd faf9 	bl	40010c8c <ddr3TipDevAttrGet>
4001369a:	4b40      	ldr	r3, [pc, #256]	; (4001379c <ddr3TipWriteLevelingStaticConfig+0x128>)
4001369c:	781a      	ldrb	r2, [r3, #0]
4001369e:	4698      	mov	r8, r3
400136a0:	2a01      	cmp	r2, #1
400136a2:	b2c7      	uxtb	r7, r0
400136a4:	d802      	bhi.n	400136ac <ddr3TipWriteLevelingStaticConfig+0x38>
400136a6:	483e      	ldr	r0, [pc, #248]	; (400137a0 <ddr3TipWriteLevelingStaticConfig+0x12c>)
400136a8:	f000 ffc4 	bl	40014634 <mvPrintf>
400136ac:	f898 3000 	ldrb.w	r3, [r8]
400136b0:	2b01      	cmp	r3, #1
400136b2:	d807      	bhi.n	400136c4 <ddr3TipWriteLevelingStaticConfig+0x50>
400136b4:	483b      	ldr	r0, [pc, #236]	; (400137a4 <ddr3TipWriteLevelingStaticConfig+0x130>)
400136b6:	4631      	mov	r1, r6
400136b8:	462a      	mov	r2, r5
400136ba:	4623      	mov	r3, r4
400136bc:	f8cd 9000 	str.w	r9, [sp]
400136c0:	f000 ffb8 	bl	40014634 <mvPrintf>
400136c4:	fb05 f407 	mul.w	r4, r5, r7
400136c8:	ea4f 1249 	mov.w	r2, r9, lsl #5
400136cc:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 400137b0 <ddr3TipWriteLevelingStaticConfig+0x13c>
400136d0:	9205      	str	r2, [sp, #20]
400136d2:	19e7      	adds	r7, r4, r7
400136d4:	9707      	str	r7, [sp, #28]
400136d6:	e057      	b.n	40013788 <ddr3TipWriteLevelingStaticConfig+0x114>
400136d8:	f8db 3000 	ldr.w	r3, [fp]
400136dc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400136e0:	fa43 f304 	asr.w	r3, r3, r4
400136e4:	07d9      	lsls	r1, r3, #31
400136e6:	d54e      	bpl.n	40013786 <ddr3TipWriteLevelingStaticConfig+0x112>
400136e8:	9b06      	ldr	r3, [sp, #24]
400136ea:	9905      	ldr	r1, [sp, #20]
400136ec:	f853 8024 	ldr.w	r8, [r3, r4, lsl #2]
400136f0:	4640      	mov	r0, r8
400136f2:	f7f2 efd4 	blx	4000669c <__aeabi_uidiv>
400136f6:	9a05      	ldr	r2, [sp, #20]
400136f8:	4649      	mov	r1, r9
400136fa:	4607      	mov	r7, r0
400136fc:	fb02 8010 	mls	r0, r2, r0, r8
40013700:	f7f2 efcc 	blx	4000669c <__aeabi_uidiv>
40013704:	4a25      	ldr	r2, [pc, #148]	; (4001379c <ddr3TipWriteLevelingStaticConfig+0x128>)
40013706:	7813      	ldrb	r3, [r2, #0]
40013708:	281f      	cmp	r0, #31
4001370a:	bf34      	ite	cc
4001370c:	4680      	movcc	r8, r0
4001370e:	f04f 081f 	movcs.w	r8, #31
40013712:	2b01      	cmp	r3, #1
40013714:	d805      	bhi.n	40013722 <ddr3TipWriteLevelingStaticConfig+0xae>
40013716:	4824      	ldr	r0, [pc, #144]	; (400137a8 <ddr3TipWriteLevelingStaticConfig+0x134>)
40013718:	4621      	mov	r1, r4
4001371a:	463a      	mov	r2, r7
4001371c:	4643      	mov	r3, r8
4001371e:	f000 ff89 	bl	40014634 <mvPrintf>
40013722:	2300      	movs	r3, #0
40013724:	f004 0a03 	and.w	sl, r4, #3
40013728:	9300      	str	r3, [sp, #0]
4001372a:	f240 12df 	movw	r2, #479	; 0x1df
4001372e:	4619      	mov	r1, r3
40013730:	9301      	str	r3, [sp, #4]
40013732:	9203      	str	r2, [sp, #12]
40013734:	4630      	mov	r0, r6
40013736:	462a      	mov	r2, r5
40013738:	4653      	mov	r3, sl
4001373a:	eb08 1787 	add.w	r7, r8, r7, lsl #6
4001373e:	9702      	str	r7, [sp, #8]
40013740:	f7f7 f8d4 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
40013744:	4f19      	ldr	r7, [pc, #100]	; (400137ac <ddr3TipWriteLevelingStaticConfig+0x138>)
40013746:	4601      	mov	r1, r0
40013748:	6038      	str	r0, [r7, #0]
4001374a:	b9c0      	cbnz	r0, 4001377e <ddr3TipWriteLevelingStaticConfig+0x10a>
4001374c:	f108 0810 	add.w	r8, r8, #16
40013750:	9001      	str	r0, [sp, #4]
40013752:	f028 031f 	bic.w	r3, r8, #31
40013756:	2201      	movs	r2, #1
40013758:	ebc3 0808 	rsb	r8, r3, r8
4001375c:	9202      	str	r2, [sp, #8]
4001375e:	f1b8 0f1f 	cmp.w	r8, #31
40013762:	bf94      	ite	ls
40013764:	4443      	addls	r3, r8
40013766:	331f      	addhi	r3, #31
40013768:	4630      	mov	r0, r6
4001376a:	9303      	str	r3, [sp, #12]
4001376c:	462a      	mov	r2, r5
4001376e:	460b      	mov	r3, r1
40013770:	f8cd a000 	str.w	sl, [sp]
40013774:	f7f7 f8a0 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013778:	4b0c      	ldr	r3, [pc, #48]	; (400137ac <ddr3TipWriteLevelingStaticConfig+0x138>)
4001377a:	6018      	str	r0, [r3, #0]
4001377c:	b118      	cbz	r0, 40013786 <ddr3TipWriteLevelingStaticConfig+0x112>
4001377e:	f7fe f869 	bl	40011854 <gtBreakOnFail>
40013782:	6838      	ldr	r0, [r7, #0]
40013784:	e004      	b.n	40013790 <ddr3TipWriteLevelingStaticConfig+0x11c>
40013786:	3401      	adds	r4, #1
40013788:	9a07      	ldr	r2, [sp, #28]
4001378a:	4294      	cmp	r4, r2
4001378c:	d3a4      	bcc.n	400136d8 <ddr3TipWriteLevelingStaticConfig+0x64>
4001378e:	2000      	movs	r0, #0
40013790:	b009      	add	sp, #36	; 0x24
40013792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40013796:	bf00      	nop
40013798:	40018c1c 	andmi	r8, r1, ip, lsl ip
4001379c:	40018742 	andmi	r8, r1, r2, asr #14
400137a0:	4001713c 	andmi	r7, r1, ip, lsr r1
400137a4:	4001715e 	andmi	r7, r1, lr, asr r1
400137a8:	4001718d 	andmi	r7, r1, sp, lsl #3
400137ac:	400206c0 	andmi	r0, r2, r0, asr #13
400137b0:	40020428 	andmi	r0, r2, r8, lsr #8

Disassembly of section .text.ddr3TipReadLevelingStaticConfig:

400137b4 <ddr3TipReadLevelingStaticConfig>:
ddr3TipReadLevelingStaticConfig():
400137b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400137b8:	4699      	mov	r9, r3
400137ba:	4baf      	ldr	r3, [pc, #700]	; (40013a78 <ddr3TipReadLevelingStaticConfig+0x2c4>)
400137bc:	b09d      	sub	sp, #116	; 0x74
400137be:	4606      	mov	r6, r0
400137c0:	460c      	mov	r4, r1
400137c2:	48ae      	ldr	r0, [pc, #696]	; (40013a7c <ddr3TipReadLevelingStaticConfig+0x2c8>)
400137c4:	4615      	mov	r5, r2
400137c6:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
400137ca:	4639      	mov	r1, r7
400137cc:	f7f2 ef66 	blx	4000669c <__aeabi_uidiv>
400137d0:	4639      	mov	r1, r7
400137d2:	9007      	str	r0, [sp, #28]
400137d4:	48aa      	ldr	r0, [pc, #680]	; (40013a80 <ddr3TipReadLevelingStaticConfig+0x2cc>)
400137d6:	f7f2 ef62 	blx	4000669c <__aeabi_uidiv>
400137da:	4639      	mov	r1, r7
400137dc:	4fa9      	ldr	r7, [pc, #676]	; (40013a84 <ddr3TipReadLevelingStaticConfig+0x2d0>)
400137de:	9006      	str	r0, [sp, #24]
400137e0:	f643 5009 	movw	r0, #15625	; 0x3d09
400137e4:	f7f2 ef5a 	blx	4000669c <__aeabi_uidiv>
400137e8:	2100      	movs	r1, #0
400137ea:	2210      	movs	r2, #16
400137ec:	9008      	str	r0, [sp, #32]
400137ee:	a814      	add	r0, sp, #80	; 0x50
400137f0:	f000 fdae 	bl	40014350 <memset>
400137f4:	2100      	movs	r1, #0
400137f6:	2210      	movs	r2, #16
400137f8:	a818      	add	r0, sp, #96	; 0x60
400137fa:	f000 fda9 	bl	40014350 <memset>
400137fe:	2102      	movs	r1, #2
40013800:	4630      	mov	r0, r6
40013802:	f7fd fa43 	bl	40010c8c <ddr3TipDevAttrGet>
40013806:	783b      	ldrb	r3, [r7, #0]
40013808:	2b01      	cmp	r3, #1
4001380a:	b2c0      	uxtb	r0, r0
4001380c:	9009      	str	r0, [sp, #36]	; 0x24
4001380e:	d802      	bhi.n	40013816 <ddr3TipReadLevelingStaticConfig+0x62>
40013810:	489d      	ldr	r0, [pc, #628]	; (40013a88 <ddr3TipReadLevelingStaticConfig+0x2d4>)
40013812:	f000 ff0f 	bl	40014634 <mvPrintf>
40013816:	783b      	ldrb	r3, [r7, #0]
40013818:	2b01      	cmp	r3, #1
4001381a:	d805      	bhi.n	40013828 <ddr3TipReadLevelingStaticConfig+0x74>
4001381c:	489b      	ldr	r0, [pc, #620]	; (40013a8c <ddr3TipReadLevelingStaticConfig+0x2d8>)
4001381e:	4631      	mov	r1, r6
40013820:	4622      	mov	r2, r4
40013822:	462b      	mov	r3, r5
40013824:	f000 ff06 	bl	40014634 <mvPrintf>
40013828:	783b      	ldrb	r3, [r7, #0]
4001382a:	2b01      	cmp	r3, #1
4001382c:	d805      	bhi.n	4001383a <ddr3TipReadLevelingStaticConfig+0x86>
4001382e:	4898      	ldr	r0, [pc, #608]	; (40013a90 <ddr3TipReadLevelingStaticConfig+0x2dc>)
40013830:	9907      	ldr	r1, [sp, #28]
40013832:	9a06      	ldr	r2, [sp, #24]
40013834:	9b08      	ldr	r3, [sp, #32]
40013836:	f000 fefd 	bl	40014634 <mvPrintf>
4001383a:	4a96      	ldr	r2, [pc, #600]	; (40013a94 <ddr3TipReadLevelingStaticConfig+0x2e0>)
4001383c:	4b96      	ldr	r3, [pc, #600]	; (40013a98 <ddr3TipReadLevelingStaticConfig+0x2e4>)
4001383e:	6811      	ldr	r1, [r2, #0]
40013840:	2258      	movs	r2, #88	; 0x58
40013842:	681b      	ldr	r3, [r3, #0]
40013844:	fb02 3101 	mla	r1, r2, r1, r3
40013848:	f891 0057 	ldrb.w	r0, [r1, #87]	; 0x57
4001384c:	3150      	adds	r1, #80	; 0x50
4001384e:	42a8      	cmp	r0, r5
40013850:	d10a      	bne.n	40013868 <ddr3TipReadLevelingStaticConfig+0xb4>
40013852:	4b8c      	ldr	r3, [pc, #560]	; (40013a84 <ddr3TipReadLevelingStaticConfig+0x2d0>)
40013854:	f891 8009 	ldrb.w	r8, [r1, #9]
40013858:	781b      	ldrb	r3, [r3, #0]
4001385a:	2b01      	cmp	r3, #1
4001385c:	d815      	bhi.n	4001388a <ddr3TipReadLevelingStaticConfig+0xd6>
4001385e:	488f      	ldr	r0, [pc, #572]	; (40013a9c <ddr3TipReadLevelingStaticConfig+0x2e8>)
40013860:	4641      	mov	r1, r8
40013862:	f000 fee7 	bl	40014634 <mvPrintf>
40013866:	e010      	b.n	4001388a <ddr3TipReadLevelingStaticConfig+0xd6>
40013868:	fb02 3304 	mla	r3, r2, r4, r3
4001386c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
40013870:	4b8b      	ldr	r3, [pc, #556]	; (40013aa0 <ddr3TipReadLevelingStaticConfig+0x2ec>)
40013872:	eb05 1502 	add.w	r5, r5, r2, lsl #4
40013876:	f813 8005 	ldrb.w	r8, [r3, r5]
4001387a:	4b82      	ldr	r3, [pc, #520]	; (40013a84 <ddr3TipReadLevelingStaticConfig+0x2d0>)
4001387c:	781b      	ldrb	r3, [r3, #0]
4001387e:	2b01      	cmp	r3, #1
40013880:	d803      	bhi.n	4001388a <ddr3TipReadLevelingStaticConfig+0xd6>
40013882:	4888      	ldr	r0, [pc, #544]	; (40013aa4 <ddr3TipReadLevelingStaticConfig+0x2f0>)
40013884:	4641      	mov	r1, r8
40013886:	f000 fed5 	bl	40014634 <mvPrintf>
4001388a:	9907      	ldr	r1, [sp, #28]
4001388c:	2358      	movs	r3, #88	; 0x58
4001388e:	9809      	ldr	r0, [sp, #36]	; 0x24
40013890:	4363      	muls	r3, r4
40013892:	4360      	muls	r0, r4
40013894:	9312      	str	r3, [sp, #72]	; 0x48
40013896:	0049      	lsls	r1, r1, #1
40013898:	900a      	str	r0, [sp, #40]	; 0x28
4001389a:	9111      	str	r1, [sp, #68]	; 0x44
4001389c:	eb09 0580 	add.w	r5, r9, r0, lsl #2
400138a0:	4607      	mov	r7, r0
400138a2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
400138a6:	e0bc      	b.n	40013a22 <ddr3TipReadLevelingStaticConfig+0x26e>
400138a8:	4a7b      	ldr	r2, [pc, #492]	; (40013a98 <ddr3TipReadLevelingStaticConfig+0x2e4>)
400138aa:	6813      	ldr	r3, [r2, #0]
400138ac:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400138b0:	fa42 f207 	asr.w	r2, r2, r7
400138b4:	07d2      	lsls	r2, r2, #31
400138b6:	f140 80b2 	bpl.w	40013a1e <ddr3TipReadLevelingStaticConfig+0x26a>
400138ba:	f007 0e03 	and.w	lr, r7, #3
400138be:	9812      	ldr	r0, [sp, #72]	; 0x48
400138c0:	4979      	ldr	r1, [pc, #484]	; (40013aa8 <ddr3TipReadLevelingStaticConfig+0x2f4>)
400138c2:	eb00 120e 	add.w	r2, r0, lr, lsl #4
400138c6:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
400138ca:	189b      	adds	r3, r3, r2
400138cc:	1c7a      	adds	r2, r7, #1
400138ce:	9210      	str	r2, [sp, #64]	; 0x40
400138d0:	791b      	ldrb	r3, [r3, #4]
400138d2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
400138d6:	9911      	ldr	r1, [sp, #68]	; 0x44
400138d8:	930b      	str	r3, [sp, #44]	; 0x2c
400138da:	e895 000c 	ldmia.w	r5, {r2, r3}
400138de:	429a      	cmp	r2, r3
400138e0:	bf34      	ite	cc
400138e2:	4690      	movcc	r8, r2
400138e4:	4698      	movcs	r8, r3
400138e6:	4640      	mov	r0, r8
400138e8:	f7f2 eed8 	blx	4000669c <__aeabi_uidiv>
400138ec:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
400138f0:	4964      	ldr	r1, [pc, #400]	; (40013a84 <ddr3TipReadLevelingStaticConfig+0x2d0>)
400138f2:	ea4f 0940 	mov.w	r9, r0, lsl #1
400138f6:	a81c      	add	r0, sp, #112	; 0x70
400138f8:	eb00 038e 	add.w	r3, r0, lr, lsl #2
400138fc:	f843 9c20 	str.w	r9, [r3, #-32]
40013900:	780b      	ldrb	r3, [r1, #0]
40013902:	2b01      	cmp	r3, #1
40013904:	d807      	bhi.n	40013916 <ddr3TipReadLevelingStaticConfig+0x162>
40013906:	4869      	ldr	r0, [pc, #420]	; (40013aac <ddr3TipReadLevelingStaticConfig+0x2f8>)
40013908:	4639      	mov	r1, r7
4001390a:	4642      	mov	r2, r8
4001390c:	4673      	mov	r3, lr
4001390e:	f8cd 9000 	str.w	r9, [sp]
40013912:	f000 fe8f 	bl	40014634 <mvPrintf>
40013916:	9a07      	ldr	r2, [sp, #28]
40013918:	6828      	ldr	r0, [r5, #0]
4001391a:	9906      	ldr	r1, [sp, #24]
4001391c:	fb02 f809 	mul.w	r8, r2, r9
40013920:	ebc8 0000 	rsb	r0, r8, r0
40013924:	f7f2 eeba 	blx	4000669c <__aeabi_uidiv>
40013928:	9906      	ldr	r1, [sp, #24]
4001392a:	4682      	mov	sl, r0
4001392c:	6868      	ldr	r0, [r5, #4]
4001392e:	ebc8 0000 	rsb	r0, r8, r0
40013932:	f7f2 eeb4 	blx	4000669c <__aeabi_uidiv>
40013936:	4550      	cmp	r0, sl
40013938:	bf2c      	ite	cs
4001393a:	4603      	movcs	r3, r0
4001393c:	4653      	movcc	r3, sl
4001393e:	4683      	mov	fp, r0
40013940:	4850      	ldr	r0, [pc, #320]	; (40013a84 <ddr3TipReadLevelingStaticConfig+0x2d0>)
40013942:	930d      	str	r3, [sp, #52]	; 0x34
40013944:	7803      	ldrb	r3, [r0, #0]
40013946:	2b01      	cmp	r3, #1
40013948:	d805      	bhi.n	40013956 <ddr3TipReadLevelingStaticConfig+0x1a2>
4001394a:	4859      	ldr	r0, [pc, #356]	; (40013ab0 <ddr3TipReadLevelingStaticConfig+0x2fc>)
4001394c:	4651      	mov	r1, sl
4001394e:	465a      	mov	r2, fp
40013950:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40013952:	f000 fe6f 	bl	40014634 <mvPrintf>
40013956:	6828      	ldr	r0, [r5, #0]
40013958:	9906      	ldr	r1, [sp, #24]
4001395a:	ebc8 0000 	rsb	r0, r8, r0
4001395e:	fb01 001a 	mls	r0, r1, sl, r0
40013962:	9908      	ldr	r1, [sp, #32]
40013964:	f7f2 ee9a 	blx	4000669c <__aeabi_uidiv>
40013968:	9a06      	ldr	r2, [sp, #24]
4001396a:	9908      	ldr	r1, [sp, #32]
4001396c:	281f      	cmp	r0, #31
4001396e:	bf28      	it	cs
40013970:	201f      	movcs	r0, #31
40013972:	900e      	str	r0, [sp, #56]	; 0x38
40013974:	6868      	ldr	r0, [r5, #4]
40013976:	ebc8 0000 	rsb	r0, r8, r0
4001397a:	fb02 001b 	mls	r0, r2, fp, r0
4001397e:	f7f2 ee8e 	blx	4000669c <__aeabi_uidiv>
40013982:	990d      	ldr	r1, [sp, #52]	; 0x34
40013984:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
40013988:	281f      	cmp	r0, #31
4001398a:	bf28      	it	cs
4001398c:	201f      	movcs	r0, #31
4001398e:	900f      	str	r0, [sp, #60]	; 0x3c
40013990:	4848      	ldr	r0, [pc, #288]	; (40013ab4 <ddr3TipReadLevelingStaticConfig+0x300>)
40013992:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
40013996:	a81c      	add	r0, sp, #112	; 0x70
40013998:	493a      	ldr	r1, [pc, #232]	; (40013a84 <ddr3TipReadLevelingStaticConfig+0x2d0>)
4001399a:	eb00 028e 	add.w	r2, r0, lr, lsl #2
4001399e:	444b      	add	r3, r9
400139a0:	f842 3c10 	str.w	r3, [r2, #-16]
400139a4:	780a      	ldrb	r2, [r1, #0]
400139a6:	2a01      	cmp	r2, #1
400139a8:	d804      	bhi.n	400139b4 <ddr3TipReadLevelingStaticConfig+0x200>
400139aa:	4843      	ldr	r0, [pc, #268]	; (40013ab8 <ddr3TipReadLevelingStaticConfig+0x304>)
400139ac:	990e      	ldr	r1, [sp, #56]	; 0x38
400139ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
400139b0:	f000 fe40 	bl	40014634 <mvPrintf>
400139b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
400139b6:	2100      	movs	r1, #0
400139b8:	4630      	mov	r0, r6
400139ba:	f04f 0c02 	mov.w	ip, #2
400139be:	eb02 138a 	add.w	r3, r2, sl, lsl #6
400139c2:	4622      	mov	r2, r4
400139c4:	9302      	str	r3, [sp, #8]
400139c6:	f240 18df 	movw	r8, #479	; 0x1df
400139ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400139cc:	e88d 1002 	stmia.w	sp, {r1, ip}
400139d0:	f8cd c014 	str.w	ip, [sp, #20]
400139d4:	f8cd 800c 	str.w	r8, [sp, #12]
400139d8:	f7f6 ff88 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
400139dc:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 40013abc <ddr3TipReadLevelingStaticConfig+0x308>
400139e0:	f8dd c014 	ldr.w	ip, [sp, #20]
400139e4:	4601      	mov	r1, r0
400139e6:	f8c9 0000 	str.w	r0, [r9]
400139ea:	b998      	cbnz	r0, 40013a14 <ddr3TipReadLevelingStaticConfig+0x260>
400139ec:	f8dd e03c 	ldr.w	lr, [sp, #60]	; 0x3c
400139f0:	4630      	mov	r0, r6
400139f2:	4622      	mov	r2, r4
400139f4:	e88d 1002 	stmia.w	sp, {r1, ip}
400139f8:	eb0e 138b 	add.w	r3, lr, fp, lsl #6
400139fc:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
40013a00:	9302      	str	r3, [sp, #8]
40013a02:	f00e 0303 	and.w	r3, lr, #3
40013a06:	f8cd 800c 	str.w	r8, [sp, #12]
40013a0a:	f7f6 ff6f 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
40013a0e:	f8c9 0000 	str.w	r0, [r9]
40013a12:	b120      	cbz	r0, 40013a1e <ddr3TipReadLevelingStaticConfig+0x26a>
40013a14:	f7fd ff1e 	bl	40011854 <gtBreakOnFail>
40013a18:	f8d9 0000 	ldr.w	r0, [r9]
40013a1c:	e07a      	b.n	40013b14 <ddr3TipReadLevelingStaticConfig+0x360>
40013a1e:	3702      	adds	r7, #2
40013a20:	3508      	adds	r5, #8
40013a22:	980a      	ldr	r0, [sp, #40]	; 0x28
40013a24:	9909      	ldr	r1, [sp, #36]	; 0x24
40013a26:	1843      	adds	r3, r0, r1
40013a28:	429f      	cmp	r7, r3
40013a2a:	f4ff af3d 	bcc.w	400138a8 <ddr3TipReadLevelingStaticConfig+0xf4>
40013a2e:	2500      	movs	r5, #0
40013a30:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
40013a34:	4f18      	ldr	r7, [pc, #96]	; (40013a98 <ddr3TipReadLevelingStaticConfig+0x2e4>)
40013a36:	46a9      	mov	r9, r5
40013a38:	f8df a080 	ldr.w	sl, [pc, #128]	; 40013abc <ddr3TipReadLevelingStaticConfig+0x308>
40013a3c:	e041      	b.n	40013ac2 <ddr3TipReadLevelingStaticConfig+0x30e>
40013a3e:	683b      	ldr	r3, [r7, #0]
40013a40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40013a44:	fa43 f305 	asr.w	r3, r3, r5
40013a48:	07d8      	lsls	r0, r3, #31
40013a4a:	d539      	bpl.n	40013ac0 <ddr3TipReadLevelingStaticConfig+0x30c>
40013a4c:	2303      	movs	r3, #3
40013a4e:	4630      	mov	r0, r6
40013a50:	9301      	str	r3, [sp, #4]
40013a52:	2100      	movs	r1, #0
40013a54:	231f      	movs	r3, #31
40013a56:	4622      	mov	r2, r4
40013a58:	9303      	str	r3, [sp, #12]
40013a5a:	462b      	mov	r3, r5
40013a5c:	f8cd 9000 	str.w	r9, [sp]
40013a60:	f8cd 9008 	str.w	r9, [sp, #8]
40013a64:	f7f6 ff42 	bl	4000a8ec <ddr3TipBusReadModifyWrite>
40013a68:	f8ca 0000 	str.w	r0, [sl]
40013a6c:	b340      	cbz	r0, 40013ac0 <ddr3TipReadLevelingStaticConfig+0x30c>
40013a6e:	f7fd fef1 	bl	40011854 <gtBreakOnFail>
40013a72:	4b12      	ldr	r3, [pc, #72]	; (40013abc <ddr3TipReadLevelingStaticConfig+0x308>)
40013a74:	6818      	ldr	r0, [r3, #0]
40013a76:	e04d      	b.n	40013b14 <ddr3TipReadLevelingStaticConfig+0x360>
40013a78:	40018c1c 	andmi	r8, r1, ip, lsl ip
40013a7c:	000f4240 	andeq	r4, pc, r0, asr #4
40013a80:	0007a120 	andeq	sl, r7, r0, lsr #2
40013a84:	40018742 	andmi	r8, r1, r2, asr #14
40013a88:	400171a9 	andmi	r7, r1, r9, lsr #3
40013a8c:	400171ca 	andmi	r7, r1, sl, asr #3
40013a90:	400171e8 	andmi	r7, r1, r8, ror #3
40013a94:	400207e4 	andmi	r0, r2, r4, ror #15
40013a98:	40020428 	andmi	r0, r2, r8, lsr #8
40013a9c:	40017217 	andmi	r7, r1, r7, lsl r2
40013aa0:	40018eb5 			; <UNDEFINED> instruction: 0x40018eb5
40013aa4:	40017225 	andmi	r7, r1, r5, lsr #4
40013aa8:	40017879 	andmi	r7, r1, r9, ror r8
40013aac:	40017244 	andmi	r7, r1, r4, asr #4
40013ab0:	40017276 	andmi	r7, r1, r6, ror r2
40013ab4:	40019120 	andmi	r9, r1, r0, lsr #2
40013ab8:	4001729e 	mulmi	r1, lr, r2
40013abc:	400206c0 	andmi	r0, r2, r0, asr #13
40013ac0:	3501      	adds	r5, #1
40013ac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
40013ac4:	4295      	cmp	r5, r2
40013ac6:	d3ba      	bcc.n	40013a3e <ddr3TipReadLevelingStaticConfig+0x28a>
40013ac8:	9a15      	ldr	r2, [sp, #84]	; 0x54
40013aca:	2100      	movs	r1, #0
40013acc:	9b14      	ldr	r3, [sp, #80]	; 0x50
40013ace:	4630      	mov	r0, r6
40013ad0:	f04f 37ff 	mov.w	r7, #4294967295
40013ad4:	9701      	str	r7, [sp, #4]
40013ad6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
40013ada:	4622      	mov	r2, r4
40013adc:	4443      	add	r3, r8
40013ade:	9300      	str	r3, [sp, #0]
40013ae0:	f241 5338 	movw	r3, #5432	; 0x1538
40013ae4:	4d0d      	ldr	r5, [pc, #52]	; (40013b1c <ddr3TipReadLevelingStaticConfig+0x368>)
40013ae6:	f7f6 fa37 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40013aea:	4601      	mov	r1, r0
40013aec:	6028      	str	r0, [r5, #0]
40013aee:	b970      	cbnz	r0, 40013b0e <ddr3TipReadLevelingStaticConfig+0x35a>
40013af0:	9a19      	ldr	r2, [sp, #100]	; 0x64
40013af2:	4630      	mov	r0, r6
40013af4:	9b18      	ldr	r3, [sp, #96]	; 0x60
40013af6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
40013afa:	4622      	mov	r2, r4
40013afc:	4443      	add	r3, r8
40013afe:	e88d 0088 	stmia.w	sp, {r3, r7}
40013b02:	f241 533c 	movw	r3, #5436	; 0x153c
40013b06:	f7f6 fa27 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40013b0a:	6028      	str	r0, [r5, #0]
40013b0c:	b110      	cbz	r0, 40013b14 <ddr3TipReadLevelingStaticConfig+0x360>
40013b0e:	f7fd fea1 	bl	40011854 <gtBreakOnFail>
40013b12:	6828      	ldr	r0, [r5, #0]
40013b14:	b01d      	add	sp, #116	; 0x74
40013b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40013b1a:	bf00      	nop
40013b1c:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.ddr3TipRunStaticAlg:

40013b20 <ddr3TipRunStaticAlg>:
ddr3TipRunStaticAlg():
40013b20:	4b2b      	ldr	r3, [pc, #172]	; (40013bd0 <ddr3TipRunStaticAlg+0xb0>)
40013b22:	b5f0      	push	{r4, r5, r6, r7, lr}
40013b24:	4604      	mov	r4, r0
40013b26:	781b      	ldrb	r3, [r3, #0]
40013b28:	b08f      	sub	sp, #60	; 0x3c
40013b2a:	460e      	mov	r6, r1
40013b2c:	2b01      	cmp	r3, #1
40013b2e:	d802      	bhi.n	40013b36 <ddr3TipRunStaticAlg+0x16>
40013b30:	4828      	ldr	r0, [pc, #160]	; (40013bd4 <ddr3TipRunStaticAlg+0xb4>)
40013b32:	f000 fd7f 	bl	40014634 <mvPrintf>
40013b36:	4620      	mov	r0, r4
40013b38:	a90a      	add	r1, sp, #40	; 0x28
40013b3a:	2301      	movs	r3, #1
40013b3c:	2200      	movs	r2, #0
40013b3e:	930b      	str	r3, [sp, #44]	; 0x2c
40013b40:	920a      	str	r2, [sp, #40]	; 0x28
40013b42:	930c      	str	r3, [sp, #48]	; 0x30
40013b44:	f7f8 f8dc 	bl	4000bd00 <mvHwsDdr3TipInitController>
40013b48:	b130      	cbz	r0, 40013b58 <ddr3TipRunStaticAlg+0x38>
40013b4a:	4b21      	ldr	r3, [pc, #132]	; (40013bd0 <ddr3TipRunStaticAlg+0xb0>)
40013b4c:	781b      	ldrb	r3, [r3, #0]
40013b4e:	2b03      	cmp	r3, #3
40013b50:	d802      	bhi.n	40013b58 <ddr3TipRunStaticAlg+0x38>
40013b52:	4821      	ldr	r0, [pc, #132]	; (40013bd8 <ddr3TipRunStaticAlg+0xb8>)
40013b54:	f000 fd6e 	bl	40014634 <mvPrintf>
40013b58:	4b20      	ldr	r3, [pc, #128]	; (40013bdc <ddr3TipRunStaticAlg+0xbc>)
40013b5a:	220c      	movs	r2, #12
40013b5c:	4620      	mov	r0, r4
40013b5e:	4d20      	ldr	r5, [pc, #128]	; (40013be0 <ddr3TipRunStaticAlg+0xc0>)
40013b60:	fb02 3304 	mla	r3, r2, r4, r3
40013b64:	2201      	movs	r2, #1
40013b66:	689f      	ldr	r7, [r3, #8]
40013b68:	466b      	mov	r3, sp
40013b6a:	4639      	mov	r1, r7
40013b6c:	f7ff fd1a 	bl	400135a4 <ddr3TipStaticRoundTripArrBuild>
40013b70:	4602      	mov	r2, r0
40013b72:	6028      	str	r0, [r5, #0]
40013b74:	bb30      	cbnz	r0, 40013bc4 <ddr3TipRunStaticAlg+0xa4>
40013b76:	4639      	mov	r1, r7
40013b78:	4620      	mov	r0, r4
40013b7a:	ab05      	add	r3, sp, #20
40013b7c:	f7ff fd12 	bl	400135a4 <ddr3TipStaticRoundTripArrBuild>
40013b80:	4601      	mov	r1, r0
40013b82:	6028      	str	r0, [r5, #0]
40013b84:	b9f0      	cbnz	r0, 40013bc4 <ddr3TipRunStaticAlg+0xa4>
40013b86:	4b17      	ldr	r3, [pc, #92]	; (40013be4 <ddr3TipRunStaticAlg+0xc4>)
40013b88:	681b      	ldr	r3, [r3, #0]
40013b8a:	7818      	ldrb	r0, [r3, #0]
40013b8c:	f010 0001 	ands.w	r0, r0, #1
40013b90:	d01b      	beq.n	40013bca <ddr3TipRunStaticAlg+0xaa>
40013b92:	4b0f      	ldr	r3, [pc, #60]	; (40013bd0 <ddr3TipRunStaticAlg+0xb0>)
40013b94:	781b      	ldrb	r3, [r3, #0]
40013b96:	2b01      	cmp	r3, #1
40013b98:	d803      	bhi.n	40013ba2 <ddr3TipRunStaticAlg+0x82>
40013b9a:	4813      	ldr	r0, [pc, #76]	; (40013be8 <ddr3TipRunStaticAlg+0xc8>)
40013b9c:	4632      	mov	r2, r6
40013b9e:	f000 fd49 	bl	40014634 <mvPrintf>
40013ba2:	2100      	movs	r1, #0
40013ba4:	4620      	mov	r0, r4
40013ba6:	4632      	mov	r2, r6
40013ba8:	466b      	mov	r3, sp
40013baa:	f7ff fd63 	bl	40013674 <ddr3TipWriteLevelingStaticConfig>
40013bae:	4d0c      	ldr	r5, [pc, #48]	; (40013be0 <ddr3TipRunStaticAlg+0xc0>)
40013bb0:	4601      	mov	r1, r0
40013bb2:	6028      	str	r0, [r5, #0]
40013bb4:	b930      	cbnz	r0, 40013bc4 <ddr3TipRunStaticAlg+0xa4>
40013bb6:	4620      	mov	r0, r4
40013bb8:	4632      	mov	r2, r6
40013bba:	ab05      	add	r3, sp, #20
40013bbc:	f7ff fdfa 	bl	400137b4 <ddr3TipReadLevelingStaticConfig>
40013bc0:	6028      	str	r0, [r5, #0]
40013bc2:	b110      	cbz	r0, 40013bca <ddr3TipRunStaticAlg+0xaa>
40013bc4:	f7fd fe46 	bl	40011854 <gtBreakOnFail>
40013bc8:	6828      	ldr	r0, [r5, #0]
40013bca:	b00f      	add	sp, #60	; 0x3c
40013bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
40013bce:	bf00      	nop
40013bd0:	40018742 	andmi	r8, r1, r2, asr #14
40013bd4:	400172ca 	andmi	r7, r1, sl, asr #5
40013bd8:	40015991 	mulmi	r1, r1, r9
40013bdc:	400207a8 	andmi	r0, r2, r8, lsr #15
40013be0:	400206c0 	andmi	r0, r2, r0, asr #13
40013be4:	40020428 	andmi	r0, r2, r8, lsr #8
40013be8:	400172de 	ldrdmi	r7, [r1], -lr

Disassembly of section .text.ddr3TipStaticInitController:

40013bec <ddr3TipStaticInitController>:
ddr3TipStaticInitController():
40013bec:	4b1a      	ldr	r3, [pc, #104]	; (40013c58 <ddr3TipStaticInitController+0x6c>)
40013bee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
40013bf2:	4606      	mov	r6, r0
40013bf4:	781b      	ldrb	r3, [r3, #0]
40013bf6:	2b01      	cmp	r3, #1
40013bf8:	d802      	bhi.n	40013c00 <ddr3TipStaticInitController+0x14>
40013bfa:	4818      	ldr	r0, [pc, #96]	; (40013c5c <ddr3TipStaticInitController+0x70>)
40013bfc:	f000 fd1a 	bl	40014634 <mvPrintf>
40013c00:	2400      	movs	r4, #0
40013c02:	4f17      	ldr	r7, [pc, #92]	; (40013c60 <ddr3TipStaticInitController+0x74>)
40013c04:	f8df 805c 	ldr.w	r8, [pc, #92]	; 40013c64 <ddr3TipStaticInitController+0x78>
40013c08:	4625      	mov	r5, r4
40013c0a:	f8df 904c 	ldr.w	r9, [pc, #76]	; 40013c58 <ddr3TipStaticInitController+0x6c>
40013c0e:	e01a      	b.n	40013c46 <ddr3TipStaticInitController+0x5a>
40013c10:	6851      	ldr	r1, [r2, #4]
40013c12:	4630      	mov	r0, r6
40013c14:	9100      	str	r1, [sp, #0]
40013c16:	2101      	movs	r1, #1
40013c18:	6892      	ldr	r2, [r2, #8]
40013c1a:	9201      	str	r2, [sp, #4]
40013c1c:	2200      	movs	r2, #0
40013c1e:	f7f6 f99b 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40013c22:	f8c8 0000 	str.w	r0, [r8]
40013c26:	b120      	cbz	r0, 40013c32 <ddr3TipStaticInitController+0x46>
40013c28:	f7fd fe14 	bl	40011854 <gtBreakOnFail>
40013c2c:	4b0d      	ldr	r3, [pc, #52]	; (40013c64 <ddr3TipStaticInitController+0x78>)
40013c2e:	6818      	ldr	r0, [r3, #0]
40013c30:	e010      	b.n	40013c54 <ddr3TipStaticInitController+0x68>
40013c32:	f899 3000 	ldrb.w	r3, [r9]
40013c36:	2b01      	cmp	r3, #1
40013c38:	d803      	bhi.n	40013c42 <ddr3TipStaticInitController+0x56>
40013c3a:	480b      	ldr	r0, [pc, #44]	; (40013c68 <ddr3TipStaticInitController+0x7c>)
40013c3c:	4629      	mov	r1, r5
40013c3e:	f000 fcf9 	bl	40014634 <mvPrintf>
40013c42:	3501      	adds	r5, #1
40013c44:	340c      	adds	r4, #12
40013c46:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
40013c4a:	191a      	adds	r2, r3, r4
40013c4c:	591b      	ldr	r3, [r3, r4]
40013c4e:	2b00      	cmp	r3, #0
40013c50:	d1de      	bne.n	40013c10 <ddr3TipStaticInitController+0x24>
40013c52:	4618      	mov	r0, r3
40013c54:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40013c58:	40018742 	andmi	r8, r1, r2, asr #14
40013c5c:	400172f5 	strdmi	r7, [r1], -r5
40013c60:	400208dc 	ldrdmi	r0, [r2], -ip
40013c64:	400206c0 	andmi	r0, r2, r0, asr #13
40013c68:	40017312 	andmi	r7, r1, r2, lsl r3

Disassembly of section .text.ddr3TipStaticPhyInitController:

40013c6c <ddr3TipStaticPhyInitController>:
ddr3TipStaticPhyInitController():
40013c6c:	b530      	push	{r4, r5, lr}
40013c6e:	2101      	movs	r1, #1
40013c70:	b085      	sub	sp, #20
40013c72:	2200      	movs	r2, #0
40013c74:	23a4      	movs	r3, #164	; 0xa4
40013c76:	4605      	mov	r5, r0
40013c78:	9302      	str	r3, [sp, #8]
40013c7a:	f643 53fe 	movw	r3, #15870	; 0x3dfe
40013c7e:	9303      	str	r3, [sp, #12]
40013c80:	460b      	mov	r3, r1
40013c82:	9200      	str	r2, [sp, #0]
40013c84:	9201      	str	r2, [sp, #4]
40013c86:	f7f6 fe17 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013c8a:	4c21      	ldr	r4, [pc, #132]	; (40013d10 <ddr3TipStaticPhyInitController+0xa4>)
40013c8c:	4602      	mov	r2, r0
40013c8e:	6020      	str	r0, [r4, #0]
40013c90:	2800      	cmp	r0, #0
40013c92:	d137      	bne.n	40013d04 <ddr3TipStaticPhyInitController+0x98>
40013c94:	2101      	movs	r1, #1
40013c96:	9000      	str	r0, [sp, #0]
40013c98:	9001      	str	r0, [sp, #4]
40013c9a:	23a6      	movs	r3, #166	; 0xa6
40013c9c:	4628      	mov	r0, r5
40013c9e:	9302      	str	r3, [sp, #8]
40013ca0:	f640 43b2 	movw	r3, #3250	; 0xcb2
40013ca4:	9303      	str	r3, [sp, #12]
40013ca6:	460b      	mov	r3, r1
40013ca8:	f7f6 fe06 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013cac:	4602      	mov	r2, r0
40013cae:	6020      	str	r0, [r4, #0]
40013cb0:	bb40      	cbnz	r0, 40013d04 <ddr3TipStaticPhyInitController+0x98>
40013cb2:	2101      	movs	r1, #1
40013cb4:	9000      	str	r0, [sp, #0]
40013cb6:	9001      	str	r0, [sp, #4]
40013cb8:	23a9      	movs	r3, #169	; 0xa9
40013cba:	9003      	str	r0, [sp, #12]
40013cbc:	4628      	mov	r0, r5
40013cbe:	9302      	str	r3, [sp, #8]
40013cc0:	460b      	mov	r3, r1
40013cc2:	f7f6 fdf9 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013cc6:	4602      	mov	r2, r0
40013cc8:	6020      	str	r0, [r4, #0]
40013cca:	b9d8      	cbnz	r0, 40013d04 <ddr3TipStaticPhyInitController+0x98>
40013ccc:	2101      	movs	r1, #1
40013cce:	9000      	str	r0, [sp, #0]
40013cd0:	9001      	str	r0, [sp, #4]
40013cd2:	23d0      	movs	r3, #208	; 0xd0
40013cd4:	4628      	mov	r0, r5
40013cd6:	9302      	str	r3, [sp, #8]
40013cd8:	231f      	movs	r3, #31
40013cda:	9303      	str	r3, [sp, #12]
40013cdc:	460b      	mov	r3, r1
40013cde:	f7f6 fdeb 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013ce2:	4602      	mov	r2, r0
40013ce4:	6020      	str	r0, [r4, #0]
40013ce6:	b968      	cbnz	r0, 40013d04 <ddr3TipStaticPhyInitController+0x98>
40013ce8:	2101      	movs	r1, #1
40013cea:	23a8      	movs	r3, #168	; 0xa8
40013cec:	9000      	str	r0, [sp, #0]
40013cee:	9001      	str	r0, [sp, #4]
40013cf0:	4628      	mov	r0, r5
40013cf2:	9302      	str	r3, [sp, #8]
40013cf4:	f503 7363 	add.w	r3, r3, #908	; 0x38c
40013cf8:	9303      	str	r3, [sp, #12]
40013cfa:	460b      	mov	r3, r1
40013cfc:	f7f6 fddc 	bl	4000a8b8 <mvHwsDdr3TipBUSWrite>
40013d00:	6020      	str	r0, [r4, #0]
40013d02:	b110      	cbz	r0, 40013d0a <ddr3TipStaticPhyInitController+0x9e>
40013d04:	f7fd fda6 	bl	40011854 <gtBreakOnFail>
40013d08:	6820      	ldr	r0, [r4, #0]
40013d0a:	b005      	add	sp, #20
40013d0c:	bd30      	pop	{r4, r5, pc}
40013d0e:	bf00      	nop
40013d10:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.serverRegSet:

40013d14 <serverRegSet>:
serverRegSet():
40013d14:	4b04      	ldr	r3, [pc, #16]	; (40013d28 <serverRegSet+0x14>)
40013d16:	6818      	ldr	r0, [r3, #0]
40013d18:	b910      	cbnz	r0, 40013d20 <serverRegSet+0xc>
40013d1a:	4804      	ldr	r0, [pc, #16]	; (40013d2c <serverRegSet+0x18>)
40013d1c:	6800      	ldr	r0, [r0, #0]
40013d1e:	6018      	str	r0, [r3, #0]
40013d20:	681b      	ldr	r3, [r3, #0]
40013d22:	2000      	movs	r0, #0
40013d24:	50ca      	str	r2, [r1, r3]
40013d26:	4770      	bx	lr
40013d28:	400208e0 	andmi	r0, r2, r0, ror #17
40013d2c:	d0020014 	andle	r0, r2, r4, lsl r0

Disassembly of section .text.serverRegGet:

40013d30 <serverRegGet>:
serverRegGet():
40013d30:	4b05      	ldr	r3, [pc, #20]	; (40013d48 <serverRegGet+0x18>)
40013d32:	6818      	ldr	r0, [r3, #0]
40013d34:	b910      	cbnz	r0, 40013d3c <serverRegGet+0xc>
40013d36:	4805      	ldr	r0, [pc, #20]	; (40013d4c <serverRegGet+0x1c>)
40013d38:	6800      	ldr	r0, [r0, #0]
40013d3a:	6018      	str	r0, [r3, #0]
40013d3c:	681b      	ldr	r3, [r3, #0]
40013d3e:	2000      	movs	r0, #0
40013d40:	58cb      	ldr	r3, [r1, r3]
40013d42:	6013      	str	r3, [r2, #0]
40013d44:	4770      	bx	lr
40013d46:	bf00      	nop
40013d48:	400208e0 	andmi	r0, r2, r0, ror #17
40013d4c:	d0020014 	andle	r0, r2, r4, lsl r0

Disassembly of section .text.ddr3SiliconInit:

40013d50 <ddr3SiliconInit>:
ddr3SiliconInit():
40013d50:	b538      	push	{r3, r4, r5, lr}
40013d52:	4d0d      	ldr	r5, [pc, #52]	; (40013d88 <ddr3SiliconInit+0x38>)
40013d54:	682b      	ldr	r3, [r5, #0]
40013d56:	2b01      	cmp	r3, #1
40013d58:	d013      	beq.n	40013d82 <ddr3SiliconInit+0x32>
40013d5a:	4a0c      	ldr	r2, [pc, #48]	; (40013d8c <ddr3SiliconInit+0x3c>)
40013d5c:	2000      	movs	r0, #0
40013d5e:	4b0c      	ldr	r3, [pc, #48]	; (40013d90 <ddr3SiliconInit+0x40>)
40013d60:	4601      	mov	r1, r0
40013d62:	601a      	str	r2, [r3, #0]
40013d64:	4a0b      	ldr	r2, [pc, #44]	; (40013d94 <ddr3SiliconInit+0x44>)
40013d66:	4b0c      	ldr	r3, [pc, #48]	; (40013d98 <ddr3SiliconInit+0x48>)
40013d68:	601a      	str	r2, [r3, #0]
40013d6a:	f7fd f9f9 	bl	40011160 <ddr3TipInitAc3>
40013d6e:	1e04      	subs	r4, r0, #0
40013d70:	d004      	beq.n	40013d7c <ddr3SiliconInit+0x2c>
40013d72:	480a      	ldr	r0, [pc, #40]	; (40013d9c <ddr3SiliconInit+0x4c>)
40013d74:	4621      	mov	r1, r4
40013d76:	f000 fc5d 	bl	40014634 <mvPrintf>
40013d7a:	e003      	b.n	40013d84 <ddr3SiliconInit+0x34>
40013d7c:	2301      	movs	r3, #1
40013d7e:	602b      	str	r3, [r5, #0]
40013d80:	e000      	b.n	40013d84 <ddr3SiliconInit+0x34>
40013d82:	2400      	movs	r4, #0
40013d84:	4620      	mov	r0, r4
40013d86:	bd38      	pop	{r3, r4, r5, pc}
40013d88:	400208e4 	andmi	r0, r2, r4, ror #17
40013d8c:	40013d15 	andmi	r3, r1, r5, lsl sp
40013d90:	400206b8 			; <UNDEFINED> instruction: 0x400206b8
40013d94:	40013d31 	andmi	r3, r1, r1, lsr sp
40013d98:	400206bc 			; <UNDEFINED> instruction: 0x400206bc
40013d9c:	4001732e 	andmi	r7, r1, lr, lsr #6

Disassembly of section .text.ddr3SiliconPreInit:

40013da0 <ddr3SiliconPreInit>:
ddr3SiliconPreInit():
40013da0:	f7ff bfd6 	b.w	40013d50 <ddr3SiliconInit>

Disassembly of section .text.ddr3PostRunAlg:

40013da4 <ddr3PostRunAlg>:
ddr3PostRunAlg():
40013da4:	2000      	movs	r0, #0
40013da6:	4770      	bx	lr

Disassembly of section .text.ddr3SiliconPostInit:

40013da8 <ddr3SiliconPostInit>:
ddr3SiliconPostInit():
40013da8:	b513      	push	{r0, r1, r4, lr}
40013daa:	2000      	movs	r0, #0
40013dac:	f7fc ff4e 	bl	40010c4c <ddr3TipGetTopologyMap>
40013db0:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
40013db4:	f010 0004 	ands.w	r0, r0, #4
40013db8:	d110      	bne.n	40013ddc <ddr3SiliconPostInit+0x34>
40013dba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40013dbe:	4601      	mov	r1, r0
40013dc0:	9301      	str	r3, [sp, #4]
40013dc2:	4602      	mov	r2, r0
40013dc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40013dc8:	9000      	str	r0, [sp, #0]
40013dca:	f7f6 f8c5 	bl	40009f58 <mvHwsDdr3TipIFWrite>
40013dce:	4c04      	ldr	r4, [pc, #16]	; (40013de0 <ddr3SiliconPostInit+0x38>)
40013dd0:	6020      	str	r0, [r4, #0]
40013dd2:	b120      	cbz	r0, 40013dde <ddr3SiliconPostInit+0x36>
40013dd4:	f7fd fd3e 	bl	40011854 <gtBreakOnFail>
40013dd8:	6820      	ldr	r0, [r4, #0]
40013dda:	e000      	b.n	40013dde <ddr3SiliconPostInit+0x36>
40013ddc:	2000      	movs	r0, #0
40013dde:	bd1c      	pop	{r2, r3, r4, pc}
40013de0:	400206c0 	andmi	r0, r2, r0, asr #13

Disassembly of section .text.suspendWakeup:

40013de4 <suspendWakeup>:
suspendWakeup():
40013de4:	2000      	movs	r0, #0
40013de6:	4770      	bx	lr

Disassembly of section .text.twsiMainIntGet:

40013de8 <twsiMainIntGet>:
twsiMainIntGet():
40013de8:	4b05      	ldr	r3, [pc, #20]	; (40013e00 <twsiMainIntGet+0x18>)
40013dea:	2201      	movs	r2, #1
40013dec:	3002      	adds	r0, #2
40013dee:	fa02 f000 	lsl.w	r0, r2, r0
40013df2:	681b      	ldr	r3, [r3, #0]
40013df4:	4218      	tst	r0, r3
40013df6:	bf0c      	ite	eq
40013df8:	2000      	moveq	r0, #0
40013dfa:	2001      	movne	r0, #1
40013dfc:	4770      	bx	lr
40013dfe:	bf00      	nop
40013e00:	d0021884 	andle	r1, r2, r4, lsl #17

Disassembly of section .text.twsiStsGet:

40013e04 <twsiStsGet>:
twsiStsGet():
40013e04:	f500 7388 	add.w	r3, r0, #272	; 0x110
40013e08:	021b      	lsls	r3, r3, #8
40013e0a:	330c      	adds	r3, #12
40013e0c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40013e10:	6818      	ldr	r0, [r3, #0]
40013e12:	4770      	bx	lr

Disassembly of section .text.mvTwsiDelay:

40013e14 <mvTwsiDelay>:
mvTwsiDelay():
40013e14:	b510      	push	{r4, lr}
40013e16:	4604      	mov	r4, r0
40013e18:	f000 fdd2 	bl	400149c0 <mvBoardTclkGet>
40013e1c:	4b0d      	ldr	r3, [pc, #52]	; (40013e54 <mvTwsiDelay+0x40>)
40013e1e:	4298      	cmp	r0, r3
40013e20:	d005      	beq.n	40013e2e <mvTwsiDelay+0x1a>
40013e22:	4b0d      	ldr	r3, [pc, #52]	; (40013e58 <mvTwsiDelay+0x44>)
40013e24:	4298      	cmp	r0, r3
40013e26:	bf14      	ite	ne
40013e28:	20fa      	movne	r0, #250	; 0xfa
40013e2a:	20a0      	moveq	r0, #160	; 0xa0
40013e2c:	e000      	b.n	40013e30 <mvTwsiDelay+0x1c>
40013e2e:	20c8      	movs	r0, #200	; 0xc8
40013e30:	4b0a      	ldr	r3, [pc, #40]	; (40013e5c <mvTwsiDelay+0x48>)
40013e32:	2200      	movs	r2, #0
40013e34:	601a      	str	r2, [r3, #0]
40013e36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
40013e3a:	4354      	muls	r4, r2
40013e3c:	4a08      	ldr	r2, [pc, #32]	; (40013e60 <mvTwsiDelay+0x4c>)
40013e3e:	4360      	muls	r0, r4
40013e40:	6010      	str	r0, [r2, #0]
40013e42:	6819      	ldr	r1, [r3, #0]
40013e44:	f041 0101 	orr.w	r1, r1, #1
40013e48:	6019      	str	r1, [r3, #0]
40013e4a:	6813      	ldr	r3, [r2, #0]
40013e4c:	2b00      	cmp	r3, #0
40013e4e:	d1fc      	bne.n	40013e4a <mvTwsiDelay+0x36>
40013e50:	bd10      	pop	{r4, pc}
40013e52:	bf00      	nop
40013e54:	0bebc200 	bleq	3fb0465c <MV_CPU_LE+0x3fb0465b>
40013e58:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
40013e5c:	d0020300 	andle	r0, r2, r0, lsl #6
40013e60:	d0020314 	andle	r0, r2, r4, lsl r3

Disassembly of section .text.twsiIntFlgClr:

40013e64 <twsiIntFlgClr>:
twsiIntFlgClr():
40013e64:	b510      	push	{r4, lr}
40013e66:	4604      	mov	r4, r0
40013e68:	2001      	movs	r0, #1
40013e6a:	f504 7488 	add.w	r4, r4, #272	; 0x110
40013e6e:	f7ff ffd1 	bl	40013e14 <mvTwsiDelay>
40013e72:	2001      	movs	r0, #1
40013e74:	0224      	lsls	r4, r4, #8
40013e76:	3408      	adds	r4, #8
40013e78:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40013e7c:	6823      	ldr	r3, [r4, #0]
40013e7e:	f023 0308 	bic.w	r3, r3, #8
40013e82:	6023      	str	r3, [r4, #0]
40013e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40013e88:	f7ff bfc4 	b.w	40013e14 <mvTwsiDelay>

Disassembly of section .text.twsiDataTransmit:

40013e8c <twsiDataTransmit>:
twsiDataTransmit():
40013e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40013e90:	1e0f      	subs	r7, r1, #0
40013e92:	4604      	mov	r4, r0
40013e94:	4615      	mov	r5, r2
40013e96:	d040      	beq.n	40013f1a <twsiDataTransmit+0x8e>
40013e98:	2600      	movs	r6, #0
40013e9a:	f240 5801 	movw	r8, #1281	; 0x501
40013e9e:	4620      	mov	r0, r4
40013ea0:	f7ff ffa2 	bl	40013de8 <twsiMainIntGet>
40013ea4:	b120      	cbz	r0, 40013eb0 <twsiDataTransmit+0x24>
40013ea6:	f240 48ff 	movw	r8, #1279	; 0x4ff
40013eaa:	4546      	cmp	r6, r8
40013eac:	d904      	bls.n	40013eb8 <twsiDataTransmit+0x2c>
40013eae:	e037      	b.n	40013f20 <twsiDataTransmit+0x94>
40013eb0:	3601      	adds	r6, #1
40013eb2:	4546      	cmp	r6, r8
40013eb4:	d1f3      	bne.n	40013e9e <twsiDataTransmit+0x12>
40013eb6:	e027      	b.n	40013f08 <twsiDataTransmit+0x7c>
40013eb8:	f504 7a88 	add.w	sl, r4, #272	; 0x110
40013ebc:	f240 5901 	movw	r9, #1281	; 0x501
40013ec0:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
40013ec4:	f10a 0a04 	add.w	sl, sl, #4
40013ec8:	f04a 4a50 	orr.w	sl, sl, #3489660928	; 0xd0000000
40013ecc:	e017      	b.n	40013efe <twsiDataTransmit+0x72>
40013ece:	f817 3b01 	ldrb.w	r3, [r7], #1
40013ed2:	4620      	mov	r0, r4
40013ed4:	3d01      	subs	r5, #1
40013ed6:	2600      	movs	r6, #0
40013ed8:	f8ca 3000 	str.w	r3, [sl]
40013edc:	f7ff ffc2 	bl	40013e64 <twsiIntFlgClr>
40013ee0:	4620      	mov	r0, r4
40013ee2:	f7ff ff81 	bl	40013de8 <twsiMainIntGet>
40013ee6:	b110      	cbz	r0, 40013eee <twsiDataTransmit+0x62>
40013ee8:	4546      	cmp	r6, r8
40013eea:	d91c      	bls.n	40013f26 <twsiDataTransmit+0x9a>
40013eec:	e00c      	b.n	40013f08 <twsiDataTransmit+0x7c>
40013eee:	3601      	adds	r6, #1
40013ef0:	454e      	cmp	r6, r9
40013ef2:	d1f5      	bne.n	40013ee0 <twsiDataTransmit+0x54>
40013ef4:	e008      	b.n	40013f08 <twsiDataTransmit+0x7c>
40013ef6:	2878      	cmp	r0, #120	; 0x78
40013ef8:	d00c      	beq.n	40013f14 <twsiDataTransmit+0x88>
40013efa:	2828      	cmp	r0, #40	; 0x28
40013efc:	d107      	bne.n	40013f0e <twsiDataTransmit+0x82>
40013efe:	2d00      	cmp	r5, #0
40013f00:	d1e5      	bne.n	40013ece <twsiDataTransmit+0x42>
40013f02:	4628      	mov	r0, r5
40013f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40013f08:	200e      	movs	r0, #14
40013f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40013f0e:	2001      	movs	r0, #1
40013f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40013f14:	2026      	movs	r0, #38	; 0x26
40013f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40013f1a:	2004      	movs	r0, #4
40013f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40013f20:	200e      	movs	r0, #14
40013f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40013f26:	4620      	mov	r0, r4
40013f28:	f7ff ff6c 	bl	40013e04 <twsiStsGet>
40013f2c:	2838      	cmp	r0, #56	; 0x38
40013f2e:	d1e2      	bne.n	40013ef6 <twsiDataTransmit+0x6a>
40013f30:	e7f0      	b.n	40013f14 <twsiDataTransmit+0x88>

Disassembly of section .text.mvTwsiStartBitSet:

40013f32 <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
40013f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40013f34:	4604      	mov	r4, r0
40013f36:	f7ff ff57 	bl	40013de8 <twsiMainIntGet>
40013f3a:	f504 7688 	add.w	r6, r4, #272	; 0x110
40013f3e:	0236      	lsls	r6, r6, #8
40013f40:	3608      	adds	r6, #8
40013f42:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
40013f46:	6833      	ldr	r3, [r6, #0]
40013f48:	f043 0320 	orr.w	r3, r3, #32
40013f4c:	6033      	str	r3, [r6, #0]
40013f4e:	b110      	cbz	r0, 40013f56 <mvTwsiStartBitSet+0x24>
40013f50:	4620      	mov	r0, r4
40013f52:	f7ff ff87 	bl	40013e64 <twsiIntFlgClr>
40013f56:	2500      	movs	r5, #0
40013f58:	f240 5701 	movw	r7, #1281	; 0x501
40013f5c:	4620      	mov	r0, r4
40013f5e:	f7ff ff43 	bl	40013de8 <twsiMainIntGet>
40013f62:	b118      	cbz	r0, 40013f6c <mvTwsiStartBitSet+0x3a>
40013f64:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
40013f68:	d31a      	bcc.n	40013fa0 <mvTwsiStartBitSet+0x6e>
40013f6a:	e017      	b.n	40013f9c <mvTwsiStartBitSet+0x6a>
40013f6c:	3501      	adds	r5, #1
40013f6e:	42bd      	cmp	r5, r7
40013f70:	d1f4      	bne.n	40013f5c <mvTwsiStartBitSet+0x2a>
40013f72:	200e      	movs	r0, #14
40013f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40013f76:	4620      	mov	r0, r4
40013f78:	f7ff ff44 	bl	40013e04 <twsiStsGet>
40013f7c:	2838      	cmp	r0, #56	; 0x38
40013f7e:	d007      	beq.n	40013f90 <mvTwsiStartBitSet+0x5e>
40013f80:	2878      	cmp	r0, #120	; 0x78
40013f82:	d005      	beq.n	40013f90 <mvTwsiStartBitSet+0x5e>
40013f84:	2808      	cmp	r0, #8
40013f86:	d005      	beq.n	40013f94 <mvTwsiStartBitSet+0x62>
40013f88:	3810      	subs	r0, #16
40013f8a:	bf18      	it	ne
40013f8c:	2001      	movne	r0, #1
40013f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40013f90:	2026      	movs	r0, #38	; 0x26
40013f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40013f94:	4628      	mov	r0, r5
40013f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40013f98:	2001      	movs	r0, #1
40013f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40013f9c:	200e      	movs	r0, #14
40013f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40013fa0:	6835      	ldr	r5, [r6, #0]
40013fa2:	f015 0520 	ands.w	r5, r5, #32
40013fa6:	d1f7      	bne.n	40013f98 <mvTwsiStartBitSet+0x66>
40013fa8:	e7e5      	b.n	40013f76 <mvTwsiStartBitSet+0x44>

Disassembly of section .text.mvTwsiStopBitSet:

40013faa <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
40013faa:	b538      	push	{r3, r4, r5, lr}
40013fac:	f500 7488 	add.w	r4, r0, #272	; 0x110
40013fb0:	4605      	mov	r5, r0
40013fb2:	0224      	lsls	r4, r4, #8
40013fb4:	3408      	adds	r4, #8
40013fb6:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40013fba:	6823      	ldr	r3, [r4, #0]
40013fbc:	f043 0310 	orr.w	r3, r3, #16
40013fc0:	6023      	str	r3, [r4, #0]
40013fc2:	f7ff ff4f 	bl	40013e64 <twsiIntFlgClr>
40013fc6:	2300      	movs	r3, #0
40013fc8:	f240 5201 	movw	r2, #1281	; 0x501
40013fcc:	6821      	ldr	r1, [r4, #0]
40013fce:	06c9      	lsls	r1, r1, #27
40013fd0:	d403      	bmi.n	40013fda <mvTwsiStopBitSet+0x30>
40013fd2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
40013fd6:	d316      	bcc.n	40014006 <mvTwsiStopBitSet+0x5c>
40013fd8:	e013      	b.n	40014002 <mvTwsiStopBitSet+0x58>
40013fda:	3301      	adds	r3, #1
40013fdc:	4293      	cmp	r3, r2
40013fde:	d1f5      	bne.n	40013fcc <mvTwsiStopBitSet+0x22>
40013fe0:	200e      	movs	r0, #14
40013fe2:	bd38      	pop	{r3, r4, r5, pc}
40013fe4:	4628      	mov	r0, r5
40013fe6:	f7ff ff0d 	bl	40013e04 <twsiStsGet>
40013fea:	2838      	cmp	r0, #56	; 0x38
40013fec:	d005      	beq.n	40013ffa <mvTwsiStopBitSet+0x50>
40013fee:	2878      	cmp	r0, #120	; 0x78
40013ff0:	d003      	beq.n	40013ffa <mvTwsiStopBitSet+0x50>
40013ff2:	38f8      	subs	r0, #248	; 0xf8
40013ff4:	bf18      	it	ne
40013ff6:	2001      	movne	r0, #1
40013ff8:	bd38      	pop	{r3, r4, r5, pc}
40013ffa:	2026      	movs	r0, #38	; 0x26
40013ffc:	bd38      	pop	{r3, r4, r5, pc}
40013ffe:	2001      	movs	r0, #1
40014000:	bd38      	pop	{r3, r4, r5, pc}
40014002:	200e      	movs	r0, #14
40014004:	bd38      	pop	{r3, r4, r5, pc}
40014006:	6823      	ldr	r3, [r4, #0]
40014008:	06db      	lsls	r3, r3, #27
4001400a:	d4f8      	bmi.n	40013ffe <mvTwsiStopBitSet+0x54>
4001400c:	e7ea      	b.n	40013fe4 <mvTwsiStopBitSet+0x3a>

Disassembly of section .text.mvTwsiInit:

4001400e <mvTwsiInit>:
mvTwsiInit():
4001400e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40014012:	2400      	movs	r4, #0
40014014:	b087      	sub	sp, #28
40014016:	461d      	mov	r5, r3
40014018:	46a0      	mov	r8, r4
4001401a:	f04f 39ff 	mov.w	r9, #4294967295
4001401e:	9205      	str	r2, [sp, #20]
40014020:	468a      	mov	sl, r1
40014022:	9004      	str	r0, [sp, #16]
40014024:	2202      	movs	r2, #2
40014026:	9403      	str	r4, [sp, #12]
40014028:	9402      	str	r4, [sp, #8]
4001402a:	e01d      	b.n	40014068 <mvTwsiInit+0x5a>
4001402c:	461e      	mov	r6, r3
4001402e:	9805      	ldr	r0, [sp, #20]
40014030:	4639      	mov	r1, r7
40014032:	1c73      	adds	r3, r6, #1
40014034:	e88d 000c 	stmia.w	sp, {r2, r3}
40014038:	f7f2 eb30 	blx	4000669c <__aeabi_uidiv>
4001403c:	e89d 000c 	ldmia.w	sp, {r2, r3}
40014040:	4550      	cmp	r0, sl
40014042:	d80a      	bhi.n	4001405a <mvTwsiInit+0x4c>
40014044:	ebc0 010a 	rsb	r1, r0, sl
40014048:	2900      	cmp	r1, #0
4001404a:	bfb8      	it	lt
4001404c:	4249      	neglt	r1, r1
4001404e:	4549      	cmp	r1, r9
40014050:	d203      	bcs.n	4001405a <mvTwsiInit+0x4c>
40014052:	46b0      	mov	r8, r6
40014054:	4689      	mov	r9, r1
40014056:	9403      	str	r4, [sp, #12]
40014058:	9002      	str	r0, [sp, #8]
4001405a:	2b10      	cmp	r3, #16
4001405c:	442f      	add	r7, r5
4001405e:	d1e5      	bne.n	4001402c <mvTwsiInit+0x1e>
40014060:	3401      	adds	r4, #1
40014062:	465d      	mov	r5, fp
40014064:	2c08      	cmp	r4, #8
40014066:	d008      	beq.n	4001407a <mvTwsiInit+0x6c>
40014068:	fa02 f304 	lsl.w	r3, r2, r4
4001406c:	210a      	movs	r1, #10
4001406e:	46ab      	mov	fp, r5
40014070:	434b      	muls	r3, r1
40014072:	2600      	movs	r6, #0
40014074:	461f      	mov	r7, r3
40014076:	461d      	mov	r5, r3
40014078:	e7d9      	b.n	4001402e <mvTwsiInit+0x20>
4001407a:	9a04      	ldr	r2, [sp, #16]
4001407c:	2600      	movs	r6, #0
4001407e:	2002      	movs	r0, #2
40014080:	f502 7488 	add.w	r4, r2, #272	; 0x110
40014084:	0224      	lsls	r4, r4, #8
40014086:	f104 031c 	add.w	r3, r4, #28
4001408a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001408e:	601e      	str	r6, [r3, #0]
40014090:	f7ff fec0 	bl	40013e14 <mvTwsiDelay>
40014094:	9b03      	ldr	r3, [sp, #12]
40014096:	ea43 02c8 	orr.w	r2, r3, r8, lsl #3
4001409a:	f104 030c 	add.w	r3, r4, #12
4001409e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400140a2:	601a      	str	r2, [r3, #0]
400140a4:	f104 0308 	add.w	r3, r4, #8
400140a8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400140ac:	2244      	movs	r2, #68	; 0x44
400140ae:	601a      	str	r2, [r3, #0]
400140b0:	792a      	ldrb	r2, [r5, #4]
400140b2:	2a01      	cmp	r2, #1
400140b4:	d10f      	bne.n	400140d6 <mvTwsiInit+0xc8>
400140b6:	6829      	ldr	r1, [r5, #0]
400140b8:	9810      	ldr	r0, [sp, #64]	; 0x40
400140ba:	f401 7140 	and.w	r1, r1, #768	; 0x300
400140be:	09c9      	lsrs	r1, r1, #7
400140c0:	f041 02f0 	orr.w	r2, r1, #240	; 0xf0
400140c4:	b108      	cbz	r0, 400140ca <mvTwsiInit+0xbc>
400140c6:	f041 02f1 	orr.w	r2, r1, #241	; 0xf1
400140ca:	f044 4150 	orr.w	r1, r4, #3489660928	; 0xd0000000
400140ce:	3410      	adds	r4, #16
400140d0:	600a      	str	r2, [r1, #0]
400140d2:	782a      	ldrb	r2, [r5, #0]
400140d4:	e008      	b.n	400140e8 <mvTwsiInit+0xda>
400140d6:	f104 0210 	add.w	r2, r4, #16
400140da:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
400140de:	6016      	str	r6, [r2, #0]
400140e0:	682a      	ldr	r2, [r5, #0]
400140e2:	0052      	lsls	r2, r2, #1
400140e4:	f402 72ff 	and.w	r2, r2, #510	; 0x1fe
400140e8:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
400140ec:	9904      	ldr	r1, [sp, #16]
400140ee:	2001      	movs	r0, #1
400140f0:	6022      	str	r2, [r4, #0]
400140f2:	681a      	ldr	r2, [r3, #0]
400140f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
400140f8:	601a      	str	r2, [r3, #0]
400140fa:	f501 4302 	add.w	r3, r1, #33280	; 0x8200
400140fe:	33df      	adds	r3, #223	; 0xdf
40014100:	009b      	lsls	r3, r3, #2
40014102:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40014106:	681a      	ldr	r2, [r3, #0]
40014108:	f042 0201 	orr.w	r2, r2, #1
4001410c:	601a      	str	r2, [r3, #0]
4001410e:	f7ff fe81 	bl	40013e14 <mvTwsiDelay>
40014112:	9802      	ldr	r0, [sp, #8]
40014114:	b007      	add	sp, #28
40014116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvTwsiAddrSet:

4001411a <mvTwsiAddrSet>:
mvTwsiAddrSet():
4001411a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
4001411e:	4604      	mov	r4, r0
40014120:	790b      	ldrb	r3, [r1, #4]
40014122:	4615      	mov	r5, r2
40014124:	680f      	ldr	r7, [r1, #0]
40014126:	2b01      	cmp	r3, #1
40014128:	d14e      	bne.n	400141c8 <mvTwsiAddrSet+0xae>
4001412a:	f500 7888 	add.w	r8, r0, #272	; 0x110
4001412e:	f407 7240 	and.w	r2, r7, #768	; 0x300
40014132:	4618      	mov	r0, r3
40014134:	2600      	movs	r6, #0
40014136:	ea4f 2808 	mov.w	r8, r8, lsl #8
4001413a:	ea45 12d2 	orr.w	r2, r5, r2, lsr #7
4001413e:	f108 0804 	add.w	r8, r8, #4
40014142:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
40014146:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
4001414a:	f240 5901 	movw	r9, #1281	; 0x501
4001414e:	f8c8 2000 	str.w	r2, [r8]
40014152:	f7ff fe5f 	bl	40013e14 <mvTwsiDelay>
40014156:	4620      	mov	r0, r4
40014158:	f7ff fe84 	bl	40013e64 <twsiIntFlgClr>
4001415c:	4620      	mov	r0, r4
4001415e:	f7ff fe43 	bl	40013de8 <twsiMainIntGet>
40014162:	b118      	cbz	r0, 4001416c <mvTwsiAddrSet+0x52>
40014164:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
40014168:	d35f      	bcc.n	4001422a <mvTwsiAddrSet+0x110>
4001416a:	e056      	b.n	4001421a <mvTwsiAddrSet+0x100>
4001416c:	3601      	adds	r6, #1
4001416e:	454e      	cmp	r6, r9
40014170:	d1f4      	bne.n	4001415c <mvTwsiAddrSet+0x42>
40014172:	e052      	b.n	4001421a <mvTwsiAddrSet+0x100>
40014174:	2878      	cmp	r0, #120	; 0x78
40014176:	d054      	beq.n	40014222 <mvTwsiAddrSet+0x108>
40014178:	2840      	cmp	r0, #64	; 0x40
4001417a:	d003      	beq.n	40014184 <mvTwsiAddrSet+0x6a>
4001417c:	2d01      	cmp	r5, #1
4001417e:	d051      	beq.n	40014224 <mvTwsiAddrSet+0x10a>
40014180:	2818      	cmp	r0, #24
40014182:	d000      	beq.n	40014186 <mvTwsiAddrSet+0x6c>
40014184:	b1f5      	cbz	r5, 400141c4 <mvTwsiAddrSet+0xaa>
40014186:	007f      	lsls	r7, r7, #1
40014188:	4620      	mov	r0, r4
4001418a:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
4001418e:	f8c8 7000 	str.w	r7, [r8]
40014192:	f7ff fe67 	bl	40013e64 <twsiIntFlgClr>
40014196:	2600      	movs	r6, #0
40014198:	f240 5701 	movw	r7, #1281	; 0x501
4001419c:	4620      	mov	r0, r4
4001419e:	f7ff fe23 	bl	40013de8 <twsiMainIntGet>
400141a2:	b118      	cbz	r0, 400141ac <mvTwsiAddrSet+0x92>
400141a4:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
400141a8:	d345      	bcc.n	40014236 <mvTwsiAddrSet+0x11c>
400141aa:	e036      	b.n	4001421a <mvTwsiAddrSet+0x100>
400141ac:	3601      	adds	r6, #1
400141ae:	42be      	cmp	r6, r7
400141b0:	d1f4      	bne.n	4001419c <mvTwsiAddrSet+0x82>
400141b2:	e032      	b.n	4001421a <mvTwsiAddrSet+0x100>
400141b4:	2878      	cmp	r0, #120	; 0x78
400141b6:	d034      	beq.n	40014222 <mvTwsiAddrSet+0x108>
400141b8:	28e0      	cmp	r0, #224	; 0xe0
400141ba:	d029      	beq.n	40014210 <mvTwsiAddrSet+0xf6>
400141bc:	2d01      	cmp	r5, #1
400141be:	d031      	beq.n	40014224 <mvTwsiAddrSet+0x10a>
400141c0:	28d0      	cmp	r0, #208	; 0xd0
400141c2:	e024      	b.n	4001420e <mvTwsiAddrSet+0xf4>
400141c4:	2501      	movs	r5, #1
400141c6:	e02d      	b.n	40014224 <mvTwsiAddrSet+0x10a>
400141c8:	f500 7388 	add.w	r3, r0, #272	; 0x110
400141cc:	007f      	lsls	r7, r7, #1
400141ce:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
400141d2:	2600      	movs	r6, #0
400141d4:	021b      	lsls	r3, r3, #8
400141d6:	4317      	orrs	r7, r2
400141d8:	3304      	adds	r3, #4
400141da:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400141de:	601f      	str	r7, [r3, #0]
400141e0:	f240 5701 	movw	r7, #1281	; 0x501
400141e4:	f7ff fe3e 	bl	40013e64 <twsiIntFlgClr>
400141e8:	4620      	mov	r0, r4
400141ea:	f7ff fdfd 	bl	40013de8 <twsiMainIntGet>
400141ee:	b118      	cbz	r0, 400141f8 <mvTwsiAddrSet+0xde>
400141f0:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
400141f4:	d325      	bcc.n	40014242 <mvTwsiAddrSet+0x128>
400141f6:	e010      	b.n	4001421a <mvTwsiAddrSet+0x100>
400141f8:	3601      	adds	r6, #1
400141fa:	42be      	cmp	r6, r7
400141fc:	d1f4      	bne.n	400141e8 <mvTwsiAddrSet+0xce>
400141fe:	e00c      	b.n	4001421a <mvTwsiAddrSet+0x100>
40014200:	2878      	cmp	r0, #120	; 0x78
40014202:	d00e      	beq.n	40014222 <mvTwsiAddrSet+0x108>
40014204:	2840      	cmp	r0, #64	; 0x40
40014206:	d003      	beq.n	40014210 <mvTwsiAddrSet+0xf6>
40014208:	2d01      	cmp	r5, #1
4001420a:	d00b      	beq.n	40014224 <mvTwsiAddrSet+0x10a>
4001420c:	2818      	cmp	r0, #24
4001420e:	d006      	beq.n	4001421e <mvTwsiAddrSet+0x104>
40014210:	f1d5 0501 	rsbs	r5, r5, #1
40014214:	bf38      	it	cc
40014216:	2500      	movcc	r5, #0
40014218:	e004      	b.n	40014224 <mvTwsiAddrSet+0x10a>
4001421a:	250e      	movs	r5, #14
4001421c:	e002      	b.n	40014224 <mvTwsiAddrSet+0x10a>
4001421e:	2500      	movs	r5, #0
40014220:	e000      	b.n	40014224 <mvTwsiAddrSet+0x10a>
40014222:	2526      	movs	r5, #38	; 0x26
40014224:	4628      	mov	r0, r5
40014226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4001422a:	4620      	mov	r0, r4
4001422c:	f7ff fdea 	bl	40013e04 <twsiStsGet>
40014230:	2838      	cmp	r0, #56	; 0x38
40014232:	d19f      	bne.n	40014174 <mvTwsiAddrSet+0x5a>
40014234:	e7f5      	b.n	40014222 <mvTwsiAddrSet+0x108>
40014236:	4620      	mov	r0, r4
40014238:	f7ff fde4 	bl	40013e04 <twsiStsGet>
4001423c:	2838      	cmp	r0, #56	; 0x38
4001423e:	d1b9      	bne.n	400141b4 <mvTwsiAddrSet+0x9a>
40014240:	e7ef      	b.n	40014222 <mvTwsiAddrSet+0x108>
40014242:	4620      	mov	r0, r4
40014244:	f7ff fdde 	bl	40013e04 <twsiStsGet>
40014248:	2838      	cmp	r0, #56	; 0x38
4001424a:	d1d9      	bne.n	40014200 <mvTwsiAddrSet+0xe6>
4001424c:	e7e9      	b.n	40014222 <mvTwsiAddrSet+0x108>

Disassembly of section .text.mvTwsiWrite:

4001424e <mvTwsiWrite>:
mvTwsiWrite():
4001424e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
40014252:	1e17      	subs	r7, r2, #0
40014254:	4604      	mov	r4, r0
40014256:	460d      	mov	r5, r1
40014258:	4698      	mov	r8, r3
4001425a:	d053      	beq.n	40014304 <mvTwsiWrite+0xb6>
4001425c:	2900      	cmp	r1, #0
4001425e:	d051      	beq.n	40014304 <mvTwsiWrite+0xb6>
40014260:	2600      	movs	r6, #0
40014262:	e002      	b.n	4001426a <mvTwsiWrite+0x1c>
40014264:	2001      	movs	r0, #1
40014266:	f7ff fdd5 	bl	40013e14 <mvTwsiDelay>
4001426a:	4620      	mov	r0, r4
4001426c:	f7ff fe61 	bl	40013f32 <mvTwsiStartBitSet>
40014270:	2826      	cmp	r0, #38	; 0x26
40014272:	4681      	mov	r9, r0
40014274:	d040      	beq.n	400142f8 <mvTwsiWrite+0xaa>
40014276:	bb60      	cbnz	r0, 400142d2 <mvTwsiWrite+0x84>
40014278:	2001      	movs	r0, #1
4001427a:	f7ff fdcb 	bl	40013e14 <mvTwsiDelay>
4001427e:	4620      	mov	r0, r4
40014280:	4629      	mov	r1, r5
40014282:	464a      	mov	r2, r9
40014284:	f7ff ff49 	bl	4001411a <mvTwsiAddrSet>
40014288:	2826      	cmp	r0, #38	; 0x26
4001428a:	d035      	beq.n	400142f8 <mvTwsiWrite+0xaa>
4001428c:	bb08      	cbnz	r0, 400142d2 <mvTwsiWrite+0x84>
4001428e:	68aa      	ldr	r2, [r5, #8]
40014290:	2a01      	cmp	r2, #1
40014292:	d113      	bne.n	400142bc <mvTwsiWrite+0x6e>
40014294:	6929      	ldr	r1, [r5, #16]
40014296:	68eb      	ldr	r3, [r5, #12]
40014298:	2901      	cmp	r1, #1
4001429a:	d106      	bne.n	400142aa <mvTwsiWrite+0x5c>
4001429c:	0a1a      	lsrs	r2, r3, #8
4001429e:	f88d 3005 	strb.w	r3, [sp, #5]
400142a2:	f88d 2004 	strb.w	r2, [sp, #4]
400142a6:	2202      	movs	r2, #2
400142a8:	e001      	b.n	400142ae <mvTwsiWrite+0x60>
400142aa:	f88d 3004 	strb.w	r3, [sp, #4]
400142ae:	4620      	mov	r0, r4
400142b0:	a901      	add	r1, sp, #4
400142b2:	f7ff fdeb 	bl	40013e8c <twsiDataTransmit>
400142b6:	2826      	cmp	r0, #38	; 0x26
400142b8:	d01e      	beq.n	400142f8 <mvTwsiWrite+0xaa>
400142ba:	b950      	cbnz	r0, 400142d2 <mvTwsiWrite+0x84>
400142bc:	2001      	movs	r0, #1
400142be:	f7ff fda9 	bl	40013e14 <mvTwsiDelay>
400142c2:	4620      	mov	r0, r4
400142c4:	4639      	mov	r1, r7
400142c6:	4642      	mov	r2, r8
400142c8:	f7ff fde0 	bl	40013e8c <twsiDataTransmit>
400142cc:	2826      	cmp	r0, #38	; 0x26
400142ce:	d013      	beq.n	400142f8 <mvTwsiWrite+0xaa>
400142d0:	b120      	cbz	r0, 400142dc <mvTwsiWrite+0x8e>
400142d2:	4620      	mov	r0, r4
400142d4:	f7ff fe69 	bl	40013faa <mvTwsiStopBitSet>
400142d8:	2001      	movs	r0, #1
400142da:	e014      	b.n	40014306 <mvTwsiWrite+0xb8>
400142dc:	4620      	mov	r0, r4
400142de:	f7ff fe64 	bl	40013faa <mvTwsiStopBitSet>
400142e2:	2826      	cmp	r0, #38	; 0x26
400142e4:	4681      	mov	r9, r0
400142e6:	d007      	beq.n	400142f8 <mvTwsiWrite+0xaa>
400142e8:	2001      	movs	r0, #1
400142ea:	f1b9 0f00 	cmp.w	r9, #0
400142ee:	d10a      	bne.n	40014306 <mvTwsiWrite+0xb8>
400142f0:	f7ff fd90 	bl	40013e14 <mvTwsiDelay>
400142f4:	4648      	mov	r0, r9
400142f6:	e006      	b.n	40014306 <mvTwsiWrite+0xb8>
400142f8:	3601      	adds	r6, #1
400142fa:	f5b6 7f7a 	cmp.w	r6, #1000	; 0x3e8
400142fe:	d1b1      	bne.n	40014264 <mvTwsiWrite+0x16>
40014300:	2000      	movs	r0, #0
40014302:	e000      	b.n	40014306 <mvTwsiWrite+0xb8>
40014304:	2004      	movs	r0, #4
40014306:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text.__udelay:

4001430c <__udelay>:
__udelay():
4001430c:	b570      	push	{r4, r5, r6, lr}
4001430e:	2319      	movs	r3, #25
40014310:	4343      	muls	r3, r0
40014312:	4a0c      	ldr	r2, [pc, #48]	; (40014344 <__udelay+0x38>)
40014314:	4e0c      	ldr	r6, [pc, #48]	; (40014348 <__udelay+0x3c>)
40014316:	4d0d      	ldr	r5, [pc, #52]	; (4001434c <__udelay+0x40>)
40014318:	6013      	str	r3, [r2, #0]
4001431a:	6033      	str	r3, [r6, #0]
4001431c:	682c      	ldr	r4, [r5, #0]
4001431e:	f024 0402 	bic.w	r4, r4, #2
40014322:	f044 0401 	orr.w	r4, r4, #1
40014326:	f000 fb79 	bl	40014a1c <mvSysEnvTimerIsRefClk25Mhz>
4001432a:	b108      	cbz	r0, 40014330 <__udelay+0x24>
4001432c:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
40014330:	602c      	str	r4, [r5, #0]
40014332:	6833      	ldr	r3, [r6, #0]
40014334:	2b00      	cmp	r3, #0
40014336:	d1fc      	bne.n	40014332 <__udelay+0x26>
40014338:	4b04      	ldr	r3, [pc, #16]	; (4001434c <__udelay+0x40>)
4001433a:	f024 0401 	bic.w	r4, r4, #1
4001433e:	601c      	str	r4, [r3, #0]
40014340:	bd70      	pop	{r4, r5, r6, pc}
40014342:	bf00      	nop
40014344:	d0020310 	andle	r0, r2, r0, lsl r3
40014348:	d0020314 	andle	r0, r2, r4, lsl r3
4001434c:	d0020300 	andle	r0, r2, r0, lsl #6

Disassembly of section .text.memset:

40014350 <memset>:
memset():
40014350:	4603      	mov	r3, r0
40014352:	e001      	b.n	40014358 <memset+0x8>
40014354:	f803 1b01 	strb.w	r1, [r3], #1
40014358:	f112 32ff 	adds.w	r2, r2, #4294967295
4001435c:	d2fa      	bcs.n	40014354 <memset+0x4>
4001435e:	4770      	bx	lr

Disassembly of section .text.uli2a:

40014360 <uli2a>:
uli2a():
40014360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40014364:	4604      	mov	r4, r0
40014366:	460d      	mov	r5, r1
40014368:	4616      	mov	r6, r2
4001436a:	4698      	mov	r8, r3
4001436c:	2701      	movs	r7, #1
4001436e:	e000      	b.n	40014372 <uli2a+0x12>
40014370:	436f      	muls	r7, r5
40014372:	4620      	mov	r0, r4
40014374:	4639      	mov	r1, r7
40014376:	f7f2 e992 	blx	4000669c <__aeabi_uidiv>
4001437a:	42a8      	cmp	r0, r5
4001437c:	d2f8      	bcs.n	40014370 <uli2a+0x10>
4001437e:	f04f 0900 	mov.w	r9, #0
40014382:	e029      	b.n	400143d8 <uli2a+0x78>
40014384:	4639      	mov	r1, r7
40014386:	4620      	mov	r0, r4
40014388:	f7f2 e988 	blx	4000669c <__aeabi_uidiv>
4001438c:	4639      	mov	r1, r7
4001438e:	4682      	mov	sl, r0
40014390:	4620      	mov	r0, r4
40014392:	f7f2 ea7a 	blx	40006888 <__aeabi_uidivmod>
40014396:	4638      	mov	r0, r7
40014398:	460c      	mov	r4, r1
4001439a:	4629      	mov	r1, r5
4001439c:	f7f2 e97e 	blx	4000669c <__aeabi_uidiv>
400143a0:	4607      	mov	r7, r0
400143a2:	f1b9 0f00 	cmp.w	r9, #0
400143a6:	d104      	bne.n	400143b2 <uli2a+0x52>
400143a8:	f1ba 0f00 	cmp.w	sl, #0
400143ac:	dc01      	bgt.n	400143b2 <uli2a+0x52>
400143ae:	2800      	cmp	r0, #0
400143b0:	d1e8      	bne.n	40014384 <uli2a+0x24>
400143b2:	f1ba 0f09 	cmp.w	sl, #9
400143b6:	f108 0201 	add.w	r2, r8, #1
400143ba:	fa5f f18a 	uxtb.w	r1, sl
400143be:	dd04      	ble.n	400143ca <uli2a+0x6a>
400143c0:	2e00      	cmp	r6, #0
400143c2:	bf0c      	ite	eq
400143c4:	2357      	moveq	r3, #87	; 0x57
400143c6:	2337      	movne	r3, #55	; 0x37
400143c8:	e000      	b.n	400143cc <uli2a+0x6c>
400143ca:	2330      	movs	r3, #48	; 0x30
400143cc:	f109 0901 	add.w	r9, r9, #1
400143d0:	185b      	adds	r3, r3, r1
400143d2:	f888 3000 	strb.w	r3, [r8]
400143d6:	4690      	mov	r8, r2
400143d8:	2f00      	cmp	r7, #0
400143da:	d1d3      	bne.n	40014384 <uli2a+0x24>
400143dc:	f888 7000 	strb.w	r7, [r8]
400143e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.ui2a:

400143e4 <ui2a>:
ui2a():
400143e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
400143e8:	4604      	mov	r4, r0
400143ea:	460d      	mov	r5, r1
400143ec:	4616      	mov	r6, r2
400143ee:	4698      	mov	r8, r3
400143f0:	2701      	movs	r7, #1
400143f2:	e000      	b.n	400143f6 <ui2a+0x12>
400143f4:	436f      	muls	r7, r5
400143f6:	4620      	mov	r0, r4
400143f8:	4639      	mov	r1, r7
400143fa:	f7f2 e950 	blx	4000669c <__aeabi_uidiv>
400143fe:	42a8      	cmp	r0, r5
40014400:	d2f8      	bcs.n	400143f4 <ui2a+0x10>
40014402:	f04f 0900 	mov.w	r9, #0
40014406:	e029      	b.n	4001445c <ui2a+0x78>
40014408:	4639      	mov	r1, r7
4001440a:	4620      	mov	r0, r4
4001440c:	f7f2 e946 	blx	4000669c <__aeabi_uidiv>
40014410:	4639      	mov	r1, r7
40014412:	4682      	mov	sl, r0
40014414:	4620      	mov	r0, r4
40014416:	f7f2 ea38 	blx	40006888 <__aeabi_uidivmod>
4001441a:	4638      	mov	r0, r7
4001441c:	460c      	mov	r4, r1
4001441e:	4629      	mov	r1, r5
40014420:	f7f2 e93c 	blx	4000669c <__aeabi_uidiv>
40014424:	4607      	mov	r7, r0
40014426:	f1b9 0f00 	cmp.w	r9, #0
4001442a:	d104      	bne.n	40014436 <ui2a+0x52>
4001442c:	f1ba 0f00 	cmp.w	sl, #0
40014430:	dc01      	bgt.n	40014436 <ui2a+0x52>
40014432:	2800      	cmp	r0, #0
40014434:	d1e8      	bne.n	40014408 <ui2a+0x24>
40014436:	f1ba 0f09 	cmp.w	sl, #9
4001443a:	f108 0201 	add.w	r2, r8, #1
4001443e:	fa5f f18a 	uxtb.w	r1, sl
40014442:	dd04      	ble.n	4001444e <ui2a+0x6a>
40014444:	2e00      	cmp	r6, #0
40014446:	bf0c      	ite	eq
40014448:	2357      	moveq	r3, #87	; 0x57
4001444a:	2337      	movne	r3, #55	; 0x37
4001444c:	e000      	b.n	40014450 <ui2a+0x6c>
4001444e:	2330      	movs	r3, #48	; 0x30
40014450:	f109 0901 	add.w	r9, r9, #1
40014454:	185b      	adds	r3, r3, r1
40014456:	f888 3000 	strb.w	r3, [r8]
4001445a:	4690      	mov	r8, r2
4001445c:	2f00      	cmp	r7, #0
4001445e:	d1d3      	bne.n	40014408 <ui2a+0x24>
40014460:	f888 7000 	strb.w	r7, [r8]
40014464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.putchw:

40014468 <putchw>:
putchw():
40014468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4001446c:	2b00      	cmp	r3, #0
4001446e:	bf0c      	ite	eq
40014470:	f04f 0820 	moveq.w	r8, #32
40014474:	f04f 0830 	movne.w	r8, #48	; 0x30
40014478:	9e06      	ldr	r6, [sp, #24]
4001447a:	4604      	mov	r4, r0
4001447c:	460d      	mov	r5, r1
4001447e:	4633      	mov	r3, r6
40014480:	e000      	b.n	40014484 <putchw+0x1c>
40014482:	3a01      	subs	r2, #1
40014484:	f813 1b01 	ldrb.w	r1, [r3], #1
40014488:	b909      	cbnz	r1, 4001448e <putchw+0x26>
4001448a:	4617      	mov	r7, r2
4001448c:	e006      	b.n	4001449c <putchw+0x34>
4001448e:	2a00      	cmp	r2, #0
40014490:	dcf7      	bgt.n	40014482 <putchw+0x1a>
40014492:	e7fa      	b.n	4001448a <putchw+0x22>
40014494:	4620      	mov	r0, r4
40014496:	4641      	mov	r1, r8
40014498:	47a8      	blx	r5
4001449a:	3f01      	subs	r7, #1
4001449c:	2f00      	cmp	r7, #0
4001449e:	dcf9      	bgt.n	40014494 <putchw+0x2c>
400144a0:	e001      	b.n	400144a6 <putchw+0x3e>
400144a2:	4620      	mov	r0, r4
400144a4:	47a8      	blx	r5
400144a6:	f816 1b01 	ldrb.w	r1, [r6], #1
400144aa:	2900      	cmp	r1, #0
400144ac:	d1f9      	bne.n	400144a2 <putchw+0x3a>
400144ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text.putcn:

400144b2 <putcn>:
putcn():
400144b2:	b510      	push	{r4, lr}
400144b4:	4608      	mov	r0, r1
400144b6:	460c      	mov	r4, r1
400144b8:	f7f2 fe57 	bl	4000716a <mvUartPutc>
400144bc:	2c0a      	cmp	r4, #10
400144be:	d104      	bne.n	400144ca <putcn+0x18>
400144c0:	200d      	movs	r0, #13
400144c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
400144c6:	f7f2 be50 	b.w	4000716a <mvUartPutc>
400144ca:	bd10      	pop	{r4, pc}

Disassembly of section .text.tfp_format:

400144cc <tfp_format>:
tfp_format():
400144cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400144d0:	b087      	sub	sp, #28
400144d2:	4681      	mov	r9, r0
400144d4:	468a      	mov	sl, r1
400144d6:	4615      	mov	r5, r2
400144d8:	461c      	mov	r4, r3
400144da:	ae03      	add	r6, sp, #12
400144dc:	e0a2      	b.n	40014624 <tfp_format+0x158>
400144de:	2925      	cmp	r1, #37	; 0x25
400144e0:	d002      	beq.n	400144e8 <tfp_format+0x1c>
400144e2:	3501      	adds	r5, #1
400144e4:	4648      	mov	r0, r9
400144e6:	e09c      	b.n	40014622 <tfp_format+0x156>
400144e8:	786b      	ldrb	r3, [r5, #1]
400144ea:	2b30      	cmp	r3, #48	; 0x30
400144ec:	d003      	beq.n	400144f6 <tfp_format+0x2a>
400144ee:	3502      	adds	r5, #2
400144f0:	f04f 0b00 	mov.w	fp, #0
400144f4:	e003      	b.n	400144fe <tfp_format+0x32>
400144f6:	78ab      	ldrb	r3, [r5, #2]
400144f8:	3503      	adds	r5, #3
400144fa:	f04f 0b01 	mov.w	fp, #1
400144fe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
40014502:	2a09      	cmp	r2, #9
40014504:	d81e      	bhi.n	40014544 <tfp_format+0x78>
40014506:	462a      	mov	r2, r5
40014508:	f04f 0800 	mov.w	r8, #0
4001450c:	200a      	movs	r0, #10
4001450e:	e003      	b.n	40014518 <tfp_format+0x4c>
40014510:	fb00 1808 	mla	r8, r0, r8, r1
40014514:	f812 3b01 	ldrb.w	r3, [r2], #1
40014518:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
4001451c:	4615      	mov	r5, r2
4001451e:	b2cf      	uxtb	r7, r1
40014520:	2f09      	cmp	r7, #9
40014522:	d9f5      	bls.n	40014510 <tfp_format+0x44>
40014524:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
40014528:	2905      	cmp	r1, #5
4001452a:	d802      	bhi.n	40014532 <tfp_format+0x66>
4001452c:	f1a3 0157 	sub.w	r1, r3, #87	; 0x57
40014530:	e005      	b.n	4001453e <tfp_format+0x72>
40014532:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
40014536:	2905      	cmp	r1, #5
40014538:	d806      	bhi.n	40014548 <tfp_format+0x7c>
4001453a:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
4001453e:	290a      	cmp	r1, #10
40014540:	dc02      	bgt.n	40014548 <tfp_format+0x7c>
40014542:	e7e5      	b.n	40014510 <tfp_format+0x44>
40014544:	f04f 0800 	mov.w	r8, #0
40014548:	2b6c      	cmp	r3, #108	; 0x6c
4001454a:	d103      	bne.n	40014554 <tfp_format+0x88>
4001454c:	782b      	ldrb	r3, [r5, #0]
4001454e:	2201      	movs	r2, #1
40014550:	3501      	adds	r5, #1
40014552:	e000      	b.n	40014556 <tfp_format+0x8a>
40014554:	2200      	movs	r2, #0
40014556:	2b64      	cmp	r3, #100	; 0x64
40014558:	d018      	beq.n	4001458c <tfp_format+0xc0>
4001455a:	d80a      	bhi.n	40014572 <tfp_format+0xa6>
4001455c:	2b58      	cmp	r3, #88	; 0x58
4001455e:	d030      	beq.n	400145c2 <tfp_format+0xf6>
40014560:	d804      	bhi.n	4001456c <tfp_format+0xa0>
40014562:	2b00      	cmp	r3, #0
40014564:	d062      	beq.n	4001462c <tfp_format+0x160>
40014566:	2b25      	cmp	r3, #37	; 0x25
40014568:	d15c      	bne.n	40014624 <tfp_format+0x158>
4001456a:	e058      	b.n	4001461e <tfp_format+0x152>
4001456c:	2b63      	cmp	r3, #99	; 0x63
4001456e:	d159      	bne.n	40014624 <tfp_format+0x158>
40014570:	e045      	b.n	400145fe <tfp_format+0x132>
40014572:	2b75      	cmp	r3, #117	; 0x75
40014574:	d004      	beq.n	40014580 <tfp_format+0xb4>
40014576:	2b78      	cmp	r3, #120	; 0x78
40014578:	d023      	beq.n	400145c2 <tfp_format+0xf6>
4001457a:	2b73      	cmp	r3, #115	; 0x73
4001457c:	d152      	bne.n	40014624 <tfp_format+0x158>
4001457e:	e043      	b.n	40014608 <tfp_format+0x13c>
40014580:	1d27      	adds	r7, r4, #4
40014582:	6820      	ldr	r0, [r4, #0]
40014584:	210a      	movs	r1, #10
40014586:	b372      	cbz	r2, 400145e6 <tfp_format+0x11a>
40014588:	2200      	movs	r2, #0
4001458a:	e023      	b.n	400145d4 <tfp_format+0x108>
4001458c:	1d27      	adds	r7, r4, #4
4001458e:	6820      	ldr	r0, [r4, #0]
40014590:	b15a      	cbz	r2, 400145aa <tfp_format+0xde>
40014592:	2800      	cmp	r0, #0
40014594:	da05      	bge.n	400145a2 <tfp_format+0xd6>
40014596:	232d      	movs	r3, #45	; 0x2d
40014598:	4240      	negs	r0, r0
4001459a:	f88d 300c 	strb.w	r3, [sp, #12]
4001459e:	1c73      	adds	r3, r6, #1
400145a0:	e000      	b.n	400145a4 <tfp_format+0xd8>
400145a2:	4633      	mov	r3, r6
400145a4:	210a      	movs	r1, #10
400145a6:	2200      	movs	r2, #0
400145a8:	e015      	b.n	400145d6 <tfp_format+0x10a>
400145aa:	2800      	cmp	r0, #0
400145ac:	da05      	bge.n	400145ba <tfp_format+0xee>
400145ae:	232d      	movs	r3, #45	; 0x2d
400145b0:	4240      	negs	r0, r0
400145b2:	f88d 300c 	strb.w	r3, [sp, #12]
400145b6:	1c73      	adds	r3, r6, #1
400145b8:	e000      	b.n	400145bc <tfp_format+0xf0>
400145ba:	4633      	mov	r3, r6
400145bc:	210a      	movs	r1, #10
400145be:	2200      	movs	r2, #0
400145c0:	e012      	b.n	400145e8 <tfp_format+0x11c>
400145c2:	1d27      	adds	r7, r4, #4
400145c4:	6820      	ldr	r0, [r4, #0]
400145c6:	2110      	movs	r1, #16
400145c8:	b142      	cbz	r2, 400145dc <tfp_format+0x110>
400145ca:	f1a3 0458 	sub.w	r4, r3, #88	; 0x58
400145ce:	4262      	negs	r2, r4
400145d0:	eb42 0204 	adc.w	r2, r2, r4
400145d4:	4633      	mov	r3, r6
400145d6:	f7ff fec3 	bl	40014360 <uli2a>
400145da:	e007      	b.n	400145ec <tfp_format+0x120>
400145dc:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
400145e0:	425a      	negs	r2, r3
400145e2:	eb42 0203 	adc.w	r2, r2, r3
400145e6:	4633      	mov	r3, r6
400145e8:	f7ff fefc 	bl	400143e4 <ui2a>
400145ec:	4648      	mov	r0, r9
400145ee:	4651      	mov	r1, sl
400145f0:	4642      	mov	r2, r8
400145f2:	465b      	mov	r3, fp
400145f4:	463c      	mov	r4, r7
400145f6:	9600      	str	r6, [sp, #0]
400145f8:	f7ff ff36 	bl	40014468 <putchw>
400145fc:	e012      	b.n	40014624 <tfp_format+0x158>
400145fe:	4648      	mov	r0, r9
40014600:	7821      	ldrb	r1, [r4, #0]
40014602:	1d27      	adds	r7, r4, #4
40014604:	47d0      	blx	sl
40014606:	e008      	b.n	4001461a <tfp_format+0x14e>
40014608:	6823      	ldr	r3, [r4, #0]
4001460a:	4648      	mov	r0, r9
4001460c:	4651      	mov	r1, sl
4001460e:	4642      	mov	r2, r8
40014610:	1d27      	adds	r7, r4, #4
40014612:	9300      	str	r3, [sp, #0]
40014614:	2300      	movs	r3, #0
40014616:	f7ff ff27 	bl	40014468 <putchw>
4001461a:	463c      	mov	r4, r7
4001461c:	e002      	b.n	40014624 <tfp_format+0x158>
4001461e:	4648      	mov	r0, r9
40014620:	4619      	mov	r1, r3
40014622:	47d0      	blx	sl
40014624:	7829      	ldrb	r1, [r5, #0]
40014626:	2900      	cmp	r1, #0
40014628:	f47f af59 	bne.w	400144de <tfp_format+0x12>
4001462c:	b007      	add	sp, #28
4001462e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvPrintf:

40014634 <mvPrintf>:
mvPrintf():
40014634:	b40f      	push	{r0, r1, r2, r3}
40014636:	b507      	push	{r0, r1, r2, lr}
40014638:	ab04      	add	r3, sp, #16
4001463a:	2000      	movs	r0, #0
4001463c:	4904      	ldr	r1, [pc, #16]	; (40014650 <mvPrintf+0x1c>)
4001463e:	f853 2b04 	ldr.w	r2, [r3], #4
40014642:	9301      	str	r3, [sp, #4]
40014644:	f7ff ff42 	bl	400144cc <tfp_format>
40014648:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
4001464c:	b004      	add	sp, #16
4001464e:	4770      	bx	lr
40014650:	400144b3 			; <UNDEFINED> instruction: 0x400144b3

Disassembly of section .text.SWITCH_WIN_BASE_ADDR_GET:

40014654 <SWITCH_WIN_BASE_ADDR_GET>:
SWITCH_WIN_BASE_ADDR_GET():
40014654:	4b03      	ldr	r3, [pc, #12]	; (40014664 <SWITCH_WIN_BASE_ADDR_GET+0x10>)
40014656:	681a      	ldr	r2, [r3, #0]
40014658:	b912      	cbnz	r2, 40014660 <SWITCH_WIN_BASE_ADDR_GET+0xc>
4001465a:	4a03      	ldr	r2, [pc, #12]	; (40014668 <SWITCH_WIN_BASE_ADDR_GET+0x14>)
4001465c:	6812      	ldr	r2, [r2, #0]
4001465e:	601a      	str	r2, [r3, #0]
40014660:	6818      	ldr	r0, [r3, #0]
40014662:	4770      	bx	lr
40014664:	400208e8 	andmi	r0, r2, r8, ror #17
40014668:	d0020054 	andle	r0, r2, r4, asr r0

Disassembly of section .text.SWITCH_ADDR_COMPL_SET:

4001466c <SWITCH_ADDR_COMPL_SET>:
SWITCH_ADDR_COMPL_SET():
4001466c:	b570      	push	{r4, r5, r6, lr}
4001466e:	0e06      	lsrs	r6, r0, #24
40014670:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
40014674:	4605      	mov	r5, r0
40014676:	f006 0403 	and.w	r4, r6, #3
4001467a:	d002      	beq.n	40014682 <SWITCH_ADDR_COMPL_SET+0x16>
4001467c:	2c00      	cmp	r4, #0
4001467e:	bf08      	it	eq
40014680:	2403      	moveq	r4, #3
40014682:	f7ff ffe7 	bl	40014654 <SWITCH_WIN_BASE_ADDR_GET>
40014686:	22ff      	movs	r2, #255	; 0xff
40014688:	00e3      	lsls	r3, r4, #3
4001468a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
4001468e:	fa02 f203 	lsl.w	r2, r2, r3
40014692:	fa06 f303 	lsl.w	r3, r6, r3
40014696:	6801      	ldr	r1, [r0, #0]
40014698:	ea21 0202 	bic.w	r2, r1, r2
4001469c:	ea42 0603 	orr.w	r6, r2, r3
400146a0:	f7ff ffd8 	bl	40014654 <SWITCH_WIN_BASE_ADDR_GET>
400146a4:	6006      	str	r6, [r0, #0]
400146a6:	f7ff ffd5 	bl	40014654 <SWITCH_WIN_BASE_ADDR_GET>
400146aa:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
400146ae:	ea40 6404 	orr.w	r4, r0, r4, lsl #24
400146b2:	ea44 0005 	orr.w	r0, r4, r5
400146b6:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvUnitInfoGet:

400146b8 <mvUnitInfoGet>:
mvUnitInfoGet():
400146b8:	2a00      	cmp	r2, #0
400146ba:	b510      	push	{r4, lr}
400146bc:	d00a      	beq.n	400146d4 <mvUnitInfoGet+0x1c>
400146be:	b14b      	cbz	r3, 400146d4 <mvUnitInfoGet+0x1c>
400146c0:	2805      	cmp	r0, #5
400146c2:	d807      	bhi.n	400146d4 <mvUnitInfoGet+0x1c>
400146c4:	4904      	ldr	r1, [pc, #16]	; (400146d8 <mvUnitInfoGet+0x20>)
400146c6:	f851 4030 	ldr.w	r4, [r1, r0, lsl #3]
400146ca:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
400146ce:	6014      	str	r4, [r2, #0]
400146d0:	6842      	ldr	r2, [r0, #4]
400146d2:	601a      	str	r2, [r3, #0]
400146d4:	bd10      	pop	{r4, pc}
400146d6:	bf00      	nop
400146d8:	400208ec 	andmi	r0, r2, ip, ror #17

Disassembly of section .text.mvUnitInfoSet:

400146dc <mvUnitInfoSet>:
mvUnitInfoSet():
400146dc:	2805      	cmp	r0, #5
400146de:	d807      	bhi.n	400146f0 <mvUnitInfoSet+0x14>
400146e0:	4b04      	ldr	r3, [pc, #16]	; (400146f4 <mvUnitInfoSet+0x18>)
400146e2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
400146e6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
400146ea:	6042      	str	r2, [r0, #4]
400146ec:	2000      	movs	r0, #0
400146ee:	4770      	bx	lr
400146f0:	2004      	movs	r0, #4
400146f2:	4770      	bx	lr
400146f4:	400208ec 	andmi	r0, r2, ip, ror #17

Disassembly of section .text.genSwitchRegisterSet:

400146f8 <genSwitchRegisterSet>:
genSwitchRegisterSet():
400146f8:	b570      	push	{r4, r5, r6, lr}
400146fa:	4616      	mov	r6, r2
400146fc:	b292      	uxth	r2, r2
400146fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
40014702:	429a      	cmp	r2, r3
40014704:	4604      	mov	r4, r0
40014706:	460d      	mov	r5, r1
40014708:	d007      	beq.n	4001471a <genSwitchRegisterSet+0x22>
4001470a:	f7ff ffaf 	bl	4001466c <SWITCH_ADDR_COMPL_SET>
4001470e:	6803      	ldr	r3, [r0, #0]
40014710:	ea23 0306 	bic.w	r3, r3, r6
40014714:	402e      	ands	r6, r5
40014716:	ea43 0506 	orr.w	r5, r3, r6
4001471a:	4620      	mov	r0, r4
4001471c:	f7ff ffa6 	bl	4001466c <SWITCH_ADDR_COMPL_SET>
40014720:	6005      	str	r5, [r0, #0]
40014722:	2000      	movs	r0, #0
40014724:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.mvGenRegisterSet:

40014726 <mvGenRegisterSet>:
mvGenRegisterSet():
40014726:	1c53      	adds	r3, r2, #1
40014728:	d005      	beq.n	40014736 <mvGenRegisterSet+0x10>
4001472a:	6803      	ldr	r3, [r0, #0]
4001472c:	ea23 0302 	bic.w	r3, r3, r2
40014730:	400a      	ands	r2, r1
40014732:	ea43 0102 	orr.w	r1, r3, r2
40014736:	6001      	str	r1, [r0, #0]
40014738:	2000      	movs	r0, #0
4001473a:	4770      	bx	lr

Disassembly of section .text.mvGenUnitRegisterSet:

4001473c <mvGenUnitRegisterSet>:
mvGenUnitRegisterSet():
4001473c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
40014740:	4690      	mov	r8, r2
40014742:	461d      	mov	r5, r3
40014744:	466a      	mov	r2, sp
40014746:	2300      	movs	r3, #0
40014748:	9300      	str	r3, [sp, #0]
4001474a:	9301      	str	r3, [sp, #4]
4001474c:	ab01      	add	r3, sp, #4
4001474e:	460f      	mov	r7, r1
40014750:	4606      	mov	r6, r0
40014752:	9c08      	ldr	r4, [sp, #32]
40014754:	f7ff ffb0 	bl	400146b8 <mvUnitInfoGet>
40014758:	b10f      	cbz	r7, 4001475e <mvGenUnitRegisterSet+0x22>
4001475a:	9b01      	ldr	r3, [sp, #4]
4001475c:	b373      	cbz	r3, 400147bc <mvGenUnitRegisterSet+0x80>
4001475e:	9800      	ldr	r0, [sp, #0]
40014760:	2c00      	cmp	r4, #0
40014762:	bf08      	it	eq
40014764:	f04f 34ff 	moveq.w	r4, #4294967295
40014768:	2e05      	cmp	r6, #5
4001476a:	4480      	add	r8, r0
4001476c:	9801      	ldr	r0, [sp, #4]
4001476e:	fb00 8007 	mla	r0, r0, r7, r8
40014772:	d823      	bhi.n	400147bc <mvGenUnitRegisterSet+0x80>
40014774:	2301      	movs	r3, #1
40014776:	b276      	sxtb	r6, r6
40014778:	fa03 f606 	lsl.w	r6, r3, r6
4001477c:	f016 0f31 	tst.w	r6, #49	; 0x31
40014780:	d10e      	bne.n	400147a0 <mvGenUnitRegisterSet+0x64>
40014782:	f016 0f0e 	tst.w	r6, #14
40014786:	d019      	beq.n	400147bc <mvGenUnitRegisterSet+0x80>
40014788:	4622      	mov	r2, r4
4001478a:	4629      	mov	r1, r5
4001478c:	f7ff ffb4 	bl	400146f8 <genSwitchRegisterSet>
40014790:	1e04      	subs	r4, r0, #0
40014792:	d014      	beq.n	400147be <mvGenUnitRegisterSet+0x82>
40014794:	480b      	ldr	r0, [pc, #44]	; (400147c4 <mvGenUnitRegisterSet+0x88>)
40014796:	4621      	mov	r1, r4
40014798:	4a0b      	ldr	r2, [pc, #44]	; (400147c8 <mvGenUnitRegisterSet+0x8c>)
4001479a:	f44f 739d 	mov.w	r3, #314	; 0x13a
4001479e:	e00a      	b.n	400147b6 <mvGenUnitRegisterSet+0x7a>
400147a0:	4622      	mov	r2, r4
400147a2:	4629      	mov	r1, r5
400147a4:	f7ff ffbf 	bl	40014726 <mvGenRegisterSet>
400147a8:	1e04      	subs	r4, r0, #0
400147aa:	d008      	beq.n	400147be <mvGenUnitRegisterSet+0x82>
400147ac:	4805      	ldr	r0, [pc, #20]	; (400147c4 <mvGenUnitRegisterSet+0x88>)
400147ae:	4621      	mov	r1, r4
400147b0:	4a05      	ldr	r2, [pc, #20]	; (400147c8 <mvGenUnitRegisterSet+0x8c>)
400147b2:	f44f 73a0 	mov.w	r3, #320	; 0x140
400147b6:	f7ff ff3d 	bl	40014634 <mvPrintf>
400147ba:	e000      	b.n	400147be <mvGenUnitRegisterSet+0x82>
400147bc:	2404      	movs	r4, #4
400147be:	4620      	mov	r0, r4
400147c0:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
400147c4:	40014a9e 	mulmi	r1, lr, sl
400147c8:	40017353 	andmi	r7, r1, r3, asr r3

Disassembly of section .text.mvGenUnitRegisterGet:

400147cc <mvGenUnitRegisterGet>:
mvGenUnitRegisterGet():
400147cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
400147d0:	4617      	mov	r7, r2
400147d2:	461c      	mov	r4, r3
400147d4:	466a      	mov	r2, sp
400147d6:	2300      	movs	r3, #0
400147d8:	9300      	str	r3, [sp, #0]
400147da:	9301      	str	r3, [sp, #4]
400147dc:	ab01      	add	r3, sp, #4
400147de:	4605      	mov	r5, r0
400147e0:	460e      	mov	r6, r1
400147e2:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
400147e6:	f7ff ff67 	bl	400146b8 <mvUnitInfoGet>
400147ea:	9b00      	ldr	r3, [sp, #0]
400147ec:	b30b      	cbz	r3, 40014832 <mvGenUnitRegisterGet+0x66>
400147ee:	b10e      	cbz	r6, 400147f4 <mvGenUnitRegisterGet+0x28>
400147f0:	9a01      	ldr	r2, [sp, #4]
400147f2:	b1f2      	cbz	r2, 40014832 <mvGenUnitRegisterGet+0x66>
400147f4:	18ff      	adds	r7, r7, r3
400147f6:	9b01      	ldr	r3, [sp, #4]
400147f8:	435e      	muls	r6, r3
400147fa:	2d05      	cmp	r5, #5
400147fc:	eb07 0006 	add.w	r0, r7, r6
40014800:	d817      	bhi.n	40014832 <mvGenUnitRegisterGet+0x66>
40014802:	2301      	movs	r3, #1
40014804:	b26d      	sxtb	r5, r5
40014806:	fa03 f505 	lsl.w	r5, r3, r5
4001480a:	f015 0931 	ands.w	r9, r5, #49	; 0x31
4001480e:	d10a      	bne.n	40014826 <mvGenUnitRegisterGet+0x5a>
40014810:	f015 0f0e 	tst.w	r5, #14
40014814:	d00d      	beq.n	40014832 <mvGenUnitRegisterGet+0x66>
40014816:	f7ff ff29 	bl	4001466c <SWITCH_ADDR_COMPL_SET>
4001481a:	6803      	ldr	r3, [r0, #0]
4001481c:	4648      	mov	r0, r9
4001481e:	ea03 0308 	and.w	r3, r3, r8
40014822:	6023      	str	r3, [r4, #0]
40014824:	e006      	b.n	40014834 <mvGenUnitRegisterGet+0x68>
40014826:	59bb      	ldr	r3, [r7, r6]
40014828:	2000      	movs	r0, #0
4001482a:	ea03 0308 	and.w	r3, r3, r8
4001482e:	6023      	str	r3, [r4, #0]
40014830:	e000      	b.n	40014834 <mvGenUnitRegisterGet+0x68>
40014832:	2004      	movs	r0, #4
40014834:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text.delayOpExecuteExt:

40014838 <delayOpExecuteExt>:
delayOpExecuteExt():
40014838:	b508      	push	{r3, lr}
4001483a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4001483e:	f891 3020 	ldrb.w	r3, [r1, #32]
40014842:	4358      	muls	r0, r3
40014844:	f7ff fd62 	bl	4001430c <__udelay>
40014848:	2000      	movs	r0, #0
4001484a:	bd08      	pop	{r3, pc}

Disassembly of section .text.pollOpExecuteExt:

4001484c <pollOpExecuteExt>:
pollOpExecuteExt():
4001484c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
40014850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40014854:	b087      	sub	sp, #28
40014856:	68d5      	ldr	r5, [r2, #12]
40014858:	f891 9000 	ldrb.w	r9, [r1]
4001485c:	1c6a      	adds	r2, r5, #1
4001485e:	f8d1 8004 	ldr.w	r8, [r1, #4]
40014862:	688e      	ldr	r6, [r1, #8]
40014864:	8c4f      	ldrh	r7, [r1, #34]	; 0x22
40014866:	f891 3020 	ldrb.w	r3, [r1, #32]
4001486a:	d01b      	beq.n	400148a4 <pollOpExecuteExt+0x58>
4001486c:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
40014870:	2400      	movs	r4, #0
40014872:	fb0a fa03 	mul.w	sl, sl, r3
40014876:	fa5f fb80 	uxtb.w	fp, r0
4001487a:	ab05      	add	r3, sp, #20
4001487c:	4648      	mov	r0, r9
4001487e:	4659      	mov	r1, fp
40014880:	4642      	mov	r2, r8
40014882:	9600      	str	r6, [sp, #0]
40014884:	f7ff ffa2 	bl	400147cc <mvGenUnitRegisterGet>
40014888:	1e03      	subs	r3, r0, #0
4001488a:	d10c      	bne.n	400148a6 <pollOpExecuteExt+0x5a>
4001488c:	4650      	mov	r0, sl
4001488e:	9303      	str	r3, [sp, #12]
40014890:	f7ff fd3c 	bl	4001430c <__udelay>
40014894:	9a05      	ldr	r2, [sp, #20]
40014896:	3401      	adds	r4, #1
40014898:	9b03      	ldr	r3, [sp, #12]
4001489a:	42aa      	cmp	r2, r5
4001489c:	d003      	beq.n	400148a6 <pollOpExecuteExt+0x5a>
4001489e:	42bc      	cmp	r4, r7
400148a0:	d3eb      	bcc.n	4001487a <pollOpExecuteExt+0x2e>
400148a2:	e004      	b.n	400148ae <pollOpExecuteExt+0x62>
400148a4:	2300      	movs	r3, #0
400148a6:	4618      	mov	r0, r3
400148a8:	b007      	add	sp, #28
400148aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400148ae:	4802      	ldr	r0, [pc, #8]	; (400148b8 <pollOpExecuteExt+0x6c>)
400148b0:	f7f2 fc5c 	bl	4000716c <putstring>
400148b4:	230e      	movs	r3, #14
400148b6:	e7f6      	b.n	400148a6 <pollOpExecuteExt+0x5a>
400148b8:	4001736a 	andmi	r7, r1, sl, ror #6

Disassembly of section .text.writeOpExecuteExt:

400148bc <writeOpExecuteExt>:
writeOpExecuteExt():
400148bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
400148be:	eb01 0282 	add.w	r2, r1, r2, lsl #2
400148c2:	4605      	mov	r5, r0
400148c4:	684c      	ldr	r4, [r1, #4]
400148c6:	68d3      	ldr	r3, [r2, #12]
400148c8:	7808      	ldrb	r0, [r1, #0]
400148ca:	688a      	ldr	r2, [r1, #8]
400148cc:	1c59      	adds	r1, r3, #1
400148ce:	d00d      	beq.n	400148ec <writeOpExecuteExt+0x30>
400148d0:	9200      	str	r2, [sp, #0]
400148d2:	b2e9      	uxtb	r1, r5
400148d4:	4622      	mov	r2, r4
400148d6:	f7ff ff31 	bl	4001473c <mvGenUnitRegisterSet>
400148da:	1e04      	subs	r4, r0, #0
400148dc:	d007      	beq.n	400148ee <writeOpExecuteExt+0x32>
400148de:	4805      	ldr	r0, [pc, #20]	; (400148f4 <writeOpExecuteExt+0x38>)
400148e0:	4621      	mov	r1, r4
400148e2:	4a05      	ldr	r2, [pc, #20]	; (400148f8 <writeOpExecuteExt+0x3c>)
400148e4:	2380      	movs	r3, #128	; 0x80
400148e6:	f7ff fea5 	bl	40014634 <mvPrintf>
400148ea:	e000      	b.n	400148ee <writeOpExecuteExt+0x32>
400148ec:	2400      	movs	r4, #0
400148ee:	4620      	mov	r0, r4
400148f0:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
400148f2:	bf00      	nop
400148f4:	40014a9e 	mulmi	r1, lr, sl
400148f8:	40017385 	andmi	r7, r1, r5, lsl #7

Disassembly of section .text.mvSeqExecExt:

400148fc <mvSeqExecExt>:
mvSeqExecExt():
400148fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40014900:	4607      	mov	r7, r0
40014902:	460c      	mov	r4, r1
40014904:	f7f2 fca6 	bl	40007254 <mvHwsSerdesLastLaneGet>
40014908:	4287      	cmp	r7, r0
4001490a:	d908      	bls.n	4001491e <mvSeqExecExt+0x22>
4001490c:	f7f2 fca2 	bl	40007254 <mvHwsSerdesLastLaneGet>
40014910:	4639      	mov	r1, r7
40014912:	2404      	movs	r4, #4
40014914:	4602      	mov	r2, r0
40014916:	4818      	ldr	r0, [pc, #96]	; (40014978 <mvSeqExecExt+0x7c>)
40014918:	f7ff fe8c 	bl	40014634 <mvPrintf>
4001491c:	e028      	b.n	40014970 <mvSeqExecExt+0x74>
4001491e:	4b17      	ldr	r3, [pc, #92]	; (4001497c <mvSeqExecExt+0x80>)
40014920:	2600      	movs	r6, #0
40014922:	f8df a064 	ldr.w	sl, [pc, #100]	; 40014988 <mvSeqExecExt+0x8c>
40014926:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
4001492a:	f853 5034 	ldr.w	r5, [r3, r4, lsl #3]
4001492e:	f892 9004 	ldrb.w	r9, [r2, #4]
40014932:	f892 8005 	ldrb.w	r8, [r2, #5]
40014936:	e018      	b.n	4001496a <mvSeqExecExt+0x6e>
40014938:	f895 3020 	ldrb.w	r3, [r5, #32]
4001493c:	b123      	cbz	r3, 40014948 <mvSeqExecExt+0x4c>
4001493e:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
40014940:	2b00      	cmp	r3, #0
40014942:	bf14      	ite	ne
40014944:	2302      	movne	r3, #2
40014946:	2301      	moveq	r3, #1
40014948:	4629      	mov	r1, r5
4001494a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
4001494e:	4638      	mov	r0, r7
40014950:	4642      	mov	r2, r8
40014952:	4798      	blx	r3
40014954:	3524      	adds	r5, #36	; 0x24
40014956:	1e04      	subs	r4, r0, #0
40014958:	d006      	beq.n	40014968 <mvSeqExecExt+0x6c>
4001495a:	4809      	ldr	r0, [pc, #36]	; (40014980 <mvSeqExecExt+0x84>)
4001495c:	4621      	mov	r1, r4
4001495e:	4a09      	ldr	r2, [pc, #36]	; (40014984 <mvSeqExecExt+0x88>)
40014960:	23f4      	movs	r3, #244	; 0xf4
40014962:	f7ff fe67 	bl	40014634 <mvPrintf>
40014966:	e003      	b.n	40014970 <mvSeqExecExt+0x74>
40014968:	3601      	adds	r6, #1
4001496a:	454e      	cmp	r6, r9
4001496c:	d3e4      	bcc.n	40014938 <mvSeqExecExt+0x3c>
4001496e:	2400      	movs	r4, #0
40014970:	4620      	mov	r0, r4
40014972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40014976:	bf00      	nop
40014978:	4001739d 	mulmi	r1, sp, r3
4001497c:	40020004 	andmi	r0, r2, r4
40014980:	40014a9e 	mulmi	r1, lr, sl
40014984:	40017385 	andmi	r7, r1, r5, lsl #7
40014988:	4001789c 	mulmi	r1, ip, r8

Disassembly of section .text.mvBoardIdGet:

4001498c <mvBoardIdGet>:
mvBoardIdGet():
4001498c:	b510      	push	{r4, lr}
4001498e:	4c07      	ldr	r4, [pc, #28]	; (400149ac <mvBoardIdGet+0x20>)
40014990:	6820      	ldr	r0, [r4, #0]
40014992:	1c43      	adds	r3, r0, #1
40014994:	d109      	bne.n	400149aa <mvBoardIdGet+0x1e>
40014996:	4806      	ldr	r0, [pc, #24]	; (400149b0 <mvBoardIdGet+0x24>)
40014998:	2100      	movs	r1, #0
4001499a:	f7ff fe4b 	bl	40014634 <mvPrintf>
4001499e:	2130      	movs	r1, #48	; 0x30
400149a0:	4804      	ldr	r0, [pc, #16]	; (400149b4 <mvBoardIdGet+0x28>)
400149a2:	6021      	str	r1, [r4, #0]
400149a4:	f7ff fe46 	bl	40014634 <mvPrintf>
400149a8:	6820      	ldr	r0, [r4, #0]
400149aa:	bd10      	pop	{r4, pc}
400149ac:	40019144 	andmi	r9, r1, r4, asr #2
400149b0:	400173d5 	ldrdmi	r7, [r1], -r5
400149b4:	400173e5 	andmi	r7, r1, r5, ror #7

Disassembly of section .text.mvBoardIdIndexGet:

400149b8 <mvBoardIdIndexGet>:
mvBoardIdIndexGet():
400149b8:	f000 000f 	and.w	r0, r0, #15
400149bc:	4770      	bx	lr

Disassembly of section .text.mvBoardTclkGet:

400149c0 <mvBoardTclkGet>:
mvBoardTclkGet():
400149c0:	4800      	ldr	r0, [pc, #0]	; (400149c4 <mvBoardTclkGet+0x4>)
400149c2:	4770      	bx	lr
400149c4:	0bebc200 	bleq	3fb051cc <MV_CPU_LE+0x3fb051cb>

Disassembly of section .text.mvHwsTwsiInitWrapper:

400149c8 <mvHwsTwsiInitWrapper>:
mvHwsTwsiInitWrapper():
400149c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
400149ca:	4c0a      	ldr	r4, [pc, #40]	; (400149f4 <mvHwsTwsiInitWrapper+0x2c>)
400149cc:	6823      	ldr	r3, [r4, #0]
400149ce:	3301      	adds	r3, #1
400149d0:	d10c      	bne.n	400149ec <mvHwsTwsiInitWrapper+0x24>
400149d2:	ab04      	add	r3, sp, #16
400149d4:	2000      	movs	r0, #0
400149d6:	4908      	ldr	r1, [pc, #32]	; (400149f8 <mvHwsTwsiInitWrapper+0x30>)
400149d8:	f843 0d08 	str.w	r0, [r3, #-8]!
400149dc:	4a07      	ldr	r2, [pc, #28]	; (400149fc <mvHwsTwsiInitWrapper+0x34>)
400149de:	f88d 000c 	strb.w	r0, [sp, #12]
400149e2:	9000      	str	r0, [sp, #0]
400149e4:	f7ff fb13 	bl	4001400e <mvTwsiInit>
400149e8:	2301      	movs	r3, #1
400149ea:	6023      	str	r3, [r4, #0]
400149ec:	2000      	movs	r0, #0
400149ee:	b004      	add	sp, #16
400149f0:	bd10      	pop	{r4, pc}
400149f2:	bf00      	nop
400149f4:	40019140 	andmi	r9, r1, r0, asr #2
400149f8:	000186a0 	andeq	r8, r1, r0, lsr #13
400149fc:	0bebc200 	bleq	3fb05204 <MV_CPU_LE+0x3fb05203>

Disassembly of section .text.mvSysEnvSuspendWakeupCheck:

40014a00 <mvSysEnvSuspendWakeupCheck>:
mvSysEnvSuspendWakeupCheck():
40014a00:	2000      	movs	r0, #0
40014a02:	4770      	bx	lr

Disassembly of section .text.mvSysEnvDlbConfigPtrGet:

40014a04 <mvSysEnvDlbConfigPtrGet>:
mvSysEnvDlbConfigPtrGet():
40014a04:	4800      	ldr	r0, [pc, #0]	; (40014a08 <mvSysEnvDlbConfigPtrGet+0x4>)
40014a06:	4770      	bx	lr
40014a08:	400184e8 	andmi	r8, r1, r8, ror #9

Disassembly of section .text.mvSysEnvGetCSEnaFromReg:

40014a0c <mvSysEnvGetCSEnaFromReg>:
mvSysEnvGetCSEnaFromReg():
40014a0c:	4b02      	ldr	r3, [pc, #8]	; (40014a18 <mvSysEnvGetCSEnaFromReg+0xc>)
40014a0e:	6818      	ldr	r0, [r3, #0]
40014a10:	f000 000f 	and.w	r0, r0, #15
40014a14:	4770      	bx	lr
40014a16:	bf00      	nop
40014a18:	d00015e0 	andle	r1, r0, r0, ror #11

Disassembly of section .text.mvSysEnvTimerIsRefClk25Mhz:

40014a1c <mvSysEnvTimerIsRefClk25Mhz>:
mvSysEnvTimerIsRefClk25Mhz():
40014a1c:	2000      	movs	r0, #0
40014a1e:	4770      	bx	lr

Disassembly of section .rodata.str1.1:

40014a20 <.rodata.str1.1>:
40014a20:	2a200a0a 	bcs	40817250 <hwsDeviceSpecUnitInfo+0x7f6964>
40014a24:	2a2a2a2a 	bcs	40a9f2d4 <hwsDeviceSpecUnitInfo+0xa7e9e8>
40014a28:	2a2a2a2a 	bcs	40a9f2d8 <hwsDeviceSpecUnitInfo+0xa7e9ec>
40014a2c:	2020202a 	eorcs	r2, r0, sl, lsr #32
40014a30:	20202020 	eorcs	r2, r0, r0, lsr #32
40014a34:	00202020 	eoreq	r2, r0, r0, lsr #32
40014a38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40014a3c:	2164656c 	cmncs	r4, ip, ror #10
40014a40:	2a202020 	bcs	4081cac8 <hwsDeviceSpecUnitInfo+0x7fc1dc>
40014a44:	2a2a2a2a 	bcs	40a9f2f4 <hwsDeviceSpecUnitInfo+0xa7ea08>
40014a48:	0a2a2a2a 	beq	40a9f2f8 <hwsDeviceSpecUnitInfo+0xa7ea0c>
40014a4c:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
40014a50:	6c617265 	stclvs	2, cr7, [r1], #-404	; 0xfffffe6c
40014a54:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40014a58:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
40014a5c:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40014a60:	006e6f69 	rsbeq	r6, lr, r9, ror #30
40014a64:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
40014a68:	69205345 	stmdbvs	r0!, {r0, r2, r6, r8, r9, ip, lr}
40014a6c:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40014a70:	7a696c61 	bvc	41a6fbfc <hwsDeviceSpecUnitInfo+0x1a4f310>
40014a74:	6f697461 	svcvs	0x00697461
40014a78:	5244006e 	subpl	r0, r4, #110	; 0x6e
40014a7c:	69204d41 	stmdbvs	r0!, {r0, r6, r8, sl, fp, lr}
40014a80:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40014a84:	7a696c61 	bvc	41a6fc10 <hwsDeviceSpecUnitInfo+0x1a4f324>
40014a88:	6f697461 	svcvs	0x00697461
40014a8c:	7553006e 	ldrbvc	r0, [r3, #-110]	; 0x6e
40014a90:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
40014a94:	61772064 	cmnvs	r7, r4, rrx
40014a98:	7520656b 	strvc	r6, [r0, #-1387]!	; 0x56b
40014a9c:	72450070 	subvc	r0, r5, #112	; 0x70
40014aa0:	20726f72 	rsbscs	r6, r2, r2, ror pc
40014aa4:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
40014aa8:	6946206e 	stmdbvs	r6, {r1, r2, r3, r5, r6, sp}^
40014aac:	253a656c 	ldrcs	r6, [sl, #-1388]!	; 0x56c
40014ab0:	694c2073 	stmdbvs	ip, {r0, r1, r4, r5, r6, sp}^
40014ab4:	253a656e 	ldrcs	r6, [sl, #-1390]!	; 0x56e
40014ab8:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
40014abc:	2f737973 	svccs	0x00737973
40014ac0:	6948766d 	stmdbvs	r8, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40014ac4:	70536867 	subsvc	r6, r3, r7, ror #16
40014ac8:	45646565 	strbmi	r6, [r4, #-1381]!	; 0x565
40014acc:	7053766e 	subsvc	r7, r3, lr, ror #12
40014ad0:	632e6365 	teqvs	lr, #-1811939327	; 0x94000001
40014ad4:	43766d00 	cmnmi	r6, #0, 26
40014ad8:	506c7274 	rsbpl	r7, ip, r4, ror r2
40014adc:	6f507865 	svcvs	0x00507865
40014ae0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
40014ae4:	65537974 	ldrbvs	r7, [r3, #-2420]	; 0x974
40014ae8:	54203a74 	strtpl	r3, [r0], #-2676	; 0xa74
40014aec:	20495357 	subcs	r5, r9, r7, asr r3
40014af0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40014af4:	61662065 	cmnvs	r6, r5, rrx
40014af8:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40014afc:	656c202c 	strbvs	r2, [ip, #-44]!	; 0x2c
40014b00:	6e697661 	cdpvs	6, 6, cr7, cr9, cr1, {3}
40014b04:	45502067 	ldrbmi	r2, [r0, #-103]	; 0x67
40014b08:	6f702058 	svcvs	0x00702058
40014b0c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
40014b10:	69207974 	stmdbvs	r0!, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
40014b14:	5045206e 	subpl	r2, r5, lr, rrx
40014b18:	646f6d20 	strbtvs	r6, [pc], #-3360	; 40014b20 <mvSysEnvTimerIsRefClk25Mhz+0x104>
40014b1c:	6d000a65 	vstrvs	s0, [r0, #-404]	; 0xfffffe6c
40014b20:	72655376 	rsbvc	r5, r5, #-671088639	; 0xd8000001
40014b24:	50736564 	rsbspl	r6, r3, r4, ror #10
40014b28:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
40014b2c:	74437055 	strbvc	r7, [r3], #-85	; 0x55
40014b30:	203a6c72 	eorscs	r6, sl, r2, ror ip
40014b34:	20646162 	rsbcs	r6, r4, r2, ror #2
40014b38:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
40014b3c:	79547365 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
40014b40:	70206570 	eorvc	r6, r0, r0, ror r5
40014b44:	6d617261 	stclvs	2, cr7, [r1, #-388]!	; 0xfffffe7c
40014b48:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
40014b4c:	6f70000a 	svcvs	0x0070000a
40014b50:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
40014b54:	72655370 	rsbvc	r5, r5, #112, 6	; 0xc0000001
40014b58:	4c736564 	ldclmi	5, cr6, [r3], #-400	; 0xfffffe70
40014b5c:	73656e61 	cmnvc	r5, #1552	; 0x610
40014b60:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
40014b64:	70707573 	rsbsvc	r7, r0, r3, ror r5
40014b68:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
40014b6c:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
40014b70:	6c632066 	wstrhvs	wr2, [r3], #-102
40014b74:	0a6b636f 	beq	41aed938 <hwsDeviceSpecUnitInfo+0x1acd04c>
40014b78:	72655300 	rsbvc	r5, r5, #0, 6
40014b7c:	20736564 	rsbscs	r6, r3, r4, ror #10
40014b80:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40014b84:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
40014b88:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
40014b8c:	2d206e6f 	stccs	14, cr6, [r0, #-444]!	; 0xfffffe44
40014b90:	72655620 	rsbvc	r5, r5, #32, 12	; 0x2000000
40014b94:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
40014b98:	2e31203a 	mrccs	0, 1, r2, cr1, cr10, {1}
40014b9c:	0a322e30 	beq	40ca0464 <hwsDeviceSpecUnitInfo+0xc7fb78>
40014ba0:	50766d00 	rsbspl	r6, r6, r0, lsl #26
40014ba4:	6f4c7865 	svcvs	0x004c7865
40014ba8:	426c6163 	rsbmi	r6, ip, #-1073741800	; 0xc0000018
40014bac:	754e7375 	strbvc	r7, [lr, #-885]	; 0x375
40014bb0:	7465536d 	strbtvc	r5, [r5], #-877	; 0x36d
40014bb4:	6c49203a 	wstrhvs	wr2, [r9], #-58
40014bb8:	6167656c 	cmnvs	r7, ip, ror #10
40014bbc:	7562206c 	strbvc	r2, [r2, #-108]!	; 0x6c
40014bc0:	756e2073 	strbvc	r2, [lr, #-115]!	; 0x73
40014bc4:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
40014bc8:	0a642520 	beq	4191e050 <hwsDeviceSpecUnitInfo+0x18fd764>
40014bcc:	202a2a00 	eorcs	r2, sl, r0, lsl #20
40014bd0:	6b6e694c 	blvs	41baf108 <hwsDeviceSpecUnitInfo+0x1b8e81c>
40014bd4:	20736920 	rsbscs	r6, r3, r0, lsr #18
40014bd8:	316e6547 	cmncc	lr, r7, asr #10
40014bdc:	6863202c 	stmdavs	r3!, {r2, r3, r5, sp}^
40014be0:	206b6365 	rsbcs	r6, fp, r5, ror #6
40014be4:	20656874 	rsbcs	r6, r5, r4, ror r8
40014be8:	63205045 	teqvs	r0, #69	; 0x45
40014bec:	62617061 	rsbvs	r7, r1, #97	; 0x61
40014bf0:	74696c69 	strbtvc	r6, [r9], #-3177	; 0xc69
40014bf4:	000a2079 	andeq	r2, sl, r9, ror r0
40014bf8:	3a584550 	bcc	41626140 <hwsDeviceSpecUnitInfo+0x1605854>
40014bfc:	78657020 	stmdavc	r5!, {r5, ip, sp, lr}^
40014c00:	20786449 	rsbscs	r6, r8, r9, asr #8
40014c04:	4c202c00 	stcmi	12, cr2, [r0], #-0
40014c08:	206b6e69 	rsbcs	r6, fp, r9, ror #28
40014c0c:	72677075 	rsbvc	r7, r7, #117	; 0x75
40014c10:	64656461 	strbtvs	r6, [r5], #-1121	; 0x461
40014c14:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40014c18:	326e6547 	rsbcc	r6, lr, #297795584	; 0x11c00000
40014c1c:	73616220 	cmnvc	r1, #32, 4
40014c20:	6f206465 	svcvs	0x00206465
40014c24:	6c63206e 	wstrhvs	wr2, [r3], #-110
40014c28:	746e6569 	strbtvc	r6, [lr], #-1385	; 0x569
40014c2c:	61706320 	cmnvs	r0, r0, lsr #6
40014c30:	696c6962 	stmdbvs	ip!, {r1, r5, r6, r8, fp, sp, lr}^
40014c34:	73656974 	cmnvc	r5, #116, 18	; 0x1d0000
40014c38:	2c000a20 	stccs	10, cr0, [r0], {32}
40014c3c:	6d657220 	stclvs	2, cr7, [r5, #-128]!	; 0xffffff80
40014c40:	736e6961 	cmnvc	lr, #1589248	; 0x184000
40014c44:	6e654720 	cdpvs	7, 6, cr4, cr5, cr0, {1}
40014c48:	2c000a31 	stccs	10, cr0, [r0], {49}	; 0x31
40014c4c:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40014c50:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
40014c54:	6f6e2064 	svcvs	0x006e2064
40014c58:	6e696c20 	cdpvs	12, 6, cr6, cr9, cr0, {1}
40014c5c:	25000a6b 	strcs	r0, [r0, #-2667]	; 0xa6b
40014c60:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40014c64:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40014c68:	6f62203a 	svcvs	0x0062203a
40014c6c:	20647261 	rsbcs	r7, r4, r1, ror #4
40014c70:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
40014c74:	64252078 	strtvs	r2, [r5], #-120	; 0x78
40014c78:	20736920 	rsbscs	r6, r3, r0, lsr #18
40014c7c:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40014c80:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
40014c84:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40014c88:	47337264 	ldrmi	r7, [r3, -r4, ror #4]!
40014c8c:	6f547465 	svcvs	0x00547465
40014c90:	6f6c6f70 	svcvs	0x006c6f70
40014c94:	614d7967 	cmpvs	sp, r7, ror #18
40014c98:	62203a70 	eorvs	r3, r0, #112, 20	; 0x70000
40014c9c:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
40014ca0:	303d4449 	eorscc	r4, sp, r9, asr #8
40014ca4:	0a782578 	beq	41e1e28c <hwsDeviceSpecUnitInfo+0x1dfd9a0>
40014ca8:	69614600 	stmdbvs	r1!, {r9, sl, lr}^
40014cac:	2064656c 	rsbcs	r6, r4, ip, ror #10
40014cb0:	20746567 	rsbscs	r6, r4, r7, ror #10
40014cb4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40014cb8:	706f5420 	rsbvc	r5, pc, r0, lsr #8
40014cbc:	676f6c6f 	strbvs	r6, [pc, -pc, ror #24]!
40014cc0:	616d2079 	smcvs	53769	; 0xd209
40014cc4:	69282070 	stmdbvs	r8!, {r4, r5, r6, sp}
40014cc8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
40014ccc:	62206469 	eorvs	r6, r0, #1761607680	; 0x69000000
40014cd0:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
40014cd4:	20444920 	subcs	r4, r4, r0, lsr #18
40014cd8:	0a296423 	beq	40a6dd6c <hwsDeviceSpecUnitInfo+0xa4d480>
40014cdc:	2a2a0a00 	bcs	40a974e4 <hwsDeviceSpecUnitInfo+0xa76bf8>
40014ce0:	7245202a 	subvc	r2, r5, #42	; 0x2a
40014ce4:	3a726f72 	bcc	41cb0ab4 <hwsDeviceSpecUnitInfo+0x1c901c8>
40014ce8:	72646420 	rsbvc	r6, r4, #32, 8	; 0x20000000
40014cec:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
40014cf0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40014cf4:	64446369 	strbvs	r6, [r4], #-873	; 0x369
40014cf8:	646f4d72 	strbtvs	r4, [pc], #-3442	; 40014d00 <mvSysEnvTimerIsRefClk25Mhz+0x2e4>
40014cfc:	4e203a65 	vnmulmi.f32	s6, s0, s11
40014d00:	616d206f 	cmnvs	sp, pc, rrx
40014d04:	20686374 	rsbcs	r6, r8, r4, ror r3
40014d08:	20726f66 	rsbscs	r6, r2, r6, ror #30
40014d0c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
40014d10:	65747365 	ldrbvs	r7, [r4, #-869]!	; 0x365
40014d14:	44442064 	strbmi	r2, [r4], #-100	; 0x64
40014d18:	6f6d2052 	svcvs	0x006d2052
40014d1c:	202e6564 	eorcs	r6, lr, r4, ror #10
40014d20:	0a2a2a2a 	beq	40a9f5d0 <hwsDeviceSpecUnitInfo+0xa7ece4>
40014d24:	6464000a 	strbtvs	r0, [r4], #-10
40014d28:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
40014d2c:	5f74696e 	svcpl	0x0074696e
40014d30:	76706974 			; <UNDEFINED> instruction: 0x76706974
40014d34:	00632e32 	rsbeq	r2, r3, r2, lsr lr
40014d38:	6f727245 	svcvs	0x00727245
40014d3c:	57203a72 			; <UNDEFINED> instruction: 0x57203a72
40014d40:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
40014d44:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
40014d48:	20656369 	rsbcs	r6, r5, r9, ror #6
40014d4c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40014d50:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40014d54:	203a7343 	eorscs	r7, sl, r3, asr #6
40014d58:	72724500 	rsbsvc	r4, r2, #0, 10
40014d5c:	203a726f 	eorscs	r7, sl, pc, ror #4
40014d60:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
40014d64:	654d2067 	strbvs	r2, [sp, #-103]	; 0x67
40014d68:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40014d6c:	7a697320 	bvc	41a719f4 <hwsDeviceSpecUnitInfo+0x1a51108>
40014d70:	666f2065 	strbtvs	r2, [pc], -r5, rrx
40014d74:	3a734320 	bcc	41ce59fc <hwsDeviceSpecUnitInfo+0x1cc5110>
40014d78:	70550020 	subsvc	r0, r5, r0, lsr #32
40014d7c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
40014d80:	68502064 	ldmdavs	r0, {r2, r5, r6, sp}^
40014d84:	63697379 	cmnvs	r9, #-469762047	; 0xe4000001
40014d88:	4d206c61 	stcmi	12, cr6, [r0, #-388]!	; 0xfffffe7c
40014d8c:	73206d65 	teqvc	r0, #6464	; 0x1940
40014d90:	20657a69 	rsbcs	r7, r5, r9, ror #20
40014d94:	66207369 	strtvs	r7, [r0], -r9, ror #6
40014d98:	206d6f72 	rsbcs	r6, sp, r2, ror pc
40014d9c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40014da0:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40014da4:	000a7825 	andeq	r7, sl, r5, lsr #16
40014da8:	54207325 	strtpl	r7, [r0], #-805	; 0x325
40014dac:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40014db0:	20676e69 	rsbcs	r6, r7, r9, ror #28
40014db4:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
40014db8:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
40014dbc:	32202d20 	eorcc	r2, r0, #32, 26	; 0x800
40014dc0:	6220646e 	eorvs	r6, r0, #1845493760	; 0x6e000000
40014dc4:	20746f6f 	rsbscs	r6, r4, pc, ror #30
40014dc8:	6b53202d 	blvs	414dce84 <hwsDeviceSpecUnitInfo+0x14bc598>
40014dcc:	0a207069 	beq	40830f78 <hwsDeviceSpecUnitInfo+0x81068c>
40014dd0:	20732500 	rsbscs	r2, r3, r0, lsl #10
40014dd4:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40014dd8:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40014ddc:	71655320 	cmnvc	r5, r0, lsr #6
40014de0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
40014de4:	6f742065 	svcvs	0x00742065
40014de8:	6f6c6f70 	svcvs	0x006c6f70
40014dec:	6c207967 	stcvs	9, cr7, [r0], #-412	; 0xfffffe64
40014df0:	2064616f 	rsbcs	r6, r4, pc, ror #2
40014df4:	4146202d 	cmpmi	r6, sp, lsr #32
40014df8:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40014dfc:	7325000a 	teqvc	r5, #10
40014e00:	61725420 	cmnvs	r2, r0, lsr #8
40014e04:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014e08:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014e0c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014e10:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014e14:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014e18:	0a44454c 	beq	41126350 <hwsDeviceSpecUnitInfo+0x1105a64>
40014e1c:	20732500 	rsbscs	r2, r3, r0, lsl #10
40014e20:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40014e24:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40014e28:	71655320 	cmnvc	r5, r0, lsr #6
40014e2c:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
40014e30:	202d2065 	eorcs	r2, sp, r5, rrx
40014e34:	74697753 	strbtvc	r7, [r9], #-1875	; 0x753
40014e38:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
40014e3c:	42582067 	subsmi	r2, r8, #103	; 0x67
40014e40:	57205241 	strpl	r5, [r0, -r1, asr #4]!
40014e44:	6f646e69 	svcvs	0x00646e69
40014e48:	6f742077 	svcvs	0x00742077
40014e4c:	73614620 	cmnvc	r1, #32, 12	; 0x2000000
40014e50:	74615074 	strbtvc	r5, [r1], #-116	; 0x74
40014e54:	69572068 	ldmdbvs	r7, {r3, r5, r6, sp}^
40014e58:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
40014e5c:	64000a20 	strvs	r0, [r0], #-2592	; 0xa20
40014e60:	46337264 	ldrtmi	r7, [r3], -r4, ror #4
40014e64:	50747361 	rsbspl	r7, r4, r1, ror #6
40014e68:	44687461 	strbtmi	r7, [r8], #-1121	; 0x461
40014e6c:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
40014e70:	73436369 	movtvc	r6, #13161	; 0x3369
40014e74:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
40014e78:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40014e7c:	46206769 	strtmi	r6, [r0], -r9, ror #14
40014e80:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
40014e84:	25000a44 	strcs	r0, [r0, #-2628]	; 0xa44
40014e88:	72542073 	subsvc	r2, r4, #115	; 0x73
40014e8c:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40014e90:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40014e94:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40014e98:	2065636e 	rsbcs	r6, r5, lr, ror #6
40014e9c:	6e45202d 	walignivs	wr2, wr5, wr13, #4
40014ea0:	20646564 	rsbcs	r6, r4, r4, ror #10
40014ea4:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
40014ea8:	66737365 	ldrbtvs	r7, [r3], -r5, ror #6
40014eac:	796c6c75 	stmdbvc	ip!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
40014eb0:	4444000a 	strbmi	r0, [r4], #-10
40014eb4:	61003352 	tstvs	r0, r2, asr r3
40014eb8:	355f3363 	ldrbcc	r3, [pc, #-867]	; 40014b5d <mvSysEnvTimerIsRefClk25Mhz+0x141>
40014ebc:	61003333 	tstvs	r0, r3, lsr r3
40014ec0:	365f3363 	ldrbcc	r3, [pc], -r3, ror #6
40014ec4:	61003736 	tstvs	r0, r6, lsr r7
40014ec8:	385f3363 	ldmdacc	pc, {r0, r1, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
40014ecc:	61003030 	tstvs	r0, r0, lsr r0
40014ed0:	395f3363 	ldmdbcc	pc, {r0, r1, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
40014ed4:	2d003333 	stccs	3, cr3, [r0, #-204]	; 0xffffff34
40014ed8:	7564202d 	strbvc	r2, [r4, #-45]!	; 0x2d
40014edc:	2074696e 	rsbscs	r6, r4, lr, ror #18
40014ee0:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
40014ee4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
40014ee8:	2d2d2073 	wstrbcs	wr2, [sp, #-115]!
40014eec:	7830000a 	ldmdavc	r0!, {r1, r3}
40014ef0:	00207825 	eoreq	r7, r0, r5, lsr #16
40014ef4:	50202d2d 	eorpl	r2, r0, sp, lsr #26
40014ef8:	72207968 	eorvc	r7, r0, #104, 18	; 0x1a0000
40014efc:	73696765 	cmnvc	r9, #26476544	; 0x1940000
40014f00:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
40014f04:	0a2d2d20 	beq	40b6038c <hwsDeviceSpecUnitInfo+0xb3faa0>
40014f08:	2d6e5500 	stclcs	5, cr5, [lr, #-0]
40014f0c:	574f4e4b 	strbpl	r4, [pc, -fp, asr #28]
40014f10:	6954004e 	ldmdbvs	r4, {r1, r2, r3, r6}^
40014f14:	3a656c74 	bcc	419700ec <hwsDeviceSpecUnitInfo+0x194f800>
40014f18:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40014f1c:	202c2023 	eorcs	r2, ip, r3, lsr #32
40014f20:	432c6a54 	teqmi	ip, #84, 20	; 0x54000
40014f24:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40014f28:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40014f2c:	304e6e6f 	subcc	r6, lr, pc, ror #28
40014f30:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40014f34:	61726269 	cmnvs	r2, r9, ror #4
40014f38:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40014f3c:	432c3050 	teqmi	ip, #80	; 0x50
40014f40:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40014f44:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40014f48:	314e6e6f 	cmpcc	lr, pc, ror #28
40014f4c:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40014f50:	61726269 	cmnvs	r2, r9, ror #4
40014f54:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40014f58:	432c3150 	teqmi	ip, #80, 2
40014f5c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40014f60:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40014f64:	324e6e6f 	subcc	r6, lr, #1776	; 0x6f0
40014f68:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40014f6c:	61726269 	cmnvs	r2, r9, ror #4
40014f70:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40014f74:	002c3250 	eoreq	r3, ip, r0, asr r2
40014f78:	64255343 	strtvs	r5, [r5], #-835	; 0x343
40014f7c:	00202c20 	eoreq	r2, r0, r0, lsr #24
40014f80:	78545756 	ldmdavc	r4, {r1, r2, r4, r6, r8, r9, sl, ip, lr}^
40014f84:	5257562c 	subspl	r5, r7, #44, 12	; 0x2c00000
40014f88:	4c572c78 	mrrcmi	12, 7, r2, r7, cr8
40014f8c:	746f745f 	strbtvc	r7, [pc], #-1119	; 40014f94 <mvSysEnvTimerIsRefClk25Mhz+0x578>
40014f90:	5f4c572c 	svcpl	0x004c572c
40014f94:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40014f98:	5f4c572c 	svcpl	0x004c572c
40014f9c:	522c4850 	eorpl	r4, ip, #80, 16	; 0x500000
40014fa0:	6f545f4c 	svcvs	0x00545f4c
40014fa4:	4c522c74 	mrrcmi	12, 7, r2, r2, cr4	; <UNPREDICTABLE>
40014fa8:	4c44415f 	wstrdmi	wr4, [r4], #-380	; 0xfffffe84
40014fac:	4c522c4c 	mrrcmi	12, 4, r2, r2, cr12	; <UNPREDICTABLE>
40014fb0:	2c48505f 	wstrhcs	wr5, [r8], #-95
40014fb4:	535f4c52 	cmppl	pc, #20992	; 0x5200
40014fb8:	432c706d 	teqmi	ip, #109	; 0x6d
40014fbc:	78546e65 	ldmdavc	r4, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
40014fc0:	6e65432c 	cdpvs	3, 6, cr4, cr5, cr12, {1}
40014fc4:	562c7852 			; <UNDEFINED> instruction: 0x562c7852
40014fc8:	2c666572 	stclcs	5, cr6, [r6], #-456	; 0xfffffe38
40014fcc:	72565144 	subsvc	r5, r6, #68, 2
40014fd0:	002c6665 	eoreq	r6, ip, r5, ror #12
40014fd4:	50000909 	andpl	r0, r0, r9, lsl #18
40014fd8:	78545342 	ldmdavc	r4, {r1, r6, r8, r9, ip, lr}^
40014fdc:	6461502d 	strbtvs	r5, [r1], #-45	; 0x2d
40014fe0:	002c6425 	eoreq	r6, ip, r5, lsr #8
40014fe4:	52534250 	subspl	r4, r3, #80, 4
40014fe8:	61502d78 	cmpvs	r0, r8, ror sp
40014fec:	2c642564 	stclcs	5, cr2, [r4], #-400	; 0xfffffe70
40014ff0:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
40014ff4:	25203a61 	strcs	r3, [r0, #-2657]!	; 0xa61
40014ff8:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
40014ffc:	6425002c 	strtvs	r0, [r5], #-44	; 0x2c
40015000:	2c64252c 	stclcs	5, cr2, [r4], #-176	; 0xffffff50
40015004:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40015008:	54002c64 	strpl	r2, [r0], #-3172	; 0xc64
4001500c:	58520058 	ldmdapl	r2, {r3, r4, r6}^
40015010:	00785400 	rsbseq	r5, r8, r0, lsl #8
40015014:	46007852 			; <UNDEFINED> instruction: 0x46007852
40015018:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
4001501c:	2053432c 	subscs	r4, r3, ip, lsr #6
40015020:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40015024:	77532c73 			; <UNDEFINED> instruction: 0x77532c73
40015028:	2c706565 	ldclcs	5, cr6, [r0], #-404	; 0xfffffe6c
4001502c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40015030:	412c746c 	teqmi	ip, ip, ror #8
40015034:	2c6c6c64 	stclcs	12, cr6, [ip], #-400	; 0xfffffe70
40015038:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
4001503c:	502d6425 	eorpl	r6, sp, r5, lsr #8
40015040:	64255948 	strtvs	r5, [r5], #-2376	; 0x948
40015044:	00202c20 	eoreq	r2, r0, r0, lsr #24
40015048:	25462f49 	strbcs	r2, [r6, #-3913]	; 0xf49
4001504c:	202c2064 	eorcs	r2, ip, r4, rrx
40015050:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
40015054:	252c6c61 	strcs	r6, [ip, #-3169]!	; 0xc61
40015058:	77532c73 			; <UNDEFINED> instruction: 0x77532c73
4001505c:	2c706565 	ldclcs	5, cr6, [r0], #-404	; 0xfffffe6c
40015060:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40015064:	202c746c 	eorcs	r7, ip, ip, ror #8
40015068:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
4001506c:	64382500 	ldrtvs	r2, [r8], #-1280	; 0x500
40015070:	00202c20 	eoreq	r2, r0, r0, lsr #24
40015074:	442c7325 	strtmi	r7, [ip], #-805	; 0x325
40015078:	412c5351 	teqmi	ip, r1, asr r3
4001507c:	2c4c4c44 	mcrrcs	12, 4, r4, ip, cr4
40015080:	46002c2c 	strmi	r2, [r0], -ip, lsr #24
40015084:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
40015088:	2053432c 	subscs	r4, r3, ip, lsr #6
4001508c:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40015090:	654c2c73 	strbvs	r2, [ip, #-3187]	; 0xc73
40015094:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40015098:	522c676e 	eorpl	r6, ip, #28835840	; 0x1b80000
4001509c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400150a0:	64412c74 	strbvs	r2, [r1], #-3188	; 0xc74
400150a4:	002c6c6c 	eoreq	r6, ip, ip, ror #24
400150a8:	616e6946 	cmnvs	lr, r6, asr #18
400150ac:	73252c6c 	teqvc	r5, #108, 24	; 0x6c00
400150b0:	76654c2c 	strbtvc	r4, [r5], -ip, lsr #24
400150b4:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
400150b8:	65775367 	ldrbvs	r5, [r7, #-871]!	; 0x367
400150bc:	522c7065 	eorpl	r7, ip, #101	; 0x65
400150c0:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400150c4:	25202c74 	strcs	r2, [r0, #-3188]!	; 0xc74
400150c8:	002c2064 	eoreq	r2, ip, r4, rrx
400150cc:	442c7325 	strtmi	r7, [ip], #-805	; 0x325
400150d0:	4c2c5351 	stcmi	3, cr5, [ip], #-324	; 0xfffffebc
400150d4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
400150d8:	2c676e69 	stclcs	14, cr6, [r7], #-420	; 0xfffffe5c
400150dc:	55002c2c 	strpl	r2, [r0, #-3116]	; 0xc2c
400150e0:	6f6e6b6e 	svcvs	0x006e6b6e
400150e4:	46206e77 			; <UNDEFINED> instruction: 0x46206e77
400150e8:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
400150ec:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
400150f0:	3d3d3d00 	ldccc	13, cr3, [sp, #-0]
400150f4:	494c4156 	stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^
400150f8:	45544144 	ldrbmi	r4, [r4, #-324]	; 0x144
400150fc:	4e495720 	cdpmi	7, 4, cr5, cr9, cr0, {1}
40015100:	20574f44 	subscs	r4, r7, r4, asr #30
40015104:	20474f4c 	subcs	r4, r7, ip, asr #30
40015108:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
4001510c:	3d3d3d54 	ldccc	13, cr3, [sp, #-336]!	; 0xfffffeb0
40015110:	4444000a 	strbmi	r0, [r4], #-10
40015114:	72462052 	subvc	r2, r6, #82	; 0x52
40015118:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4001511c:	3a79636e 	bcc	41e6dedc <hwsDeviceSpecUnitInfo+0x1e4d5f0>
40015120:	20732520 	rsbscs	r2, r3, r0, lsr #10
40015124:	3d3d2020 	wldrbcc	wr2, [sp, #-32]!
40015128:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
4001512c:	3d3d000a 	wldrbcc	wr0, [sp, #-10]!
40015130:	4c41563d 	mcrrmi	6, 3, r5, r1, cr13
40015134:	54414449 	strbpl	r4, [r1], #-1097	; 0x449
40015138:	49572045 	ldmdbmi	r7, {r0, r2, r6, sp}^
4001513c:	574f444e 	strbpl	r4, [pc, -lr, asr #8]
40015140:	474f4c20 	strbmi	r4, [pc, -r0, lsr #24]
40015144:	444e4520 	strbmi	r4, [lr], #-1312	; 0x520
40015148:	3d3d3d20 	ldccc	13, cr3, [sp, #-128]!	; 0xffffff80
4001514c:	4649000a 	strbmi	r0, [r9], -sl
40015150:	20642520 	rsbcs	r2, r4, r0, lsr #10
40015154:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40015158:	0a3a7375 	beq	40eb1f34 <hwsDeviceSpecUnitInfo+0xe91648>
4001515c:	6e490900 	cdpvs	9, 4, cr0, cr9, cr0, {0}
40015160:	43207469 	teqmi	r0, #1761607680	; 0x69000000
40015164:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40015168:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
4001516c:	25203a72 	strcs	r3, [r0, #-2674]!	; 0xa72
40015170:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40015174:	20776f4c 	rsbscs	r6, r7, ip, asr #30
40015178:	71657266 	cmnvc	r5, r6, ror #4
4001517c:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
40015180:	3a676966 	bcc	419ef720 <hwsDeviceSpecUnitInfo+0x19cee34>
40015184:	0a732520 	beq	41cde60c <hwsDeviceSpecUnitInfo+0x1cbdd20>
40015188:	6f4c0900 	svcvs	0x004c0900
4001518c:	50206461 	eorpl	r6, r0, r1, ror #8
40015190:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
40015194:	203a6e72 	eorscs	r6, sl, r2, ror lr
40015198:	000a7325 	andeq	r7, sl, r5, lsr #6
4001519c:	64654d09 	strbtvs	r4, [r5], #-3337	; 0xd09
400151a0:	206d7569 	rsbcs	r7, sp, r9, ror #10
400151a4:	71657266 	cmnvc	r5, r6, ror #4
400151a8:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
400151ac:	3a676966 	bcc	419ef74c <hwsDeviceSpecUnitInfo+0x19cee60>
400151b0:	0a732520 	beq	41cde638 <hwsDeviceSpecUnitInfo+0x1cbdd4c>
400151b4:	4c570900 	mrrcmi	9, 0, r0, r7, cr0
400151b8:	7325203a 	teqvc	r5, #58	; 0x3a
400151bc:	5209000a 	andpl	r0, r9, #10
400151c0:	25203a4c 	strcs	r3, [r0, #-2636]!	; 0xa4c
400151c4:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
400151c8:	53204c57 	teqpl	r0, #22272	; 0x5700
400151cc:	3a707075 	bcc	41c313a8 <hwsDeviceSpecUnitInfo+0x1c10abc>
400151d0:	0a732520 	beq	41cde658 <hwsDeviceSpecUnitInfo+0x1cbdd6c>
400151d4:	42500900 	subsmi	r0, r0, #0, 18
400151d8:	58522053 	ldmdapl	r2, {r0, r1, r4, r6, sp}^
400151dc:	7325203a 	teqvc	r5, #58	; 0x3a
400151e0:	5009000a 	andpl	r0, r9, sl
400151e4:	54205342 	strtpl	r5, [r0], #-834	; 0x342
400151e8:	25203a58 	strcs	r3, [r0, #-2648]!	; 0xa58
400151ec:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
400151f0:	67726154 			; <UNDEFINED> instruction: 0x67726154
400151f4:	66207465 	strtvs	r7, [r0], -r5, ror #8
400151f8:	20716572 	rsbscs	r6, r1, r2, ror r5
400151fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40015200:	203a6769 	eorscs	r6, sl, r9, ror #14
40015204:	000a7325 	andeq	r7, sl, r5, lsr #6
40015208:	204c5709 	subcs	r5, ip, r9, lsl #14
4001520c:	203a4654 	eorscs	r4, sl, r4, asr r6
40015210:	000a7325 	andeq	r7, sl, r5, lsr #6
40015214:	204c5209 	subcs	r5, ip, r9, lsl #4
40015218:	203a4654 	eorscs	r4, sl, r4, asr r6
4001521c:	000a7325 	andeq	r7, sl, r5, lsr #6
40015220:	204c5709 	subcs	r5, ip, r9, lsl #14
40015224:	53204654 	teqpl	r0, #84, 12	; 0x5400000
40015228:	3a707075 	bcc	41c31404 <hwsDeviceSpecUnitInfo+0x1c10b18>
4001522c:	0a732520 	beq	41cde6b4 <hwsDeviceSpecUnitInfo+0x1cbddc8>
40015230:	65430900 	strbvs	r0, [r3, #-2304]	; 0x900
40015234:	2072746e 	rsbscs	r7, r2, lr, ror #8
40015238:	203a5852 	eorscs	r5, sl, r2, asr r8
4001523c:	000a7325 	andeq	r7, sl, r5, lsr #6
40015240:	45525609 	ldrbmi	r5, [r2, #-1545]	; 0x609
40015244:	41435f46 	cmpmi	r3, r6, asr #30
40015248:	5242494c 	subpl	r4, r2, #76, 18	; 0x130000
4001524c:	4f495441 	svcmi	0x00495441
40015250:	25203a4e 	strcs	r3, [r0, #-2638]!	; 0xa4e
40015254:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40015258:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
4001525c:	58542072 	ldmdapl	r4, {r1, r4, r5, r6, sp}^
40015260:	7325203a 	teqvc	r5, #58	; 0x3a
40015264:	7277000a 	rsbsvc	r0, r7, #10
40015268:	20676e6f 	rsbcs	r6, r7, pc, ror #28
4001526c:	206d656d 	rsbcs	r6, sp, sp, ror #10
40015270:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40015274:	616e6500 	cmnvs	lr, r0, lsl #10
40015278:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xc62
4001527c:	73696400 	cmnvc	r9, #0, 8
40015280:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
40015284:	69090064 	stmdbvs	r9, {r2, r5, r6}
40015288:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
4001528c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40015290:	6b73614d 	blvs	41ced7cc <hwsDeviceSpecUnitInfo+0x1cccee0>
40015294:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40015298:	000a7825 	andeq	r7, sl, r5, lsr #16
4001529c:	6d754e09 	ldclvs	14, cr4, [r5, #-36]!	; 0xffffffdc
400152a0:	73754220 	cmnvc	r5, #32, 4
400152a4:	2520203a 	strcs	r2, [r0, #-58]!	; 0x3a
400152a8:	09000a64 	stmdbeq	r0, {r2, r5, r6, r9, fp}
400152ac:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
400152b0:	75426576 	strbvc	r6, [r2, #-1398]	; 0x576
400152b4:	73614d73 	cmnvc	r1, #7360	; 0x1cc0
400152b8:	30203a6b 	eorcc	r3, r0, fp, ror #20
400152bc:	0a782578 	beq	41e1e8a4 <hwsDeviceSpecUnitInfo+0x1dfdfb8>
400152c0:	49090a00 	stmdbmi	r9, {r9, fp}
400152c4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
400152c8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
400152cc:	3a444920 	bcc	41127754 <hwsDeviceSpecUnitInfo+0x1106e68>
400152d0:	0a642520 	beq	4191e758 <hwsDeviceSpecUnitInfo+0x18fde6c>
400152d4:	44090900 	strmi	r0, [r9], #-2304	; 0x900
400152d8:	46205244 	strtmi	r5, [r0], -r4, asr #4
400152dc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
400152e0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
400152e4:	7325203a 	teqvc	r5, #58	; 0x3a
400152e8:	0909000a 	stmdbeq	r9, {r1, r3}
400152ec:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
400152f0:	6e694264 	cdpvs	2, 6, cr4, cr9, cr4, {3}
400152f4:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
400152f8:	0909000a 	stmdbeq	r9, {r1, r3}
400152fc:	57737542 	ldrbpl	r7, [r3, -r2, asr #10]!
40015300:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
40015304:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40015308:	0909000a 	stmdbeq	r9, {r1, r3}
4001530c:	536d654d 	cmnpl	sp, #322961408	; 0x13400000
40015310:	3a657a69 	bcc	41973cbc <hwsDeviceSpecUnitInfo+0x19533d0>
40015314:	0a732520 	beq	41cde79c <hwsDeviceSpecUnitInfo+0x1cbdeb0>
40015318:	43090900 	movwmi	r0, #39168	; 0x9900
4001531c:	4c577361 	mrrcmi	3, 6, r7, r7, cr1	; <UNPREDICTABLE>
40015320:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40015324:	0909000a 	stmdbeq	r9, {r1, r3}
40015328:	4c736143 	wldrdmi	wr6, [r3], #-268	; 0xfffffef4
4001532c:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40015330:	0909000a 	stmdbeq	r9, {r1, r3}
40015334:	706d6554 	rsbvc	r6, sp, r4, asr r5
40015338:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
4001533c:	3a657275 	bcc	41971d18 <hwsDeviceSpecUnitInfo+0x195142c>
40015340:	0a642520 	beq	4191e7c8 <hwsDeviceSpecUnitInfo+0x18fdedc>
40015344:	42090900 	andmi	r0, r9, #0, 18
40015348:	25205355 	strcs	r5, [r0, #-853]!	; 0x355
4001534c:	61702064 	cmnvs	r0, r4, rrx
40015350:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
40015354:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
40015358:	5343202d 	movtpl	r2, #12333	; 0x302d
4001535c:	73614d20 	cmnvc	r1, #32, 26	; 0x800
40015360:	30203a6b 	eorcc	r3, r0, fp, ror #20
40015364:	09782578 	ldmdbeq	r8!, {r3, r4, r5, r6, r8, sl, sp}^
40015368:	72694d00 	rsbvc	r4, r9, #0, 26
4001536c:	3a726f72 	bcc	41cb113c <hwsDeviceSpecUnitInfo+0x1c90850>
40015370:	25783020 	ldrbcs	r3, [r8, #-32]!
40015374:	44000978 	strmi	r0, [r0], #-2424	; 0x978
40015378:	53205351 	teqpl	r0, #1140850689	; 0x44000001
4001537c:	20706177 	rsbscs	r6, r0, r7, ror r1
40015380:	25207369 	strcs	r7, [r0, #-873]!	; 0x369
40015384:	00092073 	andeq	r2, r9, r3, ror r0
40015388:	53206b43 	teqpl	r0, #68608	; 0x10c00
4001538c:	3a706177 	bcc	41c2d970 <hwsDeviceSpecUnitInfo+0x1c0d084>
40015390:	00097325 	andeq	r7, r9, r5, lsr #6
40015394:	78383341 	ldmdavc	r8!, {r0, r6, r8, r9, ip, sp}
40015398:	33410078 	movtcc	r0, #4216	; 0x1078
4001539c:	00585839 	subseq	r5, r8, r9, lsr r8
400153a0:	00334341 	eorseq	r4, r3, r1, asr #6
400153a4:	00324342 	eorseq	r4, r2, r2, asr #6
400153a8:	6e6b6e55 	mcrvs	14, 3, r6, cr11, cr5, {2}
400153ac:	206e776f 	rsbcs	r7, lr, pc, ror #14
400153b0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
400153b4:	3d006563 	stccc	5, cr6, [r0, #-396]	; 0xfffffe74
400153b8:	44203d3d 	strtmi	r3, [r0], #-3389	; 0xd3d
400153bc:	73205244 	teqvc	r0, #68, 4	; 0x40000004
400153c0:	70757465 	rsbsvc	r7, r5, r5, ror #8
400153c4:	41545320 	cmpmi	r4, r0, lsr #6
400153c8:	3d3d5452 	ldccc	4, cr5, [sp, #-328]!	; 0xfffffeb8
400153cc:	09000a3d 	stmdbeq	r0, {r0, r2, r3, r4, r5, r9, fp}
400153d0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
400153d4:	49206563 	stmdbmi	r0!, {r0, r1, r5, r6, r8, sl, sp, lr}
400153d8:	25203a44 	strcs	r3, [r0, #-2628]!	; 0xa44
400153dc:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
400153e0:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400153e4:	4b432020 	blmi	410dd46c <hwsDeviceSpecUnitInfo+0x10bcb80>
400153e8:	6c656420 	stclvs	4, cr6, [r5], #-128	; 0xffffff80
400153ec:	203a7961 	eorscs	r7, sl, r1, ror #18
400153f0:	000a6425 	andeq	r6, sl, r5, lsr #8
400153f4:	203d3d3d 	eorscs	r3, sp, sp, lsr sp
400153f8:	20524444 	subscs	r4, r2, r4, asr #8
400153fc:	75746573 	ldrbvc	r6, [r4, #-1395]!	; 0x573
40015400:	4e452070 	mcrmi	0, 2, r2, cr5, cr0, {3}
40015404:	3d3d3d44 	ldccc	13, cr3, [sp, #-272]!	; 0xfffffef0
40015408:	4146000a 	cmpmi	r6, sl
4001540c:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40015410:	53415000 	movtpl	r5, #4096	; 0x1000
40015414:	4f4e0053 	svcmi	0x004e0053
40015418:	4f432054 	svcmi	0x00432054
4001541c:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
40015420:	00444554 	subeq	r4, r4, r4, asr r5
40015424:	5f524444 	svcpl	0x00524444
40015428:	51455246 	cmppl	r5, r6, asr #4
4001542c:	574f4c5f 	smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>
40015430:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
40015434:	30340051 	eorscc	r0, r4, r1, asr r0
40015438:	30310030 	eorscc	r0, r1, r0, lsr r0
4001543c:	33003636 	movwcc	r3, #1590	; 0x636
40015440:	33003131 	movwcc	r3, #305	; 0x131
40015444:	34003333 	strcc	r3, [r0], #-819	; 0x333
40015448:	38003736 	stmdacc	r0, {r1, r2, r4, r5, r8, r9, sl, ip, sp}
4001544c:	39003035 	stmdbcc	r0, {r0, r2, r4, r5, ip, sp}
40015450:	44003030 	strmi	r3, [r0], #-48	; 0x30
40015454:	465f5244 	ldrbmi	r5, [pc], -r4, asr #4
40015458:	5f514552 	svcpl	0x00514552
4001545c:	00303633 	eorseq	r3, r0, r3, lsr r6
40015460:	5f524444 	svcpl	0x00524444
40015464:	51455246 	cmppl	r5, r6, asr #4
40015468:	3030315f 	eorscc	r3, r0, pc, asr r1
4001546c:	31350030 	teqcc	r5, r0, lsr r0
40015470:	424d2032 	submi	r2, sp, #50	; 0x32
40015474:	47203100 	strmi	r3, [r0, -r0, lsl #2]!
40015478:	20320042 	eorscs	r0, r2, r2, asr #32
4001547c:	34004247 	strcc	r4, [r0], #-583	; 0x247
40015480:	00424720 	subeq	r4, r2, r0, lsr #14
40015484:	42472038 	submi	r2, r7, #56	; 0x38
40015488:	72646400 	rsbvc	r6, r4, #0, 8
4001548c:	70695433 	rsbvc	r5, r9, r3, lsr r4
40015490:	74736942 	ldrbtvc	r6, [r3], #-2370	; 0x942
40015494:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
40015498:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0x176
4001549c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400154a0:	2064656c 	rsbcs	r6, r4, ip, ror #10
400154a4:	25783028 	ldrbcs	r3, [r8, #-40]!	; 0x28
400154a8:	000a2978 	andeq	r2, sl, r8, ror r9
400154ac:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400154b0:	42706954 	rsbsmi	r6, r0, #84, 18	; 0x150000
400154b4:	52747369 	rsbspl	r7, r4, #-1543503871	; 0xa4000001
400154b8:	52646165 	rsbpl	r6, r4, #1073741849	; 0x40000019
400154bc:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400154c0:	61662074 	smcvs	25092	; 0x6204
400154c4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400154c8:	7245000a 	subvc	r0, r5, #10
400154cc:	3a726f72 	bcc	41cb129c <hwsDeviceSpecUnitInfo+0x1c909b0>
400154d0:	20732520 	rsbscs	r2, r3, r0, lsr #10
400154d4:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
400154d8:	6920746f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
400154dc:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400154e0:	7a696c61 	bvc	41a7066c <hwsDeviceSpecUnitInfo+0x1a4fd80>
400154e4:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
400154e8:	6f676c41 	svcvs	0x00676c41
400154ec:	6d6f4320 	stclvs	3, cr4, [pc, #-128]!	; 40015474 <mvSysEnvTimerIsRefClk25Mhz+0xa58>
400154f0:	656e6f70 	strbvs	r6, [lr, #-3952]!	; 0xf70
400154f4:	2073746e 	rsbscs	r7, r3, lr, ror #8
400154f8:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
400154fc:	69746164 	ldmdbvs	r4!, {r2, r5, r6, r8, sp, lr}^
40015500:	0a296e6f 	beq	40a70ec4 <hwsDeviceSpecUnitInfo+0xa505d8>
40015504:	52444400 	subpl	r4, r4, #0, 8
40015508:	72542033 	subsvc	r2, r4, #51	; 0x33
4001550c:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40015510:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40015514:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40015518:	2065636e 	rsbcs	r6, r5, lr, ror #6
4001551c:	6556202d 	ldrbvs	r2, [r6, #-45]	; 0x2d
40015520:	49542072 	ldmdbmi	r4, {r1, r4, r5, r6, sp}^
40015524:	2e312d50 	mrccs	13, 1, r2, cr1, cr0, {2}
40015528:	002e3535 	eoreq	r3, lr, r5, lsr r5
4001552c:	204c4744 	subcs	r4, ip, r4, asr #14
40015530:	61726170 	cmnvs	r2, r0, ror r1
40015534:	6120736d 	teqvs	r0, sp, ror #6
40015538:	30206572 	eorcc	r6, r0, r2, ror r5
4001553c:	20582578 	subscs	r2, r8, r8, ror r5
40015540:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40015544:	25783020 	ldrbcs	r3, [r8, #-32]!
40015548:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4001554c:	30205825 	eorcc	r5, r0, r5, lsr #16
40015550:	20582578 	subscs	r2, r8, r8, ror r5
40015554:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40015558:	25783020 	ldrbcs	r3, [r8, #-32]!
4001555c:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40015560:	30205825 	eorcc	r5, r0, r5, lsr #16
40015564:	20582578 	subscs	r2, r8, r8, ror r5
40015568:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4001556c:	25783020 	ldrbcs	r3, [r8, #-32]!
40015570:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40015574:	000a5825 	andeq	r5, sl, r5, lsr #16
40015578:	6e205343 	cdpvs	3, 2, cr5, cr0, cr3, {2}
4001557c:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
40015580:	73692072 	cmnvc	r9, #114	; 0x72
40015584:	66696420 	strbtvs	r6, [r9], -r0, lsr #8
40015588:	65726566 	ldrbvs	r6, [r2, #-1382]!	; 0x566
4001558c:	7020746e 	eorvc	r7, r0, lr, ror #8
40015590:	62207265 	eorvs	r7, r0, #1342177286	; 0x50000006
40015594:	28207375 	stmdacs	r0!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
40015598:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4001559c:	55422064 	strbpl	r2, [r2, #-100]	; 0x64
400155a0:	64252053 	strtvs	r2, [r5], #-83	; 0x53
400155a4:	4e736320 	cdpmi	3, 7, cr6, cr3, cr0, {1}
400155a8:	25206d75 	strcs	r6, [r0, #-3445]!	; 0xd75
400155ac:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
400155b0:	73437272 	movtvc	r7, #12914	; 0x3272
400155b4:	206d754e 	rsbcs	r7, sp, lr, asr #10
400155b8:	0a296425 	beq	40a6e654 <hwsDeviceSpecUnitInfo+0xa4dd68>
400155bc:	446b6300 	strbtmi	r6, [fp], #-768	; 0x300
400155c0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
400155c4:	79685000 	stmdbvc	r8!, {ip, lr}^
400155c8:	33676552 	cmncc	r7, #343932928	; 0x14800000
400155cc:	006c6156 	rsbeq	r6, ip, r6, asr r1
400155d0:	74745267 	ldrbtvc	r5, [r4], #-615	; 0x267
400155d4:	006d6f4e 	rsbeq	r6, sp, lr, asr #30
400155d8:	63694467 	cmnvs	r9, #1728053248	; 0x67000000
400155dc:	4f697500 	svcmi	0x00697500
400155e0:	6f435444 	svcvs	0x00435444
400155e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
400155e8:	705a6700 	subsvc	r6, sl, r0, lsl #14
400155ec:	61446972 	hvcvs	18066	; 0x4692
400155f0:	67006174 	smlsdxvs	r0, r4, r1, r6
400155f4:	69726e5a 	ldmdbvs	r2!, {r1, r3, r4, r6, r9, sl, fp, sp, lr}^
400155f8:	61746144 	cmnvs	r4, r4, asr #2
400155fc:	705a6700 	subsvc	r6, sl, r0, lsl #14
40015600:	74436972 	strbvc	r6, [r3], #-2418	; 0x972
40015604:	67006c72 	smlsdxvs	r0, r2, ip, r6
40015608:	69726e5a 	ldmdbvs	r2!, {r1, r3, r4, r6, r9, sl, fp, sp, lr}^
4001560c:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
40015610:	705a6700 	subsvc	r6, sl, r0, lsl #14
40015614:	4474646f 	ldrbtmi	r6, [r4], #-1135	; 0x46f
40015618:	00617461 	rsbeq	r7, r1, r1, ror #8
4001561c:	6f6e5a67 	svcvs	0x006e5a67
40015620:	61447464 	cmpvs	r4, r4, ror #8
40015624:	67006174 	smlsdxvs	r0, r4, r1, r6
40015628:	646f705a 	strbtvs	r7, [pc], #-90	; 40015630 <mvSysEnvTimerIsRefClk25Mhz+0xc14>
4001562c:	72744374 	rsbsvc	r4, r4, #116, 6	; 0xd0000001
40015630:	5a67006c 	bpl	419d57e8 <hwsDeviceSpecUnitInfo+0x19b4efc>
40015634:	74646f6e 	strbtvc	r6, [r4], #-3950	; 0xf6e
40015638:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
4001563c:	70697400 	rsbvc	r7, r9, r0, lsl #8
40015640:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
40015644:	78754d74 	ldmdavc	r5!, {r2, r4, r5, r6, r8, sl, fp, lr}^
40015648:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
4001564c:	75467463 	strbvc	r7, [r6, #-1123]	; 0x463
40015650:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
40015654:	75447069 	strbvc	r7, [r4, #-105]	; 0x69
40015658:	5774696e 	ldrbpl	r6, [r4, -lr, ror #18]!
4001565c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40015660:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
40015664:	70697400 	rsbvc	r7, r9, r0, lsl #8
40015668:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
4001566c:	61655274 	smcvs	21796	; 0x5524
40015670:	6e754664 	cdpvs	6, 7, cr4, cr5, cr4, {3}
40015674:	69740063 	ldmdbvs	r4!, {r0, r1, r5, r6}^
40015678:	74654770 	strbtvc	r4, [r5], #-1904	; 0x770
4001567c:	71657246 	cmnvc	r5, r6, asr #4
40015680:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40015684:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
40015688:	75466f66 	strbvc	r6, [r6, #-3942]	; 0xf66
4001568c:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
40015690:	65537069 	ldrbvs	r7, [r3, #-105]	; 0x69
40015694:	65724674 	ldrbvs	r4, [r2, #-1652]!	; 0x674
40015698:	76694471 			; <UNDEFINED> instruction: 0x76694471
4001569c:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
400156a0:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
400156a4:	70697400 	rsbvc	r7, r9, r0, lsl #8
400156a8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
400156ac:	6b636f6c 	blvs	418f1464 <hwsDeviceSpecUnitInfo+0x18d0b78>
400156b0:	69746152 	ldmdbvs	r4!, {r1, r4, r6, r8, sp, lr}^
400156b4:	7164006f 	cmnvc	r4, pc, rrx
400156b8:	5470614d 	ldrbtpl	r6, [r0], #-333	; 0x14d
400156bc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
400156c0:	73666400 	cmnvc	r6, #0, 8
400156c4:	46776f4c 	ldrbtmi	r6, [r7], -ip, asr #30
400156c8:	00716572 	rsbseq	r6, r1, r2, ror r5
400156cc:	2078616d 	rsbscs	r6, r8, sp, ror #2
400156d0:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
400156d4:	20464920 	subcs	r4, r6, r0, lsr #18
400156d8:	0a642523 	beq	4191eb6c <hwsDeviceSpecUnitInfo+0x18fe280>
400156dc:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
400156e0:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
400156e4:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
400156e8:	70203352 	eorvc	r3, r0, r2, asr r3
400156ec:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
400156f0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400156f4:	31286465 	teqcc	r8, r5, ror #8
400156f8:	6f620029 	svcvs	0x00620029
400156fc:	20647261 	rsbcs	r7, r4, r1, ror #4
40015700:	4d5f4649 	ldclmi	6, cr4, [pc, #-292]	; 400155e4 <mvSysEnvTimerIsRefClk25Mhz+0xbc8>
40015704:	3d6b7361 	stclcc	3, cr7, [fp, #-388]!	; 0xfffffe7c
40015708:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001570c:	74636f20 	strbtvc	r6, [r3], #-3872	; 0xf20
40015710:	50737465 	rsbspl	r7, r3, r5, ror #8
40015714:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
40015718:	66726574 			; <UNDEFINED> instruction: 0x66726574
4001571c:	4e656361 	cdpmi	3, 6, cr6, cr5, cr1, {3}
40015720:	303d6d75 	eorscc	r6, sp, r5, ror sp
40015724:	0a782578 	beq	41e1ed0c <hwsDeviceSpecUnitInfo+0x1dfe420>
40015728:	65707300 	ldrbvs	r7, [r0, #-768]!	; 0x300
4001572c:	69426465 	stmdbvs	r2, {r0, r2, r5, r6, sl, sp, lr}^
40015730:	646e496e 	strbtvs	r4, [lr], #-2414	; 0x96e
40015734:	3d207865 	stccc	8, cr7, [r0, #-404]!	; 0xfffffe6c
40015738:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001573c:	3d716572 	ldclcc	5, cr6, [r1, #-456]!	; 0xfffffe38
40015740:	63206425 	teqvs	r0, #620756992	; 0x25000000
40015744:	64253d6c 	strtvs	r3, [r5], #-3436	; 0xd6c
40015748:	6c776320 	ldclvs	3, cr6, [r7], #-128	; 0xffffff80
4001574c:	0a64253d 	beq	4191ec48 <hwsDeviceSpecUnitInfo+0x18fe35c>
40015750:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
40015754:	524d6574 	subpl	r6, sp, #116, 10	; 0x1d000000
40015758:	646d4353 	strbtvs	r4, [sp], #-851	; 0x353
4001575c:	6f50203a 	svcvs	0x0050203a
40015760:	63206c6c 	teqvs	r0, #108, 24	; 0x6c00
40015764:	6620646d 	strtvs	r6, [r0], -sp, ror #8
40015768:	006c6961 	rsbeq	r6, ip, r1, ror #18
4001576c:	20766564 	rsbscs	r6, r6, r4, ror #10
40015770:	61206425 	teqvs	r0, r5, lsr #8
40015774:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40015778:	64252073 	strtvs	r2, [r5], #-115	; 0x73
4001577c:	20464920 	subcs	r4, r6, r0, lsr #18
40015780:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40015784:	20716572 	rsbscs	r6, r1, r2, ror r5
40015788:	000a6425 	andeq	r6, sl, r5, lsr #8
4001578c:	71657246 	cmnvc	r5, r6, asr #4
40015790:	20746553 	rsbscs	r6, r4, r3, asr r5
40015794:	20766564 	rsbscs	r6, r6, r4, ror #10
40015798:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001579c:	63636120 	cmnvs	r3, #32, 2
400157a0:	20737365 	rsbscs	r7, r3, r5, ror #6
400157a4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400157a8:	20666920 	rsbcs	r6, r6, r0, lsr #18
400157ac:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400157b0:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
400157b4:	78302071 	ldmdavc	r0!, {r0, r4, r5, r6, sp}
400157b8:	73207825 	teqvc	r0, #2424832	; 0x250000
400157bc:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
400157c0:	3a642520 	bcc	4191ec48 <hwsDeviceSpecUnitInfo+0x18fe35c>
400157c4:	4600090a 	strmi	r0, [r0], -sl, lsl #18
400157c8:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
400157cc:	203a7465 	eorscs	r7, sl, r5, ror #8
400157d0:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400157d4:	6c6f7020 	wstrhvs	wr7, [pc], #-32
400157d8:	6166206c 	cmnvs	r6, ip, rrx
400157dc:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400157e0:	0a293128 	beq	40a61c88 <hwsDeviceSpecUnitInfo+0xa4139c>
400157e4:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
400157e8:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
400157ec:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
400157f0:	70203352 	eorvc	r3, r0, r2, asr r3
400157f4:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
400157f8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400157fc:	32286465 	eorcc	r6, r8, #1694498816	; 0x65000000
40015800:	46000a29 	strmi	r0, [r0], -r9, lsr #20
40015804:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
40015808:	203a7465 	eorscs	r7, sl, r5, ror #8
4001580c:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40015810:	6c6f7020 	wstrhvs	wr7, [pc], #-32
40015814:	6166206c 	cmnvs	r6, ip, rrx
40015818:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4001581c:	0a293328 	beq	40a624c4 <hwsDeviceSpecUnitInfo+0xa41bd8>
40015820:	6c6f7000 	wstrhvs	wr7, [pc]
40015824:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40015828:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001582c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40015830:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40015834:	000a2064 	andeq	r2, sl, r4, rrx
40015838:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
4001583c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
40015840:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
40015844:	202c7265 	eorcs	r7, ip, r5, ror #4
40015848:	724d6f64 	subvc	r6, sp, #100, 30	; 0x190
4001584c:	79685073 	stmdbvc	r8!, {r0, r1, r4, r5, r6, ip, lr}^
40015850:	2c64253d 	stclcs	5, cr2, [r4], #-244	; 0xffffff0c
40015854:	43736920 	cmnmi	r3, #32, 18	; 0x80000
40015858:	366c7274 			; <UNDEFINED> instruction: 0x366c7274
4001585c:	74694234 	strbtvc	r4, [r9], #-564	; 0x234
40015860:	0a64253d 	beq	4191ed5c <hwsDeviceSpecUnitInfo+0x18fe470>
40015864:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
40015868:	20657669 	rsbcs	r7, r5, r9, ror #12
4001586c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40015870:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
40015874:	53796d65 	cmnpl	r9, #6464	; 0x1940
40015878:	20657a69 	rsbcs	r7, r5, r9, ror #20
4001587c:	73206425 	teqvc	r0, #620756992	; 0x25000000
40015880:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
40015884:	496e6942 	stmdbmi	lr!, {r1, r6, r8, fp, sp, lr}^
40015888:	2520646e 	strcs	r6, [r0, #-1134]!	; 0x46e
4001588c:	72662064 	rsbvc	r2, r6, #100	; 0x64
40015890:	25207165 	strcs	r7, [r0, #-357]!	; 0x165
40015894:	52742064 	rsbspl	r2, r4, #100	; 0x64
40015898:	20494645 	subcs	r4, r9, r5, asr #12
4001589c:	000a6425 	andeq	r6, sl, r5, lsr #8
400158a0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
400158a4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
400158a8:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
400158ac:	49207265 	stmdbmi	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}
400158b0:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400158b4:	4d736320 	ldclmi	3, cr6, [r3, #-128]!	; 0xffffff80
400158b8:	206b7361 	rsbcs	r7, fp, r1, ror #6
400158bc:	000a6425 	andeq	r6, sl, r5, lsr #8
400158c0:	61566c63 	cmpvs	r6, r3, ror #24
400158c4:	2065756c 	rsbcs	r7, r5, ip, ror #10
400158c8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400158cc:	6c776320 	ldclvs	3, cr6, [r7], #-128	; 0xffffff80
400158d0:	206c6156 	rsbcs	r6, ip, r6, asr r1
400158d4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400158d8:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
400158dc:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
400158e0:	573a474e 	ldrpl	r4, [sl, -lr, asr #14]!
400158e4:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
400158e8:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
400158ec:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
400158f0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
400158f4:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
400158f8:	7020726f 	eorvc	r7, r0, pc, ror #4
400158fc:	23207075 	teqcs	r0, #117	; 0x75
40015900:	43206425 	teqmi	r0, #620756992	; 0x25000000
40015904:	616d2053 	qdsubvs	r2, r3, sp
40015908:	61206b73 	teqvs	r0, r3, ror fp
4001590c:	4320646e 	teqmi	r0, #1845493760	; 0x6e000000
40015910:	696d2053 	stmdbvs	sp!, {r0, r1, r4, r6, sp}^
40015914:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40015918:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001591c:	20726f66 	rsbscs	r6, r2, r6, ror #30
40015920:	206c6c61 	rsbcs	r6, ip, r1, ror #24
40015924:	73707570 	cmnvc	r0, #112, 10	; 0x1c000000
40015928:	6f687320 	svcvs	0x00687320
4001592c:	20646c75 	rsbcs	r6, r4, r5, ror ip
40015930:	74206562 	strtvc	r6, [r0], #-1378	; 0x562
40015934:	73206568 	teqvc	r0, #104, 10	; 0x1a000000
40015938:	0a656d61 	beq	41970ec4 <hwsDeviceSpecUnitInfo+0x19505d8>
4001593c:	74697700 	strbtvc	r7, [r9], #-1792	; 0x700
40015940:	64612068 	strbtvs	r2, [r1], #-104	; 0x68
40015944:	63206c6c 	teqvs	r0, #108, 24	; 0x6c00
40015948:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
4001594c:	66656220 	strbtvs	r6, [r5], -r0, lsr #4
40015950:	2065726f 	rsbcs	r7, r5, pc, ror #4
40015954:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40015958:	7544000a 	strbvc	r0, [r4, #-10]
4001595c:	6220706d 	eorvs	r7, r0, #109	; 0x6d
40015960:	726f6665 	rsbvc	r6, pc, #105906176	; 0x6500000
40015964:	6e692065 	cdpvs	0, 6, cr2, cr9, cr5, {3}
40015968:	63207469 	teqvs	r0, #1761607680	; 0x69000000
4001596c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40015970:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
40015974:	49000a72 	stmdbmi	r0, {r1, r4, r5, r6, r9, fp}
40015978:	5f54494e 	svcpl	0x0054494e
4001597c:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xf43
40015980:	4c4c4f52 	mcrrmi	15, 5, r4, ip, cr2
40015984:	4d5f5245 	ldclmi	2, cr5, [pc, #-276]	; 40015878 <mvSysEnvTimerIsRefClk25Mhz+0xe5c>
40015988:	5f4b5341 	svcpl	0x004b5341
4001598c:	0a544942 	beq	41527e9c <hwsDeviceSpecUnitInfo+0x15075b0>
40015990:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
40015994:	64447377 	strbvs	r7, [r4], #-887	; 0x377
40015998:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
4001599c:	696e4970 	stmdbvs	lr!, {r4, r5, r6, r8, fp, lr}^
400159a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
400159a4:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 400157dc <mvSysEnvTimerIsRefClk25Mhz+0xdc0>
400159a8:	2072656c 	rsbscs	r6, r2, ip, ror #10
400159ac:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400159b0:	20657275 	rsbcs	r7, r5, r5, ror r2
400159b4:	5453000a 	ldrbpl	r0, [r3], #-10
400159b8:	43495441 	movtmi	r5, #37953	; 0x9441
400159bc:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
400159c0:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
400159c4:	414d5f47 	cmpmi	sp, r7, asr #30
400159c8:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400159cc:	000a5449 	andeq	r5, sl, r9, asr #8
400159d0:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400159d4:	52706954 	rsbspl	r6, r0, #84, 18	; 0x150000
400159d8:	74536e75 	ldrbvc	r6, [r3], #-3701	; 0xe75
400159dc:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
400159e0:	20676c41 	rsbcs	r6, r7, r1, asr #24
400159e4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400159e8:	20657275 	rsbcs	r7, r5, r5, ror r2
400159ec:	4553000a 	ldrbmi	r0, [r3, #-10]
400159f0:	4f4c5f54 	svcmi	0x004c5f54
400159f4:	52465f57 	subpl	r5, r6, #348	; 0x15c
400159f8:	4d5f5145 	wldrdmi	wr5, [pc, #-276]	; 0xfffffeec
400159fc:	5f4b5341 	svcpl	0x004b5341
40015a00:	20544942 	subscs	r4, r4, r2, asr #18
40015a04:	000a6425 	andeq	r6, sl, r5, lsr #8
40015a08:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40015a0c:	46706954 			; <UNDEFINED> instruction: 0x46706954
40015a10:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
40015a14:	66207465 	strtvs	r7, [r0], -r5, ror #8
40015a18:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
40015a1c:	0a206572 	beq	4082efec <hwsDeviceSpecUnitInfo+0x80e700>
40015a20:	414f4c00 	cmpmi	pc, r0, lsl #24
40015a24:	41505f44 	cmpmi	r0, r4, asr #30
40015a28:	52455454 	subpl	r5, r5, #84, 8	; 0x54000000
40015a2c:	414d5f4e 	cmpmi	sp, lr, asr #30
40015a30:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40015a34:	23205449 	teqcs	r0, #1224736768	; 0x49000000
40015a38:	000a6425 	andeq	r6, sl, r5, lsr #8
40015a3c:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40015a40:	4c706954 	ldclmi	9, cr6, [r0], #-336	; 0xfffffeb0
40015a44:	4164616f 	cmnmi	r4, pc, ror #2
40015a48:	61506c6c 	cmpvs	r0, ip, ror #24
40015a4c:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
40015a50:	4d6f546e 	stclmi	4, cr5, [pc, #-440]!	; 400158a0 <mvSysEnvTimerIsRefClk25Mhz+0xe84>
40015a54:	66206d65 	strtvs	r6, [r0], -r5, ror #26
40015a58:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
40015a5c:	43206572 	teqmi	r0, #478150656	; 0x1c800000
40015a60:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40015a64:	53000a64 	movwpl	r0, #2660	; 0xa64
40015a68:	4d5f5445 	ldclmi	4, cr5, [pc, #-276]	; 4001595c <mvSysEnvTimerIsRefClk25Mhz+0xf40>
40015a6c:	55494445 	strbpl	r4, [r9, #-1093]	; 0x445
40015a70:	52465f4d 	subpl	r5, r6, #308	; 0x134
40015a74:	4d5f5145 	wldrdmi	wr5, [pc, #-276]	; 0xfffffeec
40015a78:	5f4b5341 	svcpl	0x004b5341
40015a7c:	20544942 	subscs	r4, r4, r2, asr #18
40015a80:	000a6425 	andeq	r6, sl, r5, lsr #8
40015a84:	54495257 	strbpl	r5, [r9], #-599	; 0x257
40015a88:	454c5f45 	strbmi	r5, [ip, #-3909]	; 0xf45
40015a8c:	494c4556 	stmdbmi	ip, {r1, r2, r4, r6, r8, sl, lr}^
40015a90:	4d5f474e 	ldclmi	7, cr4, [pc, #-312]	; 40015960 <mvSysEnvTimerIsRefClk25Mhz+0xf44>
40015a94:	5f4b5341 	svcpl	0x004b5341
40015a98:	0a544942 	beq	41527fa8 <hwsDeviceSpecUnitInfo+0x15076bc>
40015a9c:	72646400 	rsbvc	r6, r4, #0, 8
40015aa0:	70695433 	rsbvc	r5, r9, r3, lsr r4
40015aa4:	616e7944 	cmnvs	lr, r4, asr #18
40015aa8:	5763696d 	strbpl	r6, [r3, -sp, ror #18]!
40015aac:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40015ab0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
40015ab4:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40015ab8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40015abc:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40015ac0:	4c000a20 	stcmi	10, cr0, [r0], {32}
40015ac4:	5f44414f 	svcpl	0x0044414f
40015ac8:	54544150 	ldrbpl	r4, [r4], #-336	; 0x150
40015acc:	5f4e5245 	svcpl	0x004e5245
40015ad0:	414d5f32 	cmpmi	sp, r2, lsr pc
40015ad4:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40015ad8:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40015adc:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40015ae0:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40015ae4:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40015ae8:	6f4c7069 	svcvs	0x004c7069
40015aec:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
40015af0:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
40015af4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40015af8:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
40015afc:	6166206d 	cmnvs	r6, sp, rrx
40015b00:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015b04:	53432065 	movtpl	r2, #12389	; 0x3065
40015b08:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40015b0c:	52000a20 	andpl	r0, r0, #32, 20	; 0x20000
40015b10:	5f444145 	svcpl	0x00444145
40015b14:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
40015b18:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
40015b1c:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40015b20:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40015b24:	64000a54 	strvs	r0, [r0], #-2644	; 0xa54
40015b28:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40015b2c:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40015b30:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40015b34:	61655263 	cmnvs	r5, r3, ror #4
40015b38:	76654c64 	strbtvc	r4, [r5], -r4, ror #24
40015b3c:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40015b40:	61662067 	cmnvs	r6, r7, rrx
40015b44:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015b48:	000a2065 	andeq	r2, sl, r5, rrx
40015b4c:	54495257 	strbpl	r5, [r9], #-599	; 0x257
40015b50:	454c5f45 	strbmi	r5, [ip, #-3909]	; 0xf45
40015b54:	494c4556 	stmdbmi	ip, {r1, r2, r4, r6, r8, sl, lr}^
40015b58:	535f474e 	cmppl	pc, #20447232	; 0x1380000
40015b5c:	5f505055 	svcpl	0x00505055
40015b60:	4b53414d 	blmi	414e609c <hwsDeviceSpecUnitInfo+0x14c57b0>
40015b64:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40015b68:	6464000a 	strbtvs	r0, [r4], #-10
40015b6c:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40015b70:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40015b74:	63696d61 	cmnvs	r9, #6208	; 0x1840
40015b78:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40015b7c:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
40015b80:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40015b84:	70755367 	rsbsvc	r5, r5, r7, ror #6
40015b88:	61662070 	smcvs	25088	; 0x6200
40015b8c:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015b90:	000a2065 	andeq	r2, sl, r5, rrx
40015b94:	5f534250 	svcpl	0x00534250
40015b98:	4d5f5852 	ldclmi	8, cr5, [pc, #-328]	; 40015a58 <mvSysEnvTimerIsRefClk25Mhz+0x103c>
40015b9c:	5f4b5341 	svcpl	0x004b5341
40015ba0:	20544942 	subscs	r4, r4, r2, asr #18
40015ba4:	23205343 	teqcs	r0, #201326593	; 0xc000001
40015ba8:	000a6425 	andeq	r6, sl, r5, lsr #8
40015bac:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40015bb0:	50706954 	rsbspl	r6, r0, r4, asr r9
40015bb4:	78527362 	ldmdavc	r2, {r1, r5, r6, r8, r9, ip, sp, lr}^
40015bb8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40015bbc:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40015bc0:	20534320 	subscs	r4, r3, r0, lsr #6
40015bc4:	0a642523 	beq	4191f058 <hwsDeviceSpecUnitInfo+0x18fe76c>
40015bc8:	53425000 	movtpl	r5, #8192	; 0x2000
40015bcc:	5f58545f 	svcpl	0x0058545f
40015bd0:	4b53414d 	blmi	414e610c <hwsDeviceSpecUnitInfo+0x14c5820>
40015bd4:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40015bd8:	20534320 	subscs	r4, r3, r0, lsr #6
40015bdc:	0a642523 	beq	4191f070 <hwsDeviceSpecUnitInfo+0x18fe784>
40015be0:	72646400 	rsbvc	r6, r4, #0, 8
40015be4:	70695433 	rsbvc	r5, r9, r3, lsr r4
40015be8:	54736250 	ldrbtpl	r6, [r3], #-592	; 0x250
40015bec:	61662078 	smcvs	25096	; 0x6208
40015bf0:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015bf4:	53432065 	movtpl	r2, #12389	; 0x3065
40015bf8:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40015bfc:	4553000a 	ldrbmi	r0, [r3, #-10]
40015c00:	41545f54 	cmpmi	r4, r4, asr pc
40015c04:	54454752 	strbpl	r4, [r5], #-1874	; 0x752
40015c08:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
40015c0c:	414d5f51 	cmpmi	sp, r1, asr pc
40015c10:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40015c14:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
40015c18:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40015c1c:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40015c20:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40015c24:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40015c28:	46545f47 	ldrbmi	r5, [r4], -r7, asr #30
40015c2c:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40015c30:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40015c34:	64000a54 	strvs	r0, [r0], #-2644	; 0xa54
40015c38:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40015c3c:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40015c40:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40015c44:	69725763 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, ip, lr}^
40015c48:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
40015c4c:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40015c50:	5420676e 	strtpl	r6, [r0], #-1902	; 0x76e
40015c54:	61662046 	cmnvs	r6, r6, asr #32
40015c58:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015c5c:	000a2065 	andeq	r2, sl, r5, rrx
40015c60:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
40015c64:	5441505f 	strbpl	r5, [r1], #-95	; 0x5f
40015c68:	4e524554 	mrcmi	5, 2, r4, cr2, cr4, {2}
40015c6c:	4749485f 	smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>
40015c70:	64000a48 	strvs	r0, [r0], #-2632	; 0xa48
40015c74:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40015c78:	6f4c7069 	svcvs	0x004c7069
40015c7c:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
40015c80:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
40015c84:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40015c88:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
40015c8c:	6166206d 	cmnvs	r6, sp, rrx
40015c90:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015c94:	000a2065 	andeq	r2, sl, r5, rrx
40015c98:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
40015c9c:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40015ca0:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40015ca4:	46545f47 	ldrbmi	r5, [r4], -r7, asr #30
40015ca8:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40015cac:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40015cb0:	000a2054 	andeq	r2, sl, r4, asr r0
40015cb4:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40015cb8:	44706954 	ldrbtmi	r6, [r0], #-2388	; 0x954
40015cbc:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
40015cc0:	65526369 	ldrbvs	r6, [r2, #-873]	; 0x369
40015cc4:	654c6461 	strbvs	r6, [ip, #-1121]	; 0x461
40015cc8:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40015ccc:	5420676e 	strtpl	r6, [r0], #-1902	; 0x76e
40015cd0:	61662046 	cmnvs	r6, r6, asr #32
40015cd4:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015cd8:	000a2065 	andeq	r2, sl, r5, rrx
40015cdc:	505f4d44 	subspl	r4, pc, r4, asr #26
40015ce0:	545f5342 	ldrbpl	r5, [pc], #-834	; 40015ce8 <mvSysEnvTimerIsRefClk25Mhz+0x12cc>
40015ce4:	414d5f58 	cmpmi	sp, r8, asr pc
40015ce8:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40015cec:	0a205449 	beq	4082ae18 <hwsDeviceSpecUnitInfo+0x80a52c>
40015cf0:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
40015cf4:	56000a46 	strpl	r0, [r0], -r6, asr #20
40015cf8:	20464552 	subcs	r4, r6, r2, asr r5
40015cfc:	706d7544 	rsbvc	r7, sp, r4, asr #10
40015d00:	6464000a 	strbtvs	r0, [r4], #-10
40015d04:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40015d08:	65725670 	ldrbvs	r5, [r2, #-1648]!	; 0x670
40015d0c:	61662066 	cmnvs	r6, r6, rrx
40015d10:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015d14:	000a2065 	andeq	r2, sl, r5, rrx
40015d18:	544e4543 	strbpl	r4, [lr], #-1347	; 0x543
40015d1c:	494c4152 	stmdbmi	ip, {r1, r4, r6, r8, lr}^
40015d20:	4954415a 	ldmdbmi	r4, {r1, r3, r4, r6, r8, lr}^
40015d24:	525f4e4f 	subspl	r4, pc, #1264	; 0x4f0
40015d28:	414d5f58 	cmpmi	sp, r8, asr pc
40015d2c:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40015d30:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40015d34:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40015d38:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40015d3c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40015d40:	65437069 	strbvs	r7, [r3, #-105]	; 0x69
40015d44:	6172746e 	cmnvs	r2, lr, ror #8
40015d48:	617a696c 	cmnvs	sl, ip, ror #18
40015d4c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40015d50:	66207852 			; <UNDEFINED> instruction: 0x66207852
40015d54:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
40015d58:	43206572 	teqmi	r0, #478150656	; 0x1c800000
40015d5c:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40015d60:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40015d64:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40015d68:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40015d6c:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40015d70:	55535f47 	ldrbpl	r5, [r3, #-3911]	; 0xf47
40015d74:	545f5050 	ldrbpl	r5, [pc], #-80	; 40015d7c <mvSysEnvTimerIsRefClk25Mhz+0x1360>
40015d78:	414d5f46 	cmpmi	sp, r6, asr #30
40015d7c:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40015d80:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40015d84:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40015d88:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40015d8c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40015d90:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40015d94:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40015d98:	69725763 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, ip, lr}^
40015d9c:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
40015da0:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40015da4:	7553676e 	ldrbvc	r6, [r3, #-1902]	; 0x76e
40015da8:	54207070 	strtpl	r7, [r0], #-112	; 0x70
40015dac:	61662046 	cmnvs	r6, r6, asr #32
40015db0:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40015db4:	53432065 	movtpl	r2, #12389	; 0x3065
40015db8:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40015dbc:	4543000a 	strbmi	r0, [r3, #-10]
40015dc0:	4152544e 	cmpmi	r2, lr, asr #8
40015dc4:	415a494c 	cmpmi	sl, ip, asr #18
40015dc8:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
40015dcc:	5f58545f 	svcpl	0x0058545f
40015dd0:	4b53414d 	blmi	414e630c <hwsDeviceSpecUnitInfo+0x14c5a20>
40015dd4:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40015dd8:	20534320 	subscs	r4, r3, r0, lsr #6
40015ddc:	0a642523 	beq	4191f270 <hwsDeviceSpecUnitInfo+0x18fe984>
40015de0:	72646400 	rsbvc	r6, r4, #0, 8
40015de4:	70695433 	rsbvc	r5, r9, r3, lsr r4
40015de8:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
40015dec:	696c6172 	stmdbvs	ip!, {r1, r4, r5, r6, r8, sp, lr}^
40015df0:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
40015df4:	78546e6f 	ldmdavc	r4, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40015df8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40015dfc:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40015e00:	20534320 	subscs	r4, r3, r0, lsr #6
40015e04:	0a642523 	beq	4191f298 <hwsDeviceSpecUnitInfo+0x18fe9ac>
40015e08:	73657200 	cmnvc	r5, #0, 4
40015e0c:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
40015e10:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40015e14:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
40015e18:	74207372 	strtvc	r7, [r0], #-882	; 0x372
40015e1c:	6564206f 	strbvs	r2, [r4, #-111]!	; 0x6f
40015e20:	6c756166 	wldrdvs	wr6, [r5], #-408	; 0xfffffe68
40015e24:	41000a74 	tstmi	r0, r4, ror sl
40015e28:	206f7475 	rsbcs	r7, pc, r5, ror r4	; <UNPREDICTABLE>
40015e2c:	656e7554 	strbvs	r7, [lr, #-1364]!	; 0x554
40015e30:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40015e34:	2064656c 	rsbcs	r6, r4, ip, ror #10
40015e38:	20726f66 	rsbscs	r6, r2, r6, ror #30
40015e3c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40015e40:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40015e44:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40015e48:	203a676e 	eorscs	r6, sl, lr, ror #14
40015e4c:	6f676c41 	svcvs	0x00676c41
40015e50:	68746972 	ldmdavs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40015e54:	6572206d 	ldrbvs	r2, [r2, #-109]!	; 0x6d
40015e58:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
40015e5c:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40015e60:	61206575 	teqvs	r0, r5, ror r5
40015e64:	5220646e 	eorpl	r6, r0, #1845493760	; 0x6e000000
40015e68:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40015e6c:	42442074 	submi	r2, r4, #116	; 0x74
40015e70:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
40015e74:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40015e7c <mvSysEnvTimerIsRefClk25Mhz+0x1460>
40015e78:	6e797320 	cdpvs	3, 7, cr7, cr9, cr0, {1}
40015e7c:	20646563 	rsbcs	r6, r4, r3, ror #10
40015e80:	74657228 	strbtvc	r7, [r5], #-552	; 0x228
40015e84:	206c6156 	rsbcs	r6, ip, r6, asr r1
40015e88:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015e8c:	65722020 	ldrbvs	r2, [r2, #-32]!
40015e90:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40015e94:	20424420 	subcs	r4, r2, r0, lsr #8
40015e98:	0a296425 	beq	40a6ef34 <hwsDeviceSpecUnitInfo+0xa4e648>
40015e9c:	2a2a2a00 	bcs	40aa06a4 <hwsDeviceSpecUnitInfo+0xa7fdb8>
40015ea0:	2a2a2a2a 	bcs	40aa0750 <hwsDeviceSpecUnitInfo+0xa7fe64>
40015ea4:	2020202a 	eorcs	r2, r0, sl, lsr #32
40015ea8:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
40015eac:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40015eb0:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
40015eb4:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40015eb8:	206e6f69 	rsbcs	r6, lr, r9, ror #30
40015ebc:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40015ec0:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40015ec4:	20736572 	rsbscs	r6, r3, r2, ror r5
40015ec8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015ecc:	20202029 	eorcs	r2, r0, r9, lsr #32
40015ed0:	2a2a2a2a 	bcs	40aa0780 <hwsDeviceSpecUnitInfo+0xa7fe94>
40015ed4:	2a2a2a2a 	bcs	40aa0784 <hwsDeviceSpecUnitInfo+0xa7fe98>
40015ed8:	7358000a 	cmpvc	r8, #10
40015edc:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 40015d5c <mvSysEnvTimerIsRefClk25Mhz+0x1340>
40015ee0:	43207470 	teqmi	r0, #112, 8	; 0x70000000
40015ee4:	64252353 	strtvs	r2, [r5], #-851	; 0x353
40015ee8:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
40015eec:	20642520 	rsbcs	r2, r4, r0, lsr #10
40015ef0:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40015ef4:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40015ef8:	25783020 	ldrbcs	r3, [r8, #-32]!
40015efc:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40015f00:	30207825 	eorcc	r7, r0, r5, lsr #16
40015f04:	20782578 	rsbscs	r2, r8, r8, ror r5
40015f08:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015f0c:	25783020 	ldrbcs	r3, [r8, #-32]!
40015f10:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40015f14:	30207825 	eorcc	r7, r0, r5, lsr #16
40015f18:	20782578 	rsbscs	r2, r8, r8, ror r5
40015f1c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015f20:	7573000a 	ldrbvc	r0, [r3, #-10]!
40015f24:	656c7070 	strbvs	r7, [ip, #-112]!	; 0x70
40015f28:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
40015f2c:	3a797261 	bcc	41e728b8 <hwsDeviceSpecUnitInfo+0x1e51fcc>
40015f30:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
40015f34:	74207466 	strtvc	r7, [r0], #-1126	; 0x466
40015f38:	6425206f 	strtvs	r2, [r5], #-111	; 0x6f
40015f3c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40015f40:	20666920 	rsbcs	r6, r6, r0, lsr #18
40015f44:	70206425 	eorvc	r6, r0, r5, lsr #8
40015f48:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40015f4c:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
40015f50:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40015f54:	58000a73 	stmdapl	r0, {r0, r1, r4, r5, r6, r9, fp}
40015f58:	6f436273 	svcvs	0x00436273
40015f5c:	2074706d 	rsbscs	r7, r4, sp, rrx
40015f60:	20235343 	eorcs	r5, r3, r3, asr #6
40015f64:	203a6425 	eorscs	r6, sl, r5, lsr #8
40015f68:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40015f6c:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40015f70:	20644973 	rsbcs	r4, r4, r3, ror r9
40015f74:	6e206425 	cdpvs	4, 2, cr6, cr0, cr5, {1}
40015f78:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
40015f7c:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
40015f80:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
40015f84:	706d6f43 	rsbvc	r6, sp, r3, asr #30
40015f88:	20657261 	rsbcs	r7, r5, r1, ror #4
40015f8c:	2d206425 	stccs	4, cr6, [r0, #-148]!	; 0xffffff6c
40015f90:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
40015f94:	2021206c 	eorcs	r2, r1, ip, rrx
40015f98:	7358000a 	cmpvc	r8, #10
40015f9c:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 40015e1c <mvSysEnvTimerIsRefClk25Mhz+0x1400>
40015fa0:	203a7470 	eorscs	r7, sl, r0, ror r4
40015fa4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0x865
40015fa8:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
40015fac:	25783020 	ldrbcs	r3, [r8, #-32]!
40015fb0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40015fb4:	30207825 	eorcc	r7, r0, r5, lsr #16
40015fb8:	20782578 	rsbscs	r2, r8, r8, ror r5
40015fbc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015fc0:	25783020 	ldrbcs	r3, [r8, #-32]!
40015fc4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40015fc8:	30207825 	eorcc	r7, r0, r5, lsr #16
40015fcc:	20782578 	rsbscs	r2, r8, r8, ror r5
40015fd0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015fd4:	7358000a 	cmpvc	r8, #10
40015fd8:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 40015e58 <mvSysEnvTimerIsRefClk25Mhz+0x143c>
40015fdc:	203a7470 	eorscs	r7, sl, r0, ror r4
40015fe0:	65636572 	strbvs	r6, [r3, #-1394]!	; 0x572
40015fe4:	64657669 	strbtvs	r7, [r5], #-1641	; 0x669
40015fe8:	25783020 	ldrbcs	r3, [r8, #-32]!
40015fec:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40015ff0:	30207825 	eorcc	r7, r0, r5, lsr #16
40015ff4:	20782578 	rsbscs	r2, r8, r8, ror r5
40015ff8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40015ffc:	25783020 	ldrbcs	r3, [r8, #-32]!
40016000:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40016004:	30207825 	eorcc	r7, r0, r5, lsr #16
40016008:	20782578 	rsbscs	r2, r8, r8, ror r5
4001600c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016010:	7573000a 	ldrbvc	r0, [r3, #-10]!
40016014:	656c7070 	strbvs	r7, [ip, #-112]!	; 0x70
40016018:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
4001601c:	3a797261 	bcc	41e729a8 <hwsDeviceSpecUnitInfo+0x1e520bc>
40016020:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
40016024:	74207466 	strtvc	r7, [r0], #-1126	; 0x466
40016028:	322d206f 	eorcc	r2, sp, #111	; 0x6f
4001602c:	6f726620 	svcvs	0x00726620
40016030:	6870206d 	ldmdavs	r0!, {r0, r2, r3, r5, r6, sp}^
40016034:	20657361 	rsbcs	r7, r5, r1, ror #6
40016038:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001603c:	6920726f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
40016040:	64252066 	strtvs	r2, [r5], #-102	; 0x66
40016044:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016048:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001604c:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
40016050:	66666f20 	strbtvs	r6, [r6], -r0, lsr #30
40016054:	20746573 	rsbscs	r6, r4, r3, ror r5
40016058:	73206425 	teqvc	r0, #620756992	; 0x25000000
4001605c:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40016060:	000a7373 	andeq	r7, sl, r3, ror r3
40016064:	70707573 	rsbsvc	r7, r0, r3, ror r5
40016068:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0x56c
4001606c:	7261746e 	rsbvc	r7, r1, #1845493760	; 0x6e000000
40016070:	73203a79 	teqvc	r0, #495616	; 0x79000
40016074:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40016078:	206f7420 	rsbcs	r7, pc, r0, lsr #8
4001607c:	6620322b 	strtvs	r3, [r0], -fp, lsr #4
40016080:	206d6f72 	rsbcs	r6, sp, r2, ror pc
40016084:	73616870 	cmnvc	r1, #112, 16	; 0x700000
40016088:	64252065 	strtvs	r2, [r5], #-101	; 0x65
4001608c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40016090:	20666920 	rsbcs	r6, r6, r0, lsr #18
40016094:	70206425 	eorvc	r6, r0, r5, lsr #8
40016098:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
4001609c:	69772064 	ldmdbvs	r7!, {r2, r5, r6, sp}^
400160a0:	6f206874 	svcvs	0x00206874
400160a4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
400160a8:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400160ac:	63757320 	cmnvs	r5, #32, 6	; 0x80000000
400160b0:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
400160b4:	7254000a 	subsvc	r0, r4, #10
400160b8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400160bc:	4420676e 	strtmi	r6, [r0], #-1902	; 0x76e
400160c0:	20656e6f 	rsbcs	r6, r5, pc, ror #28
400160c4:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
400160c8:	000a6465 	andeq	r6, sl, r5, ror #8
400160cc:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
400160d0:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400160d4:	73655220 	cmnvc	r5, #32, 4
400160d8:	20746c75 	rsbscs	r6, r4, r5, ror ip
400160dc:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
400160e0:	000a6465 	andeq	r6, sl, r5, ror #8
400160e4:	4750444f 	ldrbmi	r4, [r0, -pc, asr #8]
400160e8:	73696420 	cmnvc	r9, #32, 8	; 0x20000000
400160ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
400160f0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400160f4:	2064656c 	rsbcs	r6, r4, ip, ror #10
400160f8:	4c520a00 	mrrcmi	10, 0, r0, r2, cr0
400160fc:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
40016100:	70203352 	eorvc	r3, r0, r2, asr r3
40016104:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
40016108:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001610c:	32286465 	eorcc	r6, r8, #1694498816	; 0x65000000
40016110:	6f662029 	svcvs	0x00662029
40016114:	46492072 			; <UNDEFINED> instruction: 0x46492072
40016118:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001611c:	25205343 	strcs	r5, [r0, #-835]!	; 0x343
40016120:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40016124:	64252073 	strtvs	r2, [r5], #-115	; 0x73
40016128:	204c5200 	subcs	r5, ip, r0, lsl #4
4001612c:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
40016130:	61657220 	cmnvs	r5, r0, lsr #4
40016134:	656c2064 	strbvs	r2, [ip, #-100]!	; 0x64
40016138:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
4001613c:	0a20676e 	beq	4082fefc <hwsDeviceSpecUnitInfo+0x80f610>
40016140:	6c6f7000 	wstrhvs	wr7, [pc]
40016144:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40016148:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001614c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40016150:	20726f66 	rsbscs	r6, r2, r6, ror #30
40016154:	20646c4f 	rsbcs	r6, r4, pc, asr #24
40016158:	72204c57 	eorvc	r4, r0, #22272	; 0x5700
4001615c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40016160:	70000a74 	andvc	r0, r0, r4, ror sl
40016164:	696c6c6f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
40016168:	6620676e 	strtvs	r6, [r0], -lr, ror #14
4001616c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40016170:	6f662064 	svcvs	0x00662064
40016174:	6c4f2072 	wstrhvs	wr2, [pc], #-114
40016178:	4c522064 	wldrhmi	wr2, [r2], #-100
4001617c:	73657220 	cmnvc	r5, #32, 4
40016180:	0a746c75 	beq	41d3135c <hwsDeviceSpecUnitInfo+0x1d10a70>
40016184:	4c520a00 	mrrcmi	10, 0, r0, r2, cr0
40016188:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
4001618c:	70203352 	eorvc	r3, r0, r2, asr r3
40016190:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
40016194:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40016198:	32286465 	eorcc	r6, r8, #1694498816	; 0x65000000
4001619c:	6f662029 	svcvs	0x00662029
400161a0:	75622072 	strbvc	r2, [r2, #-114]!	; 0x72
400161a4:	64252073 	strtvs	r2, [r5], #-115	; 0x73
400161a8:	74696220 	strbtvc	r6, [r9], #-544	; 0x220
400161ac:	0a642520 	beq	4191f634 <hwsDeviceSpecUnitInfo+0x18fed48>
400161b0:	3a4c5700 	bcc	4132bdb8 <hwsDeviceSpecUnitInfo+0x130b4cc>
400161b4:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
400161b8:	6f702033 	svcvs	0x00702033
400161bc:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
400161c0:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400161c4:	29332864 	ldmdbcs	r3!, {r2, r5, r6, fp, sp}
400161c8:	3a4c5700 	bcc	4132bdd0 <hwsDeviceSpecUnitInfo+0x130b4e4>
400161cc:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
400161d0:	6f702033 	svcvs	0x00702033
400161d4:	28206c6c 	stmdacs	r0!, {r2, r3, r5, r6, sl, fp, sp, lr}
400161d8:	66202934 			; <UNDEFINED> instruction: 0x66202934
400161dc:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400161e0:	44282064 	strtmi	r2, [r8], #-100	; 0x64
400161e4:	3a617461 	bcc	41873370 <hwsDeviceSpecUnitInfo+0x1852a84>
400161e8:	25783020 	ldrbcs	r3, [r8, #-32]!
400161ec:	000a2978 	andeq	r2, sl, r8, ror r9
400161f0:	31204c57 	teqcc	r0, r7, asr ip
400161f4:	4c57203a 	wldrhmi	wr2, [r7], #-58
400161f8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400161fc:	2064656c 	rsbcs	r6, r4, ip, ror #10
40016200:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40016204:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
40016208:	74614467 	strbtvc	r4, [r1], #-1127	; 0x467
4001620c:	78303d61 	ldmdavc	r0!, {r0, r5, r6, r8, sl, fp, ip, sp}
40016210:	000a7825 	andeq	r7, sl, r5, lsr #16
40016214:	32204c57 	eorcc	r4, r0, #22272	; 0x5700
40016218:	5720203a 			; <UNDEFINED> instruction: 0x5720203a
4001621c:	6166204c 	cmnvs	r6, ip, asr #32
40016220:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40016224:	20464920 	subcs	r4, r6, r0, lsr #18
40016228:	72206425 	eorvc	r6, r0, #620756992	; 0x25000000
4001622c:	61446765 	cmpvs	r4, r5, ror #14
40016230:	303d6174 	eorscc	r6, sp, r4, ror r1
40016234:	0a782578 	beq	41e1f81c <hwsDeviceSpecUnitInfo+0x1dfef30>
40016238:	3a4c5700 	bcc	4132be40 <hwsDeviceSpecUnitInfo+0x130b554>
4001623c:	20464920 	subcs	r4, r6, r0, lsr #18
40016240:	42206425 	eormi	r6, r0, #620756992	; 0x25000000
40016244:	25205355 	strcs	r5, [r0, #-853]!	; 0x355
40016248:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
4001624c:	78302067 	ldmdavc	r0!, {r0, r1, r2, r5, r6, sp}
40016250:	000a7825 	andeq	r7, sl, r5, lsr #16
40016254:	61564c57 	cmpvs	r6, r7, asr ip
40016258:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
4001625c:	73617720 	cmnvc	r1, #32, 14	; 0x800000
40016260:	61686320 	cmnvs	r8, r0, lsr #6
40016264:	6465676e 	strbtvs	r6, [r5], #-1902	; 0x76e
40016268:	6f726620 	svcvs	0x00726620
4001626c:	7830206d 	ldmdavc	r0!, {r0, r2, r3, r5, r6, sp}
40016270:	74005825 	strvc	r5, [r0], #-2085	; 0x825
40016274:	7830206f 	ldmdavc	r0!, {r0, r1, r2, r3, r5, r6, sp}
40016278:	000a5825 	andeq	r5, sl, r5, lsr #16
4001627c:	203a4c57 	eorscs	r4, sl, r7, asr ip
40016280:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40016284:	55422064 	strbpl	r2, [r2, #-100]	; 0x64
40016288:	64252053 	strtvs	r2, [r5], #-83	; 0x53
4001628c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40016290:	2c64656c 	stclcs	5, cr6, [r4], #-432	; 0xfffffe50
40016294:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40016298:	25783020 	ldrbcs	r3, [r8, #-32]!
4001629c:	57000a78 	smlsdxpl	r0, r8, sl, r0
400162a0:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
400162a4:	203a7070 	eorscs	r7, sl, r0, ror r0
400162a8:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
400162ac:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
400162b0:	303d7465 	eorscc	r7, sp, r5, ror #8
400162b4:	74616420 	strbtvc	r6, [r1], #-1056	; 0x420
400162b8:	65642061 	strbvs	r2, [r4, #-97]!	; 0x61
400162bc:	2079616c 	rsbscs	r6, r9, ip, ror #2
400162c0:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
400162c4:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
400162c8:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
400162cc:	203a7070 	eorscs	r7, sl, r0, ror r0
400162d0:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
400162d4:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
400162d8:	20644973 	rsbcs	r4, r4, r3, ror r9
400162dc:	61206425 	teqvs	r0, r5, lsr #8
400162e0:	4f6c6c64 	svcmi	0x006c6c64
400162e4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
400162e8:	20303d74 	eorscs	r3, r0, r4, ror sp
400162ec:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
400162f0:	20737365 	rsbscs	r7, r3, r5, ror #6
400162f4:	57000a21 	strpl	r0, [r0, -r1, lsr #20]
400162f8:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
400162fc:	203a7070 	eorscs	r7, sl, r0, ror r0
40016300:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
40016304:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
40016308:	203d7465 	eorscs	r7, sp, r5, ror #8
4001630c:	64206425 	strtvs	r6, [r0], #-1061	; 0x425
40016310:	20617461 	rsbcs	r7, r1, r1, ror #8
40016314:	616c6564 	cmnvs	ip, r4, ror #10
40016318:	203d2079 	eorscs	r2, sp, r9, ror r0
4001631c:	0a206425 	beq	4082f3b8 <hwsDeviceSpecUnitInfo+0x80eacc>
40016320:	204c5700 	subcs	r5, ip, r0, lsl #14
40016324:	70707553 	rsbsvc	r7, r0, r3, asr r5
40016328:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
4001632c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016330:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40016334:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40016338:	6c646120 	wstrdvs	wr6, [r4], #-128	; 0xffffff80
4001633c:	66664f6c 	strbtvs	r4, [r6], -ip, ror #30
40016340:	3d746573 	ldclcc	5, cr6, [r4, #-460]!	; 0xfffffe34
40016344:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016348:	63637553 	cmnvs	r3, #348127232	; 0x14c00000
4001634c:	20737365 	rsbscs	r7, r3, r5, ror #6
40016350:	57000a21 	strpl	r0, [r0, -r1, lsr #20]
40016354:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40016358:	203a7070 	eorscs	r7, sl, r0, ror r0
4001635c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40016360:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40016364:	20644973 	rsbcs	r4, r4, r3, ror r9
40016368:	46206425 	strtmi	r6, [r0], -r5, lsr #8
4001636c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40016370:	0a212064 	beq	4085e508 <hwsDeviceSpecUnitInfo+0x83dc1c>
40016374:	204c5700 	subcs	r5, ip, r0, lsl #14
40016378:	70707553 	rsbsvc	r7, r0, r3, asr r5
4001637c:	23534320 	cmpcs	r3, #32, 6	; 0x80000000
40016380:	3a642520 	bcc	4191f808 <hwsDeviceSpecUnitInfo+0x18fef1c>
40016384:	20464920 	subcs	r4, r6, r0, lsr #18
40016388:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001638c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40016390:	49000a64 	stmdbmi	r0, {r2, r5, r6, r9, fp}
40016394:	2030462f 	eorscs	r4, r0, pc, lsr #12
40016398:	30505550 	subscc	r5, r0, r0, asr r5
4001639c:	73655220 	cmnvc	r5, #32, 4
400163a0:	5b746c75 	blpl	41d3157c <hwsDeviceSpecUnitInfo+0x1d10c90>
400163a4:	202d2030 	eorcs	r2, sp, r0, lsr r0
400163a8:	63637573 	cmnvs	r3, #482344960	; 0x1cc00000
400163ac:	2c737365 	ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c
400163b0:	662d3120 	strtvs	r3, [sp], -r0, lsr #2
400163b4:	5d6c6961 	stclpl	9, cr6, [ip, #-388]!	; 0xfffffe7c
400163b8:	2e2e2e20 	cdpcs	14, 2, cr2, cr14, cr0, {1}
400163bc:	2f49000a 	svccs	0x0049000a
400163c0:	50203046 	eorpl	r3, r0, r6, asr #32
400163c4:	20305055 	eorscs	r5, r0, r5, asr r0
400163c8:	67617453 			; <UNDEFINED> instruction: 0x67617453
400163cc:	2d305b65 	fldmdbxcs	r0!, {d5-d54}	;@ Deprecated
400163d0:	73616870 	cmnvc	r1, #112, 16	; 0x700000
400163d4:	68735f65 	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
400163d8:	2c746669 	ldclcs	6, cr6, [r4], #-420	; 0xfffffe5c
400163dc:	632d3120 	teqvs	sp, #32, 2
400163e0:	6b636f6c 	blvs	418f2198 <hwsDeviceSpecUnitInfo+0x18d18ac>
400163e4:	6968735f 	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
400163e8:	202c7466 	eorcs	r7, ip, r6, ror #8
400163ec:	6c612d32 	stclvs	13, cr2, [r1], #-200	; 0xffffff38
400163f0:	5f6e6769 	svcpl	0x006e6769
400163f4:	66696873 			; <UNDEFINED> instruction: 0x66696873
400163f8:	2e205d74 	mcrcs	13, 1, r5, cr0, cr4, {3}
400163fc:	000a2e2e 	andeq	r2, sl, lr, lsr #28
40016400:	203a7325 	eorscs	r7, sl, r5, lsr #6
40016404:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
40016408:	63616672 	cmnvs	r1, #119537664	; 0x7200000
4001640c:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40016410:	4145522c 	cmpmi	r5, ip, lsr #4
40016414:	41445f44 	cmpmi	r4, r4, asr #30
40016418:	535f4154 	cmppl	pc, #84, 2
4001641c:	4c504d41 	mrrcmi	13, 4, r4, r0, cr1
40016420:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
40016424:	5f59414c 	svcpl	0x0059414c
40016428:	61746164 	cmnvs	r4, r4, ror #2
4001642c:	25783020 	ldrbcs	r3, [r8, #-32]!
40016430:	25000a78 	strcs	r0, [r0, #-2680]	; 0xa78
40016434:	49203a73 	stmdbmi	r0!, {r0, r1, r4, r5, r6, r9, fp, ip, sp}
40016438:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
4001643c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40016440:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40016444:	23534309 	cmpcs	r3, #603979776	; 0x24000000
40016448:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
4001644c:	70755009 	rsbsvc	r5, r5, r9
40016450:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40016454:	78614d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, lr}^
40016458:	5f53435f 	svcpl	0x0053435f
4001645c:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
40016460:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40016464:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40016468:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
4001646c:	5f534309 	svcpl	0x00534309
40016470:	5f746942 	svcpl	0x00746942
40016474:	6b73614d 	blvs	41cee9b0 <hwsDeviceSpecUnitInfo+0x1cce0c4>
40016478:	25783020 	ldrbcs	r3, [r8, #-32]!
4001647c:	52092c78 	andpl	r2, r9, #120, 24	; 0x7800
40016480:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40016484:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40016488:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
4001648c:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
40016490:	5278616d 	rsbspl	r6, r8, #1073741851	; 0x4000001b
40016494:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40016498:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
4001649c:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
400164a0:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
400164a4:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
400164a8:	50746e65 	rsbspl	r6, r4, r5, ror #28
400164ac:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
400164b0:	25783020 	ldrbcs	r3, [r8, #-32]!
400164b4:	6d092c78 	stcvs	12, cr2, [r9, #-480]	; 0xfffffe20
400164b8:	68507861 	ldmdavs	r0, {r0, r5, r6, fp, ip, sp, lr}^
400164bc:	20657361 	rsbcs	r7, r5, r1, ror #6
400164c0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400164c4:	7325000a 	teqvc	r5, #10
400164c8:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
400164cc:	66726574 			; <UNDEFINED> instruction: 0x66726574
400164d0:	20656361 	rsbcs	r6, r5, r1, ror #6
400164d4:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
400164d8:	20235343 	eorcs	r5, r3, r3, asr #6
400164dc:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
400164e0:	5f78614d 	svcpl	0x0078614d
400164e4:	695f5343 	ldmdbvs	pc, {r0, r1, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
400164e8:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
400164ec:	66726574 			; <UNDEFINED> instruction: 0x66726574
400164f0:	20656361 	rsbcs	r6, r5, r1, ror #6
400164f4:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
400164f8:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
400164fc:	706d6153 	rsbvc	r6, sp, r3, asr r1
40016500:	3020656c 	eorcc	r6, r0, ip, ror #10
40016504:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
40016508:	6e696d09 	cdpvs	13, 6, cr6, cr9, cr9, {0}
4001650c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40016510:	706d6153 	rsbvc	r6, sp, r3, asr r1
40016514:	3020656c 	eorcc	r6, r0, ip, ror #10
40016518:	0a782578 	beq	41e1fb00 <hwsDeviceSpecUnitInfo+0x1dff214>
4001651c:	3a732500 	bcc	41cdf924 <hwsDeviceSpecUnitInfo+0x1cbf038>
40016520:	52415720 	subpl	r5, r1, #32, 14	; 0x800000
40016524:	474e494e 	strbmi	r4, [lr, -lr, asr #18]
40016528:	20212121 	eorcs	r2, r1, r1, lsr #2
4001652c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
40016530:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40016534:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40016538:	614d092c 	cmpvs	sp, ip, lsr #18
4001653c:	53435f78 	movtpl	r5, #16248	; 0x3f78
40016540:	5f6e695f 	svcpl	0x006e695f
40016544:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
40016548:	63616672 	cmnvs	r1, #119537664	; 0x7200000
4001654c:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40016550:	696d092c 	stmdbvs	sp!, {r2, r3, r5, r8, fp}^
40016554:	6165526e 	cmnvs	r5, lr, ror #4
40016558:	6d615364 	stclvs	3, cr5, [r1, #-400]!	; 0xfffffe70
4001655c:	20656c70 	rsbcs	r6, r5, r0, ror ip
40016560:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016564:	4c43202c 	wstrhmi	wr2, [r3], #-44
40016568:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
4001656c:	25206575 	strcs	r6, [r0, #-1397]!	; 0x575
40016570:	09090978 	stmdbeq	r9, {r3, r4, r5, r6, r8, fp}
40016574:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40016578:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
4001657c:	68742009 	ldmdavs	r4!, {r0, r3, sp}^
40016580:	696d2065 	stmdbvs	sp!, {r0, r2, r5, r6, sp}^
40016584:	756d696e 	strbvc	r6, [sp, #-2414]!	; 0x96e
40016588:	6572206d 	ldrbvs	r2, [r2, #-109]!	; 0x6d
4001658c:	73206461 	teqvc	r0, #1627389952	; 0x61000000
40016590:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40016594:	73692065 	cmnvc	r9, #101	; 0x65
40016598:	73656c20 	cmnvc	r5, #32, 24	; 0x2000
4001659c:	68742073 	ldmdavs	r4!, {r0, r1, r4, r5, r6, sp}^
400165a0:	31206e61 	teqcc	r0, r1, ror #28
400165a4:	6d617320 	stclvs	3, cr7, [r1, #-128]!	; 0xffffff80
400165a8:	2c656c70 	stclcs	12, cr6, [r5], #-448	; 0xfffffe40
400165ac:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
400165b0:	676e6963 	strbvs	r6, [lr, -r3, ror #18]!
400165b4:	20746920 	rsbscs	r6, r4, r0, lsr #18
400165b8:	62206f74 	eorvs	r6, r0, #116, 30	; 0x1d0
400165bc:	4c432065 	wstrhmi	wr2, [r3], #-101
400165c0:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
400165c4:	000a6575 	andeq	r6, sl, r5, ror r5
400165c8:	203a7325 	eorscs	r7, sl, r5, lsr #6
400165cc:	4f205852 	svcmi	0x00205852
400165d0:	54205444 	strtpl	r5, [r0], #-1092	; 0x444
400165d4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
400165d8:	49203a67 	stmdbmi	r0!, {r0, r1, r2, r5, r6, r9, fp, ip, sp}
400165dc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
400165e0:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
400165e4:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
400165e8:	6e696d09 	cdpvs	13, 6, cr6, cr9, cr9, {0}
400165ec:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
400165f0:	706d6153 	rsbvc	r6, sp, r3, asr r1
400165f4:	2d5b656c 	ldclcs	5, cr6, [fp, #-432]	; 0xfffffe50
400165f8:	30205d31 	eorcc	r5, r0, r1, lsr sp
400165fc:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
40016600:	78616d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, sp, lr}^
40016604:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40016608:	706d6153 	rsbvc	r6, sp, r3, asr r1
4001660c:	3020656c 	eorcc	r6, r0, ip, ror #10
40016610:	0a782578 	beq	41e1fbf8 <hwsDeviceSpecUnitInfo+0x1dff30c>
40016614:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
40016618:	6f632046 	svcvs	0x00632046
4001661c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40016620:	5b46492c 	blpl	411a8ad8 <hwsDeviceSpecUnitInfo+0x11881ec>
40016624:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016628:	7075705d 	rsbsvc	r7, r5, sp, asr r0
4001662c:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40016630:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
40016634:	65725620 	ldrbvs	r5, [r2, #-1568]!	; 0x620
40016638:	75742066 	ldrbvc	r2, [r4, #-102]!	; 0x66
4001663c:	6e20656e 	cdpvs	5, 2, cr6, cr0, cr14, {3}
40016640:	7220746f 	eorvc	r7, r0, #1862270976	; 0x6f000000
40016644:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40016648:	20646572 	rsbcs	r6, r4, r2, ror r5
4001664c:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40016650:	5256000a 	subspl	r0, r6, #10
40016654:	63204645 	teqvs	r0, #72351744	; 0x4500000
40016658:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4001665c:	46492c67 	strbmi	r2, [r9], -r7, ror #24
40016660:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40016664:	75705d20 	ldrbvc	r5, [r0, #-3360]!	; 0xd20
40016668:	25205b70 	strcs	r5, [r0, #-2928]!	; 0xb70
4001666c:	205d2064 	subscs	r2, sp, r4, rrx
40016670:	7256202d 	subsvc	r2, r6, #45	; 0x2d
40016674:	3d206665 	stccc	6, cr6, [r0, #-404]!	; 0xfffffe6c
40016678:	20582520 	subscs	r2, r8, r0, lsr #10
4001667c:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40016680:	7563000a 	strbvc	r0, [r3, #-10]!
40016684:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40016688:	6c615674 	stclvs	6, cr5, [r1], #-464	; 0xfffffe30
4001668c:	69576469 	ldmdbvs	r7, {r0, r3, r5, r6, sl, sp, lr}^
40016690:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
40016694:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
40016698:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
4001669c:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
400166a0:	2f490020 	svccs	0x00490020
400166a4:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
400166a8:	2c5d2064 	wldrhcs	wr2, [sp], #-100
400166ac:	5b707570 	blpl	41c33c74 <hwsDeviceSpecUnitInfo+0x1c13388>
400166b0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400166b4:	5453205d 	ldrbpl	r2, [r3], #-93	; 0x5d
400166b8:	20455441 	subcs	r5, r5, r1, asr #8
400166bc:	20642523 	rsbcs	r2, r4, r3, lsr #10
400166c0:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
400166c4:	2f49000a 	svccs	0x0049000a
400166c8:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
400166cc:	2c5d2064 	wldrhcs	wr2, [sp], #-100
400166d0:	5b707570 	blpl	41c33c98 <hwsDeviceSpecUnitInfo+0x1c133ac>
400166d4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400166d8:	4843205d 	stmdami	r3, {r0, r2, r3, r4, r6, sp}^
400166dc:	204b4345 	subcs	r4, fp, r5, asr #6
400166e0:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
400166e4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
400166e8:	43202d20 	teqmi	r0, #32, 26	; 0x800
400166ec:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
400166f0:	2520746e 	strcs	r7, [r0, #-1134]!	; 0x46e
400166f4:	614c2064 	cmpvs	ip, r4, rrx
400166f8:	25207473 	strcs	r7, [r0, #-1139]!	; 0x473
400166fc:	6c202c64 	stcvs	12, cr2, [r0], #-400	; 0xfffffe70
40016700:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
40016704:	45525620 	ldrbmi	r5, [r2, #-1568]	; 0x620
40016708:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001670c:	64252820 	strtvs	r2, [r5], #-2080	; 0x820
40016710:	49000a29 	stmdbmi	r0, {r0, r3, r5, r9, fp}
40016714:	205b462f 	subscs	r4, fp, pc, lsr #12
40016718:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
4001671c:	7075702c 	rsbsvc	r7, r5, ip, lsr #32
40016720:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40016724:	56205d20 	strtpl	r5, [r0], -r0, lsr #26
40016728:	5f464552 	svcpl	0x00464552
4001672c:	564e4f43 	strbpl	r4, [lr], -r3, asr #30
40016730:	45475245 	strbmi	r5, [r7, #-581]	; 0x245
40016734:	56202d20 	strtpl	r2, [r0], -r0, lsr #26
40016738:	20666572 	rsbcs	r6, r6, r2, ror r5
4001673c:	5825203d 	stmdapl	r5!, {r0, r2, r3, r4, r5, sp}
40016740:	64252820 	strtvs	r2, [r5], #-2080	; 0x820
40016744:	46000a29 	strmi	r0, [r0], -r9, lsr #20
40016748:	4c414e49 	mcrrmi	14, 4, r4, r1, cr9
4001674c:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40016750:	3a736575 	bcc	41cefd2c <hwsDeviceSpecUnitInfo+0x1ccf440>
40016754:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40016758:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
4001675c:	702c5d20 	eorvc	r5, ip, r0, lsr #26
40016760:	205b7075 	subscs	r7, fp, r5, ror r0
40016764:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40016768:	56202d20 	strtpl	r2, [r0], -r0, lsr #26
4001676c:	20666572 	rsbcs	r6, r6, r2, ror r5
40016770:	5825203d 	stmdapl	r5!, {r0, r2, r3, r4, r5, sp}
40016774:	64252820 	strtvs	r2, [r5], #-2080	; 0x820
40016778:	45000a29 	strmi	r0, [r0, #-2601]	; 0xa29
4001677c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40016780:	6e4f203a 	mcrvs	0, 2, r2, cr15, cr10, {1}
40016784:	666f2065 	strbtvs	r2, [pc], -r5, rrx
40016788:	446b6320 	strbtmi	r6, [fp], #-800	; 0x320
4001678c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
40016790:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40016794:	20736575 	rsbscs	r6, r3, r5, ror r5
40016798:	20746f6e 	rsbscs	r6, r4, lr, ror #30
4001679c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
400167a0:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
400167a4:	2164657a 	smccs	18010	; 0x465a
400167a8:	000a2121 	andeq	r2, sl, r1, lsr #2
400167ac:	754e6b63 	strbvc	r6, [lr, #-2915]	; 0xb63
400167b0:	4c44416d 	wstrdmi	wr4, [r4], #-436	; 0xfffffe4c
400167b4:	7061544c 	rsbvc	r5, r1, ip, asr #8
400167b8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400167bc:	754e6163 	strbvc	r6, [lr, #-355]	; 0x163
400167c0:	4c44416d 	wstrdmi	wr4, [r4], #-436	; 0xfffffe4c
400167c4:	7061544c 	rsbvc	r5, r1, ip, asr #8
400167c8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400167cc:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
400167d0:	20706154 	rsbscs	r6, r0, r4, asr r1
400167d4:	000a6425 	andeq	r6, sl, r5, lsr #8
400167d8:	20334341 	eorscs	r4, r3, r1, asr #6
400167dc:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
400167e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
400167e4:	66726574 			; <UNDEFINED> instruction: 0x66726574
400167e8:	20656361 	rsbcs	r6, r5, r1, ror #6
400167ec:	25204449 	strcs	r4, [r0, #-1097]!	; 0x449
400167f0:	53000a64 	movwpl	r0, #2660	; 0xa64
400167f4:	76205241 	strtvc	r5, [r0], -r1, asr #4
400167f8:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
400167fc:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016800:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
40016804:	20726564 	rsbscs	r6, r2, r4, ror #10
40016808:	000a6425 	andeq	r6, sl, r5, lsr #8
4001680c:	5359534d 	cmppl	r9, #872415233	; 0x34000001
40016810:	3343415f 	movtcc	r4, #12639	; 0x315f
40016814:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40016818:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
4001681c:	30345f51 	eorscc	r5, r4, r1, asr pc
40016820:	4d000a30 	vstrmi	s0, [r0, #-192]	; 0xffffff40
40016824:	5f535953 	svcpl	0x00535953
40016828:	20334341 	eorscs	r4, r3, r1, asr #6
4001682c:	5f524444 	svcpl	0x00524444
40016830:	51455246 	cmppl	r5, r6, asr #4
40016834:	3333355f 	teqcc	r3, #398458880	; 0x17c00000
40016838:	534d000a 	movtpl	r0, #53258	; 0xd00a
4001683c:	415f5359 	cmpmi	pc, r9, asr r3	; <UNPREDICTABLE>
40016840:	44203343 	strtmi	r3, [r0], #-835	; 0x343
40016844:	465f5244 	ldrbmi	r5, [pc], -r4, asr #4
40016848:	5f514552 	svcpl	0x00514552
4001684c:	0a373636 	beq	40de412c <hwsDeviceSpecUnitInfo+0xdc3840>
40016850:	59534d00 	ldmdbpl	r3, {r8, sl, fp, lr}^
40016854:	43415f53 	movtmi	r5, #8019	; 0x1f53
40016858:	44442033 	strbmi	r2, [r4], #-51	; 0x33
4001685c:	52465f52 	subpl	r5, r6, #328	; 0x148
40016860:	385f5145 	ldmdacc	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>
40016864:	000a3030 	andeq	r3, sl, r0, lsr r0
40016868:	71657246 	cmnvc	r5, r6, asr #4
4001686c:	3343415f 	movtcc	r4, #12639	; 0x315f
40016870:	52415320 	subpl	r5, r1, #32, 6	; 0x80000000
40016874:	6b6e5520 	blvs	41babcfc <hwsDeviceSpecUnitInfo+0x1b8b410>
40016878:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
4001687c:	4444000a 	strbmi	r0, [r4], #-10
40016880:	73203352 	teqvc	r0, #1207959553	; 0x48000001
40016884:	63696c69 	cmnvs	r9, #26880	; 0x6900
40016888:	67206e6f 	strvs	r6, [r0, -pc, ror #28]!
4001688c:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
40016890:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
40016894:	72662074 	rsbvc	r2, r6, #116	; 0x74
40016898:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4001689c:	2079636e 	rsbscs	r6, r9, lr, ror #6
400168a0:	4146202d 	cmpmi	r6, sp, lsr #32
400168a4:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
400168a8:	25783020 	ldrbcs	r3, [r8, #-32]!
400168ac:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
400168b0:	20335244 	eorscs	r5, r3, r4, asr #4
400168b4:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
400168b8:	6e755220 	cdpvs	2, 7, cr5, cr5, cr0, {1}
400168bc:	676c4120 	strbvs	r4, [ip, -r0, lsr #2]!
400168c0:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400168c4:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400168c8:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400168cc:	000a7825 	andeq	r7, sl, r5, lsr #16
400168d0:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400168d4:	65725020 	ldrbvs	r5, [r2, #-32]!
400168d8:	6c697320 	stclvs	3, cr7, [r9], #-128	; 0xffffff80
400168dc:	6e6f6369 	cdpvs	3, 6, cr6, cr15, cr9, {3}
400168e0:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
400168e4:	20676966 	rsbcs	r6, r7, r6, ror #18
400168e8:	4146202d 	cmpmi	r6, sp, lsr #32
400168ec:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
400168f0:	25783020 	ldrbcs	r3, [r8, #-32]!
400168f4:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
400168f8:	20335244 	eorscs	r5, r3, r4, asr #4
400168fc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40016900:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
40016904:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 4001673c <mvSysEnvTimerIsRefClk25Mhz+0x1d20>
40016908:	2072656c 	rsbscs	r6, r2, ip, ror #10
4001690c:	4146202d 	cmpmi	r6, sp, lsr #32
40016910:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40016914:	25783020 	ldrbcs	r3, [r8, #-32]!
40016918:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
4001691c:	20335244 	eorscs	r5, r3, r4, asr #4
40016920:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
40016924:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
40016928:	202d2074 	eorcs	r2, sp, r4, ror r0
4001692c:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40016930:	30204445 	eorcc	r4, r0, r5, asr #8
40016934:	0a782578 	beq	41e1ff1c <hwsDeviceSpecUnitInfo+0x1dff630>
40016938:	52444400 	subpl	r4, r4, #0, 8
4001693c:	72502033 	subsvc	r2, r0, #51	; 0x33
40016940:	6c412065 	wstrhvs	wr2, [r1], #-101
40016944:	43206f67 	teqmi	r0, #412	; 0x19c
40016948:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4001694c:	202d2067 	eorcs	r2, sp, r7, rrx
40016950:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40016954:	30204445 	eorcc	r4, r0, r5, asr #8
40016958:	0a782578 	beq	41e1ff40 <hwsDeviceSpecUnitInfo+0x1dff654>
4001695c:	52444400 	subpl	r4, r4, #0, 8
40016960:	75722033 	ldrbvc	r2, [r2, #-51]!	; 0x33
40016964:	6c61206e 	wstrhvs	wr2, [r1], #-110
40016968:	69726f67 	ldmdbvs	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
4001696c:	206d6874 	rsbcs	r6, sp, r4, ror r8
40016970:	4146202d 	cmpmi	r6, sp, lsr #32
40016974:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40016978:	25783020 	ldrbcs	r3, [r8, #-32]!
4001697c:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40016980:	20335244 	eorscs	r5, r3, r4, asr #4
40016984:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
40016988:	676c4120 	strbvs	r4, [ip, -r0, lsr #2]!
4001698c:	6f43206f 	svcvs	0x0043206f
40016990:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40016994:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
40016998:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
4001699c:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400169a0:	000a7825 	andeq	r7, sl, r5, lsr #16
400169a4:	20524444 	subscs	r4, r2, r4, asr #8
400169a8:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
400169ac:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400169b0:	71655320 	cmnvc	r5, r0, lsr #6
400169b4:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
400169b8:	202d2065 	eorcs	r2, sp, r5, rrx
400169bc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
400169c0:	63732074 	cmnvs	r3, #116	; 0x74
400169c4:	62627572 	rsbvs	r7, r2, #478150656	; 0x1c800000
400169c8:	20676e69 	rsbcs	r6, r7, r9, ror #28
400169cc:	4444000a 	strbmi	r0, [r4], #-10
400169d0:	72542052 	subsvc	r2, r4, #82	; 0x52
400169d4:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400169d8:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
400169dc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
400169e0:	2065636e 	rsbcs	r6, r5, lr, ror #6
400169e4:	6e45202d 	walignivs	wr2, wr5, wr13, #4
400169e8:	63732064 	cmnvs	r3, #100	; 0x64
400169ec:	62627572 	rsbvs	r7, r2, #478150656	; 0x1c800000
400169f0:	20676e69 	rsbcs	r6, r7, r9, ror #28
400169f4:	7325000a 	teqvc	r5, #10
400169f8:	2553432c 	ldrbcs	r4, [r3, #-812]	; 0x32c
400169fc:	42502c64 	subsmi	r2, r0, #100, 24	; 0x6400
40016a00:	44412c53 	strbmi	r2, [r1], #-3155	; 0xc53
40016a04:	41524c4c 	cmpmi	r2, ip, asr #24
40016a08:	2c4f4954 	mcrrcs	9, 5, r4, pc, cr4
40016a0c:	0a002c2c 	beq	40021ac4 <hwsDeviceSpecUnitInfo+0x11d8>
40016a10:	64255343 	strtvs	r5, [r5], #-835	; 0x343
40016a14:	7325202c 	teqvc	r5, #44	; 0x2c
40016a18:	42502c20 	subsmi	r2, r0, #32, 24	; 0x2000
40016a1c:	000a2053 	andeq	r2, sl, r3, asr r0
40016a20:	202c7325 	eorcs	r7, ip, r5, lsr #6
40016a24:	25005144 	strcs	r5, [r0, #-324]	; 0x144
40016a28:	502c2064 	eorpl	r2, ip, r4, rrx
40016a2c:	2c2c5342 	stccs	3, cr5, [ip], #-264	; 0xfffffef8
40016a30:	2d00202c 	wstrbcs	wr2, [r0, #-44]
40016a34:	6146202d 	cmpvs	r6, sp, lsr #32
40016a38:	54206c69 	strtpl	r6, [r0], #-3177	; 0xc69
40016a3c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40016a40:	20676e69 	rsbcs	r6, r7, r9, ror #28
40016a44:	000a5049 	andeq	r5, sl, r9, asr #32
40016a48:	46202d2d 	strtmi	r2, [r0], -sp, lsr #26
40016a4c:	204c4941 	subcs	r4, ip, r1, asr #18
40016a50:	0a414245 	beq	4106736c <hwsDeviceSpecUnitInfo+0x1046a80>
40016a54:	4c444100 	wstrdmi	wr4, [r4]
40016a58:	6873204c 	ldmdavs	r3!, {r2, r3, r6, sp}^
40016a5c:	20746669 	rsbscs	r6, r4, r9, ror #12
40016a60:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0x572
40016a64:	3a73746c 	bcc	41cf3c1c <hwsDeviceSpecUnitInfo+0x1cd3330>
40016a68:	2d20000a 	wstrbcs	wr0, [r0, #-10]!
40016a6c:	4545202d 	strbmi	r2, [r5, #-45]	; 0x2d
40016a70:	46204142 	strtmi	r4, [r0], -r2, asr #2
40016a74:	0a6c6961 	beq	41b31000 <hwsDeviceSpecUnitInfo+0x1b10714>
40016a78:	202d2d00 	eorcs	r2, sp, r0, lsl #26
40016a7c:	41424545 	cmpmi	r2, r5, asr #10
40016a80:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
40016a84:	7254206c 	subsvc	r2, r4, #108	; 0x6c
40016a88:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40016a8c:	4920676e 	stmdbmi	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
40016a90:	2d000a50 	vstrcs	s0, [r0, #-320]	; 0xfffffec0
40016a94:	4146202d 	cmpmi	r6, sp, lsr #32
40016a98:	45204c49 	strmi	r4, [r0, #-3145]!	; 0xc49
40016a9c:	0a414245 	beq	410673b8 <hwsDeviceSpecUnitInfo+0x1046acc>
40016aa0:	20504600 	subscs	r4, r0, r0, lsl #12
40016aa4:	20462f49 	subcs	r2, r6, r9, asr #30
40016aa8:	202c6425 	eorcs	r6, ip, r5, lsr #8
40016aac:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40016ab0:	69685320 	stmdbvs	r8!, {r5, r8, r9, ip, lr}^
40016ab4:	66207466 	strtvs	r7, [r0], -r6, ror #8
40016ab8:	4520726f 	strmi	r7, [r0, #-623]!	; 0x26f
40016abc:	203a4142 	eorscs	r4, sl, r2, asr #2
40016ac0:	5b707570 	blpl	41c34088 <hwsDeviceSpecUnitInfo+0x1c1379c>
40016ac4:	205d6425 	subscs	r6, sp, r5, lsr #8
40016ac8:	6b636f4c 	blvs	418f2800 <hwsDeviceSpecUnitInfo+0x18d1f14>
40016acc:	61747320 	cmnvs	r4, r0, lsr #6
40016ad0:	20737574 	rsbscs	r7, r3, r4, ror r5
40016ad4:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
40016ad8:	636f4c20 	cmnvs	pc, #32, 24	; 0x2000
40016adc:	6156206b 	cmpvs	r6, fp, rrx
40016ae0:	203d206c 	eorscs	r2, sp, ip, rrx
40016ae4:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40016ae8:	55000a64 	strpl	r0, [r0, #-2660]	; 0xa64
40016aec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
40016af0:	44412065 	strbmi	r2, [r1], #-101	; 0x65
40016af4:	53204c4c 	teqpl	r0, #76, 24	; 0x4c00
40016af8:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40016afc:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40016b00:	206c6c61 	rsbcs	r6, ip, r1, ror #24
40016b04:	73707570 	cmnvc	r0, #112, 10	; 0x1c000000
40016b08:	46000a3a 			; <UNDEFINED> instruction: 0x46000a3a
40016b0c:	2f492050 	svccs	0x00492050
40016b10:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016b14:	7550202c 	ldrbvc	r2, [r0, #-44]	; 0x2c
40016b18:	64255b70 	strtvs	r5, [r5], #-2928	; 0xb70
40016b1c:	203d205d 	eorscs	r2, sp, sp, asr r0
40016b20:	0a206425 	beq	4082fbbc <hwsDeviceSpecUnitInfo+0x80f2d0>
40016b24:	72655000 	rsbvc	r5, r5, #0
40016b28:	74694220 	strbtvc	r4, [r9], #-544	; 0x220
40016b2c:	656b5320 	strbvs	r5, [fp, #-800]!	; 0x320
40016b30:	65732077 	ldrbvs	r2, [r3, #-119]!	; 0x77
40016b34:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
40016b38:	5046202c 	subpl	r2, r6, ip, lsr #32
40016b3c:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40016b40:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40016b44:	74696220 	strbtvc	r6, [r9], #-544	; 0x220
40016b48:	2c64253a 	stclcs	5, cr2, [r4], #-232	; 0xffffff18
40016b4c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016b50:	2064253a 	rsbcs	r2, r4, sl, lsr r5
40016b54:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40016b58:	2030746c 	eorscs	r7, r0, ip, ror #8
40016b5c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016b60:	2d2d000a 	wstrbcs	wr0, [sp, #-10]!
40016b64:	20414245 	subcs	r4, r1, r5, asr #4
40016b68:	20534250 	subscs	r4, r3, r0, asr r2
40016b6c:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40016b70:	54202d20 	strtpl	r2, [r0], #-3360	; 0xd20
40016b74:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40016b78:	20676e69 	rsbcs	r6, r7, r9, ror #28
40016b7c:	6d205049 	wstrbvs	wr5, [r0, #-73]!
40016b80:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
40016b84:	000a656e 	andeq	r6, sl, lr, ror #10
40016b88:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40016b8c:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40016b90:	44412323 	strbmi	r2, [r1], #-803	; 0x323
40016b94:	73204c4c 	teqvc	r0, #76, 24	; 0x4c00
40016b98:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40016b9c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40016ba0:	41425320 	cmpmi	r2, r0, lsr #6
40016ba4:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40016ba8:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40016bac:	0a232323 	beq	408df840 <hwsDeviceSpecUnitInfo+0x8bef54>
40016bb0:	20504600 	subscs	r4, r0, r0, lsl #12
40016bb4:	20462f49 	subcs	r2, r6, r9, asr #30
40016bb8:	202c6425 	eorcs	r6, ip, r5, lsr #8
40016bbc:	3a746962 	bcc	41d3114c <hwsDeviceSpecUnitInfo+0x1d10860>
40016bc0:	202c6425 	eorcs	r6, ip, r5, lsr #8
40016bc4:	3a707570 	bcc	41c3418c <hwsDeviceSpecUnitInfo+0x1c138a0>
40016bc8:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40016bcc:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40016bd0:	30203074 	eorcc	r3, r0, r4, ror r0
40016bd4:	20782578 	rsbscs	r2, r8, r8, ror r5
40016bd8:	5320000a 	teqpl	r0, #10
40016bdc:	46204142 	strtmi	r4, [r0], -r2, asr #2
40016be0:	0a6c6961 	beq	41b3116c <hwsDeviceSpecUnitInfo+0x1b10880>
40016be4:	4c444100 	wstrdmi	wr4, [r4]
40016be8:	48535f4c 	ldmdami	r3, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
40016bec:	5f544649 	svcpl	0x00544649
40016bf0:	6b636f4c 	blvs	418f2928 <hwsDeviceSpecUnitInfo+0x18d203c>
40016bf4:	5d78255b 	ldclpl	5, cr2, [r8, #-364]!	; 0xfffffe94
40016bf8:	5d78255b 	ldclpl	5, cr2, [r8, #-364]!	; 0xfffffe94
40016bfc:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40016c00:	000a2078 	andeq	r2, sl, r8, ror r0
40016c04:	20726550 	rsbscs	r6, r2, r0, asr r5
40016c08:	20746942 	rsbscs	r6, r4, r2, asr #18
40016c0c:	77656b53 			; <UNDEFINED> instruction: 0x77656b53
40016c10:	61657320 	cmnvs	r5, r0, lsr #6
40016c14:	2c686372 	stclcs	3, cr6, [r8], #-456	; 0xfffffe38
40016c18:	20465020 	subcs	r5, r6, r0, lsr #32
40016c1c:	20462f49 	subcs	r2, r6, r9, asr #30
40016c20:	202c6425 	eorcs	r6, ip, r5, lsr #8
40016c24:	3a746962 	bcc	41d311b4 <hwsDeviceSpecUnitInfo+0x1d108c8>
40016c28:	202c6425 	eorcs	r6, ip, r5, lsr #8
40016c2c:	3a707570 	bcc	41c341f4 <hwsDeviceSpecUnitInfo+0x1c13908>
40016c30:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40016c34:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40016c38:	30203074 	eorcc	r3, r0, r4, ror r0
40016c3c:	20782578 	rsbscs	r2, r8, r8, ror r5
40016c40:	4250000a 	subsmi	r0, r0, #10
40016c44:	61662053 	qdsubvs	r2, r3, r6
40016c48:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40016c4c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40016c50:	20464920 	subcs	r4, r6, r0, lsr #18
40016c54:	0a642523 	beq	419200e8 <hwsDeviceSpecUnitInfo+0x18ff7fc>
40016c58:	65685400 	strbvs	r5, [r8, #-1024]!	; 0x400
40016c5c:	73626120 	cmnvc	r2, #32, 2
40016c60:	6e694d20 	cdpvs	13, 6, cr4, cr9, cr0, {1}
40016c64:	5b534250 	blpl	414e75ac <hwsDeviceSpecUnitInfo+0x14c6cc0>
40016c68:	5b5d6425 	blpl	4176fd04 <hwsDeviceSpecUnitInfo+0x174f418>
40016c6c:	205d6425 	subscs	r6, sp, r5, lsr #8
40016c70:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
40016c74:	6946000a 	stmdbvs	r6, {r1, r3}^
40016c78:	206c616e 	rsbcs	r6, ip, lr, ror #2
40016c7c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40016c80:	3a73746c 	bcc	41cf3e38 <hwsDeviceSpecUnitInfo+0x1cd354c>
40016c84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
40016c88:	61667265 	cmnvs	r6, r5, ror #4
40016c8c:	64496563 	strbvs	r6, [r9], #-1379	; 0x563
40016c90:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40016c94:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016c98:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40016c9c:	70755020 	rsbsvc	r5, r5, r0, lsr #32
40016ca0:	61745320 	cmnvs	r4, r0, lsr #6
40016ca4:	203a6574 	eorscs	r6, sl, r4, ror r5
40016ca8:	000a6425 	andeq	r6, sl, r5, lsr #8
40016cac:	614d7164 	cmpvs	sp, r4, ror #2
40016cb0:	62615470 	rsbvs	r5, r1, #112, 8	; 0x70000000
40016cb4:	6e20656c 	cdpvs	5, 2, cr6, cr0, cr12, {3}
40016cb8:	6920746f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
40016cbc:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40016cc0:	7a696c61 	bvc	41a71e4c <hwsDeviceSpecUnitInfo+0x1a51560>
40016cc4:	0a646561 	beq	41930250 <hwsDeviceSpecUnitInfo+0x190f964>
40016cc8:	73655200 	cmnvc	r5, #0, 4
40016ccc:	5f746c75 	svcpl	0x00746c75
40016cd0:	3a54414d 	bcc	4152720c <hwsDeviceSpecUnitInfo+0x1506920>
40016cd4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016cd8:	50202c00 	eorpl	r2, r0, r0, lsl #24
40016cdc:	74205342 	strtvc	r5, [r0], #-834	; 0x342
40016ce0:	253d7061 	ldrcs	r7, [sp, #-97]!	; 0x61
40016ce4:	705b2064 	subsvc	r2, fp, r4, rrx
40016ce8:	5d636573 	stclpl	5, cr6, [r3, #-460]!	; 0xfffffe34
40016cec:	3e3d3d20 	cdpcc	13, 3, cr3, cr13, cr0, {1}
40016cf0:	656b7320 	strbvs	r7, [fp, #-800]!	; 0x320
40016cf4:	626f2077 	rsbvs	r2, pc, #119	; 0x77
40016cf8:	76726573 			; <UNDEFINED> instruction: 0x76726573
40016cfc:	3d206465 	stccc	4, cr6, [r0, #-404]!	; 0xfffffe6c
40016d00:	0a642520 	beq	41920188 <hwsDeviceSpecUnitInfo+0x18ff89c>
40016d04:	20732500 	rsbscs	r2, r3, r0, lsl #10
40016d08:	20746170 	rsbscs	r6, r4, r0, ror r1
40016d0c:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40016d10:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016d14:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016d18:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016d1c:	73676552 	cmnvc	r7, #343932928	; 0x14800000
40016d20:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40016d24:	30207825 	eorcc	r7, r0, r5, lsr #16
40016d28:	20782578 	rsbscs	r2, r8, r8, ror r5
40016d2c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016d30:	25783020 	ldrbcs	r3, [r8, #-32]!
40016d34:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40016d38:	30207825 	eorcc	r7, r0, r5, lsr #16
40016d3c:	20782578 	rsbscs	r2, r8, r8, ror r5
40016d40:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016d44:	25783020 	ldrbcs	r3, [r8, #-32]!
40016d48:	63000a78 	movwvs	r0, #2680	; 0xa78
40016d4c:	78252073 	stmdavc	r5!, {r0, r1, r4, r5, r6, sp}
40016d50:	74617020 	strbtvc	r7, [r1], #-32
40016d54:	206e7265 	rsbcs	r7, lr, r5, ror #4
40016d58:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40016d5c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016d60:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016d64:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016d68:	53727563 	cmnpl	r2, #415236096	; 0x18c00000
40016d6c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
40016d70:	206e6957 	rsbcs	r6, lr, r7, asr r9
40016d74:	63206425 	teqvs	r0, #620756992	; 0x25000000
40016d78:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
40016d7c:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
40016d80:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40016d84:	20776f64 	rsbscs	r6, r7, r4, ror #30
40016d88:	63206425 	teqvs	r0, #620756992	; 0x25000000
40016d8c:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
40016d90:	6957746e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
40016d94:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
40016d98:	0a642520 	beq	41920220 <hwsDeviceSpecUnitInfo+0x18ff934>
40016d9c:	70755000 	rsbsvc	r5, r5, r0
40016da0:	636f6c20 	cmnvs	pc, #32, 24	; 0x2000
40016da4:	2c64656b 	stclcs	5, cr6, [r4], #-428	; 0xfffffe54
40016da8:	74617020 	strbtvc	r7, [r1], #-32
40016dac:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016db0:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40016db4:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40016db8:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40016dbc:	66000a20 	strvs	r0, [r0], -r0, lsr #20
40016dc0:	206c6961 	rsbcs	r6, ip, r1, ror #18
40016dc4:	6b636f4c 	blvs	418f2afc <hwsDeviceSpecUnitInfo+0x18d2210>
40016dc8:	6170202c 	cmnvs	r0, ip, lsr #32
40016dcc:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40016dd0:	20464920 	subcs	r4, r6, r0, lsr #18
40016dd4:	70206425 	eorvc	r6, r0, r5, lsr #8
40016dd8:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40016ddc:	000a2064 	andeq	r2, sl, r4, rrx
40016de0:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
40016de4:	65756e69 	ldrbvs	r6, [r5, #-3689]!	; 0xe69
40016de8:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40016dec:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0x56e
40016df0:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016df4:	6166000a 	cmnvs	r6, sl
40016df8:	202c6c69 	eorcs	r6, ip, r9, ror #24
40016dfc:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40016e00:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40016e04:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40016e08:	74696220 	strbtvc	r6, [r9], #-544	; 0x220
40016e0c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016e10:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40016e14:	0a312320 	beq	40c5fa9c <hwsDeviceSpecUnitInfo+0xc3f1b0>
40016e18:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
40016e1c:	49202c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp}
40016e20:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016e24:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016e28:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016e2c:	20746962 	rsbscs	r6, r4, r2, ror #18
40016e30:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40016e34:	206c6961 	rsbcs	r6, ip, r1, ror #18
40016e38:	000a3223 	andeq	r3, sl, r3, lsr #4
40016e3c:	20746170 	rsbscs	r6, r4, r0, ror r1
40016e40:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40016e44:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016e48:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016e4c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016e50:	5774706f 	ldrbpl	r7, [r4, -pc, rrx]!
40016e54:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40016e58:	69662064 	stmdbvs	r6!, {r2, r5, r6, sp}^
40016e5c:	576c616e 	strbpl	r6, [ip, -lr, ror #2]!
40016e60:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40016e64:	61772064 	cmnvs	r7, r4, rrx
40016e68:	57657473 			; <UNDEFINED> instruction: 0x57657473
40016e6c:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40016e70:	74732064 	ldrbtvc	r2, [r3], #-100	; 0x64
40016e74:	536e6957 	cmnpl	lr, #1425408	; 0x15c000
40016e78:	2077656b 	rsbscs	r6, r7, fp, ror #10
40016e7c:	65206425 	strvs	r6, [r0, #-1061]!	; 0x425
40016e80:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
40016e84:	656b536e 	strbvs	r5, [fp, #-878]!	; 0x36e
40016e88:	64252077 	strtvs	r2, [r5], #-119	; 0x77
40016e8c:	72756320 	rsbsvc	r6, r5, #32, 6	; 0x80000000
40016e90:	69577453 	ldmdbvs	r7, {r0, r1, r4, r6, sl, ip, sp, lr}^
40016e94:	78614d6e 	stmdavc	r1!, {r1, r2, r3, r5, r6, r8, sl, fp, lr}^
40016e98:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016e9c:	45727563 	ldrbmi	r7, [r2, #-1379]!	; 0x563
40016ea0:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
40016ea4:	6e694d6e 	cdpvs	13, 6, cr4, cr9, cr14, {3}
40016ea8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016eac:	53737562 	cmnpl	r3, #411041792	; 0x18800000
40016eb0:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
40016eb4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016eb8:	45737562 	ldrbmi	r7, [r3, #-1378]!	; 0x562
40016ebc:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
40016ec0:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40016ec4:	77000a20 	strvc	r0, [r0, -r0, lsr #20]
40016ec8:	76206e69 	strtvc	r6, [r0], -r9, ror #28
40016ecc:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
40016ed0:	6170202c 	cmnvs	r0, ip, lsr #32
40016ed4:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40016ed8:	20464920 	subcs	r4, r6, r0, lsr #18
40016edc:	70206425 	eorvc	r6, r0, r5, lsr #8
40016ee0:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40016ee4:	000a2064 	andeq	r2, sl, r4, rrx
40016ee8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40016eec:	6e697720 	cdpvs	7, 6, cr7, cr9, cr0, {1}
40016ef0:	6170202c 	cmnvs	r0, ip, lsr #32
40016ef4:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40016ef8:	20464920 	subcs	r4, r6, r0, lsr #18
40016efc:	70206425 	eorvc	r6, r0, r5, lsr #8
40016f00:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40016f04:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40016f08:	57745373 			; <UNDEFINED> instruction: 0x57745373
40016f0c:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40016f10:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40016f14:	646e4573 	strbtvs	r4, [lr], #-1395	; 0x573
40016f18:	206e6957 	rsbcs	r6, lr, r7, asr r9
40016f1c:	000a6425 	andeq	r6, sl, r5, lsr #8
40016f20:	73207854 	teqvc	r0, #84, 16	; 0x540000
40016f24:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40016f28:	70206c61 	eorvc	r6, r0, r1, ror #24
40016f2c:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
40016f30:	0a206e72 	beq	40832900 <hwsDeviceSpecUnitInfo+0x812014>
40016f34:	57535300 	ldrbpl	r5, [r3, -r0, lsl #6]
40016f38:	54202d20 	strtpl	r2, [r0], #-3360	; 0xd20
40016f3c:	49204442 	stmdbmi	r0!, {r1, r6, sl, lr}
40016f40:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016f44:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016f48:	0a642520 	beq	419203d0 <hwsDeviceSpecUnitInfo+0x18ffae4>
40016f4c:	57455300 	strbpl	r5, [r5, -r0, lsl #6]
40016f50:	54202d20 	strtpl	r2, [r0], #-3360	; 0xd20
40016f54:	49204442 	stmdbmi	r0!, {r1, r6, sl, lr}
40016f58:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016f5c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016f60:	0a642520 	beq	419203e8 <hwsDeviceSpecUnitInfo+0x18ffafc>
40016f64:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
40016f68:	49202c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp}
40016f6c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016f70:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40016f74:	0a642520 	beq	419203fc <hwsDeviceSpecUnitInfo+0x18ffb10>
40016f78:	75622000 	strbvc	r2, [r2, #-0]!
40016f7c:	20644973 	rsbcs	r4, r4, r3, ror r9
40016f80:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40016f84:	203d7365 	eorscs	r7, sp, r5, ror #6
40016f88:	000a6425 	andeq	r6, sl, r5, lsr #8
40016f8c:	63657053 	cmnvs	r5, #83	; 0x53
40016f90:	3a6c6169 	bcc	41b2f53c <hwsDeviceSpecUnitInfo+0x1b0ec50>
40016f94:	74617020 	strbtvc	r7, [r1], #-32
40016f98:	20642520 	rsbcs	r2, r4, r0, lsr #10
40016f9c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40016fa0:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40016fa4:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40016fa8:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
40016fac:	30203a73 	eorcc	r3, r0, r3, ror sl
40016fb0:	20782578 	rsbscs	r2, r8, r8, ror r5
40016fb4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016fb8:	25783020 	ldrbcs	r3, [r8, #-32]!
40016fbc:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40016fc0:	30207825 	eorcc	r7, r0, r5, lsr #16
40016fc4:	20782578 	rsbscs	r2, r8, r8, ror r5
40016fc8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40016fcc:	25783020 	ldrbcs	r3, [r8, #-32]!
40016fd0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40016fd4:	000a7825 	andeq	r7, sl, r5, lsr #16
40016fd8:	63657053 	cmnvs	r5, #83	; 0x53
40016fdc:	3a6c6169 	bcc	41b2f588 <hwsDeviceSpecUnitInfo+0x1b0ec9c>
40016fe0:	70755020 	rsbsvc	r5, r5, r0, lsr #32
40016fe4:	636f6c20 	cmnvs	pc, #32, 24	; 0x2000
40016fe8:	6166206b 	cmnvs	r6, fp, rrx
40016fec:	202c6c69 	eorcs	r6, ip, r9, ror #24
40016ff0:	20746170 	rsbscs	r6, r4, r0, ror r1
40016ff4:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40016ff8:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40016ffc:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40017000:	20642520 	rsbcs	r2, r4, r0, lsr #10
40017004:	7053000a 	subsvc	r0, r3, sl
40017008:	61696365 	cmnvs	r9, r5, ror #6
4001700c:	50203a6c 	eorpl	r3, r0, ip, ror #20
40017010:	3a3a5342 	bcc	40eabd20 <hwsDeviceSpecUnitInfo+0xe8b434>
40017014:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40017018:	64252023 	strtvs	r2, [r5], #-35	; 0x23
4001701c:	42202c20 	eormi	r2, r0, #32, 24	; 0x2000
40017020:	20237375 	eorcs	r7, r3, r5, ror r3
40017024:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40017028:	61207869 	teqvs	r0, r9, ror #16
4001702c:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
40017030:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40017034:	20656874 	rsbcs	r6, r5, r4, ror r8
40017038:	7466654c 	strbtvc	r6, [r6], #-1356	; 0x54c
4001703c:	53000a20 	movwpl	r0, #2592	; 0xa20
40017040:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40017044:	203a6c61 	eorscs	r6, sl, r1, ror #24
40017048:	3a534250 	bcc	414e7990 <hwsDeviceSpecUnitInfo+0x14c70a4>
4001704c:	2f49203a 	svccs	0x0049203a
40017050:	25202346 	strcs	r2, [r0, #-838]!	; 0x346
40017054:	202c2064 	eorcs	r2, ip, r4, rrx
40017058:	23737542 	cmncs	r3, #276824064	; 0x10800000
4001705c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40017060:	20786966 	rsbscs	r6, r8, r6, ror #18
40017064:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
40017068:	6f74206e 	svcvs	0x0074206e
4001706c:	65687420 	strbvs	r7, [r8, #-1056]!	; 0x420
40017070:	67697220 	strbvs	r7, [r9, -r0, lsr #4]!
40017074:	0a207468 	beq	4083421c <hwsDeviceSpecUnitInfo+0x813930>
40017078:	65705300 	ldrbvs	r5, [r0, #-768]!	; 0x300
4001707c:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
40017080:	6957203a 	ldmdbvs	r7, {r1, r3, r4, r5, sp}^
40017084:	7a69736e 	bvc	41a73e44 <hwsDeviceSpecUnitInfo+0x1a53558>
40017088:	2f492065 	svccs	0x00492065
4001708c:	25202346 	strcs	r2, [r0, #-838]!	; 0x346
40017090:	202c2064 	eorcs	r2, ip, r4, rrx
40017094:	23737542 	cmncs	r3, #276824064	; 0x10800000
40017098:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001709c:	25207369 	strcs	r7, [r0, #-873]!	; 0x369
400170a0:	43000a64 	movwmi	r0, #2660	; 0xa64
400170a4:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
400170a8:	7a696c61 	bvc	41a72234 <hwsDeviceSpecUnitInfo+0x1a51948>
400170ac:	6f697461 	svcvs	0x00697461
400170b0:	6552206e 	ldrbvs	r2, [r2, #-110]	; 0x6e
400170b4:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
400170b8:	49000a73 	stmdbmi	r0, {r0, r1, r4, r5, r6, r9, fp}
400170bc:	2030462f 	eorscs	r4, r0, pc, lsr #12
400170c0:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
400170c4:	305b746c 	subscc	r7, fp, ip, ror #8
400170c8:	73202d20 	teqvc	r0, #32, 26	; 0x800
400170cc:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
400170d0:	31207373 	teqcc	r0, r3, ror r3
400170d4:	6961662d 	stmdbvs	r1!, {r0, r2, r3, r5, r9, sl, sp, lr}^
400170d8:	2032206c 	eorscs	r2, r2, ip, rrx
400170dc:	7473202d 	ldrbtvc	r2, [r3], #-45	; 0x2d
400170e0:	5f657461 	svcpl	0x00657461
400170e4:	20332032 	eorscs	r2, r3, r2, lsr r0
400170e8:	7473202d 	ldrbtvc	r2, [r3], #-45	; 0x2d
400170ec:	5f657461 	svcpl	0x00657461
400170f0:	2e205d33 	mcrcs	13, 1, r5, cr0, cr3, {1}
400170f4:	000a2e2e 	andeq	r2, sl, lr, lsr #28
400170f8:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
400170fc:	6f52000a 	svcvs	0x0052000a
40017100:	20646e75 	rsbcs	r6, r4, r5, ror lr
40017104:	70697254 	rsbvc	r7, r9, r4, asr r2
40017108:	69754220 	ldmdbvs	r5!, {r5, r9, lr}^
4001710c:	7220646c 	eorvc	r6, r0, #108, 8	; 0x6c000000
40017110:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
40017114:	70697254 	rsbvc	r7, r9, r4, asr r2
40017118:	616c6544 	cmnvs	ip, r4, asr #10
4001711c:	72724179 	rsbsvc	r4, r2, #1073741854	; 0x4000001e
40017120:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0x5b
40017124:	203a5d78 	eorscs	r5, sl, r8, ror sp
40017128:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001712c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017130:	706d6574 	rsbvc	r6, sp, r4, ror r5
40017134:	25783020 	ldrbcs	r3, [r8, #-32]!
40017138:	000a2078 	andeq	r2, sl, r8, ror r0
4001713c:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40017140:	57706954 			; <UNDEFINED> instruction: 0x57706954
40017144:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40017148:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
4001714c:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40017150:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40017154:	6f436369 	svcvs	0x00436369
40017158:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
4001715c:	6564000a 	strbvs	r0, [r4, #-10]!
40017160:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
40017164:	25783020 	ldrbcs	r3, [r8, #-32]!
40017168:	46492078 			; <UNDEFINED> instruction: 0x46492078
4001716c:	25783020 	ldrbcs	r3, [r8, #-32]!
40017170:	72662078 	rsbvc	r2, r6, #120	; 0x78
40017174:	25207165 	strcs	r7, [r0, #-357]!	; 0x165
40017178:	61282064 	teqvs	r8, r4, rrx
4001717c:	506c6c64 	rsbpl	r6, ip, r4, ror #24
40017180:	6f697265 	svcvs	0x00697265
40017184:	78302064 	ldmdavc	r0!, {r2, r5, r6, sp}
40017188:	0a297825 	beq	40a75224 <hwsDeviceSpecUnitInfo+0xa54938>
4001718c:	64250900 	strtvs	r0, [r5], #-2304	; 0x900
40017190:	70202d20 	eorvc	r2, r0, r0, lsr #26
40017194:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40017198:	25783020 	ldrbcs	r3, [r8, #-32]!
4001719c:	64612078 	strbtvs	r2, [r1], #-120	; 0x78
400171a0:	30206c6c 	eorcc	r6, r0, ip, ror #24
400171a4:	0a782578 	beq	41e2078c <hwsDeviceSpecUnitInfo+0x1dffea0>
400171a8:	72646400 	rsbvc	r6, r4, #0, 8
400171ac:	70695433 	rsbvc	r5, r9, r3, lsr r4
400171b0:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
400171b4:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
400171b8:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
400171bc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
400171c0:	6f436369 	svcvs	0x00436369
400171c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
400171c8:	6564000a 	strbvs	r0, [r4, #-10]!
400171cc:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
400171d0:	25783020 	ldrbcs	r3, [r8, #-32]!
400171d4:	66692078 			; <UNDEFINED> instruction: 0x66692078
400171d8:	78302063 	ldmdavc	r0!, {r0, r1, r5, r6, sp}
400171dc:	66207825 	strtvs	r7, [r0], -r5, lsr #16
400171e0:	20716572 	rsbscs	r6, r1, r2, ror r5
400171e4:	000a6425 	andeq	r6, sl, r5, lsr #8
400171e8:	50726453 	rsbspl	r6, r2, r3, asr r4
400171ec:	6f697265 	svcvs	0x00697265
400171f0:	78302064 	ldmdavc	r0!, {r2, r5, r6, sp}
400171f4:	44207825 	strtmi	r7, [r0], #-2085	; 0x825
400171f8:	65507264 	ldrbvs	r7, [r0, #-612]	; 0x264
400171fc:	646f6972 	strbtvs	r6, [pc], #-2418	; 40017204 <mvSysEnvTimerIsRefClk25Mhz+0x27e8>
40017200:	25783020 	ldrbcs	r3, [r8, #-32]!
40017204:	64612078 	strbtvs	r2, [r1], #-120	; 0x78
40017208:	65506c6c 	ldrbvs	r6, [r0, #-3180]	; 0xc6c
4001720c:	646f6972 	strbtvs	r6, [pc], #-2418	; 40017214 <mvSysEnvTimerIsRefClk25Mhz+0x27f8>
40017210:	25783020 	ldrbcs	r3, [r8, #-32]!
40017214:	63000a78 	movwvs	r0, #2680	; 0xa78
40017218:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
4001721c:	30206575 	eorcc	r6, r0, r5, ror r5
40017220:	0a782578 	beq	41e20808 <hwsDeviceSpecUnitInfo+0x1dfff1c>
40017224:	566c6300 	strbtpl	r6, [ip], -r0, lsl #6
40017228:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
4001722c:	25783020 	ldrbcs	r3, [r8, #-32]!
40017230:	70732078 	rsbsvc	r2, r3, r8, ror r0
40017234:	42646565 	rsbmi	r6, r4, #423624704	; 0x19400000
40017238:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
4001723c:	20786564 	rsbscs	r6, r8, r4, ror #10
40017240:	000a6425 	andeq	r6, sl, r5, lsr #8
40017244:	20642509 	rsbcs	r2, r4, r9, lsl #10
40017248:	696d202d 	stmdbvs	sp!, {r0, r2, r3, r5, sp}^
4001724c:	6c65446e 	stclvs	4, cr4, [r5], #-440	; 0xfffffe48
40017250:	30207961 	eorcc	r7, r0, r1, ror #18
40017254:	20782578 	rsbscs	r2, r8, r8, ror r5
40017258:	30207363 	eorcc	r7, r0, r3, ror #6
4001725c:	20782578 	rsbscs	r2, r8, r8, ror r5
40017260:	61536472 	cmpvs	r3, r2, ror r4
40017264:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40017268:	5b796c44 	blpl	41e72380 <hwsDeviceSpecUnitInfo+0x1e51a94>
4001726c:	205d7363 	subscs	r7, sp, r3, ror #6
40017270:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40017274:	7009000a 	andvc	r0, r9, sl
40017278:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
4001727c:	78302030 	ldmdavc	r0!, {r4, r5, sp}
40017280:	70207825 	eorvc	r7, r0, r5, lsr #16
40017284:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40017288:	78302031 	ldmdavc	r0!, {r0, r4, r5, sp}
4001728c:	6d207825 	stcvs	8, cr7, [r0, #-148]!	; 0xffffff6c
40017290:	68507861 	ldmdavs	r0, {r0, r5, r6, fp, ip, sp, lr}^
40017294:	20657361 	rsbcs	r7, r5, r1, ror #6
40017298:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001729c:	6109000a 	tstvs	r9, sl
400172a0:	306c6c64 	rsbcc	r6, ip, r4, ror #24
400172a4:	25783020 	ldrbcs	r3, [r8, #-32]!
400172a8:	64612078 	strbtvs	r2, [r1], #-120	; 0x78
400172ac:	20316c6c 	eorscs	r6, r1, ip, ror #24
400172b0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400172b4:	52647220 	rsbpl	r7, r4, #32, 4
400172b8:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
400172bc:	5b6c6544 	blpl	41b307d4 <hwsDeviceSpecUnitInfo+0x1b0fee8>
400172c0:	205d7363 	subscs	r7, sp, r3, ror #6
400172c4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400172c8:	6464000a 	strbtvs	r0, [r4], #-10
400172cc:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400172d0:	6e755270 	mrcvs	2, 3, r5, cr5, cr0, {3}
400172d4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
400172d8:	6c416369 	mcrrvs	3, 6, r6, r1, cr9
400172dc:	74530067 	ldrbvc	r0, [r3], #-103	; 0x67
400172e0:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
400172e4:	20464920 	subcs	r4, r6, r0, lsr #18
400172e8:	66206425 	strtvs	r6, [r0], -r5, lsr #8
400172ec:	20716572 	rsbscs	r6, r1, r2, ror r5
400172f0:	0a206425 	beq	4083038c <hwsDeviceSpecUnitInfo+0x80faa0>
400172f4:	72646400 	rsbvc	r6, r4, #0, 8
400172f8:	70695433 	rsbvc	r5, r9, r3, lsr r4
400172fc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40017300:	6e496369 	cdpvs	3, 4, cr6, cr9, cr9, {3}
40017304:	6f437469 	svcvs	0x00437469
40017308:	6f72746e 	svcvs	0x0072746e
4001730c:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
40017310:	6e49000a 	wavg4vs	wr0, wr9, wr10
40017314:	6f437469 	svcvs	0x00437469
40017318:	6f72746e 	svcvs	0x0072746e
4001731c:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
40017320:	646e6920 	strbtvs	r6, [lr], #-2336	; 0x920
40017324:	6e437865 	cdpvs	8, 4, cr7, cr3, cr5, {3}
40017328:	64252074 	strtvs	r2, [r5], #-116	; 0x74
4001732c:	4444000a 	strbmi	r0, [r4], #-10
40017330:	41203352 	teqmi	r0, r2, asr r3
40017334:	73203363 	teqvc	r0, #-1946157055	; 0x8c000001
40017338:	63696c69 	cmnvs	r9, #26880	; 0x6900
4001733c:	69206e6f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
40017340:	2074696e 	rsbscs	r6, r4, lr, ror #18
40017344:	4146202d 	cmpmi	r6, sp, lsr #32
40017348:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
4001734c:	25783020 	ldrbcs	r3, [r8, #-32]!
40017350:	75000a78 	strvc	r0, [r0, #-2680]	; 0xa78
40017354:	736c6974 	cmnvc	ip, #116, 18	; 0x1d0000
40017358:	48766d2f 	ldmdami	r6!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
4001735c:	69537377 	ldmdbvs	r3, {r0, r1, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
40017360:	6f63696c 	svcvs	0x0063696c
40017364:	2e66496e 	cdpcs	9, 6, cr4, cr6, cr14, {3}
40017368:	6f700063 	svcvs	0x00700063
4001736c:	704f6c6c 	subvc	r6, pc, ip, ror #24
40017370:	63657845 	cmnvs	r5, #4521984	; 0x450000
40017374:	45657475 	strbmi	r7, [r5, #-1141]!	; 0x475
40017378:	203a7478 	eorscs	r7, sl, r8, ror r4
4001737c:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
40017380:	0a54554f 	beq	4152c8c4 <hwsDeviceSpecUnitInfo+0x150bfd8>
40017384:	69747500 	ldmdbvs	r4!, {r8, sl, ip, sp, lr}^
40017388:	6d2f736c 	stcvs	3, cr7, [pc, #-432]!	; 400171e0 <mvSysEnvTimerIsRefClk25Mhz+0x27c4>
4001738c:	65735f76 	ldrbvs	r5, [r3, #-3958]!	; 0xf76
40017390:	78655f71 	stmdavc	r5!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
40017394:	655f6365 	ldrbvs	r6, [pc, #-869]	; 40017037 <mvSysEnvTimerIsRefClk25Mhz+0x261b>
40017398:	632e7478 	teqvs	lr, #120, 8	; 0x78000000
4001739c:	53766d00 	cmnpl	r6, #0, 26
400173a0:	78457165 	stmdavc	r5, {r0, r2, r5, r6, r8, ip, sp, lr}^
400173a4:	78456365 	stmdavc	r5, {r0, r2, r5, r6, r8, r9, sp, lr}^
400173a8:	53203a74 	teqpl	r0, #116, 20	; 0x74000
400173ac:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
400173b0:	64252073 	strtvs	r2, [r5], #-115	; 0x73
400173b4:	20736920 	rsbscs	r6, r3, r0, lsr #18
400173b8:	20746f6e 	rsbscs	r6, r4, lr, ror #30
400173bc:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
400173c0:	6c282064 	wstrbvs	wr2, [r8], #-100
400173c4:	20747361 	rsbscs	r7, r4, r1, ror #6
400173c8:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
400173cc:	20736920 	rsbscs	r6, r3, r0, lsr #18
400173d0:	0a296425 	beq	40a7046c <hwsDeviceSpecUnitInfo+0xa4fb80>
400173d4:	61657200 	cmnvs	r5, r0, lsl #4
400173d8:	6c615664 	stclvs	6, cr5, [r1], #-400	; 0xfffffe70
400173dc:	303d6575 	eorscc	r6, sp, r5, ror r5
400173e0:	0a782578 	beq	41e209c8 <hwsDeviceSpecUnitInfo+0x1e000dc>
400173e4:	6f426700 	svcvs	0x00426700
400173e8:	49647261 	stmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
400173ec:	78303d64 	ldmdavc	r0!, {r2, r5, r6, r8, sl, fp, ip, sp}
400173f0:	000a7825 	andeq	r7, sl, r5, lsr #16
400173f4:	203a7325 	eorscs	r7, sl, r5, lsr #6
400173f8:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
400173fc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40017400:	2064656c 	rsbcs	r6, r4, ip, ror #10
40017404:	72206f74 	eorvc	r6, r0, #116, 30	; 0x1d0
40017408:	20646165 	rsbcs	r6, r4, r5, ror #2
4001740c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
40017410:	4420656c 	strtmi	r6, [r0], #-1388	; 0x56c
40017414:	45205244 	strmi	r5, [r0, #-580]!	; 0x244
40017418:	75204343 	strvc	r4, [r0, #-835]!	; 0x343
4001741c:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
40017420:	Address 0x40017420 is out of bounds.


Disassembly of section .rodata.__func__.1400:

40017423 <__func__.1400>:
40017423:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40017427:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
4001742b:	54736564 	ldrbtpl	r6, [r3], #-1380	; 0x564
4001742f:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40017433:	4779676f 	ldrbmi	r6, [r9, -pc, ror #14]!
40017437:	Address 0x40017437 is out of bounds.


Disassembly of section .rodata.CSWTCH.109:

4001743c <CSWTCH.109>:
4001743c:	40015424 	andmi	r5, r1, r4, lsr #8
40017440:	40015436 	andmi	r5, r1, r6, lsr r4
40017444:	40014ebb 			; <UNDEFINED> instruction: 0x40014ebb
40017448:	40014ec3 	andmi	r4, r1, r3, asr #29
4001744c:	40014ecb 	andmi	r4, r1, fp, asr #29
40017450:	40014ed3 	ldrdmi	r4, [r1], -r3
40017454:	4001543a 	andmi	r5, r1, sl, lsr r4
40017458:	4001543f 	andmi	r5, r1, pc, lsr r4
4001745c:	40015443 	andmi	r5, r1, r3, asr #8
40017460:	40015447 	andmi	r5, r1, r7, asr #8
40017464:	4001544b 	andmi	r5, r1, fp, asr #8
40017468:	400150df 	ldrdmi	r5, [r1], -pc	; <UNPREDICTABLE>
4001746c:	400150df 	ldrdmi	r5, [r1], -pc	; <UNPREDICTABLE>
40017470:	4001544f 	andmi	r5, r1, pc, asr #8
40017474:	40015453 	andmi	r5, r1, r3, asr r4
40017478:	40015460 	andmi	r5, r1, r0, ror #8

Disassembly of section .rodata.CSWTCH.111:

4001747c <CSWTCH.111>:
4001747c:	4001546e 	andmi	r5, r1, lr, ror #8
40017480:	40015475 	andmi	r5, r1, r5, ror r4
40017484:	4001547a 	andmi	r5, r1, sl, ror r4
40017488:	4001547f 	andmi	r5, r1, pc, ror r4
4001748c:	40015484 	andmi	r5, r1, r4, lsl #9

Disassembly of section .rodata.CSWTCH.113:

40017490 <CSWTCH.113>:
40017490:	4001540a 	andmi	r5, r1, sl, lsl #8
40017494:	40015411 	andmi	r5, r1, r1, lsl r4
40017498:	40015416 	andmi	r5, r1, r6, lsl r4

Disassembly of section .rodata.pageParam:

4001749c <pageParam>:
4001749c:	00000201 	andeq	r0, r0, r1, lsl #4
400174a0:	00000002 	andeq	r0, r0, r2
400174a4:	00000201 	andeq	r0, r0, r1, lsl #4
400174a8:	00000003 	andeq	r0, r0, r3
400174ac:	00000201 	andeq	r0, r0, r1, lsl #4
400174b0:	00000000 	andeq	r0, r0, r0
400174b4:	00000201 	andeq	r0, r0, r1, lsl #4
400174b8:	00000004 	andeq	r0, r0, r4
400174bc:	00000202 	andeq	r0, r0, r2, lsl #4
400174c0:	00000005 	andeq	r0, r0, r5

Disassembly of section .rodata.odpgDefaultValue:

400174c4 <odpgDefaultValue>:
400174c4:	00001034 	andeq	r1, r0, r4, lsr r0
400174c8:	00038000 	andeq	r8, r3, r0
400174cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400174d0:	00001038 	andeq	r1, r0, r8, lsr r0
400174d4:	00000000 	andeq	r0, r0, r0
400174d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400174dc:	000010b0 	strheq	r1, [r0], -r0
400174e0:	00000000 	andeq	r0, r0, r0
400174e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400174e8:	000010b8 	strheq	r1, [r0], -r8
400174ec:	00000000 	andeq	r0, r0, r0
400174f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400174f4:	000010c0 	andeq	r1, r0, r0, asr #1
400174f8:	00000000 	andeq	r0, r0, r0
400174fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017500:	000010f0 	strdeq	r1, [r0], -r0
40017504:	00000000 	andeq	r0, r0, r0
40017508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001750c:	000010f4 	strdeq	r1, [r0], -r4
40017510:	00000000 	andeq	r0, r0, r0
40017514:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017518:	000010f8 	strdeq	r1, [r0], -r8
4001751c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017524:	000010fc 	strdeq	r1, [r0], -ip
40017528:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001752c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017530:	00001130 	andeq	r1, r0, r0, lsr r1
40017534:	00000000 	andeq	r0, r0, r0
40017538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001753c:	00001830 	andeq	r1, r0, r0, lsr r8
40017540:	02000000 	andeq	r0, r0, #0
40017544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017548:	000014d0 	ldrdeq	r1, [r0], -r0
4001754c:	00000000 	andeq	r0, r0, r0
40017550:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017554:	000014d4 	ldrdeq	r1, [r0], -r4
40017558:	00000000 	andeq	r0, r0, r0
4001755c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017560:	000014d8 	ldrdeq	r1, [r0], -r8
40017564:	00000000 	andeq	r0, r0, r0
40017568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001756c:	000014dc 	ldrdeq	r1, [r0], -ip
40017570:	00000000 	andeq	r0, r0, r0
40017574:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017578:	00001454 	andeq	r1, r0, r4, asr r4
4001757c:	00000000 	andeq	r0, r0, r0
40017580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017584:	00001594 	muleq	r0, r4, r5
40017588:	00000000 	andeq	r0, r0, r0
4001758c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017590:	00001598 	muleq	r0, r8, r5
40017594:	00000000 	andeq	r0, r0, r0
40017598:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001759c:	0000159c 	muleq	r0, ip, r5
400175a0:	00000000 	andeq	r0, r0, r0
400175a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175a8:	000015a0 	andeq	r1, r0, r0, lsr #11
400175ac:	00000000 	andeq	r0, r0, r0
400175b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175b4:	000015a4 	andeq	r1, r0, r4, lsr #11
400175b8:	00000000 	andeq	r0, r0, r0
400175bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175c0:	000015a8 	andeq	r1, r0, r8, lsr #11
400175c4:	00000000 	andeq	r0, r0, r0
400175c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175cc:	000015ac 	andeq	r1, r0, ip, lsr #11
400175d0:	00000000 	andeq	r0, r0, r0
400175d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175d8:	00001604 	andeq	r1, r0, r4, lsl #12
400175dc:	00000000 	andeq	r0, r0, r0
400175e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175e4:	00001608 	andeq	r1, r0, r8, lsl #12
400175e8:	00000000 	andeq	r0, r0, r0
400175ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175f0:	0000160c 	andeq	r1, r0, ip, lsl #12
400175f4:	00000000 	andeq	r0, r0, r0
400175f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175fc:	00001610 	andeq	r1, r0, r0, lsl r6
40017600:	00000000 	andeq	r0, r0, r0
40017604:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017608:	00001614 	andeq	r1, r0, r4, lsl r6
4001760c:	00000000 	andeq	r0, r0, r0
40017610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017614:	00001618 	andeq	r1, r0, r8, lsl r6
40017618:	00000000 	andeq	r0, r0, r0
4001761c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017620:	00001624 	andeq	r1, r0, r4, lsr #12
40017624:	00000000 	andeq	r0, r0, r0
40017628:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001762c:	00001690 	muleq	r0, r0, r6
40017630:	00000000 	andeq	r0, r0, r0
40017634:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017638:	00001694 	muleq	r0, r4, r6
4001763c:	00000000 	andeq	r0, r0, r0
40017640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017644:	00001698 	muleq	r0, r8, r6
40017648:	00000000 	andeq	r0, r0, r0
4001764c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017650:	0000169c 	muleq	r0, ip, r6
40017654:	00000000 	andeq	r0, r0, r0
40017658:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001765c:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
40017660:	00006f67 	andeq	r6, r0, r7, ror #30
40017664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017668:	00001630 	andeq	r1, r0, r0, lsr r6
4001766c:	00000000 	andeq	r0, r0, r0
40017670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017674:	00001634 	andeq	r1, r0, r4, lsr r6
40017678:	00000000 	andeq	r0, r0, r0
4001767c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017680:	00001638 	andeq	r1, r0, r8, lsr r6
40017684:	00000000 	andeq	r0, r0, r0
40017688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001768c:	0000163c 	andeq	r1, r0, ip, lsr r6
40017690:	00000000 	andeq	r0, r0, r0
40017694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017698:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
4001769c:	00000000 	andeq	r0, r0, r0
400176a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176a4:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
400176a8:	00000000 	andeq	r0, r0, r0
400176ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176b0:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
400176b4:	00000000 	andeq	r0, r0, r0
400176b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176bc:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
400176c0:	00000000 	andeq	r0, r0, r0
400176c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176c8:	000016c0 	andeq	r1, r0, r0, asr #13
400176cc:	00000000 	andeq	r0, r0, r0
400176d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176d4:	000016c4 	andeq	r1, r0, r4, asr #13
400176d8:	00000000 	andeq	r0, r0, r0
400176dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176e0:	000016c8 	andeq	r1, r0, r8, asr #13
400176e4:	00000000 	andeq	r0, r0, r0
400176e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176ec:	000016cc 	andeq	r1, r0, ip, asr #13
400176f0:	00000001 	andeq	r0, r0, r1
400176f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176f8:	000016f0 	strdeq	r1, [r0], -r0
400176fc:	00000001 	andeq	r0, r0, r1
40017700:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017704:	000016f4 	strdeq	r1, [r0], -r4
40017708:	00000000 	andeq	r0, r0, r0
4001770c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017710:	000016f8 	strdeq	r1, [r0], -r8
40017714:	00000000 	andeq	r0, r0, r0
40017718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001771c:	000016fc 	strdeq	r1, [r0], -ip
40017720:	00000000 	andeq	r0, r0, r0
40017724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .rodata.memSizeConfig:

40017728 <memSizeConfig>:
40017728:	04000302 	streq	r0, [r0], #-770	; 0x302
4001772c:	Address 0x4001772c is out of bounds.


Disassembly of section .rodata.pupMaskTable:

40017730 <pupMaskTable>:
40017730:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40017734:	0000ff00 	andeq	pc, r0, r0, lsl #30
40017738:	00ff0000 	rscseq	r0, pc, r0
4001773c:	ff000000 			; <UNDEFINED> instruction: 0xff000000

Disassembly of section .rodata:

40017740 <.rodata>:
40017740:	00000001 	andeq	r0, r0, r1
40017744:	00000002 	andeq	r0, r0, r2
40017748:	00000003 	andeq	r0, r0, r3
4001774c:	00000004 	andeq	r0, r0, r4
40017750:	00000005 	andeq	r0, r0, r5
40017754:	00000006 	andeq	r0, r0, r6
40017758:	00000007 	andeq	r0, r0, r7
4001775c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.rdSampleMask:

40017760 <rdSampleMask>:
40017760:	00000000 	andeq	r0, r0, r0
40017764:	00000008 	andeq	r0, r0, r8
40017768:	00000010 	andeq	r0, r0, r0, lsl r0
4001776c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.__FUNCTION__.2767:

40017770 <__FUNCTION__.2767>:
40017770:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40017774:	57706954 			; <UNDEFINED> instruction: 0x57706954
40017778:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
4001777c:	69646441 	stmdbvs	r4!, {r0, r6, sl, sp, lr}^
40017780:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40017784:	644f6c61 	strbvs	r6, [pc], #-3169	; 4001778c <__FUNCTION__.2767+0x1c>
40017788:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
4001778c:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
	...

Disassembly of section .rodata.patternKillerPatternTableMap:

40017791 <patternKillerPatternTableMap>:
40017791:	00000001 	andeq	r0, r0, r1
40017795:	01010001 	tsteq	r1, r1
40017799:	01000100 	mrseq	r0, (UNDEF: 16)
4001779d:	01000001 	tsteq	r0, r1
400177a1:	01000001 	tsteq	r0, r1
400177a5:	00010001 	andeq	r0, r1, r1
400177a9:	00010100 	andeq	r0, r1, r0, lsl #2
400177ad:	00000100 	andeq	r0, r0, r0, lsl #2
400177b1:	00000101 	andeq	r0, r0, r1, lsl #2
400177b5:	00000101 	andeq	r0, r0, r1, lsl #2
400177b9:	00000101 	andeq	r0, r0, r1, lsl #2
400177bd:	00010101 	andeq	r0, r1, r1, lsl #2
400177c1:	01010000 	mrseq	r0, (UNDEF: 1)
400177c5:	01010000 	mrseq	r0, (UNDEF: 1)
400177c9:	00000000 	andeq	r0, r0, r0
400177cd:	01000000 	mrseq	r0, (UNDEF: 0)
400177d1:	01010100 	mrseq	r0, (UNDEF: 17)
400177d5:	00000000 	andeq	r0, r0, r0
400177d9:	01010101 	tsteq	r1, r1, lsl #2
400177dd:	01010000 	mrseq	r0, (UNDEF: 1)
400177e1:	01010000 	mrseq	r0, (UNDEF: 1)
400177e5:	00000101 	andeq	r0, r0, r1, lsl #2
400177e9:	01010000 	mrseq	r0, (UNDEF: 1)
400177ed:	01010000 	mrseq	r0, (UNDEF: 1)
400177f1:	00000100 	andeq	r0, r0, r0, lsl #2
400177f5:	01000100 	mrseq	r0, (UNDEF: 16)
400177f9:	01010000 	mrseq	r0, (UNDEF: 1)
400177fd:	00010101 	andeq	r0, r1, r1, lsl #2
40017801:	01010001 	tsteq	r1, r1
40017805:	01010101 	tsteq	r1, r1, lsl #2
40017809:	01010101 	tsteq	r1, r1, lsl #2
4001780d:	01010101 	tsteq	r1, r1, lsl #2

Disassembly of section .rodata.patternVrefPatternTableMap:

40017811 <patternVrefPatternTableMap>:
40017811:	8a5552b8 	bhi	4156c2f9 <hwsDeviceSpecUnitInfo+0x154ba0d>
40017815:	fe6da633 	mcr2	6, 3, sl, cr13, cr3, {1}

Disassembly of section .rodata.Ac3SiliconDelayOffset:

4001781c <Ac3SiliconDelayOffset>:
	...

Disassembly of section .rodata.Ac3BwPerFreq:

40017828 <Ac3BwPerFreq>:
40017828:	05040403 	streq	r0, [r4, #-1027]	; 0x403
4001782c:	03050505 	movweq	r0, #21765	; 0x5505
40017830:	05050403 	streq	r0, [r5, #-1027]	; 0x403
40017834:	00030503 	andeq	r0, r3, r3, lsl #10

Disassembly of section .rodata.Ac3VcoFreqPerSar:

40017838 <Ac3VcoFreqPerSar>:
40017838:	02150190 	andseq	r0, r5, #144, 2	; 0x24
4001783c:	032007d0 	teqeq	r0, #208, 14	; 0x3400000
40017840:	032007d0 	teqeq	r0, #208, 14	; 0x3400000
40017844:	03200320 	teqeq	r0, #32, 6	; 0x80000000

Disassembly of section .rodata.Ac3RatePerFreq:

40017848 <Ac3RatePerFreq>:
40017848:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
4001784c:	01030302 	tsteq	r3, r2, lsl #6
40017850:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
40017854:	00010301 	andeq	r0, r1, r1, lsl #6

Disassembly of section .rodata.CSWTCH.6:

40017858 <CSWTCH.6>:
40017858:	03030300 	movweq	r0, #13056	; 0x3300
4001785c:	03030303 	movweq	r0, #13059	; 0x3303
40017860:	03030303 	movweq	r0, #13059	; 0x3303
40017864:	03030303 	movweq	r0, #13059	; 0x3303
40017868:	03030301 	movweq	r0, #13057	; 0x3301
4001786c:	03030303 	movweq	r0, #13059	; 0x3303
40017870:	03030303 	movweq	r0, #13059	; 0x3303
40017874:	03030303 	movweq	r0, #13059	; 0x3303
40017878:	Address 0x40017878 is out of bounds.


Disassembly of section .rodata.chipSelectMap:

40017879 <chipSelectMap>:
40017879:	01000000 	mrseq	r0, (UNDEF: 0)
4001787d:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
40017881:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
40017885:	03000200 	movweq	r0, #512	; 0x200
40017889:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
4001788d:	03000200 	movweq	r0, #512	; 0x200
40017891:	03000200 	movweq	r0, #512	; 0x200
40017895:	04000300 	streq	r0, [r0], #-768	; 0x300

Disassembly of section .rodata.opExecuteFuncExtArr:

4001789c <opExecuteFuncExtArr>:
4001789c:	400148bd 			; <UNDEFINED> instruction: 0x400148bd
400178a0:	40014839 	andmi	r4, r1, r9, lsr r8
400178a4:	4001484d 	andmi	r4, r1, sp, asr #16

Disassembly of section .data.componentTable:

400178a8 <componentTable>:
400178a8:	40014a4d 	andmi	r4, r1, sp, asr #20
400178ac:	40007171 	andmi	r7, r0, r1, ror r1
400178b0:	40014a64 	andmi	r4, r1, r4, ror #20
400178b4:	40007a59 	andmi	r7, r0, r9, asr sl
400178b8:	40014a7a 	andmi	r4, r1, sl, ror sl
400178bc:	400081dd 	ldrdmi	r8, [r0], -sp
400178c0:	40014a8e 	andmi	r4, r1, lr, lsl #21
400178c4:	40013de5 	andmi	r3, r1, r5, ror #27
	...

Disassembly of section .data.sgmiiRfResetParams:

400178d0 <sgmiiRfResetParams>:
400178d0:	00000002 	andeq	r0, r0, r2
400178d4:	00000004 	andeq	r0, r0, r4
400178d8:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .data.sgmiiSpeedIntConfigParams:

400178f4 <sgmiiSpeedIntConfigParams>:
400178f4:	00000003 	andeq	r0, r0, r3
400178f8:	00000004 	andeq	r0, r0, r4
400178fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017900:	0000fd8c 	andeq	pc, r0, ip, lsl #27
	...
40017918:	00000003 	andeq	r0, r0, r3
4001791c:	00000018 	andeq	r0, r0, r8, lsl r0
40017920:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017924:	00004f00 	andeq	r4, r0, r0, lsl #30
	...
4001793c:	00000003 	andeq	r0, r0, r3
40017940:	0000001c 	andeq	r0, r0, ip, lsl r0
40017944:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017948:	0000f047 	andeq	pc, r0, r7, asr #32
	...
40017960:	00000003 	andeq	r0, r0, r3
40017964:	00000034 	andeq	r0, r0, r4, lsr r0
40017968:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
4001796c:	0000406c 	andeq	r4, r0, ip, rrx
	...
40017984:	00000003 	andeq	r0, r0, r3
40017988:	00000038 	andeq	r0, r0, r8, lsr r0
4001798c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017990:	00001e40 	andeq	r1, r0, r0, asr #28
	...
400179a8:	00000003 	andeq	r0, r0, r3
400179ac:	00000094 	muleq	r0, r4, r0
400179b0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400179b4:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
400179cc:	00000003 	andeq	r0, r0, r3
400179d0:	00000098 	muleq	r0, r8, r0
400179d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400179d8:	00000066 	andeq	r0, r0, r6, rrx
	...
400179f0:	00000003 	andeq	r0, r0, r3
400179f4:	00000104 	andeq	r0, r0, r4, lsl #2
400179f8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400179fc:	00002208 	andeq	r2, r0, r8, lsl #4
	...
40017a14:	00000003 	andeq	r0, r0, r3
40017a18:	00000108 	andeq	r0, r0, r8, lsl #2
40017a1c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017a20:	0000243f 	andeq	r2, r0, pc, lsr r4
	...
40017a38:	00000003 	andeq	r0, r0, r3
40017a3c:	00000114 	andeq	r0, r0, r4, lsl r1
40017a40:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017a44:	000047ef 	andeq	r4, r0, pc, ror #15
	...
40017a5c:	00000003 	andeq	r0, r0, r3
40017a60:	00000134 	andeq	r0, r0, r4, lsr r1
40017a64:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017a68:	0000004a 	andeq	r0, r0, sl, asr #32
	...
40017a80:	00000003 	andeq	r0, r0, r3
40017a84:	0000013c 	andeq	r0, r0, ip, lsr r1
40017a88:	0000fbff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017a8c:	0000e028 	andeq	lr, r0, r8, lsr #32
	...
40017aa4:	00000003 	andeq	r0, r0, r3
40017aa8:	00000140 	andeq	r0, r0, r0, asr #2
40017aac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ab0:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40017ac8:	00000003 	andeq	r0, r0, r3
40017acc:	00000154 	andeq	r0, r0, r4, asr r1
40017ad0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ad4:	00000087 	andeq	r0, r0, r7, lsl #1
	...
40017aec:	00000003 	andeq	r0, r0, r3
40017af0:	00000168 	andeq	r0, r0, r8, ror #2
40017af4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017af8:	0000e014 	andeq	lr, r0, r4, lsl r0
	...
40017b10:	00000003 	andeq	r0, r0, r3
40017b14:	0000016c 	andeq	r0, r0, ip, ror #2
40017b18:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017b1c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
40017b34:	00000003 	andeq	r0, r0, r3
40017b38:	00000184 	andeq	r0, r0, r4, lsl #3
40017b3c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017b40:	00001013 	andeq	r1, r0, r3, lsl r0
	...
40017b58:	00000003 	andeq	r0, r0, r3
40017b5c:	000001a8 	andeq	r0, r0, r8, lsr #3
40017b60:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017b64:	00004000 	andeq	r4, r0, r0
	...
40017b7c:	00000003 	andeq	r0, r0, r3
40017b80:	000001ac 	andeq	r0, r0, ip, lsr #3
40017b84:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017b88:	00008498 	muleq	r0, r8, r4
	...
40017ba0:	00000003 	andeq	r0, r0, r3
40017ba4:	000001dc 	ldrdeq	r0, [r0], -ip
40017ba8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017bac:	00000780 	andeq	r0, r0, r0, lsl #15
	...
40017bc4:	00000003 	andeq	r0, r0, r3
40017bc8:	000001e0 	andeq	r0, r0, r0, ror #3
40017bcc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017bd0:	000003fe 	strdeq	r0, [r0], -lr
	...
40017be8:	00000003 	andeq	r0, r0, r3
40017bec:	00000214 	andeq	r0, r0, r4, lsl r2
40017bf0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017bf4:	00004418 	andeq	r4, r0, r8, lsl r4
	...
40017c0c:	00000003 	andeq	r0, r0, r3
40017c10:	00000220 	andeq	r0, r0, r0, lsr #4
40017c14:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017c18:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40017c30:	00000003 	andeq	r0, r0, r3
40017c34:	00000228 	andeq	r0, r0, r8, lsr #4
40017c38:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017c3c:	00002fc0 	andeq	r2, r0, r0, asr #31
	...
40017c54:	00000003 	andeq	r0, r0, r3
40017c58:	00000268 	andeq	r0, r0, r8, ror #4
40017c5c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017c60:	00008c02 	andeq	r8, r0, r2, lsl #24
	...
40017c78:	00000003 	andeq	r0, r0, r3
40017c7c:	00000278 	andeq	r0, r0, r8, ror r2
40017c80:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017c84:	000021f3 	strdeq	r2, [r0], -r3
	...
40017c9c:	00000003 	andeq	r0, r0, r3
40017ca0:	00000280 	andeq	r0, r0, r0, lsl #5
40017ca4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ca8:	0000c9f8 	strdeq	ip, [r0], -r8
	...
40017cc0:	00000003 	andeq	r0, r0, r3
40017cc4:	0000029c 	muleq	r0, ip, r2
40017cc8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ccc:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
	...
40017ce4:	00000003 	andeq	r0, r0, r3
40017ce8:	000002dc 	ldrdeq	r0, [r0], -ip
40017cec:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017cf0:	00002233 	andeq	r2, r0, r3, lsr r2
	...
40017d08:	00000003 	andeq	r0, r0, r3
40017d0c:	0000031c 	andeq	r0, r0, ip, lsl r3
40017d10:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017d14:	00000318 	andeq	r0, r0, r8, lsl r3
	...
40017d2c:	00000003 	andeq	r0, r0, r3
40017d30:	00000330 	andeq	r0, r0, r0, lsr r3
40017d34:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017d38:	0000010f 	andeq	r0, r0, pc, lsl #2
	...
40017d50:	00000003 	andeq	r0, r0, r3
40017d54:	00000334 	andeq	r0, r0, r4, lsr r3
40017d58:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017d5c:	00000c03 	andeq	r0, r0, r3, lsl #24
	...
40017d74:	00000003 	andeq	r0, r0, r3
40017d78:	00000338 	andeq	r0, r0, r8, lsr r3
40017d7c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017d80:	00003c00 	andeq	r3, r0, r0, lsl #24
	...
40017d98:	00000003 	andeq	r0, r0, r3
40017d9c:	0000033c 	andeq	r0, r0, ip, lsr r3
40017da0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017da4:	00003c00 	andeq	r3, r0, r0, lsl #24
	...
40017dbc:	00000003 	andeq	r0, r0, r3
40017dc0:	00000368 	andeq	r0, r0, r8, ror #6
40017dc4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017dc8:	00001000 	andeq	r1, r0, r0
	...
40017de0:	00000003 	andeq	r0, r0, r3
40017de4:	0000036c 	andeq	r0, r0, ip, ror #6
40017de8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017dec:	00000afa 	strdeq	r0, [r0], -sl
	...
40017e04:	00000003 	andeq	r0, r0, r3
40017e08:	00000378 	andeq	r0, r0, r8, ror r3
40017e0c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017e10:	00001800 	andeq	r1, r0, r0, lsl #16
	...
40017e28:	00000003 	andeq	r0, r0, r3
40017e2c:	00000418 	andeq	r0, r0, r8, lsl r4
40017e30:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017e34:	0000e737 	andeq	lr, r0, r7, lsr r7
	...
40017e4c:	00000003 	andeq	r0, r0, r3
40017e50:	00000420 	andeq	r0, r0, r0, lsr #8
40017e54:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017e58:	00009b60 	andeq	r9, r0, r0, ror #22
	...
40017e70:	00000003 	andeq	r0, r0, r3
40017e74:	00000440 	andeq	r0, r0, r0, asr #8
40017e78:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017e7c:	0000003e 	andeq	r0, r0, lr, lsr r0
	...
40017e94:	00000003 	andeq	r0, r0, r3
40017e98:	00000444 	andeq	r0, r0, r4, asr #8
40017e9c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ea0:	00002681 	andeq	r2, r0, r1, lsl #13
	...
40017eb8:	00000003 	andeq	r0, r0, r3
40017ebc:	00000468 	andeq	r0, r0, r8, ror #8
40017ec0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ec4:	00000001 	andeq	r0, r0, r1
	...
40017edc:	00000003 	andeq	r0, r0, r3
40017ee0:	0000046c 	andeq	r0, r0, ip, ror #8
40017ee4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017ee8:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
40017f00:	00000003 	andeq	r0, r0, r3
40017f04:	000004a0 	andeq	r0, r0, r0, lsr #9
40017f08:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017f0c:	0000007c 	andeq	r0, r0, ip, ror r0
	...
40017f24:	00000003 	andeq	r0, r0, r3
40017f28:	000004a4 	andeq	r0, r0, r4, lsr #9
40017f2c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017f30:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
40017f48:	00000003 	andeq	r0, r0, r3
40017f4c:	000004a8 	andeq	r0, r0, r8, lsr #9
40017f50:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017f54:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
40017f6c:	00000003 	andeq	r0, r0, r3
40017f70:	000004ac 	andeq	r0, r0, ip, lsr #9
40017f74:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017f78:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
	...
40017f90:	00000003 	andeq	r0, r0, r3
40017f94:	0000010c 	andeq	r0, r0, ip, lsl #2
40017f98:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40017f9c:	00000838 	andeq	r0, r0, r8, lsr r8
	...

Disassembly of section .data.sgmiiSynceResetParams:

40017fb4 <sgmiiSynceResetParams>:
40017fb4:	00000002 	andeq	r0, r0, r2
40017fb8:	00000008 	andeq	r0, r0, r8
40017fbc:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .data.sgmiiCoreUnresetParams:

40017fd8 <sgmiiCoreUnresetParams>:
40017fd8:	00000002 	andeq	r0, r0, r2
40017fdc:	00000004 	andeq	r0, r0, r4
40017fe0:	00000020 	andeq	r0, r0, r0, lsr #32
40017fe4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.sgmiiRfUnresetParams:

40017ffc <sgmiiRfUnresetParams>:
40017ffc:	00000002 	andeq	r0, r0, r2
40018000:	00000004 	andeq	r0, r0, r4
40018004:	00000040 	andeq	r0, r0, r0, asr #32
40018008:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .data.usb2PowerUpParams:

40018020 <usb2PowerUpParams>:
40018020:	00000004 	andeq	r0, r0, r4
40018024:	00050804 	andeq	r0, r5, r4, lsl #16
40018028:	00000003 	andeq	r0, r0, r3
4001802c:	00000002 	andeq	r0, r0, r2
	...
40018044:	00000004 	andeq	r0, r0, r4
40018048:	0005080c 	andeq	r0, r5, ip, lsl #16
4001804c:	03000000 	movweq	r0, #0
40018050:	02000000 	andeq	r0, r0, #0
	...
40018068:	00000004 	andeq	r0, r0, r4
4001806c:	00050800 	andeq	r0, r5, r0, lsl #16
40018070:	01ff007f 	mvnseq	r0, pc, ror r0
40018074:	00600005 	rsbeq	r0, r0, r5
	...
4001808c:	00000004 	andeq	r0, r0, r4
40018090:	0005080c 	andeq	r0, r5, ip, lsl #16
40018094:	0000f000 	andeq	pc, r0, r0
40018098:	00001000 	andeq	r1, r0, r0
	...
400180b0:	00000004 	andeq	r0, r0, r4
400180b4:	00050814 	andeq	r0, r5, r4, lsl r8
400180b8:	0000000f 	andeq	r0, r0, pc
400180bc:	0000000d 	andeq	r0, r0, sp
	...
400180d4:	00000004 	andeq	r0, r0, r4
400180d8:	0005080c 	andeq	r0, r5, ip, lsl #16
400180dc:	03000000 	movweq	r0, #0
400180e0:	03000000 	movweq	r0, #0
	...
400180f8:	00000004 	andeq	r0, r0, r4
400180fc:	00050804 	andeq	r0, r5, r4, lsl #16
40018100:	00000003 	andeq	r0, r0, r3
40018104:	00000003 	andeq	r0, r0, r3
	...
4001811c:	00000004 	andeq	r0, r0, r4
40018120:	00050808 	andeq	r0, r5, r8, lsl #16
40018124:	80800000 	addhi	r0, r0, r0
40018128:	80800000 	addhi	r0, r0, r0
	...
4001813c:	03e80001 	mvneq	r0, #1
40018140:	00000004 	andeq	r0, r0, r4
40018144:	00050818 	andeq	r0, r5, r8, lsl r8
40018148:	80000000 	andhi	r0, r0, r0
4001814c:	80000000 	andhi	r0, r0, r0
	...
40018160:	03e80001 	mvneq	r0, #1
40018164:	00000004 	andeq	r0, r0, r4
40018168:	00050800 	andeq	r0, r5, r0, lsl #16
4001816c:	80000000 	andhi	r0, r0, r0
40018170:	80000000 	andhi	r0, r0, r0
	...
40018184:	03e80001 	mvneq	r0, #1

Disassembly of section .data.sgmiiPowerUpCtrlParams:

40018188 <sgmiiPowerUpCtrlParams>:
40018188:	00000002 	andeq	r0, r0, r2
4001818c:	00000000 	andeq	r0, r0, r0
40018190:	00001802 	andeq	r1, r0, r2, lsl #16
40018194:	00001802 	andeq	r1, r0, r2, lsl #16
	...
400181ac:	00000002 	andeq	r0, r0, r2
400181b0:	00000008 	andeq	r0, r0, r8
400181b4:	00000010 	andeq	r0, r0, r0, lsl r0
400181b8:	00000010 	andeq	r0, r0, r0, lsl r0
	...
400181d0:	00000003 	andeq	r0, r0, r3
400181d4:	00000008 	andeq	r0, r0, r8
400181d8:	00008000 	andeq	r8, r0, r0
400181dc:	00008000 	andeq	r8, r0, r0
	...
400181f4:	00000003 	andeq	r0, r0, r3
400181f8:	00000008 	andeq	r0, r0, r8
400181fc:	00004000 	andeq	r4, r0, r0
40018200:	00004000 	andeq	r4, r0, r0
	...
40018214:	000a000a 	andeq	r0, sl, sl
40018218:	00000003 	andeq	r0, r0, r3
4001821c:	00000008 	andeq	r0, r0, r8
40018220:	00008000 	andeq	r8, r0, r0
	...
4001825c:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.sgmiiCoreResetParams:

40018260 <sgmiiCoreResetParams>:
40018260:	00000002 	andeq	r0, r0, r2
40018264:	00000004 	andeq	r0, r0, r4
40018268:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.sgmiiPowerDownCtrlParams:

40018284 <sgmiiPowerDownCtrlParams>:
40018284:	00000002 	andeq	r0, r0, r2
40018288:	00000000 	andeq	r0, r0, r0
4001828c:	00001802 	andeq	r1, r0, r2, lsl #16
	...
400182a8:	00000002 	andeq	r0, r0, r2
400182ac:	00000004 	andeq	r0, r0, r4
400182b0:	00004000 	andeq	r4, r0, r0
	...

Disassembly of section .data.sgmiiSdResetParams:

400182cc <sgmiiSdResetParams>:
400182cc:	00000002 	andeq	r0, r0, r2
400182d0:	00000004 	andeq	r0, r0, r4
400182d4:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .data.sgmiiSdUnresetParams:

400182f0 <sgmiiSdUnresetParams>:
400182f0:	00000002 	andeq	r0, r0, r2
400182f4:	00000004 	andeq	r0, r0, r4
400182f8:	00000008 	andeq	r0, r0, r8
400182fc:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .data.sgmiiSynceUnresetParams:

40018314 <sgmiiSynceUnresetParams>:
40018314:	00000002 	andeq	r0, r0, r2
40018318:	00000004 	andeq	r0, r0, r4
4001831c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40018320:	0000dd00 	andeq	sp, r0, r0, lsl #26
	...
40018338:	00000002 	andeq	r0, r0, r2
4001833c:	00000008 	andeq	r0, r0, r8
40018340:	0000000b 	andeq	r0, r0, fp
40018344:	0000000b 	andeq	r0, r0, fp
	...

Disassembly of section .data.sgmiiSpeedExtConfigParams:

4001835c <sgmiiSpeedExtConfigParams>:
4001835c:	00000002 	andeq	r0, r0, r2
40018360:	00000000 	andeq	r0, r0, r0
40018364:	000007f8 	strdeq	r0, [r0], -r8
40018368:	00000330 	andeq	r0, r0, r0, lsr r3
	...
40018380:	00000002 	andeq	r0, r0, r2
40018384:	00000028 	andeq	r0, r0, r8, lsr #32
40018388:	0000001f 	andeq	r0, r0, pc, lsl r0
4001838c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .data.serdesTypeToRefClockMap:

400183a4 <serdesTypeToRefClockMap>:
400183a4:	02000001 	andeq	r0, r0, #1

Disassembly of section .data.ac3SerdesRd24_Topology:

400183a8 <ac3SerdesRd24_Topology>:
	...
400183b0:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.ac3SerdesDbTopology:

400183e4 <ac3SerdesDbTopology>:
	...
400183ec:	00000200 	andeq	r0, r0, r0, lsl #4
	...
400183f8:	00000001 	andeq	r0, r0, r1
400183fc:	0000000a 	andeq	r0, r0, sl
40018400:	00000200 	andeq	r0, r0, r0, lsl #4
	...
4001840c:	00000002 	andeq	r0, r0, r2
40018410:	0000000b 	andeq	r0, r0, fp
40018414:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.marvellBoardAc3SerdesTopology:

40018420 <marvellBoardAc3SerdesTopology>:
40018420:	400183e4 	andmi	r8, r1, r4, ror #7
40018424:	40018470 	andmi	r8, r1, r0, ror r4
40018428:	400184ac 	andmi	r8, r1, ip, lsr #9
4001842c:	40018434 	andmi	r8, r1, r4, lsr r4
40018430:	400183a8 	andmi	r8, r1, r8, lsr #7

Disassembly of section .data.ac3SerdesDb24_g46_Topology:

40018434 <ac3SerdesDb24_g46_Topology>:
	...
4001843c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40018448:	00000001 	andeq	r0, r0, r1
4001844c:	0000000a 	andeq	r0, r0, sl
40018450:	00000200 	andeq	r0, r0, r0, lsl #4
	...
4001845c:	00000002 	andeq	r0, r0, r2
40018460:	0000000b 	andeq	r0, r0, fp
40018464:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.ac3SerdesRd48_4xg_Topology:

40018470 <ac3SerdesRd48_4xg_Topology>:
	...
40018478:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40018484:	00000001 	andeq	r0, r0, r1
40018488:	0000000a 	andeq	r0, r0, sl
4001848c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40018498:	00000002 	andeq	r0, r0, r2
4001849c:	0000000b 	andeq	r0, r0, fp
400184a0:	00000200 	andeq	r0, r0, r0, lsl #4
400184a4:	00000001 	andeq	r0, r0, r1
400184a8:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.ac3SerdesRd48_2xxg_2xg_Topology:

400184ac <ac3SerdesRd48_2xxg_2xg_Topology>:
	...
400184b4:	00000200 	andeq	r0, r0, r0, lsl #4
	...
400184c0:	00000001 	andeq	r0, r0, r1
400184c4:	0000000a 	andeq	r0, r0, sl
400184c8:	00000200 	andeq	r0, r0, r0, lsl #4
	...
400184d4:	00000002 	andeq	r0, r0, r2
400184d8:	0000000b 	andeq	r0, r0, fp
400184dc:	00000200 	andeq	r0, r0, r0, lsl #4
400184e0:	00000001 	andeq	r0, r0, r1
400184e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.ddr3DlbConfigTable:

400184e8 <ddr3DlbConfigTable>:
400184e8:	00001700 	andeq	r1, r0, r0, lsl #14
400184ec:	2000005c 	andcs	r0, r0, ip, asr r0
400184f0:	00001704 	andeq	r1, r0, r4, lsl #14
400184f4:	0008c19e 	muleq	r8, lr, r1
400184f8:	00001708 	andeq	r1, r0, r8, lsl #14
400184fc:	0f7f007f 	svceq	0x007f007f
40018500:	0000170c 	andeq	r1, r0, ip, lsl #14
40018504:	00000209 	andeq	r0, r0, r9, lsl #4
40018508:	00001710 	andeq	r1, r0, r0, lsl r7
4001850c:	00ff0000 	rscseq	r0, pc, r0
40018510:	00001714 	andeq	r1, r0, r4, lsl r7
40018514:	00000000 	andeq	r0, r0, r0
40018518:	00020420 	andeq	r0, r2, r0, lsr #8
4001851c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40018520:	00020424 	andeq	r0, r2, r4, lsr #8
40018524:	0000000a 	andeq	r0, r0, sl
40018528:	00020428 	andeq	r0, r2, r8, lsr #8
4001852c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40018530:	0002042c 	andeq	r0, r2, ip, lsr #8
40018534:	00000f0f 	andeq	r0, r0, pc, lsl #30
	...

Disassembly of section .data.ddrType:

40018540 <ddrType>:
40018540:	40014eb2 			; <UNDEFINED> instruction: 0x40014eb2

Disassembly of section .data.genericInitController:

40018544 <genericInitController>:
40018544:	Address 0x40018544 is out of bounds.


Disassembly of section .data.TopologyMap:

40018548 <TopologyMap>:
40018548:	00000001 	andeq	r0, r0, r1
4001854c:	00000001 	andeq	r0, r0, r1
	...
4001855c:	00000001 	andeq	r0, r0, r1
	...
4001856c:	00000001 	andeq	r0, r0, r1
	...
4001857c:	00000001 	andeq	r0, r0, r1
	...
4001858c:	00000001 	andeq	r0, r0, r1
	...
4001859c:	0102010f 	tsteq	r2, pc, lsl #2
400185a0:	00000000 	andeq	r0, r0, r0
400185a4:	00000003 	andeq	r0, r0, r3
400185a8:	00000001 	andeq	r0, r0, r1
400185ac:	00000001 	andeq	r0, r0, r1
	...
400185bc:	00000001 	andeq	r0, r0, r1
	...
400185cc:	00000001 	andeq	r0, r0, r1
	...
400185dc:	00000001 	andeq	r0, r0, r1
	...
400185ec:	00000001 	andeq	r0, r0, r1
	...
400185fc:	0103010f 	tsteq	r3, pc, lsl #2
40018600:	00000000 	andeq	r0, r0, r0
40018604:	00000003 	andeq	r0, r0, r3
40018608:	00000001 	andeq	r0, r0, r1
4001860c:	00000001 	andeq	r0, r0, r1
	...
4001861c:	00000001 	andeq	r0, r0, r1
	...
4001862c:	00000001 	andeq	r0, r0, r1
	...
4001863c:	00000001 	andeq	r0, r0, r1
	...
4001864c:	00000001 	andeq	r0, r0, r1
	...
4001865c:	0103010f 	tsteq	r3, pc, lsl #2
40018660:	00000000 	andeq	r0, r0, r0
40018664:	00000003 	andeq	r0, r0, r3
40018668:	00000001 	andeq	r0, r0, r1
4001866c:	00000001 	andeq	r0, r0, r1
	...
4001867c:	00000001 	andeq	r0, r0, r1
	...
4001868c:	00000001 	andeq	r0, r0, r1
	...
4001869c:	00000001 	andeq	r0, r0, r1
	...
400186ac:	00000001 	andeq	r0, r0, r1
	...
400186bc:	0103010f 	tsteq	r3, pc, lsl #2
400186c0:	00000000 	andeq	r0, r0, r0
400186c4:	00000003 	andeq	r0, r0, r3
400186c8:	00000001 	andeq	r0, r0, r1
400186cc:	00000001 	andeq	r0, r0, r1
	...
400186dc:	00000001 	andeq	r0, r0, r1
	...
400186ec:	00000001 	andeq	r0, r0, r1
	...
400186fc:	00000001 	andeq	r0, r0, r1
	...
4001870c:	00000001 	andeq	r0, r0, r1
	...
4001871c:	0103010f 	tsteq	r3, pc, lsl #2
40018720:	00000000 	andeq	r0, r0, r0
40018724:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.mvMemSize:

40018728 <mvMemSize>:
40018728:	04000000 	streq	r0, [r0], #-0
4001872c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
40018730:	10000000 	andne	r0, r0, r0
40018734:	20000000 	andcs	r0, r0, r0
40018738:	40000000 	andmi	r0, r0, r0

Disassembly of section .data.debugTrainingAccess:

4001873c <debugTrainingAccess>:
4001873c:	Address 0x4001873c is out of bounds.


Disassembly of section .data.debugTraining:

4001873d <debugTraining>:
4001873d:	Address 0x4001873d is out of bounds.


Disassembly of section .data.isBistResetBit:

4001873e <isBistResetBit>:
4001873e:	Address 0x4001873e is out of bounds.


Disassembly of section .data.sweepPatternIndexStart:

4001873f <sweepPatternIndexStart>:
4001873f:	Address 0x4001873f is out of bounds.


Disassembly of section .data.sweepPatternIndexEnd:

40018740 <sweepPatternIndexEnd>:
40018740:	Address 0x40018740 is out of bounds.


Disassembly of section .data.debugCentralization:

40018741 <debugCentralization>:
40018741:	Address 0x40018741 is out of bounds.


Disassembly of section .data.debugTrainingStatic:

40018742 <debugTrainingStatic>:
40018742:	Address 0x40018742 is out of bounds.


Disassembly of section .data.debugLeveling:

40018743 <debugLeveling>:
40018743:	Address 0x40018743 is out of bounds.


Disassembly of section .data.debugTrainingA38x:

40018744 <debugTrainingA38x>:
40018744:	Address 0x40018744 is out of bounds.


Disassembly of section .data.sweepCnt:

40018745 <sweepCnt>:
40018745:	Address 0x40018745 is out of bounds.


Disassembly of section .data.debugPbs:

40018748 <debugPbs>:
40018748:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingHwAlg:

4001874c <debugTrainingHwAlg>:
4001874c:	Address 0x4001874c is out of bounds.


Disassembly of section .data.sweepPattern:

4001874d <sweepPattern>:
4001874d:	Address 0x4001874d is out of bounds.


Disassembly of section .data.bistOffset:

40018750 <bistOffset>:
40018750:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.ckDelay:

40018754 <ckDelay>:
40018754:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtData:

40018758 <gZnodtData>:
40018758:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtConfig:

4001875c <odtConfig>:
4001875c:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpodtCtrl:

40018760 <gZpodtCtrl>:
40018760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gRttNom:

40018764 <gRttNom>:
40018764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gDic:

40018768 <gDic>:
40018768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.isAdllCalibBeforeInit:

4001876c <isAdllCalibBeforeInit>:
4001876c:	Address 0x4001876c is out of bounds.


Disassembly of section .data.PhyReg1Val:

40018770 <PhyReg1Val>:
40018770:	00000008 	andeq	r0, r0, r8

Disassembly of section .data.vrefInitialValue:

40018774 <vrefInitialValue>:
40018774:	00000004 	andeq	r0, r0, r4

Disassembly of section .data.gZnriCtrl:

40018778 <gZnriCtrl>:
40018778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnriData:

4001877c <gZnriData>:
4001877c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtCtrl:

40018780 <gZnodtCtrl>:
40018780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpriData:

40018784 <gZpriData>:
40018784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.clampTbl:

40018788 <clampTbl>:
40018788:	00000003 	andeq	r0, r0, r3
4001878c:	00000003 	andeq	r0, r0, r3
40018790:	00000003 	andeq	r0, r0, r3
40018794:	00000003 	andeq	r0, r0, r3
40018798:	00000003 	andeq	r0, r0, r3
4001879c:	00000003 	andeq	r0, r0, r3
400187a0:	00000003 	andeq	r0, r0, r3
400187a4:	00000003 	andeq	r0, r0, r3
400187a8:	00000003 	andeq	r0, r0, r3
400187ac:	00000003 	andeq	r0, r0, r3
400187b0:	00000003 	andeq	r0, r0, r3
400187b4:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.xsbValidationBaseAddress:

400187b8 <xsbValidationBaseAddress>:
400187b8:	0000f000 	andeq	pc, r0, r0

Disassembly of section .data.maskTuneFunc:

400187bc <maskTuneFunc>:
400187bc:	003150f0 	ldrshteq	r5, [r1], -r0

Disassembly of section .data.uiODTConfig:

400187c0 <uiODTConfig>:
400187c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpodtData:

400187c4 <gZpodtData>:
400187c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mode2T:

400187c8 <mode2T>:
400187c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .data.PhyReg3Val:

400187cc <PhyReg3Val>:
400187cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtAdditional:

400187d0 <odtAdditional>:
400187d0:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpriCtrl:

400187d4 <gZpriCtrl>:
400187d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.initFreq:

400187d8 <initFreq>:
400187d8:	Address 0x400187d8 is out of bounds.


Disassembly of section .data.gRttWR:

400187dc <gRttWR>:
400187dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.maskResultsDqRegMap:

400187e0 <maskResultsDqRegMap>:
400187e0:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
400187e4:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
400187e8:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
400187ec:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
400187f0:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
400187f4:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
400187f8:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
400187fc:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
40018800:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40018804:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40018808:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
4001880c:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
40018810:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40018814:	1a3019fc 	bne	40c1f00c <hwsDeviceSpecUnitInfo+0xbfe720>
40018818:	1a381a34 	bne	40e1f0f0 <hwsDeviceSpecUnitInfo+0xdfe804>
4001881c:	1ab01a3c 	bne	3ec1f114 <MV_CPU_LE+0x3ec1f113>
40018820:	1ab81ab4 	bne	3ee1f2f8 <MV_CPU_LE+0x3ee1f2f7>
40018824:	1ac01abc 	bne	3f01f31c <MV_CPU_LE+0x3f01f31b>
40018828:	1ac81ac4 	bne	3f21f340 <MV_CPU_LE+0x3f21f33f>
4001882c:	1af01acc 	bne	3fc1f364 <MV_CPU_LE+0x3fc1f363>

Disassembly of section .data.maskResultsDqRegMapPup3ECC:

40018830 <maskResultsDqRegMapPup3ECC>:
40018830:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40018834:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40018838:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
4001883c:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
40018840:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40018844:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40018848:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
4001884c:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
40018850:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40018854:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40018858:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
4001885c:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
40018860:	1ab81ab4 	bne	3ee1f338 <MV_CPU_LE+0x3ee1f337>
40018864:	1ac01abc 	bne	3f01f35c <MV_CPU_LE+0x3f01f35b>
40018868:	1ac81ac4 	bne	3f21f380 <MV_CPU_LE+0x3f21f37f>
4001886c:	1af01acc 	bne	3fc1f3a4 <MV_CPU_LE+0x3fc1f3a3>
40018870:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40018874:	1a3019fc 	bne	40c1f06c <hwsDeviceSpecUnitInfo+0xbfe780>
40018878:	1a381a34 	bne	40e1f150 <hwsDeviceSpecUnitInfo+0xdfe864>
4001887c:	1ab01a3c 	bne	3ec1f174 <MV_CPU_LE+0x3ec1f173>

Disassembly of section .data.patternTable_16:

40018880 <patternTable_16>:
40018880:	01020101 	tsteq	r2, r1, lsl #2
40018884:	00000080 	andeq	r0, r0, r0, lsl #1
40018888:	00000002 	andeq	r0, r0, r2
4001888c:	01020101 	tsteq	r2, r1, lsl #2
40018890:	000000c0 	andeq	r0, r0, r0, asr #1
40018894:	00000002 	andeq	r0, r0, r2
40018898:	01020101 	tsteq	r2, r1, lsl #2
4001889c:	00000380 	andeq	r0, r0, r0, lsl #7
400188a0:	00000002 	andeq	r0, r0, r2
400188a4:	01020101 	tsteq	r2, r1, lsl #2
400188a8:	00000040 	andeq	r0, r0, r0, asr #32
400188ac:	00000002 	andeq	r0, r0, r2
400188b0:	01020101 	tsteq	r2, r1, lsl #2
400188b4:	00000100 	andeq	r0, r0, r0, lsl #2
400188b8:	00000002 	andeq	r0, r0, r2
400188bc:	01020101 	tsteq	r2, r1, lsl #2
400188c0:	00000000 	andeq	r0, r0, r0
400188c4:	00000002 	andeq	r0, r0, r2
400188c8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400188cc:	00000140 	andeq	r0, r0, r0, asr #2
400188d0:	00000010 	andeq	r0, r0, r0, lsl r0
400188d4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400188d8:	00000190 	muleq	r0, r0, r1
400188dc:	00000010 	andeq	r0, r0, r0, lsl r0
400188e0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400188e4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400188e8:	00000010 	andeq	r0, r0, r0, lsl r0
400188ec:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400188f0:	00000210 	andeq	r0, r0, r0, lsl r2
400188f4:	00000010 	andeq	r0, r0, r0, lsl r0
400188f8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400188fc:	00000250 	andeq	r0, r0, r0, asr r2
40018900:	00000010 	andeq	r0, r0, r0, lsl r0
40018904:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018908:	00000290 	muleq	r0, r0, r2
4001890c:	00000010 	andeq	r0, r0, r0, lsl r0
40018910:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018914:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40018918:	00000010 	andeq	r0, r0, r0, lsl r0
4001891c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018920:	00000310 	andeq	r0, r0, r0, lsl r3
40018924:	00000010 	andeq	r0, r0, r0, lsl r0
40018928:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001892c:	00000350 	andeq	r0, r0, r0, asr r3
40018930:	00000010 	andeq	r0, r0, r0, lsl r0
40018934:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018938:	000004c0 	andeq	r0, r0, r0, asr #9
4001893c:	00000010 	andeq	r0, r0, r0, lsl r0
40018940:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018944:	000003c0 	andeq	r0, r0, r0, asr #7
40018948:	00000010 	andeq	r0, r0, r0, lsl r0
4001894c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018950:	00000400 	andeq	r0, r0, r0, lsl #8
40018954:	00000010 	andeq	r0, r0, r0, lsl r0
40018958:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001895c:	00000440 	andeq	r0, r0, r0, asr #8
40018960:	00000010 	andeq	r0, r0, r0, lsl r0
40018964:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018968:	00000480 	andeq	r0, r0, r0, lsl #9
4001896c:	00000010 	andeq	r0, r0, r0, lsl r0
40018970:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018974:	00006280 	andeq	r6, r0, r0, lsl #5
40018978:	00000010 	andeq	r0, r0, r0, lsl r0
4001897c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018980:	00006680 	andeq	r6, r0, r0, lsl #13
40018984:	00000010 	andeq	r0, r0, r0, lsl r0
40018988:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001898c:	00006a80 	andeq	r6, r0, r0, lsl #21
40018990:	00000010 	andeq	r0, r0, r0, lsl r0
40018994:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018998:	00006e80 	andeq	r6, r0, r0, lsl #29
4001899c:	00000010 	andeq	r0, r0, r0, lsl r0
400189a0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189a4:	00007280 	andeq	r7, r0, r0, lsl #5
400189a8:	00000010 	andeq	r0, r0, r0, lsl r0
400189ac:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189b0:	00007680 	andeq	r7, r0, r0, lsl #13
400189b4:	00000010 	andeq	r0, r0, r0, lsl r0
400189b8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189bc:	00007a80 	andeq	r7, r0, r0, lsl #21
400189c0:	00000010 	andeq	r0, r0, r0, lsl r0
400189c4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189c8:	00007e80 	andeq	r7, r0, r0, lsl #29
400189cc:	00000010 	andeq	r0, r0, r0, lsl r0
400189d0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189d4:	00008280 	andeq	r8, r0, r0, lsl #5
400189d8:	00000010 	andeq	r0, r0, r0, lsl r0
400189dc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189e0:	00008680 	andeq	r8, r0, r0, lsl #13
400189e4:	00000010 	andeq	r0, r0, r0, lsl r0
400189e8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189ec:	00008a80 	andeq	r8, r0, r0, lsl #21
400189f0:	00000010 	andeq	r0, r0, r0, lsl r0
400189f4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400189f8:	00008e80 	andeq	r8, r0, r0, lsl #29
400189fc:	00000010 	andeq	r0, r0, r0, lsl r0
40018a00:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018a04:	00009280 	andeq	r9, r0, r0, lsl #5
40018a08:	00000010 	andeq	r0, r0, r0, lsl r0
40018a0c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018a10:	00009680 	andeq	r9, r0, r0, lsl #13
40018a14:	00000010 	andeq	r0, r0, r0, lsl r0
40018a18:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018a1c:	00009a80 	andeq	r9, r0, r0, lsl #21
40018a20:	00000010 	andeq	r0, r0, r0, lsl r0
40018a24:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018a28:	00009e80 	andeq	r9, r0, r0, lsl #29
40018a2c:	00000010 	andeq	r0, r0, r0, lsl r0
40018a30:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40018a34:	0000a280 	andeq	sl, r0, r0, lsl #5
40018a38:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .data.maskResultsPupRegMap:

40018a3c <maskResultsPupRegMap>:
40018a3c:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40018a40:	183c1838 	ldmdane	ip!, {r3, r4, r5, fp, ip}
40018a44:	Address 0x40018a44 is out of bounds.


Disassembly of section .data.maskResultsPupRegMapPup3ECC:

40018a46 <maskResultsPupRegMapPup3ECC>:
40018a46:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40018a4a:	18b01838 	ldmne	r0!, {r3, r4, r5, fp, ip}
40018a4e:	Address 0x40018a4e is out of bounds.


Disassembly of section .data.maxPollingForDone:

40018a50 <maxPollingForDone>:
40018a50:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data.patternTable_32:

40018a54 <patternTable_32>:
40018a54:	03020303 	movweq	r0, #8963	; 0x2303
40018a58:	00000080 	andeq	r0, r0, r0, lsl #1
40018a5c:	00000004 	andeq	r0, r0, r4
40018a60:	03020303 	movweq	r0, #8963	; 0x2303
40018a64:	000000c0 	andeq	r0, r0, r0, asr #1
40018a68:	00000004 	andeq	r0, r0, r4
40018a6c:	03020303 	movweq	r0, #8963	; 0x2303
40018a70:	00000380 	andeq	r0, r0, r0, lsl #7
40018a74:	00000004 	andeq	r0, r0, r4
40018a78:	03020303 	movweq	r0, #8963	; 0x2303
40018a7c:	00000040 	andeq	r0, r0, r0, asr #32
40018a80:	00000004 	andeq	r0, r0, r4
40018a84:	03020303 	movweq	r0, #8963	; 0x2303
40018a88:	00000100 	andeq	r0, r0, r0, lsl #2
40018a8c:	00000004 	andeq	r0, r0, r4
40018a90:	03020303 	movweq	r0, #8963	; 0x2303
40018a94:	00000000 	andeq	r0, r0, r0
40018a98:	00000004 	andeq	r0, r0, r4
40018a9c:	0f020f1f 	svceq	0x00020f1f
40018aa0:	00000140 	andeq	r0, r0, r0, asr #2
40018aa4:	00000020 	andeq	r0, r0, r0, lsr #32
40018aa8:	0f020f1f 	svceq	0x00020f1f
40018aac:	00000190 	muleq	r0, r0, r1
40018ab0:	00000020 	andeq	r0, r0, r0, lsr #32
40018ab4:	0f020f1f 	svceq	0x00020f1f
40018ab8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40018abc:	00000020 	andeq	r0, r0, r0, lsr #32
40018ac0:	0f020f1f 	svceq	0x00020f1f
40018ac4:	00000210 	andeq	r0, r0, r0, lsl r2
40018ac8:	00000020 	andeq	r0, r0, r0, lsr #32
40018acc:	0f020f1f 	svceq	0x00020f1f
40018ad0:	00000250 	andeq	r0, r0, r0, asr r2
40018ad4:	00000020 	andeq	r0, r0, r0, lsr #32
40018ad8:	0f020f1f 	svceq	0x00020f1f
40018adc:	00000290 	muleq	r0, r0, r2
40018ae0:	00000020 	andeq	r0, r0, r0, lsr #32
40018ae4:	0f020f1f 	svceq	0x00020f1f
40018ae8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40018aec:	00000020 	andeq	r0, r0, r0, lsr #32
40018af0:	0f020f1f 	svceq	0x00020f1f
40018af4:	00000310 	andeq	r0, r0, r0, lsl r3
40018af8:	00000020 	andeq	r0, r0, r0, lsr #32
40018afc:	0f020f1f 	svceq	0x00020f1f
40018b00:	00000350 	andeq	r0, r0, r0, asr r3
40018b04:	00000020 	andeq	r0, r0, r0, lsr #32
40018b08:	0f020f1f 	svceq	0x00020f1f
40018b0c:	000004c0 	andeq	r0, r0, r0, asr #9
40018b10:	00000020 	andeq	r0, r0, r0, lsr #32
40018b14:	0f020f1f 	svceq	0x00020f1f
40018b18:	000003c0 	andeq	r0, r0, r0, asr #7
40018b1c:	00000020 	andeq	r0, r0, r0, lsr #32
40018b20:	0f020f1f 	svceq	0x00020f1f
40018b24:	00000400 	andeq	r0, r0, r0, lsl #8
40018b28:	00000020 	andeq	r0, r0, r0, lsr #32
40018b2c:	0f020f1f 	svceq	0x00020f1f
40018b30:	00000440 	andeq	r0, r0, r0, asr #8
40018b34:	00000020 	andeq	r0, r0, r0, lsr #32
40018b38:	0f020f1f 	svceq	0x00020f1f
40018b3c:	00000480 	andeq	r0, r0, r0, lsl #9
40018b40:	00000020 	andeq	r0, r0, r0, lsr #32
40018b44:	0f020f1f 	svceq	0x00020f1f
40018b48:	00006280 	andeq	r6, r0, r0, lsl #5
40018b4c:	00000020 	andeq	r0, r0, r0, lsr #32
40018b50:	0f020f1f 	svceq	0x00020f1f
40018b54:	00006680 	andeq	r6, r0, r0, lsl #13
40018b58:	00000020 	andeq	r0, r0, r0, lsr #32
40018b5c:	0f020f1f 	svceq	0x00020f1f
40018b60:	00006a80 	andeq	r6, r0, r0, lsl #21
40018b64:	00000020 	andeq	r0, r0, r0, lsr #32
40018b68:	0f020f1f 	svceq	0x00020f1f
40018b6c:	00006e80 	andeq	r6, r0, r0, lsl #29
40018b70:	00000020 	andeq	r0, r0, r0, lsr #32
40018b74:	0f020f1f 	svceq	0x00020f1f
40018b78:	00007280 	andeq	r7, r0, r0, lsl #5
40018b7c:	00000020 	andeq	r0, r0, r0, lsr #32
40018b80:	0f020f1f 	svceq	0x00020f1f
40018b84:	00007680 	andeq	r7, r0, r0, lsl #13
40018b88:	00000020 	andeq	r0, r0, r0, lsr #32
40018b8c:	0f020f1f 	svceq	0x00020f1f
40018b90:	00007a80 	andeq	r7, r0, r0, lsl #21
40018b94:	00000020 	andeq	r0, r0, r0, lsr #32
40018b98:	0f020f1f 	svceq	0x00020f1f
40018b9c:	00007e80 	andeq	r7, r0, r0, lsl #29
40018ba0:	00000020 	andeq	r0, r0, r0, lsr #32
40018ba4:	0f020f1f 	svceq	0x00020f1f
40018ba8:	00008280 	andeq	r8, r0, r0, lsl #5
40018bac:	00000020 	andeq	r0, r0, r0, lsr #32
40018bb0:	0f020f1f 	svceq	0x00020f1f
40018bb4:	00008680 	andeq	r8, r0, r0, lsl #13
40018bb8:	00000020 	andeq	r0, r0, r0, lsr #32
40018bbc:	0f020f1f 	svceq	0x00020f1f
40018bc0:	00008a80 	andeq	r8, r0, r0, lsl #21
40018bc4:	00000020 	andeq	r0, r0, r0, lsr #32
40018bc8:	0f020f1f 	svceq	0x00020f1f
40018bcc:	00008e80 	andeq	r8, r0, r0, lsl #29
40018bd0:	00000020 	andeq	r0, r0, r0, lsr #32
40018bd4:	0f020f1f 	svceq	0x00020f1f
40018bd8:	00009280 	andeq	r9, r0, r0, lsl #5
40018bdc:	00000020 	andeq	r0, r0, r0, lsr #32
40018be0:	0f020f1f 	svceq	0x00020f1f
40018be4:	00009680 	andeq	r9, r0, r0, lsl #13
40018be8:	00000020 	andeq	r0, r0, r0, lsr #32
40018bec:	0f020f1f 	svceq	0x00020f1f
40018bf0:	00009a80 	andeq	r9, r0, r0, lsl #21
40018bf4:	00000020 	andeq	r0, r0, r0, lsr #32
40018bf8:	0f020f1f 	svceq	0x00020f1f
40018bfc:	00009e80 	andeq	r9, r0, r0, lsl #29
40018c00:	00000020 	andeq	r0, r0, r0, lsr #32
40018c04:	0f020f1f 	svceq	0x00020f1f
40018c08:	0000a280 	andeq	sl, r0, r0, lsl #5
40018c0c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.vrefWindowSizeTh:

40018c10 <vrefWindowSizeTh>:
40018c10:	Address 0x40018c10 is out of bounds.


Disassembly of section .data.rfcTable:

40018c12 <rfcTable>:
40018c12:	006e005a 	rsbeq	r0, lr, sl, asr r0
40018c16:	010400a0 	smlatbeq	r4, r0, r0, r0
40018c1a:	Address 0x40018c1a is out of bounds.


Disassembly of section .data.freqVal:

40018c1c <freqVal>:
40018c1c:	00000000 	andeq	r0, r0, r0
40018c20:	00000190 	muleq	r0, r0, r1
40018c24:	00000215 	andeq	r0, r0, r5, lsl r2
40018c28:	0000029a 	muleq	r0, sl, r2
40018c2c:	00000320 	andeq	r0, r0, r0, lsr #6
40018c30:	000003a5 	andeq	r0, r0, r5, lsr #7
40018c34:	0000042a 	andeq	r0, r0, sl, lsr #8
40018c38:	00000137 	andeq	r0, r0, r7, lsr r1
40018c3c:	0000014d 	andeq	r0, r0, sp, asr #2
40018c40:	000001d3 	ldrdeq	r0, [r0], -r3
40018c44:	00000352 	andeq	r0, r0, r2, asr r3
40018c48:	00000258 	andeq	r0, r0, r8, asr r2
40018c4c:	0000012c 	andeq	r0, r0, ip, lsr #2
40018c50:	00000384 	andeq	r0, r0, r4, lsl #7
40018c54:	00000168 	andeq	r0, r0, r8, ror #2
40018c58:	000003e8 	andeq	r0, r0, r8, ror #7

Disassembly of section .data.casWriteLatencyTable:

40018c5c <casWriteLatencyTable>:
40018c5c:	00000505 	andeq	r0, r0, r5, lsl #10
40018c60:	05000000 	streq	r0, [r0, #-0]
40018c64:	00000005 	andeq	r0, r0, r5
40018c68:	00050005 	andeq	r0, r5, r5
40018c6c:	00000505 	andeq	r0, r0, r5, lsl #10
40018c70:	05000000 	streq	r0, [r0, #-0]
40018c74:	00000005 	andeq	r0, r0, r5
40018c78:	00050005 	andeq	r0, r5, r5
40018c7c:	00060505 	andeq	r0, r6, r5, lsl #10
40018c80:	05000000 	streq	r0, [r0, #-0]
40018c84:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018c88:	00050005 	andeq	r0, r5, r5
40018c8c:	00060505 	andeq	r0, r6, r5, lsl #10
40018c90:	05000000 	streq	r0, [r0, #-0]
40018c94:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018c98:	00050005 	andeq	r0, r5, r5
40018c9c:	00060505 	andeq	r0, r6, r5, lsl #10
40018ca0:	05000000 	streq	r0, [r0, #-0]
40018ca4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018ca8:	00050005 	andeq	r0, r5, r5
40018cac:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018cb0:	05000000 	streq	r0, [r0, #-0]
40018cb4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018cb8:	00050005 	andeq	r0, r5, r5
40018cbc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018cc0:	05000000 	streq	r0, [r0, #-0]
40018cc4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018cc8:	00050005 	andeq	r0, r5, r5
40018ccc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018cd0:	05000000 	streq	r0, [r0, #-0]
40018cd4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018cd8:	00050005 	andeq	r0, r5, r5
40018cdc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018ce0:	05000000 	streq	r0, [r0, #-0]
40018ce4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018ce8:	00050005 	andeq	r0, r5, r5
40018cec:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018cf0:	05000008 	streq	r0, [r0, #-8]
40018cf4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018cf8:	00050005 	andeq	r0, r5, r5
40018cfc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d00:	05000008 	streq	r0, [r0, #-8]
40018d04:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018d08:	00050005 	andeq	r0, r5, r5
40018d0c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d10:	05000008 	streq	r0, [r0, #-8]
40018d14:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018d18:	00050005 	andeq	r0, r5, r5
40018d1c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d20:	05000008 	streq	r0, [r0, #-8]
40018d24:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018d28:	00050005 	andeq	r0, r5, r5
40018d2c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d30:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40018d34:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d38:	00050005 	andeq	r0, r5, r5
40018d3c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d40:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40018d44:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d48:	00050005 	andeq	r0, r5, r5
40018d4c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d50:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40018d54:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d58:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40018d5c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d60:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40018d64:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d68:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40018d6c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d70:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40018d74:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d78:	0a050905 	beq	4015b194 <hwsDeviceSpecUnitInfo+0x13a8a8>
40018d7c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d80:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40018d84:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d88:	0a050905 	beq	4015b1a4 <hwsDeviceSpecUnitInfo+0x13a8b8>
40018d8c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018d90:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40018d94:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018d98:	0a050905 	beq	4015b1b4 <hwsDeviceSpecUnitInfo+0x13a8c8>
40018d9c:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018da0:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40018da4:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018da8:	0a050905 	beq	4015b1c4 <hwsDeviceSpecUnitInfo+0x13a8d8>
40018dac:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018db0:	05000000 	streq	r0, [r0, #-0]
40018db4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018db8:	00050005 	andeq	r0, r5, r5
40018dbc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018dc0:	05000008 	streq	r0, [r0, #-8]
40018dc4:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018dc8:	00050005 	andeq	r0, r5, r5
40018dcc:	07060505 	streq	r0, [r6, -r5, lsl #10]
40018dd0:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40018dd4:	07090605 	streq	r0, [r9, -r5, lsl #12]
40018dd8:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}

Disassembly of section .data.cwlMaskTable:

40018ddc <cwlMaskTable>:
40018ddc:	00000000 	andeq	r0, r0, r0
40018de0:	02010000 	andeq	r0, r1, #0
40018de4:	06050403 	streq	r0, [r5], -r3, lsl #8
40018de8:	09090807 	stmdbeq	r9, {r0, r1, r2, fp}

Disassembly of section .data.speedBinTableTRc:

40018dec <speedBinTableTRc>:
40018dec:	0000c350 	andeq	ip, r0, r0, asr r3
40018df0:	0000cd14 	andeq	ip, r0, r4, lsl sp
40018df4:	0000be6e 	andeq	fp, r0, lr, ror #28
40018df8:	0000c5c1 	andeq	ip, r0, r1, asr #11
40018dfc:	0000cd14 	andeq	ip, r0, r4, lsl sp
40018e00:	0000b5a4 	andeq	fp, r0, r4, lsr #11
40018e04:	0000bb80 	andeq	fp, r0, r0, lsl #23
40018e08:	0000c15c 	andeq	ip, r0, ip, asr r1
40018e0c:	0000c738 	andeq	ip, r0, r8, lsr r7
40018e10:	0000afc8 	andeq	sl, r0, r8, asr #31
40018e14:	0000b4aa 	andeq	fp, r0, sl, lsr #9
40018e18:	0000b98c 	andeq	fp, r0, ip, lsl #19
40018e1c:	0000be6e 	andeq	fp, r0, lr, ror #28
40018e20:	0000ae9c 	muleq	r0, ip, lr
40018e24:	0000b2ca 	andeq	fp, r0, sl, asr #5
40018e28:	0000b6f8 	strdeq	fp, [r0], -r8
40018e2c:	0000bb26 	andeq	fp, r0, r6, lsr #22
40018e30:	0000a915 	andeq	sl, r0, r5, lsl r9
40018e34:	0000acbc 			; <UNDEFINED> instruction: 0x0000acbc
40018e38:	0000b063 	andeq	fp, r0, r3, rrx
40018e3c:	0000b40a 	andeq	fp, r0, sl, lsl #8

Disassembly of section .data.clMaskTable:

40018e40 <clMaskTable>:
40018e40:	00000000 	andeq	r0, r0, r0
40018e44:	06040200 	streq	r0, [r4], -r0, lsl #4
40018e48:	0e0c0a08 	vmlaeq.f32	s0, s24, s16
40018e4c:	05050301 	streq	r0, [r5, #-769]	; 0x301

Disassembly of section .data.speedBinTableTRcdTRp:

40018e50 <speedBinTableTRcdTRp>:
40018e50:	000030d4 	ldrdeq	r3, [r0], -r4
40018e54:	00003a98 	muleq	r0, r8, sl
40018e58:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
40018e5c:	00003345 	andeq	r3, r0, r5, asr #6
40018e60:	00003a98 	muleq	r0, r8, sl
40018e64:	00002904 	andeq	r2, r0, r4, lsl #18
40018e68:	00002ee0 	andeq	r2, r0, r0, ror #29
40018e6c:	000034bc 			; <UNDEFINED> instruction: 0x000034bc
40018e70:	00003a98 	muleq	r0, r8, sl
40018e74:	00002710 	andeq	r2, r0, r0, lsl r7
40018e78:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
40018e7c:	000030d4 	ldrdeq	r3, [r0], -r4
40018e80:	000035b6 			; <UNDEFINED> instruction: 0x000035b6
40018e84:	000029cc 	andeq	r2, r0, ip, asr #19
40018e88:	00002dfa 	strdeq	r2, [r0], -sl
40018e8c:	00003228 	andeq	r3, r0, r8, lsr #4
40018e90:	00003656 	andeq	r3, r0, r6, asr r6
40018e94:	0000282d 	andeq	r2, r0, sp, lsr #16
40018e98:	00002bd4 	ldrdeq	r2, [r0], -r4
40018e9c:	00002f7b 	andeq	r2, r0, fp, ror pc
40018ea0:	00003322 	andeq	r3, r0, r2, lsr #6

Disassembly of section .data.twrMaskTable:

40018ea4 <twrMaskTable>:
40018ea4:	0a0a0a0a 	beq	4029b6d4 <hwsDeviceSpecUnitInfo+0x27ade8>
40018ea8:	0302010a 	movweq	r0, #8458	; 0x210a
40018eac:	0a050a04 	beq	4015b6c4 <hwsDeviceSpecUnitInfo+0x13add8>
40018eb0:	0a070a06 	beq	401db6d0 <hwsDeviceSpecUnitInfo+0x1bade4>
	...

Disassembly of section .data.casLatencyTable:

40018eb5 <casLatencyTable>:
40018eb5:	00000506 	andeq	r0, r0, r6, lsl #10
40018eb9:	05000000 	streq	r0, [r0, #-0]
40018ebd:	00000005 	andeq	r0, r0, r5
40018ec1:	00050005 	andeq	r0, r5, r5
40018ec5:	00000606 	andeq	r0, r0, r6, lsl #12
40018ec9:	06000000 	streq	r0, [r0], -r0
40018ecd:	00000006 	andeq	r0, r0, r6
40018ed1:	00060006 	andeq	r0, r6, r6
40018ed5:	00060506 	andeq	r0, r6, r6, lsl #10
40018ed9:	05000000 	streq	r0, [r0, #-0]
40018edd:	00000605 	andeq	r0, r0, r5, lsl #12
40018ee1:	00050005 	andeq	r0, r5, r5
40018ee5:	00070606 	andeq	r0, r7, r6, lsl #12
40018ee9:	06000000 	streq	r0, [r0], -r0
40018eed:	00000706 	andeq	r0, r0, r6, lsl #14
40018ef1:	00060006 	andeq	r0, r6, r6
40018ef5:	00080606 	andeq	r0, r8, r6, lsl #12
40018ef9:	06000000 	streq	r0, [r0], -r0
40018efd:	00000806 	andeq	r0, r0, r6, lsl #16
40018f01:	00060006 	andeq	r0, r6, r6
40018f05:	07060506 	streq	r0, [r6, -r6, lsl #10]
40018f09:	05000000 	streq	r0, [r0, #-0]
40018f0d:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018f11:	00050005 	andeq	r0, r5, r5
40018f15:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40018f19:	05000000 	streq	r0, [r0, #-0]
40018f1d:	08000705 	stmdaeq	r0, {r0, r2, r8, r9, sl}
40018f21:	00050005 	andeq	r0, r5, r5
40018f25:	09080606 	stmdbeq	r8, {r1, r2, r9, sl}
40018f29:	06000000 	streq	r0, [r0], -r0
40018f2d:	09000806 	stmdbeq	r0, {r1, r2, fp}
40018f31:	00060006 	andeq	r0, r6, r6
40018f35:	0a080606 	beq	4021a755 <hwsDeviceSpecUnitInfo+0x1f9e69>
40018f39:	06000000 	streq	r0, [r0], -r0
40018f3d:	0a000806 	beq	4001af5d <gBoardId+0x1e19>
40018f41:	00060006 	andeq	r0, r6, r6
40018f45:	07060506 	streq	r0, [r6, -r6, lsl #10]
40018f49:	05000008 	streq	r0, [r0, #-8]
40018f4d:	07000605 	streq	r0, [r0, -r5, lsl #12]
40018f51:	00050005 	andeq	r0, r5, r5
40018f55:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40018f59:	05000009 	streq	r0, [r0, #-9]
40018f5d:	08000605 	stmdaeq	r0, {r0, r2, r9, sl}
40018f61:	00050005 	andeq	r0, r5, r5
40018f65:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40018f69:	0500000a 	streq	r0, [r0, #-10]
40018f6d:	09000705 	stmdbeq	r0, {r0, r2, r8, r9, sl}
40018f71:	00050005 	andeq	r0, r5, r5
40018f75:	0a080606 	beq	4021a795 <hwsDeviceSpecUnitInfo+0x1f9ea9>
40018f79:	0600000b 	streq	r0, [r0], -fp
40018f7d:	0a000806 	beq	4001af9d <gBoardId+0x1e59>
40018f81:	00060006 	andeq	r0, r6, r6
40018f85:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40018f89:	05000b09 	streq	r0, [r0, #-2825]	; 0xb09
40018f8d:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
40018f91:	00050005 	andeq	r0, r5, r5
40018f95:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40018f99:	05000b0a 	streq	r0, [r0, #-2826]	; 0xb0a
40018f9d:	080b0705 	stmdaeq	fp, {r0, r2, r8, r9, sl}
40018fa1:	0b050b05 	bleq	4015bbbd <hwsDeviceSpecUnitInfo+0x13b2d1>
40018fa5:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40018fa9:	06000c0b 	streq	r0, [r0], -fp, lsl #24
40018fad:	090c0706 	stmdbeq	ip, {r1, r2, r8, r9, sl}
40018fb1:	0c060c06 	stceq	12, cr0, [r6], {6}
40018fb5:	0a080606 	beq	4021a7d5 <hwsDeviceSpecUnitInfo+0x1f9ee9>
40018fb9:	06000d0b 	streq	r0, [r0], -fp, lsl #26
40018fbd:	0a0d0806 	beq	4035afdd <hwsDeviceSpecUnitInfo+0x33a6f1>
40018fc1:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8
40018fc5:	07060506 	streq	r0, [r6, -r6, lsl #10]
40018fc9:	050b0a09 	streq	r0, [fp, #-2569]	; 0xa09
40018fcd:	070a0605 	streq	r0, [sl, -r5, lsl #12]
40018fd1:	0b050b05 	bleq	4015bbed <hwsDeviceSpecUnitInfo+0x13b301>
40018fd5:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40018fd9:	050c0b09 	streq	r0, [ip, #-2825]	; 0xb09
40018fdd:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
40018fe1:	0c050c05 	stceq	12, cr0, [r5], {5}
40018fe5:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40018fe9:	050d0c0a 	streq	r0, [sp, #-3082]	; 0xc0a
40018fed:	090c0705 	stmdbeq	ip, {r0, r2, r8, r9, sl}
40018ff1:	0d050d05 	stceq	13, cr0, [r5, #-20]	; 0xffffffec
40018ff5:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40018ff9:	060e0d0b 	streq	r0, [lr], -fp, lsl #26
40018ffd:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40019001:	0e060e06 	cdpeq	14, 0, cr0, cr6, cr6, {0}
40019005:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40019009:	06000000 	streq	r0, [r0], -r0
4001900d:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40019011:	00060006 	andeq	r0, r6, r6
40019015:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40019019:	0600000b 	streq	r0, [r0], -fp
4001901d:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40019021:	00060006 	andeq	r0, r6, r6
40019025:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40019029:	06000d0b 	streq	r0, [r0], -fp, lsl #26
4001902d:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40019031:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8

Disassembly of section .data.Ac3BoardRoundTripDelayArray:

40019038 <Ac3BoardRoundTripDelayArray>:
40019038:	00000d9e 	muleq	r0, lr, sp
4001903c:	00001bfc 	strdeq	r1, [r0], -ip
40019040:	00000932 	andeq	r0, r0, r2, lsr r9
40019044:	00001362 	andeq	r1, r0, r2, ror #6
40019048:	00000d9e 	muleq	r0, lr, sp
4001904c:	00001bfc 	strdeq	r1, [r0], -ip
40019050:	00000932 	andeq	r0, r0, r2, lsr r9
40019054:	00001362 	andeq	r1, r0, r2, ror #6
40019058:	00000d52 	andeq	r0, r0, r2, asr sp
4001905c:	00001e4a 	andeq	r1, r0, sl, asr #28
40019060:	000004ce 	andeq	r0, r0, lr, asr #9
40019064:	0000073a 	andeq	r0, r0, sl, lsr r7
40019068:	000002e4 	andeq	r0, r0, r4, ror #5
4001906c:	0000073a 	andeq	r0, r0, sl, lsr r7

Disassembly of section .data.DQbitMap2Phypin:

40019070 <DQbitMap2Phypin>:
40019070:	00000000 	andeq	r0, r0, r0
40019074:	00000001 	andeq	r0, r0, r1
40019078:	00000002 	andeq	r0, r0, r2
4001907c:	00000003 	andeq	r0, r0, r3
40019080:	0000000a 	andeq	r0, r0, sl
40019084:	00000007 	andeq	r0, r0, r7
40019088:	00000008 	andeq	r0, r0, r8
4001908c:	00000009 	andeq	r0, r0, r9
40019090:	00000000 	andeq	r0, r0, r0
40019094:	00000001 	andeq	r0, r0, r1
40019098:	00000002 	andeq	r0, r0, r2
4001909c:	00000003 	andeq	r0, r0, r3
400190a0:	0000000a 	andeq	r0, r0, sl
400190a4:	00000007 	andeq	r0, r0, r7
400190a8:	00000008 	andeq	r0, r0, r8
400190ac:	00000009 	andeq	r0, r0, r9
400190b0:	00000000 	andeq	r0, r0, r0
400190b4:	00000001 	andeq	r0, r0, r1
400190b8:	00000002 	andeq	r0, r0, r2
400190bc:	00000003 	andeq	r0, r0, r3
400190c0:	0000000a 	andeq	r0, r0, sl
400190c4:	00000007 	andeq	r0, r0, r7
400190c8:	00000008 	andeq	r0, r0, r8
400190cc:	00000009 	andeq	r0, r0, r9
400190d0:	00000000 	andeq	r0, r0, r0
400190d4:	00000001 	andeq	r0, r0, r1
400190d8:	00000002 	andeq	r0, r0, r2
400190dc:	00000003 	andeq	r0, r0, r3
400190e0:	0000000a 	andeq	r0, r0, sl
400190e4:	00000007 	andeq	r0, r0, r7
400190e8:	00000008 	andeq	r0, r0, r8
400190ec:	00000009 	andeq	r0, r0, r9
400190f0:	00000000 	andeq	r0, r0, r0
400190f4:	00000001 	andeq	r0, r0, r1
400190f8:	00000002 	andeq	r0, r0, r2
400190fc:	00000003 	andeq	r0, r0, r3
40019100:	0000000a 	andeq	r0, r0, sl
40019104:	00000007 	andeq	r0, r0, r7
40019108:	00000008 	andeq	r0, r0, r8
4001910c:	00000009 	andeq	r0, r0, r9

Disassembly of section .data.hwsOsExactDelayPtr:

40019110 <hwsOsExactDelayPtr>:
40019110:	40011845 	andmi	r1, r1, r5, asr #16

Disassembly of section .data.pbsPattern:

40019114 <pbsPattern>:
40019114:	Address 0x40019114 is out of bounds.


Disassembly of section .data.endPattern:

40019118 <endPattern>:
40019118:	0000000e 	andeq	r0, r0, lr

Disassembly of section .data.startPattern:

4001911c <startPattern>:
4001911c:	00000007 	andeq	r0, r0, r7

Disassembly of section .data.readReadyDelayPhaseOffset:

40019120 <readReadyDelayPhaseOffset>:
40019120:	00000004 	andeq	r0, r0, r4
40019124:	00000004 	andeq	r0, r0, r4
40019128:	00000004 	andeq	r0, r0, r4
4001912c:	00000004 	andeq	r0, r0, r4
40019130:	00000006 	andeq	r0, r0, r6
40019134:	00000006 	andeq	r0, r0, r6
40019138:	00000006 	andeq	r0, r0, r6
4001913c:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.flagTwsiInit:

40019140 <flagTwsiInit>:
40019140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gBoardId:

40019144 <gBoardId>:
40019144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12020a02 	andne	r0, r2, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	614d2820 	cmpvs	sp, r0, lsr #16
   8:	6c657672 	stclvs	6, cr7, [r5], #-456	; 0xfffffe38
   c:	4347206c 	movtmi	r2, #28780	; 0x706c
  10:	65722043 	ldrbvs	r2, [r2, #-67]!	; 0x43
  14:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  18:	30322065 	eorscc	r2, r2, r5, rrx
  1c:	32303631 	eorscc	r3, r0, #51380224	; 0x3100000
  20:	632d3632 	teqvs	sp, #52428800	; 0x3200000
  24:	37666134 			; <UNDEFINED> instruction: 0x37666134
  28:	20623333 	rsbcs	r3, r2, r3, lsr r3
  2c:	204b3436 	subcs	r3, fp, r6, lsr r4
  30:	5058414d 	subspl	r4, r8, sp, asr #2
  34:	53454741 	movtpl	r4, #22337	; 0x5741
  38:	20455a49 	subcs	r5, r5, r9, asr #20
  3c:	47494c41 	strbmi	r4, [r9, -r1, asr #24]
  40:	3420294e 	strtcc	r2, [r0], #-2382	; 0x94e
  44:	342e362e 	strtcc	r3, [lr], #-1582	; 0x62e
	...

Disassembly of section .bss:

40020000 <SERDES_EXTERNAL_CONFIG>:
40020000:	00000000 	andeq	r0, r0, r0

40020004 <serdesSeqDb>:
	...

4002006c <ctrlSweepres>:
	...

400202ec <ctrlADLL1>:
	...

4002033c <ctrlLevelPhase>:
	...

4002038c <ctrlADLL>:
	...

400203dc <configFuncInfo>:
	...

40020408 <trainingResult>:
	...

40020420 <gRttNomCS1>:
40020420:	00000000 	andeq	r0, r0, r0

40020424 <mediumFreq>:
40020424:	00000000 	andeq	r0, r0, r0

40020428 <topologyMap>:
40020428:	00000000 	andeq	r0, r0, r0

4002042c <dfsLowFreq>:
4002042c:	00000000 	andeq	r0, r0, r0

40020430 <calibrationUpdateControl>:
40020430:	00000000 	andeq	r0, r0, r0

40020434 <gRttNomCS0>:
40020434:	00000000 	andeq	r0, r0, r0

40020438 <trainEdgeCompare>:
	...

40020439 <traintrainCsType>:
40020439:	00000000 	andeq	r0, r0, r0

4002043c <trainingRes>:
	...

4002057c <trainIfAcess>:
4002057c:	00000000 	andeq	r0, r0, r0

40020580 <trainControlElement>:
	...

40020581 <trainPattern>:
40020581:	00000000 	andeq	r0, r0, r0

40020584 <trainIfSelect>:
40020584:	00000000 	andeq	r0, r0, r0

40020588 <trainDevNum>:
40020588:	00000000 	andeq	r0, r0, r0

4002058c <phyRegBk>:
	...

4002062c <trainResultType>:
	...

4002062d <trainDirection>:
4002062d:	00000000 	andeq	r0, r0, r0

40020630 <trainInitValue>:
40020630:	00000000 	andeq	r0, r0, r0

40020634 <traineSearchDir>:
40020634:	00000000 	andeq	r0, r0, r0

40020638 <trainIfId>:
40020638:	00000000 	andeq	r0, r0, r0

4002063c <trainPupAccess>:
4002063c:	00000000 	andeq	r0, r0, r0

40020640 <trainNumberIterations>:
40020640:	00000000 	andeq	r0, r0, r0

40020644 <trainPupNum>:
40020644:	00000000 	andeq	r0, r0, r0

40020648 <trainCsNum>:
40020648:	00000000 	andeq	r0, r0, r0

4002064c <writeSuppResultTable>:
	...

40020674 <lastVref>:
40020674:	00000000 	andeq	r0, r0, r0
	...

40020679 <interfaceState>:
	...

4002067a <pupState>:
4002067a:	00000000 	andeq	r0, r0, r0
	...

4002067f <vrefWindowSize>:
4002067f:	00000000 	andeq	r0, r0, r0
	...

40020684 <caDelay>:
40020684:	00000000 	andeq	r0, r0, r0

40020688 <currentVref>:
40020688:	00000000 	andeq	r0, r0, r0
	...

4002068e <lastValidWindow>:
	...

40020698 <limVref>:
40020698:	00000000 	andeq	r0, r0, r0
	...

4002069e <currentValidWindow>:
	...

400206a8 <ddrDevAttributes>:
	...

400206b8 <hwsServerRegSetFuncPtr>:
400206b8:	00000000 	andeq	r0, r0, r0

400206bc <hwsServerRegGetFuncPtr>:
400206bc:	00000000 	andeq	r0, r0, r0

400206c0 <gtStatus>:
400206c0:	00000000 	andeq	r0, r0, r0

400206c4 <trainStatus>:
	...

400206c5 <pbsDelayPerPup>:
	...

400206ed <MinADLLPerPup>:
400206ed:	00000000 	andeq	r0, r0, r0
	...

400206f2 <MaxPBSPerPup>:
400206f2:	00000000 	andeq	r0, r0, r0
	...

400206f7 <PupState>:
400206f7:	00000000 	andeq	r0, r0, r0
	...

400206fc <ADLL_SHIFT_Lock>:
400206fc:	00000000 	andeq	r0, r0, r0
	...

40020701 <MinPBSPerPup>:
40020701:	00000000 	andeq	r0, r0, r0
	...

40020706 <MaxADLLPerPup>:
40020706:	00000000 	andeq	r0, r0, r0
	...

4002070b <Result_MAT_RX_DQS>:
	...

40020720 <nominalAdll>:
	...

40020734 <ADLL_SHIFT_val>:
40020734:	00000000 	andeq	r0, r0, r0
	...

40020739 <Result_MAT>:
	...

40020761 <ResultAllBit>:
	...

40020789 <busStartWindow>:
	...

40020793 <busEndWindow>:
	...

4002079d <centralizationState>:
4002079d:	00000000 	andeq	r0, r0, r0
400207a1:	00000000 	andeq	r0, r0, r0

400207a4 <siliconDelay>:
400207a4:	00000000 	andeq	r0, r0, r0

400207a8 <staticConfig>:
	...

400207b4 <silicon>:
400207b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isValidateWindowPerPup:

400207b8 <isValidateWindowPerPup>:
	...

Disassembly of section .bss.isValidateWindowPerIf:

400207b9 <isValidateWindowPerIf>:
	...

Disassembly of section .bss.isRunLevelingSweepTests:

400207ba <isRunLevelingSweepTests>:
	...

Disassembly of section .bss.startXsbOffset:

400207bc <startXsbOffset>:
400207bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isRegDump:

400207c0 <isRegDump>:
	...

Disassembly of section .bss.dqMapTable:

400207c4 <dqMapTable>:
400207c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rlMidFreqWA:

400207c8 <rlMidFreqWA>:
400207c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.effective_cs:

400207cc <effective_cs>:
400207cc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isPllBeforeInit:

400207d0 <isPllBeforeInit>:
	...

Disassembly of section .bss.trainingStage:

400207d1 <trainingStage>:
	...

Disassembly of section .bss.lowFreq:

400207d2 <lowFreq>:
	...

Disassembly of section .bss.windowMemAddr:

400207d4 <windowMemAddr>:
400207d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg0Val:

400207d8 <PhyReg0Val>:
400207d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.delayEnable:

400207dc <delayEnable>:
400207dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.xsbValidateType:

400207e0 <xsbValidateType>:
400207e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.firstActiveIf:

400207e4 <firstActiveIf>:
400207e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.debugMode:

400207e8 <debugMode>:
400207e8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg2Val:

400207ec <PhyReg2Val>:
400207ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.max_cs.2772:

400207f0 <max_cs.2772>:
400207f0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3TipCentralizationSkipMinWindowCheck:

400207f4 <ddr3TipCentralizationSkipMinWindowCheck>:
400207f4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddrDevAttrInitDone:

400207f8 <ddrDevAttrInitDone>:
400207f8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.topologyMapDb:

400207fc <topologyMapDb>:
400207fc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.Ac3PackageRoundTripDelayArray:

40020800 <Ac3PackageRoundTripDelayArray>:
	...

Disassembly of section .bss.uiXorRegsMaskBackup:

400208a0 <uiXorRegsMaskBackup>:
	...

Disassembly of section .bss.uiXorRegsCtrlBackup:

400208b4 <uiXorRegsCtrlBackup>:
400208b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsBaseBackup:

400208b8 <uiXorRegsBaseBackup>:
	...

Disassembly of section .bss.ddr3TipSpecialRxRunOnceFlag:

400208cc <ddr3TipSpecialRxRunOnceFlag>:
	...

Disassembly of section .bss.endIf:

400208d0 <endIf>:
400208d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.startIf:

400208d4 <startIf>:
400208d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.wlDebugDelay:

400208d8 <wlDebugDelay>:
400208d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.staticInitControllerConfig:

400208dc <staticInitControllerConfig>:
400208dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.serverBaseAddr:

400208e0 <serverBaseAddr>:
400208e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.initDone.2747:

400208e4 <initDone.2747>:
400208e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.baseAddr.1319:

400208e8 <baseAddr.1319>:
400208e8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.hwsDeviceSpecUnitInfo:

400208ec <hwsDeviceSpecUnitInfo>:
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c010001 	wstrbvc	wr0, [r1], #-1
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	4000669c 	mulmi	r0, ip, r6
  1c:	000001ec 	andeq	r0, r0, ip, ror #3
  20:	0000000c 	andeq	r0, r0, ip
  24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  28:	7c010001 	wstrbvc	wr0, [r1], #-1
  2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	400068a8 	andmi	r6, r0, r8, lsr #17
  3c:	00000220 	andeq	r0, r0, r0, lsr #4
