Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jul 02 21:58:23 2017
| Host         : RAICHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: main_cnc/anim_clock/clktest_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: main_cnc/state_clock/clktest_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[0]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[10]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[1]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[2]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[3]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[4]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[5]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[6]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[7]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[8]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: my_background/vcount_out_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.680        0.000                      0                 1214        0.026        0.000                      0                 1214        3.000        0.000                       0                   450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.680        0.000                      0                 1214        0.026        0.000                      0                 1214       11.520        0.000                       0                   446  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.680ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 1.040ns (12.402%)  route 7.346ns (87.598%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.959     2.937    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.150     3.087 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_16__0/O
                         net (fo=24, routed)          4.339     7.426    tree/draw_image_rect/ADDRARDADDR[0]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.774    23.106    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.106    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 15.680    

Slack (MET) :             15.756ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 1.014ns (11.904%)  route 7.504ns (88.096%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.959     2.937    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X33Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.061 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_9/O
                         net (fo=24, routed)          4.497     7.558    tree/draw_image_rect/ADDRARDADDR[7]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 15.756    

Slack (MET) :             15.966ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 1.014ns (12.205%)  route 7.294ns (87.795%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.620     2.598    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X29Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.722 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_4/O
                         net (fo=24, routed)          4.625     7.348    tree/draw_image_rect/ADDRARDADDR[12]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                 15.966    

Slack (MET) :             15.975ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 1.014ns (12.220%)  route 7.284ns (87.780%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.827     2.806    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X29Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_5/O
                         net (fo=24, routed)          4.409     7.338    tree/draw_image_rect/ADDRARDADDR[11]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 15.975    

Slack (MET) :             15.987ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 1.014ns (12.237%)  route 7.272ns (87.763%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.677     2.655    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I2_O)        0.124     2.779 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_10/O
                         net (fo=24, routed)          4.547     7.326    tree/draw_image_rect/ADDRARDADDR[6]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                 15.987    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 1.014ns (12.242%)  route 7.269ns (87.758%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.640     2.618    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.742 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_14/O
                         net (fo=24, routed)          4.581     7.323    tree/draw_image_rect/ADDRARDADDR[2]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             16.012ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_1_4/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 1.040ns (12.923%)  route 7.008ns (87.077%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 23.477 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.959     2.937    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.150     3.087 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_16__0/O
                         net (fo=24, routed)          4.001     7.088    tree/draw_image_rect/ADDRARDADDR[0]
    RAMB36_X2Y4          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_1_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.473    23.477    tree/draw_image_rect/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_1_4/CLKARDCLK
                         clock pessimism              0.484    23.961    
                         clock uncertainty           -0.087    23.874    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.774    23.100    tree/draw_image_rect/pixel_addr_reg_1_4
  -------------------------------------------------------------------
                         required time                         23.100    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 16.012    

Slack (MET) :             16.018ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.014ns (12.282%)  route 7.242ns (87.718%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.823     2.801    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X36Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.925 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_3/O
                         net (fo=24, routed)          4.371     7.296    tree/draw_image_rect/ADDRARDADDR[13]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 16.018    

Slack (MET) :             16.088ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_1_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 1.014ns (12.396%)  route 7.166ns (87.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 23.477 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.959     2.937    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X33Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.061 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_9/O
                         net (fo=24, routed)          4.159     7.220    tree/draw_image_rect/ADDRARDADDR[7]
    RAMB36_X2Y4          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_1_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.473    23.477    tree/draw_image_rect/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_1_4/CLKARDCLK
                         clock pessimism              0.484    23.961    
                         clock uncertainty           -0.087    23.874    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    23.308    tree/draw_image_rect/pixel_addr_reg_1_4
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 16.088    

Slack (MET) :             16.112ns  (required time - arrival time)
  Source:                 main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 1.014ns (12.424%)  route 7.147ns (87.576%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.552    -0.960    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X30Y58         FDRE                                         r  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  main_cnc/duck1_sprite/draw_image/hcount_out_reg[3]__0/Q
                         net (fo=5, routed)           0.991     0.549    main_cnc/duck1_sprite/draw_image/bus_cnc[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124     0.673 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18/O
                         net (fo=3, routed)           0.608     1.281    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_18_n_0
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.405 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20/O
                         net (fo=1, routed)           0.449     1.855    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.979 f  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_17/O
                         net (fo=28, routed)          0.794     2.773    main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.897 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg_0_0_i_2/O
                         net (fo=24, routed)          4.305     7.202    tree/draw_image_rect/ADDRARDADDR[14]
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         1.479    23.483    tree/draw_image_rect/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  tree/draw_image_rect/pixel_addr_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    23.967    
                         clock uncertainty           -0.087    23.880    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.314    tree/draw_image_rect/pixel_addr_reg_0_4
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                 16.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bush/draw_image_rect/hcount_out_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.203%)  route 0.234ns (58.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.557    -0.624    bush/draw_image_rect/clk_out1
    SLICE_X30Y64         FDRE                                         r  bush/draw_image_rect/hcount_out_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bush/draw_image_rect/hcount_out_reg[2]__0/Q
                         net (fo=2, routed)           0.234    -0.226    foreground/draw_image_rect/vbDelay/bus_bush[1]
    SLICE_X38Y64         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.824    -0.865    foreground/draw_image_rect/vbDelay/video_bus_in[0]
    SLICE_X38Y64         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][2]_srl3/CLK
                         clock pessimism              0.503    -0.361    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.252    foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][2]_srl3
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bush/draw_image_rect/hcount_out_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.870%)  route 0.237ns (59.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.557    -0.624    bush/draw_image_rect/clk_out1
    SLICE_X30Y64         FDRE                                         r  bush/draw_image_rect/hcount_out_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bush/draw_image_rect/hcount_out_reg[4]__0/Q
                         net (fo=2, routed)           0.237    -0.223    foreground/draw_image_rect/vbDelay/bus_bush[3]
    SLICE_X38Y64         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.824    -0.865    foreground/draw_image_rect/vbDelay/video_bus_in[0]
    SLICE_X38Y64         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][4]_srl3/CLK
                         clock pessimism              0.503    -0.361    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.253    foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 bush/draw_image_rect/hcount_out_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.198%)  route 0.234ns (58.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.557    -0.624    bush/draw_image_rect/clk_out1
    SLICE_X30Y64         FDRE                                         r  bush/draw_image_rect/hcount_out_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bush/draw_image_rect/hcount_out_reg[1]__0/Q
                         net (fo=2, routed)           0.234    -0.226    foreground/draw_image_rect/vbDelay/bus_bush[0]
    SLICE_X38Y64         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.824    -0.865    foreground/draw_image_rect/vbDelay/video_bus_in[0]
    SLICE_X38Y64         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][1]_srl3/CLK
                         clock pessimism              0.503    -0.361    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.259    foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][1]_srl3
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bush/draw_image_rect/vcount_out_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.592%)  route 0.226ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.556    -0.625    bush/draw_image_rect/clk_out1
    SLICE_X34Y65         FDRE                                         r  bush/draw_image_rect/vcount_out_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  bush/draw_image_rect/vcount_out_reg[7]__0/Q
                         net (fo=3, routed)           0.226    -0.251    foreground/draw_image_rect/vbDelay/bus_bush[16]
    SLICE_X38Y65         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.823    -0.866    foreground/draw_image_rect/vbDelay/video_bus_in[0]
    SLICE_X38Y65         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][18]_srl3/CLK
                         clock pessimism              0.503    -0.362    
    SLICE_X38Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.306    foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][18]_srl3
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bush/draw_image_rect/vcount_out_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.174%)  route 0.240ns (61.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.556    -0.625    bush/draw_image_rect/clk_out1
    SLICE_X34Y65         FDRE                                         r  bush/draw_image_rect/vcount_out_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  bush/draw_image_rect/vcount_out_reg[5]__0/Q
                         net (fo=5, routed)           0.240    -0.238    foreground/draw_image_rect/vbDelay/bus_bush[14]
    SLICE_X38Y65         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.823    -0.866    foreground/draw_image_rect/vbDelay/video_bus_in[0]
    SLICE_X38Y65         SRL16E                                       r  foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][16]_srl3/CLK
                         clock pessimism              0.503    -0.362    
    SLICE_X38Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.298    foreground/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][16]_srl3
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_cnc/duck1_sprite/draw_image/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.557    -0.624    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X29Y65         FDRE                                         r  main_cnc/duck1_sprite/draw_image/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  main_cnc/duck1_sprite/draw_image/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.117    -0.367    tree/draw_image_rect/vbDelay/bus_cnc[26]
    SLICE_X30Y65         SRL16E                                       r  tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.823    -0.866    tree/draw_image_rect/vbDelay/clk_out1
    SLICE_X30Y65         SRL16E                                       r  tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][32]_srl2/CLK
                         clock pessimism              0.275    -0.591    
    SLICE_X30Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.482    tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][32]_srl2
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 main_cnc/duck1_sprite/draw_image/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_cnc/duck1_sprite/my_image_rom/rgb_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.157%)  route 0.468ns (76.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.559    -0.622    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X33Y61         FDRE                                         r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg[7]/Q
                         net (fo=6, routed)           0.468    -0.013    main_cnc/duck1_sprite/my_image_rom/sel[9]
    RAMB36_X1Y12         RAMB36E1                                     r  main_cnc/duck1_sprite/my_image_rom/rgb_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.871    -0.818    main_cnc/duck1_sprite/my_image_rom/clk_out1
    RAMB36_X1Y12         RAMB36E1                                     r  main_cnc/duck1_sprite/my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.503    -0.315    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.132    main_cnc/duck1_sprite/my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 main_cnc/duck1_sprite/draw_image/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.557    -0.624    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X29Y65         FDRE                                         r  main_cnc/duck1_sprite/draw_image/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  main_cnc/duck1_sprite/draw_image/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.370    tree/draw_image_rect/vbDelay/bus_cnc[25]
    SLICE_X30Y65         SRL16E                                       r  tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.823    -0.866    tree/draw_image_rect/vbDelay/clk_out1
    SLICE_X30Y65         SRL16E                                       r  tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][31]_srl2/CLK
                         clock pessimism              0.275    -0.591    
    SLICE_X30Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.489    tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][31]_srl2
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_cnc/duck1_sprite/draw_image/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            main_cnc/duck1_sprite/my_image_rom/rgb_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.996%)  route 0.472ns (77.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.559    -0.622    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X33Y61         FDRE                                         r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  main_cnc/duck1_sprite/draw_image/pixel_addr_reg[6]/Q
                         net (fo=6, routed)           0.472    -0.009    main_cnc/duck1_sprite/my_image_rom/sel[8]
    RAMB36_X1Y12         RAMB36E1                                     r  main_cnc/duck1_sprite/my_image_rom/rgb_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.871    -0.818    main_cnc/duck1_sprite/my_image_rom/clk_out1
    RAMB36_X1Y12         RAMB36E1                                     r  main_cnc/duck1_sprite/my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.503    -0.315    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.132    main_cnc/duck1_sprite/my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_cnc/duck1_sprite/draw_image/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.560    -0.621    main_cnc/duck1_sprite/draw_image/clk_out1
    SLICE_X31Y59         FDRE                                         r  main_cnc/duck1_sprite/draw_image/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  main_cnc/duck1_sprite/draw_image/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.364    tree/draw_image_rect/vbDelay/bus_cnc[22]
    SLICE_X30Y57         SRL16E                                       r  tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_ctrl/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_ctrl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_ctrl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_ctrl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_ctrl/inst/clkout1_buf/O
                         net (fo=444, routed)         0.828    -0.861    tree/draw_image_rect/vbDelay/clk_out1
    SLICE_X30Y57         SRL16E                                       r  tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][23]_srl2/CLK
                         clock pessimism              0.256    -0.605    
    SLICE_X30Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.490    tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][23]_srl2
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y11     tree/draw_image_rect/pixel_addr_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y9      tree/draw_image_rect/pixel_addr_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y10     tree/draw_image_rect/pixel_addr_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y12     tree/draw_image_rect/pixel_addr_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y10     tree/draw_image_rect/pixel_addr_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y11     tree/draw_image_rect/pixel_addr_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y6      tree/draw_image_rect/pixel_addr_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y8      tree/draw_image_rect/pixel_addr_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y7      tree/draw_image_rect/pixel_addr_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y9      tree/draw_image_rect/pixel_addr_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][22]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][23]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][24]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][25]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][26]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][27]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][28]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][29]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y65     bush/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y65     bush/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y65     tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][31]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y65     tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][32]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y65     tree/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][33]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][22]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][23]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y66     bush/draw_image_rect/vbDelay/delay_stage[1].del_mem_reg[1][24]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y62     tree/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y62     tree/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y62     tree/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y62     tree/draw_image_rect/vbDelay/delay_stage[2].del_mem_reg[2][19]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_ctrl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT



