================================================================================ 
Commit: 3d7fdffd104d0350e3a78f393599474a46d7fbdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:19:10 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for MTL 4122_21 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: a9b350f22c07cb7afed436486870abcd2bc97733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:23 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_21

Hsd-es-id: N/A"
Original commit date: Wed Aug 28 06:04:05 2024 -0700
Original commit hash: 0f2e8bfc9a2152b7ec08eb9cef84a4667f46c127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f718c0784369783a534f90240a682801418e5799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:18 2024 +0530 
-------------------------------------------------------------------------------- 
Production Signed IFWIs WW16.2.2 On Fail to Allow Entry to BIOS Menu

[Issue Description]
Production IFWI Not Allow Entry to BIOS Menu

[Resolution]
Revert "[MTL] set VarConOut and VarConIn as NULL"

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14022562211
Original commit date: Wed Aug 28 14:48:27 2024 +0530
Change-Id: I113f10096cf6d065d0582c83c331725da91cfa42
Original commit hash: 4108e39c29bcd3646322905398e69415d941227f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: c569905d8935f3a0a3bf60140c6039d24a290d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:33:22 2024 -0700
Change-Id: I7199e194017ee8eb019a1173e6191211ffa4d6bb
Original commit hash: a1d9f691582cc3674d4fc1fc6381435ce50ce771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f10f8f1fcc159b3df75656dde8fb7420974a4a7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:30:06 2024 -0700
Change-Id: I926ce14583d84e2f3a5b70b1c39b92e26d49f089
Original commit hash: 700119548fdaf91b89e7d3fd5f0412b806b3f3dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54fbd1d1ae30788d2e63af48836d22b278ce75bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 ] Only LP5 CMOS "VDDQ=750mV" for freq > 7467 and VDDQ...

[Feature Description]
1) MRC must set LP5 CMOS VDDQ as follows,
If datarate > 7467 : "VDDQ = 750mV"
If datarate > 6400 : "VDDQ = 725mV"
If datarate > 5400 : "VDDQ = 700mV"
2) MRC must keep LP5 NMOS "VDDQ = 500mV"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023232775
Original commit date: Tue Aug 20 20:15:04 2024 -0700
Change-Id: I051820ac08bf4c581a58dc75be2594066914dc3b
Original commit hash: 5bfa30bb14ed10e68d141129a87a00d6b190d2b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 4e58ed03eb083f6adab96748e72af7944b15c2d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:27:19 2024 -0700
Change-Id: I1c1aa99fafb1e78f82d0380fe7f5a377f8025ea4
Original commit hash: 0e9b4c0e53f180aa95bbe7248c9d4369fef8e14d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53d7837980ee13bc25920d0b0027f84bddcefe9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:03 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-U ARL-H | LP5] Vendor code for "+32" change not working as expected

[Issue Description]
Vendor specific for LP5 2R "WckPi+32" code change is applied even
if "WCK Offset" BIOS Menu option is disabled.

[Resolution]
MRC must check if the "WCK Offset" input option is enabled before
applying the Vendor specific for LP5 2R "WckPi+32" code change.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023232197
Original commit date: Tue Aug 20 19:05:22 2024 -0700
Change-Id: I167d1dd994d0ec137a369cc3bb180c93c75bb9b1
Original commit hash: 1b2bac99fa59dfaff9314e0533e3426ac8fe81ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 044d2d29aad3dd5e2cb00978023e7bfe490428b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:14:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:21:05 2024 -0700
Change-Id: I80e29275b3bdc6e7a34020d194890b2e110f6153
Original commit hash: 8db634a467b71fc71df7d31ff1d89476e68848c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8fcec048711c62a672fc260315cb1a4ef4b7a776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | DDR5] Support 6400G2 BW point on DDR5 platform

[Feature Description]
1) MRC must set the following POR ARL-H due to "PnP" better performance:
"DDR5 Case1: 6400 is max data rate for DDR5 and 3200 is the max qclk"
"ARL-H SAGV points. 3200G4, 4800G4, 6000G4 and 6400G2"

"DDR5 Case2: 5600 is the max data rate for DDR5 (MAX_F_DDR5 <= 5600)"
"ARL-H SAGV points. 3200G4, 4800G4, 5200G4 and 5600G2"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14023199482
Original commit date: Wed Jun 5 00:23:55 2024 -0700
Change-Id: I5bad8f1accbc068aea7d835a08d9309840bdefb9
Original commit hash: c69089001fa9e13c8c750ad7624c35b492ceed65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: e18b68bc76a98beec68e33be17cbeceda79f16b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:20:34 2024 -0700
Change-Id: I52614fca669ce505a1d4898c0ee8e7146d004189
Original commit hash: ee17db6ff75beb9bad18a50f2feeb3406b25c87f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60073953c6449f03656e64731f7f95580be72a40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] 1DPC split rank not enabled for DDR5

[Issue Description]
By default the 1DPC split rank feature is disable when
the expectation that it should be enabled for ARL

[Resolution]
Edit default value to be enabled and if MTL detected, disabled option

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114394
Original commit date: Thu Aug 8 18:38:36 2024 -0700
Change-Id: I9a9b5960df9d6007e3edea92bbe9350c6201b9a5
Original commit hash: cac92b6aee4a61ad8c4d68e6e77c4c2331017d03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 49b4ca89e0a1d39ca1fb7184792fb964f70e3a11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:19:54 2024 -0700
Change-Id: I5556c6e77dffbd20fbfb61f5ea21cea9acd962c4
Original commit hash: 30dd86e396f24f928b44223be560b50631841700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e37ade63d2d61390cc18a8ef5b1b9ffc3793acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] IBECC EC DIS knob in MrcIbecc

[Feature Description]
IBECC_EC_DIS must be set alongside other IBECC CRs
before IBECC_ACTIVATE is set.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020391007
Original commit date: Fri Aug 16 11:23:56 2024 -0700
Change-Id: Icf1d334d8f9dce883300a2e8173620d7729e6248
Original commit hash: d45300092944975056e09a4f65a0ed9e50a107ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 142dc894743db9c60a9bd484cc9246bed3460f07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:19:08 2024 -0700
Change-Id: I042de68cfbb4a39e8955283e4a4a2a84f58179ea
Original commit hash: f2712642b54764c0d628e3b51a71f877df6b8c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5487eb1d880f76066fce6afa19fabd8f7b4d581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] LP5X Memory JEDEC spec violation (tINIT4) on Init...

[Feature Description]
1) MRC must save and set "MC_SCHED_SECOND_CBIT.dis_ck_tristate" before
"tINIT3" and restore at the end of "MRC LP5 Jedec Reset" function
in order to comply with "tINIT4 JEDEC spec".

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023199476
Original commit date: Mon Jul 22 21:12:20 2024 -0700
Change-Id: I3af00fd7510dac76bbbf3fa7425ebc7b070a55fb
Original commit hash: d595f050f668cf783cc165ef2351e37a5f10a76b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 8d9cf6ae97c11036d8acd8ad5a6f523056c9b069 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:17:37 2024 -0700
Change-Id: I0093af67bfea4794f70be8afc3e481cffb18ac2e
Original commit hash: 60a7244a5dbe9c5a06ddf9842d728ca95e975043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a7ad0a4b19c7bc535ad6e6c503dbcc1536961e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 14 17:56:59 2024 -0700
Change-Id: Id078a306d3047a46b58c975772dcca2be1fb3f29
Original commit hash: 0af652144ca740d92069f3e21bab663ebe133384

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab73640690e5306e0ceb3fb020a35d96967a9348 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 14 17:55:33 2024 -0700
Change-Id: I45854f8a14368cadaf148af7741831acdf641feb
Original commit hash: af8ebe75f251c9f0e9857b6f3f1d24c4e76ce147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04f2c99138cf95a50a33332a4f82ea2506ac4599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D...

[Feature Description]
1) MRC must set a non-zero "VccSa Interpolated delta" value in SSKPD
before "PLL Lock" at "Qclk = 2100MHz", with a resolution of
"10mV per-bit".
2) MRC must define "VccSa Interpolated delta"
in "SSKPD[27:24]" bit fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023185344
Original commit date: Fri Jul 26 16:45:33 2024 -0700
Change-Id: I911149d5c926bf6adc7315805851ec4f42df7819
Original commit hash: 84995bd9fb57f52f882caf5027a4c5ce3cdaeb9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 2618f86f81c0e98e0d07b35d06379c3ea279d9ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:45:31 2024 -0700
Change-Id: Ib326f820101707c4f5139f7728df94554cbd974e
Original commit hash: 765f9633bda7656acc4160ecce141f81d18a4e8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77ed3a80900cfa57fbe85ba2d37563337963459b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] CMOS/NMOS Voltage Changes

[Feature Description]
Voltage for nmos/cmos frequency brackets have
been adjusted as a power saving measure. Vinse
WCK high and low were also violating the JEDEC
limit for 8400 G4 and have been remedied with the
CaVref/NMOS vddq changes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299135
Original commit date: Fri Jul 26 09:50:32 2024 -0700
Change-Id: I4de410ec445c82e823e276e431700f49c0111bcb
Original commit hash: e073f378076ad841b3508b51245591f6a9f5eb4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 70587fe011d3a62e5f7588d10a3fe5ab78d1a143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:21 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:20:19 2024 -0700
Change-Id: I1921cd7cadd5f919e7f129a91c352873cf0a6a1e
Original commit hash: edd7e59a275ae93776e00a269007aeea57defd91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed0fac373a4360e66e0607d849f718ef2d5b63b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:18 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Decrease VDDQ to lowest possible level in NMOS mode

[Feature Description]
1. Set LP5 NMOS mode VDDQ to 400mV for ARL only.
2. Pull down initial LP5 NMOS Tx Vref by 5 ticks and initial
CAC Vref by 10 ticks for ARL only.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22020133185
Original commit date: Fri May 31 09:31:48 2024 -0700
Change-Id: I5cb93a967df979ca2a2b4c1d5a69f92856cb63d5
Original commit hash: 16180d7bbd2a9224c345a01ac63a124dcb65cc55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 9a2b6b5e849ff9fcb3899860c653cb0b815a9bd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:13:48 2024 -0700
Change-Id: Ie51b9e3b4ace5f8baf88e2a334760c0422d5c4a2
Original commit hash: 51b2657e37aa3d0ede75f5f68569fe8830ba7969

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8559a9aa7a4ca67e4ddb1b3ef1780ab4d4ad4e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:12 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Implement Override for initial DDR5 TxVref value

[Feature Description]
Implement Override for initial DDR5 TxVref value. TxVrefOverride shall
be (0=AUTO) and values from 350 to 975, in increments of 5. This will
represent a percentage (35% to 97.5%), where each increment
represents a change of 0.5%. When TxVrefOverride is 0=AUTO or not
valid range, MRC shall use the default TxVref value already
implemented.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023090589
Original commit date: Thu Aug 8 12:12:31 2024 -0700
Change-Id: I4f5ccc0078fe9d47d4ed93b895b9f07e087d592d
Original commit hash: 18a50525594908ab7379b4c4280a0172df81d493

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9dee0a0c037f24138e50c7f0751d248d07f8bdeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:12:00 2024 -0700
Change-Id: I3f372ce45a0a15e49f7fc7c084b3cc839392decc
Original commit hash: 0fc7234b67259bdd5285aa6eecaba5fc2b1e15ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fdc485f617c6a6acc5f2b76dedd95d7b7dcca2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs...

[Issue Description]
When a DDR5 Mixed DIMM x16 vendor configuration includes specific vendor
MRC fails during Write Leveling training.

[Resolution]
During DDR5 Write Leveling training MRC detects specific vendor in the
mixed DIMM x16 configuration and applies a common value from the
lower and upper bytes to all DIMMs as when this common value should be
only applied to the specific vendor detected and not to the others in
the mixed DIMMs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22020353137
Original commit date: Wed Aug 7 15:04:01 2024 -0700
Change-Id: I832a77c37322d944c97fef1226a39d78a80938f3
Original commit hash: fbbead11e03000d3d756359232559d3a33cec568

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 48da5dce62aa4237c2d7cb832a794887f4a15e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:11:13 2024 -0700
Change-Id: I65ed601f3243d06e60f0b77efd1dd218377f84b1
Original commit hash: 651fb1ed3c25f6bc962f05f8438d045afbf97066

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9bbde8686d35e1f63c9f4fbf9098272eeb048a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:13:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss...

[Feature Description]
MRC must perform "IoReset" before a DLL Reset to avoid an unlocked DLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114459
Original commit date: Thu Aug 8 18:09:57 2024 -0700
Change-Id: I55b4babdd06856eb8194047495337c03daf5ad34
Original commit hash: a4f99e1f69ec87e48144ab0d4d0f5369ef31aec8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c6a6323660e8442896b47d1046dc6ce11eca96fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:10:08 2024 -0700
Change-Id: Ia4ca6791d0b1503a762d5f3554e2529476ee3d19
Original commit hash: 79c8b56b0dbd326b4419198e864000a31deef5e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 198600090ff9f6fee0b852af6a7408a102d79af8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL H | LP5] LP5 SaGv G4 Order Change

[Feature Description]
MC design team has noted performance and power
efficiency improvements for LP5 when all SaGv
points are Gear 4 in ascending order.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020358794
Original commit date: Fri Aug 2 14:37:18 2024 -0700
Change-Id: I240124c4848b9d20d45e8b2eda2a22dfcd771e7d
Original commit hash: 92f2d1bc2064cb9d60593b40f2272ee572e97f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6198fab4f72fdafe4bb60bc16e11e18421a0bc25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:08:51 2024 -0700
Change-Id: Ic84c6f2ce493b8b3e8575bc70b82be15e2f718e5
Original commit hash: 8e9d1092b0905cbaaf8056674a3a7a75653b4d52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6e4adbf4f763a6fcbf9e9585d94193ddbf19f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:49 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable

[Feature Description]
Utilize MrcBoardDesignFreqCheck to set MaxFreq to align FreqMax with
POR frequency when SAGV is disabled
1. Update UdimmSDaisy, SoDimmSDaisy, SoDimmHxTee based on POR FreqMax
2. Set BoardStackUp to Freq Limited
2. Set BoardTopology accordingly (0 - Daisy for LGA, 1 - Tee for BGA)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl, MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15016587333
Original commit date: Wed Aug 7 15:28:16 2024 +0800
Change-Id: I189f1982900123737251ea8aab94cab5c5bd3f0b
Original commit hash: 1feb014cd44cecd534256680edef7561a8043666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 869b9dd8c765d5e336f14389935badd6b98d0496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:53:26 2024 -0700
Change-Id: I6984afeaedf6cacfdae5c2d69e750fadd1c0a919
Original commit hash: 344bc868b27aea78c735e1a0d34e774435009d42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c11521bbf8c0794479539101d52d07cefdf4d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:43 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal

[Feature Description]
Set MrcSafeMode[2] MRC_SAFE_VCC_CLK_IOG to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016583698
Original commit date: Wed Aug 7 10:51:56 2024 +0800
Change-Id: Ia08727a3b7ef957ac8ef03242f64d7644b627334
Original commit hash: 693dab34776c4433e0118567929035c85190ce6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 02edf5e148d1945345a73a9025cf4b44172addc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:52:41 2024 -0700
Change-Id: I82b6c22450f0851c2e62e9fa441a77c94c5a9bc0
Original commit hash: a77fbb85dc451139205ca780680a3a47a53e72bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b4a7720acce4b9c14b33ca706ad81d38fe51d0fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] MRC Cap Lp5 Freq for 7500+ frequencies

[Feature Description]
For T3 boards, when a LP5 has a frequency over 7500, then
cap the frequency to 7467 for WP2.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22020335882
Original commit date: Fri Aug 2 06:38:54 2024 -0700
Change-Id: I093dccfc20d6325d5096c46092e28bdec0430410
Original commit hash: 322d54c75672e21a116ae26d94451b4c22be9325

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 7a06cf569bbff4d1481a73171bf5f09193724970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:51:44 2024 -0700
Change-Id: I93cc5cd51fcac2b2777a5675a749282a8ecf913e
Original commit hash: 40cac23f3672037dd639a049d1c2c837b540bf27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c11ead70b07b2a187e1eca07b11a3d9df5f30fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:50:33 2024 -0700
Change-Id: I6edc56b6d0609611fecb21fb84084d4539657550
Original commit hash: 91a7ec11ede46685dd88f176a77a0a89f651ea4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3280d325991390ec4bda46c2fe925274f2e4547c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:27 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Boot Time Optimizations

[Feature Description]
Don't run VA traffic in Read MPR to reduce boot time

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016566559
Original commit date: Fri Aug 2 11:32:20 2024 +0800
Change-Id: I8bdc8d3a326e575e0e0408d4752a4835ca493c5b
Original commit hash: f7b63c24417d1f1bd73848ba8a1d6ffcf5d1f4f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 090c951486dbca3bf1ea0739d82761182f14b17b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:14:03 2024 -0700
Change-Id: I6535c1251b8e97aca3f1ab7083427b18a398ac38
Original commit hash: a28eabb800514b3f555097268205528db43f7cdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84caed6ca950a8a9ad708a227515bc8dfc9b6961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:21 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL_H][LPCAMM] Unit shows low RecEnDelay with 2R vendor at 7467-G4

[Feature Description]
MRC must retrain when SAGV is disabled and LP5 vendor is detected
in order to apply the correct DqsOdtCompOffset and ReadODT settings
at Frequency > 5400.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P LP5

Hsd-es-id: 22020335735
Original commit date: Tue Jul 23 18:20:36 2024 -0700
Change-Id: Iaa62956eb0f6fb3fa4a7190cdcbca0c35f9b59c0
Original commit hash: e3992089edc34a8c50b3add579d97ed46397139c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 65bf31af2d282fadd261998d7ecae99bdd4b734f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:13:33 2024 -0700
Change-Id: Ie4e67cf658b7911d9078dd2e35020c3f40ec026d
Original commit hash: 4b6b2ed09a0a88e70687924aa722253b596cfc30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40da8d074195e4061fd573e9befc9b775ebeff69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Adjust IBECC Ec Dis Menu

[Feature Description]
Request from Debug teams to switch the menu option
for IBECC EC Dis to be on the same level as
IBECC parity/operation mode rather than embedded
inside IBECC operation mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020318467
Original commit date: Fri Jul 26 08:38:41 2024 -0700
Change-Id: Ic0f963f8af310c184f11769379041cbe0d35f48d
Original commit hash: e34d0b65b4f82626942d439497000007a2ca271e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8d04d16f2e7462df065d1c92c958b8c0b57c7ff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:31 2024 -0700
Change-Id: I3b17f46c0738ec2293120c0a326eb9fd2afcbbf6
Original commit hash: 318c5f703a6b3c2e118572f76fd1d5c49250d021

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc7f7919528eb32131433b733153045f9f2400b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Use CasLatencies for LPCAMM ID

[Feature Description]
SPD Byte total for CAMM1 actually have always
been 1024 instead of the previously thought 512.
This was used for differentiating CAMM generations.
Instead, MRC will use the discrepancy in Cas
Latency SPD Bytes to discern between CAMM gens.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299016
Original commit date: Mon Jul 22 15:25:00 2024 -0700
Change-Id: Id1b0afca12af88ff436875a7ba638b2bbeeb7978
Original commit hash: 3c6cb3abc2bc757c3329fcabcc5c6a05b248d9bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 26a48414b122e58e4848efe7c9bffca06cd6314b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:01 2024 -0700
Change-Id: I3b4973da0375bee5274ecfb3b1c9b9c9b6b0fa76
Original commit hash: 445cda30ab0bb1a3d9649f0b8a29c3a9f13416c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c0d279d313b3fb928a9f66117f939b5394a78d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:12:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:11:30 2024 -0700
Change-Id: I2784d3b66d3c916b44e5374edd8a6ff68f4e4d78
Original commit hash: 5dbd331093150b808664aad8093da4434e320148

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f98e392f5910aba4fb44fd12e5201dede81ce255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] DIMM CACTLE MR22 register update

[Feature Description]
For MR22 CACTLE:
Add B-Die and set to 2 for -S SODIMM
Revert D-Die to 0 for -S UDIMM
Revert to 0 for all -HX

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016555060
Original commit date: Thu Aug 1 17:17:48 2024 +0800
Change-Id: I668846a36a5f03b8f60819818c6f8279a77dc3e3
Original commit hash: 65930511e2c514de040df45caf4e639b07dd65a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 264302262932e812775ee6a52c36ebd251b9f3f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:10:53 2024 -0700
Change-Id: I0096a9f31cfb6973f525954649b3086766c3cc57
Original commit hash: 409d9defea73c2f7fe5a923aff5141382b903c4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6ac341447fd4d58c62d8ac0b0e84a213de892dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL] MRC: Vendor Timing Change

[Issue Description]
Vendor has noticed with 16Gb dies from failure analysis in which
Rank 0 read can collide with a read or write with Rank 1 DQ/RDQS.

[Resolution]
Vendor provided a solution in which MRC will adopt. A Bios
knob will be implemented to control the solution.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020216296
Original commit date: Mon Jun 24 12:11:26 2024 -0700
Change-Id: Idc4bf287f2362b4216876102b5c3c828bbbbf7d0
Original commit hash: cc6a6ef3c1482b06046f0249438dc2e12fffc0f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 506b5ec81df213758bbadaac128c3c83d47c11ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low/Failed CmdVref

[Feature Description]
Program MR22 CACTLE to improve CmdVref margin for 6400 DIMM:
LGA:
2 for HX A-Die, MC D-Die
1 for HX M-Die
BGA:
1 for HX A-Die, HX M-Die
0 for MC D-Die
Added ShowDdr5Info to Read MR22

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22020276850
Original commit date: Wed Jul 17 13:49:45 2024 +0800
Change-Id: Ie46badbc79ce8dbd83f41fa52b3177d96157a519
Original commit hash: 087e17759960a298af5e3acdad2a2b972b29b372

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 61022b6bd593042d4a89c9b8ffc90867fee4b98b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 15:52:02 2024 -0700
Change-Id: Ide5bef8a7f494aba57996a2cafe99860bd8ac757
Original commit hash: 32b231fbcbab97f21d302ab8058729e29a43a36e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e671bb213b273af3cde10161c25e526245597586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] ECC MCA on UDIMM 24Gb ECC 1Rx8 DIMM

[Issue Description]
Memory above 4GB (Per Channel) is not scrubbed causing ecc error
and MCA

[Resolution]
Modify CPGC Test Setup with Block size based on row bit of 4
1. Update Block_Size_Bits_Row to 4
2. Update Base_Repeats using 2^4 rows
3. Update Block_Repeats by multiplying 0.75 and dividing
updated Base_Repeats
4. Update Bank_Inc to 2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016429906
Original commit date: Thu Jul 4 21:19:50 2024 +0800
Change-Id: Ic4d58240f542213662fb463ad0e71963f1e8feef
Original commit hash: 68f1c2189cda78cc5f0761acb33d368e42a3f573

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: a7e3ae7fdbe92edc8e997c35713212647274bbe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:41 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 15:46:16 2024 -0700
Change-Id: I46bf03358d19a2c4c0c9d10206937363b8c16115
Original commit hash: 521e69e20086b062d725ed25610b70d52302aab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26d346f26873253b7e7b1512bfa557507c6b37f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_20

Hsd-es-id: N/A"
Original commit date: Thu Aug 22 01:13:25 2024 -0700
Original commit hash: 7f34306d90f9f36b71f9ef4e03013e434913dff4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 13f093d15c690c07250dfbbbdca09eb8b36d0fba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_19

Hsd-es-id: N/A"
Original commit date: Mon Aug 12 04:14:08 2024 -0700
Original commit hash: a6bda73699dc676450f693116928f39bc155d182

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6bfe8b1b20bc81c31b3f91f060188565feb33a4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_18

Hsd-es-id: N/A"
Original commit date: Wed Aug 7 23:52:01 2024 -0700
Original commit hash: 82d70e39008ba3fe1ec832a95597674dcf9d43e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97dfc250c8277c7d621389c1df1b990801e8a903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:21 2024 +0530 
-------------------------------------------------------------------------------- 
DSM to disable ACPI Burst Mode should be under the EC def

[Issue Description]
The DSM inside the EC to prevent Windows from utilizing
ACPI Burst Mode for EC accesses less than 2 bytes
(aka ALL Windows access): But it was wrongly added under
USB type C device definition. Very specifically,
Windows OS is expecting to see the DSM under the same as the
HID matching PNP0C09. If they do not find it there, the DSM will not
be invoked and the burst mode will not be disabled.

[Resolution]
Moved DSM method from USB Type device definition to inside EC

Package/Module:
Features

[Impacted Platform]
ALL

Hsd-es-id: 16024849311
Original commit date: Tue Jul 23 17:00:53 2024 +0800
Change-Id: Idf2d61b846a2bdd2f860e38e2e151281379f4e2a
Original commit hash: 50e6c851235836456e8349a73941f72ab10081c6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl

================================================================================ 
Commit: 3721d9be737a4b875c28822170433e91f78441c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 13:04:08 2024 -0700
Change-Id: Ie62b42384d7210d3eaf26f8321f2f4c59dd9dfe2
Original commit hash: 606a4f112f556f85f998497730a3e3f3165141df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29ff652a37db9a3a230d1b70e88420379270d54f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.25

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 13:01:55 2024 -0700
Change-Id: Id2c4fc30ee91eed96d683f0c480ea1d9ffdbfd9a
Original commit hash: f5283a94f9cf4f7ec56d2896a1574b07927a231a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ccae3ae99449480c6a09d8d15c36841587415b7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | DDR5] Disable Clock for unpopulated ranks

[Feature Description]
Disable the clocks for the unpopulated ranks of DDR5. Including CKD
Dimms.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022852682
Original commit date: Wed Jul 10 17:58:14 2024 -0700
Change-Id: Id7f616e411c96cc7ffdc2e940b84cb6329ce8e68
Original commit hash: 1142c803b6af3e19ff56e3aac3685be898a9c776

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h

================================================================================ 
Commit: 39347d775c11090195e25bebea41e651b3643c37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:11:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.24

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 13:01:36 2024 -0700
Change-Id: Iab711625372283c6b1475c88b44f762f47078944
Original commit hash: 7b10992fc1da423a9b0dcd363639c8ec56e9e0f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34c6ebc558511b400bb1a254c27c2b9c51b12d61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | LP5] PC0000 hang update

[Feature Description]
ReadMpr training flow was causing Windows hang upon reboot for LP5
Updated the flow to sweep the full range for LP5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P LP5

Hsd-es-id: 14022851905
Original commit date: Wed Jul 10 09:26:16 2024 -0700
Change-Id: Ie636f2d5965e46bbc7b0e17ad29ec1311b46d590
Original commit hash: 6c93be93bd60be711f69715aedfb8c18d9319888

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 22ddfbb69c18d5932d1082a4a898961aabcd549a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 13:01:14 2024 -0700
Change-Id: I7376cb2deb210aabba74ee3cd5d14aa8a5d0e6eb
Original commit hash: f080572c9db713f43eafbb053c56e3dab037c410

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24e499f13694f56f5a86d089fb13490459c3ffc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] DDR5 2DPC Mixed DIMM FreqMax

[Feature Description]
Provide input knobs to configure FreqMax based on different DIMM
Capacity

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22020089787
Original commit date: Wed May 22 16:29:11 2024 +0800
Change-Id: Id4648e1e3af9725c7e3a685cad147cb9f94202e2
Original commit hash: 458735acb4ab8b5a1d9de44b03968ac4a85c8113

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d40a412da79816ff516d2ade9585c8f7d6be49b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:54:53 2024 -0700
Change-Id: I35957b1c487e348324ad58f7f2fbc26f5ce81903
Original commit hash: 99fcbdd480d5641e497967d0e1203e4baad825d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bd09ce0089f1b7bc83b8e6f4afe1d00a5361cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] 5600 2R observing Low RxDqs Margins

[Feature Description]
Apply 2R2R changes to 2R 5600 DIMM:
Set VrefPMCtrl and BiasPMCtrl to 0
Set ForceRxOn to 1
Disable Delay comp
Skip applying RxvrefTempOffset
Apply RxDqsDelayTempOffset to negate the effect of disable delay comp
Replace IsDdr52RCkd with dc1DPC2R

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016389229
Original commit date: Wed Jul 3 22:44:28 2024 +0800
Change-Id: Iec01c3d1400be15d22ef34008a1e107bf6417a95
Original commit hash: 9b98486a98b183116f7842270218367fe6ef5c16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 827c884102ea1f9ed374fb30adfd38d74d6c0588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:54:38 2024 -0700
Change-Id: I14a4f215e387cec6a0265ff4bf71263f09311f4a
Original commit hash: 212a92ffe4368c4da9fc654f3083310cc0dc306c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2891af94e7f32efc388cf590663f413ace7dcf24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:36 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] WLDelta Update

[Feature Description]
For Turn Around Calculation and DDR5 ODT Timing, use final
WrCr.txdqsdelay instead of txdqsdelay from ExtWL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016353938
Original commit date: Mon Jun 24 16:40:38 2024 +0800
Change-Id: I1b58335ac508fa35922ad2bfc1c540c68c76cc71
Original commit hash: 87109b412dcb9f92e7a9b05ede485178a19669a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 72ef10c09430c14e9d4905f12280e8b144af3e25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:53:02 2024 -0700
Change-Id: Ie495ed47106747ff28a8b8863176aa44d25cb4b1
Original commit hash: b929f2a6660dbf87b5c15b56c6c0c667c0a8d20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 766b184f584137cd8a796aff9306a30bb1bcf8db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:30 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Disable WCK TCO Comp Training

[Feature Description]
WCK TCO Comp training should be disabled as WCK DCC is sufficient.
Also, adding an input knob for WCK TCO Comp training.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
H

Hsd-es-id: 14022677198
Original commit date: Mon Jun 24 16:15:27 2024 -0700
Change-Id: I05f7560173d0fcb411bbc111c33b30c171283564
Original commit hash: 8796f69b675db44c0c1b13e1c8d2787a3bc51869

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6689f49657d7a162c4fbfca57c1cf0b3a362478f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:49:48 2024 -0700
Change-Id: I8a66080b3ae22d57675d4d9e5fe2a5a9bac57695
Original commit hash: 412c6cef4daa54d2925399adabd86bd1d04a6f06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b867a0da8320d370eb9586324c4c5e8cf5efb491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL H | LP5] Initial LP5CAMM2 Support

[Feature Description]
Give MRC the ability to process CAMM2 memory
modules. Aligned with the JEDEC 0.92/1.00 spec.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
H

Hsd-es-id: 22020130612
Original commit date: Thu Apr 25 10:59:42 2024 -0700
Change-Id: If147a4dbf59bcc3e878fd76a5309007aba20527a
Original commit hash: 4e6e2ca9c8bd4514aa75587306deb2393dd431fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: d342a2b5b7540d1cb556b1a989fc5b48765fe88e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:49:31 2024 -0700
Change-Id: I26920baeb605fd4fe5fa6041c911decdbff56eba
Original commit hash: 2fd9867491d9c4465c1f52a46e4bbcd6f0a55f66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66cf025eb7ca72b546e15a55e73232d19e7d853d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:16 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL_H] UPM table limits update

[Feature Description]
Update the limits in the UPM table to make it easier to pass
cold and fast boot retrain margin checks.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
H

Hsd-es-id: 22020230669
Original commit date: Thu Jun 27 13:31:33 2024 -0700
Change-Id: I8010aaeb50dd4fd9b0e5dea63f205931138899e3
Original commit hash: 2a4cf2209842e5648a0a2545e97f15b1dd489a50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 53b1d4376ce84e85b887ad783e687b3c009656f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:49:15 2024 -0700
Change-Id: I1e80a70cb9493f3fb436b8e76993e4175d1902fc
Original commit hash: afd4d37bd7af92200376b4ef8b3d9448da7f0a55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5637eeeeab26a50cde07588dc69f7f71b97464a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] CasMask Assert for DDR5 Only

[Issue Description]
As part of 14022521577, MRC can hang during SPD
processing when an invalid USER_PROFILE was parsed.
However, the checks included in this change also
make LP5 CAMM2 fail no matter the profile because
the Cas latency mask will always be 0 for LP5
CAMM2.

[Resolution]
The conditionals for checking profile cas mask
will only check when the memory type is DDR5.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
H

Hsd-es-id: 22020232119
Original commit date: Thu Jun 27 13:29:47 2024 -0700
Change-Id: I67c900b96cf8ef235a74ceb60bbd87a25e618a6b
Original commit hash: d2a58e1de91fe151e900736646966f88b868f3fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 30eb2f28d4fbeb4239a736b44a5f5ab27f33828e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:48:59 2024 -0700
Change-Id: I5396ea09ebdf56b4d09e4a3d6adc58bbcdae780a
Original commit hash: ae7d701ecf79d44f10de0e3c453a2680ddf6191c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e72dac3a14bf665d6bfa42b252cb3cffc8dfb965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:10:03 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] PMETER power is under reporting for VDD2 rail

[Feature Description]
Added ARL-S/ARL-HX table to override power meter CRs.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016327114
Original commit date: Mon Jun 24 17:12:12 2024 +0800
Change-Id: Ic328717ab7e16ef892413a4eeeb0667494fc943e
Original commit hash: 2f58b94c9fcb5dbcc1c4d80f03b354e6714a7c0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 709cab588f300e542b09f321e46c13eb66f35d61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:48:44 2024 -0700
Change-Id: Iaf3daf7b423096a8ad63f57f8cda19135d953a9d
Original commit hash: 441f146a9f284d54b367134291ed0438db19d7fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1684357b5544f0b217e003e6830c8d5c4f58bdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] QCLKGV 2DPC Work points update

[Feature Description]
Update 2DPC SAGV points for better performance

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016297505
Original commit date: Thu Jun 20 09:12:11 2024 +0800
Change-Id: I54b03c66f5280a620ccc4e3fdc8fd1a3e82ff01b
Original commit hash: 608e6f49d5300f8ce63228a110052cf57857694f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 345e233c5c83a8a9dafc98e6415447e60355c719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jul 31 12:47:39 2024 -0700
Change-Id: I26dd82c3eca66a49fc7cc05eba8aec6003d6c95b
Original commit hash: 496333013bd00f5d2ef31e5f09a38dc4c84349dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e931d9a49212ae197b03a748b24cff7a877abf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:51 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL P/M] Fix BIOS knobs for Vccddq NMOS option

[Issue Description]
Previous vccddq knob change caused CI build failure

[Resolution]
Revert the change and moved the space being used for Vccddq knob to
another reserved region

Package/Module: MeteorLakeFspPkg/Upd

[Impacted Platform]
ALL

Hsd-es-id: 14022681437
Original commit date: Mon Jun 24 09:56:41 2024 -0700
Change-Id: Ibed46c04a7f6aefea3a89c1d28cb5d13579d9547
Original commit hash: 16621b923827b33c40d1f6c3c8459d0233cc2f0b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 9e9ed7e5c920edeb0fc36037f9110d7fb1805209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | LP5] VccddqMax value to allow 850mV for CMOS driver

[Feature Description]
Update MRC to allow VccddqMax to be 850mV for CMOS driver
Allow for separate overrides for "Vccddq" voltage between CMOS
driver and NMOS driver

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
P, M, LP5

Hsd-es-id: 14022662738
Original commit date: Fri Jun 21 10:24:27 2024 -0700
Change-Id: Ieffa4a1fb11908357c30542746f6fbd56846b6a7
Original commit hash: bffb3c2225ad79cb3b64c9ebcbb663f74a0a99d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: aa7b174f627e8b323233b957a855a5eb702f995f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 13:01:58 2024 -0700
Change-Id: Id938fddce134854d93f1d48973d862c75ca96e48
Original commit hash: e85eb9b68386ab966520b3ec170a9b81186ee765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 557f39f27cfb298d352a6f6e3f2f8ec15b23e494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:41 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low Margin after temp drift

[Feature Description]
Apply 2R2R changes to 2RCKD/0R2R/1R1R:
Set VrefPMCtrl and BiasPMCtrl to 0
Set ForceRxOn to 1
Disable Delay comp
Skip applying RxvrefTempOffset
Apply RxDqsDelayTempOffset to negate the effect of disable delay comp

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 14022576739
Original commit date: Tue Jun 11 15:01:55 2024 +0800
Change-Id: Idd6310abc5b0eeddb95a587d3dfffc7f023ca316
Original commit hash: eb63307e2a9b32eb8ff4211393ca7f9d51e23173

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: c0bcd9d7a098d8fe355a8880b5fdcdde84e8accf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 13:01:07 2024 -0700
Change-Id: I1a8049de71464cadd44f976114b13bed8d5eadcd
Original commit hash: 76dbcb168271b82f799540b7fc2350aa9fe998c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1667678c0eb0bdc72dbdb23345b236fb6359380e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Avoid hitting BIOS ASSERT if SPD has invalid CAS latency mask

[Issue Description]
Debug BIOS hit ASSERT and hangs during MRC SPD Processing, when
an invalid USER_PROFILE was parsed.

[Resolution]
When CAS latency mask for a profile is 0:
- If the profile is not selected, warn the user and
skip finding tCWLmin value, allowing MRC to keep booting
- If the profile is selected, return mrcWrongInputParameter

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022591822
Original commit date: Tue Jun 11 16:22:56 2024 -0700
Change-Id: If727a113f0f46c3f19c24acd1d5d20412332414e
Original commit hash: ee5e2b9dbf7bf584e6f494aa4b44c3fa7e45deca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5ff2787695f69820c7b8a30ec52dfbb244ff2ba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 13:00:46 2024 -0700
Change-Id: Ib93b2250b4a3c0d14bbd6d3afa659a438d4aa046
Original commit hash: b38c89d2d4acd6b34fa0de3ba12773d246430078

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5cb96decf6bc7ef8bd4b8449afb1736996c6aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Limit LP5 Max Frequency to 8400

[Feature Description]
Depending on the manufacturing settings, the DIMM may
request unlimited frequency max. The ask is to add a guardband
for LP5 such that if the ask is for unlimited frequency then cap it
to 8400 regardless what is requested

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022581803
Original commit date: Wed Jun 12 06:50:16 2024 -0700
Change-Id: Ic60d459ba0e06e1b484d86e7147c5c6a8075f533
Original commit hash: 14c045aee9a51d04c9ef9ac0bf686df03d1829ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: f8d4fbc33efa1f5959d60b2afa52344ef8f74920 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 13:00:26 2024 -0700
Change-Id: Ibeeaf38f3e8a403746e7666e961cf01e7b3f4cfb
Original commit hash: 01fc86d2a56610e4e63a6c28dcf0c46c417c8c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57ae05fb4fe34701fb276c493676566dbc801061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL] MRC Update GetBERMargin Functionality

[Issue Description]
The recording of error count variable was not being recorded for 3 out
of the 4 possible code paths. This would result in interpolation errors
in BER margin-ing.

[Resolution]
Added error tracking in cases when the first point is passing

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022610562
Original commit date: Fri Jun 14 09:26:57 2024 -0700
Change-Id: I820d200b934ebb8db7ea4c177f0e44914917e5f1
Original commit hash: b74a43343e94137f3ceefc8ba268481b7b98e149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 824f72cf9df0d6a9900febe7071ade336ee6235f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 13:00:06 2024 -0700
Change-Id: I33246f81e651ca68a0212b52ea92b1e907a0d34f
Original commit hash: c9489e80d5588d273e3646db6598dd80d5e5b86e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58395598addea5c9a071fa35b2c515051ed1db7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Align MrcDimmConfig with Board FreqMax Table

[Issue Description]
Index of UdimmSDaisy/SoDimmSDaisy/SoDimmHxDaisy/SoDimmHxTee
are not aligned to the order in MrcDimmConfig definition

[Resolution]
1. Rearrange the MrcDimmConfig from highest max freq to
lowest max freq
2. Rearrange UdimmSDaisy/SoDimmSDaisy/SoDimmHxDaisy/SoDimmHxTee
to align with MrcDimmConfig

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016235025
Original commit date: Tue Jun 11 14:23:30 2024 +0800
Change-Id: Iaabe4449ff68d6942cb95457da209346c2862da3
Original commit hash: ff7e8e1425c4129d8677f170312efe97ae4fd7b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: c4251879493db962afab6fe1488d9bbd7abe298b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:59:19 2024 -0700
Change-Id: I82ebded4af36ed6ae70b86d03814cb6924159f10
Original commit hash: 38ac461220f7202a71b1b00036531746c470ad0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d8e063c73cecb014f006fd7d388172b065b8930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:11 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Row Hammer (RFM) feature enablement

[Feature Description]
Remove ROWHAMMER = 0 in MrcSetSafeModeOverrides to enable RowHammer

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 14022576748
Original commit date: Tue Jun 11 10:05:50 2024 +0800
Change-Id: I07330b3e8973d2dc864264ccf3f485207f9f29f9
Original commit hash: 87940e4d2166c2187b2ef355bed1bbfcfd67e351

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 78fe58bbbc3babb483f6123ab6aca0e90b866d26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:58:54 2024 -0700
Change-Id: I1408463869fb6416374805aad813adff94b37a11
Original commit hash: 51c88ad820f9114ede33517e55b90233f696df67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2880671189c88e9e7f4b75f5792c64d597f14b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:03 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | DDR5] DDR5 ODT timing has overflow and underflow conditions

[Feature Description]
Use MaxAcrossBytes (DeltaAcrossRank) to get the delta, instead of
MaxAcrossByte - MinAcrossByte.
This applies to ExtWLTxDqs and RcvEnDelta.
Use the worst case number across all populated channels/ranks
for Min_tRx_DQS2DQ, Max_tRx_DQS2DQ, ExtWLTxDqs, RcvEnDelta.
Add MAX/MIN check to make sure the calculated value does not
exceed spec boundary

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 15016257134
Original commit date: Thu Jun 13 11:00:48 2024 +0800
Change-Id: I6a77ec60469299ad497ae5835d3f28fb562a4284
Original commit hash: 6a2080485d3d9446dd4b7232c9331593f04733d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 60eeab1b99bbdb0dc14a4555581a4f01e774a8fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:09:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:57:56 2024 -0700
Change-Id: Ia08746c772d8887607d449dff6e8056571782ff5
Original commit hash: e9ae7db9b73809f236dd626558529707db241ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a25a843443d9108e0bbbd9dc7f1e1cf6e28e3a64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Remove TAT SafeMode

[Feature Description]
Set McSafeMode as ALL_SAFE_MODE_BITS_OFF (0) to enable
TAT formula

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016259889
Original commit date: Thu Jun 13 14:58:00 2024 +0800
Change-Id: I08c257d5310f17e3b091bd8a65ab7a9087183d8d
Original commit hash: 1d6c0df6dead8e7ae0854b84e38cbb3b60fd5728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 87a2a08a68307ebb71fbff32183b3af404240dee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:57:34 2024 -0700
Change-Id: Id793f63f90989d47db68b3142cb6ae7502b4a603
Original commit hash: e9c29c8ddf18b589ca08495ceb639a69ccac584f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ebb33cb67c3cbd3c22b1dc53b804af2faed0768d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | DDR5] Incorrect DQSCK calculation in DDR5 TA formulas

[Issue Description]
tDqsCk and tDqsCki is in term of tCK * 1000 from Ddr5GetTDqsCK
The formula to calculate tRDRD required them to be in pi ticks

[Resolution]
Convert tDQSCK and tDQSCKi to pi ticks before using them in TA formula

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 16024376102
Original commit date: Tue Jun 4 15:50:10 2024 +0800
Change-Id: Iaa0b7a455da9844abaa69f3cf2813aea05f2db8f
Original commit hash: 049a00d6f5b8512f264497b86facc58e1d0b54b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 061f089100570eef3c7c8a93d1d3d1f9317a82da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:57:14 2024 -0700
Change-Id: I9e10d8f4906f86a56735cc42370fae1db6727b7c
Original commit hash: 0ae2d07751a1e2870784ad84e479818f373ee4db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f2e4400eda82ed1e1e634ac7677bb42a548615d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:56:55 2024 -0700
Change-Id: I71cf63cd2fee24068561b419bef04b5c846c259c
Original commit hash: 6baec6d556238f80f07344eeeba9d24eec7e0990

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60ed46dd55308aa36d1cc2778557ed70a230eab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:41 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] Adjust VT drift for DriftLimit calculation based on temperature

[Feature Description]
This MRC needs to use temperature data to calculate VTdrift value
instead of fixed value (currently set to 10ps).

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022557643
Original commit date: Fri Jun 7 11:16:08 2024 -0700
Change-Id: Ie2c1f43c68eed86b56b259a1fdb21ea0873378af
Original commit hash: 56cf1feaf3cd088f10694797813f6244e47e147b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f1810619f46865a0ba7763739167769c5816823e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:56:35 2024 -0700
Change-Id: Ia3a98e1dd7541002f370add5844ec7a288abe4ae
Original commit hash: 795de75cc3a3ec5cc772dba8151b74aa38e9fdfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4b2b5fdddef08189053013c6197839f1bec059e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] Remove Downgrade for Vendor Dimms

[Feature Description]
Memory FV has approved for certain subgroup of DIMMs to have the
frequency restriction removed

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
ALL

Hsd-es-id: 22020135427
Original commit date: Tue Jun 4 11:16:42 2024 -0700
Change-Id: Id5a01ecf7dc0ee01db5f10de42a0a4a8418c6390
Original commit hash: 7636ed2e068c06ddae645adcff2b7107a05e16f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f23b293aab369643b4c1d9418612f68d1c789a1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jul 19 12:56:15 2024 -0700
Change-Id: I9fd6f609bb4f477e0b0ac882ad426fc9d175260a
Original commit hash: f3fc8f6e1a25334a82c98917afa888c6533c88cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5bb7c611d7dd4a388888769542aef1398f565f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] RankEn is not programmed to the correct CCC partition

[Issue Description]
DCC Setup programmed to the wrong CCC partition for 1R system.
MRC was setting RankEn for CCC0, CCC2, CCC4, CCC6 (incorrect)
during DCC Init, but set it correctly (CCC0, CCC3, CCC5, CCC6)
during DCC training.
This has causes CCC2 and CCC4 is being set even rank is not populated.

[Resolution]
Update Offset using MrcCalCccClkPartitionDtHalo when programming
CCC_CR_DCCFSMCONTROL in MrcDccSetup.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016185103
Original commit date: Tue Jun 4 13:58:00 2024 +0800
Change-Id: Ia48eb143b11fd3c23981b8ce393e31b20e34b217
Original commit hash: 1e06030dfa9af7b2c7a1c5dc65ec72f4def3d7a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3cd64b17300e6a7042ebcce31ed9e78a9d1b85c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jun 7 15:22:44 2024 -0700
Change-Id: If174a43659b50d72def81cda192d54607c1e773b
Original commit hash: 93b0788476235a67f22cc2ac1661519d537cc4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2fb9987df81143b607501dd2113a3f7c84e0941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:24:17 2024 -0700
Change-Id: Iecdde19681fa49875383255f518bfc3d65296989
Original commit hash: f13f7b1200ee125b33a8bab5ba8de1c2c7a42145

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ba522d5e415fe67958852315cb6d278719be613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:21 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:23:29 2024 -0700
Change-Id: I28ead909bcf64b663d158526af22907dbdec7f5f
Original commit hash: 2886a81a9e8c7a7a6cbfca760e0868c8c13d7c68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bf56112d39ddf9bc11c377ddbb4fb0949af7746 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] MRC RefPi Temp Coefficient LUT Update for Gear2/Gear4 split

[Feature Description]
(1) MRC must update Look Up Table (LUT) to optimize RefPi Temp
Coefficient calculation for SAGV points G2/G4 differences,
using separated values for additional Qclk, Gear2 & Gear4
calculated from EV data empirically sampled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020092738
Original commit date: Fri May 24 20:34:17 2024 -0700
Change-Id: Iab1039d3b6e320a6ce5704b06d03a4dbf0f0bac6
Original commit hash: 89a2ea25a26ff1e6ca8028a3d40dc7823e246328

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7c3e8536843383edc1870cbf2fef2dbe0844b575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:23:03 2024 -0700
Change-Id: I2a13ce9252c946fd5469c9b78c6b00dedfa42bec
Original commit hash: 5b403d35cd4553238d1515af630197d5426042b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad0d7439e60fc5914ae71e17b87799793ddcef2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:13 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] New UPM & Aging limit tables fail with LPCAMM

[Feature Description]
(1) MRC must update UPM and aging limit tables to consider LPCAMM DIMM
type.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020092716
Original commit date: Thu May 23 13:00:40 2024 -0700
Change-Id: Ia34a7847066ef3a07c325367d3f21d09328c69dc
Original commit hash: 8fd484fffb87aaa2182fdd3f24389096faa3fec1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ecf3cbd4690f032823a32ec497e0432bbeb90dfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:22:38 2024 -0700
Change-Id: If83092ae5a66d9ac1541b8dcbfc2235a6e52dbeb
Original commit hash: 87d8aeb23ecee42bb23a668903c737d444b3176e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ec93964a25c0f1372741b31a41c87b2dccdd4a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:08 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Update TAT tRdRddr and tRdRddd for 6400

[Feature Description]
Force trdrd_dr and trdrd_dd to 14 at MrcTurnAroundTimingOptimization

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016161026
Original commit date: Thu May 30 15:59:40 2024 +0800
Change-Id: Idf24c362e03c09893223ba4f3c97f7863ddcd431
Original commit hash: ef34ca8df4c78ca3ac7a33a38927b196fe5c9b0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 74e9f9e69a231072b06a1d14dd99cfe9fcd1feef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:22:14 2024 -0700
Change-Id: I41a3f89e2d799371ca6ee9841c87cc4e45ba9ec4
Original commit hash: e1d6bb88c634a650687202ae69d34f1e80851c1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d0bbd241de2793e9ddf89b2271b929b552debc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:08:02 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] BDAT logging is incorrect for HX

[Issue Description]
BDAT logging for Cmd, RecEn and WrLvl is incorrect
for HX due to only loop rank from 0 to 1 (MAX_RANK_IN_DIMM) when
storing CommandOut, RecvEnOut and WrLevelOut in RankMarginTool.
HX 1DPC is connected to Rank2/3 instead of Rank 0/1.
When we use the ChannelOut->Command, ReceiveEnable, WriteLevel
in FillRmtBdatStructure, we are using Rank2/3, so the data is invalid.
This would fail to store for 2DPC DIMM1 too.

[Resolution]
Extending the Output Array for Command, ReceiveEnable and WriteLevel
to 4 (MAX_RANK_IN_CHANNEL)
Extend the rank loop from 2 to 4 when storing CommandOut, RecvEnOut
and WrLevelOut

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016158015
Original commit date: Thu May 30 11:05:26 2024 +0800
Change-Id: Id0e64201cd67276135b971a68ce1dd506a9fead6
Original commit hash: 797ddd335da37d4fb1f8b42c5673b2b71c1c56bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: dce51d339d9e30e888b0e34e8112cf7c95bd0e61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:21:50 2024 -0700
Change-Id: I188c8586400b8ab65a0d39448c3515df1a062c53
Original commit hash: 495986a1daef952c094efb764c3e0b6a2a020af4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d3397011efe5835f0f24a2869e25dbe793191a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Enhance CSTM Normalize

[Issue Description]
With previous change of CSTM Normalization to search lowest cycle
against all Vref, Controller, Channel, Rank, will still hit into CS
eye clipped if leftedge is too small.

[Resolution]
Instead of loop through all Vref points to obtain the smallestleftedge
and shift left & right edge based on that sample, should:
1. shift the final center (bestsample) to the earliest clock cycle
and make sure it has enough width (center must be min 32).
2. get the maxcenter across all ranks in channel.
3. push out the center to next cycle if delta against maxcenter
is more than 64 so that all center are in the same cycle.
Additional changes:
Split printing and setting BestSampleOffset from initial
Controller/Channel/Rank due to the center shifting only applies to
final BestSample.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016113177
Original commit date: Wed May 22 22:57:36 2024 +0800
Change-Id: I00a9f431a459a6e37a4d2bdc38ec556b25537872
Original commit hash: 1e6e7752a2210ec0d8cf518e97e221ba850f5c28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 286b77e959bd12ed0f20d87e999527f8e11ee2ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:21:25 2024 -0700
Change-Id: Ic6ac1a5b2cd1a77cbc28660094b6214ef0a9adf1
Original commit hash: 8b7d9f56a68af7bf30abdb09d2e8726ada319607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0cba89f070accaf2c7f7bb72285eb427ccaf0e7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] RxVref Clamping Issue on ECC DIMMs at RMTPerBit

[Issue Description]
RxVref clamping observed at MC0 ECC bytes during RMT Per Bit.
This is due to for non-perbit, MinTested is using bit0,
but MrcBitExist is skipping initialize of MinTested bit 0 on MC0.

[Resolution]
Initialize MinTested bit 0 if PerBit is false.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016154970
Original commit date: Wed May 29 20:14:40 2024 +0800
Change-Id: I321265d92d0d44f80a4657b7761025b28d1450ca
Original commit hash: b5d42a8442028e345754254b5dd2aed492dec2b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1e9b8464c583c20e4aa9ba40ad69e186ef523ebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:20:56 2024 -0700
Change-Id: I8e2269061552b356f4b756d7e19c255513bc9c2b
Original commit hash: cb9b4a8fddb7ac608bc1bd786440d94abd703ab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6b59aba9afda40a0bfaaf57dc54cd5395119724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:45 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC Normal mode memory test FAILED w nECC 2DPC

[Feature Description]
The request is MRC change to read SPD offset 552/553 and 554.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016146249
Original commit date: Tue May 28 20:52:40 2024 +0800
Change-Id: Ifa55537b1f721cc9960d0c64f46689cbe63f4866
Original commit hash: 40d6f60b7a66be60def6267d5048d9a613b4cadd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 904a429a6316742bcdcbbcdf7da57686c1e9a44e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:20:27 2024 -0700
Change-Id: I976e70de801da3d394fb0e8f1b50ce8d846608f2
Original commit hash: 2a22e0e09aa01ff5c805ae14dacb42ef1d6c6ba6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ab7c1018e827a991c218301a05dd59e2e0a2a2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:39 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Refpi training fail with one channel populated

[Issue Description]
RefPi training fail when only one channel populated

[Resolution]
This is due to incorrect DataPartitionToLogicalCh for IL
causing incorrect partition being disabled.
The partition that should be disabled is still enabled causing
the failure.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015945719
Original commit date: Thu Apr 25 13:24:43 2024 +0800
Change-Id: I69c8d3759c6b5e09b0c5e34f6fc505204433ffe3
Original commit hash: 03106af5e74a6bbda3be371cf0838276baf5cb6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 53d901a38ec98a1e6b0510780df11e9d77f3b174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:19:55 2024 -0700
Change-Id: I30311630d955fb9c74911b41fe77c4721d955566
Original commit hash: cb4453f485fff1bac5cd48146daf3cbe2aae409c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2569a79a8020a72ae9f0be7eb41c69ec11907302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:33 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Zero Margin on 1DPC 2Rx8 64G2

[Feature Description]
1. Disable CMD Slew Rate Training for 6400 2R DIMM due to
Comp is saturated
2. Disable Delay Comp
3. Limit DIMM ODT RttPark sweep range

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 15016030549
Original commit date: Thu May 9 14:14:02 2024 +0800
Change-Id: I5ff727fccb163b61bacacce5308b4623aa216b92
Original commit hash: 98126db1fa52e16c47fca0c77892303abdd43ad0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a106afdd7fbae6ada53b98a4e9c12292c86ee43a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:19:20 2024 -0700
Change-Id: I958673102f609bc348bea12d6fc1ff7926e685f6
Original commit hash: fc478c01589e1f7654c652e3b0ae6ff18cd97372

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87eb7b9281c0dea191204b5567459cec03cc05ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PPR Avoid Decrementing Row Twice on MATS8 for LP5

[Feature Description]
- Avoid subtracting from row twice when running MATS8 test on LP5
- Fix formatting on AmtCheckTestResults prints and remove todo

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019795582
Original commit date: Wed Apr 3 16:21:32 2024 -0700
Change-Id: I156a215db6b9442b177038346cc779d767a254c7
Original commit hash: d156d013017981e2d3cac04e516150da02092b73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c

================================================================================ 
Commit: 9d5deebc45d5e8a95e5e623608a2fe08399f6cf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:18:57 2024 -0700
Change-Id: I3be4d960d59e08d66c5dabb1ebf028dfa2e4984a
Original commit hash: db9c4f27b8a2b84f311f8453e22b4c13ecf5dd74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc0d38c734bbaf9d58cfb9236cdc8b078380d448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | OC] Change EARLY_2D_OVERCLOCKING_MARGIN to 5

[Feature Description]
EARLY_2D_OVERCLOCKING_MARGIN need be 50/10=5 as Best1DEye
becomes 1 10th of the original values.

Based on PnP team's suggestion, set OCSafeMode=0 by default
and OC tCL value will be more agressive.

Change BIOS knob CsVrefLow, CsVrefHigh, CaVrefLow, CaVrefHigh
default value to 0. MRC can configure different values based
on freq.

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL OC.

Hsd-es-id: 15015520644
Original commit date: Mon Feb 26 15:27:22 2024 +0800
Change-Id: Iefd17318aa936301da81a5b4514193c4af07e39c
Original commit hash: 53cdf1f73db442050cbded43116fcb178007fca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 860b30e09ce38db500421804d94552751e763b31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:18:36 2024 -0700
Change-Id: I14423a47ffb64b5360c2dec767ca859af45b683c
Original commit hash: 46b884ba8a089c702de8b0b5933c22e788b40c5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3c84bd5fb298733163ba28b4c5d988a74762c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] OC add linear CaVref sweep in ECT to enable smaller size

[Feature Description]
ECT currently can only store 18 samples. This patch adds linear CaVref
sweep in Sweep2D at high freq to be able to use a smaller size
while still finding the CaVref eye.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019335936
Original commit date: Thu Jan 11 20:26:07 2024 -0800
Change-Id: Ic0965f46d10c590ed50edb2b7a2c7774a7e697e4
Original commit hash: cfcdcc889ecdce4d38014a6e9e4f2ae0075fa0d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: eae94ce9f721795eeb146d2a6486ef20cfcfee1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:18:13 2024 -0700
Change-Id: I7fff3f45c12dfa39e4025875f639ac80869329dc
Original commit hash: 33a11a5f109c6835b429e7bd4d723a9a773bfb26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ae5c3819fb183bad447aed10d61c2e83cbd24a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:11 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Optimize EarlyWriteTimingCentering2D

[Feature Description]
Early Write Timing Centering 2D loops on each DIMM of 2DPC, but its
inner callee function will also sweep all DIMMs. This patch removes
the outer sweep to ensure sweeping does not happen twice.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019349198
Original commit date: Tue Jan 16 17:42:55 2024 -0800
Change-Id: Ia443ae295df14e3b3a2f8218fd18b38a56466884
Original commit hash: d99851f8159ae6eea7c8c00f5af46a27b13e9fbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: ba2b25633bcbc80b0da0fc83d88ec6d278fb9b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:17:51 2024 -0700
Change-Id: I988d306af6ae381e133ed677360cee5ef1da939b
Original commit hash: 0870e1e6fea93c7d1720d14e9eb713f55c6140f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fff0a96093bb0cc088ca32df927d661425ae43c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | DDR5 LP5] Update UPM & Aging limit tables to MRC

[Feature Description]
Right now we are running ARL with MTL UPM and aging limit tables,
and we need separate tables for ARL. We now have preliminary
UPM data for ARL, so we can use that and adjust any
final numbers later if need be

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020054955
Original commit date: Fri May 10 07:48:01 2024 -0700
Change-Id: Ia4151c2f37a5e6af55cfa4ee03fcb941d47a3afc
Original commit hash: 900a66e7e3776b80b20c8e36aa9a427f3b18e8da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9e3e760a47a529138791b5898f6278cbd4f8cd6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:17:29 2024 -0700
Change-Id: I17eaea20fd8b89cd56fd86c5e3de50352e8d1f0c
Original commit hash: 360aac09f63d315e4f314582c82cb79cc541d253

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 117fd1acb2fdfd7b22bf3165543ef2159e068924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:07:00 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] LP5 CAMM RVP showing strong Rank-To-Rank BiModality in CmdVref...

[Feature Description]
(1) Update LP5 1DPC 2R CMOS ODT RttCa values as follows,
RttCa = 120
RttCa2RByteMode = 240
(2) Enable CA ODT termination MR17[bit5] = 0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL

Hsd-es-id: 22020062481
Original commit date: Tue May 7 16:43:03 2024 -0700
Change-Id: I10fa829fbf6d9e6a51661d4604368368fdf7b6b4
Original commit hash: ebce6acd1eed92601220b38b6b317dcd87ecd926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: b28cceae71c8afb69c9b159afaebb6cde860187f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:17:05 2024 -0700
Change-Id: I338c7fe06f365e7e3f09927a740b555c4c4c91ef
Original commit hash: 39dce2facc9ae8d2078c419852f1a7d5c6a127da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 175bd72f133201168d2021186ee1ff5f81816975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | DDR5] MrcGetMarginBit for checking Bit Exist

[Issue Description]
Refactor of MrcGetMarginBit removed MrcBitExist check during
"Setting Mins" by accident.

[Resolution]
Need to add check of MrcBitExist after "Setting Mins"

Package/Module: MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022328295
Original commit date: Mon May 13 18:27:40 2024 -0700
Change-Id: Iee7f9bb4b8144d1b23508bd245207b9af08289c6
Original commit hash: 4e9009f4759350a30e7478df3f1e46eb06599e37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b2a42a09d41ab9dd7524556387fd2dee31834f01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:16:42 2024 -0700
Change-Id: I8c97c2eb85d6620f2e2010532d0ed79db1e2decb
Original commit hash: c4c897ae84aa785d8eb45ddedeae1caed6492c4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90451273f8006faaa9f9d8f301d2bc1e37918a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:49 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Memory Corruption observed with Fast Boot disable cycles

[Feature Description]
For 6400 2R DIMM in -S:
- Remove DdrSafeMode PeriodicComp
- Set MR5 RonUp to 0 (34)
- Skip DIMMRONT
- Skip Train RTT Dqs Park to use default RttParkDQS (80)
Remove SAGV hardcode to use default SAGV for 6400 2R:
- S: 4000G4 4800G4 6000G2 6400G2
- Hx: 3200G4 4800G4 6000G2 6400G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 22019964871
Original commit date: Tue Apr 23 13:22:08 2024 +0800
Change-Id: I1cf2daf43e59f9337595e19afe8f61ba339d4a84
Original commit hash: 9092bc95436f721df0213a910c74c028b1699751

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1f7cd6caec26d16dab3c618a3357821650bbe67f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:16:20 2024 -0700
Change-Id: I6e7ff840a97f017de357529f6e579018a2a44339
Original commit hash: 4d313097028b92b10ffaacfcd738c56cf364ae4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab3b8f2bd97f6341f12674ff64fb8974ee860250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5 DDR5] MRC Static Code Analysis WW20 2024

[Issue Description]
Static Code analyze flagged some issues that have accumulated
in the MRC code

[Resolution]
Removed dead code not being used

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020064871
Original commit date: Tue May 14 13:22:37 2024 -0700
Change-Id: I7b968708044ece5d40b8bc7e759379a0a900a034
Original commit hash: c412fd6ac07f9d329de7705555ba7b4720f26395

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 50633182273a138edc51377dd83a3f897ef3a82c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:15:59 2024 -0700
Change-Id: I932cfbe43e80e033b245ce8d0463e862dc0b029a
Original commit hash: b33260a77ee241382a8e06a8da806dc5ec48bc74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51e3e99f77e1072bb3247aa32b30e3031503efa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] Update Sweep to correctly shift ClkGrpPi

[Issue Description]
Upon closer inspection of the code, the ClkGrpPi would not
be shifted as expected and doesn't match the behavior of the
original test bios

[Resolution]
Change the conditional to correctly shift ClkGrpPi

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022353357
Original commit date: Wed May 15 11:33:05 2024 -0700
Change-Id: I5f0b86b22689341f49481ecdcda511c20337f96d
Original commit hash: 73f19eb42cf8c4aa63ab3184c482b3554667c018

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 965aae729e778ba647130de773cc08218e5ada8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:15:37 2024 -0700
Change-Id: Ic85a6d014292d5e996d0cd270eecce89dd5168dc
Original commit hash: 8abb95a469aabfc397097ec0db4db53e3cf8c690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b4390573648d07abdb456b68b4eb38409f185fb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SAGV freq change request

[Feature Description]
1. Change SAGV Point0 to 3200 for -S
2. Change SAGV Point2 to Gear4
3. For 2*MAX_F_QCLK >= MAX_F_DDR5:
SaGv Point1 - Mid BW
SaGv Point2 - RFI mitigation (MAX_F_DDR5 - 1bin)
SaGv Point3 - High BW Low Latency
For 2*MAX_F_QCLK < MAX_F_DDR5:
SaGv Point1 - Mid BW
SaGv Point2 - High BW (MAX_F_DDR5)
SaGv Point3 - Low Latency point (2* MAX_F_QCLK)
Update SaGv Table Overwrite for 2DPC
UDIMM 0R1R: 3200G4 4800G4 5200G4 5600G2
UDIMM 0R2R: 3200G4 4800G4 5200G4 5600G2
UDIMM 1R1R: 3200G4 4400G4 4800G4 4800G2
UDIMM 2R2R: 3200G4 4000G4 4400G4 4400G2
SODIMM 0R1R: 3200G4 4400G4 4800G4 4800G2
SODIMM 0R2R: 3200G4 4400G4 4800G4 4800G2
SODIMM 1R1R: 3200G4 4400G4 4800G4 4800G2
SODIMM 2R2R: 3200G4 4000G4 4400G4 4400G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 22020062966
Original commit date: Wed May 15 16:58:44 2024 +0800
Change-Id: I2228339eb59a52e7e59b86ec5ef706629ba0883b
Original commit hash: a3a5f5b35cd6b73b9d550295c00950baa2a562c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 1bf54fd02f768505d0df9357ead29e27477f0ef4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:15:16 2024 -0700
Change-Id: Ic9f77cefd82604c565359716eac81fd5649e9ddc
Original commit hash: 1b23b309473d21a385b814dd1a1f2019df7204d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97d2e779d6bbeb273285ebacd0926e904c8b29c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Command Voltage Centering hitting failure in high frequency

[Feature Description]
1. Continuous eyes and non-continuous eyes in CmdV training are
returning different result when eyes are too small.
To make both cases returns the same, the eye width checks should be
removed and eventually will fall under the else case of
MrcNonContinuousChannelEyeCheck and return MrcFail.
2. Even if we are seeing low margin in CmdV training,
the power training will still be able to recover the CmdV eye.
In order to proceed CmdV training with low margin,
set MinWidth to 1, so that we can proceed for power training
and only return a failure if centering does not find a pass.

Remove IsEarlyCentering from CmdVCentering1D

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016026077
Original commit date: Thu May 9 10:40:12 2024 +0800
Change-Id: I036607a01bc5c9df8fad97262562881be067d6d5
Original commit hash: 133ca03043c6449f5cde0a413ae78660dd945d02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 12631ac27a38d1547c75467d358f322042f266b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:14:57 2024 -0700
Change-Id: I0764456e60ab9b722dc4f4352e9781edb2c00ba7
Original commit hash: 22b46d7c7a0b9999a7b7fb12f5853dafbbf472ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60e426375cd59daedb10217415f2402d7f555b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Read Timing Rank2Rank Margin are low

[Feature Description]
For 2R2R:
Set VrefPMCtrl and BiasPMCtrl to 0
Set ForceRxOn to 1
Disable Delay comp
Skip applying RxvrefTempOffset
Apply RxDqsDelayTempOffset to negate the effect of disable delay comp
For all config:
IO Reset before the DLL reset if Rcven failure occurs during
the 1D Sweep and RMT
Additional Changes:
Update ARL-HX 2R2R SODIMM to 3200G4 4400G4 4000G2 4400G2
(Remove SaGv setting from SODIMM list so it follows UDIMM for pt1-3)

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016066220
Original commit date: Fri Apr 26 09:36:40 2024 +0800
Change-Id: I83690969f6e861e9cd1c5a85a24dff15972526da
Original commit hash: 1da9281c8d7da0c0ac051a8aa7dcd5f96b56b78a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 590923999886bd5ce9767741174403d1363552a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Jun 11 14:14:36 2024 -0700
Change-Id: I2da08069302eed24bd8cadd4869106c7e60909cc
Original commit hash: 4dd0bd552db1082ca6035a578e15d20a62e519cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 234b342ca46cc78db32f79896a5670e796f2880f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Dimm pass in to SelectDFETable_DDR5 as Rank parameter

[Issue Description]
When GetDdr5DFETableIndex calls SelectDFETable_DDR5,
it passed Dimm parameter as Rank parameter.
SelectDFETable_DDR5 convert Rank parameter to Dimm again

[Resolution]
Corrected the input parameter in as SelectDFETable_DDR5 as Dimm
Remove conversion to dimm in SelectDFETable_DDR5

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
Hx

Hsd-es-id: 22020062980
Original commit date: Tue May 14 10:19:52 2024 +0800
Change-Id: I857e0761f36af4a1e1001f390e6c36610c4e943a
Original commit hash: 619ec7d07aa89d4dbf887bcef3e7510dd5e5117a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 3bba9af13d5c3451fafef8ae085377a77ade86ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jul 29 07:12:36 2024 -0700
Change-Id: I2cb0b9c0045754c7903bf783c49b47a3cc165503
Original commit hash: 69fcc078476dfd6d605a331e8c51650101af0202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 828fd8a5aea8785d0e1a8dddb1e972d7bf202bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jul 29 07:11:48 2024 -0700
Change-Id: If7b7a2c3592a4203fc3a60fb10c0f3d5d4b55cbc
Original commit hash: abd7ef3a9bab6b357d6ec1bdb6cab6b3e4405f1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f547c6d224f51f91a0d8a2dc4567dcdf76e70f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] USB BIOS Guide Updates v19.1

[Feature Description]
Enabling Trace IN EP when active to reject PMREQ block request
and assert if already on block state.

Package/Module:
ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
ARL.

Hsd-es-id: 13011934670
Original commit date: Wed May 8 14:21:13 2024 +0200
Change-Id: Ie5d5bcaddd81a7b9404d29f0c8a7304caaf5ee10
Original commit hash: 9c3a03b2887a66bebbc125957736c99ae4dda682

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: f0c3dfc25bc0093631f4488923b1f6b4f0591a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:13:11 2024 -0700
Original commit hash: 14617dc50a336de250673a0169046499aded2088

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f46a776cb1e47777e96f9782a1c4f8d7baa9c68c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:13:03 2024 -0700
Original commit hash: 0d93aa5bf18c3a7f3ab2d6fe06d2244eb31dcdf1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a44732094bf1cd6dc425a500aafb105c1a99ed1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:06:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | DDR5] Allow group B CAC ODT to sweep up to 80 ohms

[Feature Description]
This is to change MB_CAODT_B_START to 4 (80 ohms).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, DDR5

Hsd-es-id: 22020054886
Original commit date: Thu May 9 16:07:57 2024 -0700
Change-Id: Id89cc5776818c6d236359f7d68d2105d45f34a14
Original commit hash: 34fd00b2cacc096550046a25deec5ff67e32c279

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 43ba093ec6c3616da5919f68ae1aa3d86b566f5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:12:53 2024 -0700
Original commit hash: 49f7657db888cf9bc075b9f49f52a7f4a404f26d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8c9b9884dfe3016c63a3430bc42f6c4723f9904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:56 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add VpdPcdMrcMustStaticSpdData

[Feature Description]
Vendors might use DDR5 memory down on boards and there is no SPD eprom.
However, boards have PMIC and other local devices to control the DRAM.
MRC need access DIMM PMIC and other local devices.
When static VPD SPD data is used, current MRC couldn't get Spd Address,
and can't access local devices behind SPD HUB.
Add new PCD fields VpdPcdMrcMustStaticSpdData, PcdMrcMustStaticSpdData.
Each fields have 16 bits. Each bit maps to one DIMM. When the bit is
set, VPD has static spd data. spd address table provides correct spd
addresses. BIOS passes the spd address info to MRC. MRC checks
MrcMustStaticSpdData. If the bit is set, MRC forces to use VPD spd
data, although spd address is not 0.
MRC can use the correct spd address to access local devices behind SPD
HUB, such like PMIC, etc.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl,
MeteorLakeBoardPkg, MeteorLakeOpenBoardPkg

[Impacted Platform]
All.

Hsd-es-id: 15015883572
Original commit date: Sun Apr 7 14:57:53 2024 +0800
Change-Id: Iebc585afdeca81a1a75b0731475c5b93b25afc3e
Original commit hash: 396bff44324b356de101b04c5a07e5ce1e232d28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: e2e3b8c627cceaeaa7421ff3b0880cdbe0da26e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:12:23 2024 -0700
Original commit hash: 2a05dbd47c7fc48f459c07befc8ee913ecc04e95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f47015d0d31da8a5cdc0cc5b2da31c38c0eef27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] CS eye clipped after normalization across all Channels/Ranks

[Issue Description]
When first sample point are normalizing to near 0 PI,
shifting the next point will loose CS/CLK alignment

[Resolution]
Update normalization requirement to be a full cycle (128)
+ 32 PI tick GB for Margining
Search for the lowest cycle normalization for all:
Vref, Controller, Channel, Rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016021528
Original commit date: Wed May 8 14:52:24 2024 +0800
Change-Id: I6f425d8621f6d882c67d4400e8bb9113d9290f58
Original commit hash: 741ba3f994d537ccc4d5c9cac3900a25d9ea0a56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 891dfc9c3e2d16681e90402ab49a6aa9f2942c64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:10:57 2024 -0700
Original commit hash: 7e3005880e2879c5bd88c2ddd66af4b79b642529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07507afa137bae863f6e643387699f5bec9f85ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:46 2024 +0530 
-------------------------------------------------------------------------------- 
Sweep CaODT when training CaVref in ECT

[Feature Description]
CaVref margin can be very narrow or 0 at freq 9200 and above. Enabling
CaODT and trying multiple values for Group A and B can help improve
the CaVref margin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019387968
Original commit date: Thu Jan 11 21:02:27 2024 -0800
Change-Id: Ifa100af4ddfb108cfd1713644ac91fa5f8d88b37
Original commit hash: c7357222e7733ef9419a6eb086554bd158816bb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 577e6a177c15691cbc377bcba8db68339c33cc64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:42:13 2024 -0700
Original commit hash: b3a761023bb689db21da6d12a7656da31fec1f3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4490a54697420e858bead4e8321d91fd38fbb784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:39 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] ARL LP5 CAMM Freq Limit Change

[Feature Description]
For ARL LP5 CAMM, the max frequency was previously set to
6400, now the max frequency is set to 7467

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22020026047
Original commit date: Thu May 2 08:13:52 2024 -0700
Change-Id: Icfa70d395d9d2cf118291be7ff79fb78dca83661
Original commit hash: 8beb30a8ce33cadf4d2558547f03f209a4dba02f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 20a0aca8db829f657bbf1ea4952c88f85a6a1061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:41:04 2024 -0700
Original commit hash: c16403070e45f032294842a54d224c5d9e312a83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8727b75860f0e2b337c0afe4490ec7c84c6127a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:05:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jul 29 07:09:33 2024 -0700
Change-Id: I8bf1b351853e966468b574a5b39a9da29c0a57d6
Original commit hash: e634cd8acdcbaa46487efd5d9cd0894e17ad9369

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e719e3172a29c7454a294956bebe4fc2fb3c74a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 9 12:04:56 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_17

Hsd-es-id: N/A"
Original commit date: Wed Jun 19 01:10:42 2024 -0700
Original commit hash: 00ba149e4cb26f6d1505001fdb292ac5b04e4c72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
