\hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e}{}\doxysection{Channel -\/ Sampling time}
\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e}\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga01ae8ddd4c3f0a7cace13273c1e67fdd}{ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+1\+CYCLE\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}{ADC\+\_\+\+SAMPLETIME\+\_\+2\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+2\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3ec713ad46c33313aa8bc2bbdb1b96f3}{ADC\+\_\+\+SAMPLETIME\+\_\+8\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+8\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabbafd84227c7c95290427c9de708c569}{ADC\+\_\+\+SAMPLETIME\+\_\+16\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+16\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabd3d7ab6251f2da4d8c517b6f2e455eb}{ADC\+\_\+\+SAMPLETIME\+\_\+32\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+32\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3d7ed451f18937a8c8cbaacaf70c8c65}{ADC\+\_\+\+SAMPLETIME\+\_\+64\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+64\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf95d6ba54d8c7d4fa9765632b2b909bf}{ADC\+\_\+\+SAMPLETIME\+\_\+387\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+387\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga5cd6ca4f9c7b884bb065804fe11d409b}{ADC\+\_\+\+SAMPLETIME\+\_\+810\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+810\+CYCLES\+\_\+5)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabbafd84227c7c95290427c9de708c569}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabbafd84227c7c95290427c9de708c569}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_16CYCLES\_5@{ADC\_SAMPLETIME\_16CYCLES\_5}}
\index{ADC\_SAMPLETIME\_16CYCLES\_5@{ADC\_SAMPLETIME\_16CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_16CYCLES\_5}{ADC\_SAMPLETIME\_16CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+16\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+16\+CYCLES\+\_\+5)}

Sampling time 16.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00662}{662}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga01ae8ddd4c3f0a7cace13273c1e67fdd}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga01ae8ddd4c3f0a7cace13273c1e67fdd}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_1CYCLE\_5@{ADC\_SAMPLETIME\_1CYCLE\_5}}
\index{ADC\_SAMPLETIME\_1CYCLE\_5@{ADC\_SAMPLETIME\_1CYCLE\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_1CYCLE\_5}{ADC\_SAMPLETIME\_1CYCLE\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+1\+CYCLE\+\_\+5)}

Sampling time 1.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_2CYCLES\_5@{ADC\_SAMPLETIME\_2CYCLES\_5}}
\index{ADC\_SAMPLETIME\_2CYCLES\_5@{ADC\_SAMPLETIME\_2CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_2CYCLES\_5}{ADC\_SAMPLETIME\_2CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+2\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+2\+CYCLES\+\_\+5)}

Sampling time 2.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00660}{660}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabd3d7ab6251f2da4d8c517b6f2e455eb}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabd3d7ab6251f2da4d8c517b6f2e455eb}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_32CYCLES\_5@{ADC\_SAMPLETIME\_32CYCLES\_5}}
\index{ADC\_SAMPLETIME\_32CYCLES\_5@{ADC\_SAMPLETIME\_32CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_32CYCLES\_5}{ADC\_SAMPLETIME\_32CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+32\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+32\+CYCLES\+\_\+5)}

Sampling time 32.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf95d6ba54d8c7d4fa9765632b2b909bf}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf95d6ba54d8c7d4fa9765632b2b909bf}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_387CYCLES\_5@{ADC\_SAMPLETIME\_387CYCLES\_5}}
\index{ADC\_SAMPLETIME\_387CYCLES\_5@{ADC\_SAMPLETIME\_387CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_387CYCLES\_5}{ADC\_SAMPLETIME\_387CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+387\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+387\+CYCLES\+\_\+5)}

Sampling time 387.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3d7ed451f18937a8c8cbaacaf70c8c65}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3d7ed451f18937a8c8cbaacaf70c8c65}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_64CYCLES\_5@{ADC\_SAMPLETIME\_64CYCLES\_5}}
\index{ADC\_SAMPLETIME\_64CYCLES\_5@{ADC\_SAMPLETIME\_64CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_64CYCLES\_5}{ADC\_SAMPLETIME\_64CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+64\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+64\+CYCLES\+\_\+5)}

Sampling time 64.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga5cd6ca4f9c7b884bb065804fe11d409b}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga5cd6ca4f9c7b884bb065804fe11d409b}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_810CYCLES\_5@{ADC\_SAMPLETIME\_810CYCLES\_5}}
\index{ADC\_SAMPLETIME\_810CYCLES\_5@{ADC\_SAMPLETIME\_810CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_810CYCLES\_5}{ADC\_SAMPLETIME\_810CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+810\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+810\+CYCLES\+\_\+5)}

Sampling time 810.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3ec713ad46c33313aa8bc2bbdb1b96f3}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3ec713ad46c33313aa8bc2bbdb1b96f3}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_8CYCLES\_5@{ADC\_SAMPLETIME\_8CYCLES\_5}}
\index{ADC\_SAMPLETIME\_8CYCLES\_5@{ADC\_SAMPLETIME\_8CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_8CYCLES\_5}{ADC\_SAMPLETIME\_8CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+8\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+8\+CYCLES\+\_\+5)}

Sampling time 8.\+5 ADC clock cycles, On devices STM32\+H72xx and STM32\+H73xx, parameter available only on ADC instance\+: ADC1, ADC2 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00661}{661}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

