TRACE::2020-12-18.11:06:52::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:06:52::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:06:52::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:06:52::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:06:52::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:06:52::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:06:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-18.11:07:02::SCWPlatform::Opened new HwDB with name top_level_wrapper_7
TRACE::2020-12-18.11:07:02::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-12-18.11:07:02::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform"
		}]
}
TRACE::2020-12-18.11:07:03::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-12-18.11:07:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.11:07:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.11:07:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.11:07:03::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:03::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-12-18.11:07:03::SCWPlatform::Generating the sources  .
TRACE::2020-12-18.11:07:03::SCWBDomain::Generating boot domain sources.
TRACE::2020-12-18.11:07:03::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:03::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-12-18.11:07:03::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::mss does not exists at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::Creating sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::Adding the swdes entry, created swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::Writing mss at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:03::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-12-18.11:07:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-12-18.11:07:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-12-18.11:07:03::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-12-18.11:07:12::SCWPlatform::Generating sources Done.
TRACE::2020-12-18.11:07:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.11:07:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.11:07:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.11:07:12::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.11:07:12::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:12::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:12::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:12::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:12::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-12-18.11:07:12::SCWPlatform::Generating the sources  .
TRACE::2020-12-18.11:07:12::SCWBDomain::Generating boot domain sources.
TRACE::2020-12-18.11:07:12::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-12-18.11:07:12::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:12::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:12::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:12::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:12::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:12::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-12-18.11:07:12::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::mss does not exists at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::Creating sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::Adding the swdes entry, created swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::Writing mss at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:12::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-12-18.11:07:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-12-18.11:07:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-12-18.11:07:12::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-12-18.11:07:18::SCWPlatform::Generating sources Done.
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-12-18.11:07:18::SCWMssOS::Could not open the swdb for D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-12-18.11:07:18::SCWMssOS::Could not open the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-12-18.11:07:18::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-12-18.11:07:18::SCWMssOS::Could not open the swdb for D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-12-18.11:07:18::SCWMssOS::Could not open the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-12-18.11:07:18::SCWMssOS::Cleared the swdb table entry
TRACE::2020-12-18.11:07:18::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-18.11:07:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:07:18::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:18::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-18.11:07:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:07:18::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:18::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:18::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:18::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-12-18.11:07:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.11:07:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.11:07:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.11:07:18::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:18::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:18::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:18::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:18::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:18::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::mss does not exists at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Creating sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Adding the swdes entry, created swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Writing mss at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:18::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.11:07:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-12-18.11:07:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-12-18.11:07:19::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.11:07:19::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-12-18.11:07:22::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:22::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:22::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:22::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:22::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:22::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-12-18.11:07:22::SCWMssOS::Could not open the swdb for D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-12-18.11:07:22::SCWMssOS::Could not open the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-12-18.11:07:22::SCWMssOS::Cleared the swdb table entry
TRACE::2020-12-18.11:07:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:07:22::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:22::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:22::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:22::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:22::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:22::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:22::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:22::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:22::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:22::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:22::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:22::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:22::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:22::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:22::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:22::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:22::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:22::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee5a573cb80aa83062e26d4967a170d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-12-18.11:07:23::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-18.11:07:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-18.11:07:23::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-18.11:07:23::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-18.11:07:23::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-18.11:07:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.11:07:23::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-12-18.11:07:23::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-18.11:07:23::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-18.11:07:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.11:07:23::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-12-18.11:07:23::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-18.11:07:23::SCWSystem::Not a boot domain 
LOG::2020-12-18.11:07:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-18.11:07:23::SCWDomain::Generating domain artifcats
TRACE::2020-12-18.11:07:23::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-18.11:07:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.11:07:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.11:07:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.11:07:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.11:07:23::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.11:07:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.11:07:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-18.11:07:23::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-12-18.11:07:23::SCWMssOS::skipping the bsp build ... 
TRACE::2020-12-18.11:07:23::SCWMssOS::Copying to export directory.
TRACE::2020-12-18.11:07:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-18.11:07:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-12-18.11:07:23::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-12-18.11:07:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-18.11:07:23::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-18.11:07:23::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-18.11:07:23::SCWPlatform::Started preparing the platform 
TRACE::2020-12-18.11:07:23::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-18.11:07:23::SCWSystem::dir created 
TRACE::2020-12-18.11:07:23::SCWSystem::Writing the bif 
TRACE::2020-12-18.11:07:23::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-18.11:07:23::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-18.11:07:23::SCWPlatform::Completed generating the platform
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee5a573cb80aa83062e26d4967a170d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-18.11:07:23::SCWPlatform::updated the xpfm file.
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee5a573cb80aa83062e26d4967a170d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee5a573cb80aa83062e26d4967a170d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:23::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:23::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Opened existing hwdb top_level_wrapper_7
TRACE::2020-12-18.11:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:23::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:23::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee5a573cb80aa83062e26d4967a170d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-12-18.11:07:23::SCWPlatform::Clearing the existing platform
TRACE::2020-12-18.11:07:23::SCWSystem::Clearing the existing sysconfig
TRACE::2020-12-18.11:07:23::SCWBDomain::clearing the fsbl build
TRACE::2020-12-18.11:07:23::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWBDomain::clearing the pmufw build
TRACE::2020-12-18.11:07:23::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:23::SCWSystem::Clearing the domains completed.
TRACE::2020-12-18.11:07:23::SCWPlatform::Clearing the opened hw db.
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform location is D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Removing the HwDB with name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:23::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:23::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened new HwDB with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWReader::Active system found as  rfsoc_v2_platform
TRACE::2020-12-18.11:07:35::SCWReader::Handling sysconfig rfsoc_v2_platform
TRACE::2020-12-18.11:07:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-12-18.11:07:35::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-18.11:07:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:07:35::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:35::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.11:07:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWReader::No isolation master present  
TRACE::2020-12-18.11:07:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.11:07:35::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-18.11:07:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:07:35::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2020-12-18.11:07:35::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:35::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.11:07:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWReader::No isolation master present  
TRACE::2020-12-18.11:07:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.11:07:35::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:35::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:07:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:07:35::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:35::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.11:07:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:35::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:35::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:35::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:35::SCWReader::No isolation master present  
TRACE::2020-12-18.11:07:58::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:58::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:58::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:58::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:58::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:58::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:58::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:58::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:58::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:58::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::In reload Mss file.
TRACE::2020-12-18.11:07:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:59::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-12-18.11:07:59::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-12-18.11:07:59::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-12-18.11:07:59::SCWMssOS::Cleared the swdb table entry
TRACE::2020-12-18.11:07:59::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:07:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:07:59::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:07:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:07:59::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:07:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:07:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:07:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:07:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:07:59::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:07:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:07:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:07:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:07:59::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:00::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:00::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:00::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:00::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:00::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:00::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:00::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:00::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:00::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:00::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:00::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:00::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:00::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:08:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:08:00::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:11::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:11::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:11::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:11::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:11::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:11::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:11::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:11::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:11::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:11::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:11::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:11::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:11::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:11::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:11::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:11::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:11::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:13::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:13::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:13::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:13::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:13::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:13::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:13::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:13::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:13::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:13::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:13::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:13::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:13::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:13::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:13::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:13::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:13::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:08:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:08:14::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:08:14::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:08:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:08:14::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:08:14::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:08:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:08:14::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:14::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:14::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:14::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:14::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:14::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:14::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:14::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:14::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:14::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee5a573cb80aa83062e26d4967a170d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-12-18.11:08:14::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:08:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:08:14::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:14::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:14::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:14::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:14::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:14::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:14::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::In reload Mss file.
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:08:15::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:08:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:08:15::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:15::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:08:15::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:08:15::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.11:08:15::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-12-18.11:08:21::SCWMssOS::Removing file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2020-12-18.11:08:30::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-18.11:08:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-18.11:08:30::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-18.11:08:30::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-18.11:08:30::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-18.11:08:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.11:08:30::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-12-18.11:08:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:30::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:30::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:08:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:30::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:08:30::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-12-18.11:08:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.11:08:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.11:08:30::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2020-12-18.11:08:30::SCWBDomain::make: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-12-18.11:08:30::SCWBDomain::make --no-print-directory seq_libs

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:30::SCWBDomain::jects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:30::SCWBDomain::jects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:30::SCWBDomain::jects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.11:08:30::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2020-12-18.11:08:30::SCWBDomain::t-lto-objects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.11:08:30::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-12-18.11:08:30::SCWBDomain::lto-objects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:30::SCWBDomain::ects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:30::SCWBDomain::jects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:30::SCWBDomain::ects"

TRACE::2020-12-18.11:08:30::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:30::SCWBDomain::ts"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:31::SCWBDomain::ects"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:08:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-12-18.11:08:31::SCWBDomain::bjects"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:08:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-12-18.11:08:31::SCWBDomain::bjects"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:31::SCWBDomain::jects"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:31::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:31::SCWBDomain::ts"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:31::SCWBDomain::jects"

TRACE::2020-12-18.11:08:31::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.11:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:31::SCWBDomain::ects"

TRACE::2020-12-18.11:08:32::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:08:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:32::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:32::SCWBDomain::cts"

TRACE::2020-12-18.11:08:32::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:08:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.11:08:32::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-12-18.11:08:32::SCWBDomain::-objects"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.11:08:33::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-12-18.11:08:33::SCWBDomain::objects"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:33::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:33::SCWBDomain::ects"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:33::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:33::SCWBDomain::jects"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:33::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:33::SCWBDomain::cts"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:33::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:33::SCWBDomain::ects"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:33::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:33::SCWBDomain::cts"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Include files for this library have already been copied."

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.11:08:33::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-12-18.11:08:33::SCWBDomain::objects"

TRACE::2020-12-18.11:08:33::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:08:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:33::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:33::SCWBDomain::cts"

TRACE::2020-12-18.11:08:34::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:08:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:34::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:34::SCWBDomain::cts"

TRACE::2020-12-18.11:08:34::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-12-18.11:08:34::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-12-18.11:08:34::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-12-18.11:08:34::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-12-18.11:08:35::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-12-18.11:08:35::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-12-18.11:08:35::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-12-18.11:08:35::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-12-18.11:08:36::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-12-18.11:08:36::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-12-18.11:08:36::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-12-18.11:08:36::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-12-18.11:08:37::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-12-18.11:08:37::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-12-18.11:08:37::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-12-18.11:08:37::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-12-18.11:08:38::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-12-18.11:08:38::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-12-18.11:08:38::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-12-18.11:08:38::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-12-18.11:08:38::SCWBDomain::C:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-12-18.11:08:38::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-12-18.11:08:38::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-12-18.11:08:38::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-12-18.11:08:38::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-12-18.11:08:38::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-12-18.11:08:38::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-12-18.11:08:38::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-12-18.11:08:38::SCWBDomain::C:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-12-18.11:08:38::SCWBDomain::[100%] Built target metal-static

TRACE::2020-12-18.11:08:39::SCWBDomain::Install the project...

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-12-18.11:08:39::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-12-18.11:08:39::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2020-12-18.11:08:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:08:39::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-12-18.11:08:39::SCWBDomain::"

TRACE::2020-12-18.11:08:39::SCWBDomain::"Compiling xilpm library"

TRACE::2020-12-18.11:08:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2020-12-18.11:08:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:40::SCWBDomain::ects"

TRACE::2020-12-18.11:08:40::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-12-18.11:08:41::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2020-12-18.11:08:41::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2020-12-18.11:08:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:08:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:41::SCWBDomain::jects"

TRACE::2020-12-18.11:08:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:08:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:41::SCWBDomain::jects"

TRACE::2020-12-18.11:08:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:08:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:41::SCWBDomain::jects"

TRACE::2020-12-18.11:08:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.11:08:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.11:08:41::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2020-12-18.11:08:41::SCWBDomain::t-lto-objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.11:08:42::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-12-18.11:08:42::SCWBDomain::lto-objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:42::SCWBDomain::jects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:42::SCWBDomain::ects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:42::SCWBDomain::ts"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:42::SCWBDomain::ects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:42::SCWBDomain::ects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:08:42::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-12-18.11:08:42::SCWBDomain::bjects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:08:42::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-12-18.11:08:42::SCWBDomain::bjects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:42::SCWBDomain::ts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:42::SCWBDomain::ects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:42::SCWBDomain::jects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:42::SCWBDomain::jects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:42::SCWBDomain::cts"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.11:08:42::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-12-18.11:08:42::SCWBDomain::-objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.11:08:42::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-12-18.11:08:42::SCWBDomain::objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:42::SCWBDomain::ects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:42::SCWBDomain::jects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:42::SCWBDomain::cts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:42::SCWBDomain::ects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:42::SCWBDomain::cts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:42::SCWBDomain::cts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.11:08:42::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-12-18.11:08:42::SCWBDomain::objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Include files for this library have already been copied."

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:42::SCWBDomain::ts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:42::SCWBDomain::ts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:42::SCWBDomain::ts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-12-18.11:08:42::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-12-18.11:08:42::SCWBDomain::to-objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.11:08:42::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-12-18.11:08:42::SCWBDomain::-objects"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:08:42::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:08:42::SCWBDomain::s"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:42::SCWBDomain::ts"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:08:42::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:08:42::SCWBDomain::s"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.11:08:42::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-12-18.11:08:42::SCWBDomain::

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:08:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:08:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-12-18.11:08:42::SCWBDomain::cts"

TRACE::2020-12-18.11:08:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:08:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:08:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:08:43::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:08:43::SCWBDomain::s"

TRACE::2020-12-18.11:08:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:43::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:43::SCWBDomain::ts"

TRACE::2020-12-18.11:08:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.11:08:43::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-12-18.11:08:43::SCWBDomain::

TRACE::2020-12-18.11:08:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:08:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:43::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:43::SCWBDomain::ts"

TRACE::2020-12-18.11:08:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.11:08:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:08:44::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:08:44::SCWBDomain::s"

TRACE::2020-12-18.11:08:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:08:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:08:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:08:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:08:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:08:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:08:44::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-12-18.11:08:44::SCWBDomain::"

TRACE::2020-12-18.11:08:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:08:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-12-18.11:08:44::SCWBDomain::jects"

TRACE::2020-12-18.11:08:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:08:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-12-18.11:08:44::SCWBDomain::ects"

TRACE::2020-12-18.11:08:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:08:44::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:08:44::SCWBDomain::s"

TRACE::2020-12-18.11:08:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:08:45::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-12-18.11:08:45::SCWBDomain::ts"

TRACE::2020-12-18.11:08:45::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:08:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:08:45::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-12-18.11:08:45::SCWBDomain::"

TRACE::2020-12-18.11:08:45::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2020-12-18.11:08:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:08:45::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:08:45::SCWBDomain::s"

TRACE::2020-12-18.11:08:45::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:08:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:08:46::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-12-18.11:08:46::SCWBDomain::"

TRACE::2020-12-18.11:08:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2020-12-18.11:08:49::SCWBDomain::make --no-print-directory archive

TRACE::2020-12-18.11:08:49::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2020-12-18.11:08:49::SCWBDomain::exa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/_exit.o psu_cortexa
TRACE::2020-12-18.11:08:49::SCWBDomain::53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xgpio_si
TRACE::2020-12-18.11:08:49::SCWBDomain::nit.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/x
TRACE::2020-12-18.11:08:49::SCWBDomain::ttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xa
TRACE::2020-12-18.11:08:49::SCWBDomain::xipmon_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0
TRACE::2020-12-18.11:08:49::SCWBDomain::/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xclockps_fixe
TRACE::2020-12-18.11:08:49::SCWBDomain::dfactor.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53
TRACE::2020-12-18.11:08:49::SCWBDomain::_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa
TRACE::2020-12-18.11:08:49::SCWBDomain::53_0/lib/xresetps.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cort
TRACE::2020-12-18.11:08:49::SCWBDomain::exa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/lseek.o psu_co
TRACE::2020-12-18.11:08:49::SCWBDomain::rtexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xscugic_intr.o psu_c
TRACE::2020-12-18.11:08:49::SCWBDomain::ortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xipipsu_si
TRACE::2020-12-18.11:08:49::SCWBDomain::nit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xrfdc_
TRACE::2020-12-18.11:08:49::SCWBDomain::clock.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xsdps_si
TRACE::2020-12-18.11:08:49::SCWBDomain::nit.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xgpio
TRACE::2020-12-18.11:08:49::SCWBDomain::.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xil_
TRACE::2020-12-18.11:08:49::SCWBDomain::assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/li
TRACE::2020-12-18.11:08:49::SCWBDomain::b/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/li
TRACE::2020-12-18.11:08:49::SCWBDomain::b/xil_mem.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/
TRACE::2020-12-18.11:08:49::SCWBDomain::xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_
TRACE::2020-12-18.11:08:49::SCWBDomain::handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xi
TRACE::2020-12-18.11:08:49::SCWBDomain::l_testio.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/x
TRACE::2020-12-18.11:08:49::SCWBDomain::resetps_sinit.o psu_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xcsudma_g.o psu_cort
TRACE::2020-12-18.11:08:49::SCWBDomain::exa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidm
TRACE::2020-12-18.11:08:49::SCWBDomain::a.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xcsudma_se
TRACE::2020-12-18.11:08:49::SCWBDomain::lftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/li
TRACE::2020-12-18.11:08:49::SCWBDomain::b/xil_sleepcommon.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_
TRACE::2020-12-18.11:08:49::SCWBDomain::cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_
TRACE::2020-12-18.11:08:49::SCWBDomain::cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps_options.o 
TRACE::2020-12-18.11:08:49::SCWBDomain::psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit
TRACE::2020-12-18.11:08:49::SCWBDomain::.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_c
TRACE::2020-12-18.11:08:49::SCWBDomain::ard.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib
TRACE::2020-12-18.11:08:49::SCWBDomain::/sbrk.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu
TRACE::2020-12-18.11:08:49::SCWBDomain::_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/
TRACE::2020-12-18.11:08:49::SCWBDomain::xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_
TRACE::2020-12-18.11:08:49::SCWBDomain::cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/isatty.o
TRACE::2020-12-18.11:08:49::SCWBDomain:: psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xttcps_s
TRACE::2020-12-18.11:08:49::SCWBDomain::init.o psu_cortexa53_0/lib/xgpio_selftest.o

TRACE::2020-12-18.11:08:50::SCWBDomain::'Finished building libraries'

TRACE::2020-12-18.11:08:50::SCWBDomain::make: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-12-18.11:08:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2020-12-18.11:08:50::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2020-12-18.11:08:50::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2020-12-18.11:08:50::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2020-12-18.11:08:50::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2020-12-18.11:08:51::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2020-12-18.11:08:51::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2020-12-18.11:08:51::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2020-12-18.11:08:51::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2020-12-18.11:08:51::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2020-12-18.11:08:51::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2020-12-18.11:08:52::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2020-12-18.11:08:52::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2020-12-18.11:08:52::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2020-12-18.11:08:52::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2020-12-18.11:08:53::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2020-12-18.11:08:53::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2020-12-18.11:08:53::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2020-12-18.11:08:53::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:53::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2020-12-18.11:08:53::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2020-12-18.11:08:54::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2020-12-18.11:08:54::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2020-12-18.11:08:54::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:54::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2020-12-18.11:08:54::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-12-18.11:08:54::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsb
TRACE::2020-12-18.11:08:54::SCWBDomain::l_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsb
TRACE::2020-12-18.11:08:54::SCWBDomain::l_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xf
TRACE::2020-12-18.11:08:54::SCWBDomain::sbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2020-12-18.11:08:54::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2020-12-18.11:08:54::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                         
TRACE::2020-12-18.11:08:54::SCWBDomain::                                                                       -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -n
TRACE::2020-12-18.11:08:54::SCWBDomain::  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2020-12-18.11:08:57::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-18.11:08:57::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-18.11:08:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.11:08:57::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-12-18.11:08:57::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:57::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:57::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:57::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:08:57::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:08:57::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:08:57::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:08:57::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:08:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:08:57::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:08:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:08:57::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:08:57::SCWBDomain::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-12-18.11:08:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.11:08:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.11:08:57::SCWBDomain::System Command Ran  D:&  cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2020-12-18.11:08:57::SCWBDomain::make: Entering directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-12-18.11:08:57::SCWBDomain::make --no-print-directory seq_libs

TRACE::2020-12-18.11:08:57::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:08:57::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:08:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:08:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:08:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:08:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:08:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:08:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:08:58::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:08:58::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:08:58::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:08:58::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:08:58::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:08:58::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:08:58::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:08:58::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:08:58::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:08:58::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:08:58::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:08:58::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:58::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:08:58::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-12-18.11:08:58::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-12-18.11:08:58::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:08:59::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-12-18.11:08:59::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-12-18.11:08:59::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:08:59::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:08:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:08:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:08:59::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:08:59::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:08:59::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:08:59::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:08:59::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:08:59::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:08:59::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:08:59::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:08:59::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:08:59::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:08:59::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-12-18.11:08:59::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-12-18.11:08:59::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:09:00::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-12-18.11:09:00::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-12-18.11:09:00::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:09:00::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:09:00::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:09:00::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:00::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:00::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2020-12-18.11:09:00::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2020-12-18.11:09:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-12-18.11:09:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-12-18.11:09:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2020-12-18.11:09:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:09:01::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:09:01::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:03::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-12-18.11:09:03::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-12-18.11:09:04::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-12-18.11:09:04::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-12-18.11:09:04::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-12-18.11:09:04::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-12-18.11:09:05::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-12-18.11:09:05::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-12-18.11:09:05::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-12-18.11:09:05::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-12-18.11:09:05::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-12-18.11:09:06::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-12-18.11:09:06::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-12-18.11:09:06::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-12-18.11:09:06::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-12-18.11:09:06::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-12-18.11:09:07::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-12-18.11:09:07::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2020-12-18.11:09:07::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-12-18.11:09:07::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-12-18.11:09:07::SCWBDomain::C:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2020-12-18.11:09:07::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2020-12-18.11:09:07::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2020-12-18.11:09:07::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2020-12-18.11:09:07::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2020-12-18.11:09:07::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2020-12-18.11:09:07::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2020-12-18.11:09:07::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-12-18.11:09:07::SCWBDomain::C:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2020-12-18.11:09:07::SCWBDomain::[100%] Built target metal-static

TRACE::2020-12-18.11:09:07::SCWBDomain::Install the project...

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-12-18.11:09:07::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-12-18.11:09:08::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-12-18.11:09:08::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2020-12-18.11:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:08::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-12-18.11:09:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2020-12-18.11:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:09::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:09::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:09::SCWBDomain::"Compiling Xilskey Library"

TRACE::2020-12-18.11:09:10::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2020-12-18.11:09:10::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-12-18.11:09:10::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-12-18.11:09:10::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-12-18.11:09:10::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-12-18.11:09:10::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-12-18.11:09:10::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-12-18.11:09:10::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-12-18.11:09:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-12-18.11:09:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-12-18.11:09:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-12-18.11:09:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-12-18.11:09:11::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-12-18.11:09:11::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-12-18.11:09:11::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-12-18.11:09:11::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-12-18.11:09:11::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-12-18.11:09:11::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-12-18.11:09:11::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-12-18.11:09:11::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-12-18.11:09:11::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-12-18.11:09:11::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-12-18.11:09:11::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-12-18.11:09:11::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-12-18.11:09:11::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-12-18.11:09:11::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-12-18.11:09:11::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-12-18.11:09:11::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-12-18.11:09:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-12-18.11:09:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-12-18.11:09:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-12-18.11:09:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:09:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-12-18.11:09:13::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-12-18.11:09:13::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-12-18.11:09:13::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-12-18.11:09:13::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2020-12-18.11:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-12-18.11:09:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-12-18.11:09:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:09:14::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-12-18.11:09:14::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-12-18.11:09:14::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-12-18.11:09:17::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2020-12-18.11:09:17::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2020-12-18.11:09:17::SCWBDomain::make --no-print-directory archive

TRACE::2020-12-18.11:09:17::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrfdc_mb.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0
TRACE::2020-12-18.11:09:17::SCWBDomain::/lib/microblaze_disable_exceptions.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/microbl
TRACE::2020-12-18.11:09:17::SCWBDomain::aze_flush_dcache_range.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xil_misc_psrese
TRACE::2020-12-18.11:09:17::SCWBDomain::t_api.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0
TRACE::2020-12-18.11:09:17::SCWBDomain::/lib/pvr.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_disable_interrupts.
TRACE::2020-12-18.11:09:17::SCWBDomain::o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xrfdc.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0
TRACE::2020-12-18.11:09:17::SCWBDomain::/lib/xgpio_g.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xgpio_sinit.o psu_pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib
TRACE::2020-12-18.11:09:17::SCWBDomain::/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xil_printf.o psu_pmu
TRACE::2020-12-18.11:09:17::SCWBDomain::_0/lib/xio.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xsysmonpsu.o ps
TRACE::2020-12-18.11:09:17::SCWBDomain::u_pmu_0/lib/xrfdc_mts.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xqspipsu_option
TRACE::2020-12-18.11:09:17::SCWBDomain::s.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze
TRACE::2020-12-18.11:09:17::SCWBDomain::_update_icache.o psu_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/
TRACE::2020-12-18.11:09:17::SCWBDomain::microblaze_update_dcache.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/microblaze_selftest.o psu_pm
TRACE::2020-12-18.11:09:17::SCWBDomain::u_0/lib/microblaze_interrupts_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xrfdc_clock.o psu_pmu_0/lib/microblaze_invalidate
TRACE::2020-12-18.11:09:17::SCWBDomain::_icache_range.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/
TRACE::2020-12-18.11:09:17::SCWBDomain::lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xgpio.o psu_p
TRACE::2020-12-18.11:09:17::SCWBDomain::mu_0/lib/xil_testmem.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xrtc
TRACE::2020-12-18.11:09:17::SCWBDomain::psu_selftest.o psu_pmu_0/lib/microblaze_enable_interrupts.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xrfdc_mixer.o psu_pmu_0/lib/xsd
TRACE::2020-12-18.11:09:17::SCWBDomain::ps_host.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xr
TRACE::2020-12-18.11:09:17::SCWBDomain::fdc_intr.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/microblaze_disable_dcache
TRACE::2020-12-18.11:09:17::SCWBDomain::.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/mic
TRACE::2020-12-18.11:09:17::SCWBDomain::roblaze_flush_dcache.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_testio.o psu_pmu_0/lib/microblaze_exception_handler.o psu_pm
TRACE::2020-12-18.11:09:17::SCWBDomain::u_0/lib/xsdps.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xaxidma_g.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/micro
TRACE::2020-12-18.11:09:17::SCWBDomain::blaze_interrupt_handler.o psu_pmu_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/xaxidma_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_p
TRACE::2020-12-18.11:09:17::SCWBDomain::mu_0/lib/xaxidma_selftest.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xaxidma_bd.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_
TRACE::2020-12-18.11:09:17::SCWBDomain::0/lib/xil_sleepcommon.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/o
TRACE::2020-12-18.11:09:17::SCWBDomain::utbyte.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/xgpio_intr.o psu_pmu_0/lib/xttcp
TRACE::2020-12-18.11:09:17::SCWBDomain::s_options.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0
TRACE::2020-12-18.11:09:17::SCWBDomain::/lib/xil_util.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xcsudma_sinit.o 
TRACE::2020-12-18.11:09:17::SCWBDomain::psu_pmu_0/lib/microblaze_enable_dcache.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/xgpiops_hw.o 
TRACE::2020-12-18.11:09:17::SCWBDomain::psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icache.o psu_pmu_0/lib/xaxidma.o psu_pmu_0/lib
TRACE::2020-12-18.11:09:17::SCWBDomain::/errno.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xrfdc_g.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xcsudma.o psu_p
TRACE::2020-12-18.11:09:17::SCWBDomain::mu_0/lib/xuartps_g.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xrfdc_sinit.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/x
TRACE::2020-12-18.11:09:17::SCWBDomain::il_clocking.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xgpio_extra.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib
TRACE::2020-12-18.11:09:17::SCWBDomain::/xclockps_pll.o psu_pmu_0/lib/xaxidma_bdring.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xgpio
TRACE::2020-12-18.11:09:17::SCWBDomain::_selftest.o

TRACE::2020-12-18.11:09:18::SCWBDomain::'Finished building libraries'

TRACE::2020-12-18.11:09:18::SCWBDomain::make: Leaving directory 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-12-18.11:09:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:18::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2020-12-18.11:09:18::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2020-12-18.11:09:18::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:19::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2020-12-18.11:09:19::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2020-12-18.11:09:19::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:19::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2020-12-18.11:09:20::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2020-12-18.11:09:20::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:20::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2020-12-18.11:09:20::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2020-12-18.11:09:20::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:20::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2020-12-18.11:09:21::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:21::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2020-12-18.11:09:21::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2020-12-18.11:09:21::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2020-12-18.11:09:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2020-12-18.11:09:21::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2020-12-18.11:09:21::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2020-12-18.11:09:22::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2020-12-18.11:09:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2020-12-18.11:09:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2020-12-18.11:09:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2020-12-18.11:09:23::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2020-12-18.11:09:23::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2020-12-18.11:09:23::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2020-12-18.11:09:23::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2020-12-18.11:09:23::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2020-12-18.11:09:23::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2020-12-18.11:09:23::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2020-12-18.11:09:24::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2020-12-18.11:09:24::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:24::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2020-12-18.11:09:24::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2020-12-18.11:09:24::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2020-12-18.11:09:24::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2020-12-18.11:09:25::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2020-12-18.11:09:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2020-12-18.11:09:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2020-12-18.11:09:25::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2020-12-18.11:09:26::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2020-12-18.11:09:26::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2020-12-18.11:09:26::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2020-12-18.11:09:26::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2020-12-18.11:09:26::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2020-12-18.11:09:27::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2020-12-18.11:09:27::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2020-12-18.11:09:27::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-12-18.11:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2020-12-18.11:09:27::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-12-18.11:09:27::SCWBDomain::mb-gcc -o pmufw.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_h
TRACE::2020-12-18.11:09:27::SCWBDomain::ooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o
TRACE::2020-12-18.11:09:27::SCWBDomain::  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xpfw_mo
TRACE::2020-12-18.11:09:27::SCWBDomain::d_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi
TRACE::2020-12-18.11:09:27::SCWBDomain::.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib
TRACE::2020-12-18.11:09:27::SCWBDomain::.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requi
TRACE::2020-12-18.11:09:27::SCWBDomain::rement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2020-12-18.11:09:27::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2020-12-18.11:09:27::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2020-12-18.11:09:27::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2020-12-18.11:09:27::SCWBDomain::                                       -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-relax -Wl,-
TRACE::2020-12-18.11:09:27::SCWBDomain::-gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2020-12-18.11:09:30::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-18.11:09:30::SCWSystem::Not a boot domain 
LOG::2020-12-18.11:09:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-18.11:09:30::SCWDomain::Generating domain artifcats
TRACE::2020-12-18.11:09:30::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-18.11:09:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.11:09:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.11:09:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.11:09:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.11:09:30::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-18.11:09:30::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:30::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:30::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:30::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:09:30::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:30::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:09:30::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:09:30::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:09:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:09:30::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-12-18.11:09:30::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-12-18.11:09:30::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-12-18.11:09:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-12-18.11:09:30::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:30::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:30::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:30::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.11:09:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.11:09:30::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:30::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.11:09:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.11:09:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-18.11:09:30::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-12-18.11:09:30::SCWMssOS::doing bsp build ... 
TRACE::2020-12-18.11:09:30::SCWMssOS::System Command Ran  D: & cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-12-18.11:09:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2020-12-18.11:09:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:09:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.11:09:31::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.11:09:31::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:31::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:31::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:09:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:31::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:09:32::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:09:32::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:32::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:32::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:32::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:32::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:32::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:09:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.11:09:32::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.11:09:34::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:37::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-12-18.11:09:37::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-12-18.11:09:37::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-12-18.11:09:37::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-12-18.11:09:37::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-12-18.11:09:38::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-12-18.11:09:38::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-12-18.11:09:38::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-12-18.11:09:39::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-12-18.11:09:39::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-12-18.11:09:39::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-12-18.11:09:39::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-12-18.11:09:39::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-12-18.11:09:40::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-12-18.11:09:40::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-12-18.11:09:40::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-12-18.11:09:40::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-12-18.11:09:41::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-12-18.11:09:41::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-12-18.11:09:41::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-12-18.11:09:41::SCWMssOS::C:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-12-18.11:09:41::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-12-18.11:09:41::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-12-18.11:09:41::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-12-18.11:09:41::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-12-18.11:09:41::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-12-18.11:09:41::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-12-18.11:09:41::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-12-18.11:09:41::SCWMssOS::C:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-12-18.11:09:41::SCWMssOS::[100%] Built target metal-static

TRACE::2020-12-18.11:09:41::SCWMssOS::Install the project...

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-12-18.11:09:41::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-12-18.11:09:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2020-12-18.11:09:41::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2020-12-18.11:09:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:09:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:09:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:09:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.11:09:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.11:09:41::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.11:09:42::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:09:42::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.11:09:42::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.11:09:42::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.11:09:42::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-12-18.11:09:42::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.11:09:42::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:09:42::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:09:42::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.11:09:42::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:09:42::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.11:09:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.11:09:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.11:09:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:43::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.11:09:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.11:09:43::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:09:44::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.11:09:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:09:44::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.11:09:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.11:09:44::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.11:09:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:09:44::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.11:09:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.11:09:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.11:09:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2020-12-18.11:09:50::SCWMssOS::make --no-print-directory archive

TRACE::2020-12-18.11:09:50::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2020-12-18.11:09:50::SCWMssOS::exa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/_exit.o psu_cortexa
TRACE::2020-12-18.11:09:50::SCWMssOS::53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xgpio_si
TRACE::2020-12-18.11:09:50::SCWMssOS::nit.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/p
TRACE::2020-12-18.11:09:50::SCWMssOS::utnum.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/c
TRACE::2020-12-18.11:09:50::SCWMssOS::lose.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_cortexa53_0/lib/xax
TRACE::2020-12-18.11:09:50::SCWMssOS::ipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_
TRACE::2020-12-18.11:09:50::SCWMssOS::cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib
TRACE::2020-12-18.11:09:50::SCWMssOS::/xclockps_pll.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0
TRACE::2020-12-18.11:09:50::SCWMssOS::/lib/xsysmonpsu.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_
TRACE::2020-12-18.11:09:50::SCWMssOS::0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/outbyte.o psu_c
TRACE::2020-12-18.11:09:50::SCWMssOS::ortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa
TRACE::2020-12-18.11:09:50::SCWMssOS::53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o p
TRACE::2020-12-18.11:09:50::SCWMssOS::su_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/_sbrk
TRACE::2020-12-18.11:09:50::SCWMssOS::.o psu_cortexa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o
TRACE::2020-12-18.11:09:50::SCWMssOS:: psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exceptio
TRACE::2020-12-18.11:09:50::SCWMssOS::n.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/open
TRACE::2020-12-18.11:09:50::SCWMssOS::.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xsdp
TRACE::2020-12-18.11:09:50::SCWMssOS::s_host.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/cpputes
TRACE::2020-12-18.11:09:50::SCWMssOS::t_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xclockp
TRACE::2020-12-18.11:09:50::SCWMssOS::s_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles
TRACE::2020-12-18.11:09:50::SCWMssOS::.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xil_cache.o 
TRACE::2020-12-18.11:09:50::SCWMssOS::psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/unlink.o
TRACE::2020-12-18.11:09:50::SCWMssOS:: psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/li
TRACE::2020-12-18.11:09:50::SCWMssOS::b/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_
TRACE::2020-12-18.11:09:50::SCWMssOS::cortexa53_0/lib/_open.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_corte
TRACE::2020-12-18.11:09:50::SCWMssOS::xa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.
TRACE::2020-12-18.11:09:50::SCWMssOS::o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xs
TRACE::2020-12-18.11:09:50::SCWMssOS::cugic_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53
TRACE::2020-12-18.11:09:50::SCWMssOS::_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa
TRACE::2020-12-18.11:09:50::SCWMssOS::53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_
TRACE::2020-12-18.11:09:50::SCWMssOS::cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xqspipsu_si
TRACE::2020-12-18.11:09:50::SCWMssOS::nit.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o
TRACE::2020-12-18.11:09:50::SCWMssOS:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o
TRACE::2020-12-18.11:09:50::SCWMssOS:: psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/
TRACE::2020-12-18.11:09:50::SCWMssOS::lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cor
TRACE::2020-12-18.11:09:50::SCWMssOS::texa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/isatty.o
TRACE::2020-12-18.11:09:50::SCWMssOS:: psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xttcps_s
TRACE::2020-12-18.11:09:50::SCWMssOS::init.o psu_cortexa53_0/lib/xgpio_selftest.o

TRACE::2020-12-18.11:09:50::SCWMssOS::'Finished building libraries'

TRACE::2020-12-18.11:09:51::SCWMssOS::Copying to export directory.
TRACE::2020-12-18.11:09:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-18.11:09:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-12-18.11:09:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-18.11:09:51::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-18.11:09:51::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-18.11:09:51::SCWPlatform::Started preparing the platform 
TRACE::2020-12-18.11:09:51::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-18.11:09:51::SCWSystem::dir created 
TRACE::2020-12-18.11:09:51::SCWSystem::Writing the bif 
TRACE::2020-12-18.11:09:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-18.11:09:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-18.11:09:51::SCWPlatform::Completed generating the platform
TRACE::2020-12-18.11:09:51::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:09:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:09:51::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:09:51::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:09:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:09:51::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:09:51::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.11:09:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.11:09:51::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:09:51::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:09:51::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:09:51::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:09:51::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:09:51::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:09:51::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:09:51::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:09:51::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:09:51::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-18.11:09:51::SCWPlatform::updated the xpfm file.
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.11:09:51::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.11:09:51::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.11:09:51::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Opened existing hwdb top_level_wrapper_8
TRACE::2020-12-18.11:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.11:09:51::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.11:09:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.11:09:51::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:08::SCWPlatform::Clearing the existing platform
TRACE::2020-12-18.12:17:08::SCWSystem::Clearing the existing sysconfig
TRACE::2020-12-18.12:17:08::SCWBDomain::clearing the fsbl build
TRACE::2020-12-18.12:17:08::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:08::SCWBDomain::clearing the pmufw build
TRACE::2020-12-18.12:17:08::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:08::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:08::SCWSystem::Clearing the domains completed.
TRACE::2020-12-18.12:17:08::SCWPlatform::Clearing the opened hw db.
TRACE::2020-12-18.12:17:08::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform:: Platform location is D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:08::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:08::SCWPlatform::Removing the HwDB with name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:08::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:08::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened new HwDB with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWReader::Active system found as  rfsoc_v2_platform
TRACE::2020-12-18.12:17:20::SCWReader::Handling sysconfig rfsoc_v2_platform
TRACE::2020-12-18.12:17:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-12-18.12:17:20::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-18.12:17:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.12:17:20::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:20::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.12:17:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWReader::No isolation master present  
TRACE::2020-12-18.12:17:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.12:17:20::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-18.12:17:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.12:17:20::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2020-12-18.12:17:20::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:20::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.12:17:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWReader::No isolation master present  
TRACE::2020-12-18.12:17:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.12:17:20::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.12:17:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.12:17:20::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:20::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.12:17:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:20::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:20::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:20::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:20::SCWReader::No isolation master present  
TRACE::2020-12-18.12:17:25::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:25::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:25::SCWPlatform:: Platform location is D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-18.12:17:25::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:25::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:37::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::update - Opened existing hwdb top_level_wrapper_12
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:37::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::update - Opened existing hwdb top_level_wrapper_12
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Opened existing hwdb top_level_wrapper_11
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:37::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:37::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:37::SCWPlatform::update - Opened existing hwdb top_level_wrapper_12
TRACE::2020-12-18.12:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:37::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:37::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:37::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-12-18.12:17:37::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:37::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:37::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-12-18.12:17:37::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:37::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-12-18.12:17:37::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:38::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:38::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:38::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:38::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:38::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:38::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-18.12:17:50::SCWPlatform::Opened new HwDB with name top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-18.12:17:50::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-18.12:17:50::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.12:17:50::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:50::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-12-18.12:17:59::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-18.12:17:59::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-18.12:17:59::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-18.12:17:59::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-18.12:17:59::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-18.12:17:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.12:17:59::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-12-18.12:17:59::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-18.12:17:59::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-18.12:17:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.12:17:59::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-12-18.12:17:59::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-18.12:17:59::SCWSystem::Not a boot domain 
LOG::2020-12-18.12:17:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-18.12:17:59::SCWDomain::Generating domain artifcats
TRACE::2020-12-18.12:17:59::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-18.12:17:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.12:17:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.12:17:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.12:17:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.12:17:59::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.12:17:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.12:17:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-18.12:17:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-12-18.12:17:59::SCWMssOS::skipping the bsp build ... 
TRACE::2020-12-18.12:17:59::SCWMssOS::Copying to export directory.
TRACE::2020-12-18.12:17:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-18.12:17:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-12-18.12:17:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-18.12:17:59::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-18.12:17:59::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-18.12:17:59::SCWPlatform::Started preparing the platform 
TRACE::2020-12-18.12:17:59::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-18.12:17:59::SCWSystem::dir created 
TRACE::2020-12-18.12:17:59::SCWSystem::Writing the bif 
TRACE::2020-12-18.12:17:59::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-18.12:17:59::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-18.12:17:59::SCWPlatform::Completed generating the platform
TRACE::2020-12-18.12:17:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:59::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:59::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:59::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:17:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:17:59::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-18.12:17:59::SCWPlatform::updated the xpfm file.
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:17:59::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:17:59::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:17:59::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:17:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:17:59::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:17:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:17:59::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-12-18.12:46:06::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-18.12:46:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-18.12:46:06::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-18.12:46:06::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-18.12:46:06::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-18.12:46:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.12:46:06::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-12-18.12:46:06::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-18.12:46:06::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-18.12:46:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.12:46:06::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-12-18.12:46:06::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-18.12:46:06::SCWSystem::Not a boot domain 
LOG::2020-12-18.12:46:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-18.12:46:06::SCWDomain::Generating domain artifcats
TRACE::2020-12-18.12:46:06::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-18.12:46:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.12:46:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.12:46:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.12:46:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.12:46:06::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-18.12:46:06::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:06::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:06::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:06::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:46:06::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:06::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:46:06::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:46:06::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:46:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:46:06::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:06::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:46:06::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:06::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.12:46:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.12:46:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-18.12:46:06::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-12-18.12:46:06::SCWMssOS::doing bsp build ... 
TRACE::2020-12-18.12:46:06::SCWMssOS::System Command Ran  D: & cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-12-18.12:46:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.12:46:07::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.12:46:07::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:07::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:46:07::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.12:46:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:07::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:08::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.12:46:08::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.12:46:08::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:08::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.12:46:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::[100%] Built target metal-static

TRACE::2020-12-18.12:46:11::SCWMssOS::Install the project...

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-12-18.12:46:11::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2020-12-18.12:46:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2020-12-18.12:46:11::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.12:46:11::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.12:46:11::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:46:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:46:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.12:46:11::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.12:46:11::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.12:46:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-12-18.12:46:12::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.12:46:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:46:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:46:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.12:46:12::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:46:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:46:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.12:46:12::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:46:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:46:12::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:46:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.12:46:12::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:46:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.12:46:12::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.12:46:12::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:46:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:46:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2020-12-18.12:46:16::SCWMssOS::make --no-print-directory archive

TRACE::2020-12-18.12:46:16::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2020-12-18.12:46:16::SCWMssOS::exa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/_exit.o psu_cortexa
TRACE::2020-12-18.12:46:16::SCWMssOS::53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xgpio_si
TRACE::2020-12-18.12:46:16::SCWMssOS::nit.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/p
TRACE::2020-12-18.12:46:16::SCWMssOS::utnum.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/c
TRACE::2020-12-18.12:46:16::SCWMssOS::lose.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_cortexa53_0/lib/xax
TRACE::2020-12-18.12:46:16::SCWMssOS::ipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_
TRACE::2020-12-18.12:46:16::SCWMssOS::cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib
TRACE::2020-12-18.12:46:16::SCWMssOS::/xclockps_pll.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0
TRACE::2020-12-18.12:46:16::SCWMssOS::/lib/xsysmonpsu.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_
TRACE::2020-12-18.12:46:16::SCWMssOS::0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/outbyte.o psu_c
TRACE::2020-12-18.12:46:16::SCWMssOS::ortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa
TRACE::2020-12-18.12:46:16::SCWMssOS::53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o p
TRACE::2020-12-18.12:46:16::SCWMssOS::su_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/_sbrk
TRACE::2020-12-18.12:46:16::SCWMssOS::.o psu_cortexa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o
TRACE::2020-12-18.12:46:16::SCWMssOS:: psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exceptio
TRACE::2020-12-18.12:46:16::SCWMssOS::n.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/open
TRACE::2020-12-18.12:46:16::SCWMssOS::.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xsdp
TRACE::2020-12-18.12:46:16::SCWMssOS::s_host.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/cpputes
TRACE::2020-12-18.12:46:16::SCWMssOS::t_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xclockp
TRACE::2020-12-18.12:46:16::SCWMssOS::s_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles
TRACE::2020-12-18.12:46:16::SCWMssOS::.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xil_cache.o 
TRACE::2020-12-18.12:46:16::SCWMssOS::psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/unlink.o
TRACE::2020-12-18.12:46:16::SCWMssOS:: psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/li
TRACE::2020-12-18.12:46:16::SCWMssOS::b/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_
TRACE::2020-12-18.12:46:16::SCWMssOS::cortexa53_0/lib/_open.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_corte
TRACE::2020-12-18.12:46:16::SCWMssOS::xa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.
TRACE::2020-12-18.12:46:16::SCWMssOS::o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xs
TRACE::2020-12-18.12:46:16::SCWMssOS::cugic_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53
TRACE::2020-12-18.12:46:16::SCWMssOS::_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa
TRACE::2020-12-18.12:46:16::SCWMssOS::53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_
TRACE::2020-12-18.12:46:16::SCWMssOS::cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xqspipsu_si
TRACE::2020-12-18.12:46:16::SCWMssOS::nit.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o
TRACE::2020-12-18.12:46:16::SCWMssOS:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o
TRACE::2020-12-18.12:46:16::SCWMssOS:: psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/
TRACE::2020-12-18.12:46:16::SCWMssOS::lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cor
TRACE::2020-12-18.12:46:16::SCWMssOS::texa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/isatty.o
TRACE::2020-12-18.12:46:16::SCWMssOS:: psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xttcps_s
TRACE::2020-12-18.12:46:16::SCWMssOS::init.o psu_cortexa53_0/lib/xgpio_selftest.o

TRACE::2020-12-18.12:46:16::SCWMssOS::'Finished building libraries'

TRACE::2020-12-18.12:46:17::SCWMssOS::Copying to export directory.
TRACE::2020-12-18.12:46:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-18.12:46:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-12-18.12:46:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-18.12:46:17::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-18.12:46:17::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-18.12:46:17::SCWPlatform::Started preparing the platform 
TRACE::2020-12-18.12:46:17::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-18.12:46:17::SCWSystem::dir created 
TRACE::2020-12-18.12:46:17::SCWSystem::Writing the bif 
TRACE::2020-12-18.12:46:17::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-18.12:46:17::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-18.12:46:17::SCWPlatform::Completed generating the platform
TRACE::2020-12-18.12:46:17::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:46:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:46:17::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:46:17::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:46:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:46:17::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:46:17::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:46:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:46:17::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:46:17::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:46:17::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:46:17::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:46:17::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:46:17::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:46:17::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:46:17::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:46:17::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:46:17::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-18.12:46:17::SCWPlatform::updated the xpfm file.
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:46:17::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:46:17::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:46:17::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:46:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:46:17::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:46:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:46:17::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-12-18.12:52:39::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-18.12:52:39::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-18.12:52:39::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-18.12:52:39::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-18.12:52:39::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-18.12:52:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.12:52:39::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-12-18.12:52:39::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-18.12:52:39::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-18.12:52:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.12:52:39::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-12-18.12:52:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-18.12:52:39::SCWSystem::Not a boot domain 
LOG::2020-12-18.12:52:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-18.12:52:39::SCWDomain::Generating domain artifcats
TRACE::2020-12-18.12:52:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-18.12:52:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.12:52:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.12:52:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.12:52:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.12:52:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-18.12:52:39::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:39::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:39::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:39::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:52:39::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:39::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:52:39::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:52:39::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:52:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:52:39::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:52:39::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:39::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.12:52:39::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.12:52:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-18.12:52:39::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-12-18.12:52:39::SCWMssOS::doing bsp build ... 
TRACE::2020-12-18.12:52:39::SCWMssOS::System Command Ran  D: & cd  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-12-18.12:52:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.12:52:40::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.12:52:40::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:40::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:52:40::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.12:52:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:52:40::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:41::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.12:52:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.12:52:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.12:52:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:41::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.12:52:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.12:52:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:44::SCWMssOS::[100%] Built target metal-static

TRACE::2020-12-18.12:52:44::SCWMssOS::Install the project...

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-12-18.12:52:44::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2020-12-18.12:52:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2020-12-18.12:52:44::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2020-12-18.12:52:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.12:52:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.12:52:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.12:52:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-12-18.12:52:44::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.12:52:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.12:52:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-12-18.12:52:44::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:52:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-12-18.12:52:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:45::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.12:52:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-12-18.12:52:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:45::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:45::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_12/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-12-18.12:52:45::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-12-18.12:52:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:52:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:52:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:52:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.12:52:45::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-12-18.12:52:45::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-12-18.12:52:45::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.12:52:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:52:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-12-18.12:52:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-12-18.12:52:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-12-18.12:52:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-12-18.12:52:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.12:52:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2020-12-18.12:52:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-12-18.12:52:46::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-12-18.12:52:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2020-12-18.12:52:49::SCWMssOS::make --no-print-directory archive

TRACE::2020-12-18.12:52:49::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2020-12-18.12:52:49::SCWMssOS::exa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/_exit.o psu_cortexa
TRACE::2020-12-18.12:52:49::SCWMssOS::53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xgpio_si
TRACE::2020-12-18.12:52:49::SCWMssOS::nit.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/p
TRACE::2020-12-18.12:52:49::SCWMssOS::utnum.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/c
TRACE::2020-12-18.12:52:49::SCWMssOS::lose.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_cortexa53_0/lib/xax
TRACE::2020-12-18.12:52:49::SCWMssOS::ipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_
TRACE::2020-12-18.12:52:49::SCWMssOS::cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib
TRACE::2020-12-18.12:52:49::SCWMssOS::/xclockps_pll.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0
TRACE::2020-12-18.12:52:49::SCWMssOS::/lib/xsysmonpsu.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_
TRACE::2020-12-18.12:52:49::SCWMssOS::0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/outbyte.o psu_c
TRACE::2020-12-18.12:52:49::SCWMssOS::ortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa
TRACE::2020-12-18.12:52:49::SCWMssOS::53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o p
TRACE::2020-12-18.12:52:49::SCWMssOS::su_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/_sbrk
TRACE::2020-12-18.12:52:49::SCWMssOS::.o psu_cortexa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o
TRACE::2020-12-18.12:52:49::SCWMssOS:: psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exceptio
TRACE::2020-12-18.12:52:49::SCWMssOS::n.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/open
TRACE::2020-12-18.12:52:49::SCWMssOS::.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xsdp
TRACE::2020-12-18.12:52:49::SCWMssOS::s_host.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/cpputes
TRACE::2020-12-18.12:52:49::SCWMssOS::t_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xclockp
TRACE::2020-12-18.12:52:49::SCWMssOS::s_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles
TRACE::2020-12-18.12:52:49::SCWMssOS::.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xil_cache.o 
TRACE::2020-12-18.12:52:49::SCWMssOS::psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/unlink.o
TRACE::2020-12-18.12:52:49::SCWMssOS:: psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/li
TRACE::2020-12-18.12:52:49::SCWMssOS::b/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_
TRACE::2020-12-18.12:52:49::SCWMssOS::cortexa53_0/lib/_open.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_corte
TRACE::2020-12-18.12:52:49::SCWMssOS::xa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.
TRACE::2020-12-18.12:52:49::SCWMssOS::o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xs
TRACE::2020-12-18.12:52:49::SCWMssOS::cugic_selftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53
TRACE::2020-12-18.12:52:49::SCWMssOS::_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa
TRACE::2020-12-18.12:52:49::SCWMssOS::53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_
TRACE::2020-12-18.12:52:49::SCWMssOS::cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xqspipsu_si
TRACE::2020-12-18.12:52:49::SCWMssOS::nit.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o
TRACE::2020-12-18.12:52:49::SCWMssOS:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o
TRACE::2020-12-18.12:52:49::SCWMssOS:: psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/
TRACE::2020-12-18.12:52:49::SCWMssOS::lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cor
TRACE::2020-12-18.12:52:49::SCWMssOS::texa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/isatty.o
TRACE::2020-12-18.12:52:49::SCWMssOS:: psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xttcps_s
TRACE::2020-12-18.12:52:49::SCWMssOS::init.o psu_cortexa53_0/lib/xgpio_selftest.o

TRACE::2020-12-18.12:52:49::SCWMssOS::'Finished building libraries'

TRACE::2020-12-18.12:52:50::SCWMssOS::Copying to export directory.
TRACE::2020-12-18.12:52:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-18.12:52:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-12-18.12:52:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-18.12:52:50::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-18.12:52:50::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-18.12:52:50::SCWPlatform::Started preparing the platform 
TRACE::2020-12-18.12:52:50::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-18.12:52:50::SCWSystem::dir created 
TRACE::2020-12-18.12:52:50::SCWSystem::Writing the bif 
TRACE::2020-12-18.12:52:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-18.12:52:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-18.12:52:50::SCWPlatform::Completed generating the platform
TRACE::2020-12-18.12:52:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:52:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:52:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:52:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:52:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:52:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:52:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.12:52:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.12:52:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:52:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:52:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:52:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:52:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:52:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:52:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:52:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:52:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:52:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-18.12:52:50::SCWPlatform::updated the xpfm file.
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.12:52:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.12:52:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.12:52:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Opened existing hwdb top_level_wrapper_13
TRACE::2020-12-18.12:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.12:52:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.12:52:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.12:52:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:20::SCWPlatform::Clearing the existing platform
TRACE::2020-12-18.13:03:20::SCWSystem::Clearing the existing sysconfig
TRACE::2020-12-18.13:03:20::SCWBDomain::clearing the fsbl build
TRACE::2020-12-18.13:03:20::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:20::SCWBDomain::clearing the pmufw build
TRACE::2020-12-18.13:03:20::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:20::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:20::SCWSystem::Clearing the domains completed.
TRACE::2020-12-18.13:03:20::SCWPlatform::Clearing the opened hw db.
TRACE::2020-12-18.13:03:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform:: Platform location is D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:20::SCWPlatform::Removing the HwDB with name D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:20::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:20::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened new HwDB with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWReader::Active system found as  rfsoc_v2_platform
TRACE::2020-12-18.13:03:32::SCWReader::Handling sysconfig rfsoc_v2_platform
TRACE::2020-12-18.13:03:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-12-18.13:03:32::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-18.13:03:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.13:03:32::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.13:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.13:03:32::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.13:03:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.13:03:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWReader::No isolation master present  
TRACE::2020-12-18.13:03:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-18.13:03:32::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-18.13:03:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.13:03:32::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2020-12-18.13:03:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.13:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.13:03:32::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.13:03:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.13:03:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWReader::No isolation master present  
TRACE::2020-12-18.13:03:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-18.13:03:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-18.13:03:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.13:03:32::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.13:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.13:03:32::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.13:03:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-18.13:03:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Opened existing hwdb top_level_wrapper_16
TRACE::2020-12-18.13:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:32::SCWReader::No isolation master present  
TRACE::2020-12-18.13:03:43::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:43::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:43::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:43::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:43::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:43::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:43::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_16
TRACE::2020-12-18.13:03:43::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-12-18.13:03:43::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-12-18.13:03:44::SCWPlatform::Opened new HwDB with name top_level_wrapper_17
TRACE::2020-12-18.13:03:44::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:44::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::In reload Mss file.
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-12-18.13:03:45::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-12-18.13:03:45::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-12-18.13:03:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-12-18.13:03:45::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-18.13:03:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.13:03:45::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.13:03:45::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.13:03:45::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:45::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:45::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:45::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:45::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:45::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:45::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:49::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:49::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::In reload Mss file.
TRACE::2020-12-18.13:03:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:49::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-12-18.13:03:49::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-12-18.13:03:49::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-12-18.13:03:49::SCWMssOS::Cleared the swdb table entry
TRACE::2020-12-18.13:03:49::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-12-18.13:03:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.13:03:49::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:49::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:49::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:49::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:49::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:49::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.13:03:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.13:03:50::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.13:03:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.13:03:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.13:03:50::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.13:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.13:03:50::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.13:03:50::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.13:03:50::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-12-18.18:42:31::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-18.18:42:31::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-18.18:42:31::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-18.18:42:31::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-18.18:42:31::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-18.18:42:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.18:42:31::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-12-18.18:42:31::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-18.18:42:31::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-18.18:42:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-18.18:42:31::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-12-18.18:42:31::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-18.18:42:31::SCWSystem::Not a boot domain 
LOG::2020-12-18.18:42:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-18.18:42:31::SCWDomain::Generating domain artifcats
TRACE::2020-12-18.18:42:31::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-18.18:42:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.18:42:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-18.18:42:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.18:42:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-18.18:42:31::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-18.18:42:31::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:31::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:31::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:31::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.18:42:31::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:31::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.18:42:31::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.18:42:31::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.18:42:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.18:42:31::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.18:42:31::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:31::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:31::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:31::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-12-18.18:42:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-18.18:42:32::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-18.18:42:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-18.18:42:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-18.18:42:32::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-12-18.18:42:32::SCWMssOS::skipping the bsp build ... 
TRACE::2020-12-18.18:42:32::SCWMssOS::Copying to export directory.
TRACE::2020-12-18.18:42:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-18.18:42:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-12-18.18:42:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-18.18:42:32::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-18.18:42:32::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-18.18:42:32::SCWPlatform::Started preparing the platform 
TRACE::2020-12-18.18:42:32::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-18.18:42:32::SCWSystem::dir created 
TRACE::2020-12-18.18:42:32::SCWSystem::Writing the bif 
TRACE::2020-12-18.18:42:32::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-18.18:42:32::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-18.18:42:32::SCWPlatform::Completed generating the platform
TRACE::2020-12-18.18:42:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-12-18.18:42:32::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.18:42:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.18:42:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.18:42:32::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.18:42:32::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-18.18:42:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-18.18:42:32::SCWMssOS::Commit changes completed.
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.18:42:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.18:42:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.18:42:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.18:42:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.18:42:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.18:42:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.18:42:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.18:42:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.18:42:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-18.18:42:32::SCWPlatform::updated the xpfm file.
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-18.18:42:32::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-18.18:42:32::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-18.18:42:32::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Opened existing hwdb top_level_wrapper_17
TRACE::2020-12-18.18:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-18.18:42:32::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-18.18:42:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-18.18:42:32::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:35::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:35::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:35::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:35::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:35::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:35::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-19.12:40:46::SCWPlatform::Opened new HwDB with name top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWReader::Active system found as  rfsoc_v2_platform
TRACE::2020-12-19.12:40:46::SCWReader::Handling sysconfig rfsoc_v2_platform
TRACE::2020-12-19.12:40:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-19.12:40:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-19.12:40:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-19.12:40:46::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:46::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:46::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:46::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:46::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:46::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:46::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:46::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:46::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-12-19.12:40:46::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:46::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:46::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:46::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-19.12:40:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-19.12:40:47::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:40:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:40:47::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:40:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-19.12:40:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWReader::No isolation master present  
TRACE::2020-12-19.12:40:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-19.12:40:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-19.12:40:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-19.12:40:47::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-12-19.12:40:47::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-19.12:40:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-19.12:40:47::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2020-12-19.12:40:47::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:40:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:40:47::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:40:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-19.12:40:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWReader::No isolation master present  
TRACE::2020-12-19.12:40:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-12-19.12:40:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2020-12-19.12:40:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2020-12-19.12:40:47::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::No sw design opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::mss exists loading the mss file  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Opened the sw design from mss  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Adding the swdes entry D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-19.12:40:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-12-19.12:40:47::SCWMssOS::Opened the sw design.  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:40:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:40:47::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:40:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-12-19.12:40:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:40:47::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:47::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:40:47::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:40:47::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:40:47::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:40:47::SCWReader::No isolation master present  
TRACE::2020-12-19.12:40:50::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:50::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:50::SCWPlatform:: Platform location is D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-19.12:40:50::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:40:50::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:03::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::update - Opened existing hwdb top_level_wrapper_1
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:03::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::update - Opened existing hwdb top_level_wrapper_1
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Opened existing hwdb top_level_wrapper_0
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:03::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/tempdsa/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:03::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:03::SCWPlatform::update - Opened existing hwdb top_level_wrapper_1
TRACE::2020-12-19.12:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:03::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:41:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:41:03::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:03::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-12-19.12:41:03::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:41:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:41:03::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:03::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-12-19.12:41:03::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:41:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:41:03::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-12-19.12:41:03::SCWMssOS::Removing the swdes entry for  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:04::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:04::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:04::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:04::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:04::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:04::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-12-19.12:41:15::SCWPlatform::Opened new HwDB with name top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-12-19.12:41:15::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:15::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-12-19.12:41:15::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:15::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-12-19.12:41:15::SCWMssOS::Writing the mss file completed D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:15::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:15::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:15::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:15::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:15::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:15::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-12-19.12:41:33::SCWPlatform::Started generating the artifacts platform rfsoc_v2_platform
TRACE::2020-12-19.12:41:33::SCWPlatform::Sanity checking of platform is completed
LOG::2020-12-19.12:41:33::SCWPlatform::Started generating the artifacts for system configuration rfsoc_v2_platform
LOG::2020-12-19.12:41:33::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-12-19.12:41:33::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-12-19.12:41:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-19.12:41:33::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-12-19.12:41:33::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-12-19.12:41:33::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-12-19.12:41:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-12-19.12:41:33::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-12-19.12:41:33::SCWSystem::Checking the domain standalone_domain
LOG::2020-12-19.12:41:33::SCWSystem::Not a boot domain 
LOG::2020-12-19.12:41:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-12-19.12:41:33::SCWDomain::Generating domain artifcats
TRACE::2020-12-19.12:41:33::SCWMssOS::Generating standalone artifcats
TRACE::2020-12-19.12:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-19.12:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/qemu/
TRACE::2020-12-19.12:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-19.12:41:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/standalone_domain/qemu/
TRACE::2020-12-19.12:41:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:34::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:34::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:34::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::Completed writing the mss file at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-12-19.12:41:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-12-19.12:41:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-12-19.12:41:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-12-19.12:41:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-12-19.12:41:34::SCWMssOS::Copying to export directory.
TRACE::2020-12-19.12:41:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-12-19.12:41:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-12-19.12:41:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-12-19.12:41:34::SCWSystem::Completed Processing the sysconfig rfsoc_v2_platform
LOG::2020-12-19.12:41:34::SCWPlatform::Completed generating the artifacts for system configuration rfsoc_v2_platform
TRACE::2020-12-19.12:41:34::SCWPlatform::Started preparing the platform 
TRACE::2020-12-19.12:41:34::SCWSystem::Writing the bif file for system config rfsoc_v2_platform
TRACE::2020-12-19.12:41:34::SCWSystem::dir created 
TRACE::2020-12-19.12:41:34::SCWSystem::Writing the bif 
TRACE::2020-12-19.12:41:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-12-19.12:41:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-12-19.12:41:34::SCWPlatform::Completed generating the platform
TRACE::2020-12-19.12:41:34::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:41:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:41:34::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:34::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:41:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:41:34::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:34::SCWMssOS::Saving the mss changes D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-12-19.12:41:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-12-19.12:41:34::SCWMssOS::Commit changes completed.
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:34::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:34::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:34::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:34::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:34::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:34::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:34::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:34::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:34::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWWriter::formatted JSON is {
	"platformName":	"rfsoc_v2_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"rfsoc_v2_platform",
	"platHandOff":	"D:/repos/RFSoC_Controller_V2/vivado_project/top_level_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"rfsoc_v2_platform",
	"systems":	[{
			"systemName":	"rfsoc_v2_platform",
			"systemDesc":	"rfsoc_v2_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"rfsoc_v2_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fe81ac95ab45e7e8c71ae35c11eb3dd9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6ef77aaa5cd5eea02f8eb84f1a02822d",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2071b8c6c3236c0967231841e3dafda2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-12-19.12:41:34::SCWPlatform::updated the xpfm file.
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to open the hw design at D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA given D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA absoulate path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform::DSA directory D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw
TRACE::2020-12-19.12:41:34::SCWPlatform:: Platform Path D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/hw/top_level_wrapper.xsa
TRACE::2020-12-19.12:41:34::SCWPlatform:: Unique name xilinx:zcu1275::0.0
TRACE::2020-12-19.12:41:34::SCWPlatform::Trying to set the existing hwdb with name top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Opened existing hwdb top_level_wrapper_2
TRACE::2020-12-19.12:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-12-19.12:41:34::SCWMssOS::Checking the sw design at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-12-19.12:41:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-12-19.12:41:34::SCWMssOS::Sw design exists and opened at  D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
