11001
11111
11001
11111
11001
11111
11001
11111
11001
11111
11001
11111
11001
11111
11001
11111
----- loaded 1 to all registers
11000
11110
11000
11110
11000
11110
11000
11110
11000
11110
11000
11110
11000
11110
11000
11110
----- loaded 0 to all registers
11001
11011
11001
11011
11001
11011
11001
11011
11001
11011
11001
11011
11001
11011
11001
11011
----- loaded 1 to shift registers
11101
----- load 1 to storage
01001
11111
----- chechk for storage reset
01001
01111
01001
01111
01001
01111
01001
01111
01001
01111
01001
01111
01001
01111
01001
01111
----- load shift to storage, but clear storage
10001
11111
----- check for shift registers reset
11000
11110
----- load shift to storage
10001
10111
10001
10111
10001
10111
10001
10111
10001
10111
10001
10111
10001
10111
10001
10111
----- load to storage, but clear shift
11001
----- end (trigger clk)