library (timing) {
    timescale : 1ns;
    capacitive_load_unit (1,ff);
    include_file(device.lib);
    cell (drqcell1) {
        pin (clock) {
            direction : input;
            clock : true;
        }
        pin (dmareq) {
            direction : input;
        }
        pin (termin) {
            direction : input;
        }
        pin (termout) {
            direction : output;
            timing () {
                timing_type : rising_edge;
                related_pin : "clock";
                intrinsic_rise : 9.000;
                intrinsic_fall : 9.000;
            }
        }
    }
}
