// Seed: 3941268437
module module_0 (
    input  wor  id_0,
    output tri0 id_1
);
  always begin : LABEL_0
    id_1 = 1;
    $display(id_0, 1);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1
    , id_22,
    input wand id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input logic id_7,
    output wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    output tri0 id_15,
    output tri0 id_16,
    output logic id_17,
    output tri1 id_18,
    output uwire id_19
    , id_23,
    input tri0 id_20
);
  module_0 modCall_1 (
      id_20,
      id_15
  );
  assign modCall_1.id_0 = 0;
  wire id_24;
  always begin : LABEL_0
    disable id_25;
  end
  always_latch id_17 <= id_7;
  wire id_26, id_27;
endmodule
