$date
	Sun Oct 23 01:29:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#184308
b1010 !
1"
#184310
b1010 &
b1010 %
1$
#184311
0"
#184314
b101 &
b101 %
#184318
b10000 &
b10000 %
#184322
b1000 &
b1000 %
#184326
b100 &
b100 %
#184330
b10 &
b10 %
#184334
b1 &
1#
b1 %
#184338
b0 &
b0 %
0#
0$
#1199205
b10001 !
1"
#1199206
b10001 &
b10001 %
1$
#1199207
0"
#1199210
b110100 &
b110100 %
#1199214
b11010 &
b11010 %
#1199218
b1101 &
b1101 %
#1199222
b101000 &
b101000 %
#1199226
b10100 &
b10100 %
#1199230
b1010 &
b1010 %
#1199234
b101 &
b101 %
#1199238
b10000 &
b10000 %
#1199242
b1000 &
b1000 %
#1199246
b100 &
b100 %
#1199250
b10 &
b10 %
#1199254
b1 &
1#
b1 %
#1199258
b0 &
b0 %
0#
0$
#2225696
b1010 !
1"
#2225698
b1010 &
b1010 %
1$
#2225699
0"
#2225702
b101 &
b101 %
#2225706
b10000 &
b10000 %
#2225710
b1000 &
b1000 %
#2225714
b100 &
b100 %
#2225718
b10 &
b10 %
#2225722
b1 &
b1 %
1#
#2225726
b0 &
0#
b0 %
0$
#4500012
