

================================================================
== Vivado HLS Report for 'cache_update_1'
================================================================
* Date:           Fri Dec  6 14:33:06 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.069 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      316|      316|       158|          -|          -|     2|    no    |
        | + CACHE_UPDATE_LOOP_2    |      156|      156|        26|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    257|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|      64|    317|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v_cache_V_U  |cache_update_1_v_lbW  |        2|  0|   0|    0|   720|   23|     1|        16560|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        2|  0|   0|    0|   720|   23|     1|        16560|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_4_fu_348_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_fu_277_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln204_1_fu_242_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln204_2_fu_338_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln204_3_fu_353_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln204_fu_168_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_142_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_228_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_320_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln203_4_fu_302_p2  |     -    |      0|  0|  15|           9|           9|
    |sub_ln203_fu_198_p2    |     -    |      0|  0|  15|           6|           6|
    |sub_ln204_1_fu_271_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln204_fu_216_p2    |     -    |      0|  0|  15|           6|           6|
    |icmp_ln201_fu_136_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln202_fu_222_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln203_fu_314_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln204_fu_308_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  40|           1|          40|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 257|          97|         131|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_103  |   9|          2|    2|          4|
    |j_0_reg_114  |   9|          2|    3|          6|
    |k_0_reg_125  |   9|          2|    4|          8|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   10|         24|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln203_4_reg_438  |  9|   0|    9|          0|
    |add_ln204_reg_387    |  5|   0|    5|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |i_0_reg_103          |  2|   0|    2|          0|
    |i_reg_382            |  2|   0|    2|          0|
    |icmp_ln204_reg_420   |  1|   0|    1|          0|
    |j_0_reg_114          |  3|   0|    3|          0|
    |j_reg_405            |  3|   0|    3|          0|
    |k_0_reg_125          |  4|   0|    4|          0|
    |k_reg_428            |  4|   0|    4|          0|
    |sext_ln203_reg_392   |  6|   0|    7|          1|
    |sub_ln203_4_reg_415  |  7|   0|    9|          2|
    |sub_ln204_1_reg_410  |  9|   0|   11|          2|
    |sub_ln204_reg_397    |  4|   0|    6|          2|
    +---------------------+---+----+-----+-----------+
    |Total                | 64|   0|   71|          7|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|cache_out_V_address0  | out |    8|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_d0        | out |   40|  ap_memory |   cache_out_V  |     array    |
|update_0_V_address0   | out |    5|  ap_memory |   update_0_V   |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |   update_0_V   |     array    |
|update_0_V_q0         |  in |   40|  ap_memory |   update_0_V   |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.95ns)   --->   "%icmp_ln201 = icmp eq i2 %i_0, -2" [./layer.h:201]   --->   Operation 8 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [./layer.h:201]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %4, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:201]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1824) nounwind" [./layer.h:202]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1824)" [./layer.h:202]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i2 %i_0 to i5" [./layer.h:204]   --->   Operation 14 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_59 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./layer.h:204]   --->   Operation 15 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i4 %tmp_59 to i5" [./layer.h:204]   --->   Operation 16 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i4 %tmp_59 to i6" [./layer.h:204]   --->   Operation 17 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln204 = add i5 %zext_ln204, %zext_ln204_1" [./layer.h:204]   --->   Operation 18 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_60 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_0, i3 0)" [./layer.h:204]   --->   Operation 19 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_60 to i6" [./layer.h:204]   --->   Operation 20 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_61 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_0, i1 false)" [./layer.h:204]   --->   Operation 21 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i3 %tmp_61 to i6" [./layer.h:204]   --->   Operation 22 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%sub_ln203 = sub i6 %zext_ln203, %zext_ln203_10" [./layer.h:204]   --->   Operation 23 'sub' 'sub_ln203' <Predicate = (!icmp_ln201)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %sub_ln203 to i7" [./layer.h:204]   --->   Operation 24 'sext' 'sext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [./layer.h:204]   --->   Operation 25 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%sub_ln204 = sub i6 %tmp_62, %zext_ln204_2" [./layer.h:204]   --->   Operation 26 'sub' 'sub_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 27 'br' <Predicate = (!icmp_ln201)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [./layer.h:205]   --->   Operation 28 'ret' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln202 = icmp eq i3 %j_0, -2" [./layer.h:202]   --->   Operation 30 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 31 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:202]   --->   Operation 32 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:202]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1825) nounwind" [./layer.h:203]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1825)" [./layer.h:203]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i3 %j_0 to i7" [./layer.h:204]   --->   Operation 36 'zext' 'zext_ln204_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln204_4 = zext i3 %j_0 to i5" [./layer.h:204]   --->   Operation 37 'zext' 'zext_ln204_4' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln204_1 = add i5 %add_ln204, %zext_ln204_4" [./layer.h:204]   --->   Operation 38 'add' 'add_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_83 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln204_1, i4 0)" [./layer.h:204]   --->   Operation 39 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln204_5 = zext i9 %tmp_83 to i11" [./layer.h:204]   --->   Operation 40 'zext' 'zext_ln204_5' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_84 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln204_1, i2 0)" [./layer.h:204]   --->   Operation 41 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln204_6 = zext i7 %tmp_84 to i11" [./layer.h:204]   --->   Operation 42 'zext' 'zext_ln204_6' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%sub_ln204_1 = sub i11 %zext_ln204_5, %zext_ln204_6" [./layer.h:204]   --->   Operation 43 'sub' 'sub_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln203 = add i7 %sext_ln203, %zext_ln204_3" [./layer.h:204]   --->   Operation 44 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i7 %add_ln203 to i5" [./layer.h:204]   --->   Operation 45 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln203, i4 0)" [./layer.h:204]   --->   Operation 46 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln203, i2 0)" [./layer.h:204]   --->   Operation 47 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns)   --->   "%sub_ln203_4 = sub i9 %p_shl5_cast, %p_shl6_cast" [./layer.h:204]   --->   Operation 48 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp eq i3 %j_0, -3" [./layer.h:204]   --->   Operation 49 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln202)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 50 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1824, i32 %tmp)" [./layer.h:204]   --->   Operation 51 'specregionend' 'empty_102' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 52 'br' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %_ifconv ]"   --->   Operation 53 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln203 = icmp eq i4 %k_0, -4" [./layer.h:203]   --->   Operation 54 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 55 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [./layer.h:203]   --->   Operation 56 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %CACHE_UPDATE_LOOP_2_end, label %_ifconv" [./layer.h:203]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln204_7 = zext i4 %k_0 to i6" [./layer.h:204]   --->   Operation 58 'zext' 'zext_ln204_7' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln204_8 = zext i4 %k_0 to i9" [./layer.h:204]   --->   Operation 59 'zext' 'zext_ln204_8' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln204_9 = zext i4 %k_0 to i11" [./layer.h:204]   --->   Operation 60 'zext' 'zext_ln204_9' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln204_2 = add i11 %sub_ln204_1, %zext_ln204_9" [./layer.h:204]   --->   Operation 61 'add' 'add_ln204_2' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln204_10 = zext i11 %add_ln204_2 to i64" [./layer.h:204]   --->   Operation 62 'zext' 'zext_ln204_10' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%v_cache_V_addr = getelementptr [720 x i23]* @v_cache_V, i64 0, i64 %zext_ln204_10" [./layer.h:204]   --->   Operation 63 'getelementptr' 'v_cache_V_addr' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln203_4 = add i9 %sub_ln203_4, %zext_ln204_8" [./layer.h:204]   --->   Operation 64 'add' 'add_ln203_4' <Predicate = (!icmp_ln203)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln204_3 = add i6 %sub_ln204, %zext_ln204_7" [./layer.h:204]   --->   Operation 65 'add' 'add_ln204_3' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i6 %add_ln204_3 to i64" [./layer.h:204]   --->   Operation 66 'sext' 'sext_ln204' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%update_0_V_addr = getelementptr [24 x i40]* %update_0_V, i64 0, i64 %sext_ln204" [./layer.h:204]   --->   Operation 67 'getelementptr' 'update_0_V_addr' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 68 'load' 'update_0_V_load' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v_cache_V_load = load i23* %v_cache_V_addr, align 4" [./layer.h:204]   --->   Operation 69 'load' 'v_cache_V_load' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 720> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1825, i32 %tmp_s)" [./layer.h:204]   --->   Operation 70 'specregionend' 'empty_101' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 71 'br' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1826) nounwind" [./layer.h:204]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i9 %add_ln203_4 to i64" [./layer.h:204]   --->   Operation 73 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%cache_out_V_addr = getelementptr [144 x i40]* %cache_out_V, i64 0, i64 %zext_ln203_11" [./layer.h:204]   --->   Operation 74 'getelementptr' 'cache_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (2.32ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 75 'load' 'update_0_V_load' <Predicate = (icmp_ln204)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v_cache_V_load = load i23* %v_cache_V_addr, align 4" [./layer.h:204]   --->   Operation 76 'load' 'v_cache_V_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 720> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i23 %v_cache_V_load to i40" [./layer.h:204]   --->   Operation 77 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.56ns)   --->   "%select_ln204 = select i1 %icmp_ln204, i40 %update_0_V_load, i40 %sext_ln203_2" [./layer.h:204]   --->   Operation 78 'select' 'select_ln204' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.25ns)   --->   "store i40 %select_ln204, i40* %cache_out_V_addr, align 8" [./layer.h:204]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cache_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln201           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln201         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln201           (br               ) [ 000000]
specloopname_ln202 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
zext_ln204         (zext             ) [ 000000]
tmp_59             (bitconcatenate   ) [ 000000]
zext_ln204_1       (zext             ) [ 000000]
zext_ln204_2       (zext             ) [ 000000]
add_ln204          (add              ) [ 000111]
tmp_60             (bitconcatenate   ) [ 000000]
zext_ln203         (zext             ) [ 000000]
tmp_61             (bitconcatenate   ) [ 000000]
zext_ln203_10      (zext             ) [ 000000]
sub_ln203          (sub              ) [ 000000]
sext_ln203         (sext             ) [ 000111]
tmp_62             (bitconcatenate   ) [ 000000]
sub_ln204          (sub              ) [ 000111]
br_ln202           (br               ) [ 001111]
ret_ln205          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln202         (icmp             ) [ 001111]
empty_99           (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln202           (br               ) [ 000000]
specloopname_ln203 (specloopname     ) [ 000000]
tmp_s              (specregionbegin  ) [ 000011]
zext_ln204_3       (zext             ) [ 000000]
zext_ln204_4       (zext             ) [ 000000]
add_ln204_1        (add              ) [ 000000]
tmp_83             (bitconcatenate   ) [ 000000]
zext_ln204_5       (zext             ) [ 000000]
tmp_84             (bitconcatenate   ) [ 000000]
zext_ln204_6       (zext             ) [ 000000]
sub_ln204_1        (sub              ) [ 000011]
add_ln203          (add              ) [ 000000]
trunc_ln203        (trunc            ) [ 000000]
p_shl5_cast        (bitconcatenate   ) [ 000000]
p_shl6_cast        (bitconcatenate   ) [ 000000]
sub_ln203_4        (sub              ) [ 000011]
icmp_ln204         (icmp             ) [ 000011]
br_ln203           (br               ) [ 001111]
empty_102          (specregionend    ) [ 000000]
br_ln201           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln203         (icmp             ) [ 001111]
empty_100          (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln203           (br               ) [ 000000]
zext_ln204_7       (zext             ) [ 000000]
zext_ln204_8       (zext             ) [ 000000]
zext_ln204_9       (zext             ) [ 000000]
add_ln204_2        (add              ) [ 000000]
zext_ln204_10      (zext             ) [ 000000]
v_cache_V_addr     (getelementptr    ) [ 000001]
add_ln203_4        (add              ) [ 000001]
add_ln204_3        (add              ) [ 000000]
sext_ln204         (sext             ) [ 000000]
update_0_V_addr    (getelementptr    ) [ 000001]
empty_101          (specregionend    ) [ 000000]
br_ln202           (br               ) [ 001111]
specloopname_ln204 (specloopname     ) [ 000000]
zext_ln203_11      (zext             ) [ 000000]
cache_out_V_addr   (getelementptr    ) [ 000000]
update_0_V_load    (load             ) [ 000000]
v_cache_V_load     (load             ) [ 000000]
sext_ln203_2       (sext             ) [ 000000]
select_ln204       (select           ) [ 000000]
store_ln204        (store            ) [ 000000]
br_ln203           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cache_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="update_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_cache_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="v_cache_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="23" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_V_addr/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="update_0_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="40" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_0_V_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_0_V_load/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_cache_V_load/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cache_out_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="40" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_V_addr/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln204_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="40" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/5 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="j_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="1"/>
<pin id="116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="k_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="k_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln201_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln204_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_59_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln204_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln204_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln204_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_60_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln203_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_61_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln203_10_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sub_ln203_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln203_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_62_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln204_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln204/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln202_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="j_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln204_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln204_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_4/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln204_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="1"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_83_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln204_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_5/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_84_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln204_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_6/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln204_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln204_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln203_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="1"/>
<pin id="279" dir="0" index="1" bw="3" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln203_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_shl5_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_shl6_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sub_ln203_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_4/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln204_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln203_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="k_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln204_7_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_7/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln204_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_8/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln204_9_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_9/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln204_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="1"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_2/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln204_10_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_10/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln203_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="1"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln204_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="2"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln204_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln203_11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln203_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="23" slack="0"/>
<pin id="369" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_2/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln204_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="2"/>
<pin id="373" dir="0" index="1" bw="40" slack="0"/>
<pin id="374" dir="0" index="2" bw="40" slack="0"/>
<pin id="375" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204/5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln204_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln204 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sext_ln203_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="397" class="1005" name="sub_ln204_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="2"/>
<pin id="399" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln204 "/>
</bind>
</comp>

<comp id="405" class="1005" name="j_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="410" class="1005" name="sub_ln204_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="1"/>
<pin id="412" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln204_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="sub_ln203_4_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="1"/>
<pin id="417" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_4 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln204_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="428" class="1005" name="k_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="433" class="1005" name="v_cache_V_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_cache_V_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="add_ln203_4_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="1"/>
<pin id="440" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_4 "/>
</bind>
</comp>

<comp id="443" class="1005" name="update_0_V_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="update_0_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="60" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="60" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="64" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="107" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="107" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="107" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="107" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="148" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="107" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="107" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="182" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="107" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="164" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="118" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="118" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="118" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="118" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="242" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="255" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="234" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="277" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="286" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="118" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="129" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="129" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="129" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="129" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="129" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="352"><net_src comp="330" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="326" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="370"><net_src comp="84" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="78" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="378"><net_src comp="371" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="385"><net_src comp="142" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="390"><net_src comp="168" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="395"><net_src comp="204" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="400"><net_src comp="216" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="408"><net_src comp="228" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="413"><net_src comp="271" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="418"><net_src comp="302" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="423"><net_src comp="308" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="431"><net_src comp="320" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="436"><net_src comp="64" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="441"><net_src comp="348" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="446"><net_src comp="71" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cache_out_V | {5 }
	Port: v_cache_V | {}
 - Input state : 
	Port: cache_update.1 : update_0_V | {4 5 }
	Port: cache_update.1 : v_cache_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln201 : 1
		i : 1
		br_ln201 : 2
		zext_ln204 : 1
		tmp_59 : 1
		zext_ln204_1 : 2
		zext_ln204_2 : 2
		add_ln204 : 3
		tmp_60 : 1
		zext_ln203 : 2
		tmp_61 : 1
		zext_ln203_10 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		tmp_62 : 1
		sub_ln204 : 3
	State 3
		icmp_ln202 : 1
		j : 1
		br_ln202 : 2
		zext_ln204_3 : 1
		zext_ln204_4 : 1
		add_ln204_1 : 2
		tmp_83 : 3
		zext_ln204_5 : 4
		tmp_84 : 3
		zext_ln204_6 : 4
		sub_ln204_1 : 5
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln203_4 : 5
		icmp_ln204 : 1
	State 4
		icmp_ln203 : 1
		k : 1
		br_ln203 : 2
		zext_ln204_7 : 1
		zext_ln204_8 : 1
		zext_ln204_9 : 1
		add_ln204_2 : 2
		zext_ln204_10 : 3
		v_cache_V_addr : 4
		add_ln203_4 : 2
		add_ln204_3 : 2
		sext_ln204 : 3
		update_0_V_addr : 4
		update_0_V_load : 5
		v_cache_V_load : 5
	State 5
		cache_out_V_addr : 1
		sext_ln203_2 : 1
		select_ln204 : 2
		store_ln204 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_142       |    0    |    10   |
|          |   add_ln204_fu_168   |    0    |    13   |
|          |       j_fu_228       |    0    |    12   |
|          |  add_ln204_1_fu_242  |    0    |    15   |
|    add   |   add_ln203_fu_277   |    0    |    15   |
|          |       k_fu_320       |    0    |    13   |
|          |  add_ln204_2_fu_338  |    0    |    14   |
|          |  add_ln203_4_fu_348  |    0    |    15   |
|          |  add_ln204_3_fu_353  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   sub_ln203_fu_198   |    0    |    15   |
|    sub   |   sub_ln204_fu_216   |    0    |    15   |
|          |  sub_ln204_1_fu_271  |    0    |    15   |
|          |  sub_ln203_4_fu_302  |    0    |    15   |
|----------|----------------------|---------|---------|
|  select  |  select_ln204_fu_371 |    0    |    40   |
|----------|----------------------|---------|---------|
|          |   icmp_ln201_fu_136  |    0    |    8    |
|   icmp   |   icmp_ln202_fu_222  |    0    |    9    |
|          |   icmp_ln204_fu_308  |    0    |    9    |
|          |   icmp_ln203_fu_314  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |   zext_ln204_fu_148  |    0    |    0    |
|          |  zext_ln204_1_fu_160 |    0    |    0    |
|          |  zext_ln204_2_fu_164 |    0    |    0    |
|          |   zext_ln203_fu_182  |    0    |    0    |
|          | zext_ln203_10_fu_194 |    0    |    0    |
|          |  zext_ln204_3_fu_234 |    0    |    0    |
|   zext   |  zext_ln204_4_fu_238 |    0    |    0    |
|          |  zext_ln204_5_fu_255 |    0    |    0    |
|          |  zext_ln204_6_fu_267 |    0    |    0    |
|          |  zext_ln204_7_fu_326 |    0    |    0    |
|          |  zext_ln204_8_fu_330 |    0    |    0    |
|          |  zext_ln204_9_fu_334 |    0    |    0    |
|          | zext_ln204_10_fu_343 |    0    |    0    |
|          | zext_ln203_11_fu_363 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_59_fu_152    |    0    |    0    |
|          |     tmp_60_fu_174    |    0    |    0    |
|          |     tmp_61_fu_186    |    0    |    0    |
|bitconcatenate|     tmp_62_fu_208    |    0    |    0    |
|          |     tmp_83_fu_247    |    0    |    0    |
|          |     tmp_84_fu_259    |    0    |    0    |
|          |  p_shl5_cast_fu_286  |    0    |    0    |
|          |  p_shl6_cast_fu_294  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln203_fu_204  |    0    |    0    |
|   sext   |   sext_ln204_fu_358  |    0    |    0    |
|          |  sext_ln203_2_fu_367 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln203_fu_282  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   257   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln203_4_reg_438  |    9   |
|   add_ln204_reg_387   |    5   |
|      i_0_reg_103      |    2   |
|       i_reg_382       |    2   |
|   icmp_ln204_reg_420  |    1   |
|      j_0_reg_114      |    3   |
|       j_reg_405       |    3   |
|      k_0_reg_125      |    4   |
|       k_reg_428       |    4   |
|   sext_ln203_reg_392  |    7   |
|  sub_ln203_4_reg_415  |    9   |
|  sub_ln204_1_reg_410  |   11   |
|   sub_ln204_reg_397   |    6   |
|update_0_V_addr_reg_443|    5   |
| v_cache_V_addr_reg_433|   10   |
+-----------------------+--------+
|         Total         |   81   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   257  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   81   |   275  |
+-----------+--------+--------+--------+
