// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_1 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_386_p2;
reg   [0:0] icmp_ln86_reg_1386;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_26_fu_392_p2;
reg   [0:0] icmp_ln86_26_reg_1393;
reg   [0:0] icmp_ln86_26_reg_1393_pp0_iter1_reg;
wire   [0:0] icmp_ln86_27_fu_398_p2;
reg   [0:0] icmp_ln86_27_reg_1399;
wire   [0:0] icmp_ln86_28_fu_404_p2;
reg   [0:0] icmp_ln86_28_reg_1405;
reg   [0:0] icmp_ln86_28_reg_1405_pp0_iter1_reg;
wire   [0:0] icmp_ln86_29_fu_410_p2;
reg   [0:0] icmp_ln86_29_reg_1411;
reg   [0:0] icmp_ln86_29_reg_1411_pp0_iter1_reg;
wire   [0:0] icmp_ln86_30_fu_416_p2;
reg   [0:0] icmp_ln86_30_reg_1417;
reg   [0:0] icmp_ln86_30_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_30_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_30_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_31_fu_422_p2;
reg   [0:0] icmp_ln86_31_reg_1423;
wire   [0:0] icmp_ln86_32_fu_428_p2;
reg   [0:0] icmp_ln86_32_reg_1429;
reg   [0:0] icmp_ln86_32_reg_1429_pp0_iter1_reg;
wire   [0:0] icmp_ln86_33_fu_434_p2;
reg   [0:0] icmp_ln86_33_reg_1435;
reg   [0:0] icmp_ln86_33_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_33_reg_1435_pp0_iter2_reg;
wire   [0:0] icmp_ln86_34_fu_440_p2;
reg   [0:0] icmp_ln86_34_reg_1441;
reg   [0:0] icmp_ln86_34_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_34_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_34_reg_1441_pp0_iter3_reg;
wire   [0:0] icmp_ln86_35_fu_446_p2;
reg   [0:0] icmp_ln86_35_reg_1447;
reg   [0:0] icmp_ln86_35_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_35_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_35_reg_1447_pp0_iter3_reg;
wire   [0:0] icmp_ln86_36_fu_452_p2;
reg   [0:0] icmp_ln86_36_reg_1453;
reg   [0:0] icmp_ln86_36_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_36_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_36_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_36_reg_1453_pp0_iter4_reg;
wire   [0:0] icmp_ln86_37_fu_458_p2;
reg   [0:0] icmp_ln86_37_reg_1459;
reg   [0:0] icmp_ln86_37_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_37_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_37_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_37_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_37_reg_1459_pp0_iter5_reg;
wire   [0:0] icmp_ln86_38_fu_464_p2;
reg   [0:0] icmp_ln86_38_reg_1465;
wire   [0:0] icmp_ln86_39_fu_470_p2;
reg   [0:0] icmp_ln86_39_reg_1471;
reg   [0:0] icmp_ln86_39_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_39_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_39_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_39_reg_1471_pp0_iter4_reg;
reg   [0:0] icmp_ln86_39_reg_1471_pp0_iter5_reg;
reg   [0:0] icmp_ln86_39_reg_1471_pp0_iter6_reg;
wire   [0:0] icmp_ln86_40_fu_476_p2;
reg   [0:0] icmp_ln86_40_reg_1477;
reg   [0:0] icmp_ln86_40_reg_1477_pp0_iter1_reg;
wire   [0:0] icmp_ln86_41_fu_482_p2;
reg   [0:0] icmp_ln86_41_reg_1482;
reg   [0:0] icmp_ln86_41_reg_1482_pp0_iter1_reg;
wire   [0:0] icmp_ln86_42_fu_488_p2;
reg   [0:0] icmp_ln86_42_reg_1487;
reg   [0:0] icmp_ln86_42_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_42_reg_1487_pp0_iter2_reg;
wire   [0:0] icmp_ln86_43_fu_494_p2;
reg   [0:0] icmp_ln86_43_reg_1492;
reg   [0:0] icmp_ln86_43_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_43_reg_1492_pp0_iter2_reg;
wire   [0:0] icmp_ln86_44_fu_500_p2;
reg   [0:0] icmp_ln86_44_reg_1497;
reg   [0:0] icmp_ln86_44_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_44_reg_1497_pp0_iter2_reg;
wire   [0:0] icmp_ln86_45_fu_506_p2;
reg   [0:0] icmp_ln86_45_reg_1502;
reg   [0:0] icmp_ln86_45_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_45_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_45_reg_1502_pp0_iter3_reg;
wire   [0:0] icmp_ln86_46_fu_512_p2;
reg   [0:0] icmp_ln86_46_reg_1507;
reg   [0:0] icmp_ln86_46_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_46_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln86_46_reg_1507_pp0_iter3_reg;
wire   [0:0] icmp_ln86_47_fu_518_p2;
reg   [0:0] icmp_ln86_47_reg_1512;
reg   [0:0] icmp_ln86_47_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_47_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_47_reg_1512_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2034_fu_534_p2;
reg   [0:0] icmp_ln86_2034_reg_1517;
reg   [0:0] icmp_ln86_2034_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2034_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2034_reg_1517_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2034_reg_1517_pp0_iter4_reg;
wire   [0:0] icmp_ln86_49_fu_540_p2;
reg   [0:0] icmp_ln86_49_reg_1522;
reg   [0:0] icmp_ln86_49_reg_1522_pp0_iter1_reg;
reg   [0:0] icmp_ln86_49_reg_1522_pp0_iter2_reg;
reg   [0:0] icmp_ln86_49_reg_1522_pp0_iter3_reg;
reg   [0:0] icmp_ln86_49_reg_1522_pp0_iter4_reg;
wire   [0:0] icmp_ln86_50_fu_546_p2;
reg   [0:0] icmp_ln86_50_reg_1527;
reg   [0:0] icmp_ln86_50_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_50_reg_1527_pp0_iter2_reg;
reg   [0:0] icmp_ln86_50_reg_1527_pp0_iter3_reg;
reg   [0:0] icmp_ln86_50_reg_1527_pp0_iter4_reg;
wire   [0:0] icmp_ln86_51_fu_552_p2;
reg   [0:0] icmp_ln86_51_reg_1532;
reg   [0:0] icmp_ln86_51_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln86_51_reg_1532_pp0_iter2_reg;
reg   [0:0] icmp_ln86_51_reg_1532_pp0_iter3_reg;
reg   [0:0] icmp_ln86_51_reg_1532_pp0_iter4_reg;
reg   [0:0] icmp_ln86_51_reg_1532_pp0_iter5_reg;
wire   [0:0] icmp_ln86_52_fu_558_p2;
reg   [0:0] icmp_ln86_52_reg_1537;
reg   [0:0] icmp_ln86_52_reg_1537_pp0_iter1_reg;
reg   [0:0] icmp_ln86_52_reg_1537_pp0_iter2_reg;
reg   [0:0] icmp_ln86_52_reg_1537_pp0_iter3_reg;
reg   [0:0] icmp_ln86_52_reg_1537_pp0_iter4_reg;
reg   [0:0] icmp_ln86_52_reg_1537_pp0_iter5_reg;
wire   [0:0] icmp_ln86_53_fu_564_p2;
reg   [0:0] icmp_ln86_53_reg_1542;
reg   [0:0] icmp_ln86_53_reg_1542_pp0_iter1_reg;
reg   [0:0] icmp_ln86_53_reg_1542_pp0_iter2_reg;
reg   [0:0] icmp_ln86_53_reg_1542_pp0_iter3_reg;
reg   [0:0] icmp_ln86_53_reg_1542_pp0_iter4_reg;
reg   [0:0] icmp_ln86_53_reg_1542_pp0_iter5_reg;
wire   [0:0] icmp_ln86_54_fu_570_p2;
reg   [0:0] icmp_ln86_54_reg_1547;
reg   [0:0] icmp_ln86_54_reg_1547_pp0_iter1_reg;
reg   [0:0] icmp_ln86_54_reg_1547_pp0_iter2_reg;
reg   [0:0] icmp_ln86_54_reg_1547_pp0_iter3_reg;
reg   [0:0] icmp_ln86_54_reg_1547_pp0_iter4_reg;
reg   [0:0] icmp_ln86_54_reg_1547_pp0_iter5_reg;
reg   [0:0] icmp_ln86_54_reg_1547_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_576_p2;
reg   [0:0] xor_ln104_reg_1552;
wire   [0:0] and_ln102_fu_582_p2;
reg   [0:0] and_ln102_reg_1558;
wire   [0:0] and_ln102_25_fu_586_p2;
reg   [0:0] and_ln102_25_reg_1564;
reg   [0:0] and_ln102_25_reg_1564_pp0_iter2_reg;
reg   [0:0] and_ln102_25_reg_1564_pp0_iter3_reg;
reg   [0:0] and_ln102_25_reg_1564_pp0_iter4_reg;
wire   [0:0] and_ln102_26_fu_600_p2;
reg   [0:0] and_ln102_26_reg_1571;
wire   [0:0] and_ln104_9_fu_615_p2;
reg   [0:0] and_ln104_9_reg_1577;
reg   [0:0] and_ln104_9_reg_1577_pp0_iter2_reg;
reg   [0:0] and_ln104_9_reg_1577_pp0_iter3_reg;
reg   [0:0] and_ln104_9_reg_1577_pp0_iter4_reg;
reg   [0:0] and_ln104_9_reg_1577_pp0_iter5_reg;
reg   [0:0] and_ln104_9_reg_1577_pp0_iter6_reg;
reg   [0:0] and_ln104_9_reg_1577_pp0_iter7_reg;
wire   [0:0] and_ln102_30_fu_621_p2;
reg   [0:0] and_ln102_30_reg_1584;
wire   [0:0] and_ln102_36_fu_626_p2;
reg   [0:0] and_ln102_36_reg_1590;
wire   [0:0] and_ln104_10_fu_636_p2;
reg   [0:0] and_ln104_10_reg_1600;
reg   [0:0] and_ln104_10_reg_1600_pp0_iter2_reg;
reg   [0:0] and_ln104_10_reg_1600_pp0_iter3_reg;
reg   [0:0] and_ln104_10_reg_1600_pp0_iter4_reg;
reg   [0:0] and_ln104_10_reg_1600_pp0_iter5_reg;
wire   [0:0] and_ln104_6_fu_657_p2;
reg   [0:0] and_ln104_6_reg_1606;
wire   [0:0] and_ln102_27_fu_662_p2;
reg   [0:0] and_ln102_27_reg_1611;
reg   [0:0] and_ln102_27_reg_1611_pp0_iter3_reg;
wire   [0:0] and_ln104_7_fu_672_p2;
reg   [0:0] and_ln104_7_reg_1618;
reg   [0:0] and_ln104_7_reg_1618_pp0_iter3_reg;
wire   [0:0] and_ln102_31_fu_683_p2;
reg   [0:0] and_ln102_31_reg_1624;
wire   [0:0] or_ln117_28_fu_746_p2;
reg   [0:0] or_ln117_28_reg_1629;
wire   [2:0] select_ln117_28_fu_758_p3;
reg   [2:0] select_ln117_28_reg_1634;
wire   [0:0] or_ln117_30_fu_766_p2;
reg   [0:0] or_ln117_30_reg_1639;
wire   [0:0] or_ln117_32_fu_772_p2;
reg   [0:0] or_ln117_32_reg_1645;
wire   [0:0] or_ln117_40_fu_776_p2;
reg   [0:0] or_ln117_40_reg_1653;
reg   [0:0] or_ln117_40_reg_1653_pp0_iter3_reg;
reg   [0:0] or_ln117_40_reg_1653_pp0_iter4_reg;
wire   [0:0] and_ln102_33_fu_789_p2;
reg   [0:0] and_ln102_33_reg_1662;
wire   [0:0] or_ln117_34_fu_860_p2;
reg   [0:0] or_ln117_34_reg_1668;
wire   [3:0] select_ln117_34_fu_873_p3;
reg   [3:0] select_ln117_34_reg_1673;
wire   [0:0] or_ln117_36_fu_881_p2;
reg   [0:0] or_ln117_36_reg_1678;
wire   [0:0] and_ln102_28_fu_885_p2;
reg   [0:0] and_ln102_28_reg_1685;
wire   [0:0] and_ln104_8_fu_894_p2;
reg   [0:0] and_ln104_8_reg_1691;
reg   [0:0] and_ln104_8_reg_1691_pp0_iter5_reg;
wire   [0:0] and_ln102_34_fu_909_p2;
reg   [0:0] and_ln102_34_reg_1697;
wire   [4:0] select_ln117_40_fu_1000_p3;
reg   [4:0] select_ln117_40_reg_1702;
wire   [0:0] or_ln117_42_fu_1007_p2;
reg   [0:0] or_ln117_42_reg_1707;
wire   [0:0] or_ln117_46_fu_1090_p2;
reg   [0:0] or_ln117_46_reg_1713;
wire   [4:0] select_ln117_46_fu_1104_p3;
reg   [4:0] select_ln117_46_reg_1718;
wire   [0:0] or_ln117_48_fu_1112_p2;
reg   [0:0] or_ln117_48_reg_1723;
wire   [0:0] or_ln117_50_fu_1168_p2;
reg   [0:0] or_ln117_50_reg_1730;
reg   [0:0] or_ln117_50_reg_1730_pp0_iter7_reg;
wire   [0:0] or_ln117_52_fu_1194_p2;
reg   [0:0] or_ln117_52_reg_1735;
wire   [4:0] select_ln117_52_fu_1208_p3;
reg   [4:0] select_ln117_52_reg_1740;
wire   [11:0] tmp_fu_1243_p65;
reg   [11:0] tmp_reg_1745;
wire    ap_block_pp0_stage0;
wire   [7:0] tmp_38_fu_524_p4;
wire   [0:0] xor_ln104_14_fu_590_p2;
wire   [0:0] and_ln104_5_fu_595_p2;
wire   [0:0] xor_ln104_18_fu_610_p2;
wire   [0:0] and_ln102_29_fu_605_p2;
wire   [0:0] xor_ln104_25_fu_631_p2;
wire   [0:0] xor_ln104_13_fu_642_p2;
wire   [0:0] xor_ln104_15_fu_652_p2;
wire   [0:0] and_ln104_fu_647_p2;
wire   [0:0] xor_ln104_16_fu_667_p2;
wire   [0:0] xor_ln104_19_fu_678_p2;
wire   [0:0] and_ln102_53_fu_692_p2;
wire   [0:0] and_ln102_38_fu_688_p2;
wire   [0:0] xor_ln117_fu_707_p2;
wire   [0:0] or_ln117_fu_702_p2;
wire   [1:0] zext_ln117_fu_712_p1;
wire   [0:0] or_ln117_26_fu_716_p2;
wire   [0:0] and_ln102_39_fu_697_p2;
wire   [1:0] select_ln117_fu_720_p3;
wire   [1:0] select_ln117_26_fu_734_p3;
wire   [0:0] or_ln117_27_fu_728_p2;
wire   [2:0] zext_ln117_2_fu_742_p1;
wire   [2:0] select_ln117_27_fu_750_p3;
wire   [0:0] xor_ln104_20_fu_780_p2;
wire   [0:0] and_ln102_54_fu_797_p2;
wire   [0:0] and_ln102_32_fu_785_p2;
wire   [0:0] and_ln102_40_fu_793_p2;
wire   [0:0] or_ln117_29_fu_812_p2;
wire   [0:0] and_ln102_41_fu_802_p2;
wire   [2:0] select_ln117_29_fu_817_p3;
wire   [2:0] select_ln117_30_fu_829_p3;
wire   [0:0] or_ln117_31_fu_824_p2;
wire   [3:0] zext_ln117_3_fu_836_p1;
wire   [0:0] and_ln102_42_fu_807_p2;
wire   [3:0] select_ln117_31_fu_840_p3;
wire   [0:0] or_ln117_33_fu_848_p2;
wire   [3:0] select_ln117_32_fu_853_p3;
wire   [3:0] select_ln117_33_fu_865_p3;
wire   [0:0] xor_ln104_17_fu_889_p2;
wire   [0:0] xor_ln104_21_fu_899_p2;
wire   [0:0] and_ln102_55_fu_914_p2;
wire   [0:0] xor_ln104_22_fu_904_p2;
wire   [0:0] and_ln102_56_fu_928_p2;
wire   [0:0] and_ln102_43_fu_919_p2;
wire   [0:0] or_ln117_35_fu_938_p2;
wire   [0:0] and_ln102_44_fu_924_p2;
wire   [3:0] select_ln117_35_fu_943_p3;
wire   [0:0] or_ln117_37_fu_950_p2;
wire   [3:0] select_ln117_36_fu_955_p3;
wire   [0:0] or_ln117_38_fu_962_p2;
wire   [0:0] and_ln102_45_fu_933_p2;
wire   [3:0] select_ln117_37_fu_966_p3;
wire   [3:0] select_ln117_38_fu_980_p3;
wire   [0:0] or_ln117_39_fu_974_p2;
wire   [4:0] zext_ln117_4_fu_988_p1;
wire   [4:0] select_ln117_39_fu_992_p3;
wire   [0:0] xor_ln104_23_fu_1012_p2;
wire   [0:0] and_ln102_57_fu_1025_p2;
wire   [0:0] and_ln102_35_fu_1017_p2;
wire   [0:0] and_ln102_46_fu_1021_p2;
wire   [0:0] or_ln117_41_fu_1040_p2;
wire   [0:0] and_ln102_47_fu_1030_p2;
wire   [4:0] select_ln117_41_fu_1045_p3;
wire   [0:0] or_ln117_43_fu_1052_p2;
wire   [4:0] select_ln117_42_fu_1057_p3;
wire   [0:0] or_ln117_44_fu_1064_p2;
wire   [0:0] and_ln102_48_fu_1035_p2;
wire   [4:0] select_ln117_43_fu_1068_p3;
wire   [0:0] or_ln117_45_fu_1076_p2;
wire   [4:0] select_ln117_44_fu_1082_p3;
wire   [4:0] select_ln117_45_fu_1096_p3;
wire   [0:0] xor_ln104_24_fu_1116_p2;
wire   [0:0] and_ln102_58_fu_1125_p2;
wire   [0:0] and_ln102_37_fu_1121_p2;
wire   [0:0] and_ln102_49_fu_1130_p2;
wire   [0:0] or_ln117_47_fu_1144_p2;
wire   [0:0] and_ln102_50_fu_1135_p2;
wire   [4:0] select_ln117_47_fu_1149_p3;
wire   [0:0] or_ln117_49_fu_1156_p2;
wire   [4:0] select_ln117_48_fu_1161_p3;
wire   [0:0] and_ln102_51_fu_1139_p2;
wire   [4:0] select_ln117_49_fu_1172_p3;
wire   [0:0] or_ln117_51_fu_1180_p2;
wire   [4:0] select_ln117_50_fu_1186_p3;
wire   [4:0] select_ln117_51_fu_1200_p3;
wire   [0:0] xor_ln104_26_fu_1216_p2;
wire   [0:0] and_ln102_59_fu_1221_p2;
wire   [0:0] and_ln102_52_fu_1226_p2;
wire   [0:0] or_ln117_53_fu_1231_p2;
wire   [11:0] tmp_fu_1243_p63;
wire   [4:0] tmp_fu_1243_p64;
wire   [0:0] or_ln117_54_fu_1375_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] tmp_fu_1243_p1;
wire   [4:0] tmp_fu_1243_p3;
wire   [4:0] tmp_fu_1243_p5;
wire   [4:0] tmp_fu_1243_p7;
wire   [4:0] tmp_fu_1243_p9;
wire   [4:0] tmp_fu_1243_p11;
wire   [4:0] tmp_fu_1243_p13;
wire   [4:0] tmp_fu_1243_p15;
wire   [4:0] tmp_fu_1243_p17;
wire   [4:0] tmp_fu_1243_p19;
wire   [4:0] tmp_fu_1243_p21;
wire   [4:0] tmp_fu_1243_p23;
wire   [4:0] tmp_fu_1243_p25;
wire   [4:0] tmp_fu_1243_p27;
wire   [4:0] tmp_fu_1243_p29;
wire   [4:0] tmp_fu_1243_p31;
wire  signed [4:0] tmp_fu_1243_p33;
wire  signed [4:0] tmp_fu_1243_p35;
wire  signed [4:0] tmp_fu_1243_p37;
wire  signed [4:0] tmp_fu_1243_p39;
wire  signed [4:0] tmp_fu_1243_p41;
wire  signed [4:0] tmp_fu_1243_p43;
wire  signed [4:0] tmp_fu_1243_p45;
wire  signed [4:0] tmp_fu_1243_p47;
wire  signed [4:0] tmp_fu_1243_p49;
wire  signed [4:0] tmp_fu_1243_p51;
wire  signed [4:0] tmp_fu_1243_p53;
wire  signed [4:0] tmp_fu_1243_p55;
wire  signed [4:0] tmp_fu_1243_p57;
wire  signed [4:0] tmp_fu_1243_p59;
wire  signed [4:0] tmp_fu_1243_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x3_U2236(
    .din0(12'd1178),
    .din1(12'd3),
    .din2(12'd4002),
    .din3(12'd79),
    .din4(12'd3964),
    .din5(12'd3916),
    .din6(12'd358),
    .din7(12'd1356),
    .din8(12'd125),
    .din9(12'd595),
    .din10(12'd3717),
    .din11(12'd2344),
    .din12(12'd256),
    .din13(12'd995),
    .din14(12'd103),
    .din15(12'd4005),
    .din16(12'd3471),
    .din17(12'd3922),
    .din18(12'd1107),
    .din19(12'd284),
    .din20(12'd3460),
    .din21(12'd3989),
    .din22(12'd2993),
    .din23(12'd3715),
    .din24(12'd358),
    .din25(12'd758),
    .din26(12'd3611),
    .din27(12'd4073),
    .din28(12'd406),
    .din29(12'd3886),
    .din30(12'd4058),
    .def(tmp_fu_1243_p63),
    .sel(tmp_fu_1243_p64),
    .dout(tmp_fu_1243_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_25_reg_1564 <= and_ln102_25_fu_586_p2;
        and_ln102_25_reg_1564_pp0_iter2_reg <= and_ln102_25_reg_1564;
        and_ln102_25_reg_1564_pp0_iter3_reg <= and_ln102_25_reg_1564_pp0_iter2_reg;
        and_ln102_25_reg_1564_pp0_iter4_reg <= and_ln102_25_reg_1564_pp0_iter3_reg;
        and_ln102_26_reg_1571 <= and_ln102_26_fu_600_p2;
        and_ln102_27_reg_1611 <= and_ln102_27_fu_662_p2;
        and_ln102_27_reg_1611_pp0_iter3_reg <= and_ln102_27_reg_1611;
        and_ln102_28_reg_1685 <= and_ln102_28_fu_885_p2;
        and_ln102_30_reg_1584 <= and_ln102_30_fu_621_p2;
        and_ln102_31_reg_1624 <= and_ln102_31_fu_683_p2;
        and_ln102_33_reg_1662 <= and_ln102_33_fu_789_p2;
        and_ln102_34_reg_1697 <= and_ln102_34_fu_909_p2;
        and_ln102_36_reg_1590 <= and_ln102_36_fu_626_p2;
        and_ln102_reg_1558 <= and_ln102_fu_582_p2;
        and_ln104_10_reg_1600 <= and_ln104_10_fu_636_p2;
        and_ln104_10_reg_1600_pp0_iter2_reg <= and_ln104_10_reg_1600;
        and_ln104_10_reg_1600_pp0_iter3_reg <= and_ln104_10_reg_1600_pp0_iter2_reg;
        and_ln104_10_reg_1600_pp0_iter4_reg <= and_ln104_10_reg_1600_pp0_iter3_reg;
        and_ln104_10_reg_1600_pp0_iter5_reg <= and_ln104_10_reg_1600_pp0_iter4_reg;
        and_ln104_6_reg_1606 <= and_ln104_6_fu_657_p2;
        and_ln104_7_reg_1618 <= and_ln104_7_fu_672_p2;
        and_ln104_7_reg_1618_pp0_iter3_reg <= and_ln104_7_reg_1618;
        and_ln104_8_reg_1691 <= and_ln104_8_fu_894_p2;
        and_ln104_8_reg_1691_pp0_iter5_reg <= and_ln104_8_reg_1691;
        and_ln104_9_reg_1577 <= and_ln104_9_fu_615_p2;
        and_ln104_9_reg_1577_pp0_iter2_reg <= and_ln104_9_reg_1577;
        and_ln104_9_reg_1577_pp0_iter3_reg <= and_ln104_9_reg_1577_pp0_iter2_reg;
        and_ln104_9_reg_1577_pp0_iter4_reg <= and_ln104_9_reg_1577_pp0_iter3_reg;
        and_ln104_9_reg_1577_pp0_iter5_reg <= and_ln104_9_reg_1577_pp0_iter4_reg;
        and_ln104_9_reg_1577_pp0_iter6_reg <= and_ln104_9_reg_1577_pp0_iter5_reg;
        and_ln104_9_reg_1577_pp0_iter7_reg <= and_ln104_9_reg_1577_pp0_iter6_reg;
        icmp_ln86_2034_reg_1517 <= icmp_ln86_2034_fu_534_p2;
        icmp_ln86_2034_reg_1517_pp0_iter1_reg <= icmp_ln86_2034_reg_1517;
        icmp_ln86_2034_reg_1517_pp0_iter2_reg <= icmp_ln86_2034_reg_1517_pp0_iter1_reg;
        icmp_ln86_2034_reg_1517_pp0_iter3_reg <= icmp_ln86_2034_reg_1517_pp0_iter2_reg;
        icmp_ln86_2034_reg_1517_pp0_iter4_reg <= icmp_ln86_2034_reg_1517_pp0_iter3_reg;
        icmp_ln86_26_reg_1393 <= icmp_ln86_26_fu_392_p2;
        icmp_ln86_26_reg_1393_pp0_iter1_reg <= icmp_ln86_26_reg_1393;
        icmp_ln86_27_reg_1399 <= icmp_ln86_27_fu_398_p2;
        icmp_ln86_28_reg_1405 <= icmp_ln86_28_fu_404_p2;
        icmp_ln86_28_reg_1405_pp0_iter1_reg <= icmp_ln86_28_reg_1405;
        icmp_ln86_29_reg_1411 <= icmp_ln86_29_fu_410_p2;
        icmp_ln86_29_reg_1411_pp0_iter1_reg <= icmp_ln86_29_reg_1411;
        icmp_ln86_30_reg_1417 <= icmp_ln86_30_fu_416_p2;
        icmp_ln86_30_reg_1417_pp0_iter1_reg <= icmp_ln86_30_reg_1417;
        icmp_ln86_30_reg_1417_pp0_iter2_reg <= icmp_ln86_30_reg_1417_pp0_iter1_reg;
        icmp_ln86_30_reg_1417_pp0_iter3_reg <= icmp_ln86_30_reg_1417_pp0_iter2_reg;
        icmp_ln86_31_reg_1423 <= icmp_ln86_31_fu_422_p2;
        icmp_ln86_32_reg_1429 <= icmp_ln86_32_fu_428_p2;
        icmp_ln86_32_reg_1429_pp0_iter1_reg <= icmp_ln86_32_reg_1429;
        icmp_ln86_33_reg_1435 <= icmp_ln86_33_fu_434_p2;
        icmp_ln86_33_reg_1435_pp0_iter1_reg <= icmp_ln86_33_reg_1435;
        icmp_ln86_33_reg_1435_pp0_iter2_reg <= icmp_ln86_33_reg_1435_pp0_iter1_reg;
        icmp_ln86_34_reg_1441 <= icmp_ln86_34_fu_440_p2;
        icmp_ln86_34_reg_1441_pp0_iter1_reg <= icmp_ln86_34_reg_1441;
        icmp_ln86_34_reg_1441_pp0_iter2_reg <= icmp_ln86_34_reg_1441_pp0_iter1_reg;
        icmp_ln86_34_reg_1441_pp0_iter3_reg <= icmp_ln86_34_reg_1441_pp0_iter2_reg;
        icmp_ln86_35_reg_1447 <= icmp_ln86_35_fu_446_p2;
        icmp_ln86_35_reg_1447_pp0_iter1_reg <= icmp_ln86_35_reg_1447;
        icmp_ln86_35_reg_1447_pp0_iter2_reg <= icmp_ln86_35_reg_1447_pp0_iter1_reg;
        icmp_ln86_35_reg_1447_pp0_iter3_reg <= icmp_ln86_35_reg_1447_pp0_iter2_reg;
        icmp_ln86_36_reg_1453 <= icmp_ln86_36_fu_452_p2;
        icmp_ln86_36_reg_1453_pp0_iter1_reg <= icmp_ln86_36_reg_1453;
        icmp_ln86_36_reg_1453_pp0_iter2_reg <= icmp_ln86_36_reg_1453_pp0_iter1_reg;
        icmp_ln86_36_reg_1453_pp0_iter3_reg <= icmp_ln86_36_reg_1453_pp0_iter2_reg;
        icmp_ln86_36_reg_1453_pp0_iter4_reg <= icmp_ln86_36_reg_1453_pp0_iter3_reg;
        icmp_ln86_37_reg_1459 <= icmp_ln86_37_fu_458_p2;
        icmp_ln86_37_reg_1459_pp0_iter1_reg <= icmp_ln86_37_reg_1459;
        icmp_ln86_37_reg_1459_pp0_iter2_reg <= icmp_ln86_37_reg_1459_pp0_iter1_reg;
        icmp_ln86_37_reg_1459_pp0_iter3_reg <= icmp_ln86_37_reg_1459_pp0_iter2_reg;
        icmp_ln86_37_reg_1459_pp0_iter4_reg <= icmp_ln86_37_reg_1459_pp0_iter3_reg;
        icmp_ln86_37_reg_1459_pp0_iter5_reg <= icmp_ln86_37_reg_1459_pp0_iter4_reg;
        icmp_ln86_38_reg_1465 <= icmp_ln86_38_fu_464_p2;
        icmp_ln86_39_reg_1471 <= icmp_ln86_39_fu_470_p2;
        icmp_ln86_39_reg_1471_pp0_iter1_reg <= icmp_ln86_39_reg_1471;
        icmp_ln86_39_reg_1471_pp0_iter2_reg <= icmp_ln86_39_reg_1471_pp0_iter1_reg;
        icmp_ln86_39_reg_1471_pp0_iter3_reg <= icmp_ln86_39_reg_1471_pp0_iter2_reg;
        icmp_ln86_39_reg_1471_pp0_iter4_reg <= icmp_ln86_39_reg_1471_pp0_iter3_reg;
        icmp_ln86_39_reg_1471_pp0_iter5_reg <= icmp_ln86_39_reg_1471_pp0_iter4_reg;
        icmp_ln86_39_reg_1471_pp0_iter6_reg <= icmp_ln86_39_reg_1471_pp0_iter5_reg;
        icmp_ln86_40_reg_1477 <= icmp_ln86_40_fu_476_p2;
        icmp_ln86_40_reg_1477_pp0_iter1_reg <= icmp_ln86_40_reg_1477;
        icmp_ln86_41_reg_1482 <= icmp_ln86_41_fu_482_p2;
        icmp_ln86_41_reg_1482_pp0_iter1_reg <= icmp_ln86_41_reg_1482;
        icmp_ln86_42_reg_1487 <= icmp_ln86_42_fu_488_p2;
        icmp_ln86_42_reg_1487_pp0_iter1_reg <= icmp_ln86_42_reg_1487;
        icmp_ln86_42_reg_1487_pp0_iter2_reg <= icmp_ln86_42_reg_1487_pp0_iter1_reg;
        icmp_ln86_43_reg_1492 <= icmp_ln86_43_fu_494_p2;
        icmp_ln86_43_reg_1492_pp0_iter1_reg <= icmp_ln86_43_reg_1492;
        icmp_ln86_43_reg_1492_pp0_iter2_reg <= icmp_ln86_43_reg_1492_pp0_iter1_reg;
        icmp_ln86_44_reg_1497 <= icmp_ln86_44_fu_500_p2;
        icmp_ln86_44_reg_1497_pp0_iter1_reg <= icmp_ln86_44_reg_1497;
        icmp_ln86_44_reg_1497_pp0_iter2_reg <= icmp_ln86_44_reg_1497_pp0_iter1_reg;
        icmp_ln86_45_reg_1502 <= icmp_ln86_45_fu_506_p2;
        icmp_ln86_45_reg_1502_pp0_iter1_reg <= icmp_ln86_45_reg_1502;
        icmp_ln86_45_reg_1502_pp0_iter2_reg <= icmp_ln86_45_reg_1502_pp0_iter1_reg;
        icmp_ln86_45_reg_1502_pp0_iter3_reg <= icmp_ln86_45_reg_1502_pp0_iter2_reg;
        icmp_ln86_46_reg_1507 <= icmp_ln86_46_fu_512_p2;
        icmp_ln86_46_reg_1507_pp0_iter1_reg <= icmp_ln86_46_reg_1507;
        icmp_ln86_46_reg_1507_pp0_iter2_reg <= icmp_ln86_46_reg_1507_pp0_iter1_reg;
        icmp_ln86_46_reg_1507_pp0_iter3_reg <= icmp_ln86_46_reg_1507_pp0_iter2_reg;
        icmp_ln86_47_reg_1512 <= icmp_ln86_47_fu_518_p2;
        icmp_ln86_47_reg_1512_pp0_iter1_reg <= icmp_ln86_47_reg_1512;
        icmp_ln86_47_reg_1512_pp0_iter2_reg <= icmp_ln86_47_reg_1512_pp0_iter1_reg;
        icmp_ln86_47_reg_1512_pp0_iter3_reg <= icmp_ln86_47_reg_1512_pp0_iter2_reg;
        icmp_ln86_49_reg_1522 <= icmp_ln86_49_fu_540_p2;
        icmp_ln86_49_reg_1522_pp0_iter1_reg <= icmp_ln86_49_reg_1522;
        icmp_ln86_49_reg_1522_pp0_iter2_reg <= icmp_ln86_49_reg_1522_pp0_iter1_reg;
        icmp_ln86_49_reg_1522_pp0_iter3_reg <= icmp_ln86_49_reg_1522_pp0_iter2_reg;
        icmp_ln86_49_reg_1522_pp0_iter4_reg <= icmp_ln86_49_reg_1522_pp0_iter3_reg;
        icmp_ln86_50_reg_1527 <= icmp_ln86_50_fu_546_p2;
        icmp_ln86_50_reg_1527_pp0_iter1_reg <= icmp_ln86_50_reg_1527;
        icmp_ln86_50_reg_1527_pp0_iter2_reg <= icmp_ln86_50_reg_1527_pp0_iter1_reg;
        icmp_ln86_50_reg_1527_pp0_iter3_reg <= icmp_ln86_50_reg_1527_pp0_iter2_reg;
        icmp_ln86_50_reg_1527_pp0_iter4_reg <= icmp_ln86_50_reg_1527_pp0_iter3_reg;
        icmp_ln86_51_reg_1532 <= icmp_ln86_51_fu_552_p2;
        icmp_ln86_51_reg_1532_pp0_iter1_reg <= icmp_ln86_51_reg_1532;
        icmp_ln86_51_reg_1532_pp0_iter2_reg <= icmp_ln86_51_reg_1532_pp0_iter1_reg;
        icmp_ln86_51_reg_1532_pp0_iter3_reg <= icmp_ln86_51_reg_1532_pp0_iter2_reg;
        icmp_ln86_51_reg_1532_pp0_iter4_reg <= icmp_ln86_51_reg_1532_pp0_iter3_reg;
        icmp_ln86_51_reg_1532_pp0_iter5_reg <= icmp_ln86_51_reg_1532_pp0_iter4_reg;
        icmp_ln86_52_reg_1537 <= icmp_ln86_52_fu_558_p2;
        icmp_ln86_52_reg_1537_pp0_iter1_reg <= icmp_ln86_52_reg_1537;
        icmp_ln86_52_reg_1537_pp0_iter2_reg <= icmp_ln86_52_reg_1537_pp0_iter1_reg;
        icmp_ln86_52_reg_1537_pp0_iter3_reg <= icmp_ln86_52_reg_1537_pp0_iter2_reg;
        icmp_ln86_52_reg_1537_pp0_iter4_reg <= icmp_ln86_52_reg_1537_pp0_iter3_reg;
        icmp_ln86_52_reg_1537_pp0_iter5_reg <= icmp_ln86_52_reg_1537_pp0_iter4_reg;
        icmp_ln86_53_reg_1542 <= icmp_ln86_53_fu_564_p2;
        icmp_ln86_53_reg_1542_pp0_iter1_reg <= icmp_ln86_53_reg_1542;
        icmp_ln86_53_reg_1542_pp0_iter2_reg <= icmp_ln86_53_reg_1542_pp0_iter1_reg;
        icmp_ln86_53_reg_1542_pp0_iter3_reg <= icmp_ln86_53_reg_1542_pp0_iter2_reg;
        icmp_ln86_53_reg_1542_pp0_iter4_reg <= icmp_ln86_53_reg_1542_pp0_iter3_reg;
        icmp_ln86_53_reg_1542_pp0_iter5_reg <= icmp_ln86_53_reg_1542_pp0_iter4_reg;
        icmp_ln86_54_reg_1547 <= icmp_ln86_54_fu_570_p2;
        icmp_ln86_54_reg_1547_pp0_iter1_reg <= icmp_ln86_54_reg_1547;
        icmp_ln86_54_reg_1547_pp0_iter2_reg <= icmp_ln86_54_reg_1547_pp0_iter1_reg;
        icmp_ln86_54_reg_1547_pp0_iter3_reg <= icmp_ln86_54_reg_1547_pp0_iter2_reg;
        icmp_ln86_54_reg_1547_pp0_iter4_reg <= icmp_ln86_54_reg_1547_pp0_iter3_reg;
        icmp_ln86_54_reg_1547_pp0_iter5_reg <= icmp_ln86_54_reg_1547_pp0_iter4_reg;
        icmp_ln86_54_reg_1547_pp0_iter6_reg <= icmp_ln86_54_reg_1547_pp0_iter5_reg;
        icmp_ln86_reg_1386 <= icmp_ln86_fu_386_p2;
        icmp_ln86_reg_1386_pp0_iter1_reg <= icmp_ln86_reg_1386;
        or_ln117_28_reg_1629 <= or_ln117_28_fu_746_p2;
        or_ln117_30_reg_1639 <= or_ln117_30_fu_766_p2;
        or_ln117_32_reg_1645 <= or_ln117_32_fu_772_p2;
        or_ln117_34_reg_1668 <= or_ln117_34_fu_860_p2;
        or_ln117_36_reg_1678 <= or_ln117_36_fu_881_p2;
        or_ln117_40_reg_1653 <= or_ln117_40_fu_776_p2;
        or_ln117_40_reg_1653_pp0_iter3_reg <= or_ln117_40_reg_1653;
        or_ln117_40_reg_1653_pp0_iter4_reg <= or_ln117_40_reg_1653_pp0_iter3_reg;
        or_ln117_42_reg_1707 <= or_ln117_42_fu_1007_p2;
        or_ln117_46_reg_1713 <= or_ln117_46_fu_1090_p2;
        or_ln117_48_reg_1723 <= or_ln117_48_fu_1112_p2;
        or_ln117_50_reg_1730 <= or_ln117_50_fu_1168_p2;
        or_ln117_50_reg_1730_pp0_iter7_reg <= or_ln117_50_reg_1730;
        or_ln117_52_reg_1735 <= or_ln117_52_fu_1194_p2;
        select_ln117_28_reg_1634 <= select_ln117_28_fu_758_p3;
        select_ln117_34_reg_1673 <= select_ln117_34_fu_873_p3;
        select_ln117_40_reg_1702 <= select_ln117_40_fu_1000_p3;
        select_ln117_46_reg_1718 <= select_ln117_46_fu_1104_p3;
        select_ln117_52_reg_1740 <= select_ln117_52_fu_1208_p3;
        tmp_reg_1745 <= tmp_fu_1243_p65;
        xor_ln104_reg_1552 <= xor_ln104_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_25_fu_586_p2 = (xor_ln104_reg_1552 & icmp_ln86_27_reg_1399);

assign and_ln102_26_fu_600_p2 = (icmp_ln86_28_reg_1405 & and_ln102_fu_582_p2);

assign and_ln102_27_fu_662_p2 = (icmp_ln86_29_reg_1411_pp0_iter1_reg & and_ln104_fu_647_p2);

assign and_ln102_28_fu_885_p2 = (icmp_ln86_30_reg_1417_pp0_iter3_reg & and_ln102_25_reg_1564_pp0_iter3_reg);

assign and_ln102_29_fu_605_p2 = (icmp_ln86_31_reg_1423 & and_ln104_5_fu_595_p2);

assign and_ln102_30_fu_621_p2 = (icmp_ln86_32_reg_1429 & and_ln102_26_fu_600_p2);

assign and_ln102_31_fu_683_p2 = (icmp_ln86_33_reg_1435_pp0_iter1_reg & and_ln104_6_fu_657_p2);

assign and_ln102_32_fu_785_p2 = (icmp_ln86_34_reg_1441_pp0_iter2_reg & and_ln102_27_reg_1611);

assign and_ln102_33_fu_789_p2 = (icmp_ln86_35_reg_1447_pp0_iter2_reg & and_ln104_7_reg_1618);

assign and_ln102_34_fu_909_p2 = (icmp_ln86_36_reg_1453_pp0_iter3_reg & and_ln102_28_fu_885_p2);

assign and_ln102_35_fu_1017_p2 = (icmp_ln86_37_reg_1459_pp0_iter4_reg & and_ln104_8_reg_1691);

assign and_ln102_36_fu_626_p2 = (icmp_ln86_38_reg_1465 & and_ln102_29_fu_605_p2);

assign and_ln102_37_fu_1121_p2 = (icmp_ln86_39_reg_1471_pp0_iter5_reg & and_ln104_9_reg_1577_pp0_iter5_reg);

assign and_ln102_38_fu_688_p2 = (icmp_ln86_40_reg_1477_pp0_iter1_reg & and_ln102_30_reg_1584);

assign and_ln102_39_fu_697_p2 = (and_ln102_53_fu_692_p2 & and_ln102_26_reg_1571);

assign and_ln102_40_fu_793_p2 = (icmp_ln86_42_reg_1487_pp0_iter2_reg & and_ln102_31_reg_1624);

assign and_ln102_41_fu_802_p2 = (and_ln104_6_reg_1606 & and_ln102_54_fu_797_p2);

assign and_ln102_42_fu_807_p2 = (icmp_ln86_44_reg_1497_pp0_iter2_reg & and_ln102_32_fu_785_p2);

assign and_ln102_43_fu_919_p2 = (and_ln102_55_fu_914_p2 & and_ln102_27_reg_1611_pp0_iter3_reg);

assign and_ln102_44_fu_924_p2 = (icmp_ln86_46_reg_1507_pp0_iter3_reg & and_ln102_33_reg_1662);

assign and_ln102_45_fu_933_p2 = (and_ln104_7_reg_1618_pp0_iter3_reg & and_ln102_56_fu_928_p2);

assign and_ln102_46_fu_1021_p2 = (icmp_ln86_2034_reg_1517_pp0_iter4_reg & and_ln102_34_reg_1697);

assign and_ln102_47_fu_1030_p2 = (and_ln102_57_fu_1025_p2 & and_ln102_28_reg_1685);

assign and_ln102_48_fu_1035_p2 = (icmp_ln86_50_reg_1527_pp0_iter4_reg & and_ln102_35_fu_1017_p2);

assign and_ln102_49_fu_1130_p2 = (and_ln104_8_reg_1691_pp0_iter5_reg & and_ln102_58_fu_1125_p2);

assign and_ln102_50_fu_1135_p2 = (icmp_ln86_52_reg_1537_pp0_iter5_reg & and_ln104_10_reg_1600_pp0_iter5_reg);

assign and_ln102_51_fu_1139_p2 = (icmp_ln86_53_reg_1542_pp0_iter5_reg & and_ln102_37_fu_1121_p2);

assign and_ln102_52_fu_1226_p2 = (and_ln104_9_reg_1577_pp0_iter6_reg & and_ln102_59_fu_1221_p2);

assign and_ln102_53_fu_692_p2 = (xor_ln104_19_fu_678_p2 & icmp_ln86_41_reg_1482_pp0_iter1_reg);

assign and_ln102_54_fu_797_p2 = (xor_ln104_20_fu_780_p2 & icmp_ln86_43_reg_1492_pp0_iter2_reg);

assign and_ln102_55_fu_914_p2 = (xor_ln104_21_fu_899_p2 & icmp_ln86_45_reg_1502_pp0_iter3_reg);

assign and_ln102_56_fu_928_p2 = (xor_ln104_22_fu_904_p2 & icmp_ln86_47_reg_1512_pp0_iter3_reg);

assign and_ln102_57_fu_1025_p2 = (xor_ln104_23_fu_1012_p2 & icmp_ln86_49_reg_1522_pp0_iter4_reg);

assign and_ln102_58_fu_1125_p2 = (xor_ln104_24_fu_1116_p2 & icmp_ln86_51_reg_1532_pp0_iter5_reg);

assign and_ln102_59_fu_1221_p2 = (xor_ln104_26_fu_1216_p2 & icmp_ln86_54_reg_1547_pp0_iter6_reg);

assign and_ln102_fu_582_p2 = (icmp_ln86_reg_1386 & icmp_ln86_26_reg_1393);

assign and_ln104_10_fu_636_p2 = (xor_ln104_25_fu_631_p2 & and_ln102_29_fu_605_p2);

assign and_ln104_5_fu_595_p2 = (xor_ln104_reg_1552 & xor_ln104_14_fu_590_p2);

assign and_ln104_6_fu_657_p2 = (xor_ln104_15_fu_652_p2 & and_ln102_reg_1558);

assign and_ln104_7_fu_672_p2 = (xor_ln104_16_fu_667_p2 & and_ln104_fu_647_p2);

assign and_ln104_8_fu_894_p2 = (xor_ln104_17_fu_889_p2 & and_ln102_25_reg_1564_pp0_iter3_reg);

assign and_ln104_9_fu_615_p2 = (xor_ln104_18_fu_610_p2 & and_ln104_5_fu_595_p2);

assign and_ln104_fu_647_p2 = (xor_ln104_13_fu_642_p2 & icmp_ln86_reg_1386_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_54_fu_1375_p2[0:0] == 1'b1) ? tmp_reg_1745 : 12'd0);

assign icmp_ln86_2034_fu_534_p2 = (($signed(tmp_38_fu_524_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_26_fu_392_p2 = (($signed(p_read16_int_reg) < $signed(18'd99431)) ? 1'b1 : 1'b0);

assign icmp_ln86_27_fu_398_p2 = (($signed(p_read18_int_reg) < $signed(18'd93721)) ? 1'b1 : 1'b0);

assign icmp_ln86_28_fu_404_p2 = (($signed(p_read11_int_reg) < $signed(18'd1610)) ? 1'b1 : 1'b0);

assign icmp_ln86_29_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd51508)) ? 1'b1 : 1'b0);

assign icmp_ln86_30_fu_416_p2 = (($signed(p_read13_int_reg) < $signed(18'd40)) ? 1'b1 : 1'b0);

assign icmp_ln86_31_fu_422_p2 = (($signed(p_read16_int_reg) < $signed(18'd91314)) ? 1'b1 : 1'b0);

assign icmp_ln86_32_fu_428_p2 = (($signed(p_read3_int_reg) < $signed(18'd7819)) ? 1'b1 : 1'b0);

assign icmp_ln86_33_fu_434_p2 = (($signed(p_read12_int_reg) < $signed(18'd892)) ? 1'b1 : 1'b0);

assign icmp_ln86_34_fu_440_p2 = (($signed(p_read10_int_reg) < $signed(18'd8689)) ? 1'b1 : 1'b0);

assign icmp_ln86_35_fu_446_p2 = (($signed(p_read3_int_reg) < $signed(18'd7963)) ? 1'b1 : 1'b0);

assign icmp_ln86_36_fu_452_p2 = (($signed(p_read15_int_reg) < $signed(18'd1763)) ? 1'b1 : 1'b0);

assign icmp_ln86_37_fu_458_p2 = (($signed(p_read6_int_reg) < $signed(18'd48)) ? 1'b1 : 1'b0);

assign icmp_ln86_38_fu_464_p2 = (($signed(p_read9_int_reg) < $signed(18'd1085)) ? 1'b1 : 1'b0);

assign icmp_ln86_39_fu_470_p2 = (($signed(p_read16_int_reg) < $signed(18'd96694)) ? 1'b1 : 1'b0);

assign icmp_ln86_40_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd92283)) ? 1'b1 : 1'b0);

assign icmp_ln86_41_fu_482_p2 = (($signed(p_read8_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_42_fu_488_p2 = (($signed(p_read10_int_reg) < $signed(18'd6921)) ? 1'b1 : 1'b0);

assign icmp_ln86_43_fu_494_p2 = (($signed(p_read12_int_reg) < $signed(18'd917)) ? 1'b1 : 1'b0);

assign icmp_ln86_44_fu_500_p2 = (($signed(p_read7_int_reg) < $signed(18'd112)) ? 1'b1 : 1'b0);

assign icmp_ln86_45_fu_506_p2 = (($signed(p_read3_int_reg) < $signed(18'd8776)) ? 1'b1 : 1'b0);

assign icmp_ln86_46_fu_512_p2 = (($signed(p_read19_int_reg) < $signed(18'd31233)) ? 1'b1 : 1'b0);

assign icmp_ln86_47_fu_518_p2 = (($signed(p_read1_int_reg) < $signed(18'd151755)) ? 1'b1 : 1'b0);

assign icmp_ln86_49_fu_540_p2 = (($signed(p_read4_int_reg) < $signed(18'd756)) ? 1'b1 : 1'b0);

assign icmp_ln86_50_fu_546_p2 = (($signed(p_read5_int_reg) < $signed(18'd961)) ? 1'b1 : 1'b0);

assign icmp_ln86_51_fu_552_p2 = (($signed(p_read16_int_reg) < $signed(18'd90782)) ? 1'b1 : 1'b0);

assign icmp_ln86_52_fu_558_p2 = (($signed(p_read18_int_reg) < $signed(18'd95385)) ? 1'b1 : 1'b0);

assign icmp_ln86_53_fu_564_p2 = (($signed(p_read17_int_reg) < $signed(18'd92319)) ? 1'b1 : 1'b0);

assign icmp_ln86_54_fu_570_p2 = (($signed(p_read3_int_reg) < $signed(18'd9418)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_386_p2 = (($signed(p_read3_int_reg) < $signed(18'd8853)) ? 1'b1 : 1'b0);

assign or_ln117_26_fu_716_p2 = (and_ln102_36_reg_1590 | and_ln102_30_reg_1584);

assign or_ln117_27_fu_728_p2 = (or_ln117_26_fu_716_p2 | and_ln102_39_fu_697_p2);

assign or_ln117_28_fu_746_p2 = (and_ln102_36_reg_1590 | and_ln102_26_reg_1571);

assign or_ln117_29_fu_812_p2 = (or_ln117_28_reg_1629 | and_ln102_40_fu_793_p2);

assign or_ln117_30_fu_766_p2 = (or_ln117_28_fu_746_p2 | and_ln102_31_fu_683_p2);

assign or_ln117_31_fu_824_p2 = (or_ln117_30_reg_1639 | and_ln102_41_fu_802_p2);

assign or_ln117_32_fu_772_p2 = (and_ln102_reg_1558 | and_ln102_36_reg_1590);

assign or_ln117_33_fu_848_p2 = (or_ln117_32_reg_1645 | and_ln102_42_fu_807_p2);

assign or_ln117_34_fu_860_p2 = (or_ln117_32_reg_1645 | and_ln102_32_fu_785_p2);

assign or_ln117_35_fu_938_p2 = (or_ln117_34_reg_1668 | and_ln102_43_fu_919_p2);

assign or_ln117_36_fu_881_p2 = (or_ln117_32_reg_1645 | and_ln102_27_reg_1611);

assign or_ln117_37_fu_950_p2 = (or_ln117_36_reg_1678 | and_ln102_44_fu_924_p2);

assign or_ln117_38_fu_962_p2 = (or_ln117_36_reg_1678 | and_ln102_33_reg_1662);

assign or_ln117_39_fu_974_p2 = (or_ln117_38_fu_962_p2 | and_ln102_45_fu_933_p2);

assign or_ln117_40_fu_776_p2 = (icmp_ln86_reg_1386_pp0_iter1_reg | and_ln102_36_reg_1590);

assign or_ln117_41_fu_1040_p2 = (or_ln117_40_reg_1653_pp0_iter4_reg | and_ln102_46_fu_1021_p2);

assign or_ln117_42_fu_1007_p2 = (or_ln117_40_reg_1653_pp0_iter3_reg | and_ln102_34_fu_909_p2);

assign or_ln117_43_fu_1052_p2 = (or_ln117_42_reg_1707 | and_ln102_47_fu_1030_p2);

assign or_ln117_44_fu_1064_p2 = (or_ln117_40_reg_1653_pp0_iter4_reg | and_ln102_28_reg_1685);

assign or_ln117_45_fu_1076_p2 = (or_ln117_44_fu_1064_p2 | and_ln102_48_fu_1035_p2);

assign or_ln117_46_fu_1090_p2 = (or_ln117_44_fu_1064_p2 | and_ln102_35_fu_1017_p2);

assign or_ln117_47_fu_1144_p2 = (or_ln117_46_reg_1713 | and_ln102_49_fu_1130_p2);

assign or_ln117_48_fu_1112_p2 = (or_ln117_40_reg_1653_pp0_iter4_reg | and_ln102_25_reg_1564_pp0_iter4_reg);

assign or_ln117_49_fu_1156_p2 = (or_ln117_48_reg_1723 | and_ln102_50_fu_1135_p2);

assign or_ln117_50_fu_1168_p2 = (or_ln117_48_reg_1723 | and_ln104_10_reg_1600_pp0_iter5_reg);

assign or_ln117_51_fu_1180_p2 = (or_ln117_50_fu_1168_p2 | and_ln102_51_fu_1139_p2);

assign or_ln117_52_fu_1194_p2 = (or_ln117_50_fu_1168_p2 | and_ln102_37_fu_1121_p2);

assign or_ln117_53_fu_1231_p2 = (or_ln117_52_reg_1735 | and_ln102_52_fu_1226_p2);

assign or_ln117_54_fu_1375_p2 = (or_ln117_50_reg_1730_pp0_iter7_reg | and_ln104_9_reg_1577_pp0_iter7_reg);

assign or_ln117_fu_702_p2 = (and_ln102_38_fu_688_p2 | and_ln102_36_reg_1590);

assign select_ln117_26_fu_734_p3 = ((or_ln117_26_fu_716_p2[0:0] == 1'b1) ? select_ln117_fu_720_p3 : 2'd3);

assign select_ln117_27_fu_750_p3 = ((or_ln117_27_fu_728_p2[0:0] == 1'b1) ? zext_ln117_2_fu_742_p1 : 3'd4);

assign select_ln117_28_fu_758_p3 = ((or_ln117_28_fu_746_p2[0:0] == 1'b1) ? select_ln117_27_fu_750_p3 : 3'd5);

assign select_ln117_29_fu_817_p3 = ((or_ln117_29_fu_812_p2[0:0] == 1'b1) ? select_ln117_28_reg_1634 : 3'd6);

assign select_ln117_30_fu_829_p3 = ((or_ln117_30_reg_1639[0:0] == 1'b1) ? select_ln117_29_fu_817_p3 : 3'd7);

assign select_ln117_31_fu_840_p3 = ((or_ln117_31_fu_824_p2[0:0] == 1'b1) ? zext_ln117_3_fu_836_p1 : 4'd8);

assign select_ln117_32_fu_853_p3 = ((or_ln117_32_reg_1645[0:0] == 1'b1) ? select_ln117_31_fu_840_p3 : 4'd9);

assign select_ln117_33_fu_865_p3 = ((or_ln117_33_fu_848_p2[0:0] == 1'b1) ? select_ln117_32_fu_853_p3 : 4'd10);

assign select_ln117_34_fu_873_p3 = ((or_ln117_34_fu_860_p2[0:0] == 1'b1) ? select_ln117_33_fu_865_p3 : 4'd11);

assign select_ln117_35_fu_943_p3 = ((or_ln117_35_fu_938_p2[0:0] == 1'b1) ? select_ln117_34_reg_1673 : 4'd12);

assign select_ln117_36_fu_955_p3 = ((or_ln117_36_reg_1678[0:0] == 1'b1) ? select_ln117_35_fu_943_p3 : 4'd13);

assign select_ln117_37_fu_966_p3 = ((or_ln117_37_fu_950_p2[0:0] == 1'b1) ? select_ln117_36_fu_955_p3 : 4'd14);

assign select_ln117_38_fu_980_p3 = ((or_ln117_38_fu_962_p2[0:0] == 1'b1) ? select_ln117_37_fu_966_p3 : 4'd15);

assign select_ln117_39_fu_992_p3 = ((or_ln117_39_fu_974_p2[0:0] == 1'b1) ? zext_ln117_4_fu_988_p1 : 5'd16);

assign select_ln117_40_fu_1000_p3 = ((or_ln117_40_reg_1653_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_39_fu_992_p3 : 5'd17);

assign select_ln117_41_fu_1045_p3 = ((or_ln117_41_fu_1040_p2[0:0] == 1'b1) ? select_ln117_40_reg_1702 : 5'd18);

assign select_ln117_42_fu_1057_p3 = ((or_ln117_42_reg_1707[0:0] == 1'b1) ? select_ln117_41_fu_1045_p3 : 5'd19);

assign select_ln117_43_fu_1068_p3 = ((or_ln117_43_fu_1052_p2[0:0] == 1'b1) ? select_ln117_42_fu_1057_p3 : 5'd20);

assign select_ln117_44_fu_1082_p3 = ((or_ln117_44_fu_1064_p2[0:0] == 1'b1) ? select_ln117_43_fu_1068_p3 : 5'd21);

assign select_ln117_45_fu_1096_p3 = ((or_ln117_45_fu_1076_p2[0:0] == 1'b1) ? select_ln117_44_fu_1082_p3 : 5'd22);

assign select_ln117_46_fu_1104_p3 = ((or_ln117_46_fu_1090_p2[0:0] == 1'b1) ? select_ln117_45_fu_1096_p3 : 5'd23);

assign select_ln117_47_fu_1149_p3 = ((or_ln117_47_fu_1144_p2[0:0] == 1'b1) ? select_ln117_46_reg_1718 : 5'd24);

assign select_ln117_48_fu_1161_p3 = ((or_ln117_48_reg_1723[0:0] == 1'b1) ? select_ln117_47_fu_1149_p3 : 5'd25);

assign select_ln117_49_fu_1172_p3 = ((or_ln117_49_fu_1156_p2[0:0] == 1'b1) ? select_ln117_48_fu_1161_p3 : 5'd26);

assign select_ln117_50_fu_1186_p3 = ((or_ln117_50_fu_1168_p2[0:0] == 1'b1) ? select_ln117_49_fu_1172_p3 : 5'd27);

assign select_ln117_51_fu_1200_p3 = ((or_ln117_51_fu_1180_p2[0:0] == 1'b1) ? select_ln117_50_fu_1186_p3 : 5'd28);

assign select_ln117_52_fu_1208_p3 = ((or_ln117_52_fu_1194_p2[0:0] == 1'b1) ? select_ln117_51_fu_1200_p3 : 5'd29);

assign select_ln117_fu_720_p3 = ((or_ln117_fu_702_p2[0:0] == 1'b1) ? zext_ln117_fu_712_p1 : 2'd2);

assign tmp_38_fu_524_p4 = {{p_read14_int_reg[17:10]}};

assign tmp_fu_1243_p63 = 'bx;

assign tmp_fu_1243_p64 = ((or_ln117_53_fu_1231_p2[0:0] == 1'b1) ? select_ln117_52_reg_1740 : 5'd30);

assign xor_ln104_13_fu_642_p2 = (icmp_ln86_26_reg_1393_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_14_fu_590_p2 = (icmp_ln86_27_reg_1399 ^ 1'd1);

assign xor_ln104_15_fu_652_p2 = (icmp_ln86_28_reg_1405_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_16_fu_667_p2 = (icmp_ln86_29_reg_1411_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_17_fu_889_p2 = (icmp_ln86_30_reg_1417_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_18_fu_610_p2 = (icmp_ln86_31_reg_1423 ^ 1'd1);

assign xor_ln104_19_fu_678_p2 = (icmp_ln86_32_reg_1429_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_20_fu_780_p2 = (icmp_ln86_33_reg_1435_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_21_fu_899_p2 = (icmp_ln86_34_reg_1441_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_22_fu_904_p2 = (icmp_ln86_35_reg_1447_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_23_fu_1012_p2 = (icmp_ln86_36_reg_1453_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_24_fu_1116_p2 = (icmp_ln86_37_reg_1459_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_25_fu_631_p2 = (icmp_ln86_38_reg_1465 ^ 1'd1);

assign xor_ln104_26_fu_1216_p2 = (icmp_ln86_39_reg_1471_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_576_p2 = (icmp_ln86_fu_386_p2 ^ 1'd1);

assign xor_ln117_fu_707_p2 = (1'd1 ^ and_ln102_36_reg_1590);

assign zext_ln117_2_fu_742_p1 = select_ln117_26_fu_734_p3;

assign zext_ln117_3_fu_836_p1 = select_ln117_30_fu_829_p3;

assign zext_ln117_4_fu_988_p1 = select_ln117_38_fu_980_p3;

assign zext_ln117_fu_712_p1 = xor_ln117_fu_707_p2;

endmodule //conifer_jettag_accelerator_decision_function_1
