{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/clkdivider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_biu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_extend_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_bjp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_csrctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_dpath.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_lsuagu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_rglr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_branchslv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_commit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_decode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_disp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_excp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_longpwbck.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_nice.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_wbck.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_litebpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_minidec.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_irq_sync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_reset_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_srams.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_jtag_dtm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to16_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to2_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to8_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_xchecker.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sim_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/mems/sirv_mrom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/mems/sirv_mrom_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/asl_clk_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/clk_div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/convLayer1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2_sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/convlayer2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/sirv_gnrl_dffs2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/conv_sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/dma_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/acc_sum.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_front.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/mult_sum.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/pool_fc_buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/new_pool.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/top_pool1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool2/top_pool2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/clockdivider24.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/iecam.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_data_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/pingpongbuffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/top_input_pre_data_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/sirv_sim_ram_all_parameter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/soc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/weightloader.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/adv_timer_apb_if.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/input_stage.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/prescaler.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_cntrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/up_down_counter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_gpio/apb_gpio.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/apb_i2c.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_bit_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_byte_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_apb_if.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_clkgen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_interrupt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_DeglitchShiftRegister.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_lclkgen_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_porrst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_clint.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_clint_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_expl_axi_slv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_jtaggpioport.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_pmu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_pmu_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_arbiter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_media.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_physical.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_queue.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_queue_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_repeater_6.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_rtc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_spi_flashmap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tl_repeater_5.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tlfragmenter_qspi_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tlwidthwidget_qspi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/riscv_asl_soc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/soc/e203_soc_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_clint.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_gfcm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen_rstsync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_mems.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_plic.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pllclkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/impl/temp/rtl_parser.result",
 "Top" : "riscv_asl_soc",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}