INFO: [VRFC 10-163] Analyzing VHDL file "F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sim_1/new/TB_Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub_Unit
