Net ID: e15 Segment Size: 1
Segment: 0 Size: 140
PORT MEM_output_width_1_num_2 (31, 16, 1)
SB (1, 31, 16, 2, 1, 1)
RMUX 2_1 (31, 16, 1)
SB (1, 30, 16, 0, 0, 1)
SB (1, 30, 16, 2, 1, 1)
RMUX 2_1 (30, 16, 1)
SB (1, 29, 16, 0, 0, 1)
SB (1, 29, 16, 2, 1, 1)
RMUX 2_1 (29, 16, 1)
SB (1, 28, 16, 0, 0, 1)
SB (1, 28, 16, 2, 1, 1)
RMUX 2_1 (28, 16, 1)
SB (1, 27, 16, 0, 0, 1)
SB (1, 27, 16, 2, 1, 1)
RMUX 2_1 (27, 16, 1)
SB (1, 26, 16, 0, 0, 1)
SB (1, 26, 16, 2, 1, 1)
RMUX 2_1 (26, 16, 1)
SB (1, 25, 16, 0, 0, 1)
SB (1, 25, 16, 2, 1, 1)
RMUX 2_1 (25, 16, 1)
SB (1, 24, 16, 0, 0, 1)
SB (0, 24, 16, 3, 1, 1)
RMUX 3_0 (24, 16, 1)
SB (0, 24, 15, 1, 0, 1)
SB (1, 24, 15, 2, 1, 1)
RMUX 2_1 (24, 15, 1)
SB (1, 23, 15, 0, 0, 1)
SB (1, 23, 15, 2, 1, 1)
RMUX 2_1 (23, 15, 1)
SB (1, 22, 15, 0, 0, 1)
SB (0, 22, 15, 3, 1, 1)
RMUX 3_0 (22, 15, 1)
SB (0, 22, 14, 1, 0, 1)
SB (1, 22, 14, 2, 1, 1)
RMUX 2_1 (22, 14, 1)
SB (1, 21, 14, 0, 0, 1)
SB (1, 21, 14, 2, 1, 1)
RMUX 2_1 (21, 14, 1)
SB (1, 20, 14, 0, 0, 1)
SB (1, 20, 14, 2, 1, 1)
RMUX 2_1 (20, 14, 1)
SB (1, 19, 14, 0, 0, 1)
SB (1, 19, 14, 2, 1, 1)
RMUX 2_1 (19, 14, 1)
SB (1, 18, 14, 0, 0, 1)
SB (1, 18, 14, 2, 1, 1)
RMUX 2_1 (18, 14, 1)
SB (1, 17, 14, 0, 0, 1)
SB (1, 17, 14, 2, 1, 1)
RMUX 2_1 (17, 14, 1)
SB (1, 16, 14, 0, 0, 1)
SB (0, 16, 14, 3, 1, 1)
RMUX 3_0 (16, 14, 1)
SB (0, 16, 13, 1, 0, 1)
SB (0, 16, 13, 3, 1, 1)
RMUX 3_0 (16, 13, 1)
SB (0, 16, 12, 1, 0, 1)
SB (1, 16, 12, 2, 1, 1)
RMUX 2_1 (16, 12, 1)
SB (1, 15, 12, 0, 0, 1)
SB (0, 15, 12, 3, 1, 1)
RMUX 3_0 (15, 12, 1)
SB (0, 15, 11, 1, 0, 1)
SB (1, 15, 11, 2, 1, 1)
RMUX 2_1 (15, 11, 1)
SB (1, 14, 11, 0, 0, 1)
SB (1, 14, 11, 2, 1, 1)
RMUX 2_1 (14, 11, 1)
SB (1, 13, 11, 0, 0, 1)
SB (0, 13, 11, 3, 1, 1)
REG T0_NORTH (0, 13, 11, 1)
RMUX 3_0 (13, 11, 1)
SB (0, 13, 10, 1, 0, 1)
SB (1, 13, 10, 2, 1, 1)
RMUX 2_1 (13, 10, 1)
SB (1, 12, 10, 0, 0, 1)
SB (0, 12, 10, 3, 1, 1)
RMUX 3_0 (12, 10, 1)
SB (0, 12, 9, 1, 0, 1)
SB (1, 12, 9, 2, 1, 1)
RMUX 2_1 (12, 9, 1)
SB (1, 11, 9, 0, 0, 1)
SB (1, 11, 9, 2, 1, 1)
RMUX 2_1 (11, 9, 1)
SB (1, 10, 9, 0, 0, 1)
SB (1, 10, 9, 2, 1, 1)
RMUX 2_1 (10, 9, 1)
SB (1, 9, 9, 0, 0, 1)
SB (1, 9, 9, 2, 1, 1)
RMUX 2_1 (9, 9, 1)
SB (1, 8, 9, 0, 0, 1)
SB (0, 8, 9, 3, 1, 1)
RMUX 3_0 (8, 9, 1)
SB (0, 8, 8, 1, 0, 1)
SB (0, 8, 8, 3, 1, 1)
RMUX 3_0 (8, 8, 1)
SB (0, 8, 7, 1, 0, 1)
SB (0, 8, 7, 3, 1, 1)
RMUX 3_0 (8, 7, 1)
SB (0, 8, 6, 1, 0, 1)
SB (0, 8, 6, 3, 1, 1)
RMUX 3_0 (8, 6, 1)
SB (0, 8, 5, 1, 0, 1)
SB (0, 8, 5, 3, 1, 1)
RMUX 3_0 (8, 5, 1)
SB (0, 8, 4, 1, 0, 1)
SB (0, 8, 4, 3, 1, 1)
RMUX 3_0 (8, 4, 1)
SB (0, 8, 3, 1, 0, 1)
SB (1, 8, 3, 2, 1, 1)
RMUX 2_1 (8, 3, 1)
SB (1, 7, 3, 0, 0, 1)
SB (0, 7, 3, 3, 1, 1)
RMUX 3_0 (7, 3, 1)
SB (0, 7, 2, 1, 0, 1)
SB (1, 7, 2, 2, 1, 1)
RMUX 2_1 (7, 2, 1)
SB (1, 6, 2, 0, 0, 1)
SB (0, 6, 2, 3, 1, 1)
RMUX 3_0 (6, 2, 1)
SB (0, 6, 1, 1, 0, 1)
SB (1, 6, 1, 2, 1, 1)
RMUX 2_1 (6, 1, 1)
SB (1, 5, 1, 0, 0, 1)
SB (1, 5, 1, 2, 1, 1)
RMUX 2_1 (5, 1, 1)
SB (1, 4, 1, 0, 0, 1)
SB (1, 4, 1, 2, 1, 1)
RMUX 2_1 (4, 1, 1)
SB (1, 3, 1, 0, 0, 1)
SB (1, 3, 1, 2, 1, 1)
RMUX 2_1 (3, 1, 1)
SB (1, 2, 1, 0, 0, 1)
SB (1, 2, 1, 2, 1, 1)
RMUX 2_1 (2, 1, 1)
SB (1, 1, 1, 0, 0, 1)
SB (0, 1, 1, 3, 1, 1)
RMUX 3_0 (1, 1, 1)
PORT f2io_1 (1, 0, 1)

Net ID: e3 Segment Size: 1
Segment: 0 Size: 141
PORT io2f_17 (0, 0, 17)
SB (0, 0, 1, 3, 0, 17)
SB (1, 0, 1, 0, 1, 17)
RMUX 0_1 (0, 1, 17)
SB (1, 1, 1, 2, 0, 17)
SB (1, 1, 1, 0, 1, 17)
RMUX 0_1 (1, 1, 17)
SB (1, 2, 1, 2, 0, 17)
SB (1, 2, 1, 0, 1, 17)
RMUX 0_1 (2, 1, 17)
SB (1, 3, 1, 2, 0, 17)
SB (1, 3, 1, 0, 1, 17)
RMUX 0_1 (3, 1, 17)
SB (1, 4, 1, 2, 0, 17)
SB (1, 4, 1, 0, 1, 17)
RMUX 0_1 (4, 1, 17)
SB (1, 5, 1, 2, 0, 17)
SB (1, 5, 1, 0, 1, 17)
RMUX 0_1 (5, 1, 17)
SB (1, 6, 1, 2, 0, 17)
SB (1, 6, 1, 0, 1, 17)
RMUX 0_1 (6, 1, 17)
SB (1, 7, 1, 2, 0, 17)
SB (1, 7, 1, 0, 1, 17)
REG T1_EAST (1, 7, 1, 17)
RMUX 0_1 (7, 1, 17)
SB (1, 8, 1, 2, 0, 17)
SB (1, 8, 1, 0, 1, 17)
RMUX 0_1 (8, 1, 17)
SB (1, 9, 1, 2, 0, 17)
SB (1, 9, 1, 0, 1, 17)
RMUX 0_1 (9, 1, 17)
SB (1, 10, 1, 2, 0, 17)
SB (1, 10, 1, 0, 1, 17)
RMUX 0_1 (10, 1, 17)
SB (1, 11, 1, 2, 0, 17)
SB (1, 11, 1, 0, 1, 17)
RMUX 0_1 (11, 1, 17)
SB (1, 12, 1, 2, 0, 17)
SB (1, 12, 1, 0, 1, 17)
RMUX 0_1 (12, 1, 17)
SB (1, 13, 1, 2, 0, 17)
SB (1, 13, 1, 0, 1, 17)
RMUX 0_1 (13, 1, 17)
SB (1, 14, 1, 2, 0, 17)
SB (0, 14, 1, 1, 1, 17)
RMUX 1_0 (14, 1, 17)
SB (0, 14, 2, 3, 0, 17)
SB (0, 14, 2, 1, 1, 17)
RMUX 1_0 (14, 2, 17)
SB (0, 14, 3, 3, 0, 17)
SB (1, 14, 3, 0, 1, 17)
RMUX 0_1 (14, 3, 17)
SB (1, 15, 3, 2, 0, 17)
SB (1, 15, 3, 0, 1, 17)
RMUX 0_1 (15, 3, 17)
SB (1, 16, 3, 2, 0, 17)
SB (1, 16, 3, 0, 1, 17)
RMUX 0_1 (16, 3, 17)
SB (1, 17, 3, 2, 0, 17)
SB (0, 17, 3, 1, 1, 17)
RMUX 1_0 (17, 3, 17)
SB (0, 17, 4, 3, 0, 17)
SB (1, 17, 4, 0, 1, 17)
RMUX 0_1 (17, 4, 17)
SB (1, 18, 4, 2, 0, 17)
SB (1, 18, 4, 0, 1, 17)
RMUX 0_1 (18, 4, 17)
SB (1, 19, 4, 2, 0, 17)
SB (1, 19, 4, 0, 1, 17)
REG T1_EAST (1, 19, 4, 17)
RMUX 0_1 (19, 4, 17)
SB (1, 20, 4, 2, 0, 17)
SB (1, 20, 4, 0, 1, 17)
RMUX 0_1 (20, 4, 17)
SB (1, 21, 4, 2, 0, 17)
SB (0, 21, 4, 1, 1, 17)
RMUX 1_0 (21, 4, 17)
SB (0, 21, 5, 3, 0, 17)
SB (0, 21, 5, 1, 1, 17)
RMUX 1_0 (21, 5, 17)
SB (0, 21, 6, 3, 0, 17)
SB (1, 21, 6, 0, 1, 17)
RMUX 0_1 (21, 6, 17)
SB (1, 22, 6, 2, 0, 17)
SB (1, 22, 6, 0, 1, 17)
RMUX 0_1 (22, 6, 17)
SB (1, 23, 6, 2, 0, 17)
SB (0, 23, 6, 1, 1, 17)
RMUX 1_0 (23, 6, 17)
SB (0, 23, 7, 3, 0, 17)
SB (1, 23, 7, 0, 1, 17)
RMUX 0_1 (23, 7, 17)
SB (1, 24, 7, 2, 0, 17)
SB (0, 24, 7, 1, 1, 17)
RMUX 1_0 (24, 7, 17)
SB (0, 24, 8, 3, 0, 17)
SB (1, 24, 8, 0, 1, 17)
RMUX 0_1 (24, 8, 17)
SB (1, 25, 8, 2, 0, 17)
SB (0, 25, 8, 1, 1, 17)
RMUX 1_0 (25, 8, 17)
SB (0, 25, 9, 3, 0, 17)
SB (0, 25, 9, 1, 1, 17)
RMUX 1_0 (25, 9, 17)
SB (0, 25, 10, 3, 0, 17)
SB (0, 25, 10, 1, 1, 17)
RMUX 1_0 (25, 10, 17)
SB (0, 25, 11, 3, 0, 17)
SB (0, 25, 11, 1, 1, 17)
RMUX 1_0 (25, 11, 17)
SB (0, 25, 12, 3, 0, 17)
SB (0, 25, 12, 1, 1, 17)
RMUX 1_0 (25, 12, 17)
SB (0, 25, 13, 3, 0, 17)
SB (1, 25, 13, 0, 1, 17)
REG T1_EAST (1, 25, 13, 17)
RMUX 0_1 (25, 13, 17)
SB (1, 26, 13, 2, 0, 17)
SB (1, 26, 13, 0, 1, 17)
RMUX 0_1 (26, 13, 17)
SB (1, 27, 13, 2, 0, 17)
SB (1, 27, 13, 0, 1, 17)
RMUX 0_1 (27, 13, 17)
SB (1, 28, 13, 2, 0, 17)
SB (1, 28, 13, 0, 1, 17)
RMUX 0_1 (28, 13, 17)
SB (1, 29, 13, 2, 0, 17)
SB (0, 29, 13, 1, 1, 17)
RMUX 1_0 (29, 13, 17)
SB (0, 29, 14, 3, 0, 17)
SB (1, 29, 14, 0, 1, 17)
RMUX 0_1 (29, 14, 17)
SB (1, 30, 14, 2, 0, 17)
SB (0, 30, 14, 1, 1, 17)
RMUX 1_0 (30, 14, 17)
SB (0, 30, 15, 3, 0, 17)
SB (0, 30, 15, 1, 1, 17)
RMUX 1_0 (30, 15, 17)
SB (0, 30, 16, 3, 0, 17)
PORT PE_input_width_17_num_0 (30, 16, 17)

Net ID: e8 Segment Size: 1
Segment: 0 Size: 137
PORT PE_output_width_17_num_0 (30, 16, 17)
SB (1, 30, 16, 2, 1, 17)
RMUX 2_1 (30, 16, 17)
SB (1, 29, 16, 0, 0, 17)
SB (1, 29, 16, 2, 1, 17)
RMUX 2_1 (29, 16, 17)
SB (1, 28, 16, 0, 0, 17)
SB (1, 28, 16, 2, 1, 17)
RMUX 2_1 (28, 16, 17)
SB (1, 27, 16, 0, 0, 17)
SB (1, 27, 16, 2, 1, 17)
RMUX 2_1 (27, 16, 17)
SB (1, 26, 16, 0, 0, 17)
SB (1, 26, 16, 2, 1, 17)
RMUX 2_1 (26, 16, 17)
SB (1, 25, 16, 0, 0, 17)
SB (1, 25, 16, 2, 1, 17)
RMUX 2_1 (25, 16, 17)
SB (1, 24, 16, 0, 0, 17)
SB (1, 24, 16, 2, 1, 17)
RMUX 2_1 (24, 16, 17)
SB (1, 23, 16, 0, 0, 17)
SB (0, 23, 16, 3, 1, 17)
RMUX 3_0 (23, 16, 17)
SB (0, 23, 15, 1, 0, 17)
SB (1, 23, 15, 2, 1, 17)
RMUX 2_1 (23, 15, 17)
SB (1, 22, 15, 0, 0, 17)
SB (1, 22, 15, 2, 1, 17)
RMUX 2_1 (22, 15, 17)
SB (1, 21, 15, 0, 0, 17)
SB (0, 21, 15, 3, 1, 17)
RMUX 3_0 (21, 15, 17)
SB (0, 21, 14, 1, 0, 17)
SB (0, 21, 14, 3, 1, 17)
RMUX 3_0 (21, 14, 17)
SB (0, 21, 13, 1, 0, 17)
SB (1, 21, 13, 2, 1, 17)
RMUX 2_1 (21, 13, 17)
SB (1, 20, 13, 0, 0, 17)
SB (0, 20, 13, 3, 1, 17)
RMUX 3_0 (20, 13, 17)
SB (0, 20, 12, 1, 0, 17)
SB (0, 20, 12, 3, 1, 17)
RMUX 3_0 (20, 12, 17)
SB (0, 20, 11, 1, 0, 17)
SB (1, 20, 11, 2, 1, 17)
RMUX 2_1 (20, 11, 17)
SB (1, 19, 11, 0, 0, 17)
SB (1, 19, 11, 2, 1, 17)
RMUX 2_1 (19, 11, 17)
SB (1, 18, 11, 0, 0, 17)
SB (1, 18, 11, 2, 1, 17)
RMUX 2_1 (18, 11, 17)
SB (1, 17, 11, 0, 0, 17)
SB (1, 17, 11, 2, 1, 17)
RMUX 2_1 (17, 11, 17)
SB (1, 16, 11, 0, 0, 17)
SB (0, 16, 11, 3, 1, 17)
RMUX 3_0 (16, 11, 17)
SB (0, 16, 10, 1, 0, 17)
SB (0, 16, 10, 3, 1, 17)
RMUX 3_0 (16, 10, 17)
SB (0, 16, 9, 1, 0, 17)
SB (1, 16, 9, 2, 1, 17)
RMUX 2_1 (16, 9, 17)
SB (1, 15, 9, 0, 0, 17)
SB (0, 15, 9, 3, 1, 17)
REG T0_NORTH (0, 15, 9, 17)
RMUX 3_0 (15, 9, 17)
SB (0, 15, 8, 1, 0, 17)
SB (1, 15, 8, 2, 1, 17)
RMUX 2_1 (15, 8, 17)
SB (1, 14, 8, 0, 0, 17)
SB (0, 14, 8, 3, 1, 17)
RMUX 3_0 (14, 8, 17)
SB (0, 14, 7, 1, 0, 17)
SB (1, 14, 7, 2, 1, 17)
RMUX 2_1 (14, 7, 17)
SB (1, 13, 7, 0, 0, 17)
SB (1, 13, 7, 2, 1, 17)
RMUX 2_1 (13, 7, 17)
SB (1, 12, 7, 0, 0, 17)
SB (1, 12, 7, 2, 1, 17)
RMUX 2_1 (12, 7, 17)
SB (1, 11, 7, 0, 0, 17)
SB (0, 11, 7, 3, 1, 17)
RMUX 3_0 (11, 7, 17)
SB (0, 11, 6, 1, 0, 17)
SB (0, 11, 6, 3, 1, 17)
RMUX 3_0 (11, 6, 17)
SB (0, 11, 5, 1, 0, 17)
SB (1, 11, 5, 2, 1, 17)
RMUX 2_1 (11, 5, 17)
SB (1, 10, 5, 0, 0, 17)
SB (1, 10, 5, 2, 1, 17)
RMUX 2_1 (10, 5, 17)
SB (1, 9, 5, 0, 0, 17)
SB (0, 9, 5, 3, 1, 17)
RMUX 3_0 (9, 5, 17)
SB (0, 9, 4, 1, 0, 17)
SB (1, 9, 4, 2, 1, 17)
RMUX 2_1 (9, 4, 17)
SB (1, 8, 4, 0, 0, 17)
SB (0, 8, 4, 3, 1, 17)
RMUX 3_0 (8, 4, 17)
SB (0, 8, 3, 1, 0, 17)
SB (1, 8, 3, 2, 1, 17)
RMUX 2_1 (8, 3, 17)
SB (1, 7, 3, 0, 0, 17)
SB (0, 7, 3, 3, 1, 17)
RMUX 3_0 (7, 3, 17)
SB (0, 7, 2, 1, 0, 17)
SB (1, 7, 2, 2, 1, 17)
RMUX 2_1 (7, 2, 17)
SB (1, 6, 2, 0, 0, 17)
SB (1, 6, 2, 2, 1, 17)
RMUX 2_1 (6, 2, 17)
SB (1, 5, 2, 0, 0, 17)
SB (1, 5, 2, 2, 1, 17)
RMUX 2_1 (5, 2, 17)
SB (1, 4, 2, 0, 0, 17)
SB (1, 4, 2, 2, 1, 17)
RMUX 2_1 (4, 2, 17)
SB (1, 3, 2, 0, 0, 17)
SB (1, 3, 2, 2, 1, 17)
RMUX 2_1 (3, 2, 17)
SB (1, 2, 2, 0, 0, 17)
SB (1, 2, 2, 2, 1, 17)
RMUX 2_1 (2, 2, 17)
SB (1, 1, 2, 0, 0, 17)
SB (0, 1, 2, 3, 1, 17)
RMUX 3_0 (1, 2, 17)
SB (0, 1, 1, 1, 0, 17)
SB (0, 1, 1, 3, 1, 17)
RMUX 3_0 (1, 1, 17)
PORT f2io_17 (1, 0, 17)

