# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do online_adder_testing_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module On_line_adder
# 
# Top level modules:
# 	On_line_adder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/D_flipflop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module D_flipflop
# 
# Top level modules:
# 	D_flipflop
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module online_adder_testing
# 
# Top level modules:
# 	online_adder_testing
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/counter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0/UROP/UROP\ research/verilog/UROP_research {C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM_OUT
# 
# Top level modules:
# 	RAM_OUT
# 
