#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14466aa00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144667360 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x14467dbe0_0 .net "active", 0 0, v0x14467c140_0;  1 drivers
v0x14467dc70_0 .var "clk", 0 0;
v0x14467dd00_0 .var "clk_enable", 0 0;
v0x14467dd90_0 .net "data_address", 31 0, L_0x144683580;  1 drivers
v0x14467de20_0 .net "data_read", 0 0, v0x14467cc00_0;  1 drivers
v0x14467def0_0 .var "data_readdata", 31 0;
v0x14467df80_0 .net "data_write", 0 0, v0x14467cd30_0;  1 drivers
v0x14467e030_0 .net "data_writedata", 31 0, v0x14467cdd0_0;  1 drivers
v0x14467e0e0_0 .net "instr_address", 31 0, L_0x1446847d0;  1 drivers
v0x14467e210_0 .var "instr_readdata", 31 0;
v0x14467e2a0_0 .net "register_v0", 31 0, L_0x144682ff0;  1 drivers
v0x14467e370_0 .var "reset", 0 0;
S_0x144666ff0 .scope module, "dut" "mips_cpu_harvard" 3 70, 4 1 0, S_0x144667360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1446829e0 .functor BUFZ 1, L_0x1446805f0, C4<0>, C4<0>, C4<0>;
L_0x144683140 .functor BUFZ 32, L_0x144682c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x144683580 .functor BUFZ 32, v0x144676430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x144683e00 .functor OR 1, L_0x144683a60, L_0x144683d20, C4<0>, C4<0>;
L_0x1446845f0 .functor OR 1, L_0x144684380, L_0x1446841a0, C4<0>, C4<0>;
L_0x1446846e0 .functor AND 1, L_0x144684060, L_0x1446845f0, C4<1>, C4<1>;
L_0x1446847d0 .functor BUFZ 32, v0x1446797e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467af20_0 .net/2u *"_ivl_20", 15 0, L_0x148078208;  1 drivers
v0x14467afb0_0 .net *"_ivl_23", 15 0, L_0x1446831f0;  1 drivers
L_0x148078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14467b040_0 .net/2u *"_ivl_30", 31 0, L_0x148078298;  1 drivers
v0x14467b0d0_0 .net *"_ivl_34", 31 0, L_0x144683910;  1 drivers
L_0x1480782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467b160_0 .net *"_ivl_37", 25 0, L_0x1480782e0;  1 drivers
L_0x148078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14467b210_0 .net/2u *"_ivl_38", 31 0, L_0x148078328;  1 drivers
v0x14467b2c0_0 .net *"_ivl_40", 0 0, L_0x144683a60;  1 drivers
v0x14467b360_0 .net *"_ivl_42", 31 0, L_0x144683b40;  1 drivers
L_0x148078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467b410_0 .net *"_ivl_45", 25 0, L_0x148078370;  1 drivers
L_0x1480783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14467b520_0 .net/2u *"_ivl_46", 31 0, L_0x1480783b8;  1 drivers
v0x14467b5d0_0 .net *"_ivl_48", 0 0, L_0x144683d20;  1 drivers
v0x14467b670_0 .net *"_ivl_52", 31 0, L_0x144683ef0;  1 drivers
L_0x148078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467b720_0 .net *"_ivl_55", 25 0, L_0x148078400;  1 drivers
L_0x148078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467b7d0_0 .net/2u *"_ivl_56", 31 0, L_0x148078448;  1 drivers
v0x14467b880_0 .net *"_ivl_58", 0 0, L_0x144684060;  1 drivers
v0x14467b920_0 .net *"_ivl_60", 31 0, L_0x144684100;  1 drivers
L_0x148078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467b9d0_0 .net *"_ivl_63", 25 0, L_0x148078490;  1 drivers
L_0x1480784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x14467bb60_0 .net/2u *"_ivl_64", 31 0, L_0x1480784d8;  1 drivers
v0x14467bbf0_0 .net *"_ivl_66", 0 0, L_0x144684380;  1 drivers
v0x14467bc90_0 .net *"_ivl_68", 31 0, L_0x144684420;  1 drivers
v0x14467bd40_0 .net *"_ivl_7", 4 0, L_0x144682620;  1 drivers
L_0x148078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14467bdf0_0 .net *"_ivl_71", 25 0, L_0x148078520;  1 drivers
L_0x148078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x14467bea0_0 .net/2u *"_ivl_72", 31 0, L_0x148078568;  1 drivers
v0x14467bf50_0 .net *"_ivl_74", 0 0, L_0x1446841a0;  1 drivers
v0x14467bff0_0 .net *"_ivl_77", 0 0, L_0x1446845f0;  1 drivers
v0x14467c090_0 .net *"_ivl_9", 4 0, L_0x1446826c0;  1 drivers
v0x14467c140_0 .var "active", 0 0;
v0x14467c1e0_0 .net "alu_control_out", 3 0, v0x144676880_0;  1 drivers
v0x14467c2c0_0 .net "alu_fcode", 5 0, L_0x144683060;  1 drivers
v0x14467c350_0 .net "alu_op", 1 0, L_0x144681c90;  1 drivers
v0x14467c3e0_0 .net "alu_op1", 31 0, L_0x144683140;  1 drivers
v0x14467c470_0 .net "alu_op2", 31 0, L_0x144683480;  1 drivers
v0x14467c500_0 .net "alu_out", 31 0, v0x144676430_0;  1 drivers
v0x14467ba80_0 .net "alu_src", 0 0, L_0x14467ff20;  1 drivers
v0x14467c790_0 .net "alu_z_flag", 0 0, L_0x1446836b0;  1 drivers
v0x14467c820_0 .net "branch", 0 0, L_0x144681690;  1 drivers
v0x14467c8d0_0 .net "clk", 0 0, v0x14467dc70_0;  1 drivers
v0x14467c9a0_0 .net "clk_enable", 0 0, v0x14467dd00_0;  1 drivers
v0x14467ca30_0 .net "curr_addr", 31 0, v0x1446797e0_0;  1 drivers
v0x14467cae0_0 .net "curr_addr_p4", 31 0, L_0x1446837d0;  1 drivers
v0x14467cb70_0 .net "data_address", 31 0, L_0x144683580;  alias, 1 drivers
v0x14467cc00_0 .var "data_read", 0 0;
v0x14467cc90_0 .net "data_readdata", 31 0, v0x14467def0_0;  1 drivers
v0x14467cd30_0 .var "data_write", 0 0;
v0x14467cdd0_0 .var "data_writedata", 31 0;
v0x14467ce80_0 .net "instr_address", 31 0, L_0x1446847d0;  alias, 1 drivers
v0x14467cf30_0 .net "instr_opcode", 5 0, L_0x14467f290;  1 drivers
v0x14467cff0_0 .net "instr_readdata", 31 0, v0x14467e210_0;  1 drivers
v0x14467d090_0 .net "j_type", 0 0, L_0x144683e00;  1 drivers
v0x14467d130_0 .net "jr_type", 0 0, L_0x1446846e0;  1 drivers
v0x14467d1d0_0 .net "mem_read", 0 0, L_0x144680b60;  1 drivers
v0x14467d280_0 .net "mem_to_reg", 0 0, L_0x1446801c0;  1 drivers
v0x14467d330_0 .net "mem_write", 0 0, L_0x144681100;  1 drivers
v0x14467d3e0_0 .var "next_instr_addr", 31 0;
v0x14467d470_0 .net "offset", 31 0, L_0x1446833e0;  1 drivers
v0x14467d510_0 .net "reg_a_read_data", 31 0, L_0x144682c50;  1 drivers
v0x14467d5d0_0 .net "reg_a_read_index", 4 0, L_0x144682500;  1 drivers
v0x14467d680_0 .net "reg_b_read_data", 31 0, L_0x144682f00;  1 drivers
v0x14467d730_0 .net "reg_b_read_index", 4 0, L_0x144682000;  1 drivers
v0x14467d7e0_0 .net "reg_dst", 0 0, L_0x14467fa90;  1 drivers
v0x14467d890_0 .net "reg_write", 0 0, L_0x1446805f0;  1 drivers
v0x14467d940_0 .net "reg_write_data", 31 0, L_0x144682880;  1 drivers
v0x14467d9f0_0 .net "reg_write_enable", 0 0, L_0x1446829e0;  1 drivers
v0x14467daa0_0 .net "reg_write_index", 4 0, L_0x144682760;  1 drivers
v0x14467db50_0 .net "register_v0", 31 0, L_0x144682ff0;  alias, 1 drivers
v0x14467c5b0_0 .net "reset", 0 0, v0x14467e370_0;  1 drivers
E_0x1446620d0/0 .event edge, v0x144678d80_0, v0x144676520_0, v0x14467cae0_0, v0x14467d470_0;
E_0x1446620d0/1 .event edge, v0x14467d090_0, v0x14467cff0_0, v0x14467d130_0, v0x14467a320_0;
E_0x1446620d0 .event/or E_0x1446620d0/0, E_0x1446620d0/1;
L_0x14467f290 .part v0x14467e210_0, 26, 6;
L_0x144682500 .part v0x14467e210_0, 21, 5;
L_0x144682000 .part v0x14467e210_0, 16, 5;
L_0x144682620 .part v0x14467e210_0, 11, 5;
L_0x1446826c0 .part v0x14467e210_0, 16, 5;
L_0x144682760 .functor MUXZ 5, L_0x1446826c0, L_0x144682620, L_0x14467fa90, C4<>;
L_0x144682880 .functor MUXZ 32, v0x144676430_0, v0x14467def0_0, L_0x1446801c0, C4<>;
L_0x144683060 .part v0x14467e210_0, 0, 6;
L_0x1446831f0 .part v0x14467e210_0, 0, 16;
L_0x1446833e0 .concat [ 16 16 0 0], L_0x1446831f0, L_0x148078208;
L_0x144683480 .functor MUXZ 32, L_0x144682f00, L_0x1446833e0, L_0x14467ff20, C4<>;
L_0x1446837d0 .arith/sum 32, v0x1446797e0_0, L_0x148078298;
L_0x144683910 .concat [ 6 26 0 0], L_0x14467f290, L_0x1480782e0;
L_0x144683a60 .cmp/eq 32, L_0x144683910, L_0x148078328;
L_0x144683b40 .concat [ 6 26 0 0], L_0x14467f290, L_0x148078370;
L_0x144683d20 .cmp/eq 32, L_0x144683b40, L_0x1480783b8;
L_0x144683ef0 .concat [ 6 26 0 0], L_0x14467f290, L_0x148078400;
L_0x144684060 .cmp/eq 32, L_0x144683ef0, L_0x148078448;
L_0x144684100 .concat [ 6 26 0 0], L_0x144683060, L_0x148078490;
L_0x144684380 .cmp/eq 32, L_0x144684100, L_0x1480784d8;
L_0x144684420 .concat [ 6 26 0 0], L_0x144683060, L_0x148078520;
L_0x1446841a0 .cmp/eq 32, L_0x144684420, L_0x148078568;
S_0x144663f00 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x144666ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144613840_0 .net/2u *"_ivl_0", 31 0, L_0x148078250;  1 drivers
v0x144676210_0 .net "control", 3 0, v0x144676880_0;  alias, 1 drivers
v0x1446762c0_0 .net "op1", 31 0, L_0x144683140;  alias, 1 drivers
v0x144676380_0 .net "op2", 31 0, L_0x144683480;  alias, 1 drivers
v0x144676430_0 .var "result", 31 0;
v0x144676520_0 .net "z_flag", 0 0, L_0x1446836b0;  alias, 1 drivers
E_0x14465fa90 .event edge, v0x144676380_0, v0x1446762c0_0, v0x144676210_0;
L_0x1446836b0 .cmp/eq 32, v0x144676430_0, L_0x148078250;
S_0x144676640 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x144666ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x144676880_0 .var "alu_control_out", 3 0;
v0x144676940_0 .net "alu_fcode", 5 0, L_0x144683060;  alias, 1 drivers
v0x1446769e0_0 .net "alu_opcode", 1 0, L_0x144681c90;  alias, 1 drivers
E_0x144676850 .event edge, v0x1446769e0_0, v0x144676940_0;
S_0x144676af0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x144666ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14467fa90 .functor AND 1, L_0x14467f4e0, L_0x14467f9b0, C4<1>, C4<1>;
L_0x14467fca0 .functor AND 1, L_0x14467fbc0, L_0x14467f600, C4<1>, C4<1>;
L_0x14467fd50 .functor AND 1, L_0x14467fca0, L_0x14467f760, C4<1>, C4<1>;
L_0x14467ff20 .functor AND 1, L_0x14467fd50, L_0x14467fe40, C4<1>, C4<1>;
L_0x1446801c0 .functor AND 1, L_0x144680050, L_0x14467f600, C4<1>, C4<1>;
L_0x1446802b0 .functor AND 1, L_0x14467f4e0, L_0x14467f600, C4<1>, C4<1>;
L_0x1446803c0 .functor AND 1, L_0x1446802b0, L_0x144680320, C4<1>, C4<1>;
L_0x1446805f0 .functor AND 1, L_0x1446803c0, L_0x1446804f0, C4<1>, C4<1>;
L_0x144680780 .functor AND 1, L_0x1446806e0, L_0x14467f600, C4<1>, C4<1>;
L_0x1446809d0 .functor AND 1, L_0x144680780, L_0x144680840, C4<1>, C4<1>;
L_0x144680b60 .functor AND 1, L_0x1446809d0, L_0x144680a40, C4<1>, C4<1>;
L_0x144680960 .functor AND 1, L_0x144680cb0, L_0x144680dd0, C4<1>, C4<1>;
L_0x144680eb0 .functor AND 1, L_0x144680960, L_0x14467f760, C4<1>, C4<1>;
L_0x144681100 .functor AND 1, L_0x144680eb0, L_0x144680fd0, C4<1>, C4<1>;
L_0x144680230 .functor AND 1, L_0x144681170, L_0x144681310, C4<1>, C4<1>;
L_0x144680f60 .functor AND 1, L_0x144680230, L_0x144681550, C4<1>, C4<1>;
L_0x144681690 .functor AND 1, L_0x144680f60, L_0x14467f8a0, C4<1>, C4<1>;
L_0x1446818d0 .functor AND 1, L_0x14467f4e0, L_0x144681780, C4<1>, C4<1>;
L_0x1446819e0 .functor AND 1, L_0x1446818d0, L_0x144681940, C4<1>, C4<1>;
L_0x144681070 .functor AND 1, L_0x1446819e0, L_0x144681b30, C4<1>, C4<1>;
L_0x144681bd0 .functor AND 1, L_0x144681d70, L_0x144681ee0, C4<1>, C4<1>;
L_0x1446808e0 .functor AND 1, L_0x144681bd0, L_0x144681a90, C4<1>, C4<1>;
L_0x144682290 .functor AND 1, L_0x1446808e0, L_0x14467f8a0, C4<1>, C4<1>;
v0x144676df0_0 .net *"_ivl_0", 31 0, L_0x14467f3b0;  1 drivers
v0x144676ea0_0 .net *"_ivl_102", 0 0, L_0x144681d70;  1 drivers
v0x144676f40_0 .net *"_ivl_104", 0 0, L_0x144681ee0;  1 drivers
v0x144676ff0_0 .net *"_ivl_106", 0 0, L_0x144681bd0;  1 drivers
v0x144677090_0 .net *"_ivl_108", 0 0, L_0x144681a90;  1 drivers
v0x144677170_0 .net *"_ivl_110", 0 0, L_0x1446808e0;  1 drivers
v0x144677210_0 .net *"_ivl_112", 0 0, L_0x144682290;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1446772b0_0 .net/2u *"_ivl_12", 5 0, L_0x1480780e8;  1 drivers
L_0x148078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x144677360_0 .net/2u *"_ivl_16", 5 0, L_0x148078130;  1 drivers
v0x144677470_0 .net *"_ivl_21", 0 0, L_0x14467f9b0;  1 drivers
v0x144677510_0 .net *"_ivl_25", 0 0, L_0x14467fbc0;  1 drivers
v0x1446775b0_0 .net *"_ivl_27", 0 0, L_0x14467fca0;  1 drivers
v0x144677650_0 .net *"_ivl_29", 0 0, L_0x14467fd50;  1 drivers
L_0x148078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1446776f0_0 .net *"_ivl_3", 25 0, L_0x148078010;  1 drivers
v0x1446777a0_0 .net *"_ivl_31", 0 0, L_0x14467fe40;  1 drivers
v0x144677840_0 .net *"_ivl_35", 0 0, L_0x144680050;  1 drivers
v0x1446778e0_0 .net *"_ivl_39", 0 0, L_0x1446802b0;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144677a70_0 .net/2u *"_ivl_4", 31 0, L_0x148078058;  1 drivers
v0x144677b00_0 .net *"_ivl_41", 0 0, L_0x144680320;  1 drivers
v0x144677b90_0 .net *"_ivl_43", 0 0, L_0x1446803c0;  1 drivers
v0x144677c30_0 .net *"_ivl_45", 0 0, L_0x1446804f0;  1 drivers
v0x144677cd0_0 .net *"_ivl_49", 0 0, L_0x1446806e0;  1 drivers
v0x144677d70_0 .net *"_ivl_51", 0 0, L_0x144680780;  1 drivers
v0x144677e10_0 .net *"_ivl_53", 0 0, L_0x144680840;  1 drivers
v0x144677eb0_0 .net *"_ivl_55", 0 0, L_0x1446809d0;  1 drivers
v0x144677f50_0 .net *"_ivl_57", 0 0, L_0x144680a40;  1 drivers
v0x144677ff0_0 .net *"_ivl_61", 0 0, L_0x144680cb0;  1 drivers
v0x144678090_0 .net *"_ivl_63", 0 0, L_0x144680dd0;  1 drivers
v0x144678130_0 .net *"_ivl_65", 0 0, L_0x144680960;  1 drivers
v0x1446781d0_0 .net *"_ivl_67", 0 0, L_0x144680eb0;  1 drivers
v0x144678270_0 .net *"_ivl_69", 0 0, L_0x144680fd0;  1 drivers
v0x144678310_0 .net *"_ivl_73", 0 0, L_0x144681170;  1 drivers
v0x1446783b0_0 .net *"_ivl_75", 0 0, L_0x144681310;  1 drivers
v0x144677980_0 .net *"_ivl_77", 0 0, L_0x144680230;  1 drivers
v0x144678640_0 .net *"_ivl_79", 0 0, L_0x144681550;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1446786d0_0 .net/2u *"_ivl_8", 5 0, L_0x1480780a0;  1 drivers
v0x144678760_0 .net *"_ivl_81", 0 0, L_0x144680f60;  1 drivers
v0x1446787f0_0 .net *"_ivl_87", 0 0, L_0x144681780;  1 drivers
v0x144678880_0 .net *"_ivl_89", 0 0, L_0x1446818d0;  1 drivers
v0x144678920_0 .net *"_ivl_91", 0 0, L_0x144681940;  1 drivers
v0x1446789c0_0 .net *"_ivl_93", 0 0, L_0x1446819e0;  1 drivers
v0x144678a60_0 .net *"_ivl_95", 0 0, L_0x144681b30;  1 drivers
v0x144678b00_0 .net *"_ivl_97", 0 0, L_0x144681070;  1 drivers
v0x144678ba0_0 .net "alu_op", 1 0, L_0x144681c90;  alias, 1 drivers
v0x144678c60_0 .net "alu_src", 0 0, L_0x14467ff20;  alias, 1 drivers
v0x144678cf0_0 .net "beq", 0 0, L_0x14467f8a0;  1 drivers
v0x144678d80_0 .net "branch", 0 0, L_0x144681690;  alias, 1 drivers
v0x144678e10_0 .net "instr_opcode", 5 0, L_0x14467f290;  alias, 1 drivers
v0x144678ea0_0 .var "jump", 0 0;
v0x144678f30_0 .net "lw", 0 0, L_0x14467f600;  1 drivers
v0x144678fc0_0 .net "mem_read", 0 0, L_0x144680b60;  alias, 1 drivers
v0x144679050_0 .net "mem_to_reg", 0 0, L_0x1446801c0;  alias, 1 drivers
v0x1446790e0_0 .net "mem_write", 0 0, L_0x144681100;  alias, 1 drivers
v0x144679180_0 .net "r_format", 0 0, L_0x14467f4e0;  1 drivers
v0x144679220_0 .net "reg_dst", 0 0, L_0x14467fa90;  alias, 1 drivers
v0x1446792c0_0 .net "reg_write", 0 0, L_0x1446805f0;  alias, 1 drivers
v0x144679360_0 .net "sw", 0 0, L_0x14467f760;  1 drivers
L_0x14467f3b0 .concat [ 6 26 0 0], L_0x14467f290, L_0x148078010;
L_0x14467f4e0 .cmp/eq 32, L_0x14467f3b0, L_0x148078058;
L_0x14467f600 .cmp/eq 6, L_0x14467f290, L_0x1480780a0;
L_0x14467f760 .cmp/eq 6, L_0x14467f290, L_0x1480780e8;
L_0x14467f8a0 .cmp/eq 6, L_0x14467f290, L_0x148078130;
L_0x14467f9b0 .reduce/nor L_0x14467f600;
L_0x14467fbc0 .reduce/nor L_0x14467f4e0;
L_0x14467fe40 .reduce/nor L_0x14467f8a0;
L_0x144680050 .reduce/nor L_0x14467f4e0;
L_0x144680320 .reduce/nor L_0x14467f760;
L_0x1446804f0 .reduce/nor L_0x14467f8a0;
L_0x1446806e0 .reduce/nor L_0x14467f4e0;
L_0x144680840 .reduce/nor L_0x14467f760;
L_0x144680a40 .reduce/nor L_0x14467f8a0;
L_0x144680cb0 .reduce/nor L_0x14467f4e0;
L_0x144680dd0 .reduce/nor L_0x14467f600;
L_0x144680fd0 .reduce/nor L_0x14467f8a0;
L_0x144681170 .reduce/nor L_0x14467f4e0;
L_0x144681310 .reduce/nor L_0x14467f600;
L_0x144681550 .reduce/nor L_0x14467f760;
L_0x144681780 .reduce/nor L_0x14467f600;
L_0x144681940 .reduce/nor L_0x14467f760;
L_0x144681b30 .reduce/nor L_0x14467f8a0;
L_0x144681c90 .concat8 [ 1 1 0 0], L_0x144682290, L_0x144681070;
L_0x144681d70 .reduce/nor L_0x14467f4e0;
L_0x144681ee0 .reduce/nor L_0x14467f600;
L_0x144681a90 .reduce/nor L_0x14467f760;
S_0x1446794f0 .scope module, "cpu_pc" "pc" 4 143, 8 1 0, S_0x144666ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x144679730_0 .net "clk", 0 0, v0x14467dc70_0;  alias, 1 drivers
v0x1446797e0_0 .var "curr_addr", 31 0;
v0x144679890_0 .net "next_addr", 31 0, v0x14467d3e0_0;  1 drivers
v0x144679950_0 .net "reset", 0 0, v0x14467e370_0;  alias, 1 drivers
E_0x1446796e0 .event posedge, v0x144679730_0;
S_0x144679a50 .scope module, "register" "regfile" 4 65, 9 1 0, S_0x144666ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x144682c50 .functor BUFZ 32, L_0x144682a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x144682f00 .functor BUFZ 32, L_0x144682d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14467a710_1 .array/port v0x14467a710, 1;
L_0x144682ff0 .functor BUFZ 32, v0x14467a710_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144679dc0_0 .net *"_ivl_0", 31 0, L_0x144682a90;  1 drivers
v0x144679e60_0 .net *"_ivl_10", 6 0, L_0x144682de0;  1 drivers
L_0x1480781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144679f00_0 .net *"_ivl_13", 1 0, L_0x1480781c0;  1 drivers
v0x144679fb0_0 .net *"_ivl_2", 6 0, L_0x144682b30;  1 drivers
L_0x148078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14467a060_0 .net *"_ivl_5", 1 0, L_0x148078178;  1 drivers
v0x14467a150_0 .net *"_ivl_8", 31 0, L_0x144682d40;  1 drivers
v0x14467a200_0 .net "r_clk", 0 0, v0x14467dc70_0;  alias, 1 drivers
v0x14467a290_0 .net "r_clk_enable", 0 0, v0x14467dd00_0;  alias, 1 drivers
v0x14467a320_0 .net "read_data1", 31 0, L_0x144682c50;  alias, 1 drivers
v0x14467a450_0 .net "read_data2", 31 0, L_0x144682f00;  alias, 1 drivers
v0x14467a500_0 .net "read_reg1", 4 0, L_0x144682500;  alias, 1 drivers
v0x14467a5b0_0 .net "read_reg2", 4 0, L_0x144682000;  alias, 1 drivers
v0x14467a660_0 .net "register_v0", 31 0, L_0x144682ff0;  alias, 1 drivers
v0x14467a710 .array "registers", 0 31, 31 0;
v0x14467aab0_0 .net "reset", 0 0, v0x14467e370_0;  alias, 1 drivers
v0x14467ab60_0 .net "write_control", 0 0, L_0x1446829e0;  alias, 1 drivers
v0x14467abf0_0 .net "write_data", 31 0, L_0x144682880;  alias, 1 drivers
v0x14467ad80_0 .net "write_reg", 4 0, L_0x144682760;  alias, 1 drivers
L_0x144682a90 .array/port v0x14467a710, L_0x144682b30;
L_0x144682b30 .concat [ 5 2 0 0], L_0x144682500, L_0x148078178;
L_0x144682d40 .array/port v0x14467a710, L_0x144682de0;
L_0x144682de0 .concat [ 5 2 0 0], L_0x144682000, L_0x1480781c0;
S_0x14465fc50 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x144684960 .functor BUFZ 32, L_0x1446848c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14467e430_0 .net *"_ivl_0", 31 0, L_0x1446848c0;  1 drivers
o0x148042560 .functor BUFZ 1, C4<z>; HiZ drive
v0x14467e4c0_0 .net "clk", 0 0, o0x148042560;  0 drivers
o0x148042590 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14467e560_0 .net "data_address", 31 0, o0x148042590;  0 drivers
o0x1480425c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14467e600_0 .net "data_read", 0 0, o0x1480425c0;  0 drivers
v0x14467e6a0_0 .net "data_readdata", 31 0, L_0x144684960;  1 drivers
o0x148042620 .functor BUFZ 1, C4<z>; HiZ drive
v0x14467e790_0 .net "data_write", 0 0, o0x148042620;  0 drivers
o0x148042650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14467e830_0 .net "data_writedata", 31 0, o0x148042650;  0 drivers
v0x14467e8e0_0 .var/i "i", 31 0;
v0x14467e990 .array "ram", 0 65535, 31 0;
E_0x14467e400 .event posedge, v0x14467e4c0_0;
L_0x1446848c0 .array/port v0x14467e990, o0x148042590;
S_0x144650a90 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x144643b00 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x144684cd0 .functor BUFZ 32, L_0x144684a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14467ed70_0 .net *"_ivl_0", 31 0, L_0x144684a10;  1 drivers
v0x14467ee30_0 .net *"_ivl_3", 29 0, L_0x144684ab0;  1 drivers
v0x14467eed0_0 .net *"_ivl_4", 31 0, L_0x144684b50;  1 drivers
L_0x1480785b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14467ef70_0 .net *"_ivl_7", 1 0, L_0x1480785b0;  1 drivers
o0x1480428c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14467f020_0 .net "instr_address", 31 0, o0x1480428c0;  0 drivers
v0x14467f110_0 .net "instr_readdata", 31 0, L_0x144684cd0;  1 drivers
v0x14467f1c0 .array "memory1", 0 1073741823, 31 0;
L_0x144684a10 .array/port v0x14467f1c0, L_0x144684b50;
L_0x144684ab0 .part o0x1480428c0, 0, 30;
L_0x144684b50 .concat [ 30 2 0 0], L_0x144684ab0, L_0x1480785b0;
S_0x14467eb20 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x144650a90;
 .timescale 0 0;
v0x14467ece0_0 .var/i "i", 31 0;
    .scope S_0x144679a50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467a710, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x144679a50;
T_1 ;
    %wait E_0x1446796e0;
    %load/vec4 v0x14467aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14467a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14467ab60_0;
    %load/vec4 v0x14467ad80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14467abf0_0;
    %load/vec4 v0x14467ad80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467a710, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x144676640;
T_2 ;
    %wait E_0x144676850;
    %load/vec4 v0x1446769e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1446769e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1446769e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x144676940_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x144676880_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x144663f00;
T_3 ;
    %wait E_0x14465fa90;
    %load/vec4 v0x144676210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1446762c0_0;
    %load/vec4 v0x144676380_0;
    %and;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1446762c0_0;
    %load/vec4 v0x144676380_0;
    %or;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1446762c0_0;
    %load/vec4 v0x144676380_0;
    %add;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1446762c0_0;
    %load/vec4 v0x144676380_0;
    %sub;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1446762c0_0;
    %load/vec4 v0x144676380_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1446762c0_0;
    %load/vec4 v0x144676380_0;
    %or;
    %inv;
    %assign/vec4 v0x144676430_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1446794f0;
T_4 ;
    %wait E_0x1446796e0;
    %load/vec4 v0x144679950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1446797e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x144679890_0;
    %assign/vec4 v0x1446797e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x144666ff0;
T_5 ;
    %wait E_0x1446620d0;
    %load/vec4 v0x14467c820_0;
    %load/vec4 v0x14467c790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x14467cae0_0;
    %load/vec4 v0x14467d470_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14467d3e0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14467d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14467cae0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14467cff0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14467d3e0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14467d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x14467d510_0;
    %store/vec4 v0x14467d3e0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x14467cae0_0;
    %store/vec4 v0x14467d3e0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x144667360;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14467dc70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14467dc70_0;
    %inv;
    %store/vec4 v0x14467dc70_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x144667360;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14467e370_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14467e370_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14467e370_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x14467e0e0_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_7.1 ;
    %delay 1, 0;
    %vpi_call/w 3 57 "$display", v0x14467e0e0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call/w 3 59 "$display", v0x14467e0e0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call/w 3 61 "$display", v0x14467e0e0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call/w 3 63 "$display", v0x14467e0e0_0 {0 0 0};
    %vpi_call/w 3 64 "$display", v0x14467e2a0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "succ" {0 0 0};
    %vpi_call/w 3 67 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14465fc50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14467e8e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x14467e8e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14467e8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467e990, 0, 4;
    %load/vec4 v0x14467e8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14467e8e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x14465fc50;
T_9 ;
    %wait E_0x14467e400;
    %load/vec4 v0x14467e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14467e830_0;
    %ix/getv 3, v0x14467e560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14467e990, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x144650a90;
T_10 ;
    %fork t_1, S_0x14467eb20;
    %jmp t_0;
    .scope S_0x14467eb20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14467ece0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x14467ece0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14467ece0_0;
    %store/vec4a v0x14467f1c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14467ece0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14467ece0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467f1c0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467f1c0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14467f1c0, 4, 0;
    %end;
    .scope S_0x144650a90;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
