Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 11:01:14 -0000
Received: from icoremail.net (unknown [209.85.214.170])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH9LiMPVboQvHAQ--.57871S3;
	Wed, 21 Nov 2018 18:18:11 +0800 (CST)
Received: from mail-pl1-f170.google.com (unknown [209.85.214.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwA3GkbhMPVb89NiAA--.12901S3;
	Wed, 21 Nov 2018 18:18:09 +0800 (CST)
Received: by mail-pl1-f170.google.com with SMTP id gn14so4880005plb.10
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 02:18:09 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=6wMn7XkMQ6iDSoeESnpGtWvfWwssLFPhfLLOvcXexas=;
        b=ZT39Qfoba4oEplr7XYdOYYKX2rFbaegqTqV90yoRfNnbkH3GNJwOVRzQaTycRSmrq0
         9zLcK9ZCor7WAmGPF9ofvuDYe8sq8oXoji49/lmMnJ7tixlxbQS6xDzT0Biq0t5Sq4w8
         ZSresL7fYA8CN3suAD7cnLY4oxm4x8EAkonq3mVCwhbY5Ok0d1g7cx1UiRzR6jE9b0o5
         gOHMMU3ZDuNstKAcvyBuWc3/6Os73wL1pnEkH4KzWNOt5TcSs2u8PCa+BIJwMRyIqnkG
         1aUT6rT6SL7N5lG3pQ8x5Yy9jvXxE90O2YG5pIlhIyaDerih6B29DDnA60p6450uI0mo
         4WBA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
X-Gm-Message-State: AA+aEWbSICeJ40e9WEkAMOk63RYGxh8v1ZCxosL622zVgM6h2r2rhSqW
	UHEsKWXlNdXZm7m7YqETnsgPVUKqAE8y5Q11kIlrkICaO/X1b2Y=
X-Received: by 2002:a63:9402:: with SMTP id m2mr5243086pge.93.1542795489345;
        Wed, 21 Nov 2018 02:18:09 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1753070pju;
        Wed, 21 Nov 2018 02:18:08 -0800 (PST)
X-Google-Smtp-Source: AFSGD/WbZY7eV6hzuV9dAu140LiYrX8uChj474JTAzPSN8PVhCZfDRobytcs79chkH+5RltTgpk3
X-Received: by 2002:a17:902:292b:: with SMTP id g40mr6257982plb.82.1542795488619;
        Wed, 21 Nov 2018 02:18:08 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542795488; cv=none;
        d=google.com; s=arc-20160816;
        b=q331THDx/GGvYiyJ+fZGbXlB9y1E6cM5KO/eZhHnr571FkiI/dl7O2/ZPcfoPn8Z0V
         dDWBLHRUWG0Lrn+99ZdqlVFH1vdNHBoD9y+mKcsae/v/Fy6Tw0w0lwi3gnvJFI3JDcgn
         yCrxDIZzKwIkQBWeLc+tR96/QMYwYerfHPuWV0+/PEqAzXtixTSeosS+3w2qIA62OG8Y
         AtedAbjgsQiYfOkbcS7XGqOM+eD+AK+eybA3UiogVlAmmvOH3ogQF0jtDZ8dsSb+rqNg
         4x63JGQezEpXz7Xx9/rhPqCH+YiEOeck3HjiVbTsIET5jg7Jun+IVuZQoFpcSYGb73PM
         0+pw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=6wMn7XkMQ6iDSoeESnpGtWvfWwssLFPhfLLOvcXexas=;
        b=qmlmpBZDkJSl2OzKZsNwxhYhyqgve2rovPg9t4239URwQ0trPcEoGxiCQ6GCg49Unm
         pWCL4h6t7BJgiyz493ELsMXrURG+wjv17Ug6JNp3c3SkjqiwwZnI/PSgegAPAKKnE8qn
         lB8doFPoGUQN5PPj2FPCgnbwlOIcsCjzMdfSot2rHzOFizJ9/WsIUVtFjIRtwFPfth0G
         6DwrWgC9pkB9Yi2Vq0INR9T5ods14wWztZaUANJG7WtAXQ3/3rsy+/g2d5V0lSqJbtsK
         bYqL+EJ1VNlhKM9iNq4UYwce8FMNbcu5jMzYxzVFOKd0kZxwWqXSXvAxQf9jMdNYrjp3
         brlw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 4-v6si49422859ple.236.2018.11.21.02.17.54;
        Wed, 21 Nov 2018 02:18:08 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729829AbeKUUuI (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Wed, 21 Nov 2018 15:50:08 -0500
Received: from mx1.redhat.com ([209.132.183.28]:62692 "EHLO mx1.redhat.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726016AbeKUUuH (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 15:50:07 -0500
Received: from smtp.corp.redhat.com (int-mx04.intmail.prod.int.phx2.redhat.com [10.5.11.14])
        (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
        (No client certificate requested)
        by mx1.redhat.com (Postfix) with ESMTPS id 76370308A941;
        Wed, 21 Nov 2018 10:16:17 +0000 (UTC)
Received: from krava.brq.redhat.com (unknown [10.43.17.92])
        by smtp.corp.redhat.com (Postfix) with ESMTP id C8A4317C25;
        Wed, 21 Nov 2018 10:16:15 +0000 (UTC)
From: Jiri Olsa <jolsa@kernel.org>
To: Peter Zijlstra <a.p.zijlstra@chello.nl>
Cc: lkml <linux-kernel@vger.kernel.org>,
        Ingo Molnar <mingo@kernel.org>,
        Alexander Shishkin <alexander.shishkin@linux.intel.com>,
        Arnaldo Carvalho de Melo <acme@kernel.org>,
        Andi Kleen <ak@linux.intel.com>,
        Vince Weaver <vincent.weaver@maine.edu>
Subject: [PATCH 2/3] perf/x86/intel: Add generic branch tracing check to intel_pmu_has_bts
Date: Wed, 21 Nov 2018 11:16:11 +0100
Message-Id: <20181121101612.16272-2-jolsa@kernel.org>
In-Reply-To: <20181121101612.16272-1-jolsa@kernel.org>
References: <20181121101612.16272-1-jolsa@kernel.org>
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.14
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.41]); Wed, 21 Nov 2018 10:16:17 +0000 (UTC)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwA3GkbhMPVb89NiAA--.12901S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXFy7Ar18KF1kXr1fur1DGFg_yoW5ZF4xpr
	Z7C39xtFW0q3ZxW34rJF10v3W5Zwn7XFZ5WFyag34UXFs0g398JF48WF15AryrJ3s3uFy3
	Jw4Fvr17C34UZFDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r12
	6r1DMcIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY02Av
	z4vEIxC_Gw1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26F1j6w1UMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26F4UJVW0owCYIxAI
	cVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxUD5Ef
	UUUUU

Currently we check the branch tracing only by checking for the
PERF_COUNT_HW_BRANCH_INSTRUCTIONS event of PERF_TYPE_HARDWARE
type. But we can define the same event with the PERF_TYPE_RAW
type.

Changing the intel_pmu_has_bts code to check on event's final
hw config value, so both HW types are covered.

Adding unlikely to intel_pmu_has_bts condition calls, because
it was used in the original code in intel_bts_constraints.

Signed-off-by: Jiri Olsa <jolsa@kernel.org>
---
 arch/x86/events/intel/core.c | 17 +++--------------
 arch/x86/events/perf_event.h | 13 +++++++++----
 2 files changed, 12 insertions(+), 18 deletions(-)

diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
index 8c1efb4d8f47..3fd3842571e8 100644
--- a/arch/x86/events/intel/core.c
+++ b/arch/x86/events/intel/core.c
@@ -2470,16 +2470,7 @@ static int intel_pmu_handle_irq(struct pt_regs *regs)
 static struct event_constraint *
 intel_bts_constraints(struct perf_event *event)
 {
-	struct hw_perf_event *hwc = &event->hw;
-	unsigned int hw_event, bts_event;
-
-	if (event->attr.freq)
-		return NULL;
-
-	hw_event = hwc->config & INTEL_ARCH_EVENT_MASK;
-	bts_event = x86_pmu.event_map(PERF_COUNT_HW_BRANCH_INSTRUCTIONS);
-
-	if (unlikely(hw_event == bts_event && hwc->sample_period == 1))
+	if (unlikely(intel_pmu_has_bts(event)))
 		return &bts_constraint;
 
 	return NULL;
@@ -3101,10 +3092,8 @@ static unsigned long intel_pmu_large_pebs_flags(struct perf_event *event)
 static int intel_pmu_bts_config(struct perf_event *event)
 {
 	struct perf_event_attr *attr = &event->attr;
-	struct hw_perf_event *hwc = &event->hw;
 
-	if (attr->config == PERF_COUNT_HW_BRANCH_INSTRUCTIONS &&
-	    !attr->freq && hwc->sample_period == 1) {
+	if (unlikely(intel_pmu_has_bts(event))) {
 		/* BTS is not supported by this architecture. */
 		if (!x86_pmu.bts_active)
 			return -EOPNOTSUPP;
@@ -3166,7 +3155,7 @@ static int intel_pmu_hw_config(struct perf_event *event)
 		/*
 		 * BTS is set up earlier in this path, so don't account twice
 		 */
-		if (!intel_pmu_has_bts(event)) {
+		if (!unlikely(intel_pmu_has_bts(event))) {
 			/* disallow lbr if conflicting events are present */
 			if (x86_add_exclusive(x86_lbr_exclusive_lbr))
 				return -EBUSY;
diff --git a/arch/x86/events/perf_event.h b/arch/x86/events/perf_event.h
index adae087cecdd..78d7b7031bfc 100644
--- a/arch/x86/events/perf_event.h
+++ b/arch/x86/events/perf_event.h
@@ -859,11 +859,16 @@ static inline int amd_pmu_init(void)
 
 static inline bool intel_pmu_has_bts(struct perf_event *event)
 {
-	if (event->attr.config == PERF_COUNT_HW_BRANCH_INSTRUCTIONS &&
-	    !event->attr.freq && event->hw.sample_period == 1)
-		return true;
+	struct hw_perf_event *hwc = &event->hw;
+	unsigned int hw_event, bts_event;
+
+	if (event->attr.freq)
+		return false;
+
+	hw_event = hwc->config & INTEL_ARCH_EVENT_MASK;
+	bts_event = x86_pmu.event_map(PERF_COUNT_HW_BRANCH_INSTRUCTIONS);
 
-	return false;
+	return hw_event == bts_event && hwc->sample_period == 1;
 }
 
 int intel_pmu_save_and_restart(struct perf_event *event);
-- 
2.17.2
