<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/Utils.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;13.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">Utils.h</div></div>
</div><!--header-->
<div class="contents">
<a href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//==-- llvm/CodeGen/GlobalISel/Utils.h ---------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file This file declares the API of helper functions used throughout the</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// GlobalISel pipeline.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="Alignment_8h.html">llvm/Support/Alignment.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="LowLevelTypeImpl_8h.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">class </span>AnalysisUsage;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span>BlockFrequencyInfo;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>GISelKnownBits;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>MachineOptimizationRemarkEmitter;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">class </span>MachineOptimizationRemarkMissed;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">struct </span>MachinePointerInfo;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">class </span>MCInstrDesc;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">class </span>ProfileSummaryInfo;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">class </span>RegisterBankInfo;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">class </span>TargetLowering;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">class </span>TargetPassConfig;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">class </span>ConstantInt;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">class </span><a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ConstantFP</a>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">class </span><a class="code hl_enumvalue" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// Convenience macros for dealing with vector reduction opcodes.</span></div>
<div class="foldopen" id="foldopen00049" data-start="" data-end="">
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html#a13021f3389a4d7727128cd0e1650ba08">   49</a></span><span class="preprocessor">#define GISEL_VECREDUCE_CASES_ALL                                              \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SEQ_FADD:                                     \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SEQ_FMUL:                                     \</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FADD:                                         \</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMUL:                                         \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMAX:                                         \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMIN:                                         \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_ADD:                                          \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_MUL:                                          \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_AND:                                          \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_OR:                                           \</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_XOR:                                          \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMAX:                                         \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMIN:                                         \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMAX:                                         \</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMIN:</span></div>
</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="foldopen" id="foldopen00066" data-start="" data-end="">
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html#a42d8e909f2bea1119192cca95df057fa">   66</a></span><span class="preprocessor">#define GISEL_VECREDUCE_CASES_NONSEQ                                           \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FADD:                                         \</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMUL:                                         \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMAX:                                         \</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMIN:                                         \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_ADD:                                          \</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_MUL:                                          \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_AND:                                          \</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_OR:                                           \</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_XOR:                                          \</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMAX:                                         \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMIN:                                         \</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMAX:                                         \</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMIN:</span></div>
</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/// Try to constrain Reg to the specified register class. If this fails,</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/// create a new virtual register in the correct class.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">///</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"></span><a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code hl_function" href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">constrainRegToClass</a>(MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                             <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                             <span class="keyword">const</span> RegisterBankInfo &amp;RBI, <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Reg,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                             <span class="keyword">const</span> TargetRegisterClass &amp;RegClass);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/// Constrain the Register operand OpIdx, so that it is now constrained to the</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/// TargetRegisterClass passed as an argument (RegClass).</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/// If this fails, create a new virtual register in the correct class and insert</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/// a COPY before \p InsertPt if it is a use or after if it is a definition.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/// In both cases, the function also updates the register of RegMo. The debug</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/// location of \p InsertPt is used for the new copy.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">///</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"></span><a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code hl_function" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(<span class="keyword">const</span> MachineFunction &amp;MF,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                                  <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                                  MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                                  <span class="keyword">const</span> RegisterBankInfo &amp;RBI,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                                  MachineInstr &amp;InsertPt,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                                  <span class="keyword">const</span> TargetRegisterClass &amp;RegClass,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                                  MachineOperand &amp;RegMO);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"></span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/// Try to constrain Reg so that it is usable by argument OpIdx of the provided</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/// MCInstrDesc \p II. If this fails, create a new virtual register in the</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/// correct class and insert a COPY before \p InsertPt if it is a use or after</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/// if it is a definition. In both cases, the function also updates the register</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/// of RegMo.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/// This is equivalent to constrainOperandRegClass(..., RegClass, ...)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/// with RegClass obtained from the MCInstrDesc. The debug location of \p</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/// InsertPt is used for the new copy.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">///</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"></span><a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code hl_function" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(<span class="keyword">const</span> MachineFunction &amp;MF,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                                  <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                                  MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                                  <span class="keyword">const</span> RegisterBankInfo &amp;RBI,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>                                  MachineInstr &amp;InsertPt, <span class="keyword">const</span> MCInstrDesc &amp;II,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                                  MachineOperand &amp;RegMO, <span class="keywordtype">unsigned</span> OpIdx);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"></span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/// Mutate the newly-selected instruction \p I to constrain its (possibly</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/// generic) virtual register operands to the instruction&#39;s register class.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/// This could involve inserting COPYs before (for uses) or after (for defs).</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/// This requires the number of operands to match the instruction description.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/// \returns whether operand regclass constraining succeeded.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">///</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span><span class="comment">// FIXME: Not all instructions have the same number of operands. We should</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// probably expose a constrain helper per operand and let the target selector</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// constrain individual registers, like fast-isel.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(MachineInstr &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                                      <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>                                      <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>                                      <span class="keyword">const</span> RegisterBankInfo &amp;RBI);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"></span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/// Check if DstReg can be replaced with SrcReg depending on the register</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/// constraints.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a708b9606a37961be41adad607c81c532">canReplaceReg</a>(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> DstReg, <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> SrcReg, MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/// Check whether an instruction \p MI is dead: it only defines dead virtual</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/// registers, and doesn&#39;t have other side effects.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">isTriviallyDead</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"></span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/// Report an ISel error as a missed optimization remark to the LLVMContext&#39;s</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/// diagnostic stream.  Set the FailedISel MachineFunction property.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                        MachineOptimizationRemarkEmitter &amp;<a class="code hl_define" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                        MachineOptimizationRemarkMissed &amp;R);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                        MachineOptimizationRemarkEmitter &amp;<a class="code hl_define" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="X86LowerAMXIntrinsics_8cpp.html#adb9257105a403ef9d0773b87693f7779">PassName</a>, StringRef Msg,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                        <span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"></span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/// Report an ISel warning as a missed optimization remark to the LLVMContext&#39;s</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/// diagnostic stream.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">reportGISelWarning</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                        MachineOptimizationRemarkEmitter &amp;<a class="code hl_define" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                        MachineOptimizationRemarkMissed &amp;R);</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/// If \p VReg is defined by a G_CONSTANT, return the corresponding value.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"></span>Optional&lt;APInt&gt; <a class="code hl_function" href="namespacellvm.html#a2fd930532a5fe93353b347f4d560f6e1">getConstantVRegVal</a>(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> VReg,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                   <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/// If \p VReg is defined by a G_CONSTANT fits in int64_t</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/// returns it.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"></span>Optional&lt;int64_t&gt; <a class="code hl_function" href="namespacellvm.html#a521f17cafa0dccf245a7a9d95eb28834">getConstantVRegSExtVal</a>(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> VReg,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                         <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"></span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/// Simple struct used to hold a constant integer value and a virtual</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/// register.</span></div>
<div class="foldopen" id="foldopen00175" data-start="{" data-end="};">
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html">  175</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> {</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html#a18800eace12ca76305a5ad4e534ea102">  176</a></span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_variable" href="structllvm_1_1ValueAndVReg.html#a18800eace12ca76305a5ad4e534ea102">Value</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">  177</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">VReg</a>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>};<span class="comment"></span></div>
</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/// If \p VReg is defined by a statically evaluable chain of</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/// instructions rooted on a G_F/CONSTANT (\p LookThroughInstrs == true)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/// and that constant fits in int64_t, returns its value as well as the</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/// virtual register defined by this G_F/CONSTANT.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/// When \p LookThroughInstrs == false this function behaves like</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/// getConstantVRegVal.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/// When \p HandleFConstants == false the function bails on G_FCONSTANTs.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/// When \p LookThroughAnyExt == true the function treats G_ANYEXT same as</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/// G_SEXT.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ValueAndVReg&gt;</a></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><a class="code hl_function" href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">getConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LookThroughInstrs</a> = <span class="keyword">true</span>,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HandleFConstants</a> = <span class="keyword">true</span>,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LookThroughAnyExt</a> = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *<a class="code hl_function" href="namespacellvm.html#a6fbf156f7d0d414f3268735cb6dfa6d6">getConstantIntVRegVal</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a>* <a class="code hl_function" href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">getConstantFPVRegVal</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"></span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/// See if Reg is defined by an single def instruction that is</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/// Opcode. Also try to do trivial folding if it&#39;s a COPY with</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/// same types. Returns null otherwise.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"></span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/// Simple struct used to hold a Register value and the instruction which</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/// defines it.</span></div>
<div class="foldopen" id="foldopen00206" data-start="{" data-end="};">
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="structllvm_1_1DefinitionAndSourceRegister.html">  206</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1DefinitionAndSourceRegister.html">DefinitionAndSourceRegister</a> {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="structllvm_1_1DefinitionAndSourceRegister.html#ab50c6b6fe3db8e997dd0d5ef16809572">  207</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="structllvm_1_1DefinitionAndSourceRegister.html#ab50c6b6fe3db8e997dd0d5ef16809572">MI</a>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="structllvm_1_1DefinitionAndSourceRegister.html#a952628e243c6502aa2bcc5de2788b424">  208</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1DefinitionAndSourceRegister.html#a952628e243c6502aa2bcc5de2788b424">Reg</a>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>};</div>
</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/// Find the def instruction for \p Reg, and underlying value Register folding</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/// away any copies.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">///</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/// Also walks through hints such as G_ASSERT_ZEXT.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;DefinitionAndSourceRegister&gt;</a></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><a class="code hl_function" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">getDefSrcRegIgnoringCopies</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"></span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/// Find the def instruction for \p Reg, folding away any trivial copies. May</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/// return nullptr if \p Reg is not a generic virtual register.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">///</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/// Also walks through hints such as G_ASSERT_ZEXT.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"></span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/// Find the source register for \p Reg, folding away any trivial copies. It</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/// will be an output register of the instruction that getDefIgnoringCopies</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/// returns. May return an invalid register if \p Reg is not a generic virtual</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/// register.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">///</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/// Also walks through hints such as G_ASSERT_ZEXT.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Templated variant of getOpcodeDef returning a MachineInstr derived T.</span><span class="comment"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/// See if Reg is defined by an single def instruction of type T</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/// Also try to do trivial folding if it&#39;s a COPY with</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/// same types. Returns null otherwise.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"></span><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt;</div>
<div class="foldopen" id="foldopen00238" data-start="{" data-end="}">
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm.html#a629d41f7f65cdba7304662a7c7132345">  238</a></span>T *<a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">dyn_cast_or_null&lt;T&gt;</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>}</div>
</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"></span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/// Returns an APFloat from Val converted to the appropriate size.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"></span>APFloat <a class="code hl_function" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">getAPFloatFromSize</a>(<span class="keywordtype">double</span> Val, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"></span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/// Modify analysis usage so it preserves passes required for the SelectionDAG</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/// fallback.</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">getSelectionDAGFallbackAnalysisUsage</a>(AnalysisUsage &amp;AU);</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>Optional&lt;APInt&gt; <a class="code hl_function" href="namespacellvm.html#accf954acb67e1822bab2d57f665fc367">ConstantFoldBinOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Op1,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                                  <span class="keyword">const</span> <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Op2,</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                                  <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>Optional&lt;APFloat&gt; <a class="code hl_function" href="namespacellvm.html#a54f10bb2ae771cb421535c123e4f9b87">ConstantFoldFPBinOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Op1,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                                      <span class="keyword">const</span> <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Op2,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                                      <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>Optional&lt;APInt&gt; <a class="code hl_function" href="namespacellvm.html#a8c23a79d69d39ac00553d4eee0d44ca0">ConstantFoldExtOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Op1,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                                  uint64_t Imm, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>Optional&lt;APFloat&gt; <a class="code hl_function" href="namespacellvm.html#a37ca28532270d734e833f28737497834">ConstantFoldIntToFloat</a>(<span class="keywordtype">unsigned</span> Opcode, LLT DstTy,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                                         <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Src,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                                         <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"></span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/// Test if the given value is known to have exactly one bit set. This differs</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/// from computeKnownBits in that it doesn&#39;t necessarily determine which bit is</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/// set.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a4036c3c75bcee1206cd199548b87f9ae">isKnownToBeAPowerOfTwo</a>(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Val, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                            GISelKnownBits *KnownBits = <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"></span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/// Returns true if \p Val can be assumed to never be a NaN. If \p SNaN is true,</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">/// this returns if \p Val can be assumed to never be a signaling NaN.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Val, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                     <span class="keywordtype">bool</span> SNaN = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"></span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/// Returns true if \p Val can be assumed to never be a signaling NaN.</span></div>
<div class="foldopen" id="foldopen00276" data-start="{" data-end="}">
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">  276</a></span><span class="comment"></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Val, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>}</div>
</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a> <a class="code hl_function" href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">inferAlignFromPtrInfo</a>(MachineFunction &amp;MF, <span class="keyword">const</span> MachinePointerInfo &amp;MPO);</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"></span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/// Return a virtual register corresponding to the incoming argument register \p</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/// PhysReg. This register is expected to have class \p RC, and optional type \p</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/// RegTy. This assumes all references to the register will use the same type.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">///</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/// If there is an existing live-in argument register, it will be returned.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/// This will also ensure there is a valid copy</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"></span><a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code hl_function" href="namespacellvm.html#a6d97c65db4498c7675f88b0b390270d0">getFunctionLiveInPhysReg</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                                  MCRegister PhysReg,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                                  <span class="keyword">const</span> TargetRegisterClass &amp;RC,</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                                  LLT RegTy = LLT());</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"></span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/// Return the least common multiple type of \p OrigTy and \p TargetTy, by changing the</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/// number of vector elements or scalar bitwidth. The intent is a</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/// G_MERGE_VALUES, G_BUILD_VECTOR, or G_CONCAT_VECTORS can be constructed from</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/// \p OrigTy elements, and unmerged into \p TargetTy</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>LLT <a class="code hl_function" href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">getLCMType</a>(LLT OrigTy, LLT TargetTy);</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"></span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/// Return a type where the total size is the greatest common divisor of \p</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/// OrigTy and \p TargetTy. This will try to either change the number of vector</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/// elements, or bitwidth of scalars. The intent is the result type can be used</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/// as the result of a G_UNMERGE_VALUES from \p OrigTy, and then some</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/// combination of G_MERGE_VALUES, G_BUILD_VECTOR and G_CONCAT_VECTORS (possibly</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/// with intermediate casts) can re-form \p TargetTy.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">///</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/// If these are vectors with different element types, this will try to produce</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/// a vector with a compatible total size, but the element type of \p OrigTy. If</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/// this can&#39;t be satisfied, this will produce a scalar smaller than the</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/// original vector elements.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">///</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/// In the worst case, this returns LLT::scalar(1)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>LLT <a class="code hl_function" href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">getGCDType</a>(LLT OrigTy, LLT TargetTy);</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"></span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/// Represents a value which can be a Register or a constant.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">///</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/// This is useful in situations where an instruction may have an interesting</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/// register operand or interesting constant operand. For a concrete example,</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/// \see getVectorSplat.</span></div>
<div class="foldopen" id="foldopen00321" data-start="{" data-end="};">
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html">  321</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1RegOrConstant.html">RegOrConstant</a> {</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  int64_t Cst;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keywordtype">bool</span> IsReg;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a152c34e1735ab8d760da7aadf306f6c2">  327</a></span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1RegOrConstant.html#a152c34e1735ab8d760da7aadf306f6c2">RegOrConstant</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) : Reg(Reg), IsReg(<a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>) {}</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a60b49fa6d7249d2bc960d7f6d58dfe8e">  328</a></span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1RegOrConstant.html#a60b49fa6d7249d2bc960d7f6d58dfe8e">RegOrConstant</a>(int64_t Cst) : Cst(Cst), IsReg(<a class="code hl_namespace" href="namespacefalse.html">false</a>) {}</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">  329</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">isReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsReg; }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">  330</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">isCst</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> !IsReg; }</div>
<div class="foldopen" id="foldopen00331" data-start="{" data-end="}">
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a1fc802de6d517572f2376c880089ffb5">  331</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RegOrConstant.html#a1fc802de6d517572f2376c880089ffb5">getReg</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a register!&quot;</span>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  }</div>
</div>
<div class="foldopen" id="foldopen00335" data-start="{" data-end="}">
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a595d1456fe274a68072751d2b28772a5">  335</a></span>  int64_t <a class="code hl_function" href="classllvm_1_1RegOrConstant.html#a595d1456fe274a68072751d2b28772a5">getCst</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">isCst</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a constant!&quot;</span>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    <span class="keywordflow">return</span> Cst;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  }</div>
</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>};</div>
</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"></span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">/// \returns The splat index of a G_SHUFFLE_VECTOR \p MI when \p MI is a splat.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/// If \p MI is not a splat, returns None.</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"></span>Optional&lt;int&gt; <a class="code hl_function" href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">getSplatIndex</a>(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"></span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/// Returns a scalar constant of a G_BUILD_VECTOR splat if it exists.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"></span>Optional&lt;int64_t&gt; <a class="code hl_function" href="namespacellvm.html#a10bc1a254dc760a772c0f818065986c9">getBuildVectorConstantSplat</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                                              <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"></span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/// Return true if the specified instruction is a G_BUILD_VECTOR or</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/// G_BUILD_VECTOR_TRUNC where all of the elements are 0 or undef.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a985a9c28f61aaa0b1e861143da83bbed">isBuildVectorAllZeros</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                           <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"></span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/// Return true if the specified instruction is a G_BUILD_VECTOR or</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/// G_BUILD_VECTOR_TRUNC where all of the elements are ~0 or undef.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a9297e6591e209426bbfb73f851586955">isBuildVectorAllOnes</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                          <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"></span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/// \returns a value when \p MI is a vector splat. The splat can be either a</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/// Register or a constant.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">///</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/// Examples:</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">///</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/// \code</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">///   %reg = COPY $physreg</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">///   %reg_splat = G_BUILD_VECTOR %reg, %reg, ..., %reg</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/// \endcode</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">///</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/// If called on the G_BUILD_VECTOR above, this will return a RegOrConstant</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/// containing %reg.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">///</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/// \code</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">///   %cst = G_CONSTANT iN 4</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">///   %constant_splat = G_BUILD_VECTOR %cst, %cst, ..., %cst</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/// \endcode</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">///</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/// In the above case, this will return a RegOrConstant containing 4.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"></span>Optional&lt;RegOrConstant&gt; <a class="code hl_function" href="namespacellvm.html#ac31b8cf1f5e534fdcf834b1a6744b2dc">getVectorSplat</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                                       <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"></span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/// Attempt to match a unary predicate against a scalar/splat constant or every</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/// element of a constant G_BUILD_VECTOR. If \p ConstVal is null, the source</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/// value was undef.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a50bf4f84c8a910409d92dd85e2b72953">matchUnaryPredicate</a>(<span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Reg,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                         std::function&lt;<span class="keywordtype">bool</span>(<span class="keyword">const</span> Constant *ConstVal)&gt; <a class="code hl_enumvalue" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a>,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                         <span class="keywordtype">bool</span> AllowUndefs = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"></span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/// Returns true if given the TargetLowering&#39;s boolean contents information,</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/// the value \p Val contains a true value.</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">isConstTrueVal</a>(<span class="keyword">const</span> TargetLowering &amp;TLI, int64_t Val, <span class="keywordtype">bool</span> IsVector,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                    <span class="keywordtype">bool</span> IsFP);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"></span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/// Returns an integer representing true, as defined by the</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/// TargetBooleanContents.</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"></span>int64_t <a class="code hl_function" href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">getICmpTrueVal</a>(<span class="keyword">const</span> TargetLowering &amp;TLI, <span class="keywordtype">bool</span> IsVector, <span class="keywordtype">bool</span> IsFP);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"></span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/// Returns true if the given block should be optimized for size.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">shouldOptForSize</a>(<span class="keyword">const</span> MachineBasicBlock &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, ProfileSummaryInfo *PSI,</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                      BlockFrequencyInfo *BFI);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>} <span class="comment">// End namespace llvm.</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00103">AArch64ExpandPseudoInsts.cpp:103</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAlignment_8h_html"><div class="ttname"><a href="Alignment_8h.html">Alignment.h</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_af1bff759151fc332f9c9021578b15be6"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01815">BasicAliasAnalysis.cpp:1815</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a39557b142c7bfcc54d3874aae7084907"><div class="ttname"><a href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="ttdeci">#define LLVM_READNONE</div><div class="ttdef"><b>Definition</b> <a href="Compiler_8h_source.html#l00205">Compiler.h:205</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00083">ELFObjHandler.cpp:83</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00129">HexagonCopyToCombine.cpp:129</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00102">IRTranslator.cpp:102</a></div></div>
<div class="ttc" id="aLowLevelTypeImpl_8h_html"><div class="ttname"><a href="LowLevelTypeImpl_8h.html">LowLevelTypeImpl.h</a></div><div class="ttdoc">Implement a low-level type suitable for MachineInstr level instruction selection.</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00059">MD5.cpp:59</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01567">MachineSink.cpp:1567</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aRegister_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="aX86LowerAMXIntrinsics_8cpp_html_adb9257105a403ef9d0773b87693f7779"><div class="ttname"><a href="X86LowerAMXIntrinsics_8cpp.html#adb9257105a403ef9d0773b87693f7779">PassName</a></div><div class="ttdeci">static const char PassName[]</div><div class="ttdef"><b>Definition</b> <a href="X86LowerAMXIntrinsics_8cpp_source.html#l00669">X86LowerAMXIntrinsics.cpp:669</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00070">APInt.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00257">Constants.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00079">Constants.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html">llvm::RegOrConstant</a></div><div class="ttdoc">Represents a value which can be a Register or a constant.</div><div class="ttdef"><b>Definition</b> <a href="#l00321">Utils.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a152c34e1735ab8d760da7aadf306f6c2"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a152c34e1735ab8d760da7aadf306f6c2">llvm::RegOrConstant::RegOrConstant</a></div><div class="ttdeci">RegOrConstant(Register Reg)</div><div class="ttdef"><b>Definition</b> <a href="#l00327">Utils.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a1fc802de6d517572f2376c880089ffb5"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a1fc802de6d517572f2376c880089ffb5">llvm::RegOrConstant::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition</b> <a href="#l00331">Utils.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a3f195084081b2be196acfd238ecfdce9"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">llvm::RegOrConstant::isCst</a></div><div class="ttdeci">bool isCst() const</div><div class="ttdef"><b>Definition</b> <a href="#l00330">Utils.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a595d1456fe274a68072751d2b28772a5"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a595d1456fe274a68072751d2b28772a5">llvm::RegOrConstant::getCst</a></div><div class="ttdeci">int64_t getCst() const</div><div class="ttdef"><b>Definition</b> <a href="#l00335">Utils.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a60b49fa6d7249d2bc960d7f6d58dfe8e"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a60b49fa6d7249d2bc960d7f6d58dfe8e">llvm::RegOrConstant::RegOrConstant</a></div><div class="ttdeci">RegOrConstant(int64_t Cst)</div><div class="ttdef"><b>Definition</b> <a href="#l00328">Utils.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_ae607a171eafded6ea5c30da5b1e41159"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">llvm::RegOrConstant::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition</b> <a href="#l00329">Utils.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">llvm::ISD::ConstantFP</a></div><div class="ttdeci">@ ConstantFP</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l00077">ISDOpcodes.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">llvm::lltok::APFloat</a></div><div class="ttdeci">@ APFloat</div><div class="ttdef"><b>Definition</b> <a href="LLToken_8h_source.html#l00491">LLToken.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">--------------------- PointerInfo ------------------------------------</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a003dc19605e68eb37737bbd8d7e468a7"><div class="ttname"><a href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">llvm::getDefSrcRegIgnoringCopies</a></div><div class="ttdeci">Optional&lt; DefinitionAndSourceRegister &gt; getDefSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, and underlying value Register folding away any copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00385">Utils.cpp:385</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0de00f38864016881b1182ebac4b7b30"><div class="ttname"><a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a></div><div class="ttdeci">Register constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, MachineOperand &amp;RegMO)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00048">Utils.cpp:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00418">Utils.cpp:418</a></div></div>
<div class="ttc" id="anamespacellvm_html_a10bc1a254dc760a772c0f818065986c9"><div class="ttname"><a href="namespacellvm.html#a10bc1a254dc760a772c0f818065986c9">llvm::getBuildVectorConstantSplat</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getBuildVectorConstantSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns a scalar constant of a G_BUILD_VECTOR splat if it exists.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00906">Utils.cpp:906</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1175ca529ece1df77d922f75a8726f56"><div class="ttname"><a href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00377">Utils.cpp:377</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00134">Utils.cpp:134</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2fd930532a5fe93353b347f4d560f6e1"><div class="ttname"><a href="namespacellvm.html#a2fd930532a5fe93353b347f4d560f6e1">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; APInt &gt; getConstantVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT, return the corresponding value.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00270">Utils.cpp:270</a></div></div>
<div class="ttc" id="anamespacellvm_html_a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d"><div class="ttname"><a href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::DiagnosticPredicateTy::Match</a></div><div class="ttdeci">@ Match</div></div>
<div class="ttc" id="anamespacellvm_html_a37ca28532270d734e833f28737497834"><div class="ttname"><a href="namespacellvm.html#a37ca28532270d734e833f28737497834">llvm::ConstantFoldIntToFloat</a></div><div class="ttdeci">Optional&lt; APFloat &gt; ConstantFoldIntToFloat(unsigned Opcode, LLT DstTy, Register Src, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00676">Utils.cpp:676</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4036c3c75bcee1206cd199548b87f9ae"><div class="ttname"><a href="namespacellvm.html#a4036c3c75bcee1206cd199548b87f9ae">llvm::isKnownToBeAPowerOfTwo</a></div><div class="ttdeci">bool isKnownToBeAPowerOfTwo(const Value *V, const DataLayout &amp;DL, bool OrZero=false, unsigned Depth=0, AssumptionCache *AC=nullptr, const Instruction *CxtI=nullptr, const DominatorTree *DT=nullptr, bool UseInstrInfo=true)</div><div class="ttdoc">Return true if the given value is known to have exactly one bit set when defined.</div><div class="ttdef"><b>Definition</b> <a href="ValueTracking_8cpp_source.html#l00297">ValueTracking.cpp:297</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00404">Utils.cpp:404</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition</b> <a href="ValueTracking_8cpp_source.html#l03717">ValueTracking.cpp:3717</a></div></div>
<div class="ttc" id="anamespacellvm_html_a50bf4f84c8a910409d92dd85e2b72953"><div class="ttname"><a href="namespacellvm.html#a50bf4f84c8a910409d92dd85e2b72953">llvm::matchUnaryPredicate</a></div><div class="ttdeci">bool matchUnaryPredicate(const MachineRegisterInfo &amp;MRI, Register Reg, std::function&lt; bool(const Constant *ConstVal)&gt; Match, bool AllowUndefs=false)</div><div class="ttdoc">Attempt to match a unary predicate against a scalar/splat constant or every element of a constant G_B...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00951">Utils.cpp:951</a></div></div>
<div class="ttc" id="anamespacellvm_html_a521f17cafa0dccf245a7a9d95eb28834"><div class="ttname"><a href="namespacellvm.html#a521f17cafa0dccf245a7a9d95eb28834">llvm::getConstantVRegSExtVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00281">Utils.cpp:281</a></div></div>
<div class="ttc" id="anamespacellvm_html_a529ff212ebd899f8d03cc9bdf74735ed"><div class="ttname"><a href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">llvm::isConstTrueVal</a></div><div class="ttdeci">bool isConstTrueVal(const TargetLowering &amp;TLI, int64_t Val, bool IsVector, bool IsFP)</div><div class="ttdoc">Returns true if given the TargetLowering's boolean contents information, the value Val contains a tru...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00983">Utils.cpp:983</a></div></div>
<div class="ttc" id="anamespacellvm_html_a54f10bb2ae771cb421535c123e4f9b87"><div class="ttname"><a href="namespacellvm.html#a54f10bb2ae771cb421535c123e4f9b87">llvm::ConstantFoldFPBinOp</a></div><div class="ttdeci">Optional&lt; APFloat &gt; ConstantFoldFPBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00492">Utils.cpp:492</a></div></div>
<div class="ttc" id="anamespacellvm_html_a55a2f0d67720407fe032276991d5111b"><div class="ttname"><a href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">llvm::getLCMType</a></div><div class="ttdeci">LLVM_READNONE LLT getLCMType(LLT OrigTy, LLT TargetTy)</div><div class="ttdoc">Return the least common multiple type of OrigTy and TargetTy, by changing the number of vector elemen...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00772">Utils.cpp:772</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5bd19c94d27d32e7949345b46171ed20"><div class="ttname"><a href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">llvm::shouldOptForSize</a></div><div class="ttdeci">bool shouldOptForSize(const MachineBasicBlock &amp;MBB, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI)</div><div class="ttdoc">Returns true if the given block should be optimized for size.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01008">Utils.cpp:1008</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6d97c65db4498c7675f88b0b390270d0"><div class="ttname"><a href="namespacellvm.html#a6d97c65db4498c7675f88b0b390270d0">llvm::getFunctionLiveInPhysReg</a></div><div class="ttdeci">Register getFunctionLiveInPhysReg(MachineFunction &amp;MF, const TargetInstrInfo &amp;TII, MCRegister PhysReg, const TargetRegisterClass &amp;RC, LLT RegTy=LLT())</div><div class="ttdoc">Return a virtual register corresponding to the incoming argument register PhysReg.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00625">Utils.cpp:625</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6fbf156f7d0d414f3268735cb6dfa6d6"><div class="ttname"><a href="namespacellvm.html#a6fbf156f7d0d414f3268735cb6dfa6d6">llvm::getConstantIntVRegVal</a></div><div class="ttdeci">const ConstantInt * getConstantIntVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00368">Utils.cpp:368</a></div></div>
<div class="ttc" id="anamespacellvm_html_a708b9606a37961be41adad607c81c532"><div class="ttname"><a href="namespacellvm.html#a708b9606a37961be41adad607c81c532">llvm::canReplaceReg</a></div><div class="ttdeci">bool canReplaceReg(Register DstReg, Register SrcReg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check if DstReg can be replaced with SrcReg depending on the register constraints.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00180">Utils.cpp:180</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b804856a2e313abeef6f32c3c6f61eb"><div class="ttname"><a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a></div><div class="ttdeci">void reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel error as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00250">Utils.cpp:250</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c23a79d69d39ac00553d4eee0d44ca0"><div class="ttname"><a href="namespacellvm.html#a8c23a79d69d39ac00553d4eee0d44ca0">llvm::ConstantFoldExtOp</a></div><div class="ttdeci">Optional&lt; APInt &gt; ConstantFoldExtOp(unsigned Opcode, const Register Op1, uint64_t Imm, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00659">Utils.cpp:659</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9297e6591e209426bbfb73f851586955"><div class="ttname"><a href="namespacellvm.html#a9297e6591e209426bbfb73f851586955">llvm::isBuildVectorAllOnes</a></div><div class="ttdeci">bool isBuildVectorAllOnes(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00932">Utils.cpp:932</a></div></div>
<div class="ttc" id="anamespacellvm_html_a985a9c28f61aaa0b1e861143da83bbed"><div class="ttname"><a href="namespacellvm.html#a985a9c28f61aaa0b1e861143da83bbed">llvm::isBuildVectorAllZeros</a></div><div class="ttdeci">bool isBuildVectorAllZeros(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00927">Utils.cpp:927</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00762">Utils.cpp:762</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee5a9adb5b8a88c8913aed9c85e5a52"><div class="ttname"><a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a></div><div class="ttdeci">APFloat getAPFloatFromSize(double Val, unsigned Size)</div><div class="ttdoc">Returns an APFloat from Val converted to the appropriate size.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00424">Utils.cpp:424</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac06bed7d7565bb91ece6aff506ac0adc"><div class="ttname"><a href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">llvm::constrainRegToClass</a></div><div class="ttdeci">Register constrainRegToClass(MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, Register Reg, const TargetRegisterClass &amp;RegClass)</div><div class="ttdoc">Try to constrain Reg to the specified register class.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00038">Utils.cpp:38</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac31b8cf1f5e534fdcf834b1a6744b2dc"><div class="ttname"><a href="namespacellvm.html#ac31b8cf1f5e534fdcf834b1a6744b2dc">llvm::getVectorSplat</a></div><div class="ttdeci">Optional&lt; RegOrConstant &gt; getVectorSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00937">Utils.cpp:937</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac4e1bd1414b3f2093861f8f48e7a10a7"><div class="ttname"><a href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">llvm::getICmpTrueVal</a></div><div class="ttdeci">int64_t getICmpTrueVal(const TargetLowering &amp;TLI, bool IsVector, bool IsFP)</div><div class="ttdoc">Returns an integer representing true, as defined by the TargetBooleanContents.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00996">Utils.cpp:996</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbbab4f4f342da97b2f73b4b1fedc983"><div class="ttname"><a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a></div><div class="ttdeci">bool isKnownNeverSNaN(Register Val, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns true if Val can be assumed to never be a signaling NaN.</div><div class="ttdef"><b>Definition</b> <a href="#l00276">Utils.h:276</a></div></div>
<div class="ttc" id="anamespacellvm_html_accf954acb67e1822bab2d57f665fc367"><div class="ttname"><a href="namespacellvm.html#accf954acb67e1822bab2d57f665fc367">llvm::ConstantFoldBinOp</a></div><div class="ttdeci">Optional&lt; APInt &gt; ConstantFoldBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00437">Utils.cpp:437</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad3683d21f4f67e5b72dedb82e8216406"><div class="ttname"><a href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">llvm::getConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool HandleFConstants=true, bool LookThroughAnyExt=false)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (LookThro...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00289">Utils.cpp:289</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00411">Utils.cpp:411</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb74ac5c2f2a45c7247a785f898d4833"><div class="ttname"><a href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">llvm::getGCDType</a></div><div class="ttdeci">LLVM_READNONE LLT getGCDType(LLT OrigTy, LLT TargetTy)</div><div class="ttdoc">Return a type where the total size is the greatest common divisor of OrigTy and TargetTy.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00818">Utils.cpp:818</a></div></div>
<div class="ttc" id="anamespacellvm_html_afe8a7cc03eb7adf81589f0744e379f74"><div class="ttname"><a href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">llvm::getSplatIndex</a></div><div class="ttdeci">int getSplatIndex(ArrayRef&lt; int &gt; Mask)</div><div class="ttdoc">If all non-negative Mask elements are the same value, return that value.</div><div class="ttdef"><b>Definition</b> <a href="VectorUtils_8cpp_source.html#l00338">VectorUtils.cpp:338</a></div></div>
<div class="ttc" id="anamespacellvm_html_afedd87a64c9da5f553e2d290d8cfb110"><div class="ttname"><a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a></div><div class="ttdeci">bool isTriviallyDead(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check whether an instruction MI is dead: it only defines dead virtual registers, and doesn't have oth...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00194">Utils.cpp:194</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff719a7221f395b1b3849c9675ca32dd"><div class="ttname"><a href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">llvm::inferAlignFromPtrInfo</a></div><div class="ttdeci">Align inferAlignFromPtrInfo(MachineFunction &amp;MF, const MachinePointerInfo &amp;MPO)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00608">Utils.cpp:608</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff9971cf6e5729588fe9a1ee94bb4fce"><div class="ttname"><a href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">llvm::reportGISelWarning</a></div><div class="ttdeci">void reportGISelWarning(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel warning as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00244">Utils.cpp:244</a></div></div>
<div class="ttc" id="aregcomp_8c_html_ace441594c4bd8da94fd64b1c612ca948"><div class="ttname"><a href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a></div><div class="ttdeci">#define MORE()</div><div class="ttdef"><b>Definition</b> <a href="regcomp_8c_source.html#l00252">regcomp.c:252</a></div></div>
<div class="ttc" id="astructllvm_1_1DefinitionAndSourceRegister_html"><div class="ttname"><a href="structllvm_1_1DefinitionAndSourceRegister.html">llvm::DefinitionAndSourceRegister</a></div><div class="ttdoc">Simple struct used to hold a Register value and the instruction which defines it.</div><div class="ttdef"><b>Definition</b> <a href="#l00206">Utils.h:206</a></div></div>
<div class="ttc" id="astructllvm_1_1DefinitionAndSourceRegister_html_a952628e243c6502aa2bcc5de2788b424"><div class="ttname"><a href="structllvm_1_1DefinitionAndSourceRegister.html#a952628e243c6502aa2bcc5de2788b424">llvm::DefinitionAndSourceRegister::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition</b> <a href="#l00208">Utils.h:208</a></div></div>
<div class="ttc" id="astructllvm_1_1DefinitionAndSourceRegister_html_ab50c6b6fe3db8e997dd0d5ef16809572"><div class="ttname"><a href="structllvm_1_1DefinitionAndSourceRegister.html#ab50c6b6fe3db8e997dd0d5ef16809572">llvm::DefinitionAndSourceRegister::MI</a></div><div class="ttdeci">MachineInstr * MI</div><div class="ttdef"><b>Definition</b> <a href="#l00207">Utils.h:207</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></div><div class="ttdoc">Simple struct used to hold a constant integer value and a virtual register.</div><div class="ttdef"><b>Definition</b> <a href="#l00175">Utils.h:175</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html_a18800eace12ca76305a5ad4e534ea102"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a18800eace12ca76305a5ad4e534ea102">llvm::ValueAndVReg::Value</a></div><div class="ttdeci">APInt Value</div><div class="ttdef"><b>Definition</b> <a href="#l00176">Utils.h:176</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html_a92358c176618cb6dfa01f085da26ef2b"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">llvm::ValueAndVReg::VReg</a></div><div class="ttdeci">Register VReg</div><div class="ttdef"><b>Definition</b> <a href="#l00177">Utils.h:177</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 17:52:23 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
