Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
Fri Feb 12 18:08:48 2016

drc -z FinalBehavior.ncd FinalBehavior.pcf

DRC detected 0 errors and 0 warnings.
=======
Fri Feb 12 16:51:23 2016

drc -z FinalBehavior.ncd FinalBehavior.pcf

WARNING:PhysDesignRules:367 - The signal <BTN<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
>>>>>>> 630b3c809d841df307fd43bf506cad21e555d16d
