library ieee;
use ieee.std_logic_1164.all;

entity clock is

port(
	S, F0, F1 : in std_logic;
	O : out std_logic);
end entity;

architecture clock_arch of clock is
begin
	
	O <= (F0 and (not S)) xor (F1 and S);
end architecture;