#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Sep 10 19:48:45 2014
# Process ID: 27280
# Log file: /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 . -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
create_bd_design "design_1"
set_property ip_repo_paths  /home/jared/Research/vivado_workspace/ip [current_fileset]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv RIT:user:jmb_axi_counter:1.0 jmb_axi_counter_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 197 262} [get_bd_cells axi_dma_0]
set_property location {1 181 110} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.4 processing_system7_0
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_intf_net [get_bd_intf_pins jmb_axi_counter_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 36 482} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins jmb_axi_counter_0/m00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins jmb_axi_counter_0/m00_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/project_1.sdk
file copy -force /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/project_1.runs/impl_1/design_1_wrapper.sysdef /home/jared/Research/vivado_workspace/axi_counter_ps_pl/sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/jared/Research/vivado_workspace/axi_counter_ps_pl/sdk -hwspec /home/jared/Research/vivado_workspace/axi_counter_ps_pl/sdk/design_1_wrapper.hdf
file copy -force /home/jared/Research/vivado_workspace/axi_counter_ps_pl/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/vivado_workspace/axi_counter_ps_pl/sdk/axi_counter_ps_pl.bit
