Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 18:44:59 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #1                                                                                                                                                    |       WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                        25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                        24.563 |                         0.558 |
| Logic Delay               | 0.093(11%)           | 6.062(25%)                                                                                                                                                                                                                                                                                                    | 0.488(88%)                    |
| Net Delay                 | 0.819(89%)           | 18.501(75%)                                                                                                                                                                                                                                                                                                   | 0.070(12%)                    |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                        -0.061 |                        -0.087 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                         0.292 |                        24.347 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                               |
| Bounding Box Size         | 0% x 0%              | 9% x 3%                                                                                                                                                                                                                                                                                                       | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           787 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            48 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_5_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.roi_5_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[250]/D              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #2                                                                                                                                                 |        WorstPath from Dst        |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                           25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                   24.551 |                            0.562 |
| Logic Delay               | 0.093(11%)           | 6.278(26%)                                                                                                                                                                                                                                                                                               | 0.480(86%)                       |
| Net Delay                 | 0.819(89%)           | 18.273(74%)                                                                                                                                                                                                                                                                                              | 0.082(14%)                       |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                   -0.064 |                           -0.074 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                    0.302 |                           24.355 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                                  |
| Bounding Box Size         | 0% x 0%              | 8% x 3%                                                                                                                                                                                                                                                                                                  | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      786 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                             |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       48 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                     | sr_3_15.sector_0_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.sector_0_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                           | sr_p.sr_1[242]/D                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #3                                                                                                                                                    |      WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                       25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                        24.537 |                        0.549 |
| Logic Delay               | 0.093(11%)           | 6.105(25%)                                                                                                                                                                                                                                                                                                    | 0.486(89%)                   |
| Net Delay                 | 0.819(89%)           | 18.432(75%)                                                                                                                                                                                                                                                                                                   | 0.063(11%)                   |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                        -0.059 |                       -0.087 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                         0.321 |                       24.356 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                              |
| Bounding Box Size         | 0% x 0%              | 9% x 3%                                                                                                                                                                                                                                                                                                       | 0% x 0%                      |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           787 |                            1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                            0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                            0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                  |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                         |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            48 |                            1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                   |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                       |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                          | sr_3_15.pt_1_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.pt_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                    | sr_p.sr_1[244]/D             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #4                                                                                                                                                    |       WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                        25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                        24.530 |                         0.565 |
| Logic Delay               | 0.093(11%)           | 6.107(25%)                                                                                                                                                                                                                                                                                                    | 0.488(87%)                    |
| Net Delay                 | 0.819(89%)           | 18.423(75%)                                                                                                                                                                                                                                                                                                   | 0.077(13%)                    |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                        -0.064 |                        -0.074 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                         0.323 |                        24.352 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 3%                                                                                                                                                                                                                                                                                                       | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           787 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            48 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_1_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.roi_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[254]/D              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #5                                                                                                                                                 |      WorstPath from Dst      |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                       25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                   24.512 |                        0.558 |
| Logic Delay               | 0.093(11%)           | 6.187(26%)                                                                                                                                                                                                                                                                                               | 0.488(88%)                   |
| Net Delay                 | 0.819(89%)           | 18.325(74%)                                                                                                                                                                                                                                                                                              | 0.070(12%)                   |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                   -0.059 |                       -0.087 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                    0.345 |                       24.347 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                              |
| Bounding Box Size         | 0% x 0%              | 9% x 3%                                                                                                                                                                                                                                                                                                  | 0% x 0%                      |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      786 |                            1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                            0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                            0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                  |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                         |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       48 |                            1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                   |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                       |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                     | sr_3_15.pt_2_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.pt_2_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                               | sr_p.sr_1[245]/D             |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                  Path #6                                                                                                                                                 |       WorstPath from Dst      |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                        25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                   24.475 |                         0.554 |
| Logic Delay               | 0.093(11%)           | 6.328(26%)                                                                                                                                                                                                                                                                                               | 0.486(88%)                    |
| Net Delay                 | 0.819(89%)           | 18.147(74%)                                                                                                                                                                                                                                                                                              | 0.068(12%)                    |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                   -0.066 |                        -0.074 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                    0.379 |                        24.363 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                          |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 3%                                                                                                                                                                                                                                                                                                  | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                      786 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                       57 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                       58 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                     | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                       48 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                     | sr_3_15.roi_6_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.roi_6_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                              | sr_p.sr_1[251]/D              |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #7                                                                                                                                                    |       WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                        25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                        24.469 |                         0.558 |
| Logic Delay               | 0.093(11%)           | 6.104(25%)                                                                                                                                                                                                                                                                                                    | 0.488(88%)                    |
| Net Delay                 | 0.819(89%)           | 18.365(75%)                                                                                                                                                                                                                                                                                                   | 0.070(12%)                    |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                        -0.064 |                        -0.074 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                         0.383 |                        24.359 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                               |
| Bounding Box Size         | 0% x 0%              | 8% x 3%                                                                                                                                                                                                                                                                                                       | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           787 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            48 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_0_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.roi_0_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[253]/D              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #8                                                                                                                                                    |       WorstPath from Dst      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                        25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                        24.468 |                         0.549 |
| Logic Delay               | 0.093(11%)           | 6.160(26%)                                                                                                                                                                                                                                                                                                    | 0.486(89%)                    |
| Net Delay                 | 0.819(89%)           | 18.308(74%)                                                                                                                                                                                                                                                                                                   | 0.063(11%)                    |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                        -0.061 |                        -0.087 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                         0.388 |                        24.356 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                               |
| Bounding Box Size         | 0% x 0%              | 9% x 3%                                                                                                                                                                                                                                                                                                       | 0% x 0%                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           787 |                             1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                             0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                             0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            48 |                             1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                        |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_4_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.roi_4_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[249]/D              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                    Path #9                                                                                                                                                    |      WorstPath from Dst     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                        25.000 |                      25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                                        24.467 |                       0.565 |
| Logic Delay               | 0.093(11%)           | 6.133(26%)                                                                                                                                                                                                                                                                                                    | 0.488(87%)                  |
| Net Delay                 | 0.819(89%)           | 18.334(74%)                                                                                                                                                                                                                                                                                                   | 0.077(13%)                  |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                                        -0.061 |                      -0.087 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                                         0.389 |                      24.340 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                               |                             |
| Bounding Box Size         | 0% x 0%              | 9% x 3%                                                                                                                                                                                                                                                                                                       | 0% x 0%                     |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                                        | (0, 0)                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                           787 |                           1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                  | Safely Timed                |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                            58 |                           0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                            59 |                           0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                 |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                         |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                           | clk                         |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                          | None                        |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                          | None                        |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                            48 |                           1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                             0 |                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                        | SRL16E/CLK                  |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                                      | FDRE/D                      |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                          | sr_3_15.roi_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.roi_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1[252]/D            |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                               Path #10                                                                                                                                              |        WorstPath from Dst        |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                              25.000 |                           25.000 |
| Path Delay                |                0.912 |                                                                                                                                                                                                                                                                                              24.459 |                            0.547 |
| Logic Delay               | 0.093(11%)           | 6.566(27%)                                                                                                                                                                                                                                                                                          | 0.483(89%)                       |
| Net Delay                 | 0.819(89%)           | 17.893(73%)                                                                                                                                                                                                                                                                                         | 0.064(11%)                       |
| Clock Skew                |               -0.053 |                                                                                                                                                                                                                                                                                              -0.064 |                           -0.074 |
| Slack                     |               24.026 |                                                                                                                                                                                                                                                                                               0.391 |                           24.370 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                     |                                  |
| Bounding Box Size         | 0% x 0%              | 8% x 3%                                                                                                                                                                                                                                                                                             | 0% x 0%                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                 785 |                                1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                     |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                  56 |                                0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                  57 |                                0 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                 | clk                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                 | clk                              |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                | None                             |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                | None                             |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                  48 |                                1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D               | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                           |
| Start Point Pin           | sr_p.sr_3[230]/C     | muon_cand_14.pt[2]/C                                                                                                                                                                                                                                                                                | sr_3_15.sector_1_sr_3_0.pt_1/CLK |
| End Point Pin             | muon_cand_14.pt[2]/D | sr_3_15.sector_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                      | sr_p.sr_1[243]/D                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  6 | 7 | 9 | 10 | 11 | 12 | 13 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 29 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 42 | 43 | 45 | 46 | 48 | 49 | 50 | 52 | 53 | 54 | 56 | 57 | 58 |
+-----------------+-------------+-----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 10 | 6 | 1 | 11 |  4 |  6 | 10 | 11 |  5 |  1 |  7 |  1 |  7 |  1 |  9 |  1 |  7 |  5 |  9 |  8 | 12 |  4 |  1 |  6 |  3 | 10 |  4 |  3 | 10 |  3 | 15 |  1 |  1 | 15 |  2 |  5 |  9 |  2 |  1 | 13 |  2 |  6 |  8 |
+-----------------+-------------+-----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.74 |           3.70 |            7331 | 0(0.0%) | 226(4.8%) | 180(3.8%) | 199(4.2%) | 1833(39.1%) | 2255(48.1%) |        256 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D003_SHORTSR-freq40retfan10000_rev_1 | 0.59 |           4.02 |            4852 | 0(0.0%) | 225(4.9%) | 180(3.9%) | 114(2.5%) | 1833(39.8%) | 2255(48.9%) |        256 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       107% | (CLEM_X63Y569,CLEM_X63Y569)   | wrapper(100%) |            0% |         4.875 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       103% | (CLEM_X65Y565,CLEL_R_X66Y568) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       111% | (CLEM_X63Y554,CLEL_R_X66Y561) | wrapper(100%) |            0% |       5.41741 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                2 |       100% | (CLEL_R_X62Y565,CLEM_X64Y568) | wrapper(100%) |            0% |       5.26563 | 99%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.040% | (CLEM_X65Y556,NULL_X393Y588)   | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.050% | (CLEL_R_X62Y556,CLEM_X65Y569)  | wrapper(100%) |            0% |       5.38393 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.046% | (CLEL_R_X62Y556,NULL_X393Y587) | wrapper(100%) |            0% |       5.45182 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.005% | (NULL_X393Y596,NULL_X393Y596)  |               |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| East      | Long   |                1 |           0.004% | (CLEM_X60Y551,CLEM_X60Y552)    | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.141% | (CLEM_X60Y540,NULL_X393Y589)   | wrapper(100%) |            0% |       5.07121 | 93%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                1 |           0.005% | (CLEM_X66Y543,CLEM_X66Y544)    | wrapper(100%) |            0% |          5.25 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.164% | (CLEM_X60Y540,NULL_X393Y592)   | wrapper(100%) |            0% |       4.91477 | 90%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  1% |
| West      | Short  |                4 |           0.154% | (CLEM_X60Y544,NULL_X393Y592)   | wrapper(100%) |            0% |       4.89407 | 90%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  1% |
+-----------+--------+------------------+------------------+--------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y556 | 391             | 356          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y555 | 391             | 357          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y557 | 391             | 355          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y559 | 391             | 353          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y558 | 391             | 354          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X66Y557   | 389             | 355          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y560 | 391             | 352          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X66Y556   | 389             | 356          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X70Y549   | 406             | 363          | 38%                  | wrapper(100%) | N                   |
| CLEM_X66Y555   | 389             | 357          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y556   | 384             | 356          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y561 | 386             | 351          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X65Y561   | 384             | 351          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y556 | 386             | 356          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X66Y558   | 389             | 354          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X66Y563   | 389             | 349          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y558 | 391             | 354          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X66Y556   | 389             | 356          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y563 | 386             | 349          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X65Y560   | 384             | 352          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


