ANALYSIS_BOTTLENECK_COST_TYPE,Path Count
ANALYSIS_BREAK_AT_ASYNC,1
ANALYSIS_CLOCKLIST_SORT_CRITERIA,NAME
ANALYSIS_ENABLE_INTERDOMAINS,1
ANALYSIS_ENHANCED_MIN_TIMING,0
ANALYSIS_EXPAND_CLOCK_NETWORK,1
ANALYSIS_INCLUDE_ASYNC_SETS,1
ANALYSIS_LIMIT_PATHS,1
ANALYSIS_MAX_BOTTLENECK_INSTANCES,10
ANALYSIS_MAX_OPCOND,slow_lv_ht
ANALYSIS_MAX_PARALLEL_PATHS,1
ANALYSIS_MAX_PATHS,20
ANALYSIS_MAX_SLACK,0
ANALYSIS_MIN_OPCOND,fast_hv_lt
ANALYSIS_MIN_SLACK,0
ANALYSIS_USE_LOOPBACK,0
ANALYSIS_USE_MAX_SLACK,0
ANALYSIS_USE_MIN_SLACK,0
ANALYSIS_USE_SLACK_THRESHOLD,0
BOTTLENECK_REPORT_ANALYSIS_TYPE,1
BOTTLENECK_REPORT_MAX_PARALLEL_PATHS,1
BOTTLENECK_REPORT_MAX_PATHS,100
BOTTLENECK_REPORT_SLACK_THRESHOLD,0
IS_VIOLATION_REPORT,0
MULTI_CORNER_REPORT_FLAG,0
PATH_TRACING_ALGORITHM,1
REPORT_ANALYSIS_TYPE,1
REPORT_CLOCK_DOMAINS,CCC_111MHz_0/CCC_111MHz_0/pll_inst_0/OUT0 DQS[0] DQS[1] DQS_0[0] DQS_0[1] PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q REF_CLK_0 REF_CLK_PAD_P PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 
REPORT_FORMAT,TEXT
REPORT_MAX_EXPANDED_PATHS,1
REPORT_MAX_PARALLEL_PATHS,1
REPORT_MAX_PATHS,5
REPORT_SHOW_CLOCK_DOMAINS,1
REPORT_SHOW_INOUT_SETS,1
REPORT_SHOW_PATHS,1
REPORT_SHOW_SUMMARY,1
REPORT_SHOW_USER_SETS,0
REPORT_SLACK_THRESHOLD,0
REPORT_USE_CLOCK_DOMAINS,0
REPORT_USE_SLACK_THRESHOLD,0
STATS_REPORT_NUMBER_DETAILS,100
STATS_REPORT_SLACKS,0
VIOLATION_REPORT_ANALYSIS_TYPE,1
VIOLATION_REPORT_LIMIT_PATHS,1
VIOLATION_REPORT_MAX_EXPANDED_PATHS,0
VIOLATION_REPORT_MAX_PARALLEL_PATHS,1
VIOLATION_REPORT_MAX_PATHS,20
VIOLATION_REPORT_SLACK_THRESHOLD,0
VIOLATION_REPORT_USE_SLACK_THRESHOLD,1
