// Seed: 3937947879
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_27;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_20;
  logic [7:0] id_21, id_22;
  wire id_23;
  assign id_5.id_23 = id_20;
  always id_8 <= 1;
  wire id_24;
  parameter id_25 = -1'h0;
  assign id_22[-1'd0 :-1] = 1;
  wand id_26 = id_11, id_27 = 1;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_26,
      id_12,
      id_27,
      id_2,
      id_25,
      id_15,
      id_11,
      id_7,
      id_18,
      id_10,
      id_18,
      id_20,
      id_20,
      id_25,
      id_26,
      id_22,
      id_15,
      id_7,
      id_12,
      id_20,
      id_4,
      id_25,
      id_4,
      id_2
  );
  id_28(
      1, 1, -1
  );
endmodule
