Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ece453_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ece453_top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ece453_top_level"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg676

---- Source Options
Top Module Name                    : ece453_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab1.v" in library work
Compiling verilog file "../ece453_master_module.v" in library work
Module <lab1> compiled
Compiling verilog file "../ece453_top_level.v" in library work
Module <ece453_master_module> compiled
Module <ece453_top_level> compiled
No errors in compilation
Analysis of file <"ece453_top_level.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ece453_top_level> in library <work>.

Analyzing hierarchy for module <ece453_master_module> in library <work>.

Analyzing hierarchy for module <lab1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ece453_top_level>.
Module <ece453_top_level> is correct for synthesis.
 
Analyzing module <ece453_master_module> in library <work>.
Module <ece453_master_module> is correct for synthesis.
 
Analyzing module <lab1> in library <work>.
Module <lab1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <io_direction<31>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<30>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<29>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<28>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<27>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<26>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<25>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<24>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<23>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<22>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<21>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<20>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<19>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<18>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<17>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_direction<16>> in unit <lab1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_write> in unit <lab1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <io_read> in unit <lab1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <lab1>.
    Related source file is "lab1.v".
WARNING:Xst:646 - Signal <io_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <io_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <io_direction<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit tristate buffer for signal <data_out>.
    Found 16-bit register for signal <ACC_PORT_PIN_OUT>.
    Found 16-bit adder for signal <$add0000> created at line 66.
    Found 16-bit adder for signal <$add0001> created at line 171.
    Found 32-bit adder for signal <$sub0000> created at line 110.
    Found 32-bit adder for signal <$sub0001> created at line 173.
    Found 1-bit register for signal <busy>.
    Found 32-bit register for signal <count>.
    Found 16-bit register for signal <io_direction<15:0>>.
    Found 32-bit register for signal <random>.
    Found 1-bit xor2 for signal <random$xor0000> created at line 110.
    Found 1-bit xor2 for signal <random$xor0001> created at line 110.
    Found 1-bit xor2 for signal <random$xor0002> created at line 110.
    Found 1-bit xor2 for signal <random$xor0003> created at line 173.
    Found 1-bit xor2 for signal <random$xor0004> created at line 173.
    Found 1-bit xor2 for signal <random$xor0005> created at line 173.
    Found 32-bit register for signal <RandomNumber>.
    Found 32-bit register for signal <read>.
    Found 32-bit register for signal <scratch1>.
    Found 32-bit register for signal <scratch2>.
    Found 32-bit register for signal <scratch3>.
    Found 32-bit register for signal <scratch4>.
    Summary:
	inferred 289 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Tristate(s).
Unit <lab1> synthesized.


Synthesizing Unit <ece453_master_module>.
    Related source file is "../ece453_master_module.v".
WARNING:Xst:647 - Input <SPI_MISO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PIO<58>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<63>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VD_NRESET> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<64>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<59>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ACC_PORT_PIN<42:25>> is never assigned. Tied to value 000000000000000000.
WARNING:Xst:647 - Input <CPLD_RS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR0> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<65>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS5_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PIO<66>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_DIR8> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PS2_MOUSE_CLK> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<67>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_DATA> is never assigned. Tied to value 0000.
WARNING:Xst:2563 - Inout <VE_FIELD_VSYNC> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_E> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_HS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPI_SS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VE_VSO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_ADDR> is never assigned. Tied to value 00000000000000000000000.
WARNING:Xst:647 - Input <VD_SFL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RS232_RTS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PS2_ENABLED> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <AC97_SYNC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CPLD_WS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RS232_CTS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VE_DATA> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <CPLD_NFIO4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPLD_NFIO5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <VE_BLANK> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_PIX_CLK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NWE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <VE_HSYNC> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VE_SCRESET_RTC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <AC97_ID_0> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <AC97_BIT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VD_LLC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <AC97_ID_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FLASH_NWP> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<10>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS0_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VD_VS_FIELD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PS2_KEYB_DATA> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<11>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_OE_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LCD_RS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LCD_BACK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_RESET_OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<12>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_RW> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_BLANK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FPGA_CLK1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<13>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <FPGA_CLK3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VGA_HSYNC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIO_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<14>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_PSAVE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_DATA_DEC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<15>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_CLAMP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR16> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RS232_RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR24> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <AC97_RESET_N> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VE_CSO_HSO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_TTXREQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR32> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_DIR40> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <AC97_SDATA_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RS232_TX> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PS2_MOUSE_DATA> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VD_NPWRDWN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<0>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS2_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NRESET> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OE_B0> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<1>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_SCK> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_B> is never assigned. Tied to value 00000000.
WARNING:Xst:2563 - Inout <FLASH_DATA<2>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B8> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_G> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <VE_RESET> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<3>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_MOSI> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OE_B16> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_RW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_OE_B24> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<4>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B32> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_R> is never assigned. Tied to value 00000000.
WARNING:Xst:2563 - Inout <FLASH_DATA<5>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <AC97_SDATA_OUT> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<50>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B40> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_CS3_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NBYTE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FLASH_NRYBY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NCE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<51>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_VSYNC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<52>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<53>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<48>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VE_PAL_NTSC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<54>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<49>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ARM_IRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OUT> is never assigned. Tied to value 000000000000000000000000000000000000000000000000.
WARNING:Xst:2563 - Inout <I2C_SDA> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <VD_INTRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NOE_E> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<55>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<60>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PS2_KEYB_CLK> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <I2C_SCL> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<61>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<56>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SYS_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VE_TTX> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<62>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<57>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_SYNC> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <c_address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_WS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_RS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_BE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_AS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_ARM_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <PS2_MOUSE_CLK>.
    Found 1-bit tristate buffer for signal <VE_FIELD_VSYNC>.
    Found 1-bit tristate buffer for signal <VE_BLANK>.
    Found 1-bit tristate buffer for signal <VE_HSYNC>.
    Found 1-bit tristate buffer for signal <PS2_KEYB_DATA>.
    Found 1-bit tristate buffer for signal <PS2_MOUSE_DATA>.
    Found 1-bit tristate buffer for signal <I2C_SDA>.
    Found 1-bit tristate buffer for signal <PS2_KEYB_CLK>.
    Found 1-bit tristate buffer for signal <I2C_SCL>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<15>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<14>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<13>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<12>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<11>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<10>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<9>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<8>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<7>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<6>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<5>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<4>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<3>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<2>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<1>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<0>>.
    Found 1-bit tristate buffer for signal <PIO<67>>.
    Found 1-bit tristate buffer for signal <PIO<66>>.
    Found 1-bit tristate buffer for signal <PIO<65>>.
    Found 1-bit tristate buffer for signal <PIO<64>>.
    Found 1-bit tristate buffer for signal <PIO<63>>.
    Found 1-bit tristate buffer for signal <PIO<62>>.
    Found 1-bit tristate buffer for signal <PIO<61>>.
    Found 1-bit tristate buffer for signal <PIO<60>>.
    Found 1-bit tristate buffer for signal <PIO<59>>.
    Found 1-bit tristate buffer for signal <PIO<58>>.
    Found 1-bit tristate buffer for signal <PIO<57>>.
    Found 1-bit tristate buffer for signal <PIO<56>>.
    Found 1-bit tristate buffer for signal <PIO<55>>.
    Found 1-bit tristate buffer for signal <PIO<54>>.
    Found 1-bit tristate buffer for signal <PIO<53>>.
    Found 1-bit tristate buffer for signal <PIO<52>>.
    Found 1-bit tristate buffer for signal <PIO<51>>.
    Found 1-bit tristate buffer for signal <PIO<50>>.
    Found 1-bit tristate buffer for signal <PIO<49>>.
    Found 1-bit tristate buffer for signal <PIO<48>>.
    Summary:
	inferred  45 Tristate(s).
Unit <ece453_master_module> synthesized.


Synthesizing Unit <ece453_top_level>.
    Related source file is "../ece453_top_level.v".
    Found 48-bit tristate buffer for signal <MZA_PIO<47:0>>.
    Summary:
	inferred  48 Tristate(s).
Unit <ece453_top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 227
 1-bit register                                        : 225
 32-bit register                                       : 2
# Tristates                                            : 94
 1-bit tristate buffer                                 : 93
 32-bit tristate buffer                                : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 289
 Flip-Flops                                            : 289
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ece453_top_level> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ece453_top_level, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 289
 Flip-Flops                                            : 289

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ece453_top_level.ngr
Top Level Output File Name         : ece453_top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 362

Cell Usage :
# BELS                             : 502
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 30
#      LUT2                        : 34
#      LUT2_D                      : 2
#      LUT3                        : 85
#      LUT3_L                      : 1
#      LUT4                        : 220
#      LUT4_D                      : 3
#      LUT4_L                      : 44
#      MUXCY                       : 35
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 289
#      FDCE                        : 209
#      FDE                         : 80
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 313
#      IBUF                        : 40
#      IOBUF                       : 32
#      OBUF                        : 148
#      OBUFT                       : 93
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-4 

 Number of Slices:                      232  out of  13312     1%  
 Number of Slice Flip Flops:            289  out of  26624     1%  
 Number of 4 input LUTs:                422  out of  26624     1%  
 Number of IOs:                         362
 Number of bonded IOBs:                 314  out of    487    64%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MZB_CPLD_CLK0                      | BUFGP                  | 289   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------+-----------------------------------+-------+
Control Signal                                       | Buffer(FF name)                   | Load  |
-----------------------------------------------------+-----------------------------------+-------+
MASTER/my_lab/RST_inv(MASTER/my_lab/RST_inv1_INV_0:O)| NONE(MASTER/my_lab/RandomNumber_0)| 209   |
-----------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.618ns (Maximum Frequency: 116.036MHz)
   Minimum input arrival time before clock: 16.988ns
   Maximum output required time after clock: 7.285ns
   Maximum combinational path delay: 8.590ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MZB_CPLD_CLK0'
  Clock period: 8.618ns (frequency: 116.036MHz)
  Total number of paths / destination ports: 1471 / 217
-------------------------------------------------------------------------
Delay:               8.618ns (Levels of Logic = 6)
  Source:            MASTER/my_lab/scratch4_0 (FF)
  Destination:       MASTER/my_lab/read_0 (FF)
  Source Clock:      MZB_CPLD_CLK0 rising
  Destination Clock: MZB_CPLD_CLK0 rising

  Data Path: MASTER/my_lab/scratch4_0 to MASTER/my_lab/read_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.869  MASTER/my_lab/scratch4_0 (MASTER/my_lab/scratch4_0)
     LUT4:I2->O            1   0.551   0.996  MASTER/my_lab/read_mux0000<0>38 (MASTER/my_lab/read_mux0000<0>38)
     LUT3:I1->O            4   0.551   0.985  MASTER/my_lab/read_mux0000<0>40 (MASTER/my_lab/read_mux0000<0>40)
     LUT3:I2->O            2   0.551   0.903  MASTER/my_lab/read_mux0000<0>426_SW01 (N238)
     LUT4:I3->O            1   0.551   0.000  MASTER/my_lab/read_mux0000<0>390_SW0_G (N286)
     MUXF5:I1->O           1   0.360   0.827  MASTER/my_lab/read_mux0000<0>390_SW0 (N261)
     LUT4:I3->O            1   0.551   0.000  MASTER/my_lab/read_mux0000<0>459 (MASTER/my_lab/read_mux0000<0>)
     FDE:D                     0.203          MASTER/my_lab/read_0
    ----------------------------------------
    Total                      8.618ns (4.038ns logic, 4.580ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MZB_CPLD_CLK0'
  Total number of paths / destination ports: 26780 / 546
-------------------------------------------------------------------------
Offset:              16.988ns (Levels of Logic = 14)
  Source:            MZB_A<16> (PAD)
  Destination:       MASTER/my_lab/read_1 (FF)
  Destination Clock: MZB_CPLD_CLK0 rising

  Data Path: MZB_A<16> to MASTER/my_lab/read_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  MZB_A_16_IBUF (MZB_A_16_IBUF)
     LUT4:I0->O            1   0.551   0.000  MASTER/my_lab/io_direction_15_not00011_wg_lut<0> (MASTER/my_lab/io_direction_15_not00011_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  MASTER/my_lab/io_direction_15_not00011_wg_cy<0> (MASTER/my_lab/io_direction_15_not00011_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/my_lab/io_direction_15_not00011_wg_cy<1> (MASTER/my_lab/io_direction_15_not00011_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/my_lab/io_direction_15_not00011_wg_cy<2> (MASTER/my_lab/io_direction_15_not00011_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/my_lab/io_direction_15_not00011_wg_cy<3> (MASTER/my_lab/io_direction_15_not00011_wg_cy<3>)
     MUXCY:CI->O          55   0.303   2.011  MASTER/my_lab/io_direction_15_not00011_wg_cy<4> (MASTER/my_lab/io_direction_15_not00011_wg_cy<4>)
     LUT4:I3->O           13   0.551   1.365  MASTER/my_lab/ACC_PORT_PIN_OUT_0_and000111 (N59)
     LUT2:I1->O           26   0.551   2.158  MASTER/my_lab/read_cmp_eq00071 (MASTER/my_lab/read_cmp_eq0007)
     LUT4:I0->O            6   0.551   1.342  MASTER/my_lab/count_31_and00001 (MASTER/my_lab/count_31_and0000)
     LUT3:I0->O            1   0.551   0.000  MASTER/my_lab/read_mux0000<0>178_SW1_F (N287)
     MUXF5:I0->O           1   0.360   0.827  MASTER/my_lab/read_mux0000<0>178_SW1 (N265)
     LUT4_D:I3->O         30   0.551   1.910  MASTER/my_lab/read_mux0000<0>189 (N01)
     LUT3:I2->O            1   0.551   0.000  MASTER/my_lab/read_mux0000<8>47 (MASTER/my_lab/read_mux0000<8>)
     FDE:D                     0.203          MASTER/my_lab/read_8
    ----------------------------------------
    Total                     16.988ns (6.236ns logic, 10.752ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MZB_CPLD_CLK0'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              7.285ns (Levels of Logic = 1)
  Source:            MASTER/my_lab/ACC_PORT_PIN_OUT_12 (FF)
  Destination:       ACC_PORT_PIN<21> (PAD)
  Source Clock:      MZB_CPLD_CLK0 rising

  Data Path: MASTER/my_lab/ACC_PORT_PIN_OUT_12 to ACC_PORT_PIN<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.720   0.921  MASTER/my_lab/ACC_PORT_PIN_OUT_12 (MASTER/my_lab/ACC_PORT_PIN_OUT_12)
     OBUF:I->O                 5.644          ACC_PORT_PIN_21_OBUF (ACC_PORT_PIN<21>)
    ----------------------------------------
    Total                      7.285ns (6.364ns logic, 0.921ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Delay:               8.590ns (Levels of Logic = 2)
  Source:            MZB_CPLD_RS5_B (PAD)
  Destination:       MZB_D<31> (PAD)

  Data Path: MZB_CPLD_RS5_B to MZB_D<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.821   1.882  MZB_CPLD_RS5_B_IBUF (MZB_CPLD_RS5_B_IBUF)
     IOBUF:T->IO               5.887          MZB_D_31_IOBUF (MZB_D<31>)
    ----------------------------------------
    Total                      8.590ns (6.708ns logic, 1.882ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.66 secs
 
--> 

Total memory usage is 252804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  146 (   0 filtered)
Number of infos    :   18 (   0 filtered)

