{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Bits_Flatten": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Bits_Flatten.v:12.1-53.10"
      },
      "parameter_default_values": {
        "BYPASS_SELECTION": "00000000000000000000000000000001",
        "M": "00000000000000000000000000001000",
        "N": "00000000000000000000000000000010"
      },
      "ports": {
        "bypass": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_in": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk_out": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "I_vld": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "O_vld": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Bits_Flatten.v:48$6": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:48.16-48.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:34$2": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 3 ],
            "Y": [ 50 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:40$4": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:40.12-40.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 6 ],
            "Y": [ 51 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:45$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.14-45.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 5 ],
            "Y": [ 52 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:49$8": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:49.14-49.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 53 ],
            "Y": [ 54 ]
          }
        },
        "$not${workspace}/verilog/Bits_Flatten.v:34$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "Y": [ 49 ]
          }
        },
        "$procdff$23": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 56 ],
            "Q": [ 14 ]
          }
        },
        "$procdff$24": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 13 ],
            "Q": [ 15 ]
          }
        },
        "$procdff$25": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 57 ],
            "Q": [ 16 ]
          }
        },
        "$procdff$26": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 3 ],
            "Q": [ 55 ]
          }
        },
        "$procmux$12": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.11-43.25|{workspace}/verilog/Bits_Flatten.v:43.7-50.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 52 ],
            "S": [ 50 ],
            "Y": [ 58 ]
          }
        },
        "$procmux$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:39.9-39.15|{workspace}/verilog/Bits_Flatten.v:39.5-51.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 51 ],
            "S": [ 2 ],
            "Y": [ 56 ]
          }
        },
        "$procmux$18": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.11-43.25|{workspace}/verilog/Bits_Flatten.v:43.7-50.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ "1" ],
            "S": [ 50 ],
            "Y": [ 59 ]
          }
        },
        "$procmux$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:39.9-39.15|{workspace}/verilog/Bits_Flatten.v:39.5-51.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 16 ],
            "S": [ 2 ],
            "Y": [ 57 ]
          }
        },
        "$shiftx${workspace}/verilog/Bits_Flatten.v:0$7": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6 ],
            "B": [ 16 ],
            "Y": [ 53 ]
          }
        }
      },
      "netnames": {
        "$0\\O[0:0]": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\O_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\clk_in_reg[0:0]": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\cnt[0:0]": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$1\\clk_in_reg[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:31.7-31.21"
          }
        },
        "$1\\cnt[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:30.23-30.30"
          }
        },
        "$add${workspace}/verilog/Bits_Flatten.v:48$6_Y": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:48.16-48.23"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:34$2_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.47"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:40$4_Y": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:40.12-40.43"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:45$5_Y": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.14-45.30"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:49$8_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:49.14-49.32"
          }
        },
        "$not${workspace}/verilog/Bits_Flatten.v:34$1_Y": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.38"
          }
        },
        "$procmux$12_Y": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$procmux$13_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$15_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$procmux$16_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$procmux$18_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$procmux$19_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$21_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$procmux$22_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$shiftx${workspace}/verilog/Bits_Flatten.v:0$7_Y": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:0.0-0.0"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:20.22-20.23"
          }
        },
        "I_LSB": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:27.16-27.21"
          }
        },
        "I_vld": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:21.22-21.27"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:22.22-22.23"
          }
        },
        "O_vld": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:23.22-23.27"
          }
        },
        "bypass": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:17.22-17.28"
          }
        },
        "clk_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:18.22-18.28"
          }
        },
        "clk_in_posedge": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:33.8-33.22"
          }
        },
        "clk_in_reg": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "init": "0",
            "src": "{workspace}/verilog/Bits_Flatten.v:31.7-31.17"
          }
        },
        "clk_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:19.22-19.29"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "init": "0",
            "src": "{workspace}/verilog/Bits_Flatten.v:30.23-30.26"
          }
        }
      }
    }
  }
}
