// Seed: 1333016407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd73,
    parameter id_8 = 32'd37
) (
    _id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_6,
      id_11,
      id_7,
      id_7
  );
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire _id_2;
  inout wire _id_1;
  assign id_6 = id_2 && id_10.sum;
  assign id_10[id_2+id_8] = id_8 + id_5;
  wire [-1 : id_2] id_13;
  wire [-1  ==  -1 : ""] id_14;
  logic [id_3  <<  1 : -1] id_15 = id_1;
  logic [id_1 : 1] id_16;
  ;
endmodule
