/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  reg [8:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  reg [17:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z[5] & in_data[133]);
  assign celloutsig_1_19z = celloutsig_1_5z | ~(celloutsig_1_13z);
  assign celloutsig_0_38z = celloutsig_0_8z[6] ^ celloutsig_0_29z[3];
  assign celloutsig_0_5z = { celloutsig_0_4z[4:3], celloutsig_0_1z } & { celloutsig_0_0z[7:6], celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_4z[9:7], celloutsig_0_13z, celloutsig_0_11z } == celloutsig_0_4z[5:1];
  assign celloutsig_0_1z = in_data[6:4] >= celloutsig_0_0z[6:4];
  assign celloutsig_0_13z = celloutsig_0_7z[4:1] > { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_3z[8:5] <= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_10z[11:5], celloutsig_1_8z } <= { celloutsig_1_4z[4:2], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[19:18], celloutsig_0_1z, celloutsig_0_8z } <= { celloutsig_0_2z[4:0], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_0z = ! in_data[142:126];
  assign celloutsig_1_3z = celloutsig_1_1z ? { in_data[181:168], celloutsig_1_0z } : in_data[132:118];
  assign celloutsig_1_18z = celloutsig_1_1z ? { in_data[152:149], celloutsig_1_2z, 1'h0, celloutsig_1_2z } : celloutsig_1_4z[9:3];
  assign celloutsig_0_2z = celloutsig_0_0z[6] ? in_data[22:17] : in_data[60:55];
  assign celloutsig_0_39z = - { celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_28z };
  assign celloutsig_1_9z = - in_data[118:111];
  assign celloutsig_0_22z = - { celloutsig_0_2z[5:1], celloutsig_0_7z };
  assign celloutsig_0_29z = - { celloutsig_0_14z[7:1], celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_2z } !== celloutsig_0_0z;
  assign celloutsig_1_4z = ~ celloutsig_1_3z[10:1];
  assign celloutsig_0_6z = ~ in_data[57:46];
  assign celloutsig_1_1z = ~^ { in_data[185:175], celloutsig_1_0z };
  assign celloutsig_1_2z = ~^ { in_data[160:158], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = ~^ { in_data[131:129], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_11z = ~^ in_data[21:19];
  assign celloutsig_0_0z = in_data[43:36] >> in_data[69:62];
  assign celloutsig_0_36z = celloutsig_0_22z[8:3] >> { in_data[27:23], celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } >>> in_data[85:75];
  assign celloutsig_0_14z = { celloutsig_0_4z[6:1], celloutsig_0_3z, celloutsig_0_12z } >>> { in_data[21:17], celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_7z = celloutsig_0_6z[11:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { in_data[79], celloutsig_0_0z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
