# ADC as used on F4 and F7

_include:
  - "adc_array.yaml"

"ADC?":
  SR:
    OVR:
      NoOverrun: [0, "No overrun occurred"]
      Overrun: [1, "Overrun occurred"]
    STRT:
      NotStarted: [0, "No regular channel conversion started"]
      Started: [1, "Regular channel conversion has started"]
    JSTRT:
      NotStarted: [0, "No injected channel conversion started"]
      Started: [1, "Injected channel conversion has started"]
    JEOC:
      NotComplete: [0, "Conversion is not complete"]
      Complete: [1, "Conversion complete"]
    EOC:
      NotComplete: [0, "Conversion is not complete"]
      Complete: [1, "Conversion complete"]
    AWD:
      NoEvent: [0, "No analog watchdog event occurred"]
      Event: [1, "Analog watchdog event occurred"]
  CR1:
    OVRIE:
      Disabled: [0, "Overrun interrupt disabled"]
      Enabled: [1, "Overrun interrupt enabled"]
    RES:
      TwelveBit: [0, "12-bit (15 ADCCLK cycles)"]
      TenBit: [1, "10-bit (13 ADCCLK cycles)"]
      EightBit: [2, "8-bit (11 ADCCLK cycles)"]
      SixBit: [3, "6-bit (9 ADCCLK cycles)"]
    AWDEN:
      Disabled: [0, "Analog watchdog disabled on regular channels"]
      Enabled: [1, "Analog watchdog enabled on regular channels"]
    JAWDEN:
      Disabled: [0, "Analog watchdog disabled on injected channels"]
      Enabled: [1, "Analog watchdog enabled on injected channels"]
    DISCNUM: [0, 7]
    JDISCEN:
      Disabled: [0, "Discontinuous mode on injected channels disabled"]
      Enabled: [1, "Discontinuous mode on injected channels enabled"]
    DISCEN:
      Disabled: [0, "Discontinuous mode on regular channels disabled"]
      Enabled: [1, "Discontinuous mode on regular channels enabled"]
    JAUTO:
      Disabled: [0, "Automatic injected group conversion disabled"]
      Enabled: [1, "Automatic injected group conversion enabled"]
    AWDSGL:
      AllChannels: [0, "Analog watchdog enabled on all channels"]
      SingleChannel: [1, "Analog watchdog enabled on a single channel"]
    SCAN:
      Disabled: [0, "Scan mode disabled"]
      Enabled: [1, "Scan mode enabled"]
    JEOCIE:
      Disabled: [0, "JEOC interrupt disabled"]
      Enabled: [1, "JEOC interrupt enabled"]
    AWDIE:
      Disabled: [0, "Analogue watchdog interrupt disabled"]
      Enabled: [1, "Analogue watchdog interrupt enabled"]
    EOCIE:
      Disabled: [0, "EOC interrupt disabled"]
      Enabled: [1, "EOC interrupt enabled"]
    AWDCH: [0, 18]
  CR2:
    SWSTART:
      _write:
        Start: [1, "Starts conversion of regular channels"]
    EXTEN:
      Disabled: [0, "Trigger detection disabled"]
      RisingEdge: [1, "Trigger detection on the rising edge"]
      FallingEdge: [2, "Trigger detection on the falling edge"]
      BothEdges: [3, "Trigger detection on both the rising and falling edges"]
    EXTSEL:
      TIM1CC1: [0, "Timer 1 CC1 event"]
      TIM1CC2: [1, "Timer 1 CC2 event"]
      TIM1CC3: [2, "Timer 1 CC3 event"]
      TIM2CC2: [3, "Timer 2 CC2 event"]
      TIM2CC3: [4, "Timer 2 CC3 event"]
      TIM2CC4: [5, "Timer 2 CC4 event"]
      TIM2TRGO: [6, "Timer 2 TRGO event"]
    JSWSTART:
      _write:
        Start: [1, "Starts conversion of injected channels"]
    JEXTEN:
      Disabled: [0, "Trigger detection disabled"]
      RisingEdge: [1, "Trigger detection on the rising edge"]
      FallingEdge: [2, "Trigger detection on the falling edge"]
      BothEdges: [3, "Trigger detection on both the rising and falling edges"]
    JEXTSEL:
      TIM1TRGO: [0, "Timer 1 TRGO event"]
      TIM1CC4: [1, "Timer 1 CC4 event"]
      TIM2TRGO: [2, "Timer 2 TRGO event"]
      TIM2CC1: [3, "Timer 2 CC1 event"]
      TIM3CC4: [4, "Timer 3 CC4 event"]
      TIM4TRGO: [5, "Timer 4 TRGO event"]
      TIM8CC4: [7, "Timer 8 CC4 event"]
      TIM1TRGO2: [8, "Timer 1 TRGO(2) event"]
      TIM8TRGO: [9, "Timer 8 TRGO event"]
      TIM8TRGO2: [10, "Timer 8 TRGO(2) event"]
      TIM3CC3: [11, "Timer 3 CC3 event"]
      TIM5TRGO: [12, "Timer 5 TRGO event"]
      TIM3CC1: [13, "Timer 3 CC1 event"]
      TIM6TRGO: [14, "Timer 6 TRGO event"]
    ALIGN:
      Right: [0, "Right alignment"]
      Left: [1, "Left alignment"]
    EOCS:
      EachSequence: [0, "The EOC bit is set at the end of each sequence of regular conversions"]
      EachConversion: [1, "The EOC bit is set at the end of each regular conversion"]
    DDS:
      Single: [0, "No new DMA request is issued after the last transfer"]
      Continuous: [1, "DMA requests are issued as long as data are converted and DMA=1"]
    DMA:
      Disabled: [0, "DMA mode disabled"]
      Enabled: [1, "DMA mode enabled"]
    CONT:
      Single: [0, "Single conversion mode"]
      Continuous: [1, "Continuous conversion mode"]
    ADON:
      Disabled: [0, "Disable ADC conversion and go to power down mode"]
      Enabled: [1, "Enable ADC"]
  "SMPR?":
    "SMP*":
      Cycles3: [0, "3 cycles"]
      Cycles15: [1, "15 cycles"]
      Cycles28: [2, "28 cycles"]
      Cycles56: [3, "56 cycles"]
      Cycles84: [4, "84 cycles"]
      Cycles112: [5, "112 cycles"]
      Cycles144: [6, "144 cycles"]
      Cycles480: [7, "480 cycles"]
  HTR:
    HT: [0, 4095]
  LTR:
    LT: [0, 4095]
  SQR1:
    L: [0, 15]
    "SQ*": [0, 18]
  "SQR?":
    "SQ*": [0, 18]
  JSQR:
    JL: [0, 3]
    "JSQ?": [0, 18]

ADC_Common:
  CCR:
    TSVREFE:
      Disabled: [0, "Temperature sensor and V_REFINT channel disabled"]
      Enabled: [1, "Temperature sensor and V_REFINT channel enabled"]
    VBATE:
      Disabled: [0, "V_BAT channel disabled"]
      Enabled: [1, "V_BAT channel enabled"]
    ADCPRE:
      Div2: [0, "PCLK2 divided by 2"]
      Div4: [1, "PCLK2 divided by 4"]
      Div6: [2, "PCLK2 divided by 6"]
      Div8: [3, "PCLK2 divided by 8"]
