// Seed: 1806666822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_25 = 1 == 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd74,
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd5
) (
    _id_1
);
  input wire _id_1;
  parameter id_2 = 1;
  logic [id_1 : 1] _id_3;
  wor id_4;
  logic id_5;
  ;
  assign id_4 = -1;
  assign id_5[id_3] = 1'h0;
  rnmos (1'b0, id_2, id_4, -1, -1);
  supply1 id_6;
  wire id_7;
  generate
    defparam id_2.id_2 = id_2;
  endgenerate
  assign id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_4,
      id_6,
      id_7,
      id_6,
      id_7,
      id_7,
      id_4,
      id_6,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
