#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 17:20:55 2020
# Process ID: 13060
# Current directory: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26236 C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.xpr
# Log file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/vivado.log
# Journal file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.xpr
open_bd_design {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_mux32_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 Calcul_de_la_Moyenne/axi_intc_1
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells Calcul_de_la_Moyenne/axi_intc_1]
set_property location {3 1191 1311} [get_bd_cells axi_intc_1]
connect_bd_net [get_bd_ports INT_NIC100] [get_bd_pins axi_intc_1/s_axi_aresetn]
undo
connect_bd_net [get_bd_ports INT_NIC100] [get_bd_pins axi_intc_1/intr]
connect_bd_net [get_bd_pins axi_intc_1/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_intc_1/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets s_axi_1] [get_bd_intf_nets Calcul_Moyenne_interrupt] [get_bd_cells Calcul_de_la_Moyenne]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_1/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_1/s_axi]
update_compile_order -fileset sources_1
set_property location {3 825 796} [get_bd_cells axi_intc_1]
set_property location {3 833 757} [get_bd_cells axi_intc_1]
set_property location {3 860 798} [get_bd_cells axi_intc_1]
set_property location {3 860 787} [get_bd_cells axi_intc_1]
create_peripheral xilinx.com user in_potentio 1.0 -dir C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:in_potentio:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:in_potentio:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:in_potentio:1.0]
set_property  ip_repo_paths  {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo/in_potentio_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_in_potentio_v1_0 -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:in_potentio:1.0 in_potentio_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins in_potentio_0/i_pot]
endgroup
set_property name i_pot [get_bd_ports i_pot_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/in_potentio_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins in_potentio_0/S00_AXI]
save_bd_design
