///Register `DMAA4DACR` reader
pub type R = crate::R<DMAA4DACRrs>;
///Register `DMAA4DACR` writer
pub type W = crate::W<DMAA4DACRrs>;
///Field `TDWC` reader - Transmit DMA Write Descriptor Cache control
pub type TDWC_R = crate::FieldReader;
///Field `TDWC` writer - Transmit DMA Write Descriptor Cache control
pub type TDWC_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `TDWD` reader - Transmit DMA Write Descriptor Domain control
pub type TDWD_R = crate::FieldReader;
///Field `TDWD` writer - Transmit DMA Write Descriptor Domain control
pub type TDWD_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `RDRC` reader - Receive DMA Read Descriptor Cache control
pub type RDRC_R = crate::FieldReader;
///Field `RDRC` writer - Receive DMA Read Descriptor Cache control
pub type RDRC_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    ///Bits 0:3 - Transmit DMA Write Descriptor Cache control
    #[inline(always)]
    pub fn tdwc(&self) -> TDWC_R {
        TDWC_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:5 - Transmit DMA Write Descriptor Domain control
    #[inline(always)]
    pub fn tdwd(&self) -> TDWD_R {
        TDWD_R::new(((self.bits >> 4) & 3) as u8)
    }
    ///Bits 8:11 - Receive DMA Read Descriptor Cache control
    #[inline(always)]
    pub fn rdrc(&self) -> RDRC_R {
        RDRC_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMAA4DACR")
            .field("tdwc", &self.tdwc())
            .field("tdwd", &self.tdwd())
            .field("rdrc", &self.rdrc())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - Transmit DMA Write Descriptor Cache control
    #[inline(always)]
    pub fn tdwc(&mut self) -> TDWC_W<DMAA4DACRrs> {
        TDWC_W::new(self, 0)
    }
    ///Bits 4:5 - Transmit DMA Write Descriptor Domain control
    #[inline(always)]
    pub fn tdwd(&mut self) -> TDWD_W<DMAA4DACRrs> {
        TDWD_W::new(self, 4)
    }
    ///Bits 8:11 - Receive DMA Read Descriptor Cache control
    #[inline(always)]
    pub fn rdrc(&mut self) -> RDRC_W<DMAA4DACRrs> {
        RDRC_W::new(self, 8)
    }
}
/**AXI4 descriptor ACE control register

You can [`read`](crate::Reg::read) this register and get [`dmaa4dacr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmaa4dacr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N647.html#ETH:DMAA4DACR)*/
pub struct DMAA4DACRrs;
impl crate::RegisterSpec for DMAA4DACRrs {
    type Ux = u32;
}
///`read()` method returns [`dmaa4dacr::R`](R) reader structure
impl crate::Readable for DMAA4DACRrs {}
///`write(|w| ..)` method takes [`dmaa4dacr::W`](W) writer structure
impl crate::Writable for DMAA4DACRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets DMAA4DACR to value 0
impl crate::Resettable for DMAA4DACRrs {}
