<stg><name>Testbench_add</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln718" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_132 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  %empty_133 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %in1_V_V), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i128* %in2_V_V), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i128* %out_V_V), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numReps), !map !98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @Testbench_add_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)

]]></Node>
<StgValue><ssdm name="numReps_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %image_0_i = phi i32 [ 0, %0 ], [ %image, %2 ]

]]></Node>
<StgValue><ssdm name="image_0_i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln718 = icmp eq i32 %image_0_i, %numReps_read

]]></Node>
<StgValue><ssdm name="icmp_ln718"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %image = add i32 %image_0_i, 1

]]></Node>
<StgValue><ssdm name="image"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln718, label %"AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, 0, 0, 0>, 4u, 2>.exit", label %2

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln718" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
:0  call fastcc void @AddStreams(i128* %in1_V_V, i128* %in2_V_V, i128* %out_V_V)

]]></Node>
<StgValue><ssdm name="call_ln719"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln718" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, 0, 0, 0>, 4u, 2>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
:0  call fastcc void @AddStreams(i128* %in1_V_V, i128* %in2_V_V, i128* %out_V_V)

]]></Node>
<StgValue><ssdm name="call_ln719"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="in1_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in1_V_V"/></StgValue>
</port>
<port id="27" name="in2_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in2_V_V"/></StgValue>
</port>
<port id="28" name="out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_V_V"/></StgValue>
</port>
<port id="29" name="numReps" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numReps"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="_ssdm_op_SpecInterface" to="empty" fromId="30" toId="4">
</dataflow>
<dataflow id="32" from="out_V_V" to="empty" fromId="28" toId="4">
</dataflow>
<dataflow id="34" from="ap_fifo_str" to="empty" fromId="33" toId="4">
</dataflow>
<dataflow id="36" from="StgValue_35" to="empty" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="StgValue_35" to="empty" fromId="35" toId="4">
</dataflow>
<dataflow id="39" from="p_str33" to="empty" fromId="38" toId="4">
</dataflow>
<dataflow id="40" from="StgValue_35" to="empty" fromId="35" toId="4">
</dataflow>
<dataflow id="41" from="StgValue_35" to="empty" fromId="35" toId="4">
</dataflow>
<dataflow id="43" from="p_str34" to="empty" fromId="42" toId="4">
</dataflow>
<dataflow id="45" from="p_str35" to="empty" fromId="44" toId="4">
</dataflow>
<dataflow id="47" from="p_str36" to="empty" fromId="46" toId="4">
</dataflow>
<dataflow id="49" from="StgValue_48" to="empty" fromId="48" toId="4">
</dataflow>
<dataflow id="50" from="StgValue_48" to="empty" fromId="48" toId="4">
</dataflow>
<dataflow id="52" from="StgValue_51" to="empty" fromId="51" toId="4">
</dataflow>
<dataflow id="53" from="StgValue_51" to="empty" fromId="51" toId="4">
</dataflow>
<dataflow id="55" from="p_str37" to="empty" fromId="54" toId="4">
</dataflow>
<dataflow id="57" from="p_str38" to="empty" fromId="56" toId="4">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecInterface" to="empty_132" fromId="30" toId="5">
</dataflow>
<dataflow id="59" from="in2_V_V" to="empty_132" fromId="27" toId="5">
</dataflow>
<dataflow id="60" from="ap_fifo_str" to="empty_132" fromId="33" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_35" to="empty_132" fromId="35" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_35" to="empty_132" fromId="35" toId="5">
</dataflow>
<dataflow id="64" from="p_str27" to="empty_132" fromId="63" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_35" to="empty_132" fromId="35" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_35" to="empty_132" fromId="35" toId="5">
</dataflow>
<dataflow id="68" from="p_str28" to="empty_132" fromId="67" toId="5">
</dataflow>
<dataflow id="70" from="p_str29" to="empty_132" fromId="69" toId="5">
</dataflow>
<dataflow id="72" from="p_str30" to="empty_132" fromId="71" toId="5">
</dataflow>
<dataflow id="73" from="StgValue_48" to="empty_132" fromId="48" toId="5">
</dataflow>
<dataflow id="74" from="StgValue_48" to="empty_132" fromId="48" toId="5">
</dataflow>
<dataflow id="75" from="StgValue_51" to="empty_132" fromId="51" toId="5">
</dataflow>
<dataflow id="76" from="StgValue_51" to="empty_132" fromId="51" toId="5">
</dataflow>
<dataflow id="78" from="p_str31" to="empty_132" fromId="77" toId="5">
</dataflow>
<dataflow id="80" from="p_str32" to="empty_132" fromId="79" toId="5">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="empty_133" fromId="30" toId="6">
</dataflow>
<dataflow id="82" from="in1_V_V" to="empty_133" fromId="26" toId="6">
</dataflow>
<dataflow id="83" from="ap_fifo_str" to="empty_133" fromId="33" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_35" to="empty_133" fromId="35" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_35" to="empty_133" fromId="35" toId="6">
</dataflow>
<dataflow id="87" from="p_str21" to="empty_133" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="StgValue_35" to="empty_133" fromId="35" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_35" to="empty_133" fromId="35" toId="6">
</dataflow>
<dataflow id="91" from="p_str22" to="empty_133" fromId="90" toId="6">
</dataflow>
<dataflow id="93" from="p_str23" to="empty_133" fromId="92" toId="6">
</dataflow>
<dataflow id="95" from="p_str24" to="empty_133" fromId="94" toId="6">
</dataflow>
<dataflow id="96" from="StgValue_48" to="empty_133" fromId="48" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_48" to="empty_133" fromId="48" toId="6">
</dataflow>
<dataflow id="98" from="StgValue_51" to="empty_133" fromId="51" toId="6">
</dataflow>
<dataflow id="99" from="StgValue_51" to="empty_133" fromId="51" toId="6">
</dataflow>
<dataflow id="101" from="p_str25" to="empty_133" fromId="100" toId="6">
</dataflow>
<dataflow id="103" from="p_str26" to="empty_133" fromId="102" toId="6">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="7">
</dataflow>
<dataflow id="106" from="in1_V_V" to="specbitsmap_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="108" from="in2_V_V" to="specbitsmap_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="110" from="out_V_V" to="specbitsmap_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="10">
</dataflow>
<dataflow id="112" from="numReps" to="specbitsmap_ln0" fromId="29" toId="10">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="113" toId="11">
</dataflow>
<dataflow id="116" from="Testbench_add_str" to="spectopmodule_ln0" fromId="115" toId="11">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i32" to="numReps_read" fromId="117" toId="12">
</dataflow>
<dataflow id="119" from="numReps" to="numReps_read" fromId="29" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_35" to="image_0_i" fromId="35" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln718" to="image_0_i" fromId="13" toId="14">
</dataflow>
<dataflow id="122" from="image" to="image_0_i" fromId="16" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln718" to="image_0_i" fromId="21" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="124" from="image_0_i" to="icmp_ln718" fromId="14" toId="15">
</dataflow>
<dataflow id="125" from="numReps_read" to="icmp_ln718" fromId="12" toId="15">
</dataflow>
<dataflow id="126" from="image_0_i" to="image" fromId="14" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_127" to="image" fromId="127" toId="16">
</dataflow>
<dataflow id="129" from="icmp_ln718" to="br_ln718" fromId="15" toId="17">
</dataflow>
<dataflow id="131" from="AddStreams" to="call_ln719" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="in1_V_V" to="call_ln719" fromId="26" toId="18">
</dataflow>
<dataflow id="133" from="in2_V_V" to="call_ln719" fromId="27" toId="18">
</dataflow>
<dataflow id="134" from="out_V_V" to="call_ln719" fromId="28" toId="18">
</dataflow>
<dataflow id="135" from="AddStreams" to="call_ln719" fromId="130" toId="20">
</dataflow>
<dataflow id="136" from="in1_V_V" to="call_ln719" fromId="26" toId="20">
</dataflow>
<dataflow id="137" from="in2_V_V" to="call_ln719" fromId="27" toId="20">
</dataflow>
<dataflow id="138" from="out_V_V" to="call_ln719" fromId="28" toId="20">
</dataflow>
<dataflow id="139" from="icmp_ln718" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
