<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ah_osdep.h source code [netbsd/sys/external/isc/atheros_hal/ic/ah_osdep.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/ic/ah_osdep.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>sys</a>/<a href='../../..'>external</a>/<a href='../..'>isc</a>/<a href='..'>atheros_hal</a>/<a href='./'>ic</a>/<a href='ah_osdep.h.html'>ah_osdep.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="6">6</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="7">7</th><td><i> * are met:</i></td></tr>
<tr><th id="8">8</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="9">9</th><td><i> *    notice, this list of conditions and the following disclaimer,</i></td></tr>
<tr><th id="10">10</th><td><i> *    without modification.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce at minimum a disclaimer</i></td></tr>
<tr><th id="12">12</th><td><i> *    similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any</i></td></tr>
<tr><th id="13">13</th><td><i> *    redistribution must be conditioned upon including a substantially</i></td></tr>
<tr><th id="14">14</th><td><i> *    similar Disclaimer requirement for further binary redistribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * NO WARRANTY</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="18">18</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="19">19</th><td><i> * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY</i></td></tr>
<tr><th id="20">20</th><td><i> * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY,</i></td></tr>
<tr><th id="22">22</th><td><i> * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="23">23</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="24">24</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER</i></td></tr>
<tr><th id="25">25</th><td><i> * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="26">26</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="27">27</th><td><i> * THE POSSIBILITY OF SUCH DAMAGES.</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> * $Id: ah_osdep.h,v 1.2 2011/07/17 20:54:51 joerg Exp $</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_ATH_AH_OSDEP_H_">_ATH_AH_OSDEP_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_ATH_AH_OSDEP_H_" data-ref="_M/_ATH_AH_OSDEP_H_">_ATH_AH_OSDEP_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Atheros Hardware Access Layer (HAL) OS Dependent Definitions.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../sys/param.h.html">&lt;sys/param.h&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../sys/systm.h.html">&lt;sys/systm.h&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../sys/endian.h.html">&lt;sys/endian.h&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../sys/bus.h.html">&lt;sys/bus.h&gt;</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/*</i></td></tr>
<tr><th id="43">43</th><td><i> * Delay n microseconds.</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td><b>extern</b>	<em>void</em> <dfn class="decl fn" id="ath_hal_delay" title='ath_hal_delay' data-ref="ath_hal_delay" data-ref-filename="ath_hal_delay">ath_hal_delay</dfn>(<em>int</em>);</td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/OS_DELAY" data-ref="_M/OS_DELAY">OS_DELAY</dfn>(_n)	ath_hal_delay(_n)</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/OS_INLINE" data-ref="_M/OS_INLINE">OS_INLINE</dfn>	__inline</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/OS_MEMZERO" data-ref="_M/OS_MEMZERO">OS_MEMZERO</dfn>(_a, _n)	ath_hal_memzero((_a), (_n))</u></td></tr>
<tr><th id="50">50</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ath_hal_memzero" title='ath_hal_memzero' data-ref="ath_hal_memzero" data-ref-filename="ath_hal_memzero">ath_hal_memzero</dfn>(<em>void</em> *, <a class="typedef" href="../../../../sys/types.h.html#size_t" title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</a>);</td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/OS_MEMCPY" data-ref="_M/OS_MEMCPY">OS_MEMCPY</dfn>(_d, _s, _n)	ath_hal_memcpy(_d,_s,_n)</u></td></tr>
<tr><th id="52">52</th><td><b>extern</b> <em>void</em> *<dfn class="decl fn" id="ath_hal_memcpy" title='ath_hal_memcpy' data-ref="ath_hal_memcpy" data-ref-filename="ath_hal_memcpy">ath_hal_memcpy</dfn>(<em>void</em> *, <em>const</em> <em>void</em> *, <a class="typedef" href="../../../../sys/types.h.html#size_t" title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</a>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/abs" data-ref="_M/abs">abs</dfn>(_a)		__builtin_abs(_a)</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>struct</b> <a class="type" href="../dist/ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal" id="ath_hal">ath_hal</a>;</td></tr>
<tr><th id="57">57</th><td><b>extern</b>	<a class="typedef" href="../../../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl fn" id="ath_hal_getuptime" title='ath_hal_getuptime' data-ref="ath_hal_getuptime" data-ref-filename="ath_hal_getuptime">ath_hal_getuptime</dfn>(<b>struct</b> <a class="type" href="../dist/ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal">ath_hal</a> *);</td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/OS_GETUPTIME" data-ref="_M/OS_GETUPTIME">OS_GETUPTIME</dfn>(_ah)	ath_hal_getuptime(_ah)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * WiSoC boards overload the bus tag with information about the</i></td></tr>
<tr><th id="62">62</th><td><i> * board layout.  We must extract the bus space tag from that</i></td></tr>
<tr><th id="63">63</th><td><i> * indirect structure.  For everyone else the tag is passed in</i></td></tr>
<tr><th id="64">64</th><td><i> * directly.</i></td></tr>
<tr><th id="65">65</th><td><i> * XXX cache indirect ref privately</i></td></tr>
<tr><th id="66">66</th><td><i> */</i></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="67">ifdef</span> <span class="macro" data-ref="_M/AH_SUPPORT_AR5312">AH_SUPPORT_AR5312</span></u></td></tr>
<tr><th id="68">68</th><td><u>#define	BUSTAG(ah) \</u></td></tr>
<tr><th id="69">69</th><td><u>	((bus_space_tag_t) ((struct ar531x_config *)((ah)-&gt;ah_st))-&gt;tag)</u></td></tr>
<tr><th id="70">70</th><td><u>#define	BUSHANDLE(ah)	((bus_space_handle_t)((ah)-&gt;ah_sh))</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#<span data-ppcond="67">elif</span> defined(<span class="macro" data-ref="_M/AH_REGOPS_FUNC">AH_REGOPS_FUNC</span>)</u></td></tr>
<tr><th id="73">73</th><td><u>#define	BUSTAG(ah)	(*(bus_space_tag_t *) (ah)-&gt;ah_st)</u></td></tr>
<tr><th id="74">74</th><td><u>#define	BUSHANDLE(ah)	(*(bus_space_handle_t *)((ah)-&gt;ah_sh))</u></td></tr>
<tr><th id="75">75</th><td><u>#define	HALTAG(t)	(HAL_BUS_TAG) &amp;(t)</u></td></tr>
<tr><th id="76">76</th><td><u>#define	HALHANDLE(h)	(HAL_BUS_HANDLE) &amp;(h)</u></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="67">else</span></u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/BUSTAG" data-ref="_M/BUSTAG">BUSTAG</dfn>(ah)	((bus_space_tag_t) (ah)-&gt;ah_st)</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/BUSHANDLE" data-ref="_M/BUSHANDLE">BUSHANDLE</dfn>(ah)	((bus_space_handle_t) ((ah)-&gt;ah_sh))</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/HALTAG" data-ref="_M/HALTAG">HALTAG</dfn>(t)	(HAL_BUS_TAG) (t)</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/HALHANDLE" data-ref="_M/HALHANDLE">HALHANDLE</dfn>(h)	(HAL_BUS_HANDLE) (h)</u></td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="67">endif</span></u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * Register read/write; we assume the registers will always</i></td></tr>
<tr><th id="86">86</th><td><i> * be memory-mapped.  Note that register accesses are done</i></td></tr>
<tr><th id="87">87</th><td><i> * using target-specific functions when debugging is enabled</i></td></tr>
<tr><th id="88">88</th><td><i> * (ATHHAL_DEBUG) or we are explicitly configured this way.  The</i></td></tr>
<tr><th id="89">89</th><td><i> * latter is used on some platforms where the full i/o space</i></td></tr>
<tr><th id="90">90</th><td><i> * cannot be directly mapped.</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="92">if</span> defined(<span class="macro" data-ref="_M/ATHHAL_DEBUG">ATHHAL_DEBUG</span>) || defined(<span class="macro" data-ref="_M/AH_REGOPS_FUNC">AH_REGOPS_FUNC</span>) || defined(<span class="macro" data-ref="_M/ATHHAL_DEBUG_ALQ">ATHHAL_DEBUG_ALQ</span>)</u></td></tr>
<tr><th id="93">93</th><td><u>#define	OS_REG_WRITE(_ah, _reg, _val)	ath_hal_reg_write(_ah, _reg, _val)</u></td></tr>
<tr><th id="94">94</th><td><u>#define	OS_REG_READ(_ah, _reg)		ath_hal_reg_read(_ah, _reg)</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>extern</b>	<em>void</em> ath_hal_reg_write(<b>struct</b> ath_hal *ah, u_int reg, u_int32_t val);</td></tr>
<tr><th id="97">97</th><td><b>extern</b>	u_int32_t ath_hal_reg_read(<b>struct</b> ath_hal *ah, u_int reg);</td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="92">else</span></u></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * The hardware registers are native little-endian byte order.</i></td></tr>
<tr><th id="101">101</th><td><i> * Big-endian hosts are handled by enabling hardware byte-swap</i></td></tr>
<tr><th id="102">102</th><td><i> * of register reads and writes at reset.  But the PCI clock</i></td></tr>
<tr><th id="103">103</th><td><i> * domain registers are not byte swapped!  Thus, on big-endian</i></td></tr>
<tr><th id="104">104</th><td><i> * platforms we have to byte-swap thoese registers specifically.</i></td></tr>
<tr><th id="105">105</th><td><i> * Most of this code is collapsed at compile time because the</i></td></tr>
<tr><th id="106">106</th><td><i> * register values are constants.</i></td></tr>
<tr><th id="107">107</th><td><i> */</i></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AH_LITTLE_ENDIAN" data-ref="_M/AH_LITTLE_ENDIAN">AH_LITTLE_ENDIAN</dfn>	1234</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AH_BIG_ENDIAN" data-ref="_M/AH_BIG_ENDIAN">AH_BIG_ENDIAN</dfn>		4321</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#<span data-ppcond="111">if</span> <a class="macro" href="../../../../arch/amd64/include/endian_machdep.h.html#3" title="1234" data-ref="_M/_BYTE_ORDER">_BYTE_ORDER</a> == <a class="macro" href="../../../../sys/endian.h.html#44" title="4321" data-ref="_M/_BIG_ENDIAN">_BIG_ENDIAN</a></u></td></tr>
<tr><th id="112">112</th><td><u>#define OS_REG_WRITE(_ah, _reg, _val) do {				\</u></td></tr>
<tr><th id="113">113</th><td><u>	if ( (_reg) &gt;= 0x4000 &amp;&amp; (_reg) &lt; 0x5000)			\</u></td></tr>
<tr><th id="114">114</th><td><u>		bus_space_write_4((_ah)-&gt;ah_st, (_ah)-&gt;ah_sh,		\</u></td></tr>
<tr><th id="115">115</th><td><u>			(_reg), (_val));				\</u></td></tr>
<tr><th id="116">116</th><td><u>	else								\</u></td></tr>
<tr><th id="117">117</th><td><u>		bus_space_write_stream_4((_ah)-&gt;ah_st, (_ah)-&gt;ah_sh,	\</u></td></tr>
<tr><th id="118">118</th><td><u>			(_reg), (_val));				\</u></td></tr>
<tr><th id="119">119</th><td><u>} while (0)</u></td></tr>
<tr><th id="120">120</th><td><u>#define OS_REG_READ(_ah, _reg)						\</u></td></tr>
<tr><th id="121">121</th><td><u>	(((_reg) &gt;= 0x4000 &amp;&amp; (_reg) &lt; 0x5000) ?			\</u></td></tr>
<tr><th id="122">122</th><td><u>		bus_space_read_4((_ah)-&gt;ah_st, (_ah)-&gt;ah_sh, (_reg)) :	\</u></td></tr>
<tr><th id="123">123</th><td><u>		bus_space_read_stream_4((_ah)-&gt;ah_st, (_ah)-&gt;ah_sh, (_reg)))</u></td></tr>
<tr><th id="124">124</th><td><u>#<span data-ppcond="111">else</span> /* _BYTE_ORDER == _LITTLE_ENDIAN */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/OS_REG_WRITE" data-ref="_M/OS_REG_WRITE">OS_REG_WRITE</dfn>(_ah, _reg, _val)					\</u></td></tr>
<tr><th id="126">126</th><td><u>	bus_space_write_4((_ah)-&gt;ah_st, (_ah)-&gt;ah_sh, (_reg), (_val))</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/OS_REG_READ" data-ref="_M/OS_REG_READ">OS_REG_READ</dfn>(_ah, _reg)						\</u></td></tr>
<tr><th id="128">128</th><td><u>	((u_int32_t) bus_space_read_4((_ah)-&gt;ah_st, (_ah)-&gt;ah_sh, (_reg)))</u></td></tr>
<tr><th id="129">129</th><td><u>#<span data-ppcond="111">endif</span> /* _BYTE_ORDER */</u></td></tr>
<tr><th id="130">130</th><td><u>#<span data-ppcond="92">endif</span> /* ATHHAL_DEBUG || AH_REGFUNC || ATHHAL_DEBUG_ALQ */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#<span data-ppcond="132">ifdef</span> <span class="macro" data-ref="_M/ATHHAL_DEBUG_ALQ">ATHHAL_DEBUG_ALQ</span></u></td></tr>
<tr><th id="133">133</th><td><b>extern</b>	<em>void</em> OS_MARK(<b>struct</b> ath_hal *, u_int id, u_int32_t value);</td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="132">else</span></u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/OS_MARK" data-ref="_M/OS_MARK">OS_MARK</dfn>(_ah, _id, _v)</u></td></tr>
<tr><th id="136">136</th><td><u>#<span data-ppcond="132">endif</span></u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><b>typedef</b> <em>void</em> *	<dfn class="typedef" id="HAL_SOFTC" title='HAL_SOFTC' data-type='void *' data-ref="HAL_SOFTC" data-ref-filename="HAL_SOFTC">HAL_SOFTC</dfn>;		<i>/* pointer to driver/OS state */</i></td></tr>
<tr><th id="139">139</th><td><b>typedef</b> <a class="typedef" href="../../../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>		<dfn class="typedef" id="HAL_BUS_TAG" title='HAL_BUS_TAG' data-type='bus_space_tag_t' data-ref="HAL_BUS_TAG" data-ref-filename="HAL_BUS_TAG">HAL_BUS_TAG</dfn>;	<i>/* opaque bus i/o id tag */</i>                                                                                                                              </td></tr>
<tr><th id="140">140</th><td><b>typedef</b> <a class="typedef" href="../../../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="typedef" id="HAL_BUS_HANDLE" title='HAL_BUS_HANDLE' data-type='bus_space_handle_t' data-ref="HAL_BUS_HANDLE" data-ref-filename="HAL_BUS_HANDLE">HAL_BUS_HANDLE</dfn>;	<i>/* opaque bus i/o handle */</i></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/OS_SET_DECLARE" data-ref="_M/OS_SET_DECLARE">OS_SET_DECLARE</dfn>(set, ptype)	__link_set_decl(set, ptype)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/OS_DATA_SET" data-ref="_M/OS_DATA_SET">OS_DATA_SET</dfn>(set, sym)		__link_set_add_rodata(set, sym)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/OS_SET_FOREACH" data-ref="_M/OS_SET_FOREACH">OS_SET_FOREACH</dfn>(pvar, set)	__link_set_foreach(pvar, set)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/__bswap16" data-ref="_M/__bswap16">__bswap16</dfn>(x)			bswap16(x)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/__bswap32" data-ref="_M/__bswap32">__bswap32</dfn>(x)			bswap32(x)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="32">endif</span> /* _ATH_AH_OSDEP_H_ */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../dev/cardbus/if_ath_cardbus.c.html'>netbsd/sys/dev/cardbus/if_ath_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
