\begin{table}[!h]
\centering
\begin{tabular}{ccc}
\toprule
Interface & Type & Usage \\ \midrule
reset & in & reset signal \\ \hline
instruction\_i & in & \multirow{2}{*}{instruction} \\ \cline{1-2}
instruction\_o & out &  \\ \hline
operator\_i & in & \multirow{2}{*}{operator} \\ \cline{1-2}
operator\_o & out &  \\ \hline
category & in & sub-category of the operator \\ \hline
operand\_a\_i & in & \multirow{4}{*}{operands} \\ \cline{1-2}
operand\_a\_o & out &  \\ \cline{1-2}
operand\_b\_i & in &  \\ \cline{1-2}
operand\_b\_o & out &  \\ \hline
register\_write\_enable\_i & in & \multirow{6}{*}{write port of the register file} \\ \cline{1-2}
register\_write\_enable\_o & out &  \\ \cline{1-2}
register\_write\_address\_i & in &  \\ \cline{1-2}
register\_write\_address\_o & out &  \\ \cline{1-2}
register\_write\_data\_i & in &  \\ \cline{1-2}
register\_write\_data\_o & out &  \\ \hline
register\_hi\_write\_enable & out & \multirow{2}{*}{register HI} \\ \cline{1-2}
register\_hi\_write\_data & out &  \\ \hline
register\_lo\_write\_enable & out & \multirow{2}{*}{register LO} \\ \cline{1-2}
register\_lo\_write\_data & out &  \\ \hline
mem\_register\_hi\_write\_enable & in & \multirow{4}{*}{data forwarding from the stage MEM} \\ \cline{1-2}
mem\_register\_hi\_write\_data & in &  \\ \cline{1-2}
mem\_register\_lo\_write\_enable & in &  \\ \cline{1-2}
mem\_register\_lo\_write\_data & in &  \\ \hline
wb\_register\_hi\_read\_data & in & \multirow{6}{*}{data forwarding from the stage WB} \\ \cline{1-2}
wb\_register\_hi\_write\_enable & in &  \\ \cline{1-2}
wb\_register\_hi\_write\_data & in &  \\ \cline{1-2}
wb\_register\_lo\_read\_data & in &  \\ \cline{1-2}
wb\_register\_lo\_write\_enable & in &  \\ \cline{1-2}
wb\_register\_lo\_write\_data & in &  \\ \hline
stall\_request & out & whether or not is to request stall \\ \bottomrule\end{tabular}
\caption{the interfaces of the stage EX}
\end{table}