Analysis & Synthesis report for mips32
Fri Aug 25 16:02:23 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mips32TOP|uart:uart1|rx:receiver|estado
 11. State Machine - |mips32TOP|uart:uart1|tx:transmiter|estado
 12. State Machine - |mips32TOP|uart:uart0|rx:receiver|estado
 13. State Machine - |mips32TOP|uart:uart0|tx:transmiter|estado
 14. State Machine - |mips32TOP|arbiter:arbiter|stage0
 15. State Machine - |mips32TOP|arbiter:arbiter|stage
 16. State Machine - |mips32TOP|frequencyDivider:divider|stage
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated
 23. Source assignments for dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated
 24. Parameter Settings for User Entity Instance: instructionMem:instructionMem|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: mux2:mux2IF1
 26. Parameter Settings for User Entity Instance: mux3:mux3ID3
 27. Parameter Settings for User Entity Instance: mux3:mux3ID1
 28. Parameter Settings for User Entity Instance: mux3:mux3ID2
 29. Parameter Settings for User Entity Instance: mux3:mux3EX1
 30. Parameter Settings for User Entity Instance: mux3:mux3EX2
 31. Parameter Settings for User Entity Instance: mux3:mux3EX3
 32. Parameter Settings for User Entity Instance: mux2:mux2EX1
 33. Parameter Settings for User Entity Instance: uart:uart0|baudRate:baudrate
 34. Parameter Settings for User Entity Instance: uart:uart1|baudRate:baudrate
 35. Parameter Settings for User Entity Instance: mux2:mux2MEM1
 36. Parameter Settings for User Entity Instance: mux2:mux2MEM2
 37. Parameter Settings for User Entity Instance: mux3:mux3MEM1
 38. Parameter Settings for User Entity Instance: mux3:mux3MEM2
 39. Parameter Settings for User Entity Instance: dataMem:dataMem|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: mux3:mux3WB
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "MEM_WB:memwb"
 43. Port Connectivity Checks: "mux2:mux2MEM2"
 44. Port Connectivity Checks: "mux2:mux2MEM1"
 45. Port Connectivity Checks: "uart:uart1"
 46. Port Connectivity Checks: "arbiter:arbiter"
 47. Port Connectivity Checks: "mux3:mux3EX3"
 48. Port Connectivity Checks: "adder:adderIF"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 25 16:02:23 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; mips32                                     ;
; Top-level Entity Name              ; mips32TOP                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,390                                      ;
;     Total combinational functions  ; 3,199                                      ;
;     Dedicated logic registers      ; 1,516                                      ;
; Total registers                    ; 1516                                       ;
; Total pins                         ; 23                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 425,984                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mips32TOP          ; mips32             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                               ; Library ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; ../verilog/adder.v                    ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v                    ;         ;
; ../verilog/alu.v                      ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v                      ;         ;
; ../verilog/aluControl.v               ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v               ;         ;
; ../verilog/arbiter.v                  ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v                  ;         ;
; ../verilog/baudRate.v                 ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v                 ;         ;
; ../verilog/compare.v                  ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v                  ;         ;
; ../verilog/dataMem.v                  ; yes             ; User Wizard-Generated File             ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v                  ;         ;
; ../verilog/EX_MEM.v                   ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v                   ;         ;
; ../verilog/forwardingUnit.v           ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v           ;         ;
; ../verilog/frequencyDivider.v         ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v         ;         ;
; ../verilog/hazardDetection.v          ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v          ;         ;
; ../verilog/ID_EX.v                    ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v                    ;         ;
; ../verilog/IF_ID.v                    ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v                    ;         ;
; ../verilog/instructionMem.v           ; yes             ; User Wizard-Generated File             ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v           ;         ;
; ../verilog/MEM_WB.v                   ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v                   ;         ;
; ../verilog/mips32TOP.v                ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v                ;         ;
; ../verilog/mux2.v                     ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v                     ;         ;
; ../verilog/mux3.v                     ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v                     ;         ;
; ../verilog/parameters.v               ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/parameters.v               ;         ;
; ../verilog/pc.v                       ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v                       ;         ;
; ../verilog/registerFile.v             ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v             ;         ;
; ../verilog/rx.v                       ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v                       ;         ;
; ../verilog/signEx16.v                 ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v                 ;         ;
; ../verilog/signEx8.v                  ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v                  ;         ;
; ../verilog/tx.v                       ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v                       ;         ;
; ../verilog/uart.v                     ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v                     ;         ;
; ../verilog/unitControl.v              ; yes             ; User Verilog HDL File                  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v              ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;         ;
; aglobal131.inc                        ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                            ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; /opt/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; db/altsyncram_job1.tdf                ; yes             ; Auto-Generated Megafunction            ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf        ;         ;
; ../verilog/memoryInit/instruction.mif ; yes             ; Auto-Found Memory Initialization File  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif ;         ;
; db/altsyncram_3ql1.tdf                ; yes             ; Auto-Generated Megafunction            ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf        ;         ;
; ../verilog/memoryInit/data.mif        ; yes             ; Auto-Found Memory Initialization File  ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif        ;         ;
; db/decode_jsa.tdf                     ; yes             ; Auto-Generated Megafunction            ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/decode_jsa.tdf             ;         ;
; db/mux_gob.tdf                        ; yes             ; Auto-Generated Megafunction            ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/mux_gob.tdf                ;         ;
+---------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 4,390                           ;
;                                             ;                                 ;
; Total combinational functions               ; 3199                            ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 2429                            ;
;     -- 3 input functions                    ; 641                             ;
;     -- <=2 input functions                  ; 129                             ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 3002                            ;
;     -- arithmetic mode                      ; 197                             ;
;                                             ;                                 ;
; Total registers                             ; 1516                            ;
;     -- Dedicated logic registers            ; 1516                            ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 23                              ;
; Total memory bits                           ; 425984                          ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
; Maximum fan-out node                        ; frequencyDivider:divider|clkReg ;
; Maximum fan-out                             ; 1511                            ;
; Total fan-out                               ; 18888                           ;
; Average fan-out                             ; 3.89                            ;
+---------------------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |mips32TOP                                ; 3199 (7)          ; 1516 (0)     ; 425984      ; 0            ; 0       ; 0         ; 23   ; 0            ; |mips32TOP                                                                                                       ; work         ;
;    |EX_MEM:exmem|                         ; 0 (0)             ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|EX_MEM:exmem                                                                                          ; work         ;
;    |ID_EX:idex|                           ; 0 (0)             ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|ID_EX:idex                                                                                            ; work         ;
;    |IF_ID:ifid|                           ; 96 (96)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|IF_ID:ifid                                                                                            ; work         ;
;    |MEM_WB:memwb|                         ; 0 (0)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|MEM_WB:memwb                                                                                          ; work         ;
;    |adder:adderID|                        ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|adder:adderID                                                                                         ; work         ;
;    |adder:adderIF|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|adder:adderIF                                                                                         ; work         ;
;    |alu:alu|                              ; 775 (775)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|alu:alu                                                                                               ; work         ;
;    |aluControl:aluControl|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|aluControl:aluControl                                                                                 ; work         ;
;    |arbiter:arbiter|                      ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|arbiter:arbiter                                                                                       ; work         ;
;    |compare:compare|                      ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|compare:compare                                                                                       ; work         ;
;    |dataMem:dataMem|                      ; 37 (0)            ; 3 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|dataMem:dataMem                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 37 (0)            ; 3 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component                                                       ; work         ;
;          |altsyncram_3ql1:auto_generated| ; 37 (1)            ; 3 (3)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated                        ; work         ;
;             |decode_jsa:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated|decode_jsa:decode3     ; work         ;
;             |decode_jsa:rden_decode|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated|decode_jsa:rden_decode ; work         ;
;             |mux_gob:mux2|                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated|mux_gob:mux2           ; work         ;
;    |forwardingUnit:forwardUnit|           ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|forwardingUnit:forwardUnit                                                                            ; work         ;
;    |frequencyDivider:divider|             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|frequencyDivider:divider                                                                              ; work         ;
;    |hazardDetection:hazardDetection|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|hazardDetection:hazardDetection                                                                       ; work         ;
;    |instructionMem:instructionMem|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|instructionMem:instructionMem                                                                         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component                                         ; work         ;
;          |altsyncram_job1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated          ; work         ;
;    |mux2:mux2EX1|                         ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux2:mux2EX1                                                                                          ; work         ;
;    |mux3:mux3EX1|                         ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3EX1                                                                                          ; work         ;
;    |mux3:mux3EX2|                         ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3EX2                                                                                          ; work         ;
;    |mux3:mux3EX3|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3EX3                                                                                          ; work         ;
;    |mux3:mux3ID1|                         ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3ID1                                                                                          ; work         ;
;    |mux3:mux3ID2|                         ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3ID2                                                                                          ; work         ;
;    |mux3:mux3MEM1|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3MEM1                                                                                         ; work         ;
;    |mux3:mux3MEM2|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3MEM2                                                                                         ; work         ;
;    |mux3:mux3WB|                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|mux3:mux3WB                                                                                           ; work         ;
;    |pc:pc|                                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|pc:pc                                                                                                 ; work         ;
;    |registerFile:registerFile|            ; 1402 (1402)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|registerFile:registerFile                                                                             ; work         ;
;    |uart:uart0|                           ; 88 (0)            ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart0                                                                                            ; work         ;
;       |baudRate:baudrate|                 ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart0|baudRate:baudrate                                                                          ; work         ;
;       |rx:receiver|                       ; 50 (50)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart0|rx:receiver                                                                                ; work         ;
;       |tx:transmiter|                     ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart0|tx:transmiter                                                                              ; work         ;
;    |uart:uart1|                           ; 25 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart1                                                                                            ; work         ;
;       |baudRate:baudrate|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart1|baudRate:baudrate                                                                          ; work         ;
;       |tx:transmiter|                     ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|uart:uart1|tx:transmiter                                                                              ; work         ;
;    |unitControl:unitControl|              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32TOP|unitControl:unitControl                                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated|ALTSYNCRAM               ; M9K  ; Single Port ; 12288        ; 32           ; --           ; --           ; 393216 ; memoryInit/data.mif        ;
; instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768  ; memoryInit/instruction.mif ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mips32TOP|dataMem:dataMem               ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mips32TOP|instructionMem:instructionMem ; /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |mips32TOP|uart:uart1|rx:receiver|estado ;
+-----------+-----------+-----------+----------------------+
; Name      ; estado.11 ; estado.01 ; estado.10            ;
+-----------+-----------+-----------+----------------------+
; estado.01 ; 0         ; 0         ; 0                    ;
; estado.10 ; 0         ; 1         ; 1                    ;
; estado.11 ; 1         ; 1         ; 0                    ;
+-----------+-----------+-----------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |mips32TOP|uart:uart1|tx:transmiter|estado ;
+-----------+-----------+-----------+-----------+------------+
; Name      ; estado.11 ; estado.10 ; estado.01 ; estado.00  ;
+-----------+-----------+-----------+-----------+------------+
; estado.00 ; 0         ; 0         ; 0         ; 0          ;
; estado.01 ; 0         ; 0         ; 1         ; 1          ;
; estado.10 ; 0         ; 1         ; 0         ; 1          ;
; estado.11 ; 1         ; 0         ; 0         ; 1          ;
+-----------+-----------+-----------+-----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |mips32TOP|uart:uart0|rx:receiver|estado ;
+-----------+-----------+-----------+----------------------+
; Name      ; estado.11 ; estado.01 ; estado.10            ;
+-----------+-----------+-----------+----------------------+
; estado.01 ; 0         ; 0         ; 0                    ;
; estado.10 ; 0         ; 1         ; 1                    ;
; estado.11 ; 1         ; 1         ; 0                    ;
+-----------+-----------+-----------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |mips32TOP|uart:uart0|tx:transmiter|estado ;
+-----------+-----------+-----------+-----------+------------+
; Name      ; estado.11 ; estado.10 ; estado.01 ; estado.00  ;
+-----------+-----------+-----------+-----------+------------+
; estado.00 ; 0         ; 0         ; 0         ; 0          ;
; estado.01 ; 0         ; 0         ; 1         ; 1          ;
; estado.10 ; 0         ; 1         ; 0         ; 1          ;
; estado.11 ; 1         ; 0         ; 0         ; 1          ;
+-----------+-----------+-----------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |mips32TOP|arbiter:arbiter|stage0         ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; stage0.11 ; stage0.10 ; stage0.01 ; stage0.00 ;
+-----------+-----------+-----------+-----------+-----------+
; stage0.00 ; 0         ; 0         ; 0         ; 0         ;
; stage0.01 ; 0         ; 0         ; 1         ; 1         ;
; stage0.10 ; 0         ; 1         ; 0         ; 1         ;
; stage0.11 ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |mips32TOP|arbiter:arbiter|stage ;
+----------+----------+----------+-----------------+
; Name     ; stage.00 ; stage.10 ; stage.01        ;
+----------+----------+----------+-----------------+
; stage.00 ; 0        ; 0        ; 0               ;
; stage.01 ; 1        ; 0        ; 1               ;
; stage.10 ; 1        ; 1        ; 0               ;
+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |mips32TOP|frequencyDivider:divider|stage ;
+----------+------------------------------------------------+
; Name     ; stage.11                                       ;
+----------+------------------------------------------------+
; stage.01 ; 0                                              ;
; stage.11 ; 1                                              ;
+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; pc:pc|prevPc[0]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[1]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[2]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[3]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[4]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[5]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[6]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[7]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[8]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[9]                                     ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[13]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[12]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[11]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[10]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[14]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[15]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[16]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[17]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[18]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[19]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[20]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[21]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[22]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[23]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[24]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[25]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[26]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[27]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[28]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[29]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[30]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; pc:pc|prevPc[31]                                    ; hazardDetection:hazardDetection|ifIdFlush ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------+----------------------------------------------------+
; Register name                             ; Reason for Removal                                 ;
+-------------------------------------------+----------------------------------------------------+
; arbiter:arbiter|busyTx1reg                ; Stuck at GND due to stuck port data_in             ;
; arbiter:arbiter|readyRx1b                 ; Stuck at GND due to stuck port data_in             ;
; uart:uart1|rx:receiver|out_rx[0..7]       ; Lost fanout                                        ;
; uart:uart1|rx:receiver|data[0..7]         ; Lost fanout                                        ;
; ID_EX:idex|control[5]                     ; Merged with ID_EX:idex|control[0]                  ;
; ID_EX:idex|rd[4]                          ; Merged with ID_EX:idex|offset16[31]                ;
; ID_EX:idex|offset16[15..30]               ; Merged with ID_EX:idex|offset16[31]                ;
; ID_EX:idex|rd[3]                          ; Merged with ID_EX:idex|offset16[14]                ;
; ID_EX:idex|rd[2]                          ; Merged with ID_EX:idex|offset16[13]                ;
; ID_EX:idex|rd[1]                          ; Merged with ID_EX:idex|offset16[12]                ;
; ID_EX:idex|rd[0]                          ; Merged with ID_EX:idex|offset16[11]                ;
; uart:uart1|baudRate:baudrate|rx_acc[3]    ; Merged with uart:uart0|baudRate:baudrate|rx_acc[3] ;
; uart:uart1|baudRate:baudrate|rx_acc[2]    ; Merged with uart:uart0|baudRate:baudrate|rx_acc[2] ;
; uart:uart1|baudRate:baudrate|rx_acc[1]    ; Merged with uart:uart0|baudRate:baudrate|rx_acc[1] ;
; uart:uart1|baudRate:baudrate|rx_acc[0]    ; Merged with uart:uart0|baudRate:baudrate|rx_acc[0] ;
; uart:uart1|baudRate:baudrate|tx_acc[7]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[7] ;
; uart:uart1|baudRate:baudrate|tx_acc[6]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[6] ;
; uart:uart1|baudRate:baudrate|tx_acc[5]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[5] ;
; uart:uart1|baudRate:baudrate|tx_acc[4]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[4] ;
; uart:uart1|baudRate:baudrate|tx_acc[3]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[3] ;
; uart:uart1|baudRate:baudrate|tx_acc[2]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[2] ;
; uart:uart1|baudRate:baudrate|tx_acc[1]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[1] ;
; uart:uart1|baudRate:baudrate|tx_acc[0]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[0] ;
; EX_MEM:exmem|control[4]                   ; Merged with EX_MEM:exmem|control[1]                ;
; ID_EX:idex|control[4]                     ; Merged with ID_EX:idex|control[1]                  ;
; uart:uart1|tx:transmiter|estado~5         ; Lost fanout                                        ;
; uart:uart1|tx:transmiter|estado~6         ; Lost fanout                                        ;
; uart:uart0|tx:transmiter|estado~5         ; Lost fanout                                        ;
; uart:uart0|tx:transmiter|estado~6         ; Lost fanout                                        ;
; arbiter:arbiter|stage0~6                  ; Lost fanout                                        ;
; arbiter:arbiter|stage0~7                  ; Lost fanout                                        ;
; frequencyDivider:divider|stage~2          ; Lost fanout                                        ;
; uart:uart1|rx:receiver|amostra_dado[0..3] ; Lost fanout                                        ;
; uart:uart1|rx:receiver|contador[0..3]     ; Lost fanout                                        ;
; uart:uart1|rx:receiver|estado.10          ; Lost fanout                                        ;
; uart:uart1|rx:receiver|estado.01          ; Lost fanout                                        ;
; uart:uart1|rx:receiver|estado.11          ; Lost fanout                                        ;
; uart:uart0|baudRate:baudrate|rx_acc[0]    ; Merged with uart:uart0|baudRate:baudrate|tx_acc[0] ;
; Total Number of Removed Registers = 73    ;                                                    ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; arbiter:arbiter|busyTx1reg         ; Stuck at GND              ; uart:uart1|rx:receiver|out_rx[2], uart:uart1|rx:receiver|out_rx[1],             ;
;                                    ; due to stuck port data_in ; uart:uart1|rx:receiver|out_rx[0], uart:uart1|rx:receiver|out_rx[3],             ;
;                                    ;                           ; uart:uart1|rx:receiver|out_rx[4], uart:uart1|rx:receiver|out_rx[5],             ;
;                                    ;                           ; uart:uart1|rx:receiver|out_rx[6], uart:uart1|rx:receiver|out_rx[7],             ;
;                                    ;                           ; uart:uart1|rx:receiver|data[1], uart:uart1|rx:receiver|data[2],                 ;
;                                    ;                           ; uart:uart1|rx:receiver|amostra_dado[3], uart:uart1|rx:receiver|amostra_dado[0], ;
;                                    ;                           ; uart:uart1|rx:receiver|amostra_dado[1], uart:uart1|rx:receiver|amostra_dado[2], ;
;                                    ;                           ; uart:uart1|rx:receiver|estado.01, uart:uart1|rx:receiver|estado.11              ;
; uart:uart1|rx:receiver|contador[1] ; Lost Fanouts              ; uart:uart1|rx:receiver|contador[2], uart:uart1|rx:receiver|contador[3]          ;
; uart:uart1|rx:receiver|contador[0] ; Lost Fanouts              ; uart:uart1|rx:receiver|estado.10                                                ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1516  ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1399  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1058  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |mips32TOP|uart:uart1|rx:receiver|contador[0]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |mips32TOP|uart:uart0|rx:receiver|contador[3]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |mips32TOP|uart:uart1|rx:receiver|amostra_dado[0] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mips32TOP|uart:uart1|tx:transmiter|contador[0]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |mips32TOP|uart:uart0|rx:receiver|amostra_dado[0] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mips32TOP|uart:uart0|tx:transmiter|contador[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips32TOP|mux3:mux3MEM2|out                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |mips32TOP|mux3:mux3MEM1|out                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips32TOP|pc:pc|out[17]                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mips32TOP|uart:uart1|rx:receiver|estado          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mips32TOP|uart:uart0|rx:receiver|estado          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips32TOP|registerFile:registerFile|rtData[21]   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips32TOP|registerFile:registerFile|rsData[8]    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |mips32TOP|uart:uart1|tx:transmiter|Selector3     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |mips32TOP|uart:uart0|tx:transmiter|Selector3     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |mips32TOP|arbiter:arbiter|Selector6              ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |mips32TOP|alu:alu|Mux18                          ;
; 20:1               ; 7 bits    ; 91 LEs        ; 63 LEs               ; 28 LEs                 ; No         ; |mips32TOP|alu:alu|Mux9                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |mips32TOP|uart:uart1|tx:transmiter|Selector2     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |mips32TOP|uart:uart0|tx:transmiter|Selector0     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |mips32TOP|arbiter:arbiter|Selector3              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |mips32TOP|alu:alu|Mux24                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |mips32TOP|alu:alu|Mux4                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |mips32TOP|alu:alu|Mux28                          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |mips32TOP|alu:alu|Mux2                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionMem:instructionMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                     ;
+------------------------------------+----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                  ;
; WIDTH_A                            ; 32                         ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                  ;
; INIT_FILE                          ; memoryInit/instruction.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_job1            ; Untyped                                  ;
+------------------------------------+----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux2IF1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3ID3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3ID1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3ID2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3EX1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3EX2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3EX3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux2EX1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart0|baudRate:baudrate ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; RX_ACC_MAX     ; 13    ; Signed Integer                                   ;
; TX_ACC_MAX     ; 217   ; Signed Integer                                   ;
; RX_ACC_WIDTH   ; 4     ; Signed Integer                                   ;
; TX_ACC_WIDTH   ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart1|baudRate:baudrate ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; RX_ACC_MAX     ; 13    ; Signed Integer                                   ;
; TX_ACC_MAX     ; 217   ; Signed Integer                                   ;
; RX_ACC_WIDTH   ; 4     ; Signed Integer                                   ;
; TX_ACC_WIDTH   ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux2MEM1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux2MEM2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3MEM1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3MEM2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 14    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataMem:dataMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 12288                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; memoryInit/data.mif  ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ql1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3:mux3WB ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; instructionMem:instructionMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; dataMem:dataMem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 12288                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:memwb"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; pcOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux2:mux2MEM2" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; b[3..2] ; Input ; Info     ; Stuck at VCC ;
; b[7..4] ; Input ; Info     ; Stuck at GND ;
; b[1..0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux2:mux2MEM1" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; b[3..2] ; Input ; Info     ; Stuck at VCC ;
; b[7..4] ; Input ; Info     ; Stuck at GND ;
; b[1..0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart1"                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxReady ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "arbiter:arbiter" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; readyRx1 ; Input ; Info     ; Stuck at GND  ;
; busyTx1  ; Input ; Info     ; Stuck at GND  ;
+----------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "mux3:mux3EX3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; c    ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:adderIF"  ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..1] ; Input ; Info     ; Stuck at GND ;
; b[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Aug 25 16:02:06 2017
Info: Command: quartus_map --read_settings_files=on --source=../verilog/adder.v --source=../verilog/alu.v --source=../verilog/aluControl.v --source=../verilog/arbiter.v --source=../verilog/arbiter2.v --source=../verilog/arbiterTest.v --source=../verilog/baudRate.v --source=../verilog/compare.v --source=../verilog/dataMem.v --source=../verilog/EX_MEM.v --source=../verilog/forwardingUnit.v --source=../verilog/frequencyDivider.v --source=../verilog/hazardDetection.v --source=../verilog/ID_EX.v --source=../verilog/IF_ID.v --source=../verilog/instructionMem.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/mips32TOP2.v --source=../verilog/mux2.v --source=../verilog/mux3.v --source=../verilog/parameters.v --source=../verilog/pc.v --source=../verilog/RAM.v --source=../verilog/registerFile.v --source=../verilog/ROM.v --source=../verilog/ROMTest.v --source=../verilog/rx.v --source=../verilog/shiftLeft.v --source=../verilog/signEx16.v --source=../verilog/signEx8.v --source=../verilog/tx.v --source=../verilog/uart.v --source=../verilog/unitControl.v mips32
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v
    Info (12023): Found entity 1: aluControl
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v
    Info (12023): Found entity 1: arbiter2
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v
    Info (12023): Found entity 1: arbiterTest
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v
    Info (12023): Found entity 1: baudRate
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v
    Info (12023): Found entity 1: compare
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v
    Info (12023): Found entity 1: dataMem
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v
    Info (12023): Found entity 1: forwardingUnit
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v
    Info (12023): Found entity 1: frequencyDivider
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v
    Info (12023): Found entity 1: hazardDetection
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v
    Info (12023): Found entity 1: instructionMem
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v
    Info (12023): Found entity 1: mips32TOP
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v
    Info (12023): Found entity 1: mips32TOP2
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v
    Info (12023): Found entity 1: mux3
Info (12021): Found 0 design units, including 0 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v
    Info (12023): Found entity 1: registerFile
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v
    Info (12023): Found entity 1: ROMTest
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v
    Info (12023): Found entity 1: rx
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v
    Info (12023): Found entity 1: shiftLeft
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v
    Info (12023): Found entity 1: signEx16
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v
    Info (12023): Found entity 1: signEx8
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v
    Info (12023): Found entity 1: tx
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v
    Info (12023): Found entity 1: uart
Info (12021): Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v
    Info (12023): Found entity 1: unitControl
Warning (10236): Verilog HDL Implicit Net warning at arbiterTest.v(23): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at arbiterTest.v(80): created implicit net for "uart0DataSel"
Warning (10236): Verilog HDL Implicit Net warning at arbiterTest.v(81): created implicit net for "uart1DataSel"
Info (12127): Elaborating entity "mips32TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mips32TOP.v(20): object "rstIDIF" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mips32TOP.v(104): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mips32TOP.v(338): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "frequencyDivider" for hierarchy "frequencyDivider:divider"
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc"
Warning (10235): Verilog HDL Always Construct warning at pc.v(23): variable "pc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at pc.v(28): variable "prevPc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at pc.v(16): inferring latch(es) for variable "prevPc", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "prevPc[0]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[1]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[2]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[3]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[4]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[5]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[6]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[7]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[8]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[9]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[10]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[11]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[12]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[13]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[14]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[15]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[16]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[17]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[18]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[19]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[20]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[21]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[22]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[23]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[24]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[25]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[26]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[27]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[28]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[29]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[30]" at pc.v(28)
Info (10041): Inferred latch for "prevPc[31]" at pc.v(28)
Info (12128): Elaborating entity "instructionMem" for hierarchy "instructionMem:instructionMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionMem:instructionMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instructionMem:instructionMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instructionMem:instructionMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memoryInit/instruction.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_job1.tdf
    Info (12023): Found entity 1: altsyncram_job1
Info (12128): Elaborating entity "altsyncram_job1" for hierarchy "instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated"
Warning (113028): 1004 out of 1024 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 20 to 1023 are not initialized
Info (12128): Elaborating entity "adder" for hierarchy "adder:adderIF"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2IF1"
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:ifid"
Info (12128): Elaborating entity "hazardDetection" for hierarchy "hazardDetection:hazardDetection"
Warning (10230): Verilog HDL assignment warning at hazardDetection.v(17): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at hazardDetection.v(20): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "unitControl" for hierarchy "unitControl:unitControl"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux3ID3"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registerFile"
Warning (10240): Verilog HDL Always Construct warning at registerFile.v(25): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "compare" for hierarchy "compare:compare"
Warning (10230): Verilog HDL assignment warning at compare.v(12): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "signEx16" for hierarchy "signEx16:signEx16"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:idex"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux3EX3"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu"
Info (12128): Elaborating entity "aluControl" for hierarchy "aluControl:aluControl"
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "forwardingUnit:forwardUnit"
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:exmem"
Info (12128): Elaborating entity "arbiter" for hierarchy "arbiter:arbiter"
Warning (10230): Verilog HDL assignment warning at arbiter.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(29): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(33): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(34): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at arbiter.v(35): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at arbiter.v(36): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at arbiter.v(37): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at arbiter.v(41): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(42): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(44): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(45): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(47): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at arbiter.v(48): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart0"
Info (12128): Elaborating entity "baudRate" for hierarchy "uart:uart0|baudRate:baudrate"
Warning (10230): Verilog HDL assignment warning at baudRate.v(20): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at baudRate.v(27): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "tx" for hierarchy "uart:uart0|tx:transmiter"
Info (12128): Elaborating entity "rx" for hierarchy "uart:uart0|rx:receiver"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2MEM1"
Info (12128): Elaborating entity "signEx8" for hierarchy "signEx8:signExMEM1"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux3MEM2"
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dataMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataMem:dataMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dataMem:dataMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dataMem:dataMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memoryInit/data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12288"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ql1.tdf
    Info (12023): Found entity 1: altsyncram_3ql1
Info (12128): Elaborating entity "altsyncram_3ql1" for hierarchy "dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated"
Warning (113028): 16383 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 1 to 16383 are not initialized
Critical Warning (127004): Memory depth (12288) in the design file differs from memory depth (16384) in the Memory Initialization File "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" -- truncated remaining initial content value to fit RAM
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated|decode_jsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_3ql1:auto_generated|mux_gob:mux2"
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:memwb"
Warning (13012): Latch pc:pc|prevPc[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:ifid|inst[16]
Warning (13012): Latch pc:pc|prevPc[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:ifid|inst[17]
Warning (13012): Latch pc:pc|prevPc[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:ifid|inst[18]
Warning (13012): Latch pc:pc|prevPc[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:ifid|inst[19]
Warning (13012): Latch pc:pc|prevPc[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:ifid|inst[20]
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "IF_ID:ifid|pc2[0]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[0]~_emulated" and latch "IF_ID:ifid|pc2[0]~1"
    Warning (13310): Register "IF_ID:ifid|pc2[1]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[1]~_emulated" and latch "IF_ID:ifid|pc2[1]~5"
    Warning (13310): Register "IF_ID:ifid|pc2[2]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[2]~_emulated" and latch "IF_ID:ifid|pc2[2]~9"
    Warning (13310): Register "IF_ID:ifid|pc2[3]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[3]~_emulated" and latch "IF_ID:ifid|pc2[3]~13"
    Warning (13310): Register "IF_ID:ifid|pc2[4]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[4]~_emulated" and latch "IF_ID:ifid|pc2[4]~17"
    Warning (13310): Register "IF_ID:ifid|pc2[5]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[5]~_emulated" and latch "IF_ID:ifid|pc2[5]~21"
    Warning (13310): Register "IF_ID:ifid|pc2[6]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[6]~_emulated" and latch "IF_ID:ifid|pc2[6]~25"
    Warning (13310): Register "IF_ID:ifid|pc2[7]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[7]~_emulated" and latch "IF_ID:ifid|pc2[7]~29"
    Warning (13310): Register "IF_ID:ifid|pc2[8]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[8]~_emulated" and latch "IF_ID:ifid|pc2[8]~33"
    Warning (13310): Register "IF_ID:ifid|pc2[9]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[9]~_emulated" and latch "IF_ID:ifid|pc2[9]~37"
    Warning (13310): Register "IF_ID:ifid|pc2[13]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[13]~_emulated" and latch "IF_ID:ifid|pc2[13]~41"
    Warning (13310): Register "IF_ID:ifid|pc2[12]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[12]~_emulated" and latch "IF_ID:ifid|pc2[12]~45"
    Warning (13310): Register "IF_ID:ifid|pc2[11]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[11]~_emulated" and latch "IF_ID:ifid|pc2[11]~49"
    Warning (13310): Register "IF_ID:ifid|pc2[10]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[10]~_emulated" and latch "IF_ID:ifid|pc2[10]~53"
    Warning (13310): Register "IF_ID:ifid|pc2[14]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[14]~_emulated" and latch "IF_ID:ifid|pc2[14]~57"
    Warning (13310): Register "IF_ID:ifid|pc2[15]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[15]~_emulated" and latch "IF_ID:ifid|pc2[15]~61"
    Warning (13310): Register "IF_ID:ifid|pc2[16]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[16]~_emulated" and latch "IF_ID:ifid|pc2[16]~65"
    Warning (13310): Register "IF_ID:ifid|pc2[17]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[17]~_emulated" and latch "IF_ID:ifid|pc2[17]~69"
    Warning (13310): Register "IF_ID:ifid|pc2[18]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[18]~_emulated" and latch "IF_ID:ifid|pc2[18]~73"
    Warning (13310): Register "IF_ID:ifid|pc2[19]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[19]~_emulated" and latch "IF_ID:ifid|pc2[19]~77"
    Warning (13310): Register "IF_ID:ifid|pc2[20]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[20]~_emulated" and latch "IF_ID:ifid|pc2[20]~81"
    Warning (13310): Register "IF_ID:ifid|pc2[21]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[21]~_emulated" and latch "IF_ID:ifid|pc2[21]~85"
    Warning (13310): Register "IF_ID:ifid|pc2[22]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[22]~_emulated" and latch "IF_ID:ifid|pc2[22]~89"
    Warning (13310): Register "IF_ID:ifid|pc2[23]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[23]~_emulated" and latch "IF_ID:ifid|pc2[23]~93"
    Warning (13310): Register "IF_ID:ifid|pc2[24]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[24]~_emulated" and latch "IF_ID:ifid|pc2[24]~97"
    Warning (13310): Register "IF_ID:ifid|pc2[25]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[25]~_emulated" and latch "IF_ID:ifid|pc2[25]~101"
    Warning (13310): Register "IF_ID:ifid|pc2[26]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[26]~_emulated" and latch "IF_ID:ifid|pc2[26]~105"
    Warning (13310): Register "IF_ID:ifid|pc2[27]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[27]~_emulated" and latch "IF_ID:ifid|pc2[27]~109"
    Warning (13310): Register "IF_ID:ifid|pc2[28]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[28]~_emulated" and latch "IF_ID:ifid|pc2[28]~113"
    Warning (13310): Register "IF_ID:ifid|pc2[29]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[29]~_emulated" and latch "IF_ID:ifid|pc2[29]~117"
    Warning (13310): Register "IF_ID:ifid|pc2[30]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[30]~_emulated" and latch "IF_ID:ifid|pc2[30]~121"
    Warning (13310): Register "IF_ID:ifid|pc2[31]" is converted into an equivalent circuit using register "IF_ID:ifid|pc2[31]~_emulated" and latch "IF_ID:ifid|pc2[31]~125"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDM_C[0]" is stuck at GND
    Warning (13410): Pin "LEDM_C[1]" is stuck at VCC
    Warning (13410): Pin "LEDM_C[2]" is stuck at VCC
    Warning (13410): Pin "LEDM_C[3]" is stuck at VCC
    Warning (13410): Pin "LEDM_C[4]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/mips32.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Switch[0]"
    Warning (15610): No output dependent on input pin "Switch[1]"
    Warning (15610): No output dependent on input pin "Switch[2]"
    Warning (15610): No output dependent on input pin "Switch[3]"
    Warning (15610): No output dependent on input pin "PIN_E11"
Info (21057): Implemented 4693 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 4574 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Fri Aug 25 16:02:23 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/mips32.map.smsg.


