# TCL File Generated by Component Editor 18.1
# Thu Mar 21 13:49:57 CST 2019
# DO NOT MODIFY


# 
# pico_axilite "pico_axilite" v1.0
#  2019.03.21.13:49:57
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module pico_axilite
# 
set_module_property DESCRIPTION ""
set_module_property NAME pico_axilite
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME pico_axilite
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL picorv32_axi_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file picorv32_axi_wrapper.v VERILOG PATH picorv32_axi_wrapper.v TOP_LEVEL_FILE
add_fileset_file picorv32.v VERILOG PATH picorv32.v


# 
# parameters
# 
add_parameter ENABLE_COUNTERS STD_LOGIC_VECTOR 1
set_parameter_property ENABLE_COUNTERS DEFAULT_VALUE 1
set_parameter_property ENABLE_COUNTERS DISPLAY_NAME ENABLE_COUNTERS
set_parameter_property ENABLE_COUNTERS TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_COUNTERS UNITS None
set_parameter_property ENABLE_COUNTERS ALLOWED_RANGES 0:3
set_parameter_property ENABLE_COUNTERS HDL_PARAMETER true
add_parameter ENABLE_COUNTERS64 STD_LOGIC_VECTOR 1
set_parameter_property ENABLE_COUNTERS64 DEFAULT_VALUE 1
set_parameter_property ENABLE_COUNTERS64 DISPLAY_NAME ENABLE_COUNTERS64
set_parameter_property ENABLE_COUNTERS64 TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_COUNTERS64 UNITS None
set_parameter_property ENABLE_COUNTERS64 ALLOWED_RANGES 0:3
set_parameter_property ENABLE_COUNTERS64 HDL_PARAMETER true
add_parameter ENABLE_REGS_16_31 STD_LOGIC_VECTOR 1
set_parameter_property ENABLE_REGS_16_31 DEFAULT_VALUE 1
set_parameter_property ENABLE_REGS_16_31 DISPLAY_NAME ENABLE_REGS_16_31
set_parameter_property ENABLE_REGS_16_31 TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_REGS_16_31 UNITS None
set_parameter_property ENABLE_REGS_16_31 ALLOWED_RANGES 0:3
set_parameter_property ENABLE_REGS_16_31 HDL_PARAMETER true
add_parameter ENABLE_REGS_DUALPORT STD_LOGIC_VECTOR 1
set_parameter_property ENABLE_REGS_DUALPORT DEFAULT_VALUE 1
set_parameter_property ENABLE_REGS_DUALPORT DISPLAY_NAME ENABLE_REGS_DUALPORT
set_parameter_property ENABLE_REGS_DUALPORT TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_REGS_DUALPORT UNITS None
set_parameter_property ENABLE_REGS_DUALPORT ALLOWED_RANGES 0:3
set_parameter_property ENABLE_REGS_DUALPORT HDL_PARAMETER true
add_parameter TWO_STAGE_SHIFT STD_LOGIC_VECTOR 1
set_parameter_property TWO_STAGE_SHIFT DEFAULT_VALUE 1
set_parameter_property TWO_STAGE_SHIFT DISPLAY_NAME TWO_STAGE_SHIFT
set_parameter_property TWO_STAGE_SHIFT TYPE STD_LOGIC_VECTOR
set_parameter_property TWO_STAGE_SHIFT UNITS None
set_parameter_property TWO_STAGE_SHIFT ALLOWED_RANGES 0:3
set_parameter_property TWO_STAGE_SHIFT HDL_PARAMETER true
add_parameter BARREL_SHIFTER STD_LOGIC_VECTOR 0
set_parameter_property BARREL_SHIFTER DEFAULT_VALUE 0
set_parameter_property BARREL_SHIFTER DISPLAY_NAME BARREL_SHIFTER
set_parameter_property BARREL_SHIFTER TYPE STD_LOGIC_VECTOR
set_parameter_property BARREL_SHIFTER UNITS None
set_parameter_property BARREL_SHIFTER ALLOWED_RANGES 0:3
set_parameter_property BARREL_SHIFTER HDL_PARAMETER true
add_parameter TWO_CYCLE_COMPARE STD_LOGIC_VECTOR 0
set_parameter_property TWO_CYCLE_COMPARE DEFAULT_VALUE 0
set_parameter_property TWO_CYCLE_COMPARE DISPLAY_NAME TWO_CYCLE_COMPARE
set_parameter_property TWO_CYCLE_COMPARE TYPE STD_LOGIC_VECTOR
set_parameter_property TWO_CYCLE_COMPARE UNITS None
set_parameter_property TWO_CYCLE_COMPARE ALLOWED_RANGES 0:3
set_parameter_property TWO_CYCLE_COMPARE HDL_PARAMETER true
add_parameter TWO_CYCLE_ALU STD_LOGIC_VECTOR 0
set_parameter_property TWO_CYCLE_ALU DEFAULT_VALUE 0
set_parameter_property TWO_CYCLE_ALU DISPLAY_NAME TWO_CYCLE_ALU
set_parameter_property TWO_CYCLE_ALU TYPE STD_LOGIC_VECTOR
set_parameter_property TWO_CYCLE_ALU UNITS None
set_parameter_property TWO_CYCLE_ALU ALLOWED_RANGES 0:3
set_parameter_property TWO_CYCLE_ALU HDL_PARAMETER true
add_parameter COMPRESSED_ISA STD_LOGIC_VECTOR 0
set_parameter_property COMPRESSED_ISA DEFAULT_VALUE 0
set_parameter_property COMPRESSED_ISA DISPLAY_NAME COMPRESSED_ISA
set_parameter_property COMPRESSED_ISA TYPE STD_LOGIC_VECTOR
set_parameter_property COMPRESSED_ISA UNITS None
set_parameter_property COMPRESSED_ISA ALLOWED_RANGES 0:3
set_parameter_property COMPRESSED_ISA HDL_PARAMETER true
add_parameter CATCH_MISALIGN STD_LOGIC_VECTOR 1
set_parameter_property CATCH_MISALIGN DEFAULT_VALUE 1
set_parameter_property CATCH_MISALIGN DISPLAY_NAME CATCH_MISALIGN
set_parameter_property CATCH_MISALIGN TYPE STD_LOGIC_VECTOR
set_parameter_property CATCH_MISALIGN UNITS None
set_parameter_property CATCH_MISALIGN ALLOWED_RANGES 0:3
set_parameter_property CATCH_MISALIGN HDL_PARAMETER true
add_parameter CATCH_ILLINSN STD_LOGIC_VECTOR 1
set_parameter_property CATCH_ILLINSN DEFAULT_VALUE 1
set_parameter_property CATCH_ILLINSN DISPLAY_NAME CATCH_ILLINSN
set_parameter_property CATCH_ILLINSN TYPE STD_LOGIC_VECTOR
set_parameter_property CATCH_ILLINSN UNITS None
set_parameter_property CATCH_ILLINSN ALLOWED_RANGES 0:3
set_parameter_property CATCH_ILLINSN HDL_PARAMETER true
add_parameter ENABLE_PCPI STD_LOGIC_VECTOR 0
set_parameter_property ENABLE_PCPI DEFAULT_VALUE 0
set_parameter_property ENABLE_PCPI DISPLAY_NAME ENABLE_PCPI
set_parameter_property ENABLE_PCPI TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_PCPI UNITS None
set_parameter_property ENABLE_PCPI ALLOWED_RANGES 0:3
set_parameter_property ENABLE_PCPI HDL_PARAMETER true
add_parameter ENABLE_MUL STD_LOGIC_VECTOR 0
set_parameter_property ENABLE_MUL DEFAULT_VALUE 0
set_parameter_property ENABLE_MUL DISPLAY_NAME ENABLE_MUL
set_parameter_property ENABLE_MUL TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_MUL UNITS None
set_parameter_property ENABLE_MUL ALLOWED_RANGES 0:3
set_parameter_property ENABLE_MUL HDL_PARAMETER true
add_parameter ENABLE_FAST_MUL STD_LOGIC_VECTOR 0
set_parameter_property ENABLE_FAST_MUL DEFAULT_VALUE 0
set_parameter_property ENABLE_FAST_MUL DISPLAY_NAME ENABLE_FAST_MUL
set_parameter_property ENABLE_FAST_MUL TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_FAST_MUL UNITS None
set_parameter_property ENABLE_FAST_MUL ALLOWED_RANGES 0:3
set_parameter_property ENABLE_FAST_MUL HDL_PARAMETER true
add_parameter ENABLE_DIV STD_LOGIC_VECTOR 0
set_parameter_property ENABLE_DIV DEFAULT_VALUE 0
set_parameter_property ENABLE_DIV DISPLAY_NAME ENABLE_DIV
set_parameter_property ENABLE_DIV TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_DIV UNITS None
set_parameter_property ENABLE_DIV ALLOWED_RANGES 0:3
set_parameter_property ENABLE_DIV HDL_PARAMETER true
add_parameter ENABLE_IRQ STD_LOGIC_VECTOR 0
set_parameter_property ENABLE_IRQ DEFAULT_VALUE 0
set_parameter_property ENABLE_IRQ DISPLAY_NAME ENABLE_IRQ
set_parameter_property ENABLE_IRQ TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_IRQ UNITS None
set_parameter_property ENABLE_IRQ ALLOWED_RANGES 0:3
set_parameter_property ENABLE_IRQ HDL_PARAMETER true
add_parameter ENABLE_IRQ_QREGS STD_LOGIC_VECTOR 1
set_parameter_property ENABLE_IRQ_QREGS DEFAULT_VALUE 1
set_parameter_property ENABLE_IRQ_QREGS DISPLAY_NAME ENABLE_IRQ_QREGS
set_parameter_property ENABLE_IRQ_QREGS TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_IRQ_QREGS UNITS None
set_parameter_property ENABLE_IRQ_QREGS ALLOWED_RANGES 0:3
set_parameter_property ENABLE_IRQ_QREGS HDL_PARAMETER true
add_parameter ENABLE_IRQ_TIMER STD_LOGIC_VECTOR 1
set_parameter_property ENABLE_IRQ_TIMER DEFAULT_VALUE 1
set_parameter_property ENABLE_IRQ_TIMER DISPLAY_NAME ENABLE_IRQ_TIMER
set_parameter_property ENABLE_IRQ_TIMER TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_IRQ_TIMER UNITS None
set_parameter_property ENABLE_IRQ_TIMER ALLOWED_RANGES 0:3
set_parameter_property ENABLE_IRQ_TIMER HDL_PARAMETER true
add_parameter ENABLE_TRACE STD_LOGIC_VECTOR 0
set_parameter_property ENABLE_TRACE DEFAULT_VALUE 0
set_parameter_property ENABLE_TRACE DISPLAY_NAME ENABLE_TRACE
set_parameter_property ENABLE_TRACE TYPE STD_LOGIC_VECTOR
set_parameter_property ENABLE_TRACE UNITS None
set_parameter_property ENABLE_TRACE ALLOWED_RANGES 0:3
set_parameter_property ENABLE_TRACE HDL_PARAMETER true
add_parameter REGS_INIT_ZERO STD_LOGIC_VECTOR 0
set_parameter_property REGS_INIT_ZERO DEFAULT_VALUE 0
set_parameter_property REGS_INIT_ZERO DISPLAY_NAME REGS_INIT_ZERO
set_parameter_property REGS_INIT_ZERO TYPE STD_LOGIC_VECTOR
set_parameter_property REGS_INIT_ZERO UNITS None
set_parameter_property REGS_INIT_ZERO ALLOWED_RANGES 0:3
set_parameter_property REGS_INIT_ZERO HDL_PARAMETER true
add_parameter MASKED_IRQ STD_LOGIC_VECTOR 0
set_parameter_property MASKED_IRQ DEFAULT_VALUE 0
set_parameter_property MASKED_IRQ DISPLAY_NAME MASKED_IRQ
set_parameter_property MASKED_IRQ TYPE STD_LOGIC_VECTOR
set_parameter_property MASKED_IRQ UNITS None
set_parameter_property MASKED_IRQ ALLOWED_RANGES 0:17179869183
set_parameter_property MASKED_IRQ HDL_PARAMETER true
add_parameter LATCHED_IRQ STD_LOGIC_VECTOR 4294967295
set_parameter_property LATCHED_IRQ DEFAULT_VALUE 4294967295
set_parameter_property LATCHED_IRQ DISPLAY_NAME LATCHED_IRQ
set_parameter_property LATCHED_IRQ TYPE STD_LOGIC_VECTOR
set_parameter_property LATCHED_IRQ UNITS None
set_parameter_property LATCHED_IRQ ALLOWED_RANGES 0:17179869183
set_parameter_property LATCHED_IRQ HDL_PARAMETER true
add_parameter PROGADDR_RESET STD_LOGIC_VECTOR 0
set_parameter_property PROGADDR_RESET DEFAULT_VALUE 0
set_parameter_property PROGADDR_RESET DISPLAY_NAME PROGADDR_RESET
set_parameter_property PROGADDR_RESET TYPE STD_LOGIC_VECTOR
set_parameter_property PROGADDR_RESET UNITS None
set_parameter_property PROGADDR_RESET ALLOWED_RANGES 0:17179869183
set_parameter_property PROGADDR_RESET HDL_PARAMETER true
add_parameter PROGADDR_IRQ STD_LOGIC_VECTOR 16
set_parameter_property PROGADDR_IRQ DEFAULT_VALUE 16
set_parameter_property PROGADDR_IRQ DISPLAY_NAME PROGADDR_IRQ
set_parameter_property PROGADDR_IRQ TYPE STD_LOGIC_VECTOR
set_parameter_property PROGADDR_IRQ UNITS None
set_parameter_property PROGADDR_IRQ ALLOWED_RANGES 0:17179869183
set_parameter_property PROGADDR_IRQ HDL_PARAMETER true
add_parameter STACKADDR STD_LOGIC_VECTOR 4294967295
set_parameter_property STACKADDR DEFAULT_VALUE 4294967295
set_parameter_property STACKADDR DISPLAY_NAME STACKADDR
set_parameter_property STACKADDR TYPE STD_LOGIC_VECTOR
set_parameter_property STACKADDR UNITS None
set_parameter_property STACKADDR ALLOWED_RANGES 0:17179869183
set_parameter_property STACKADDR HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rsi_resetn reset_n Input 1


# 
# connection point conduit_end_0
# 
add_interface conduit_end_0 conduit end
set_interface_property conduit_end_0 associatedClock clock
set_interface_property conduit_end_0 associatedReset ""
set_interface_property conduit_end_0 ENABLED true
set_interface_property conduit_end_0 EXPORT_OF ""
set_interface_property conduit_end_0 PORT_NAME_MAP ""
set_interface_property conduit_end_0 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_0 SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_0 coe_trap export Output 1


# 
# connection point interrupt_receiver_0
# 
add_interface interrupt_receiver_0 interrupt start
set_interface_property interrupt_receiver_0 associatedAddressablePoint ""
set_interface_property interrupt_receiver_0 associatedClock clock
set_interface_property interrupt_receiver_0 irqScheme INDIVIDUAL_REQUESTS
set_interface_property interrupt_receiver_0 ENABLED true
set_interface_property interrupt_receiver_0 EXPORT_OF ""
set_interface_property interrupt_receiver_0 PORT_NAME_MAP ""
set_interface_property interrupt_receiver_0 CMSIS_SVD_VARIABLES ""
set_interface_property interrupt_receiver_0 SVD_ADDRESS_GROUP ""

add_interface_port interrupt_receiver_0 inr_irq irq Input 32


# 
# connection point altera_axi4lite_master
# 
add_interface altera_axi4lite_master axi4lite start
set_interface_property altera_axi4lite_master associatedClock clock
set_interface_property altera_axi4lite_master associatedReset reset
set_interface_property altera_axi4lite_master readIssuingCapability 1
set_interface_property altera_axi4lite_master writeIssuingCapability 1
set_interface_property altera_axi4lite_master combinedIssuingCapability 1
set_interface_property altera_axi4lite_master ENABLED true
set_interface_property altera_axi4lite_master EXPORT_OF ""
set_interface_property altera_axi4lite_master PORT_NAME_MAP ""
set_interface_property altera_axi4lite_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4lite_master SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4lite_master axm_awvalid awvalid Output 1
add_interface_port altera_axi4lite_master axm_awready awready Input 1
add_interface_port altera_axi4lite_master axm_awaddr awaddr Output 32
add_interface_port altera_axi4lite_master axm_awprot awprot Output 3
add_interface_port altera_axi4lite_master axm_wvalid wvalid Output 1
add_interface_port altera_axi4lite_master axm_wready wready Input 1
add_interface_port altera_axi4lite_master axm_wdata wdata Output 32
add_interface_port altera_axi4lite_master axm_wstrb wstrb Output 4
add_interface_port altera_axi4lite_master axm_bvalid bvalid Input 1
add_interface_port altera_axi4lite_master axm_bresp bresp Input 2
add_interface_port altera_axi4lite_master axm_bready bready Output 1
add_interface_port altera_axi4lite_master axm_arvalid arvalid Output 1
add_interface_port altera_axi4lite_master axm_arready arready Input 1
add_interface_port altera_axi4lite_master axm_araddr araddr Output 32
add_interface_port altera_axi4lite_master axm_arprot arprot Output 3
add_interface_port altera_axi4lite_master axm_rvalid rvalid Input 1
add_interface_port altera_axi4lite_master axm_rresp rresp Input 2
add_interface_port altera_axi4lite_master axm_rready rready Output 1
add_interface_port altera_axi4lite_master axm_rdata rdata Input 32

