
ece477-i2c-integrated-nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08006bac  08006bac  00016bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fa8  08006fa8  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08006fa8  08006fa8  00016fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fb0  08006fb0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fb0  08006fb0  00016fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fb4  08006fb4  00016fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  20000084  0800703c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  0800703c  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012bea  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da9  00000000  00000000  00032c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  00035a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb0  00000000  00000000  00036a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015fcf  00000000  00000000  000378e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c08  00000000  00000000  0004d8b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000815a6  00000000  00000000  000614bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e2a65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c4c  00000000  00000000  000e2ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006b94 	.word	0x08006b94

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	08006b94 	.word	0x08006b94

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f001 fe24 	bl	8001f1c <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f001 fe1f 	bl	8001f1c <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_fadd>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	4646      	mov	r6, r8
 800044c:	46d6      	mov	lr, sl
 800044e:	464f      	mov	r7, r9
 8000450:	024d      	lsls	r5, r1, #9
 8000452:	0242      	lsls	r2, r0, #9
 8000454:	b5c0      	push	{r6, r7, lr}
 8000456:	0a52      	lsrs	r2, r2, #9
 8000458:	0a6e      	lsrs	r6, r5, #9
 800045a:	0047      	lsls	r7, r0, #1
 800045c:	46b0      	mov	r8, r6
 800045e:	0e3f      	lsrs	r7, r7, #24
 8000460:	004e      	lsls	r6, r1, #1
 8000462:	0fc4      	lsrs	r4, r0, #31
 8000464:	00d0      	lsls	r0, r2, #3
 8000466:	4694      	mov	ip, r2
 8000468:	003b      	movs	r3, r7
 800046a:	4682      	mov	sl, r0
 800046c:	0e36      	lsrs	r6, r6, #24
 800046e:	0fc9      	lsrs	r1, r1, #31
 8000470:	09ad      	lsrs	r5, r5, #6
 8000472:	428c      	cmp	r4, r1
 8000474:	d06d      	beq.n	8000552 <__aeabi_fadd+0x10a>
 8000476:	1bb8      	subs	r0, r7, r6
 8000478:	4681      	mov	r9, r0
 800047a:	2800      	cmp	r0, #0
 800047c:	dd4d      	ble.n	800051a <__aeabi_fadd+0xd2>
 800047e:	2e00      	cmp	r6, #0
 8000480:	d100      	bne.n	8000484 <__aeabi_fadd+0x3c>
 8000482:	e088      	b.n	8000596 <__aeabi_fadd+0x14e>
 8000484:	2fff      	cmp	r7, #255	; 0xff
 8000486:	d05a      	beq.n	800053e <__aeabi_fadd+0xf6>
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	04db      	lsls	r3, r3, #19
 800048c:	431d      	orrs	r5, r3
 800048e:	464b      	mov	r3, r9
 8000490:	2201      	movs	r2, #1
 8000492:	2b1b      	cmp	r3, #27
 8000494:	dc0a      	bgt.n	80004ac <__aeabi_fadd+0x64>
 8000496:	002b      	movs	r3, r5
 8000498:	464a      	mov	r2, r9
 800049a:	4649      	mov	r1, r9
 800049c:	40d3      	lsrs	r3, r2
 800049e:	2220      	movs	r2, #32
 80004a0:	1a52      	subs	r2, r2, r1
 80004a2:	4095      	lsls	r5, r2
 80004a4:	002a      	movs	r2, r5
 80004a6:	1e55      	subs	r5, r2, #1
 80004a8:	41aa      	sbcs	r2, r5
 80004aa:	431a      	orrs	r2, r3
 80004ac:	4653      	mov	r3, sl
 80004ae:	1a9a      	subs	r2, r3, r2
 80004b0:	0153      	lsls	r3, r2, #5
 80004b2:	d400      	bmi.n	80004b6 <__aeabi_fadd+0x6e>
 80004b4:	e0b9      	b.n	800062a <__aeabi_fadd+0x1e2>
 80004b6:	0192      	lsls	r2, r2, #6
 80004b8:	0996      	lsrs	r6, r2, #6
 80004ba:	0030      	movs	r0, r6
 80004bc:	f001 fd10 	bl	8001ee0 <__clzsi2>
 80004c0:	3805      	subs	r0, #5
 80004c2:	4086      	lsls	r6, r0
 80004c4:	4287      	cmp	r7, r0
 80004c6:	dd00      	ble.n	80004ca <__aeabi_fadd+0x82>
 80004c8:	e0d4      	b.n	8000674 <__aeabi_fadd+0x22c>
 80004ca:	0033      	movs	r3, r6
 80004cc:	1bc7      	subs	r7, r0, r7
 80004ce:	2020      	movs	r0, #32
 80004d0:	3701      	adds	r7, #1
 80004d2:	40fb      	lsrs	r3, r7
 80004d4:	1bc7      	subs	r7, r0, r7
 80004d6:	40be      	lsls	r6, r7
 80004d8:	0032      	movs	r2, r6
 80004da:	1e56      	subs	r6, r2, #1
 80004dc:	41b2      	sbcs	r2, r6
 80004de:	2700      	movs	r7, #0
 80004e0:	431a      	orrs	r2, r3
 80004e2:	0753      	lsls	r3, r2, #29
 80004e4:	d004      	beq.n	80004f0 <__aeabi_fadd+0xa8>
 80004e6:	230f      	movs	r3, #15
 80004e8:	4013      	ands	r3, r2
 80004ea:	2b04      	cmp	r3, #4
 80004ec:	d000      	beq.n	80004f0 <__aeabi_fadd+0xa8>
 80004ee:	3204      	adds	r2, #4
 80004f0:	0153      	lsls	r3, r2, #5
 80004f2:	d400      	bmi.n	80004f6 <__aeabi_fadd+0xae>
 80004f4:	e09c      	b.n	8000630 <__aeabi_fadd+0x1e8>
 80004f6:	1c7b      	adds	r3, r7, #1
 80004f8:	2ffe      	cmp	r7, #254	; 0xfe
 80004fa:	d100      	bne.n	80004fe <__aeabi_fadd+0xb6>
 80004fc:	e09a      	b.n	8000634 <__aeabi_fadd+0x1ec>
 80004fe:	0192      	lsls	r2, r2, #6
 8000500:	0a52      	lsrs	r2, r2, #9
 8000502:	4694      	mov	ip, r2
 8000504:	b2db      	uxtb	r3, r3
 8000506:	05d8      	lsls	r0, r3, #23
 8000508:	4663      	mov	r3, ip
 800050a:	07e4      	lsls	r4, r4, #31
 800050c:	4318      	orrs	r0, r3
 800050e:	4320      	orrs	r0, r4
 8000510:	bce0      	pop	{r5, r6, r7}
 8000512:	46ba      	mov	sl, r7
 8000514:	46b1      	mov	r9, r6
 8000516:	46a8      	mov	r8, r5
 8000518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800051a:	2800      	cmp	r0, #0
 800051c:	d049      	beq.n	80005b2 <__aeabi_fadd+0x16a>
 800051e:	1bf3      	subs	r3, r6, r7
 8000520:	2f00      	cmp	r7, #0
 8000522:	d000      	beq.n	8000526 <__aeabi_fadd+0xde>
 8000524:	e0b6      	b.n	8000694 <__aeabi_fadd+0x24c>
 8000526:	4652      	mov	r2, sl
 8000528:	2a00      	cmp	r2, #0
 800052a:	d060      	beq.n	80005ee <__aeabi_fadd+0x1a6>
 800052c:	3b01      	subs	r3, #1
 800052e:	2b00      	cmp	r3, #0
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0xec>
 8000532:	e0fc      	b.n	800072e <__aeabi_fadd+0x2e6>
 8000534:	2eff      	cmp	r6, #255	; 0xff
 8000536:	d000      	beq.n	800053a <__aeabi_fadd+0xf2>
 8000538:	e0b4      	b.n	80006a4 <__aeabi_fadd+0x25c>
 800053a:	000c      	movs	r4, r1
 800053c:	4642      	mov	r2, r8
 800053e:	2a00      	cmp	r2, #0
 8000540:	d078      	beq.n	8000634 <__aeabi_fadd+0x1ec>
 8000542:	2080      	movs	r0, #128	; 0x80
 8000544:	03c0      	lsls	r0, r0, #15
 8000546:	4310      	orrs	r0, r2
 8000548:	0242      	lsls	r2, r0, #9
 800054a:	0a53      	lsrs	r3, r2, #9
 800054c:	469c      	mov	ip, r3
 800054e:	23ff      	movs	r3, #255	; 0xff
 8000550:	e7d9      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000552:	1bb9      	subs	r1, r7, r6
 8000554:	2900      	cmp	r1, #0
 8000556:	dd71      	ble.n	800063c <__aeabi_fadd+0x1f4>
 8000558:	2e00      	cmp	r6, #0
 800055a:	d03f      	beq.n	80005dc <__aeabi_fadd+0x194>
 800055c:	2fff      	cmp	r7, #255	; 0xff
 800055e:	d0ee      	beq.n	800053e <__aeabi_fadd+0xf6>
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	04db      	lsls	r3, r3, #19
 8000564:	431d      	orrs	r5, r3
 8000566:	2201      	movs	r2, #1
 8000568:	291b      	cmp	r1, #27
 800056a:	dc07      	bgt.n	800057c <__aeabi_fadd+0x134>
 800056c:	002a      	movs	r2, r5
 800056e:	2320      	movs	r3, #32
 8000570:	40ca      	lsrs	r2, r1
 8000572:	1a59      	subs	r1, r3, r1
 8000574:	408d      	lsls	r5, r1
 8000576:	1e6b      	subs	r3, r5, #1
 8000578:	419d      	sbcs	r5, r3
 800057a:	432a      	orrs	r2, r5
 800057c:	4452      	add	r2, sl
 800057e:	0153      	lsls	r3, r2, #5
 8000580:	d553      	bpl.n	800062a <__aeabi_fadd+0x1e2>
 8000582:	3701      	adds	r7, #1
 8000584:	2fff      	cmp	r7, #255	; 0xff
 8000586:	d055      	beq.n	8000634 <__aeabi_fadd+0x1ec>
 8000588:	2301      	movs	r3, #1
 800058a:	497b      	ldr	r1, [pc, #492]	; (8000778 <__aeabi_fadd+0x330>)
 800058c:	4013      	ands	r3, r2
 800058e:	0852      	lsrs	r2, r2, #1
 8000590:	400a      	ands	r2, r1
 8000592:	431a      	orrs	r2, r3
 8000594:	e7a5      	b.n	80004e2 <__aeabi_fadd+0x9a>
 8000596:	2d00      	cmp	r5, #0
 8000598:	d02c      	beq.n	80005f4 <__aeabi_fadd+0x1ac>
 800059a:	2301      	movs	r3, #1
 800059c:	425b      	negs	r3, r3
 800059e:	469c      	mov	ip, r3
 80005a0:	44e1      	add	r9, ip
 80005a2:	464b      	mov	r3, r9
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x162>
 80005a8:	e0ad      	b.n	8000706 <__aeabi_fadd+0x2be>
 80005aa:	2fff      	cmp	r7, #255	; 0xff
 80005ac:	d000      	beq.n	80005b0 <__aeabi_fadd+0x168>
 80005ae:	e76e      	b.n	800048e <__aeabi_fadd+0x46>
 80005b0:	e7c5      	b.n	800053e <__aeabi_fadd+0xf6>
 80005b2:	20fe      	movs	r0, #254	; 0xfe
 80005b4:	1c7e      	adds	r6, r7, #1
 80005b6:	4230      	tst	r0, r6
 80005b8:	d160      	bne.n	800067c <__aeabi_fadd+0x234>
 80005ba:	2f00      	cmp	r7, #0
 80005bc:	d000      	beq.n	80005c0 <__aeabi_fadd+0x178>
 80005be:	e093      	b.n	80006e8 <__aeabi_fadd+0x2a0>
 80005c0:	4652      	mov	r2, sl
 80005c2:	2a00      	cmp	r2, #0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_fadd+0x180>
 80005c6:	e0b6      	b.n	8000736 <__aeabi_fadd+0x2ee>
 80005c8:	2d00      	cmp	r5, #0
 80005ca:	d09c      	beq.n	8000506 <__aeabi_fadd+0xbe>
 80005cc:	1b52      	subs	r2, r2, r5
 80005ce:	0150      	lsls	r0, r2, #5
 80005d0:	d400      	bmi.n	80005d4 <__aeabi_fadd+0x18c>
 80005d2:	e0c3      	b.n	800075c <__aeabi_fadd+0x314>
 80005d4:	4653      	mov	r3, sl
 80005d6:	000c      	movs	r4, r1
 80005d8:	1aea      	subs	r2, r5, r3
 80005da:	e782      	b.n	80004e2 <__aeabi_fadd+0x9a>
 80005dc:	2d00      	cmp	r5, #0
 80005de:	d009      	beq.n	80005f4 <__aeabi_fadd+0x1ac>
 80005e0:	3901      	subs	r1, #1
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x1a0>
 80005e6:	e08b      	b.n	8000700 <__aeabi_fadd+0x2b8>
 80005e8:	2fff      	cmp	r7, #255	; 0xff
 80005ea:	d1bc      	bne.n	8000566 <__aeabi_fadd+0x11e>
 80005ec:	e7a7      	b.n	800053e <__aeabi_fadd+0xf6>
 80005ee:	000c      	movs	r4, r1
 80005f0:	4642      	mov	r2, r8
 80005f2:	0037      	movs	r7, r6
 80005f4:	2fff      	cmp	r7, #255	; 0xff
 80005f6:	d0a2      	beq.n	800053e <__aeabi_fadd+0xf6>
 80005f8:	0252      	lsls	r2, r2, #9
 80005fa:	0a53      	lsrs	r3, r2, #9
 80005fc:	469c      	mov	ip, r3
 80005fe:	b2fb      	uxtb	r3, r7
 8000600:	e781      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000602:	21fe      	movs	r1, #254	; 0xfe
 8000604:	3701      	adds	r7, #1
 8000606:	4239      	tst	r1, r7
 8000608:	d165      	bne.n	80006d6 <__aeabi_fadd+0x28e>
 800060a:	2b00      	cmp	r3, #0
 800060c:	d17e      	bne.n	800070c <__aeabi_fadd+0x2c4>
 800060e:	2800      	cmp	r0, #0
 8000610:	d100      	bne.n	8000614 <__aeabi_fadd+0x1cc>
 8000612:	e0aa      	b.n	800076a <__aeabi_fadd+0x322>
 8000614:	2d00      	cmp	r5, #0
 8000616:	d100      	bne.n	800061a <__aeabi_fadd+0x1d2>
 8000618:	e775      	b.n	8000506 <__aeabi_fadd+0xbe>
 800061a:	002a      	movs	r2, r5
 800061c:	4452      	add	r2, sl
 800061e:	2700      	movs	r7, #0
 8000620:	0153      	lsls	r3, r2, #5
 8000622:	d502      	bpl.n	800062a <__aeabi_fadd+0x1e2>
 8000624:	4b55      	ldr	r3, [pc, #340]	; (800077c <__aeabi_fadd+0x334>)
 8000626:	3701      	adds	r7, #1
 8000628:	401a      	ands	r2, r3
 800062a:	0753      	lsls	r3, r2, #29
 800062c:	d000      	beq.n	8000630 <__aeabi_fadd+0x1e8>
 800062e:	e75a      	b.n	80004e6 <__aeabi_fadd+0x9e>
 8000630:	08d2      	lsrs	r2, r2, #3
 8000632:	e7df      	b.n	80005f4 <__aeabi_fadd+0x1ac>
 8000634:	2200      	movs	r2, #0
 8000636:	23ff      	movs	r3, #255	; 0xff
 8000638:	4694      	mov	ip, r2
 800063a:	e764      	b.n	8000506 <__aeabi_fadd+0xbe>
 800063c:	2900      	cmp	r1, #0
 800063e:	d0e0      	beq.n	8000602 <__aeabi_fadd+0x1ba>
 8000640:	1bf3      	subs	r3, r6, r7
 8000642:	2f00      	cmp	r7, #0
 8000644:	d03e      	beq.n	80006c4 <__aeabi_fadd+0x27c>
 8000646:	2eff      	cmp	r6, #255	; 0xff
 8000648:	d100      	bne.n	800064c <__aeabi_fadd+0x204>
 800064a:	e777      	b.n	800053c <__aeabi_fadd+0xf4>
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	0001      	movs	r1, r0
 8000650:	04d2      	lsls	r2, r2, #19
 8000652:	4311      	orrs	r1, r2
 8000654:	468a      	mov	sl, r1
 8000656:	2201      	movs	r2, #1
 8000658:	2b1b      	cmp	r3, #27
 800065a:	dc08      	bgt.n	800066e <__aeabi_fadd+0x226>
 800065c:	4652      	mov	r2, sl
 800065e:	2120      	movs	r1, #32
 8000660:	4650      	mov	r0, sl
 8000662:	40da      	lsrs	r2, r3
 8000664:	1acb      	subs	r3, r1, r3
 8000666:	4098      	lsls	r0, r3
 8000668:	1e43      	subs	r3, r0, #1
 800066a:	4198      	sbcs	r0, r3
 800066c:	4302      	orrs	r2, r0
 800066e:	0037      	movs	r7, r6
 8000670:	1952      	adds	r2, r2, r5
 8000672:	e784      	b.n	800057e <__aeabi_fadd+0x136>
 8000674:	4a41      	ldr	r2, [pc, #260]	; (800077c <__aeabi_fadd+0x334>)
 8000676:	1a3f      	subs	r7, r7, r0
 8000678:	4032      	ands	r2, r6
 800067a:	e732      	b.n	80004e2 <__aeabi_fadd+0x9a>
 800067c:	4653      	mov	r3, sl
 800067e:	1b5e      	subs	r6, r3, r5
 8000680:	0173      	lsls	r3, r6, #5
 8000682:	d42d      	bmi.n	80006e0 <__aeabi_fadd+0x298>
 8000684:	2e00      	cmp	r6, #0
 8000686:	d000      	beq.n	800068a <__aeabi_fadd+0x242>
 8000688:	e717      	b.n	80004ba <__aeabi_fadd+0x72>
 800068a:	2200      	movs	r2, #0
 800068c:	2400      	movs	r4, #0
 800068e:	2300      	movs	r3, #0
 8000690:	4694      	mov	ip, r2
 8000692:	e738      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000694:	2eff      	cmp	r6, #255	; 0xff
 8000696:	d100      	bne.n	800069a <__aeabi_fadd+0x252>
 8000698:	e74f      	b.n	800053a <__aeabi_fadd+0xf2>
 800069a:	2280      	movs	r2, #128	; 0x80
 800069c:	4650      	mov	r0, sl
 800069e:	04d2      	lsls	r2, r2, #19
 80006a0:	4310      	orrs	r0, r2
 80006a2:	4682      	mov	sl, r0
 80006a4:	2201      	movs	r2, #1
 80006a6:	2b1b      	cmp	r3, #27
 80006a8:	dc08      	bgt.n	80006bc <__aeabi_fadd+0x274>
 80006aa:	4652      	mov	r2, sl
 80006ac:	2420      	movs	r4, #32
 80006ae:	4650      	mov	r0, sl
 80006b0:	40da      	lsrs	r2, r3
 80006b2:	1ae3      	subs	r3, r4, r3
 80006b4:	4098      	lsls	r0, r3
 80006b6:	1e43      	subs	r3, r0, #1
 80006b8:	4198      	sbcs	r0, r3
 80006ba:	4302      	orrs	r2, r0
 80006bc:	000c      	movs	r4, r1
 80006be:	0037      	movs	r7, r6
 80006c0:	1aaa      	subs	r2, r5, r2
 80006c2:	e6f5      	b.n	80004b0 <__aeabi_fadd+0x68>
 80006c4:	2800      	cmp	r0, #0
 80006c6:	d093      	beq.n	80005f0 <__aeabi_fadd+0x1a8>
 80006c8:	3b01      	subs	r3, #1
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d04f      	beq.n	800076e <__aeabi_fadd+0x326>
 80006ce:	2eff      	cmp	r6, #255	; 0xff
 80006d0:	d1c1      	bne.n	8000656 <__aeabi_fadd+0x20e>
 80006d2:	4642      	mov	r2, r8
 80006d4:	e733      	b.n	800053e <__aeabi_fadd+0xf6>
 80006d6:	2fff      	cmp	r7, #255	; 0xff
 80006d8:	d0ac      	beq.n	8000634 <__aeabi_fadd+0x1ec>
 80006da:	4455      	add	r5, sl
 80006dc:	086a      	lsrs	r2, r5, #1
 80006de:	e7a4      	b.n	800062a <__aeabi_fadd+0x1e2>
 80006e0:	4653      	mov	r3, sl
 80006e2:	000c      	movs	r4, r1
 80006e4:	1aee      	subs	r6, r5, r3
 80006e6:	e6e8      	b.n	80004ba <__aeabi_fadd+0x72>
 80006e8:	4653      	mov	r3, sl
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d128      	bne.n	8000740 <__aeabi_fadd+0x2f8>
 80006ee:	2d00      	cmp	r5, #0
 80006f0:	d000      	beq.n	80006f4 <__aeabi_fadd+0x2ac>
 80006f2:	e722      	b.n	800053a <__aeabi_fadd+0xf2>
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	03db      	lsls	r3, r3, #15
 80006f8:	469c      	mov	ip, r3
 80006fa:	2400      	movs	r4, #0
 80006fc:	23ff      	movs	r3, #255	; 0xff
 80006fe:	e702      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000700:	002a      	movs	r2, r5
 8000702:	4452      	add	r2, sl
 8000704:	e73b      	b.n	800057e <__aeabi_fadd+0x136>
 8000706:	4653      	mov	r3, sl
 8000708:	1b5a      	subs	r2, r3, r5
 800070a:	e6d1      	b.n	80004b0 <__aeabi_fadd+0x68>
 800070c:	2800      	cmp	r0, #0
 800070e:	d100      	bne.n	8000712 <__aeabi_fadd+0x2ca>
 8000710:	e714      	b.n	800053c <__aeabi_fadd+0xf4>
 8000712:	2d00      	cmp	r5, #0
 8000714:	d100      	bne.n	8000718 <__aeabi_fadd+0x2d0>
 8000716:	e712      	b.n	800053e <__aeabi_fadd+0xf6>
 8000718:	2380      	movs	r3, #128	; 0x80
 800071a:	03db      	lsls	r3, r3, #15
 800071c:	421a      	tst	r2, r3
 800071e:	d100      	bne.n	8000722 <__aeabi_fadd+0x2da>
 8000720:	e70d      	b.n	800053e <__aeabi_fadd+0xf6>
 8000722:	4641      	mov	r1, r8
 8000724:	4219      	tst	r1, r3
 8000726:	d000      	beq.n	800072a <__aeabi_fadd+0x2e2>
 8000728:	e709      	b.n	800053e <__aeabi_fadd+0xf6>
 800072a:	4642      	mov	r2, r8
 800072c:	e707      	b.n	800053e <__aeabi_fadd+0xf6>
 800072e:	000c      	movs	r4, r1
 8000730:	0037      	movs	r7, r6
 8000732:	1aaa      	subs	r2, r5, r2
 8000734:	e6bc      	b.n	80004b0 <__aeabi_fadd+0x68>
 8000736:	2d00      	cmp	r5, #0
 8000738:	d013      	beq.n	8000762 <__aeabi_fadd+0x31a>
 800073a:	000c      	movs	r4, r1
 800073c:	46c4      	mov	ip, r8
 800073e:	e6e2      	b.n	8000506 <__aeabi_fadd+0xbe>
 8000740:	2d00      	cmp	r5, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fadd+0x2fe>
 8000744:	e6fb      	b.n	800053e <__aeabi_fadd+0xf6>
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	03db      	lsls	r3, r3, #15
 800074a:	421a      	tst	r2, r3
 800074c:	d100      	bne.n	8000750 <__aeabi_fadd+0x308>
 800074e:	e6f6      	b.n	800053e <__aeabi_fadd+0xf6>
 8000750:	4640      	mov	r0, r8
 8000752:	4218      	tst	r0, r3
 8000754:	d000      	beq.n	8000758 <__aeabi_fadd+0x310>
 8000756:	e6f2      	b.n	800053e <__aeabi_fadd+0xf6>
 8000758:	000c      	movs	r4, r1
 800075a:	e6ef      	b.n	800053c <__aeabi_fadd+0xf4>
 800075c:	2a00      	cmp	r2, #0
 800075e:	d000      	beq.n	8000762 <__aeabi_fadd+0x31a>
 8000760:	e763      	b.n	800062a <__aeabi_fadd+0x1e2>
 8000762:	2200      	movs	r2, #0
 8000764:	2400      	movs	r4, #0
 8000766:	4694      	mov	ip, r2
 8000768:	e6cd      	b.n	8000506 <__aeabi_fadd+0xbe>
 800076a:	46c4      	mov	ip, r8
 800076c:	e6cb      	b.n	8000506 <__aeabi_fadd+0xbe>
 800076e:	002a      	movs	r2, r5
 8000770:	0037      	movs	r7, r6
 8000772:	4452      	add	r2, sl
 8000774:	e703      	b.n	800057e <__aeabi_fadd+0x136>
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	7dffffff 	.word	0x7dffffff
 800077c:	fbffffff 	.word	0xfbffffff

08000780 <__aeabi_fdiv>:
 8000780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000782:	464f      	mov	r7, r9
 8000784:	4646      	mov	r6, r8
 8000786:	46d6      	mov	lr, sl
 8000788:	0245      	lsls	r5, r0, #9
 800078a:	b5c0      	push	{r6, r7, lr}
 800078c:	0047      	lsls	r7, r0, #1
 800078e:	1c0c      	adds	r4, r1, #0
 8000790:	0a6d      	lsrs	r5, r5, #9
 8000792:	0e3f      	lsrs	r7, r7, #24
 8000794:	0fc6      	lsrs	r6, r0, #31
 8000796:	2f00      	cmp	r7, #0
 8000798:	d066      	beq.n	8000868 <__aeabi_fdiv+0xe8>
 800079a:	2fff      	cmp	r7, #255	; 0xff
 800079c:	d06c      	beq.n	8000878 <__aeabi_fdiv+0xf8>
 800079e:	2300      	movs	r3, #0
 80007a0:	00ea      	lsls	r2, r5, #3
 80007a2:	2580      	movs	r5, #128	; 0x80
 80007a4:	4699      	mov	r9, r3
 80007a6:	469a      	mov	sl, r3
 80007a8:	04ed      	lsls	r5, r5, #19
 80007aa:	4315      	orrs	r5, r2
 80007ac:	3f7f      	subs	r7, #127	; 0x7f
 80007ae:	0260      	lsls	r0, r4, #9
 80007b0:	0061      	lsls	r1, r4, #1
 80007b2:	0a43      	lsrs	r3, r0, #9
 80007b4:	4698      	mov	r8, r3
 80007b6:	0e09      	lsrs	r1, r1, #24
 80007b8:	0fe4      	lsrs	r4, r4, #31
 80007ba:	2900      	cmp	r1, #0
 80007bc:	d048      	beq.n	8000850 <__aeabi_fdiv+0xd0>
 80007be:	29ff      	cmp	r1, #255	; 0xff
 80007c0:	d010      	beq.n	80007e4 <__aeabi_fdiv+0x64>
 80007c2:	2280      	movs	r2, #128	; 0x80
 80007c4:	00d8      	lsls	r0, r3, #3
 80007c6:	04d2      	lsls	r2, r2, #19
 80007c8:	4302      	orrs	r2, r0
 80007ca:	4690      	mov	r8, r2
 80007cc:	2000      	movs	r0, #0
 80007ce:	397f      	subs	r1, #127	; 0x7f
 80007d0:	464a      	mov	r2, r9
 80007d2:	0033      	movs	r3, r6
 80007d4:	1a7f      	subs	r7, r7, r1
 80007d6:	4302      	orrs	r2, r0
 80007d8:	496c      	ldr	r1, [pc, #432]	; (800098c <__aeabi_fdiv+0x20c>)
 80007da:	0092      	lsls	r2, r2, #2
 80007dc:	588a      	ldr	r2, [r1, r2]
 80007de:	4063      	eors	r3, r4
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4697      	mov	pc, r2
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d16d      	bne.n	80008c4 <__aeabi_fdiv+0x144>
 80007e8:	2002      	movs	r0, #2
 80007ea:	3fff      	subs	r7, #255	; 0xff
 80007ec:	e033      	b.n	8000856 <__aeabi_fdiv+0xd6>
 80007ee:	2300      	movs	r3, #0
 80007f0:	4698      	mov	r8, r3
 80007f2:	0026      	movs	r6, r4
 80007f4:	4645      	mov	r5, r8
 80007f6:	4682      	mov	sl, r0
 80007f8:	4653      	mov	r3, sl
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d100      	bne.n	8000800 <__aeabi_fdiv+0x80>
 80007fe:	e07f      	b.n	8000900 <__aeabi_fdiv+0x180>
 8000800:	2b03      	cmp	r3, #3
 8000802:	d100      	bne.n	8000806 <__aeabi_fdiv+0x86>
 8000804:	e094      	b.n	8000930 <__aeabi_fdiv+0x1b0>
 8000806:	2b01      	cmp	r3, #1
 8000808:	d017      	beq.n	800083a <__aeabi_fdiv+0xba>
 800080a:	0038      	movs	r0, r7
 800080c:	307f      	adds	r0, #127	; 0x7f
 800080e:	2800      	cmp	r0, #0
 8000810:	dd5f      	ble.n	80008d2 <__aeabi_fdiv+0x152>
 8000812:	076b      	lsls	r3, r5, #29
 8000814:	d004      	beq.n	8000820 <__aeabi_fdiv+0xa0>
 8000816:	230f      	movs	r3, #15
 8000818:	402b      	ands	r3, r5
 800081a:	2b04      	cmp	r3, #4
 800081c:	d000      	beq.n	8000820 <__aeabi_fdiv+0xa0>
 800081e:	3504      	adds	r5, #4
 8000820:	012b      	lsls	r3, r5, #4
 8000822:	d503      	bpl.n	800082c <__aeabi_fdiv+0xac>
 8000824:	0038      	movs	r0, r7
 8000826:	4b5a      	ldr	r3, [pc, #360]	; (8000990 <__aeabi_fdiv+0x210>)
 8000828:	3080      	adds	r0, #128	; 0x80
 800082a:	401d      	ands	r5, r3
 800082c:	28fe      	cmp	r0, #254	; 0xfe
 800082e:	dc67      	bgt.n	8000900 <__aeabi_fdiv+0x180>
 8000830:	01ad      	lsls	r5, r5, #6
 8000832:	0a6d      	lsrs	r5, r5, #9
 8000834:	b2c0      	uxtb	r0, r0
 8000836:	e002      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000838:	001e      	movs	r6, r3
 800083a:	2000      	movs	r0, #0
 800083c:	2500      	movs	r5, #0
 800083e:	05c0      	lsls	r0, r0, #23
 8000840:	4328      	orrs	r0, r5
 8000842:	07f6      	lsls	r6, r6, #31
 8000844:	4330      	orrs	r0, r6
 8000846:	bce0      	pop	{r5, r6, r7}
 8000848:	46ba      	mov	sl, r7
 800084a:	46b1      	mov	r9, r6
 800084c:	46a8      	mov	r8, r5
 800084e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000850:	2b00      	cmp	r3, #0
 8000852:	d12b      	bne.n	80008ac <__aeabi_fdiv+0x12c>
 8000854:	2001      	movs	r0, #1
 8000856:	464a      	mov	r2, r9
 8000858:	0033      	movs	r3, r6
 800085a:	494e      	ldr	r1, [pc, #312]	; (8000994 <__aeabi_fdiv+0x214>)
 800085c:	4302      	orrs	r2, r0
 800085e:	0092      	lsls	r2, r2, #2
 8000860:	588a      	ldr	r2, [r1, r2]
 8000862:	4063      	eors	r3, r4
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4697      	mov	pc, r2
 8000868:	2d00      	cmp	r5, #0
 800086a:	d113      	bne.n	8000894 <__aeabi_fdiv+0x114>
 800086c:	2304      	movs	r3, #4
 800086e:	4699      	mov	r9, r3
 8000870:	3b03      	subs	r3, #3
 8000872:	2700      	movs	r7, #0
 8000874:	469a      	mov	sl, r3
 8000876:	e79a      	b.n	80007ae <__aeabi_fdiv+0x2e>
 8000878:	2d00      	cmp	r5, #0
 800087a:	d105      	bne.n	8000888 <__aeabi_fdiv+0x108>
 800087c:	2308      	movs	r3, #8
 800087e:	4699      	mov	r9, r3
 8000880:	3b06      	subs	r3, #6
 8000882:	27ff      	movs	r7, #255	; 0xff
 8000884:	469a      	mov	sl, r3
 8000886:	e792      	b.n	80007ae <__aeabi_fdiv+0x2e>
 8000888:	230c      	movs	r3, #12
 800088a:	4699      	mov	r9, r3
 800088c:	3b09      	subs	r3, #9
 800088e:	27ff      	movs	r7, #255	; 0xff
 8000890:	469a      	mov	sl, r3
 8000892:	e78c      	b.n	80007ae <__aeabi_fdiv+0x2e>
 8000894:	0028      	movs	r0, r5
 8000896:	f001 fb23 	bl	8001ee0 <__clzsi2>
 800089a:	2776      	movs	r7, #118	; 0x76
 800089c:	1f43      	subs	r3, r0, #5
 800089e:	409d      	lsls	r5, r3
 80008a0:	2300      	movs	r3, #0
 80008a2:	427f      	negs	r7, r7
 80008a4:	4699      	mov	r9, r3
 80008a6:	469a      	mov	sl, r3
 80008a8:	1a3f      	subs	r7, r7, r0
 80008aa:	e780      	b.n	80007ae <__aeabi_fdiv+0x2e>
 80008ac:	0018      	movs	r0, r3
 80008ae:	f001 fb17 	bl	8001ee0 <__clzsi2>
 80008b2:	4642      	mov	r2, r8
 80008b4:	1f43      	subs	r3, r0, #5
 80008b6:	2176      	movs	r1, #118	; 0x76
 80008b8:	409a      	lsls	r2, r3
 80008ba:	4249      	negs	r1, r1
 80008bc:	1a09      	subs	r1, r1, r0
 80008be:	4690      	mov	r8, r2
 80008c0:	2000      	movs	r0, #0
 80008c2:	e785      	b.n	80007d0 <__aeabi_fdiv+0x50>
 80008c4:	21ff      	movs	r1, #255	; 0xff
 80008c6:	2003      	movs	r0, #3
 80008c8:	e782      	b.n	80007d0 <__aeabi_fdiv+0x50>
 80008ca:	001e      	movs	r6, r3
 80008cc:	20ff      	movs	r0, #255	; 0xff
 80008ce:	2500      	movs	r5, #0
 80008d0:	e7b5      	b.n	800083e <__aeabi_fdiv+0xbe>
 80008d2:	2301      	movs	r3, #1
 80008d4:	1a1b      	subs	r3, r3, r0
 80008d6:	2b1b      	cmp	r3, #27
 80008d8:	dcaf      	bgt.n	800083a <__aeabi_fdiv+0xba>
 80008da:	379e      	adds	r7, #158	; 0x9e
 80008dc:	0029      	movs	r1, r5
 80008de:	40bd      	lsls	r5, r7
 80008e0:	40d9      	lsrs	r1, r3
 80008e2:	1e6a      	subs	r2, r5, #1
 80008e4:	4195      	sbcs	r5, r2
 80008e6:	430d      	orrs	r5, r1
 80008e8:	076b      	lsls	r3, r5, #29
 80008ea:	d004      	beq.n	80008f6 <__aeabi_fdiv+0x176>
 80008ec:	230f      	movs	r3, #15
 80008ee:	402b      	ands	r3, r5
 80008f0:	2b04      	cmp	r3, #4
 80008f2:	d000      	beq.n	80008f6 <__aeabi_fdiv+0x176>
 80008f4:	3504      	adds	r5, #4
 80008f6:	016b      	lsls	r3, r5, #5
 80008f8:	d544      	bpl.n	8000984 <__aeabi_fdiv+0x204>
 80008fa:	2001      	movs	r0, #1
 80008fc:	2500      	movs	r5, #0
 80008fe:	e79e      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000900:	20ff      	movs	r0, #255	; 0xff
 8000902:	2500      	movs	r5, #0
 8000904:	e79b      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000906:	2580      	movs	r5, #128	; 0x80
 8000908:	2600      	movs	r6, #0
 800090a:	20ff      	movs	r0, #255	; 0xff
 800090c:	03ed      	lsls	r5, r5, #15
 800090e:	e796      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000910:	2300      	movs	r3, #0
 8000912:	4698      	mov	r8, r3
 8000914:	2080      	movs	r0, #128	; 0x80
 8000916:	03c0      	lsls	r0, r0, #15
 8000918:	4205      	tst	r5, r0
 800091a:	d009      	beq.n	8000930 <__aeabi_fdiv+0x1b0>
 800091c:	4643      	mov	r3, r8
 800091e:	4203      	tst	r3, r0
 8000920:	d106      	bne.n	8000930 <__aeabi_fdiv+0x1b0>
 8000922:	4645      	mov	r5, r8
 8000924:	4305      	orrs	r5, r0
 8000926:	026d      	lsls	r5, r5, #9
 8000928:	0026      	movs	r6, r4
 800092a:	20ff      	movs	r0, #255	; 0xff
 800092c:	0a6d      	lsrs	r5, r5, #9
 800092e:	e786      	b.n	800083e <__aeabi_fdiv+0xbe>
 8000930:	2080      	movs	r0, #128	; 0x80
 8000932:	03c0      	lsls	r0, r0, #15
 8000934:	4305      	orrs	r5, r0
 8000936:	026d      	lsls	r5, r5, #9
 8000938:	20ff      	movs	r0, #255	; 0xff
 800093a:	0a6d      	lsrs	r5, r5, #9
 800093c:	e77f      	b.n	800083e <__aeabi_fdiv+0xbe>
 800093e:	4641      	mov	r1, r8
 8000940:	016a      	lsls	r2, r5, #5
 8000942:	0148      	lsls	r0, r1, #5
 8000944:	4282      	cmp	r2, r0
 8000946:	d219      	bcs.n	800097c <__aeabi_fdiv+0x1fc>
 8000948:	211b      	movs	r1, #27
 800094a:	2500      	movs	r5, #0
 800094c:	3f01      	subs	r7, #1
 800094e:	2601      	movs	r6, #1
 8000950:	0014      	movs	r4, r2
 8000952:	006d      	lsls	r5, r5, #1
 8000954:	0052      	lsls	r2, r2, #1
 8000956:	2c00      	cmp	r4, #0
 8000958:	db01      	blt.n	800095e <__aeabi_fdiv+0x1de>
 800095a:	4290      	cmp	r0, r2
 800095c:	d801      	bhi.n	8000962 <__aeabi_fdiv+0x1e2>
 800095e:	1a12      	subs	r2, r2, r0
 8000960:	4335      	orrs	r5, r6
 8000962:	3901      	subs	r1, #1
 8000964:	2900      	cmp	r1, #0
 8000966:	d1f3      	bne.n	8000950 <__aeabi_fdiv+0x1d0>
 8000968:	1e50      	subs	r0, r2, #1
 800096a:	4182      	sbcs	r2, r0
 800096c:	0038      	movs	r0, r7
 800096e:	307f      	adds	r0, #127	; 0x7f
 8000970:	001e      	movs	r6, r3
 8000972:	4315      	orrs	r5, r2
 8000974:	2800      	cmp	r0, #0
 8000976:	dd00      	ble.n	800097a <__aeabi_fdiv+0x1fa>
 8000978:	e74b      	b.n	8000812 <__aeabi_fdiv+0x92>
 800097a:	e7aa      	b.n	80008d2 <__aeabi_fdiv+0x152>
 800097c:	211a      	movs	r1, #26
 800097e:	2501      	movs	r5, #1
 8000980:	1a12      	subs	r2, r2, r0
 8000982:	e7e4      	b.n	800094e <__aeabi_fdiv+0x1ce>
 8000984:	01ad      	lsls	r5, r5, #6
 8000986:	2000      	movs	r0, #0
 8000988:	0a6d      	lsrs	r5, r5, #9
 800098a:	e758      	b.n	800083e <__aeabi_fdiv+0xbe>
 800098c:	08006d80 	.word	0x08006d80
 8000990:	f7ffffff 	.word	0xf7ffffff
 8000994:	08006dc0 	.word	0x08006dc0

08000998 <__aeabi_fmul>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	4657      	mov	r7, sl
 800099c:	464e      	mov	r6, r9
 800099e:	4645      	mov	r5, r8
 80009a0:	46de      	mov	lr, fp
 80009a2:	0244      	lsls	r4, r0, #9
 80009a4:	b5e0      	push	{r5, r6, r7, lr}
 80009a6:	0045      	lsls	r5, r0, #1
 80009a8:	1c0f      	adds	r7, r1, #0
 80009aa:	0a64      	lsrs	r4, r4, #9
 80009ac:	0e2d      	lsrs	r5, r5, #24
 80009ae:	0fc6      	lsrs	r6, r0, #31
 80009b0:	2d00      	cmp	r5, #0
 80009b2:	d047      	beq.n	8000a44 <__aeabi_fmul+0xac>
 80009b4:	2dff      	cmp	r5, #255	; 0xff
 80009b6:	d04d      	beq.n	8000a54 <__aeabi_fmul+0xbc>
 80009b8:	2300      	movs	r3, #0
 80009ba:	2080      	movs	r0, #128	; 0x80
 80009bc:	469a      	mov	sl, r3
 80009be:	469b      	mov	fp, r3
 80009c0:	00e4      	lsls	r4, r4, #3
 80009c2:	04c0      	lsls	r0, r0, #19
 80009c4:	4304      	orrs	r4, r0
 80009c6:	3d7f      	subs	r5, #127	; 0x7f
 80009c8:	0278      	lsls	r0, r7, #9
 80009ca:	0a43      	lsrs	r3, r0, #9
 80009cc:	4699      	mov	r9, r3
 80009ce:	007a      	lsls	r2, r7, #1
 80009d0:	0ffb      	lsrs	r3, r7, #31
 80009d2:	4698      	mov	r8, r3
 80009d4:	0e12      	lsrs	r2, r2, #24
 80009d6:	464b      	mov	r3, r9
 80009d8:	d044      	beq.n	8000a64 <__aeabi_fmul+0xcc>
 80009da:	2aff      	cmp	r2, #255	; 0xff
 80009dc:	d011      	beq.n	8000a02 <__aeabi_fmul+0x6a>
 80009de:	00d8      	lsls	r0, r3, #3
 80009e0:	2380      	movs	r3, #128	; 0x80
 80009e2:	04db      	lsls	r3, r3, #19
 80009e4:	4303      	orrs	r3, r0
 80009e6:	4699      	mov	r9, r3
 80009e8:	2000      	movs	r0, #0
 80009ea:	3a7f      	subs	r2, #127	; 0x7f
 80009ec:	18ad      	adds	r5, r5, r2
 80009ee:	4647      	mov	r7, r8
 80009f0:	4653      	mov	r3, sl
 80009f2:	4077      	eors	r7, r6
 80009f4:	1c69      	adds	r1, r5, #1
 80009f6:	2b0f      	cmp	r3, #15
 80009f8:	d83f      	bhi.n	8000a7a <__aeabi_fmul+0xe2>
 80009fa:	4a72      	ldr	r2, [pc, #456]	; (8000bc4 <__aeabi_fmul+0x22c>)
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	58d3      	ldr	r3, [r2, r3]
 8000a00:	469f      	mov	pc, r3
 8000a02:	35ff      	adds	r5, #255	; 0xff
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d000      	beq.n	8000a0a <__aeabi_fmul+0x72>
 8000a08:	e079      	b.n	8000afe <__aeabi_fmul+0x166>
 8000a0a:	4652      	mov	r2, sl
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	431a      	orrs	r2, r3
 8000a10:	4692      	mov	sl, r2
 8000a12:	2002      	movs	r0, #2
 8000a14:	e7eb      	b.n	80009ee <__aeabi_fmul+0x56>
 8000a16:	4647      	mov	r7, r8
 8000a18:	464c      	mov	r4, r9
 8000a1a:	4683      	mov	fp, r0
 8000a1c:	465b      	mov	r3, fp
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d028      	beq.n	8000a74 <__aeabi_fmul+0xdc>
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d100      	bne.n	8000a28 <__aeabi_fmul+0x90>
 8000a26:	e0c6      	b.n	8000bb6 <__aeabi_fmul+0x21e>
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d14f      	bne.n	8000acc <__aeabi_fmul+0x134>
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	2400      	movs	r4, #0
 8000a30:	05c0      	lsls	r0, r0, #23
 8000a32:	07ff      	lsls	r7, r7, #31
 8000a34:	4320      	orrs	r0, r4
 8000a36:	4338      	orrs	r0, r7
 8000a38:	bcf0      	pop	{r4, r5, r6, r7}
 8000a3a:	46bb      	mov	fp, r7
 8000a3c:	46b2      	mov	sl, r6
 8000a3e:	46a9      	mov	r9, r5
 8000a40:	46a0      	mov	r8, r4
 8000a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a44:	2c00      	cmp	r4, #0
 8000a46:	d171      	bne.n	8000b2c <__aeabi_fmul+0x194>
 8000a48:	2304      	movs	r3, #4
 8000a4a:	469a      	mov	sl, r3
 8000a4c:	3b03      	subs	r3, #3
 8000a4e:	2500      	movs	r5, #0
 8000a50:	469b      	mov	fp, r3
 8000a52:	e7b9      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000a54:	2c00      	cmp	r4, #0
 8000a56:	d163      	bne.n	8000b20 <__aeabi_fmul+0x188>
 8000a58:	2308      	movs	r3, #8
 8000a5a:	469a      	mov	sl, r3
 8000a5c:	3b06      	subs	r3, #6
 8000a5e:	25ff      	movs	r5, #255	; 0xff
 8000a60:	469b      	mov	fp, r3
 8000a62:	e7b1      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d150      	bne.n	8000b0a <__aeabi_fmul+0x172>
 8000a68:	4652      	mov	r2, sl
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	431a      	orrs	r2, r3
 8000a6e:	4692      	mov	sl, r2
 8000a70:	2001      	movs	r0, #1
 8000a72:	e7bc      	b.n	80009ee <__aeabi_fmul+0x56>
 8000a74:	20ff      	movs	r0, #255	; 0xff
 8000a76:	2400      	movs	r4, #0
 8000a78:	e7da      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000a7a:	4648      	mov	r0, r9
 8000a7c:	0c26      	lsrs	r6, r4, #16
 8000a7e:	0424      	lsls	r4, r4, #16
 8000a80:	0c22      	lsrs	r2, r4, #16
 8000a82:	0404      	lsls	r4, r0, #16
 8000a84:	0c24      	lsrs	r4, r4, #16
 8000a86:	464b      	mov	r3, r9
 8000a88:	0020      	movs	r0, r4
 8000a8a:	0c1b      	lsrs	r3, r3, #16
 8000a8c:	4350      	muls	r0, r2
 8000a8e:	4374      	muls	r4, r6
 8000a90:	435a      	muls	r2, r3
 8000a92:	435e      	muls	r6, r3
 8000a94:	1912      	adds	r2, r2, r4
 8000a96:	0c03      	lsrs	r3, r0, #16
 8000a98:	189b      	adds	r3, r3, r2
 8000a9a:	429c      	cmp	r4, r3
 8000a9c:	d903      	bls.n	8000aa6 <__aeabi_fmul+0x10e>
 8000a9e:	2280      	movs	r2, #128	; 0x80
 8000aa0:	0252      	lsls	r2, r2, #9
 8000aa2:	4694      	mov	ip, r2
 8000aa4:	4466      	add	r6, ip
 8000aa6:	0400      	lsls	r0, r0, #16
 8000aa8:	041a      	lsls	r2, r3, #16
 8000aaa:	0c00      	lsrs	r0, r0, #16
 8000aac:	1812      	adds	r2, r2, r0
 8000aae:	0194      	lsls	r4, r2, #6
 8000ab0:	1e60      	subs	r0, r4, #1
 8000ab2:	4184      	sbcs	r4, r0
 8000ab4:	0c1b      	lsrs	r3, r3, #16
 8000ab6:	0e92      	lsrs	r2, r2, #26
 8000ab8:	199b      	adds	r3, r3, r6
 8000aba:	4314      	orrs	r4, r2
 8000abc:	019b      	lsls	r3, r3, #6
 8000abe:	431c      	orrs	r4, r3
 8000ac0:	011b      	lsls	r3, r3, #4
 8000ac2:	d572      	bpl.n	8000baa <__aeabi_fmul+0x212>
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	0863      	lsrs	r3, r4, #1
 8000ac8:	4004      	ands	r4, r0
 8000aca:	431c      	orrs	r4, r3
 8000acc:	0008      	movs	r0, r1
 8000ace:	307f      	adds	r0, #127	; 0x7f
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	dd3c      	ble.n	8000b4e <__aeabi_fmul+0x1b6>
 8000ad4:	0763      	lsls	r3, r4, #29
 8000ad6:	d004      	beq.n	8000ae2 <__aeabi_fmul+0x14a>
 8000ad8:	230f      	movs	r3, #15
 8000ada:	4023      	ands	r3, r4
 8000adc:	2b04      	cmp	r3, #4
 8000ade:	d000      	beq.n	8000ae2 <__aeabi_fmul+0x14a>
 8000ae0:	3404      	adds	r4, #4
 8000ae2:	0123      	lsls	r3, r4, #4
 8000ae4:	d503      	bpl.n	8000aee <__aeabi_fmul+0x156>
 8000ae6:	3180      	adds	r1, #128	; 0x80
 8000ae8:	0008      	movs	r0, r1
 8000aea:	4b37      	ldr	r3, [pc, #220]	; (8000bc8 <__aeabi_fmul+0x230>)
 8000aec:	401c      	ands	r4, r3
 8000aee:	28fe      	cmp	r0, #254	; 0xfe
 8000af0:	dcc0      	bgt.n	8000a74 <__aeabi_fmul+0xdc>
 8000af2:	01a4      	lsls	r4, r4, #6
 8000af4:	0a64      	lsrs	r4, r4, #9
 8000af6:	b2c0      	uxtb	r0, r0
 8000af8:	e79a      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000afa:	0037      	movs	r7, r6
 8000afc:	e78e      	b.n	8000a1c <__aeabi_fmul+0x84>
 8000afe:	4652      	mov	r2, sl
 8000b00:	2303      	movs	r3, #3
 8000b02:	431a      	orrs	r2, r3
 8000b04:	4692      	mov	sl, r2
 8000b06:	2003      	movs	r0, #3
 8000b08:	e771      	b.n	80009ee <__aeabi_fmul+0x56>
 8000b0a:	4648      	mov	r0, r9
 8000b0c:	f001 f9e8 	bl	8001ee0 <__clzsi2>
 8000b10:	464a      	mov	r2, r9
 8000b12:	1f43      	subs	r3, r0, #5
 8000b14:	409a      	lsls	r2, r3
 8000b16:	1a2d      	subs	r5, r5, r0
 8000b18:	4691      	mov	r9, r2
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	3d76      	subs	r5, #118	; 0x76
 8000b1e:	e766      	b.n	80009ee <__aeabi_fmul+0x56>
 8000b20:	230c      	movs	r3, #12
 8000b22:	469a      	mov	sl, r3
 8000b24:	3b09      	subs	r3, #9
 8000b26:	25ff      	movs	r5, #255	; 0xff
 8000b28:	469b      	mov	fp, r3
 8000b2a:	e74d      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000b2c:	0020      	movs	r0, r4
 8000b2e:	f001 f9d7 	bl	8001ee0 <__clzsi2>
 8000b32:	2576      	movs	r5, #118	; 0x76
 8000b34:	1f43      	subs	r3, r0, #5
 8000b36:	409c      	lsls	r4, r3
 8000b38:	2300      	movs	r3, #0
 8000b3a:	426d      	negs	r5, r5
 8000b3c:	469a      	mov	sl, r3
 8000b3e:	469b      	mov	fp, r3
 8000b40:	1a2d      	subs	r5, r5, r0
 8000b42:	e741      	b.n	80009c8 <__aeabi_fmul+0x30>
 8000b44:	2480      	movs	r4, #128	; 0x80
 8000b46:	2700      	movs	r7, #0
 8000b48:	20ff      	movs	r0, #255	; 0xff
 8000b4a:	03e4      	lsls	r4, r4, #15
 8000b4c:	e770      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000b4e:	2301      	movs	r3, #1
 8000b50:	1a1b      	subs	r3, r3, r0
 8000b52:	2b1b      	cmp	r3, #27
 8000b54:	dd00      	ble.n	8000b58 <__aeabi_fmul+0x1c0>
 8000b56:	e769      	b.n	8000a2c <__aeabi_fmul+0x94>
 8000b58:	319e      	adds	r1, #158	; 0x9e
 8000b5a:	0020      	movs	r0, r4
 8000b5c:	408c      	lsls	r4, r1
 8000b5e:	40d8      	lsrs	r0, r3
 8000b60:	1e63      	subs	r3, r4, #1
 8000b62:	419c      	sbcs	r4, r3
 8000b64:	4304      	orrs	r4, r0
 8000b66:	0763      	lsls	r3, r4, #29
 8000b68:	d004      	beq.n	8000b74 <__aeabi_fmul+0x1dc>
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	4023      	ands	r3, r4
 8000b6e:	2b04      	cmp	r3, #4
 8000b70:	d000      	beq.n	8000b74 <__aeabi_fmul+0x1dc>
 8000b72:	3404      	adds	r4, #4
 8000b74:	0163      	lsls	r3, r4, #5
 8000b76:	d51a      	bpl.n	8000bae <__aeabi_fmul+0x216>
 8000b78:	2001      	movs	r0, #1
 8000b7a:	2400      	movs	r4, #0
 8000b7c:	e758      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000b7e:	2080      	movs	r0, #128	; 0x80
 8000b80:	03c0      	lsls	r0, r0, #15
 8000b82:	4204      	tst	r4, r0
 8000b84:	d009      	beq.n	8000b9a <__aeabi_fmul+0x202>
 8000b86:	464b      	mov	r3, r9
 8000b88:	4203      	tst	r3, r0
 8000b8a:	d106      	bne.n	8000b9a <__aeabi_fmul+0x202>
 8000b8c:	464c      	mov	r4, r9
 8000b8e:	4304      	orrs	r4, r0
 8000b90:	0264      	lsls	r4, r4, #9
 8000b92:	4647      	mov	r7, r8
 8000b94:	20ff      	movs	r0, #255	; 0xff
 8000b96:	0a64      	lsrs	r4, r4, #9
 8000b98:	e74a      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000b9a:	2080      	movs	r0, #128	; 0x80
 8000b9c:	03c0      	lsls	r0, r0, #15
 8000b9e:	4304      	orrs	r4, r0
 8000ba0:	0264      	lsls	r4, r4, #9
 8000ba2:	0037      	movs	r7, r6
 8000ba4:	20ff      	movs	r0, #255	; 0xff
 8000ba6:	0a64      	lsrs	r4, r4, #9
 8000ba8:	e742      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000baa:	0029      	movs	r1, r5
 8000bac:	e78e      	b.n	8000acc <__aeabi_fmul+0x134>
 8000bae:	01a4      	lsls	r4, r4, #6
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	0a64      	lsrs	r4, r4, #9
 8000bb4:	e73c      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000bb6:	2080      	movs	r0, #128	; 0x80
 8000bb8:	03c0      	lsls	r0, r0, #15
 8000bba:	4304      	orrs	r4, r0
 8000bbc:	0264      	lsls	r4, r4, #9
 8000bbe:	20ff      	movs	r0, #255	; 0xff
 8000bc0:	0a64      	lsrs	r4, r4, #9
 8000bc2:	e735      	b.n	8000a30 <__aeabi_fmul+0x98>
 8000bc4:	08006e00 	.word	0x08006e00
 8000bc8:	f7ffffff 	.word	0xf7ffffff

08000bcc <__aeabi_f2iz>:
 8000bcc:	0241      	lsls	r1, r0, #9
 8000bce:	0042      	lsls	r2, r0, #1
 8000bd0:	0fc3      	lsrs	r3, r0, #31
 8000bd2:	0a49      	lsrs	r1, r1, #9
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	0e12      	lsrs	r2, r2, #24
 8000bd8:	2a7e      	cmp	r2, #126	; 0x7e
 8000bda:	d903      	bls.n	8000be4 <__aeabi_f2iz+0x18>
 8000bdc:	2a9d      	cmp	r2, #157	; 0x9d
 8000bde:	d902      	bls.n	8000be6 <__aeabi_f2iz+0x1a>
 8000be0:	4a09      	ldr	r2, [pc, #36]	; (8000c08 <__aeabi_f2iz+0x3c>)
 8000be2:	1898      	adds	r0, r3, r2
 8000be4:	4770      	bx	lr
 8000be6:	2080      	movs	r0, #128	; 0x80
 8000be8:	0400      	lsls	r0, r0, #16
 8000bea:	4301      	orrs	r1, r0
 8000bec:	2a95      	cmp	r2, #149	; 0x95
 8000bee:	dc07      	bgt.n	8000c00 <__aeabi_f2iz+0x34>
 8000bf0:	2096      	movs	r0, #150	; 0x96
 8000bf2:	1a82      	subs	r2, r0, r2
 8000bf4:	40d1      	lsrs	r1, r2
 8000bf6:	4248      	negs	r0, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d1f3      	bne.n	8000be4 <__aeabi_f2iz+0x18>
 8000bfc:	0008      	movs	r0, r1
 8000bfe:	e7f1      	b.n	8000be4 <__aeabi_f2iz+0x18>
 8000c00:	3a96      	subs	r2, #150	; 0x96
 8000c02:	4091      	lsls	r1, r2
 8000c04:	e7f7      	b.n	8000bf6 <__aeabi_f2iz+0x2a>
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	7fffffff 	.word	0x7fffffff

08000c0c <__aeabi_i2f>:
 8000c0c:	b570      	push	{r4, r5, r6, lr}
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d013      	beq.n	8000c3a <__aeabi_i2f+0x2e>
 8000c12:	17c3      	asrs	r3, r0, #31
 8000c14:	18c5      	adds	r5, r0, r3
 8000c16:	405d      	eors	r5, r3
 8000c18:	0fc4      	lsrs	r4, r0, #31
 8000c1a:	0028      	movs	r0, r5
 8000c1c:	f001 f960 	bl	8001ee0 <__clzsi2>
 8000c20:	239e      	movs	r3, #158	; 0x9e
 8000c22:	0001      	movs	r1, r0
 8000c24:	1a1b      	subs	r3, r3, r0
 8000c26:	2b96      	cmp	r3, #150	; 0x96
 8000c28:	dc0f      	bgt.n	8000c4a <__aeabi_i2f+0x3e>
 8000c2a:	2808      	cmp	r0, #8
 8000c2c:	dd01      	ble.n	8000c32 <__aeabi_i2f+0x26>
 8000c2e:	3908      	subs	r1, #8
 8000c30:	408d      	lsls	r5, r1
 8000c32:	026d      	lsls	r5, r5, #9
 8000c34:	0a6d      	lsrs	r5, r5, #9
 8000c36:	b2d8      	uxtb	r0, r3
 8000c38:	e002      	b.n	8000c40 <__aeabi_i2f+0x34>
 8000c3a:	2400      	movs	r4, #0
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	2500      	movs	r5, #0
 8000c40:	05c0      	lsls	r0, r0, #23
 8000c42:	4328      	orrs	r0, r5
 8000c44:	07e4      	lsls	r4, r4, #31
 8000c46:	4320      	orrs	r0, r4
 8000c48:	bd70      	pop	{r4, r5, r6, pc}
 8000c4a:	2b99      	cmp	r3, #153	; 0x99
 8000c4c:	dd0b      	ble.n	8000c66 <__aeabi_i2f+0x5a>
 8000c4e:	2205      	movs	r2, #5
 8000c50:	002e      	movs	r6, r5
 8000c52:	1a12      	subs	r2, r2, r0
 8000c54:	40d6      	lsrs	r6, r2
 8000c56:	0002      	movs	r2, r0
 8000c58:	321b      	adds	r2, #27
 8000c5a:	4095      	lsls	r5, r2
 8000c5c:	0028      	movs	r0, r5
 8000c5e:	1e45      	subs	r5, r0, #1
 8000c60:	41a8      	sbcs	r0, r5
 8000c62:	0035      	movs	r5, r6
 8000c64:	4305      	orrs	r5, r0
 8000c66:	2905      	cmp	r1, #5
 8000c68:	dd01      	ble.n	8000c6e <__aeabi_i2f+0x62>
 8000c6a:	1f4a      	subs	r2, r1, #5
 8000c6c:	4095      	lsls	r5, r2
 8000c6e:	002a      	movs	r2, r5
 8000c70:	4e08      	ldr	r6, [pc, #32]	; (8000c94 <__aeabi_i2f+0x88>)
 8000c72:	4032      	ands	r2, r6
 8000c74:	0768      	lsls	r0, r5, #29
 8000c76:	d009      	beq.n	8000c8c <__aeabi_i2f+0x80>
 8000c78:	200f      	movs	r0, #15
 8000c7a:	4028      	ands	r0, r5
 8000c7c:	2804      	cmp	r0, #4
 8000c7e:	d005      	beq.n	8000c8c <__aeabi_i2f+0x80>
 8000c80:	3204      	adds	r2, #4
 8000c82:	0150      	lsls	r0, r2, #5
 8000c84:	d502      	bpl.n	8000c8c <__aeabi_i2f+0x80>
 8000c86:	239f      	movs	r3, #159	; 0x9f
 8000c88:	4032      	ands	r2, r6
 8000c8a:	1a5b      	subs	r3, r3, r1
 8000c8c:	0192      	lsls	r2, r2, #6
 8000c8e:	0a55      	lsrs	r5, r2, #9
 8000c90:	b2d8      	uxtb	r0, r3
 8000c92:	e7d5      	b.n	8000c40 <__aeabi_i2f+0x34>
 8000c94:	fbffffff 	.word	0xfbffffff

08000c98 <__aeabi_dadd>:
 8000c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9a:	464f      	mov	r7, r9
 8000c9c:	46d6      	mov	lr, sl
 8000c9e:	4646      	mov	r6, r8
 8000ca0:	000d      	movs	r5, r1
 8000ca2:	0001      	movs	r1, r0
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	b5c0      	push	{r6, r7, lr}
 8000ca8:	0017      	movs	r7, r2
 8000caa:	032b      	lsls	r3, r5, #12
 8000cac:	0a5a      	lsrs	r2, r3, #9
 8000cae:	0f4b      	lsrs	r3, r1, #29
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	00ca      	lsls	r2, r1, #3
 8000cb4:	4691      	mov	r9, r2
 8000cb6:	0302      	lsls	r2, r0, #12
 8000cb8:	006e      	lsls	r6, r5, #1
 8000cba:	0041      	lsls	r1, r0, #1
 8000cbc:	0a52      	lsrs	r2, r2, #9
 8000cbe:	0fec      	lsrs	r4, r5, #31
 8000cc0:	0f7d      	lsrs	r5, r7, #29
 8000cc2:	4315      	orrs	r5, r2
 8000cc4:	0d76      	lsrs	r6, r6, #21
 8000cc6:	0d49      	lsrs	r1, r1, #21
 8000cc8:	0fc0      	lsrs	r0, r0, #31
 8000cca:	4682      	mov	sl, r0
 8000ccc:	46ac      	mov	ip, r5
 8000cce:	00ff      	lsls	r7, r7, #3
 8000cd0:	1a72      	subs	r2, r6, r1
 8000cd2:	4284      	cmp	r4, r0
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_dadd+0x40>
 8000cd6:	e098      	b.n	8000e0a <__aeabi_dadd+0x172>
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	dc00      	bgt.n	8000cde <__aeabi_dadd+0x46>
 8000cdc:	e081      	b.n	8000de2 <__aeabi_dadd+0x14a>
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d100      	bne.n	8000ce4 <__aeabi_dadd+0x4c>
 8000ce2:	e0b6      	b.n	8000e52 <__aeabi_dadd+0x1ba>
 8000ce4:	49c9      	ldr	r1, [pc, #804]	; (800100c <__aeabi_dadd+0x374>)
 8000ce6:	428e      	cmp	r6, r1
 8000ce8:	d100      	bne.n	8000cec <__aeabi_dadd+0x54>
 8000cea:	e172      	b.n	8000fd2 <__aeabi_dadd+0x33a>
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	0028      	movs	r0, r5
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	4308      	orrs	r0, r1
 8000cf4:	4684      	mov	ip, r0
 8000cf6:	2a38      	cmp	r2, #56	; 0x38
 8000cf8:	dd00      	ble.n	8000cfc <__aeabi_dadd+0x64>
 8000cfa:	e15e      	b.n	8000fba <__aeabi_dadd+0x322>
 8000cfc:	2a1f      	cmp	r2, #31
 8000cfe:	dd00      	ble.n	8000d02 <__aeabi_dadd+0x6a>
 8000d00:	e1ee      	b.n	80010e0 <__aeabi_dadd+0x448>
 8000d02:	2020      	movs	r0, #32
 8000d04:	0039      	movs	r1, r7
 8000d06:	4665      	mov	r5, ip
 8000d08:	1a80      	subs	r0, r0, r2
 8000d0a:	4087      	lsls	r7, r0
 8000d0c:	40d1      	lsrs	r1, r2
 8000d0e:	4085      	lsls	r5, r0
 8000d10:	430d      	orrs	r5, r1
 8000d12:	0039      	movs	r1, r7
 8000d14:	1e4f      	subs	r7, r1, #1
 8000d16:	41b9      	sbcs	r1, r7
 8000d18:	4667      	mov	r7, ip
 8000d1a:	40d7      	lsrs	r7, r2
 8000d1c:	4329      	orrs	r1, r5
 8000d1e:	1bdb      	subs	r3, r3, r7
 8000d20:	464a      	mov	r2, r9
 8000d22:	1a55      	subs	r5, r2, r1
 8000d24:	45a9      	cmp	r9, r5
 8000d26:	4189      	sbcs	r1, r1
 8000d28:	4249      	negs	r1, r1
 8000d2a:	1a5b      	subs	r3, r3, r1
 8000d2c:	4698      	mov	r8, r3
 8000d2e:	4643      	mov	r3, r8
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	d400      	bmi.n	8000d36 <__aeabi_dadd+0x9e>
 8000d34:	e0cc      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8000d36:	4643      	mov	r3, r8
 8000d38:	025b      	lsls	r3, r3, #9
 8000d3a:	0a5b      	lsrs	r3, r3, #9
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	4643      	mov	r3, r8
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_dadd+0xae>
 8000d44:	e12c      	b.n	8000fa0 <__aeabi_dadd+0x308>
 8000d46:	4640      	mov	r0, r8
 8000d48:	f001 f8ca 	bl	8001ee0 <__clzsi2>
 8000d4c:	0001      	movs	r1, r0
 8000d4e:	3908      	subs	r1, #8
 8000d50:	2220      	movs	r2, #32
 8000d52:	0028      	movs	r0, r5
 8000d54:	4643      	mov	r3, r8
 8000d56:	1a52      	subs	r2, r2, r1
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	40d0      	lsrs	r0, r2
 8000d5c:	408d      	lsls	r5, r1
 8000d5e:	4303      	orrs	r3, r0
 8000d60:	428e      	cmp	r6, r1
 8000d62:	dd00      	ble.n	8000d66 <__aeabi_dadd+0xce>
 8000d64:	e117      	b.n	8000f96 <__aeabi_dadd+0x2fe>
 8000d66:	1b8e      	subs	r6, r1, r6
 8000d68:	1c72      	adds	r2, r6, #1
 8000d6a:	2a1f      	cmp	r2, #31
 8000d6c:	dd00      	ble.n	8000d70 <__aeabi_dadd+0xd8>
 8000d6e:	e1a7      	b.n	80010c0 <__aeabi_dadd+0x428>
 8000d70:	2120      	movs	r1, #32
 8000d72:	0018      	movs	r0, r3
 8000d74:	002e      	movs	r6, r5
 8000d76:	1a89      	subs	r1, r1, r2
 8000d78:	408d      	lsls	r5, r1
 8000d7a:	4088      	lsls	r0, r1
 8000d7c:	40d6      	lsrs	r6, r2
 8000d7e:	40d3      	lsrs	r3, r2
 8000d80:	1e69      	subs	r1, r5, #1
 8000d82:	418d      	sbcs	r5, r1
 8000d84:	4330      	orrs	r0, r6
 8000d86:	4698      	mov	r8, r3
 8000d88:	2600      	movs	r6, #0
 8000d8a:	4305      	orrs	r5, r0
 8000d8c:	076b      	lsls	r3, r5, #29
 8000d8e:	d009      	beq.n	8000da4 <__aeabi_dadd+0x10c>
 8000d90:	230f      	movs	r3, #15
 8000d92:	402b      	ands	r3, r5
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d005      	beq.n	8000da4 <__aeabi_dadd+0x10c>
 8000d98:	1d2b      	adds	r3, r5, #4
 8000d9a:	42ab      	cmp	r3, r5
 8000d9c:	41ad      	sbcs	r5, r5
 8000d9e:	426d      	negs	r5, r5
 8000da0:	44a8      	add	r8, r5
 8000da2:	001d      	movs	r5, r3
 8000da4:	4643      	mov	r3, r8
 8000da6:	021b      	lsls	r3, r3, #8
 8000da8:	d400      	bmi.n	8000dac <__aeabi_dadd+0x114>
 8000daa:	e094      	b.n	8000ed6 <__aeabi_dadd+0x23e>
 8000dac:	4b97      	ldr	r3, [pc, #604]	; (800100c <__aeabi_dadd+0x374>)
 8000dae:	1c72      	adds	r2, r6, #1
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d100      	bne.n	8000db6 <__aeabi_dadd+0x11e>
 8000db4:	e09d      	b.n	8000ef2 <__aeabi_dadd+0x25a>
 8000db6:	4641      	mov	r1, r8
 8000db8:	4b95      	ldr	r3, [pc, #596]	; (8001010 <__aeabi_dadd+0x378>)
 8000dba:	08ed      	lsrs	r5, r5, #3
 8000dbc:	4019      	ands	r1, r3
 8000dbe:	000b      	movs	r3, r1
 8000dc0:	0552      	lsls	r2, r2, #21
 8000dc2:	0749      	lsls	r1, r1, #29
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	4329      	orrs	r1, r5
 8000dc8:	0b1b      	lsrs	r3, r3, #12
 8000dca:	0d52      	lsrs	r2, r2, #21
 8000dcc:	0512      	lsls	r2, r2, #20
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	07e4      	lsls	r4, r4, #31
 8000dd2:	4323      	orrs	r3, r4
 8000dd4:	0008      	movs	r0, r1
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	bce0      	pop	{r5, r6, r7}
 8000dda:	46ba      	mov	sl, r7
 8000ddc:	46b1      	mov	r9, r6
 8000dde:	46a8      	mov	r8, r5
 8000de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d043      	beq.n	8000e6e <__aeabi_dadd+0x1d6>
 8000de6:	1b8a      	subs	r2, r1, r6
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d000      	beq.n	8000dee <__aeabi_dadd+0x156>
 8000dec:	e12a      	b.n	8001044 <__aeabi_dadd+0x3ac>
 8000dee:	464c      	mov	r4, r9
 8000df0:	431c      	orrs	r4, r3
 8000df2:	d100      	bne.n	8000df6 <__aeabi_dadd+0x15e>
 8000df4:	e1d1      	b.n	800119a <__aeabi_dadd+0x502>
 8000df6:	1e54      	subs	r4, r2, #1
 8000df8:	2a01      	cmp	r2, #1
 8000dfa:	d100      	bne.n	8000dfe <__aeabi_dadd+0x166>
 8000dfc:	e21f      	b.n	800123e <__aeabi_dadd+0x5a6>
 8000dfe:	4d83      	ldr	r5, [pc, #524]	; (800100c <__aeabi_dadd+0x374>)
 8000e00:	42aa      	cmp	r2, r5
 8000e02:	d100      	bne.n	8000e06 <__aeabi_dadd+0x16e>
 8000e04:	e272      	b.n	80012ec <__aeabi_dadd+0x654>
 8000e06:	0022      	movs	r2, r4
 8000e08:	e123      	b.n	8001052 <__aeabi_dadd+0x3ba>
 8000e0a:	2a00      	cmp	r2, #0
 8000e0c:	dc00      	bgt.n	8000e10 <__aeabi_dadd+0x178>
 8000e0e:	e098      	b.n	8000f42 <__aeabi_dadd+0x2aa>
 8000e10:	2900      	cmp	r1, #0
 8000e12:	d042      	beq.n	8000e9a <__aeabi_dadd+0x202>
 8000e14:	497d      	ldr	r1, [pc, #500]	; (800100c <__aeabi_dadd+0x374>)
 8000e16:	428e      	cmp	r6, r1
 8000e18:	d100      	bne.n	8000e1c <__aeabi_dadd+0x184>
 8000e1a:	e0da      	b.n	8000fd2 <__aeabi_dadd+0x33a>
 8000e1c:	2180      	movs	r1, #128	; 0x80
 8000e1e:	0028      	movs	r0, r5
 8000e20:	0409      	lsls	r1, r1, #16
 8000e22:	4308      	orrs	r0, r1
 8000e24:	4684      	mov	ip, r0
 8000e26:	2a38      	cmp	r2, #56	; 0x38
 8000e28:	dd00      	ble.n	8000e2c <__aeabi_dadd+0x194>
 8000e2a:	e129      	b.n	8001080 <__aeabi_dadd+0x3e8>
 8000e2c:	2a1f      	cmp	r2, #31
 8000e2e:	dc00      	bgt.n	8000e32 <__aeabi_dadd+0x19a>
 8000e30:	e187      	b.n	8001142 <__aeabi_dadd+0x4aa>
 8000e32:	0011      	movs	r1, r2
 8000e34:	4665      	mov	r5, ip
 8000e36:	3920      	subs	r1, #32
 8000e38:	40cd      	lsrs	r5, r1
 8000e3a:	2a20      	cmp	r2, #32
 8000e3c:	d004      	beq.n	8000e48 <__aeabi_dadd+0x1b0>
 8000e3e:	2040      	movs	r0, #64	; 0x40
 8000e40:	4661      	mov	r1, ip
 8000e42:	1a82      	subs	r2, r0, r2
 8000e44:	4091      	lsls	r1, r2
 8000e46:	430f      	orrs	r7, r1
 8000e48:	0039      	movs	r1, r7
 8000e4a:	1e4f      	subs	r7, r1, #1
 8000e4c:	41b9      	sbcs	r1, r7
 8000e4e:	430d      	orrs	r5, r1
 8000e50:	e11b      	b.n	800108a <__aeabi_dadd+0x3f2>
 8000e52:	0029      	movs	r1, r5
 8000e54:	4339      	orrs	r1, r7
 8000e56:	d100      	bne.n	8000e5a <__aeabi_dadd+0x1c2>
 8000e58:	e0b5      	b.n	8000fc6 <__aeabi_dadd+0x32e>
 8000e5a:	1e51      	subs	r1, r2, #1
 8000e5c:	2a01      	cmp	r2, #1
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dadd+0x1ca>
 8000e60:	e1ab      	b.n	80011ba <__aeabi_dadd+0x522>
 8000e62:	486a      	ldr	r0, [pc, #424]	; (800100c <__aeabi_dadd+0x374>)
 8000e64:	4282      	cmp	r2, r0
 8000e66:	d100      	bne.n	8000e6a <__aeabi_dadd+0x1d2>
 8000e68:	e1b2      	b.n	80011d0 <__aeabi_dadd+0x538>
 8000e6a:	000a      	movs	r2, r1
 8000e6c:	e743      	b.n	8000cf6 <__aeabi_dadd+0x5e>
 8000e6e:	4969      	ldr	r1, [pc, #420]	; (8001014 <__aeabi_dadd+0x37c>)
 8000e70:	1c75      	adds	r5, r6, #1
 8000e72:	420d      	tst	r5, r1
 8000e74:	d000      	beq.n	8000e78 <__aeabi_dadd+0x1e0>
 8000e76:	e0cf      	b.n	8001018 <__aeabi_dadd+0x380>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d000      	beq.n	8000e7e <__aeabi_dadd+0x1e6>
 8000e7c:	e193      	b.n	80011a6 <__aeabi_dadd+0x50e>
 8000e7e:	4649      	mov	r1, r9
 8000e80:	4319      	orrs	r1, r3
 8000e82:	d100      	bne.n	8000e86 <__aeabi_dadd+0x1ee>
 8000e84:	e1d1      	b.n	800122a <__aeabi_dadd+0x592>
 8000e86:	4661      	mov	r1, ip
 8000e88:	4339      	orrs	r1, r7
 8000e8a:	d000      	beq.n	8000e8e <__aeabi_dadd+0x1f6>
 8000e8c:	e1e3      	b.n	8001256 <__aeabi_dadd+0x5be>
 8000e8e:	4649      	mov	r1, r9
 8000e90:	0758      	lsls	r0, r3, #29
 8000e92:	08c9      	lsrs	r1, r1, #3
 8000e94:	4301      	orrs	r1, r0
 8000e96:	08db      	lsrs	r3, r3, #3
 8000e98:	e026      	b.n	8000ee8 <__aeabi_dadd+0x250>
 8000e9a:	0029      	movs	r1, r5
 8000e9c:	4339      	orrs	r1, r7
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dadd+0x20a>
 8000ea0:	e091      	b.n	8000fc6 <__aeabi_dadd+0x32e>
 8000ea2:	1e51      	subs	r1, r2, #1
 8000ea4:	2a01      	cmp	r2, #1
 8000ea6:	d005      	beq.n	8000eb4 <__aeabi_dadd+0x21c>
 8000ea8:	4858      	ldr	r0, [pc, #352]	; (800100c <__aeabi_dadd+0x374>)
 8000eaa:	4282      	cmp	r2, r0
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_dadd+0x218>
 8000eae:	e18f      	b.n	80011d0 <__aeabi_dadd+0x538>
 8000eb0:	000a      	movs	r2, r1
 8000eb2:	e7b8      	b.n	8000e26 <__aeabi_dadd+0x18e>
 8000eb4:	003d      	movs	r5, r7
 8000eb6:	444d      	add	r5, r9
 8000eb8:	454d      	cmp	r5, r9
 8000eba:	4189      	sbcs	r1, r1
 8000ebc:	4463      	add	r3, ip
 8000ebe:	4698      	mov	r8, r3
 8000ec0:	4249      	negs	r1, r1
 8000ec2:	4488      	add	r8, r1
 8000ec4:	4643      	mov	r3, r8
 8000ec6:	2602      	movs	r6, #2
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	d500      	bpl.n	8000ece <__aeabi_dadd+0x236>
 8000ecc:	e0eb      	b.n	80010a6 <__aeabi_dadd+0x40e>
 8000ece:	3e01      	subs	r6, #1
 8000ed0:	076b      	lsls	r3, r5, #29
 8000ed2:	d000      	beq.n	8000ed6 <__aeabi_dadd+0x23e>
 8000ed4:	e75c      	b.n	8000d90 <__aeabi_dadd+0xf8>
 8000ed6:	4643      	mov	r3, r8
 8000ed8:	08e9      	lsrs	r1, r5, #3
 8000eda:	075a      	lsls	r2, r3, #29
 8000edc:	4311      	orrs	r1, r2
 8000ede:	0032      	movs	r2, r6
 8000ee0:	08db      	lsrs	r3, r3, #3
 8000ee2:	484a      	ldr	r0, [pc, #296]	; (800100c <__aeabi_dadd+0x374>)
 8000ee4:	4282      	cmp	r2, r0
 8000ee6:	d021      	beq.n	8000f2c <__aeabi_dadd+0x294>
 8000ee8:	031b      	lsls	r3, r3, #12
 8000eea:	0552      	lsls	r2, r2, #21
 8000eec:	0b1b      	lsrs	r3, r3, #12
 8000eee:	0d52      	lsrs	r2, r2, #21
 8000ef0:	e76c      	b.n	8000dcc <__aeabi_dadd+0x134>
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	e769      	b.n	8000dcc <__aeabi_dadd+0x134>
 8000ef8:	002a      	movs	r2, r5
 8000efa:	433a      	orrs	r2, r7
 8000efc:	d069      	beq.n	8000fd2 <__aeabi_dadd+0x33a>
 8000efe:	464a      	mov	r2, r9
 8000f00:	0758      	lsls	r0, r3, #29
 8000f02:	08d1      	lsrs	r1, r2, #3
 8000f04:	08da      	lsrs	r2, r3, #3
 8000f06:	2380      	movs	r3, #128	; 0x80
 8000f08:	031b      	lsls	r3, r3, #12
 8000f0a:	4308      	orrs	r0, r1
 8000f0c:	421a      	tst	r2, r3
 8000f0e:	d007      	beq.n	8000f20 <__aeabi_dadd+0x288>
 8000f10:	0029      	movs	r1, r5
 8000f12:	08ed      	lsrs	r5, r5, #3
 8000f14:	421d      	tst	r5, r3
 8000f16:	d103      	bne.n	8000f20 <__aeabi_dadd+0x288>
 8000f18:	002a      	movs	r2, r5
 8000f1a:	08ff      	lsrs	r7, r7, #3
 8000f1c:	0748      	lsls	r0, r1, #29
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0f43      	lsrs	r3, r0, #29
 8000f22:	00c1      	lsls	r1, r0, #3
 8000f24:	075b      	lsls	r3, r3, #29
 8000f26:	08c9      	lsrs	r1, r1, #3
 8000f28:	4319      	orrs	r1, r3
 8000f2a:	0013      	movs	r3, r2
 8000f2c:	000a      	movs	r2, r1
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	d100      	bne.n	8000f34 <__aeabi_dadd+0x29c>
 8000f32:	e213      	b.n	800135c <__aeabi_dadd+0x6c4>
 8000f34:	2280      	movs	r2, #128	; 0x80
 8000f36:	0312      	lsls	r2, r2, #12
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	031b      	lsls	r3, r3, #12
 8000f3c:	4a33      	ldr	r2, [pc, #204]	; (800100c <__aeabi_dadd+0x374>)
 8000f3e:	0b1b      	lsrs	r3, r3, #12
 8000f40:	e744      	b.n	8000dcc <__aeabi_dadd+0x134>
 8000f42:	2a00      	cmp	r2, #0
 8000f44:	d04b      	beq.n	8000fde <__aeabi_dadd+0x346>
 8000f46:	1b8a      	subs	r2, r1, r6
 8000f48:	2e00      	cmp	r6, #0
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_dadd+0x2b6>
 8000f4c:	e0e7      	b.n	800111e <__aeabi_dadd+0x486>
 8000f4e:	482f      	ldr	r0, [pc, #188]	; (800100c <__aeabi_dadd+0x374>)
 8000f50:	4281      	cmp	r1, r0
 8000f52:	d100      	bne.n	8000f56 <__aeabi_dadd+0x2be>
 8000f54:	e195      	b.n	8001282 <__aeabi_dadd+0x5ea>
 8000f56:	2080      	movs	r0, #128	; 0x80
 8000f58:	0400      	lsls	r0, r0, #16
 8000f5a:	4303      	orrs	r3, r0
 8000f5c:	2a38      	cmp	r2, #56	; 0x38
 8000f5e:	dd00      	ble.n	8000f62 <__aeabi_dadd+0x2ca>
 8000f60:	e143      	b.n	80011ea <__aeabi_dadd+0x552>
 8000f62:	2a1f      	cmp	r2, #31
 8000f64:	dd00      	ble.n	8000f68 <__aeabi_dadd+0x2d0>
 8000f66:	e1db      	b.n	8001320 <__aeabi_dadd+0x688>
 8000f68:	2020      	movs	r0, #32
 8000f6a:	001d      	movs	r5, r3
 8000f6c:	464e      	mov	r6, r9
 8000f6e:	1a80      	subs	r0, r0, r2
 8000f70:	4085      	lsls	r5, r0
 8000f72:	40d6      	lsrs	r6, r2
 8000f74:	4335      	orrs	r5, r6
 8000f76:	464e      	mov	r6, r9
 8000f78:	4086      	lsls	r6, r0
 8000f7a:	0030      	movs	r0, r6
 8000f7c:	40d3      	lsrs	r3, r2
 8000f7e:	1e46      	subs	r6, r0, #1
 8000f80:	41b0      	sbcs	r0, r6
 8000f82:	449c      	add	ip, r3
 8000f84:	4305      	orrs	r5, r0
 8000f86:	19ed      	adds	r5, r5, r7
 8000f88:	42bd      	cmp	r5, r7
 8000f8a:	419b      	sbcs	r3, r3
 8000f8c:	425b      	negs	r3, r3
 8000f8e:	4463      	add	r3, ip
 8000f90:	4698      	mov	r8, r3
 8000f92:	000e      	movs	r6, r1
 8000f94:	e07f      	b.n	8001096 <__aeabi_dadd+0x3fe>
 8000f96:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <__aeabi_dadd+0x378>)
 8000f98:	1a76      	subs	r6, r6, r1
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	4698      	mov	r8, r3
 8000f9e:	e6f5      	b.n	8000d8c <__aeabi_dadd+0xf4>
 8000fa0:	0028      	movs	r0, r5
 8000fa2:	f000 ff9d 	bl	8001ee0 <__clzsi2>
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	3118      	adds	r1, #24
 8000faa:	291f      	cmp	r1, #31
 8000fac:	dc00      	bgt.n	8000fb0 <__aeabi_dadd+0x318>
 8000fae:	e6cf      	b.n	8000d50 <__aeabi_dadd+0xb8>
 8000fb0:	002b      	movs	r3, r5
 8000fb2:	3808      	subs	r0, #8
 8000fb4:	4083      	lsls	r3, r0
 8000fb6:	2500      	movs	r5, #0
 8000fb8:	e6d2      	b.n	8000d60 <__aeabi_dadd+0xc8>
 8000fba:	4662      	mov	r2, ip
 8000fbc:	433a      	orrs	r2, r7
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	1e4f      	subs	r7, r1, #1
 8000fc2:	41b9      	sbcs	r1, r7
 8000fc4:	e6ac      	b.n	8000d20 <__aeabi_dadd+0x88>
 8000fc6:	4649      	mov	r1, r9
 8000fc8:	0758      	lsls	r0, r3, #29
 8000fca:	08c9      	lsrs	r1, r1, #3
 8000fcc:	4301      	orrs	r1, r0
 8000fce:	08db      	lsrs	r3, r3, #3
 8000fd0:	e787      	b.n	8000ee2 <__aeabi_dadd+0x24a>
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	075a      	lsls	r2, r3, #29
 8000fd6:	08c9      	lsrs	r1, r1, #3
 8000fd8:	4311      	orrs	r1, r2
 8000fda:	08db      	lsrs	r3, r3, #3
 8000fdc:	e7a6      	b.n	8000f2c <__aeabi_dadd+0x294>
 8000fde:	490d      	ldr	r1, [pc, #52]	; (8001014 <__aeabi_dadd+0x37c>)
 8000fe0:	1c70      	adds	r0, r6, #1
 8000fe2:	4208      	tst	r0, r1
 8000fe4:	d000      	beq.n	8000fe8 <__aeabi_dadd+0x350>
 8000fe6:	e0bb      	b.n	8001160 <__aeabi_dadd+0x4c8>
 8000fe8:	2e00      	cmp	r6, #0
 8000fea:	d000      	beq.n	8000fee <__aeabi_dadd+0x356>
 8000fec:	e114      	b.n	8001218 <__aeabi_dadd+0x580>
 8000fee:	4649      	mov	r1, r9
 8000ff0:	4319      	orrs	r1, r3
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_dadd+0x35e>
 8000ff4:	e175      	b.n	80012e2 <__aeabi_dadd+0x64a>
 8000ff6:	0029      	movs	r1, r5
 8000ff8:	4339      	orrs	r1, r7
 8000ffa:	d000      	beq.n	8000ffe <__aeabi_dadd+0x366>
 8000ffc:	e17e      	b.n	80012fc <__aeabi_dadd+0x664>
 8000ffe:	4649      	mov	r1, r9
 8001000:	0758      	lsls	r0, r3, #29
 8001002:	08c9      	lsrs	r1, r1, #3
 8001004:	4301      	orrs	r1, r0
 8001006:	08db      	lsrs	r3, r3, #3
 8001008:	e76e      	b.n	8000ee8 <__aeabi_dadd+0x250>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	000007ff 	.word	0x000007ff
 8001010:	ff7fffff 	.word	0xff7fffff
 8001014:	000007fe 	.word	0x000007fe
 8001018:	4649      	mov	r1, r9
 800101a:	1bcd      	subs	r5, r1, r7
 800101c:	4661      	mov	r1, ip
 800101e:	1a58      	subs	r0, r3, r1
 8001020:	45a9      	cmp	r9, r5
 8001022:	4189      	sbcs	r1, r1
 8001024:	4249      	negs	r1, r1
 8001026:	4688      	mov	r8, r1
 8001028:	0001      	movs	r1, r0
 800102a:	4640      	mov	r0, r8
 800102c:	1a09      	subs	r1, r1, r0
 800102e:	4688      	mov	r8, r1
 8001030:	0209      	lsls	r1, r1, #8
 8001032:	d500      	bpl.n	8001036 <__aeabi_dadd+0x39e>
 8001034:	e0a6      	b.n	8001184 <__aeabi_dadd+0x4ec>
 8001036:	4641      	mov	r1, r8
 8001038:	4329      	orrs	r1, r5
 800103a:	d000      	beq.n	800103e <__aeabi_dadd+0x3a6>
 800103c:	e67f      	b.n	8000d3e <__aeabi_dadd+0xa6>
 800103e:	2300      	movs	r3, #0
 8001040:	2400      	movs	r4, #0
 8001042:	e751      	b.n	8000ee8 <__aeabi_dadd+0x250>
 8001044:	4cc7      	ldr	r4, [pc, #796]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001046:	42a1      	cmp	r1, r4
 8001048:	d100      	bne.n	800104c <__aeabi_dadd+0x3b4>
 800104a:	e0c7      	b.n	80011dc <__aeabi_dadd+0x544>
 800104c:	2480      	movs	r4, #128	; 0x80
 800104e:	0424      	lsls	r4, r4, #16
 8001050:	4323      	orrs	r3, r4
 8001052:	2a38      	cmp	r2, #56	; 0x38
 8001054:	dc54      	bgt.n	8001100 <__aeabi_dadd+0x468>
 8001056:	2a1f      	cmp	r2, #31
 8001058:	dd00      	ble.n	800105c <__aeabi_dadd+0x3c4>
 800105a:	e0cc      	b.n	80011f6 <__aeabi_dadd+0x55e>
 800105c:	2420      	movs	r4, #32
 800105e:	4648      	mov	r0, r9
 8001060:	1aa4      	subs	r4, r4, r2
 8001062:	001d      	movs	r5, r3
 8001064:	464e      	mov	r6, r9
 8001066:	40a0      	lsls	r0, r4
 8001068:	40d6      	lsrs	r6, r2
 800106a:	40a5      	lsls	r5, r4
 800106c:	0004      	movs	r4, r0
 800106e:	40d3      	lsrs	r3, r2
 8001070:	4662      	mov	r2, ip
 8001072:	4335      	orrs	r5, r6
 8001074:	1e66      	subs	r6, r4, #1
 8001076:	41b4      	sbcs	r4, r6
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	469c      	mov	ip, r3
 800107c:	4325      	orrs	r5, r4
 800107e:	e044      	b.n	800110a <__aeabi_dadd+0x472>
 8001080:	4662      	mov	r2, ip
 8001082:	433a      	orrs	r2, r7
 8001084:	0015      	movs	r5, r2
 8001086:	1e6f      	subs	r7, r5, #1
 8001088:	41bd      	sbcs	r5, r7
 800108a:	444d      	add	r5, r9
 800108c:	454d      	cmp	r5, r9
 800108e:	4189      	sbcs	r1, r1
 8001090:	4249      	negs	r1, r1
 8001092:	4688      	mov	r8, r1
 8001094:	4498      	add	r8, r3
 8001096:	4643      	mov	r3, r8
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	d400      	bmi.n	800109e <__aeabi_dadd+0x406>
 800109c:	e718      	b.n	8000ed0 <__aeabi_dadd+0x238>
 800109e:	4bb1      	ldr	r3, [pc, #708]	; (8001364 <__aeabi_dadd+0x6cc>)
 80010a0:	3601      	adds	r6, #1
 80010a2:	429e      	cmp	r6, r3
 80010a4:	d049      	beq.n	800113a <__aeabi_dadd+0x4a2>
 80010a6:	4642      	mov	r2, r8
 80010a8:	4baf      	ldr	r3, [pc, #700]	; (8001368 <__aeabi_dadd+0x6d0>)
 80010aa:	2101      	movs	r1, #1
 80010ac:	401a      	ands	r2, r3
 80010ae:	0013      	movs	r3, r2
 80010b0:	086a      	lsrs	r2, r5, #1
 80010b2:	400d      	ands	r5, r1
 80010b4:	4315      	orrs	r5, r2
 80010b6:	07d9      	lsls	r1, r3, #31
 80010b8:	085b      	lsrs	r3, r3, #1
 80010ba:	4698      	mov	r8, r3
 80010bc:	430d      	orrs	r5, r1
 80010be:	e665      	b.n	8000d8c <__aeabi_dadd+0xf4>
 80010c0:	0018      	movs	r0, r3
 80010c2:	3e1f      	subs	r6, #31
 80010c4:	40f0      	lsrs	r0, r6
 80010c6:	2a20      	cmp	r2, #32
 80010c8:	d003      	beq.n	80010d2 <__aeabi_dadd+0x43a>
 80010ca:	2140      	movs	r1, #64	; 0x40
 80010cc:	1a8a      	subs	r2, r1, r2
 80010ce:	4093      	lsls	r3, r2
 80010d0:	431d      	orrs	r5, r3
 80010d2:	1e69      	subs	r1, r5, #1
 80010d4:	418d      	sbcs	r5, r1
 80010d6:	2300      	movs	r3, #0
 80010d8:	2600      	movs	r6, #0
 80010da:	4698      	mov	r8, r3
 80010dc:	4305      	orrs	r5, r0
 80010de:	e6f7      	b.n	8000ed0 <__aeabi_dadd+0x238>
 80010e0:	0011      	movs	r1, r2
 80010e2:	4665      	mov	r5, ip
 80010e4:	3920      	subs	r1, #32
 80010e6:	40cd      	lsrs	r5, r1
 80010e8:	2a20      	cmp	r2, #32
 80010ea:	d004      	beq.n	80010f6 <__aeabi_dadd+0x45e>
 80010ec:	2040      	movs	r0, #64	; 0x40
 80010ee:	4661      	mov	r1, ip
 80010f0:	1a82      	subs	r2, r0, r2
 80010f2:	4091      	lsls	r1, r2
 80010f4:	430f      	orrs	r7, r1
 80010f6:	0039      	movs	r1, r7
 80010f8:	1e4f      	subs	r7, r1, #1
 80010fa:	41b9      	sbcs	r1, r7
 80010fc:	4329      	orrs	r1, r5
 80010fe:	e60f      	b.n	8000d20 <__aeabi_dadd+0x88>
 8001100:	464a      	mov	r2, r9
 8001102:	4313      	orrs	r3, r2
 8001104:	001d      	movs	r5, r3
 8001106:	1e6b      	subs	r3, r5, #1
 8001108:	419d      	sbcs	r5, r3
 800110a:	1b7d      	subs	r5, r7, r5
 800110c:	42af      	cmp	r7, r5
 800110e:	419b      	sbcs	r3, r3
 8001110:	4662      	mov	r2, ip
 8001112:	425b      	negs	r3, r3
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	4698      	mov	r8, r3
 8001118:	4654      	mov	r4, sl
 800111a:	000e      	movs	r6, r1
 800111c:	e607      	b.n	8000d2e <__aeabi_dadd+0x96>
 800111e:	4648      	mov	r0, r9
 8001120:	4318      	orrs	r0, r3
 8001122:	d100      	bne.n	8001126 <__aeabi_dadd+0x48e>
 8001124:	e0b3      	b.n	800128e <__aeabi_dadd+0x5f6>
 8001126:	1e50      	subs	r0, r2, #1
 8001128:	2a01      	cmp	r2, #1
 800112a:	d100      	bne.n	800112e <__aeabi_dadd+0x496>
 800112c:	e10d      	b.n	800134a <__aeabi_dadd+0x6b2>
 800112e:	4d8d      	ldr	r5, [pc, #564]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001130:	42aa      	cmp	r2, r5
 8001132:	d100      	bne.n	8001136 <__aeabi_dadd+0x49e>
 8001134:	e0a5      	b.n	8001282 <__aeabi_dadd+0x5ea>
 8001136:	0002      	movs	r2, r0
 8001138:	e710      	b.n	8000f5c <__aeabi_dadd+0x2c4>
 800113a:	0032      	movs	r2, r6
 800113c:	2300      	movs	r3, #0
 800113e:	2100      	movs	r1, #0
 8001140:	e644      	b.n	8000dcc <__aeabi_dadd+0x134>
 8001142:	2120      	movs	r1, #32
 8001144:	0038      	movs	r0, r7
 8001146:	1a89      	subs	r1, r1, r2
 8001148:	4665      	mov	r5, ip
 800114a:	408f      	lsls	r7, r1
 800114c:	408d      	lsls	r5, r1
 800114e:	40d0      	lsrs	r0, r2
 8001150:	1e79      	subs	r1, r7, #1
 8001152:	418f      	sbcs	r7, r1
 8001154:	4305      	orrs	r5, r0
 8001156:	433d      	orrs	r5, r7
 8001158:	4667      	mov	r7, ip
 800115a:	40d7      	lsrs	r7, r2
 800115c:	19db      	adds	r3, r3, r7
 800115e:	e794      	b.n	800108a <__aeabi_dadd+0x3f2>
 8001160:	4a80      	ldr	r2, [pc, #512]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001162:	4290      	cmp	r0, r2
 8001164:	d100      	bne.n	8001168 <__aeabi_dadd+0x4d0>
 8001166:	e0ec      	b.n	8001342 <__aeabi_dadd+0x6aa>
 8001168:	0039      	movs	r1, r7
 800116a:	4449      	add	r1, r9
 800116c:	4549      	cmp	r1, r9
 800116e:	4192      	sbcs	r2, r2
 8001170:	4463      	add	r3, ip
 8001172:	4252      	negs	r2, r2
 8001174:	189b      	adds	r3, r3, r2
 8001176:	07dd      	lsls	r5, r3, #31
 8001178:	0849      	lsrs	r1, r1, #1
 800117a:	085b      	lsrs	r3, r3, #1
 800117c:	4698      	mov	r8, r3
 800117e:	0006      	movs	r6, r0
 8001180:	430d      	orrs	r5, r1
 8001182:	e6a5      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8001184:	464a      	mov	r2, r9
 8001186:	1abd      	subs	r5, r7, r2
 8001188:	42af      	cmp	r7, r5
 800118a:	4189      	sbcs	r1, r1
 800118c:	4662      	mov	r2, ip
 800118e:	4249      	negs	r1, r1
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	1a5b      	subs	r3, r3, r1
 8001194:	4698      	mov	r8, r3
 8001196:	4654      	mov	r4, sl
 8001198:	e5d1      	b.n	8000d3e <__aeabi_dadd+0xa6>
 800119a:	076c      	lsls	r4, r5, #29
 800119c:	08f9      	lsrs	r1, r7, #3
 800119e:	4321      	orrs	r1, r4
 80011a0:	08eb      	lsrs	r3, r5, #3
 80011a2:	0004      	movs	r4, r0
 80011a4:	e69d      	b.n	8000ee2 <__aeabi_dadd+0x24a>
 80011a6:	464a      	mov	r2, r9
 80011a8:	431a      	orrs	r2, r3
 80011aa:	d175      	bne.n	8001298 <__aeabi_dadd+0x600>
 80011ac:	4661      	mov	r1, ip
 80011ae:	4339      	orrs	r1, r7
 80011b0:	d114      	bne.n	80011dc <__aeabi_dadd+0x544>
 80011b2:	2380      	movs	r3, #128	; 0x80
 80011b4:	2400      	movs	r4, #0
 80011b6:	031b      	lsls	r3, r3, #12
 80011b8:	e6bc      	b.n	8000f34 <__aeabi_dadd+0x29c>
 80011ba:	464a      	mov	r2, r9
 80011bc:	1bd5      	subs	r5, r2, r7
 80011be:	45a9      	cmp	r9, r5
 80011c0:	4189      	sbcs	r1, r1
 80011c2:	4662      	mov	r2, ip
 80011c4:	4249      	negs	r1, r1
 80011c6:	1a9b      	subs	r3, r3, r2
 80011c8:	1a5b      	subs	r3, r3, r1
 80011ca:	4698      	mov	r8, r3
 80011cc:	2601      	movs	r6, #1
 80011ce:	e5ae      	b.n	8000d2e <__aeabi_dadd+0x96>
 80011d0:	464a      	mov	r2, r9
 80011d2:	08d1      	lsrs	r1, r2, #3
 80011d4:	075a      	lsls	r2, r3, #29
 80011d6:	4311      	orrs	r1, r2
 80011d8:	08db      	lsrs	r3, r3, #3
 80011da:	e6a7      	b.n	8000f2c <__aeabi_dadd+0x294>
 80011dc:	4663      	mov	r3, ip
 80011de:	08f9      	lsrs	r1, r7, #3
 80011e0:	075a      	lsls	r2, r3, #29
 80011e2:	4654      	mov	r4, sl
 80011e4:	4311      	orrs	r1, r2
 80011e6:	08db      	lsrs	r3, r3, #3
 80011e8:	e6a0      	b.n	8000f2c <__aeabi_dadd+0x294>
 80011ea:	464a      	mov	r2, r9
 80011ec:	4313      	orrs	r3, r2
 80011ee:	001d      	movs	r5, r3
 80011f0:	1e6b      	subs	r3, r5, #1
 80011f2:	419d      	sbcs	r5, r3
 80011f4:	e6c7      	b.n	8000f86 <__aeabi_dadd+0x2ee>
 80011f6:	0014      	movs	r4, r2
 80011f8:	001e      	movs	r6, r3
 80011fa:	3c20      	subs	r4, #32
 80011fc:	40e6      	lsrs	r6, r4
 80011fe:	2a20      	cmp	r2, #32
 8001200:	d005      	beq.n	800120e <__aeabi_dadd+0x576>
 8001202:	2440      	movs	r4, #64	; 0x40
 8001204:	1aa2      	subs	r2, r4, r2
 8001206:	4093      	lsls	r3, r2
 8001208:	464a      	mov	r2, r9
 800120a:	431a      	orrs	r2, r3
 800120c:	4691      	mov	r9, r2
 800120e:	464d      	mov	r5, r9
 8001210:	1e6b      	subs	r3, r5, #1
 8001212:	419d      	sbcs	r5, r3
 8001214:	4335      	orrs	r5, r6
 8001216:	e778      	b.n	800110a <__aeabi_dadd+0x472>
 8001218:	464a      	mov	r2, r9
 800121a:	431a      	orrs	r2, r3
 800121c:	d000      	beq.n	8001220 <__aeabi_dadd+0x588>
 800121e:	e66b      	b.n	8000ef8 <__aeabi_dadd+0x260>
 8001220:	076b      	lsls	r3, r5, #29
 8001222:	08f9      	lsrs	r1, r7, #3
 8001224:	4319      	orrs	r1, r3
 8001226:	08eb      	lsrs	r3, r5, #3
 8001228:	e680      	b.n	8000f2c <__aeabi_dadd+0x294>
 800122a:	4661      	mov	r1, ip
 800122c:	4339      	orrs	r1, r7
 800122e:	d054      	beq.n	80012da <__aeabi_dadd+0x642>
 8001230:	4663      	mov	r3, ip
 8001232:	08f9      	lsrs	r1, r7, #3
 8001234:	075c      	lsls	r4, r3, #29
 8001236:	4321      	orrs	r1, r4
 8001238:	08db      	lsrs	r3, r3, #3
 800123a:	0004      	movs	r4, r0
 800123c:	e654      	b.n	8000ee8 <__aeabi_dadd+0x250>
 800123e:	464a      	mov	r2, r9
 8001240:	1abd      	subs	r5, r7, r2
 8001242:	42af      	cmp	r7, r5
 8001244:	4189      	sbcs	r1, r1
 8001246:	4662      	mov	r2, ip
 8001248:	4249      	negs	r1, r1
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	1a5b      	subs	r3, r3, r1
 800124e:	4698      	mov	r8, r3
 8001250:	0004      	movs	r4, r0
 8001252:	2601      	movs	r6, #1
 8001254:	e56b      	b.n	8000d2e <__aeabi_dadd+0x96>
 8001256:	464a      	mov	r2, r9
 8001258:	1bd5      	subs	r5, r2, r7
 800125a:	45a9      	cmp	r9, r5
 800125c:	4189      	sbcs	r1, r1
 800125e:	4662      	mov	r2, ip
 8001260:	4249      	negs	r1, r1
 8001262:	1a9a      	subs	r2, r3, r2
 8001264:	1a52      	subs	r2, r2, r1
 8001266:	4690      	mov	r8, r2
 8001268:	0212      	lsls	r2, r2, #8
 800126a:	d532      	bpl.n	80012d2 <__aeabi_dadd+0x63a>
 800126c:	464a      	mov	r2, r9
 800126e:	1abd      	subs	r5, r7, r2
 8001270:	42af      	cmp	r7, r5
 8001272:	4189      	sbcs	r1, r1
 8001274:	4662      	mov	r2, ip
 8001276:	4249      	negs	r1, r1
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	1a5b      	subs	r3, r3, r1
 800127c:	4698      	mov	r8, r3
 800127e:	0004      	movs	r4, r0
 8001280:	e584      	b.n	8000d8c <__aeabi_dadd+0xf4>
 8001282:	4663      	mov	r3, ip
 8001284:	08f9      	lsrs	r1, r7, #3
 8001286:	075a      	lsls	r2, r3, #29
 8001288:	4311      	orrs	r1, r2
 800128a:	08db      	lsrs	r3, r3, #3
 800128c:	e64e      	b.n	8000f2c <__aeabi_dadd+0x294>
 800128e:	08f9      	lsrs	r1, r7, #3
 8001290:	0768      	lsls	r0, r5, #29
 8001292:	4301      	orrs	r1, r0
 8001294:	08eb      	lsrs	r3, r5, #3
 8001296:	e624      	b.n	8000ee2 <__aeabi_dadd+0x24a>
 8001298:	4662      	mov	r2, ip
 800129a:	433a      	orrs	r2, r7
 800129c:	d100      	bne.n	80012a0 <__aeabi_dadd+0x608>
 800129e:	e698      	b.n	8000fd2 <__aeabi_dadd+0x33a>
 80012a0:	464a      	mov	r2, r9
 80012a2:	08d1      	lsrs	r1, r2, #3
 80012a4:	075a      	lsls	r2, r3, #29
 80012a6:	4311      	orrs	r1, r2
 80012a8:	08da      	lsrs	r2, r3, #3
 80012aa:	2380      	movs	r3, #128	; 0x80
 80012ac:	031b      	lsls	r3, r3, #12
 80012ae:	421a      	tst	r2, r3
 80012b0:	d008      	beq.n	80012c4 <__aeabi_dadd+0x62c>
 80012b2:	4660      	mov	r0, ip
 80012b4:	08c5      	lsrs	r5, r0, #3
 80012b6:	421d      	tst	r5, r3
 80012b8:	d104      	bne.n	80012c4 <__aeabi_dadd+0x62c>
 80012ba:	4654      	mov	r4, sl
 80012bc:	002a      	movs	r2, r5
 80012be:	08f9      	lsrs	r1, r7, #3
 80012c0:	0743      	lsls	r3, r0, #29
 80012c2:	4319      	orrs	r1, r3
 80012c4:	0f4b      	lsrs	r3, r1, #29
 80012c6:	00c9      	lsls	r1, r1, #3
 80012c8:	075b      	lsls	r3, r3, #29
 80012ca:	08c9      	lsrs	r1, r1, #3
 80012cc:	4319      	orrs	r1, r3
 80012ce:	0013      	movs	r3, r2
 80012d0:	e62c      	b.n	8000f2c <__aeabi_dadd+0x294>
 80012d2:	4641      	mov	r1, r8
 80012d4:	4329      	orrs	r1, r5
 80012d6:	d000      	beq.n	80012da <__aeabi_dadd+0x642>
 80012d8:	e5fa      	b.n	8000ed0 <__aeabi_dadd+0x238>
 80012da:	2300      	movs	r3, #0
 80012dc:	000a      	movs	r2, r1
 80012de:	2400      	movs	r4, #0
 80012e0:	e602      	b.n	8000ee8 <__aeabi_dadd+0x250>
 80012e2:	076b      	lsls	r3, r5, #29
 80012e4:	08f9      	lsrs	r1, r7, #3
 80012e6:	4319      	orrs	r1, r3
 80012e8:	08eb      	lsrs	r3, r5, #3
 80012ea:	e5fd      	b.n	8000ee8 <__aeabi_dadd+0x250>
 80012ec:	4663      	mov	r3, ip
 80012ee:	08f9      	lsrs	r1, r7, #3
 80012f0:	075b      	lsls	r3, r3, #29
 80012f2:	4319      	orrs	r1, r3
 80012f4:	4663      	mov	r3, ip
 80012f6:	0004      	movs	r4, r0
 80012f8:	08db      	lsrs	r3, r3, #3
 80012fa:	e617      	b.n	8000f2c <__aeabi_dadd+0x294>
 80012fc:	003d      	movs	r5, r7
 80012fe:	444d      	add	r5, r9
 8001300:	4463      	add	r3, ip
 8001302:	454d      	cmp	r5, r9
 8001304:	4189      	sbcs	r1, r1
 8001306:	4698      	mov	r8, r3
 8001308:	4249      	negs	r1, r1
 800130a:	4488      	add	r8, r1
 800130c:	4643      	mov	r3, r8
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	d400      	bmi.n	8001314 <__aeabi_dadd+0x67c>
 8001312:	e5dd      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8001314:	4642      	mov	r2, r8
 8001316:	4b14      	ldr	r3, [pc, #80]	; (8001368 <__aeabi_dadd+0x6d0>)
 8001318:	2601      	movs	r6, #1
 800131a:	401a      	ands	r2, r3
 800131c:	4690      	mov	r8, r2
 800131e:	e5d7      	b.n	8000ed0 <__aeabi_dadd+0x238>
 8001320:	0010      	movs	r0, r2
 8001322:	001e      	movs	r6, r3
 8001324:	3820      	subs	r0, #32
 8001326:	40c6      	lsrs	r6, r0
 8001328:	2a20      	cmp	r2, #32
 800132a:	d005      	beq.n	8001338 <__aeabi_dadd+0x6a0>
 800132c:	2040      	movs	r0, #64	; 0x40
 800132e:	1a82      	subs	r2, r0, r2
 8001330:	4093      	lsls	r3, r2
 8001332:	464a      	mov	r2, r9
 8001334:	431a      	orrs	r2, r3
 8001336:	4691      	mov	r9, r2
 8001338:	464d      	mov	r5, r9
 800133a:	1e6b      	subs	r3, r5, #1
 800133c:	419d      	sbcs	r5, r3
 800133e:	4335      	orrs	r5, r6
 8001340:	e621      	b.n	8000f86 <__aeabi_dadd+0x2ee>
 8001342:	0002      	movs	r2, r0
 8001344:	2300      	movs	r3, #0
 8001346:	2100      	movs	r1, #0
 8001348:	e540      	b.n	8000dcc <__aeabi_dadd+0x134>
 800134a:	464a      	mov	r2, r9
 800134c:	19d5      	adds	r5, r2, r7
 800134e:	42bd      	cmp	r5, r7
 8001350:	4189      	sbcs	r1, r1
 8001352:	4463      	add	r3, ip
 8001354:	4698      	mov	r8, r3
 8001356:	4249      	negs	r1, r1
 8001358:	4488      	add	r8, r1
 800135a:	e5b3      	b.n	8000ec4 <__aeabi_dadd+0x22c>
 800135c:	2100      	movs	r1, #0
 800135e:	4a01      	ldr	r2, [pc, #4]	; (8001364 <__aeabi_dadd+0x6cc>)
 8001360:	000b      	movs	r3, r1
 8001362:	e533      	b.n	8000dcc <__aeabi_dadd+0x134>
 8001364:	000007ff 	.word	0x000007ff
 8001368:	ff7fffff 	.word	0xff7fffff

0800136c <__aeabi_ddiv>:
 800136c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136e:	4657      	mov	r7, sl
 8001370:	464e      	mov	r6, r9
 8001372:	4645      	mov	r5, r8
 8001374:	46de      	mov	lr, fp
 8001376:	b5e0      	push	{r5, r6, r7, lr}
 8001378:	4681      	mov	r9, r0
 800137a:	0005      	movs	r5, r0
 800137c:	030c      	lsls	r4, r1, #12
 800137e:	0048      	lsls	r0, r1, #1
 8001380:	4692      	mov	sl, r2
 8001382:	001f      	movs	r7, r3
 8001384:	b085      	sub	sp, #20
 8001386:	0b24      	lsrs	r4, r4, #12
 8001388:	0d40      	lsrs	r0, r0, #21
 800138a:	0fce      	lsrs	r6, r1, #31
 800138c:	2800      	cmp	r0, #0
 800138e:	d059      	beq.n	8001444 <__aeabi_ddiv+0xd8>
 8001390:	4b87      	ldr	r3, [pc, #540]	; (80015b0 <__aeabi_ddiv+0x244>)
 8001392:	4298      	cmp	r0, r3
 8001394:	d100      	bne.n	8001398 <__aeabi_ddiv+0x2c>
 8001396:	e098      	b.n	80014ca <__aeabi_ddiv+0x15e>
 8001398:	0f6b      	lsrs	r3, r5, #29
 800139a:	00e4      	lsls	r4, r4, #3
 800139c:	431c      	orrs	r4, r3
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	4323      	orrs	r3, r4
 80013a4:	4698      	mov	r8, r3
 80013a6:	4b83      	ldr	r3, [pc, #524]	; (80015b4 <__aeabi_ddiv+0x248>)
 80013a8:	00ed      	lsls	r5, r5, #3
 80013aa:	469b      	mov	fp, r3
 80013ac:	2300      	movs	r3, #0
 80013ae:	4699      	mov	r9, r3
 80013b0:	4483      	add	fp, r0
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	033c      	lsls	r4, r7, #12
 80013b6:	007b      	lsls	r3, r7, #1
 80013b8:	4650      	mov	r0, sl
 80013ba:	0b24      	lsrs	r4, r4, #12
 80013bc:	0d5b      	lsrs	r3, r3, #21
 80013be:	0fff      	lsrs	r7, r7, #31
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d067      	beq.n	8001494 <__aeabi_ddiv+0x128>
 80013c4:	4a7a      	ldr	r2, [pc, #488]	; (80015b0 <__aeabi_ddiv+0x244>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d018      	beq.n	80013fc <__aeabi_ddiv+0x90>
 80013ca:	497a      	ldr	r1, [pc, #488]	; (80015b4 <__aeabi_ddiv+0x248>)
 80013cc:	0f42      	lsrs	r2, r0, #29
 80013ce:	468c      	mov	ip, r1
 80013d0:	00e4      	lsls	r4, r4, #3
 80013d2:	4659      	mov	r1, fp
 80013d4:	4314      	orrs	r4, r2
 80013d6:	2280      	movs	r2, #128	; 0x80
 80013d8:	4463      	add	r3, ip
 80013da:	0412      	lsls	r2, r2, #16
 80013dc:	1acb      	subs	r3, r1, r3
 80013de:	4314      	orrs	r4, r2
 80013e0:	469b      	mov	fp, r3
 80013e2:	00c2      	lsls	r2, r0, #3
 80013e4:	2000      	movs	r0, #0
 80013e6:	0033      	movs	r3, r6
 80013e8:	407b      	eors	r3, r7
 80013ea:	469a      	mov	sl, r3
 80013ec:	464b      	mov	r3, r9
 80013ee:	2b0f      	cmp	r3, #15
 80013f0:	d900      	bls.n	80013f4 <__aeabi_ddiv+0x88>
 80013f2:	e0ef      	b.n	80015d4 <__aeabi_ddiv+0x268>
 80013f4:	4970      	ldr	r1, [pc, #448]	; (80015b8 <__aeabi_ddiv+0x24c>)
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	58cb      	ldr	r3, [r1, r3]
 80013fa:	469f      	mov	pc, r3
 80013fc:	4b6f      	ldr	r3, [pc, #444]	; (80015bc <__aeabi_ddiv+0x250>)
 80013fe:	4652      	mov	r2, sl
 8001400:	469c      	mov	ip, r3
 8001402:	4322      	orrs	r2, r4
 8001404:	44e3      	add	fp, ip
 8001406:	2a00      	cmp	r2, #0
 8001408:	d000      	beq.n	800140c <__aeabi_ddiv+0xa0>
 800140a:	e095      	b.n	8001538 <__aeabi_ddiv+0x1cc>
 800140c:	4649      	mov	r1, r9
 800140e:	2302      	movs	r3, #2
 8001410:	4319      	orrs	r1, r3
 8001412:	4689      	mov	r9, r1
 8001414:	2400      	movs	r4, #0
 8001416:	2002      	movs	r0, #2
 8001418:	e7e5      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 800141a:	2300      	movs	r3, #0
 800141c:	2400      	movs	r4, #0
 800141e:	2500      	movs	r5, #0
 8001420:	4652      	mov	r2, sl
 8001422:	051b      	lsls	r3, r3, #20
 8001424:	4323      	orrs	r3, r4
 8001426:	07d2      	lsls	r2, r2, #31
 8001428:	4313      	orrs	r3, r2
 800142a:	0028      	movs	r0, r5
 800142c:	0019      	movs	r1, r3
 800142e:	b005      	add	sp, #20
 8001430:	bcf0      	pop	{r4, r5, r6, r7}
 8001432:	46bb      	mov	fp, r7
 8001434:	46b2      	mov	sl, r6
 8001436:	46a9      	mov	r9, r5
 8001438:	46a0      	mov	r8, r4
 800143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800143c:	2400      	movs	r4, #0
 800143e:	2500      	movs	r5, #0
 8001440:	4b5b      	ldr	r3, [pc, #364]	; (80015b0 <__aeabi_ddiv+0x244>)
 8001442:	e7ed      	b.n	8001420 <__aeabi_ddiv+0xb4>
 8001444:	464b      	mov	r3, r9
 8001446:	4323      	orrs	r3, r4
 8001448:	4698      	mov	r8, r3
 800144a:	d100      	bne.n	800144e <__aeabi_ddiv+0xe2>
 800144c:	e089      	b.n	8001562 <__aeabi_ddiv+0x1f6>
 800144e:	2c00      	cmp	r4, #0
 8001450:	d100      	bne.n	8001454 <__aeabi_ddiv+0xe8>
 8001452:	e1e0      	b.n	8001816 <__aeabi_ddiv+0x4aa>
 8001454:	0020      	movs	r0, r4
 8001456:	f000 fd43 	bl	8001ee0 <__clzsi2>
 800145a:	0001      	movs	r1, r0
 800145c:	0002      	movs	r2, r0
 800145e:	390b      	subs	r1, #11
 8001460:	231d      	movs	r3, #29
 8001462:	1a5b      	subs	r3, r3, r1
 8001464:	4649      	mov	r1, r9
 8001466:	0010      	movs	r0, r2
 8001468:	40d9      	lsrs	r1, r3
 800146a:	3808      	subs	r0, #8
 800146c:	4084      	lsls	r4, r0
 800146e:	000b      	movs	r3, r1
 8001470:	464d      	mov	r5, r9
 8001472:	4323      	orrs	r3, r4
 8001474:	4698      	mov	r8, r3
 8001476:	4085      	lsls	r5, r0
 8001478:	4851      	ldr	r0, [pc, #324]	; (80015c0 <__aeabi_ddiv+0x254>)
 800147a:	033c      	lsls	r4, r7, #12
 800147c:	1a83      	subs	r3, r0, r2
 800147e:	469b      	mov	fp, r3
 8001480:	2300      	movs	r3, #0
 8001482:	4699      	mov	r9, r3
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	007b      	lsls	r3, r7, #1
 8001488:	4650      	mov	r0, sl
 800148a:	0b24      	lsrs	r4, r4, #12
 800148c:	0d5b      	lsrs	r3, r3, #21
 800148e:	0fff      	lsrs	r7, r7, #31
 8001490:	2b00      	cmp	r3, #0
 8001492:	d197      	bne.n	80013c4 <__aeabi_ddiv+0x58>
 8001494:	4652      	mov	r2, sl
 8001496:	4322      	orrs	r2, r4
 8001498:	d055      	beq.n	8001546 <__aeabi_ddiv+0x1da>
 800149a:	2c00      	cmp	r4, #0
 800149c:	d100      	bne.n	80014a0 <__aeabi_ddiv+0x134>
 800149e:	e1ca      	b.n	8001836 <__aeabi_ddiv+0x4ca>
 80014a0:	0020      	movs	r0, r4
 80014a2:	f000 fd1d 	bl	8001ee0 <__clzsi2>
 80014a6:	0002      	movs	r2, r0
 80014a8:	3a0b      	subs	r2, #11
 80014aa:	231d      	movs	r3, #29
 80014ac:	0001      	movs	r1, r0
 80014ae:	1a9b      	subs	r3, r3, r2
 80014b0:	4652      	mov	r2, sl
 80014b2:	3908      	subs	r1, #8
 80014b4:	40da      	lsrs	r2, r3
 80014b6:	408c      	lsls	r4, r1
 80014b8:	4314      	orrs	r4, r2
 80014ba:	4652      	mov	r2, sl
 80014bc:	408a      	lsls	r2, r1
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <__aeabi_ddiv+0x258>)
 80014c0:	4458      	add	r0, fp
 80014c2:	469b      	mov	fp, r3
 80014c4:	4483      	add	fp, r0
 80014c6:	2000      	movs	r0, #0
 80014c8:	e78d      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 80014ca:	464b      	mov	r3, r9
 80014cc:	4323      	orrs	r3, r4
 80014ce:	4698      	mov	r8, r3
 80014d0:	d140      	bne.n	8001554 <__aeabi_ddiv+0x1e8>
 80014d2:	2308      	movs	r3, #8
 80014d4:	4699      	mov	r9, r3
 80014d6:	3b06      	subs	r3, #6
 80014d8:	2500      	movs	r5, #0
 80014da:	4683      	mov	fp, r0
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	e769      	b.n	80013b4 <__aeabi_ddiv+0x48>
 80014e0:	46b2      	mov	sl, r6
 80014e2:	9b00      	ldr	r3, [sp, #0]
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d0a9      	beq.n	800143c <__aeabi_ddiv+0xd0>
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d100      	bne.n	80014ee <__aeabi_ddiv+0x182>
 80014ec:	e211      	b.n	8001912 <__aeabi_ddiv+0x5a6>
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d093      	beq.n	800141a <__aeabi_ddiv+0xae>
 80014f2:	4a35      	ldr	r2, [pc, #212]	; (80015c8 <__aeabi_ddiv+0x25c>)
 80014f4:	445a      	add	r2, fp
 80014f6:	2a00      	cmp	r2, #0
 80014f8:	dc00      	bgt.n	80014fc <__aeabi_ddiv+0x190>
 80014fa:	e13c      	b.n	8001776 <__aeabi_ddiv+0x40a>
 80014fc:	076b      	lsls	r3, r5, #29
 80014fe:	d000      	beq.n	8001502 <__aeabi_ddiv+0x196>
 8001500:	e1a7      	b.n	8001852 <__aeabi_ddiv+0x4e6>
 8001502:	08ed      	lsrs	r5, r5, #3
 8001504:	4643      	mov	r3, r8
 8001506:	01db      	lsls	r3, r3, #7
 8001508:	d506      	bpl.n	8001518 <__aeabi_ddiv+0x1ac>
 800150a:	4642      	mov	r2, r8
 800150c:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <__aeabi_ddiv+0x260>)
 800150e:	401a      	ands	r2, r3
 8001510:	4690      	mov	r8, r2
 8001512:	2280      	movs	r2, #128	; 0x80
 8001514:	00d2      	lsls	r2, r2, #3
 8001516:	445a      	add	r2, fp
 8001518:	4b2d      	ldr	r3, [pc, #180]	; (80015d0 <__aeabi_ddiv+0x264>)
 800151a:	429a      	cmp	r2, r3
 800151c:	dc8e      	bgt.n	800143c <__aeabi_ddiv+0xd0>
 800151e:	4643      	mov	r3, r8
 8001520:	0552      	lsls	r2, r2, #21
 8001522:	0758      	lsls	r0, r3, #29
 8001524:	025c      	lsls	r4, r3, #9
 8001526:	4305      	orrs	r5, r0
 8001528:	0b24      	lsrs	r4, r4, #12
 800152a:	0d53      	lsrs	r3, r2, #21
 800152c:	e778      	b.n	8001420 <__aeabi_ddiv+0xb4>
 800152e:	46ba      	mov	sl, r7
 8001530:	46a0      	mov	r8, r4
 8001532:	0015      	movs	r5, r2
 8001534:	9000      	str	r0, [sp, #0]
 8001536:	e7d4      	b.n	80014e2 <__aeabi_ddiv+0x176>
 8001538:	464a      	mov	r2, r9
 800153a:	2303      	movs	r3, #3
 800153c:	431a      	orrs	r2, r3
 800153e:	4691      	mov	r9, r2
 8001540:	2003      	movs	r0, #3
 8001542:	4652      	mov	r2, sl
 8001544:	e74f      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 8001546:	4649      	mov	r1, r9
 8001548:	2301      	movs	r3, #1
 800154a:	4319      	orrs	r1, r3
 800154c:	4689      	mov	r9, r1
 800154e:	2400      	movs	r4, #0
 8001550:	2001      	movs	r0, #1
 8001552:	e748      	b.n	80013e6 <__aeabi_ddiv+0x7a>
 8001554:	230c      	movs	r3, #12
 8001556:	4699      	mov	r9, r3
 8001558:	3b09      	subs	r3, #9
 800155a:	46a0      	mov	r8, r4
 800155c:	4683      	mov	fp, r0
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	e728      	b.n	80013b4 <__aeabi_ddiv+0x48>
 8001562:	2304      	movs	r3, #4
 8001564:	4699      	mov	r9, r3
 8001566:	2300      	movs	r3, #0
 8001568:	469b      	mov	fp, r3
 800156a:	3301      	adds	r3, #1
 800156c:	2500      	movs	r5, #0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	e720      	b.n	80013b4 <__aeabi_ddiv+0x48>
 8001572:	2300      	movs	r3, #0
 8001574:	2480      	movs	r4, #128	; 0x80
 8001576:	469a      	mov	sl, r3
 8001578:	2500      	movs	r5, #0
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <__aeabi_ddiv+0x244>)
 800157c:	0324      	lsls	r4, r4, #12
 800157e:	e74f      	b.n	8001420 <__aeabi_ddiv+0xb4>
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	4641      	mov	r1, r8
 8001584:	031b      	lsls	r3, r3, #12
 8001586:	4219      	tst	r1, r3
 8001588:	d008      	beq.n	800159c <__aeabi_ddiv+0x230>
 800158a:	421c      	tst	r4, r3
 800158c:	d106      	bne.n	800159c <__aeabi_ddiv+0x230>
 800158e:	431c      	orrs	r4, r3
 8001590:	0324      	lsls	r4, r4, #12
 8001592:	46ba      	mov	sl, r7
 8001594:	0015      	movs	r5, r2
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <__aeabi_ddiv+0x244>)
 8001598:	0b24      	lsrs	r4, r4, #12
 800159a:	e741      	b.n	8001420 <__aeabi_ddiv+0xb4>
 800159c:	2480      	movs	r4, #128	; 0x80
 800159e:	4643      	mov	r3, r8
 80015a0:	0324      	lsls	r4, r4, #12
 80015a2:	431c      	orrs	r4, r3
 80015a4:	0324      	lsls	r4, r4, #12
 80015a6:	46b2      	mov	sl, r6
 80015a8:	4b01      	ldr	r3, [pc, #4]	; (80015b0 <__aeabi_ddiv+0x244>)
 80015aa:	0b24      	lsrs	r4, r4, #12
 80015ac:	e738      	b.n	8001420 <__aeabi_ddiv+0xb4>
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	000007ff 	.word	0x000007ff
 80015b4:	fffffc01 	.word	0xfffffc01
 80015b8:	08006e40 	.word	0x08006e40
 80015bc:	fffff801 	.word	0xfffff801
 80015c0:	fffffc0d 	.word	0xfffffc0d
 80015c4:	000003f3 	.word	0x000003f3
 80015c8:	000003ff 	.word	0x000003ff
 80015cc:	feffffff 	.word	0xfeffffff
 80015d0:	000007fe 	.word	0x000007fe
 80015d4:	4544      	cmp	r4, r8
 80015d6:	d200      	bcs.n	80015da <__aeabi_ddiv+0x26e>
 80015d8:	e116      	b.n	8001808 <__aeabi_ddiv+0x49c>
 80015da:	d100      	bne.n	80015de <__aeabi_ddiv+0x272>
 80015dc:	e111      	b.n	8001802 <__aeabi_ddiv+0x496>
 80015de:	2301      	movs	r3, #1
 80015e0:	425b      	negs	r3, r3
 80015e2:	469c      	mov	ip, r3
 80015e4:	002e      	movs	r6, r5
 80015e6:	4640      	mov	r0, r8
 80015e8:	2500      	movs	r5, #0
 80015ea:	44e3      	add	fp, ip
 80015ec:	0223      	lsls	r3, r4, #8
 80015ee:	0e14      	lsrs	r4, r2, #24
 80015f0:	431c      	orrs	r4, r3
 80015f2:	0c1b      	lsrs	r3, r3, #16
 80015f4:	4699      	mov	r9, r3
 80015f6:	0423      	lsls	r3, r4, #16
 80015f8:	0c1f      	lsrs	r7, r3, #16
 80015fa:	0212      	lsls	r2, r2, #8
 80015fc:	4649      	mov	r1, r9
 80015fe:	9200      	str	r2, [sp, #0]
 8001600:	9701      	str	r7, [sp, #4]
 8001602:	f7fe fe07 	bl	8000214 <__aeabi_uidivmod>
 8001606:	0002      	movs	r2, r0
 8001608:	437a      	muls	r2, r7
 800160a:	040b      	lsls	r3, r1, #16
 800160c:	0c31      	lsrs	r1, r6, #16
 800160e:	4680      	mov	r8, r0
 8001610:	4319      	orrs	r1, r3
 8001612:	428a      	cmp	r2, r1
 8001614:	d90b      	bls.n	800162e <__aeabi_ddiv+0x2c2>
 8001616:	2301      	movs	r3, #1
 8001618:	425b      	negs	r3, r3
 800161a:	469c      	mov	ip, r3
 800161c:	1909      	adds	r1, r1, r4
 800161e:	44e0      	add	r8, ip
 8001620:	428c      	cmp	r4, r1
 8001622:	d804      	bhi.n	800162e <__aeabi_ddiv+0x2c2>
 8001624:	428a      	cmp	r2, r1
 8001626:	d902      	bls.n	800162e <__aeabi_ddiv+0x2c2>
 8001628:	1e83      	subs	r3, r0, #2
 800162a:	4698      	mov	r8, r3
 800162c:	1909      	adds	r1, r1, r4
 800162e:	1a88      	subs	r0, r1, r2
 8001630:	4649      	mov	r1, r9
 8001632:	f7fe fdef 	bl	8000214 <__aeabi_uidivmod>
 8001636:	0409      	lsls	r1, r1, #16
 8001638:	468c      	mov	ip, r1
 800163a:	0431      	lsls	r1, r6, #16
 800163c:	4666      	mov	r6, ip
 800163e:	9a01      	ldr	r2, [sp, #4]
 8001640:	0c09      	lsrs	r1, r1, #16
 8001642:	4342      	muls	r2, r0
 8001644:	0003      	movs	r3, r0
 8001646:	4331      	orrs	r1, r6
 8001648:	428a      	cmp	r2, r1
 800164a:	d904      	bls.n	8001656 <__aeabi_ddiv+0x2ea>
 800164c:	1909      	adds	r1, r1, r4
 800164e:	3b01      	subs	r3, #1
 8001650:	428c      	cmp	r4, r1
 8001652:	d800      	bhi.n	8001656 <__aeabi_ddiv+0x2ea>
 8001654:	e111      	b.n	800187a <__aeabi_ddiv+0x50e>
 8001656:	1a89      	subs	r1, r1, r2
 8001658:	4642      	mov	r2, r8
 800165a:	9e00      	ldr	r6, [sp, #0]
 800165c:	0412      	lsls	r2, r2, #16
 800165e:	431a      	orrs	r2, r3
 8001660:	0c33      	lsrs	r3, r6, #16
 8001662:	001f      	movs	r7, r3
 8001664:	0c10      	lsrs	r0, r2, #16
 8001666:	4690      	mov	r8, r2
 8001668:	9302      	str	r3, [sp, #8]
 800166a:	0413      	lsls	r3, r2, #16
 800166c:	0432      	lsls	r2, r6, #16
 800166e:	0c16      	lsrs	r6, r2, #16
 8001670:	0032      	movs	r2, r6
 8001672:	0c1b      	lsrs	r3, r3, #16
 8001674:	435a      	muls	r2, r3
 8001676:	9603      	str	r6, [sp, #12]
 8001678:	437b      	muls	r3, r7
 800167a:	4346      	muls	r6, r0
 800167c:	4378      	muls	r0, r7
 800167e:	0c17      	lsrs	r7, r2, #16
 8001680:	46bc      	mov	ip, r7
 8001682:	199b      	adds	r3, r3, r6
 8001684:	4463      	add	r3, ip
 8001686:	429e      	cmp	r6, r3
 8001688:	d903      	bls.n	8001692 <__aeabi_ddiv+0x326>
 800168a:	2680      	movs	r6, #128	; 0x80
 800168c:	0276      	lsls	r6, r6, #9
 800168e:	46b4      	mov	ip, r6
 8001690:	4460      	add	r0, ip
 8001692:	0c1e      	lsrs	r6, r3, #16
 8001694:	1830      	adds	r0, r6, r0
 8001696:	0416      	lsls	r6, r2, #16
 8001698:	041b      	lsls	r3, r3, #16
 800169a:	0c36      	lsrs	r6, r6, #16
 800169c:	199e      	adds	r6, r3, r6
 800169e:	4281      	cmp	r1, r0
 80016a0:	d200      	bcs.n	80016a4 <__aeabi_ddiv+0x338>
 80016a2:	e09c      	b.n	80017de <__aeabi_ddiv+0x472>
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x33c>
 80016a6:	e097      	b.n	80017d8 <__aeabi_ddiv+0x46c>
 80016a8:	1bae      	subs	r6, r5, r6
 80016aa:	1a09      	subs	r1, r1, r0
 80016ac:	42b5      	cmp	r5, r6
 80016ae:	4180      	sbcs	r0, r0
 80016b0:	4240      	negs	r0, r0
 80016b2:	1a08      	subs	r0, r1, r0
 80016b4:	4284      	cmp	r4, r0
 80016b6:	d100      	bne.n	80016ba <__aeabi_ddiv+0x34e>
 80016b8:	e111      	b.n	80018de <__aeabi_ddiv+0x572>
 80016ba:	4649      	mov	r1, r9
 80016bc:	f7fe fdaa 	bl	8000214 <__aeabi_uidivmod>
 80016c0:	9a01      	ldr	r2, [sp, #4]
 80016c2:	040b      	lsls	r3, r1, #16
 80016c4:	4342      	muls	r2, r0
 80016c6:	0c31      	lsrs	r1, r6, #16
 80016c8:	0005      	movs	r5, r0
 80016ca:	4319      	orrs	r1, r3
 80016cc:	428a      	cmp	r2, r1
 80016ce:	d907      	bls.n	80016e0 <__aeabi_ddiv+0x374>
 80016d0:	1909      	adds	r1, r1, r4
 80016d2:	3d01      	subs	r5, #1
 80016d4:	428c      	cmp	r4, r1
 80016d6:	d803      	bhi.n	80016e0 <__aeabi_ddiv+0x374>
 80016d8:	428a      	cmp	r2, r1
 80016da:	d901      	bls.n	80016e0 <__aeabi_ddiv+0x374>
 80016dc:	1e85      	subs	r5, r0, #2
 80016de:	1909      	adds	r1, r1, r4
 80016e0:	1a88      	subs	r0, r1, r2
 80016e2:	4649      	mov	r1, r9
 80016e4:	f7fe fd96 	bl	8000214 <__aeabi_uidivmod>
 80016e8:	0409      	lsls	r1, r1, #16
 80016ea:	468c      	mov	ip, r1
 80016ec:	0431      	lsls	r1, r6, #16
 80016ee:	4666      	mov	r6, ip
 80016f0:	9a01      	ldr	r2, [sp, #4]
 80016f2:	0c09      	lsrs	r1, r1, #16
 80016f4:	4342      	muls	r2, r0
 80016f6:	0003      	movs	r3, r0
 80016f8:	4331      	orrs	r1, r6
 80016fa:	428a      	cmp	r2, r1
 80016fc:	d907      	bls.n	800170e <__aeabi_ddiv+0x3a2>
 80016fe:	1909      	adds	r1, r1, r4
 8001700:	3b01      	subs	r3, #1
 8001702:	428c      	cmp	r4, r1
 8001704:	d803      	bhi.n	800170e <__aeabi_ddiv+0x3a2>
 8001706:	428a      	cmp	r2, r1
 8001708:	d901      	bls.n	800170e <__aeabi_ddiv+0x3a2>
 800170a:	1e83      	subs	r3, r0, #2
 800170c:	1909      	adds	r1, r1, r4
 800170e:	9e03      	ldr	r6, [sp, #12]
 8001710:	1a89      	subs	r1, r1, r2
 8001712:	0032      	movs	r2, r6
 8001714:	042d      	lsls	r5, r5, #16
 8001716:	431d      	orrs	r5, r3
 8001718:	9f02      	ldr	r7, [sp, #8]
 800171a:	042b      	lsls	r3, r5, #16
 800171c:	0c1b      	lsrs	r3, r3, #16
 800171e:	435a      	muls	r2, r3
 8001720:	437b      	muls	r3, r7
 8001722:	469c      	mov	ip, r3
 8001724:	0c28      	lsrs	r0, r5, #16
 8001726:	4346      	muls	r6, r0
 8001728:	0c13      	lsrs	r3, r2, #16
 800172a:	44b4      	add	ip, r6
 800172c:	4463      	add	r3, ip
 800172e:	4378      	muls	r0, r7
 8001730:	429e      	cmp	r6, r3
 8001732:	d903      	bls.n	800173c <__aeabi_ddiv+0x3d0>
 8001734:	2680      	movs	r6, #128	; 0x80
 8001736:	0276      	lsls	r6, r6, #9
 8001738:	46b4      	mov	ip, r6
 800173a:	4460      	add	r0, ip
 800173c:	0c1e      	lsrs	r6, r3, #16
 800173e:	0412      	lsls	r2, r2, #16
 8001740:	041b      	lsls	r3, r3, #16
 8001742:	0c12      	lsrs	r2, r2, #16
 8001744:	1830      	adds	r0, r6, r0
 8001746:	189b      	adds	r3, r3, r2
 8001748:	4281      	cmp	r1, r0
 800174a:	d306      	bcc.n	800175a <__aeabi_ddiv+0x3ee>
 800174c:	d002      	beq.n	8001754 <__aeabi_ddiv+0x3e8>
 800174e:	2301      	movs	r3, #1
 8001750:	431d      	orrs	r5, r3
 8001752:	e6ce      	b.n	80014f2 <__aeabi_ddiv+0x186>
 8001754:	2b00      	cmp	r3, #0
 8001756:	d100      	bne.n	800175a <__aeabi_ddiv+0x3ee>
 8001758:	e6cb      	b.n	80014f2 <__aeabi_ddiv+0x186>
 800175a:	1861      	adds	r1, r4, r1
 800175c:	1e6e      	subs	r6, r5, #1
 800175e:	42a1      	cmp	r1, r4
 8001760:	d200      	bcs.n	8001764 <__aeabi_ddiv+0x3f8>
 8001762:	e0a4      	b.n	80018ae <__aeabi_ddiv+0x542>
 8001764:	4281      	cmp	r1, r0
 8001766:	d200      	bcs.n	800176a <__aeabi_ddiv+0x3fe>
 8001768:	e0c9      	b.n	80018fe <__aeabi_ddiv+0x592>
 800176a:	d100      	bne.n	800176e <__aeabi_ddiv+0x402>
 800176c:	e0d9      	b.n	8001922 <__aeabi_ddiv+0x5b6>
 800176e:	0035      	movs	r5, r6
 8001770:	e7ed      	b.n	800174e <__aeabi_ddiv+0x3e2>
 8001772:	2501      	movs	r5, #1
 8001774:	426d      	negs	r5, r5
 8001776:	2101      	movs	r1, #1
 8001778:	1a89      	subs	r1, r1, r2
 800177a:	2938      	cmp	r1, #56	; 0x38
 800177c:	dd00      	ble.n	8001780 <__aeabi_ddiv+0x414>
 800177e:	e64c      	b.n	800141a <__aeabi_ddiv+0xae>
 8001780:	291f      	cmp	r1, #31
 8001782:	dc00      	bgt.n	8001786 <__aeabi_ddiv+0x41a>
 8001784:	e07f      	b.n	8001886 <__aeabi_ddiv+0x51a>
 8001786:	231f      	movs	r3, #31
 8001788:	425b      	negs	r3, r3
 800178a:	1a9a      	subs	r2, r3, r2
 800178c:	4643      	mov	r3, r8
 800178e:	40d3      	lsrs	r3, r2
 8001790:	2920      	cmp	r1, #32
 8001792:	d004      	beq.n	800179e <__aeabi_ddiv+0x432>
 8001794:	4644      	mov	r4, r8
 8001796:	4a65      	ldr	r2, [pc, #404]	; (800192c <__aeabi_ddiv+0x5c0>)
 8001798:	445a      	add	r2, fp
 800179a:	4094      	lsls	r4, r2
 800179c:	4325      	orrs	r5, r4
 800179e:	1e6a      	subs	r2, r5, #1
 80017a0:	4195      	sbcs	r5, r2
 80017a2:	2207      	movs	r2, #7
 80017a4:	432b      	orrs	r3, r5
 80017a6:	0015      	movs	r5, r2
 80017a8:	2400      	movs	r4, #0
 80017aa:	401d      	ands	r5, r3
 80017ac:	421a      	tst	r2, r3
 80017ae:	d100      	bne.n	80017b2 <__aeabi_ddiv+0x446>
 80017b0:	e0a1      	b.n	80018f6 <__aeabi_ddiv+0x58a>
 80017b2:	220f      	movs	r2, #15
 80017b4:	2400      	movs	r4, #0
 80017b6:	401a      	ands	r2, r3
 80017b8:	2a04      	cmp	r2, #4
 80017ba:	d100      	bne.n	80017be <__aeabi_ddiv+0x452>
 80017bc:	e098      	b.n	80018f0 <__aeabi_ddiv+0x584>
 80017be:	1d1a      	adds	r2, r3, #4
 80017c0:	429a      	cmp	r2, r3
 80017c2:	419b      	sbcs	r3, r3
 80017c4:	425b      	negs	r3, r3
 80017c6:	18e4      	adds	r4, r4, r3
 80017c8:	0013      	movs	r3, r2
 80017ca:	0222      	lsls	r2, r4, #8
 80017cc:	d400      	bmi.n	80017d0 <__aeabi_ddiv+0x464>
 80017ce:	e08f      	b.n	80018f0 <__aeabi_ddiv+0x584>
 80017d0:	2301      	movs	r3, #1
 80017d2:	2400      	movs	r4, #0
 80017d4:	2500      	movs	r5, #0
 80017d6:	e623      	b.n	8001420 <__aeabi_ddiv+0xb4>
 80017d8:	42b5      	cmp	r5, r6
 80017da:	d300      	bcc.n	80017de <__aeabi_ddiv+0x472>
 80017dc:	e764      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 80017de:	4643      	mov	r3, r8
 80017e0:	1e5a      	subs	r2, r3, #1
 80017e2:	9b00      	ldr	r3, [sp, #0]
 80017e4:	469c      	mov	ip, r3
 80017e6:	4465      	add	r5, ip
 80017e8:	001f      	movs	r7, r3
 80017ea:	429d      	cmp	r5, r3
 80017ec:	419b      	sbcs	r3, r3
 80017ee:	425b      	negs	r3, r3
 80017f0:	191b      	adds	r3, r3, r4
 80017f2:	18c9      	adds	r1, r1, r3
 80017f4:	428c      	cmp	r4, r1
 80017f6:	d23a      	bcs.n	800186e <__aeabi_ddiv+0x502>
 80017f8:	4288      	cmp	r0, r1
 80017fa:	d863      	bhi.n	80018c4 <__aeabi_ddiv+0x558>
 80017fc:	d060      	beq.n	80018c0 <__aeabi_ddiv+0x554>
 80017fe:	4690      	mov	r8, r2
 8001800:	e752      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 8001802:	42aa      	cmp	r2, r5
 8001804:	d900      	bls.n	8001808 <__aeabi_ddiv+0x49c>
 8001806:	e6ea      	b.n	80015de <__aeabi_ddiv+0x272>
 8001808:	4643      	mov	r3, r8
 800180a:	07de      	lsls	r6, r3, #31
 800180c:	0858      	lsrs	r0, r3, #1
 800180e:	086b      	lsrs	r3, r5, #1
 8001810:	431e      	orrs	r6, r3
 8001812:	07ed      	lsls	r5, r5, #31
 8001814:	e6ea      	b.n	80015ec <__aeabi_ddiv+0x280>
 8001816:	4648      	mov	r0, r9
 8001818:	f000 fb62 	bl	8001ee0 <__clzsi2>
 800181c:	0001      	movs	r1, r0
 800181e:	0002      	movs	r2, r0
 8001820:	3115      	adds	r1, #21
 8001822:	3220      	adds	r2, #32
 8001824:	291c      	cmp	r1, #28
 8001826:	dc00      	bgt.n	800182a <__aeabi_ddiv+0x4be>
 8001828:	e61a      	b.n	8001460 <__aeabi_ddiv+0xf4>
 800182a:	464b      	mov	r3, r9
 800182c:	3808      	subs	r0, #8
 800182e:	4083      	lsls	r3, r0
 8001830:	2500      	movs	r5, #0
 8001832:	4698      	mov	r8, r3
 8001834:	e620      	b.n	8001478 <__aeabi_ddiv+0x10c>
 8001836:	f000 fb53 	bl	8001ee0 <__clzsi2>
 800183a:	0003      	movs	r3, r0
 800183c:	001a      	movs	r2, r3
 800183e:	3215      	adds	r2, #21
 8001840:	3020      	adds	r0, #32
 8001842:	2a1c      	cmp	r2, #28
 8001844:	dc00      	bgt.n	8001848 <__aeabi_ddiv+0x4dc>
 8001846:	e630      	b.n	80014aa <__aeabi_ddiv+0x13e>
 8001848:	4654      	mov	r4, sl
 800184a:	3b08      	subs	r3, #8
 800184c:	2200      	movs	r2, #0
 800184e:	409c      	lsls	r4, r3
 8001850:	e635      	b.n	80014be <__aeabi_ddiv+0x152>
 8001852:	230f      	movs	r3, #15
 8001854:	402b      	ands	r3, r5
 8001856:	2b04      	cmp	r3, #4
 8001858:	d100      	bne.n	800185c <__aeabi_ddiv+0x4f0>
 800185a:	e652      	b.n	8001502 <__aeabi_ddiv+0x196>
 800185c:	2305      	movs	r3, #5
 800185e:	425b      	negs	r3, r3
 8001860:	42ab      	cmp	r3, r5
 8001862:	419b      	sbcs	r3, r3
 8001864:	3504      	adds	r5, #4
 8001866:	425b      	negs	r3, r3
 8001868:	08ed      	lsrs	r5, r5, #3
 800186a:	4498      	add	r8, r3
 800186c:	e64a      	b.n	8001504 <__aeabi_ddiv+0x198>
 800186e:	428c      	cmp	r4, r1
 8001870:	d1c5      	bne.n	80017fe <__aeabi_ddiv+0x492>
 8001872:	42af      	cmp	r7, r5
 8001874:	d9c0      	bls.n	80017f8 <__aeabi_ddiv+0x48c>
 8001876:	4690      	mov	r8, r2
 8001878:	e716      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 800187a:	428a      	cmp	r2, r1
 800187c:	d800      	bhi.n	8001880 <__aeabi_ddiv+0x514>
 800187e:	e6ea      	b.n	8001656 <__aeabi_ddiv+0x2ea>
 8001880:	1e83      	subs	r3, r0, #2
 8001882:	1909      	adds	r1, r1, r4
 8001884:	e6e7      	b.n	8001656 <__aeabi_ddiv+0x2ea>
 8001886:	4a2a      	ldr	r2, [pc, #168]	; (8001930 <__aeabi_ddiv+0x5c4>)
 8001888:	0028      	movs	r0, r5
 800188a:	445a      	add	r2, fp
 800188c:	4643      	mov	r3, r8
 800188e:	4095      	lsls	r5, r2
 8001890:	4093      	lsls	r3, r2
 8001892:	40c8      	lsrs	r0, r1
 8001894:	1e6a      	subs	r2, r5, #1
 8001896:	4195      	sbcs	r5, r2
 8001898:	4644      	mov	r4, r8
 800189a:	4303      	orrs	r3, r0
 800189c:	432b      	orrs	r3, r5
 800189e:	40cc      	lsrs	r4, r1
 80018a0:	075a      	lsls	r2, r3, #29
 80018a2:	d092      	beq.n	80017ca <__aeabi_ddiv+0x45e>
 80018a4:	220f      	movs	r2, #15
 80018a6:	401a      	ands	r2, r3
 80018a8:	2a04      	cmp	r2, #4
 80018aa:	d188      	bne.n	80017be <__aeabi_ddiv+0x452>
 80018ac:	e78d      	b.n	80017ca <__aeabi_ddiv+0x45e>
 80018ae:	0035      	movs	r5, r6
 80018b0:	4281      	cmp	r1, r0
 80018b2:	d000      	beq.n	80018b6 <__aeabi_ddiv+0x54a>
 80018b4:	e74b      	b.n	800174e <__aeabi_ddiv+0x3e2>
 80018b6:	9a00      	ldr	r2, [sp, #0]
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d000      	beq.n	80018be <__aeabi_ddiv+0x552>
 80018bc:	e747      	b.n	800174e <__aeabi_ddiv+0x3e2>
 80018be:	e618      	b.n	80014f2 <__aeabi_ddiv+0x186>
 80018c0:	42ae      	cmp	r6, r5
 80018c2:	d99c      	bls.n	80017fe <__aeabi_ddiv+0x492>
 80018c4:	2302      	movs	r3, #2
 80018c6:	425b      	negs	r3, r3
 80018c8:	469c      	mov	ip, r3
 80018ca:	9b00      	ldr	r3, [sp, #0]
 80018cc:	44e0      	add	r8, ip
 80018ce:	469c      	mov	ip, r3
 80018d0:	4465      	add	r5, ip
 80018d2:	429d      	cmp	r5, r3
 80018d4:	419b      	sbcs	r3, r3
 80018d6:	425b      	negs	r3, r3
 80018d8:	191b      	adds	r3, r3, r4
 80018da:	18c9      	adds	r1, r1, r3
 80018dc:	e6e4      	b.n	80016a8 <__aeabi_ddiv+0x33c>
 80018de:	4a15      	ldr	r2, [pc, #84]	; (8001934 <__aeabi_ddiv+0x5c8>)
 80018e0:	445a      	add	r2, fp
 80018e2:	2a00      	cmp	r2, #0
 80018e4:	dc00      	bgt.n	80018e8 <__aeabi_ddiv+0x57c>
 80018e6:	e744      	b.n	8001772 <__aeabi_ddiv+0x406>
 80018e8:	2301      	movs	r3, #1
 80018ea:	2500      	movs	r5, #0
 80018ec:	4498      	add	r8, r3
 80018ee:	e609      	b.n	8001504 <__aeabi_ddiv+0x198>
 80018f0:	0765      	lsls	r5, r4, #29
 80018f2:	0264      	lsls	r4, r4, #9
 80018f4:	0b24      	lsrs	r4, r4, #12
 80018f6:	08db      	lsrs	r3, r3, #3
 80018f8:	431d      	orrs	r5, r3
 80018fa:	2300      	movs	r3, #0
 80018fc:	e590      	b.n	8001420 <__aeabi_ddiv+0xb4>
 80018fe:	9e00      	ldr	r6, [sp, #0]
 8001900:	3d02      	subs	r5, #2
 8001902:	0072      	lsls	r2, r6, #1
 8001904:	42b2      	cmp	r2, r6
 8001906:	41bf      	sbcs	r7, r7
 8001908:	427f      	negs	r7, r7
 800190a:	193c      	adds	r4, r7, r4
 800190c:	1909      	adds	r1, r1, r4
 800190e:	9200      	str	r2, [sp, #0]
 8001910:	e7ce      	b.n	80018b0 <__aeabi_ddiv+0x544>
 8001912:	2480      	movs	r4, #128	; 0x80
 8001914:	4643      	mov	r3, r8
 8001916:	0324      	lsls	r4, r4, #12
 8001918:	431c      	orrs	r4, r3
 800191a:	0324      	lsls	r4, r4, #12
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <__aeabi_ddiv+0x5cc>)
 800191e:	0b24      	lsrs	r4, r4, #12
 8001920:	e57e      	b.n	8001420 <__aeabi_ddiv+0xb4>
 8001922:	9a00      	ldr	r2, [sp, #0]
 8001924:	429a      	cmp	r2, r3
 8001926:	d3ea      	bcc.n	80018fe <__aeabi_ddiv+0x592>
 8001928:	0035      	movs	r5, r6
 800192a:	e7c4      	b.n	80018b6 <__aeabi_ddiv+0x54a>
 800192c:	0000043e 	.word	0x0000043e
 8001930:	0000041e 	.word	0x0000041e
 8001934:	000003ff 	.word	0x000003ff
 8001938:	000007ff 	.word	0x000007ff

0800193c <__aeabi_dmul>:
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193e:	4657      	mov	r7, sl
 8001940:	464e      	mov	r6, r9
 8001942:	4645      	mov	r5, r8
 8001944:	46de      	mov	lr, fp
 8001946:	b5e0      	push	{r5, r6, r7, lr}
 8001948:	4698      	mov	r8, r3
 800194a:	030c      	lsls	r4, r1, #12
 800194c:	004b      	lsls	r3, r1, #1
 800194e:	0006      	movs	r6, r0
 8001950:	4692      	mov	sl, r2
 8001952:	b087      	sub	sp, #28
 8001954:	0b24      	lsrs	r4, r4, #12
 8001956:	0d5b      	lsrs	r3, r3, #21
 8001958:	0fcf      	lsrs	r7, r1, #31
 800195a:	2b00      	cmp	r3, #0
 800195c:	d06c      	beq.n	8001a38 <__aeabi_dmul+0xfc>
 800195e:	4add      	ldr	r2, [pc, #884]	; (8001cd4 <__aeabi_dmul+0x398>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d100      	bne.n	8001966 <__aeabi_dmul+0x2a>
 8001964:	e086      	b.n	8001a74 <__aeabi_dmul+0x138>
 8001966:	0f42      	lsrs	r2, r0, #29
 8001968:	00e4      	lsls	r4, r4, #3
 800196a:	4314      	orrs	r4, r2
 800196c:	2280      	movs	r2, #128	; 0x80
 800196e:	0412      	lsls	r2, r2, #16
 8001970:	4314      	orrs	r4, r2
 8001972:	4ad9      	ldr	r2, [pc, #868]	; (8001cd8 <__aeabi_dmul+0x39c>)
 8001974:	00c5      	lsls	r5, r0, #3
 8001976:	4694      	mov	ip, r2
 8001978:	4463      	add	r3, ip
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	2300      	movs	r3, #0
 800197e:	4699      	mov	r9, r3
 8001980:	469b      	mov	fp, r3
 8001982:	4643      	mov	r3, r8
 8001984:	4642      	mov	r2, r8
 8001986:	031e      	lsls	r6, r3, #12
 8001988:	0fd2      	lsrs	r2, r2, #31
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4650      	mov	r0, sl
 800198e:	4690      	mov	r8, r2
 8001990:	0b36      	lsrs	r6, r6, #12
 8001992:	0d5b      	lsrs	r3, r3, #21
 8001994:	d100      	bne.n	8001998 <__aeabi_dmul+0x5c>
 8001996:	e078      	b.n	8001a8a <__aeabi_dmul+0x14e>
 8001998:	4ace      	ldr	r2, [pc, #824]	; (8001cd4 <__aeabi_dmul+0x398>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d01d      	beq.n	80019da <__aeabi_dmul+0x9e>
 800199e:	49ce      	ldr	r1, [pc, #824]	; (8001cd8 <__aeabi_dmul+0x39c>)
 80019a0:	0f42      	lsrs	r2, r0, #29
 80019a2:	468c      	mov	ip, r1
 80019a4:	9900      	ldr	r1, [sp, #0]
 80019a6:	4463      	add	r3, ip
 80019a8:	00f6      	lsls	r6, r6, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4316      	orrs	r6, r2
 80019ae:	2280      	movs	r2, #128	; 0x80
 80019b0:	449c      	add	ip, r3
 80019b2:	0412      	lsls	r2, r2, #16
 80019b4:	4663      	mov	r3, ip
 80019b6:	4316      	orrs	r6, r2
 80019b8:	00c2      	lsls	r2, r0, #3
 80019ba:	2000      	movs	r0, #0
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	9900      	ldr	r1, [sp, #0]
 80019c0:	4643      	mov	r3, r8
 80019c2:	3101      	adds	r1, #1
 80019c4:	468c      	mov	ip, r1
 80019c6:	4649      	mov	r1, r9
 80019c8:	407b      	eors	r3, r7
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	290f      	cmp	r1, #15
 80019ce:	d900      	bls.n	80019d2 <__aeabi_dmul+0x96>
 80019d0:	e07e      	b.n	8001ad0 <__aeabi_dmul+0x194>
 80019d2:	4bc2      	ldr	r3, [pc, #776]	; (8001cdc <__aeabi_dmul+0x3a0>)
 80019d4:	0089      	lsls	r1, r1, #2
 80019d6:	5859      	ldr	r1, [r3, r1]
 80019d8:	468f      	mov	pc, r1
 80019da:	4652      	mov	r2, sl
 80019dc:	9b00      	ldr	r3, [sp, #0]
 80019de:	4332      	orrs	r2, r6
 80019e0:	d000      	beq.n	80019e4 <__aeabi_dmul+0xa8>
 80019e2:	e156      	b.n	8001c92 <__aeabi_dmul+0x356>
 80019e4:	49bb      	ldr	r1, [pc, #748]	; (8001cd4 <__aeabi_dmul+0x398>)
 80019e6:	2600      	movs	r6, #0
 80019e8:	468c      	mov	ip, r1
 80019ea:	4463      	add	r3, ip
 80019ec:	4649      	mov	r1, r9
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2302      	movs	r3, #2
 80019f2:	4319      	orrs	r1, r3
 80019f4:	4689      	mov	r9, r1
 80019f6:	2002      	movs	r0, #2
 80019f8:	e7e1      	b.n	80019be <__aeabi_dmul+0x82>
 80019fa:	4643      	mov	r3, r8
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	0034      	movs	r4, r6
 8001a00:	0015      	movs	r5, r2
 8001a02:	4683      	mov	fp, r0
 8001a04:	465b      	mov	r3, fp
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d05e      	beq.n	8001ac8 <__aeabi_dmul+0x18c>
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dmul+0xd4>
 8001a0e:	e1f3      	b.n	8001df8 <__aeabi_dmul+0x4bc>
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d000      	beq.n	8001a16 <__aeabi_dmul+0xda>
 8001a14:	e118      	b.n	8001c48 <__aeabi_dmul+0x30c>
 8001a16:	2200      	movs	r2, #0
 8001a18:	2400      	movs	r4, #0
 8001a1a:	2500      	movs	r5, #0
 8001a1c:	9b01      	ldr	r3, [sp, #4]
 8001a1e:	0512      	lsls	r2, r2, #20
 8001a20:	4322      	orrs	r2, r4
 8001a22:	07db      	lsls	r3, r3, #31
 8001a24:	431a      	orrs	r2, r3
 8001a26:	0028      	movs	r0, r5
 8001a28:	0011      	movs	r1, r2
 8001a2a:	b007      	add	sp, #28
 8001a2c:	bcf0      	pop	{r4, r5, r6, r7}
 8001a2e:	46bb      	mov	fp, r7
 8001a30:	46b2      	mov	sl, r6
 8001a32:	46a9      	mov	r9, r5
 8001a34:	46a0      	mov	r8, r4
 8001a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a38:	0025      	movs	r5, r4
 8001a3a:	4305      	orrs	r5, r0
 8001a3c:	d100      	bne.n	8001a40 <__aeabi_dmul+0x104>
 8001a3e:	e141      	b.n	8001cc4 <__aeabi_dmul+0x388>
 8001a40:	2c00      	cmp	r4, #0
 8001a42:	d100      	bne.n	8001a46 <__aeabi_dmul+0x10a>
 8001a44:	e1ad      	b.n	8001da2 <__aeabi_dmul+0x466>
 8001a46:	0020      	movs	r0, r4
 8001a48:	f000 fa4a 	bl	8001ee0 <__clzsi2>
 8001a4c:	0001      	movs	r1, r0
 8001a4e:	0002      	movs	r2, r0
 8001a50:	390b      	subs	r1, #11
 8001a52:	231d      	movs	r3, #29
 8001a54:	0010      	movs	r0, r2
 8001a56:	1a5b      	subs	r3, r3, r1
 8001a58:	0031      	movs	r1, r6
 8001a5a:	0035      	movs	r5, r6
 8001a5c:	3808      	subs	r0, #8
 8001a5e:	4084      	lsls	r4, r0
 8001a60:	40d9      	lsrs	r1, r3
 8001a62:	4085      	lsls	r5, r0
 8001a64:	430c      	orrs	r4, r1
 8001a66:	489e      	ldr	r0, [pc, #632]	; (8001ce0 <__aeabi_dmul+0x3a4>)
 8001a68:	1a83      	subs	r3, r0, r2
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	4699      	mov	r9, r3
 8001a70:	469b      	mov	fp, r3
 8001a72:	e786      	b.n	8001982 <__aeabi_dmul+0x46>
 8001a74:	0005      	movs	r5, r0
 8001a76:	4325      	orrs	r5, r4
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dmul+0x140>
 8001a7a:	e11c      	b.n	8001cb6 <__aeabi_dmul+0x37a>
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2302      	movs	r3, #2
 8001a82:	2400      	movs	r4, #0
 8001a84:	4691      	mov	r9, r2
 8001a86:	469b      	mov	fp, r3
 8001a88:	e77b      	b.n	8001982 <__aeabi_dmul+0x46>
 8001a8a:	4652      	mov	r2, sl
 8001a8c:	4332      	orrs	r2, r6
 8001a8e:	d100      	bne.n	8001a92 <__aeabi_dmul+0x156>
 8001a90:	e10a      	b.n	8001ca8 <__aeabi_dmul+0x36c>
 8001a92:	2e00      	cmp	r6, #0
 8001a94:	d100      	bne.n	8001a98 <__aeabi_dmul+0x15c>
 8001a96:	e176      	b.n	8001d86 <__aeabi_dmul+0x44a>
 8001a98:	0030      	movs	r0, r6
 8001a9a:	f000 fa21 	bl	8001ee0 <__clzsi2>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	3a0b      	subs	r2, #11
 8001aa2:	231d      	movs	r3, #29
 8001aa4:	0001      	movs	r1, r0
 8001aa6:	1a9b      	subs	r3, r3, r2
 8001aa8:	4652      	mov	r2, sl
 8001aaa:	3908      	subs	r1, #8
 8001aac:	40da      	lsrs	r2, r3
 8001aae:	408e      	lsls	r6, r1
 8001ab0:	4316      	orrs	r6, r2
 8001ab2:	4652      	mov	r2, sl
 8001ab4:	408a      	lsls	r2, r1
 8001ab6:	9b00      	ldr	r3, [sp, #0]
 8001ab8:	4989      	ldr	r1, [pc, #548]	; (8001ce0 <__aeabi_dmul+0x3a4>)
 8001aba:	1a18      	subs	r0, r3, r0
 8001abc:	0003      	movs	r3, r0
 8001abe:	468c      	mov	ip, r1
 8001ac0:	4463      	add	r3, ip
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	e77a      	b.n	80019be <__aeabi_dmul+0x82>
 8001ac8:	2400      	movs	r4, #0
 8001aca:	2500      	movs	r5, #0
 8001acc:	4a81      	ldr	r2, [pc, #516]	; (8001cd4 <__aeabi_dmul+0x398>)
 8001ace:	e7a5      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001ad0:	0c2f      	lsrs	r7, r5, #16
 8001ad2:	042d      	lsls	r5, r5, #16
 8001ad4:	0c2d      	lsrs	r5, r5, #16
 8001ad6:	002b      	movs	r3, r5
 8001ad8:	0c11      	lsrs	r1, r2, #16
 8001ada:	0412      	lsls	r2, r2, #16
 8001adc:	0c12      	lsrs	r2, r2, #16
 8001ade:	4353      	muls	r3, r2
 8001ae0:	4698      	mov	r8, r3
 8001ae2:	0013      	movs	r3, r2
 8001ae4:	0028      	movs	r0, r5
 8001ae6:	437b      	muls	r3, r7
 8001ae8:	4699      	mov	r9, r3
 8001aea:	4348      	muls	r0, r1
 8001aec:	4448      	add	r0, r9
 8001aee:	4683      	mov	fp, r0
 8001af0:	4640      	mov	r0, r8
 8001af2:	000b      	movs	r3, r1
 8001af4:	0c00      	lsrs	r0, r0, #16
 8001af6:	4682      	mov	sl, r0
 8001af8:	4658      	mov	r0, fp
 8001afa:	437b      	muls	r3, r7
 8001afc:	4450      	add	r0, sl
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	4581      	cmp	r9, r0
 8001b02:	d906      	bls.n	8001b12 <__aeabi_dmul+0x1d6>
 8001b04:	469a      	mov	sl, r3
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	025b      	lsls	r3, r3, #9
 8001b0a:	4699      	mov	r9, r3
 8001b0c:	44ca      	add	sl, r9
 8001b0e:	4653      	mov	r3, sl
 8001b10:	9302      	str	r3, [sp, #8]
 8001b12:	0c03      	lsrs	r3, r0, #16
 8001b14:	469b      	mov	fp, r3
 8001b16:	4643      	mov	r3, r8
 8001b18:	041b      	lsls	r3, r3, #16
 8001b1a:	0400      	lsls	r0, r0, #16
 8001b1c:	0c1b      	lsrs	r3, r3, #16
 8001b1e:	4698      	mov	r8, r3
 8001b20:	0003      	movs	r3, r0
 8001b22:	4443      	add	r3, r8
 8001b24:	9304      	str	r3, [sp, #16]
 8001b26:	0c33      	lsrs	r3, r6, #16
 8001b28:	4699      	mov	r9, r3
 8001b2a:	002b      	movs	r3, r5
 8001b2c:	0436      	lsls	r6, r6, #16
 8001b2e:	0c36      	lsrs	r6, r6, #16
 8001b30:	4373      	muls	r3, r6
 8001b32:	4698      	mov	r8, r3
 8001b34:	0033      	movs	r3, r6
 8001b36:	437b      	muls	r3, r7
 8001b38:	469a      	mov	sl, r3
 8001b3a:	464b      	mov	r3, r9
 8001b3c:	435d      	muls	r5, r3
 8001b3e:	435f      	muls	r7, r3
 8001b40:	4643      	mov	r3, r8
 8001b42:	4455      	add	r5, sl
 8001b44:	0c18      	lsrs	r0, r3, #16
 8001b46:	1940      	adds	r0, r0, r5
 8001b48:	4582      	cmp	sl, r0
 8001b4a:	d903      	bls.n	8001b54 <__aeabi_dmul+0x218>
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	025b      	lsls	r3, r3, #9
 8001b50:	469a      	mov	sl, r3
 8001b52:	4457      	add	r7, sl
 8001b54:	0c05      	lsrs	r5, r0, #16
 8001b56:	19eb      	adds	r3, r5, r7
 8001b58:	9305      	str	r3, [sp, #20]
 8001b5a:	4643      	mov	r3, r8
 8001b5c:	041d      	lsls	r5, r3, #16
 8001b5e:	0c2d      	lsrs	r5, r5, #16
 8001b60:	0400      	lsls	r0, r0, #16
 8001b62:	1940      	adds	r0, r0, r5
 8001b64:	0c25      	lsrs	r5, r4, #16
 8001b66:	0424      	lsls	r4, r4, #16
 8001b68:	0c24      	lsrs	r4, r4, #16
 8001b6a:	0027      	movs	r7, r4
 8001b6c:	4357      	muls	r7, r2
 8001b6e:	436a      	muls	r2, r5
 8001b70:	4690      	mov	r8, r2
 8001b72:	002a      	movs	r2, r5
 8001b74:	0c3b      	lsrs	r3, r7, #16
 8001b76:	469a      	mov	sl, r3
 8001b78:	434a      	muls	r2, r1
 8001b7a:	4361      	muls	r1, r4
 8001b7c:	4441      	add	r1, r8
 8001b7e:	4451      	add	r1, sl
 8001b80:	4483      	add	fp, r0
 8001b82:	4588      	cmp	r8, r1
 8001b84:	d903      	bls.n	8001b8e <__aeabi_dmul+0x252>
 8001b86:	2380      	movs	r3, #128	; 0x80
 8001b88:	025b      	lsls	r3, r3, #9
 8001b8a:	4698      	mov	r8, r3
 8001b8c:	4442      	add	r2, r8
 8001b8e:	043f      	lsls	r7, r7, #16
 8001b90:	0c0b      	lsrs	r3, r1, #16
 8001b92:	0c3f      	lsrs	r7, r7, #16
 8001b94:	0409      	lsls	r1, r1, #16
 8001b96:	19c9      	adds	r1, r1, r7
 8001b98:	0027      	movs	r7, r4
 8001b9a:	4698      	mov	r8, r3
 8001b9c:	464b      	mov	r3, r9
 8001b9e:	4377      	muls	r7, r6
 8001ba0:	435c      	muls	r4, r3
 8001ba2:	436e      	muls	r6, r5
 8001ba4:	435d      	muls	r5, r3
 8001ba6:	0c3b      	lsrs	r3, r7, #16
 8001ba8:	4699      	mov	r9, r3
 8001baa:	19a4      	adds	r4, r4, r6
 8001bac:	444c      	add	r4, r9
 8001bae:	4442      	add	r2, r8
 8001bb0:	9503      	str	r5, [sp, #12]
 8001bb2:	42a6      	cmp	r6, r4
 8001bb4:	d904      	bls.n	8001bc0 <__aeabi_dmul+0x284>
 8001bb6:	2380      	movs	r3, #128	; 0x80
 8001bb8:	025b      	lsls	r3, r3, #9
 8001bba:	4698      	mov	r8, r3
 8001bbc:	4445      	add	r5, r8
 8001bbe:	9503      	str	r5, [sp, #12]
 8001bc0:	9b02      	ldr	r3, [sp, #8]
 8001bc2:	043f      	lsls	r7, r7, #16
 8001bc4:	445b      	add	r3, fp
 8001bc6:	001e      	movs	r6, r3
 8001bc8:	4283      	cmp	r3, r0
 8001bca:	4180      	sbcs	r0, r0
 8001bcc:	0423      	lsls	r3, r4, #16
 8001bce:	4698      	mov	r8, r3
 8001bd0:	9b05      	ldr	r3, [sp, #20]
 8001bd2:	0c3f      	lsrs	r7, r7, #16
 8001bd4:	4447      	add	r7, r8
 8001bd6:	4698      	mov	r8, r3
 8001bd8:	1876      	adds	r6, r6, r1
 8001bda:	428e      	cmp	r6, r1
 8001bdc:	4189      	sbcs	r1, r1
 8001bde:	4447      	add	r7, r8
 8001be0:	4240      	negs	r0, r0
 8001be2:	183d      	adds	r5, r7, r0
 8001be4:	46a8      	mov	r8, r5
 8001be6:	4693      	mov	fp, r2
 8001be8:	4249      	negs	r1, r1
 8001bea:	468a      	mov	sl, r1
 8001bec:	44c3      	add	fp, r8
 8001bee:	429f      	cmp	r7, r3
 8001bf0:	41bf      	sbcs	r7, r7
 8001bf2:	4580      	cmp	r8, r0
 8001bf4:	4180      	sbcs	r0, r0
 8001bf6:	9b03      	ldr	r3, [sp, #12]
 8001bf8:	44da      	add	sl, fp
 8001bfa:	4698      	mov	r8, r3
 8001bfc:	4653      	mov	r3, sl
 8001bfe:	4240      	negs	r0, r0
 8001c00:	427f      	negs	r7, r7
 8001c02:	4307      	orrs	r7, r0
 8001c04:	0c24      	lsrs	r4, r4, #16
 8001c06:	4593      	cmp	fp, r2
 8001c08:	4192      	sbcs	r2, r2
 8001c0a:	458a      	cmp	sl, r1
 8001c0c:	4189      	sbcs	r1, r1
 8001c0e:	193f      	adds	r7, r7, r4
 8001c10:	0ddc      	lsrs	r4, r3, #23
 8001c12:	9b04      	ldr	r3, [sp, #16]
 8001c14:	0275      	lsls	r5, r6, #9
 8001c16:	431d      	orrs	r5, r3
 8001c18:	1e68      	subs	r0, r5, #1
 8001c1a:	4185      	sbcs	r5, r0
 8001c1c:	4653      	mov	r3, sl
 8001c1e:	4252      	negs	r2, r2
 8001c20:	4249      	negs	r1, r1
 8001c22:	430a      	orrs	r2, r1
 8001c24:	18bf      	adds	r7, r7, r2
 8001c26:	4447      	add	r7, r8
 8001c28:	0df6      	lsrs	r6, r6, #23
 8001c2a:	027f      	lsls	r7, r7, #9
 8001c2c:	4335      	orrs	r5, r6
 8001c2e:	025a      	lsls	r2, r3, #9
 8001c30:	433c      	orrs	r4, r7
 8001c32:	4315      	orrs	r5, r2
 8001c34:	01fb      	lsls	r3, r7, #7
 8001c36:	d400      	bmi.n	8001c3a <__aeabi_dmul+0x2fe>
 8001c38:	e0c1      	b.n	8001dbe <__aeabi_dmul+0x482>
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	086a      	lsrs	r2, r5, #1
 8001c3e:	400d      	ands	r5, r1
 8001c40:	4315      	orrs	r5, r2
 8001c42:	07e2      	lsls	r2, r4, #31
 8001c44:	4315      	orrs	r5, r2
 8001c46:	0864      	lsrs	r4, r4, #1
 8001c48:	4926      	ldr	r1, [pc, #152]	; (8001ce4 <__aeabi_dmul+0x3a8>)
 8001c4a:	4461      	add	r1, ip
 8001c4c:	2900      	cmp	r1, #0
 8001c4e:	dd56      	ble.n	8001cfe <__aeabi_dmul+0x3c2>
 8001c50:	076b      	lsls	r3, r5, #29
 8001c52:	d009      	beq.n	8001c68 <__aeabi_dmul+0x32c>
 8001c54:	220f      	movs	r2, #15
 8001c56:	402a      	ands	r2, r5
 8001c58:	2a04      	cmp	r2, #4
 8001c5a:	d005      	beq.n	8001c68 <__aeabi_dmul+0x32c>
 8001c5c:	1d2a      	adds	r2, r5, #4
 8001c5e:	42aa      	cmp	r2, r5
 8001c60:	41ad      	sbcs	r5, r5
 8001c62:	426d      	negs	r5, r5
 8001c64:	1964      	adds	r4, r4, r5
 8001c66:	0015      	movs	r5, r2
 8001c68:	01e3      	lsls	r3, r4, #7
 8001c6a:	d504      	bpl.n	8001c76 <__aeabi_dmul+0x33a>
 8001c6c:	2180      	movs	r1, #128	; 0x80
 8001c6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ce8 <__aeabi_dmul+0x3ac>)
 8001c70:	00c9      	lsls	r1, r1, #3
 8001c72:	4014      	ands	r4, r2
 8001c74:	4461      	add	r1, ip
 8001c76:	4a1d      	ldr	r2, [pc, #116]	; (8001cec <__aeabi_dmul+0x3b0>)
 8001c78:	4291      	cmp	r1, r2
 8001c7a:	dd00      	ble.n	8001c7e <__aeabi_dmul+0x342>
 8001c7c:	e724      	b.n	8001ac8 <__aeabi_dmul+0x18c>
 8001c7e:	0762      	lsls	r2, r4, #29
 8001c80:	08ed      	lsrs	r5, r5, #3
 8001c82:	0264      	lsls	r4, r4, #9
 8001c84:	0549      	lsls	r1, r1, #21
 8001c86:	4315      	orrs	r5, r2
 8001c88:	0b24      	lsrs	r4, r4, #12
 8001c8a:	0d4a      	lsrs	r2, r1, #21
 8001c8c:	e6c6      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001c8e:	9701      	str	r7, [sp, #4]
 8001c90:	e6b8      	b.n	8001a04 <__aeabi_dmul+0xc8>
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <__aeabi_dmul+0x398>)
 8001c94:	2003      	movs	r0, #3
 8001c96:	4694      	mov	ip, r2
 8001c98:	4463      	add	r3, ip
 8001c9a:	464a      	mov	r2, r9
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	4691      	mov	r9, r2
 8001ca4:	4652      	mov	r2, sl
 8001ca6:	e68a      	b.n	80019be <__aeabi_dmul+0x82>
 8001ca8:	4649      	mov	r1, r9
 8001caa:	2301      	movs	r3, #1
 8001cac:	4319      	orrs	r1, r3
 8001cae:	4689      	mov	r9, r1
 8001cb0:	2600      	movs	r6, #0
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	e683      	b.n	80019be <__aeabi_dmul+0x82>
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2303      	movs	r3, #3
 8001cbc:	0005      	movs	r5, r0
 8001cbe:	4691      	mov	r9, r2
 8001cc0:	469b      	mov	fp, r3
 8001cc2:	e65e      	b.n	8001982 <__aeabi_dmul+0x46>
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	4699      	mov	r9, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	2400      	movs	r4, #0
 8001cd0:	469b      	mov	fp, r3
 8001cd2:	e656      	b.n	8001982 <__aeabi_dmul+0x46>
 8001cd4:	000007ff 	.word	0x000007ff
 8001cd8:	fffffc01 	.word	0xfffffc01
 8001cdc:	08006e80 	.word	0x08006e80
 8001ce0:	fffffc0d 	.word	0xfffffc0d
 8001ce4:	000003ff 	.word	0x000003ff
 8001ce8:	feffffff 	.word	0xfeffffff
 8001cec:	000007fe 	.word	0x000007fe
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	2480      	movs	r4, #128	; 0x80
 8001cf4:	2500      	movs	r5, #0
 8001cf6:	4a44      	ldr	r2, [pc, #272]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	0324      	lsls	r4, r4, #12
 8001cfc:	e68e      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001cfe:	2001      	movs	r0, #1
 8001d00:	1a40      	subs	r0, r0, r1
 8001d02:	2838      	cmp	r0, #56	; 0x38
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dmul+0x3cc>
 8001d06:	e686      	b.n	8001a16 <__aeabi_dmul+0xda>
 8001d08:	281f      	cmp	r0, #31
 8001d0a:	dd5b      	ble.n	8001dc4 <__aeabi_dmul+0x488>
 8001d0c:	221f      	movs	r2, #31
 8001d0e:	0023      	movs	r3, r4
 8001d10:	4252      	negs	r2, r2
 8001d12:	1a51      	subs	r1, r2, r1
 8001d14:	40cb      	lsrs	r3, r1
 8001d16:	0019      	movs	r1, r3
 8001d18:	2820      	cmp	r0, #32
 8001d1a:	d003      	beq.n	8001d24 <__aeabi_dmul+0x3e8>
 8001d1c:	4a3b      	ldr	r2, [pc, #236]	; (8001e0c <__aeabi_dmul+0x4d0>)
 8001d1e:	4462      	add	r2, ip
 8001d20:	4094      	lsls	r4, r2
 8001d22:	4325      	orrs	r5, r4
 8001d24:	1e6a      	subs	r2, r5, #1
 8001d26:	4195      	sbcs	r5, r2
 8001d28:	002a      	movs	r2, r5
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	2107      	movs	r1, #7
 8001d2e:	000d      	movs	r5, r1
 8001d30:	2400      	movs	r4, #0
 8001d32:	4015      	ands	r5, r2
 8001d34:	4211      	tst	r1, r2
 8001d36:	d05b      	beq.n	8001df0 <__aeabi_dmul+0x4b4>
 8001d38:	210f      	movs	r1, #15
 8001d3a:	2400      	movs	r4, #0
 8001d3c:	4011      	ands	r1, r2
 8001d3e:	2904      	cmp	r1, #4
 8001d40:	d053      	beq.n	8001dea <__aeabi_dmul+0x4ae>
 8001d42:	1d11      	adds	r1, r2, #4
 8001d44:	4291      	cmp	r1, r2
 8001d46:	4192      	sbcs	r2, r2
 8001d48:	4252      	negs	r2, r2
 8001d4a:	18a4      	adds	r4, r4, r2
 8001d4c:	000a      	movs	r2, r1
 8001d4e:	0223      	lsls	r3, r4, #8
 8001d50:	d54b      	bpl.n	8001dea <__aeabi_dmul+0x4ae>
 8001d52:	2201      	movs	r2, #1
 8001d54:	2400      	movs	r4, #0
 8001d56:	2500      	movs	r5, #0
 8001d58:	e660      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	031b      	lsls	r3, r3, #12
 8001d5e:	421c      	tst	r4, r3
 8001d60:	d009      	beq.n	8001d76 <__aeabi_dmul+0x43a>
 8001d62:	421e      	tst	r6, r3
 8001d64:	d107      	bne.n	8001d76 <__aeabi_dmul+0x43a>
 8001d66:	4333      	orrs	r3, r6
 8001d68:	031c      	lsls	r4, r3, #12
 8001d6a:	4643      	mov	r3, r8
 8001d6c:	0015      	movs	r5, r2
 8001d6e:	0b24      	lsrs	r4, r4, #12
 8001d70:	4a25      	ldr	r2, [pc, #148]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	e652      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001d76:	2280      	movs	r2, #128	; 0x80
 8001d78:	0312      	lsls	r2, r2, #12
 8001d7a:	4314      	orrs	r4, r2
 8001d7c:	0324      	lsls	r4, r4, #12
 8001d7e:	4a22      	ldr	r2, [pc, #136]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001d80:	0b24      	lsrs	r4, r4, #12
 8001d82:	9701      	str	r7, [sp, #4]
 8001d84:	e64a      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001d86:	f000 f8ab 	bl	8001ee0 <__clzsi2>
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	001a      	movs	r2, r3
 8001d8e:	3215      	adds	r2, #21
 8001d90:	3020      	adds	r0, #32
 8001d92:	2a1c      	cmp	r2, #28
 8001d94:	dc00      	bgt.n	8001d98 <__aeabi_dmul+0x45c>
 8001d96:	e684      	b.n	8001aa2 <__aeabi_dmul+0x166>
 8001d98:	4656      	mov	r6, sl
 8001d9a:	3b08      	subs	r3, #8
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	409e      	lsls	r6, r3
 8001da0:	e689      	b.n	8001ab6 <__aeabi_dmul+0x17a>
 8001da2:	f000 f89d 	bl	8001ee0 <__clzsi2>
 8001da6:	0001      	movs	r1, r0
 8001da8:	0002      	movs	r2, r0
 8001daa:	3115      	adds	r1, #21
 8001dac:	3220      	adds	r2, #32
 8001dae:	291c      	cmp	r1, #28
 8001db0:	dc00      	bgt.n	8001db4 <__aeabi_dmul+0x478>
 8001db2:	e64e      	b.n	8001a52 <__aeabi_dmul+0x116>
 8001db4:	0034      	movs	r4, r6
 8001db6:	3808      	subs	r0, #8
 8001db8:	2500      	movs	r5, #0
 8001dba:	4084      	lsls	r4, r0
 8001dbc:	e653      	b.n	8001a66 <__aeabi_dmul+0x12a>
 8001dbe:	9b00      	ldr	r3, [sp, #0]
 8001dc0:	469c      	mov	ip, r3
 8001dc2:	e741      	b.n	8001c48 <__aeabi_dmul+0x30c>
 8001dc4:	4912      	ldr	r1, [pc, #72]	; (8001e10 <__aeabi_dmul+0x4d4>)
 8001dc6:	0022      	movs	r2, r4
 8001dc8:	4461      	add	r1, ip
 8001dca:	002e      	movs	r6, r5
 8001dcc:	408d      	lsls	r5, r1
 8001dce:	408a      	lsls	r2, r1
 8001dd0:	40c6      	lsrs	r6, r0
 8001dd2:	1e69      	subs	r1, r5, #1
 8001dd4:	418d      	sbcs	r5, r1
 8001dd6:	4332      	orrs	r2, r6
 8001dd8:	432a      	orrs	r2, r5
 8001dda:	40c4      	lsrs	r4, r0
 8001ddc:	0753      	lsls	r3, r2, #29
 8001dde:	d0b6      	beq.n	8001d4e <__aeabi_dmul+0x412>
 8001de0:	210f      	movs	r1, #15
 8001de2:	4011      	ands	r1, r2
 8001de4:	2904      	cmp	r1, #4
 8001de6:	d1ac      	bne.n	8001d42 <__aeabi_dmul+0x406>
 8001de8:	e7b1      	b.n	8001d4e <__aeabi_dmul+0x412>
 8001dea:	0765      	lsls	r5, r4, #29
 8001dec:	0264      	lsls	r4, r4, #9
 8001dee:	0b24      	lsrs	r4, r4, #12
 8001df0:	08d2      	lsrs	r2, r2, #3
 8001df2:	4315      	orrs	r5, r2
 8001df4:	2200      	movs	r2, #0
 8001df6:	e611      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001df8:	2280      	movs	r2, #128	; 0x80
 8001dfa:	0312      	lsls	r2, r2, #12
 8001dfc:	4314      	orrs	r4, r2
 8001dfe:	0324      	lsls	r4, r4, #12
 8001e00:	4a01      	ldr	r2, [pc, #4]	; (8001e08 <__aeabi_dmul+0x4cc>)
 8001e02:	0b24      	lsrs	r4, r4, #12
 8001e04:	e60a      	b.n	8001a1c <__aeabi_dmul+0xe0>
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	000007ff 	.word	0x000007ff
 8001e0c:	0000043e 	.word	0x0000043e
 8001e10:	0000041e 	.word	0x0000041e

08001e14 <__aeabi_d2iz>:
 8001e14:	000a      	movs	r2, r1
 8001e16:	b530      	push	{r4, r5, lr}
 8001e18:	4c13      	ldr	r4, [pc, #76]	; (8001e68 <__aeabi_d2iz+0x54>)
 8001e1a:	0053      	lsls	r3, r2, #1
 8001e1c:	0309      	lsls	r1, r1, #12
 8001e1e:	0005      	movs	r5, r0
 8001e20:	0b09      	lsrs	r1, r1, #12
 8001e22:	2000      	movs	r0, #0
 8001e24:	0d5b      	lsrs	r3, r3, #21
 8001e26:	0fd2      	lsrs	r2, r2, #31
 8001e28:	42a3      	cmp	r3, r4
 8001e2a:	dd04      	ble.n	8001e36 <__aeabi_d2iz+0x22>
 8001e2c:	480f      	ldr	r0, [pc, #60]	; (8001e6c <__aeabi_d2iz+0x58>)
 8001e2e:	4283      	cmp	r3, r0
 8001e30:	dd02      	ble.n	8001e38 <__aeabi_d2iz+0x24>
 8001e32:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <__aeabi_d2iz+0x5c>)
 8001e34:	18d0      	adds	r0, r2, r3
 8001e36:	bd30      	pop	{r4, r5, pc}
 8001e38:	2080      	movs	r0, #128	; 0x80
 8001e3a:	0340      	lsls	r0, r0, #13
 8001e3c:	4301      	orrs	r1, r0
 8001e3e:	480d      	ldr	r0, [pc, #52]	; (8001e74 <__aeabi_d2iz+0x60>)
 8001e40:	1ac0      	subs	r0, r0, r3
 8001e42:	281f      	cmp	r0, #31
 8001e44:	dd08      	ble.n	8001e58 <__aeabi_d2iz+0x44>
 8001e46:	480c      	ldr	r0, [pc, #48]	; (8001e78 <__aeabi_d2iz+0x64>)
 8001e48:	1ac3      	subs	r3, r0, r3
 8001e4a:	40d9      	lsrs	r1, r3
 8001e4c:	000b      	movs	r3, r1
 8001e4e:	4258      	negs	r0, r3
 8001e50:	2a00      	cmp	r2, #0
 8001e52:	d1f0      	bne.n	8001e36 <__aeabi_d2iz+0x22>
 8001e54:	0018      	movs	r0, r3
 8001e56:	e7ee      	b.n	8001e36 <__aeabi_d2iz+0x22>
 8001e58:	4c08      	ldr	r4, [pc, #32]	; (8001e7c <__aeabi_d2iz+0x68>)
 8001e5a:	40c5      	lsrs	r5, r0
 8001e5c:	46a4      	mov	ip, r4
 8001e5e:	4463      	add	r3, ip
 8001e60:	4099      	lsls	r1, r3
 8001e62:	000b      	movs	r3, r1
 8001e64:	432b      	orrs	r3, r5
 8001e66:	e7f2      	b.n	8001e4e <__aeabi_d2iz+0x3a>
 8001e68:	000003fe 	.word	0x000003fe
 8001e6c:	0000041d 	.word	0x0000041d
 8001e70:	7fffffff 	.word	0x7fffffff
 8001e74:	00000433 	.word	0x00000433
 8001e78:	00000413 	.word	0x00000413
 8001e7c:	fffffbed 	.word	0xfffffbed

08001e80 <__aeabi_i2d>:
 8001e80:	b570      	push	{r4, r5, r6, lr}
 8001e82:	2800      	cmp	r0, #0
 8001e84:	d016      	beq.n	8001eb4 <__aeabi_i2d+0x34>
 8001e86:	17c3      	asrs	r3, r0, #31
 8001e88:	18c5      	adds	r5, r0, r3
 8001e8a:	405d      	eors	r5, r3
 8001e8c:	0fc4      	lsrs	r4, r0, #31
 8001e8e:	0028      	movs	r0, r5
 8001e90:	f000 f826 	bl	8001ee0 <__clzsi2>
 8001e94:	4a11      	ldr	r2, [pc, #68]	; (8001edc <__aeabi_i2d+0x5c>)
 8001e96:	1a12      	subs	r2, r2, r0
 8001e98:	280a      	cmp	r0, #10
 8001e9a:	dc16      	bgt.n	8001eca <__aeabi_i2d+0x4a>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	002e      	movs	r6, r5
 8001ea0:	3315      	adds	r3, #21
 8001ea2:	409e      	lsls	r6, r3
 8001ea4:	230b      	movs	r3, #11
 8001ea6:	1a18      	subs	r0, r3, r0
 8001ea8:	40c5      	lsrs	r5, r0
 8001eaa:	0553      	lsls	r3, r2, #21
 8001eac:	032d      	lsls	r5, r5, #12
 8001eae:	0b2d      	lsrs	r5, r5, #12
 8001eb0:	0d5b      	lsrs	r3, r3, #21
 8001eb2:	e003      	b.n	8001ebc <__aeabi_i2d+0x3c>
 8001eb4:	2400      	movs	r4, #0
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2500      	movs	r5, #0
 8001eba:	2600      	movs	r6, #0
 8001ebc:	051b      	lsls	r3, r3, #20
 8001ebe:	432b      	orrs	r3, r5
 8001ec0:	07e4      	lsls	r4, r4, #31
 8001ec2:	4323      	orrs	r3, r4
 8001ec4:	0030      	movs	r0, r6
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	bd70      	pop	{r4, r5, r6, pc}
 8001eca:	380b      	subs	r0, #11
 8001ecc:	4085      	lsls	r5, r0
 8001ece:	0553      	lsls	r3, r2, #21
 8001ed0:	032d      	lsls	r5, r5, #12
 8001ed2:	2600      	movs	r6, #0
 8001ed4:	0b2d      	lsrs	r5, r5, #12
 8001ed6:	0d5b      	lsrs	r3, r3, #21
 8001ed8:	e7f0      	b.n	8001ebc <__aeabi_i2d+0x3c>
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	0000041e 	.word	0x0000041e

08001ee0 <__clzsi2>:
 8001ee0:	211c      	movs	r1, #28
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	041b      	lsls	r3, r3, #16
 8001ee6:	4298      	cmp	r0, r3
 8001ee8:	d301      	bcc.n	8001eee <__clzsi2+0xe>
 8001eea:	0c00      	lsrs	r0, r0, #16
 8001eec:	3910      	subs	r1, #16
 8001eee:	0a1b      	lsrs	r3, r3, #8
 8001ef0:	4298      	cmp	r0, r3
 8001ef2:	d301      	bcc.n	8001ef8 <__clzsi2+0x18>
 8001ef4:	0a00      	lsrs	r0, r0, #8
 8001ef6:	3908      	subs	r1, #8
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	4298      	cmp	r0, r3
 8001efc:	d301      	bcc.n	8001f02 <__clzsi2+0x22>
 8001efe:	0900      	lsrs	r0, r0, #4
 8001f00:	3904      	subs	r1, #4
 8001f02:	a202      	add	r2, pc, #8	; (adr r2, 8001f0c <__clzsi2+0x2c>)
 8001f04:	5c10      	ldrb	r0, [r2, r0]
 8001f06:	1840      	adds	r0, r0, r1
 8001f08:	4770      	bx	lr
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	02020304 	.word	0x02020304
 8001f10:	01010101 	.word	0x01010101
	...

08001f1c <__clzdi2>:
 8001f1c:	b510      	push	{r4, lr}
 8001f1e:	2900      	cmp	r1, #0
 8001f20:	d103      	bne.n	8001f2a <__clzdi2+0xe>
 8001f22:	f7ff ffdd 	bl	8001ee0 <__clzsi2>
 8001f26:	3020      	adds	r0, #32
 8001f28:	e002      	b.n	8001f30 <__clzdi2+0x14>
 8001f2a:	1c08      	adds	r0, r1, #0
 8001f2c:	f7ff ffd8 	bl	8001ee0 <__clzsi2>
 8001f30:	bd10      	pop	{r4, pc}
 8001f32:	46c0      	nop			; (mov r8, r8)

08001f34 <bq_init>:
#include "stm32l0xx_hal.h"
#include "i2c.h"

#define I2C hi2c1

int bq_init(){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	// return BAT_INIT_FAIL if not able to init (BAT_INIT_SUCCESS for success)

	/* === Set BQ Max Battery Capacity === */
	if (BQ27441_setCapacity(BAT_CAP_MAX) != BAT_INIT_SUCCESS) return BAT_INIT_FAIL;
 8001f38:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <bq_init+0x34>)
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f000 f818 	bl	8001f70 <BQ27441_setCapacity>
 8001f40:	0003      	movs	r3, r0
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d002      	beq.n	8001f4c <bq_init+0x18>
 8001f46:	2301      	movs	r3, #1
 8001f48:	425b      	negs	r3, r3
 8001f4a:	e00a      	b.n	8001f62 <bq_init+0x2e>
	/* === Set BQ Max Battery Energy === */
	/*
		Design Energy should be set to be Design Capacity  3.7 if using the bq27441-G1A or Design
		Capacity  3.8 if using the bq27441-G1B
	*/
	if (BQ27441_setDesignEnergy((uint16_t) ((float) BAT_CAP_MAX * 3.7)) != BAT_INIT_SUCCESS) return BAT_INIT_FAIL;
 8001f4c:	4b07      	ldr	r3, [pc, #28]	; (8001f6c <bq_init+0x38>)
 8001f4e:	0018      	movs	r0, r3
 8001f50:	f000 f834 	bl	8001fbc <BQ27441_setDesignEnergy>
 8001f54:	0003      	movs	r3, r0
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d002      	beq.n	8001f60 <bq_init+0x2c>
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	425b      	negs	r3, r3
 8001f5e:	e000      	b.n	8001f62 <bq_init+0x2e>
//	retval = BQ27441_writeExtendedData(BQ27441_ID_STATE, 10, capacityData, 2);
//	if (retval != BAT_INIT_SUCCESS)
//		return BAT_INIT_FAIL;


	return BAT_INIT_SUCCESS;
 8001f60:	2301      	movs	r3, #1
}
 8001f62:	0018      	movs	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	00001130 	.word	0x00001130
 8001f6c:	00003f98 	.word	0x00003f98

08001f70 <BQ27441_setCapacity>:
 ************************** Initialization Functions *************************
 *****************************************************************************/

// Configures the design capacity of the connected battery.
int BQ27441_setCapacity(uint16_t capacity)
{
 8001f70:	b590      	push	{r4, r7, lr}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	0002      	movs	r2, r0
 8001f78:	1dbb      	adds	r3, r7, #6
 8001f7a:	801a      	strh	r2, [r3, #0]
	// Write to STATE subclass (82) of BQ27441 extended memory.
	// Offset 0x0A (10)
	// Design capacity is a 2-byte piece of data - MSB first
	// Unit: mAh

	uint8_t capMSB = capacity >> 8;
 8001f7c:	1dbb      	adds	r3, r7, #6
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	200f      	movs	r0, #15
 8001f86:	183b      	adds	r3, r7, r0
 8001f88:	701a      	strb	r2, [r3, #0]
	uint8_t capLSB = capacity & 0x00FF;
 8001f8a:	240e      	movs	r4, #14
 8001f8c:	193b      	adds	r3, r7, r4
 8001f8e:	1dba      	adds	r2, r7, #6
 8001f90:	8812      	ldrh	r2, [r2, #0]
 8001f92:	701a      	strb	r2, [r3, #0]
	uint8_t capacityData[2] = {capLSB, capMSB};
 8001f94:	210c      	movs	r1, #12
 8001f96:	187b      	adds	r3, r7, r1
 8001f98:	193a      	adds	r2, r7, r4
 8001f9a:	7812      	ldrb	r2, [r2, #0]
 8001f9c:	701a      	strb	r2, [r3, #0]
 8001f9e:	187b      	adds	r3, r7, r1
 8001fa0:	183a      	adds	r2, r7, r0
 8001fa2:	7812      	ldrb	r2, [r2, #0]
 8001fa4:	705a      	strb	r2, [r3, #1]
	return BQ27441_writeExtendedData(BQ27441_ID_STATE, 10, capacityData, 2);
 8001fa6:	187a      	adds	r2, r7, r1
 8001fa8:	2302      	movs	r3, #2
 8001faa:	210a      	movs	r1, #10
 8001fac:	2052      	movs	r0, #82	; 0x52
 8001fae:	f000 f94b 	bl	8002248 <BQ27441_writeExtendedData>
 8001fb2:	0003      	movs	r3, r0
}
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b005      	add	sp, #20
 8001fba:	bd90      	pop	{r4, r7, pc}

08001fbc <BQ27441_setDesignEnergy>:

// Configures the design energy of the connected battery.
int BQ27441_setDesignEnergy(uint16_t energy)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	0002      	movs	r2, r0
 8001fc4:	1dbb      	adds	r3, r7, #6
 8001fc6:	801a      	strh	r2, [r3, #0]
	// Write to STATE subclass (82) of BQ27441 extended memory.
	// Offset 0x0C (12)
	// Design energy is a 2-byte piece of data - MSB first
	// Unit: mWh

	uint8_t enMSB = energy >> 8;
 8001fc8:	1dbb      	adds	r3, r7, #6
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	200f      	movs	r0, #15
 8001fd2:	183b      	adds	r3, r7, r0
 8001fd4:	701a      	strb	r2, [r3, #0]
	uint8_t enLSB = energy & 0x00FF;
 8001fd6:	240e      	movs	r4, #14
 8001fd8:	193b      	adds	r3, r7, r4
 8001fda:	1dba      	adds	r2, r7, #6
 8001fdc:	8812      	ldrh	r2, [r2, #0]
 8001fde:	701a      	strb	r2, [r3, #0]
	uint8_t energyData[2] = {enLSB, enMSB};
 8001fe0:	210c      	movs	r1, #12
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	193a      	adds	r2, r7, r4
 8001fe6:	7812      	ldrb	r2, [r2, #0]
 8001fe8:	701a      	strb	r2, [r3, #0]
 8001fea:	187b      	adds	r3, r7, r1
 8001fec:	183a      	adds	r2, r7, r0
 8001fee:	7812      	ldrb	r2, [r2, #0]
 8001ff0:	705a      	strb	r2, [r3, #1]
	return BQ27441_writeExtendedData(BQ27441_ID_STATE, 12, energyData, 2);
 8001ff2:	187a      	adds	r2, r7, r1
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	210c      	movs	r1, #12
 8001ff8:	2052      	movs	r0, #82	; 0x52
 8001ffa:	f000 f925 	bl	8002248 <BQ27441_writeExtendedData>
 8001ffe:	0003      	movs	r3, r0
}
 8002000:	0018      	movs	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	b005      	add	sp, #20
 8002006:	bd90      	pop	{r4, r7, pc}

08002008 <BQ27441_voltage>:
/*****************************************************************************
 ********************** Battery Characteristics Functions ********************
 *****************************************************************************/
// Reads and returns the battery voltage
uint16_t BQ27441_voltage(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
	return BQ27441_readWord(BQ27441_COMMAND_VOLTAGE);
 800200c:	2004      	movs	r0, #4
 800200e:	f000 f983 	bl	8002318 <BQ27441_readWord>
 8002012:	0003      	movs	r3, r0
}
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <BQ27441_current>:

// Reads and returns the specified current measurement
int16_t BQ27441_current(current_measure type)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b084      	sub	sp, #16
 800201e:	af00      	add	r7, sp, #0
 8002020:	0002      	movs	r2, r0
 8002022:	1dfb      	adds	r3, r7, #7
 8002024:	701a      	strb	r2, [r3, #0]
	int16_t current = 0;
 8002026:	230e      	movs	r3, #14
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	2200      	movs	r2, #0
 800202c:	801a      	strh	r2, [r3, #0]
	switch (type)
 800202e:	1dfb      	adds	r3, r7, #7
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d017      	beq.n	8002066 <BQ27441_current+0x4c>
 8002036:	dc1f      	bgt.n	8002078 <BQ27441_current+0x5e>
 8002038:	2b00      	cmp	r3, #0
 800203a:	d002      	beq.n	8002042 <BQ27441_current+0x28>
 800203c:	2b01      	cmp	r3, #1
 800203e:	d009      	beq.n	8002054 <BQ27441_current+0x3a>
 8002040:	e01a      	b.n	8002078 <BQ27441_current+0x5e>
	{
	case AVG:
		current = (int16_t) BQ27441_readWord(BQ27441_COMMAND_AVG_CURRENT);
 8002042:	2010      	movs	r0, #16
 8002044:	f000 f968 	bl	8002318 <BQ27441_readWord>
 8002048:	0003      	movs	r3, r0
 800204a:	001a      	movs	r2, r3
 800204c:	230e      	movs	r3, #14
 800204e:	18fb      	adds	r3, r7, r3
 8002050:	801a      	strh	r2, [r3, #0]
		break;
 8002052:	e011      	b.n	8002078 <BQ27441_current+0x5e>
	case STBY:
		current = (int16_t) BQ27441_readWord(BQ27441_COMMAND_STDBY_CURRENT);
 8002054:	2012      	movs	r0, #18
 8002056:	f000 f95f 	bl	8002318 <BQ27441_readWord>
 800205a:	0003      	movs	r3, r0
 800205c:	001a      	movs	r2, r3
 800205e:	230e      	movs	r3, #14
 8002060:	18fb      	adds	r3, r7, r3
 8002062:	801a      	strh	r2, [r3, #0]
		break;
 8002064:	e008      	b.n	8002078 <BQ27441_current+0x5e>
	case MAX:
		current = (int16_t) BQ27441_readWord(BQ27441_COMMAND_MAX_CURRENT);
 8002066:	2014      	movs	r0, #20
 8002068:	f000 f956 	bl	8002318 <BQ27441_readWord>
 800206c:	0003      	movs	r3, r0
 800206e:	001a      	movs	r2, r3
 8002070:	230e      	movs	r3, #14
 8002072:	18fb      	adds	r3, r7, r3
 8002074:	801a      	strh	r2, [r3, #0]
		break;
 8002076:	46c0      	nop			; (mov r8, r8)
	}

	return current;
 8002078:	230e      	movs	r3, #14
 800207a:	18fb      	adds	r3, r7, r3
 800207c:	2200      	movs	r2, #0
 800207e:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002080:	0018      	movs	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	b004      	add	sp, #16
 8002086:	bd80      	pop	{r7, pc}

08002088 <BQ27441_capacity>:

// Reads and returns the specified capacity measurement
uint16_t BQ27441_capacity(capacity_measure type)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	0002      	movs	r2, r0
 8002090:	1dfb      	adds	r3, r7, #7
 8002092:	701a      	strb	r2, [r3, #0]
	uint16_t capacity = 0;
 8002094:	230e      	movs	r3, #14
 8002096:	18fb      	adds	r3, r7, r3
 8002098:	2200      	movs	r2, #0
 800209a:	801a      	strh	r2, [r3, #0]
	switch (type)
 800209c:	1dfb      	adds	r3, r7, #7
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b08      	cmp	r3, #8
 80020a2:	d845      	bhi.n	8002130 <BQ27441_capacity+0xa8>
 80020a4:	009a      	lsls	r2, r3, #2
 80020a6:	4b26      	ldr	r3, [pc, #152]	; (8002140 <BQ27441_capacity+0xb8>)
 80020a8:	18d3      	adds	r3, r2, r3
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	469f      	mov	pc, r3
	{
	case REMAIN:
		return BQ27441_readWord(BQ27441_COMMAND_REM_CAPACITY);
 80020ae:	200c      	movs	r0, #12
 80020b0:	f000 f932 	bl	8002318 <BQ27441_readWord>
 80020b4:	0003      	movs	r3, r0
 80020b6:	e03e      	b.n	8002136 <BQ27441_capacity+0xae>
		break;
	case FULL:
		return BQ27441_readWord(BQ27441_COMMAND_FULL_CAPACITY);
 80020b8:	200e      	movs	r0, #14
 80020ba:	f000 f92d 	bl	8002318 <BQ27441_readWord>
 80020be:	0003      	movs	r3, r0
 80020c0:	e039      	b.n	8002136 <BQ27441_capacity+0xae>
		break;
	case AVAIL:
		capacity = BQ27441_readWord(BQ27441_COMMAND_NOM_CAPACITY);
 80020c2:	230e      	movs	r3, #14
 80020c4:	18fc      	adds	r4, r7, r3
 80020c6:	2008      	movs	r0, #8
 80020c8:	f000 f926 	bl	8002318 <BQ27441_readWord>
 80020cc:	0003      	movs	r3, r0
 80020ce:	8023      	strh	r3, [r4, #0]
		break;
 80020d0:	e02e      	b.n	8002130 <BQ27441_capacity+0xa8>
	case AVAIL_FULL:
		capacity = BQ27441_readWord(BQ27441_COMMAND_AVAIL_CAPACITY);
 80020d2:	230e      	movs	r3, #14
 80020d4:	18fc      	adds	r4, r7, r3
 80020d6:	200a      	movs	r0, #10
 80020d8:	f000 f91e 	bl	8002318 <BQ27441_readWord>
 80020dc:	0003      	movs	r3, r0
 80020de:	8023      	strh	r3, [r4, #0]
		break;
 80020e0:	e026      	b.n	8002130 <BQ27441_capacity+0xa8>
	case REMAIN_F:
		capacity = BQ27441_readWord(BQ27441_COMMAND_REM_CAP_FIL);
 80020e2:	230e      	movs	r3, #14
 80020e4:	18fc      	adds	r4, r7, r3
 80020e6:	202a      	movs	r0, #42	; 0x2a
 80020e8:	f000 f916 	bl	8002318 <BQ27441_readWord>
 80020ec:	0003      	movs	r3, r0
 80020ee:	8023      	strh	r3, [r4, #0]
		break;
 80020f0:	e01e      	b.n	8002130 <BQ27441_capacity+0xa8>
	case REMAIN_UF:
		capacity = BQ27441_readWord(BQ27441_COMMAND_REM_CAP_UNFL);
 80020f2:	230e      	movs	r3, #14
 80020f4:	18fc      	adds	r4, r7, r3
 80020f6:	2028      	movs	r0, #40	; 0x28
 80020f8:	f000 f90e 	bl	8002318 <BQ27441_readWord>
 80020fc:	0003      	movs	r3, r0
 80020fe:	8023      	strh	r3, [r4, #0]
		break;
 8002100:	e016      	b.n	8002130 <BQ27441_capacity+0xa8>
	case FULL_F:
		capacity = BQ27441_readWord(BQ27441_COMMAND_FULL_CAP_FIL);
 8002102:	230e      	movs	r3, #14
 8002104:	18fc      	adds	r4, r7, r3
 8002106:	202e      	movs	r0, #46	; 0x2e
 8002108:	f000 f906 	bl	8002318 <BQ27441_readWord>
 800210c:	0003      	movs	r3, r0
 800210e:	8023      	strh	r3, [r4, #0]
		break;
 8002110:	e00e      	b.n	8002130 <BQ27441_capacity+0xa8>
	case FULL_UF:
		capacity = BQ27441_readWord(BQ27441_COMMAND_FULL_CAP_UNFL);
 8002112:	230e      	movs	r3, #14
 8002114:	18fc      	adds	r4, r7, r3
 8002116:	202c      	movs	r0, #44	; 0x2c
 8002118:	f000 f8fe 	bl	8002318 <BQ27441_readWord>
 800211c:	0003      	movs	r3, r0
 800211e:	8023      	strh	r3, [r4, #0]
		break;
 8002120:	e006      	b.n	8002130 <BQ27441_capacity+0xa8>
	case DESIGN:
		capacity = BQ27441_readWord(BQ27441_EXTENDED_CAPACITY);
 8002122:	230e      	movs	r3, #14
 8002124:	18fc      	adds	r4, r7, r3
 8002126:	203c      	movs	r0, #60	; 0x3c
 8002128:	f000 f8f6 	bl	8002318 <BQ27441_readWord>
 800212c:	0003      	movs	r3, r0
 800212e:	8023      	strh	r3, [r4, #0]
//		capacity = BQ27441_readWord(0x4A);
	}

	return capacity;
 8002130:	230e      	movs	r3, #14
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	881b      	ldrh	r3, [r3, #0]
}
 8002136:	0018      	movs	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	b005      	add	sp, #20
 800213c:	bd90      	pop	{r4, r7, pc}
 800213e:	46c0      	nop			; (mov r8, r8)
 8002140:	08006ec0 	.word	0x08006ec0

08002144 <BQ27441_power>:

// Reads and returns measured average power
int16_t BQ27441_power(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
	return (int16_t) BQ27441_readWord(BQ27441_COMMAND_AVG_POWER);
 8002148:	2018      	movs	r0, #24
 800214a:	f000 f8e5 	bl	8002318 <BQ27441_readWord>
 800214e:	0003      	movs	r3, r0
 8002150:	b21b      	sxth	r3, r3
}
 8002152:	0018      	movs	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <BQ27441_soc>:

// Reads and returns specified state of charge measurement
uint16_t BQ27441_soc(soc_measure type)
{
 8002158:	b590      	push	{r4, r7, lr}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	0002      	movs	r2, r0
 8002160:	1dfb      	adds	r3, r7, #7
 8002162:	701a      	strb	r2, [r3, #0]
	uint16_t socRet = 0;
 8002164:	230e      	movs	r3, #14
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	2200      	movs	r2, #0
 800216a:	801a      	strh	r2, [r3, #0]
	switch (type)
 800216c:	1dfb      	adds	r3, r7, #7
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d002      	beq.n	800217a <BQ27441_soc+0x22>
 8002174:	2b01      	cmp	r3, #1
 8002176:	d008      	beq.n	800218a <BQ27441_soc+0x32>
 8002178:	e00f      	b.n	800219a <BQ27441_soc+0x42>
	{
	case FILTERED:
		socRet = BQ27441_readWord(BQ27441_COMMAND_SOC);
 800217a:	230e      	movs	r3, #14
 800217c:	18fc      	adds	r4, r7, r3
 800217e:	201c      	movs	r0, #28
 8002180:	f000 f8ca 	bl	8002318 <BQ27441_readWord>
 8002184:	0003      	movs	r3, r0
 8002186:	8023      	strh	r3, [r4, #0]
		break;
 8002188:	e007      	b.n	800219a <BQ27441_soc+0x42>
	case UNFILTERED:
		socRet = BQ27441_readWord(BQ27441_COMMAND_SOC_UNFL);
 800218a:	230e      	movs	r3, #14
 800218c:	18fc      	adds	r4, r7, r3
 800218e:	2030      	movs	r0, #48	; 0x30
 8002190:	f000 f8c2 	bl	8002318 <BQ27441_readWord>
 8002194:	0003      	movs	r3, r0
 8002196:	8023      	strh	r3, [r4, #0]
		break;
 8002198:	46c0      	nop			; (mov r8, r8)
	}

	return socRet;
 800219a:	230e      	movs	r3, #14
 800219c:	18fb      	adds	r3, r7, r3
 800219e:	881b      	ldrh	r3, [r3, #0]
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b005      	add	sp, #20
 80021a6:	bd90      	pop	{r4, r7, pc}

080021a8 <BQ27441_soh>:

// Reads and returns specified state of health measurement
uint8_t BQ27441_soh(soh_measure type)
{
 80021a8:	b5b0      	push	{r4, r5, r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	0002      	movs	r2, r0
 80021b0:	1dfb      	adds	r3, r7, #7
 80021b2:	701a      	strb	r2, [r3, #0]
	uint16_t sohRaw = BQ27441_readWord(BQ27441_COMMAND_SOH);
 80021b4:	250e      	movs	r5, #14
 80021b6:	197c      	adds	r4, r7, r5
 80021b8:	2020      	movs	r0, #32
 80021ba:	f000 f8ad 	bl	8002318 <BQ27441_readWord>
 80021be:	0003      	movs	r3, r0
 80021c0:	8023      	strh	r3, [r4, #0]
	uint8_t sohStatus = sohRaw >> 8;
 80021c2:	0029      	movs	r1, r5
 80021c4:	187b      	adds	r3, r7, r1
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	230d      	movs	r3, #13
 80021ce:	18fb      	adds	r3, r7, r3
 80021d0:	701a      	strb	r2, [r3, #0]
	uint8_t sohPercent = sohRaw & 0x00FF;
 80021d2:	200c      	movs	r0, #12
 80021d4:	183b      	adds	r3, r7, r0
 80021d6:	187a      	adds	r2, r7, r1
 80021d8:	8812      	ldrh	r2, [r2, #0]
 80021da:	701a      	strb	r2, [r3, #0]

	if (type == PERCENT)
 80021dc:	1dfb      	adds	r3, r7, #7
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d102      	bne.n	80021ea <BQ27441_soh+0x42>
		return sohPercent;
 80021e4:	183b      	adds	r3, r7, r0
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	e002      	b.n	80021f0 <BQ27441_soh+0x48>
	else
		return sohStatus;
 80021ea:	230d      	movs	r3, #13
 80021ec:	18fb      	adds	r3, r7, r3
 80021ee:	781b      	ldrb	r3, [r3, #0]
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b004      	add	sp, #16
 80021f6:	bdb0      	pop	{r4, r5, r7, pc}

080021f8 <BQ27441_temperature>:

// Reads and returns specified temperature measurement
uint16_t BQ27441_temperature(temp_measure type)
{
 80021f8:	b590      	push	{r4, r7, lr}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	0002      	movs	r2, r0
 8002200:	1dfb      	adds	r3, r7, #7
 8002202:	701a      	strb	r2, [r3, #0]
	uint16_t temp = 0;
 8002204:	230e      	movs	r3, #14
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	2200      	movs	r2, #0
 800220a:	801a      	strh	r2, [r3, #0]
	switch (type)
 800220c:	1dfb      	adds	r3, r7, #7
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <BQ27441_temperature+0x22>
 8002214:	2b01      	cmp	r3, #1
 8002216:	d008      	beq.n	800222a <BQ27441_temperature+0x32>
 8002218:	e00f      	b.n	800223a <BQ27441_temperature+0x42>
	{
	case BATTERY:
		temp = BQ27441_readWord(BQ27441_COMMAND_TEMP);
 800221a:	230e      	movs	r3, #14
 800221c:	18fc      	adds	r4, r7, r3
 800221e:	2002      	movs	r0, #2
 8002220:	f000 f87a 	bl	8002318 <BQ27441_readWord>
 8002224:	0003      	movs	r3, r0
 8002226:	8023      	strh	r3, [r4, #0]
		break;
 8002228:	e007      	b.n	800223a <BQ27441_temperature+0x42>
	case INTERNAL_TEMP:
		temp = BQ27441_readWord(BQ27441_COMMAND_INT_TEMP);
 800222a:	230e      	movs	r3, #14
 800222c:	18fc      	adds	r4, r7, r3
 800222e:	201e      	movs	r0, #30
 8002230:	f000 f872 	bl	8002318 <BQ27441_readWord>
 8002234:	0003      	movs	r3, r0
 8002236:	8023      	strh	r3, [r4, #0]
		break;
 8002238:	46c0      	nop			; (mov r8, r8)
	}
	return temp;
 800223a:	230e      	movs	r3, #14
 800223c:	18fb      	adds	r3, r7, r3
 800223e:	881b      	ldrh	r3, [r3, #0]
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	b005      	add	sp, #20
 8002246:	bd90      	pop	{r4, r7, pc}

08002248 <BQ27441_writeExtendedData>:
 *****************************************************************************/

// Write a specified number of bytes to extended data specifying a
// class ID, position offset.
int BQ27441_writeExtendedData(uint8_t classID, uint8_t offset, uint8_t * data, uint8_t len)
{
 8002248:	b5b0      	push	{r4, r5, r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	0004      	movs	r4, r0
 8002250:	0008      	movs	r0, r1
 8002252:	603a      	str	r2, [r7, #0]
 8002254:	0019      	movs	r1, r3
 8002256:	1dfb      	adds	r3, r7, #7
 8002258:	1c22      	adds	r2, r4, #0
 800225a:	701a      	strb	r2, [r3, #0]
 800225c:	1dbb      	adds	r3, r7, #6
 800225e:	1c02      	adds	r2, r0, #0
 8002260:	701a      	strb	r2, [r3, #0]
 8002262:	1d7b      	adds	r3, r7, #5
 8002264:	1c0a      	adds	r2, r1, #0
 8002266:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef ret;	// I2C return status

	if (len > 32)
 8002268:	1d7b      	adds	r3, r7, #5
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b20      	cmp	r3, #32
 800226e:	d902      	bls.n	8002276 <BQ27441_writeExtendedData+0x2e>
		return BAT_INIT_FAIL;
 8002270:	2301      	movs	r3, #1
 8002272:	425b      	negs	r3, r3
 8002274:	e04c      	b.n	8002310 <BQ27441_writeExtendedData+0xc8>

	ret = BQ27441_blockDataControl();
 8002276:	250b      	movs	r5, #11
 8002278:	197c      	adds	r4, r7, r5
 800227a:	f000 f873 	bl	8002364 <BQ27441_blockDataControl>
 800227e:	0003      	movs	r3, r0
 8002280:	7023      	strb	r3, [r4, #0]
	if (ret != HAL_OK) // // enable block data memory control
 8002282:	197b      	adds	r3, r7, r5
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <BQ27441_writeExtendedData+0x48>
		return BAT_INIT_FAIL; // Return false if enable fails
 800228a:	2301      	movs	r3, #1
 800228c:	425b      	negs	r3, r3
 800228e:	e03f      	b.n	8002310 <BQ27441_writeExtendedData+0xc8>
	if (BQ27441_blockDataClass(classID) != HAL_OK) // Write class ID using DataBlockClass()
 8002290:	1dfb      	adds	r3, r7, #7
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	0018      	movs	r0, r3
 8002296:	f000 f87f 	bl	8002398 <BQ27441_blockDataClass>
 800229a:	1e03      	subs	r3, r0, #0
 800229c:	d002      	beq.n	80022a4 <BQ27441_writeExtendedData+0x5c>
		return BAT_INIT_FAIL;
 800229e:	2301      	movs	r3, #1
 80022a0:	425b      	negs	r3, r3
 80022a2:	e035      	b.n	8002310 <BQ27441_writeExtendedData+0xc8>

	BQ27441_blockDataOffset(offset / 32); // Write 32-bit block offset (usually 0)
 80022a4:	1dbb      	adds	r3, r7, #6
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	095b      	lsrs	r3, r3, #5
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	0018      	movs	r0, r3
 80022ae:	f000 f88d 	bl	80023cc <BQ27441_blockDataOffset>
	BQ27441_computeBlockChecksum(); // Compute checksum going in
 80022b2:	f000 f8bd 	bl	8002430 <BQ27441_computeBlockChecksum>
	uint8_t oldCsum = BQ27441_blockDataChecksum();
 80022b6:	230a      	movs	r3, #10
 80022b8:	18fc      	adds	r4, r7, r3
 80022ba:	f000 f8a1 	bl	8002400 <BQ27441_blockDataChecksum>
 80022be:	0003      	movs	r3, r0
 80022c0:	7023      	strb	r3, [r4, #0]

	// Write data bytes:
	for (int i = 0; i < len; i++)
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	e012      	b.n	80022ee <BQ27441_writeExtendedData+0xa6>
	{
		// Write to offset, mod 32 if offset is greater than 32
		// The blockDataOffset above sets the 32-bit block
		BQ27441_writeBlockData((offset % 32) + i, data[i]);
 80022c8:	1dbb      	adds	r3, r7, #6
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	221f      	movs	r2, #31
 80022ce:	4013      	ands	r3, r2
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	18d3      	adds	r3, r2, r3
 80022d8:	b2d8      	uxtb	r0, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	18d3      	adds	r3, r2, r3
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	0019      	movs	r1, r3
 80022e4:	f000 f8f4 	bl	80024d0 <BQ27441_writeBlockData>
	for (int i = 0; i < len; i++)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	3301      	adds	r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	1d7b      	adds	r3, r7, #5
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	dbe7      	blt.n	80022c8 <BQ27441_writeExtendedData+0x80>
	}

	// Write new checksum using BlockDataChecksum (0x60)
	uint8_t newCsum = BQ27441_computeBlockChecksum(); // Compute the new checksum
 80022f8:	2509      	movs	r5, #9
 80022fa:	197c      	adds	r4, r7, r5
 80022fc:	f000 f898 	bl	8002430 <BQ27441_computeBlockChecksum>
 8002300:	0003      	movs	r3, r0
 8002302:	7023      	strb	r3, [r4, #0]
	BQ27441_writeBlockChecksum(newCsum);
 8002304:	197b      	adds	r3, r7, r5
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	0018      	movs	r0, r3
 800230a:	f000 f8c7 	bl	800249c <BQ27441_writeBlockChecksum>


	return BAT_INIT_SUCCESS;
 800230e:	2301      	movs	r3, #1
}
 8002310:	0018      	movs	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	b004      	add	sp, #16
 8002316:	bdb0      	pop	{r4, r5, r7, pc}

08002318 <BQ27441_readWord>:

// Read a 16-bit command word from the BQ27441-G1A
uint16_t BQ27441_readWord(uint16_t subAddress)
{
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	b089      	sub	sp, #36	; 0x24
 800231c:	af04      	add	r7, sp, #16
 800231e:	0002      	movs	r2, r0
 8002320:	1dbb      	adds	r3, r7, #6
 8002322:	801a      	strh	r2, [r3, #0]
	uint8_t data[2];
//	i2cReadBytes(subAddress, data, 2);
	HAL_I2C_Mem_Read(&I2C, (BQ_ADDR << 1), subAddress, I2C_MEMADD_SIZE_8BIT, data, 2, HAL_MAX_DELAY);
 8002324:	1dbb      	adds	r3, r7, #6
 8002326:	881a      	ldrh	r2, [r3, #0]
 8002328:	480d      	ldr	r0, [pc, #52]	; (8002360 <BQ27441_readWord+0x48>)
 800232a:	2301      	movs	r3, #1
 800232c:	425b      	negs	r3, r3
 800232e:	9302      	str	r3, [sp, #8]
 8002330:	2302      	movs	r3, #2
 8002332:	9301      	str	r3, [sp, #4]
 8002334:	240c      	movs	r4, #12
 8002336:	193b      	adds	r3, r7, r4
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	2301      	movs	r3, #1
 800233c:	21aa      	movs	r1, #170	; 0xaa
 800233e:	f002 f8b7 	bl	80044b0 <HAL_I2C_Mem_Read>
	return ((uint16_t) data[1] << 8) | data[0];
 8002342:	0021      	movs	r1, r4
 8002344:	187b      	adds	r3, r7, r1
 8002346:	785b      	ldrb	r3, [r3, #1]
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	b21a      	sxth	r2, r3
 800234c:	187b      	adds	r3, r7, r1
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b21b      	sxth	r3, r3
 8002352:	4313      	orrs	r3, r2
 8002354:	b21b      	sxth	r3, r3
 8002356:	b29b      	uxth	r3, r3
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b005      	add	sp, #20
 800235e:	bd90      	pop	{r4, r7, pc}
 8002360:	200000e4 	.word	0x200000e4

08002364 <BQ27441_blockDataControl>:

// Issue a BlockDataControl() command to enable BlockData access
HAL_StatusTypeDef BQ27441_blockDataControl(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af04      	add	r7, sp, #16
	uint8_t enableByte = 0x00;
 800236a:	1dfb      	adds	r3, r7, #7
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
//	return i2cWriteBytes(BQ27441_EXTENDED_CONTROL, &enableByte, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CONTROL, I2C_MEMADD_SIZE_8BIT, &enableByte, 1, HAL_MAX_DELAY);
 8002370:	4808      	ldr	r0, [pc, #32]	; (8002394 <BQ27441_blockDataControl+0x30>)
 8002372:	2301      	movs	r3, #1
 8002374:	425b      	negs	r3, r3
 8002376:	9302      	str	r3, [sp, #8]
 8002378:	2301      	movs	r3, #1
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	1dfb      	adds	r3, r7, #7
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	2301      	movs	r3, #1
 8002382:	2261      	movs	r2, #97	; 0x61
 8002384:	21aa      	movs	r1, #170	; 0xaa
 8002386:	f001 ff65 	bl	8004254 <HAL_I2C_Mem_Write>
 800238a:	0003      	movs	r3, r0
}
 800238c:	0018      	movs	r0, r3
 800238e:	46bd      	mov	sp, r7
 8002390:	b002      	add	sp, #8
 8002392:	bd80      	pop	{r7, pc}
 8002394:	200000e4 	.word	0x200000e4

08002398 <BQ27441_blockDataClass>:

// Issue a DataClass() command to set the data class to be accessed
HAL_StatusTypeDef BQ27441_blockDataClass(uint8_t id)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af04      	add	r7, sp, #16
 800239e:	0002      	movs	r2, r0
 80023a0:	1dfb      	adds	r3, r7, #7
 80023a2:	701a      	strb	r2, [r3, #0]
//	return i2cWriteBytes(BQ27441_EXTENDED_DATACLASS, &id, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_DATACLASS, I2C_MEMADD_SIZE_8BIT, &id, 1, HAL_MAX_DELAY);
 80023a4:	4808      	ldr	r0, [pc, #32]	; (80023c8 <BQ27441_blockDataClass+0x30>)
 80023a6:	2301      	movs	r3, #1
 80023a8:	425b      	negs	r3, r3
 80023aa:	9302      	str	r3, [sp, #8]
 80023ac:	2301      	movs	r3, #1
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	1dfb      	adds	r3, r7, #7
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	2301      	movs	r3, #1
 80023b6:	223e      	movs	r2, #62	; 0x3e
 80023b8:	21aa      	movs	r1, #170	; 0xaa
 80023ba:	f001 ff4b 	bl	8004254 <HAL_I2C_Mem_Write>
 80023be:	0003      	movs	r3, r0

}
 80023c0:	0018      	movs	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	b002      	add	sp, #8
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	200000e4 	.word	0x200000e4

080023cc <BQ27441_blockDataOffset>:

// Issue a DataBlock() command to set the data block to be accessed
HAL_StatusTypeDef BQ27441_blockDataOffset(uint8_t offset)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af04      	add	r7, sp, #16
 80023d2:	0002      	movs	r2, r0
 80023d4:	1dfb      	adds	r3, r7, #7
 80023d6:	701a      	strb	r2, [r3, #0]
//	return i2cWriteBytes(BQ27441_EXTENDED_DATABLOCK, &offset, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_DATABLOCK, I2C_MEMADD_SIZE_8BIT, &offset, 1, HAL_MAX_DELAY);
 80023d8:	4808      	ldr	r0, [pc, #32]	; (80023fc <BQ27441_blockDataOffset+0x30>)
 80023da:	2301      	movs	r3, #1
 80023dc:	425b      	negs	r3, r3
 80023de:	9302      	str	r3, [sp, #8]
 80023e0:	2301      	movs	r3, #1
 80023e2:	9301      	str	r3, [sp, #4]
 80023e4:	1dfb      	adds	r3, r7, #7
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	2301      	movs	r3, #1
 80023ea:	223f      	movs	r2, #63	; 0x3f
 80023ec:	21aa      	movs	r1, #170	; 0xaa
 80023ee:	f001 ff31 	bl	8004254 <HAL_I2C_Mem_Write>
 80023f2:	0003      	movs	r3, r0

}
 80023f4:	0018      	movs	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b002      	add	sp, #8
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	200000e4 	.word	0x200000e4

08002400 <BQ27441_blockDataChecksum>:

// Read the current checksum using BlockDataCheckSum()
uint8_t BQ27441_blockDataChecksum(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af04      	add	r7, sp, #16
	uint8_t csum;
//	i2cReadBytes(BQ27441_EXTENDED_CHECKSUM, &csum, 1);
	HAL_I2C_Mem_Read(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CHECKSUM, I2C_MEMADD_SIZE_8BIT, &csum, 1, HAL_MAX_DELAY);
 8002406:	4809      	ldr	r0, [pc, #36]	; (800242c <BQ27441_blockDataChecksum+0x2c>)
 8002408:	2301      	movs	r3, #1
 800240a:	425b      	negs	r3, r3
 800240c:	9302      	str	r3, [sp, #8]
 800240e:	2301      	movs	r3, #1
 8002410:	9301      	str	r3, [sp, #4]
 8002412:	1dfb      	adds	r3, r7, #7
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	2301      	movs	r3, #1
 8002418:	2260      	movs	r2, #96	; 0x60
 800241a:	21aa      	movs	r1, #170	; 0xaa
 800241c:	f002 f848 	bl	80044b0 <HAL_I2C_Mem_Read>
	return csum;
 8002420:	1dfb      	adds	r3, r7, #7
 8002422:	781b      	ldrb	r3, [r3, #0]
}
 8002424:	0018      	movs	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}
 800242c:	200000e4 	.word	0x200000e4

08002430 <BQ27441_computeBlockChecksum>:

// Read all 32 bytes of the loaded extended data and compute a
// checksum based on the values.
uint8_t BQ27441_computeBlockChecksum(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08e      	sub	sp, #56	; 0x38
 8002434:	af04      	add	r7, sp, #16
	uint8_t data[32];
	// i2cReadBytes(BQ27441_EXTENDED_BLOCKDATA, data, 32);
	HAL_I2C_Mem_Read(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CHECKSUM, I2C_MEMADD_SIZE_8BIT, data, 32, HAL_MAX_DELAY);
 8002436:	4818      	ldr	r0, [pc, #96]	; (8002498 <BQ27441_computeBlockChecksum+0x68>)
 8002438:	2301      	movs	r3, #1
 800243a:	425b      	negs	r3, r3
 800243c:	9302      	str	r3, [sp, #8]
 800243e:	2320      	movs	r3, #32
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	003b      	movs	r3, r7
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	2301      	movs	r3, #1
 8002448:	2260      	movs	r2, #96	; 0x60
 800244a:	21aa      	movs	r1, #170	; 0xaa
 800244c:	f002 f830 	bl	80044b0 <HAL_I2C_Mem_Read>


	uint8_t csum = 0;
 8002450:	2327      	movs	r3, #39	; 0x27
 8002452:	18fb      	adds	r3, r7, r3
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<32; i++)
 8002458:	2300      	movs	r3, #0
 800245a:	623b      	str	r3, [r7, #32]
 800245c:	e00c      	b.n	8002478 <BQ27441_computeBlockChecksum+0x48>
	{
		csum += data[i];
 800245e:	003a      	movs	r2, r7
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	18d3      	adds	r3, r2, r3
 8002464:	7819      	ldrb	r1, [r3, #0]
 8002466:	2227      	movs	r2, #39	; 0x27
 8002468:	18bb      	adds	r3, r7, r2
 800246a:	18ba      	adds	r2, r7, r2
 800246c:	7812      	ldrb	r2, [r2, #0]
 800246e:	188a      	adds	r2, r1, r2
 8002470:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<32; i++)
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	3301      	adds	r3, #1
 8002476:	623b      	str	r3, [r7, #32]
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	2b1f      	cmp	r3, #31
 800247c:	ddef      	ble.n	800245e <BQ27441_computeBlockChecksum+0x2e>
	}
	csum = 255 - csum;
 800247e:	2127      	movs	r1, #39	; 0x27
 8002480:	187b      	adds	r3, r7, r1
 8002482:	187a      	adds	r2, r7, r1
 8002484:	7812      	ldrb	r2, [r2, #0]
 8002486:	43d2      	mvns	r2, r2
 8002488:	701a      	strb	r2, [r3, #0]

	return csum;
 800248a:	187b      	adds	r3, r7, r1
 800248c:	781b      	ldrb	r3, [r3, #0]
}
 800248e:	0018      	movs	r0, r3
 8002490:	46bd      	mov	sp, r7
 8002492:	b00a      	add	sp, #40	; 0x28
 8002494:	bd80      	pop	{r7, pc}
 8002496:	46c0      	nop			; (mov r8, r8)
 8002498:	200000e4 	.word	0x200000e4

0800249c <BQ27441_writeBlockChecksum>:

// Use the BlockDataCheckSum() command to write a checksum value
HAL_StatusTypeDef BQ27441_writeBlockChecksum(uint8_t csum)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af04      	add	r7, sp, #16
 80024a2:	0002      	movs	r2, r0
 80024a4:	1dfb      	adds	r3, r7, #7
 80024a6:	701a      	strb	r2, [r3, #0]
	//return i2cWriteBytes(BQ27441_EXTENDED_CHECKSUM, &csum, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), BQ27441_EXTENDED_CHECKSUM, I2C_MEMADD_SIZE_8BIT, &csum, 1, HAL_MAX_DELAY);
 80024a8:	4808      	ldr	r0, [pc, #32]	; (80024cc <BQ27441_writeBlockChecksum+0x30>)
 80024aa:	2301      	movs	r3, #1
 80024ac:	425b      	negs	r3, r3
 80024ae:	9302      	str	r3, [sp, #8]
 80024b0:	2301      	movs	r3, #1
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	1dfb      	adds	r3, r7, #7
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	2301      	movs	r3, #1
 80024ba:	2260      	movs	r2, #96	; 0x60
 80024bc:	21aa      	movs	r1, #170	; 0xaa
 80024be:	f001 fec9 	bl	8004254 <HAL_I2C_Mem_Write>
 80024c2:	0003      	movs	r3, r0
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	200000e4 	.word	0x200000e4

080024d0 <BQ27441_writeBlockData>:

// Use BlockData() to write a byte to an offset of the loaded data
HAL_StatusTypeDef BQ27441_writeBlockData(uint8_t offset, uint8_t data)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af04      	add	r7, sp, #16
 80024d6:	0002      	movs	r2, r0
 80024d8:	1dfb      	adds	r3, r7, #7
 80024da:	701a      	strb	r2, [r3, #0]
 80024dc:	1dbb      	adds	r3, r7, #6
 80024de:	1c0a      	adds	r2, r1, #0
 80024e0:	701a      	strb	r2, [r3, #0]
	uint8_t address = offset + BQ27441_EXTENDED_BLOCKDATA;
 80024e2:	210f      	movs	r1, #15
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	1dfa      	adds	r2, r7, #7
 80024e8:	7812      	ldrb	r2, [r2, #0]
 80024ea:	3240      	adds	r2, #64	; 0x40
 80024ec:	701a      	strb	r2, [r3, #0]
	//return i2cWriteBytes(address, &data, 1);
	return HAL_I2C_Mem_Write(&I2C, (BQ_ADDR << 1), address, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80024ee:	187b      	adds	r3, r7, r1
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	4808      	ldr	r0, [pc, #32]	; (8002518 <BQ27441_writeBlockData+0x48>)
 80024f6:	2301      	movs	r3, #1
 80024f8:	425b      	negs	r3, r3
 80024fa:	9302      	str	r3, [sp, #8]
 80024fc:	2301      	movs	r3, #1
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	1dbb      	adds	r3, r7, #6
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	2301      	movs	r3, #1
 8002506:	21aa      	movs	r1, #170	; 0xaa
 8002508:	f001 fea4 	bl	8004254 <HAL_I2C_Mem_Write>
 800250c:	0003      	movs	r3, r0

}
 800250e:	0018      	movs	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	b004      	add	sp, #16
 8002514:	bd80      	pop	{r7, pc}
 8002516:	46c0      	nop			; (mov r8, r8)
 8002518:	200000e4 	.word	0x200000e4

0800251c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b089      	sub	sp, #36	; 0x24
 8002520:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002522:	240c      	movs	r4, #12
 8002524:	193b      	adds	r3, r7, r4
 8002526:	0018      	movs	r0, r3
 8002528:	2314      	movs	r3, #20
 800252a:	001a      	movs	r2, r3
 800252c:	2100      	movs	r1, #0
 800252e:	f004 faa7 	bl	8006a80 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	4b19      	ldr	r3, [pc, #100]	; (8002598 <MX_GPIO_Init+0x7c>)
 8002534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002536:	4b18      	ldr	r3, [pc, #96]	; (8002598 <MX_GPIO_Init+0x7c>)
 8002538:	2101      	movs	r1, #1
 800253a:	430a      	orrs	r2, r1
 800253c:	62da      	str	r2, [r3, #44]	; 0x2c
 800253e:	4b16      	ldr	r3, [pc, #88]	; (8002598 <MX_GPIO_Init+0x7c>)
 8002540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002542:	2201      	movs	r2, #1
 8002544:	4013      	ands	r3, r2
 8002546:	60bb      	str	r3, [r7, #8]
 8002548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800254a:	4b13      	ldr	r3, [pc, #76]	; (8002598 <MX_GPIO_Init+0x7c>)
 800254c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800254e:	4b12      	ldr	r3, [pc, #72]	; (8002598 <MX_GPIO_Init+0x7c>)
 8002550:	2102      	movs	r1, #2
 8002552:	430a      	orrs	r2, r1
 8002554:	62da      	str	r2, [r3, #44]	; 0x2c
 8002556:	4b10      	ldr	r3, [pc, #64]	; (8002598 <MX_GPIO_Init+0x7c>)
 8002558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255a:	2202      	movs	r2, #2
 800255c:	4013      	ands	r3, r2
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002562:	193b      	adds	r3, r7, r4
 8002564:	2204      	movs	r2, #4
 8002566:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002568:	193b      	adds	r3, r7, r4
 800256a:	4a0c      	ldr	r2, [pc, #48]	; (800259c <MX_GPIO_Init+0x80>)
 800256c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256e:	193b      	adds	r3, r7, r4
 8002570:	2200      	movs	r2, #0
 8002572:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002574:	193b      	adds	r3, r7, r4
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <MX_GPIO_Init+0x84>)
 8002578:	0019      	movs	r1, r3
 800257a:	0010      	movs	r0, r2
 800257c:	f001 fc38 	bl	8003df0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8002580:	2200      	movs	r2, #0
 8002582:	2103      	movs	r1, #3
 8002584:	2006      	movs	r0, #6
 8002586:	f001 fc01 	bl	8003d8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800258a:	2006      	movs	r0, #6
 800258c:	f001 fc13 	bl	8003db6 <HAL_NVIC_EnableIRQ>

}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b009      	add	sp, #36	; 0x24
 8002596:	bd90      	pop	{r4, r7, pc}
 8002598:	40021000 	.word	0x40021000
 800259c:	10210000 	.word	0x10210000
 80025a0:	50000400 	.word	0x50000400

080025a4 <hts221_reboot>:
int hts221_calc_temp(int16_t T_OUT, HTS_Cal * hts_cal_data);
int hts221_calc_humid(int16_t H_OUT, HTS_Cal * hts_cal_data);
int hts221_reboot(void);

// Function code
int hts221_reboot() {
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af04      	add	r7, sp, #16
    uint8_t buf[1];			// read buffer

    /* === Reboot HTS221 === */

    //read register
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80025aa:	1dfc      	adds	r4, r7, #7
 80025ac:	482a      	ldr	r0, [pc, #168]	; (8002658 <hts221_reboot+0xb4>)
 80025ae:	2301      	movs	r3, #1
 80025b0:	425b      	negs	r3, r3
 80025b2:	9302      	str	r3, [sp, #8]
 80025b4:	2301      	movs	r3, #1
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	1d3b      	adds	r3, r7, #4
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	2301      	movs	r3, #1
 80025be:	2221      	movs	r2, #33	; 0x21
 80025c0:	21be      	movs	r1, #190	; 0xbe
 80025c2:	f001 ff75 	bl	80044b0 <HAL_I2C_Mem_Read>
 80025c6:	0003      	movs	r3, r0
 80025c8:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 80025ca:	1dfb      	adds	r3, r7, #7
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d002      	beq.n	80025d8 <hts221_reboot+0x34>
        return HTS_REBOOT_FAIL;
 80025d2:	2301      	movs	r3, #1
 80025d4:	425b      	negs	r3, r3
 80025d6:	e03b      	b.n	8002650 <hts221_reboot+0xac>
    }

    //write boot bit
    buf[0] |= HTS_CTRL_REG2_BOOT;
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2280      	movs	r2, #128	; 0x80
 80025de:	4252      	negs	r2, r2
 80025e0:	4313      	orrs	r3, r2
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	1d3b      	adds	r3, r7, #4
 80025e6:	701a      	strb	r2, [r3, #0]
    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80025e8:	1dfc      	adds	r4, r7, #7
 80025ea:	481b      	ldr	r0, [pc, #108]	; (8002658 <hts221_reboot+0xb4>)
 80025ec:	2301      	movs	r3, #1
 80025ee:	425b      	negs	r3, r3
 80025f0:	9302      	str	r3, [sp, #8]
 80025f2:	2301      	movs	r3, #1
 80025f4:	9301      	str	r3, [sp, #4]
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2301      	movs	r3, #1
 80025fc:	2221      	movs	r2, #33	; 0x21
 80025fe:	21be      	movs	r1, #190	; 0xbe
 8002600:	f001 fe28 	bl	8004254 <HAL_I2C_Mem_Write>
 8002604:	0003      	movs	r3, r0
 8002606:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8002608:	1dfb      	adds	r3, r7, #7
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d002      	beq.n	8002616 <hts221_reboot+0x72>
        return HTS_REBOOT_FAIL;
 8002610:	2301      	movs	r3, #1
 8002612:	425b      	negs	r3, r3
 8002614:	e01c      	b.n	8002650 <hts221_reboot+0xac>
    }

    //wait for device to restart + clear boot bit
    do{
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002616:	1dfc      	adds	r4, r7, #7
 8002618:	480f      	ldr	r0, [pc, #60]	; (8002658 <hts221_reboot+0xb4>)
 800261a:	2301      	movs	r3, #1
 800261c:	425b      	negs	r3, r3
 800261e:	9302      	str	r3, [sp, #8]
 8002620:	2301      	movs	r3, #1
 8002622:	9301      	str	r3, [sp, #4]
 8002624:	1d3b      	adds	r3, r7, #4
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	2301      	movs	r3, #1
 800262a:	2221      	movs	r2, #33	; 0x21
 800262c:	21be      	movs	r1, #190	; 0xbe
 800262e:	f001 ff3f 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002632:	0003      	movs	r3, r0
 8002634:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8002636:	1dfb      	adds	r3, r7, #7
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <hts221_reboot+0xa0>
            return HTS_REBOOT_FAIL;
 800263e:	2301      	movs	r3, #1
 8002640:	425b      	negs	r3, r3
 8002642:	e005      	b.n	8002650 <hts221_reboot+0xac>
        }
    } while (buf[0] & HTS_CTRL_REG2_BOOT);
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	b25b      	sxtb	r3, r3
 800264a:	2b00      	cmp	r3, #0
 800264c:	dbe3      	blt.n	8002616 <hts221_reboot+0x72>

//	printf("Rebooted\n");

    return HTS_REBOOT_SUCCESS;
 800264e:	2301      	movs	r3, #1

}
 8002650:	0018      	movs	r0, r3
 8002652:	46bd      	mov	sp, r7
 8002654:	b003      	add	sp, #12
 8002656:	bd90      	pop	{r4, r7, pc}
 8002658:	200000e4 	.word	0x200000e4

0800265c <hts221_init>:

HTS_Cal * hts221_init () {
 800265c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800265e:	b08d      	sub	sp, #52	; 0x34
 8002660:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;	// I2C return status
    uint8_t buf[7];			// read buffer

    if (hts221_reboot() == -1) {
 8002662:	f7ff ff9f 	bl	80025a4 <hts221_reboot>
 8002666:	0003      	movs	r3, r0
 8002668:	3301      	adds	r3, #1
 800266a:	d101      	bne.n	8002670 <hts221_init+0x14>
        return NULL;
 800266c:	2300      	movs	r3, #0
 800266e:	e218      	b.n	8002aa2 <hts221_init+0x446>
    }

    /* === Set HTS221 to wake mode === */
    buf[0] = HTS_CTRL_REG1_PD | HTS_CTRL_REG1_BUD;
 8002670:	003b      	movs	r3, r7
 8002672:	2284      	movs	r2, #132	; 0x84
 8002674:	701a      	strb	r2, [r3, #0]

    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002676:	251f      	movs	r5, #31
 8002678:	197c      	adds	r4, r7, r5
 800267a:	48e3      	ldr	r0, [pc, #908]	; (8002a08 <hts221_init+0x3ac>)
 800267c:	2301      	movs	r3, #1
 800267e:	425b      	negs	r3, r3
 8002680:	9302      	str	r3, [sp, #8]
 8002682:	2301      	movs	r3, #1
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	003b      	movs	r3, r7
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	2301      	movs	r3, #1
 800268c:	2220      	movs	r2, #32
 800268e:	21be      	movs	r1, #190	; 0xbe
 8002690:	f001 fde0 	bl	8004254 <HAL_I2C_Mem_Write>
 8002694:	0003      	movs	r3, r0
 8002696:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8002698:	197b      	adds	r3, r7, r5
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <hts221_init+0x48>
        return NULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	e1fe      	b.n	8002aa2 <hts221_init+0x446>
    }
    else  {
        /* === Read in temperature calibration data === */
        // buf[0] = T0_degC_x8
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T0_degC_x8, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80026a4:	251f      	movs	r5, #31
 80026a6:	197c      	adds	r4, r7, r5
 80026a8:	48d7      	ldr	r0, [pc, #860]	; (8002a08 <hts221_init+0x3ac>)
 80026aa:	2301      	movs	r3, #1
 80026ac:	425b      	negs	r3, r3
 80026ae:	9302      	str	r3, [sp, #8]
 80026b0:	2301      	movs	r3, #1
 80026b2:	9301      	str	r3, [sp, #4]
 80026b4:	003b      	movs	r3, r7
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	2301      	movs	r3, #1
 80026ba:	2232      	movs	r2, #50	; 0x32
 80026bc:	21be      	movs	r1, #190	; 0xbe
 80026be:	f001 fef7 	bl	80044b0 <HAL_I2C_Mem_Read>
 80026c2:	0003      	movs	r3, r0
 80026c4:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80026c6:	197b      	adds	r3, r7, r5
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <hts221_init+0x76>
            return NULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	e1e7      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[1] = T1_degC_x8
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_degC_x8, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 80026d2:	003b      	movs	r3, r7
 80026d4:	3301      	adds	r3, #1
 80026d6:	251f      	movs	r5, #31
 80026d8:	197c      	adds	r4, r7, r5
 80026da:	48cb      	ldr	r0, [pc, #812]	; (8002a08 <hts221_init+0x3ac>)
 80026dc:	2201      	movs	r2, #1
 80026de:	4252      	negs	r2, r2
 80026e0:	9202      	str	r2, [sp, #8]
 80026e2:	2201      	movs	r2, #1
 80026e4:	9201      	str	r2, [sp, #4]
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	2301      	movs	r3, #1
 80026ea:	2233      	movs	r2, #51	; 0x33
 80026ec:	21be      	movs	r1, #190	; 0xbe
 80026ee:	f001 fedf 	bl	80044b0 <HAL_I2C_Mem_Read>
 80026f2:	0003      	movs	r3, r0
 80026f4:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80026f6:	197b      	adds	r3, r7, r5
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <hts221_init+0xa6>
            return NULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	e1cf      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[2] = T1_T0_msb
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_T0_msb, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8002702:	003b      	movs	r3, r7
 8002704:	3302      	adds	r3, #2
 8002706:	251f      	movs	r5, #31
 8002708:	197c      	adds	r4, r7, r5
 800270a:	48bf      	ldr	r0, [pc, #764]	; (8002a08 <hts221_init+0x3ac>)
 800270c:	2201      	movs	r2, #1
 800270e:	4252      	negs	r2, r2
 8002710:	9202      	str	r2, [sp, #8]
 8002712:	2201      	movs	r2, #1
 8002714:	9201      	str	r2, [sp, #4]
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2301      	movs	r3, #1
 800271a:	2235      	movs	r2, #53	; 0x35
 800271c:	21be      	movs	r1, #190	; 0xbe
 800271e:	f001 fec7 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002722:	0003      	movs	r3, r0
 8002724:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8002726:	197b      	adds	r3, r7, r5
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <hts221_init+0xd6>
            return NULL;
 800272e:	2300      	movs	r3, #0
 8002730:	e1b7      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[3] = HTS_CAL_T0_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T0_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 3, 1, HAL_MAX_DELAY);
 8002732:	003b      	movs	r3, r7
 8002734:	3303      	adds	r3, #3
 8002736:	251f      	movs	r5, #31
 8002738:	197c      	adds	r4, r7, r5
 800273a:	48b3      	ldr	r0, [pc, #716]	; (8002a08 <hts221_init+0x3ac>)
 800273c:	2201      	movs	r2, #1
 800273e:	4252      	negs	r2, r2
 8002740:	9202      	str	r2, [sp, #8]
 8002742:	2201      	movs	r2, #1
 8002744:	9201      	str	r2, [sp, #4]
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	2301      	movs	r3, #1
 800274a:	223c      	movs	r2, #60	; 0x3c
 800274c:	21be      	movs	r1, #190	; 0xbe
 800274e:	f001 feaf 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002752:	0003      	movs	r3, r0
 8002754:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8002756:	197b      	adds	r3, r7, r5
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <hts221_init+0x106>
            return NULL;
 800275e:	2300      	movs	r3, #0
 8002760:	e19f      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[4] = HTS_CAL_T0_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T0_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 4, 1, HAL_MAX_DELAY);
 8002762:	003b      	movs	r3, r7
 8002764:	3304      	adds	r3, #4
 8002766:	251f      	movs	r5, #31
 8002768:	197c      	adds	r4, r7, r5
 800276a:	48a7      	ldr	r0, [pc, #668]	; (8002a08 <hts221_init+0x3ac>)
 800276c:	2201      	movs	r2, #1
 800276e:	4252      	negs	r2, r2
 8002770:	9202      	str	r2, [sp, #8]
 8002772:	2201      	movs	r2, #1
 8002774:	9201      	str	r2, [sp, #4]
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	2301      	movs	r3, #1
 800277a:	223d      	movs	r2, #61	; 0x3d
 800277c:	21be      	movs	r1, #190	; 0xbe
 800277e:	f001 fe97 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002782:	0003      	movs	r3, r0
 8002784:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8002786:	197b      	adds	r3, r7, r5
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <hts221_init+0x136>
            return NULL;
 800278e:	2300      	movs	r3, #0
 8002790:	e187      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[5] = HTS_CAL_T1_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 5, 1, HAL_MAX_DELAY);
 8002792:	003b      	movs	r3, r7
 8002794:	3305      	adds	r3, #5
 8002796:	251f      	movs	r5, #31
 8002798:	197c      	adds	r4, r7, r5
 800279a:	489b      	ldr	r0, [pc, #620]	; (8002a08 <hts221_init+0x3ac>)
 800279c:	2201      	movs	r2, #1
 800279e:	4252      	negs	r2, r2
 80027a0:	9202      	str	r2, [sp, #8]
 80027a2:	2201      	movs	r2, #1
 80027a4:	9201      	str	r2, [sp, #4]
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	2301      	movs	r3, #1
 80027aa:	223e      	movs	r2, #62	; 0x3e
 80027ac:	21be      	movs	r1, #190	; 0xbe
 80027ae:	f001 fe7f 	bl	80044b0 <HAL_I2C_Mem_Read>
 80027b2:	0003      	movs	r3, r0
 80027b4:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80027b6:	197b      	adds	r3, r7, r5
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <hts221_init+0x166>
            return NULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	e16f      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[6] = HTS_CAL_T1_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_T1_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 6, 1, HAL_MAX_DELAY);
 80027c2:	003b      	movs	r3, r7
 80027c4:	3306      	adds	r3, #6
 80027c6:	251f      	movs	r5, #31
 80027c8:	197c      	adds	r4, r7, r5
 80027ca:	488f      	ldr	r0, [pc, #572]	; (8002a08 <hts221_init+0x3ac>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	4252      	negs	r2, r2
 80027d0:	9202      	str	r2, [sp, #8]
 80027d2:	2201      	movs	r2, #1
 80027d4:	9201      	str	r2, [sp, #4]
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	2301      	movs	r3, #1
 80027da:	223f      	movs	r2, #63	; 0x3f
 80027dc:	21be      	movs	r1, #190	; 0xbe
 80027de:	f001 fe67 	bl	80044b0 <HAL_I2C_Mem_Read>
 80027e2:	0003      	movs	r3, r0
 80027e4:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80027e6:	197b      	adds	r3, r7, r5
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <hts221_init+0x196>
            return NULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	e157      	b.n	8002aa2 <hts221_init+0x446>
        }

        /* === Process temperature calibration data === */

        uint16_t T0_degC_R32 = buf[0];
 80027f2:	003b      	movs	r3, r7
 80027f4:	781a      	ldrb	r2, [r3, #0]
 80027f6:	201c      	movs	r0, #28
 80027f8:	183b      	adds	r3, r7, r0
 80027fa:	801a      	strh	r2, [r3, #0]
        uint16_t T1_degC_R33 = buf[1];
 80027fc:	003b      	movs	r3, r7
 80027fe:	785a      	ldrb	r2, [r3, #1]
 8002800:	241a      	movs	r4, #26
 8002802:	193b      	adds	r3, r7, r4
 8002804:	801a      	strh	r2, [r3, #0]
        uint16_t T1_T0_msb 	= buf[2];
 8002806:	003b      	movs	r3, r7
 8002808:	789a      	ldrb	r2, [r3, #2]
 800280a:	2518      	movs	r5, #24
 800280c:	197b      	adds	r3, r7, r5
 800280e:	801a      	strh	r2, [r3, #0]
        int16_t T0_OUT = (buf[3] | (buf[4] << 8)); // This should be signed int
 8002810:	003b      	movs	r3, r7
 8002812:	78db      	ldrb	r3, [r3, #3]
 8002814:	b219      	sxth	r1, r3
 8002816:	003b      	movs	r3, r7
 8002818:	791b      	ldrb	r3, [r3, #4]
 800281a:	021b      	lsls	r3, r3, #8
 800281c:	b21a      	sxth	r2, r3
 800281e:	2616      	movs	r6, #22
 8002820:	19bb      	adds	r3, r7, r6
 8002822:	430a      	orrs	r2, r1
 8002824:	801a      	strh	r2, [r3, #0]
        int16_t T1_OUT = (buf[5] | (buf[6] << 8)); // This should be signed int
 8002826:	003b      	movs	r3, r7
 8002828:	795b      	ldrb	r3, [r3, #5]
 800282a:	b219      	sxth	r1, r3
 800282c:	003b      	movs	r3, r7
 800282e:	799b      	ldrb	r3, [r3, #6]
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	b21a      	sxth	r2, r3
 8002834:	2314      	movs	r3, #20
 8002836:	18fb      	adds	r3, r7, r3
 8002838:	430a      	orrs	r2, r1
 800283a:	801a      	strh	r2, [r3, #0]

        // add msb's for 10 bit values
        T0_degC_R32 |= (T1_T0_msb & 0b0011) << 8;
 800283c:	197b      	adds	r3, r7, r5
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	021b      	lsls	r3, r3, #8
 8002842:	b21a      	sxth	r2, r3
 8002844:	23c0      	movs	r3, #192	; 0xc0
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4013      	ands	r3, r2
 800284a:	b21a      	sxth	r2, r3
 800284c:	183b      	adds	r3, r7, r0
 800284e:	2100      	movs	r1, #0
 8002850:	5e5b      	ldrsh	r3, [r3, r1]
 8002852:	4313      	orrs	r3, r2
 8002854:	b21a      	sxth	r2, r3
 8002856:	183b      	adds	r3, r7, r0
 8002858:	801a      	strh	r2, [r3, #0]
        T1_degC_R33 |= (T1_T0_msb & 0b1100) << 6;
 800285a:	197b      	adds	r3, r7, r5
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	019b      	lsls	r3, r3, #6
 8002860:	b21a      	sxth	r2, r3
 8002862:	23c0      	movs	r3, #192	; 0xc0
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4013      	ands	r3, r2
 8002868:	b21a      	sxth	r2, r3
 800286a:	0021      	movs	r1, r4
 800286c:	187b      	adds	r3, r7, r1
 800286e:	2400      	movs	r4, #0
 8002870:	5f1b      	ldrsh	r3, [r3, r4]
 8002872:	4313      	orrs	r3, r2
 8002874:	b21a      	sxth	r2, r3
 8002876:	187b      	adds	r3, r7, r1
 8002878:	801a      	strh	r2, [r3, #0]

        // divide by 8
        T0_degC_R32 >>= 3;
 800287a:	183b      	adds	r3, r7, r0
 800287c:	0004      	movs	r4, r0
 800287e:	183a      	adds	r2, r7, r0
 8002880:	8812      	ldrh	r2, [r2, #0]
 8002882:	08d2      	lsrs	r2, r2, #3
 8002884:	801a      	strh	r2, [r3, #0]
        T1_degC_R33 >>= 3;
 8002886:	187b      	adds	r3, r7, r1
 8002888:	000d      	movs	r5, r1
 800288a:	187a      	adds	r2, r7, r1
 800288c:	8812      	ldrh	r2, [r2, #0]
 800288e:	08d2      	lsrs	r2, r2, #3
 8002890:	801a      	strh	r2, [r3, #0]

        // init struct to store calibration data
        HTS_Cal * hts_cal_data = malloc(sizeof(HTS_Cal));
 8002892:	2018      	movs	r0, #24
 8002894:	f004 f8ea 	bl	8006a6c <malloc>
 8002898:	0003      	movs	r3, r0
 800289a:	613b      	str	r3, [r7, #16]

        hts_cal_data->T0_OUT = T0_OUT;
 800289c:	19bb      	adds	r3, r7, r6
 800289e:	2100      	movs	r1, #0
 80028a0:	5e5a      	ldrsh	r2, [r3, r1]
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	601a      	str	r2, [r3, #0]
        hts_cal_data->correction_factor = (float) (T1_degC_R33 - T0_degC_R32) / (T1_OUT - T0_OUT);
 80028a6:	197b      	adds	r3, r7, r5
 80028a8:	881a      	ldrh	r2, [r3, #0]
 80028aa:	0025      	movs	r5, r4
 80028ac:	193b      	adds	r3, r7, r4
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	0018      	movs	r0, r3
 80028b4:	f7fe f9aa 	bl	8000c0c <__aeabi_i2f>
 80028b8:	1c04      	adds	r4, r0, #0
 80028ba:	2314      	movs	r3, #20
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	2200      	movs	r2, #0
 80028c0:	5e9a      	ldrsh	r2, [r3, r2]
 80028c2:	19bb      	adds	r3, r7, r6
 80028c4:	2100      	movs	r1, #0
 80028c6:	5e5b      	ldrsh	r3, [r3, r1]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	0018      	movs	r0, r3
 80028cc:	f7fe f99e 	bl	8000c0c <__aeabi_i2f>
 80028d0:	1c03      	adds	r3, r0, #0
 80028d2:	1c19      	adds	r1, r3, #0
 80028d4:	1c20      	adds	r0, r4, #0
 80028d6:	f7fd ff53 	bl	8000780 <__aeabi_fdiv>
 80028da:	1c03      	adds	r3, r0, #0
 80028dc:	1c1a      	adds	r2, r3, #0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	605a      	str	r2, [r3, #4]
        hts_cal_data->offset = T0_degC_R32;
 80028e2:	197b      	adds	r3, r7, r5
 80028e4:	881a      	ldrh	r2, [r3, #0]
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	609a      	str	r2, [r3, #8]

        /*=== Read in humidity calibration data ===*/
        // buf[0] = HTS_CAL_H0_T0_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H0_T0_OUT_L, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80028ea:	251f      	movs	r5, #31
 80028ec:	197c      	adds	r4, r7, r5
 80028ee:	4846      	ldr	r0, [pc, #280]	; (8002a08 <hts221_init+0x3ac>)
 80028f0:	2301      	movs	r3, #1
 80028f2:	425b      	negs	r3, r3
 80028f4:	9302      	str	r3, [sp, #8]
 80028f6:	2301      	movs	r3, #1
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	003b      	movs	r3, r7
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	2301      	movs	r3, #1
 8002900:	2236      	movs	r2, #54	; 0x36
 8002902:	21be      	movs	r1, #190	; 0xbe
 8002904:	f001 fdd4 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002908:	0003      	movs	r3, r0
 800290a:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 800290c:	197b      	adds	r3, r7, r5
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <hts221_init+0x2bc>
            return NULL;
 8002914:	2300      	movs	r3, #0
 8002916:	e0c4      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[1] = HTS_CAL_H0_T0_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H0_T0_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8002918:	003b      	movs	r3, r7
 800291a:	3301      	adds	r3, #1
 800291c:	251f      	movs	r5, #31
 800291e:	197c      	adds	r4, r7, r5
 8002920:	4839      	ldr	r0, [pc, #228]	; (8002a08 <hts221_init+0x3ac>)
 8002922:	2201      	movs	r2, #1
 8002924:	4252      	negs	r2, r2
 8002926:	9202      	str	r2, [sp, #8]
 8002928:	2201      	movs	r2, #1
 800292a:	9201      	str	r2, [sp, #4]
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	2301      	movs	r3, #1
 8002930:	2237      	movs	r2, #55	; 0x37
 8002932:	21be      	movs	r1, #190	; 0xbe
 8002934:	f001 fdbc 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002938:	0003      	movs	r3, r0
 800293a:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 800293c:	197b      	adds	r3, r7, r5
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <hts221_init+0x2ec>
            return NULL;
 8002944:	2300      	movs	r3, #0
 8002946:	e0ac      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[2] = HTS_CAL_H1_T0_OUT_L
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H1_T0_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8002948:	003b      	movs	r3, r7
 800294a:	3302      	adds	r3, #2
 800294c:	251f      	movs	r5, #31
 800294e:	197c      	adds	r4, r7, r5
 8002950:	482d      	ldr	r0, [pc, #180]	; (8002a08 <hts221_init+0x3ac>)
 8002952:	2201      	movs	r2, #1
 8002954:	4252      	negs	r2, r2
 8002956:	9202      	str	r2, [sp, #8]
 8002958:	2201      	movs	r2, #1
 800295a:	9201      	str	r2, [sp, #4]
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	2301      	movs	r3, #1
 8002960:	223a      	movs	r2, #58	; 0x3a
 8002962:	21be      	movs	r1, #190	; 0xbe
 8002964:	f001 fda4 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002968:	0003      	movs	r3, r0
 800296a:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 800296c:	197b      	adds	r3, r7, r5
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <hts221_init+0x31c>
            return NULL;
 8002974:	2300      	movs	r3, #0
 8002976:	e094      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[3] = HTS_CAL_H1_T0_OUT_H
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H1_T0_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 3, 1, HAL_MAX_DELAY);
 8002978:	003b      	movs	r3, r7
 800297a:	3303      	adds	r3, #3
 800297c:	251f      	movs	r5, #31
 800297e:	197c      	adds	r4, r7, r5
 8002980:	4821      	ldr	r0, [pc, #132]	; (8002a08 <hts221_init+0x3ac>)
 8002982:	2201      	movs	r2, #1
 8002984:	4252      	negs	r2, r2
 8002986:	9202      	str	r2, [sp, #8]
 8002988:	2201      	movs	r2, #1
 800298a:	9201      	str	r2, [sp, #4]
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	2301      	movs	r3, #1
 8002990:	223b      	movs	r2, #59	; 0x3b
 8002992:	21be      	movs	r1, #190	; 0xbe
 8002994:	f001 fd8c 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002998:	0003      	movs	r3, r0
 800299a:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 800299c:	197b      	adds	r3, r7, r5
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <hts221_init+0x34c>
            return NULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	e07c      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[4] = HTS_CAL_H0_rH_x2
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H0_rH_x2, I2C_MEMADD_SIZE_8BIT, buf + 4, 1, HAL_MAX_DELAY);
 80029a8:	003b      	movs	r3, r7
 80029aa:	3304      	adds	r3, #4
 80029ac:	251f      	movs	r5, #31
 80029ae:	197c      	adds	r4, r7, r5
 80029b0:	4815      	ldr	r0, [pc, #84]	; (8002a08 <hts221_init+0x3ac>)
 80029b2:	2201      	movs	r2, #1
 80029b4:	4252      	negs	r2, r2
 80029b6:	9202      	str	r2, [sp, #8]
 80029b8:	2201      	movs	r2, #1
 80029ba:	9201      	str	r2, [sp, #4]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2301      	movs	r3, #1
 80029c0:	2230      	movs	r2, #48	; 0x30
 80029c2:	21be      	movs	r1, #190	; 0xbe
 80029c4:	f001 fd74 	bl	80044b0 <HAL_I2C_Mem_Read>
 80029c8:	0003      	movs	r3, r0
 80029ca:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80029cc:	197b      	adds	r3, r7, r5
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <hts221_init+0x37c>
            return NULL;
 80029d4:	2300      	movs	r3, #0
 80029d6:	e064      	b.n	8002aa2 <hts221_init+0x446>
        }

        // buf[5] = HTS_CAL_H1_rH_x2
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CAL_H1_rH_x2, I2C_MEMADD_SIZE_8BIT, buf + 5, 1, HAL_MAX_DELAY);
 80029d8:	003b      	movs	r3, r7
 80029da:	3305      	adds	r3, #5
 80029dc:	251f      	movs	r5, #31
 80029de:	197c      	adds	r4, r7, r5
 80029e0:	4809      	ldr	r0, [pc, #36]	; (8002a08 <hts221_init+0x3ac>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	4252      	negs	r2, r2
 80029e6:	9202      	str	r2, [sp, #8]
 80029e8:	2201      	movs	r2, #1
 80029ea:	9201      	str	r2, [sp, #4]
 80029ec:	9300      	str	r3, [sp, #0]
 80029ee:	2301      	movs	r3, #1
 80029f0:	2231      	movs	r2, #49	; 0x31
 80029f2:	21be      	movs	r1, #190	; 0xbe
 80029f4:	f001 fd5c 	bl	80044b0 <HAL_I2C_Mem_Read>
 80029f8:	0003      	movs	r3, r0
 80029fa:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 80029fc:	197b      	adds	r3, r7, r5
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <hts221_init+0x3b0>
            return NULL;
 8002a04:	2300      	movs	r3, #0
 8002a06:	e04c      	b.n	8002aa2 <hts221_init+0x446>
 8002a08:	200000e4 	.word	0x200000e4
        }

        /*=== Process humidity calibration data ===*/
        uint8_t H0_Rh_R30 = buf[4] >> 1; //divide HTS_CAL_H0_rH_x2 by 2
 8002a0c:	003b      	movs	r3, r7
 8002a0e:	791a      	ldrb	r2, [r3, #4]
 8002a10:	200f      	movs	r0, #15
 8002a12:	183b      	adds	r3, r7, r0
 8002a14:	0852      	lsrs	r2, r2, #1
 8002a16:	701a      	strb	r2, [r3, #0]
        uint8_t H1_Rh_R31 = buf[5] >> 1; //divide HTS_CAL_H0_rH_x2 by 2
 8002a18:	003b      	movs	r3, r7
 8002a1a:	795a      	ldrb	r2, [r3, #5]
 8002a1c:	250e      	movs	r5, #14
 8002a1e:	197b      	adds	r3, r7, r5
 8002a20:	0852      	lsrs	r2, r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
        int16_t H0_T0_OUT = (buf[0] | (buf[1] << 8)); // This should be signed int
 8002a24:	003b      	movs	r3, r7
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	b219      	sxth	r1, r3
 8002a2a:	003b      	movs	r3, r7
 8002a2c:	785b      	ldrb	r3, [r3, #1]
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	b21a      	sxth	r2, r3
 8002a32:	240c      	movs	r4, #12
 8002a34:	193b      	adds	r3, r7, r4
 8002a36:	430a      	orrs	r2, r1
 8002a38:	801a      	strh	r2, [r3, #0]
        int16_t H1_T0_OUT = (buf[2] | (buf[3] << 8)); // This should be signed int
 8002a3a:	003b      	movs	r3, r7
 8002a3c:	789b      	ldrb	r3, [r3, #2]
 8002a3e:	b219      	sxth	r1, r3
 8002a40:	003b      	movs	r3, r7
 8002a42:	78db      	ldrb	r3, [r3, #3]
 8002a44:	021b      	lsls	r3, r3, #8
 8002a46:	b21a      	sxth	r2, r3
 8002a48:	230a      	movs	r3, #10
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	801a      	strh	r2, [r3, #0]

        //Store Humid.
        hts_cal_data->H0_OUT = H0_T0_OUT;
 8002a50:	0026      	movs	r6, r4
 8002a52:	193b      	adds	r3, r7, r4
 8002a54:	2100      	movs	r1, #0
 8002a56:	5e5a      	ldrsh	r2, [r3, r1]
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	60da      	str	r2, [r3, #12]
        hts_cal_data->humid_correction_factor = (float) (H1_Rh_R31 - H0_Rh_R30) / (H1_T0_OUT - H0_T0_OUT);
 8002a5c:	197b      	adds	r3, r7, r5
 8002a5e:	781a      	ldrb	r2, [r3, #0]
 8002a60:	0005      	movs	r5, r0
 8002a62:	183b      	adds	r3, r7, r0
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f7fe f8cf 	bl	8000c0c <__aeabi_i2f>
 8002a6e:	1c04      	adds	r4, r0, #0
 8002a70:	230a      	movs	r3, #10
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	2200      	movs	r2, #0
 8002a76:	5e9a      	ldrsh	r2, [r3, r2]
 8002a78:	19bb      	adds	r3, r7, r6
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	5e5b      	ldrsh	r3, [r3, r1]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	0018      	movs	r0, r3
 8002a82:	f7fe f8c3 	bl	8000c0c <__aeabi_i2f>
 8002a86:	1c03      	adds	r3, r0, #0
 8002a88:	1c19      	adds	r1, r3, #0
 8002a8a:	1c20      	adds	r0, r4, #0
 8002a8c:	f7fd fe78 	bl	8000780 <__aeabi_fdiv>
 8002a90:	1c03      	adds	r3, r0, #0
 8002a92:	1c1a      	adds	r2, r3, #0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	611a      	str	r2, [r3, #16]
        hts_cal_data->humid_offset = H0_Rh_R30;
 8002a98:	197b      	adds	r3, r7, r5
 8002a9a:	781a      	ldrb	r2, [r3, #0]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	615a      	str	r2, [r3, #20]

        return hts_cal_data;
 8002aa0:	693b      	ldr	r3, [r7, #16]
    }

    return NULL;
}
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	b009      	add	sp, #36	; 0x24
 8002aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aaa:	46c0      	nop			; (mov r8, r8)

08002aac <hts221_get_temp>:

int hts221_get_temp(char unit, HTS_Cal * hts_cal_data){
 8002aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aae:	b08d      	sub	sp, #52	; 0x34
 8002ab0:	af04      	add	r7, sp, #16
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	6039      	str	r1, [r7, #0]
 8002ab6:	1dfb      	adds	r3, r7, #7
 8002ab8:	701a      	strb	r2, [r3, #0]
    uint8_t buf[7];			// read buffer
    int16_t T_OUT;			// T_OUT raw temperature reading
    int temp_adj;			// calibrated temperature value

    /* === Start a temperature reading === */
    buf[0] = HTS_CTRL_REG2_ONE_SHOT;
 8002aba:	210c      	movs	r1, #12
 8002abc:	187b      	adds	r3, r7, r1
 8002abe:	2201      	movs	r2, #1
 8002ac0:	701a      	strb	r2, [r3, #0]
    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002ac2:	231b      	movs	r3, #27
 8002ac4:	18fc      	adds	r4, r7, r3
 8002ac6:	4849      	ldr	r0, [pc, #292]	; (8002bec <hts221_get_temp+0x140>)
 8002ac8:	2301      	movs	r3, #1
 8002aca:	425b      	negs	r3, r3
 8002acc:	9302      	str	r3, [sp, #8]
 8002ace:	2301      	movs	r3, #1
 8002ad0:	9301      	str	r3, [sp, #4]
 8002ad2:	187b      	adds	r3, r7, r1
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	2221      	movs	r2, #33	; 0x21
 8002ada:	21be      	movs	r1, #190	; 0xbe
 8002adc:	f001 fbba 	bl	8004254 <HAL_I2C_Mem_Write>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	7023      	strb	r3, [r4, #0]

    /* === Read in temperature data === */

    //TODO check that this loop is right...
    // Try three times for temp data to be ready
    for (int i = 0; i < 3; ++i) {
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61fb      	str	r3, [r7, #28]
 8002ae8:	e01a      	b.n	8002b20 <hts221_get_temp+0x74>
        // buf[0] = HTS_STATUS_REG
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_STATUS_REG, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002aea:	231b      	movs	r3, #27
 8002aec:	18fc      	adds	r4, r7, r3
 8002aee:	483f      	ldr	r0, [pc, #252]	; (8002bec <hts221_get_temp+0x140>)
 8002af0:	2301      	movs	r3, #1
 8002af2:	425b      	negs	r3, r3
 8002af4:	9302      	str	r3, [sp, #8]
 8002af6:	2301      	movs	r3, #1
 8002af8:	9301      	str	r3, [sp, #4]
 8002afa:	250c      	movs	r5, #12
 8002afc:	197b      	adds	r3, r7, r5
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	2301      	movs	r3, #1
 8002b02:	2227      	movs	r2, #39	; 0x27
 8002b04:	21be      	movs	r1, #190	; 0xbe
 8002b06:	f001 fcd3 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002b0a:	0003      	movs	r3, r0
 8002b0c:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
            // TODO: error handling
        }
        if (buf[0] & 1){
 8002b0e:	197b      	adds	r3, r7, r5
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	001a      	movs	r2, r3
 8002b14:	2301      	movs	r3, #1
 8002b16:	4013      	ands	r3, r2
 8002b18:	d106      	bne.n	8002b28 <hts221_get_temp+0x7c>
    for (int i = 0; i < 3; ++i) {
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	61fb      	str	r3, [r7, #28]
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	dde1      	ble.n	8002aea <hts221_get_temp+0x3e>
 8002b26:	e000      	b.n	8002b2a <hts221_get_temp+0x7e>
            // new temp. data ready
            break;
 8002b28:	46c0      	nop			; (mov r8, r8)
        }
        //TODO - HAL_WAIT?
    }

    // buf[1] = HTS_TEMP_OUT_L
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8002b2a:	250c      	movs	r5, #12
 8002b2c:	197b      	adds	r3, r7, r5
 8002b2e:	3301      	adds	r3, #1
 8002b30:	261b      	movs	r6, #27
 8002b32:	19bc      	adds	r4, r7, r6
 8002b34:	482d      	ldr	r0, [pc, #180]	; (8002bec <hts221_get_temp+0x140>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	4252      	negs	r2, r2
 8002b3a:	9202      	str	r2, [sp, #8]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	9201      	str	r2, [sp, #4]
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	2301      	movs	r3, #1
 8002b44:	222a      	movs	r2, #42	; 0x2a
 8002b46:	21be      	movs	r1, #190	; 0xbe
 8002b48:	f001 fcb2 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002b4c:	0003      	movs	r3, r0
 8002b4e:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
        // TODO: error handling
    }

    // buf[2] = HTS_TEMP_OUT_H
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_TEMP_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8002b50:	197b      	adds	r3, r7, r5
 8002b52:	3302      	adds	r3, #2
 8002b54:	19bc      	adds	r4, r7, r6
 8002b56:	4825      	ldr	r0, [pc, #148]	; (8002bec <hts221_get_temp+0x140>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	4252      	negs	r2, r2
 8002b5c:	9202      	str	r2, [sp, #8]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	9201      	str	r2, [sp, #4]
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	2301      	movs	r3, #1
 8002b66:	222b      	movs	r2, #43	; 0x2b
 8002b68:	21be      	movs	r1, #190	; 0xbe
 8002b6a:	f001 fca1 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
        // TODO: error handling
    }

    T_OUT = buf[1] | (((uint16_t) buf[2]) << 8);
 8002b72:	197b      	adds	r3, r7, r5
 8002b74:	785b      	ldrb	r3, [r3, #1]
 8002b76:	b219      	sxth	r1, r3
 8002b78:	197b      	adds	r3, r7, r5
 8002b7a:	789b      	ldrb	r3, [r3, #2]
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	b21a      	sxth	r2, r3
 8002b80:	2018      	movs	r0, #24
 8002b82:	183b      	adds	r3, r7, r0
 8002b84:	430a      	orrs	r2, r1
 8002b86:	801a      	strh	r2, [r3, #0]

    temp_adj = hts221_calc_temp(T_OUT, hts_cal_data);
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	183b      	adds	r3, r7, r0
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	5e5b      	ldrsh	r3, [r3, r1]
 8002b90:	0011      	movs	r1, r2
 8002b92:	0018      	movs	r0, r3
 8002b94:	f000 f832 	bl	8002bfc <hts221_calc_temp>
 8002b98:	0003      	movs	r3, r0
 8002b9a:	617b      	str	r3, [r7, #20]

    // Return in correct units
    if (unit == 'F'){
 8002b9c:	1dfb      	adds	r3, r7, #7
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b46      	cmp	r3, #70	; 0x46
 8002ba2:	d11e      	bne.n	8002be2 <hts221_get_temp+0x136>
        //Fahrenheit
        return (temp_adj * 9.0 / 5.0) + 32;
 8002ba4:	6978      	ldr	r0, [r7, #20]
 8002ba6:	f7ff f96b 	bl	8001e80 <__aeabi_i2d>
 8002baa:	2200      	movs	r2, #0
 8002bac:	4b10      	ldr	r3, [pc, #64]	; (8002bf0 <hts221_get_temp+0x144>)
 8002bae:	f7fe fec5 	bl	800193c <__aeabi_dmul>
 8002bb2:	0002      	movs	r2, r0
 8002bb4:	000b      	movs	r3, r1
 8002bb6:	0010      	movs	r0, r2
 8002bb8:	0019      	movs	r1, r3
 8002bba:	2200      	movs	r2, #0
 8002bbc:	4b0d      	ldr	r3, [pc, #52]	; (8002bf4 <hts221_get_temp+0x148>)
 8002bbe:	f7fe fbd5 	bl	800136c <__aeabi_ddiv>
 8002bc2:	0002      	movs	r2, r0
 8002bc4:	000b      	movs	r3, r1
 8002bc6:	0010      	movs	r0, r2
 8002bc8:	0019      	movs	r1, r3
 8002bca:	2200      	movs	r2, #0
 8002bcc:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <hts221_get_temp+0x14c>)
 8002bce:	f7fe f863 	bl	8000c98 <__aeabi_dadd>
 8002bd2:	0002      	movs	r2, r0
 8002bd4:	000b      	movs	r3, r1
 8002bd6:	0010      	movs	r0, r2
 8002bd8:	0019      	movs	r1, r3
 8002bda:	f7ff f91b 	bl	8001e14 <__aeabi_d2iz>
 8002bde:	0003      	movs	r3, r0
 8002be0:	e000      	b.n	8002be4 <hts221_get_temp+0x138>

    }
    else {
        //Celsius
        return temp_adj;
 8002be2:	697b      	ldr	r3, [r7, #20]
    }

}
 8002be4:	0018      	movs	r0, r3
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b009      	add	sp, #36	; 0x24
 8002bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bec:	200000e4 	.word	0x200000e4
 8002bf0:	40220000 	.word	0x40220000
 8002bf4:	40140000 	.word	0x40140000
 8002bf8:	40400000 	.word	0x40400000

08002bfc <hts221_calc_temp>:

int hts221_calc_temp(int16_t T_OUT, HTS_Cal * hts_cal_data) {
 8002bfc:	b590      	push	{r4, r7, lr}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	0002      	movs	r2, r0
 8002c04:	6039      	str	r1, [r7, #0]
 8002c06:	1dbb      	adds	r3, r7, #6
 8002c08:	801a      	strh	r2, [r3, #0]

    int zeroed_temp = T_OUT - hts_cal_data->T0_OUT;
 8002c0a:	1dbb      	adds	r3, r7, #6
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	5e9a      	ldrsh	r2, [r3, r2]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	60fb      	str	r3, [r7, #12]
    int temp_adj = (zeroed_temp * hts_cal_data->correction_factor) + hts_cal_data->offset;
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f7fd fff7 	bl	8000c0c <__aeabi_i2f>
 8002c1e:	1c02      	adds	r2, r0, #0
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	1c19      	adds	r1, r3, #0
 8002c26:	1c10      	adds	r0, r2, #0
 8002c28:	f7fd feb6 	bl	8000998 <__aeabi_fmul>
 8002c2c:	1c03      	adds	r3, r0, #0
 8002c2e:	1c1c      	adds	r4, r3, #0
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7fd ffe9 	bl	8000c0c <__aeabi_i2f>
 8002c3a:	1c03      	adds	r3, r0, #0
 8002c3c:	1c19      	adds	r1, r3, #0
 8002c3e:	1c20      	adds	r0, r4, #0
 8002c40:	f7fd fc02 	bl	8000448 <__aeabi_fadd>
 8002c44:	1c03      	adds	r3, r0, #0
 8002c46:	1c18      	adds	r0, r3, #0
 8002c48:	f7fd ffc0 	bl	8000bcc <__aeabi_f2iz>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	60bb      	str	r3, [r7, #8]

    return temp_adj;
 8002c50:	68bb      	ldr	r3, [r7, #8]
}
 8002c52:	0018      	movs	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b005      	add	sp, #20
 8002c58:	bd90      	pop	{r4, r7, pc}
	...

08002c5c <hts221_get_humid>:

int hts221_get_humid(HTS_Cal * hts_cal_data) {
 8002c5c:	b5b0      	push	{r4, r5, r7, lr}
 8002c5e:	b08c      	sub	sp, #48	; 0x30
 8002c60:	af04      	add	r7, sp, #16
 8002c62:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];			// read buffer
    int16_t H_OUT;			// H_OUT raw temperature reading
    int humid_adj;			// calibrated temperature value

    /* === Start a humidity reading === */
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002c64:	251f      	movs	r5, #31
 8002c66:	197c      	adds	r4, r7, r5
 8002c68:	4866      	ldr	r0, [pc, #408]	; (8002e04 <hts221_get_humid+0x1a8>)
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	425b      	negs	r3, r3
 8002c6e:	9302      	str	r3, [sp, #8]
 8002c70:	2301      	movs	r3, #1
 8002c72:	9301      	str	r3, [sp, #4]
 8002c74:	230c      	movs	r3, #12
 8002c76:	18fb      	adds	r3, r7, r3
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	2221      	movs	r2, #33	; 0x21
 8002c7e:	21be      	movs	r1, #190	; 0xbe
 8002c80:	f001 fc16 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002c84:	0003      	movs	r3, r0
 8002c86:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8002c88:	197b      	adds	r3, r7, r5
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <hts221_get_humid+0x3a>
        return HUMID_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	425b      	negs	r3, r3
 8002c94:	e0b2      	b.n	8002dfc <hts221_get_humid+0x1a0>
    }

    buf[0] |= HTS_CTRL_REG2_ONE_SHOT;
 8002c96:	210c      	movs	r1, #12
 8002c98:	187b      	adds	r3, r7, r1
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	187b      	adds	r3, r7, r1
 8002ca4:	701a      	strb	r2, [r3, #0]
    ret = HAL_I2C_Mem_Write(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002ca6:	251f      	movs	r5, #31
 8002ca8:	197c      	adds	r4, r7, r5
 8002caa:	4856      	ldr	r0, [pc, #344]	; (8002e04 <hts221_get_humid+0x1a8>)
 8002cac:	2301      	movs	r3, #1
 8002cae:	425b      	negs	r3, r3
 8002cb0:	9302      	str	r3, [sp, #8]
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	9301      	str	r3, [sp, #4]
 8002cb6:	187b      	adds	r3, r7, r1
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	2301      	movs	r3, #1
 8002cbc:	2221      	movs	r2, #33	; 0x21
 8002cbe:	21be      	movs	r1, #190	; 0xbe
 8002cc0:	f001 fac8 	bl	8004254 <HAL_I2C_Mem_Write>
 8002cc4:	0003      	movs	r3, r0
 8002cc6:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8002cc8:	197b      	adds	r3, r7, r5
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <hts221_get_humid+0x7a>
        return HUMID_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	425b      	negs	r3, r3
 8002cd4:	e092      	b.n	8002dfc <hts221_get_humid+0x1a0>
    }

    // wait for one shot bit to clear by the hts
    do{
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_CTRL_REG2, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002cd6:	251f      	movs	r5, #31
 8002cd8:	197c      	adds	r4, r7, r5
 8002cda:	484a      	ldr	r0, [pc, #296]	; (8002e04 <hts221_get_humid+0x1a8>)
 8002cdc:	2301      	movs	r3, #1
 8002cde:	425b      	negs	r3, r3
 8002ce0:	9302      	str	r3, [sp, #8]
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	230c      	movs	r3, #12
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	2301      	movs	r3, #1
 8002cee:	2221      	movs	r2, #33	; 0x21
 8002cf0:	21be      	movs	r1, #190	; 0xbe
 8002cf2:	f001 fbdd 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002cf6:	0003      	movs	r3, r0
 8002cf8:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8002cfa:	197b      	adds	r3, r7, r5
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d002      	beq.n	8002d08 <hts221_get_humid+0xac>
            return HUMID_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	425b      	negs	r3, r3
 8002d06:	e079      	b.n	8002dfc <hts221_get_humid+0x1a0>
        }
    } while (buf[0] & HTS_CTRL_REG2_ONE_SHOT);
 8002d08:	210c      	movs	r1, #12
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	001a      	movs	r2, r3
 8002d10:	2301      	movs	r3, #1
 8002d12:	4013      	ands	r3, r2
 8002d14:	d1df      	bne.n	8002cd6 <hts221_get_humid+0x7a>

    /* === Read in humidity data === */

    //TODO check that this loop is right...
    // Try three times for temp data to be ready
    for (int i = 0; i < 3; ++i) {
 8002d16:	2300      	movs	r3, #0
 8002d18:	61bb      	str	r3, [r7, #24]
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	dc22      	bgt.n	8002d66 <hts221_get_humid+0x10a>
        // buf[0] = HTS_STATUS_REG
        ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_STATUS_REG, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8002d20:	251f      	movs	r5, #31
 8002d22:	197c      	adds	r4, r7, r5
 8002d24:	4837      	ldr	r0, [pc, #220]	; (8002e04 <hts221_get_humid+0x1a8>)
 8002d26:	2301      	movs	r3, #1
 8002d28:	425b      	negs	r3, r3
 8002d2a:	9302      	str	r3, [sp, #8]
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	187b      	adds	r3, r7, r1
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	2301      	movs	r3, #1
 8002d36:	2227      	movs	r2, #39	; 0x27
 8002d38:	21be      	movs	r1, #190	; 0xbe
 8002d3a:	f001 fbb9 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	7023      	strb	r3, [r4, #0]
        if (ret != HAL_OK) {
 8002d42:	197b      	adds	r3, r7, r5
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <hts221_get_humid+0xf4>
            return HUMID_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	425b      	negs	r3, r3
 8002d4e:	e055      	b.n	8002dfc <hts221_get_humid+0x1a0>
        }
        if (buf[0] & 2){
 8002d50:	230c      	movs	r3, #12
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	001a      	movs	r2, r3
 8002d58:	2302      	movs	r3, #2
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d102      	bne.n	8002d64 <hts221_get_humid+0x108>
            // new humid. data ready
            break;
        }
        return HUMID_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	425b      	negs	r3, r3
 8002d62:	e04b      	b.n	8002dfc <hts221_get_humid+0x1a0>
            break;
 8002d64:	46c0      	nop			; (mov r8, r8)
    }

    // buf[1] = HTS_HUMIDITY_OUT_L
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_HUMIDITY_OUT_L, I2C_MEMADD_SIZE_8BIT, buf + 1, 1, HAL_MAX_DELAY);
 8002d66:	230c      	movs	r3, #12
 8002d68:	18fb      	adds	r3, r7, r3
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	251f      	movs	r5, #31
 8002d6e:	197c      	adds	r4, r7, r5
 8002d70:	4824      	ldr	r0, [pc, #144]	; (8002e04 <hts221_get_humid+0x1a8>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	4252      	negs	r2, r2
 8002d76:	9202      	str	r2, [sp, #8]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	9201      	str	r2, [sp, #4]
 8002d7c:	9300      	str	r3, [sp, #0]
 8002d7e:	2301      	movs	r3, #1
 8002d80:	2228      	movs	r2, #40	; 0x28
 8002d82:	21be      	movs	r1, #190	; 0xbe
 8002d84:	f001 fb94 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002d88:	0003      	movs	r3, r0
 8002d8a:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8002d8c:	197b      	adds	r3, r7, r5
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d002      	beq.n	8002d9a <hts221_get_humid+0x13e>
        return HUMID_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	425b      	negs	r3, r3
 8002d98:	e030      	b.n	8002dfc <hts221_get_humid+0x1a0>
    }

    // buf[2] = HTS_HUMIDITY_OUT_H
    ret = HAL_I2C_Mem_Read(&I2C_CONTROLLER, (HTS_ADDR << 1), HTS_HUMIDITY_OUT_H, I2C_MEMADD_SIZE_8BIT, buf + 2, 1, HAL_MAX_DELAY);
 8002d9a:	230c      	movs	r3, #12
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	3302      	adds	r3, #2
 8002da0:	251f      	movs	r5, #31
 8002da2:	197c      	adds	r4, r7, r5
 8002da4:	4817      	ldr	r0, [pc, #92]	; (8002e04 <hts221_get_humid+0x1a8>)
 8002da6:	2201      	movs	r2, #1
 8002da8:	4252      	negs	r2, r2
 8002daa:	9202      	str	r2, [sp, #8]
 8002dac:	2201      	movs	r2, #1
 8002dae:	9201      	str	r2, [sp, #4]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	2301      	movs	r3, #1
 8002db4:	2229      	movs	r2, #41	; 0x29
 8002db6:	21be      	movs	r1, #190	; 0xbe
 8002db8:	f001 fb7a 	bl	80044b0 <HAL_I2C_Mem_Read>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	7023      	strb	r3, [r4, #0]
    if (ret != HAL_OK) {
 8002dc0:	197b      	adds	r3, r7, r5
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <hts221_get_humid+0x172>
        return HUMID_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	425b      	negs	r3, r3
 8002dcc:	e016      	b.n	8002dfc <hts221_get_humid+0x1a0>
    }

    H_OUT = buf[1] | (((uint16_t) buf[2]) << 8);
 8002dce:	220c      	movs	r2, #12
 8002dd0:	18bb      	adds	r3, r7, r2
 8002dd2:	785b      	ldrb	r3, [r3, #1]
 8002dd4:	b219      	sxth	r1, r3
 8002dd6:	18bb      	adds	r3, r7, r2
 8002dd8:	789b      	ldrb	r3, [r3, #2]
 8002dda:	021b      	lsls	r3, r3, #8
 8002ddc:	b21a      	sxth	r2, r3
 8002dde:	2016      	movs	r0, #22
 8002de0:	183b      	adds	r3, r7, r0
 8002de2:	430a      	orrs	r2, r1
 8002de4:	801a      	strh	r2, [r3, #0]

    humid_adj = hts221_calc_humid(H_OUT, hts_cal_data);
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	183b      	adds	r3, r7, r0
 8002dea:	2100      	movs	r1, #0
 8002dec:	5e5b      	ldrsh	r3, [r3, r1]
 8002dee:	0011      	movs	r1, r2
 8002df0:	0018      	movs	r0, r3
 8002df2:	f000 f809 	bl	8002e08 <hts221_calc_humid>
 8002df6:	0003      	movs	r3, r0
 8002df8:	613b      	str	r3, [r7, #16]

    return humid_adj;
 8002dfa:	693b      	ldr	r3, [r7, #16]

}
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	b008      	add	sp, #32
 8002e02:	bdb0      	pop	{r4, r5, r7, pc}
 8002e04:	200000e4 	.word	0x200000e4

08002e08 <hts221_calc_humid>:

int hts221_calc_humid(int16_t H_OUT, HTS_Cal * hts_cal_data){
 8002e08:	b590      	push	{r4, r7, lr}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	0002      	movs	r2, r0
 8002e10:	6039      	str	r1, [r7, #0]
 8002e12:	1dbb      	adds	r3, r7, #6
 8002e14:	801a      	strh	r2, [r3, #0]

    int zeroed_humid = H_OUT - hts_cal_data->H0_OUT;
 8002e16:	1dbb      	adds	r3, r7, #6
 8002e18:	2200      	movs	r2, #0
 8002e1a:	5e9a      	ldrsh	r2, [r3, r2]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	60fb      	str	r3, [r7, #12]
    int humid_adj = (zeroed_humid * hts_cal_data->humid_correction_factor) + hts_cal_data->humid_offset;
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f7fd fef1 	bl	8000c0c <__aeabi_i2f>
 8002e2a:	1c02      	adds	r2, r0, #0
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	1c19      	adds	r1, r3, #0
 8002e32:	1c10      	adds	r0, r2, #0
 8002e34:	f7fd fdb0 	bl	8000998 <__aeabi_fmul>
 8002e38:	1c03      	adds	r3, r0, #0
 8002e3a:	1c1c      	adds	r4, r3, #0
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	0018      	movs	r0, r3
 8002e42:	f7fd fee3 	bl	8000c0c <__aeabi_i2f>
 8002e46:	1c03      	adds	r3, r0, #0
 8002e48:	1c19      	adds	r1, r3, #0
 8002e4a:	1c20      	adds	r0, r4, #0
 8002e4c:	f7fd fafc 	bl	8000448 <__aeabi_fadd>
 8002e50:	1c03      	adds	r3, r0, #0
 8002e52:	1c18      	adds	r0, r3, #0
 8002e54:	f7fd feba 	bl	8000bcc <__aeabi_f2iz>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	60bb      	str	r3, [r7, #8]

    return humid_adj;
 8002e5c:	68bb      	ldr	r3, [r7, #8]

 8002e5e:	0018      	movs	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	b005      	add	sp, #20
 8002e64:	bd90      	pop	{r4, r7, pc}
	...

08002e68 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e6c:	4b1c      	ldr	r3, [pc, #112]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e6e:	4a1d      	ldr	r2, [pc, #116]	; (8002ee4 <MX_I2C1_Init+0x7c>)
 8002e70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8002e72:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e74:	22e1      	movs	r2, #225	; 0xe1
 8002e76:	00d2      	lsls	r2, r2, #3
 8002e78:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e7a:	4b19      	ldr	r3, [pc, #100]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e80:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e86:	4b16      	ldr	r3, [pc, #88]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e8c:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e92:	4b13      	ldr	r3, [pc, #76]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e98:	4b11      	ldr	r3, [pc, #68]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e9e:	4b10      	ldr	r3, [pc, #64]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ea4:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f001 f93e 	bl	8004128 <HAL_I2C_Init>
 8002eac:	1e03      	subs	r3, r0, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002eb0:	f000 f90d 	bl	80030ce <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002eb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f001 fe6b 	bl	8004b94 <HAL_I2CEx_ConfigAnalogFilter>
 8002ebe:	1e03      	subs	r3, r0, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002ec2:	f000 f904 	bl	80030ce <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <MX_I2C1_Init+0x78>)
 8002ec8:	2100      	movs	r1, #0
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f001 feae 	bl	8004c2c <HAL_I2CEx_ConfigDigitalFilter>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002ed4:	f000 f8fb 	bl	80030ce <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ed8:	46c0      	nop			; (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	200000e4 	.word	0x200000e4
 8002ee4:	40005400 	.word	0x40005400

08002ee8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ee8:	b590      	push	{r4, r7, lr}
 8002eea:	b089      	sub	sp, #36	; 0x24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	240c      	movs	r4, #12
 8002ef2:	193b      	adds	r3, r7, r4
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	2314      	movs	r3, #20
 8002ef8:	001a      	movs	r2, r3
 8002efa:	2100      	movs	r1, #0
 8002efc:	f003 fdc0 	bl	8006a80 <memset>
  if(i2cHandle->Instance==I2C1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a18      	ldr	r2, [pc, #96]	; (8002f68 <HAL_I2C_MspInit+0x80>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d129      	bne.n	8002f5e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0a:	4b18      	ldr	r3, [pc, #96]	; (8002f6c <HAL_I2C_MspInit+0x84>)
 8002f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f0e:	4b17      	ldr	r3, [pc, #92]	; (8002f6c <HAL_I2C_MspInit+0x84>)
 8002f10:	2102      	movs	r1, #2
 8002f12:	430a      	orrs	r2, r1
 8002f14:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f16:	4b15      	ldr	r3, [pc, #84]	; (8002f6c <HAL_I2C_MspInit+0x84>)
 8002f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60bb      	str	r3, [r7, #8]
 8002f20:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f22:	193b      	adds	r3, r7, r4
 8002f24:	22c0      	movs	r2, #192	; 0xc0
 8002f26:	0092      	lsls	r2, r2, #2
 8002f28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f2a:	0021      	movs	r1, r4
 8002f2c:	187b      	adds	r3, r7, r1
 8002f2e:	2212      	movs	r2, #18
 8002f30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f32:	187b      	adds	r3, r7, r1
 8002f34:	2201      	movs	r2, #1
 8002f36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f38:	187b      	adds	r3, r7, r1
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f3e:	187b      	adds	r3, r7, r1
 8002f40:	2204      	movs	r2, #4
 8002f42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f44:	187b      	adds	r3, r7, r1
 8002f46:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f48:	0019      	movs	r1, r3
 8002f4a:	0010      	movs	r0, r2
 8002f4c:	f000 ff50 	bl	8003df0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f50:	4b06      	ldr	r3, [pc, #24]	; (8002f6c <HAL_I2C_MspInit+0x84>)
 8002f52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f54:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <HAL_I2C_MspInit+0x84>)
 8002f56:	2180      	movs	r1, #128	; 0x80
 8002f58:	0389      	lsls	r1, r1, #14
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	46bd      	mov	sp, r7
 8002f62:	b009      	add	sp, #36	; 0x24
 8002f64:	bd90      	pop	{r4, r7, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	40005400 	.word	0x40005400
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	50000400 	.word	0x50000400

08002f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f78:	f000 fdc8 	bl	8003b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f7c:	f000 f82c 	bl	8002fd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f80:	f7ff facc 	bl	800251c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002f84:	f7ff ff70 	bl	8002e68 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002f88:	f000 fbb4 	bl	80036f4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8002f8c:	f000 fb5e 	bl	800364c <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002f90:	f000 f890 	bl	80030b4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  serial_clear();
 8002f94:	f000 f8e4 	bl	8003160 <serial_clear>
  serial_println("Hello world\n\n");
 8002f98:	4b0b      	ldr	r3, [pc, #44]	; (8002fc8 <main+0x54>)
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 f910 	bl	80031c0 <serial_println>
//  serial_printf("state = %d\n", state);


  hts_cal_data = hts221_init();
 8002fa0:	f7ff fb5c 	bl	800265c <hts221_init>
 8002fa4:	0002      	movs	r2, r0
 8002fa6:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <main+0x58>)
 8002fa8:	601a      	str	r2, [r3, #0]
  bq_init_ret = bq_init();
 8002faa:	f7fe ffc3 	bl	8001f34 <bq_init>
 8002fae:	0002      	movs	r2, r0
 8002fb0:	4b07      	ldr	r3, [pc, #28]	; (8002fd0 <main+0x5c>)
 8002fb2:	601a      	str	r2, [r3, #0]
  VCNL4010_setLEDcurrent(20);
 8002fb4:	2014      	movs	r0, #20
 8002fb6:	f000 fc70 	bl	800389a <VCNL4010_setLEDcurrent>
  VCNL4010_enable_Interrupt();
 8002fba:	f000 fc0f 	bl	80037dc <VCNL4010_enable_Interrupt>

  HAL_TIM_Base_Start_IT(&htim6);
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <main+0x60>)
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f002 fe0b 	bl	8005bdc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002fc6:	e7fe      	b.n	8002fc6 <main+0x52>
 8002fc8:	08006bac 	.word	0x08006bac
 8002fcc:	20000130 	.word	0x20000130
 8002fd0:	20000134 	.word	0x20000134
 8002fd4:	20000138 	.word	0x20000138

08002fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fd8:	b590      	push	{r4, r7, lr}
 8002fda:	b09d      	sub	sp, #116	; 0x74
 8002fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fde:	2438      	movs	r4, #56	; 0x38
 8002fe0:	193b      	adds	r3, r7, r4
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	2338      	movs	r3, #56	; 0x38
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	2100      	movs	r1, #0
 8002fea:	f003 fd49 	bl	8006a80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fee:	2324      	movs	r3, #36	; 0x24
 8002ff0:	18fb      	adds	r3, r7, r3
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	2314      	movs	r3, #20
 8002ff6:	001a      	movs	r2, r3
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	f003 fd41 	bl	8006a80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ffe:	003b      	movs	r3, r7
 8003000:	0018      	movs	r0, r3
 8003002:	2324      	movs	r3, #36	; 0x24
 8003004:	001a      	movs	r2, r3
 8003006:	2100      	movs	r1, #0
 8003008:	f003 fd3a 	bl	8006a80 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800300c:	4b27      	ldr	r3, [pc, #156]	; (80030ac <SystemClock_Config+0xd4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a27      	ldr	r2, [pc, #156]	; (80030b0 <SystemClock_Config+0xd8>)
 8003012:	401a      	ands	r2, r3
 8003014:	4b25      	ldr	r3, [pc, #148]	; (80030ac <SystemClock_Config+0xd4>)
 8003016:	2180      	movs	r1, #128	; 0x80
 8003018:	0109      	lsls	r1, r1, #4
 800301a:	430a      	orrs	r2, r1
 800301c:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800301e:	0021      	movs	r1, r4
 8003020:	187b      	adds	r3, r7, r1
 8003022:	2210      	movs	r2, #16
 8003024:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003026:	187b      	adds	r3, r7, r1
 8003028:	2201      	movs	r2, #1
 800302a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800302c:	187b      	adds	r3, r7, r1
 800302e:	2200      	movs	r2, #0
 8003030:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003032:	187b      	adds	r3, r7, r1
 8003034:	22a0      	movs	r2, #160	; 0xa0
 8003036:	0212      	lsls	r2, r2, #8
 8003038:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800303a:	187b      	adds	r3, r7, r1
 800303c:	2200      	movs	r2, #0
 800303e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003040:	187b      	adds	r3, r7, r1
 8003042:	0018      	movs	r0, r3
 8003044:	f001 fe3e 	bl	8004cc4 <HAL_RCC_OscConfig>
 8003048:	1e03      	subs	r3, r0, #0
 800304a:	d001      	beq.n	8003050 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800304c:	f000 f83f 	bl	80030ce <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003050:	2124      	movs	r1, #36	; 0x24
 8003052:	187b      	adds	r3, r7, r1
 8003054:	220f      	movs	r2, #15
 8003056:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003058:	187b      	adds	r3, r7, r1
 800305a:	2200      	movs	r2, #0
 800305c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800305e:	187b      	adds	r3, r7, r1
 8003060:	2200      	movs	r2, #0
 8003062:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003064:	187b      	adds	r3, r7, r1
 8003066:	2200      	movs	r2, #0
 8003068:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800306a:	187b      	adds	r3, r7, r1
 800306c:	2200      	movs	r2, #0
 800306e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003070:	187b      	adds	r3, r7, r1
 8003072:	2100      	movs	r1, #0
 8003074:	0018      	movs	r0, r3
 8003076:	f002 f9e9 	bl	800544c <HAL_RCC_ClockConfig>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800307e:	f000 f826 	bl	80030ce <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8003082:	003b      	movs	r3, r7
 8003084:	220a      	movs	r2, #10
 8003086:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003088:	003b      	movs	r3, r7
 800308a:	2200      	movs	r2, #0
 800308c:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800308e:	003b      	movs	r3, r7
 8003090:	2200      	movs	r2, #0
 8003092:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003094:	003b      	movs	r3, r7
 8003096:	0018      	movs	r0, r3
 8003098:	f002 fbfc 	bl	8005894 <HAL_RCCEx_PeriphCLKConfig>
 800309c:	1e03      	subs	r3, r0, #0
 800309e:	d001      	beq.n	80030a4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80030a0:	f000 f815 	bl	80030ce <Error_Handler>
  }
}
 80030a4:	46c0      	nop			; (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b01d      	add	sp, #116	; 0x74
 80030aa:	bd90      	pop	{r4, r7, pc}
 80030ac:	40007000 	.word	0x40007000
 80030b0:	ffffe7ff 	.word	0xffffe7ff

080030b4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80030b8:	2200      	movs	r2, #0
 80030ba:	2100      	movs	r1, #0
 80030bc:	2011      	movs	r0, #17
 80030be:	f000 fe65 	bl	8003d8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030c2:	2011      	movs	r0, #17
 80030c4:	f000 fe77 	bl	8003db6 <HAL_NVIC_EnableIRQ>
}
 80030c8:	46c0      	nop			; (mov r8, r8)
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030d2:	b672      	cpsid	i
}
 80030d4:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030d6:	e7fe      	b.n	80030d6 <Error_Handler+0x8>

080030d8 <convert>:

// Internal functions to serial_print
char *convert(unsigned int num, int base);
size_t strlen(const char *str);

char *convert(unsigned int num, int base) { 
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
	static char Representation[]= "0123456789ABCDEF";
	static char buffer[50]; 
	char *ptr; 
	
	ptr = &buffer[49]; 
 80030e2:	4b11      	ldr	r3, [pc, #68]	; (8003128 <convert+0x50>)
 80030e4:	60fb      	str	r3, [r7, #12]
	*ptr = '\0'; 
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	701a      	strb	r2, [r3, #0]
	
	do { 
		*--ptr = Representation[num%base]; 
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	0011      	movs	r1, r2
 80030f2:	0018      	movs	r0, r3
 80030f4:	f7fd f88e 	bl	8000214 <__aeabi_uidivmod>
 80030f8:	000b      	movs	r3, r1
 80030fa:	001a      	movs	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	3b01      	subs	r3, #1
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	4b0a      	ldr	r3, [pc, #40]	; (800312c <convert+0x54>)
 8003104:	5c9a      	ldrb	r2, [r3, r2]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	701a      	strb	r2, [r3, #0]
		num /= base; 
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	0019      	movs	r1, r3
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7fc fffa 	bl	8000108 <__udivsi3>
 8003114:	0003      	movs	r3, r0
 8003116:	607b      	str	r3, [r7, #4]
	} while(num != 0); 
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1e6      	bne.n	80030ec <convert+0x14>
	
	return(ptr); 
 800311e:	68fb      	ldr	r3, [r7, #12]
}
 8003120:	0018      	movs	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	b004      	add	sp, #16
 8003126:	bd80      	pop	{r7, pc}
 8003128:	200000d5 	.word	0x200000d5
 800312c:	20000000 	.word	0x20000000

08003130 <strlen>:

/*!
    @brief https://stackoverflow.com/questions/22520413/c-strlen-implementation-in-one-line-of-code
*/
size_t strlen (const char *str) {
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
    return (*str) ? strlen(++str) + 1 : 0;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d009      	beq.n	8003154 <strlen+0x24>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3301      	adds	r3, #1
 8003144:	607b      	str	r3, [r7, #4]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	0018      	movs	r0, r3
 800314a:	f7ff fff1 	bl	8003130 <strlen>
 800314e:	0003      	movs	r3, r0
 8003150:	3301      	adds	r3, #1
 8003152:	e000      	b.n	8003156 <strlen+0x26>
 8003154:	2300      	movs	r3, #0
}
 8003156:	0018      	movs	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	b002      	add	sp, #8
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <serial_clear>:
// End of internal functions for serial_print

void serial_clear() {
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
  char clear_sequence[] = {0x1b, 0x5B, 0x32, 0x4A, 0x1b, 0x5B, 0x48};
 8003166:	003b      	movs	r3, r7
 8003168:	4a08      	ldr	r2, [pc, #32]	; (800318c <serial_clear+0x2c>)
 800316a:	6811      	ldr	r1, [r2, #0]
 800316c:	6019      	str	r1, [r3, #0]
 800316e:	8891      	ldrh	r1, [r2, #4]
 8003170:	8099      	strh	r1, [r3, #4]
 8003172:	7992      	ldrb	r2, [r2, #6]
 8003174:	719a      	strb	r2, [r3, #6]
  HAL_UART_Transmit(&SERIAL_UART, (unsigned char*) clear_sequence, sizeof clear_sequence, HAL_MAX_DELAY);
 8003176:	2301      	movs	r3, #1
 8003178:	425b      	negs	r3, r3
 800317a:	0039      	movs	r1, r7
 800317c:	4804      	ldr	r0, [pc, #16]	; (8003190 <serial_clear+0x30>)
 800317e:	2207      	movs	r2, #7
 8003180:	f002 ff88 	bl	8006094 <HAL_UART_Transmit>
}
 8003184:	46c0      	nop			; (mov r8, r8)
 8003186:	46bd      	mov	sp, r7
 8003188:	b002      	add	sp, #8
 800318a:	bd80      	pop	{r7, pc}
 800318c:	08006bbc 	.word	0x08006bbc
 8003190:	20000178 	.word	0x20000178

08003194 <serial_print>:

void serial_print(char string[]) {
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&SERIAL_UART, (unsigned char*) string, strlen(string), HAL_MAX_DELAY);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	0018      	movs	r0, r3
 80031a0:	f7ff ffc6 	bl	8003130 <strlen>
 80031a4:	0003      	movs	r3, r0
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	2301      	movs	r3, #1
 80031aa:	425b      	negs	r3, r3
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	4803      	ldr	r0, [pc, #12]	; (80031bc <serial_print+0x28>)
 80031b0:	f002 ff70 	bl	8006094 <HAL_UART_Transmit>
}
 80031b4:	46c0      	nop			; (mov r8, r8)
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b002      	add	sp, #8
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20000178 	.word	0x20000178

080031c0 <serial_println>:

void serial_println(char *string) {
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&SERIAL_UART, (unsigned char*) string, strlen(string), HAL_MAX_DELAY);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	0018      	movs	r0, r3
 80031cc:	f7ff ffb0 	bl	8003130 <strlen>
 80031d0:	0003      	movs	r3, r0
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	2301      	movs	r3, #1
 80031d6:	425b      	negs	r3, r3
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	480a      	ldr	r0, [pc, #40]	; (8003204 <serial_println+0x44>)
 80031dc:	f002 ff5a 	bl	8006094 <HAL_UART_Transmit>
  char newline[] = "\r\f";
 80031e0:	200c      	movs	r0, #12
 80031e2:	183b      	adds	r3, r7, r0
 80031e4:	4a08      	ldr	r2, [pc, #32]	; (8003208 <serial_println+0x48>)
 80031e6:	8811      	ldrh	r1, [r2, #0]
 80031e8:	8019      	strh	r1, [r3, #0]
 80031ea:	7892      	ldrb	r2, [r2, #2]
 80031ec:	709a      	strb	r2, [r3, #2]
  HAL_UART_Transmit(&SERIAL_UART, (unsigned char*) newline, 2, HAL_MAX_DELAY);
 80031ee:	2301      	movs	r3, #1
 80031f0:	425b      	negs	r3, r3
 80031f2:	1839      	adds	r1, r7, r0
 80031f4:	4803      	ldr	r0, [pc, #12]	; (8003204 <serial_println+0x44>)
 80031f6:	2202      	movs	r2, #2
 80031f8:	f002 ff4c 	bl	8006094 <HAL_UART_Transmit>
}
 80031fc:	46c0      	nop			; (mov r8, r8)
 80031fe:	46bd      	mov	sp, r7
 8003200:	b004      	add	sp, #16
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000178 	.word	0x20000178
 8003208:	08006bc4 	.word	0x08006bc4

0800320c <serial_putc>:

void serial_putc(char c) {
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	0002      	movs	r2, r0
 8003214:	1dfb      	adds	r3, r7, #7
 8003216:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&SERIAL_UART, (unsigned char*) &c, 1, HAL_MAX_DELAY);
 8003218:	2301      	movs	r3, #1
 800321a:	425b      	negs	r3, r3
 800321c:	1df9      	adds	r1, r7, #7
 800321e:	4804      	ldr	r0, [pc, #16]	; (8003230 <serial_putc+0x24>)
 8003220:	2201      	movs	r2, #1
 8003222:	f002 ff37 	bl	8006094 <HAL_UART_Transmit>
}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	46bd      	mov	sp, r7
 800322a:	b002      	add	sp, #8
 800322c:	bd80      	pop	{r7, pc}
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	20000178 	.word	0x20000178

08003234 <serial_printf>:

/*!
    @brief a version of printf implmented from http://www.firmcodes.com/write-printf-function-c/
*/
void serial_printf(char format[], ...) { 
 8003234:	b40f      	push	{r0, r1, r2, r3}
 8003236:	b580      	push	{r7, lr}
 8003238:	b086      	sub	sp, #24
 800323a:	af00      	add	r7, sp, #0
    char c;
	char *s; 
	
	//Module 1: Initializing Myprintf's arguments 
	va_list arg; 
	va_start(arg, format); 
 800323c:	2324      	movs	r3, #36	; 0x24
 800323e:	18fb      	adds	r3, r7, r3
 8003240:	603b      	str	r3, [r7, #0]
	
	for(traverse = format; *traverse != '\0'; traverse++) { 
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	e079      	b.n	800333c <serial_printf+0x108>
		while( (*traverse != '%') && (*traverse != '\0')) {
            if (*traverse == '\n') {
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b0a      	cmp	r3, #10
 800324e:	d104      	bne.n	800325a <serial_printf+0x26>
            	serial_print("\r\f");
 8003250:	4b41      	ldr	r3, [pc, #260]	; (8003358 <serial_printf+0x124>)
 8003252:	0018      	movs	r0, r3
 8003254:	f7ff ff9e 	bl	8003194 <serial_print>
 8003258:	e004      	b.n	8003264 <serial_printf+0x30>
            }
            else {
            	serial_putc(*traverse);
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	0018      	movs	r0, r3
 8003260:	f7ff ffd4 	bl	800320c <serial_putc>
            }
			traverse++; 
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	3301      	adds	r3, #1
 8003268:	617b      	str	r3, [r7, #20]
		while( (*traverse != '%') && (*traverse != '\0')) {
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b25      	cmp	r3, #37	; 0x25
 8003270:	d003      	beq.n	800327a <serial_printf+0x46>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1e6      	bne.n	8003248 <serial_printf+0x14>
		} 

		if (*traverse == '\0') break;
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d061      	beq.n	8003346 <serial_printf+0x112>
		traverse++; 
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	3301      	adds	r3, #1
 8003286:	617b      	str	r3, [r7, #20]
		
		//Module 2: Fetching and executing arguments
		switch(*traverse) { 
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	3b63      	subs	r3, #99	; 0x63
 800328e:	2b15      	cmp	r3, #21
 8003290:	d851      	bhi.n	8003336 <serial_printf+0x102>
 8003292:	009a      	lsls	r2, r3, #2
 8003294:	4b31      	ldr	r3, [pc, #196]	; (800335c <serial_printf+0x128>)
 8003296:	18d3      	adds	r3, r2, r3
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	469f      	mov	pc, r3
			case 'c' : 
                c = va_arg(arg,int);		//Fetch char argument
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	1d1a      	adds	r2, r3, #4
 80032a0:	603a      	str	r2, [r7, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	1dfb      	adds	r3, r7, #7
 80032a6:	701a      	strb	r2, [r3, #0]
				serial_putc(c);
 80032a8:	1dfb      	adds	r3, r7, #7
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	0018      	movs	r0, r3
 80032ae:	f7ff ffad 	bl	800320c <serial_putc>
				break; 	
 80032b2:	e040      	b.n	8003336 <serial_printf+0x102>
			case 'd' : 
                signed_i = va_arg(arg,int); 		//Fetch Decimal/Integer argument
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	1d1a      	adds	r2, r3, #4
 80032b8:	603a      	str	r2, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	613b      	str	r3, [r7, #16]
				if (signed_i < 0) {
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	da06      	bge.n	80032d2 <serial_printf+0x9e>
                    signed_i = -signed_i;
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	425b      	negs	r3, r3
 80032c8:	613b      	str	r3, [r7, #16]
                    serial_print("-");
 80032ca:	4b25      	ldr	r3, [pc, #148]	; (8003360 <serial_printf+0x12c>)
 80032cc:	0018      	movs	r0, r3
 80032ce:	f7ff ff61 	bl	8003194 <serial_print>
                } 
                serial_print(convert(signed_i, 10));
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	210a      	movs	r1, #10
 80032d6:	0018      	movs	r0, r3
 80032d8:	f7ff fefe 	bl	80030d8 <convert>
 80032dc:	0003      	movs	r3, r0
 80032de:	0018      	movs	r0, r3
 80032e0:	f7ff ff58 	bl	8003194 <serial_print>
                break; 	
 80032e4:	e027      	b.n	8003336 <serial_printf+0x102>
			case 'o':
                i = va_arg(arg,unsigned int); //Fetch Octal representation
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	1d1a      	adds	r2, r3, #4
 80032ea:	603a      	str	r2, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	60fb      	str	r3, [r7, #12]
                serial_print(convert(i, 8));
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2108      	movs	r1, #8
 80032f4:	0018      	movs	r0, r3
 80032f6:	f7ff feef 	bl	80030d8 <convert>
 80032fa:	0003      	movs	r3, r0
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff ff49 	bl	8003194 <serial_print>
                break; 
 8003302:	e018      	b.n	8003336 <serial_printf+0x102>
			case 's': 
                s = va_arg(arg,char *); 		//Fetch string
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	1d1a      	adds	r2, r3, #4
 8003308:	603a      	str	r2, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	60bb      	str	r3, [r7, #8]
                serial_print(s);
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	0018      	movs	r0, r3
 8003312:	f7ff ff3f 	bl	8003194 <serial_print>
                break; 
 8003316:	e00e      	b.n	8003336 <serial_printf+0x102>
			case 'x': 
                i = va_arg(arg,unsigned int); //Fetch Hexadecimal representation
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	1d1a      	adds	r2, r3, #4
 800331c:	603a      	str	r2, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60fb      	str	r3, [r7, #12]
                serial_print(convert(i, 16));
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2110      	movs	r1, #16
 8003326:	0018      	movs	r0, r3
 8003328:	f7ff fed6 	bl	80030d8 <convert>
 800332c:	0003      	movs	r3, r0
 800332e:	0018      	movs	r0, r3
 8003330:	f7ff ff30 	bl	8003194 <serial_print>
                break; 
 8003334:	46c0      	nop			; (mov r8, r8)
	for(traverse = format; *traverse != '\0'; traverse++) { 
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	3301      	adds	r3, #1
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d192      	bne.n	800326a <serial_printf+0x36>
		}	
	} 

	//Module 3: Closing argument list to necessary clean-up
	va_end(arg); 
} 
 8003344:	e000      	b.n	8003348 <serial_printf+0x114>
		if (*traverse == '\0') break;
 8003346:	46c0      	nop			; (mov r8, r8)
} 
 8003348:	46c0      	nop			; (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	b006      	add	sp, #24
 800334e:	bc80      	pop	{r7}
 8003350:	bc08      	pop	{r3}
 8003352:	b004      	add	sp, #16
 8003354:	4718      	bx	r3
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	08006bc4 	.word	0x08006bc4
 800335c:	08006ee4 	.word	0x08006ee4
 8003360:	08006bc8 	.word	0x08006bc8

08003364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003368:	4b07      	ldr	r3, [pc, #28]	; (8003388 <HAL_MspInit+0x24>)
 800336a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800336c:	4b06      	ldr	r3, [pc, #24]	; (8003388 <HAL_MspInit+0x24>)
 800336e:	2101      	movs	r1, #1
 8003370:	430a      	orrs	r2, r1
 8003372:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003374:	4b04      	ldr	r3, [pc, #16]	; (8003388 <HAL_MspInit+0x24>)
 8003376:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003378:	4b03      	ldr	r3, [pc, #12]	; (8003388 <HAL_MspInit+0x24>)
 800337a:	2180      	movs	r1, #128	; 0x80
 800337c:	0549      	lsls	r1, r1, #21
 800337e:	430a      	orrs	r2, r1
 8003380:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40021000 	.word	0x40021000

0800338c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003390:	e7fe      	b.n	8003390 <NMI_Handler+0x4>

08003392 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003396:	e7fe      	b.n	8003396 <HardFault_Handler+0x4>

08003398 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800339c:	46c0      	nop			; (mov r8, r8)
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033b0:	f000 fc00 	bl	8003bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033b4:	46c0      	nop			; (mov r8, r8)
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80033c0:	2004      	movs	r0, #4
 80033c2:	f000 fe8b 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */
  serial_println("\nEXTI Interrupt\n");
 80033c6:	4b06      	ldr	r3, [pc, #24]	; (80033e0 <EXTI2_3_IRQHandler+0x24>)
 80033c8:	0018      	movs	r0, r3
 80033ca:	f7ff fef9 	bl	80031c0 <serial_println>
  VCNL4010_ack_ISR();
 80033ce:	f000 fa4b 	bl	8003868 <VCNL4010_ack_ISR>
  state = 1;
 80033d2:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <EXTI2_3_IRQHandler+0x28>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	601a      	str	r2, [r3, #0]
//  serial_printf("state = %d\n", state);
  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80033d8:	46c0      	nop			; (mov r8, r8)
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	46c0      	nop			; (mov r8, r8)
 80033e0:	08006bcc 	.word	0x08006bcc
 80033e4:	200000a0 	.word	0x200000a0

080033e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80033e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ea:	b089      	sub	sp, #36	; 0x24
 80033ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80033ee:	4b68      	ldr	r3, [pc, #416]	; (8003590 <TIM6_DAC_IRQHandler+0x1a8>)
 80033f0:	0018      	movs	r0, r3
 80033f2:	f002 fc3f 	bl	8005c74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  if (hts_cal_data != NULL){
 80033f6:	4b67      	ldr	r3, [pc, #412]	; (8003594 <TIM6_DAC_IRQHandler+0x1ac>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d02b      	beq.n	8003456 <TIM6_DAC_IRQHandler+0x6e>
	  //temp
	  int temp = hts221_get_temp('F', hts_cal_data);
 80033fe:	4b65      	ldr	r3, [pc, #404]	; (8003594 <TIM6_DAC_IRQHandler+0x1ac>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	0019      	movs	r1, r3
 8003404:	2046      	movs	r0, #70	; 0x46
 8003406:	f7ff fb51 	bl	8002aac <hts221_get_temp>
 800340a:	0003      	movs	r3, r0
 800340c:	61fb      	str	r3, [r7, #28]
	  if (temp == TEMP_ERROR) serial_printf("Error reading temperature\r\n");
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	4a61      	ldr	r2, [pc, #388]	; (8003598 <TIM6_DAC_IRQHandler+0x1b0>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d104      	bne.n	8003420 <TIM6_DAC_IRQHandler+0x38>
 8003416:	4b61      	ldr	r3, [pc, #388]	; (800359c <TIM6_DAC_IRQHandler+0x1b4>)
 8003418:	0018      	movs	r0, r3
 800341a:	f7ff ff0b 	bl	8003234 <serial_printf>
 800341e:	e005      	b.n	800342c <TIM6_DAC_IRQHandler+0x44>
	  else serial_printf("Current temperature is \t\t\t%d\tC\r\n", temp);
 8003420:	69fa      	ldr	r2, [r7, #28]
 8003422:	4b5f      	ldr	r3, [pc, #380]	; (80035a0 <TIM6_DAC_IRQHandler+0x1b8>)
 8003424:	0011      	movs	r1, r2
 8003426:	0018      	movs	r0, r3
 8003428:	f7ff ff04 	bl	8003234 <serial_printf>
	  //humid
	  int humid = hts221_get_humid(hts_cal_data);
 800342c:	4b59      	ldr	r3, [pc, #356]	; (8003594 <TIM6_DAC_IRQHandler+0x1ac>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0018      	movs	r0, r3
 8003432:	f7ff fc13 	bl	8002c5c <hts221_get_humid>
 8003436:	0003      	movs	r3, r0
 8003438:	61bb      	str	r3, [r7, #24]
	  if (humid == HUMID_ERROR) serial_printf("Error reading humidity\r\n");
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	3301      	adds	r3, #1
 800343e:	d104      	bne.n	800344a <TIM6_DAC_IRQHandler+0x62>
 8003440:	4b58      	ldr	r3, [pc, #352]	; (80035a4 <TIM6_DAC_IRQHandler+0x1bc>)
 8003442:	0018      	movs	r0, r3
 8003444:	f7ff fef6 	bl	8003234 <serial_printf>
 8003448:	e005      	b.n	8003456 <TIM6_DAC_IRQHandler+0x6e>
	  else serial_printf("Current Relative Humidity is \t\t%d\t%c\r\n", humid,37);
 800344a:	69b9      	ldr	r1, [r7, #24]
 800344c:	4b56      	ldr	r3, [pc, #344]	; (80035a8 <TIM6_DAC_IRQHandler+0x1c0>)
 800344e:	2225      	movs	r2, #37	; 0x25
 8003450:	0018      	movs	r0, r3
 8003452:	f7ff feef 	bl	8003234 <serial_printf>
  }

  	  //Prox.
  	  uint16_t proximity = VCNL4010_readProximity();
 8003456:	2516      	movs	r5, #22
 8003458:	197c      	adds	r4, r7, r5
 800345a:	f000 fa35 	bl	80038c8 <VCNL4010_readProximity>
 800345e:	0003      	movs	r3, r0
 8003460:	8023      	strh	r3, [r4, #0]
  	  serial_printf("Proximity Reading is \t\t\t%d\r\n", proximity);
 8003462:	197b      	adds	r3, r7, r5
 8003464:	881a      	ldrh	r2, [r3, #0]
 8003466:	4b51      	ldr	r3, [pc, #324]	; (80035ac <TIM6_DAC_IRQHandler+0x1c4>)
 8003468:	0011      	movs	r1, r2
 800346a:	0018      	movs	r0, r3
 800346c:	f7ff fee2 	bl	8003234 <serial_printf>

  	  //Battery Baby Sitter
  	  uint16_t voltage = BQ27441_voltage();
 8003470:	2514      	movs	r5, #20
 8003472:	197c      	adds	r4, r7, r5
 8003474:	f7fe fdc8 	bl	8002008 <BQ27441_voltage>
 8003478:	0003      	movs	r3, r0
 800347a:	8023      	strh	r3, [r4, #0]
  	  uint16_t soc = BQ27441_soc(FILTERED);
 800347c:	2612      	movs	r6, #18
 800347e:	19bc      	adds	r4, r7, r6
 8003480:	2000      	movs	r0, #0
 8003482:	f7fe fe69 	bl	8002158 <BQ27441_soc>
 8003486:	0003      	movs	r3, r0
 8003488:	8023      	strh	r3, [r4, #0]
  	  uint16_t current = BQ27441_current(AVG);
 800348a:	2000      	movs	r0, #0
 800348c:	f7fe fdc5 	bl	800201a <BQ27441_current>
 8003490:	0003      	movs	r3, r0
 8003492:	001a      	movs	r2, r3
 8003494:	2310      	movs	r3, #16
 8003496:	18fb      	adds	r3, r7, r3
 8003498:	801a      	strh	r2, [r3, #0]
  	  uint16_t cap_remaining = BQ27441_capacity(REMAIN);
 800349a:	220e      	movs	r2, #14
 800349c:	18bc      	adds	r4, r7, r2
 800349e:	2000      	movs	r0, #0
 80034a0:	f7fe fdf2 	bl	8002088 <BQ27441_capacity>
 80034a4:	0003      	movs	r3, r0
 80034a6:	8023      	strh	r3, [r4, #0]
  	  uint16_t cap_max = BQ27441_capacity(DESIGN);
 80034a8:	210c      	movs	r1, #12
 80034aa:	187c      	adds	r4, r7, r1
 80034ac:	2008      	movs	r0, #8
 80034ae:	f7fe fdeb 	bl	8002088 <BQ27441_capacity>
 80034b2:	0003      	movs	r3, r0
 80034b4:	8023      	strh	r3, [r4, #0]
  	  int16_t power = BQ27441_power(); //average draw
 80034b6:	200a      	movs	r0, #10
 80034b8:	183c      	adds	r4, r7, r0
 80034ba:	f7fe fe43 	bl	8002144 <BQ27441_power>
 80034be:	0003      	movs	r3, r0
 80034c0:	8023      	strh	r3, [r4, #0]
  	  uint16_t soh = BQ27441_soh(PERCENT);
 80034c2:	2000      	movs	r0, #0
 80034c4:	f7fe fe70 	bl	80021a8 <BQ27441_soh>
 80034c8:	0003      	movs	r3, r0
 80034ca:	001a      	movs	r2, r3
 80034cc:	2408      	movs	r4, #8
 80034ce:	193b      	adds	r3, r7, r4
 80034d0:	801a      	strh	r2, [r3, #0]
  	  uint16_t temp_bat = BQ27441_temperature(BATTERY) / 10;
 80034d2:	2000      	movs	r0, #0
 80034d4:	f7fe fe90 	bl	80021f8 <BQ27441_temperature>
 80034d8:	0003      	movs	r3, r0
 80034da:	1dbc      	adds	r4, r7, #6
 80034dc:	210a      	movs	r1, #10
 80034de:	0018      	movs	r0, r3
 80034e0:	f7fc fe12 	bl	8000108 <__udivsi3>
 80034e4:	0003      	movs	r3, r0
 80034e6:	8023      	strh	r3, [r4, #0]
  	  uint16_t temp_bq_IC = BQ27441_temperature(INTERNAL_TEMP) / 10;
 80034e8:	2001      	movs	r0, #1
 80034ea:	f7fe fe85 	bl	80021f8 <BQ27441_temperature>
 80034ee:	0003      	movs	r3, r0
 80034f0:	1d3c      	adds	r4, r7, #4
 80034f2:	210a      	movs	r1, #10
 80034f4:	0018      	movs	r0, r3
 80034f6:	f7fc fe07 	bl	8000108 <__udivsi3>
 80034fa:	0003      	movs	r3, r0
 80034fc:	8023      	strh	r3, [r4, #0]

  	  serial_printf("State of Charge\t\t\t\t%d\t%%\r\n", soc);
 80034fe:	19bb      	adds	r3, r7, r6
 8003500:	881a      	ldrh	r2, [r3, #0]
 8003502:	4b2b      	ldr	r3, [pc, #172]	; (80035b0 <TIM6_DAC_IRQHandler+0x1c8>)
 8003504:	0011      	movs	r1, r2
 8003506:	0018      	movs	r0, r3
 8003508:	f7ff fe94 	bl	8003234 <serial_printf>
  	  serial_printf("Battery Voltage\t\t\t\t%d\tmV\r\n", voltage);
 800350c:	197b      	adds	r3, r7, r5
 800350e:	881a      	ldrh	r2, [r3, #0]
 8003510:	4b28      	ldr	r3, [pc, #160]	; (80035b4 <TIM6_DAC_IRQHandler+0x1cc>)
 8003512:	0011      	movs	r1, r2
 8003514:	0018      	movs	r0, r3
 8003516:	f7ff fe8d 	bl	8003234 <serial_printf>
  	  serial_printf("Current\t\t\t\t\t%d\tmA\r\n", current);
 800351a:	2310      	movs	r3, #16
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	881a      	ldrh	r2, [r3, #0]
 8003520:	4b25      	ldr	r3, [pc, #148]	; (80035b8 <TIM6_DAC_IRQHandler+0x1d0>)
 8003522:	0011      	movs	r1, r2
 8003524:	0018      	movs	r0, r3
 8003526:	f7ff fe85 	bl	8003234 <serial_printf>
  	  serial_printf("Max Capacity\t\t\t\t%d\tmAh\r\n", cap_max);
 800352a:	210c      	movs	r1, #12
 800352c:	187b      	adds	r3, r7, r1
 800352e:	881a      	ldrh	r2, [r3, #0]
 8003530:	4b22      	ldr	r3, [pc, #136]	; (80035bc <TIM6_DAC_IRQHandler+0x1d4>)
 8003532:	0011      	movs	r1, r2
 8003534:	0018      	movs	r0, r3
 8003536:	f7ff fe7d 	bl	8003234 <serial_printf>
  	  serial_printf("Remaining Capacity\t\t\t%d\tmAh\r\n", cap_remaining);
 800353a:	220e      	movs	r2, #14
 800353c:	18bb      	adds	r3, r7, r2
 800353e:	881a      	ldrh	r2, [r3, #0]
 8003540:	4b1f      	ldr	r3, [pc, #124]	; (80035c0 <TIM6_DAC_IRQHandler+0x1d8>)
 8003542:	0011      	movs	r1, r2
 8003544:	0018      	movs	r0, r3
 8003546:	f7ff fe75 	bl	8003234 <serial_printf>
  	  serial_printf("Ave power consumption\t\t\t%d\tmW\r\n", power);
 800354a:	200a      	movs	r0, #10
 800354c:	183b      	adds	r3, r7, r0
 800354e:	2200      	movs	r2, #0
 8003550:	5e9a      	ldrsh	r2, [r3, r2]
 8003552:	4b1c      	ldr	r3, [pc, #112]	; (80035c4 <TIM6_DAC_IRQHandler+0x1dc>)
 8003554:	0011      	movs	r1, r2
 8003556:	0018      	movs	r0, r3
 8003558:	f7ff fe6c 	bl	8003234 <serial_printf>
  	  serial_printf("Health\t\t\t\t\t%d\t%%\r\n", soh);
 800355c:	2408      	movs	r4, #8
 800355e:	193b      	adds	r3, r7, r4
 8003560:	881a      	ldrh	r2, [r3, #0]
 8003562:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <TIM6_DAC_IRQHandler+0x1e0>)
 8003564:	0011      	movs	r1, r2
 8003566:	0018      	movs	r0, r3
 8003568:	f7ff fe64 	bl	8003234 <serial_printf>
  	  serial_printf("Battery Pack Temp\t\t\t%d\tK\r\n", temp_bat);
 800356c:	1dbb      	adds	r3, r7, #6
 800356e:	881a      	ldrh	r2, [r3, #0]
 8003570:	4b16      	ldr	r3, [pc, #88]	; (80035cc <TIM6_DAC_IRQHandler+0x1e4>)
 8003572:	0011      	movs	r1, r2
 8003574:	0018      	movs	r0, r3
 8003576:	f7ff fe5d 	bl	8003234 <serial_printf>
  	  serial_printf("Current Bat IC Temp is\t\t\t%d\tK\r\n\n", temp_bq_IC);
 800357a:	1d3b      	adds	r3, r7, #4
 800357c:	881a      	ldrh	r2, [r3, #0]
 800357e:	4b14      	ldr	r3, [pc, #80]	; (80035d0 <TIM6_DAC_IRQHandler+0x1e8>)
 8003580:	0011      	movs	r1, r2
 8003582:	0018      	movs	r0, r3
 8003584:	f7ff fe56 	bl	8003234 <serial_printf>

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003588:	46c0      	nop			; (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b009      	add	sp, #36	; 0x24
 800358e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003590:	20000138 	.word	0x20000138
 8003594:	20000130 	.word	0x20000130
 8003598:	fffffe34 	.word	0xfffffe34
 800359c:	08006be0 	.word	0x08006be0
 80035a0:	08006bfc 	.word	0x08006bfc
 80035a4:	08006c20 	.word	0x08006c20
 80035a8:	08006c3c 	.word	0x08006c3c
 80035ac:	08006c64 	.word	0x08006c64
 80035b0:	08006c84 	.word	0x08006c84
 80035b4:	08006ca0 	.word	0x08006ca0
 80035b8:	08006cbc 	.word	0x08006cbc
 80035bc:	08006cd0 	.word	0x08006cd0
 80035c0:	08006cec 	.word	0x08006cec
 80035c4:	08006d0c 	.word	0x08006d0c
 80035c8:	08006d2c 	.word	0x08006d2c
 80035cc:	08006d40 	.word	0x08006d40
 80035d0:	08006d5c 	.word	0x08006d5c

080035d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035dc:	4a14      	ldr	r2, [pc, #80]	; (8003630 <_sbrk+0x5c>)
 80035de:	4b15      	ldr	r3, [pc, #84]	; (8003634 <_sbrk+0x60>)
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035e8:	4b13      	ldr	r3, [pc, #76]	; (8003638 <_sbrk+0x64>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d102      	bne.n	80035f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035f0:	4b11      	ldr	r3, [pc, #68]	; (8003638 <_sbrk+0x64>)
 80035f2:	4a12      	ldr	r2, [pc, #72]	; (800363c <_sbrk+0x68>)
 80035f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035f6:	4b10      	ldr	r3, [pc, #64]	; (8003638 <_sbrk+0x64>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	18d3      	adds	r3, r2, r3
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	429a      	cmp	r2, r3
 8003602:	d207      	bcs.n	8003614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003604:	f003 fa08 	bl	8006a18 <__errno>
 8003608:	0003      	movs	r3, r0
 800360a:	220c      	movs	r2, #12
 800360c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800360e:	2301      	movs	r3, #1
 8003610:	425b      	negs	r3, r3
 8003612:	e009      	b.n	8003628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003614:	4b08      	ldr	r3, [pc, #32]	; (8003638 <_sbrk+0x64>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800361a:	4b07      	ldr	r3, [pc, #28]	; (8003638 <_sbrk+0x64>)
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	18d2      	adds	r2, r2, r3
 8003622:	4b05      	ldr	r3, [pc, #20]	; (8003638 <_sbrk+0x64>)
 8003624:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003626:	68fb      	ldr	r3, [r7, #12]
}
 8003628:	0018      	movs	r0, r3
 800362a:	46bd      	mov	sp, r7
 800362c:	b006      	add	sp, #24
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20002000 	.word	0x20002000
 8003634:	00000400 	.word	0x00000400
 8003638:	200000d8 	.word	0x200000d8
 800363c:	20000210 	.word	0x20000210

08003640 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003644:	46c0      	nop			; (mov r8, r8)
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003652:	003b      	movs	r3, r7
 8003654:	0018      	movs	r0, r3
 8003656:	2308      	movs	r3, #8
 8003658:	001a      	movs	r2, r3
 800365a:	2100      	movs	r1, #0
 800365c:	f003 fa10 	bl	8006a80 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003660:	4b15      	ldr	r3, [pc, #84]	; (80036b8 <MX_TIM6_Init+0x6c>)
 8003662:	4a16      	ldr	r2, [pc, #88]	; (80036bc <MX_TIM6_Init+0x70>)
 8003664:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2097-1;
 8003666:	4b14      	ldr	r3, [pc, #80]	; (80036b8 <MX_TIM6_Init+0x6c>)
 8003668:	2283      	movs	r2, #131	; 0x83
 800366a:	0112      	lsls	r2, r2, #4
 800366c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800366e:	4b12      	ldr	r3, [pc, #72]	; (80036b8 <MX_TIM6_Init+0x6c>)
 8003670:	2200      	movs	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8003674:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <MX_TIM6_Init+0x6c>)
 8003676:	4a12      	ldr	r2, [pc, #72]	; (80036c0 <MX_TIM6_Init+0x74>)
 8003678:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800367a:	4b0f      	ldr	r3, [pc, #60]	; (80036b8 <MX_TIM6_Init+0x6c>)
 800367c:	2200      	movs	r2, #0
 800367e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003680:	4b0d      	ldr	r3, [pc, #52]	; (80036b8 <MX_TIM6_Init+0x6c>)
 8003682:	0018      	movs	r0, r3
 8003684:	f002 fa6a 	bl	8005b5c <HAL_TIM_Base_Init>
 8003688:	1e03      	subs	r3, r0, #0
 800368a:	d001      	beq.n	8003690 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 800368c:	f7ff fd1f 	bl	80030ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003690:	003b      	movs	r3, r7
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003696:	003b      	movs	r3, r7
 8003698:	2200      	movs	r2, #0
 800369a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800369c:	003a      	movs	r2, r7
 800369e:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <MX_TIM6_Init+0x6c>)
 80036a0:	0011      	movs	r1, r2
 80036a2:	0018      	movs	r0, r3
 80036a4:	f002 fc4a 	bl	8005f3c <HAL_TIMEx_MasterConfigSynchronization>
 80036a8:	1e03      	subs	r3, r0, #0
 80036aa:	d001      	beq.n	80036b0 <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 80036ac:	f7ff fd0f 	bl	80030ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80036b0:	46c0      	nop			; (mov r8, r8)
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b002      	add	sp, #8
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	20000138 	.word	0x20000138
 80036bc:	40001000 	.word	0x40001000
 80036c0:	000003e7 	.word	0x000003e7

080036c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a06      	ldr	r2, [pc, #24]	; (80036ec <HAL_TIM_Base_MspInit+0x28>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d105      	bne.n	80036e2 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <HAL_TIM_Base_MspInit+0x2c>)
 80036d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036da:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <HAL_TIM_Base_MspInit+0x2c>)
 80036dc:	2110      	movs	r1, #16
 80036de:	430a      	orrs	r2, r1
 80036e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	46bd      	mov	sp, r7
 80036e6:	b002      	add	sp, #8
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	40001000 	.word	0x40001000
 80036f0:	40021000 	.word	0x40021000

080036f4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036f8:	4b14      	ldr	r3, [pc, #80]	; (800374c <MX_USART2_UART_Init+0x58>)
 80036fa:	4a15      	ldr	r2, [pc, #84]	; (8003750 <MX_USART2_UART_Init+0x5c>)
 80036fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80036fe:	4b13      	ldr	r3, [pc, #76]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003700:	2296      	movs	r2, #150	; 0x96
 8003702:	0192      	lsls	r2, r2, #6
 8003704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003706:	4b11      	ldr	r3, [pc, #68]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003708:	2200      	movs	r2, #0
 800370a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800370c:	4b0f      	ldr	r3, [pc, #60]	; (800374c <MX_USART2_UART_Init+0x58>)
 800370e:	2200      	movs	r2, #0
 8003710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003712:	4b0e      	ldr	r3, [pc, #56]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003714:	2200      	movs	r2, #0
 8003716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003718:	4b0c      	ldr	r3, [pc, #48]	; (800374c <MX_USART2_UART_Init+0x58>)
 800371a:	220c      	movs	r2, #12
 800371c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800371e:	4b0b      	ldr	r3, [pc, #44]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003720:	2200      	movs	r2, #0
 8003722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003724:	4b09      	ldr	r3, [pc, #36]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003726:	2200      	movs	r2, #0
 8003728:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800372a:	4b08      	ldr	r3, [pc, #32]	; (800374c <MX_USART2_UART_Init+0x58>)
 800372c:	2200      	movs	r2, #0
 800372e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003730:	4b06      	ldr	r3, [pc, #24]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003732:	2200      	movs	r2, #0
 8003734:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003736:	4b05      	ldr	r3, [pc, #20]	; (800374c <MX_USART2_UART_Init+0x58>)
 8003738:	0018      	movs	r0, r3
 800373a:	f002 fc57 	bl	8005fec <HAL_UART_Init>
 800373e:	1e03      	subs	r3, r0, #0
 8003740:	d001      	beq.n	8003746 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003742:	f7ff fcc4 	bl	80030ce <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003746:	46c0      	nop			; (mov r8, r8)
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	20000178 	.word	0x20000178
 8003750:	40004400 	.word	0x40004400

08003754 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003754:	b590      	push	{r4, r7, lr}
 8003756:	b089      	sub	sp, #36	; 0x24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800375c:	240c      	movs	r4, #12
 800375e:	193b      	adds	r3, r7, r4
 8003760:	0018      	movs	r0, r3
 8003762:	2314      	movs	r3, #20
 8003764:	001a      	movs	r2, r3
 8003766:	2100      	movs	r1, #0
 8003768:	f003 f98a 	bl	8006a80 <memset>
  if(uartHandle->Instance==USART2)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a18      	ldr	r2, [pc, #96]	; (80037d4 <HAL_UART_MspInit+0x80>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d129      	bne.n	80037ca <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003776:	4b18      	ldr	r3, [pc, #96]	; (80037d8 <HAL_UART_MspInit+0x84>)
 8003778:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800377a:	4b17      	ldr	r3, [pc, #92]	; (80037d8 <HAL_UART_MspInit+0x84>)
 800377c:	2180      	movs	r1, #128	; 0x80
 800377e:	0289      	lsls	r1, r1, #10
 8003780:	430a      	orrs	r2, r1
 8003782:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003784:	4b14      	ldr	r3, [pc, #80]	; (80037d8 <HAL_UART_MspInit+0x84>)
 8003786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003788:	4b13      	ldr	r3, [pc, #76]	; (80037d8 <HAL_UART_MspInit+0x84>)
 800378a:	2101      	movs	r1, #1
 800378c:	430a      	orrs	r2, r1
 800378e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003790:	4b11      	ldr	r3, [pc, #68]	; (80037d8 <HAL_UART_MspInit+0x84>)
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	2201      	movs	r2, #1
 8003796:	4013      	ands	r3, r2
 8003798:	60bb      	str	r3, [r7, #8]
 800379a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800379c:	0021      	movs	r1, r4
 800379e:	187b      	adds	r3, r7, r1
 80037a0:	220c      	movs	r2, #12
 80037a2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037a4:	187b      	adds	r3, r7, r1
 80037a6:	2202      	movs	r2, #2
 80037a8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037aa:	187b      	adds	r3, r7, r1
 80037ac:	2200      	movs	r2, #0
 80037ae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037b0:	187b      	adds	r3, r7, r1
 80037b2:	2203      	movs	r2, #3
 80037b4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80037b6:	187b      	adds	r3, r7, r1
 80037b8:	2204      	movs	r2, #4
 80037ba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037bc:	187a      	adds	r2, r7, r1
 80037be:	23a0      	movs	r3, #160	; 0xa0
 80037c0:	05db      	lsls	r3, r3, #23
 80037c2:	0011      	movs	r1, r2
 80037c4:	0018      	movs	r0, r3
 80037c6:	f000 fb13 	bl	8003df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80037ca:	46c0      	nop			; (mov r8, r8)
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b009      	add	sp, #36	; 0x24
 80037d0:	bd90      	pop	{r4, r7, pc}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	40004400 	.word	0x40004400
 80037d8:	40021000 	.word	0x40021000

080037dc <VCNL4010_enable_Interrupt>:
/*!
    @brief  Enable threshold interrupt and set the threshold values
*/
/**************************************************************************/

void VCNL4010_enable_Interrupt() {
 80037dc:	b590      	push	{r4, r7, lr}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
  VCNL4010_setLEDcurrent(20);
 80037e2:	2014      	movs	r0, #20
 80037e4:	f000 f859 	bl	800389a <VCNL4010_setLEDcurrent>
  //Set INT_THRES_EN
  uint8_t temp = VCNL4010_read8(VCNL4010_INTCONTROL);
 80037e8:	1dfc      	adds	r4, r7, #7
 80037ea:	2089      	movs	r0, #137	; 0x89
 80037ec:	f000 f91e 	bl	8003a2c <VCNL4010_read8>
 80037f0:	0003      	movs	r3, r0
 80037f2:	7023      	strb	r3, [r4, #0]
  temp &= 0xf0; //clear first 4 bits
 80037f4:	1dfb      	adds	r3, r7, #7
 80037f6:	1dfa      	adds	r2, r7, #7
 80037f8:	7812      	ldrb	r2, [r2, #0]
 80037fa:	210f      	movs	r1, #15
 80037fc:	438a      	bics	r2, r1
 80037fe:	701a      	strb	r2, [r3, #0]
  temp |= VCNL4010_INT_THRES_EN; //set INT_THRES_EN bit
 8003800:	1dfb      	adds	r3, r7, #7
 8003802:	1dfa      	adds	r2, r7, #7
 8003804:	7812      	ldrb	r2, [r2, #0]
 8003806:	2102      	movs	r1, #2
 8003808:	430a      	orrs	r2, r1
 800380a:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTCONTROL, temp);
 800380c:	1dfb      	adds	r3, r7, #7
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	0019      	movs	r1, r3
 8003812:	2089      	movs	r0, #137	; 0x89
 8003814:	f000 f8be 	bl	8003994 <VCNL4010_write8>

  //set low threshold - not really using... so set to 0.
  VCNL4010_write16(VCNL4010_LOWTHRESHOLD, 0);
 8003818:	2100      	movs	r1, #0
 800381a:	208a      	movs	r0, #138	; 0x8a
 800381c:	f000 f8da 	bl	80039d4 <VCNL4010_write16>

  //set high threshold
  VCNL4010_write16(VCNL4010_HITHRESHOLD, 2500);
 8003820:	4b10      	ldr	r3, [pc, #64]	; (8003864 <VCNL4010_enable_Interrupt+0x88>)
 8003822:	0019      	movs	r1, r3
 8003824:	208c      	movs	r0, #140	; 0x8c
 8003826:	f000 f8d5 	bl	80039d4 <VCNL4010_write16>

  //set proximity reading to be continuous
  temp = VCNL4010_read8(VCNL4010_COMMAND);
 800382a:	1dfc      	adds	r4, r7, #7
 800382c:	2080      	movs	r0, #128	; 0x80
 800382e:	f000 f8fd 	bl	8003a2c <VCNL4010_read8>
 8003832:	0003      	movs	r3, r0
 8003834:	7023      	strb	r3, [r4, #0]
  temp |= VCNL4010_SELFTIMED_EN;
 8003836:	1dfb      	adds	r3, r7, #7
 8003838:	1dfa      	adds	r2, r7, #7
 800383a:	7812      	ldrb	r2, [r2, #0]
 800383c:	2101      	movs	r1, #1
 800383e:	430a      	orrs	r2, r1
 8003840:	701a      	strb	r2, [r3, #0]
  temp |= VCNL4010_PERIOD_PROX_EN;
 8003842:	1dfb      	adds	r3, r7, #7
 8003844:	1dfa      	adds	r2, r7, #7
 8003846:	7812      	ldrb	r2, [r2, #0]
 8003848:	2102      	movs	r1, #2
 800384a:	430a      	orrs	r2, r1
 800384c:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_COMMAND, temp);
 800384e:	1dfb      	adds	r3, r7, #7
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	0019      	movs	r1, r3
 8003854:	2080      	movs	r0, #128	; 0x80
 8003856:	f000 f89d 	bl	8003994 <VCNL4010_write8>

}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b003      	add	sp, #12
 8003860:	bd90      	pop	{r4, r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	000009c4 	.word	0x000009c4

08003868 <VCNL4010_ack_ISR>:
/*!
    @brief  Clear Interrupt Status Register
*/
/**************************************************************************/

void VCNL4010_ack_ISR() {
 8003868:	b590      	push	{r4, r7, lr}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
  //Set INT_THRES_EN
  uint8_t temp = VCNL4010_read8(VCNL4010_INTSTAT);
 800386e:	1dfc      	adds	r4, r7, #7
 8003870:	208e      	movs	r0, #142	; 0x8e
 8003872:	f000 f8db 	bl	8003a2c <VCNL4010_read8>
 8003876:	0003      	movs	r3, r0
 8003878:	7023      	strb	r3, [r4, #0]
  temp |= 0x0f; //clear 4 interrupt bits by writing 1???
 800387a:	1dfb      	adds	r3, r7, #7
 800387c:	1dfa      	adds	r2, r7, #7
 800387e:	7812      	ldrb	r2, [r2, #0]
 8003880:	210f      	movs	r1, #15
 8003882:	430a      	orrs	r2, r1
 8003884:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTSTAT, temp);
 8003886:	1dfb      	adds	r3, r7, #7
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	0019      	movs	r1, r3
 800388c:	208e      	movs	r0, #142	; 0x8e
 800388e:	f000 f881 	bl	8003994 <VCNL4010_write8>

}
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	46bd      	mov	sp, r7
 8003896:	b003      	add	sp, #12
 8003898:	bd90      	pop	{r4, r7, pc}

0800389a <VCNL4010_setLEDcurrent>:
   10 mA, so if you set it to 5, its 50mA. Minimum is 0 (0 mA, off), max is 20
   (200mA)
*/
/**************************************************************************/

void VCNL4010_setLEDcurrent(uint8_t current_10mA) {
 800389a:	b580      	push	{r7, lr}
 800389c:	b082      	sub	sp, #8
 800389e:	af00      	add	r7, sp, #0
 80038a0:	0002      	movs	r2, r0
 80038a2:	1dfb      	adds	r3, r7, #7
 80038a4:	701a      	strb	r2, [r3, #0]
  if (current_10mA > 20)
 80038a6:	1dfb      	adds	r3, r7, #7
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b14      	cmp	r3, #20
 80038ac:	d902      	bls.n	80038b4 <VCNL4010_setLEDcurrent+0x1a>
    current_10mA = 20;
 80038ae:	1dfb      	adds	r3, r7, #7
 80038b0:	2214      	movs	r2, #20
 80038b2:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_IRLED, current_10mA);
 80038b4:	1dfb      	adds	r3, r7, #7
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	0019      	movs	r1, r3
 80038ba:	2083      	movs	r0, #131	; 0x83
 80038bc:	f000 f86a 	bl	8003994 <VCNL4010_write8>
}
 80038c0:	46c0      	nop			; (mov r8, r8)
 80038c2:	46bd      	mov	sp, r7
 80038c4:	b002      	add	sp, #8
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <VCNL4010_readProximity>:
    @brief  Get proximity measurement
    @return Raw 16-bit reading value, will vary with LED current, unit-less!
*/
/**************************************************************************/

uint16_t VCNL4010_readProximity(void) {
 80038c8:	b5b0      	push	{r4, r5, r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
  uint8_t i = VCNL4010_read8(VCNL4010_INTSTAT);
 80038ce:	250b      	movs	r5, #11
 80038d0:	197c      	adds	r4, r7, r5
 80038d2:	208e      	movs	r0, #142	; 0x8e
 80038d4:	f000 f8aa 	bl	8003a2c <VCNL4010_read8>
 80038d8:	0003      	movs	r3, r0
 80038da:	7023      	strb	r3, [r4, #0]
  uint32_t attempts = 0;
 80038dc:	2300      	movs	r3, #0
 80038de:	60fb      	str	r3, [r7, #12]
  i &= ~0x08;
 80038e0:	0028      	movs	r0, r5
 80038e2:	183b      	adds	r3, r7, r0
 80038e4:	183a      	adds	r2, r7, r0
 80038e6:	7812      	ldrb	r2, [r2, #0]
 80038e8:	2108      	movs	r1, #8
 80038ea:	438a      	bics	r2, r1
 80038ec:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_INTSTAT, i);
 80038ee:	183b      	adds	r3, r7, r0
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	0019      	movs	r1, r3
 80038f4:	208e      	movs	r0, #142	; 0x8e
 80038f6:	f000 f84d 	bl	8003994 <VCNL4010_write8>

  uint8_t temp = VCNL4010_read8(VCNL4010_COMMAND);
 80038fa:	250a      	movs	r5, #10
 80038fc:	197c      	adds	r4, r7, r5
 80038fe:	2080      	movs	r0, #128	; 0x80
 8003900:	f000 f894 	bl	8003a2c <VCNL4010_read8>
 8003904:	0003      	movs	r3, r0
 8003906:	7023      	strb	r3, [r4, #0]
  //start one shot prox. reading
  temp |= VCNL4010_MEASUREPROXIMITY;
 8003908:	0028      	movs	r0, r5
 800390a:	183b      	adds	r3, r7, r0
 800390c:	183a      	adds	r2, r7, r0
 800390e:	7812      	ldrb	r2, [r2, #0]
 8003910:	2108      	movs	r1, #8
 8003912:	430a      	orrs	r2, r1
 8003914:	701a      	strb	r2, [r3, #0]
  //turn off continuous measurment
  temp &= ~(VCNL4010_SELFTIMED_EN | VCNL4010_PERIOD_PROX_EN);
 8003916:	183b      	adds	r3, r7, r0
 8003918:	183a      	adds	r2, r7, r0
 800391a:	7812      	ldrb	r2, [r2, #0]
 800391c:	2103      	movs	r1, #3
 800391e:	438a      	bics	r2, r1
 8003920:	701a      	strb	r2, [r3, #0]
  VCNL4010_write8(VCNL4010_COMMAND, temp);
 8003922:	183b      	adds	r3, r7, r0
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	0019      	movs	r1, r3
 8003928:	2080      	movs	r0, #128	; 0x80
 800392a:	f000 f833 	bl	8003994 <VCNL4010_write8>
  while (attempts < VCNL4010_MAX_SENSOR_RDY_WAIT) {
 800392e:	e027      	b.n	8003980 <VCNL4010_readProximity+0xb8>
    // Serial.println(read8(VCNL4010_INTSTAT), HEX);
    uint8_t result = VCNL4010_read8(VCNL4010_COMMAND);
 8003930:	2509      	movs	r5, #9
 8003932:	197c      	adds	r4, r7, r5
 8003934:	2080      	movs	r0, #128	; 0x80
 8003936:	f000 f879 	bl	8003a2c <VCNL4010_read8>
 800393a:	0003      	movs	r3, r0
 800393c:	7023      	strb	r3, [r4, #0]
    // Serial.print("Ready = 0x"); Serial.println(result, HEX);
    if (result & VCNL4010_PROXIMITYREADY) {
 800393e:	197b      	adds	r3, r7, r5
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2220      	movs	r2, #32
 8003944:	4013      	ands	r3, r2
 8003946:	d015      	beq.n	8003974 <VCNL4010_readProximity+0xac>
      uint16_t retval = VCNL4010_read16(VCNL4010_PROXIMITYDATA);
 8003948:	1dbc      	adds	r4, r7, #6
 800394a:	2087      	movs	r0, #135	; 0x87
 800394c:	f000 f88c 	bl	8003a68 <VCNL4010_read16>
 8003950:	0003      	movs	r3, r0
 8003952:	8023      	strh	r3, [r4, #0]

      //turn on continuous measurement
      temp |= (VCNL4010_SELFTIMED_EN | VCNL4010_PERIOD_PROX_EN);
 8003954:	200a      	movs	r0, #10
 8003956:	183b      	adds	r3, r7, r0
 8003958:	183a      	adds	r2, r7, r0
 800395a:	7812      	ldrb	r2, [r2, #0]
 800395c:	2103      	movs	r1, #3
 800395e:	430a      	orrs	r2, r1
 8003960:	701a      	strb	r2, [r3, #0]
      VCNL4010_write8(VCNL4010_COMMAND, temp);
 8003962:	183b      	adds	r3, r7, r0
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	0019      	movs	r1, r3
 8003968:	2080      	movs	r0, #128	; 0x80
 800396a:	f000 f813 	bl	8003994 <VCNL4010_write8>

      return retval;
 800396e:	1dbb      	adds	r3, r7, #6
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	e009      	b.n	8003988 <VCNL4010_readProximity+0xc0>
    }
    HAL_Delay(1);
 8003974:	2001      	movs	r0, #1
 8003976:	f000 f939 	bl	8003bec <HAL_Delay>
    attempts++;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	3301      	adds	r3, #1
 800397e:	60fb      	str	r3, [r7, #12]
  while (attempts < VCNL4010_MAX_SENSOR_RDY_WAIT) {
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2b63      	cmp	r3, #99	; 0x63
 8003984:	d9d4      	bls.n	8003930 <VCNL4010_readProximity+0x68>
  }
  return VCNL4010_FAIL;
 8003986:	4b02      	ldr	r3, [pc, #8]	; (8003990 <VCNL4010_readProximity+0xc8>)
}
 8003988:	0018      	movs	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	b004      	add	sp, #16
 800398e:	bdb0      	pop	{r4, r5, r7, pc}
 8003990:	0000ffff 	.word	0x0000ffff

08003994 <VCNL4010_write8>:
  }
  return VCNL4010_FAIL;
}

HAL_StatusTypeDef VCNL4010_write8(uint8_t subAddress, uint8_t data)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af04      	add	r7, sp, #16
 800399a:	0002      	movs	r2, r0
 800399c:	1dfb      	adds	r3, r7, #7
 800399e:	701a      	strb	r2, [r3, #0]
 80039a0:	1dbb      	adds	r3, r7, #6
 80039a2:	1c0a      	adds	r2, r1, #0
 80039a4:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Write(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80039a6:	1dfb      	adds	r3, r7, #7
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	4808      	ldr	r0, [pc, #32]	; (80039d0 <VCNL4010_write8+0x3c>)
 80039ae:	2301      	movs	r3, #1
 80039b0:	425b      	negs	r3, r3
 80039b2:	9302      	str	r3, [sp, #8]
 80039b4:	2301      	movs	r3, #1
 80039b6:	9301      	str	r3, [sp, #4]
 80039b8:	1dbb      	adds	r3, r7, #6
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	2301      	movs	r3, #1
 80039be:	2126      	movs	r1, #38	; 0x26
 80039c0:	f000 fc48 	bl	8004254 <HAL_I2C_Mem_Write>
 80039c4:	0003      	movs	r3, r0

}
 80039c6:	0018      	movs	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b002      	add	sp, #8
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	200000e4 	.word	0x200000e4

080039d4 <VCNL4010_write16>:

HAL_StatusTypeDef VCNL4010_write16(uint8_t subAddress, uint16_t data)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b088      	sub	sp, #32
 80039d8:	af04      	add	r7, sp, #16
 80039da:	0002      	movs	r2, r0
 80039dc:	1dfb      	adds	r3, r7, #7
 80039de:	701a      	strb	r2, [r3, #0]
 80039e0:	1d3b      	adds	r3, r7, #4
 80039e2:	1c0a      	adds	r2, r1, #0
 80039e4:	801a      	strh	r2, [r3, #0]

  uint8_t temp[2];
  temp[0] = (uint8_t) 0xFF & (data >> 8); //high byte is stored first
 80039e6:	1d3b      	adds	r3, r7, #4
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	b2da      	uxtb	r2, r3
 80039f0:	210c      	movs	r1, #12
 80039f2:	187b      	adds	r3, r7, r1
 80039f4:	701a      	strb	r2, [r3, #0]
  temp[1] = (uint8_t) (0xFF & data);      //low byte is stored second
 80039f6:	1d3b      	adds	r3, r7, #4
 80039f8:	881b      	ldrh	r3, [r3, #0]
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	187b      	adds	r3, r7, r1
 80039fe:	705a      	strb	r2, [r3, #1]

  return HAL_I2C_Mem_Write(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, temp, 2, HAL_MAX_DELAY);
 8003a00:	1dfb      	adds	r3, r7, #7
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	4808      	ldr	r0, [pc, #32]	; (8003a28 <VCNL4010_write16+0x54>)
 8003a08:	2301      	movs	r3, #1
 8003a0a:	425b      	negs	r3, r3
 8003a0c:	9302      	str	r3, [sp, #8]
 8003a0e:	2302      	movs	r3, #2
 8003a10:	9301      	str	r3, [sp, #4]
 8003a12:	187b      	adds	r3, r7, r1
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	2301      	movs	r3, #1
 8003a18:	2126      	movs	r1, #38	; 0x26
 8003a1a:	f000 fc1b 	bl	8004254 <HAL_I2C_Mem_Write>
 8003a1e:	0003      	movs	r3, r0

}
 8003a20:	0018      	movs	r0, r3
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b004      	add	sp, #16
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	200000e4 	.word	0x200000e4

08003a2c <VCNL4010_read8>:

uint8_t VCNL4010_read8(uint8_t subAddress){
 8003a2c:	b590      	push	{r4, r7, lr}
 8003a2e:	b089      	sub	sp, #36	; 0x24
 8003a30:	af04      	add	r7, sp, #16
 8003a32:	0002      	movs	r2, r0
 8003a34:	1dfb      	adds	r3, r7, #7
 8003a36:	701a      	strb	r2, [r3, #0]

	uint8_t data;
	HAL_I2C_Mem_Read(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8003a38:	1dfb      	adds	r3, r7, #7
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	4809      	ldr	r0, [pc, #36]	; (8003a64 <VCNL4010_read8+0x38>)
 8003a40:	2301      	movs	r3, #1
 8003a42:	425b      	negs	r3, r3
 8003a44:	9302      	str	r3, [sp, #8]
 8003a46:	2301      	movs	r3, #1
 8003a48:	9301      	str	r3, [sp, #4]
 8003a4a:	240f      	movs	r4, #15
 8003a4c:	193b      	adds	r3, r7, r4
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	2301      	movs	r3, #1
 8003a52:	2126      	movs	r1, #38	; 0x26
 8003a54:	f000 fd2c 	bl	80044b0 <HAL_I2C_Mem_Read>
	return ((uint8_t) data);
 8003a58:	193b      	adds	r3, r7, r4
 8003a5a:	781b      	ldrb	r3, [r3, #0]
}
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b005      	add	sp, #20
 8003a62:	bd90      	pop	{r4, r7, pc}
 8003a64:	200000e4 	.word	0x200000e4

08003a68 <VCNL4010_read16>:

uint16_t VCNL4010_read16(uint8_t subAddress){
 8003a68:	b590      	push	{r4, r7, lr}
 8003a6a:	b089      	sub	sp, #36	; 0x24
 8003a6c:	af04      	add	r7, sp, #16
 8003a6e:	0002      	movs	r2, r0
 8003a70:	1dfb      	adds	r3, r7, #7
 8003a72:	701a      	strb	r2, [r3, #0]

	uint8_t data[2];
	HAL_I2C_Mem_Read(&I2C, (VCNL4010_I2CADDR_DEFAULT << 1), subAddress, I2C_MEMADD_SIZE_8BIT, data, 2, HAL_MAX_DELAY);
 8003a74:	1dfb      	adds	r3, r7, #7
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	480e      	ldr	r0, [pc, #56]	; (8003ab4 <VCNL4010_read16+0x4c>)
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	425b      	negs	r3, r3
 8003a80:	9302      	str	r3, [sp, #8]
 8003a82:	2302      	movs	r3, #2
 8003a84:	9301      	str	r3, [sp, #4]
 8003a86:	240c      	movs	r4, #12
 8003a88:	193b      	adds	r3, r7, r4
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	2126      	movs	r1, #38	; 0x26
 8003a90:	f000 fd0e 	bl	80044b0 <HAL_I2C_Mem_Read>
	return ((uint16_t) data[0] << 8) | data[1];
 8003a94:	0021      	movs	r1, r4
 8003a96:	187b      	adds	r3, r7, r1
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	b21a      	sxth	r2, r3
 8003a9e:	187b      	adds	r3, r7, r1
 8003aa0:	785b      	ldrb	r3, [r3, #1]
 8003aa2:	b21b      	sxth	r3, r3
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	b21b      	sxth	r3, r3
 8003aa8:	b29b      	uxth	r3, r3
}
 8003aaa:	0018      	movs	r0, r3
 8003aac:	46bd      	mov	sp, r7
 8003aae:	b005      	add	sp, #20
 8003ab0:	bd90      	pop	{r4, r7, pc}
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	200000e4 	.word	0x200000e4

08003ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003ab8:	480d      	ldr	r0, [pc, #52]	; (8003af0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003aba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003abc:	480d      	ldr	r0, [pc, #52]	; (8003af4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003abe:	490e      	ldr	r1, [pc, #56]	; (8003af8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ac0:	4a0e      	ldr	r2, [pc, #56]	; (8003afc <LoopForever+0xe>)
  movs r3, #0
 8003ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ac4:	e002      	b.n	8003acc <LoopCopyDataInit>

08003ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aca:	3304      	adds	r3, #4

08003acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ad0:	d3f9      	bcc.n	8003ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ad2:	4a0b      	ldr	r2, [pc, #44]	; (8003b00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ad4:	4c0b      	ldr	r4, [pc, #44]	; (8003b04 <LoopForever+0x16>)
  movs r3, #0
 8003ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ad8:	e001      	b.n	8003ade <LoopFillZerobss>

08003ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003adc:	3204      	adds	r2, #4

08003ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ae0:	d3fb      	bcc.n	8003ada <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003ae2:	f7ff fdad 	bl	8003640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ae6:	f002 ff9d 	bl	8006a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003aea:	f7ff fa43 	bl	8002f74 <main>

08003aee <LoopForever>:

LoopForever:
    b LoopForever
 8003aee:	e7fe      	b.n	8003aee <LoopForever>
  ldr   r0, =_estack
 8003af0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003af8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8003afc:	08006fb8 	.word	0x08006fb8
  ldr r2, =_sbss
 8003b00:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8003b04:	20000210 	.word	0x20000210

08003b08 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b08:	e7fe      	b.n	8003b08 <ADC1_COMP_IRQHandler>
	...

08003b0c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b12:	1dfb      	adds	r3, r7, #7
 8003b14:	2200      	movs	r2, #0
 8003b16:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003b18:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <HAL_Init+0x3c>)
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <HAL_Init+0x3c>)
 8003b1e:	2140      	movs	r1, #64	; 0x40
 8003b20:	430a      	orrs	r2, r1
 8003b22:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b24:	2000      	movs	r0, #0
 8003b26:	f000 f811 	bl	8003b4c <HAL_InitTick>
 8003b2a:	1e03      	subs	r3, r0, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003b2e:	1dfb      	adds	r3, r7, #7
 8003b30:	2201      	movs	r2, #1
 8003b32:	701a      	strb	r2, [r3, #0]
 8003b34:	e001      	b.n	8003b3a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b36:	f7ff fc15 	bl	8003364 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b3a:	1dfb      	adds	r3, r7, #7
 8003b3c:	781b      	ldrb	r3, [r3, #0]
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	40022000 	.word	0x40022000

08003b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b4c:	b590      	push	{r4, r7, lr}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b54:	4b14      	ldr	r3, [pc, #80]	; (8003ba8 <HAL_InitTick+0x5c>)
 8003b56:	681c      	ldr	r4, [r3, #0]
 8003b58:	4b14      	ldr	r3, [pc, #80]	; (8003bac <HAL_InitTick+0x60>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	0019      	movs	r1, r3
 8003b5e:	23fa      	movs	r3, #250	; 0xfa
 8003b60:	0098      	lsls	r0, r3, #2
 8003b62:	f7fc fad1 	bl	8000108 <__udivsi3>
 8003b66:	0003      	movs	r3, r0
 8003b68:	0019      	movs	r1, r3
 8003b6a:	0020      	movs	r0, r4
 8003b6c:	f7fc facc 	bl	8000108 <__udivsi3>
 8003b70:	0003      	movs	r3, r0
 8003b72:	0018      	movs	r0, r3
 8003b74:	f000 f92f 	bl	8003dd6 <HAL_SYSTICK_Config>
 8003b78:	1e03      	subs	r3, r0, #0
 8003b7a:	d001      	beq.n	8003b80 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e00f      	b.n	8003ba0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d80b      	bhi.n	8003b9e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	2301      	movs	r3, #1
 8003b8a:	425b      	negs	r3, r3
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f000 f8fc 	bl	8003d8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b94:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <HAL_InitTick+0x64>)
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	e000      	b.n	8003ba0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
}
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	b003      	add	sp, #12
 8003ba6:	bd90      	pop	{r4, r7, pc}
 8003ba8:	20000014 	.word	0x20000014
 8003bac:	2000001c 	.word	0x2000001c
 8003bb0:	20000018 	.word	0x20000018

08003bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bb8:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <HAL_IncTick+0x1c>)
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	001a      	movs	r2, r3
 8003bbe:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_IncTick+0x20>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	18d2      	adds	r2, r2, r3
 8003bc4:	4b03      	ldr	r3, [pc, #12]	; (8003bd4 <HAL_IncTick+0x20>)
 8003bc6:	601a      	str	r2, [r3, #0]
}
 8003bc8:	46c0      	nop			; (mov r8, r8)
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	2000001c 	.word	0x2000001c
 8003bd4:	200001fc 	.word	0x200001fc

08003bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  return uwTick;
 8003bdc:	4b02      	ldr	r3, [pc, #8]	; (8003be8 <HAL_GetTick+0x10>)
 8003bde:	681b      	ldr	r3, [r3, #0]
}
 8003be0:	0018      	movs	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	200001fc 	.word	0x200001fc

08003bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf4:	f7ff fff0 	bl	8003bd8 <HAL_GetTick>
 8003bf8:	0003      	movs	r3, r0
 8003bfa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3301      	adds	r3, #1
 8003c04:	d005      	beq.n	8003c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c06:	4b0a      	ldr	r3, [pc, #40]	; (8003c30 <HAL_Delay+0x44>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	001a      	movs	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	189b      	adds	r3, r3, r2
 8003c10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c12:	46c0      	nop			; (mov r8, r8)
 8003c14:	f7ff ffe0 	bl	8003bd8 <HAL_GetTick>
 8003c18:	0002      	movs	r2, r0
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d8f7      	bhi.n	8003c14 <HAL_Delay+0x28>
  {
  }
}
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	46c0      	nop			; (mov r8, r8)
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	b004      	add	sp, #16
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	2000001c 	.word	0x2000001c

08003c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	0002      	movs	r2, r0
 8003c3c:	1dfb      	adds	r3, r7, #7
 8003c3e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c40:	1dfb      	adds	r3, r7, #7
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b7f      	cmp	r3, #127	; 0x7f
 8003c46:	d809      	bhi.n	8003c5c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c48:	1dfb      	adds	r3, r7, #7
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	001a      	movs	r2, r3
 8003c4e:	231f      	movs	r3, #31
 8003c50:	401a      	ands	r2, r3
 8003c52:	4b04      	ldr	r3, [pc, #16]	; (8003c64 <__NVIC_EnableIRQ+0x30>)
 8003c54:	2101      	movs	r1, #1
 8003c56:	4091      	lsls	r1, r2
 8003c58:	000a      	movs	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]
  }
}
 8003c5c:	46c0      	nop			; (mov r8, r8)
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	b002      	add	sp, #8
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	e000e100 	.word	0xe000e100

08003c68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	0002      	movs	r2, r0
 8003c70:	6039      	str	r1, [r7, #0]
 8003c72:	1dfb      	adds	r3, r7, #7
 8003c74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c76:	1dfb      	adds	r3, r7, #7
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b7f      	cmp	r3, #127	; 0x7f
 8003c7c:	d828      	bhi.n	8003cd0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c7e:	4a2f      	ldr	r2, [pc, #188]	; (8003d3c <__NVIC_SetPriority+0xd4>)
 8003c80:	1dfb      	adds	r3, r7, #7
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	b25b      	sxtb	r3, r3
 8003c86:	089b      	lsrs	r3, r3, #2
 8003c88:	33c0      	adds	r3, #192	; 0xc0
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	589b      	ldr	r3, [r3, r2]
 8003c8e:	1dfa      	adds	r2, r7, #7
 8003c90:	7812      	ldrb	r2, [r2, #0]
 8003c92:	0011      	movs	r1, r2
 8003c94:	2203      	movs	r2, #3
 8003c96:	400a      	ands	r2, r1
 8003c98:	00d2      	lsls	r2, r2, #3
 8003c9a:	21ff      	movs	r1, #255	; 0xff
 8003c9c:	4091      	lsls	r1, r2
 8003c9e:	000a      	movs	r2, r1
 8003ca0:	43d2      	mvns	r2, r2
 8003ca2:	401a      	ands	r2, r3
 8003ca4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	019b      	lsls	r3, r3, #6
 8003caa:	22ff      	movs	r2, #255	; 0xff
 8003cac:	401a      	ands	r2, r3
 8003cae:	1dfb      	adds	r3, r7, #7
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	4003      	ands	r3, r0
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cbc:	481f      	ldr	r0, [pc, #124]	; (8003d3c <__NVIC_SetPriority+0xd4>)
 8003cbe:	1dfb      	adds	r3, r7, #7
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	b25b      	sxtb	r3, r3
 8003cc4:	089b      	lsrs	r3, r3, #2
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	33c0      	adds	r3, #192	; 0xc0
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003cce:	e031      	b.n	8003d34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cd0:	4a1b      	ldr	r2, [pc, #108]	; (8003d40 <__NVIC_SetPriority+0xd8>)
 8003cd2:	1dfb      	adds	r3, r7, #7
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	0019      	movs	r1, r3
 8003cd8:	230f      	movs	r3, #15
 8003cda:	400b      	ands	r3, r1
 8003cdc:	3b08      	subs	r3, #8
 8003cde:	089b      	lsrs	r3, r3, #2
 8003ce0:	3306      	adds	r3, #6
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	18d3      	adds	r3, r2, r3
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	1dfa      	adds	r2, r7, #7
 8003cec:	7812      	ldrb	r2, [r2, #0]
 8003cee:	0011      	movs	r1, r2
 8003cf0:	2203      	movs	r2, #3
 8003cf2:	400a      	ands	r2, r1
 8003cf4:	00d2      	lsls	r2, r2, #3
 8003cf6:	21ff      	movs	r1, #255	; 0xff
 8003cf8:	4091      	lsls	r1, r2
 8003cfa:	000a      	movs	r2, r1
 8003cfc:	43d2      	mvns	r2, r2
 8003cfe:	401a      	ands	r2, r3
 8003d00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	019b      	lsls	r3, r3, #6
 8003d06:	22ff      	movs	r2, #255	; 0xff
 8003d08:	401a      	ands	r2, r3
 8003d0a:	1dfb      	adds	r3, r7, #7
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	0018      	movs	r0, r3
 8003d10:	2303      	movs	r3, #3
 8003d12:	4003      	ands	r3, r0
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d18:	4809      	ldr	r0, [pc, #36]	; (8003d40 <__NVIC_SetPriority+0xd8>)
 8003d1a:	1dfb      	adds	r3, r7, #7
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	001c      	movs	r4, r3
 8003d20:	230f      	movs	r3, #15
 8003d22:	4023      	ands	r3, r4
 8003d24:	3b08      	subs	r3, #8
 8003d26:	089b      	lsrs	r3, r3, #2
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	3306      	adds	r3, #6
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	18c3      	adds	r3, r0, r3
 8003d30:	3304      	adds	r3, #4
 8003d32:	601a      	str	r2, [r3, #0]
}
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b003      	add	sp, #12
 8003d3a:	bd90      	pop	{r4, r7, pc}
 8003d3c:	e000e100 	.word	0xe000e100
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	1e5a      	subs	r2, r3, #1
 8003d50:	2380      	movs	r3, #128	; 0x80
 8003d52:	045b      	lsls	r3, r3, #17
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d301      	bcc.n	8003d5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e010      	b.n	8003d7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d5c:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <SysTick_Config+0x44>)
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	3a01      	subs	r2, #1
 8003d62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d64:	2301      	movs	r3, #1
 8003d66:	425b      	negs	r3, r3
 8003d68:	2103      	movs	r1, #3
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	f7ff ff7c 	bl	8003c68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d70:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <SysTick_Config+0x44>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d76:	4b04      	ldr	r3, [pc, #16]	; (8003d88 <SysTick_Config+0x44>)
 8003d78:	2207      	movs	r2, #7
 8003d7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b002      	add	sp, #8
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	e000e010 	.word	0xe000e010

08003d8c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60b9      	str	r1, [r7, #8]
 8003d94:	607a      	str	r2, [r7, #4]
 8003d96:	210f      	movs	r1, #15
 8003d98:	187b      	adds	r3, r7, r1
 8003d9a:	1c02      	adds	r2, r0, #0
 8003d9c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	187b      	adds	r3, r7, r1
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	b25b      	sxtb	r3, r3
 8003da6:	0011      	movs	r1, r2
 8003da8:	0018      	movs	r0, r3
 8003daa:	f7ff ff5d 	bl	8003c68 <__NVIC_SetPriority>
}
 8003dae:	46c0      	nop			; (mov r8, r8)
 8003db0:	46bd      	mov	sp, r7
 8003db2:	b004      	add	sp, #16
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b082      	sub	sp, #8
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	0002      	movs	r2, r0
 8003dbe:	1dfb      	adds	r3, r7, #7
 8003dc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dc2:	1dfb      	adds	r3, r7, #7
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	b25b      	sxtb	r3, r3
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f7ff ff33 	bl	8003c34 <__NVIC_EnableIRQ>
}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	b002      	add	sp, #8
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b082      	sub	sp, #8
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	0018      	movs	r0, r3
 8003de2:	f7ff ffaf 	bl	8003d44 <SysTick_Config>
 8003de6:	0003      	movs	r3, r0
}
 8003de8:	0018      	movs	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	b002      	add	sp, #8
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003e06:	e14f      	b.n	80040a8 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2101      	movs	r1, #1
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4091      	lsls	r1, r2
 8003e12:	000a      	movs	r2, r1
 8003e14:	4013      	ands	r3, r2
 8003e16:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d100      	bne.n	8003e20 <HAL_GPIO_Init+0x30>
 8003e1e:	e140      	b.n	80040a2 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d00b      	beq.n	8003e40 <HAL_GPIO_Init+0x50>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d007      	beq.n	8003e40 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e34:	2b11      	cmp	r3, #17
 8003e36:	d003      	beq.n	8003e40 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2b12      	cmp	r3, #18
 8003e3e:	d130      	bne.n	8003ea2 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	409a      	lsls	r2, r3
 8003e4e:	0013      	movs	r3, r2
 8003e50:	43da      	mvns	r2, r3
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	4013      	ands	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	409a      	lsls	r2, r3
 8003e62:	0013      	movs	r3, r2
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e76:	2201      	movs	r2, #1
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	409a      	lsls	r2, r3
 8003e7c:	0013      	movs	r3, r2
 8003e7e:	43da      	mvns	r2, r3
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	4013      	ands	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	091b      	lsrs	r3, r3, #4
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	401a      	ands	r2, r3
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	409a      	lsls	r2, r3
 8003e94:	0013      	movs	r3, r2
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	2203      	movs	r2, #3
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	0013      	movs	r3, r2
 8003eb2:	43da      	mvns	r2, r3
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	409a      	lsls	r2, r3
 8003ec4:	0013      	movs	r3, r2
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d003      	beq.n	8003ee2 <HAL_GPIO_Init+0xf2>
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b12      	cmp	r3, #18
 8003ee0:	d123      	bne.n	8003f2a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	08da      	lsrs	r2, r3, #3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3208      	adds	r2, #8
 8003eea:	0092      	lsls	r2, r2, #2
 8003eec:	58d3      	ldr	r3, [r2, r3]
 8003eee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	2207      	movs	r2, #7
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	220f      	movs	r2, #15
 8003efa:	409a      	lsls	r2, r3
 8003efc:	0013      	movs	r3, r2
 8003efe:	43da      	mvns	r2, r3
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4013      	ands	r3, r2
 8003f04:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	691a      	ldr	r2, [r3, #16]
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2107      	movs	r1, #7
 8003f0e:	400b      	ands	r3, r1
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	409a      	lsls	r2, r3
 8003f14:	0013      	movs	r3, r2
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	08da      	lsrs	r2, r3, #3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3208      	adds	r2, #8
 8003f24:	0092      	lsls	r2, r2, #2
 8003f26:	6939      	ldr	r1, [r7, #16]
 8003f28:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	005b      	lsls	r3, r3, #1
 8003f34:	2203      	movs	r2, #3
 8003f36:	409a      	lsls	r2, r3
 8003f38:	0013      	movs	r3, r2
 8003f3a:	43da      	mvns	r2, r3
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2203      	movs	r2, #3
 8003f48:	401a      	ands	r2, r3
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	409a      	lsls	r2, r3
 8003f50:	0013      	movs	r3, r2
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685a      	ldr	r2, [r3, #4]
 8003f62:	2380      	movs	r3, #128	; 0x80
 8003f64:	055b      	lsls	r3, r3, #21
 8003f66:	4013      	ands	r3, r2
 8003f68:	d100      	bne.n	8003f6c <HAL_GPIO_Init+0x17c>
 8003f6a:	e09a      	b.n	80040a2 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f6c:	4b54      	ldr	r3, [pc, #336]	; (80040c0 <HAL_GPIO_Init+0x2d0>)
 8003f6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f70:	4b53      	ldr	r3, [pc, #332]	; (80040c0 <HAL_GPIO_Init+0x2d0>)
 8003f72:	2101      	movs	r1, #1
 8003f74:	430a      	orrs	r2, r1
 8003f76:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f78:	4a52      	ldr	r2, [pc, #328]	; (80040c4 <HAL_GPIO_Init+0x2d4>)
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	089b      	lsrs	r3, r3, #2
 8003f7e:	3302      	adds	r3, #2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	589b      	ldr	r3, [r3, r2]
 8003f84:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2203      	movs	r2, #3
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	220f      	movs	r2, #15
 8003f90:	409a      	lsls	r2, r3
 8003f92:	0013      	movs	r3, r2
 8003f94:	43da      	mvns	r2, r3
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	23a0      	movs	r3, #160	; 0xa0
 8003fa0:	05db      	lsls	r3, r3, #23
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d019      	beq.n	8003fda <HAL_GPIO_Init+0x1ea>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a47      	ldr	r2, [pc, #284]	; (80040c8 <HAL_GPIO_Init+0x2d8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d013      	beq.n	8003fd6 <HAL_GPIO_Init+0x1e6>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a46      	ldr	r2, [pc, #280]	; (80040cc <HAL_GPIO_Init+0x2dc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d00d      	beq.n	8003fd2 <HAL_GPIO_Init+0x1e2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a45      	ldr	r2, [pc, #276]	; (80040d0 <HAL_GPIO_Init+0x2e0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d007      	beq.n	8003fce <HAL_GPIO_Init+0x1de>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a44      	ldr	r2, [pc, #272]	; (80040d4 <HAL_GPIO_Init+0x2e4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d101      	bne.n	8003fca <HAL_GPIO_Init+0x1da>
 8003fc6:	2305      	movs	r3, #5
 8003fc8:	e008      	b.n	8003fdc <HAL_GPIO_Init+0x1ec>
 8003fca:	2306      	movs	r3, #6
 8003fcc:	e006      	b.n	8003fdc <HAL_GPIO_Init+0x1ec>
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e004      	b.n	8003fdc <HAL_GPIO_Init+0x1ec>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e002      	b.n	8003fdc <HAL_GPIO_Init+0x1ec>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e000      	b.n	8003fdc <HAL_GPIO_Init+0x1ec>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	2103      	movs	r1, #3
 8003fe0:	400a      	ands	r2, r1
 8003fe2:	0092      	lsls	r2, r2, #2
 8003fe4:	4093      	lsls	r3, r2
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fec:	4935      	ldr	r1, [pc, #212]	; (80040c4 <HAL_GPIO_Init+0x2d4>)
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	089b      	lsrs	r3, r3, #2
 8003ff2:	3302      	adds	r3, #2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ffa:	4b37      	ldr	r3, [pc, #220]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	43da      	mvns	r2, r3
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	4013      	ands	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	2380      	movs	r3, #128	; 0x80
 8004010:	025b      	lsls	r3, r3, #9
 8004012:	4013      	ands	r3, r2
 8004014:	d003      	beq.n	800401e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800401e:	4b2e      	ldr	r3, [pc, #184]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004024:	4b2c      	ldr	r3, [pc, #176]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	43da      	mvns	r2, r3
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	4013      	ands	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	029b      	lsls	r3, r3, #10
 800403c:	4013      	ands	r3, r2
 800403e:	d003      	beq.n	8004048 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	4313      	orrs	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004048:	4b23      	ldr	r3, [pc, #140]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800404e:	4b22      	ldr	r3, [pc, #136]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	43da      	mvns	r2, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4013      	ands	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	2380      	movs	r3, #128	; 0x80
 8004064:	035b      	lsls	r3, r3, #13
 8004066:	4013      	ands	r3, r2
 8004068:	d003      	beq.n	8004072 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004072:	4b19      	ldr	r3, [pc, #100]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004078:	4b17      	ldr	r3, [pc, #92]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	43da      	mvns	r2, r3
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4013      	ands	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	2380      	movs	r3, #128	; 0x80
 800408e:	039b      	lsls	r3, r3, #14
 8004090:	4013      	ands	r3, r2
 8004092:	d003      	beq.n	800409c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800409c:	4b0e      	ldr	r3, [pc, #56]	; (80040d8 <HAL_GPIO_Init+0x2e8>)
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	3301      	adds	r3, #1
 80040a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	40da      	lsrs	r2, r3
 80040b0:	1e13      	subs	r3, r2, #0
 80040b2:	d000      	beq.n	80040b6 <HAL_GPIO_Init+0x2c6>
 80040b4:	e6a8      	b.n	8003e08 <HAL_GPIO_Init+0x18>
  }
}
 80040b6:	46c0      	nop			; (mov r8, r8)
 80040b8:	46c0      	nop			; (mov r8, r8)
 80040ba:	46bd      	mov	sp, r7
 80040bc:	b006      	add	sp, #24
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40021000 	.word	0x40021000
 80040c4:	40010000 	.word	0x40010000
 80040c8:	50000400 	.word	0x50000400
 80040cc:	50000800 	.word	0x50000800
 80040d0:	50000c00 	.word	0x50000c00
 80040d4:	50001c00 	.word	0x50001c00
 80040d8:	40010400 	.word	0x40010400

080040dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	0002      	movs	r2, r0
 80040e4:	1dbb      	adds	r3, r7, #6
 80040e6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80040e8:	4b09      	ldr	r3, [pc, #36]	; (8004110 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80040ea:	695b      	ldr	r3, [r3, #20]
 80040ec:	1dba      	adds	r2, r7, #6
 80040ee:	8812      	ldrh	r2, [r2, #0]
 80040f0:	4013      	ands	r3, r2
 80040f2:	d008      	beq.n	8004106 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040f4:	4b06      	ldr	r3, [pc, #24]	; (8004110 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80040f6:	1dba      	adds	r2, r7, #6
 80040f8:	8812      	ldrh	r2, [r2, #0]
 80040fa:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040fc:	1dbb      	adds	r3, r7, #6
 80040fe:	881b      	ldrh	r3, [r3, #0]
 8004100:	0018      	movs	r0, r3
 8004102:	f000 f807 	bl	8004114 <HAL_GPIO_EXTI_Callback>
  }
}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	46bd      	mov	sp, r7
 800410a:	b002      	add	sp, #8
 800410c:	bd80      	pop	{r7, pc}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	40010400 	.word	0x40010400

08004114 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	0002      	movs	r2, r0
 800411c:	1dbb      	adds	r3, r7, #6
 800411e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004120:	46c0      	nop			; (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}

08004128 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e082      	b.n	8004240 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2241      	movs	r2, #65	; 0x41
 800413e:	5c9b      	ldrb	r3, [r3, r2]
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d107      	bne.n	8004156 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2240      	movs	r2, #64	; 0x40
 800414a:	2100      	movs	r1, #0
 800414c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	0018      	movs	r0, r3
 8004152:	f7fe fec9 	bl	8002ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2241      	movs	r2, #65	; 0x41
 800415a:	2124      	movs	r1, #36	; 0x24
 800415c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2101      	movs	r1, #1
 800416a:	438a      	bics	r2, r1
 800416c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4934      	ldr	r1, [pc, #208]	; (8004248 <HAL_I2C_Init+0x120>)
 8004178:	400a      	ands	r2, r1
 800417a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4931      	ldr	r1, [pc, #196]	; (800424c <HAL_I2C_Init+0x124>)
 8004188:	400a      	ands	r2, r1
 800418a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d108      	bne.n	80041a6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2180      	movs	r1, #128	; 0x80
 800419e:	0209      	lsls	r1, r1, #8
 80041a0:	430a      	orrs	r2, r1
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	e007      	b.n	80041b6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2184      	movs	r1, #132	; 0x84
 80041b0:	0209      	lsls	r1, r1, #8
 80041b2:	430a      	orrs	r2, r1
 80041b4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d104      	bne.n	80041c8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2280      	movs	r2, #128	; 0x80
 80041c4:	0112      	lsls	r2, r2, #4
 80041c6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	491f      	ldr	r1, [pc, #124]	; (8004250 <HAL_I2C_Init+0x128>)
 80041d4:	430a      	orrs	r2, r1
 80041d6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	491a      	ldr	r1, [pc, #104]	; (800424c <HAL_I2C_Init+0x124>)
 80041e4:	400a      	ands	r2, r1
 80041e6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	691a      	ldr	r2, [r3, #16]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	431a      	orrs	r2, r3
 80041f2:	0011      	movs	r1, r2
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	021a      	lsls	r2, r3, #8
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	69d9      	ldr	r1, [r3, #28]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1a      	ldr	r2, [r3, #32]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2101      	movs	r1, #1
 800421e:	430a      	orrs	r2, r1
 8004220:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2241      	movs	r2, #65	; 0x41
 800422c:	2120      	movs	r1, #32
 800422e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2242      	movs	r2, #66	; 0x42
 800423a:	2100      	movs	r1, #0
 800423c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	0018      	movs	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	b002      	add	sp, #8
 8004246:	bd80      	pop	{r7, pc}
 8004248:	f0ffffff 	.word	0xf0ffffff
 800424c:	ffff7fff 	.word	0xffff7fff
 8004250:	02008000 	.word	0x02008000

08004254 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004254:	b590      	push	{r4, r7, lr}
 8004256:	b089      	sub	sp, #36	; 0x24
 8004258:	af02      	add	r7, sp, #8
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	000c      	movs	r4, r1
 800425e:	0010      	movs	r0, r2
 8004260:	0019      	movs	r1, r3
 8004262:	230a      	movs	r3, #10
 8004264:	18fb      	adds	r3, r7, r3
 8004266:	1c22      	adds	r2, r4, #0
 8004268:	801a      	strh	r2, [r3, #0]
 800426a:	2308      	movs	r3, #8
 800426c:	18fb      	adds	r3, r7, r3
 800426e:	1c02      	adds	r2, r0, #0
 8004270:	801a      	strh	r2, [r3, #0]
 8004272:	1dbb      	adds	r3, r7, #6
 8004274:	1c0a      	adds	r2, r1, #0
 8004276:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2241      	movs	r2, #65	; 0x41
 800427c:	5c9b      	ldrb	r3, [r3, r2]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b20      	cmp	r3, #32
 8004282:	d000      	beq.n	8004286 <HAL_I2C_Mem_Write+0x32>
 8004284:	e10c      	b.n	80044a0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004288:	2b00      	cmp	r3, #0
 800428a:	d004      	beq.n	8004296 <HAL_I2C_Mem_Write+0x42>
 800428c:	232c      	movs	r3, #44	; 0x2c
 800428e:	18fb      	adds	r3, r7, r3
 8004290:	881b      	ldrh	r3, [r3, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d105      	bne.n	80042a2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2280      	movs	r2, #128	; 0x80
 800429a:	0092      	lsls	r2, r2, #2
 800429c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e0ff      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2240      	movs	r2, #64	; 0x40
 80042a6:	5c9b      	ldrb	r3, [r3, r2]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_I2C_Mem_Write+0x5c>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e0f8      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2240      	movs	r2, #64	; 0x40
 80042b4:	2101      	movs	r1, #1
 80042b6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042b8:	f7ff fc8e 	bl	8003bd8 <HAL_GetTick>
 80042bc:	0003      	movs	r3, r0
 80042be:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042c0:	2380      	movs	r3, #128	; 0x80
 80042c2:	0219      	lsls	r1, r3, #8
 80042c4:	68f8      	ldr	r0, [r7, #12]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	2319      	movs	r3, #25
 80042cc:	2201      	movs	r2, #1
 80042ce:	f000 fb0b 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 80042d2:	1e03      	subs	r3, r0, #0
 80042d4:	d001      	beq.n	80042da <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e0e3      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2241      	movs	r2, #65	; 0x41
 80042de:	2121      	movs	r1, #33	; 0x21
 80042e0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2242      	movs	r2, #66	; 0x42
 80042e6:	2140      	movs	r1, #64	; 0x40
 80042e8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	222c      	movs	r2, #44	; 0x2c
 80042fa:	18ba      	adds	r2, r7, r2
 80042fc:	8812      	ldrh	r2, [r2, #0]
 80042fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004306:	1dbb      	adds	r3, r7, #6
 8004308:	881c      	ldrh	r4, [r3, #0]
 800430a:	2308      	movs	r3, #8
 800430c:	18fb      	adds	r3, r7, r3
 800430e:	881a      	ldrh	r2, [r3, #0]
 8004310:	230a      	movs	r3, #10
 8004312:	18fb      	adds	r3, r7, r3
 8004314:	8819      	ldrh	r1, [r3, #0]
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	0023      	movs	r3, r4
 8004322:	f000 f9f9 	bl	8004718 <I2C_RequestMemoryWrite>
 8004326:	1e03      	subs	r3, r0, #0
 8004328:	d005      	beq.n	8004336 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2240      	movs	r2, #64	; 0x40
 800432e:	2100      	movs	r1, #0
 8004330:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e0b5      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800433a:	b29b      	uxth	r3, r3
 800433c:	2bff      	cmp	r3, #255	; 0xff
 800433e:	d911      	bls.n	8004364 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	22ff      	movs	r2, #255	; 0xff
 8004344:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800434a:	b2da      	uxtb	r2, r3
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	045c      	lsls	r4, r3, #17
 8004350:	230a      	movs	r3, #10
 8004352:	18fb      	adds	r3, r7, r3
 8004354:	8819      	ldrh	r1, [r3, #0]
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	2300      	movs	r3, #0
 800435a:	9300      	str	r3, [sp, #0]
 800435c:	0023      	movs	r3, r4
 800435e:	f000 fbe3 	bl	8004b28 <I2C_TransferConfig>
 8004362:	e012      	b.n	800438a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004372:	b2da      	uxtb	r2, r3
 8004374:	2380      	movs	r3, #128	; 0x80
 8004376:	049c      	lsls	r4, r3, #18
 8004378:	230a      	movs	r3, #10
 800437a:	18fb      	adds	r3, r7, r3
 800437c:	8819      	ldrh	r1, [r3, #0]
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	2300      	movs	r3, #0
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	0023      	movs	r3, r4
 8004386:	f000 fbcf 	bl	8004b28 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	0018      	movs	r0, r3
 8004392:	f000 fae8 	bl	8004966 <I2C_WaitOnTXISFlagUntilTimeout>
 8004396:	1e03      	subs	r3, r0, #0
 8004398:	d001      	beq.n	800439e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e081      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a2:	781a      	ldrb	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	3b01      	subs	r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d03a      	beq.n	800444e <HAL_I2C_Mem_Write+0x1fa>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d136      	bne.n	800444e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	0013      	movs	r3, r2
 80043ea:	2200      	movs	r2, #0
 80043ec:	2180      	movs	r1, #128	; 0x80
 80043ee:	f000 fa7b 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 80043f2:	1e03      	subs	r3, r0, #0
 80043f4:	d001      	beq.n	80043fa <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e053      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043fe:	b29b      	uxth	r3, r3
 8004400:	2bff      	cmp	r3, #255	; 0xff
 8004402:	d911      	bls.n	8004428 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	22ff      	movs	r2, #255	; 0xff
 8004408:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800440e:	b2da      	uxtb	r2, r3
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	045c      	lsls	r4, r3, #17
 8004414:	230a      	movs	r3, #10
 8004416:	18fb      	adds	r3, r7, r3
 8004418:	8819      	ldrh	r1, [r3, #0]
 800441a:	68f8      	ldr	r0, [r7, #12]
 800441c:	2300      	movs	r3, #0
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	0023      	movs	r3, r4
 8004422:	f000 fb81 	bl	8004b28 <I2C_TransferConfig>
 8004426:	e012      	b.n	800444e <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442c:	b29a      	uxth	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004436:	b2da      	uxtb	r2, r3
 8004438:	2380      	movs	r3, #128	; 0x80
 800443a:	049c      	lsls	r4, r3, #18
 800443c:	230a      	movs	r3, #10
 800443e:	18fb      	adds	r3, r7, r3
 8004440:	8819      	ldrh	r1, [r3, #0]
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	2300      	movs	r3, #0
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	0023      	movs	r3, r4
 800444a:	f000 fb6d 	bl	8004b28 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004452:	b29b      	uxth	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d198      	bne.n	800438a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	0018      	movs	r0, r3
 8004460:	f000 fac0 	bl	80049e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004464:	1e03      	subs	r3, r0, #0
 8004466:	d001      	beq.n	800446c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e01a      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2220      	movs	r2, #32
 8004472:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	490b      	ldr	r1, [pc, #44]	; (80044ac <HAL_I2C_Mem_Write+0x258>)
 8004480:	400a      	ands	r2, r1
 8004482:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2241      	movs	r2, #65	; 0x41
 8004488:	2120      	movs	r1, #32
 800448a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2242      	movs	r2, #66	; 0x42
 8004490:	2100      	movs	r1, #0
 8004492:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2240      	movs	r2, #64	; 0x40
 8004498:	2100      	movs	r1, #0
 800449a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800449c:	2300      	movs	r3, #0
 800449e:	e000      	b.n	80044a2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80044a0:	2302      	movs	r3, #2
  }
}
 80044a2:	0018      	movs	r0, r3
 80044a4:	46bd      	mov	sp, r7
 80044a6:	b007      	add	sp, #28
 80044a8:	bd90      	pop	{r4, r7, pc}
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	fe00e800 	.word	0xfe00e800

080044b0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b0:	b590      	push	{r4, r7, lr}
 80044b2:	b089      	sub	sp, #36	; 0x24
 80044b4:	af02      	add	r7, sp, #8
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	000c      	movs	r4, r1
 80044ba:	0010      	movs	r0, r2
 80044bc:	0019      	movs	r1, r3
 80044be:	230a      	movs	r3, #10
 80044c0:	18fb      	adds	r3, r7, r3
 80044c2:	1c22      	adds	r2, r4, #0
 80044c4:	801a      	strh	r2, [r3, #0]
 80044c6:	2308      	movs	r3, #8
 80044c8:	18fb      	adds	r3, r7, r3
 80044ca:	1c02      	adds	r2, r0, #0
 80044cc:	801a      	strh	r2, [r3, #0]
 80044ce:	1dbb      	adds	r3, r7, #6
 80044d0:	1c0a      	adds	r2, r1, #0
 80044d2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2241      	movs	r2, #65	; 0x41
 80044d8:	5c9b      	ldrb	r3, [r3, r2]
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	2b20      	cmp	r3, #32
 80044de:	d000      	beq.n	80044e2 <HAL_I2C_Mem_Read+0x32>
 80044e0:	e110      	b.n	8004704 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80044e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d004      	beq.n	80044f2 <HAL_I2C_Mem_Read+0x42>
 80044e8:	232c      	movs	r3, #44	; 0x2c
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d105      	bne.n	80044fe <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2280      	movs	r2, #128	; 0x80
 80044f6:	0092      	lsls	r2, r2, #2
 80044f8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e103      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2240      	movs	r2, #64	; 0x40
 8004502:	5c9b      	ldrb	r3, [r3, r2]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d101      	bne.n	800450c <HAL_I2C_Mem_Read+0x5c>
 8004508:	2302      	movs	r3, #2
 800450a:	e0fc      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2240      	movs	r2, #64	; 0x40
 8004510:	2101      	movs	r1, #1
 8004512:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004514:	f7ff fb60 	bl	8003bd8 <HAL_GetTick>
 8004518:	0003      	movs	r3, r0
 800451a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800451c:	2380      	movs	r3, #128	; 0x80
 800451e:	0219      	lsls	r1, r3, #8
 8004520:	68f8      	ldr	r0, [r7, #12]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	2319      	movs	r3, #25
 8004528:	2201      	movs	r2, #1
 800452a:	f000 f9dd 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 800452e:	1e03      	subs	r3, r0, #0
 8004530:	d001      	beq.n	8004536 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e0e7      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2241      	movs	r2, #65	; 0x41
 800453a:	2122      	movs	r1, #34	; 0x22
 800453c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2242      	movs	r2, #66	; 0x42
 8004542:	2140      	movs	r1, #64	; 0x40
 8004544:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004550:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	222c      	movs	r2, #44	; 0x2c
 8004556:	18ba      	adds	r2, r7, r2
 8004558:	8812      	ldrh	r2, [r2, #0]
 800455a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004562:	1dbb      	adds	r3, r7, #6
 8004564:	881c      	ldrh	r4, [r3, #0]
 8004566:	2308      	movs	r3, #8
 8004568:	18fb      	adds	r3, r7, r3
 800456a:	881a      	ldrh	r2, [r3, #0]
 800456c:	230a      	movs	r3, #10
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	8819      	ldrh	r1, [r3, #0]
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	9301      	str	r3, [sp, #4]
 8004578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	0023      	movs	r3, r4
 800457e:	f000 f92f 	bl	80047e0 <I2C_RequestMemoryRead>
 8004582:	1e03      	subs	r3, r0, #0
 8004584:	d005      	beq.n	8004592 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2240      	movs	r2, #64	; 0x40
 800458a:	2100      	movs	r1, #0
 800458c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e0b9      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004596:	b29b      	uxth	r3, r3
 8004598:	2bff      	cmp	r3, #255	; 0xff
 800459a:	d911      	bls.n	80045c0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	22ff      	movs	r2, #255	; 0xff
 80045a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	2380      	movs	r3, #128	; 0x80
 80045aa:	045c      	lsls	r4, r3, #17
 80045ac:	230a      	movs	r3, #10
 80045ae:	18fb      	adds	r3, r7, r3
 80045b0:	8819      	ldrh	r1, [r3, #0]
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	4b56      	ldr	r3, [pc, #344]	; (8004710 <HAL_I2C_Mem_Read+0x260>)
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	0023      	movs	r3, r4
 80045ba:	f000 fab5 	bl	8004b28 <I2C_TransferConfig>
 80045be:	e012      	b.n	80045e6 <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	2380      	movs	r3, #128	; 0x80
 80045d2:	049c      	lsls	r4, r3, #18
 80045d4:	230a      	movs	r3, #10
 80045d6:	18fb      	adds	r3, r7, r3
 80045d8:	8819      	ldrh	r1, [r3, #0]
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	4b4c      	ldr	r3, [pc, #304]	; (8004710 <HAL_I2C_Mem_Read+0x260>)
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	0023      	movs	r3, r4
 80045e2:	f000 faa1 	bl	8004b28 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80045e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	0013      	movs	r3, r2
 80045f0:	2200      	movs	r2, #0
 80045f2:	2104      	movs	r1, #4
 80045f4:	f000 f978 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 80045f8:	1e03      	subs	r3, r0, #0
 80045fa:	d001      	beq.n	8004600 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e082      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460a:	b2d2      	uxtb	r2, r2
 800460c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004628:	b29b      	uxth	r3, r3
 800462a:	3b01      	subs	r3, #1
 800462c:	b29a      	uxth	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004636:	b29b      	uxth	r3, r3
 8004638:	2b00      	cmp	r3, #0
 800463a:	d03a      	beq.n	80046b2 <HAL_I2C_Mem_Read+0x202>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004640:	2b00      	cmp	r3, #0
 8004642:	d136      	bne.n	80046b2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	0013      	movs	r3, r2
 800464e:	2200      	movs	r2, #0
 8004650:	2180      	movs	r1, #128	; 0x80
 8004652:	f000 f949 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 8004656:	1e03      	subs	r3, r0, #0
 8004658:	d001      	beq.n	800465e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e053      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004662:	b29b      	uxth	r3, r3
 8004664:	2bff      	cmp	r3, #255	; 0xff
 8004666:	d911      	bls.n	800468c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	22ff      	movs	r2, #255	; 0xff
 800466c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004672:	b2da      	uxtb	r2, r3
 8004674:	2380      	movs	r3, #128	; 0x80
 8004676:	045c      	lsls	r4, r3, #17
 8004678:	230a      	movs	r3, #10
 800467a:	18fb      	adds	r3, r7, r3
 800467c:	8819      	ldrh	r1, [r3, #0]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	2300      	movs	r3, #0
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	0023      	movs	r3, r4
 8004686:	f000 fa4f 	bl	8004b28 <I2C_TransferConfig>
 800468a:	e012      	b.n	80046b2 <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469a:	b2da      	uxtb	r2, r3
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	049c      	lsls	r4, r3, #18
 80046a0:	230a      	movs	r3, #10
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	8819      	ldrh	r1, [r3, #0]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	2300      	movs	r3, #0
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	0023      	movs	r3, r4
 80046ae:	f000 fa3b 	bl	8004b28 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d194      	bne.n	80045e6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	0018      	movs	r0, r3
 80046c4:	f000 f98e 	bl	80049e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80046c8:	1e03      	subs	r3, r0, #0
 80046ca:	d001      	beq.n	80046d0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e01a      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2220      	movs	r2, #32
 80046d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	490c      	ldr	r1, [pc, #48]	; (8004714 <HAL_I2C_Mem_Read+0x264>)
 80046e4:	400a      	ands	r2, r1
 80046e6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2241      	movs	r2, #65	; 0x41
 80046ec:	2120      	movs	r1, #32
 80046ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2242      	movs	r2, #66	; 0x42
 80046f4:	2100      	movs	r1, #0
 80046f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2240      	movs	r2, #64	; 0x40
 80046fc:	2100      	movs	r1, #0
 80046fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	e000      	b.n	8004706 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8004704:	2302      	movs	r3, #2
  }
}
 8004706:	0018      	movs	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	b007      	add	sp, #28
 800470c:	bd90      	pop	{r4, r7, pc}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	80002400 	.word	0x80002400
 8004714:	fe00e800 	.word	0xfe00e800

08004718 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004718:	b5b0      	push	{r4, r5, r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af02      	add	r7, sp, #8
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	000c      	movs	r4, r1
 8004722:	0010      	movs	r0, r2
 8004724:	0019      	movs	r1, r3
 8004726:	250a      	movs	r5, #10
 8004728:	197b      	adds	r3, r7, r5
 800472a:	1c22      	adds	r2, r4, #0
 800472c:	801a      	strh	r2, [r3, #0]
 800472e:	2308      	movs	r3, #8
 8004730:	18fb      	adds	r3, r7, r3
 8004732:	1c02      	adds	r2, r0, #0
 8004734:	801a      	strh	r2, [r3, #0]
 8004736:	1dbb      	adds	r3, r7, #6
 8004738:	1c0a      	adds	r2, r1, #0
 800473a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800473c:	1dbb      	adds	r3, r7, #6
 800473e:	881b      	ldrh	r3, [r3, #0]
 8004740:	b2da      	uxtb	r2, r3
 8004742:	2380      	movs	r3, #128	; 0x80
 8004744:	045c      	lsls	r4, r3, #17
 8004746:	197b      	adds	r3, r7, r5
 8004748:	8819      	ldrh	r1, [r3, #0]
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	4b23      	ldr	r3, [pc, #140]	; (80047dc <I2C_RequestMemoryWrite+0xc4>)
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	0023      	movs	r3, r4
 8004752:	f000 f9e9 	bl	8004b28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004758:	6a39      	ldr	r1, [r7, #32]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	0018      	movs	r0, r3
 800475e:	f000 f902 	bl	8004966 <I2C_WaitOnTXISFlagUntilTimeout>
 8004762:	1e03      	subs	r3, r0, #0
 8004764:	d001      	beq.n	800476a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e033      	b.n	80047d2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800476a:	1dbb      	adds	r3, r7, #6
 800476c:	881b      	ldrh	r3, [r3, #0]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d107      	bne.n	8004782 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004772:	2308      	movs	r3, #8
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	881b      	ldrh	r3, [r3, #0]
 8004778:	b2da      	uxtb	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	629a      	str	r2, [r3, #40]	; 0x28
 8004780:	e019      	b.n	80047b6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004782:	2308      	movs	r3, #8
 8004784:	18fb      	adds	r3, r7, r3
 8004786:	881b      	ldrh	r3, [r3, #0]
 8004788:	0a1b      	lsrs	r3, r3, #8
 800478a:	b29b      	uxth	r3, r3
 800478c:	b2da      	uxtb	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004796:	6a39      	ldr	r1, [r7, #32]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	0018      	movs	r0, r3
 800479c:	f000 f8e3 	bl	8004966 <I2C_WaitOnTXISFlagUntilTimeout>
 80047a0:	1e03      	subs	r3, r0, #0
 80047a2:	d001      	beq.n	80047a8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e014      	b.n	80047d2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80047a8:	2308      	movs	r3, #8
 80047aa:	18fb      	adds	r3, r7, r3
 80047ac:	881b      	ldrh	r3, [r3, #0]
 80047ae:	b2da      	uxtb	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80047b6:	6a3a      	ldr	r2, [r7, #32]
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	0013      	movs	r3, r2
 80047c0:	2200      	movs	r2, #0
 80047c2:	2180      	movs	r1, #128	; 0x80
 80047c4:	f000 f890 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 80047c8:	1e03      	subs	r3, r0, #0
 80047ca:	d001      	beq.n	80047d0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e000      	b.n	80047d2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	0018      	movs	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b004      	add	sp, #16
 80047d8:	bdb0      	pop	{r4, r5, r7, pc}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	80002000 	.word	0x80002000

080047e0 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047e0:	b5b0      	push	{r4, r5, r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	000c      	movs	r4, r1
 80047ea:	0010      	movs	r0, r2
 80047ec:	0019      	movs	r1, r3
 80047ee:	250a      	movs	r5, #10
 80047f0:	197b      	adds	r3, r7, r5
 80047f2:	1c22      	adds	r2, r4, #0
 80047f4:	801a      	strh	r2, [r3, #0]
 80047f6:	2308      	movs	r3, #8
 80047f8:	18fb      	adds	r3, r7, r3
 80047fa:	1c02      	adds	r2, r0, #0
 80047fc:	801a      	strh	r2, [r3, #0]
 80047fe:	1dbb      	adds	r3, r7, #6
 8004800:	1c0a      	adds	r2, r1, #0
 8004802:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004804:	1dbb      	adds	r3, r7, #6
 8004806:	881b      	ldrh	r3, [r3, #0]
 8004808:	b2da      	uxtb	r2, r3
 800480a:	197b      	adds	r3, r7, r5
 800480c:	8819      	ldrh	r1, [r3, #0]
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	4b23      	ldr	r3, [pc, #140]	; (80048a0 <I2C_RequestMemoryRead+0xc0>)
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	2300      	movs	r3, #0
 8004816:	f000 f987 	bl	8004b28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800481a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800481c:	6a39      	ldr	r1, [r7, #32]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	0018      	movs	r0, r3
 8004822:	f000 f8a0 	bl	8004966 <I2C_WaitOnTXISFlagUntilTimeout>
 8004826:	1e03      	subs	r3, r0, #0
 8004828:	d001      	beq.n	800482e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e033      	b.n	8004896 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800482e:	1dbb      	adds	r3, r7, #6
 8004830:	881b      	ldrh	r3, [r3, #0]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d107      	bne.n	8004846 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004836:	2308      	movs	r3, #8
 8004838:	18fb      	adds	r3, r7, r3
 800483a:	881b      	ldrh	r3, [r3, #0]
 800483c:	b2da      	uxtb	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	629a      	str	r2, [r3, #40]	; 0x28
 8004844:	e019      	b.n	800487a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004846:	2308      	movs	r3, #8
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	881b      	ldrh	r3, [r3, #0]
 800484c:	0a1b      	lsrs	r3, r3, #8
 800484e:	b29b      	uxth	r3, r3
 8004850:	b2da      	uxtb	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800485a:	6a39      	ldr	r1, [r7, #32]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	0018      	movs	r0, r3
 8004860:	f000 f881 	bl	8004966 <I2C_WaitOnTXISFlagUntilTimeout>
 8004864:	1e03      	subs	r3, r0, #0
 8004866:	d001      	beq.n	800486c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e014      	b.n	8004896 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800486c:	2308      	movs	r3, #8
 800486e:	18fb      	adds	r3, r7, r3
 8004870:	881b      	ldrh	r3, [r3, #0]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800487a:	6a3a      	ldr	r2, [r7, #32]
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	0013      	movs	r3, r2
 8004884:	2200      	movs	r2, #0
 8004886:	2140      	movs	r1, #64	; 0x40
 8004888:	f000 f82e 	bl	80048e8 <I2C_WaitOnFlagUntilTimeout>
 800488c:	1e03      	subs	r3, r0, #0
 800488e:	d001      	beq.n	8004894 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e000      	b.n	8004896 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	0018      	movs	r0, r3
 8004898:	46bd      	mov	sp, r7
 800489a:	b004      	add	sp, #16
 800489c:	bdb0      	pop	{r4, r5, r7, pc}
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	80002000 	.word	0x80002000

080048a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	2202      	movs	r2, #2
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d103      	bne.n	80048c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2200      	movs	r2, #0
 80048c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	2201      	movs	r2, #1
 80048ca:	4013      	ands	r3, r2
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d007      	beq.n	80048e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699a      	ldr	r2, [r3, #24]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2101      	movs	r1, #1
 80048dc:	430a      	orrs	r2, r1
 80048de:	619a      	str	r2, [r3, #24]
  }
}
 80048e0:	46c0      	nop			; (mov r8, r8)
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b002      	add	sp, #8
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	1dfb      	adds	r3, r7, #7
 80048f6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048f8:	e021      	b.n	800493e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	3301      	adds	r3, #1
 80048fe:	d01e      	beq.n	800493e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004900:	f7ff f96a 	bl	8003bd8 <HAL_GetTick>
 8004904:	0002      	movs	r2, r0
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	429a      	cmp	r2, r3
 800490e:	d302      	bcc.n	8004916 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d113      	bne.n	800493e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491a:	2220      	movs	r2, #32
 800491c:	431a      	orrs	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2241      	movs	r2, #65	; 0x41
 8004926:	2120      	movs	r1, #32
 8004928:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2242      	movs	r2, #66	; 0x42
 800492e:	2100      	movs	r1, #0
 8004930:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2240      	movs	r2, #64	; 0x40
 8004936:	2100      	movs	r1, #0
 8004938:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e00f      	b.n	800495e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	4013      	ands	r3, r2
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	425a      	negs	r2, r3
 800494e:	4153      	adcs	r3, r2
 8004950:	b2db      	uxtb	r3, r3
 8004952:	001a      	movs	r2, r3
 8004954:	1dfb      	adds	r3, r7, #7
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	429a      	cmp	r2, r3
 800495a:	d0ce      	beq.n	80048fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	0018      	movs	r0, r3
 8004960:	46bd      	mov	sp, r7
 8004962:	b004      	add	sp, #16
 8004964:	bd80      	pop	{r7, pc}

08004966 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	60f8      	str	r0, [r7, #12]
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004972:	e02b      	b.n	80049cc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	68b9      	ldr	r1, [r7, #8]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	0018      	movs	r0, r3
 800497c:	f000 f86e 	bl	8004a5c <I2C_IsAcknowledgeFailed>
 8004980:	1e03      	subs	r3, r0, #0
 8004982:	d001      	beq.n	8004988 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e029      	b.n	80049dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	3301      	adds	r3, #1
 800498c:	d01e      	beq.n	80049cc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800498e:	f7ff f923 	bl	8003bd8 <HAL_GetTick>
 8004992:	0002      	movs	r2, r0
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	429a      	cmp	r2, r3
 800499c:	d302      	bcc.n	80049a4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d113      	bne.n	80049cc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a8:	2220      	movs	r2, #32
 80049aa:	431a      	orrs	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2241      	movs	r2, #65	; 0x41
 80049b4:	2120      	movs	r1, #32
 80049b6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2242      	movs	r2, #66	; 0x42
 80049bc:	2100      	movs	r1, #0
 80049be:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2240      	movs	r2, #64	; 0x40
 80049c4:	2100      	movs	r1, #0
 80049c6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e007      	b.n	80049dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	2202      	movs	r2, #2
 80049d4:	4013      	ands	r3, r2
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d1cc      	bne.n	8004974 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	0018      	movs	r0, r3
 80049de:	46bd      	mov	sp, r7
 80049e0:	b004      	add	sp, #16
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049f0:	e028      	b.n	8004a44 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68b9      	ldr	r1, [r7, #8]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	0018      	movs	r0, r3
 80049fa:	f000 f82f 	bl	8004a5c <I2C_IsAcknowledgeFailed>
 80049fe:	1e03      	subs	r3, r0, #0
 8004a00:	d001      	beq.n	8004a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e026      	b.n	8004a54 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a06:	f7ff f8e7 	bl	8003bd8 <HAL_GetTick>
 8004a0a:	0002      	movs	r2, r0
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d302      	bcc.n	8004a1c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d113      	bne.n	8004a44 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a20:	2220      	movs	r2, #32
 8004a22:	431a      	orrs	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2241      	movs	r2, #65	; 0x41
 8004a2c:	2120      	movs	r1, #32
 8004a2e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2242      	movs	r2, #66	; 0x42
 8004a34:	2100      	movs	r1, #0
 8004a36:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2240      	movs	r2, #64	; 0x40
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e007      	b.n	8004a54 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	d1cf      	bne.n	80049f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	0018      	movs	r0, r3
 8004a56:	46bd      	mov	sp, r7
 8004a58:	b004      	add	sp, #16
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	2210      	movs	r2, #16
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b10      	cmp	r3, #16
 8004a74:	d151      	bne.n	8004b1a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a76:	e021      	b.n	8004abc <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	d01e      	beq.n	8004abc <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a7e:	f7ff f8ab 	bl	8003bd8 <HAL_GetTick>
 8004a82:	0002      	movs	r2, r0
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d302      	bcc.n	8004a94 <I2C_IsAcknowledgeFailed+0x38>
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d113      	bne.n	8004abc <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a98:	2220      	movs	r2, #32
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2241      	movs	r2, #65	; 0x41
 8004aa4:	2120      	movs	r1, #32
 8004aa6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2242      	movs	r2, #66	; 0x42
 8004aac:	2100      	movs	r1, #0
 8004aae:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2240      	movs	r2, #64	; 0x40
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e02f      	b.n	8004b1c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	2b20      	cmp	r3, #32
 8004ac8:	d1d6      	bne.n	8004a78 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	0018      	movs	r0, r3
 8004ade:	f7ff fee1 	bl	80048a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	490d      	ldr	r1, [pc, #52]	; (8004b24 <I2C_IsAcknowledgeFailed+0xc8>)
 8004aee:	400a      	ands	r2, r1
 8004af0:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af6:	2204      	movs	r2, #4
 8004af8:	431a      	orrs	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2241      	movs	r2, #65	; 0x41
 8004b02:	2120      	movs	r1, #32
 8004b04:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2242      	movs	r2, #66	; 0x42
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2240      	movs	r2, #64	; 0x40
 8004b12:	2100      	movs	r1, #0
 8004b14:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e000      	b.n	8004b1c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	b004      	add	sp, #16
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	fe00e800 	.word	0xfe00e800

08004b28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b28:	b590      	push	{r4, r7, lr}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	0008      	movs	r0, r1
 8004b32:	0011      	movs	r1, r2
 8004b34:	607b      	str	r3, [r7, #4]
 8004b36:	240a      	movs	r4, #10
 8004b38:	193b      	adds	r3, r7, r4
 8004b3a:	1c02      	adds	r2, r0, #0
 8004b3c:	801a      	strh	r2, [r3, #0]
 8004b3e:	2009      	movs	r0, #9
 8004b40:	183b      	adds	r3, r7, r0
 8004b42:	1c0a      	adds	r2, r1, #0
 8004b44:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	6a3a      	ldr	r2, [r7, #32]
 8004b4e:	0d51      	lsrs	r1, r2, #21
 8004b50:	2280      	movs	r2, #128	; 0x80
 8004b52:	00d2      	lsls	r2, r2, #3
 8004b54:	400a      	ands	r2, r1
 8004b56:	490e      	ldr	r1, [pc, #56]	; (8004b90 <I2C_TransferConfig+0x68>)
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	43d2      	mvns	r2, r2
 8004b5c:	401a      	ands	r2, r3
 8004b5e:	0011      	movs	r1, r2
 8004b60:	193b      	adds	r3, r7, r4
 8004b62:	881b      	ldrh	r3, [r3, #0]
 8004b64:	059b      	lsls	r3, r3, #22
 8004b66:	0d9a      	lsrs	r2, r3, #22
 8004b68:	183b      	adds	r3, r7, r0
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	0418      	lsls	r0, r3, #16
 8004b6e:	23ff      	movs	r3, #255	; 0xff
 8004b70:	041b      	lsls	r3, r3, #16
 8004b72:	4003      	ands	r3, r0
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	6a3b      	ldr	r3, [r7, #32]
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b005      	add	sp, #20
 8004b8c:	bd90      	pop	{r4, r7, pc}
 8004b8e:	46c0      	nop			; (mov r8, r8)
 8004b90:	03ff63ff 	.word	0x03ff63ff

08004b94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2241      	movs	r2, #65	; 0x41
 8004ba2:	5c9b      	ldrb	r3, [r3, r2]
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b20      	cmp	r3, #32
 8004ba8:	d138      	bne.n	8004c1c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2240      	movs	r2, #64	; 0x40
 8004bae:	5c9b      	ldrb	r3, [r3, r2]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e032      	b.n	8004c1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2240      	movs	r2, #64	; 0x40
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2241      	movs	r2, #65	; 0x41
 8004bc4:	2124      	movs	r1, #36	; 0x24
 8004bc6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	438a      	bics	r2, r1
 8004bd6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4911      	ldr	r1, [pc, #68]	; (8004c28 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004be4:	400a      	ands	r2, r1
 8004be6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	6819      	ldr	r1, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2101      	movs	r1, #1
 8004c04:	430a      	orrs	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2241      	movs	r2, #65	; 0x41
 8004c0c:	2120      	movs	r1, #32
 8004c0e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2240      	movs	r2, #64	; 0x40
 8004c14:	2100      	movs	r1, #0
 8004c16:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	e000      	b.n	8004c1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c1c:	2302      	movs	r3, #2
  }
}
 8004c1e:	0018      	movs	r0, r3
 8004c20:	46bd      	mov	sp, r7
 8004c22:	b002      	add	sp, #8
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	46c0      	nop			; (mov r8, r8)
 8004c28:	ffffefff 	.word	0xffffefff

08004c2c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2241      	movs	r2, #65	; 0x41
 8004c3a:	5c9b      	ldrb	r3, [r3, r2]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	d139      	bne.n	8004cb6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2240      	movs	r2, #64	; 0x40
 8004c46:	5c9b      	ldrb	r3, [r3, r2]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d101      	bne.n	8004c50 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e033      	b.n	8004cb8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2240      	movs	r2, #64	; 0x40
 8004c54:	2101      	movs	r1, #1
 8004c56:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2241      	movs	r2, #65	; 0x41
 8004c5c:	2124      	movs	r1, #36	; 0x24
 8004c5e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2101      	movs	r1, #1
 8004c6c:	438a      	bics	r2, r1
 8004c6e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	4a11      	ldr	r2, [pc, #68]	; (8004cc0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2241      	movs	r2, #65	; 0x41
 8004ca6:	2120      	movs	r1, #32
 8004ca8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2240      	movs	r2, #64	; 0x40
 8004cae:	2100      	movs	r1, #0
 8004cb0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	e000      	b.n	8004cb8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004cb6:	2302      	movs	r3, #2
  }
}
 8004cb8:	0018      	movs	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b004      	add	sp, #16
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	fffff0ff 	.word	0xfffff0ff

08004cc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cc4:	b5b0      	push	{r4, r5, r7, lr}
 8004cc6:	b08a      	sub	sp, #40	; 0x28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d102      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	f000 fbaf 	bl	8005436 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cd8:	4bcf      	ldr	r3, [pc, #828]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	220c      	movs	r2, #12
 8004cde:	4013      	ands	r3, r2
 8004ce0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ce2:	4bcd      	ldr	r3, [pc, #820]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	2380      	movs	r3, #128	; 0x80
 8004ce8:	025b      	lsls	r3, r3, #9
 8004cea:	4013      	ands	r3, r2
 8004cec:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	d100      	bne.n	8004cfa <HAL_RCC_OscConfig+0x36>
 8004cf8:	e07e      	b.n	8004df8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cfa:	6a3b      	ldr	r3, [r7, #32]
 8004cfc:	2b08      	cmp	r3, #8
 8004cfe:	d007      	beq.n	8004d10 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	2b0c      	cmp	r3, #12
 8004d04:	d112      	bne.n	8004d2c <HAL_RCC_OscConfig+0x68>
 8004d06:	69fa      	ldr	r2, [r7, #28]
 8004d08:	2380      	movs	r3, #128	; 0x80
 8004d0a:	025b      	lsls	r3, r3, #9
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d10d      	bne.n	8004d2c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d10:	4bc1      	ldr	r3, [pc, #772]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	2380      	movs	r3, #128	; 0x80
 8004d16:	029b      	lsls	r3, r3, #10
 8004d18:	4013      	ands	r3, r2
 8004d1a:	d100      	bne.n	8004d1e <HAL_RCC_OscConfig+0x5a>
 8004d1c:	e06b      	b.n	8004df6 <HAL_RCC_OscConfig+0x132>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d167      	bne.n	8004df6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	f000 fb85 	bl	8005436 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	2380      	movs	r3, #128	; 0x80
 8004d32:	025b      	lsls	r3, r3, #9
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d107      	bne.n	8004d48 <HAL_RCC_OscConfig+0x84>
 8004d38:	4bb7      	ldr	r3, [pc, #732]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	4bb6      	ldr	r3, [pc, #728]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d3e:	2180      	movs	r1, #128	; 0x80
 8004d40:	0249      	lsls	r1, r1, #9
 8004d42:	430a      	orrs	r2, r1
 8004d44:	601a      	str	r2, [r3, #0]
 8004d46:	e027      	b.n	8004d98 <HAL_RCC_OscConfig+0xd4>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	23a0      	movs	r3, #160	; 0xa0
 8004d4e:	02db      	lsls	r3, r3, #11
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d10e      	bne.n	8004d72 <HAL_RCC_OscConfig+0xae>
 8004d54:	4bb0      	ldr	r3, [pc, #704]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	4baf      	ldr	r3, [pc, #700]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d5a:	2180      	movs	r1, #128	; 0x80
 8004d5c:	02c9      	lsls	r1, r1, #11
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	601a      	str	r2, [r3, #0]
 8004d62:	4bad      	ldr	r3, [pc, #692]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	4bac      	ldr	r3, [pc, #688]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d68:	2180      	movs	r1, #128	; 0x80
 8004d6a:	0249      	lsls	r1, r1, #9
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	e012      	b.n	8004d98 <HAL_RCC_OscConfig+0xd4>
 8004d72:	4ba9      	ldr	r3, [pc, #676]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	4ba8      	ldr	r3, [pc, #672]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d78:	49a8      	ldr	r1, [pc, #672]	; (800501c <HAL_RCC_OscConfig+0x358>)
 8004d7a:	400a      	ands	r2, r1
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	4ba6      	ldr	r3, [pc, #664]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	2380      	movs	r3, #128	; 0x80
 8004d84:	025b      	lsls	r3, r3, #9
 8004d86:	4013      	ands	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	4ba2      	ldr	r3, [pc, #648]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	4ba1      	ldr	r3, [pc, #644]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004d92:	49a3      	ldr	r1, [pc, #652]	; (8005020 <HAL_RCC_OscConfig+0x35c>)
 8004d94:	400a      	ands	r2, r1
 8004d96:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d015      	beq.n	8004dcc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da0:	f7fe ff1a 	bl	8003bd8 <HAL_GetTick>
 8004da4:	0003      	movs	r3, r0
 8004da6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004da8:	e009      	b.n	8004dbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004daa:	f7fe ff15 	bl	8003bd8 <HAL_GetTick>
 8004dae:	0002      	movs	r2, r0
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b64      	cmp	r3, #100	; 0x64
 8004db6:	d902      	bls.n	8004dbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	f000 fb3c 	bl	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004dbe:	4b96      	ldr	r3, [pc, #600]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	2380      	movs	r3, #128	; 0x80
 8004dc4:	029b      	lsls	r3, r3, #10
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	d0ef      	beq.n	8004daa <HAL_RCC_OscConfig+0xe6>
 8004dca:	e015      	b.n	8004df8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dcc:	f7fe ff04 	bl	8003bd8 <HAL_GetTick>
 8004dd0:	0003      	movs	r3, r0
 8004dd2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dd6:	f7fe feff 	bl	8003bd8 <HAL_GetTick>
 8004dda:	0002      	movs	r2, r0
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b64      	cmp	r3, #100	; 0x64
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e326      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004de8:	4b8b      	ldr	r3, [pc, #556]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	2380      	movs	r3, #128	; 0x80
 8004dee:	029b      	lsls	r3, r3, #10
 8004df0:	4013      	ands	r3, r2
 8004df2:	d1f0      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x112>
 8004df4:	e000      	b.n	8004df8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004df6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2202      	movs	r2, #2
 8004dfe:	4013      	ands	r3, r2
 8004e00:	d100      	bne.n	8004e04 <HAL_RCC_OscConfig+0x140>
 8004e02:	e08b      	b.n	8004f1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d005      	beq.n	8004e1c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	2b0c      	cmp	r3, #12
 8004e14:	d13e      	bne.n	8004e94 <HAL_RCC_OscConfig+0x1d0>
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d13b      	bne.n	8004e94 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004e1c:	4b7e      	ldr	r3, [pc, #504]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2204      	movs	r2, #4
 8004e22:	4013      	ands	r3, r2
 8004e24:	d004      	beq.n	8004e30 <HAL_RCC_OscConfig+0x16c>
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e302      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e30:	4b79      	ldr	r3, [pc, #484]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	4a7b      	ldr	r2, [pc, #492]	; (8005024 <HAL_RCC_OscConfig+0x360>)
 8004e36:	4013      	ands	r3, r2
 8004e38:	0019      	movs	r1, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	021a      	lsls	r2, r3, #8
 8004e40:	4b75      	ldr	r3, [pc, #468]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e42:	430a      	orrs	r2, r1
 8004e44:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004e46:	4b74      	ldr	r3, [pc, #464]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2209      	movs	r2, #9
 8004e4c:	4393      	bics	r3, r2
 8004e4e:	0019      	movs	r1, r3
 8004e50:	4b71      	ldr	r3, [pc, #452]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	430a      	orrs	r2, r1
 8004e56:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e58:	f000 fc40 	bl	80056dc <HAL_RCC_GetSysClockFreq>
 8004e5c:	0001      	movs	r1, r0
 8004e5e:	4b6e      	ldr	r3, [pc, #440]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	091b      	lsrs	r3, r3, #4
 8004e64:	220f      	movs	r2, #15
 8004e66:	4013      	ands	r3, r2
 8004e68:	4a6f      	ldr	r2, [pc, #444]	; (8005028 <HAL_RCC_OscConfig+0x364>)
 8004e6a:	5cd3      	ldrb	r3, [r2, r3]
 8004e6c:	000a      	movs	r2, r1
 8004e6e:	40da      	lsrs	r2, r3
 8004e70:	4b6e      	ldr	r3, [pc, #440]	; (800502c <HAL_RCC_OscConfig+0x368>)
 8004e72:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004e74:	4b6e      	ldr	r3, [pc, #440]	; (8005030 <HAL_RCC_OscConfig+0x36c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2513      	movs	r5, #19
 8004e7a:	197c      	adds	r4, r7, r5
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f7fe fe65 	bl	8003b4c <HAL_InitTick>
 8004e82:	0003      	movs	r3, r0
 8004e84:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004e86:	197b      	adds	r3, r7, r5
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d046      	beq.n	8004f1c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8004e8e:	197b      	adds	r3, r7, r5
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	e2d0      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d027      	beq.n	8004eea <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004e9a:	4b5f      	ldr	r3, [pc, #380]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2209      	movs	r2, #9
 8004ea0:	4393      	bics	r3, r2
 8004ea2:	0019      	movs	r1, r3
 8004ea4:	4b5c      	ldr	r3, [pc, #368]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eac:	f7fe fe94 	bl	8003bd8 <HAL_GetTick>
 8004eb0:	0003      	movs	r3, r0
 8004eb2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004eb6:	f7fe fe8f 	bl	8003bd8 <HAL_GetTick>
 8004eba:	0002      	movs	r2, r0
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e2b6      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ec8:	4b53      	ldr	r3, [pc, #332]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2204      	movs	r2, #4
 8004ece:	4013      	ands	r3, r2
 8004ed0:	d0f1      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed2:	4b51      	ldr	r3, [pc, #324]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	4a53      	ldr	r2, [pc, #332]	; (8005024 <HAL_RCC_OscConfig+0x360>)
 8004ed8:	4013      	ands	r3, r2
 8004eda:	0019      	movs	r1, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	021a      	lsls	r2, r3, #8
 8004ee2:	4b4d      	ldr	r3, [pc, #308]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	605a      	str	r2, [r3, #4]
 8004ee8:	e018      	b.n	8004f1c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eea:	4b4b      	ldr	r3, [pc, #300]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	4b4a      	ldr	r3, [pc, #296]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	438a      	bics	r2, r1
 8004ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef6:	f7fe fe6f 	bl	8003bd8 <HAL_GetTick>
 8004efa:	0003      	movs	r3, r0
 8004efc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f00:	f7fe fe6a 	bl	8003bd8 <HAL_GetTick>
 8004f04:	0002      	movs	r2, r0
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e291      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004f12:	4b41      	ldr	r3, [pc, #260]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2204      	movs	r2, #4
 8004f18:	4013      	ands	r3, r2
 8004f1a:	d1f1      	bne.n	8004f00 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2210      	movs	r2, #16
 8004f22:	4013      	ands	r3, r2
 8004f24:	d100      	bne.n	8004f28 <HAL_RCC_OscConfig+0x264>
 8004f26:	e0a1      	b.n	800506c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f28:	6a3b      	ldr	r3, [r7, #32]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d140      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f2e:	4b3a      	ldr	r3, [pc, #232]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	2380      	movs	r3, #128	; 0x80
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4013      	ands	r3, r2
 8004f38:	d005      	beq.n	8004f46 <HAL_RCC_OscConfig+0x282>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e277      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f46:	4b34      	ldr	r3, [pc, #208]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4a3a      	ldr	r2, [pc, #232]	; (8005034 <HAL_RCC_OscConfig+0x370>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	0019      	movs	r1, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f54:	4b30      	ldr	r3, [pc, #192]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f5a:	4b2f      	ldr	r3, [pc, #188]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	021b      	lsls	r3, r3, #8
 8004f60:	0a19      	lsrs	r1, r3, #8
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	061a      	lsls	r2, r3, #24
 8004f68:	4b2b      	ldr	r3, [pc, #172]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	0b5b      	lsrs	r3, r3, #13
 8004f74:	3301      	adds	r3, #1
 8004f76:	2280      	movs	r2, #128	; 0x80
 8004f78:	0212      	lsls	r2, r2, #8
 8004f7a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004f7c:	4b26      	ldr	r3, [pc, #152]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	091b      	lsrs	r3, r3, #4
 8004f82:	210f      	movs	r1, #15
 8004f84:	400b      	ands	r3, r1
 8004f86:	4928      	ldr	r1, [pc, #160]	; (8005028 <HAL_RCC_OscConfig+0x364>)
 8004f88:	5ccb      	ldrb	r3, [r1, r3]
 8004f8a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004f8c:	4b27      	ldr	r3, [pc, #156]	; (800502c <HAL_RCC_OscConfig+0x368>)
 8004f8e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004f90:	4b27      	ldr	r3, [pc, #156]	; (8005030 <HAL_RCC_OscConfig+0x36c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2513      	movs	r5, #19
 8004f96:	197c      	adds	r4, r7, r5
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f7fe fdd7 	bl	8003b4c <HAL_InitTick>
 8004f9e:	0003      	movs	r3, r0
 8004fa0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004fa2:	197b      	adds	r3, r7, r5
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d060      	beq.n	800506c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8004faa:	197b      	adds	r3, r7, r5
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	e242      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	69db      	ldr	r3, [r3, #28]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d03f      	beq.n	8005038 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004fb8:	4b17      	ldr	r3, [pc, #92]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	4b16      	ldr	r3, [pc, #88]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004fbe:	2180      	movs	r1, #128	; 0x80
 8004fc0:	0049      	lsls	r1, r1, #1
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc6:	f7fe fe07 	bl	8003bd8 <HAL_GetTick>
 8004fca:	0003      	movs	r3, r0
 8004fcc:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fd0:	f7fe fe02 	bl	8003bd8 <HAL_GetTick>
 8004fd4:	0002      	movs	r2, r0
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e229      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004fe2:	4b0d      	ldr	r3, [pc, #52]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	2380      	movs	r3, #128	; 0x80
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4013      	ands	r3, r2
 8004fec:	d0f0      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fee:	4b0a      	ldr	r3, [pc, #40]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4a10      	ldr	r2, [pc, #64]	; (8005034 <HAL_RCC_OscConfig+0x370>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	0019      	movs	r1, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ffc:	4b06      	ldr	r3, [pc, #24]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8004ffe:	430a      	orrs	r2, r1
 8005000:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005002:	4b05      	ldr	r3, [pc, #20]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	021b      	lsls	r3, r3, #8
 8005008:	0a19      	lsrs	r1, r3, #8
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	061a      	lsls	r2, r3, #24
 8005010:	4b01      	ldr	r3, [pc, #4]	; (8005018 <HAL_RCC_OscConfig+0x354>)
 8005012:	430a      	orrs	r2, r1
 8005014:	605a      	str	r2, [r3, #4]
 8005016:	e029      	b.n	800506c <HAL_RCC_OscConfig+0x3a8>
 8005018:	40021000 	.word	0x40021000
 800501c:	fffeffff 	.word	0xfffeffff
 8005020:	fffbffff 	.word	0xfffbffff
 8005024:	ffffe0ff 	.word	0xffffe0ff
 8005028:	08006f3c 	.word	0x08006f3c
 800502c:	20000014 	.word	0x20000014
 8005030:	20000018 	.word	0x20000018
 8005034:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005038:	4bbd      	ldr	r3, [pc, #756]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4bbc      	ldr	r3, [pc, #752]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800503e:	49bd      	ldr	r1, [pc, #756]	; (8005334 <HAL_RCC_OscConfig+0x670>)
 8005040:	400a      	ands	r2, r1
 8005042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005044:	f7fe fdc8 	bl	8003bd8 <HAL_GetTick>
 8005048:	0003      	movs	r3, r0
 800504a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800504c:	e008      	b.n	8005060 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800504e:	f7fe fdc3 	bl	8003bd8 <HAL_GetTick>
 8005052:	0002      	movs	r2, r0
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e1ea      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005060:	4bb3      	ldr	r3, [pc, #716]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	2380      	movs	r3, #128	; 0x80
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4013      	ands	r3, r2
 800506a:	d1f0      	bne.n	800504e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2208      	movs	r2, #8
 8005072:	4013      	ands	r3, r2
 8005074:	d036      	beq.n	80050e4 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d019      	beq.n	80050b2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800507e:	4bac      	ldr	r3, [pc, #688]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005080:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005082:	4bab      	ldr	r3, [pc, #684]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005084:	2101      	movs	r1, #1
 8005086:	430a      	orrs	r2, r1
 8005088:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800508a:	f7fe fda5 	bl	8003bd8 <HAL_GetTick>
 800508e:	0003      	movs	r3, r0
 8005090:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005094:	f7fe fda0 	bl	8003bd8 <HAL_GetTick>
 8005098:	0002      	movs	r2, r0
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e1c7      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80050a6:	4ba2      	ldr	r3, [pc, #648]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80050a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050aa:	2202      	movs	r2, #2
 80050ac:	4013      	ands	r3, r2
 80050ae:	d0f1      	beq.n	8005094 <HAL_RCC_OscConfig+0x3d0>
 80050b0:	e018      	b.n	80050e4 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050b2:	4b9f      	ldr	r3, [pc, #636]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80050b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80050b6:	4b9e      	ldr	r3, [pc, #632]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80050b8:	2101      	movs	r1, #1
 80050ba:	438a      	bics	r2, r1
 80050bc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050be:	f7fe fd8b 	bl	8003bd8 <HAL_GetTick>
 80050c2:	0003      	movs	r3, r0
 80050c4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050c8:	f7fe fd86 	bl	8003bd8 <HAL_GetTick>
 80050cc:	0002      	movs	r2, r0
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e1ad      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80050da:	4b95      	ldr	r3, [pc, #596]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80050dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050de:	2202      	movs	r2, #2
 80050e0:	4013      	ands	r3, r2
 80050e2:	d1f1      	bne.n	80050c8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2204      	movs	r2, #4
 80050ea:	4013      	ands	r3, r2
 80050ec:	d100      	bne.n	80050f0 <HAL_RCC_OscConfig+0x42c>
 80050ee:	e0ae      	b.n	800524e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050f0:	2027      	movs	r0, #39	; 0x27
 80050f2:	183b      	adds	r3, r7, r0
 80050f4:	2200      	movs	r2, #0
 80050f6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050f8:	4b8d      	ldr	r3, [pc, #564]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80050fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050fc:	2380      	movs	r3, #128	; 0x80
 80050fe:	055b      	lsls	r3, r3, #21
 8005100:	4013      	ands	r3, r2
 8005102:	d109      	bne.n	8005118 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005104:	4b8a      	ldr	r3, [pc, #552]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005106:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005108:	4b89      	ldr	r3, [pc, #548]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800510a:	2180      	movs	r1, #128	; 0x80
 800510c:	0549      	lsls	r1, r1, #21
 800510e:	430a      	orrs	r2, r1
 8005110:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005112:	183b      	adds	r3, r7, r0
 8005114:	2201      	movs	r2, #1
 8005116:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005118:	4b87      	ldr	r3, [pc, #540]	; (8005338 <HAL_RCC_OscConfig+0x674>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	2380      	movs	r3, #128	; 0x80
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	4013      	ands	r3, r2
 8005122:	d11a      	bne.n	800515a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005124:	4b84      	ldr	r3, [pc, #528]	; (8005338 <HAL_RCC_OscConfig+0x674>)
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	4b83      	ldr	r3, [pc, #524]	; (8005338 <HAL_RCC_OscConfig+0x674>)
 800512a:	2180      	movs	r1, #128	; 0x80
 800512c:	0049      	lsls	r1, r1, #1
 800512e:	430a      	orrs	r2, r1
 8005130:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005132:	f7fe fd51 	bl	8003bd8 <HAL_GetTick>
 8005136:	0003      	movs	r3, r0
 8005138:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800513c:	f7fe fd4c 	bl	8003bd8 <HAL_GetTick>
 8005140:	0002      	movs	r2, r0
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b64      	cmp	r3, #100	; 0x64
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e173      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800514e:	4b7a      	ldr	r3, [pc, #488]	; (8005338 <HAL_RCC_OscConfig+0x674>)
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	2380      	movs	r3, #128	; 0x80
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	4013      	ands	r3, r2
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689a      	ldr	r2, [r3, #8]
 800515e:	2380      	movs	r3, #128	; 0x80
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	429a      	cmp	r2, r3
 8005164:	d107      	bne.n	8005176 <HAL_RCC_OscConfig+0x4b2>
 8005166:	4b72      	ldr	r3, [pc, #456]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005168:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800516a:	4b71      	ldr	r3, [pc, #452]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800516c:	2180      	movs	r1, #128	; 0x80
 800516e:	0049      	lsls	r1, r1, #1
 8005170:	430a      	orrs	r2, r1
 8005172:	651a      	str	r2, [r3, #80]	; 0x50
 8005174:	e031      	b.n	80051da <HAL_RCC_OscConfig+0x516>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10c      	bne.n	8005198 <HAL_RCC_OscConfig+0x4d4>
 800517e:	4b6c      	ldr	r3, [pc, #432]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005180:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005182:	4b6b      	ldr	r3, [pc, #428]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005184:	496b      	ldr	r1, [pc, #428]	; (8005334 <HAL_RCC_OscConfig+0x670>)
 8005186:	400a      	ands	r2, r1
 8005188:	651a      	str	r2, [r3, #80]	; 0x50
 800518a:	4b69      	ldr	r3, [pc, #420]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800518c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800518e:	4b68      	ldr	r3, [pc, #416]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005190:	496a      	ldr	r1, [pc, #424]	; (800533c <HAL_RCC_OscConfig+0x678>)
 8005192:	400a      	ands	r2, r1
 8005194:	651a      	str	r2, [r3, #80]	; 0x50
 8005196:	e020      	b.n	80051da <HAL_RCC_OscConfig+0x516>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	23a0      	movs	r3, #160	; 0xa0
 800519e:	00db      	lsls	r3, r3, #3
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d10e      	bne.n	80051c2 <HAL_RCC_OscConfig+0x4fe>
 80051a4:	4b62      	ldr	r3, [pc, #392]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051a8:	4b61      	ldr	r3, [pc, #388]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051aa:	2180      	movs	r1, #128	; 0x80
 80051ac:	00c9      	lsls	r1, r1, #3
 80051ae:	430a      	orrs	r2, r1
 80051b0:	651a      	str	r2, [r3, #80]	; 0x50
 80051b2:	4b5f      	ldr	r3, [pc, #380]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051b6:	4b5e      	ldr	r3, [pc, #376]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051b8:	2180      	movs	r1, #128	; 0x80
 80051ba:	0049      	lsls	r1, r1, #1
 80051bc:	430a      	orrs	r2, r1
 80051be:	651a      	str	r2, [r3, #80]	; 0x50
 80051c0:	e00b      	b.n	80051da <HAL_RCC_OscConfig+0x516>
 80051c2:	4b5b      	ldr	r3, [pc, #364]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051c6:	4b5a      	ldr	r3, [pc, #360]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051c8:	495a      	ldr	r1, [pc, #360]	; (8005334 <HAL_RCC_OscConfig+0x670>)
 80051ca:	400a      	ands	r2, r1
 80051cc:	651a      	str	r2, [r3, #80]	; 0x50
 80051ce:	4b58      	ldr	r3, [pc, #352]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051d2:	4b57      	ldr	r3, [pc, #348]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80051d4:	4959      	ldr	r1, [pc, #356]	; (800533c <HAL_RCC_OscConfig+0x678>)
 80051d6:	400a      	ands	r2, r1
 80051d8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d015      	beq.n	800520e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051e2:	f7fe fcf9 	bl	8003bd8 <HAL_GetTick>
 80051e6:	0003      	movs	r3, r0
 80051e8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051ea:	e009      	b.n	8005200 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051ec:	f7fe fcf4 	bl	8003bd8 <HAL_GetTick>
 80051f0:	0002      	movs	r2, r0
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	4a52      	ldr	r2, [pc, #328]	; (8005340 <HAL_RCC_OscConfig+0x67c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d901      	bls.n	8005200 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e11a      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005200:	4b4b      	ldr	r3, [pc, #300]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005202:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005204:	2380      	movs	r3, #128	; 0x80
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4013      	ands	r3, r2
 800520a:	d0ef      	beq.n	80051ec <HAL_RCC_OscConfig+0x528>
 800520c:	e014      	b.n	8005238 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800520e:	f7fe fce3 	bl	8003bd8 <HAL_GetTick>
 8005212:	0003      	movs	r3, r0
 8005214:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005216:	e009      	b.n	800522c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005218:	f7fe fcde 	bl	8003bd8 <HAL_GetTick>
 800521c:	0002      	movs	r2, r0
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	4a47      	ldr	r2, [pc, #284]	; (8005340 <HAL_RCC_OscConfig+0x67c>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e104      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800522c:	4b40      	ldr	r3, [pc, #256]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800522e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005230:	2380      	movs	r3, #128	; 0x80
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4013      	ands	r3, r2
 8005236:	d1ef      	bne.n	8005218 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005238:	2327      	movs	r3, #39	; 0x27
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d105      	bne.n	800524e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005242:	4b3b      	ldr	r3, [pc, #236]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005246:	4b3a      	ldr	r3, [pc, #232]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005248:	493e      	ldr	r1, [pc, #248]	; (8005344 <HAL_RCC_OscConfig+0x680>)
 800524a:	400a      	ands	r2, r1
 800524c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2220      	movs	r2, #32
 8005254:	4013      	ands	r3, r2
 8005256:	d049      	beq.n	80052ec <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d026      	beq.n	80052ae <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005260:	4b33      	ldr	r3, [pc, #204]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	4b32      	ldr	r3, [pc, #200]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005266:	2101      	movs	r1, #1
 8005268:	430a      	orrs	r2, r1
 800526a:	609a      	str	r2, [r3, #8]
 800526c:	4b30      	ldr	r3, [pc, #192]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800526e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005270:	4b2f      	ldr	r3, [pc, #188]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005272:	2101      	movs	r1, #1
 8005274:	430a      	orrs	r2, r1
 8005276:	635a      	str	r2, [r3, #52]	; 0x34
 8005278:	4b33      	ldr	r3, [pc, #204]	; (8005348 <HAL_RCC_OscConfig+0x684>)
 800527a:	6a1a      	ldr	r2, [r3, #32]
 800527c:	4b32      	ldr	r3, [pc, #200]	; (8005348 <HAL_RCC_OscConfig+0x684>)
 800527e:	2180      	movs	r1, #128	; 0x80
 8005280:	0189      	lsls	r1, r1, #6
 8005282:	430a      	orrs	r2, r1
 8005284:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005286:	f7fe fca7 	bl	8003bd8 <HAL_GetTick>
 800528a:	0003      	movs	r3, r0
 800528c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800528e:	e008      	b.n	80052a2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005290:	f7fe fca2 	bl	8003bd8 <HAL_GetTick>
 8005294:	0002      	movs	r2, r0
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b02      	cmp	r3, #2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e0c9      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80052a2:	4b23      	ldr	r3, [pc, #140]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	2202      	movs	r2, #2
 80052a8:	4013      	ands	r3, r2
 80052aa:	d0f1      	beq.n	8005290 <HAL_RCC_OscConfig+0x5cc>
 80052ac:	e01e      	b.n	80052ec <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80052ae:	4b20      	ldr	r3, [pc, #128]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80052b0:	689a      	ldr	r2, [r3, #8]
 80052b2:	4b1f      	ldr	r3, [pc, #124]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80052b4:	2101      	movs	r1, #1
 80052b6:	438a      	bics	r2, r1
 80052b8:	609a      	str	r2, [r3, #8]
 80052ba:	4b23      	ldr	r3, [pc, #140]	; (8005348 <HAL_RCC_OscConfig+0x684>)
 80052bc:	6a1a      	ldr	r2, [r3, #32]
 80052be:	4b22      	ldr	r3, [pc, #136]	; (8005348 <HAL_RCC_OscConfig+0x684>)
 80052c0:	4922      	ldr	r1, [pc, #136]	; (800534c <HAL_RCC_OscConfig+0x688>)
 80052c2:	400a      	ands	r2, r1
 80052c4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c6:	f7fe fc87 	bl	8003bd8 <HAL_GetTick>
 80052ca:	0003      	movs	r3, r0
 80052cc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052ce:	e008      	b.n	80052e2 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052d0:	f7fe fc82 	bl	8003bd8 <HAL_GetTick>
 80052d4:	0002      	movs	r2, r0
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d901      	bls.n	80052e2 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e0a9      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052e2:	4b13      	ldr	r3, [pc, #76]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2202      	movs	r2, #2
 80052e8:	4013      	ands	r3, r2
 80052ea:	d1f1      	bne.n	80052d0 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d100      	bne.n	80052f6 <HAL_RCC_OscConfig+0x632>
 80052f4:	e09e      	b.n	8005434 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	2b0c      	cmp	r3, #12
 80052fa:	d100      	bne.n	80052fe <HAL_RCC_OscConfig+0x63a>
 80052fc:	e077      	b.n	80053ee <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005302:	2b02      	cmp	r3, #2
 8005304:	d158      	bne.n	80053b8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005306:	4b0a      	ldr	r3, [pc, #40]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	4b09      	ldr	r3, [pc, #36]	; (8005330 <HAL_RCC_OscConfig+0x66c>)
 800530c:	4910      	ldr	r1, [pc, #64]	; (8005350 <HAL_RCC_OscConfig+0x68c>)
 800530e:	400a      	ands	r2, r1
 8005310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005312:	f7fe fc61 	bl	8003bd8 <HAL_GetTick>
 8005316:	0003      	movs	r3, r0
 8005318:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800531a:	e01b      	b.n	8005354 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800531c:	f7fe fc5c 	bl	8003bd8 <HAL_GetTick>
 8005320:	0002      	movs	r2, r0
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d914      	bls.n	8005354 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e083      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	40021000 	.word	0x40021000
 8005334:	fffffeff 	.word	0xfffffeff
 8005338:	40007000 	.word	0x40007000
 800533c:	fffffbff 	.word	0xfffffbff
 8005340:	00001388 	.word	0x00001388
 8005344:	efffffff 	.word	0xefffffff
 8005348:	40010000 	.word	0x40010000
 800534c:	ffffdfff 	.word	0xffffdfff
 8005350:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005354:	4b3a      	ldr	r3, [pc, #232]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	2380      	movs	r3, #128	; 0x80
 800535a:	049b      	lsls	r3, r3, #18
 800535c:	4013      	ands	r3, r2
 800535e:	d1dd      	bne.n	800531c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005360:	4b37      	ldr	r3, [pc, #220]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	4a37      	ldr	r2, [pc, #220]	; (8005444 <HAL_RCC_OscConfig+0x780>)
 8005366:	4013      	ands	r3, r2
 8005368:	0019      	movs	r1, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005378:	431a      	orrs	r2, r3
 800537a:	4b31      	ldr	r3, [pc, #196]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 800537c:	430a      	orrs	r2, r1
 800537e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005380:	4b2f      	ldr	r3, [pc, #188]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	4b2e      	ldr	r3, [pc, #184]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 8005386:	2180      	movs	r1, #128	; 0x80
 8005388:	0449      	lsls	r1, r1, #17
 800538a:	430a      	orrs	r2, r1
 800538c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538e:	f7fe fc23 	bl	8003bd8 <HAL_GetTick>
 8005392:	0003      	movs	r3, r0
 8005394:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005396:	e008      	b.n	80053aa <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005398:	f7fe fc1e 	bl	8003bd8 <HAL_GetTick>
 800539c:	0002      	movs	r2, r0
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e045      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80053aa:	4b25      	ldr	r3, [pc, #148]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	2380      	movs	r3, #128	; 0x80
 80053b0:	049b      	lsls	r3, r3, #18
 80053b2:	4013      	ands	r3, r2
 80053b4:	d0f0      	beq.n	8005398 <HAL_RCC_OscConfig+0x6d4>
 80053b6:	e03d      	b.n	8005434 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b8:	4b21      	ldr	r3, [pc, #132]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	4b20      	ldr	r3, [pc, #128]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 80053be:	4922      	ldr	r1, [pc, #136]	; (8005448 <HAL_RCC_OscConfig+0x784>)
 80053c0:	400a      	ands	r2, r1
 80053c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c4:	f7fe fc08 	bl	8003bd8 <HAL_GetTick>
 80053c8:	0003      	movs	r3, r0
 80053ca:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80053cc:	e008      	b.n	80053e0 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053ce:	f7fe fc03 	bl	8003bd8 <HAL_GetTick>
 80053d2:	0002      	movs	r2, r0
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e02a      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80053e0:	4b17      	ldr	r3, [pc, #92]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	2380      	movs	r3, #128	; 0x80
 80053e6:	049b      	lsls	r3, r3, #18
 80053e8:	4013      	ands	r3, r2
 80053ea:	d1f0      	bne.n	80053ce <HAL_RCC_OscConfig+0x70a>
 80053ec:	e022      	b.n	8005434 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d101      	bne.n	80053fa <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e01d      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053fa:	4b11      	ldr	r3, [pc, #68]	; (8005440 <HAL_RCC_OscConfig+0x77c>)
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005400:	69fa      	ldr	r2, [r7, #28]
 8005402:	2380      	movs	r3, #128	; 0x80
 8005404:	025b      	lsls	r3, r3, #9
 8005406:	401a      	ands	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540c:	429a      	cmp	r2, r3
 800540e:	d10f      	bne.n	8005430 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005410:	69fa      	ldr	r2, [r7, #28]
 8005412:	23f0      	movs	r3, #240	; 0xf0
 8005414:	039b      	lsls	r3, r3, #14
 8005416:	401a      	ands	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800541c:	429a      	cmp	r2, r3
 800541e:	d107      	bne.n	8005430 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005420:	69fa      	ldr	r2, [r7, #28]
 8005422:	23c0      	movs	r3, #192	; 0xc0
 8005424:	041b      	lsls	r3, r3, #16
 8005426:	401a      	ands	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800542c:	429a      	cmp	r2, r3
 800542e:	d001      	beq.n	8005434 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e000      	b.n	8005436 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	0018      	movs	r0, r3
 8005438:	46bd      	mov	sp, r7
 800543a:	b00a      	add	sp, #40	; 0x28
 800543c:	bdb0      	pop	{r4, r5, r7, pc}
 800543e:	46c0      	nop			; (mov r8, r8)
 8005440:	40021000 	.word	0x40021000
 8005444:	ff02ffff 	.word	0xff02ffff
 8005448:	feffffff 	.word	0xfeffffff

0800544c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800544c:	b5b0      	push	{r4, r5, r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e128      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005460:	4b96      	ldr	r3, [pc, #600]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2201      	movs	r2, #1
 8005466:	4013      	ands	r3, r2
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d91e      	bls.n	80054ac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800546e:	4b93      	ldr	r3, [pc, #588]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2201      	movs	r2, #1
 8005474:	4393      	bics	r3, r2
 8005476:	0019      	movs	r1, r3
 8005478:	4b90      	ldr	r3, [pc, #576]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 800547a:	683a      	ldr	r2, [r7, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005480:	f7fe fbaa 	bl	8003bd8 <HAL_GetTick>
 8005484:	0003      	movs	r3, r0
 8005486:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005488:	e009      	b.n	800549e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800548a:	f7fe fba5 	bl	8003bd8 <HAL_GetTick>
 800548e:	0002      	movs	r2, r0
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	4a8a      	ldr	r2, [pc, #552]	; (80056c0 <HAL_RCC_ClockConfig+0x274>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d901      	bls.n	800549e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e109      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800549e:	4b87      	ldr	r3, [pc, #540]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2201      	movs	r2, #1
 80054a4:	4013      	ands	r3, r2
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d1ee      	bne.n	800548a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2202      	movs	r2, #2
 80054b2:	4013      	ands	r3, r2
 80054b4:	d009      	beq.n	80054ca <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054b6:	4b83      	ldr	r3, [pc, #524]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	22f0      	movs	r2, #240	; 0xf0
 80054bc:	4393      	bics	r3, r2
 80054be:	0019      	movs	r1, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	4b7f      	ldr	r3, [pc, #508]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 80054c6:	430a      	orrs	r2, r1
 80054c8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2201      	movs	r2, #1
 80054d0:	4013      	ands	r3, r2
 80054d2:	d100      	bne.n	80054d6 <HAL_RCC_ClockConfig+0x8a>
 80054d4:	e089      	b.n	80055ea <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d107      	bne.n	80054ee <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80054de:	4b79      	ldr	r3, [pc, #484]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	2380      	movs	r3, #128	; 0x80
 80054e4:	029b      	lsls	r3, r3, #10
 80054e6:	4013      	ands	r3, r2
 80054e8:	d120      	bne.n	800552c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e0e1      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b03      	cmp	r3, #3
 80054f4:	d107      	bne.n	8005506 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80054f6:	4b73      	ldr	r3, [pc, #460]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	2380      	movs	r3, #128	; 0x80
 80054fc:	049b      	lsls	r3, r3, #18
 80054fe:	4013      	ands	r3, r2
 8005500:	d114      	bne.n	800552c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e0d5      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d106      	bne.n	800551c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800550e:	4b6d      	ldr	r3, [pc, #436]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2204      	movs	r2, #4
 8005514:	4013      	ands	r3, r2
 8005516:	d109      	bne.n	800552c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e0ca      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800551c:	4b69      	ldr	r3, [pc, #420]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	2380      	movs	r3, #128	; 0x80
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4013      	ands	r3, r2
 8005526:	d101      	bne.n	800552c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e0c2      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800552c:	4b65      	ldr	r3, [pc, #404]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	2203      	movs	r2, #3
 8005532:	4393      	bics	r3, r2
 8005534:	0019      	movs	r1, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	4b62      	ldr	r3, [pc, #392]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 800553c:	430a      	orrs	r2, r1
 800553e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005540:	f7fe fb4a 	bl	8003bd8 <HAL_GetTick>
 8005544:	0003      	movs	r3, r0
 8005546:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	2b02      	cmp	r3, #2
 800554e:	d111      	bne.n	8005574 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005550:	e009      	b.n	8005566 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005552:	f7fe fb41 	bl	8003bd8 <HAL_GetTick>
 8005556:	0002      	movs	r2, r0
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	4a58      	ldr	r2, [pc, #352]	; (80056c0 <HAL_RCC_ClockConfig+0x274>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e0a5      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005566:	4b57      	ldr	r3, [pc, #348]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	220c      	movs	r2, #12
 800556c:	4013      	ands	r3, r2
 800556e:	2b08      	cmp	r3, #8
 8005570:	d1ef      	bne.n	8005552 <HAL_RCC_ClockConfig+0x106>
 8005572:	e03a      	b.n	80055ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2b03      	cmp	r3, #3
 800557a:	d111      	bne.n	80055a0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800557c:	e009      	b.n	8005592 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800557e:	f7fe fb2b 	bl	8003bd8 <HAL_GetTick>
 8005582:	0002      	movs	r2, r0
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	4a4d      	ldr	r2, [pc, #308]	; (80056c0 <HAL_RCC_ClockConfig+0x274>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d901      	bls.n	8005592 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e08f      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005592:	4b4c      	ldr	r3, [pc, #304]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	220c      	movs	r2, #12
 8005598:	4013      	ands	r3, r2
 800559a:	2b0c      	cmp	r3, #12
 800559c:	d1ef      	bne.n	800557e <HAL_RCC_ClockConfig+0x132>
 800559e:	e024      	b.n	80055ea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d11b      	bne.n	80055e0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80055a8:	e009      	b.n	80055be <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055aa:	f7fe fb15 	bl	8003bd8 <HAL_GetTick>
 80055ae:	0002      	movs	r2, r0
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	4a42      	ldr	r2, [pc, #264]	; (80056c0 <HAL_RCC_ClockConfig+0x274>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d901      	bls.n	80055be <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e079      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80055be:	4b41      	ldr	r3, [pc, #260]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	220c      	movs	r2, #12
 80055c4:	4013      	ands	r3, r2
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d1ef      	bne.n	80055aa <HAL_RCC_ClockConfig+0x15e>
 80055ca:	e00e      	b.n	80055ea <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055cc:	f7fe fb04 	bl	8003bd8 <HAL_GetTick>
 80055d0:	0002      	movs	r2, r0
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	4a3a      	ldr	r2, [pc, #232]	; (80056c0 <HAL_RCC_ClockConfig+0x274>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e068      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80055e0:	4b38      	ldr	r3, [pc, #224]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	220c      	movs	r2, #12
 80055e6:	4013      	ands	r3, r2
 80055e8:	d1f0      	bne.n	80055cc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055ea:	4b34      	ldr	r3, [pc, #208]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2201      	movs	r2, #1
 80055f0:	4013      	ands	r3, r2
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d21e      	bcs.n	8005636 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055f8:	4b30      	ldr	r3, [pc, #192]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2201      	movs	r2, #1
 80055fe:	4393      	bics	r3, r2
 8005600:	0019      	movs	r1, r3
 8005602:	4b2e      	ldr	r3, [pc, #184]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 8005604:	683a      	ldr	r2, [r7, #0]
 8005606:	430a      	orrs	r2, r1
 8005608:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800560a:	f7fe fae5 	bl	8003bd8 <HAL_GetTick>
 800560e:	0003      	movs	r3, r0
 8005610:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005612:	e009      	b.n	8005628 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005614:	f7fe fae0 	bl	8003bd8 <HAL_GetTick>
 8005618:	0002      	movs	r2, r0
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	4a28      	ldr	r2, [pc, #160]	; (80056c0 <HAL_RCC_ClockConfig+0x274>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d901      	bls.n	8005628 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e044      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005628:	4b24      	ldr	r3, [pc, #144]	; (80056bc <HAL_RCC_ClockConfig+0x270>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2201      	movs	r2, #1
 800562e:	4013      	ands	r3, r2
 8005630:	683a      	ldr	r2, [r7, #0]
 8005632:	429a      	cmp	r2, r3
 8005634:	d1ee      	bne.n	8005614 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2204      	movs	r2, #4
 800563c:	4013      	ands	r3, r2
 800563e:	d009      	beq.n	8005654 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005640:	4b20      	ldr	r3, [pc, #128]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	4a20      	ldr	r2, [pc, #128]	; (80056c8 <HAL_RCC_ClockConfig+0x27c>)
 8005646:	4013      	ands	r3, r2
 8005648:	0019      	movs	r1, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68da      	ldr	r2, [r3, #12]
 800564e:	4b1d      	ldr	r3, [pc, #116]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005650:	430a      	orrs	r2, r1
 8005652:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2208      	movs	r2, #8
 800565a:	4013      	ands	r3, r2
 800565c:	d00a      	beq.n	8005674 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800565e:	4b19      	ldr	r3, [pc, #100]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	4a1a      	ldr	r2, [pc, #104]	; (80056cc <HAL_RCC_ClockConfig+0x280>)
 8005664:	4013      	ands	r3, r2
 8005666:	0019      	movs	r1, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	00da      	lsls	r2, r3, #3
 800566e:	4b15      	ldr	r3, [pc, #84]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 8005670:	430a      	orrs	r2, r1
 8005672:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005674:	f000 f832 	bl	80056dc <HAL_RCC_GetSysClockFreq>
 8005678:	0001      	movs	r1, r0
 800567a:	4b12      	ldr	r3, [pc, #72]	; (80056c4 <HAL_RCC_ClockConfig+0x278>)
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	091b      	lsrs	r3, r3, #4
 8005680:	220f      	movs	r2, #15
 8005682:	4013      	ands	r3, r2
 8005684:	4a12      	ldr	r2, [pc, #72]	; (80056d0 <HAL_RCC_ClockConfig+0x284>)
 8005686:	5cd3      	ldrb	r3, [r2, r3]
 8005688:	000a      	movs	r2, r1
 800568a:	40da      	lsrs	r2, r3
 800568c:	4b11      	ldr	r3, [pc, #68]	; (80056d4 <HAL_RCC_ClockConfig+0x288>)
 800568e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005690:	4b11      	ldr	r3, [pc, #68]	; (80056d8 <HAL_RCC_ClockConfig+0x28c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	250b      	movs	r5, #11
 8005696:	197c      	adds	r4, r7, r5
 8005698:	0018      	movs	r0, r3
 800569a:	f7fe fa57 	bl	8003b4c <HAL_InitTick>
 800569e:	0003      	movs	r3, r0
 80056a0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80056a2:	197b      	adds	r3, r7, r5
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80056aa:	197b      	adds	r3, r7, r5
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	e000      	b.n	80056b2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	0018      	movs	r0, r3
 80056b4:	46bd      	mov	sp, r7
 80056b6:	b004      	add	sp, #16
 80056b8:	bdb0      	pop	{r4, r5, r7, pc}
 80056ba:	46c0      	nop			; (mov r8, r8)
 80056bc:	40022000 	.word	0x40022000
 80056c0:	00001388 	.word	0x00001388
 80056c4:	40021000 	.word	0x40021000
 80056c8:	fffff8ff 	.word	0xfffff8ff
 80056cc:	ffffc7ff 	.word	0xffffc7ff
 80056d0:	08006f3c 	.word	0x08006f3c
 80056d4:	20000014 	.word	0x20000014
 80056d8:	20000018 	.word	0x20000018

080056dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056dc:	b5b0      	push	{r4, r5, r7, lr}
 80056de:	b08e      	sub	sp, #56	; 0x38
 80056e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80056e2:	4b4c      	ldr	r3, [pc, #304]	; (8005814 <HAL_RCC_GetSysClockFreq+0x138>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056ea:	230c      	movs	r3, #12
 80056ec:	4013      	ands	r3, r2
 80056ee:	2b0c      	cmp	r3, #12
 80056f0:	d014      	beq.n	800571c <HAL_RCC_GetSysClockFreq+0x40>
 80056f2:	d900      	bls.n	80056f6 <HAL_RCC_GetSysClockFreq+0x1a>
 80056f4:	e07b      	b.n	80057ee <HAL_RCC_GetSysClockFreq+0x112>
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d002      	beq.n	8005700 <HAL_RCC_GetSysClockFreq+0x24>
 80056fa:	2b08      	cmp	r3, #8
 80056fc:	d00b      	beq.n	8005716 <HAL_RCC_GetSysClockFreq+0x3a>
 80056fe:	e076      	b.n	80057ee <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005700:	4b44      	ldr	r3, [pc, #272]	; (8005814 <HAL_RCC_GetSysClockFreq+0x138>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2210      	movs	r2, #16
 8005706:	4013      	ands	r3, r2
 8005708:	d002      	beq.n	8005710 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800570a:	4b43      	ldr	r3, [pc, #268]	; (8005818 <HAL_RCC_GetSysClockFreq+0x13c>)
 800570c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800570e:	e07c      	b.n	800580a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005710:	4b42      	ldr	r3, [pc, #264]	; (800581c <HAL_RCC_GetSysClockFreq+0x140>)
 8005712:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005714:	e079      	b.n	800580a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005716:	4b42      	ldr	r3, [pc, #264]	; (8005820 <HAL_RCC_GetSysClockFreq+0x144>)
 8005718:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800571a:	e076      	b.n	800580a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800571c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800571e:	0c9a      	lsrs	r2, r3, #18
 8005720:	230f      	movs	r3, #15
 8005722:	401a      	ands	r2, r3
 8005724:	4b3f      	ldr	r3, [pc, #252]	; (8005824 <HAL_RCC_GetSysClockFreq+0x148>)
 8005726:	5c9b      	ldrb	r3, [r3, r2]
 8005728:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800572a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800572c:	0d9a      	lsrs	r2, r3, #22
 800572e:	2303      	movs	r3, #3
 8005730:	4013      	ands	r3, r2
 8005732:	3301      	adds	r3, #1
 8005734:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005736:	4b37      	ldr	r3, [pc, #220]	; (8005814 <HAL_RCC_GetSysClockFreq+0x138>)
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	2380      	movs	r3, #128	; 0x80
 800573c:	025b      	lsls	r3, r3, #9
 800573e:	4013      	ands	r3, r2
 8005740:	d01a      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005744:	61bb      	str	r3, [r7, #24]
 8005746:	2300      	movs	r3, #0
 8005748:	61fb      	str	r3, [r7, #28]
 800574a:	4a35      	ldr	r2, [pc, #212]	; (8005820 <HAL_RCC_GetSysClockFreq+0x144>)
 800574c:	2300      	movs	r3, #0
 800574e:	69b8      	ldr	r0, [r7, #24]
 8005750:	69f9      	ldr	r1, [r7, #28]
 8005752:	f7fa fd85 	bl	8000260 <__aeabi_lmul>
 8005756:	0002      	movs	r2, r0
 8005758:	000b      	movs	r3, r1
 800575a:	0010      	movs	r0, r2
 800575c:	0019      	movs	r1, r3
 800575e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005760:	613b      	str	r3, [r7, #16]
 8005762:	2300      	movs	r3, #0
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f7fa fd59 	bl	8000220 <__aeabi_uldivmod>
 800576e:	0002      	movs	r2, r0
 8005770:	000b      	movs	r3, r1
 8005772:	0013      	movs	r3, r2
 8005774:	637b      	str	r3, [r7, #52]	; 0x34
 8005776:	e037      	b.n	80057e8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005778:	4b26      	ldr	r3, [pc, #152]	; (8005814 <HAL_RCC_GetSysClockFreq+0x138>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2210      	movs	r2, #16
 800577e:	4013      	ands	r3, r2
 8005780:	d01a      	beq.n	80057b8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8005782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005784:	60bb      	str	r3, [r7, #8]
 8005786:	2300      	movs	r3, #0
 8005788:	60fb      	str	r3, [r7, #12]
 800578a:	4a23      	ldr	r2, [pc, #140]	; (8005818 <HAL_RCC_GetSysClockFreq+0x13c>)
 800578c:	2300      	movs	r3, #0
 800578e:	68b8      	ldr	r0, [r7, #8]
 8005790:	68f9      	ldr	r1, [r7, #12]
 8005792:	f7fa fd65 	bl	8000260 <__aeabi_lmul>
 8005796:	0002      	movs	r2, r0
 8005798:	000b      	movs	r3, r1
 800579a:	0010      	movs	r0, r2
 800579c:	0019      	movs	r1, r3
 800579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a0:	603b      	str	r3, [r7, #0]
 80057a2:	2300      	movs	r3, #0
 80057a4:	607b      	str	r3, [r7, #4]
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f7fa fd39 	bl	8000220 <__aeabi_uldivmod>
 80057ae:	0002      	movs	r2, r0
 80057b0:	000b      	movs	r3, r1
 80057b2:	0013      	movs	r3, r2
 80057b4:	637b      	str	r3, [r7, #52]	; 0x34
 80057b6:	e017      	b.n	80057e8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80057b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ba:	0018      	movs	r0, r3
 80057bc:	2300      	movs	r3, #0
 80057be:	0019      	movs	r1, r3
 80057c0:	4a16      	ldr	r2, [pc, #88]	; (800581c <HAL_RCC_GetSysClockFreq+0x140>)
 80057c2:	2300      	movs	r3, #0
 80057c4:	f7fa fd4c 	bl	8000260 <__aeabi_lmul>
 80057c8:	0002      	movs	r2, r0
 80057ca:	000b      	movs	r3, r1
 80057cc:	0010      	movs	r0, r2
 80057ce:	0019      	movs	r1, r3
 80057d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d2:	001c      	movs	r4, r3
 80057d4:	2300      	movs	r3, #0
 80057d6:	001d      	movs	r5, r3
 80057d8:	0022      	movs	r2, r4
 80057da:	002b      	movs	r3, r5
 80057dc:	f7fa fd20 	bl	8000220 <__aeabi_uldivmod>
 80057e0:	0002      	movs	r2, r0
 80057e2:	000b      	movs	r3, r1
 80057e4:	0013      	movs	r3, r2
 80057e6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80057e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80057ec:	e00d      	b.n	800580a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80057ee:	4b09      	ldr	r3, [pc, #36]	; (8005814 <HAL_RCC_GetSysClockFreq+0x138>)
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	0b5b      	lsrs	r3, r3, #13
 80057f4:	2207      	movs	r2, #7
 80057f6:	4013      	ands	r3, r2
 80057f8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	3301      	adds	r3, #1
 80057fe:	2280      	movs	r2, #128	; 0x80
 8005800:	0212      	lsls	r2, r2, #8
 8005802:	409a      	lsls	r2, r3
 8005804:	0013      	movs	r3, r2
 8005806:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005808:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800580a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800580c:	0018      	movs	r0, r3
 800580e:	46bd      	mov	sp, r7
 8005810:	b00e      	add	sp, #56	; 0x38
 8005812:	bdb0      	pop	{r4, r5, r7, pc}
 8005814:	40021000 	.word	0x40021000
 8005818:	003d0900 	.word	0x003d0900
 800581c:	00f42400 	.word	0x00f42400
 8005820:	007a1200 	.word	0x007a1200
 8005824:	08006f54 	.word	0x08006f54

08005828 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800582c:	4b02      	ldr	r3, [pc, #8]	; (8005838 <HAL_RCC_GetHCLKFreq+0x10>)
 800582e:	681b      	ldr	r3, [r3, #0]
}
 8005830:	0018      	movs	r0, r3
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	46c0      	nop			; (mov r8, r8)
 8005838:	20000014 	.word	0x20000014

0800583c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005840:	f7ff fff2 	bl	8005828 <HAL_RCC_GetHCLKFreq>
 8005844:	0001      	movs	r1, r0
 8005846:	4b06      	ldr	r3, [pc, #24]	; (8005860 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	0a1b      	lsrs	r3, r3, #8
 800584c:	2207      	movs	r2, #7
 800584e:	4013      	ands	r3, r2
 8005850:	4a04      	ldr	r2, [pc, #16]	; (8005864 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005852:	5cd3      	ldrb	r3, [r2, r3]
 8005854:	40d9      	lsrs	r1, r3
 8005856:	000b      	movs	r3, r1
}
 8005858:	0018      	movs	r0, r3
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	40021000 	.word	0x40021000
 8005864:	08006f4c 	.word	0x08006f4c

08005868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800586c:	f7ff ffdc 	bl	8005828 <HAL_RCC_GetHCLKFreq>
 8005870:	0001      	movs	r1, r0
 8005872:	4b06      	ldr	r3, [pc, #24]	; (800588c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	0adb      	lsrs	r3, r3, #11
 8005878:	2207      	movs	r2, #7
 800587a:	4013      	ands	r3, r2
 800587c:	4a04      	ldr	r2, [pc, #16]	; (8005890 <HAL_RCC_GetPCLK2Freq+0x28>)
 800587e:	5cd3      	ldrb	r3, [r2, r3]
 8005880:	40d9      	lsrs	r1, r3
 8005882:	000b      	movs	r3, r1
}
 8005884:	0018      	movs	r0, r3
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	46c0      	nop			; (mov r8, r8)
 800588c:	40021000 	.word	0x40021000
 8005890:	08006f4c 	.word	0x08006f4c

08005894 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800589c:	2317      	movs	r3, #23
 800589e:	18fb      	adds	r3, r7, r3
 80058a0:	2200      	movs	r2, #0
 80058a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2220      	movs	r2, #32
 80058aa:	4013      	ands	r3, r2
 80058ac:	d106      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	2380      	movs	r3, #128	; 0x80
 80058b4:	011b      	lsls	r3, r3, #4
 80058b6:	4013      	ands	r3, r2
 80058b8:	d100      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x28>
 80058ba:	e0d9      	b.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058bc:	4b9c      	ldr	r3, [pc, #624]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80058be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058c0:	2380      	movs	r3, #128	; 0x80
 80058c2:	055b      	lsls	r3, r3, #21
 80058c4:	4013      	ands	r3, r2
 80058c6:	d10a      	bne.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058c8:	4b99      	ldr	r3, [pc, #612]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80058ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058cc:	4b98      	ldr	r3, [pc, #608]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80058ce:	2180      	movs	r1, #128	; 0x80
 80058d0:	0549      	lsls	r1, r1, #21
 80058d2:	430a      	orrs	r2, r1
 80058d4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80058d6:	2317      	movs	r3, #23
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	2201      	movs	r2, #1
 80058dc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058de:	4b95      	ldr	r3, [pc, #596]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	2380      	movs	r3, #128	; 0x80
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	4013      	ands	r3, r2
 80058e8:	d11a      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058ea:	4b92      	ldr	r3, [pc, #584]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	4b91      	ldr	r3, [pc, #580]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80058f0:	2180      	movs	r1, #128	; 0x80
 80058f2:	0049      	lsls	r1, r1, #1
 80058f4:	430a      	orrs	r2, r1
 80058f6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058f8:	f7fe f96e 	bl	8003bd8 <HAL_GetTick>
 80058fc:	0003      	movs	r3, r0
 80058fe:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005900:	e008      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005902:	f7fe f969 	bl	8003bd8 <HAL_GetTick>
 8005906:	0002      	movs	r2, r0
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b64      	cmp	r3, #100	; 0x64
 800590e:	d901      	bls.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e108      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005914:	4b87      	ldr	r3, [pc, #540]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	2380      	movs	r3, #128	; 0x80
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	4013      	ands	r3, r2
 800591e:	d0f0      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005920:	4b83      	ldr	r3, [pc, #524]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	23c0      	movs	r3, #192	; 0xc0
 8005926:	039b      	lsls	r3, r3, #14
 8005928:	4013      	ands	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	23c0      	movs	r3, #192	; 0xc0
 8005932:	039b      	lsls	r3, r3, #14
 8005934:	4013      	ands	r3, r2
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	429a      	cmp	r2, r3
 800593a:	d107      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689a      	ldr	r2, [r3, #8]
 8005940:	23c0      	movs	r3, #192	; 0xc0
 8005942:	039b      	lsls	r3, r3, #14
 8005944:	4013      	ands	r3, r2
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	429a      	cmp	r2, r3
 800594a:	d013      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	23c0      	movs	r3, #192	; 0xc0
 8005952:	029b      	lsls	r3, r3, #10
 8005954:	401a      	ands	r2, r3
 8005956:	23c0      	movs	r3, #192	; 0xc0
 8005958:	029b      	lsls	r3, r3, #10
 800595a:	429a      	cmp	r2, r3
 800595c:	d10a      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800595e:	4b74      	ldr	r3, [pc, #464]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	2380      	movs	r3, #128	; 0x80
 8005964:	029b      	lsls	r3, r3, #10
 8005966:	401a      	ands	r2, r3
 8005968:	2380      	movs	r3, #128	; 0x80
 800596a:	029b      	lsls	r3, r3, #10
 800596c:	429a      	cmp	r2, r3
 800596e:	d101      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e0d8      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005974:	4b6e      	ldr	r3, [pc, #440]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005976:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005978:	23c0      	movs	r3, #192	; 0xc0
 800597a:	029b      	lsls	r3, r3, #10
 800597c:	4013      	ands	r3, r2
 800597e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d049      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	23c0      	movs	r3, #192	; 0xc0
 800598c:	029b      	lsls	r3, r3, #10
 800598e:	4013      	ands	r3, r2
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	429a      	cmp	r2, r3
 8005994:	d004      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2220      	movs	r2, #32
 800599c:	4013      	ands	r3, r2
 800599e:	d10d      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	689a      	ldr	r2, [r3, #8]
 80059a4:	23c0      	movs	r3, #192	; 0xc0
 80059a6:	029b      	lsls	r3, r3, #10
 80059a8:	4013      	ands	r3, r2
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d034      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	2380      	movs	r3, #128	; 0x80
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	4013      	ands	r3, r2
 80059ba:	d02e      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80059bc:	4b5c      	ldr	r3, [pc, #368]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80059be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c0:	4a5d      	ldr	r2, [pc, #372]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80059c2:	4013      	ands	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059c6:	4b5a      	ldr	r3, [pc, #360]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80059c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80059ca:	4b59      	ldr	r3, [pc, #356]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80059cc:	2180      	movs	r1, #128	; 0x80
 80059ce:	0309      	lsls	r1, r1, #12
 80059d0:	430a      	orrs	r2, r1
 80059d2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059d4:	4b56      	ldr	r3, [pc, #344]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80059d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80059d8:	4b55      	ldr	r3, [pc, #340]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80059da:	4958      	ldr	r1, [pc, #352]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80059dc:	400a      	ands	r2, r1
 80059de:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80059e0:	4b53      	ldr	r3, [pc, #332]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	2380      	movs	r3, #128	; 0x80
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	4013      	ands	r3, r2
 80059ee:	d014      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059f0:	f7fe f8f2 	bl	8003bd8 <HAL_GetTick>
 80059f4:	0003      	movs	r3, r0
 80059f6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80059f8:	e009      	b.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059fa:	f7fe f8ed 	bl	8003bd8 <HAL_GetTick>
 80059fe:	0002      	movs	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	4a4e      	ldr	r2, [pc, #312]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d901      	bls.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e08b      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a0e:	4b48      	ldr	r3, [pc, #288]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a12:	2380      	movs	r3, #128	; 0x80
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4013      	ands	r3, r2
 8005a18:	d0ef      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	23c0      	movs	r3, #192	; 0xc0
 8005a20:	029b      	lsls	r3, r3, #10
 8005a22:	401a      	ands	r2, r3
 8005a24:	23c0      	movs	r3, #192	; 0xc0
 8005a26:	029b      	lsls	r3, r3, #10
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d10c      	bne.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005a2c:	4b40      	ldr	r3, [pc, #256]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a44      	ldr	r2, [pc, #272]	; (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	0019      	movs	r1, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	23c0      	movs	r3, #192	; 0xc0
 8005a3c:	039b      	lsls	r3, r3, #14
 8005a3e:	401a      	ands	r2, r3
 8005a40:	4b3b      	ldr	r3, [pc, #236]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a42:	430a      	orrs	r2, r1
 8005a44:	601a      	str	r2, [r3, #0]
 8005a46:	4b3a      	ldr	r3, [pc, #232]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a48:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	23c0      	movs	r3, #192	; 0xc0
 8005a50:	029b      	lsls	r3, r3, #10
 8005a52:	401a      	ands	r2, r3
 8005a54:	4b36      	ldr	r3, [pc, #216]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a56:	430a      	orrs	r2, r1
 8005a58:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005a5a:	2317      	movs	r3, #23
 8005a5c:	18fb      	adds	r3, r7, r3
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d105      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a64:	4b32      	ldr	r3, [pc, #200]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a68:	4b31      	ldr	r3, [pc, #196]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a6a:	4937      	ldr	r1, [pc, #220]	; (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8005a6c:	400a      	ands	r2, r1
 8005a6e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2201      	movs	r2, #1
 8005a76:	4013      	ands	r3, r2
 8005a78:	d009      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a7a:	4b2d      	ldr	r3, [pc, #180]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a7e:	2203      	movs	r2, #3
 8005a80:	4393      	bics	r3, r2
 8005a82:	0019      	movs	r1, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68da      	ldr	r2, [r3, #12]
 8005a88:	4b29      	ldr	r3, [pc, #164]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2202      	movs	r2, #2
 8005a94:	4013      	ands	r3, r2
 8005a96:	d009      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a98:	4b25      	ldr	r3, [pc, #148]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9c:	220c      	movs	r2, #12
 8005a9e:	4393      	bics	r3, r2
 8005aa0:	0019      	movs	r1, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	691a      	ldr	r2, [r3, #16]
 8005aa6:	4b22      	ldr	r3, [pc, #136]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2204      	movs	r2, #4
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	d009      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005ab6:	4b1e      	ldr	r3, [pc, #120]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aba:	4a24      	ldr	r2, [pc, #144]	; (8005b4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005abc:	4013      	ands	r3, r2
 8005abe:	0019      	movs	r1, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	695a      	ldr	r2, [r3, #20]
 8005ac4:	4b1a      	ldr	r3, [pc, #104]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2208      	movs	r2, #8
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d009      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ad4:	4b16      	ldr	r3, [pc, #88]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad8:	4a1d      	ldr	r2, [pc, #116]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005ada:	4013      	ands	r3, r2
 8005adc:	0019      	movs	r1, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	699a      	ldr	r2, [r3, #24]
 8005ae2:	4b13      	ldr	r3, [pc, #76]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2240      	movs	r2, #64	; 0x40
 8005aee:	4013      	ands	r3, r2
 8005af0:	d009      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005af2:	4b0f      	ldr	r3, [pc, #60]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005af6:	4a17      	ldr	r2, [pc, #92]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	0019      	movs	r1, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a1a      	ldr	r2, [r3, #32]
 8005b00:	4b0b      	ldr	r3, [pc, #44]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b02:	430a      	orrs	r2, r1
 8005b04:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2280      	movs	r2, #128	; 0x80
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	d009      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005b10:	4b07      	ldr	r3, [pc, #28]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b14:	4a10      	ldr	r2, [pc, #64]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	0019      	movs	r1, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69da      	ldr	r2, [r3, #28]
 8005b1e:	4b04      	ldr	r3, [pc, #16]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b20:	430a      	orrs	r2, r1
 8005b22:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	0018      	movs	r0, r3
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	b006      	add	sp, #24
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	46c0      	nop			; (mov r8, r8)
 8005b30:	40021000 	.word	0x40021000
 8005b34:	40007000 	.word	0x40007000
 8005b38:	fffcffff 	.word	0xfffcffff
 8005b3c:	fff7ffff 	.word	0xfff7ffff
 8005b40:	00001388 	.word	0x00001388
 8005b44:	ffcfffff 	.word	0xffcfffff
 8005b48:	efffffff 	.word	0xefffffff
 8005b4c:	fffff3ff 	.word	0xfffff3ff
 8005b50:	ffffcfff 	.word	0xffffcfff
 8005b54:	fbffffff 	.word	0xfbffffff
 8005b58:	fff3ffff 	.word	0xfff3ffff

08005b5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e032      	b.n	8005bd4 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2239      	movs	r2, #57	; 0x39
 8005b72:	5c9b      	ldrb	r3, [r3, r2]
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d107      	bne.n	8005b8a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2238      	movs	r2, #56	; 0x38
 8005b7e:	2100      	movs	r1, #0
 8005b80:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	0018      	movs	r0, r3
 8005b86:	f7fd fd9d 	bl	80036c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2239      	movs	r2, #57	; 0x39
 8005b8e:	2102      	movs	r1, #2
 8005b90:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	0019      	movs	r1, r3
 8005b9c:	0010      	movs	r0, r2
 8005b9e:	f000 f979 	bl	8005e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	223e      	movs	r2, #62	; 0x3e
 8005ba6:	2101      	movs	r1, #1
 8005ba8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	223a      	movs	r2, #58	; 0x3a
 8005bae:	2101      	movs	r1, #1
 8005bb0:	5499      	strb	r1, [r3, r2]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	223b      	movs	r2, #59	; 0x3b
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	5499      	strb	r1, [r3, r2]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	223c      	movs	r2, #60	; 0x3c
 8005bbe:	2101      	movs	r1, #1
 8005bc0:	5499      	strb	r1, [r3, r2]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	223d      	movs	r2, #61	; 0x3d
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2239      	movs	r2, #57	; 0x39
 8005bce:	2101      	movs	r1, #1
 8005bd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	b002      	add	sp, #8
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2239      	movs	r2, #57	; 0x39
 8005be8:	5c9b      	ldrb	r3, [r3, r2]
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d001      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e036      	b.n	8005c62 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2239      	movs	r2, #57	; 0x39
 8005bf8:	2102      	movs	r1, #2
 8005bfa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2101      	movs	r1, #1
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	2380      	movs	r3, #128	; 0x80
 8005c12:	05db      	lsls	r3, r3, #23
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d009      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x50>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a13      	ldr	r2, [pc, #76]	; (8005c6c <HAL_TIM_Base_Start_IT+0x90>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d004      	beq.n	8005c2c <HAL_TIM_Base_Start_IT+0x50>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a12      	ldr	r2, [pc, #72]	; (8005c70 <HAL_TIM_Base_Start_IT+0x94>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d111      	bne.n	8005c50 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	2207      	movs	r2, #7
 8005c34:	4013      	ands	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2b06      	cmp	r3, #6
 8005c3c:	d010      	beq.n	8005c60 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2101      	movs	r1, #1
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4e:	e007      	b.n	8005c60 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	0018      	movs	r0, r3
 8005c64:	46bd      	mov	sp, r7
 8005c66:	b004      	add	sp, #16
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	46c0      	nop			; (mov r8, r8)
 8005c6c:	40010800 	.word	0x40010800
 8005c70:	40011400 	.word	0x40011400

08005c74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	2202      	movs	r2, #2
 8005c84:	4013      	ands	r3, r2
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d124      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	2202      	movs	r2, #2
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d11d      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2203      	movs	r2, #3
 8005c9e:	4252      	negs	r2, r2
 8005ca0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	2203      	movs	r2, #3
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	d004      	beq.n	8005cbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	0018      	movs	r0, r3
 8005cb8:	f000 f8d4 	bl	8005e64 <HAL_TIM_IC_CaptureCallback>
 8005cbc:	e007      	b.n	8005cce <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	0018      	movs	r0, r3
 8005cc2:	f000 f8c7 	bl	8005e54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	0018      	movs	r0, r3
 8005cca:	f000 f8d3 	bl	8005e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	2204      	movs	r2, #4
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b04      	cmp	r3, #4
 8005ce0:	d125      	bne.n	8005d2e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	2204      	movs	r2, #4
 8005cea:	4013      	ands	r3, r2
 8005cec:	2b04      	cmp	r3, #4
 8005cee:	d11e      	bne.n	8005d2e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2205      	movs	r2, #5
 8005cf6:	4252      	negs	r2, r2
 8005cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2202      	movs	r2, #2
 8005cfe:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	699a      	ldr	r2, [r3, #24]
 8005d06:	23c0      	movs	r3, #192	; 0xc0
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	d004      	beq.n	8005d18 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	0018      	movs	r0, r3
 8005d12:	f000 f8a7 	bl	8005e64 <HAL_TIM_IC_CaptureCallback>
 8005d16:	e007      	b.n	8005d28 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	0018      	movs	r0, r3
 8005d1c:	f000 f89a 	bl	8005e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	0018      	movs	r0, r3
 8005d24:	f000 f8a6 	bl	8005e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	2208      	movs	r2, #8
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b08      	cmp	r3, #8
 8005d3a:	d124      	bne.n	8005d86 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	2208      	movs	r2, #8
 8005d44:	4013      	ands	r3, r2
 8005d46:	2b08      	cmp	r3, #8
 8005d48:	d11d      	bne.n	8005d86 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2209      	movs	r2, #9
 8005d50:	4252      	negs	r2, r2
 8005d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2204      	movs	r2, #4
 8005d58:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	2203      	movs	r2, #3
 8005d62:	4013      	ands	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	0018      	movs	r0, r3
 8005d6a:	f000 f87b 	bl	8005e64 <HAL_TIM_IC_CaptureCallback>
 8005d6e:	e007      	b.n	8005d80 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	0018      	movs	r0, r3
 8005d74:	f000 f86e 	bl	8005e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	0018      	movs	r0, r3
 8005d7c:	f000 f87a 	bl	8005e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	2210      	movs	r2, #16
 8005d8e:	4013      	ands	r3, r2
 8005d90:	2b10      	cmp	r3, #16
 8005d92:	d125      	bne.n	8005de0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	2210      	movs	r2, #16
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	2b10      	cmp	r3, #16
 8005da0:	d11e      	bne.n	8005de0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2211      	movs	r2, #17
 8005da8:	4252      	negs	r2, r2
 8005daa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2208      	movs	r2, #8
 8005db0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	69da      	ldr	r2, [r3, #28]
 8005db8:	23c0      	movs	r3, #192	; 0xc0
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	d004      	beq.n	8005dca <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f000 f84e 	bl	8005e64 <HAL_TIM_IC_CaptureCallback>
 8005dc8:	e007      	b.n	8005dda <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	0018      	movs	r0, r3
 8005dce:	f000 f841 	bl	8005e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	f000 f84d 	bl	8005e74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	2201      	movs	r2, #1
 8005de8:	4013      	ands	r3, r2
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d10f      	bne.n	8005e0e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	4013      	ands	r3, r2
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d108      	bne.n	8005e0e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2202      	movs	r2, #2
 8005e02:	4252      	negs	r2, r2
 8005e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f000 f81b 	bl	8005e44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	2240      	movs	r2, #64	; 0x40
 8005e16:	4013      	ands	r3, r2
 8005e18:	2b40      	cmp	r3, #64	; 0x40
 8005e1a:	d10f      	bne.n	8005e3c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	2240      	movs	r2, #64	; 0x40
 8005e24:	4013      	ands	r3, r2
 8005e26:	2b40      	cmp	r3, #64	; 0x40
 8005e28:	d108      	bne.n	8005e3c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2241      	movs	r2, #65	; 0x41
 8005e30:	4252      	negs	r2, r2
 8005e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	0018      	movs	r0, r3
 8005e38:	f000 f824 	bl	8005e84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e3c:	46c0      	nop			; (mov r8, r8)
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b002      	add	sp, #8
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e4c:	46c0      	nop			; (mov r8, r8)
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	b002      	add	sp, #8
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e5c:	46c0      	nop			; (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	b002      	add	sp, #8
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e6c:	46c0      	nop			; (mov r8, r8)
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	b002      	add	sp, #8
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e7c:	46c0      	nop			; (mov r8, r8)
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	b002      	add	sp, #8
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e8c:	46c0      	nop			; (mov r8, r8)
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	b002      	add	sp, #8
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	2380      	movs	r3, #128	; 0x80
 8005ea8:	05db      	lsls	r3, r3, #23
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d007      	beq.n	8005ebe <TIM_Base_SetConfig+0x2a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a1f      	ldr	r2, [pc, #124]	; (8005f30 <TIM_Base_SetConfig+0x9c>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d003      	beq.n	8005ebe <TIM_Base_SetConfig+0x2a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a1e      	ldr	r2, [pc, #120]	; (8005f34 <TIM_Base_SetConfig+0xa0>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d108      	bne.n	8005ed0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2270      	movs	r2, #112	; 0x70
 8005ec2:	4393      	bics	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	2380      	movs	r3, #128	; 0x80
 8005ed4:	05db      	lsls	r3, r3, #23
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d007      	beq.n	8005eea <TIM_Base_SetConfig+0x56>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a14      	ldr	r2, [pc, #80]	; (8005f30 <TIM_Base_SetConfig+0x9c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d003      	beq.n	8005eea <TIM_Base_SetConfig+0x56>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a13      	ldr	r2, [pc, #76]	; (8005f34 <TIM_Base_SetConfig+0xa0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d108      	bne.n	8005efc <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	4a12      	ldr	r2, [pc, #72]	; (8005f38 <TIM_Base_SetConfig+0xa4>)
 8005eee:	4013      	ands	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2280      	movs	r2, #128	; 0x80
 8005f00:	4393      	bics	r3, r2
 8005f02:	001a      	movs	r2, r3
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	615a      	str	r2, [r3, #20]
}
 8005f28:	46c0      	nop			; (mov r8, r8)
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	b004      	add	sp, #16
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40010800 	.word	0x40010800
 8005f34:	40011400 	.word	0x40011400
 8005f38:	fffffcff 	.word	0xfffffcff

08005f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2238      	movs	r2, #56	; 0x38
 8005f4a:	5c9b      	ldrb	r3, [r3, r2]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d101      	bne.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e042      	b.n	8005fda <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2238      	movs	r2, #56	; 0x38
 8005f58:	2101      	movs	r1, #1
 8005f5a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2239      	movs	r2, #57	; 0x39
 8005f60:	2102      	movs	r1, #2
 8005f62:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2270      	movs	r2, #112	; 0x70
 8005f78:	4393      	bics	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	2380      	movs	r3, #128	; 0x80
 8005f94:	05db      	lsls	r3, r3, #23
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d009      	beq.n	8005fae <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a11      	ldr	r2, [pc, #68]	; (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d004      	beq.n	8005fae <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a0f      	ldr	r2, [pc, #60]	; (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d10c      	bne.n	8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	2280      	movs	r2, #128	; 0x80
 8005fb2:	4393      	bics	r3, r2
 8005fb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2239      	movs	r2, #57	; 0x39
 8005fcc:	2101      	movs	r1, #1
 8005fce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2238      	movs	r2, #56	; 0x38
 8005fd4:	2100      	movs	r1, #0
 8005fd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	0018      	movs	r0, r3
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	b004      	add	sp, #16
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	46c0      	nop			; (mov r8, r8)
 8005fe4:	40010800 	.word	0x40010800
 8005fe8:	40011400 	.word	0x40011400

08005fec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e044      	b.n	8006088 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006002:	2b00      	cmp	r3, #0
 8006004:	d107      	bne.n	8006016 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2274      	movs	r2, #116	; 0x74
 800600a:	2100      	movs	r1, #0
 800600c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	0018      	movs	r0, r3
 8006012:	f7fd fb9f 	bl	8003754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2224      	movs	r2, #36	; 0x24
 800601a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2101      	movs	r1, #1
 8006028:	438a      	bics	r2, r1
 800602a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	0018      	movs	r0, r3
 8006030:	f000 f8d8 	bl	80061e4 <UART_SetConfig>
 8006034:	0003      	movs	r3, r0
 8006036:	2b01      	cmp	r3, #1
 8006038:	d101      	bne.n	800603e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e024      	b.n	8006088 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006042:	2b00      	cmp	r3, #0
 8006044:	d003      	beq.n	800604e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	0018      	movs	r0, r3
 800604a:	f000 fb6b 	bl	8006724 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	490d      	ldr	r1, [pc, #52]	; (8006090 <HAL_UART_Init+0xa4>)
 800605a:	400a      	ands	r2, r1
 800605c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	689a      	ldr	r2, [r3, #8]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	212a      	movs	r1, #42	; 0x2a
 800606a:	438a      	bics	r2, r1
 800606c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2101      	movs	r1, #1
 800607a:	430a      	orrs	r2, r1
 800607c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	0018      	movs	r0, r3
 8006082:	f000 fc03 	bl	800688c <UART_CheckIdleState>
 8006086:	0003      	movs	r3, r0
}
 8006088:	0018      	movs	r0, r3
 800608a:	46bd      	mov	sp, r7
 800608c:	b002      	add	sp, #8
 800608e:	bd80      	pop	{r7, pc}
 8006090:	ffffb7ff 	.word	0xffffb7ff

08006094 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08a      	sub	sp, #40	; 0x28
 8006098:	af02      	add	r7, sp, #8
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	603b      	str	r3, [r7, #0]
 80060a0:	1dbb      	adds	r3, r7, #6
 80060a2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060a8:	2b20      	cmp	r3, #32
 80060aa:	d000      	beq.n	80060ae <HAL_UART_Transmit+0x1a>
 80060ac:	e095      	b.n	80061da <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_UART_Transmit+0x28>
 80060b4:	1dbb      	adds	r3, r7, #6
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d101      	bne.n	80060c0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e08d      	b.n	80061dc <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	2380      	movs	r3, #128	; 0x80
 80060c6:	015b      	lsls	r3, r3, #5
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d109      	bne.n	80060e0 <HAL_UART_Transmit+0x4c>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d105      	bne.n	80060e0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	2201      	movs	r2, #1
 80060d8:	4013      	ands	r3, r2
 80060da:	d001      	beq.n	80060e0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e07d      	b.n	80061dc <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2274      	movs	r2, #116	; 0x74
 80060e4:	5c9b      	ldrb	r3, [r3, r2]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d101      	bne.n	80060ee <HAL_UART_Transmit+0x5a>
 80060ea:	2302      	movs	r3, #2
 80060ec:	e076      	b.n	80061dc <HAL_UART_Transmit+0x148>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2274      	movs	r2, #116	; 0x74
 80060f2:	2101      	movs	r1, #1
 80060f4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2280      	movs	r2, #128	; 0x80
 80060fa:	2100      	movs	r1, #0
 80060fc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2221      	movs	r2, #33	; 0x21
 8006102:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006104:	f7fd fd68 	bl	8003bd8 <HAL_GetTick>
 8006108:	0003      	movs	r3, r0
 800610a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	1dba      	adds	r2, r7, #6
 8006110:	2150      	movs	r1, #80	; 0x50
 8006112:	8812      	ldrh	r2, [r2, #0]
 8006114:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	1dba      	adds	r2, r7, #6
 800611a:	2152      	movs	r1, #82	; 0x52
 800611c:	8812      	ldrh	r2, [r2, #0]
 800611e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	2380      	movs	r3, #128	; 0x80
 8006126:	015b      	lsls	r3, r3, #5
 8006128:	429a      	cmp	r2, r3
 800612a:	d108      	bne.n	800613e <HAL_UART_Transmit+0xaa>
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d104      	bne.n	800613e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8006134:	2300      	movs	r3, #0
 8006136:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	61bb      	str	r3, [r7, #24]
 800613c:	e003      	b.n	8006146 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006142:	2300      	movs	r3, #0
 8006144:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2274      	movs	r2, #116	; 0x74
 800614a:	2100      	movs	r1, #0
 800614c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800614e:	e02c      	b.n	80061aa <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	9300      	str	r3, [sp, #0]
 8006158:	0013      	movs	r3, r2
 800615a:	2200      	movs	r2, #0
 800615c:	2180      	movs	r1, #128	; 0x80
 800615e:	f000 fbdd 	bl	800691c <UART_WaitOnFlagUntilTimeout>
 8006162:	1e03      	subs	r3, r0, #0
 8006164:	d001      	beq.n	800616a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e038      	b.n	80061dc <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10b      	bne.n	8006188 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	881b      	ldrh	r3, [r3, #0]
 8006174:	001a      	movs	r2, r3
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	05d2      	lsls	r2, r2, #23
 800617c:	0dd2      	lsrs	r2, r2, #23
 800617e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	3302      	adds	r3, #2
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	e007      	b.n	8006198 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	781a      	ldrb	r2, [r3, #0]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	3301      	adds	r3, #1
 8006196:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2252      	movs	r2, #82	; 0x52
 800619c:	5a9b      	ldrh	r3, [r3, r2]
 800619e:	b29b      	uxth	r3, r3
 80061a0:	3b01      	subs	r3, #1
 80061a2:	b299      	uxth	r1, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2252      	movs	r2, #82	; 0x52
 80061a8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2252      	movs	r2, #82	; 0x52
 80061ae:	5a9b      	ldrh	r3, [r3, r2]
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1cc      	bne.n	8006150 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	0013      	movs	r3, r2
 80061c0:	2200      	movs	r2, #0
 80061c2:	2140      	movs	r1, #64	; 0x40
 80061c4:	f000 fbaa 	bl	800691c <UART_WaitOnFlagUntilTimeout>
 80061c8:	1e03      	subs	r3, r0, #0
 80061ca:	d001      	beq.n	80061d0 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e005      	b.n	80061dc <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2220      	movs	r2, #32
 80061d4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80061d6:	2300      	movs	r3, #0
 80061d8:	e000      	b.n	80061dc <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80061da:	2302      	movs	r3, #2
  }
}
 80061dc:	0018      	movs	r0, r3
 80061de:	46bd      	mov	sp, r7
 80061e0:	b008      	add	sp, #32
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061e4:	b5b0      	push	{r4, r5, r7, lr}
 80061e6:	b08e      	sub	sp, #56	; 0x38
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061ec:	231a      	movs	r3, #26
 80061ee:	2218      	movs	r2, #24
 80061f0:	4694      	mov	ip, r2
 80061f2:	44bc      	add	ip, r7
 80061f4:	4463      	add	r3, ip
 80061f6:	2200      	movs	r2, #0
 80061f8:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	689a      	ldr	r2, [r3, #8]
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	431a      	orrs	r2, r3
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	695b      	ldr	r3, [r3, #20]
 8006208:	431a      	orrs	r2, r3
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	4313      	orrs	r3, r2
 8006210:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4ac1      	ldr	r2, [pc, #772]	; (8006520 <UART_SetConfig+0x33c>)
 800621a:	4013      	ands	r3, r2
 800621c:	0019      	movs	r1, r3
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006224:	430a      	orrs	r2, r1
 8006226:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	4abd      	ldr	r2, [pc, #756]	; (8006524 <UART_SetConfig+0x340>)
 8006230:	4013      	ands	r3, r2
 8006232:	0019      	movs	r1, r3
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	430a      	orrs	r2, r1
 800623e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4ab7      	ldr	r2, [pc, #732]	; (8006528 <UART_SetConfig+0x344>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d004      	beq.n	800625a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	6a1b      	ldr	r3, [r3, #32]
 8006254:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006256:	4313      	orrs	r3, r2
 8006258:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	4ab2      	ldr	r2, [pc, #712]	; (800652c <UART_SetConfig+0x348>)
 8006262:	4013      	ands	r3, r2
 8006264:	0019      	movs	r1, r3
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800626c:	430a      	orrs	r2, r1
 800626e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4aae      	ldr	r2, [pc, #696]	; (8006530 <UART_SetConfig+0x34c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d136      	bne.n	80062e8 <UART_SetConfig+0x104>
 800627a:	4bae      	ldr	r3, [pc, #696]	; (8006534 <UART_SetConfig+0x350>)
 800627c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800627e:	2203      	movs	r2, #3
 8006280:	4013      	ands	r3, r2
 8006282:	2b03      	cmp	r3, #3
 8006284:	d020      	beq.n	80062c8 <UART_SetConfig+0xe4>
 8006286:	d827      	bhi.n	80062d8 <UART_SetConfig+0xf4>
 8006288:	2b02      	cmp	r3, #2
 800628a:	d00d      	beq.n	80062a8 <UART_SetConfig+0xc4>
 800628c:	d824      	bhi.n	80062d8 <UART_SetConfig+0xf4>
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <UART_SetConfig+0xb4>
 8006292:	2b01      	cmp	r3, #1
 8006294:	d010      	beq.n	80062b8 <UART_SetConfig+0xd4>
 8006296:	e01f      	b.n	80062d8 <UART_SetConfig+0xf4>
 8006298:	231b      	movs	r3, #27
 800629a:	2218      	movs	r2, #24
 800629c:	4694      	mov	ip, r2
 800629e:	44bc      	add	ip, r7
 80062a0:	4463      	add	r3, ip
 80062a2:	2201      	movs	r2, #1
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	e0ab      	b.n	8006400 <UART_SetConfig+0x21c>
 80062a8:	231b      	movs	r3, #27
 80062aa:	2218      	movs	r2, #24
 80062ac:	4694      	mov	ip, r2
 80062ae:	44bc      	add	ip, r7
 80062b0:	4463      	add	r3, ip
 80062b2:	2202      	movs	r2, #2
 80062b4:	701a      	strb	r2, [r3, #0]
 80062b6:	e0a3      	b.n	8006400 <UART_SetConfig+0x21c>
 80062b8:	231b      	movs	r3, #27
 80062ba:	2218      	movs	r2, #24
 80062bc:	4694      	mov	ip, r2
 80062be:	44bc      	add	ip, r7
 80062c0:	4463      	add	r3, ip
 80062c2:	2204      	movs	r2, #4
 80062c4:	701a      	strb	r2, [r3, #0]
 80062c6:	e09b      	b.n	8006400 <UART_SetConfig+0x21c>
 80062c8:	231b      	movs	r3, #27
 80062ca:	2218      	movs	r2, #24
 80062cc:	4694      	mov	ip, r2
 80062ce:	44bc      	add	ip, r7
 80062d0:	4463      	add	r3, ip
 80062d2:	2208      	movs	r2, #8
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	e093      	b.n	8006400 <UART_SetConfig+0x21c>
 80062d8:	231b      	movs	r3, #27
 80062da:	2218      	movs	r2, #24
 80062dc:	4694      	mov	ip, r2
 80062de:	44bc      	add	ip, r7
 80062e0:	4463      	add	r3, ip
 80062e2:	2210      	movs	r2, #16
 80062e4:	701a      	strb	r2, [r3, #0]
 80062e6:	e08b      	b.n	8006400 <UART_SetConfig+0x21c>
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a92      	ldr	r2, [pc, #584]	; (8006538 <UART_SetConfig+0x354>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d136      	bne.n	8006360 <UART_SetConfig+0x17c>
 80062f2:	4b90      	ldr	r3, [pc, #576]	; (8006534 <UART_SetConfig+0x350>)
 80062f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062f6:	220c      	movs	r2, #12
 80062f8:	4013      	ands	r3, r2
 80062fa:	2b0c      	cmp	r3, #12
 80062fc:	d020      	beq.n	8006340 <UART_SetConfig+0x15c>
 80062fe:	d827      	bhi.n	8006350 <UART_SetConfig+0x16c>
 8006300:	2b08      	cmp	r3, #8
 8006302:	d00d      	beq.n	8006320 <UART_SetConfig+0x13c>
 8006304:	d824      	bhi.n	8006350 <UART_SetConfig+0x16c>
 8006306:	2b00      	cmp	r3, #0
 8006308:	d002      	beq.n	8006310 <UART_SetConfig+0x12c>
 800630a:	2b04      	cmp	r3, #4
 800630c:	d010      	beq.n	8006330 <UART_SetConfig+0x14c>
 800630e:	e01f      	b.n	8006350 <UART_SetConfig+0x16c>
 8006310:	231b      	movs	r3, #27
 8006312:	2218      	movs	r2, #24
 8006314:	4694      	mov	ip, r2
 8006316:	44bc      	add	ip, r7
 8006318:	4463      	add	r3, ip
 800631a:	2200      	movs	r2, #0
 800631c:	701a      	strb	r2, [r3, #0]
 800631e:	e06f      	b.n	8006400 <UART_SetConfig+0x21c>
 8006320:	231b      	movs	r3, #27
 8006322:	2218      	movs	r2, #24
 8006324:	4694      	mov	ip, r2
 8006326:	44bc      	add	ip, r7
 8006328:	4463      	add	r3, ip
 800632a:	2202      	movs	r2, #2
 800632c:	701a      	strb	r2, [r3, #0]
 800632e:	e067      	b.n	8006400 <UART_SetConfig+0x21c>
 8006330:	231b      	movs	r3, #27
 8006332:	2218      	movs	r2, #24
 8006334:	4694      	mov	ip, r2
 8006336:	44bc      	add	ip, r7
 8006338:	4463      	add	r3, ip
 800633a:	2204      	movs	r2, #4
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	e05f      	b.n	8006400 <UART_SetConfig+0x21c>
 8006340:	231b      	movs	r3, #27
 8006342:	2218      	movs	r2, #24
 8006344:	4694      	mov	ip, r2
 8006346:	44bc      	add	ip, r7
 8006348:	4463      	add	r3, ip
 800634a:	2208      	movs	r2, #8
 800634c:	701a      	strb	r2, [r3, #0]
 800634e:	e057      	b.n	8006400 <UART_SetConfig+0x21c>
 8006350:	231b      	movs	r3, #27
 8006352:	2218      	movs	r2, #24
 8006354:	4694      	mov	ip, r2
 8006356:	44bc      	add	ip, r7
 8006358:	4463      	add	r3, ip
 800635a:	2210      	movs	r2, #16
 800635c:	701a      	strb	r2, [r3, #0]
 800635e:	e04f      	b.n	8006400 <UART_SetConfig+0x21c>
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a70      	ldr	r2, [pc, #448]	; (8006528 <UART_SetConfig+0x344>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d143      	bne.n	80063f2 <UART_SetConfig+0x20e>
 800636a:	4b72      	ldr	r3, [pc, #456]	; (8006534 <UART_SetConfig+0x350>)
 800636c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800636e:	23c0      	movs	r3, #192	; 0xc0
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	4013      	ands	r3, r2
 8006374:	22c0      	movs	r2, #192	; 0xc0
 8006376:	0112      	lsls	r2, r2, #4
 8006378:	4293      	cmp	r3, r2
 800637a:	d02a      	beq.n	80063d2 <UART_SetConfig+0x1ee>
 800637c:	22c0      	movs	r2, #192	; 0xc0
 800637e:	0112      	lsls	r2, r2, #4
 8006380:	4293      	cmp	r3, r2
 8006382:	d82e      	bhi.n	80063e2 <UART_SetConfig+0x1fe>
 8006384:	2280      	movs	r2, #128	; 0x80
 8006386:	0112      	lsls	r2, r2, #4
 8006388:	4293      	cmp	r3, r2
 800638a:	d012      	beq.n	80063b2 <UART_SetConfig+0x1ce>
 800638c:	2280      	movs	r2, #128	; 0x80
 800638e:	0112      	lsls	r2, r2, #4
 8006390:	4293      	cmp	r3, r2
 8006392:	d826      	bhi.n	80063e2 <UART_SetConfig+0x1fe>
 8006394:	2b00      	cmp	r3, #0
 8006396:	d004      	beq.n	80063a2 <UART_SetConfig+0x1be>
 8006398:	2280      	movs	r2, #128	; 0x80
 800639a:	00d2      	lsls	r2, r2, #3
 800639c:	4293      	cmp	r3, r2
 800639e:	d010      	beq.n	80063c2 <UART_SetConfig+0x1de>
 80063a0:	e01f      	b.n	80063e2 <UART_SetConfig+0x1fe>
 80063a2:	231b      	movs	r3, #27
 80063a4:	2218      	movs	r2, #24
 80063a6:	4694      	mov	ip, r2
 80063a8:	44bc      	add	ip, r7
 80063aa:	4463      	add	r3, ip
 80063ac:	2200      	movs	r2, #0
 80063ae:	701a      	strb	r2, [r3, #0]
 80063b0:	e026      	b.n	8006400 <UART_SetConfig+0x21c>
 80063b2:	231b      	movs	r3, #27
 80063b4:	2218      	movs	r2, #24
 80063b6:	4694      	mov	ip, r2
 80063b8:	44bc      	add	ip, r7
 80063ba:	4463      	add	r3, ip
 80063bc:	2202      	movs	r2, #2
 80063be:	701a      	strb	r2, [r3, #0]
 80063c0:	e01e      	b.n	8006400 <UART_SetConfig+0x21c>
 80063c2:	231b      	movs	r3, #27
 80063c4:	2218      	movs	r2, #24
 80063c6:	4694      	mov	ip, r2
 80063c8:	44bc      	add	ip, r7
 80063ca:	4463      	add	r3, ip
 80063cc:	2204      	movs	r2, #4
 80063ce:	701a      	strb	r2, [r3, #0]
 80063d0:	e016      	b.n	8006400 <UART_SetConfig+0x21c>
 80063d2:	231b      	movs	r3, #27
 80063d4:	2218      	movs	r2, #24
 80063d6:	4694      	mov	ip, r2
 80063d8:	44bc      	add	ip, r7
 80063da:	4463      	add	r3, ip
 80063dc:	2208      	movs	r2, #8
 80063de:	701a      	strb	r2, [r3, #0]
 80063e0:	e00e      	b.n	8006400 <UART_SetConfig+0x21c>
 80063e2:	231b      	movs	r3, #27
 80063e4:	2218      	movs	r2, #24
 80063e6:	4694      	mov	ip, r2
 80063e8:	44bc      	add	ip, r7
 80063ea:	4463      	add	r3, ip
 80063ec:	2210      	movs	r2, #16
 80063ee:	701a      	strb	r2, [r3, #0]
 80063f0:	e006      	b.n	8006400 <UART_SetConfig+0x21c>
 80063f2:	231b      	movs	r3, #27
 80063f4:	2218      	movs	r2, #24
 80063f6:	4694      	mov	ip, r2
 80063f8:	44bc      	add	ip, r7
 80063fa:	4463      	add	r3, ip
 80063fc:	2210      	movs	r2, #16
 80063fe:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a48      	ldr	r2, [pc, #288]	; (8006528 <UART_SetConfig+0x344>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d000      	beq.n	800640c <UART_SetConfig+0x228>
 800640a:	e09b      	b.n	8006544 <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800640c:	231b      	movs	r3, #27
 800640e:	2218      	movs	r2, #24
 8006410:	4694      	mov	ip, r2
 8006412:	44bc      	add	ip, r7
 8006414:	4463      	add	r3, ip
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	2b08      	cmp	r3, #8
 800641a:	d01d      	beq.n	8006458 <UART_SetConfig+0x274>
 800641c:	dc20      	bgt.n	8006460 <UART_SetConfig+0x27c>
 800641e:	2b04      	cmp	r3, #4
 8006420:	d015      	beq.n	800644e <UART_SetConfig+0x26a>
 8006422:	dc1d      	bgt.n	8006460 <UART_SetConfig+0x27c>
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <UART_SetConfig+0x24a>
 8006428:	2b02      	cmp	r3, #2
 800642a:	d005      	beq.n	8006438 <UART_SetConfig+0x254>
 800642c:	e018      	b.n	8006460 <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800642e:	f7ff fa05 	bl	800583c <HAL_RCC_GetPCLK1Freq>
 8006432:	0003      	movs	r3, r0
 8006434:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006436:	e01d      	b.n	8006474 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006438:	4b3e      	ldr	r3, [pc, #248]	; (8006534 <UART_SetConfig+0x350>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2210      	movs	r2, #16
 800643e:	4013      	ands	r3, r2
 8006440:	d002      	beq.n	8006448 <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006442:	4b3e      	ldr	r3, [pc, #248]	; (800653c <UART_SetConfig+0x358>)
 8006444:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006446:	e015      	b.n	8006474 <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 8006448:	4b3d      	ldr	r3, [pc, #244]	; (8006540 <UART_SetConfig+0x35c>)
 800644a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800644c:	e012      	b.n	8006474 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800644e:	f7ff f945 	bl	80056dc <HAL_RCC_GetSysClockFreq>
 8006452:	0003      	movs	r3, r0
 8006454:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006456:	e00d      	b.n	8006474 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006458:	2380      	movs	r3, #128	; 0x80
 800645a:	021b      	lsls	r3, r3, #8
 800645c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800645e:	e009      	b.n	8006474 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8006460:	2300      	movs	r3, #0
 8006462:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006464:	231a      	movs	r3, #26
 8006466:	2218      	movs	r2, #24
 8006468:	4694      	mov	ip, r2
 800646a:	44bc      	add	ip, r7
 800646c:	4463      	add	r3, ip
 800646e:	2201      	movs	r2, #1
 8006470:	701a      	strb	r2, [r3, #0]
        break;
 8006472:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006476:	2b00      	cmp	r3, #0
 8006478:	d100      	bne.n	800647c <UART_SetConfig+0x298>
 800647a:	e139      	b.n	80066f0 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	685a      	ldr	r2, [r3, #4]
 8006480:	0013      	movs	r3, r2
 8006482:	005b      	lsls	r3, r3, #1
 8006484:	189b      	adds	r3, r3, r2
 8006486:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006488:	429a      	cmp	r2, r3
 800648a:	d305      	bcc.n	8006498 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006492:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006494:	429a      	cmp	r2, r3
 8006496:	d907      	bls.n	80064a8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8006498:	231a      	movs	r3, #26
 800649a:	2218      	movs	r2, #24
 800649c:	4694      	mov	ip, r2
 800649e:	44bc      	add	ip, r7
 80064a0:	4463      	add	r3, ip
 80064a2:	2201      	movs	r2, #1
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	e123      	b.n	80066f0 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80064a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064aa:	613b      	str	r3, [r7, #16]
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	6939      	ldr	r1, [r7, #16]
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	000b      	movs	r3, r1
 80064b6:	0e1b      	lsrs	r3, r3, #24
 80064b8:	0010      	movs	r0, r2
 80064ba:	0205      	lsls	r5, r0, #8
 80064bc:	431d      	orrs	r5, r3
 80064be:	000b      	movs	r3, r1
 80064c0:	021c      	lsls	r4, r3, #8
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	085b      	lsrs	r3, r3, #1
 80064c8:	60bb      	str	r3, [r7, #8]
 80064ca:	2300      	movs	r3, #0
 80064cc:	60fb      	str	r3, [r7, #12]
 80064ce:	68b8      	ldr	r0, [r7, #8]
 80064d0:	68f9      	ldr	r1, [r7, #12]
 80064d2:	1900      	adds	r0, r0, r4
 80064d4:	4169      	adcs	r1, r5
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	603b      	str	r3, [r7, #0]
 80064dc:	2300      	movs	r3, #0
 80064de:	607b      	str	r3, [r7, #4]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f7f9 fe9c 	bl	8000220 <__aeabi_uldivmod>
 80064e8:	0002      	movs	r2, r0
 80064ea:	000b      	movs	r3, r1
 80064ec:	0013      	movs	r3, r2
 80064ee:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064f2:	23c0      	movs	r3, #192	; 0xc0
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d309      	bcc.n	800650e <UART_SetConfig+0x32a>
 80064fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064fc:	2380      	movs	r3, #128	; 0x80
 80064fe:	035b      	lsls	r3, r3, #13
 8006500:	429a      	cmp	r2, r3
 8006502:	d204      	bcs.n	800650e <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800650a:	60da      	str	r2, [r3, #12]
 800650c:	e0f0      	b.n	80066f0 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 800650e:	231a      	movs	r3, #26
 8006510:	2218      	movs	r2, #24
 8006512:	4694      	mov	ip, r2
 8006514:	44bc      	add	ip, r7
 8006516:	4463      	add	r3, ip
 8006518:	2201      	movs	r2, #1
 800651a:	701a      	strb	r2, [r3, #0]
 800651c:	e0e8      	b.n	80066f0 <UART_SetConfig+0x50c>
 800651e:	46c0      	nop			; (mov r8, r8)
 8006520:	efff69f3 	.word	0xefff69f3
 8006524:	ffffcfff 	.word	0xffffcfff
 8006528:	40004800 	.word	0x40004800
 800652c:	fffff4ff 	.word	0xfffff4ff
 8006530:	40013800 	.word	0x40013800
 8006534:	40021000 	.word	0x40021000
 8006538:	40004400 	.word	0x40004400
 800653c:	003d0900 	.word	0x003d0900
 8006540:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006544:	69fb      	ldr	r3, [r7, #28]
 8006546:	69da      	ldr	r2, [r3, #28]
 8006548:	2380      	movs	r3, #128	; 0x80
 800654a:	021b      	lsls	r3, r3, #8
 800654c:	429a      	cmp	r2, r3
 800654e:	d000      	beq.n	8006552 <UART_SetConfig+0x36e>
 8006550:	e074      	b.n	800663c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8006552:	231b      	movs	r3, #27
 8006554:	2218      	movs	r2, #24
 8006556:	4694      	mov	ip, r2
 8006558:	44bc      	add	ip, r7
 800655a:	4463      	add	r3, ip
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	2b08      	cmp	r3, #8
 8006560:	d822      	bhi.n	80065a8 <UART_SetConfig+0x3c4>
 8006562:	009a      	lsls	r2, r3, #2
 8006564:	4b6a      	ldr	r3, [pc, #424]	; (8006710 <UART_SetConfig+0x52c>)
 8006566:	18d3      	adds	r3, r2, r3
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800656c:	f7ff f966 	bl	800583c <HAL_RCC_GetPCLK1Freq>
 8006570:	0003      	movs	r3, r0
 8006572:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006574:	e022      	b.n	80065bc <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006576:	f7ff f977 	bl	8005868 <HAL_RCC_GetPCLK2Freq>
 800657a:	0003      	movs	r3, r0
 800657c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800657e:	e01d      	b.n	80065bc <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006580:	4b64      	ldr	r3, [pc, #400]	; (8006714 <UART_SetConfig+0x530>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2210      	movs	r2, #16
 8006586:	4013      	ands	r3, r2
 8006588:	d002      	beq.n	8006590 <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800658a:	4b63      	ldr	r3, [pc, #396]	; (8006718 <UART_SetConfig+0x534>)
 800658c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800658e:	e015      	b.n	80065bc <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 8006590:	4b62      	ldr	r3, [pc, #392]	; (800671c <UART_SetConfig+0x538>)
 8006592:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006594:	e012      	b.n	80065bc <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006596:	f7ff f8a1 	bl	80056dc <HAL_RCC_GetSysClockFreq>
 800659a:	0003      	movs	r3, r0
 800659c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800659e:	e00d      	b.n	80065bc <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065a0:	2380      	movs	r3, #128	; 0x80
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065a6:	e009      	b.n	80065bc <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 80065a8:	2300      	movs	r3, #0
 80065aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80065ac:	231a      	movs	r3, #26
 80065ae:	2218      	movs	r2, #24
 80065b0:	4694      	mov	ip, r2
 80065b2:	44bc      	add	ip, r7
 80065b4:	4463      	add	r3, ip
 80065b6:	2201      	movs	r2, #1
 80065b8:	701a      	strb	r2, [r3, #0]
        break;
 80065ba:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d100      	bne.n	80065c4 <UART_SetConfig+0x3e0>
 80065c2:	e095      	b.n	80066f0 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c6:	005a      	lsls	r2, r3, #1
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	085b      	lsrs	r3, r3, #1
 80065ce:	18d2      	adds	r2, r2, r3
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	0019      	movs	r1, r3
 80065d6:	0010      	movs	r0, r2
 80065d8:	f7f9 fd96 	bl	8000108 <__udivsi3>
 80065dc:	0003      	movs	r3, r0
 80065de:	b29b      	uxth	r3, r3
 80065e0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e4:	2b0f      	cmp	r3, #15
 80065e6:	d921      	bls.n	800662c <UART_SetConfig+0x448>
 80065e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065ea:	2380      	movs	r3, #128	; 0x80
 80065ec:	025b      	lsls	r3, r3, #9
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d21c      	bcs.n	800662c <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	200e      	movs	r0, #14
 80065f8:	2418      	movs	r4, #24
 80065fa:	193b      	adds	r3, r7, r4
 80065fc:	181b      	adds	r3, r3, r0
 80065fe:	210f      	movs	r1, #15
 8006600:	438a      	bics	r2, r1
 8006602:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006606:	085b      	lsrs	r3, r3, #1
 8006608:	b29b      	uxth	r3, r3
 800660a:	2207      	movs	r2, #7
 800660c:	4013      	ands	r3, r2
 800660e:	b299      	uxth	r1, r3
 8006610:	193b      	adds	r3, r7, r4
 8006612:	181b      	adds	r3, r3, r0
 8006614:	193a      	adds	r2, r7, r4
 8006616:	1812      	adds	r2, r2, r0
 8006618:	8812      	ldrh	r2, [r2, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	193a      	adds	r2, r7, r4
 8006624:	1812      	adds	r2, r2, r0
 8006626:	8812      	ldrh	r2, [r2, #0]
 8006628:	60da      	str	r2, [r3, #12]
 800662a:	e061      	b.n	80066f0 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 800662c:	231a      	movs	r3, #26
 800662e:	2218      	movs	r2, #24
 8006630:	4694      	mov	ip, r2
 8006632:	44bc      	add	ip, r7
 8006634:	4463      	add	r3, ip
 8006636:	2201      	movs	r2, #1
 8006638:	701a      	strb	r2, [r3, #0]
 800663a:	e059      	b.n	80066f0 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800663c:	231b      	movs	r3, #27
 800663e:	2218      	movs	r2, #24
 8006640:	4694      	mov	ip, r2
 8006642:	44bc      	add	ip, r7
 8006644:	4463      	add	r3, ip
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	2b08      	cmp	r3, #8
 800664a:	d822      	bhi.n	8006692 <UART_SetConfig+0x4ae>
 800664c:	009a      	lsls	r2, r3, #2
 800664e:	4b34      	ldr	r3, [pc, #208]	; (8006720 <UART_SetConfig+0x53c>)
 8006650:	18d3      	adds	r3, r2, r3
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006656:	f7ff f8f1 	bl	800583c <HAL_RCC_GetPCLK1Freq>
 800665a:	0003      	movs	r3, r0
 800665c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800665e:	e022      	b.n	80066a6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006660:	f7ff f902 	bl	8005868 <HAL_RCC_GetPCLK2Freq>
 8006664:	0003      	movs	r3, r0
 8006666:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006668:	e01d      	b.n	80066a6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800666a:	4b2a      	ldr	r3, [pc, #168]	; (8006714 <UART_SetConfig+0x530>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2210      	movs	r2, #16
 8006670:	4013      	ands	r3, r2
 8006672:	d002      	beq.n	800667a <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006674:	4b28      	ldr	r3, [pc, #160]	; (8006718 <UART_SetConfig+0x534>)
 8006676:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006678:	e015      	b.n	80066a6 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800667a:	4b28      	ldr	r3, [pc, #160]	; (800671c <UART_SetConfig+0x538>)
 800667c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800667e:	e012      	b.n	80066a6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006680:	f7ff f82c 	bl	80056dc <HAL_RCC_GetSysClockFreq>
 8006684:	0003      	movs	r3, r0
 8006686:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006688:	e00d      	b.n	80066a6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800668a:	2380      	movs	r3, #128	; 0x80
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006690:	e009      	b.n	80066a6 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006692:	2300      	movs	r3, #0
 8006694:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006696:	231a      	movs	r3, #26
 8006698:	2218      	movs	r2, #24
 800669a:	4694      	mov	ip, r2
 800669c:	44bc      	add	ip, r7
 800669e:	4463      	add	r3, ip
 80066a0:	2201      	movs	r2, #1
 80066a2:	701a      	strb	r2, [r3, #0]
        break;
 80066a4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80066a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d021      	beq.n	80066f0 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	085a      	lsrs	r2, r3, #1
 80066b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066b4:	18d2      	adds	r2, r2, r3
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	0019      	movs	r1, r3
 80066bc:	0010      	movs	r0, r2
 80066be:	f7f9 fd23 	bl	8000108 <__udivsi3>
 80066c2:	0003      	movs	r3, r0
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ca:	2b0f      	cmp	r3, #15
 80066cc:	d909      	bls.n	80066e2 <UART_SetConfig+0x4fe>
 80066ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066d0:	2380      	movs	r3, #128	; 0x80
 80066d2:	025b      	lsls	r3, r3, #9
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d204      	bcs.n	80066e2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066de:	60da      	str	r2, [r3, #12]
 80066e0:	e006      	b.n	80066f0 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80066e2:	231a      	movs	r3, #26
 80066e4:	2218      	movs	r2, #24
 80066e6:	4694      	mov	ip, r2
 80066e8:	44bc      	add	ip, r7
 80066ea:	4463      	add	r3, ip
 80066ec:	2201      	movs	r2, #1
 80066ee:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	2200      	movs	r2, #0
 80066f4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	2200      	movs	r2, #0
 80066fa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80066fc:	231a      	movs	r3, #26
 80066fe:	2218      	movs	r2, #24
 8006700:	4694      	mov	ip, r2
 8006702:	44bc      	add	ip, r7
 8006704:	4463      	add	r3, ip
 8006706:	781b      	ldrb	r3, [r3, #0]
}
 8006708:	0018      	movs	r0, r3
 800670a:	46bd      	mov	sp, r7
 800670c:	b00e      	add	sp, #56	; 0x38
 800670e:	bdb0      	pop	{r4, r5, r7, pc}
 8006710:	08006f60 	.word	0x08006f60
 8006714:	40021000 	.word	0x40021000
 8006718:	003d0900 	.word	0x003d0900
 800671c:	00f42400 	.word	0x00f42400
 8006720:	08006f84 	.word	0x08006f84

08006724 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	2201      	movs	r2, #1
 8006732:	4013      	ands	r3, r2
 8006734:	d00b      	beq.n	800674e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	4a4a      	ldr	r2, [pc, #296]	; (8006868 <UART_AdvFeatureConfig+0x144>)
 800673e:	4013      	ands	r3, r2
 8006740:	0019      	movs	r1, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006752:	2202      	movs	r2, #2
 8006754:	4013      	ands	r3, r2
 8006756:	d00b      	beq.n	8006770 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	4a43      	ldr	r2, [pc, #268]	; (800686c <UART_AdvFeatureConfig+0x148>)
 8006760:	4013      	ands	r3, r2
 8006762:	0019      	movs	r1, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006774:	2204      	movs	r2, #4
 8006776:	4013      	ands	r3, r2
 8006778:	d00b      	beq.n	8006792 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	4a3b      	ldr	r2, [pc, #236]	; (8006870 <UART_AdvFeatureConfig+0x14c>)
 8006782:	4013      	ands	r3, r2
 8006784:	0019      	movs	r1, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006796:	2208      	movs	r2, #8
 8006798:	4013      	ands	r3, r2
 800679a:	d00b      	beq.n	80067b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	4a34      	ldr	r2, [pc, #208]	; (8006874 <UART_AdvFeatureConfig+0x150>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	0019      	movs	r1, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	2210      	movs	r2, #16
 80067ba:	4013      	ands	r3, r2
 80067bc:	d00b      	beq.n	80067d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	4a2c      	ldr	r2, [pc, #176]	; (8006878 <UART_AdvFeatureConfig+0x154>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	0019      	movs	r1, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067da:	2220      	movs	r2, #32
 80067dc:	4013      	ands	r3, r2
 80067de:	d00b      	beq.n	80067f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	4a25      	ldr	r2, [pc, #148]	; (800687c <UART_AdvFeatureConfig+0x158>)
 80067e8:	4013      	ands	r3, r2
 80067ea:	0019      	movs	r1, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	2240      	movs	r2, #64	; 0x40
 80067fe:	4013      	ands	r3, r2
 8006800:	d01d      	beq.n	800683e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	4a1d      	ldr	r2, [pc, #116]	; (8006880 <UART_AdvFeatureConfig+0x15c>)
 800680a:	4013      	ands	r3, r2
 800680c:	0019      	movs	r1, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800681e:	2380      	movs	r3, #128	; 0x80
 8006820:	035b      	lsls	r3, r3, #13
 8006822:	429a      	cmp	r2, r3
 8006824:	d10b      	bne.n	800683e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	4a15      	ldr	r2, [pc, #84]	; (8006884 <UART_AdvFeatureConfig+0x160>)
 800682e:	4013      	ands	r3, r2
 8006830:	0019      	movs	r1, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006842:	2280      	movs	r2, #128	; 0x80
 8006844:	4013      	ands	r3, r2
 8006846:	d00b      	beq.n	8006860 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	4a0e      	ldr	r2, [pc, #56]	; (8006888 <UART_AdvFeatureConfig+0x164>)
 8006850:	4013      	ands	r3, r2
 8006852:	0019      	movs	r1, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	430a      	orrs	r2, r1
 800685e:	605a      	str	r2, [r3, #4]
  }
}
 8006860:	46c0      	nop			; (mov r8, r8)
 8006862:	46bd      	mov	sp, r7
 8006864:	b002      	add	sp, #8
 8006866:	bd80      	pop	{r7, pc}
 8006868:	fffdffff 	.word	0xfffdffff
 800686c:	fffeffff 	.word	0xfffeffff
 8006870:	fffbffff 	.word	0xfffbffff
 8006874:	ffff7fff 	.word	0xffff7fff
 8006878:	ffffefff 	.word	0xffffefff
 800687c:	ffffdfff 	.word	0xffffdfff
 8006880:	ffefffff 	.word	0xffefffff
 8006884:	ff9fffff 	.word	0xff9fffff
 8006888:	fff7ffff 	.word	0xfff7ffff

0800688c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af02      	add	r7, sp, #8
 8006892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2280      	movs	r2, #128	; 0x80
 8006898:	2100      	movs	r1, #0
 800689a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800689c:	f7fd f99c 	bl	8003bd8 <HAL_GetTick>
 80068a0:	0003      	movs	r3, r0
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2208      	movs	r2, #8
 80068ac:	4013      	ands	r3, r2
 80068ae:	2b08      	cmp	r3, #8
 80068b0:	d10c      	bne.n	80068cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2280      	movs	r2, #128	; 0x80
 80068b6:	0391      	lsls	r1, r2, #14
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	4a17      	ldr	r2, [pc, #92]	; (8006918 <UART_CheckIdleState+0x8c>)
 80068bc:	9200      	str	r2, [sp, #0]
 80068be:	2200      	movs	r2, #0
 80068c0:	f000 f82c 	bl	800691c <UART_WaitOnFlagUntilTimeout>
 80068c4:	1e03      	subs	r3, r0, #0
 80068c6:	d001      	beq.n	80068cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068c8:	2303      	movs	r3, #3
 80068ca:	e021      	b.n	8006910 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2204      	movs	r2, #4
 80068d4:	4013      	ands	r3, r2
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d10c      	bne.n	80068f4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2280      	movs	r2, #128	; 0x80
 80068de:	03d1      	lsls	r1, r2, #15
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	4a0d      	ldr	r2, [pc, #52]	; (8006918 <UART_CheckIdleState+0x8c>)
 80068e4:	9200      	str	r2, [sp, #0]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f000 f818 	bl	800691c <UART_WaitOnFlagUntilTimeout>
 80068ec:	1e03      	subs	r3, r0, #0
 80068ee:	d001      	beq.n	80068f4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e00d      	b.n	8006910 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2220      	movs	r2, #32
 80068f8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2274      	movs	r2, #116	; 0x74
 800690a:	2100      	movs	r1, #0
 800690c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	0018      	movs	r0, r3
 8006912:	46bd      	mov	sp, r7
 8006914:	b004      	add	sp, #16
 8006916:	bd80      	pop	{r7, pc}
 8006918:	01ffffff 	.word	0x01ffffff

0800691c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	603b      	str	r3, [r7, #0]
 8006928:	1dfb      	adds	r3, r7, #7
 800692a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800692c:	e05e      	b.n	80069ec <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	3301      	adds	r3, #1
 8006932:	d05b      	beq.n	80069ec <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006934:	f7fd f950 	bl	8003bd8 <HAL_GetTick>
 8006938:	0002      	movs	r2, r0
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	69ba      	ldr	r2, [r7, #24]
 8006940:	429a      	cmp	r2, r3
 8006942:	d302      	bcc.n	800694a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d11b      	bne.n	8006982 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	492f      	ldr	r1, [pc, #188]	; (8006a14 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8006956:	400a      	ands	r2, r1
 8006958:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2101      	movs	r1, #1
 8006966:	438a      	bics	r2, r1
 8006968:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2220      	movs	r2, #32
 800696e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2220      	movs	r2, #32
 8006974:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2274      	movs	r2, #116	; 0x74
 800697a:	2100      	movs	r1, #0
 800697c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e044      	b.n	8006a0c <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2204      	movs	r2, #4
 800698a:	4013      	ands	r3, r2
 800698c:	d02e      	beq.n	80069ec <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69da      	ldr	r2, [r3, #28]
 8006994:	2380      	movs	r3, #128	; 0x80
 8006996:	011b      	lsls	r3, r3, #4
 8006998:	401a      	ands	r2, r3
 800699a:	2380      	movs	r3, #128	; 0x80
 800699c:	011b      	lsls	r3, r3, #4
 800699e:	429a      	cmp	r2, r3
 80069a0:	d124      	bne.n	80069ec <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2280      	movs	r2, #128	; 0x80
 80069a8:	0112      	lsls	r2, r2, #4
 80069aa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4917      	ldr	r1, [pc, #92]	; (8006a14 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80069b8:	400a      	ands	r2, r1
 80069ba:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689a      	ldr	r2, [r3, #8]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2101      	movs	r1, #1
 80069c8:	438a      	bics	r2, r1
 80069ca:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2220      	movs	r2, #32
 80069d0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2280      	movs	r2, #128	; 0x80
 80069dc:	2120      	movs	r1, #32
 80069de:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2274      	movs	r2, #116	; 0x74
 80069e4:	2100      	movs	r1, #0
 80069e6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e00f      	b.n	8006a0c <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	68ba      	ldr	r2, [r7, #8]
 80069f4:	4013      	ands	r3, r2
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	425a      	negs	r2, r3
 80069fc:	4153      	adcs	r3, r2
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	001a      	movs	r2, r3
 8006a02:	1dfb      	adds	r3, r7, #7
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d091      	beq.n	800692e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	0018      	movs	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	b004      	add	sp, #16
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	fffffe5f 	.word	0xfffffe5f

08006a18 <__errno>:
 8006a18:	4b01      	ldr	r3, [pc, #4]	; (8006a20 <__errno+0x8>)
 8006a1a:	6818      	ldr	r0, [r3, #0]
 8006a1c:	4770      	bx	lr
 8006a1e:	46c0      	nop			; (mov r8, r8)
 8006a20:	20000020 	.word	0x20000020

08006a24 <__libc_init_array>:
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	2600      	movs	r6, #0
 8006a28:	4d0c      	ldr	r5, [pc, #48]	; (8006a5c <__libc_init_array+0x38>)
 8006a2a:	4c0d      	ldr	r4, [pc, #52]	; (8006a60 <__libc_init_array+0x3c>)
 8006a2c:	1b64      	subs	r4, r4, r5
 8006a2e:	10a4      	asrs	r4, r4, #2
 8006a30:	42a6      	cmp	r6, r4
 8006a32:	d109      	bne.n	8006a48 <__libc_init_array+0x24>
 8006a34:	2600      	movs	r6, #0
 8006a36:	f000 f8ad 	bl	8006b94 <_init>
 8006a3a:	4d0a      	ldr	r5, [pc, #40]	; (8006a64 <__libc_init_array+0x40>)
 8006a3c:	4c0a      	ldr	r4, [pc, #40]	; (8006a68 <__libc_init_array+0x44>)
 8006a3e:	1b64      	subs	r4, r4, r5
 8006a40:	10a4      	asrs	r4, r4, #2
 8006a42:	42a6      	cmp	r6, r4
 8006a44:	d105      	bne.n	8006a52 <__libc_init_array+0x2e>
 8006a46:	bd70      	pop	{r4, r5, r6, pc}
 8006a48:	00b3      	lsls	r3, r6, #2
 8006a4a:	58eb      	ldr	r3, [r5, r3]
 8006a4c:	4798      	blx	r3
 8006a4e:	3601      	adds	r6, #1
 8006a50:	e7ee      	b.n	8006a30 <__libc_init_array+0xc>
 8006a52:	00b3      	lsls	r3, r6, #2
 8006a54:	58eb      	ldr	r3, [r5, r3]
 8006a56:	4798      	blx	r3
 8006a58:	3601      	adds	r6, #1
 8006a5a:	e7f2      	b.n	8006a42 <__libc_init_array+0x1e>
 8006a5c:	08006fb0 	.word	0x08006fb0
 8006a60:	08006fb0 	.word	0x08006fb0
 8006a64:	08006fb0 	.word	0x08006fb0
 8006a68:	08006fb4 	.word	0x08006fb4

08006a6c <malloc>:
 8006a6c:	b510      	push	{r4, lr}
 8006a6e:	4b03      	ldr	r3, [pc, #12]	; (8006a7c <malloc+0x10>)
 8006a70:	0001      	movs	r1, r0
 8006a72:	6818      	ldr	r0, [r3, #0]
 8006a74:	f000 f80c 	bl	8006a90 <_malloc_r>
 8006a78:	bd10      	pop	{r4, pc}
 8006a7a:	46c0      	nop			; (mov r8, r8)
 8006a7c:	20000020 	.word	0x20000020

08006a80 <memset>:
 8006a80:	0003      	movs	r3, r0
 8006a82:	1882      	adds	r2, r0, r2
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d100      	bne.n	8006a8a <memset+0xa>
 8006a88:	4770      	bx	lr
 8006a8a:	7019      	strb	r1, [r3, #0]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	e7f9      	b.n	8006a84 <memset+0x4>

08006a90 <_malloc_r>:
 8006a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a92:	2303      	movs	r3, #3
 8006a94:	1ccd      	adds	r5, r1, #3
 8006a96:	439d      	bics	r5, r3
 8006a98:	3508      	adds	r5, #8
 8006a9a:	0006      	movs	r6, r0
 8006a9c:	2d0c      	cmp	r5, #12
 8006a9e:	d21f      	bcs.n	8006ae0 <_malloc_r+0x50>
 8006aa0:	250c      	movs	r5, #12
 8006aa2:	42a9      	cmp	r1, r5
 8006aa4:	d81e      	bhi.n	8006ae4 <_malloc_r+0x54>
 8006aa6:	0030      	movs	r0, r6
 8006aa8:	f000 f862 	bl	8006b70 <__malloc_lock>
 8006aac:	4925      	ldr	r1, [pc, #148]	; (8006b44 <_malloc_r+0xb4>)
 8006aae:	680a      	ldr	r2, [r1, #0]
 8006ab0:	0014      	movs	r4, r2
 8006ab2:	2c00      	cmp	r4, #0
 8006ab4:	d11a      	bne.n	8006aec <_malloc_r+0x5c>
 8006ab6:	4f24      	ldr	r7, [pc, #144]	; (8006b48 <_malloc_r+0xb8>)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d104      	bne.n	8006ac8 <_malloc_r+0x38>
 8006abe:	0021      	movs	r1, r4
 8006ac0:	0030      	movs	r0, r6
 8006ac2:	f000 f843 	bl	8006b4c <_sbrk_r>
 8006ac6:	6038      	str	r0, [r7, #0]
 8006ac8:	0029      	movs	r1, r5
 8006aca:	0030      	movs	r0, r6
 8006acc:	f000 f83e 	bl	8006b4c <_sbrk_r>
 8006ad0:	1c43      	adds	r3, r0, #1
 8006ad2:	d12b      	bne.n	8006b2c <_malloc_r+0x9c>
 8006ad4:	230c      	movs	r3, #12
 8006ad6:	0030      	movs	r0, r6
 8006ad8:	6033      	str	r3, [r6, #0]
 8006ada:	f000 f851 	bl	8006b80 <__malloc_unlock>
 8006ade:	e003      	b.n	8006ae8 <_malloc_r+0x58>
 8006ae0:	2d00      	cmp	r5, #0
 8006ae2:	dade      	bge.n	8006aa2 <_malloc_r+0x12>
 8006ae4:	230c      	movs	r3, #12
 8006ae6:	6033      	str	r3, [r6, #0]
 8006ae8:	2000      	movs	r0, #0
 8006aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	1b5b      	subs	r3, r3, r5
 8006af0:	d419      	bmi.n	8006b26 <_malloc_r+0x96>
 8006af2:	2b0b      	cmp	r3, #11
 8006af4:	d903      	bls.n	8006afe <_malloc_r+0x6e>
 8006af6:	6023      	str	r3, [r4, #0]
 8006af8:	18e4      	adds	r4, r4, r3
 8006afa:	6025      	str	r5, [r4, #0]
 8006afc:	e003      	b.n	8006b06 <_malloc_r+0x76>
 8006afe:	6863      	ldr	r3, [r4, #4]
 8006b00:	42a2      	cmp	r2, r4
 8006b02:	d10e      	bne.n	8006b22 <_malloc_r+0x92>
 8006b04:	600b      	str	r3, [r1, #0]
 8006b06:	0030      	movs	r0, r6
 8006b08:	f000 f83a 	bl	8006b80 <__malloc_unlock>
 8006b0c:	0020      	movs	r0, r4
 8006b0e:	2207      	movs	r2, #7
 8006b10:	300b      	adds	r0, #11
 8006b12:	1d23      	adds	r3, r4, #4
 8006b14:	4390      	bics	r0, r2
 8006b16:	1ac2      	subs	r2, r0, r3
 8006b18:	4298      	cmp	r0, r3
 8006b1a:	d0e6      	beq.n	8006aea <_malloc_r+0x5a>
 8006b1c:	1a1b      	subs	r3, r3, r0
 8006b1e:	50a3      	str	r3, [r4, r2]
 8006b20:	e7e3      	b.n	8006aea <_malloc_r+0x5a>
 8006b22:	6053      	str	r3, [r2, #4]
 8006b24:	e7ef      	b.n	8006b06 <_malloc_r+0x76>
 8006b26:	0022      	movs	r2, r4
 8006b28:	6864      	ldr	r4, [r4, #4]
 8006b2a:	e7c2      	b.n	8006ab2 <_malloc_r+0x22>
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	1cc4      	adds	r4, r0, #3
 8006b30:	439c      	bics	r4, r3
 8006b32:	42a0      	cmp	r0, r4
 8006b34:	d0e1      	beq.n	8006afa <_malloc_r+0x6a>
 8006b36:	1a21      	subs	r1, r4, r0
 8006b38:	0030      	movs	r0, r6
 8006b3a:	f000 f807 	bl	8006b4c <_sbrk_r>
 8006b3e:	1c43      	adds	r3, r0, #1
 8006b40:	d1db      	bne.n	8006afa <_malloc_r+0x6a>
 8006b42:	e7c7      	b.n	8006ad4 <_malloc_r+0x44>
 8006b44:	200000dc 	.word	0x200000dc
 8006b48:	200000e0 	.word	0x200000e0

08006b4c <_sbrk_r>:
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	b570      	push	{r4, r5, r6, lr}
 8006b50:	4d06      	ldr	r5, [pc, #24]	; (8006b6c <_sbrk_r+0x20>)
 8006b52:	0004      	movs	r4, r0
 8006b54:	0008      	movs	r0, r1
 8006b56:	602b      	str	r3, [r5, #0]
 8006b58:	f7fc fd3c 	bl	80035d4 <_sbrk>
 8006b5c:	1c43      	adds	r3, r0, #1
 8006b5e:	d103      	bne.n	8006b68 <_sbrk_r+0x1c>
 8006b60:	682b      	ldr	r3, [r5, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d000      	beq.n	8006b68 <_sbrk_r+0x1c>
 8006b66:	6023      	str	r3, [r4, #0]
 8006b68:	bd70      	pop	{r4, r5, r6, pc}
 8006b6a:	46c0      	nop			; (mov r8, r8)
 8006b6c:	20000200 	.word	0x20000200

08006b70 <__malloc_lock>:
 8006b70:	b510      	push	{r4, lr}
 8006b72:	4802      	ldr	r0, [pc, #8]	; (8006b7c <__malloc_lock+0xc>)
 8006b74:	f000 f80c 	bl	8006b90 <__retarget_lock_acquire_recursive>
 8006b78:	bd10      	pop	{r4, pc}
 8006b7a:	46c0      	nop			; (mov r8, r8)
 8006b7c:	20000208 	.word	0x20000208

08006b80 <__malloc_unlock>:
 8006b80:	b510      	push	{r4, lr}
 8006b82:	4802      	ldr	r0, [pc, #8]	; (8006b8c <__malloc_unlock+0xc>)
 8006b84:	f000 f805 	bl	8006b92 <__retarget_lock_release_recursive>
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	46c0      	nop			; (mov r8, r8)
 8006b8c:	20000208 	.word	0x20000208

08006b90 <__retarget_lock_acquire_recursive>:
 8006b90:	4770      	bx	lr

08006b92 <__retarget_lock_release_recursive>:
 8006b92:	4770      	bx	lr

08006b94 <_init>:
 8006b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b96:	46c0      	nop			; (mov r8, r8)
 8006b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b9a:	bc08      	pop	{r3}
 8006b9c:	469e      	mov	lr, r3
 8006b9e:	4770      	bx	lr

08006ba0 <_fini>:
 8006ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ba6:	bc08      	pop	{r3}
 8006ba8:	469e      	mov	lr, r3
 8006baa:	4770      	bx	lr
