###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx03.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 20:20:57 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.003
  Arrival Time                  1.462
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.359 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.216 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.102 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.574 |   1.461 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.090 | 0.000 |   1.462 |    1.003 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.559 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.701 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.020 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.370 | 0.030 |   0.917 |    1.376 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.004
  Arrival Time                  1.464
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.360 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.217 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.101 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.577 |   1.464 |    1.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.088 | 0.000 |   1.464 |    1.004 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.560 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.703 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.021 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.031 |   0.918 |    1.378 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.458
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.361 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.218 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.100 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.571 |   1.458 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.094 | 0.000 |   1.458 |    0.997 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.561 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.703 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.022 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.368 | 0.025 |   0.912 |    1.373 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.992
  Arrival Time                  1.454
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.219 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.099 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.425 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.091 | 0.567 |   1.453 |    0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.091 | 0.000 |   1.454 |    0.992 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.704 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.023 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.369 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.991
  Arrival Time                  1.455
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.221 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.098 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.092 | 0.568 |   1.454 |    0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.092 | 0.000 |   1.455 |    0.991 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.706 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.025 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.906 |    1.370 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.003
  Arrival Time                  1.467
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.222 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.097 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.580 |   1.467 |    1.003 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.094 | 0.000 |   1.467 |    1.003 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.025 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.351 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.370 | 0.031 |   0.918 |    1.382 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.005
  Arrival Time                  1.471
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.366 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.223 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.095 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.584 |   1.471 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.094 | 0.000 |   1.471 |    1.005 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.027 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.033 |   0.920 |    1.386 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.993
  Arrival Time                  1.459
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.366 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.223 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.095 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.099 | 0.572 |   1.459 |    0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.099 | 0.000 |   1.459 |    0.993 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.709 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.027 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.366 | 0.022 |   0.908 |    1.374 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.004
  Arrival Time                  1.472
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.225 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.093 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.584 |   1.471 |    1.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.098 | 0.000 |   1.472 |    1.004 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.029 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.032 |   0.918 |    1.386 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.991
  Arrival Time                  1.459
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.369 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.226 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.092 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.099 | 0.572 |   1.459 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.099 | 0.000 |   1.459 |    0.991 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.569 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.030 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.355 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.375 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.921
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.006
  Arrival Time                  1.476
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.370 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.227 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.091 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.099 | 0.588 |   1.475 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.099 | 0.000 |   1.476 |    1.006 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.712 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.031 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.356 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.921 |    1.390 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.921
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.006
  Arrival Time                  1.477
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.370 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.228 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.091 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.417 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.100 | 0.590 |   1.476 |    1.006 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.100 | 0.000 |   1.477 |    1.006 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.713 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.031 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.921 |    1.391 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.922
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.007
  Arrival Time                  1.480
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.230 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.088 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.592 |   1.479 |    1.006 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.103 | 0.000 |   1.480 |    1.007 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.034 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.922 |    1.395 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.986
  Arrival Time                  1.461
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.375 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.232 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.086 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.574 |   1.461 |    0.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.101 | 0.000 |   1.461 |    0.986 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.036 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.362 | 0.016 |   0.903 |    1.378 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.003
  Arrival Time                  1.479
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.376 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.233 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.085 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.107 | 0.591 |   1.478 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.107 | 0.000 |   1.479 |    1.003 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.576 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.719 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.037 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.031 |   0.918 |    1.394 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
+ Hold                          0.083
+ Phase Shift                   0.000
= Required Time                 1.002
  Arrival Time                  1.491
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.389 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |   -0.246 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.072 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.123 | 0.604 |   1.490 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.123 | 0.000 |   1.491 |    1.002 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.589 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.731 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    1.050 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.032 |   0.919 |    1.408 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.792
  Arrival Time                  1.495
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.142 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.192 | 0.341 |   1.223 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U278               | A ^ -> Y v     | INVX1    | 0.131 | 0.139 |   1.362 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   1.495 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.495 |    0.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.945 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.264 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.322 | 0.010 |   0.892 |    1.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.804
  Arrival Time                  1.511
  Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.464 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.146 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.356 |   1.233 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | INVX1    | 0.132 | 0.140 |   1.373 |    0.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   1.511 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.511 |    0.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.950 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.268 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.333 | 0.026 |   0.903 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.806
  Arrival Time                  1.516
  Slack Time                    0.710
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.610 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.149 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.359 |   1.236 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   1.384 |    0.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A v -> Y ^     | MUX2X1   | 0.134 | 0.132 |   1.516 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.516 |    0.806 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.810 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.953 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.271 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.027 |   0.905 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.791
  Arrival Time                  1.506
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.154 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.342 |   1.219 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U200               | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   1.368 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | A v -> Y ^     | MUX2X1   | 0.138 | 0.137 |   1.505 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.506 |    0.791 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.276 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.329 | 0.013 |   0.890 |    1.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.512
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.154 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.202 | 0.358 |   1.234 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | INVX1    | 0.134 | 0.142 |   1.376 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A v -> Y ^     | MUX2X1   | 0.137 | 0.136 |   1.512 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.512 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.276 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.332 | 0.019 |   0.896 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.806
  Arrival Time                  1.521
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.154 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.359 |   1.234 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | A ^ -> Y v     | INVX1    | 0.140 | 0.148 |   1.382 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | A v -> Y ^     | MUX2X1   | 0.143 | 0.139 |   1.520 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.143 | 0.000 |   1.521 |    0.806 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.276 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.029 |   0.903 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.513
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.155 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.353 |   1.231 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U219               | A ^ -> Y v     | INVX1    | 0.134 | 0.142 |   1.373 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A v -> Y ^     | MUX2X1   | 0.143 | 0.139 |   1.512 |    0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D ^            | DFFPOSX1 | 0.143 | 0.000 |   1.513 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.277 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.018 |   0.896 |    1.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.519
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.155 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.359 |   1.236 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227               | A ^ -> Y v     | INVX1    | 0.138 | 0.147 |   1.383 |    0.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.518 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.519 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.278 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.333 | 0.024 |   0.901 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.526
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.156 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.195 | 0.365 |   1.239 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U173               | A ^ -> Y v     | INVX1    | 0.140 | 0.149 |   1.388 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | A v -> Y ^     | MUX2X1   | 0.138 | 0.137 |   1.525 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.526 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.279 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.031 |   0.906 |    1.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.800
  Arrival Time                  1.518
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.157 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.349 |   1.223 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.373 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A v -> Y ^     | MUX2X1   | 0.149 | 0.145 |   1.518 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.149 | 0.000 |   1.518 |    0.800 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.279 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.023 |   0.898 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.523
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.157 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.362 |   1.239 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U175               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.388 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.523 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.523 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.279 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.334 | 0.027 |   0.904 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.812
  Arrival Time                  1.531
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.619 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.158 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.354 |   1.244 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U179               | A ^ -> Y v     | INVX1    | 0.149 | 0.157 |   1.401 |    0.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | A v -> Y ^     | MUX2X1   | 0.131 | 0.129 |   1.530 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.531 |    0.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.280 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.020 |   0.909 |    1.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.539
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.619 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.158 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    0.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.209 | 0.368 |   1.261 |    0.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143               | A ^ -> Y v     | INVX1    | 0.139 | 0.146 |   1.407 |    0.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | A v -> Y ^     | MUX2X1   | 0.132 | 0.132 |   1.539 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.539 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.280 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.371 | 0.022 |   0.915 |    1.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.810
  Arrival Time                  1.530
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.159 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.202 | 0.362 |   1.246 |    0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | INVX1    | 0.143 | 0.150 |   1.396 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.529 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.530 |    0.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.281 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.021 |   0.906 |    1.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.541
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.159 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    0.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.360 |   1.252 |    0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U246               | A ^ -> Y v     | INVX1    | 0.142 | 0.151 |   1.404 |    0.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A v -> Y ^     | MUX2X1   | 0.141 | 0.137 |   1.540 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   1.541 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.281 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.371 | 0.023 |   0.915 |    1.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.526
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.160 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.359 |   1.236 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U194               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.382 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | A v -> Y ^     | MUX2X1   | 0.145 | 0.143 |   1.525 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.526 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.282 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.333 | 0.026 |   0.903 |    1.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.806
  Arrival Time                  1.527
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.160 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.353 |   1.230 |    0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U170               | A ^ -> Y v     | INVX1    | 0.149 | 0.157 |   1.388 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | A v -> Y ^     | MUX2X1   | 0.140 | 0.139 |   1.527 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.527 |    0.806 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.282 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.027 |   0.905 |    1.626 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.511
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.160 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.192 | 0.337 |   1.219 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252               | A ^ -> Y v     | INVX1    | 0.147 | 0.155 |   1.374 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | A v -> Y ^     | MUX2X1   | 0.140 | 0.136 |   1.510 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.511 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.283 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.320 | 0.007 |   0.889 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.519
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.161 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.185 | 0.334 |   1.219 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U239               | A ^ -> Y v     | INVX1    | 0.152 | 0.161 |   1.380 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A v -> Y ^     | MUX2X1   | 0.142 | 0.139 |   1.519 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.519 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.965 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.283 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    1.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.009 |   0.893 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.792
  Arrival Time                  1.515
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.163 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.200 | 0.351 |   1.227 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U198               | A ^ -> Y v     | INVX1    | 0.143 | 0.151 |   1.378 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | A v -> Y ^     | MUX2X1   | 0.137 | 0.137 |   1.515 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.515 |    0.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.966 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.285 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.816
  Arrival Time                  1.540
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.163 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.364 |   1.254 |    0.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U267               | A ^ -> Y v     | INVX1    | 0.142 | 0.150 |   1.404 |    0.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | A v -> Y ^     | MUX2X1   | 0.138 | 0.136 |   1.539 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.540 |    0.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.285 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.349 | 0.023 |   0.913 |    1.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.794
  Arrival Time                  1.518
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.163 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.208 | 0.360 |   1.237 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U166               | A ^ -> Y v     | INVX1    | 0.145 | 0.153 |   1.389 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | A v -> Y ^     | MUX2X1   | 0.127 | 0.128 |   1.518 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.518 |    0.794 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.285 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.331 | 0.017 |   0.894 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.517
  Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.164 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.192 | 0.345 |   1.222 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | INVX1    | 0.140 | 0.148 |   1.370 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | A v -> Y ^     | MUX2X1   | 0.152 | 0.147 |   1.517 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.152 | 0.000 |   1.517 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.286 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.807
  Arrival Time                  1.532
  Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.164 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.364 |   1.242 |    0.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U225               | A ^ -> Y v     | INVX1    | 0.143 | 0.151 |   1.393 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | A v -> Y ^     | MUX2X1   | 0.142 | 0.139 |   1.531 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.532 |    0.807 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.286 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.028 |   0.906 |    1.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.527
  Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.164 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.192 | 0.353 |   1.231 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.381 |    0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A v -> Y ^     | MUX2X1   | 0.151 | 0.145 |   1.526 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.151 | 0.000 |   1.527 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.968 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.286 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.328 | 0.023 |   0.900 |    1.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.813
  Arrival Time                  1.539
  Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.483 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.164 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.352 |   1.241 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231               | A ^ -> Y v     | INVX1    | 0.155 | 0.164 |   1.406 |    0.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | A v -> Y ^     | MUX2X1   | 0.134 | 0.133 |   1.538 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.539 |    0.813 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.968 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.286 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.021 |   0.911 |    1.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.822
  Arrival Time                  1.548
  Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.626 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.484 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.165 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.212 | 0.373 |   1.266 |    0.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177               | A ^ -> Y v     | INVX1    | 0.144 | 0.151 |   1.416 |    0.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | A v -> Y ^     | MUX2X1   | 0.134 | 0.132 |   1.548 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.548 |    0.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.826 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.287 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    1.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.372 | 0.024 |   0.917 |    1.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  1.545
  Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.626 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.484 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.165 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.366 |   1.255 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | INVX1    | 0.148 | 0.156 |   1.411 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.544 |    0.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.545 |    0.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.826 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.288 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    1.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.026 |   0.915 |    1.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.804
  Arrival Time                  1.531
  Slack Time                    0.727
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.627 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.484 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.165 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.361 |   1.243 |    0.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.392 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   1.530 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.531 |    0.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.827 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.288 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.903 |    1.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  1.546
  Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.486 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.167 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.366 |   1.255 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | A ^ -> Y v     | INVX1    | 0.153 | 0.161 |   1.416 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | MUX2X1   | 0.132 | 0.130 |   1.546 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.546 |    0.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.971 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.290 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.026 |   0.915 |    1.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.817
  Arrival Time                  1.546
  Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.486 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.168 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.362 |   1.251 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U145               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.401 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | A v -> Y ^     | MUX2X1   | 0.148 | 0.145 |   1.546 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D ^            | DFFPOSX1 | 0.148 | 0.000 |   1.546 |    0.817 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.971 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.290 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.349 | 0.024 |   0.914 |    1.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.538
  Slack Time                    0.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.169 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.358 |   1.247 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273               | A ^ -> Y v     | INVX1    | 0.145 | 0.152 |   1.399 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   1.537 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.538 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.973 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.291 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.015 |   0.905 |    1.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.523
  Slack Time                    0.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.169 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.344 |   1.221 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | INVX1    | 0.146 | 0.155 |   1.376 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | A v -> Y ^     | MUX2X1   | 0.148 | 0.146 |   1.522 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D ^            | DFFPOSX1 | 0.148 | 0.000 |   1.523 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.973 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.291 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.553
  Slack Time                    0.732
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.489 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -0.171 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.357 |   1.250 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244               | A ^ -> Y v     | INVX1    | 0.147 | 0.155 |   1.405 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A v -> Y ^     | MUX2X1   | 0.153 | 0.147 |   1.552 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.153 | 0.000 |   1.553 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.832 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.975 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.293 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    1.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.371 | 0.022 |   0.915 |    1.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

