
*** Running vivado
    with args -log cam2hdmi_bd_adv7511_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cam2hdmi_bd_adv7511_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cam2hdmi_bd_adv7511_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/ip/cpuToCtrl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cam2hdmi_bd_adv7511_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cam2hdmi_bd_adv7511_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 745.535 ; gain = 177.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cam2hdmi_bd_adv7511_0_0' [c:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/ip/cam2hdmi_bd_adv7511_0_0/synth/cam2hdmi_bd_adv7511_0_0.vhd:73]
	Parameter clkFrequency_g bound to: 100000000 - type: integer 
	Parameter i2cFrequency_g bound to: 100000 - type: integer 
	Parameter adv7511Address_g bound to: 8'b01110010 
	Parameter imSizeH_g bound to: 480 - type: integer 
	Parameter imSizeV_g bound to: 360 - type: integer 
	Parameter ramAddressSize_g bound to: 18 - type: integer 
	Parameter upscalingFactor_g bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'adv7511' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:28' bound to instance 'U0' of component 'adv7511' [c:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/ip/cam2hdmi_bd_adv7511_0_0/synth/cam2hdmi_bd_adv7511_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'adv7511' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:68]
	Parameter clkFrequency_g bound to: 100000000 - type: integer 
	Parameter i2cFrequency_g bound to: 100000 - type: integer 
	Parameter adv7511Address_g bound to: 8'b01110010 
	Parameter imSizeH_g bound to: 480 - type: integer 
	Parameter imSizeV_g bound to: 360 - type: integer 
	Parameter ramAddressSize_g bound to: 18 - type: integer 
	Parameter upscalingFactor_g bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:227]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_sync' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:280]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:49]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:49]
	Parameter size_g bound to: 16 - type: integer 
	Parameter syncStages_g bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncRamData' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:308]
INFO: [Synth 8-638] synthesizing module 'sync__parameterized1' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:49]
	Parameter size_g bound to: 16 - type: integer 
	Parameter syncStages_g bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync__parameterized1' (1#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:49]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncClk' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:322]
INFO: [Synth 8-638] synthesizing module 'sync__parameterized3' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:49]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync__parameterized3' (1#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:49]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncVSync' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:336]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncHSync' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:350]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncDESync' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:364]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncYsel' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:378]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncCbsel' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:392]
	Parameter size_g bound to: 1 - type: integer 
	Parameter syncStages_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:28' bound to instance 'inst_syncCrsel' of component 'sync' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:406]
INFO: [Synth 8-3491] module 'rgb2ycbcr' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:34' bound to instance 'inst_rgb2ycbcr' of component 'rgb2ycbcr' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:428]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (2#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:52]
	Parameter displayH_g bound to: 1280 - type: integer 
	Parameter displayV_g bound to: 720 - type: integer 
	Parameter imSizeH_g bound to: 480 - type: integer 
	Parameter imSizeV_g bound to: 360 - type: integer 
	Parameter placementH_g bound to: 20 - type: integer 
	Parameter placementV_g bound to: 5 - type: integer 
	Parameter durationH_g bound to: 20 - type: integer 
	Parameter durationV_g bound to: 5 - type: integer 
	Parameter delayH_g bound to: 60 - type: integer 
	Parameter delayV_g bound to: 25 - type: integer 
	Parameter ramAddressSize_g bound to: 18 - type: integer 
	Parameter upscalingFactor_g bound to: 2 - type: integer 
	Parameter crFirst_g bound to: 1'b0 
INFO: [Synth 8-3491] module 'writeToADV7511' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/writeToADV7511.vhd:23' bound to instance 'inst_writeToADV7511' of component 'writeToADV7511' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:444]
INFO: [Synth 8-638] synthesizing module 'writeToADV7511' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/writeToADV7511.vhd:68]
	Parameter displayH_g bound to: 1280 - type: integer 
	Parameter displayV_g bound to: 720 - type: integer 
	Parameter imSizeH_g bound to: 480 - type: integer 
	Parameter imSizeV_g bound to: 360 - type: integer 
	Parameter placementH_g bound to: 20 - type: integer 
	Parameter placementV_g bound to: 5 - type: integer 
	Parameter durationH_g bound to: 20 - type: integer 
	Parameter durationV_g bound to: 5 - type: integer 
	Parameter delayH_g bound to: 60 - type: integer 
	Parameter delayV_g bound to: 25 - type: integer 
	Parameter ramAddressSize_g bound to: 18 - type: integer 
	Parameter upscalingFactor_g bound to: 2 - type: integer 
	Parameter crFirst_g bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'writeToADV7511' (3#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/writeToADV7511.vhd:68]
	Parameter clkFrequency_g bound to: 100000000 - type: integer 
	Parameter i2cFrequency_g bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/i2c/i2c.vhd:35' bound to instance 'inst_i2c' of component 'i2c' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:490]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/i2c/i2c.vhd:72]
	Parameter clkFrequency_g bound to: 100000000 - type: integer 
	Parameter i2cFrequency_g bound to: 100000 - type: integer 
	Parameter DRIVE bound to: 16 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'inst_IOBUF' of component 'IOBUF' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/i2c/i2c.vhd:139]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 16 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-256] done synthesizing module 'i2c' (5#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/i2c/i2c.vhd:72]
	Parameter clkFrequency_g bound to: 100000000 - type: integer 
	Parameter adv7511Address_g bound to: 8'b01110010 
	Parameter romInitFile_g bound to: adv7511InitFile.mif - type: string 
	Parameter noOfInitCommands_g bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'adv7511Controller' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511Controller.vhd:28' bound to instance 'inst_adv7511Controller' of component 'adv7511Controller' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:512]
INFO: [Synth 8-638] synthesizing module 'adv7511Controller' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511Controller.vhd:61]
	Parameter clkFrequency_g bound to: 100000000 - type: integer 
	Parameter adv7511Address_g bound to: 8'b01110010 
	Parameter romInitFile_g bound to: adv7511InitFile.mif - type: string 
	Parameter noOfInitCommands_g bound to: 40 - type: integer 
	Parameter data_entries_g bound to: 40 - type: integer 
	Parameter data_width_g bound to: 16 - type: integer 
	Parameter init_file_g bound to: adv7511InitFile.mif - type: string 
INFO: [Synth 8-3491] module 'rom' declared at 'C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rom/rom.vhd:31' bound to instance 'inst_rom' of component 'rom' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511Controller.vhd:113]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rom/rom.vhd:53]
	Parameter data_entries_g bound to: 40 - type: integer 
	Parameter data_width_g bound to: 16 - type: integer 
	Parameter init_file_g bound to: adv7511InitFile.mif - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom' (6#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rom/rom.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'adv7511Controller' (7#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511Controller.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'adv7511' (8#1) [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/adv7511.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'cam2hdmi_bd_adv7511_0_0' (9#1) [c:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/ip/cam2hdmi_bd_adv7511_0_0/synth/cam2hdmi_bd_adv7511_0_0.vhd:73]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[7]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[5]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[4]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[3]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[2]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[1]
WARNING: [Synth 8-3331] design adv7511Controller has unconnected port dataRead_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 816.395 ; gain = 248.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 816.395 ; gain = 248.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 816.395 ; gain = 248.598
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 929.820 ; gain = 2.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/writeToADV7511.vhd:181]
INFO: [Synth 8-4471] merging register 'y_sel_out_reg' into 'clkCounterReg_reg' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/adv7511/writeToADV7511.vhd:162]
INFO: [Synth 8-802] inferred FSM for state register 'fsmState_pres_reg' in module 'i2c'
INFO: [Synth 8-802] inferred FSM for state register 'fsmState_pres_reg' in module 'adv7511Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               idlestate |                          0000001 |                              000
              startstate |                          0000010 |                              001
           transmitstate |                          0000100 |                              011
                ackstate |                          0001000 |                              100
                endstate |                          0010000 |                              101
            waitendstate |                          0100000 |                              110
        repeatstartstate |                          1000000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmState_pres_reg' using encoding 'one-hot' in module 'i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          wait200msstate |                           000001 |                              000
  startcheckmonitorstate |                           000010 |                              001
        waitmonitorstate |                           000100 |                              010
           readinitstate |                           001000 |                              011
          startinitstate |                           010000 |                              100
           waitinitstate |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmState_pres_reg' using encoding 'one-hot' in module 'adv7511Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 59    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   6 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module rgb2ycbcr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 3     
Module writeToADV7511 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module i2c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module adv7511Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   6 Input     25 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
Module adv7511 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'U0/inst_syncYsel/dataSync_reg[0][0:0]' into 'U0/inst_syncClk/dataSync_reg[0][0:0]' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:72]
INFO: [Synth 8-4471] merging register 'U0/inst_syncYsel/dataSync_reg[1][0:0]' into 'U0/inst_syncClk/dataSync_reg[1][0:0]' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:72]
INFO: [Synth 8-4471] merging register 'U0/inst_syncYsel/dataSync_reg[2][0:0]' into 'U0/inst_syncClk/dataSync_reg[2][0:0]' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:72]
INFO: [Synth 8-4471] merging register 'U0/inst_syncYsel/dataSync_reg[3][0:0]' into 'U0/inst_syncClk/dataSync_reg[3][0:0]' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:72]
INFO: [Synth 8-4471] merging register 'U0/inst_syncYsel/dataSync_reg[4][0:0]' into 'U0/inst_syncClk/dataSync_reg[4][0:0]' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:72]
INFO: [Synth 8-4471] merging register 'U0/inst_syncYsel/dataSync_reg[5][0:0]' into 'U0/inst_syncClk/dataSync_reg[5][0:0]' [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/sync/sync.vhd:72]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/inst_rgb2ycbcr/crStage1_reg' and it is trimmed from '16' to '15' bits. [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:132]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/inst_rgb2ycbcr/crStage0_reg' and it is trimmed from '16' to '15' bits. [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:118]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/inst_rgb2ycbcr/cbStage1_reg' and it is trimmed from '16' to '15' bits. [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:131]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/inst_rgb2ycbcr/cbStage0_reg' and it is trimmed from '16' to '15' bits. [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:117]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/inst_rgb2ycbcr/yStage1_reg' and it is trimmed from '16' to '15' bits. [C:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/modules/rgb2ycbcr/rgb2ycbcr.vhd:130]
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-2]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-7]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-6]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-5]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-4]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-3]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[-1]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[0]' (FD) to 'U0/inst_rgb2ycbcr/yStage0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[1]' (FD) to 'U0/inst_rgb2ycbcr/cbStage0_reg[-4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[2]' (FD) to 'U0/inst_rgb2ycbcr/cbStage0_reg[-3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage0_reg[7]' (FD) to 'U0/inst_rgb2ycbcr/cbStage0_reg[-5]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/cbStage0_reg[-7]' (FD) to 'U0/inst_rgb2ycbcr/cbStage0_reg[-5]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/cbStage0_reg[-6]' (FD) to 'U0/inst_rgb2ycbcr/cbStage0_reg[-5]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/cbStage0_reg[-5]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/cbStage0_reg[-4]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111111]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111110]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111109]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111103]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/crStage0_reg[-7]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/crStage0_reg[-6]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/crStage0_reg[-5]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/crStage0_reg[-4]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/crStage0_reg[-3]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/inst_rgb2ycbcr/crStage0_reg[-2] )
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111111]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111110]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/inst_rgb2ycbcr/yStage1_reg[-1111111103] )
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-7]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-6]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-5]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-4]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-3]' (FD) to 'U0/inst_rgb2ycbcr/crStage0_reg[-2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111111]__0' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111110]__0' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111109]__0' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/arg[-1111111103]__0' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1111111103]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[0]' (FD) to 'U0/hd_D_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[1]' (FD) to 'U0/hd_D_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[2]' (FD) to 'U0/hd_D_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[3]' (FD) to 'U0/hd_D_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[4]' (FD) to 'U0/hd_D_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[5]' (FD) to 'U0/hd_D_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/hd_D_out_reg[6]' (FD) to 'U0/hd_D_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/hd_D_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/crStage0_reg[-2]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[0]' (FD) to 'U0/inst_rgb2ycbcr/crStage1_reg[-6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/inst_rgb2ycbcr/crStage1_reg[-6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/inst_rgb2ycbcr/yStage1_reg[-1111111103] )
INFO: [Synth 8-3886] merging instance 'U0/inst_rgb2ycbcr/yStage1_reg[-2]' (FD) to 'U0/inst_rgb2ycbcr/yStage1_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/inst_rgb2ycbcr/yStage1_reg[-1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+-------------------------------------------------+---------------+----------------+
|Module Name             | RTL Object                                      | Depth x Width | Implemented As | 
+------------------------+-------------------------------------------------+---------------+----------------+
|cam2hdmi_bd_adv7511_0_0 | U0/inst_adv7511Controller/inst_rom/Data_out_reg | 64x16         | Block RAM      | 
+------------------------+-------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0i_0/U0/inst_adv7511Controller/inst_rom/Data_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 929.820 ; gain = 362.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/inst_adv7511Controller/inst_rom/Data_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 931.344 ; gain = 363.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cam2hdmi_bd_adv7511_0_0 | U0/inst_syncClk/dataSync_reg[5][0]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam2hdmi_bd_adv7511_0_0 | U0/hd_VSync_out_reg                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam2hdmi_bd_adv7511_0_0 | U0/hd_HSync_out_reg                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam2hdmi_bd_adv7511_0_0 | U0/inst_syncCrsel/dataSync_reg[5][0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam2hdmi_bd_adv7511_0_0 | U0/inst_syncCbsel/dataSync_reg[5][0] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam2hdmi_bd_adv7511_0_0 | U0/hd_DE_out_reg                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam2hdmi_bd_adv7511_0_0 | U0/inst_sync/dataSync_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    58|
|2     |LUT1     |    21|
|3     |LUT2     |   142|
|4     |LUT3     |    78|
|5     |LUT4     |    43|
|6     |LUT5     |    40|
|7     |LUT6     |    72|
|8     |MUXF7    |     2|
|9     |RAMB18E1 |     1|
|10    |SRL16E   |     7|
|11    |FDRE     |   285|
|12    |FDSE     |     2|
|13    |IOBUF    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |   752|
|2     |  U0                       |adv7511                |   752|
|3     |    inst_adv7511Controller |adv7511Controller      |   115|
|4     |      inst_rom             |rom                    |     7|
|5     |    inst_i2c               |i2c                    |   111|
|6     |    inst_rgb2ycbcr         |rgb2ycbcr              |   282|
|7     |    inst_sync              |sync                   |     2|
|8     |    inst_syncCbsel         |sync__parameterized3   |     2|
|9     |    inst_syncClk           |sync__parameterized3_0 |     2|
|10    |    inst_syncCrsel         |sync__parameterized3_1 |     2|
|11    |    inst_syncDESync        |sync__parameterized3_2 |     1|
|12    |    inst_syncHSync         |sync__parameterized3_3 |     1|
|13    |    inst_syncRamData       |sync__parameterized1   |    48|
|14    |    inst_syncVSync         |sync__parameterized3_4 |     1|
|15    |    inst_writeToADV7511    |writeToADV7511         |   173|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 937.020 ; gain = 369.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 937.020 ; gain = 255.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 937.020 ; gain = 369.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 951.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 951.508 ; gain = 654.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 951.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.runs/cam2hdmi_bd_adv7511_0_0_synth_1/cam2hdmi_bd_adv7511_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 951.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.runs/cam2hdmi_bd_adv7511_0_0_synth_1/cam2hdmi_bd_adv7511_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cam2hdmi_bd_adv7511_0_0_utilization_synth.rpt -pb cam2hdmi_bd_adv7511_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 14:07:31 2020...
