# IEEEFloatingPointDivider
Verilog module to perform division of two IEEE 4-byte floating point reals

Created as part of CS F342 Computer Architecture course at BITS Pilani

Supports division of normal and subnormal floating point reals
Raises exceptions for division by zero, invalid operands, overflow, and underflow
