<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>
defines: 
time_elapsed: 0.328s
ram usage: 29212 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpgi2p18nz/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-25" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:25</a>: No timescale set for &#34;fpu_bufrpt_grp4&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:39</a>: No timescale set for &#34;fpu_rptr_fp_cpx_grp16&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-54" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:54</a>: No timescale set for &#34;fpu_rptr_pcx_fpio_grp16&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:67</a>: No timescale set for &#34;fpu_rptr_inq&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-25" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:25</a>: Compile module &#34;work@fpu_bufrpt_grp4&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:39</a>: Compile module &#34;work@fpu_rptr_fp_cpx_grp16&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:67</a>: Compile module &#34;work@fpu_rptr_inq&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-54" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:54</a>: Compile module &#34;work@fpu_rptr_pcx_fpio_grp16&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:27</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:41</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-69" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:69</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-56" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:56</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-25" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:25</a>: Top level module &#34;work@fpu_bufrpt_grp4&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:39</a>: Top level module &#34;work@fpu_rptr_fp_cpx_grp16&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-54" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:54</a>: Top level module &#34;work@fpu_rptr_pcx_fpio_grp16&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-67" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:67</a>: Top level module &#34;work@fpu_rptr_inq&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 13
+ cat /tmpfs/tmp/tmpgi2p18nz/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_bufrpt_grp4
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpgi2p18nz/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpgi2p18nz/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_bufrpt_grp4)
 |vpiName:work@fpu_bufrpt_grp4
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_bufrpt_grp4
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@fpu_bufrpt_grp4, file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:25, parent:work@fpu_bufrpt_grp4
   |vpiDefName:work@fpu_bufrpt_grp4
   |vpiFullName:work@fpu_bufrpt_grp4
   |vpiPort:
   \_port: (in), line:26
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:26
         |vpiName:in
         |vpiFullName:work@fpu_bufrpt_grp4.in
   |vpiPort:
   \_port: (out), line:27
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:27
         |vpiName:out
         |vpiFullName:work@fpu_bufrpt_grp4.out
   |vpiContAssign:
   \_cont_assign: , line:33
     |vpiRhs:
     \_part_select: , line:33, parent:in
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (in)
       |vpiLeftRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:33, parent:out
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (out)
       |vpiLeftRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (in), line:26
   |vpiNet:
   \_logic_net: (out), line:27
 |uhdmallModules:
 \_module: work@fpu_rptr_fp_cpx_grp16, file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:39, parent:work@fpu_bufrpt_grp4
   |vpiDefName:work@fpu_rptr_fp_cpx_grp16
   |vpiFullName:work@fpu_rptr_fp_cpx_grp16
   |vpiPort:
   \_port: (in), line:40
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:40
         |vpiName:in
         |vpiFullName:work@fpu_rptr_fp_cpx_grp16.in
   |vpiPort:
   \_port: (out), line:41
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:41
         |vpiName:out
         |vpiFullName:work@fpu_rptr_fp_cpx_grp16.out
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_part_select: , line:47, parent:in
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (in)
       |vpiLeftRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:47, parent:out
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (out)
       |vpiLeftRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (in), line:40
   |vpiNet:
   \_logic_net: (out), line:41
 |uhdmallModules:
 \_module: work@fpu_rptr_inq, file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:67, parent:work@fpu_bufrpt_grp4
   |vpiDefName:work@fpu_rptr_inq
   |vpiFullName:work@fpu_rptr_inq
   |vpiPort:
   \_port: (in), line:68
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:68
         |vpiName:in
         |vpiFullName:work@fpu_rptr_inq.in
   |vpiPort:
   \_port: (out), line:69
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:69
         |vpiName:out
         |vpiFullName:work@fpu_rptr_inq.out
   |vpiContAssign:
   \_cont_assign: , line:75
     |vpiRhs:
     \_part_select: , line:75, parent:in
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (in)
       |vpiLeftRange:
       \_constant: , line:75
         |vpiConstType:7
         |vpiDecompile:155
         |vpiSize:32
         |INT:155
       |vpiRightRange:
       \_constant: , line:75
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:75, parent:out
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (out)
       |vpiLeftRange:
       \_constant: , line:75
         |vpiConstType:7
         |vpiDecompile:155
         |vpiSize:32
         |INT:155
       |vpiRightRange:
       \_constant: , line:75
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (in), line:68
   |vpiNet:
   \_logic_net: (out), line:69
 |uhdmallModules:
 \_module: work@fpu_rptr_pcx_fpio_grp16, file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:54, parent:work@fpu_bufrpt_grp4
   |vpiDefName:work@fpu_rptr_pcx_fpio_grp16
   |vpiFullName:work@fpu_rptr_pcx_fpio_grp16
   |vpiPort:
   \_port: (in), line:55
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:55
         |vpiName:in
         |vpiFullName:work@fpu_rptr_pcx_fpio_grp16.in
   |vpiPort:
   \_port: (out), line:56
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:56
         |vpiName:out
         |vpiFullName:work@fpu_rptr_pcx_fpio_grp16.out
   |vpiContAssign:
   \_cont_assign: , line:62
     |vpiRhs:
     \_part_select: , line:62, parent:in
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (in)
       |vpiLeftRange:
       \_constant: , line:62
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:62
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:62, parent:out
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (out)
       |vpiLeftRange:
       \_constant: , line:62
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:62
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (in), line:55
   |vpiNet:
   \_logic_net: (out), line:56
 |uhdmtopModules:
 \_module: work@fpu_bufrpt_grp4 (work@fpu_bufrpt_grp4), file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:25
   |vpiDefName:work@fpu_bufrpt_grp4
   |vpiName:work@fpu_bufrpt_grp4
   |vpiPort:
   \_port: (in), line:26, parent:work@fpu_bufrpt_grp4
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:26, parent:work@fpu_bufrpt_grp4
         |vpiName:in
         |vpiFullName:work@fpu_bufrpt_grp4.in
   |vpiPort:
   \_port: (out), line:27, parent:work@fpu_bufrpt_grp4
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:27, parent:work@fpu_bufrpt_grp4
         |vpiName:out
         |vpiFullName:work@fpu_bufrpt_grp4.out
   |vpiNet:
   \_logic_net: (in), line:26, parent:work@fpu_bufrpt_grp4
   |vpiNet:
   \_logic_net: (out), line:27, parent:work@fpu_bufrpt_grp4
 |uhdmtopModules:
 \_module: work@fpu_rptr_fp_cpx_grp16 (work@fpu_rptr_fp_cpx_grp16), file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:39
   |vpiDefName:work@fpu_rptr_fp_cpx_grp16
   |vpiName:work@fpu_rptr_fp_cpx_grp16
   |vpiPort:
   \_port: (in), line:40, parent:work@fpu_rptr_fp_cpx_grp16
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:40, parent:work@fpu_rptr_fp_cpx_grp16
         |vpiName:in
         |vpiFullName:work@fpu_rptr_fp_cpx_grp16.in
   |vpiPort:
   \_port: (out), line:41, parent:work@fpu_rptr_fp_cpx_grp16
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:41, parent:work@fpu_rptr_fp_cpx_grp16
         |vpiName:out
         |vpiFullName:work@fpu_rptr_fp_cpx_grp16.out
   |vpiNet:
   \_logic_net: (in), line:40, parent:work@fpu_rptr_fp_cpx_grp16
   |vpiNet:
   \_logic_net: (out), line:41, parent:work@fpu_rptr_fp_cpx_grp16
 |uhdmtopModules:
 \_module: work@fpu_rptr_pcx_fpio_grp16 (work@fpu_rptr_pcx_fpio_grp16), file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:54
   |vpiDefName:work@fpu_rptr_pcx_fpio_grp16
   |vpiName:work@fpu_rptr_pcx_fpio_grp16
   |vpiPort:
   \_port: (in), line:55, parent:work@fpu_rptr_pcx_fpio_grp16
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:55, parent:work@fpu_rptr_pcx_fpio_grp16
         |vpiName:in
         |vpiFullName:work@fpu_rptr_pcx_fpio_grp16.in
   |vpiPort:
   \_port: (out), line:56, parent:work@fpu_rptr_pcx_fpio_grp16
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:56, parent:work@fpu_rptr_pcx_fpio_grp16
         |vpiName:out
         |vpiFullName:work@fpu_rptr_pcx_fpio_grp16.out
   |vpiNet:
   \_logic_net: (in), line:55, parent:work@fpu_rptr_pcx_fpio_grp16
   |vpiNet:
   \_logic_net: (out), line:56, parent:work@fpu_rptr_pcx_fpio_grp16
 |uhdmtopModules:
 \_module: work@fpu_rptr_inq (work@fpu_rptr_inq), file:<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v</a>, line:67
   |vpiDefName:work@fpu_rptr_inq
   |vpiName:work@fpu_rptr_inq
   |vpiPort:
   \_port: (in), line:68, parent:work@fpu_rptr_inq
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:68, parent:work@fpu_rptr_inq
         |vpiName:in
         |vpiFullName:work@fpu_rptr_inq.in
   |vpiPort:
   \_port: (out), line:69, parent:work@fpu_rptr_inq
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:69, parent:work@fpu_rptr_inq
         |vpiName:out
         |vpiFullName:work@fpu_rptr_inq.out
   |vpiNet:
   \_logic_net: (in), line:68, parent:work@fpu_rptr_inq
   |vpiNet:
   \_logic_net: (out), line:69, parent:work@fpu_rptr_inq
Object: \work_fpu_bufrpt_grp4 of type 3000
Object: \work_fpu_bufrpt_grp4 of type 32
Object: \in of type 44
Object: \out of type 44
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_rptr_fp_cpx_grp16 of type 32
Object: \in of type 44
Object: \out of type 44
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_rptr_pcx_fpio_grp16 of type 32
Object: \in of type 44
Object: \out of type 44
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_rptr_inq of type 32
Object: \in of type 44
Object: \out of type 44
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_bufrpt_grp4 of type 32
Object:  of type 8
Object:  of type 42
Object: \out of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_rptr_fp_cpx_grp16 of type 32
Object:  of type 8
Object:  of type 42
Object: \out of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_rptr_inq of type 32
Object:  of type 8
Object:  of type 42
Object: \out of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object: \out of type 36
Object: \work_fpu_rptr_pcx_fpio_grp16 of type 32
Object:  of type 8
Object:  of type 42
Object: \out of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \in of type 608
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object: \out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fpu_bufrpt_grp4&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228d890] str=&#39;\work_fpu_bufrpt_grp4&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-26" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:26</a>.0-26.0&gt; [0x228db20] str=&#39;\in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:27</a>.0-27.0&gt; [0x228df30] str=&#39;\out&#39; output reg port=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228f650]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228f790] str=&#39;\out&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228f950]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228fcd0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228fe90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228fb50] str=&#39;\in&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x2290050]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x2290370] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x2290530] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228d890] str=&#39;\work_fpu_bufrpt_grp4&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-26" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:26</a>.0-26.0&gt; [0x228db20] str=&#39;\in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:27</a>.0-27.0&gt; [0x228df30] str=&#39;\out&#39; output reg basic_prep port=2 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228f650] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228f790 -&gt; 0x228df30] str=&#39;\out&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228f950] basic_prep range=[3:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228fcd0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228fe90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x228fb50 -&gt; 0x228db20] str=&#39;\in&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x2290050] basic_prep range=[3:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x2290370] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>.0-33.0&gt; [0x2290530] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>: Warning: Range [3:0] select out of bounds on signal `\out&#39;: Setting 3 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>: Warning: Range [3:0] select out of bounds on signal `\in&#39;: Setting 3 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:33</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 3&#39;xxx \out } = { 3&#39;xxx \in }
    new assignment: \out = \in.
Generating RTLIL representation for module `\work_fpu_rptr_fp_cpx_grp16&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228e2d0] str=&#39;\work_fpu_rptr_fp_cpx_grp16&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:40</a>.0-40.0&gt; [0x228e3f0] str=&#39;\in&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:41</a>.0-41.0&gt; [0x228e590] str=&#39;\out&#39; output reg port=4
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290750]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290870] str=&#39;\out&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x22909f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290cf0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290e90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290b70] str=&#39;\in&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2291050]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2291370] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2291530] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228e2d0] str=&#39;\work_fpu_rptr_fp_cpx_grp16&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:40</a>.0-40.0&gt; [0x228e3f0] str=&#39;\in&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:41</a>.0-41.0&gt; [0x228e590] str=&#39;\out&#39; output reg basic_prep port=4 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290750] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290870 -&gt; 0x228e590] str=&#39;\out&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x22909f0] basic_prep range=[15:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290cf0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290e90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2290b70 -&gt; 0x228e3f0] str=&#39;\in&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2291050] basic_prep range=[15:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2291370] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>.0-47.0&gt; [0x2291530] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>: Warning: Range [15:0] select out of bounds on signal `\out&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>: Warning: Range [15:0] select out of bounds on signal `\in&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-47" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:47</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 15&#39;xxxxxxxxxxxxxxx \out } = { 15&#39;xxxxxxxxxxxxxxx \in }
    new assignment: \out = \in.
Generating RTLIL representation for module `\work_fpu_rptr_inq&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228eff0] str=&#39;\work_fpu_rptr_inq&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:68</a>.0-68.0&gt; [0x228f110] str=&#39;\in&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-69" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:69</a>.0-69.0&gt; [0x228f2b0] str=&#39;\out&#39; output reg port=8
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291750]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291870] str=&#39;\out&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x22919f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291cf0] bits=&#39;00000000000000000000000010011011&#39;(32) range=[31:0] int=155
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2292500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291b70] str=&#39;\in&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x22926c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x22929e0] bits=&#39;00000000000000000000000010011011&#39;(32) range=[31:0] int=155
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2292ba0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228eff0] str=&#39;\work_fpu_rptr_inq&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-68" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:68</a>.0-68.0&gt; [0x228f110] str=&#39;\in&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-69" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:69</a>.0-69.0&gt; [0x228f2b0] str=&#39;\out&#39; output reg basic_prep port=8 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291750] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291870 -&gt; 0x228f2b0] str=&#39;\out&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x22919f0] basic_prep range=[155:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291cf0] bits=&#39;00000000000000000000000010011011&#39;(32) basic_prep range=[31:0] int=155
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2292500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2291b70 -&gt; 0x228f110] str=&#39;\in&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x22926c0] basic_prep range=[155:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x22929e0] bits=&#39;00000000000000000000000010011011&#39;(32) basic_prep range=[31:0] int=155
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>.0-75.0&gt; [0x2292ba0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>: Warning: Range [155:0] select out of bounds on signal `\out&#39;: Setting 155 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>: Warning: Range [155:0] select out of bounds on signal `\in&#39;: Setting 155 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:75</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 155&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \out } = { 155&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \in }
    new assignment: \out = \in.
Generating RTLIL representation for module `\work_fpu_rptr_pcx_fpio_grp16&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228e960] str=&#39;\work_fpu_rptr_pcx_fpio_grp16&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:55</a>.0-55.0&gt; [0x228ea80] str=&#39;\in&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-56" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:56</a>.0-56.0&gt; [0x228ec20] str=&#39;\out&#39; output reg port=6
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2292e10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2292f30] str=&#39;\out&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x22930b0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x22933b0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293550] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293230] str=&#39;\in&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293710]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293a30] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293bf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x228e960] str=&#39;\work_fpu_rptr_pcx_fpio_grp16&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:55</a>.0-55.0&gt; [0x228ea80] str=&#39;\in&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-56" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:56</a>.0-56.0&gt; [0x228ec20] str=&#39;\out&#39; output reg basic_prep port=6 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2292e10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2292f30 -&gt; 0x228ec20] str=&#39;\out&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x22930b0] basic_prep range=[15:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x22933b0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293550] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293230 -&gt; 0x228ea80] str=&#39;\in&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293710] basic_prep range=[15:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293a30] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>.0-62.0&gt; [0x2293bf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>: Warning: Range [15:0] select out of bounds on signal `\out&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>: Warning: Range [15:0] select out of bounds on signal `\in&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:62</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 15&#39;xxxxxxxxxxxxxxx \out } = { 15&#39;xxxxxxxxxxxxxxx \in }
    new assignment: \out = \in.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fpu_bufrpt_grp4

2.2. Analyzing design hierarchy..
Top module:  \work_fpu_bufrpt_grp4
Removing unused module `\work_fpu_rptr_pcx_fpio_grp16&#39;.
Removing unused module `\work_fpu_rptr_inq&#39;.
Removing unused module `\work_fpu_rptr_fp_cpx_grp16&#39;.
Removed 3 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_bufrpt_grp4..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fpu_bufrpt_grp4 ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_bufrpt_grp4..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fpu_bufrpt_grp4&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-26" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:26</a>.0-26.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:27</a>.0-27.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fpu_bufrpt_grp4&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fpu_bufrpt_grp4(in, out);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-26" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:26</a>.0-26.0&#34; *)
  input in;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_rptr_min_global.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_rptr_min_global.v:27</a>.0-27.0&#34; *)
  output out;
  assign out = in;
endmodule

Warnings: 13 unique messages, 16 total
End of script. Logfile hash: 0c3209d57b, CPU: user 0.01s system 0.00s, MEM: 13.01 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>