//! Automatically rewritten from C to Rust
//! Source: drivers/media/platform/renesas/rcar-vin/rcar-dma.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0+
//
// Driver for Renesas R-Car VIN
//
// Copyright (C) 2025 Niklas Söderlund <niklas.soderlund@ragnatech.se>
// Copyright (C) 2016 Renesas Electronics Corp.
// Copyright (C) 2011-2013 Renesas Solutions Corp.
// Copyright (C) 2013 Cogent Embedded, Inc., <source@cogentembedded.com>
// Copyright (C) 2008 Magnus Damm
//

// -----------------------------------------------------------------------------
// HW Functions
//
// Register offsets for R-Car VIN
pub const VNMC_REG: c_uint = 0x00	/* Video n Main Control Register */;
pub const VNMS_REG: c_uint = 0x04	/* Video n Module Status Register */;
pub const VNFC_REG: c_uint = 0x08	/* Video n Frame Capture Register */;
pub const VNSLPRC_REG: c_uint = 0x0C	/* Video n Start Line Pre-Clip Register */;
pub const VNELPRC_REG: c_uint = 0x10	/* Video n End Line Pre-Clip Register */;
pub const VNSPPRC_REG: c_uint = 0x14	/* Video n Start Pixel Pre-Clip Register */;
pub const VNEPPRC_REG: c_uint = 0x18	/* Video n End Pixel Pre-Clip Register */;
pub const VNIS_REG: c_uint = 0x2C	/* Video n Image Stride Register */;

pub const VNIE_REG: c_uint = 0x40	/* Video n Interrupt Enable Register */;
pub const VNINTS_REG: c_uint = 0x44	/* Video n Interrupt Status Register */;
pub const VNSI_REG: c_uint = 0x48	/* Video n Scanline Interrupt Register */;
pub const VNMTC_REG: c_uint = 0x4C	/* Video n Memory Transfer Control Register */;
pub const VNDMR_REG: c_uint = 0x58	/* Video n Data Mode Register */;
pub const VNDMR2_REG: c_uint = 0x5C	/* Video n Data Mode Register 2 */;
pub const VNUVAOF_REG: c_uint = 0x60	/* Video n UV Address Offset Register */;
// Register offsets specific for Gen2
pub const VNSLPOC_REG: c_uint = 0x1C	/* Video n Start Line Post-Clip Register */;
pub const VNELPOC_REG: c_uint = 0x20	/* Video n End Line Post-Clip Register */;
pub const VNSPPOC_REG: c_uint = 0x24	/* Video n Start Pixel Post-Clip Register */;
pub const VNEPPOC_REG: c_uint = 0x28	/* Video n End Pixel Post-Clip Register */;
pub const VNYS_REG: c_uint = 0x50	/* Video n Y Scale Register */;
pub const VNXS_REG: c_uint = 0x54	/* Video n X Scale Register */;
pub const VNC1A_REG: c_uint = 0x80	/* Video n Coefficient Set C1A Register */;
pub const VNC1B_REG: c_uint = 0x84	/* Video n Coefficient Set C1B Register */;
pub const VNC1C_REG: c_uint = 0x88	/* Video n Coefficient Set C1C Register */;
pub const VNC2A_REG: c_uint = 0x90	/* Video n Coefficient Set C2A Register */;
pub const VNC2B_REG: c_uint = 0x94	/* Video n Coefficient Set C2B Register */;
pub const VNC2C_REG: c_uint = 0x98	/* Video n Coefficient Set C2C Register */;
pub const VNC3A_REG: c_uint = 0xA0	/* Video n Coefficient Set C3A Register */;
pub const VNC3B_REG: c_uint = 0xA4	/* Video n Coefficient Set C3B Register */;
pub const VNC3C_REG: c_uint = 0xA8	/* Video n Coefficient Set C3C Register */;
pub const VNC4A_REG: c_uint = 0xB0	/* Video n Coefficient Set C4A Register */;
pub const VNC4B_REG: c_uint = 0xB4	/* Video n Coefficient Set C4B Register */;
pub const VNC4C_REG: c_uint = 0xB8	/* Video n Coefficient Set C4C Register */;
pub const VNC5A_REG: c_uint = 0xC0	/* Video n Coefficient Set C5A Register */;
pub const VNC5B_REG: c_uint = 0xC4	/* Video n Coefficient Set C5B Register */;
pub const VNC5C_REG: c_uint = 0xC8	/* Video n Coefficient Set C5C Register */;
pub const VNC6A_REG: c_uint = 0xD0	/* Video n Coefficient Set C6A Register */;
pub const VNC6B_REG: c_uint = 0xD4	/* Video n Coefficient Set C6B Register */;
pub const VNC6C_REG: c_uint = 0xD8	/* Video n Coefficient Set C6C Register */;
pub const VNC7A_REG: c_uint = 0xE0	/* Video n Coefficient Set C7A Register */;
pub const VNC7B_REG: c_uint = 0xE4	/* Video n Coefficient Set C7B Register */;
pub const VNC7C_REG: c_uint = 0xE8	/* Video n Coefficient Set C7C Register */;
pub const VNC8A_REG: c_uint = 0xF0	/* Video n Coefficient Set C8A Register */;
pub const VNC8B_REG: c_uint = 0xF4	/* Video n Coefficient Set C8B Register */;
pub const VNC8C_REG: c_uint = 0xF8	/* Video n Coefficient Set C8C Register */;
// Register offsets specific for Gen3
pub const VNCSI_IFMD_REG: c_uint = 0x20 /* Video n CSI2 Interface Mode Register */;
pub const VNUDS_CTRL_REG: c_uint = 0x80 /* Video n scaling control register */;
pub const VNUDS_SCALE_REG: c_uint = 0x84 /* Video n scaling factor register */;
pub const VNUDS_PASS_BWIDTH_REG: c_uint = 0x90 /* Video n passband register */;
pub const VNUDS_CLIP_SIZE_REG: c_uint = 0xa4 /* Video n UDS output size clipping reg */;
// Register bit fields for R-Car VIN
// Video n Main Control Register bits

// Video n Module Status Register bits

pub const VNMS_FBS_SHIFT: c_int = 3;

// Video n Frame Capture Register bits

// Video n Interrupt Enable Register bits

// Video n Interrupt Status Register bits

// Video n Data Mode Register bits

// Video n Data Mode Register 2 bits

// Video n CSI2 Interface Mode Register (Gen3)

// Video n scaling control register (Gen3)

#[repr(C)]
#[derive(Copy, Clone)]
pub struct rvin_buffer {
    pub vb: vb2_v4l2_buffer,
    pub list: list_head,
}

    struct rvin_buffer, \
    vb).list)
#[no_mangle]
unsafe extern "C" fn rvin_write(vin: *mut rvin_dev, value: u32, offset: u32) {
    static void rvin_write(struct rvin_dev *vin, u32 value, u32 offset)
    {
    iowrite32(value, vin.base + offset);
    }
#[no_mangle]
unsafe extern "C" fn rvin_read(vin: *mut rvin_dev, offset: u32) -> u32 {
    static u32 rvin_read(struct rvin_dev *vin, u32 offset)
    {
    return ioread32(vin.base + offset);
    }
// -----------------------------------------------------------------------------
// Crop and Scaling
//
#[no_mangle]
unsafe extern "C" fn rvin_scaler_needed(vin: *const rvin_dev) -> bool {
    static bool rvin_scaler_needed(const struct rvin_dev *vin)
    {
    return !(vin.crop.width == vin.format.width &&
    vin.compose.width == vin.format.width &&
    vin.crop.height == vin.format.height &&
    vin.compose.height == vin.format.height);
    }
#[repr(C)]
#[derive(Copy, Clone)]
pub struct vin_coeff {
    pub xs_value: c_ushort,
    pub coeff_set: [u32; 24],
}

    static const struct vin_coeff vin_coeff_set[] = {
    { 0x0000, {
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000 },
    },
    { 0x1000, {
    0x000fa400, 0x000fa400, 0x09625902,
    0x000003f8, 0x00000403, 0x3de0d9f0,
    0x001fffed, 0x00000804, 0x3cc1f9c3,
    0x001003de, 0x00000c01, 0x3cb34d7f,
    0x002003d2, 0x00000c00, 0x3d24a92d,
    0x00200bca, 0x00000bff, 0x3df600d2,
    0x002013cc, 0x000007ff, 0x3ed70c7e,
    0x00100fde, 0x00000000, 0x3f87c036 },
    },
    { 0x1200, {
    0x002ffff1, 0x002ffff1, 0x02a0a9c8,
    0x002003e7, 0x001ffffa, 0x000185bc,
    0x002007dc, 0x000003ff, 0x3e52859c,
    0x00200bd4, 0x00000002, 0x3d53996b,
    0x00100fd0, 0x00000403, 0x3d04ad2d,
    0x00000bd5, 0x00000403, 0x3d35ace7,
    0x3ff003e4, 0x00000801, 0x3dc674a1,
    0x3fffe800, 0x00000800, 0x3e76f461 },
    },
    { 0x1400, {
    0x00100be3, 0x00100be3, 0x04d1359a,
    0x00000fdb, 0x002003ed, 0x0211fd93,
    0x00000fd6, 0x002003f4, 0x0002d97b,
    0x000007d6, 0x002ffffb, 0x3e93b956,
    0x3ff003da, 0x001003ff, 0x3db49926,
    0x3fffefe9, 0x00100001, 0x3d655cee,
    0x3fffd400, 0x00000003, 0x3d65f4b6,
    0x000fb421, 0x00000402, 0x3dc6547e },
    },
    { 0x1600, {
    0x00000bdd, 0x00000bdd, 0x06519578,
    0x3ff007da, 0x00000be3, 0x03c24973,
    0x3ff003d9, 0x00000be9, 0x01b30d5f,
    0x3ffff7df, 0x001003f1, 0x0003c542,
    0x000fdfec, 0x001003f7, 0x3ec4711d,
    0x000fc400, 0x002ffffd, 0x3df504f1,
    0x001fa81a, 0x002ffc00, 0x3d957cc2,
    0x002f8c3c, 0x00100000, 0x3db5c891 },
    },
    { 0x1800, {
    0x3ff003dc, 0x3ff003dc, 0x0791e558,
    0x000ff7dd, 0x3ff007de, 0x05328554,
    0x000fe7e3, 0x3ff00be2, 0x03232546,
    0x000fd7ee, 0x000007e9, 0x0143bd30,
    0x001fb800, 0x000007ee, 0x00044511,
    0x002fa015, 0x000007f4, 0x3ef4bcee,
    0x002f8832, 0x001003f9, 0x3e4514c7,
    0x001f7853, 0x001003fd, 0x3de54c9f },
    },
    { 0x1a00, {
    0x000fefe0, 0x000fefe0, 0x08721d3c,
    0x001fdbe7, 0x000ffbde, 0x0652a139,
    0x001fcbf0, 0x000003df, 0x0463292e,
    0x002fb3ff, 0x3ff007e3, 0x0293a91d,
    0x002f9c12, 0x3ff00be7, 0x01241905,
    0x001f8c29, 0x000007ed, 0x3fe470eb,
    0x000f7c46, 0x000007f2, 0x3f04b8ca,
    0x3fef7865, 0x000007f6, 0x3e74e4a8 },
    },
    { 0x1c00, {
    0x001fd3e9, 0x001fd3e9, 0x08f23d26,
    0x002fbff3, 0x001fe3e4, 0x0712ad23,
    0x002fa800, 0x000ff3e0, 0x05631d1b,
    0x001f9810, 0x000ffbe1, 0x03b3890d,
    0x000f8c23, 0x000003e3, 0x0233e8fa,
    0x3fef843b, 0x000003e7, 0x00f430e4,
    0x3fbf8456, 0x3ff00bea, 0x00046cc8,
    0x3f8f8c72, 0x3ff00bef, 0x3f3490ac },
    },
    { 0x1e00, {
    0x001fbbf4, 0x001fbbf4, 0x09425112,
    0x001fa800, 0x002fc7ed, 0x0792b110,
    0x000f980e, 0x001fdbe6, 0x0613110a,
    0x3fff8c20, 0x001fe7e3, 0x04a368fd,
    0x3fcf8c33, 0x000ff7e2, 0x0343b8ed,
    0x3f9f8c4a, 0x000fffe3, 0x0203f8da,
    0x3f5f9c61, 0x000003e6, 0x00e428c5,
    0x3f1fb07b, 0x000003eb, 0x3fe440af },
    },
    { 0x2000, {
    0x000fa400, 0x000fa400, 0x09625902,
    0x3fff980c, 0x001fb7f5, 0x0812b0ff,
    0x3fdf901c, 0x001fc7ed, 0x06b2fcfa,
    0x3faf902d, 0x001fd3e8, 0x055348f1,
    0x3f7f983f, 0x001fe3e5, 0x04038ce3,
    0x3f3fa454, 0x001fefe3, 0x02e3c8d1,
    0x3f0fb86a, 0x001ff7e4, 0x01c3e8c0,
    0x3ecfd880, 0x000fffe6, 0x00c404ac },
    },
    { 0x2200, {
    0x3fdf9c0b, 0x3fdf9c0b, 0x09725cf4,
    0x3fbf9818, 0x3fffa400, 0x0842a8f1,
    0x3f8f9827, 0x000fb3f7, 0x0702f0ec,
    0x3f5fa037, 0x000fc3ef, 0x05d330e4,
    0x3f2fac49, 0x001fcfea, 0x04a364d9,
    0x3effc05c, 0x001fdbe7, 0x038394ca,
    0x3ecfdc6f, 0x001fe7e6, 0x0273b0bb,
    0x3ea00083, 0x001fefe6, 0x0183c0a9 },
    },
    { 0x2400, {
    0x3f9fa014, 0x3f9fa014, 0x098260e6,
    0x3f7f9c23, 0x3fcf9c0a, 0x08629ce5,
    0x3f4fa431, 0x3fefa400, 0x0742d8e1,
    0x3f1fb440, 0x3fffb3f8, 0x062310d9,
    0x3eefc850, 0x000fbbf2, 0x050340d0,
    0x3ecfe062, 0x000fcbec, 0x041364c2,
    0x3ea00073, 0x001fd3ea, 0x03037cb5,
    0x3e902086, 0x001fdfe8, 0x022388a5 },
    },
    { 0x2600, {
    0x3f5fa81e, 0x3f5fa81e, 0x096258da,
    0x3f3fac2b, 0x3f8fa412, 0x088290d8,
    0x3f0fbc38, 0x3fafa408, 0x0772c8d5,
    0x3eefcc47, 0x3fcfa800, 0x0672f4ce,
    0x3ecfe456, 0x3fefaffa, 0x05531cc6,
    0x3eb00066, 0x3fffbbf3, 0x047334bb,
    0x3ea01c77, 0x000fc7ee, 0x039348ae,
    0x3ea04486, 0x000fd3eb, 0x02b350a1 },
    },
    { 0x2800, {
    0x3f2fb426, 0x3f2fb426, 0x094250ce,
    0x3f0fc032, 0x3f4fac1b, 0x086284cd,
    0x3eefd040, 0x3f7fa811, 0x0782acc9,
    0x3ecfe84c, 0x3f9fa807, 0x06a2d8c4,
    0x3eb0005b, 0x3fbfac00, 0x05b2f4bc,
    0x3eb0186a, 0x3fdfb3fa, 0x04c308b4,
    0x3eb04077, 0x3fefbbf4, 0x03f31ca8,
    0x3ec06884, 0x000fbff2, 0x03031c9e },
    },
    { 0x2a00, {
    0x3f0fc42d, 0x3f0fc42d, 0x090240c4,
    0x3eefd439, 0x3f2fb822, 0x08526cc2,
    0x3edfe845, 0x3f4fb018, 0x078294bf,
    0x3ec00051, 0x3f6fac0f, 0x06b2b4bb,
    0x3ec0185f, 0x3f8fac07, 0x05e2ccb4,
    0x3ec0386b, 0x3fafac00, 0x0502e8ac,
    0x3ed05c77, 0x3fcfb3fb, 0x0432f0a3,
    0x3ef08482, 0x3fdfbbf6, 0x0372f898 },
    },
    { 0x2c00, {
    0x3eefdc31, 0x3eefdc31, 0x08e238b8,
    0x3edfec3d, 0x3f0fc828, 0x082258b9,
    0x3ed00049, 0x3f1fc01e, 0x077278b6,
    0x3ed01455, 0x3f3fb815, 0x06c294b2,
    0x3ed03460, 0x3f5fb40d, 0x0602acac,
    0x3ef0506c, 0x3f7fb006, 0x0542c0a4,
    0x3f107476, 0x3f9fb400, 0x0472c89d,
    0x3f309c80, 0x3fbfb7fc, 0x03b2cc94 },
    },
    { 0x2e00, {
    0x3eefec37, 0x3eefec37, 0x088220b0,
    0x3ee00041, 0x3effdc2d, 0x07f244ae,
    0x3ee0144c, 0x3f0fd023, 0x07625cad,
    0x3ef02c57, 0x3f1fc81a, 0x06c274a9,
    0x3f004861, 0x3f3fbc13, 0x060288a6,
    0x3f20686b, 0x3f5fb80c, 0x05529c9e,
    0x3f408c74, 0x3f6fb805, 0x04b2ac96,
    0x3f80ac7e, 0x3f8fb800, 0x0402ac8e },
    },
    { 0x3000, {
    0x3ef0003a, 0x3ef0003a, 0x084210a6,
    0x3ef01045, 0x3effec32, 0x07b228a7,
    0x3f00284e, 0x3f0fdc29, 0x073244a4,
    0x3f104058, 0x3f0fd420, 0x06a258a2,
    0x3f305c62, 0x3f2fc818, 0x0612689d,
    0x3f508069, 0x3f3fc011, 0x05728496,
    0x3f80a072, 0x3f4fc00a, 0x04d28c90,
    0x3fc0c07b, 0x3f6fbc04, 0x04429088 },
    },
    { 0x3200, {
    0x3f00103e, 0x3f00103e, 0x07f1fc9e,
    0x3f102447, 0x3f000035, 0x0782149d,
    0x3f203c4f, 0x3f0ff02c, 0x07122c9c,
    0x3f405458, 0x3f0fe424, 0x06924099,
    0x3f607061, 0x3f1fd41d, 0x06024c97,
    0x3f909068, 0x3f2fcc16, 0x05726490,
    0x3fc0b070, 0x3f3fc80f, 0x04f26c8a,
    0x0000d077, 0x3f4fc409, 0x04627484 },
    },
    { 0x3400, {
    0x3f202040, 0x3f202040, 0x07a1e898,
    0x3f303449, 0x3f100c38, 0x0741fc98,
    0x3f504c50, 0x3f10002f, 0x06e21495,
    0x3f706459, 0x3f1ff028, 0x06722492,
    0x3fa08060, 0x3f1fe421, 0x05f2348f,
    0x3fd09c67, 0x3f1fdc19, 0x05824c89,
    0x0000bc6e, 0x3f2fd014, 0x04f25086,
    0x0040dc74, 0x3f3fcc0d, 0x04825c7f },
    },
    { 0x3600, {
    0x3f403042, 0x3f403042, 0x0761d890,
    0x3f504848, 0x3f301c3b, 0x0701f090,
    0x3f805c50, 0x3f200c33, 0x06a2008f,
    0x3fa07458, 0x3f10002b, 0x06520c8d,
    0x3fd0905e, 0x3f1ff424, 0x05e22089,
    0x0000ac65, 0x3f1fe81d, 0x05823483,
    0x0030cc6a, 0x3f2fdc18, 0x04f23c81,
    0x0080e871, 0x3f2fd412, 0x0482407c },
    },
    { 0x3800, {
    0x3f604043, 0x3f604043, 0x0721c88a,
    0x3f80544a, 0x3f502c3c, 0x06d1d88a,
    0x3fb06851, 0x3f301c35, 0x0681e889,
    0x3fd08456, 0x3f30082f, 0x0611fc88,
    0x00009c5d, 0x3f200027, 0x05d20884,
    0x0030b863, 0x3f2ff421, 0x05621880,
    0x0070d468, 0x3f2fe81b, 0x0502247c,
    0x00c0ec6f, 0x3f2fe015, 0x04a22877 },
    },
    { 0x3a00, {
    0x3f904c44, 0x3f904c44, 0x06e1b884,
    0x3fb0604a, 0x3f70383e, 0x0691c885,
    0x3fe07451, 0x3f502c36, 0x0661d483,
    0x00009055, 0x3f401831, 0x0601ec81,
    0x0030a85b, 0x3f300c2a, 0x05b1f480,
    0x0070c061, 0x3f300024, 0x0562047a,
    0x00b0d867, 0x3f3ff41e, 0x05020c77,
    0x00f0f46b, 0x3f2fec19, 0x04a21474 },
    },
    { 0x3c00, {
    0x3fb05c43, 0x3fb05c43, 0x06c1b07e,
    0x3fe06c4b, 0x3f902c3f, 0x0681c081,
    0x0000844f, 0x3f703838, 0x0631cc7d,
    0x00309855, 0x3f602433, 0x05d1d47e,
    0x0060b459, 0x3f50142e, 0x0581e47b,
    0x00a0c85f, 0x3f400828, 0x0531f078,
    0x00e0e064, 0x3f300021, 0x0501fc73,
    0x00b0fc6a, 0x3f3ff41d, 0x04a20873 },
    },
    { 0x3e00, {
    0x3fe06444, 0x3fe06444, 0x0681a07a,
    0x00007849, 0x3fc0503f, 0x0641b07a,
    0x0020904d, 0x3fa0403a, 0x05f1c07a,
    0x0060a453, 0x3f803034, 0x05c1c878,
    0x0090b858, 0x3f70202f, 0x0571d477,
    0x00d0d05d, 0x3f501829, 0x0531e073,
    0x0110e462, 0x3f500825, 0x04e1e471,
    0x01510065, 0x3f40001f, 0x04a1f06d },
    },
    { 0x4000, {
    0x00007044, 0x00007044, 0x06519476,
    0x00208448, 0x3fe05c3f, 0x0621a476,
    0x0050984d, 0x3fc04c3a, 0x05e1b075,
    0x0080ac52, 0x3fa03c35, 0x05a1b875,
    0x00c0c056, 0x3f803030, 0x0561c473,
    0x0100d45b, 0x3f70202b, 0x0521d46f,
    0x0140e860, 0x3f601427, 0x04d1d46e,
    0x01810064, 0x3f500822, 0x0491dc6b },
    },
    { 0x5000, {
    0x0110a442, 0x0110a442, 0x0551545e,
    0x0140b045, 0x00e0983f, 0x0531585f,
    0x0160c047, 0x00c08c3c, 0x0511645e,
    0x0190cc4a, 0x00908039, 0x04f1685f,
    0x01c0dc4c, 0x00707436, 0x04d1705e,
    0x0200e850, 0x00506833, 0x04b1785b,
    0x0230f453, 0x00305c30, 0x0491805a,
    0x02710056, 0x0010542d, 0x04718059 },
    },
    { 0x6000, {
    0x01c0bc40, 0x01c0bc40, 0x04c13052,
    0x01e0c841, 0x01a0b43d, 0x04c13851,
    0x0210cc44, 0x0180a83c, 0x04a13453,
    0x0230d845, 0x0160a03a, 0x04913c52,
    0x0260e047, 0x01409838, 0x04714052,
    0x0280ec49, 0x01208c37, 0x04514c50,
    0x02b0f44b, 0x01008435, 0x04414c50,
    0x02d1004c, 0x00e07c33, 0x0431544f },
    },
    { 0x7000, {
    0x0230c83e, 0x0230c83e, 0x04711c4c,
    0x0250d03f, 0x0210c43c, 0x0471204b,
    0x0270d840, 0x0200b83c, 0x0451244b,
    0x0290dc42, 0x01e0b43a, 0x0441244c,
    0x02b0e443, 0x01c0b038, 0x0441284b,
    0x02d0ec44, 0x01b0a438, 0x0421304a,
    0x02f0f445, 0x0190a036, 0x04213449,
    0x0310f847, 0x01709c34, 0x04213848 },
    },
    { 0x8000, {
    0x0280d03d, 0x0280d03d, 0x04310c48,
    0x02a0d43e, 0x0270c83c, 0x04311047,
    0x02b0dc3e, 0x0250c83a, 0x04311447,
    0x02d0e040, 0x0240c03a, 0x04211446,
    0x02e0e840, 0x0220bc39, 0x04111847,
    0x0300e842, 0x0210b438, 0x04012445,
    0x0310f043, 0x0200b037, 0x04012045,
    0x0330f444, 0x01e0ac36, 0x03f12445 },
    },
    { 0xefff, {
    0x0340dc3a, 0x0340dc3a, 0x03b0ec40,
    0x0340e03a, 0x0330e039, 0x03c0f03e,
    0x0350e03b, 0x0330dc39, 0x03c0ec3e,
    0x0350e43a, 0x0320dc38, 0x03c0f43e,
    0x0360e43b, 0x0320d839, 0x03b0f03e,
    0x0360e83b, 0x0310d838, 0x03c0fc3b,
    0x0370e83b, 0x0310d439, 0x03a0f83d,
    0x0370e83c, 0x0300d438, 0x03b0fc3c },
    }
    };
#[no_mangle]
unsafe extern "C" fn rvin_set_coeff(vin: *mut rvin_dev, xs: c_ushort) {
    static void rvin_set_coeff(struct rvin_dev *vin, unsigned short xs)
    {
    int i;
    const struct vin_coeff *p_prev_set = core::ptr::null_mut();
    const struct vin_coeff *p_set = core::ptr::null_mut();
// Look for suitable coefficient values
    for (i = 0; i < ARRAY_SIZE(vin_coeff_set); i++) {
    p_prev_set = p_set;
    p_set = &vin_coeff_set[i];
    if (xs < p_set.xs_value)
    break;
    }
// Use previous value if its XS value is closer
    if (p_prev_set &&
    xs - p_prev_set.xs_value < p_set.xs_value - xs)
    p_set = p_prev_set;
// Set coefficient registers
    rvin_write(vin, p_set.coeff_set[0], VNC1A_REG);
    rvin_write(vin, p_set.coeff_set[1], VNC1B_REG);
    rvin_write(vin, p_set.coeff_set[2], VNC1C_REG);
    rvin_write(vin, p_set.coeff_set[3], VNC2A_REG);
    rvin_write(vin, p_set.coeff_set[4], VNC2B_REG);
    rvin_write(vin, p_set.coeff_set[5], VNC2C_REG);
    rvin_write(vin, p_set.coeff_set[6], VNC3A_REG);
    rvin_write(vin, p_set.coeff_set[7], VNC3B_REG);
    rvin_write(vin, p_set.coeff_set[8], VNC3C_REG);
    rvin_write(vin, p_set.coeff_set[9], VNC4A_REG);
    rvin_write(vin, p_set.coeff_set[10], VNC4B_REG);
    rvin_write(vin, p_set.coeff_set[11], VNC4C_REG);
    rvin_write(vin, p_set.coeff_set[12], VNC5A_REG);
    rvin_write(vin, p_set.coeff_set[13], VNC5B_REG);
    rvin_write(vin, p_set.coeff_set[14], VNC5C_REG);
    rvin_write(vin, p_set.coeff_set[15], VNC6A_REG);
    rvin_write(vin, p_set.coeff_set[16], VNC6B_REG);
    rvin_write(vin, p_set.coeff_set[17], VNC6C_REG);
    rvin_write(vin, p_set.coeff_set[18], VNC7A_REG);
    rvin_write(vin, p_set.coeff_set[19], VNC7B_REG);
    rvin_write(vin, p_set.coeff_set[20], VNC7C_REG);
    rvin_write(vin, p_set.coeff_set[21], VNC8A_REG);
    rvin_write(vin, p_set.coeff_set[22], VNC8B_REG);
    rvin_write(vin, p_set.coeff_set[23], VNC8C_REG);
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_scaler_gen2(vin: *mut rvin_dev) {
    void rvin_scaler_gen2(struct rvin_dev *vin)
    {
    u32 xs, ys;
// Set scaling coefficient
    ys = 0;
    if (vin.crop.height != vin.compose.height)
    ys = (4096 * vin.crop.height) / vin.compose.height;
    rvin_write(vin, ys, VNYS_REG);
    xs = 0;
    if (vin.crop.width != vin.compose.width)
    xs = (4096 * vin.crop.width) / vin.compose.width;
// Horizontal upscaling is up to double size
    if (xs > 0 && xs < 2048)
    xs = 2048;
    rvin_write(vin, xs, VNXS_REG);
// Horizontal upscaling is done out by scaling down from double size
    if (xs < 4096)
    xs *= 2;
    rvin_set_coeff(vin, xs);
// Set Start/End Pixel/Line Post-Clip
    rvin_write(vin, 0, VNSPPOC_REG);
    rvin_write(vin, 0, VNSLPOC_REG);
    rvin_write(vin, vin.format.width - 1, VNEPPOC_REG);
    if (V4L2_FIELD_HAS_BOTH(vin.format.field))
    rvin_write(vin, vin.format.height / 2 - 1, VNELPOC_REG);
    else
    rvin_write(vin, vin.format.height - 1, VNELPOC_REG);
    vin_dbg(vin,
    "Pre-Clip: %ux%u@%u:%u YS: %d XS: %d Post-Clip: %ux%u@%u:%u\n",
    vin.crop.width, vin.crop.height, vin.crop.left,
    vin.crop.top, ys, xs, vin.format.width, vin.format.height,
    0, 0);
    }
#[no_mangle]
unsafe extern "C" fn rvin_uds_scale_ratio(in: c_uint, out: c_uint) -> c_uint {
    static unsigned int rvin_uds_scale_ratio(unsigned int in, unsigned int out)
    {
    unsigned int ratio;
    ratio = in * 4096 / out;
    return ratio >= 0x10000 ? 0xffff : ratio;
    }
#[no_mangle]
unsafe extern "C" fn rvin_uds_filter_width(ratio: c_uint) -> c_uint {
    static unsigned int rvin_uds_filter_width(unsigned int ratio)
    {
    if (ratio >= 0x1000)
    return 64 * (ratio & 0xf000) / ratio;
    return 64;
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_scaler_gen3(vin: *mut rvin_dev) {
    void rvin_scaler_gen3(struct rvin_dev *vin)
    {
    unsigned int ratio_h, ratio_v;
    unsigned int bwidth_h, bwidth_v;
    u32 vnmc, clip_size;
    vnmc = rvin_read(vin, VNMC_REG);
// Disable scaler if not needed.
    if (!rvin_scaler_needed(vin)) {
    rvin_write(vin, vnmc & ~VNMC_SCLE, VNMC_REG);
    return;
    }
    ratio_h = rvin_uds_scale_ratio(vin.crop.width, vin.compose.width);
    bwidth_h = rvin_uds_filter_width(ratio_h);
    ratio_v = rvin_uds_scale_ratio(vin.crop.height, vin.compose.height);
    bwidth_v = rvin_uds_filter_width(ratio_v);
    clip_size = vin.compose.width << 16;
    switch (vin.format.field) {
    case V4L2_FIELD_INTERLACED_TB:
    case V4L2_FIELD_INTERLACED_BT:
    case V4L2_FIELD_INTERLACED:
    clip_size |= vin.compose.height / 2;
    break;
    default:
    clip_size |= vin.compose.height;
    break;
    }
    rvin_write(vin, vnmc | VNMC_SCLE, VNMC_REG);
    rvin_write(vin, VNUDS_CTRL_AMD, VNUDS_CTRL_REG);
    rvin_write(vin, (ratio_h << 16) | ratio_v, VNUDS_SCALE_REG);
    rvin_write(vin, (bwidth_h << 16) | bwidth_v, VNUDS_PASS_BWIDTH_REG);
    rvin_write(vin, clip_size, VNUDS_CLIP_SIZE_REG);
    vin_dbg(vin, "Pre-Clip: %ux%u@%u:%u Post-Clip: %ux%u@%u:%u\n",
    vin.crop.width, vin.crop.height, vin.crop.left,
    vin.crop.top, vin.compose.width, vin.compose.height,
    vin.compose.left, vin.compose.top);
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_crop_scale_comp(vin: *mut rvin_dev) {
    void rvin_crop_scale_comp(struct rvin_dev *vin)
    {
    const struct rvin_video_format *fmt;
    u32 stride;
// Set Start/End Pixel/Line Pre-Clip
    rvin_write(vin, vin.crop.left, VNSPPRC_REG);
    rvin_write(vin, vin.crop.left + vin.crop.width - 1, VNEPPRC_REG);
    rvin_write(vin, vin.crop.top, VNSLPRC_REG);
    rvin_write(vin, vin.crop.top + vin.crop.height - 1, VNELPRC_REG);
    if (vin.scaler)
    vin.scaler(vin);
//
// VNIS_REG has four lowest bits always 0, i.e. the stride has to be
// aligned to 16 bytes. This is done in rvin_format_bytesperline().
//
    fmt = rvin_format_from_pixel(vin, vin.format.pixelformat);
    stride = vin.format.bytesperline / fmt.bpp;
//
// RAW8 format bpp is 1, but the hardware process RAW8 format in 2 pixel
// units, so we need to divide the stride by 2.
//
    switch (vin.format.pixelformat) {
    case V4L2_PIX_FMT_SBGGR8:
    case V4L2_PIX_FMT_SGBRG8:
    case V4L2_PIX_FMT_SGRBG8:
    case V4L2_PIX_FMT_SRGGB8:
    case V4L2_PIX_FMT_GREY:
    stride /= 2;
    break;
    default:
    break;
    }
    rvin_write(vin, stride, VNIS_REG);
    }
// -----------------------------------------------------------------------------
// Hardware setup
//
#[no_mangle]
unsafe extern "C" fn rvin_setup(vin: *mut rvin_dev) -> c_int {
    static int rvin_setup(struct rvin_dev *vin)
    {
    u32 vnmc, dmr, dmr2, interrupts;
    let mut progressive: bool = false, output_is_yuv = false, input_is_yuv = false;
    switch (vin.format.field) {
    case V4L2_FIELD_TOP:
    vnmc = VNMC_IM_ODD;
    break;
    case V4L2_FIELD_BOTTOM:
    vnmc = VNMC_IM_EVEN;
    break;
    case V4L2_FIELD_INTERLACED:
// Default to TB
    vnmc = VNMC_IM_FULL;
    break;
    case V4L2_FIELD_INTERLACED_TB:
    vnmc = VNMC_IM_FULL;
    break;
    case V4L2_FIELD_INTERLACED_BT:
    vnmc = VNMC_IM_FULL | VNMC_FOC;
    break;
    case V4L2_FIELD_NONE:
    case V4L2_FIELD_ALTERNATE:
    vnmc = VNMC_IM_ODD_EVEN;
    progressive = true;
    break;
    default:
    vnmc = VNMC_IM_ODD;
    break;
    }
//
// Input interface
//
    switch (vin.mbus_code) {
    case MEDIA_BUS_FMT_YUYV8_1X16:
    if (vin.is_csi)
// YCbCr422 8-bit
    vnmc |= VNMC_INF_YUV8_BT601;
    else
// BT.601/BT.1358 16bit YCbCr422
    vnmc |= VNMC_INF_YUV16;
    input_is_yuv = true;
    break;
    case MEDIA_BUS_FMT_UYVY8_1X16:
    if (vin.is_csi)
// YCbCr422 8-bit
    vnmc |= VNMC_INF_YUV8_BT601;
    else
// BT.601/BT.1358 16bit YCbCr422
    vnmc |= VNMC_INF_YUV16;
    vnmc |= VNMC_YCAL;
    input_is_yuv = true;
    break;
    case MEDIA_BUS_FMT_UYVY8_2X8:
// BT.656 8bit YCbCr422 or BT.601 8bit YCbCr422
    if (!vin.is_csi &&
    vin.parallel.mbus_type == V4L2_MBUS_BT656)
    vnmc |= VNMC_INF_YUV8_BT656;
    else
    vnmc |= VNMC_INF_YUV8_BT601;
    input_is_yuv = true;
    break;
    case MEDIA_BUS_FMT_RGB888_1X24:
    vnmc |= VNMC_INF_RGB888;
    break;
    case MEDIA_BUS_FMT_UYVY10_2X10:
// BT.656 10bit YCbCr422 or BT.601 10bit YCbCr422
    if (!vin.is_csi &&
    vin.parallel.mbus_type == V4L2_MBUS_BT656)
    vnmc |= VNMC_INF_YUV10_BT656;
    else
    vnmc |= VNMC_INF_YUV10_BT601;
    input_is_yuv = true;
    break;
    case MEDIA_BUS_FMT_SBGGR8_1X8:
    case MEDIA_BUS_FMT_SGBRG8_1X8:
    case MEDIA_BUS_FMT_SGRBG8_1X8:
    case MEDIA_BUS_FMT_SRGGB8_1X8:
    case MEDIA_BUS_FMT_Y8_1X8:
    vnmc |= VNMC_INF_RAW8;
    if (vin.info.model == RCAR_GEN4)
    vnmc |= VNMC_EXINF_RAW8;
    break;
    case MEDIA_BUS_FMT_SBGGR10_1X10:
    case MEDIA_BUS_FMT_SGBRG10_1X10:
    case MEDIA_BUS_FMT_SGRBG10_1X10:
    case MEDIA_BUS_FMT_SRGGB10_1X10:
    vnmc |= VNMC_INF_RGB666;
    break;
    default:
    break;
    }
// Enable VSYNC Field Toggle mode after one VSYNC input
    if (vin.info.model == RCAR_GEN3 || vin.info.model == RCAR_GEN4)
    dmr2 = VNDMR2_FTEV;
    else
    dmr2 = VNDMR2_FTEV | VNDMR2_VLV(1);
    if (!vin.is_csi) {
// Hsync Signal Polarity Select
    if (!(vin.parallel.bus.flags & V4L2_MBUS_HSYNC_ACTIVE_LOW))
    dmr2 |= VNDMR2_HPS;
// Vsync Signal Polarity Select
    if (!(vin.parallel.bus.flags & V4L2_MBUS_VSYNC_ACTIVE_LOW))
    dmr2 |= VNDMR2_VPS;
// Data Enable Polarity Select
    if (vin.parallel.bus.flags & V4L2_MBUS_DATA_ENABLE_LOW)
    dmr2 |= VNDMR2_CES;
    switch (vin.mbus_code) {
    case MEDIA_BUS_FMT_UYVY8_2X8:
    if (vin.parallel.bus.bus_width == 8 &&
    vin.parallel.bus.data_shift == 8)
    dmr2 |= VNDMR2_YDS;
    break;
    default:
    break;
    }
    }
//
// Output format
//
    switch (vin.format.pixelformat) {
    case V4L2_PIX_FMT_NV12:
    case V4L2_PIX_FMT_NV16:
    rvin_write(vin,
    ALIGN(vin.format.bytesperline * vin.format.height,
    0x80), VNUVAOF_REG);
    dmr = vin.format.pixelformat == V4L2_PIX_FMT_NV12 ?
    VNDMR_DTMD_YCSEP_420 : VNDMR_DTMD_YCSEP;
    output_is_yuv = true;
    break;
    case V4L2_PIX_FMT_YUYV:
    dmr = VNDMR_BPSM;
    output_is_yuv = true;
    break;
    case V4L2_PIX_FMT_UYVY:
    dmr = 0;
    output_is_yuv = true;
    break;
    case V4L2_PIX_FMT_XRGB555:
    dmr = VNDMR_DTMD_ARGB;
    break;
    case V4L2_PIX_FMT_RGB565:
    dmr = 0;
    break;
    case V4L2_PIX_FMT_XBGR32:
// Note: not supported on M1
    dmr = VNDMR_EXRGB;
    break;
    case V4L2_PIX_FMT_ARGB555:
    dmr = (vin.alpha ? VNDMR_ABIT : 0) | VNDMR_DTMD_ARGB;
    break;
    case V4L2_PIX_FMT_ABGR32:
    dmr = VNDMR_A8BIT(vin.alpha) | VNDMR_EXRGB | VNDMR_DTMD_ARGB;
    break;
    case V4L2_PIX_FMT_SBGGR8:
    case V4L2_PIX_FMT_SGBRG8:
    case V4L2_PIX_FMT_SGRBG8:
    case V4L2_PIX_FMT_SRGGB8:
    dmr = 0;
    break;
    case V4L2_PIX_FMT_GREY:
    if (input_is_yuv) {
    dmr = VNDMR_DTMD_YCSEP | VNDMR_YMODE_Y8;
    output_is_yuv = true;
    } else {
    dmr = 0;
    }
    break;
    case V4L2_PIX_FMT_SBGGR10:
    case V4L2_PIX_FMT_SGBRG10:
    case V4L2_PIX_FMT_SGRBG10:
    case V4L2_PIX_FMT_SRGGB10:
    dmr = VNDMR_RMODE_RAW10;
    break;
    default:
    vin_err(vin, "Invalid pixelformat (0x%x)\n",
    vin.format.pixelformat);
    return -EINVAL;
    }
// Always update on field change
    vnmc |= VNMC_VUP;
    if (!vin.info.use_isp) {
// If input and output use the same colorspace, use bypass mode
    if (input_is_yuv == output_is_yuv)
    vnmc |= VNMC_BPS;
    if (vin.info.model == RCAR_GEN3 || vin.info.model == RCAR_GEN4) {
// Select between CSI-2 and parallel input
    if (vin.is_csi)
    vnmc &= ~VNMC_DPINE;
    else
    vnmc |= VNMC_DPINE;
    }
    }
// Progressive or interlaced mode
    interrupts = progressive ? VNIE_FIE : VNIE_EFE;
// Enable VSYNC Rising Edge Detection.
    interrupts |= VNIE_VRE;
// Ack interrupts
    rvin_write(vin, interrupts, VNINTS_REG);
// Enable interrupts
    rvin_write(vin, interrupts, VNIE_REG);
// Start capturing
    rvin_write(vin, dmr, VNDMR_REG);
    rvin_write(vin, dmr2, VNDMR2_REG);
// Enable module
    rvin_write(vin, vnmc | VNMC_ME, VNMC_REG);
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn rvin_capture_active(vin: *mut rvin_dev) -> bool {
    static bool rvin_capture_active(struct rvin_dev *vin)
    {
    return rvin_read(vin, VNMS_REG) & VNMS_CA;
    }
#[no_mangle]
unsafe extern "C" fn rvin_get_active_field(vin: *mut rvin_dev, vnms: u32) -> enum v4l2_field {
    static enum v4l2_field rvin_get_active_field(struct rvin_dev *vin, u32 vnms)
    {
    if (vin.format.field == V4L2_FIELD_ALTERNATE) {
// If FS is set it is an Even field.
    if (vnms & VNMS_FS)
    return V4L2_FIELD_BOTTOM;
    return V4L2_FIELD_TOP;
    }
    return vin.format.field;
    }
#[no_mangle]
unsafe extern "C" fn rvin_set_slot_addr(vin: *mut rvin_dev, slot: c_int, addr: dma_addr_t) {
    static void rvin_set_slot_addr(struct rvin_dev *vin, int slot, dma_addr_t addr)
    {
    const struct rvin_video_format *fmt;
    int offsetx, offsety;
    dma_addr_t offset;
    fmt = rvin_format_from_pixel(vin, vin.format.pixelformat);
//
// There is no HW support for composition do the beast we can
// by modifying the buffer offset
//
    offsetx = vin.compose.left * fmt.bpp;
    offsety = vin.compose.top * vin.format.bytesperline;
    offset = addr + offsetx + offsety;
//
// The address needs to be 128 bytes aligned. Driver should never accept
// settings that do not satisfy this in the first place...
//
    if (WARN_ON((offsetx | offsety | offset) & HW_BUFFER_MASK))
    return;
    rvin_write(vin, offset, VNMB_REG(slot));
    }
//
// Moves a buffer from the queue to the HW slot. If no buffer is
// available use the scratch buffer. The scratch buffer is never
// returned to userspace, its only function is to enable the capture
// loop to keep running.
//
#[no_mangle]
unsafe extern "C" fn rvin_fill_hw_slot(vin: *mut rvin_dev, slot: c_int) {
    static void rvin_fill_hw_slot(struct rvin_dev *vin, int slot)
    {
    struct rvin_buffer *buf;
    struct vb2_v4l2_buffer *vbuf;
    dma_addr_t phys_addr;
// A already populated slot shall never be overwritten.
    if (WARN_ON(vin.buf_hw[slot].buffer))
    return;
    if (list_empty(&vin.buf_list)) {
    vin.buf_hw[slot].buffer = core::ptr::null_mut();
    phys_addr = vin.scratch_phys;
    } else {
// Keep track of buffer we give to HW
    buf = list_entry(vin.buf_list.next, struct rvin_buffer, list);
    vbuf = &buf.vb;
    list_del_init(to_buf_list(vbuf));
    vin.buf_hw[slot].buffer = vbuf;
// Setup DMA
    phys_addr = vb2_dma_contig_plane_dma_addr(&vbuf.vb2_buf, 0);
    }
    vin_dbg(vin, "Filling HW slot: %d buffer: %p\n",
    slot, vin.buf_hw[slot].buffer);
    vin.buf_hw[slot].phys = phys_addr;
    rvin_set_slot_addr(vin, slot, phys_addr);
    }
#[no_mangle]
unsafe extern "C" fn rvin_capture_start(vin: *mut rvin_dev) -> c_int {
    static int rvin_capture_start(struct rvin_dev *vin)
    {
    int ret;
    for (unsigned int slot = 0; slot < HW_BUFFER_NUM; slot++) {
    vin.buf_hw[slot].buffer = core::ptr::null_mut();
    rvin_fill_hw_slot(vin, slot);
    }
    ret = rvin_setup(vin);
    if (ret)
    return ret;
    rvin_crop_scale_comp(vin);
    vin_dbg(vin, "Starting to capture\n");
// Continuous Frame Capture Mode
    rvin_write(vin, VNFC_C_FRAME, VNFC_REG);
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn rvin_capture_stop(vin: *mut rvin_dev) {
    static void rvin_capture_stop(struct rvin_dev *vin)
    {
// Set continuous & single transfer off
    rvin_write(vin, 0, VNFC_REG);
// Disable module
    rvin_write(vin, rvin_read(vin, VNMC_REG) & ~VNMC_ME, VNMC_REG);
    }
// -----------------------------------------------------------------------------
// DMA Functions
//
pub const RVIN_TIMEOUT_MS: c_int = 100;
pub const RVIN_RETRIES: c_int = 10;
#[no_mangle]
unsafe extern "C" fn rvin_irq(irq: c_int, data: *mut c_void) -> irqreturn_t {
    static irqreturn_t rvin_irq(int irq, void *data)
    {
    struct rvin_dev *vin = data;
    u32 capture, status, vnms;
    int slot;
    let mut handled: c_uint = 0;
    unsigned long flags;
    spin_lock_irqsave(&vin.qlock, flags);
    status = rvin_read(vin, VNINTS_REG);
    if (!status)
    goto done;
    rvin_write(vin, status, VNINTS_REG);
    handled = 1;
// Signal Start of Frame.
    if (status & VNINTS_VRS) {
    struct v4l2_event event = {
    .type = V4L2_EVENT_FRAME_SYNC,
    .u.frame_sync.frame_sequence = vin.sequence,
    };
    v4l2_event_queue(&vin.vdev, &event);
    }
// Nothing to do if nothing was captured.
    capture = vin.format.field == V4L2_FIELD_NONE ||
    vin.format.field == V4L2_FIELD_ALTERNATE ?
    VNINTS_FIS : VNINTS_EFS;
    if (!(status & capture))
    goto done;
// Nothing to do if not running.
    if (!vin.running) {
    vin_dbg(vin, "IRQ while not running, ignoring\n");
    goto done;
    }
// Prepare for capture and update state
    vnms = rvin_read(vin, VNMS_REG);
    slot = (vnms & VNMS_FBS_MASK) >> VNMS_FBS_SHIFT;
//
// To hand buffers back in a known order to userspace start
// to capture first from slot 0.
//
    if (!vin.sequence) {
    if (slot != 0) {
    vin_dbg(vin, "Starting sync slot: %d\n", slot);
    goto done;
    }
    vin_dbg(vin, "Capture start synced!\n");
    }
// Capture frame
    if (vin.buf_hw[slot].buffer) {
    vin.buf_hw[slot].buffer.field =
    rvin_get_active_field(vin, vnms);
    vin.buf_hw[slot].buffer.sequence = vin.sequence;
    vin.buf_hw[slot].buffer.vb2_buf.timestamp = ktime_get_ns();
    vb2_buffer_done(&vin.buf_hw[slot].buffer.vb2_buf,
    VB2_BUF_STATE_DONE);
    vin.buf_hw[slot].buffer = core::ptr::null_mut();
    } else {
// Scratch buffer was used, dropping frame.
    vin_dbg(vin, "Dropping frame %u\n", vin.sequence);
    }
    vin.sequence++;
// Prepare for next frame
    rvin_fill_hw_slot(vin, slot);
    done:
    spin_unlock_irqrestore(&vin.qlock, flags);
    return IRQ_RETVAL(handled);
    }
    static void return_unused_buffers(struct rvin_dev *vin,
    enum vb2_buffer_state state)
    {
    struct rvin_buffer *buf, *node;
    unsigned long flags;
    spin_lock_irqsave(&vin.qlock, flags);
    list_for_each_entry_safe(buf, node, &vin.buf_list, list) {
    vb2_buffer_done(&buf.vb.vb2_buf, state);
    list_del(&buf.list);
    }
    spin_unlock_irqrestore(&vin.qlock, flags);
    }
    static int rvin_queue_setup(struct vb2_queue *vq, unsigned int *nbuffers,
    unsigned int *nplanes, unsigned int sizes[],
    struct device *alloc_devs[])
    {
    struct rvin_dev *vin = vb2_get_drv_priv(vq);
// Make sure the image size is large enough.
    if (*nplanes)
    return sizes[0] < vin.format.sizeimage ? -EINVAL : 0;
// nplanes = 1;
    sizes[0] = vin.format.sizeimage;
    return 0;
    };
#[no_mangle]
unsafe extern "C" fn rvin_buffer_prepare(vb: *mut vb2_buffer) -> c_int {
    static int rvin_buffer_prepare(struct vb2_buffer *vb)
    {
    struct rvin_dev *vin = vb2_get_drv_priv(vb.vb2_queue);
    let mut size: c_ulong = vin.format.sizeimage;
    if (vb2_plane_size(vb, 0) < size) {
    vin_err(vin, "buffer too small (%lu < %lu)\n",
    vb2_plane_size(vb, 0), size);
    return -EINVAL;
    }
    vb2_set_plane_payload(vb, 0, size);
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn rvin_buffer_queue(vb: *mut vb2_buffer) {
    static void rvin_buffer_queue(struct vb2_buffer *vb)
    {
    struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
    struct rvin_dev *vin = vb2_get_drv_priv(vb.vb2_queue);
    unsigned long flags;
    spin_lock_irqsave(&vin.qlock, flags);
    list_add_tail(to_buf_list(vbuf), &vin.buf_list);
    spin_unlock_irqrestore(&vin.qlock, flags);
    }
    static int rvin_mc_validate_format(struct rvin_dev *vin, struct v4l2_subdev *sd,
    struct media_pad *pad)
    {
    struct v4l2_subdev_format fmt = {
    .which = V4L2_SUBDEV_FORMAT_ACTIVE,
    };
    fmt.pad = pad.index;
    if (v4l2_subdev_call(sd, pad, get_fmt, core::ptr::null_mut(), &fmt))
    return -EPIPE;
    switch (fmt.format.code) {
    case MEDIA_BUS_FMT_YUYV8_1X16:
    case MEDIA_BUS_FMT_UYVY8_1X16:
    case MEDIA_BUS_FMT_UYVY8_2X8:
    case MEDIA_BUS_FMT_UYVY10_2X10:
    case MEDIA_BUS_FMT_RGB888_1X24:
    break;
    case MEDIA_BUS_FMT_SBGGR8_1X8:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SBGGR8)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SGBRG8_1X8:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SGBRG8)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SGRBG8_1X8:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SGRBG8)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SRGGB8_1X8:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SRGGB8)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_Y8_1X8:
    if (vin.format.pixelformat != V4L2_PIX_FMT_GREY)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SBGGR10_1X10:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SBGGR10)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SGBRG10_1X10:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SGBRG10)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SGRBG10_1X10:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SGRBG10)
    return -EPIPE;
    break;
    case MEDIA_BUS_FMT_SRGGB10_1X10:
    if (vin.format.pixelformat != V4L2_PIX_FMT_SRGGB10)
    return -EPIPE;
    break;
    default:
    return -EPIPE;
    }
    vin.mbus_code = fmt.format.code;
    switch (fmt.format.field) {
    case V4L2_FIELD_TOP:
    case V4L2_FIELD_BOTTOM:
    case V4L2_FIELD_NONE:
    case V4L2_FIELD_INTERLACED_TB:
    case V4L2_FIELD_INTERLACED_BT:
    case V4L2_FIELD_INTERLACED:
// Supported natively
    break;
    case V4L2_FIELD_ALTERNATE:
    switch (vin.format.field) {
    case V4L2_FIELD_TOP:
    case V4L2_FIELD_BOTTOM:
    case V4L2_FIELD_NONE:
    case V4L2_FIELD_ALTERNATE:
    break;
    case V4L2_FIELD_INTERLACED_TB:
    case V4L2_FIELD_INTERLACED_BT:
    case V4L2_FIELD_INTERLACED:
// Use VIN hardware to combine the two fields
    fmt.format.height *= 2;
    break;
    default:
    return -EPIPE;
    }
    break;
    default:
    return -EPIPE;
    }
    if (rvin_scaler_needed(vin)) {
// Gen3 can't scale NV12
    if ((vin.info.model == RCAR_GEN3 || vin.info.model == RCAR_GEN4) &&
    vin.format.pixelformat == V4L2_PIX_FMT_NV12)
    return -EPIPE;
    if (!vin.scaler)
    return -EPIPE;
    } else {
    if (vin.format.pixelformat == V4L2_PIX_FMT_NV12) {
    if (ALIGN(fmt.format.width, 32) != vin.format.width ||
    ALIGN(fmt.format.height, 32) != vin.format.height)
    return -EPIPE;
    } else {
    if (fmt.format.width != vin.format.width ||
    fmt.format.height != vin.format.height)
    return -EPIPE;
    }
    }
    if (fmt.format.code != vin.mbus_code)
    return -EPIPE;
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn rvin_set_stream(vin: *mut rvin_dev, on: c_int) -> c_int {
    static int rvin_set_stream(struct rvin_dev *vin, int on)
    {
    struct v4l2_subdev *sd;
    struct media_pad *pad;
    int ret;
    pad = media_pad_remote_pad_first(&vin.pad);
    if (!pad)
    return -EPIPE;
    sd = media_entity_to_v4l2_subdev(pad.entity);
    if (!on) {
    video_device_pipeline_stop(&vin.vdev);
    return v4l2_subdev_disable_streams(sd, pad.index, BIT_ULL(0));
    }
    ret = rvin_mc_validate_format(vin, sd, pad);
    if (ret)
    return ret;
    ret = video_device_pipeline_alloc_start(&vin.vdev);
    if (ret)
    return ret;
    ret = v4l2_subdev_enable_streams(sd, pad.index, BIT_ULL(0));
    if (ret == -ENOIOCTLCMD)
    ret = 0;
    if (ret)
    video_device_pipeline_stop(&vin.vdev);
    return ret;
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_start_streaming(vin: *mut rvin_dev) -> c_int {
    int rvin_start_streaming(struct rvin_dev *vin)
    {
    unsigned long flags;
    int ret;
    ret = rvin_set_stream(vin, 1);
    if (ret)
    return ret;
    spin_lock_irqsave(&vin.qlock, flags);
    vin.sequence = 0;
    ret = rvin_capture_start(vin);
    if (ret)
    rvin_set_stream(vin, 0);
    vin.running = true;
    spin_unlock_irqrestore(&vin.qlock, flags);
    return ret;
    }
#[no_mangle]
unsafe extern "C" fn rvin_start_streaming_vq(vq: *mut vb2_queue, count: c_uint) -> c_int {
    static int rvin_start_streaming_vq(struct vb2_queue *vq, unsigned int count)
    {
    struct rvin_dev *vin = vb2_get_drv_priv(vq);
    let mut ret: c_int = -ENOMEM;
// Allocate scratch buffer.
    vin.scratch = dma_alloc_coherent(vin.dev, vin.format.sizeimage,
    &vin.scratch_phys, GFP_KERNEL);
    if (!vin.scratch)
    goto err_scratch;
    ret = rvin_start_streaming(vin);
    if (ret)
    goto err_start;
    return 0;
    err_start:
    dma_free_coherent(vin.dev, vin.format.sizeimage, vin.scratch,
    vin.scratch_phys);
    err_scratch:
    return_unused_buffers(vin, VB2_BUF_STATE_QUEUED);
    return ret;
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_stop_streaming(vin: *mut rvin_dev) {
    void rvin_stop_streaming(struct rvin_dev *vin)
    {
    unsigned long flags;
    spin_lock_irqsave(&vin.qlock, flags);
    if (!vin.running) {
    spin_unlock_irqrestore(&vin.qlock, flags);
    return;
    }
// Wait for streaming to stop
    for (unsigned int i = 0; i < RVIN_RETRIES; i++) {
    rvin_capture_stop(vin);
// Check if HW is stopped
    if (!rvin_capture_active(vin)) {
    break;
    }
    spin_unlock_irqrestore(&vin.qlock, flags);
    msleep(RVIN_TIMEOUT_MS);
    spin_lock_irqsave(&vin.qlock, flags);
    }
    if (rvin_capture_active(vin))
    vin_err(vin, "Hardware did not stop\n");
    vin.running = false;
    spin_unlock_irqrestore(&vin.qlock, flags);
    rvin_set_stream(vin, 0);
// disable interrupts
    rvin_write(vin, 0, VNIE_REG);
// Return unprocessed buffers from hardware.
    for (unsigned int i = 0; i < HW_BUFFER_NUM; i++) {
    if (vin.buf_hw[i].buffer)
    vb2_buffer_done(&vin.buf_hw[i].buffer.vb2_buf,
    VB2_BUF_STATE_ERROR);
    }
    }
#[no_mangle]
unsafe extern "C" fn rvin_stop_streaming_vq(vq: *mut vb2_queue) {
    static void rvin_stop_streaming_vq(struct vb2_queue *vq)
    {
    struct rvin_dev *vin = vb2_get_drv_priv(vq);
    rvin_stop_streaming(vin);
// Free scratch buffer.
    dma_free_coherent(vin.dev, vin.format.sizeimage, vin.scratch,
    vin.scratch_phys);
    return_unused_buffers(vin, VB2_BUF_STATE_ERROR);
    }
    static const struct vb2_ops rvin_qops = {
    .queue_setup		= rvin_queue_setup,
    .buf_prepare		= rvin_buffer_prepare,
    .buf_queue		= rvin_buffer_queue,
    .start_streaming	= rvin_start_streaming_vq,
    .stop_streaming		= rvin_stop_streaming_vq,
    };
#[no_mangle]
pub unsafe extern "C" fn rvin_dma_unregister(vin: *mut rvin_dev) {
    void rvin_dma_unregister(struct rvin_dev *vin)
    {
    mutex_destroy(&vin.lock);
    v4l2_device_unregister(&vin.v4l2_dev);
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_dma_register(vin: *mut rvin_dev, irq: c_int) -> c_int {
    int rvin_dma_register(struct rvin_dev *vin, int irq)
    {
    struct vb2_queue *q = &vin.queue;
    int i, ret;
// Initialize the top-level structure
    ret = v4l2_device_register(vin.dev, &vin.v4l2_dev);
    if (ret)
    return ret;
    mutex_init(&vin.lock);
    INIT_LIST_HEAD(&vin.buf_list);
    spin_lock_init(&vin.qlock);
    for (i = 0; i < HW_BUFFER_NUM; i++)
    vin.buf_hw[i].buffer = core::ptr::null_mut();
// buffer queue
    q.type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
    q.io_modes = VB2_MMAP | VB2_READ | VB2_DMABUF;
    q.lock = &vin.lock;
    q.drv_priv = vin;
    q.buf_struct_size = sizeof(struct rvin_buffer);
    q.ops = &rvin_qops;
    q.mem_ops = &vb2_dma_contig_memops;
    q.timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
    q.dev = vin.dev;
    ret = vb2_queue_init(q);
    if (ret < 0) {
    vin_err(vin, "failed to initialize VB2 queue\n");
    goto error;
    }
// irq
    ret = devm_request_irq(vin.dev, irq, rvin_irq, IRQF_SHARED,
    KBUILD_MODNAME, vin);
    if (ret) {
    vin_err(vin, "failed to request irq\n");
    goto error;
    }
    return 0;
    error:
    rvin_dma_unregister(vin);
    return ret;
    }
// -----------------------------------------------------------------------------
// Gen3 CHSEL manipulation
//
// There is no need to have locking around changing the routing
// as it's only possible to do so when no VIN in the group is
// streaming so nothing can race with the VNMC register.
//
#[no_mangle]
pub unsafe extern "C" fn rvin_set_channel_routing(vin: *mut rvin_dev, chsel: u8) -> c_int {
    int rvin_set_channel_routing(struct rvin_dev *vin, u8 chsel)
    {
    const struct rvin_group_route *route;
    let mut ifmd: u32 = 0;
    u32 vnmc;
    int ret;
    ret = pm_runtime_resume_and_get(vin.dev);
    if (ret < 0)
    return ret;
// Make register writes take effect immediately.
    vnmc = rvin_read(vin, VNMC_REG);
    rvin_write(vin, vnmc & ~VNMC_VUP, VNMC_REG);
//
// Set data expansion mode to "pad with 0s" by inspecting the routes
// table to find out which bit fields are available in the IFMD
// register. IFMD_DES1 controls data expansion mode for CSI20/21,
// IFMD_DES0 controls data expansion mode for CSI40/41.
//
    for (route = vin.info.routes; route.chsel; route++) {
    if (route.csi == RVIN_CSI20 || route.csi == RVIN_CSI21)
    ifmd |= VNCSI_IFMD_DES1;
    else
    ifmd |= VNCSI_IFMD_DES0;
    if (ifmd == (VNCSI_IFMD_DES0 | VNCSI_IFMD_DES1))
    break;
    }
    if (ifmd) {
    ifmd |= VNCSI_IFMD_CSI_CHSEL(chsel);
    rvin_write(vin, ifmd, VNCSI_IFMD_REG);
    }
    vin_dbg(vin, "Set IFMD 0x%x\n", ifmd);
    vin.chsel = chsel;
// Restore VNMC.
    rvin_write(vin, vnmc, VNMC_REG);
    pm_runtime_put(vin.dev);
    return 0;
    }
#[no_mangle]
pub unsafe extern "C" fn rvin_set_alpha(vin: *mut rvin_dev, alpha: c_uint) {
    void rvin_set_alpha(struct rvin_dev *vin, unsigned int alpha)
    {
    unsigned long flags;
    u32 dmr;
    spin_lock_irqsave(&vin.qlock, flags);
    vin.alpha = alpha;
    if (!vin.running)
    goto out;
    switch (vin.format.pixelformat) {
    case V4L2_PIX_FMT_ARGB555:
    dmr = rvin_read(vin, VNDMR_REG) & ~VNDMR_ABIT;
    if (vin.alpha)
    dmr |= VNDMR_ABIT;
    break;
    case V4L2_PIX_FMT_ABGR32:
    dmr = rvin_read(vin, VNDMR_REG) & ~VNDMR_A8BIT_MASK;
    dmr |= VNDMR_A8BIT(vin.alpha);
    break;
    default:
    goto out;
    }
    rvin_write(vin, dmr,  VNDMR_REG);
    out:
    spin_unlock_irqrestore(&vin.qlock, flags);
    }
