

================================================================
== Vivado HLS Report for 'decompressf'
================================================================
* Date:           Sat May 15 17:46:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       decomplat
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.279|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- col1    |     ?|     ?|         ?|          -|          -|     ?|    no    |
        | + j      |     ?|     ?|         1|          -|          -|     ?|    no    |
        |- row     |  1300|  1300|        52|          -|          -|    25|    no    |
        | + col    |    50|    50|         2|          -|          -|    25|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    450|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    137|    -|
|Register         |        -|      -|     333|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     333|    587|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |unr1d_U  |decompressf_unr1d  |        2|  0|   0|    0|   625|   32|     1|        20000|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                   |        2|  0|   0|    0|   625|   32|     1|        20000|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln291_fu_295_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln303_1_fu_381_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln303_2_fu_307_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln303_3_fu_313_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln303_fu_353_p2     |     +    |      0|  0|  14|          10|          10|
    |h_fu_301_p2             |     +    |      0|  0|  39|          32|           2|
    |i_fu_325_p2             |     +    |      0|  0|  15|           5|           1|
    |j_3_fu_269_p2           |     +    |      0|  0|  39|          32|          32|
    |j_fu_347_p2             |     +    |      0|  0|  15|           5|           1|
    |k_fu_284_p2             |     +    |      0|  0|  38|          31|           1|
    |sub_ln303_fu_364_p2     |     -    |      0|  0|  15|           5|           5|
    |empty_fu_251_p2         |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln283_fu_225_p2    |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln286_fu_279_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln298_fu_319_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln300_fu_341_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln303_fu_331_p2    |   icmp   |      0|  0|  18|          32|           1|
    |or_ln286_fu_231_p2      |    or    |      0|  0|  32|          32|           1|
    |select_ln303_fu_370_p3  |  select  |      0|  0|   5|           1|           5|
    |smax_fu_257_p3          |  select  |      0|  0|  31|           1|          31|
    |x_fu_387_p2             |    xor   |      0|  0|  32|          32|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 450|         386|         163|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |h_0_reg_134       |   9|          2|   32|         64|
    |i_0_reg_179       |   9|          2|    5|         10|
    |j_0_reg_122       |   9|          2|   32|         64|
    |j_1_reg_146       |   9|          2|   32|         64|
    |j_2_reg_214       |   9|          2|    5|         10|
    |k_0_reg_156       |   9|          2|   31|         62|
    |phi_mul1_reg_202  |   9|          2|   10|         20|
    |phi_mul_reg_190   |   9|          2|   10|         20|
    |unr1d_address0    |  15|          3|   10|         30|
    |x_0_reg_167       |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 137|         29|  200|        416|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln303_1_reg_479  |  10|   0|   10|          0|
    |add_ln303_2_reg_443  |  10|   0|   10|          0|
    |add_ln303_3_reg_448  |  10|   0|   10|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_load_1_reg_415     |  32|   0|   32|          0|
    |c_load_reg_410       |  32|   0|   32|          0|
    |h_0_reg_134          |  32|   0|   32|          0|
    |i_0_reg_179          |   5|   0|    5|          0|
    |i_reg_456            |   5|   0|    5|          0|
    |icmp_ln303_reg_461   |   1|   0|    1|          0|
    |j_0_reg_122          |  32|   0|   32|          0|
    |j_1_reg_146          |  32|   0|   32|          0|
    |j_2_reg_214          |   5|   0|    5|          0|
    |j_3_reg_420          |  32|   0|   32|          0|
    |j_reg_469            |   5|   0|    5|          0|
    |k_0_reg_156          |  31|   0|   31|          0|
    |phi_mul1_reg_202     |  10|   0|   10|          0|
    |phi_mul_reg_190      |  10|   0|   10|          0|
    |x_0_reg_167          |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 333|   0|  333|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  decompressf | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  decompressf | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  decompressf | return value |
|ap_done      | out |    1| ap_ctrl_hs |  decompressf | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  decompressf | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  decompressf | return value |
|c_address0   | out |   10|  ap_memory |       c      |     array    |
|c_ce0        | out |    1|  ap_memory |       c      |     array    |
|c_q0         |  in |   32|  ap_memory |       c      |     array    |
|c_address1   | out |   10|  ap_memory |       c      |     array    |
|c_ce1        | out |    1|  ap_memory |       c      |     array    |
|c_q1         |  in |   32|  ap_memory |       c      |     array    |
|dc_address0  | out |   10|  ap_memory |      dc      |     array    |
|dc_ce0       | out |    1|  ap_memory |      dc      |     array    |
|dc_we0       | out |    1|  ap_memory |      dc      |     array    |
|dc_d0        | out |   32|  ap_memory |      dc      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 4 2 
5 --> 6 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([625 x i32]* %c) nounwind, !map !64"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([625 x i32]* %dc) nounwind, !map !68"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @decompressf_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%unr1d = alloca [625 x i32], align 16" [imageprosseing/imgpro.c:282]   --->   Operation 11 'alloca' 'unr1d' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:283]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ 0, %0 ], [ %j_3, %col1_end ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%h_0 = phi i32 [ 0, %0 ], [ %h, %col1_end ]"   --->   Operation 14 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln283 = icmp slt i32 %j_0, 625" [imageprosseing/imgpro.c:283]   --->   Operation 15 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln283, label %col1_begin, label %.preheader.preheader" [imageprosseing/imgpro.c:283]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln286 = or i32 %h_0, 1" [imageprosseing/imgpro.c:286]   --->   Operation 17 'or' 'or_ln286' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i32 %or_ln286 to i64" [imageprosseing/imgpro.c:286]   --->   Operation 18 'sext' 'sext_ln286' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [625 x i32]* %c, i64 0, i64 %sext_ln286" [imageprosseing/imgpro.c:286]   --->   Operation 19 'getelementptr' 'c_addr' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i32 %h_0 to i64" [imageprosseing/imgpro.c:289]   --->   Operation 20 'sext' 'sext_ln289' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [625 x i32]* %c, i64 0, i64 %sext_ln289" [imageprosseing/imgpro.c:289]   --->   Operation 21 'getelementptr' 'c_addr_1' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%c_load = load i32* %c_addr, align 4" [imageprosseing/imgpro.c:286]   --->   Operation 22 'load' 'c_load' <Predicate = (icmp_ln283)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [imageprosseing/imgpro.c:289]   --->   Operation 23 'load' 'c_load_1' <Predicate = (icmp_ln283)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader" [imageprosseing/imgpro.c:303]   --->   Operation 24 'br' <Predicate = (!icmp_ln283)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [imageprosseing/imgpro.c:284]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7) nounwind" [imageprosseing/imgpro.c:284]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%c_load = load i32* %c_addr, align 4" [imageprosseing/imgpro.c:286]   --->   Operation 27 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node j_3)   --->   "%trunc_ln289 = trunc i32 %c_load to i31" [imageprosseing/imgpro.c:289]   --->   Operation 28 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [imageprosseing/imgpro.c:289]   --->   Operation 29 'load' 'c_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%empty = icmp sgt i32 %c_load, 0" [imageprosseing/imgpro.c:286]   --->   Operation 30 'icmp' 'empty' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node j_3)   --->   "%smax = select i1 %empty, i31 %trunc_ln289, i31 0" [imageprosseing/imgpro.c:286]   --->   Operation 31 'select' 'smax' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node j_3)   --->   "%smax_cast = zext i31 %smax to i32" [imageprosseing/imgpro.c:286]   --->   Operation 32 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.55ns) (out node of the LUT)   --->   "%j_3 = add i32 %smax_cast, %j_0" [imageprosseing/imgpro.c:291]   --->   Operation 33 'add' 'j_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %2" [imageprosseing/imgpro.c:286]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %j_0, %col1_begin ], [ %add_ln291, %j1 ]" [imageprosseing/imgpro.c:291]   --->   Operation 35 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%k_0 = phi i31 [ 0, %col1_begin ], [ %k, %j1 ]"   --->   Operation 36 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i31 %k_0 to i32" [imageprosseing/imgpro.c:286]   --->   Operation 37 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln286 = icmp slt i32 %zext_ln286, %c_load" [imageprosseing/imgpro.c:286]   --->   Operation 38 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.52ns)   --->   "%k = add i31 %k_0, 1" [imageprosseing/imgpro.c:286]   --->   Operation 39 'add' 'k' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln286, label %j1, label %col1_end" [imageprosseing/imgpro.c:286]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([2 x i8]* @p_str8) nounwind" [imageprosseing/imgpro.c:287]   --->   Operation 41 'specloopname' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([2 x i8]* @p_str8) nounwind" [imageprosseing/imgpro.c:287]   --->   Operation 42 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str9) nounwind" [imageprosseing/imgpro.c:288]   --->   Operation 43 'speclatency' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln289_1 = sext i32 %j_1 to i64" [imageprosseing/imgpro.c:289]   --->   Operation 44 'sext' 'sext_ln289_1' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%unr1d_addr = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %sext_ln289_1" [imageprosseing/imgpro.c:289]   --->   Operation 45 'getelementptr' 'unr1d_addr' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store i32 %c_load_1, i32* %unr1d_addr, align 4" [imageprosseing/imgpro.c:289]   --->   Operation 46 'store' <Predicate = (icmp_ln286)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%add_ln291 = add nsw i32 %j_1, 1" [imageprosseing/imgpro.c:291]   --->   Operation 47 'add' 'add_ln291' <Predicate = (icmp_ln286)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([2 x i8]* @p_str8, i32 %tmp_2) nounwind" [imageprosseing/imgpro.c:292]   --->   Operation 48 'specregionend' 'empty_3' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [imageprosseing/imgpro.c:286]   --->   Operation 49 'br' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.55ns)   --->   "%h = add nsw i32 %h_0, 2" [imageprosseing/imgpro.c:293]   --->   Operation 50 'add' 'h' <Predicate = (!icmp_ln286)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp) nounwind" [imageprosseing/imgpro.c:294]   --->   Operation 51 'specregionend' 'empty_4' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:294]   --->   Operation 52 'br' <Predicate = (!icmp_ln286)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.47>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%x_0 = phi i32 [ %x, %row_end ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %row_end ], [ 0, %.preheader.preheader ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln303_3, %row_end ], [ 0, %.preheader.preheader ]" [imageprosseing/imgpro.c:303]   --->   Operation 55 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i10 [ %add_ln303_2, %row_end ], [ 0, %.preheader.preheader ]" [imageprosseing/imgpro.c:303]   --->   Operation 56 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln303_2 = add i10 %phi_mul1, 25" [imageprosseing/imgpro.c:303]   --->   Operation 57 'add' 'add_ln303_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln303_3 = add i10 %phi_mul, 25" [imageprosseing/imgpro.c:303]   --->   Operation 58 'add' 'add_ln303_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.36ns)   --->   "%icmp_ln298 = icmp eq i5 %i_0, -7" [imageprosseing/imgpro.c:298]   --->   Operation 59 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [imageprosseing/imgpro.c:298]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %5, label %row_begin" [imageprosseing/imgpro.c:298]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:299]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:299]   --->   Operation 64 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %x_0, 0" [imageprosseing/imgpro.c:303]   --->   Operation 65 'icmp' 'icmp_ln303' <Predicate = (!icmp_ln298)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "br label %3" [imageprosseing/imgpro.c:300]   --->   Operation 66 'br' <Predicate = (!icmp_ln298)> <Delay = 1.76>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:319]   --->   Operation 67 'ret' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.98>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%j_2 = phi i5 [ 0, %row_begin ], [ %j, %4 ]"   --->   Operation 68 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i5 %j_2 to i10" [imageprosseing/imgpro.c:300]   --->   Operation 69 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.36ns)   --->   "%icmp_ln300 = icmp eq i5 %j_2, -7" [imageprosseing/imgpro.c:300]   --->   Operation 70 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.78ns)   --->   "%j = add i5 %j_2, 1" [imageprosseing/imgpro.c:300]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %row_end, label %4" [imageprosseing/imgpro.c:300]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln303 = add i10 %zext_ln300, %phi_mul" [imageprosseing/imgpro.c:303]   --->   Operation 74 'add' 'add_ln303' <Predicate = (!icmp_ln300)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i10 %add_ln303 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 75 'zext' 'zext_ln303' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%unr1d_addr_1 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303" [imageprosseing/imgpro.c:303]   --->   Operation 76 'getelementptr' 'unr1d_addr_1' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%unr1d_load = load i32* %unr1d_addr_1, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 77 'load' 'unr1d_load' <Predicate = (!icmp_ln300)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_6 : Operation 78 [1/1] (1.78ns)   --->   "%sub_ln303 = sub i5 -8, %j_2" [imageprosseing/imgpro.c:303]   --->   Operation 78 'sub' 'sub_ln303' <Predicate = (!icmp_ln300 & !icmp_ln303)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_1)   --->   "%select_ln303 = select i1 %icmp_ln303, i5 %j_2, i5 %sub_ln303" [imageprosseing/imgpro.c:303]   --->   Operation 79 'select' 'select_ln303' <Predicate = (!icmp_ln300)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_1)   --->   "%zext_ln303_1 = zext i5 %select_ln303 to i10" [imageprosseing/imgpro.c:303]   --->   Operation 80 'zext' 'zext_ln303_1' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_1 = add i10 %phi_mul1, %zext_ln303_1" [imageprosseing/imgpro.c:303]   --->   Operation 81 'add' 'add_ln303_1' <Predicate = (!icmp_ln300)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.99ns)   --->   "%x = xor i32 %x_0, 1" [imageprosseing/imgpro.c:305]   --->   Operation 82 'xor' 'x' <Predicate = (icmp_ln300)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind" [imageprosseing/imgpro.c:306]   --->   Operation 83 'specregionend' 'empty_7' <Predicate = (icmp_ln300)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [imageprosseing/imgpro.c:298]   --->   Operation 84 'br' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:301]   --->   Operation 85 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%unr1d_load = load i32* %unr1d_addr_1, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 86 'load' 'unr1d_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln303_2 = zext i10 %add_ln303_1 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 87 'zext' 'zext_ln303_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%dc_addr = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_2" [imageprosseing/imgpro.c:303]   --->   Operation 88 'getelementptr' 'dc_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.25ns)   --->   "store i32 %unr1d_load, i32* %dc_addr, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br label %3" [imageprosseing/imgpro.c:300]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000]
unr1d              (alloca           ) [ 00111111]
br_ln283           (br               ) [ 01111000]
j_0                (phi              ) [ 00111000]
h_0                (phi              ) [ 00111000]
icmp_ln283         (icmp             ) [ 00111000]
br_ln283           (br               ) [ 00000000]
or_ln286           (or               ) [ 00000000]
sext_ln286         (sext             ) [ 00000000]
c_addr             (getelementptr    ) [ 00010000]
sext_ln289         (sext             ) [ 00000000]
c_addr_1           (getelementptr    ) [ 00010000]
br_ln303           (br               ) [ 00111111]
specloopname_ln284 (specloopname     ) [ 00000000]
tmp                (specregionbegin  ) [ 00001000]
c_load             (load             ) [ 00001000]
trunc_ln289        (trunc            ) [ 00000000]
c_load_1           (load             ) [ 00001000]
empty              (icmp             ) [ 00000000]
smax               (select           ) [ 00000000]
smax_cast          (zext             ) [ 00000000]
j_3                (add              ) [ 01101000]
br_ln286           (br               ) [ 00111000]
j_1                (phi              ) [ 00001000]
k_0                (phi              ) [ 00001000]
zext_ln286         (zext             ) [ 00000000]
icmp_ln286         (icmp             ) [ 00111000]
k                  (add              ) [ 00111000]
br_ln286           (br               ) [ 00000000]
specloopname_ln287 (specloopname     ) [ 00000000]
tmp_2              (specregionbegin  ) [ 00000000]
speclatency_ln288  (speclatency      ) [ 00000000]
sext_ln289_1       (sext             ) [ 00000000]
unr1d_addr         (getelementptr    ) [ 00000000]
store_ln289        (store            ) [ 00000000]
add_ln291          (add              ) [ 00111000]
empty_3            (specregionend    ) [ 00000000]
br_ln286           (br               ) [ 00111000]
h                  (add              ) [ 01111000]
empty_4            (specregionend    ) [ 00000000]
br_ln294           (br               ) [ 01111000]
x_0                (phi              ) [ 00000111]
i_0                (phi              ) [ 00000100]
phi_mul            (phi              ) [ 00000111]
phi_mul1           (phi              ) [ 00000111]
add_ln303_2        (add              ) [ 00100111]
add_ln303_3        (add              ) [ 00100111]
icmp_ln298         (icmp             ) [ 00000111]
empty_5            (speclooptripcount) [ 00000000]
i                  (add              ) [ 00100111]
br_ln298           (br               ) [ 00000000]
specloopname_ln299 (specloopname     ) [ 00000000]
tmp_1              (specregionbegin  ) [ 00000011]
icmp_ln303         (icmp             ) [ 00000011]
br_ln300           (br               ) [ 00000111]
ret_ln319          (ret              ) [ 00000000]
j_2                (phi              ) [ 00000010]
zext_ln300         (zext             ) [ 00000000]
icmp_ln300         (icmp             ) [ 00000111]
empty_6            (speclooptripcount) [ 00000000]
j                  (add              ) [ 00000111]
br_ln300           (br               ) [ 00000000]
add_ln303          (add              ) [ 00000000]
zext_ln303         (zext             ) [ 00000000]
unr1d_addr_1       (getelementptr    ) [ 00000001]
sub_ln303          (sub              ) [ 00000000]
select_ln303       (select           ) [ 00000000]
zext_ln303_1       (zext             ) [ 00000000]
add_ln303_1        (add              ) [ 00000001]
x                  (xor              ) [ 00100111]
empty_7            (specregionend    ) [ 00000000]
br_ln298           (br               ) [ 00100111]
specloopname_ln301 (specloopname     ) [ 00000000]
unr1d_load         (load             ) [ 00000000]
zext_ln303_2       (zext             ) [ 00000000]
dc_addr            (getelementptr    ) [ 00000000]
store_ln303        (store            ) [ 00000000]
br_ln300           (br               ) [ 00000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="decompressf_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="unr1d_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unr1d/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="c_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 c_load_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="unr1d_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="unr1d_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln289/4 unr1d_load/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="unr1d_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="unr1d_addr_1/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dc_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dc_addr/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln303_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/7 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="h_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="h_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="k_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="1"/>
<pin id="158" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="31" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="x_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="phi_mul_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_mul_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="202" class="1005" name="phi_mul1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="phi_mul1_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_2_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln283_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln286_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln286/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln286_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln286/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln289_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln289/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln289_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln289/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="smax_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="31" slack="0"/>
<pin id="260" dir="0" index="2" bw="31" slack="0"/>
<pin id="261" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="smax_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="j_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln286_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln286/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln286_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="k_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln289_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln289_1/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln291_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln291/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="h_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln303_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303_2/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln303_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="0"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303_3/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln298_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln303_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln300_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln300_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="j_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln303_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="1"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln303_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln303_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln303/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln303_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln303_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln303_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="1"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303_1/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="x_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln303_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303_2/7 "/>
</bind>
</comp>

<comp id="400" class="1005" name="c_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="c_addr_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="1"/>
<pin id="407" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="c_load_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="415" class="1005" name="c_load_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="j_3_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="k_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="433" class="1005" name="add_ln291_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln291 "/>
</bind>
</comp>

<comp id="438" class="1005" name="h_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="443" class="1005" name="add_ln303_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln303_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln303_3_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln303_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="461" class="1005" name="icmp_ln303_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="469" class="1005" name="j_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="474" class="1005" name="unr1d_addr_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="1"/>
<pin id="476" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="unr1d_addr_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln303_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="1"/>
<pin id="481" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln303_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="x_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="71" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="101" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="95" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="155"><net_src comp="122" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="126" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="138" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="245"><net_src comp="138" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="250"><net_src comp="78" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="78" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="247" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="122" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="160" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="160" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="149" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="299"><net_src comp="149" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="134" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="206" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="194" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="183" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="183" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="171" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="218" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="218" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="218" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="190" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="218" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="218" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="202" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="167" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="403"><net_src comp="64" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="408"><net_src comp="71" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="413"><net_src comp="78" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="418"><net_src comp="78" pin="7"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="423"><net_src comp="269" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="431"><net_src comp="284" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="436"><net_src comp="295" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="441"><net_src comp="301" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="446"><net_src comp="307" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="451"><net_src comp="313" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="459"><net_src comp="325" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="464"><net_src comp="331" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="472"><net_src comp="347" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="477"><net_src comp="101" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="482"><net_src comp="381" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="487"><net_src comp="387" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dc | {7 }
 - Input state : 
	Port: decompressf : c | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln283 : 1
		br_ln283 : 2
		or_ln286 : 1
		sext_ln286 : 1
		c_addr : 2
		sext_ln289 : 1
		c_addr_1 : 2
		c_load : 3
		c_load_1 : 3
	State 3
		trunc_ln289 : 1
		empty : 1
		smax : 2
		smax_cast : 3
		j_3 : 4
	State 4
		zext_ln286 : 1
		icmp_ln286 : 2
		k : 1
		br_ln286 : 3
		sext_ln289_1 : 1
		unr1d_addr : 2
		store_ln289 : 3
		add_ln291 : 1
		empty_3 : 1
	State 5
		add_ln303_2 : 1
		add_ln303_3 : 1
		icmp_ln298 : 1
		i : 1
		br_ln298 : 2
		icmp_ln303 : 1
	State 6
		zext_ln300 : 1
		icmp_ln300 : 1
		j : 1
		br_ln300 : 2
		add_ln303 : 2
		zext_ln303 : 3
		unr1d_addr_1 : 4
		unr1d_load : 5
		sub_ln303 : 1
		select_ln303 : 2
		zext_ln303_1 : 3
		add_ln303_1 : 4
	State 7
		dc_addr : 1
		store_ln303 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      j_3_fu_269     |    0    |    39   |
|          |       k_fu_284      |    0    |    38   |
|          |   add_ln291_fu_295  |    0    |    39   |
|          |       h_fu_301      |    0    |    39   |
|    add   |  add_ln303_2_fu_307 |    0    |    14   |
|          |  add_ln303_3_fu_313 |    0    |    14   |
|          |       i_fu_325      |    0    |    15   |
|          |       j_fu_347      |    0    |    15   |
|          |   add_ln303_fu_353  |    0    |    14   |
|          |  add_ln303_1_fu_381 |    0    |    14   |
|----------|---------------------|---------|---------|
|          |  icmp_ln283_fu_225  |    0    |    18   |
|          |     empty_fu_251    |    0    |    18   |
|   icmp   |  icmp_ln286_fu_279  |    0    |    18   |
|          |  icmp_ln298_fu_319  |    0    |    11   |
|          |  icmp_ln303_fu_331  |    0    |    18   |
|          |  icmp_ln300_fu_341  |    0    |    11   |
|----------|---------------------|---------|---------|
|  select  |     smax_fu_257     |    0    |    31   |
|          | select_ln303_fu_370 |    0    |    5    |
|----------|---------------------|---------|---------|
|    xor   |       x_fu_387      |    0    |    32   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln303_fu_364  |    0    |    15   |
|----------|---------------------|---------|---------|
|    or    |   or_ln286_fu_231   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln286_fu_237  |    0    |    0    |
|   sext   |  sext_ln289_fu_242  |    0    |    0    |
|          | sext_ln289_1_fu_290 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln289_fu_247 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   smax_cast_fu_265  |    0    |    0    |
|          |  zext_ln286_fu_275  |    0    |    0    |
|   zext   |  zext_ln300_fu_337  |    0    |    0    |
|          |  zext_ln303_fu_359  |    0    |    0    |
|          | zext_ln303_1_fu_377 |    0    |    0    |
|          | zext_ln303_2_fu_393 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   418   |
|----------|---------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|unr1d|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln291_reg_433 |   32   |
| add_ln303_1_reg_479|   10   |
| add_ln303_2_reg_443|   10   |
| add_ln303_3_reg_448|   10   |
|  c_addr_1_reg_405  |   10   |
|   c_addr_reg_400   |   10   |
|  c_load_1_reg_415  |   32   |
|   c_load_reg_410   |   32   |
|     h_0_reg_134    |   32   |
|      h_reg_438     |   32   |
|     i_0_reg_179    |    5   |
|      i_reg_456     |    5   |
| icmp_ln303_reg_461 |    1   |
|     j_0_reg_122    |   32   |
|     j_1_reg_146    |   32   |
|     j_2_reg_214    |    5   |
|     j_3_reg_420    |   32   |
|      j_reg_469     |    5   |
|     k_0_reg_156    |   31   |
|      k_reg_428     |   31   |
|  phi_mul1_reg_202  |   10   |
|   phi_mul_reg_190  |   10   |
|unr1d_addr_1_reg_474|   10   |
|     x_0_reg_167    |   32   |
|      x_reg_484     |   32   |
+--------------------+--------+
|        Total       |   483  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_95 |  p0  |   3  |  10  |   30   ||    15   |
|    j_0_reg_122   |  p0  |   2  |  32  |   64   ||    9    |
|    h_0_reg_134   |  p0  |   2  |  32  |   64   ||    9    |
|    x_0_reg_167   |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul_reg_190 |  p0  |   2  |  10  |   20   ||    9    |
| phi_mul1_reg_202 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   282  || 14.1977 ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   418  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   78   |    -   |
|  Register |    -   |    -   |   483  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   14   |   483  |   496  |    0   |
+-----------+--------+--------+--------+--------+--------+
