-- generated by newgenasym Wed Jul 25 08:45:53 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tle2037 is
    port (    
	\in+\:     INOUT  STD_LOGIC;    
	\in-\:     INOUT  STD_LOGIC;    
	N1:        INOUT  STD_LOGIC;    
	N2:        INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC);
end tle2037;
