# five-stage-verilog-CPU
Unpipelined verilog CPU with support for Load, R-Type, I-Type, and Branch instructions. Pipelined verilog CPU with support for Load, R-Type, and I-Type instructions.
