/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  reg [4:0] _03_;
  reg [5:0] _04_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(_00_ & celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_8z & _01_);
  assign celloutsig_0_43z = ~(in_data[76] | celloutsig_0_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[30] | in_data[155]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[0] | in_data[125]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[0] | celloutsig_1_1z[17]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[1] | celloutsig_1_2z[1]);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_10z[16:14], celloutsig_0_8z, celloutsig_0_30z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_4z, celloutsig_0_8z };
  reg [7:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 8'h00;
    else _14_ <= { in_data[58:53], celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_, _02_[6], _00_, _02_[4:0] } = _14_;
  assign celloutsig_0_14z = { _04_[1], celloutsig_0_7z } > { celloutsig_0_5z[5:0], celloutsig_0_3z };
  assign celloutsig_0_29z = { _04_[5:1], celloutsig_0_6z } > celloutsig_0_7z;
  assign celloutsig_0_77z = celloutsig_0_21z[6:4] <= { celloutsig_0_28z[4:3], celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_3z[5:3] <= celloutsig_1_3z[8:6];
  assign celloutsig_0_1z = in_data[63:37] <= in_data[51:25];
  assign celloutsig_0_15z = { celloutsig_0_7z[4:0], celloutsig_0_10z } <= { in_data[22:7], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_3z = _02_[4] & ~(celloutsig_0_0z);
  assign celloutsig_0_5z = in_data[11:2] % { 1'h1, in_data[65:57] };
  assign celloutsig_1_0z = in_data[107:104] % { 1'h1, in_data[155:153] };
  assign celloutsig_0_19z = _04_[4:1] % { 1'h1, _04_[0], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_20z, celloutsig_0_15z } * celloutsig_0_5z[8:2];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[153:139];
  assign celloutsig_0_20z = in_data[50:45] * { celloutsig_0_10z[7:4], celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_76z = celloutsig_0_30z ? { celloutsig_0_43z, _01_, _02_[6], _00_, _02_[4:0] } : { celloutsig_0_5z[4:3], celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_53z, celloutsig_0_19z };
  assign celloutsig_0_21z = celloutsig_0_9z ? { celloutsig_0_20z[4:3], celloutsig_0_19z, celloutsig_0_0z, 1'h1 } : in_data[36:29];
  assign celloutsig_0_0z = | in_data[11:0];
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_53z = ^ { celloutsig_0_8z, celloutsig_0_44z, celloutsig_0_8z, _03_ };
  assign celloutsig_0_9z = ^ { in_data[62:57], celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[30:27], celloutsig_0_0z } >> { in_data[87], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[17:12] >> { in_data[89:88], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_9z = celloutsig_1_3z[8:5] >> { in_data[146:144], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_10z[5:1] >> { celloutsig_1_9z[3:2], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z } >> celloutsig_1_11z;
  assign celloutsig_1_18z = { celloutsig_1_16z[3:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_4z } >> in_data[142:134];
  assign celloutsig_1_19z = { celloutsig_1_3z[7:6], celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_1z = { in_data[134:111], celloutsig_1_0z, celloutsig_1_0z } - { in_data[139:112], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[3:1] - celloutsig_1_1z[12:10];
  assign celloutsig_1_10z = { celloutsig_1_1z[23:17], celloutsig_1_2z } - { celloutsig_1_0z[3:2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_5z[3], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z } ~^ { _01_, _02_[6], _00_, _02_[4:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_28z = { _04_[3:0], celloutsig_0_14z } ~^ celloutsig_0_4z;
  assign celloutsig_0_30z = ~((celloutsig_0_17z & celloutsig_0_5z[2]) | celloutsig_0_17z);
  assign { _02_[7], _02_[5] } = { _01_, _00_ };
  assign { out_data[136:128], out_data[102:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
