Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon May 20 17:01:02 2024
| Host         : DESKTOP-8K477JS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+--------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | B2PWM/PeriodPulse/sig_period_pulse | B2PWM/A2Pulse/sig_pwm_out_reg  |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                    |                                |                2 |              2 |
|  CLK100MHZ_IBUF_BUFG |                                    | BTNC_IBUF                      |                9 |             21 |
|  CLK100MHZ_IBUF_BUFG |                                    | B2PWM/PeriodPulse/count_reg[0] |                8 |             32 |
+----------------------+------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


